#ifndef PORT_CFG_DER_INTERNAL_DEFAULTS_H
#define PORT_CFG_DER_INTERNAL_DEFAULTS_H

/** \brief AUTOSAR Port Port Driver
 **
 ** This file contains private derivate specific settings for the port
 ** configuration structure.
 **
 ** This file contains the derivate specific default configuration for all
 ** CPU pins. If the pin is not in the ecu configuration this settings are
 ** used. User configuration comes from generated file Port_Cfg_Der_Internal_User.h.
 **
 ** This file is static for one derivate/subderivate.
 **
 ** Do not edit this file manually.
 ** Any change might compromise the safety integrity level of
 ** the software partition it is contained in.
 **
 ** Product: SW-MCAL42-DRV
 **
 ** (c) 2017-2022, Cypress Semiconductor Corporation (an Infineon company) or
 ** an affiliate of Cypress Semiconductor Corporation.  All rights reserved.
 ** This software, including source code, documentation and related materials
 ** ("Software") is owned by Cypress Semiconductor Corporation or one of
 ** its affiliates ("Cypress") and is protected by and subject to worldwide
 ** patent protection (United States and foreign), United States copyright laws
 ** and international treaty provisions.  Therefore, you may use this Software
 ** only as provided in the license agreement accompanying the software package
 ** from which you obtained this Software ("EULA").
 ** If no EULA applies, Cypress hereby grants you a personal, non-exclusive,
 ** non-transferable license to copy, modify,
 ** and compile the Software source code solely for use in connection
 ** with Cypress's integrated circuit products.
 ** Any reproduction, modification, translation, compilation,
 ** or representation of this Software except as specified above is prohibited
 ** without the express written permission of Cypress.
 ** Disclaimer: THIS SOFTWARE IS PROVIDED AS-IS, WITH NO WARRANTY OF ANY KIND,
 ** EXPRESS OR IMPLIED, INCLUDING, BUT NOT LIMITED TO, NONINFRINGEMENT,
 ** IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.
 ** Cypress reserves the right to make changes to the Software without notice.
 ** Cypress does not assume any liability arising out of the application or
 ** use of the Software or any product or circuit described in the Software.
 ** Cypress does not authorize its products for use in any products
 ** where a malfunction or failure of the Cypress product may reasonably be
 ** expected to result in significant property damage,
 ** injury or death ("High Risk Product"). By including Cypress's product
 ** in a High Risk Product, the manufacturer of such system or application
 ** assumes all risk of such use and in doing so agrees to indemnify Cypress
 ** against all liability.
 */
/*==================[inclusions]=============================================*/
#include <Port_Cfg_Der_Internal_User.h> /* include user specific config settings */

/*==================[macros]=================================================*/
/*==================[architecture specific part]=============================*/
/************ configuration for X pin (not available pin in port)*************/
#define PORT_X_CFG_PORT_0    PORT_SMART_CLK_SRC_CONST0         /* PortDefSmartioClockSource */
#define PORT_X_CFG_PORT_1    PORT_FALSE         /* PortDefSmartioHoldOverrideEnable */
#define PORT_X_CFG_PORT_2    PORT_TRUE         /* PortDefSmartioPipelineEnable */
#define PORT_X_CFG_PORT_3    PORT_FALSE         /* PortDefSmartioEnable */
#define PORT_X_CFG_PORT_4    PORT_SMART_DU_TR_CONST0         /* PortDefSmartioDataUnitTr0Source */
#define PORT_X_CFG_PORT_5    PORT_SMART_DU_TR_CONST0         /* PortDefSmartioDataUnitTr1Source */
#define PORT_X_CFG_PORT_6    PORT_SMART_DU_TR_CONST0         /* PortDefSmartioDataUnitTr2Source */
#define PORT_X_CFG_PORT_7    PORT_SMART_DU_DATA_CONST0         /* PortDefSmartioDataUnitData0Source */
#define PORT_X_CFG_PORT_8    PORT_SMART_DU_DATA_CONST0         /* PortDefSmartioDataUnitData1Source */
#define PORT_X_CFG_PORT_9    0U         /* PortDefSmartioDataUnitBitSize - 1*/
#define PORT_X_CFG_PORT_10   PORT_SMART_DU_OPC_INCR         /* PortDefSmartioDataUnitOperation */
#define PORT_X_CFG_PORT_11   0U         /* PortDefSmartioDataUnitSource */

#define PORT_PIN_X_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE         /* PortDefPinDirectionChangeable */
#define PORT_PIN_X_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE        /* PortDefPinModeChangeable */
#define PORT_PIN_X_CFG_GPIO_0    PORT_PIN_IN /* PortDefPinDirection */
#define PORT_PIN_X_CFG_GPIO_1    PORT_PIN_LEVEL_LOW /* PortDefPinLevelValue */
#define PORT_PIN_X_CFG_PORT_0    PORT_PIN_MODE_GPIO         /* PortDefPinInitialMode */
#define PORT_PIN_X_CFG_PORT_1    PORT_TRUE         /* PortDefPinSmartioBypassEnable */
#define PORT_PIN_X_CFG_PORT_2    PORT_FALSE         /* PortDefPinSmartioSyncIoEnable */
#define PORT_PIN_X_CFG_PORT_3    PORT_FALSE         /* PortDefPinSmartioSyncChipEnable */
#define PORT_PIN_X_CFG_PORT_4    (PORT_PIN_OUT_EN_INBUF | PORT_PIN_OUT_MODE_HIGHZ)  /* PortDefPinOutputInBufEnable | PortDefPinOutputDrive */
#define PORT_PIN_X_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS     /* PortDefPinInputBufferMode */
#define PORT_PIN_X_CFG_PORT_6    PORT_FALSE         /* PortDefPinOutputSlowSlewRateEnable */
#define PORT_PIN_X_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_FULL     /* PortDefPinOutputDriveStrength */
#define PORT_PIN_X_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL     /* PortDef5VPinInputBufferMode */
#define PORT_PIN_X_CFG_PORT_9    PORT_SMART_LUT_TR_DU     /* PortDefPinSmartioLutTr0Source */
#define PORT_PIN_X_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0     /* PortDefPinSmartioLutTr1Source */
#define PORT_PIN_X_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0     /* PortDefPinSmartioLutTr2Source */
#define PORT_PIN_X_CFG_PORT_12   0U     /* PortDefPinSmartioLut */
#define PORT_PIN_X_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB     /* PortDefPinSmartioLutOperation */
#define PORT_PIN_X_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ     /* PortDefPinOutputDrive register value */
#define PORT_PIN_X_CFG_PORT_15   PORT_PIN_IN_ENABLE          /* PortDefPinDirection register value */
#define PORT_PIN_X_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT  /* PortDefPinOutputDriveSelectTrim */
#define PORT_PIN_X_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST   /* PortDefPinOutputSlewExt */
#define PORT_PIN_X_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0  /* PortDefPinOutputDriveExt */

#define PORT_SIO_XY_CFG_PORT_0   0U  /* CFG_SIO.VREG_ENXY register on GPIO_PRT for XY pins */
#define PORT_SIO_XY_CFG_PORT_1   0U  /* CFG_SIO.IBUF_SELXY and CFG_SIO.VTRIP_SELXY registers on GPIO_PRT for XY pins */
#define PORT_SIO_XY_CFG_PORT_2   0U  /* CFG_SIO.VREF_SELXY register on GPIO_PRT for XY pins */
#define PORT_SIO_XY_CFG_PORT_3   0U  /* CFG_SIO.VOH_SELXY register on GPIO_PRT for XY pins */
#define PORT_SIO_XY_CFG_PORT_4   0U  /* DFT_SIO.DFT_REFGENXY register on GPIO_PRT for XY pins */
/*==================[derivate specific part]=================================*/
#define PORT_PIN_NUMBER_OF_PORTS                  15U         /* Number of Ports */
#define PORT_PIN_NUMBER_OF_AMUX_SPLIT_CELLS       3U    /* Number of AMUX splitter cells */
#define PORT_TR_NUMBER_OF_CONFIGS       4U    /* Number of PortTriggerConfigSet containers */
#define PORT_TR_NUMBER_OF_ALL_GROUPS    22U    /* Number of all trigger groups */
/* Number of output triggers for each group */
#define PORT_TR_NUMBER_OF_OUTPUT_GROUP_PDMA0_TR_0       8U    /* PDMA0_TR_0 group */
#define PORT_TR_NUMBER_OF_OUTPUT_GROUP_PDMA1_TR       8U    /* PDMA1_TR group */
#define PORT_TR_NUMBER_OF_OUTPUT_GROUP_MDMA       4U    /* MDMA group */
#define PORT_TR_NUMBER_OF_OUTPUT_GROUP_PDMA0_TR_1       8U    /* PDMA0_TR_1 group */
#define PORT_TR_NUMBER_OF_OUTPUT_GROUP_TCPWM_OUT       16U    /* TCPWM_OUT group */
#define PORT_TR_NUMBER_OF_OUTPUT_GROUP_TCPWM_IN       11U    /* TCPWM_IN group */
#define PORT_TR_NUMBER_OF_OUTPUT_GROUP_PASS       12U    /* PASS group */
#define PORT_TR_NUMBER_OF_OUTPUT_GROUP_CANTT       7U    /* CANTT group */
#define PORT_TR_NUMBER_OF_OUTPUT_GROUP_DEBUGMAIN       10U    /* DEBUGMAIN group */
#define PORT_TR_NUMBER_OF_OUTPUT_GROUP_DEBUGREDUCTION1       5U    /* DEBUGREDUCTION1 group */
#define PORT_TR_NUMBER_OF_OUTPUT_GROUP_DEBUGREDUCTION2       5U    /* DEBUGREDUCTION2 group */
#define PORT_TR_NUMBER_OF_OUTPUT_GROUP_TCPWM_TO_LIN       9U    /* TCPWM_TO_LIN group */
#define PORT_TR_NUMBER_OF_OUTPUT_GROUP_PWM0_TO_PASS       64U    /* PWM0_TO_PASS group */
#define PORT_TR_NUMBER_OF_OUTPUT_GROUP_PASS_TO_DW0       64U    /* PASS_TO_DW0 group */
#define PORT_TR_NUMBER_OF_OUTPUT_GROUP_PASS_TO_PWM       64U    /* PASS_TO_PWM group */
#define PORT_TR_NUMBER_OF_OUTPUT_GROUP_CAN0_DW_TR       12U    /* CAN0_DW_TR group */
#define PORT_TR_NUMBER_OF_OUTPUT_GROUP_CAN1_DW_TR       12U    /* CAN1_DW_TR group */
#define PORT_TR_NUMBER_OF_OUTPUT_GROUP_CAN0_DW_ACK       3U    /* CAN0_DW_ACK group */
#define PORT_TR_NUMBER_OF_OUTPUT_GROUP_CAN1_DW_ACK       4U    /* CAN1_DW_ACK group */
#define PORT_TR_NUMBER_OF_OUTPUT_GROUP_SCB_DW_TR       16U    /* SCB_DW_TR group */
#define PORT_TR_NUMBER_OF_OUTPUT_GROUP_EVTGEN_CXPI_TR       3U    /* EVTGEN_CXPI_TR group */
#define PORT_TR_NUMBER_OF_OUTPUT_GROUP_CXPI_DW_TR       8U    /* CXPI_DW_TR group */
#define PORT_TR_NUMBER_OF_ALL_OUTPUT_TRIGGERS       353U    /* Number of all output triggers */

/************ Bit of enable port pin every port *****************************/
#define PORT_CFG_DERIVATE_USE_PORT_0     0xfU
#define PORT_CFG_DERIVATE_USE_PORT_2     0xfU
#define PORT_CFG_DERIVATE_USE_PORT_5     0xfU
#define PORT_CFG_DERIVATE_USE_PORT_6     0x3fU
#define PORT_CFG_DERIVATE_USE_PORT_7     0xfU
#define PORT_CFG_DERIVATE_USE_PORT_8     0x7U
#define PORT_CFG_DERIVATE_USE_PORT_11     0x7U
#define PORT_CFG_DERIVATE_USE_PORT_12     0xfU
#define PORT_CFG_DERIVATE_USE_PORT_13     0xffU
#define PORT_CFG_DERIVATE_USE_PORT_14     0x3U
#define PORT_CFG_DERIVATE_USE_PORT_18     0xffU
#define PORT_CFG_DERIVATE_USE_PORT_19     0x3U
#define PORT_CFG_DERIVATE_USE_PORT_21     0xfU
#define PORT_CFG_DERIVATE_USE_PORT_22     0x3U
#define PORT_CFG_DERIVATE_USE_PORT_23     0xf8U

/************ default pin settings used for not configured pins **************/
#define PORT_INCLUDE_DEFAULT_CFG    1

/*
PORT_CFG[*]_[P***]_CFG_PORT_0  define PortDefSmartioClockSource.
PORT_CFG[*]_[P***]_CFG_PORT_1  define PortDefSmartioHoldOverrideEnable.
PORT_CFG[*]_[P***]_CFG_PORT_2  define PortDefSmartioPipelineEnable.
PORT_CFG[*]_[P***]_CFG_PORT_3  define PortDefSmartioEnable.
PORT_CFG[*]_[P***]_CFG_PORT_4  define PortDefSmartioDataUnitTr0Source.
PORT_CFG[*]_[P***]_CFG_PORT_5  define PortDefSmartioDataUnitTr1Source.
PORT_CFG[*]_[P***]_CFG_PORT_6  define PortDefSmartioDataUnitTr2Source.
PORT_CFG[*]_[P***]_CFG_PORT_7  define PortDefSmartioDataUnitData0Source.
PORT_CFG[*]_[P***]_CFG_PORT_8  define PortDefSmartioDataUnitData1Source.
PORT_CFG[*]_[P***]_CFG_PORT_9  define PortDefSmartioDataUnitBitSize.
PORT_CFG[*]_[P***]_CFG_PORT_10 define PortDefSmartioDataUnitOperation.
PORT_CFG[*]_[P***]_CFG_PORT_11 define PortDefSmartioDataUnitSource.

PORT_PIN_CFG[*]_[P***_*]_CFG_ADD_0 define PortDefPinDirectionChangeable.
PORT_PIN_CFG[*]_[P***_*]_CFG_ADD_1 define PortDefPinModeChangeable.
PORT_PIN_CFG[*]_[P***_*]_CFG_GPIO_0 define PortDefPinDirection.
PORT_PIN_CFG[*]_[P***_*]_CFG_GPIO_1 define PortDefPinLevelValue.
PORT_PIN_CFG[*]_[P***_*]_CFG_PORT_0 define PortDefPinInitialMode.
PORT_PIN_CFG[*]_[P***_*]_CFG_PORT_1 define PortDefPinSmartioBypassEnable.
PORT_PIN_CFG[*]_[P***_*]_CFG_PORT_2 define PortDefPinSmartioSyncIoEnable.
PORT_PIN_CFG[*]_[P***_*]_CFG_PORT_3 define PortDefPinSmartioSyncChipEnable.
PORT_PIN_CFG[*]_[P***_*]_CFG_PORT_4 define PortDefPinOutputDrive.
PORT_PIN_CFG[*]_[P***_*]_CFG_PORT_5 define PortDefPinInputBufferMode.
PORT_PIN_CFG[*]_[P***_*]_CFG_PORT_6 define PortDefPinOutputSlowSlewRateEnable.
PORT_PIN_CFG[*]_[P***_*]_CFG_PORT_7 define PortDefPinOutputDriveStrength.
PORT_PIN_CFG[*]_[P***_*]_CFG_PORT_8 define PortDef5VPinInputBufferMode.
PORT_PIN_CFG[*]_[P***_*]_CFG_PORT_9 define PortDefPinSmartioLutTr0Source.
PORT_PIN_CFG[*]_[P***_*]_CFG_PORT_10 define PortDefPinSmartioLutTr1Source.
PORT_PIN_CFG[*]_[P***_*]_CFG_PORT_11 define PortDefPinSmartioLutTr2Source.
PORT_PIN_CFG[*]_[P***_*]_CFG_PORT_12 define PortDefPinSmartioLut.
PORT_PIN_CFG[*]_[P***_*]_CFG_PORT_13 define PortDefPinSmartioLutOperation.
PORT_PIN_CFG[*]_[P***_*]_CFG_PORT_14 define register value of 
                                            PortDefPinOutputDrive.
PORT_PIN_CFG[*]_[P***_*]_CFG_PORT_15 define register value of
                                            PortDefPinDirection.
PORT_PIN_CFG[*]_[P***_*]_CFG_PORT_16 define register value of
                                            PortDefPinOutputDriveSelectTrim.
PORT_PIN_CFG[*]_[P***_*]_CFG_PORT_17 define register value of
                                            PortPinOutputSlewExt.
PORT_PIN_CFG[*]_[P***_*]_CFG_PORT_18 define register value of
                                            PortPinOutputDriveExt.

PORT_SIO_CFG[*]_[P***_**]_CFG_PORT_0 define CFG_SIO.VREG_ENXY register
                                            on GPIO_PRT for XY pins.
PORT_SIO_CFG[*]_[P***_**]_CFG_PORT_1 define CFG_SIO.IBUF_SELXY and
                                            CFG_SIO.VTRIP_SELXY register on
                                            GPIO_PRT for XY pins.
PORT_SIO_CFG[*]_[P***_**]_CFG_PORT_2 define CFG_SIO.VREF_SELXY register on
                                            GPIO_PRT for XY pins.
PORT_SIO_CFG[*]_[P***_**]_CFG_PORT_3 define CFG_SIO.VOH_SELXY register on
                                            GPIO_PRT for XY pins.
PORT_SIO_CFG[*]_[P***_**]_CFG_PORT_4 define DFT_SIO.DFT_REFGENXY register on
                                            GPIO_PRT for XY pins.

PORT_AMUX_CFG[*]_[CELL_*]_CFG_CELL_0 define PortDefAmuxBusaSwitchSL.
PORT_AMUX_CFG[*]_[CELL_*]_CFG_CELL_1 define PortDefAmuxBusaSwitchSR.
PORT_AMUX_CFG[*]_[CELL_*]_CFG_CELL_2 define PortDefAmuxBusaSwitchS0.
PORT_AMUX_CFG[*]_[CELL_*]_CFG_CELL_3 define PortDefAmuxBusbSwitchSL.
PORT_AMUX_CFG[*]_[CELL_*]_CFG_CELL_4 define PortDefAmuxBusbSwitchSR.
PORT_AMUX_CFG[*]_[CELL_*]_CFG_CELL_5 define PortDefAmuxBusbSwitchS0.

*/


#ifndef PORT_CFG0_P000_CFG_PORT_0
#define PORT_CFG0_P000_CFG_PORT_0    PORT_SMART_CLK_SRC_CONST0
#define PORT_CFG0_P000_CFG_PORT_1    PORT_FALSE
#define PORT_CFG0_P000_CFG_PORT_2    PORT_TRUE
#define PORT_CFG0_P000_CFG_PORT_3    PORT_FALSE
#define PORT_CFG0_P000_CFG_PORT_4    PORT_SMART_DU_TR_CONST0
#define PORT_CFG0_P000_CFG_PORT_5    PORT_SMART_DU_TR_CONST0
#define PORT_CFG0_P000_CFG_PORT_6    PORT_SMART_DU_TR_CONST0
#define PORT_CFG0_P000_CFG_PORT_7    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG0_P000_CFG_PORT_8    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG0_P000_CFG_PORT_9    0U
#define PORT_CFG0_P000_CFG_PORT_10   PORT_SMART_DU_OPC_INCR
#define PORT_CFG0_P000_CFG_PORT_11   0U
#endif
#ifndef PORT_CFG0_P002_CFG_PORT_0
#define PORT_CFG0_P002_CFG_PORT_0    PORT_SMART_CLK_SRC_CONST0
#define PORT_CFG0_P002_CFG_PORT_1    PORT_FALSE
#define PORT_CFG0_P002_CFG_PORT_2    PORT_TRUE
#define PORT_CFG0_P002_CFG_PORT_3    PORT_FALSE
#define PORT_CFG0_P002_CFG_PORT_4    PORT_SMART_DU_TR_CONST0
#define PORT_CFG0_P002_CFG_PORT_5    PORT_SMART_DU_TR_CONST0
#define PORT_CFG0_P002_CFG_PORT_6    PORT_SMART_DU_TR_CONST0
#define PORT_CFG0_P002_CFG_PORT_7    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG0_P002_CFG_PORT_8    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG0_P002_CFG_PORT_9    0U
#define PORT_CFG0_P002_CFG_PORT_10   PORT_SMART_DU_OPC_INCR
#define PORT_CFG0_P002_CFG_PORT_11   0U
#endif
#ifndef PORT_CFG0_P005_CFG_PORT_0
#define PORT_CFG0_P005_CFG_PORT_0    PORT_SMART_CLK_SRC_CONST0
#define PORT_CFG0_P005_CFG_PORT_1    PORT_FALSE
#define PORT_CFG0_P005_CFG_PORT_2    PORT_TRUE
#define PORT_CFG0_P005_CFG_PORT_3    PORT_FALSE
#define PORT_CFG0_P005_CFG_PORT_4    PORT_SMART_DU_TR_CONST0
#define PORT_CFG0_P005_CFG_PORT_5    PORT_SMART_DU_TR_CONST0
#define PORT_CFG0_P005_CFG_PORT_6    PORT_SMART_DU_TR_CONST0
#define PORT_CFG0_P005_CFG_PORT_7    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG0_P005_CFG_PORT_8    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG0_P005_CFG_PORT_9    0U
#define PORT_CFG0_P005_CFG_PORT_10   PORT_SMART_DU_OPC_INCR
#define PORT_CFG0_P005_CFG_PORT_11   0U
#endif
#ifndef PORT_CFG0_P006_CFG_PORT_0
#define PORT_CFG0_P006_CFG_PORT_0    PORT_SMART_CLK_SRC_CONST0
#define PORT_CFG0_P006_CFG_PORT_1    PORT_FALSE
#define PORT_CFG0_P006_CFG_PORT_2    PORT_TRUE
#define PORT_CFG0_P006_CFG_PORT_3    PORT_FALSE
#define PORT_CFG0_P006_CFG_PORT_4    PORT_SMART_DU_TR_CONST0
#define PORT_CFG0_P006_CFG_PORT_5    PORT_SMART_DU_TR_CONST0
#define PORT_CFG0_P006_CFG_PORT_6    PORT_SMART_DU_TR_CONST0
#define PORT_CFG0_P006_CFG_PORT_7    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG0_P006_CFG_PORT_8    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG0_P006_CFG_PORT_9    0U
#define PORT_CFG0_P006_CFG_PORT_10   PORT_SMART_DU_OPC_INCR
#define PORT_CFG0_P006_CFG_PORT_11   0U
#endif
#ifndef PORT_CFG0_P007_CFG_PORT_0
#define PORT_CFG0_P007_CFG_PORT_0    PORT_SMART_CLK_SRC_CONST0
#define PORT_CFG0_P007_CFG_PORT_1    PORT_FALSE
#define PORT_CFG0_P007_CFG_PORT_2    PORT_TRUE
#define PORT_CFG0_P007_CFG_PORT_3    PORT_FALSE
#define PORT_CFG0_P007_CFG_PORT_4    PORT_SMART_DU_TR_CONST0
#define PORT_CFG0_P007_CFG_PORT_5    PORT_SMART_DU_TR_CONST0
#define PORT_CFG0_P007_CFG_PORT_6    PORT_SMART_DU_TR_CONST0
#define PORT_CFG0_P007_CFG_PORT_7    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG0_P007_CFG_PORT_8    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG0_P007_CFG_PORT_9    0U
#define PORT_CFG0_P007_CFG_PORT_10   PORT_SMART_DU_OPC_INCR
#define PORT_CFG0_P007_CFG_PORT_11   0U
#endif
#ifndef PORT_CFG0_P008_CFG_PORT_0
#define PORT_CFG0_P008_CFG_PORT_0    PORT_SMART_CLK_SRC_CONST0
#define PORT_CFG0_P008_CFG_PORT_1    PORT_FALSE
#define PORT_CFG0_P008_CFG_PORT_2    PORT_TRUE
#define PORT_CFG0_P008_CFG_PORT_3    PORT_FALSE
#define PORT_CFG0_P008_CFG_PORT_4    PORT_SMART_DU_TR_CONST0
#define PORT_CFG0_P008_CFG_PORT_5    PORT_SMART_DU_TR_CONST0
#define PORT_CFG0_P008_CFG_PORT_6    PORT_SMART_DU_TR_CONST0
#define PORT_CFG0_P008_CFG_PORT_7    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG0_P008_CFG_PORT_8    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG0_P008_CFG_PORT_9    0U
#define PORT_CFG0_P008_CFG_PORT_10   PORT_SMART_DU_OPC_INCR
#define PORT_CFG0_P008_CFG_PORT_11   0U
#endif
#ifndef PORT_CFG0_P011_CFG_PORT_0
#define PORT_CFG0_P011_CFG_PORT_0    PORT_SMART_CLK_SRC_CONST0
#define PORT_CFG0_P011_CFG_PORT_1    PORT_FALSE
#define PORT_CFG0_P011_CFG_PORT_2    PORT_TRUE
#define PORT_CFG0_P011_CFG_PORT_3    PORT_FALSE
#define PORT_CFG0_P011_CFG_PORT_4    PORT_SMART_DU_TR_CONST0
#define PORT_CFG0_P011_CFG_PORT_5    PORT_SMART_DU_TR_CONST0
#define PORT_CFG0_P011_CFG_PORT_6    PORT_SMART_DU_TR_CONST0
#define PORT_CFG0_P011_CFG_PORT_7    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG0_P011_CFG_PORT_8    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG0_P011_CFG_PORT_9    0U
#define PORT_CFG0_P011_CFG_PORT_10   PORT_SMART_DU_OPC_INCR
#define PORT_CFG0_P011_CFG_PORT_11   0U
#endif
#ifndef PORT_CFG0_P012_CFG_PORT_0
#define PORT_CFG0_P012_CFG_PORT_0    PORT_X_CFG_PORT_0
#define PORT_CFG0_P012_CFG_PORT_1    PORT_X_CFG_PORT_1
#define PORT_CFG0_P012_CFG_PORT_2    PORT_X_CFG_PORT_2
#define PORT_CFG0_P012_CFG_PORT_3    PORT_X_CFG_PORT_3
#define PORT_CFG0_P012_CFG_PORT_4    PORT_X_CFG_PORT_4
#define PORT_CFG0_P012_CFG_PORT_5    PORT_X_CFG_PORT_5
#define PORT_CFG0_P012_CFG_PORT_6    PORT_X_CFG_PORT_6
#define PORT_CFG0_P012_CFG_PORT_7    PORT_X_CFG_PORT_7
#define PORT_CFG0_P012_CFG_PORT_8    PORT_X_CFG_PORT_8
#define PORT_CFG0_P012_CFG_PORT_9    PORT_X_CFG_PORT_9
#define PORT_CFG0_P012_CFG_PORT_10   PORT_X_CFG_PORT_10
#define PORT_CFG0_P012_CFG_PORT_11   PORT_X_CFG_PORT_11
#endif
#ifndef PORT_CFG0_P013_CFG_PORT_0
#define PORT_CFG0_P013_CFG_PORT_0    PORT_X_CFG_PORT_0
#define PORT_CFG0_P013_CFG_PORT_1    PORT_X_CFG_PORT_1
#define PORT_CFG0_P013_CFG_PORT_2    PORT_X_CFG_PORT_2
#define PORT_CFG0_P013_CFG_PORT_3    PORT_X_CFG_PORT_3
#define PORT_CFG0_P013_CFG_PORT_4    PORT_X_CFG_PORT_4
#define PORT_CFG0_P013_CFG_PORT_5    PORT_X_CFG_PORT_5
#define PORT_CFG0_P013_CFG_PORT_6    PORT_X_CFG_PORT_6
#define PORT_CFG0_P013_CFG_PORT_7    PORT_X_CFG_PORT_7
#define PORT_CFG0_P013_CFG_PORT_8    PORT_X_CFG_PORT_8
#define PORT_CFG0_P013_CFG_PORT_9    PORT_X_CFG_PORT_9
#define PORT_CFG0_P013_CFG_PORT_10   PORT_X_CFG_PORT_10
#define PORT_CFG0_P013_CFG_PORT_11   PORT_X_CFG_PORT_11
#endif
#ifndef PORT_CFG0_P014_CFG_PORT_0
#define PORT_CFG0_P014_CFG_PORT_0    PORT_X_CFG_PORT_0
#define PORT_CFG0_P014_CFG_PORT_1    PORT_X_CFG_PORT_1
#define PORT_CFG0_P014_CFG_PORT_2    PORT_X_CFG_PORT_2
#define PORT_CFG0_P014_CFG_PORT_3    PORT_X_CFG_PORT_3
#define PORT_CFG0_P014_CFG_PORT_4    PORT_X_CFG_PORT_4
#define PORT_CFG0_P014_CFG_PORT_5    PORT_X_CFG_PORT_5
#define PORT_CFG0_P014_CFG_PORT_6    PORT_X_CFG_PORT_6
#define PORT_CFG0_P014_CFG_PORT_7    PORT_X_CFG_PORT_7
#define PORT_CFG0_P014_CFG_PORT_8    PORT_X_CFG_PORT_8
#define PORT_CFG0_P014_CFG_PORT_9    PORT_X_CFG_PORT_9
#define PORT_CFG0_P014_CFG_PORT_10   PORT_X_CFG_PORT_10
#define PORT_CFG0_P014_CFG_PORT_11   PORT_X_CFG_PORT_11
#endif
#ifndef PORT_CFG0_P018_CFG_PORT_0
#define PORT_CFG0_P018_CFG_PORT_0    PORT_SMART_CLK_SRC_CONST0
#define PORT_CFG0_P018_CFG_PORT_1    PORT_FALSE
#define PORT_CFG0_P018_CFG_PORT_2    PORT_TRUE
#define PORT_CFG0_P018_CFG_PORT_3    PORT_FALSE
#define PORT_CFG0_P018_CFG_PORT_4    PORT_SMART_DU_TR_CONST0
#define PORT_CFG0_P018_CFG_PORT_5    PORT_SMART_DU_TR_CONST0
#define PORT_CFG0_P018_CFG_PORT_6    PORT_SMART_DU_TR_CONST0
#define PORT_CFG0_P018_CFG_PORT_7    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG0_P018_CFG_PORT_8    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG0_P018_CFG_PORT_9    0U
#define PORT_CFG0_P018_CFG_PORT_10   PORT_SMART_DU_OPC_INCR
#define PORT_CFG0_P018_CFG_PORT_11   0U
#endif
#ifndef PORT_CFG0_P019_CFG_PORT_0
#define PORT_CFG0_P019_CFG_PORT_0    PORT_SMART_CLK_SRC_CONST0
#define PORT_CFG0_P019_CFG_PORT_1    PORT_FALSE
#define PORT_CFG0_P019_CFG_PORT_2    PORT_TRUE
#define PORT_CFG0_P019_CFG_PORT_3    PORT_FALSE
#define PORT_CFG0_P019_CFG_PORT_4    PORT_SMART_DU_TR_CONST0
#define PORT_CFG0_P019_CFG_PORT_5    PORT_SMART_DU_TR_CONST0
#define PORT_CFG0_P019_CFG_PORT_6    PORT_SMART_DU_TR_CONST0
#define PORT_CFG0_P019_CFG_PORT_7    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG0_P019_CFG_PORT_8    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG0_P019_CFG_PORT_9    0U
#define PORT_CFG0_P019_CFG_PORT_10   PORT_SMART_DU_OPC_INCR
#define PORT_CFG0_P019_CFG_PORT_11   0U
#endif
#ifndef PORT_CFG0_P021_CFG_PORT_0
#define PORT_CFG0_P021_CFG_PORT_0    PORT_SMART_CLK_SRC_CONST0
#define PORT_CFG0_P021_CFG_PORT_1    PORT_FALSE
#define PORT_CFG0_P021_CFG_PORT_2    PORT_TRUE
#define PORT_CFG0_P021_CFG_PORT_3    PORT_FALSE
#define PORT_CFG0_P021_CFG_PORT_4    PORT_SMART_DU_TR_CONST0
#define PORT_CFG0_P021_CFG_PORT_5    PORT_SMART_DU_TR_CONST0
#define PORT_CFG0_P021_CFG_PORT_6    PORT_SMART_DU_TR_CONST0
#define PORT_CFG0_P021_CFG_PORT_7    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG0_P021_CFG_PORT_8    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG0_P021_CFG_PORT_9    0U
#define PORT_CFG0_P021_CFG_PORT_10   PORT_SMART_DU_OPC_INCR
#define PORT_CFG0_P021_CFG_PORT_11   0U
#endif
#ifndef PORT_CFG0_P022_CFG_PORT_0
#define PORT_CFG0_P022_CFG_PORT_0    PORT_SMART_CLK_SRC_CONST0
#define PORT_CFG0_P022_CFG_PORT_1    PORT_FALSE
#define PORT_CFG0_P022_CFG_PORT_2    PORT_TRUE
#define PORT_CFG0_P022_CFG_PORT_3    PORT_FALSE
#define PORT_CFG0_P022_CFG_PORT_4    PORT_SMART_DU_TR_CONST0
#define PORT_CFG0_P022_CFG_PORT_5    PORT_SMART_DU_TR_CONST0
#define PORT_CFG0_P022_CFG_PORT_6    PORT_SMART_DU_TR_CONST0
#define PORT_CFG0_P022_CFG_PORT_7    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG0_P022_CFG_PORT_8    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG0_P022_CFG_PORT_9    0U
#define PORT_CFG0_P022_CFG_PORT_10   PORT_SMART_DU_OPC_INCR
#define PORT_CFG0_P022_CFG_PORT_11   0U
#endif
#ifndef PORT_CFG0_P023_CFG_PORT_0
#define PORT_CFG0_P023_CFG_PORT_0    PORT_SMART_CLK_SRC_CONST0
#define PORT_CFG0_P023_CFG_PORT_1    PORT_FALSE
#define PORT_CFG0_P023_CFG_PORT_2    PORT_TRUE
#define PORT_CFG0_P023_CFG_PORT_3    PORT_FALSE
#define PORT_CFG0_P023_CFG_PORT_4    PORT_SMART_DU_TR_CONST0
#define PORT_CFG0_P023_CFG_PORT_5    PORT_SMART_DU_TR_CONST0
#define PORT_CFG0_P023_CFG_PORT_6    PORT_SMART_DU_TR_CONST0
#define PORT_CFG0_P023_CFG_PORT_7    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG0_P023_CFG_PORT_8    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG0_P023_CFG_PORT_9    0U
#define PORT_CFG0_P023_CFG_PORT_10   PORT_SMART_DU_OPC_INCR
#define PORT_CFG0_P023_CFG_PORT_11   0U
#endif
#ifndef PORT_CFG1_P000_CFG_PORT_0
#define PORT_CFG1_P000_CFG_PORT_0    PORT_SMART_CLK_SRC_CONST0
#define PORT_CFG1_P000_CFG_PORT_1    PORT_FALSE
#define PORT_CFG1_P000_CFG_PORT_2    PORT_TRUE
#define PORT_CFG1_P000_CFG_PORT_3    PORT_FALSE
#define PORT_CFG1_P000_CFG_PORT_4    PORT_SMART_DU_TR_CONST0
#define PORT_CFG1_P000_CFG_PORT_5    PORT_SMART_DU_TR_CONST0
#define PORT_CFG1_P000_CFG_PORT_6    PORT_SMART_DU_TR_CONST0
#define PORT_CFG1_P000_CFG_PORT_7    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG1_P000_CFG_PORT_8    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG1_P000_CFG_PORT_9    0U
#define PORT_CFG1_P000_CFG_PORT_10   PORT_SMART_DU_OPC_INCR
#define PORT_CFG1_P000_CFG_PORT_11   0U
#endif
#ifndef PORT_CFG1_P002_CFG_PORT_0
#define PORT_CFG1_P002_CFG_PORT_0    PORT_SMART_CLK_SRC_CONST0
#define PORT_CFG1_P002_CFG_PORT_1    PORT_FALSE
#define PORT_CFG1_P002_CFG_PORT_2    PORT_TRUE
#define PORT_CFG1_P002_CFG_PORT_3    PORT_FALSE
#define PORT_CFG1_P002_CFG_PORT_4    PORT_SMART_DU_TR_CONST0
#define PORT_CFG1_P002_CFG_PORT_5    PORT_SMART_DU_TR_CONST0
#define PORT_CFG1_P002_CFG_PORT_6    PORT_SMART_DU_TR_CONST0
#define PORT_CFG1_P002_CFG_PORT_7    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG1_P002_CFG_PORT_8    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG1_P002_CFG_PORT_9    0U
#define PORT_CFG1_P002_CFG_PORT_10   PORT_SMART_DU_OPC_INCR
#define PORT_CFG1_P002_CFG_PORT_11   0U
#endif
#ifndef PORT_CFG1_P005_CFG_PORT_0
#define PORT_CFG1_P005_CFG_PORT_0    PORT_SMART_CLK_SRC_CONST0
#define PORT_CFG1_P005_CFG_PORT_1    PORT_FALSE
#define PORT_CFG1_P005_CFG_PORT_2    PORT_TRUE
#define PORT_CFG1_P005_CFG_PORT_3    PORT_FALSE
#define PORT_CFG1_P005_CFG_PORT_4    PORT_SMART_DU_TR_CONST0
#define PORT_CFG1_P005_CFG_PORT_5    PORT_SMART_DU_TR_CONST0
#define PORT_CFG1_P005_CFG_PORT_6    PORT_SMART_DU_TR_CONST0
#define PORT_CFG1_P005_CFG_PORT_7    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG1_P005_CFG_PORT_8    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG1_P005_CFG_PORT_9    0U
#define PORT_CFG1_P005_CFG_PORT_10   PORT_SMART_DU_OPC_INCR
#define PORT_CFG1_P005_CFG_PORT_11   0U
#endif
#ifndef PORT_CFG1_P006_CFG_PORT_0
#define PORT_CFG1_P006_CFG_PORT_0    PORT_SMART_CLK_SRC_CONST0
#define PORT_CFG1_P006_CFG_PORT_1    PORT_FALSE
#define PORT_CFG1_P006_CFG_PORT_2    PORT_TRUE
#define PORT_CFG1_P006_CFG_PORT_3    PORT_FALSE
#define PORT_CFG1_P006_CFG_PORT_4    PORT_SMART_DU_TR_CONST0
#define PORT_CFG1_P006_CFG_PORT_5    PORT_SMART_DU_TR_CONST0
#define PORT_CFG1_P006_CFG_PORT_6    PORT_SMART_DU_TR_CONST0
#define PORT_CFG1_P006_CFG_PORT_7    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG1_P006_CFG_PORT_8    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG1_P006_CFG_PORT_9    0U
#define PORT_CFG1_P006_CFG_PORT_10   PORT_SMART_DU_OPC_INCR
#define PORT_CFG1_P006_CFG_PORT_11   0U
#endif
#ifndef PORT_CFG1_P007_CFG_PORT_0
#define PORT_CFG1_P007_CFG_PORT_0    PORT_SMART_CLK_SRC_CONST0
#define PORT_CFG1_P007_CFG_PORT_1    PORT_FALSE
#define PORT_CFG1_P007_CFG_PORT_2    PORT_TRUE
#define PORT_CFG1_P007_CFG_PORT_3    PORT_FALSE
#define PORT_CFG1_P007_CFG_PORT_4    PORT_SMART_DU_TR_CONST0
#define PORT_CFG1_P007_CFG_PORT_5    PORT_SMART_DU_TR_CONST0
#define PORT_CFG1_P007_CFG_PORT_6    PORT_SMART_DU_TR_CONST0
#define PORT_CFG1_P007_CFG_PORT_7    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG1_P007_CFG_PORT_8    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG1_P007_CFG_PORT_9    0U
#define PORT_CFG1_P007_CFG_PORT_10   PORT_SMART_DU_OPC_INCR
#define PORT_CFG1_P007_CFG_PORT_11   0U
#endif
#ifndef PORT_CFG1_P008_CFG_PORT_0
#define PORT_CFG1_P008_CFG_PORT_0    PORT_SMART_CLK_SRC_CONST0
#define PORT_CFG1_P008_CFG_PORT_1    PORT_FALSE
#define PORT_CFG1_P008_CFG_PORT_2    PORT_TRUE
#define PORT_CFG1_P008_CFG_PORT_3    PORT_FALSE
#define PORT_CFG1_P008_CFG_PORT_4    PORT_SMART_DU_TR_CONST0
#define PORT_CFG1_P008_CFG_PORT_5    PORT_SMART_DU_TR_CONST0
#define PORT_CFG1_P008_CFG_PORT_6    PORT_SMART_DU_TR_CONST0
#define PORT_CFG1_P008_CFG_PORT_7    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG1_P008_CFG_PORT_8    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG1_P008_CFG_PORT_9    0U
#define PORT_CFG1_P008_CFG_PORT_10   PORT_SMART_DU_OPC_INCR
#define PORT_CFG1_P008_CFG_PORT_11   0U
#endif
#ifndef PORT_CFG1_P011_CFG_PORT_0
#define PORT_CFG1_P011_CFG_PORT_0    PORT_SMART_CLK_SRC_CONST0
#define PORT_CFG1_P011_CFG_PORT_1    PORT_FALSE
#define PORT_CFG1_P011_CFG_PORT_2    PORT_TRUE
#define PORT_CFG1_P011_CFG_PORT_3    PORT_FALSE
#define PORT_CFG1_P011_CFG_PORT_4    PORT_SMART_DU_TR_CONST0
#define PORT_CFG1_P011_CFG_PORT_5    PORT_SMART_DU_TR_CONST0
#define PORT_CFG1_P011_CFG_PORT_6    PORT_SMART_DU_TR_CONST0
#define PORT_CFG1_P011_CFG_PORT_7    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG1_P011_CFG_PORT_8    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG1_P011_CFG_PORT_9    0U
#define PORT_CFG1_P011_CFG_PORT_10   PORT_SMART_DU_OPC_INCR
#define PORT_CFG1_P011_CFG_PORT_11   0U
#endif
#ifndef PORT_CFG1_P012_CFG_PORT_0
#define PORT_CFG1_P012_CFG_PORT_0    PORT_X_CFG_PORT_0
#define PORT_CFG1_P012_CFG_PORT_1    PORT_X_CFG_PORT_1
#define PORT_CFG1_P012_CFG_PORT_2    PORT_X_CFG_PORT_2
#define PORT_CFG1_P012_CFG_PORT_3    PORT_X_CFG_PORT_3
#define PORT_CFG1_P012_CFG_PORT_4    PORT_X_CFG_PORT_4
#define PORT_CFG1_P012_CFG_PORT_5    PORT_X_CFG_PORT_5
#define PORT_CFG1_P012_CFG_PORT_6    PORT_X_CFG_PORT_6
#define PORT_CFG1_P012_CFG_PORT_7    PORT_X_CFG_PORT_7
#define PORT_CFG1_P012_CFG_PORT_8    PORT_X_CFG_PORT_8
#define PORT_CFG1_P012_CFG_PORT_9    PORT_X_CFG_PORT_9
#define PORT_CFG1_P012_CFG_PORT_10   PORT_X_CFG_PORT_10
#define PORT_CFG1_P012_CFG_PORT_11   PORT_X_CFG_PORT_11
#endif
#ifndef PORT_CFG1_P013_CFG_PORT_0
#define PORT_CFG1_P013_CFG_PORT_0    PORT_X_CFG_PORT_0
#define PORT_CFG1_P013_CFG_PORT_1    PORT_X_CFG_PORT_1
#define PORT_CFG1_P013_CFG_PORT_2    PORT_X_CFG_PORT_2
#define PORT_CFG1_P013_CFG_PORT_3    PORT_X_CFG_PORT_3
#define PORT_CFG1_P013_CFG_PORT_4    PORT_X_CFG_PORT_4
#define PORT_CFG1_P013_CFG_PORT_5    PORT_X_CFG_PORT_5
#define PORT_CFG1_P013_CFG_PORT_6    PORT_X_CFG_PORT_6
#define PORT_CFG1_P013_CFG_PORT_7    PORT_X_CFG_PORT_7
#define PORT_CFG1_P013_CFG_PORT_8    PORT_X_CFG_PORT_8
#define PORT_CFG1_P013_CFG_PORT_9    PORT_X_CFG_PORT_9
#define PORT_CFG1_P013_CFG_PORT_10   PORT_X_CFG_PORT_10
#define PORT_CFG1_P013_CFG_PORT_11   PORT_X_CFG_PORT_11
#endif
#ifndef PORT_CFG1_P014_CFG_PORT_0
#define PORT_CFG1_P014_CFG_PORT_0    PORT_X_CFG_PORT_0
#define PORT_CFG1_P014_CFG_PORT_1    PORT_X_CFG_PORT_1
#define PORT_CFG1_P014_CFG_PORT_2    PORT_X_CFG_PORT_2
#define PORT_CFG1_P014_CFG_PORT_3    PORT_X_CFG_PORT_3
#define PORT_CFG1_P014_CFG_PORT_4    PORT_X_CFG_PORT_4
#define PORT_CFG1_P014_CFG_PORT_5    PORT_X_CFG_PORT_5
#define PORT_CFG1_P014_CFG_PORT_6    PORT_X_CFG_PORT_6
#define PORT_CFG1_P014_CFG_PORT_7    PORT_X_CFG_PORT_7
#define PORT_CFG1_P014_CFG_PORT_8    PORT_X_CFG_PORT_8
#define PORT_CFG1_P014_CFG_PORT_9    PORT_X_CFG_PORT_9
#define PORT_CFG1_P014_CFG_PORT_10   PORT_X_CFG_PORT_10
#define PORT_CFG1_P014_CFG_PORT_11   PORT_X_CFG_PORT_11
#endif
#ifndef PORT_CFG1_P018_CFG_PORT_0
#define PORT_CFG1_P018_CFG_PORT_0    PORT_SMART_CLK_SRC_CONST0
#define PORT_CFG1_P018_CFG_PORT_1    PORT_FALSE
#define PORT_CFG1_P018_CFG_PORT_2    PORT_TRUE
#define PORT_CFG1_P018_CFG_PORT_3    PORT_FALSE
#define PORT_CFG1_P018_CFG_PORT_4    PORT_SMART_DU_TR_CONST0
#define PORT_CFG1_P018_CFG_PORT_5    PORT_SMART_DU_TR_CONST0
#define PORT_CFG1_P018_CFG_PORT_6    PORT_SMART_DU_TR_CONST0
#define PORT_CFG1_P018_CFG_PORT_7    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG1_P018_CFG_PORT_8    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG1_P018_CFG_PORT_9    0U
#define PORT_CFG1_P018_CFG_PORT_10   PORT_SMART_DU_OPC_INCR
#define PORT_CFG1_P018_CFG_PORT_11   0U
#endif
#ifndef PORT_CFG1_P019_CFG_PORT_0
#define PORT_CFG1_P019_CFG_PORT_0    PORT_SMART_CLK_SRC_CONST0
#define PORT_CFG1_P019_CFG_PORT_1    PORT_FALSE
#define PORT_CFG1_P019_CFG_PORT_2    PORT_TRUE
#define PORT_CFG1_P019_CFG_PORT_3    PORT_FALSE
#define PORT_CFG1_P019_CFG_PORT_4    PORT_SMART_DU_TR_CONST0
#define PORT_CFG1_P019_CFG_PORT_5    PORT_SMART_DU_TR_CONST0
#define PORT_CFG1_P019_CFG_PORT_6    PORT_SMART_DU_TR_CONST0
#define PORT_CFG1_P019_CFG_PORT_7    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG1_P019_CFG_PORT_8    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG1_P019_CFG_PORT_9    0U
#define PORT_CFG1_P019_CFG_PORT_10   PORT_SMART_DU_OPC_INCR
#define PORT_CFG1_P019_CFG_PORT_11   0U
#endif
#ifndef PORT_CFG1_P021_CFG_PORT_0
#define PORT_CFG1_P021_CFG_PORT_0    PORT_SMART_CLK_SRC_CONST0
#define PORT_CFG1_P021_CFG_PORT_1    PORT_FALSE
#define PORT_CFG1_P021_CFG_PORT_2    PORT_TRUE
#define PORT_CFG1_P021_CFG_PORT_3    PORT_FALSE
#define PORT_CFG1_P021_CFG_PORT_4    PORT_SMART_DU_TR_CONST0
#define PORT_CFG1_P021_CFG_PORT_5    PORT_SMART_DU_TR_CONST0
#define PORT_CFG1_P021_CFG_PORT_6    PORT_SMART_DU_TR_CONST0
#define PORT_CFG1_P021_CFG_PORT_7    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG1_P021_CFG_PORT_8    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG1_P021_CFG_PORT_9    0U
#define PORT_CFG1_P021_CFG_PORT_10   PORT_SMART_DU_OPC_INCR
#define PORT_CFG1_P021_CFG_PORT_11   0U
#endif
#ifndef PORT_CFG1_P022_CFG_PORT_0
#define PORT_CFG1_P022_CFG_PORT_0    PORT_SMART_CLK_SRC_CONST0
#define PORT_CFG1_P022_CFG_PORT_1    PORT_FALSE
#define PORT_CFG1_P022_CFG_PORT_2    PORT_TRUE
#define PORT_CFG1_P022_CFG_PORT_3    PORT_FALSE
#define PORT_CFG1_P022_CFG_PORT_4    PORT_SMART_DU_TR_CONST0
#define PORT_CFG1_P022_CFG_PORT_5    PORT_SMART_DU_TR_CONST0
#define PORT_CFG1_P022_CFG_PORT_6    PORT_SMART_DU_TR_CONST0
#define PORT_CFG1_P022_CFG_PORT_7    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG1_P022_CFG_PORT_8    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG1_P022_CFG_PORT_9    0U
#define PORT_CFG1_P022_CFG_PORT_10   PORT_SMART_DU_OPC_INCR
#define PORT_CFG1_P022_CFG_PORT_11   0U
#endif
#ifndef PORT_CFG1_P023_CFG_PORT_0
#define PORT_CFG1_P023_CFG_PORT_0    PORT_SMART_CLK_SRC_CONST0
#define PORT_CFG1_P023_CFG_PORT_1    PORT_FALSE
#define PORT_CFG1_P023_CFG_PORT_2    PORT_TRUE
#define PORT_CFG1_P023_CFG_PORT_3    PORT_FALSE
#define PORT_CFG1_P023_CFG_PORT_4    PORT_SMART_DU_TR_CONST0
#define PORT_CFG1_P023_CFG_PORT_5    PORT_SMART_DU_TR_CONST0
#define PORT_CFG1_P023_CFG_PORT_6    PORT_SMART_DU_TR_CONST0
#define PORT_CFG1_P023_CFG_PORT_7    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG1_P023_CFG_PORT_8    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG1_P023_CFG_PORT_9    0U
#define PORT_CFG1_P023_CFG_PORT_10   PORT_SMART_DU_OPC_INCR
#define PORT_CFG1_P023_CFG_PORT_11   0U
#endif
#ifndef PORT_CFG2_P000_CFG_PORT_0
#define PORT_CFG2_P000_CFG_PORT_0    PORT_SMART_CLK_SRC_CONST0
#define PORT_CFG2_P000_CFG_PORT_1    PORT_FALSE
#define PORT_CFG2_P000_CFG_PORT_2    PORT_TRUE
#define PORT_CFG2_P000_CFG_PORT_3    PORT_FALSE
#define PORT_CFG2_P000_CFG_PORT_4    PORT_SMART_DU_TR_CONST0
#define PORT_CFG2_P000_CFG_PORT_5    PORT_SMART_DU_TR_CONST0
#define PORT_CFG2_P000_CFG_PORT_6    PORT_SMART_DU_TR_CONST0
#define PORT_CFG2_P000_CFG_PORT_7    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG2_P000_CFG_PORT_8    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG2_P000_CFG_PORT_9    0U
#define PORT_CFG2_P000_CFG_PORT_10   PORT_SMART_DU_OPC_INCR
#define PORT_CFG2_P000_CFG_PORT_11   0U
#endif
#ifndef PORT_CFG2_P002_CFG_PORT_0
#define PORT_CFG2_P002_CFG_PORT_0    PORT_SMART_CLK_SRC_CONST0
#define PORT_CFG2_P002_CFG_PORT_1    PORT_FALSE
#define PORT_CFG2_P002_CFG_PORT_2    PORT_TRUE
#define PORT_CFG2_P002_CFG_PORT_3    PORT_FALSE
#define PORT_CFG2_P002_CFG_PORT_4    PORT_SMART_DU_TR_CONST0
#define PORT_CFG2_P002_CFG_PORT_5    PORT_SMART_DU_TR_CONST0
#define PORT_CFG2_P002_CFG_PORT_6    PORT_SMART_DU_TR_CONST0
#define PORT_CFG2_P002_CFG_PORT_7    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG2_P002_CFG_PORT_8    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG2_P002_CFG_PORT_9    0U
#define PORT_CFG2_P002_CFG_PORT_10   PORT_SMART_DU_OPC_INCR
#define PORT_CFG2_P002_CFG_PORT_11   0U
#endif
#ifndef PORT_CFG2_P005_CFG_PORT_0
#define PORT_CFG2_P005_CFG_PORT_0    PORT_SMART_CLK_SRC_CONST0
#define PORT_CFG2_P005_CFG_PORT_1    PORT_FALSE
#define PORT_CFG2_P005_CFG_PORT_2    PORT_TRUE
#define PORT_CFG2_P005_CFG_PORT_3    PORT_FALSE
#define PORT_CFG2_P005_CFG_PORT_4    PORT_SMART_DU_TR_CONST0
#define PORT_CFG2_P005_CFG_PORT_5    PORT_SMART_DU_TR_CONST0
#define PORT_CFG2_P005_CFG_PORT_6    PORT_SMART_DU_TR_CONST0
#define PORT_CFG2_P005_CFG_PORT_7    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG2_P005_CFG_PORT_8    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG2_P005_CFG_PORT_9    0U
#define PORT_CFG2_P005_CFG_PORT_10   PORT_SMART_DU_OPC_INCR
#define PORT_CFG2_P005_CFG_PORT_11   0U
#endif
#ifndef PORT_CFG2_P006_CFG_PORT_0
#define PORT_CFG2_P006_CFG_PORT_0    PORT_SMART_CLK_SRC_CONST0
#define PORT_CFG2_P006_CFG_PORT_1    PORT_FALSE
#define PORT_CFG2_P006_CFG_PORT_2    PORT_TRUE
#define PORT_CFG2_P006_CFG_PORT_3    PORT_FALSE
#define PORT_CFG2_P006_CFG_PORT_4    PORT_SMART_DU_TR_CONST0
#define PORT_CFG2_P006_CFG_PORT_5    PORT_SMART_DU_TR_CONST0
#define PORT_CFG2_P006_CFG_PORT_6    PORT_SMART_DU_TR_CONST0
#define PORT_CFG2_P006_CFG_PORT_7    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG2_P006_CFG_PORT_8    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG2_P006_CFG_PORT_9    0U
#define PORT_CFG2_P006_CFG_PORT_10   PORT_SMART_DU_OPC_INCR
#define PORT_CFG2_P006_CFG_PORT_11   0U
#endif
#ifndef PORT_CFG2_P007_CFG_PORT_0
#define PORT_CFG2_P007_CFG_PORT_0    PORT_SMART_CLK_SRC_CONST0
#define PORT_CFG2_P007_CFG_PORT_1    PORT_FALSE
#define PORT_CFG2_P007_CFG_PORT_2    PORT_TRUE
#define PORT_CFG2_P007_CFG_PORT_3    PORT_FALSE
#define PORT_CFG2_P007_CFG_PORT_4    PORT_SMART_DU_TR_CONST0
#define PORT_CFG2_P007_CFG_PORT_5    PORT_SMART_DU_TR_CONST0
#define PORT_CFG2_P007_CFG_PORT_6    PORT_SMART_DU_TR_CONST0
#define PORT_CFG2_P007_CFG_PORT_7    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG2_P007_CFG_PORT_8    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG2_P007_CFG_PORT_9    0U
#define PORT_CFG2_P007_CFG_PORT_10   PORT_SMART_DU_OPC_INCR
#define PORT_CFG2_P007_CFG_PORT_11   0U
#endif
#ifndef PORT_CFG2_P008_CFG_PORT_0
#define PORT_CFG2_P008_CFG_PORT_0    PORT_SMART_CLK_SRC_CONST0
#define PORT_CFG2_P008_CFG_PORT_1    PORT_FALSE
#define PORT_CFG2_P008_CFG_PORT_2    PORT_TRUE
#define PORT_CFG2_P008_CFG_PORT_3    PORT_FALSE
#define PORT_CFG2_P008_CFG_PORT_4    PORT_SMART_DU_TR_CONST0
#define PORT_CFG2_P008_CFG_PORT_5    PORT_SMART_DU_TR_CONST0
#define PORT_CFG2_P008_CFG_PORT_6    PORT_SMART_DU_TR_CONST0
#define PORT_CFG2_P008_CFG_PORT_7    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG2_P008_CFG_PORT_8    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG2_P008_CFG_PORT_9    0U
#define PORT_CFG2_P008_CFG_PORT_10   PORT_SMART_DU_OPC_INCR
#define PORT_CFG2_P008_CFG_PORT_11   0U
#endif
#ifndef PORT_CFG2_P011_CFG_PORT_0
#define PORT_CFG2_P011_CFG_PORT_0    PORT_SMART_CLK_SRC_CONST0
#define PORT_CFG2_P011_CFG_PORT_1    PORT_FALSE
#define PORT_CFG2_P011_CFG_PORT_2    PORT_TRUE
#define PORT_CFG2_P011_CFG_PORT_3    PORT_FALSE
#define PORT_CFG2_P011_CFG_PORT_4    PORT_SMART_DU_TR_CONST0
#define PORT_CFG2_P011_CFG_PORT_5    PORT_SMART_DU_TR_CONST0
#define PORT_CFG2_P011_CFG_PORT_6    PORT_SMART_DU_TR_CONST0
#define PORT_CFG2_P011_CFG_PORT_7    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG2_P011_CFG_PORT_8    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG2_P011_CFG_PORT_9    0U
#define PORT_CFG2_P011_CFG_PORT_10   PORT_SMART_DU_OPC_INCR
#define PORT_CFG2_P011_CFG_PORT_11   0U
#endif
#ifndef PORT_CFG2_P012_CFG_PORT_0
#define PORT_CFG2_P012_CFG_PORT_0    PORT_X_CFG_PORT_0
#define PORT_CFG2_P012_CFG_PORT_1    PORT_X_CFG_PORT_1
#define PORT_CFG2_P012_CFG_PORT_2    PORT_X_CFG_PORT_2
#define PORT_CFG2_P012_CFG_PORT_3    PORT_X_CFG_PORT_3
#define PORT_CFG2_P012_CFG_PORT_4    PORT_X_CFG_PORT_4
#define PORT_CFG2_P012_CFG_PORT_5    PORT_X_CFG_PORT_5
#define PORT_CFG2_P012_CFG_PORT_6    PORT_X_CFG_PORT_6
#define PORT_CFG2_P012_CFG_PORT_7    PORT_X_CFG_PORT_7
#define PORT_CFG2_P012_CFG_PORT_8    PORT_X_CFG_PORT_8
#define PORT_CFG2_P012_CFG_PORT_9    PORT_X_CFG_PORT_9
#define PORT_CFG2_P012_CFG_PORT_10   PORT_X_CFG_PORT_10
#define PORT_CFG2_P012_CFG_PORT_11   PORT_X_CFG_PORT_11
#endif
#ifndef PORT_CFG2_P013_CFG_PORT_0
#define PORT_CFG2_P013_CFG_PORT_0    PORT_X_CFG_PORT_0
#define PORT_CFG2_P013_CFG_PORT_1    PORT_X_CFG_PORT_1
#define PORT_CFG2_P013_CFG_PORT_2    PORT_X_CFG_PORT_2
#define PORT_CFG2_P013_CFG_PORT_3    PORT_X_CFG_PORT_3
#define PORT_CFG2_P013_CFG_PORT_4    PORT_X_CFG_PORT_4
#define PORT_CFG2_P013_CFG_PORT_5    PORT_X_CFG_PORT_5
#define PORT_CFG2_P013_CFG_PORT_6    PORT_X_CFG_PORT_6
#define PORT_CFG2_P013_CFG_PORT_7    PORT_X_CFG_PORT_7
#define PORT_CFG2_P013_CFG_PORT_8    PORT_X_CFG_PORT_8
#define PORT_CFG2_P013_CFG_PORT_9    PORT_X_CFG_PORT_9
#define PORT_CFG2_P013_CFG_PORT_10   PORT_X_CFG_PORT_10
#define PORT_CFG2_P013_CFG_PORT_11   PORT_X_CFG_PORT_11
#endif
#ifndef PORT_CFG2_P014_CFG_PORT_0
#define PORT_CFG2_P014_CFG_PORT_0    PORT_X_CFG_PORT_0
#define PORT_CFG2_P014_CFG_PORT_1    PORT_X_CFG_PORT_1
#define PORT_CFG2_P014_CFG_PORT_2    PORT_X_CFG_PORT_2
#define PORT_CFG2_P014_CFG_PORT_3    PORT_X_CFG_PORT_3
#define PORT_CFG2_P014_CFG_PORT_4    PORT_X_CFG_PORT_4
#define PORT_CFG2_P014_CFG_PORT_5    PORT_X_CFG_PORT_5
#define PORT_CFG2_P014_CFG_PORT_6    PORT_X_CFG_PORT_6
#define PORT_CFG2_P014_CFG_PORT_7    PORT_X_CFG_PORT_7
#define PORT_CFG2_P014_CFG_PORT_8    PORT_X_CFG_PORT_8
#define PORT_CFG2_P014_CFG_PORT_9    PORT_X_CFG_PORT_9
#define PORT_CFG2_P014_CFG_PORT_10   PORT_X_CFG_PORT_10
#define PORT_CFG2_P014_CFG_PORT_11   PORT_X_CFG_PORT_11
#endif
#ifndef PORT_CFG2_P018_CFG_PORT_0
#define PORT_CFG2_P018_CFG_PORT_0    PORT_SMART_CLK_SRC_CONST0
#define PORT_CFG2_P018_CFG_PORT_1    PORT_FALSE
#define PORT_CFG2_P018_CFG_PORT_2    PORT_TRUE
#define PORT_CFG2_P018_CFG_PORT_3    PORT_FALSE
#define PORT_CFG2_P018_CFG_PORT_4    PORT_SMART_DU_TR_CONST0
#define PORT_CFG2_P018_CFG_PORT_5    PORT_SMART_DU_TR_CONST0
#define PORT_CFG2_P018_CFG_PORT_6    PORT_SMART_DU_TR_CONST0
#define PORT_CFG2_P018_CFG_PORT_7    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG2_P018_CFG_PORT_8    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG2_P018_CFG_PORT_9    0U
#define PORT_CFG2_P018_CFG_PORT_10   PORT_SMART_DU_OPC_INCR
#define PORT_CFG2_P018_CFG_PORT_11   0U
#endif
#ifndef PORT_CFG2_P019_CFG_PORT_0
#define PORT_CFG2_P019_CFG_PORT_0    PORT_SMART_CLK_SRC_CONST0
#define PORT_CFG2_P019_CFG_PORT_1    PORT_FALSE
#define PORT_CFG2_P019_CFG_PORT_2    PORT_TRUE
#define PORT_CFG2_P019_CFG_PORT_3    PORT_FALSE
#define PORT_CFG2_P019_CFG_PORT_4    PORT_SMART_DU_TR_CONST0
#define PORT_CFG2_P019_CFG_PORT_5    PORT_SMART_DU_TR_CONST0
#define PORT_CFG2_P019_CFG_PORT_6    PORT_SMART_DU_TR_CONST0
#define PORT_CFG2_P019_CFG_PORT_7    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG2_P019_CFG_PORT_8    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG2_P019_CFG_PORT_9    0U
#define PORT_CFG2_P019_CFG_PORT_10   PORT_SMART_DU_OPC_INCR
#define PORT_CFG2_P019_CFG_PORT_11   0U
#endif
#ifndef PORT_CFG2_P021_CFG_PORT_0
#define PORT_CFG2_P021_CFG_PORT_0    PORT_SMART_CLK_SRC_CONST0
#define PORT_CFG2_P021_CFG_PORT_1    PORT_FALSE
#define PORT_CFG2_P021_CFG_PORT_2    PORT_TRUE
#define PORT_CFG2_P021_CFG_PORT_3    PORT_FALSE
#define PORT_CFG2_P021_CFG_PORT_4    PORT_SMART_DU_TR_CONST0
#define PORT_CFG2_P021_CFG_PORT_5    PORT_SMART_DU_TR_CONST0
#define PORT_CFG2_P021_CFG_PORT_6    PORT_SMART_DU_TR_CONST0
#define PORT_CFG2_P021_CFG_PORT_7    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG2_P021_CFG_PORT_8    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG2_P021_CFG_PORT_9    0U
#define PORT_CFG2_P021_CFG_PORT_10   PORT_SMART_DU_OPC_INCR
#define PORT_CFG2_P021_CFG_PORT_11   0U
#endif
#ifndef PORT_CFG2_P022_CFG_PORT_0
#define PORT_CFG2_P022_CFG_PORT_0    PORT_SMART_CLK_SRC_CONST0
#define PORT_CFG2_P022_CFG_PORT_1    PORT_FALSE
#define PORT_CFG2_P022_CFG_PORT_2    PORT_TRUE
#define PORT_CFG2_P022_CFG_PORT_3    PORT_FALSE
#define PORT_CFG2_P022_CFG_PORT_4    PORT_SMART_DU_TR_CONST0
#define PORT_CFG2_P022_CFG_PORT_5    PORT_SMART_DU_TR_CONST0
#define PORT_CFG2_P022_CFG_PORT_6    PORT_SMART_DU_TR_CONST0
#define PORT_CFG2_P022_CFG_PORT_7    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG2_P022_CFG_PORT_8    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG2_P022_CFG_PORT_9    0U
#define PORT_CFG2_P022_CFG_PORT_10   PORT_SMART_DU_OPC_INCR
#define PORT_CFG2_P022_CFG_PORT_11   0U
#endif
#ifndef PORT_CFG2_P023_CFG_PORT_0
#define PORT_CFG2_P023_CFG_PORT_0    PORT_SMART_CLK_SRC_CONST0
#define PORT_CFG2_P023_CFG_PORT_1    PORT_FALSE
#define PORT_CFG2_P023_CFG_PORT_2    PORT_TRUE
#define PORT_CFG2_P023_CFG_PORT_3    PORT_FALSE
#define PORT_CFG2_P023_CFG_PORT_4    PORT_SMART_DU_TR_CONST0
#define PORT_CFG2_P023_CFG_PORT_5    PORT_SMART_DU_TR_CONST0
#define PORT_CFG2_P023_CFG_PORT_6    PORT_SMART_DU_TR_CONST0
#define PORT_CFG2_P023_CFG_PORT_7    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG2_P023_CFG_PORT_8    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG2_P023_CFG_PORT_9    0U
#define PORT_CFG2_P023_CFG_PORT_10   PORT_SMART_DU_OPC_INCR
#define PORT_CFG2_P023_CFG_PORT_11   0U
#endif
#ifndef PORT_CFG3_P000_CFG_PORT_0
#define PORT_CFG3_P000_CFG_PORT_0    PORT_SMART_CLK_SRC_CONST0
#define PORT_CFG3_P000_CFG_PORT_1    PORT_FALSE
#define PORT_CFG3_P000_CFG_PORT_2    PORT_TRUE
#define PORT_CFG3_P000_CFG_PORT_3    PORT_FALSE
#define PORT_CFG3_P000_CFG_PORT_4    PORT_SMART_DU_TR_CONST0
#define PORT_CFG3_P000_CFG_PORT_5    PORT_SMART_DU_TR_CONST0
#define PORT_CFG3_P000_CFG_PORT_6    PORT_SMART_DU_TR_CONST0
#define PORT_CFG3_P000_CFG_PORT_7    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG3_P000_CFG_PORT_8    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG3_P000_CFG_PORT_9    0U
#define PORT_CFG3_P000_CFG_PORT_10   PORT_SMART_DU_OPC_INCR
#define PORT_CFG3_P000_CFG_PORT_11   0U
#endif
#ifndef PORT_CFG3_P002_CFG_PORT_0
#define PORT_CFG3_P002_CFG_PORT_0    PORT_SMART_CLK_SRC_CONST0
#define PORT_CFG3_P002_CFG_PORT_1    PORT_FALSE
#define PORT_CFG3_P002_CFG_PORT_2    PORT_TRUE
#define PORT_CFG3_P002_CFG_PORT_3    PORT_FALSE
#define PORT_CFG3_P002_CFG_PORT_4    PORT_SMART_DU_TR_CONST0
#define PORT_CFG3_P002_CFG_PORT_5    PORT_SMART_DU_TR_CONST0
#define PORT_CFG3_P002_CFG_PORT_6    PORT_SMART_DU_TR_CONST0
#define PORT_CFG3_P002_CFG_PORT_7    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG3_P002_CFG_PORT_8    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG3_P002_CFG_PORT_9    0U
#define PORT_CFG3_P002_CFG_PORT_10   PORT_SMART_DU_OPC_INCR
#define PORT_CFG3_P002_CFG_PORT_11   0U
#endif
#ifndef PORT_CFG3_P005_CFG_PORT_0
#define PORT_CFG3_P005_CFG_PORT_0    PORT_SMART_CLK_SRC_CONST0
#define PORT_CFG3_P005_CFG_PORT_1    PORT_FALSE
#define PORT_CFG3_P005_CFG_PORT_2    PORT_TRUE
#define PORT_CFG3_P005_CFG_PORT_3    PORT_FALSE
#define PORT_CFG3_P005_CFG_PORT_4    PORT_SMART_DU_TR_CONST0
#define PORT_CFG3_P005_CFG_PORT_5    PORT_SMART_DU_TR_CONST0
#define PORT_CFG3_P005_CFG_PORT_6    PORT_SMART_DU_TR_CONST0
#define PORT_CFG3_P005_CFG_PORT_7    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG3_P005_CFG_PORT_8    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG3_P005_CFG_PORT_9    0U
#define PORT_CFG3_P005_CFG_PORT_10   PORT_SMART_DU_OPC_INCR
#define PORT_CFG3_P005_CFG_PORT_11   0U
#endif
#ifndef PORT_CFG3_P006_CFG_PORT_0
#define PORT_CFG3_P006_CFG_PORT_0    PORT_SMART_CLK_SRC_CONST0
#define PORT_CFG3_P006_CFG_PORT_1    PORT_FALSE
#define PORT_CFG3_P006_CFG_PORT_2    PORT_TRUE
#define PORT_CFG3_P006_CFG_PORT_3    PORT_FALSE
#define PORT_CFG3_P006_CFG_PORT_4    PORT_SMART_DU_TR_CONST0
#define PORT_CFG3_P006_CFG_PORT_5    PORT_SMART_DU_TR_CONST0
#define PORT_CFG3_P006_CFG_PORT_6    PORT_SMART_DU_TR_CONST0
#define PORT_CFG3_P006_CFG_PORT_7    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG3_P006_CFG_PORT_8    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG3_P006_CFG_PORT_9    0U
#define PORT_CFG3_P006_CFG_PORT_10   PORT_SMART_DU_OPC_INCR
#define PORT_CFG3_P006_CFG_PORT_11   0U
#endif
#ifndef PORT_CFG3_P007_CFG_PORT_0
#define PORT_CFG3_P007_CFG_PORT_0    PORT_SMART_CLK_SRC_CONST0
#define PORT_CFG3_P007_CFG_PORT_1    PORT_FALSE
#define PORT_CFG3_P007_CFG_PORT_2    PORT_TRUE
#define PORT_CFG3_P007_CFG_PORT_3    PORT_FALSE
#define PORT_CFG3_P007_CFG_PORT_4    PORT_SMART_DU_TR_CONST0
#define PORT_CFG3_P007_CFG_PORT_5    PORT_SMART_DU_TR_CONST0
#define PORT_CFG3_P007_CFG_PORT_6    PORT_SMART_DU_TR_CONST0
#define PORT_CFG3_P007_CFG_PORT_7    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG3_P007_CFG_PORT_8    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG3_P007_CFG_PORT_9    0U
#define PORT_CFG3_P007_CFG_PORT_10   PORT_SMART_DU_OPC_INCR
#define PORT_CFG3_P007_CFG_PORT_11   0U
#endif
#ifndef PORT_CFG3_P008_CFG_PORT_0
#define PORT_CFG3_P008_CFG_PORT_0    PORT_SMART_CLK_SRC_CONST0
#define PORT_CFG3_P008_CFG_PORT_1    PORT_FALSE
#define PORT_CFG3_P008_CFG_PORT_2    PORT_TRUE
#define PORT_CFG3_P008_CFG_PORT_3    PORT_FALSE
#define PORT_CFG3_P008_CFG_PORT_4    PORT_SMART_DU_TR_CONST0
#define PORT_CFG3_P008_CFG_PORT_5    PORT_SMART_DU_TR_CONST0
#define PORT_CFG3_P008_CFG_PORT_6    PORT_SMART_DU_TR_CONST0
#define PORT_CFG3_P008_CFG_PORT_7    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG3_P008_CFG_PORT_8    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG3_P008_CFG_PORT_9    0U
#define PORT_CFG3_P008_CFG_PORT_10   PORT_SMART_DU_OPC_INCR
#define PORT_CFG3_P008_CFG_PORT_11   0U
#endif
#ifndef PORT_CFG3_P011_CFG_PORT_0
#define PORT_CFG3_P011_CFG_PORT_0    PORT_SMART_CLK_SRC_CONST0
#define PORT_CFG3_P011_CFG_PORT_1    PORT_FALSE
#define PORT_CFG3_P011_CFG_PORT_2    PORT_TRUE
#define PORT_CFG3_P011_CFG_PORT_3    PORT_FALSE
#define PORT_CFG3_P011_CFG_PORT_4    PORT_SMART_DU_TR_CONST0
#define PORT_CFG3_P011_CFG_PORT_5    PORT_SMART_DU_TR_CONST0
#define PORT_CFG3_P011_CFG_PORT_6    PORT_SMART_DU_TR_CONST0
#define PORT_CFG3_P011_CFG_PORT_7    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG3_P011_CFG_PORT_8    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG3_P011_CFG_PORT_9    0U
#define PORT_CFG3_P011_CFG_PORT_10   PORT_SMART_DU_OPC_INCR
#define PORT_CFG3_P011_CFG_PORT_11   0U
#endif
#ifndef PORT_CFG3_P012_CFG_PORT_0
#define PORT_CFG3_P012_CFG_PORT_0    PORT_X_CFG_PORT_0
#define PORT_CFG3_P012_CFG_PORT_1    PORT_X_CFG_PORT_1
#define PORT_CFG3_P012_CFG_PORT_2    PORT_X_CFG_PORT_2
#define PORT_CFG3_P012_CFG_PORT_3    PORT_X_CFG_PORT_3
#define PORT_CFG3_P012_CFG_PORT_4    PORT_X_CFG_PORT_4
#define PORT_CFG3_P012_CFG_PORT_5    PORT_X_CFG_PORT_5
#define PORT_CFG3_P012_CFG_PORT_6    PORT_X_CFG_PORT_6
#define PORT_CFG3_P012_CFG_PORT_7    PORT_X_CFG_PORT_7
#define PORT_CFG3_P012_CFG_PORT_8    PORT_X_CFG_PORT_8
#define PORT_CFG3_P012_CFG_PORT_9    PORT_X_CFG_PORT_9
#define PORT_CFG3_P012_CFG_PORT_10   PORT_X_CFG_PORT_10
#define PORT_CFG3_P012_CFG_PORT_11   PORT_X_CFG_PORT_11
#endif
#ifndef PORT_CFG3_P013_CFG_PORT_0
#define PORT_CFG3_P013_CFG_PORT_0    PORT_X_CFG_PORT_0
#define PORT_CFG3_P013_CFG_PORT_1    PORT_X_CFG_PORT_1
#define PORT_CFG3_P013_CFG_PORT_2    PORT_X_CFG_PORT_2
#define PORT_CFG3_P013_CFG_PORT_3    PORT_X_CFG_PORT_3
#define PORT_CFG3_P013_CFG_PORT_4    PORT_X_CFG_PORT_4
#define PORT_CFG3_P013_CFG_PORT_5    PORT_X_CFG_PORT_5
#define PORT_CFG3_P013_CFG_PORT_6    PORT_X_CFG_PORT_6
#define PORT_CFG3_P013_CFG_PORT_7    PORT_X_CFG_PORT_7
#define PORT_CFG3_P013_CFG_PORT_8    PORT_X_CFG_PORT_8
#define PORT_CFG3_P013_CFG_PORT_9    PORT_X_CFG_PORT_9
#define PORT_CFG3_P013_CFG_PORT_10   PORT_X_CFG_PORT_10
#define PORT_CFG3_P013_CFG_PORT_11   PORT_X_CFG_PORT_11
#endif
#ifndef PORT_CFG3_P014_CFG_PORT_0
#define PORT_CFG3_P014_CFG_PORT_0    PORT_X_CFG_PORT_0
#define PORT_CFG3_P014_CFG_PORT_1    PORT_X_CFG_PORT_1
#define PORT_CFG3_P014_CFG_PORT_2    PORT_X_CFG_PORT_2
#define PORT_CFG3_P014_CFG_PORT_3    PORT_X_CFG_PORT_3
#define PORT_CFG3_P014_CFG_PORT_4    PORT_X_CFG_PORT_4
#define PORT_CFG3_P014_CFG_PORT_5    PORT_X_CFG_PORT_5
#define PORT_CFG3_P014_CFG_PORT_6    PORT_X_CFG_PORT_6
#define PORT_CFG3_P014_CFG_PORT_7    PORT_X_CFG_PORT_7
#define PORT_CFG3_P014_CFG_PORT_8    PORT_X_CFG_PORT_8
#define PORT_CFG3_P014_CFG_PORT_9    PORT_X_CFG_PORT_9
#define PORT_CFG3_P014_CFG_PORT_10   PORT_X_CFG_PORT_10
#define PORT_CFG3_P014_CFG_PORT_11   PORT_X_CFG_PORT_11
#endif
#ifndef PORT_CFG3_P018_CFG_PORT_0
#define PORT_CFG3_P018_CFG_PORT_0    PORT_SMART_CLK_SRC_CONST0
#define PORT_CFG3_P018_CFG_PORT_1    PORT_FALSE
#define PORT_CFG3_P018_CFG_PORT_2    PORT_TRUE
#define PORT_CFG3_P018_CFG_PORT_3    PORT_FALSE
#define PORT_CFG3_P018_CFG_PORT_4    PORT_SMART_DU_TR_CONST0
#define PORT_CFG3_P018_CFG_PORT_5    PORT_SMART_DU_TR_CONST0
#define PORT_CFG3_P018_CFG_PORT_6    PORT_SMART_DU_TR_CONST0
#define PORT_CFG3_P018_CFG_PORT_7    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG3_P018_CFG_PORT_8    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG3_P018_CFG_PORT_9    0U
#define PORT_CFG3_P018_CFG_PORT_10   PORT_SMART_DU_OPC_INCR
#define PORT_CFG3_P018_CFG_PORT_11   0U
#endif
#ifndef PORT_CFG3_P019_CFG_PORT_0
#define PORT_CFG3_P019_CFG_PORT_0    PORT_SMART_CLK_SRC_CONST0
#define PORT_CFG3_P019_CFG_PORT_1    PORT_FALSE
#define PORT_CFG3_P019_CFG_PORT_2    PORT_TRUE
#define PORT_CFG3_P019_CFG_PORT_3    PORT_FALSE
#define PORT_CFG3_P019_CFG_PORT_4    PORT_SMART_DU_TR_CONST0
#define PORT_CFG3_P019_CFG_PORT_5    PORT_SMART_DU_TR_CONST0
#define PORT_CFG3_P019_CFG_PORT_6    PORT_SMART_DU_TR_CONST0
#define PORT_CFG3_P019_CFG_PORT_7    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG3_P019_CFG_PORT_8    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG3_P019_CFG_PORT_9    0U
#define PORT_CFG3_P019_CFG_PORT_10   PORT_SMART_DU_OPC_INCR
#define PORT_CFG3_P019_CFG_PORT_11   0U
#endif
#ifndef PORT_CFG3_P021_CFG_PORT_0
#define PORT_CFG3_P021_CFG_PORT_0    PORT_SMART_CLK_SRC_CONST0
#define PORT_CFG3_P021_CFG_PORT_1    PORT_FALSE
#define PORT_CFG3_P021_CFG_PORT_2    PORT_TRUE
#define PORT_CFG3_P021_CFG_PORT_3    PORT_FALSE
#define PORT_CFG3_P021_CFG_PORT_4    PORT_SMART_DU_TR_CONST0
#define PORT_CFG3_P021_CFG_PORT_5    PORT_SMART_DU_TR_CONST0
#define PORT_CFG3_P021_CFG_PORT_6    PORT_SMART_DU_TR_CONST0
#define PORT_CFG3_P021_CFG_PORT_7    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG3_P021_CFG_PORT_8    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG3_P021_CFG_PORT_9    0U
#define PORT_CFG3_P021_CFG_PORT_10   PORT_SMART_DU_OPC_INCR
#define PORT_CFG3_P021_CFG_PORT_11   0U
#endif
#ifndef PORT_CFG3_P022_CFG_PORT_0
#define PORT_CFG3_P022_CFG_PORT_0    PORT_SMART_CLK_SRC_CONST0
#define PORT_CFG3_P022_CFG_PORT_1    PORT_FALSE
#define PORT_CFG3_P022_CFG_PORT_2    PORT_TRUE
#define PORT_CFG3_P022_CFG_PORT_3    PORT_FALSE
#define PORT_CFG3_P022_CFG_PORT_4    PORT_SMART_DU_TR_CONST0
#define PORT_CFG3_P022_CFG_PORT_5    PORT_SMART_DU_TR_CONST0
#define PORT_CFG3_P022_CFG_PORT_6    PORT_SMART_DU_TR_CONST0
#define PORT_CFG3_P022_CFG_PORT_7    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG3_P022_CFG_PORT_8    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG3_P022_CFG_PORT_9    0U
#define PORT_CFG3_P022_CFG_PORT_10   PORT_SMART_DU_OPC_INCR
#define PORT_CFG3_P022_CFG_PORT_11   0U
#endif
#ifndef PORT_CFG3_P023_CFG_PORT_0
#define PORT_CFG3_P023_CFG_PORT_0    PORT_SMART_CLK_SRC_CONST0
#define PORT_CFG3_P023_CFG_PORT_1    PORT_FALSE
#define PORT_CFG3_P023_CFG_PORT_2    PORT_TRUE
#define PORT_CFG3_P023_CFG_PORT_3    PORT_FALSE
#define PORT_CFG3_P023_CFG_PORT_4    PORT_SMART_DU_TR_CONST0
#define PORT_CFG3_P023_CFG_PORT_5    PORT_SMART_DU_TR_CONST0
#define PORT_CFG3_P023_CFG_PORT_6    PORT_SMART_DU_TR_CONST0
#define PORT_CFG3_P023_CFG_PORT_7    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG3_P023_CFG_PORT_8    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG3_P023_CFG_PORT_9    0U
#define PORT_CFG3_P023_CFG_PORT_10   PORT_SMART_DU_OPC_INCR
#define PORT_CFG3_P023_CFG_PORT_11   0U
#endif


#ifndef PORT_PIN_CFG0_P000_0_CFG_PORT_0
#define PORT_PIN_CFG0_P000_0_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG0_P000_0_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG0_P000_0_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG0_P000_0_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG0_P000_0_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG0_P000_0_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P000_0_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P000_0_CFG_PORT_12   0U
#define PORT_PIN_CFG0_P000_0_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG0_P000_0_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG0_P000_0_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG0_P000_0_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG0_P000_0_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P000_0_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P000_0_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG0_P000_0_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG0_P000_0_CFG_PORT_6    PORT_PIN_X_CFG_PORT_6
#define PORT_PIN_CFG0_P000_0_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG0_P000_0_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG0_P000_0_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG0_P000_0_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG0_P000_0_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG0_P000_0_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P000_0
#error "PORT_PIN_P000_0 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P000_1_CFG_PORT_0
#define PORT_PIN_CFG0_P000_1_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG0_P000_1_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG0_P000_1_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG0_P000_1_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG0_P000_1_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG0_P000_1_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P000_1_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P000_1_CFG_PORT_12   0U
#define PORT_PIN_CFG0_P000_1_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG0_P000_1_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG0_P000_1_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG0_P000_1_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG0_P000_1_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P000_1_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P000_1_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG0_P000_1_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG0_P000_1_CFG_PORT_6    PORT_PIN_X_CFG_PORT_6
#define PORT_PIN_CFG0_P000_1_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG0_P000_1_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG0_P000_1_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG0_P000_1_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG0_P000_1_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG0_P000_1_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P000_1
#error "PORT_PIN_P000_1 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P000_2_CFG_PORT_0
#define PORT_PIN_CFG0_P000_2_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG0_P000_2_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG0_P000_2_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG0_P000_2_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG0_P000_2_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG0_P000_2_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P000_2_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P000_2_CFG_PORT_12   0U
#define PORT_PIN_CFG0_P000_2_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG0_P000_2_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG0_P000_2_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG0_P000_2_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG0_P000_2_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P000_2_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P000_2_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG0_P000_2_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG0_P000_2_CFG_PORT_6    PORT_PIN_X_CFG_PORT_6
#define PORT_PIN_CFG0_P000_2_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG0_P000_2_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG0_P000_2_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG0_P000_2_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG0_P000_2_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG0_P000_2_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P000_2
#error "PORT_PIN_P000_2 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P000_3_CFG_PORT_0
#define PORT_PIN_CFG0_P000_3_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG0_P000_3_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG0_P000_3_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG0_P000_3_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG0_P000_3_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG0_P000_3_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P000_3_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P000_3_CFG_PORT_12   0U
#define PORT_PIN_CFG0_P000_3_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG0_P000_3_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG0_P000_3_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG0_P000_3_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG0_P000_3_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P000_3_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P000_3_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG0_P000_3_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG0_P000_3_CFG_PORT_6    PORT_PIN_X_CFG_PORT_6
#define PORT_PIN_CFG0_P000_3_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG0_P000_3_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG0_P000_3_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG0_P000_3_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG0_P000_3_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG0_P000_3_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P000_3
#error "PORT_PIN_P000_3 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P000_4_CFG_PORT_0
#define PORT_PIN_CFG0_P000_4_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG0_P000_4_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG0_P000_4_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG0_P000_4_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG0_P000_4_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG0_P000_4_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P000_4_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P000_4_CFG_PORT_12   0U
#define PORT_PIN_CFG0_P000_4_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG0_P000_4_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG0_P000_4_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG0_P000_4_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG0_P000_4_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P000_4_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P000_4_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG0_P000_4_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG0_P000_4_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG0_P000_4_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG0_P000_4_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG0_P000_4_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG0_P000_4_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P000_4_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P000_4_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG0_P000_5_CFG_PORT_0
#define PORT_PIN_CFG0_P000_5_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG0_P000_5_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG0_P000_5_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG0_P000_5_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG0_P000_5_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG0_P000_5_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P000_5_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P000_5_CFG_PORT_12   0U
#define PORT_PIN_CFG0_P000_5_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG0_P000_5_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG0_P000_5_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG0_P000_5_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG0_P000_5_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P000_5_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P000_5_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG0_P000_5_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG0_P000_5_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG0_P000_5_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG0_P000_5_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG0_P000_5_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG0_P000_5_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P000_5_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P000_5_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG0_P000_6_CFG_PORT_0
#define PORT_PIN_CFG0_P000_6_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG0_P000_6_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG0_P000_6_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG0_P000_6_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG0_P000_6_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG0_P000_6_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P000_6_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P000_6_CFG_PORT_12   0U
#define PORT_PIN_CFG0_P000_6_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG0_P000_6_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG0_P000_6_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG0_P000_6_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG0_P000_6_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P000_6_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P000_6_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG0_P000_6_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG0_P000_6_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG0_P000_6_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG0_P000_6_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG0_P000_6_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG0_P000_6_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P000_6_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P000_6_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG0_P000_7_CFG_PORT_0
#define PORT_PIN_CFG0_P000_7_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG0_P000_7_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG0_P000_7_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG0_P000_7_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG0_P000_7_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG0_P000_7_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P000_7_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P000_7_CFG_PORT_12   0U
#define PORT_PIN_CFG0_P000_7_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG0_P000_7_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG0_P000_7_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG0_P000_7_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG0_P000_7_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P000_7_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P000_7_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG0_P000_7_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG0_P000_7_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG0_P000_7_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG0_P000_7_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG0_P000_7_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG0_P000_7_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P000_7_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P000_7_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG0_P002_0_CFG_PORT_0
#define PORT_PIN_CFG0_P002_0_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG0_P002_0_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG0_P002_0_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG0_P002_0_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG0_P002_0_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG0_P002_0_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P002_0_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P002_0_CFG_PORT_12   0U
#define PORT_PIN_CFG0_P002_0_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG0_P002_0_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG0_P002_0_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG0_P002_0_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG0_P002_0_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P002_0_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P002_0_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG0_P002_0_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG0_P002_0_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG0_P002_0_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG0_P002_0_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG0_P002_0_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG0_P002_0_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG0_P002_0_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG0_P002_0_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P002_0
#error "PORT_PIN_P002_0 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P002_1_CFG_PORT_0
#define PORT_PIN_CFG0_P002_1_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG0_P002_1_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG0_P002_1_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG0_P002_1_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG0_P002_1_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG0_P002_1_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P002_1_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P002_1_CFG_PORT_12   0U
#define PORT_PIN_CFG0_P002_1_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG0_P002_1_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG0_P002_1_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG0_P002_1_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG0_P002_1_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P002_1_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P002_1_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG0_P002_1_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG0_P002_1_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG0_P002_1_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG0_P002_1_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG0_P002_1_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG0_P002_1_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG0_P002_1_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG0_P002_1_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P002_1
#error "PORT_PIN_P002_1 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P002_2_CFG_PORT_0
#define PORT_PIN_CFG0_P002_2_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG0_P002_2_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG0_P002_2_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG0_P002_2_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG0_P002_2_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG0_P002_2_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P002_2_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P002_2_CFG_PORT_12   0U
#define PORT_PIN_CFG0_P002_2_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG0_P002_2_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG0_P002_2_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG0_P002_2_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG0_P002_2_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P002_2_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P002_2_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG0_P002_2_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG0_P002_2_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG0_P002_2_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG0_P002_2_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG0_P002_2_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG0_P002_2_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG0_P002_2_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG0_P002_2_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P002_2
#error "PORT_PIN_P002_2 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P002_3_CFG_PORT_0
#define PORT_PIN_CFG0_P002_3_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG0_P002_3_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG0_P002_3_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG0_P002_3_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG0_P002_3_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG0_P002_3_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P002_3_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P002_3_CFG_PORT_12   0U
#define PORT_PIN_CFG0_P002_3_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG0_P002_3_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG0_P002_3_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG0_P002_3_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG0_P002_3_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P002_3_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P002_3_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG0_P002_3_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG0_P002_3_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG0_P002_3_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG0_P002_3_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG0_P002_3_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG0_P002_3_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG0_P002_3_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG0_P002_3_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P002_3
#error "PORT_PIN_P002_3 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P002_4_CFG_PORT_0
#define PORT_PIN_CFG0_P002_4_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG0_P002_4_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG0_P002_4_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG0_P002_4_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG0_P002_4_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG0_P002_4_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P002_4_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P002_4_CFG_PORT_12   0U
#define PORT_PIN_CFG0_P002_4_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG0_P002_4_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG0_P002_4_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG0_P002_4_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG0_P002_4_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P002_4_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P002_4_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG0_P002_4_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG0_P002_4_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG0_P002_4_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG0_P002_4_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG0_P002_4_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG0_P002_4_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P002_4_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P002_4_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG0_P002_5_CFG_PORT_0
#define PORT_PIN_CFG0_P002_5_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG0_P002_5_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG0_P002_5_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG0_P002_5_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG0_P002_5_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG0_P002_5_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P002_5_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P002_5_CFG_PORT_12   0U
#define PORT_PIN_CFG0_P002_5_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG0_P002_5_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG0_P002_5_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG0_P002_5_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG0_P002_5_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P002_5_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P002_5_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG0_P002_5_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG0_P002_5_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG0_P002_5_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG0_P002_5_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG0_P002_5_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG0_P002_5_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P002_5_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P002_5_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG0_P002_6_CFG_PORT_0
#define PORT_PIN_CFG0_P002_6_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG0_P002_6_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG0_P002_6_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG0_P002_6_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG0_P002_6_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG0_P002_6_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P002_6_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P002_6_CFG_PORT_12   0U
#define PORT_PIN_CFG0_P002_6_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG0_P002_6_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG0_P002_6_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG0_P002_6_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG0_P002_6_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P002_6_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P002_6_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG0_P002_6_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG0_P002_6_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG0_P002_6_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG0_P002_6_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG0_P002_6_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG0_P002_6_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P002_6_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P002_6_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG0_P002_7_CFG_PORT_0
#define PORT_PIN_CFG0_P002_7_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG0_P002_7_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG0_P002_7_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG0_P002_7_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG0_P002_7_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG0_P002_7_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P002_7_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P002_7_CFG_PORT_12   0U
#define PORT_PIN_CFG0_P002_7_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG0_P002_7_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG0_P002_7_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG0_P002_7_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG0_P002_7_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P002_7_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P002_7_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG0_P002_7_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG0_P002_7_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG0_P002_7_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG0_P002_7_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG0_P002_7_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG0_P002_7_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P002_7_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P002_7_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG0_P005_0_CFG_PORT_0
#define PORT_PIN_CFG0_P005_0_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG0_P005_0_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG0_P005_0_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG0_P005_0_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG0_P005_0_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG0_P005_0_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P005_0_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P005_0_CFG_PORT_12   0U
#define PORT_PIN_CFG0_P005_0_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG0_P005_0_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG0_P005_0_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG0_P005_0_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG0_P005_0_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P005_0_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P005_0_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG0_P005_0_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG0_P005_0_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG0_P005_0_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG0_P005_0_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG0_P005_0_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG0_P005_0_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG0_P005_0_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG0_P005_0_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P005_0
#error "PORT_PIN_P005_0 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P005_1_CFG_PORT_0
#define PORT_PIN_CFG0_P005_1_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG0_P005_1_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG0_P005_1_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG0_P005_1_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG0_P005_1_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG0_P005_1_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P005_1_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P005_1_CFG_PORT_12   0U
#define PORT_PIN_CFG0_P005_1_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG0_P005_1_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG0_P005_1_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG0_P005_1_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG0_P005_1_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P005_1_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P005_1_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG0_P005_1_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG0_P005_1_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG0_P005_1_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG0_P005_1_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG0_P005_1_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG0_P005_1_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG0_P005_1_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG0_P005_1_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P005_1
#error "PORT_PIN_P005_1 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P005_2_CFG_PORT_0
#define PORT_PIN_CFG0_P005_2_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG0_P005_2_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG0_P005_2_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG0_P005_2_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG0_P005_2_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG0_P005_2_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P005_2_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P005_2_CFG_PORT_12   0U
#define PORT_PIN_CFG0_P005_2_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG0_P005_2_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG0_P005_2_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG0_P005_2_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG0_P005_2_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P005_2_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P005_2_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG0_P005_2_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG0_P005_2_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG0_P005_2_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG0_P005_2_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG0_P005_2_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG0_P005_2_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG0_P005_2_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG0_P005_2_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P005_2
#error "PORT_PIN_P005_2 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P005_3_CFG_PORT_0
#define PORT_PIN_CFG0_P005_3_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG0_P005_3_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG0_P005_3_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG0_P005_3_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG0_P005_3_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG0_P005_3_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P005_3_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P005_3_CFG_PORT_12   0U
#define PORT_PIN_CFG0_P005_3_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG0_P005_3_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG0_P005_3_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG0_P005_3_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG0_P005_3_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P005_3_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P005_3_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG0_P005_3_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG0_P005_3_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG0_P005_3_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG0_P005_3_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG0_P005_3_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG0_P005_3_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG0_P005_3_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG0_P005_3_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P005_3
#error "PORT_PIN_P005_3 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P005_4_CFG_PORT_0
#define PORT_PIN_CFG0_P005_4_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG0_P005_4_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG0_P005_4_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG0_P005_4_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG0_P005_4_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG0_P005_4_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P005_4_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P005_4_CFG_PORT_12   0U
#define PORT_PIN_CFG0_P005_4_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG0_P005_4_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG0_P005_4_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG0_P005_4_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG0_P005_4_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P005_4_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P005_4_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG0_P005_4_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG0_P005_4_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG0_P005_4_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG0_P005_4_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG0_P005_4_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG0_P005_4_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P005_4_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P005_4_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG0_P005_5_CFG_PORT_0
#define PORT_PIN_CFG0_P005_5_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG0_P005_5_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG0_P005_5_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG0_P005_5_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG0_P005_5_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG0_P005_5_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P005_5_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P005_5_CFG_PORT_12   0U
#define PORT_PIN_CFG0_P005_5_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG0_P005_5_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG0_P005_5_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG0_P005_5_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG0_P005_5_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P005_5_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P005_5_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG0_P005_5_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG0_P005_5_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG0_P005_5_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG0_P005_5_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG0_P005_5_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG0_P005_5_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P005_5_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P005_5_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG0_P005_6_CFG_PORT_0
#define PORT_PIN_CFG0_P005_6_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG0_P005_6_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG0_P005_6_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG0_P005_6_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG0_P005_6_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG0_P005_6_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P005_6_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P005_6_CFG_PORT_12   0U
#define PORT_PIN_CFG0_P005_6_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG0_P005_6_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG0_P005_6_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG0_P005_6_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG0_P005_6_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P005_6_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P005_6_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG0_P005_6_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG0_P005_6_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG0_P005_6_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG0_P005_6_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG0_P005_6_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG0_P005_6_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P005_6_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P005_6_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG0_P005_7_CFG_PORT_0
#define PORT_PIN_CFG0_P005_7_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG0_P005_7_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG0_P005_7_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG0_P005_7_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG0_P005_7_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG0_P005_7_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P005_7_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P005_7_CFG_PORT_12   0U
#define PORT_PIN_CFG0_P005_7_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG0_P005_7_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG0_P005_7_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG0_P005_7_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG0_P005_7_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P005_7_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P005_7_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG0_P005_7_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG0_P005_7_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG0_P005_7_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG0_P005_7_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG0_P005_7_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG0_P005_7_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P005_7_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P005_7_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG0_P006_0_CFG_PORT_0
#define PORT_PIN_CFG0_P006_0_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG0_P006_0_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG0_P006_0_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG0_P006_0_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG0_P006_0_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG0_P006_0_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P006_0_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P006_0_CFG_PORT_12   0U
#define PORT_PIN_CFG0_P006_0_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG0_P006_0_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG0_P006_0_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG0_P006_0_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG0_P006_0_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P006_0_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P006_0_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG0_P006_0_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG0_P006_0_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG0_P006_0_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG0_P006_0_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG0_P006_0_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG0_P006_0_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG0_P006_0_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG0_P006_0_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P006_0
#error "PORT_PIN_P006_0 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P006_1_CFG_PORT_0
#define PORT_PIN_CFG0_P006_1_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG0_P006_1_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG0_P006_1_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG0_P006_1_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG0_P006_1_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG0_P006_1_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P006_1_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P006_1_CFG_PORT_12   0U
#define PORT_PIN_CFG0_P006_1_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG0_P006_1_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG0_P006_1_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG0_P006_1_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG0_P006_1_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P006_1_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P006_1_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG0_P006_1_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG0_P006_1_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG0_P006_1_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG0_P006_1_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG0_P006_1_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG0_P006_1_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG0_P006_1_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG0_P006_1_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P006_1
#error "PORT_PIN_P006_1 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P006_2_CFG_PORT_0
#define PORT_PIN_CFG0_P006_2_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG0_P006_2_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG0_P006_2_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG0_P006_2_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG0_P006_2_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG0_P006_2_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P006_2_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P006_2_CFG_PORT_12   0U
#define PORT_PIN_CFG0_P006_2_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG0_P006_2_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG0_P006_2_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG0_P006_2_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG0_P006_2_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P006_2_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P006_2_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG0_P006_2_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG0_P006_2_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG0_P006_2_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG0_P006_2_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG0_P006_2_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG0_P006_2_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG0_P006_2_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG0_P006_2_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P006_2
#error "PORT_PIN_P006_2 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P006_3_CFG_PORT_0
#define PORT_PIN_CFG0_P006_3_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG0_P006_3_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG0_P006_3_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG0_P006_3_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG0_P006_3_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG0_P006_3_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P006_3_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P006_3_CFG_PORT_12   0U
#define PORT_PIN_CFG0_P006_3_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG0_P006_3_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG0_P006_3_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG0_P006_3_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG0_P006_3_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P006_3_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P006_3_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG0_P006_3_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG0_P006_3_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG0_P006_3_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG0_P006_3_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG0_P006_3_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG0_P006_3_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG0_P006_3_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG0_P006_3_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P006_3
#error "PORT_PIN_P006_3 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P006_4_CFG_PORT_0
#define PORT_PIN_CFG0_P006_4_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG0_P006_4_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG0_P006_4_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG0_P006_4_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG0_P006_4_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG0_P006_4_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P006_4_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P006_4_CFG_PORT_12   0U
#define PORT_PIN_CFG0_P006_4_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG0_P006_4_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG0_P006_4_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG0_P006_4_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG0_P006_4_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P006_4_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P006_4_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG0_P006_4_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG0_P006_4_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG0_P006_4_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG0_P006_4_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG0_P006_4_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG0_P006_4_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG0_P006_4_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG0_P006_4_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P006_4
#error "PORT_PIN_P006_4 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P006_5_CFG_PORT_0
#define PORT_PIN_CFG0_P006_5_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG0_P006_5_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG0_P006_5_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG0_P006_5_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG0_P006_5_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG0_P006_5_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P006_5_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P006_5_CFG_PORT_12   0U
#define PORT_PIN_CFG0_P006_5_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG0_P006_5_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG0_P006_5_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG0_P006_5_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG0_P006_5_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P006_5_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P006_5_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG0_P006_5_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG0_P006_5_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG0_P006_5_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG0_P006_5_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG0_P006_5_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG0_P006_5_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG0_P006_5_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG0_P006_5_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P006_5
#error "PORT_PIN_P006_5 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P006_6_CFG_PORT_0
#define PORT_PIN_CFG0_P006_6_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG0_P006_6_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG0_P006_6_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG0_P006_6_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG0_P006_6_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG0_P006_6_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P006_6_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P006_6_CFG_PORT_12   0U
#define PORT_PIN_CFG0_P006_6_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG0_P006_6_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG0_P006_6_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG0_P006_6_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG0_P006_6_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P006_6_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P006_6_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG0_P006_6_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG0_P006_6_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG0_P006_6_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG0_P006_6_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG0_P006_6_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG0_P006_6_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P006_6_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P006_6_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG0_P006_7_CFG_PORT_0
#define PORT_PIN_CFG0_P006_7_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG0_P006_7_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG0_P006_7_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG0_P006_7_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG0_P006_7_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG0_P006_7_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P006_7_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P006_7_CFG_PORT_12   0U
#define PORT_PIN_CFG0_P006_7_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG0_P006_7_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG0_P006_7_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG0_P006_7_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG0_P006_7_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P006_7_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P006_7_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG0_P006_7_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG0_P006_7_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG0_P006_7_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG0_P006_7_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG0_P006_7_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG0_P006_7_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P006_7_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P006_7_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG0_P007_0_CFG_PORT_0
#define PORT_PIN_CFG0_P007_0_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG0_P007_0_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG0_P007_0_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG0_P007_0_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG0_P007_0_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG0_P007_0_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P007_0_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P007_0_CFG_PORT_12   0U
#define PORT_PIN_CFG0_P007_0_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG0_P007_0_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG0_P007_0_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG0_P007_0_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG0_P007_0_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P007_0_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P007_0_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG0_P007_0_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG0_P007_0_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG0_P007_0_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG0_P007_0_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG0_P007_0_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG0_P007_0_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG0_P007_0_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG0_P007_0_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P007_0
#error "PORT_PIN_P007_0 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P007_1_CFG_PORT_0
#define PORT_PIN_CFG0_P007_1_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG0_P007_1_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG0_P007_1_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG0_P007_1_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG0_P007_1_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG0_P007_1_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P007_1_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P007_1_CFG_PORT_12   0U
#define PORT_PIN_CFG0_P007_1_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG0_P007_1_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG0_P007_1_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG0_P007_1_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG0_P007_1_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P007_1_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P007_1_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG0_P007_1_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG0_P007_1_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG0_P007_1_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG0_P007_1_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG0_P007_1_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG0_P007_1_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG0_P007_1_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG0_P007_1_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P007_1
#error "PORT_PIN_P007_1 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P007_2_CFG_PORT_0
#define PORT_PIN_CFG0_P007_2_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG0_P007_2_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG0_P007_2_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG0_P007_2_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG0_P007_2_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG0_P007_2_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P007_2_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P007_2_CFG_PORT_12   0U
#define PORT_PIN_CFG0_P007_2_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG0_P007_2_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG0_P007_2_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG0_P007_2_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG0_P007_2_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P007_2_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P007_2_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG0_P007_2_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG0_P007_2_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG0_P007_2_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG0_P007_2_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG0_P007_2_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG0_P007_2_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG0_P007_2_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG0_P007_2_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P007_2
#error "PORT_PIN_P007_2 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P007_3_CFG_PORT_0
#define PORT_PIN_CFG0_P007_3_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG0_P007_3_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG0_P007_3_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG0_P007_3_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG0_P007_3_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG0_P007_3_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P007_3_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P007_3_CFG_PORT_12   0U
#define PORT_PIN_CFG0_P007_3_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG0_P007_3_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG0_P007_3_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG0_P007_3_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG0_P007_3_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P007_3_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P007_3_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG0_P007_3_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG0_P007_3_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG0_P007_3_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG0_P007_3_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG0_P007_3_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG0_P007_3_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG0_P007_3_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG0_P007_3_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P007_3
#error "PORT_PIN_P007_3 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P007_4_CFG_PORT_0
#define PORT_PIN_CFG0_P007_4_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG0_P007_4_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG0_P007_4_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG0_P007_4_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG0_P007_4_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG0_P007_4_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P007_4_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P007_4_CFG_PORT_12   0U
#define PORT_PIN_CFG0_P007_4_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG0_P007_4_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG0_P007_4_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG0_P007_4_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG0_P007_4_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P007_4_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P007_4_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG0_P007_4_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG0_P007_4_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG0_P007_4_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG0_P007_4_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG0_P007_4_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG0_P007_4_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P007_4_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P007_4_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG0_P007_5_CFG_PORT_0
#define PORT_PIN_CFG0_P007_5_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG0_P007_5_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG0_P007_5_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG0_P007_5_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG0_P007_5_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG0_P007_5_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P007_5_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P007_5_CFG_PORT_12   0U
#define PORT_PIN_CFG0_P007_5_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG0_P007_5_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG0_P007_5_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG0_P007_5_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG0_P007_5_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P007_5_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P007_5_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG0_P007_5_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG0_P007_5_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG0_P007_5_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG0_P007_5_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG0_P007_5_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG0_P007_5_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P007_5_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P007_5_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG0_P007_6_CFG_PORT_0
#define PORT_PIN_CFG0_P007_6_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG0_P007_6_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG0_P007_6_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG0_P007_6_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG0_P007_6_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG0_P007_6_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P007_6_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P007_6_CFG_PORT_12   0U
#define PORT_PIN_CFG0_P007_6_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG0_P007_6_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG0_P007_6_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG0_P007_6_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG0_P007_6_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P007_6_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P007_6_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG0_P007_6_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG0_P007_6_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG0_P007_6_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG0_P007_6_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG0_P007_6_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG0_P007_6_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P007_6_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P007_6_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG0_P007_7_CFG_PORT_0
#define PORT_PIN_CFG0_P007_7_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG0_P007_7_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG0_P007_7_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG0_P007_7_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG0_P007_7_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG0_P007_7_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P007_7_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P007_7_CFG_PORT_12   0U
#define PORT_PIN_CFG0_P007_7_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG0_P007_7_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG0_P007_7_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG0_P007_7_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG0_P007_7_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P007_7_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P007_7_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG0_P007_7_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG0_P007_7_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG0_P007_7_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG0_P007_7_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG0_P007_7_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG0_P007_7_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P007_7_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P007_7_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG0_P008_0_CFG_PORT_0
#define PORT_PIN_CFG0_P008_0_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG0_P008_0_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG0_P008_0_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG0_P008_0_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG0_P008_0_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG0_P008_0_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P008_0_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P008_0_CFG_PORT_12   0U
#define PORT_PIN_CFG0_P008_0_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG0_P008_0_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG0_P008_0_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG0_P008_0_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG0_P008_0_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P008_0_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P008_0_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG0_P008_0_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG0_P008_0_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG0_P008_0_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG0_P008_0_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG0_P008_0_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG0_P008_0_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG0_P008_0_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG0_P008_0_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P008_0
#error "PORT_PIN_P008_0 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P008_1_CFG_PORT_0
#define PORT_PIN_CFG0_P008_1_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG0_P008_1_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG0_P008_1_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG0_P008_1_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG0_P008_1_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG0_P008_1_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P008_1_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P008_1_CFG_PORT_12   0U
#define PORT_PIN_CFG0_P008_1_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG0_P008_1_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG0_P008_1_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG0_P008_1_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG0_P008_1_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P008_1_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P008_1_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG0_P008_1_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG0_P008_1_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG0_P008_1_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG0_P008_1_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG0_P008_1_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG0_P008_1_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG0_P008_1_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG0_P008_1_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P008_1
#error "PORT_PIN_P008_1 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P008_2_CFG_PORT_0
#define PORT_PIN_CFG0_P008_2_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG0_P008_2_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG0_P008_2_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG0_P008_2_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG0_P008_2_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG0_P008_2_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P008_2_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P008_2_CFG_PORT_12   0U
#define PORT_PIN_CFG0_P008_2_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG0_P008_2_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG0_P008_2_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG0_P008_2_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG0_P008_2_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P008_2_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P008_2_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG0_P008_2_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG0_P008_2_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG0_P008_2_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG0_P008_2_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG0_P008_2_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG0_P008_2_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG0_P008_2_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG0_P008_2_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P008_2
#error "PORT_PIN_P008_2 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P008_3_CFG_PORT_0
#define PORT_PIN_CFG0_P008_3_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG0_P008_3_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG0_P008_3_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG0_P008_3_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG0_P008_3_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG0_P008_3_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P008_3_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P008_3_CFG_PORT_12   0U
#define PORT_PIN_CFG0_P008_3_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG0_P008_3_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG0_P008_3_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG0_P008_3_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG0_P008_3_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P008_3_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P008_3_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG0_P008_3_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG0_P008_3_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG0_P008_3_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG0_P008_3_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG0_P008_3_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG0_P008_3_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P008_3_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P008_3_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG0_P008_4_CFG_PORT_0
#define PORT_PIN_CFG0_P008_4_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG0_P008_4_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG0_P008_4_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG0_P008_4_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG0_P008_4_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG0_P008_4_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P008_4_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P008_4_CFG_PORT_12   0U
#define PORT_PIN_CFG0_P008_4_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG0_P008_4_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG0_P008_4_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG0_P008_4_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG0_P008_4_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P008_4_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P008_4_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG0_P008_4_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG0_P008_4_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG0_P008_4_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG0_P008_4_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG0_P008_4_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG0_P008_4_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P008_4_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P008_4_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG0_P008_5_CFG_PORT_0
#define PORT_PIN_CFG0_P008_5_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG0_P008_5_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG0_P008_5_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG0_P008_5_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG0_P008_5_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG0_P008_5_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P008_5_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P008_5_CFG_PORT_12   0U
#define PORT_PIN_CFG0_P008_5_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG0_P008_5_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG0_P008_5_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG0_P008_5_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG0_P008_5_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P008_5_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P008_5_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG0_P008_5_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG0_P008_5_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG0_P008_5_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG0_P008_5_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG0_P008_5_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG0_P008_5_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P008_5_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P008_5_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG0_P008_6_CFG_PORT_0
#define PORT_PIN_CFG0_P008_6_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG0_P008_6_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG0_P008_6_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG0_P008_6_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG0_P008_6_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG0_P008_6_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P008_6_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P008_6_CFG_PORT_12   0U
#define PORT_PIN_CFG0_P008_6_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG0_P008_6_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG0_P008_6_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG0_P008_6_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG0_P008_6_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P008_6_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P008_6_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG0_P008_6_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG0_P008_6_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG0_P008_6_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG0_P008_6_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG0_P008_6_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG0_P008_6_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P008_6_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P008_6_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG0_P008_7_CFG_PORT_0
#define PORT_PIN_CFG0_P008_7_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG0_P008_7_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG0_P008_7_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG0_P008_7_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG0_P008_7_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG0_P008_7_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P008_7_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P008_7_CFG_PORT_12   0U
#define PORT_PIN_CFG0_P008_7_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG0_P008_7_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG0_P008_7_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG0_P008_7_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG0_P008_7_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P008_7_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P008_7_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG0_P008_7_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG0_P008_7_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG0_P008_7_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG0_P008_7_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG0_P008_7_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG0_P008_7_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P008_7_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P008_7_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG0_P011_0_CFG_PORT_0
#define PORT_PIN_CFG0_P011_0_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG0_P011_0_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG0_P011_0_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG0_P011_0_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG0_P011_0_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG0_P011_0_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P011_0_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P011_0_CFG_PORT_12   0U
#define PORT_PIN_CFG0_P011_0_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG0_P011_0_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG0_P011_0_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG0_P011_0_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG0_P011_0_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P011_0_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P011_0_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG0_P011_0_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG0_P011_0_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG0_P011_0_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG0_P011_0_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG0_P011_0_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG0_P011_0_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG0_P011_0_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG0_P011_0_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P011_0
#error "PORT_PIN_P011_0 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P011_1_CFG_PORT_0
#define PORT_PIN_CFG0_P011_1_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG0_P011_1_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG0_P011_1_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG0_P011_1_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG0_P011_1_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG0_P011_1_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P011_1_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P011_1_CFG_PORT_12   0U
#define PORT_PIN_CFG0_P011_1_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG0_P011_1_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG0_P011_1_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG0_P011_1_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG0_P011_1_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P011_1_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P011_1_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG0_P011_1_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG0_P011_1_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG0_P011_1_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG0_P011_1_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG0_P011_1_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG0_P011_1_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG0_P011_1_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG0_P011_1_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P011_1
#error "PORT_PIN_P011_1 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P011_2_CFG_PORT_0
#define PORT_PIN_CFG0_P011_2_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG0_P011_2_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG0_P011_2_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG0_P011_2_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG0_P011_2_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG0_P011_2_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P011_2_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P011_2_CFG_PORT_12   0U
#define PORT_PIN_CFG0_P011_2_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG0_P011_2_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG0_P011_2_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG0_P011_2_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG0_P011_2_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P011_2_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P011_2_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG0_P011_2_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG0_P011_2_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG0_P011_2_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG0_P011_2_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG0_P011_2_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG0_P011_2_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG0_P011_2_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG0_P011_2_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P011_2
#error "PORT_PIN_P011_2 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P011_3_CFG_PORT_0
#define PORT_PIN_CFG0_P011_3_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG0_P011_3_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG0_P011_3_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG0_P011_3_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG0_P011_3_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG0_P011_3_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P011_3_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P011_3_CFG_PORT_12   0U
#define PORT_PIN_CFG0_P011_3_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG0_P011_3_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG0_P011_3_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG0_P011_3_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG0_P011_3_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P011_3_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P011_3_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG0_P011_3_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG0_P011_3_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG0_P011_3_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG0_P011_3_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG0_P011_3_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG0_P011_3_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P011_3_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P011_3_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG0_P011_4_CFG_PORT_0
#define PORT_PIN_CFG0_P011_4_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG0_P011_4_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG0_P011_4_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG0_P011_4_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG0_P011_4_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG0_P011_4_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P011_4_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P011_4_CFG_PORT_12   0U
#define PORT_PIN_CFG0_P011_4_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG0_P011_4_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG0_P011_4_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG0_P011_4_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG0_P011_4_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P011_4_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P011_4_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG0_P011_4_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG0_P011_4_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG0_P011_4_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG0_P011_4_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG0_P011_4_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG0_P011_4_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P011_4_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P011_4_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG0_P011_5_CFG_PORT_0
#define PORT_PIN_CFG0_P011_5_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG0_P011_5_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG0_P011_5_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG0_P011_5_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG0_P011_5_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG0_P011_5_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P011_5_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P011_5_CFG_PORT_12   0U
#define PORT_PIN_CFG0_P011_5_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG0_P011_5_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG0_P011_5_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG0_P011_5_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG0_P011_5_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P011_5_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P011_5_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG0_P011_5_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG0_P011_5_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG0_P011_5_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG0_P011_5_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG0_P011_5_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG0_P011_5_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P011_5_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P011_5_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG0_P011_6_CFG_PORT_0
#define PORT_PIN_CFG0_P011_6_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG0_P011_6_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG0_P011_6_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG0_P011_6_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG0_P011_6_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG0_P011_6_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P011_6_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P011_6_CFG_PORT_12   0U
#define PORT_PIN_CFG0_P011_6_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG0_P011_6_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG0_P011_6_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG0_P011_6_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG0_P011_6_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P011_6_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P011_6_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG0_P011_6_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG0_P011_6_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG0_P011_6_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG0_P011_6_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG0_P011_6_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG0_P011_6_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P011_6_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P011_6_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG0_P011_7_CFG_PORT_0
#define PORT_PIN_CFG0_P011_7_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG0_P011_7_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG0_P011_7_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG0_P011_7_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG0_P011_7_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG0_P011_7_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P011_7_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P011_7_CFG_PORT_12   0U
#define PORT_PIN_CFG0_P011_7_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG0_P011_7_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG0_P011_7_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG0_P011_7_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG0_P011_7_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P011_7_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P011_7_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG0_P011_7_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG0_P011_7_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG0_P011_7_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG0_P011_7_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG0_P011_7_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG0_P011_7_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P011_7_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P011_7_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG0_P012_0_CFG_PORT_0
#define PORT_PIN_CFG0_P012_0_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG0_P012_0_CFG_PORT_1    PORT_PIN_X_CFG_PORT_1
#define PORT_PIN_CFG0_P012_0_CFG_PORT_2    PORT_PIN_X_CFG_PORT_2
#define PORT_PIN_CFG0_P012_0_CFG_PORT_3    PORT_PIN_X_CFG_PORT_3
#define PORT_PIN_CFG0_P012_0_CFG_PORT_9    PORT_PIN_X_CFG_PORT_9
#define PORT_PIN_CFG0_P012_0_CFG_PORT_10   PORT_PIN_X_CFG_PORT_10
#define PORT_PIN_CFG0_P012_0_CFG_PORT_11   PORT_PIN_X_CFG_PORT_11
#define PORT_PIN_CFG0_P012_0_CFG_PORT_12   PORT_PIN_X_CFG_PORT_12
#define PORT_PIN_CFG0_P012_0_CFG_PORT_13   PORT_PIN_X_CFG_PORT_13
#define PORT_PIN_CFG0_P012_0_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG0_P012_0_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG0_P012_0_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG0_P012_0_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P012_0_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P012_0_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG0_P012_0_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG0_P012_0_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG0_P012_0_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG0_P012_0_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG0_P012_0_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG0_P012_0_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG0_P012_0_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG0_P012_0_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P012_0
#error "PORT_PIN_P012_0 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P012_1_CFG_PORT_0
#define PORT_PIN_CFG0_P012_1_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG0_P012_1_CFG_PORT_1    PORT_PIN_X_CFG_PORT_1
#define PORT_PIN_CFG0_P012_1_CFG_PORT_2    PORT_PIN_X_CFG_PORT_2
#define PORT_PIN_CFG0_P012_1_CFG_PORT_3    PORT_PIN_X_CFG_PORT_3
#define PORT_PIN_CFG0_P012_1_CFG_PORT_9    PORT_PIN_X_CFG_PORT_9
#define PORT_PIN_CFG0_P012_1_CFG_PORT_10   PORT_PIN_X_CFG_PORT_10
#define PORT_PIN_CFG0_P012_1_CFG_PORT_11   PORT_PIN_X_CFG_PORT_11
#define PORT_PIN_CFG0_P012_1_CFG_PORT_12   PORT_PIN_X_CFG_PORT_12
#define PORT_PIN_CFG0_P012_1_CFG_PORT_13   PORT_PIN_X_CFG_PORT_13
#define PORT_PIN_CFG0_P012_1_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG0_P012_1_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG0_P012_1_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG0_P012_1_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P012_1_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P012_1_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG0_P012_1_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG0_P012_1_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG0_P012_1_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG0_P012_1_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG0_P012_1_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG0_P012_1_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG0_P012_1_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG0_P012_1_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P012_1
#error "PORT_PIN_P012_1 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P012_2_CFG_PORT_0
#define PORT_PIN_CFG0_P012_2_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG0_P012_2_CFG_PORT_1    PORT_PIN_X_CFG_PORT_1
#define PORT_PIN_CFG0_P012_2_CFG_PORT_2    PORT_PIN_X_CFG_PORT_2
#define PORT_PIN_CFG0_P012_2_CFG_PORT_3    PORT_PIN_X_CFG_PORT_3
#define PORT_PIN_CFG0_P012_2_CFG_PORT_9    PORT_PIN_X_CFG_PORT_9
#define PORT_PIN_CFG0_P012_2_CFG_PORT_10   PORT_PIN_X_CFG_PORT_10
#define PORT_PIN_CFG0_P012_2_CFG_PORT_11   PORT_PIN_X_CFG_PORT_11
#define PORT_PIN_CFG0_P012_2_CFG_PORT_12   PORT_PIN_X_CFG_PORT_12
#define PORT_PIN_CFG0_P012_2_CFG_PORT_13   PORT_PIN_X_CFG_PORT_13
#define PORT_PIN_CFG0_P012_2_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG0_P012_2_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG0_P012_2_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG0_P012_2_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P012_2_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P012_2_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG0_P012_2_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG0_P012_2_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG0_P012_2_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG0_P012_2_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG0_P012_2_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG0_P012_2_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG0_P012_2_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG0_P012_2_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P012_2
#error "PORT_PIN_P012_2 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P012_3_CFG_PORT_0
#define PORT_PIN_CFG0_P012_3_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG0_P012_3_CFG_PORT_1    PORT_PIN_X_CFG_PORT_1
#define PORT_PIN_CFG0_P012_3_CFG_PORT_2    PORT_PIN_X_CFG_PORT_2
#define PORT_PIN_CFG0_P012_3_CFG_PORT_3    PORT_PIN_X_CFG_PORT_3
#define PORT_PIN_CFG0_P012_3_CFG_PORT_9    PORT_PIN_X_CFG_PORT_9
#define PORT_PIN_CFG0_P012_3_CFG_PORT_10   PORT_PIN_X_CFG_PORT_10
#define PORT_PIN_CFG0_P012_3_CFG_PORT_11   PORT_PIN_X_CFG_PORT_11
#define PORT_PIN_CFG0_P012_3_CFG_PORT_12   PORT_PIN_X_CFG_PORT_12
#define PORT_PIN_CFG0_P012_3_CFG_PORT_13   PORT_PIN_X_CFG_PORT_13
#define PORT_PIN_CFG0_P012_3_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG0_P012_3_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG0_P012_3_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG0_P012_3_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P012_3_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P012_3_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG0_P012_3_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG0_P012_3_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG0_P012_3_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG0_P012_3_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG0_P012_3_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG0_P012_3_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG0_P012_3_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG0_P012_3_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P012_3
#error "PORT_PIN_P012_3 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P012_4_CFG_PORT_0
#define PORT_PIN_CFG0_P012_4_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG0_P012_4_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG0_P012_4_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG0_P012_4_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG0_P012_4_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG0_P012_4_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P012_4_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P012_4_CFG_PORT_12   0U
#define PORT_PIN_CFG0_P012_4_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG0_P012_4_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG0_P012_4_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG0_P012_4_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG0_P012_4_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P012_4_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P012_4_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG0_P012_4_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG0_P012_4_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG0_P012_4_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG0_P012_4_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG0_P012_4_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG0_P012_4_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P012_4_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P012_4_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG0_P012_5_CFG_PORT_0
#define PORT_PIN_CFG0_P012_5_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG0_P012_5_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG0_P012_5_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG0_P012_5_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG0_P012_5_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG0_P012_5_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P012_5_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P012_5_CFG_PORT_12   0U
#define PORT_PIN_CFG0_P012_5_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG0_P012_5_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG0_P012_5_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG0_P012_5_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG0_P012_5_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P012_5_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P012_5_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG0_P012_5_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG0_P012_5_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG0_P012_5_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG0_P012_5_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG0_P012_5_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG0_P012_5_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P012_5_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P012_5_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG0_P012_6_CFG_PORT_0
#define PORT_PIN_CFG0_P012_6_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG0_P012_6_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG0_P012_6_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG0_P012_6_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG0_P012_6_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG0_P012_6_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P012_6_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P012_6_CFG_PORT_12   0U
#define PORT_PIN_CFG0_P012_6_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG0_P012_6_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG0_P012_6_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG0_P012_6_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG0_P012_6_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P012_6_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P012_6_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG0_P012_6_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG0_P012_6_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG0_P012_6_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG0_P012_6_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG0_P012_6_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG0_P012_6_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P012_6_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P012_6_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG0_P012_7_CFG_PORT_0
#define PORT_PIN_CFG0_P012_7_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG0_P012_7_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG0_P012_7_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG0_P012_7_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG0_P012_7_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG0_P012_7_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P012_7_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P012_7_CFG_PORT_12   0U
#define PORT_PIN_CFG0_P012_7_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG0_P012_7_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG0_P012_7_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG0_P012_7_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG0_P012_7_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P012_7_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P012_7_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG0_P012_7_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG0_P012_7_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG0_P012_7_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG0_P012_7_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG0_P012_7_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG0_P012_7_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P012_7_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P012_7_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG0_P013_0_CFG_PORT_0
#define PORT_PIN_CFG0_P013_0_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG0_P013_0_CFG_PORT_1    PORT_PIN_X_CFG_PORT_1
#define PORT_PIN_CFG0_P013_0_CFG_PORT_2    PORT_PIN_X_CFG_PORT_2
#define PORT_PIN_CFG0_P013_0_CFG_PORT_3    PORT_PIN_X_CFG_PORT_3
#define PORT_PIN_CFG0_P013_0_CFG_PORT_9    PORT_PIN_X_CFG_PORT_9
#define PORT_PIN_CFG0_P013_0_CFG_PORT_10   PORT_PIN_X_CFG_PORT_10
#define PORT_PIN_CFG0_P013_0_CFG_PORT_11   PORT_PIN_X_CFG_PORT_11
#define PORT_PIN_CFG0_P013_0_CFG_PORT_12   PORT_PIN_X_CFG_PORT_12
#define PORT_PIN_CFG0_P013_0_CFG_PORT_13   PORT_PIN_X_CFG_PORT_13
#define PORT_PIN_CFG0_P013_0_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG0_P013_0_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG0_P013_0_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG0_P013_0_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P013_0_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P013_0_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG0_P013_0_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG0_P013_0_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG0_P013_0_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG0_P013_0_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG0_P013_0_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG0_P013_0_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG0_P013_0_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG0_P013_0_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P013_0
#error "PORT_PIN_P013_0 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P013_1_CFG_PORT_0
#define PORT_PIN_CFG0_P013_1_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG0_P013_1_CFG_PORT_1    PORT_PIN_X_CFG_PORT_1
#define PORT_PIN_CFG0_P013_1_CFG_PORT_2    PORT_PIN_X_CFG_PORT_2
#define PORT_PIN_CFG0_P013_1_CFG_PORT_3    PORT_PIN_X_CFG_PORT_3
#define PORT_PIN_CFG0_P013_1_CFG_PORT_9    PORT_PIN_X_CFG_PORT_9
#define PORT_PIN_CFG0_P013_1_CFG_PORT_10   PORT_PIN_X_CFG_PORT_10
#define PORT_PIN_CFG0_P013_1_CFG_PORT_11   PORT_PIN_X_CFG_PORT_11
#define PORT_PIN_CFG0_P013_1_CFG_PORT_12   PORT_PIN_X_CFG_PORT_12
#define PORT_PIN_CFG0_P013_1_CFG_PORT_13   PORT_PIN_X_CFG_PORT_13
#define PORT_PIN_CFG0_P013_1_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG0_P013_1_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG0_P013_1_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG0_P013_1_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P013_1_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P013_1_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG0_P013_1_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG0_P013_1_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG0_P013_1_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG0_P013_1_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG0_P013_1_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG0_P013_1_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG0_P013_1_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG0_P013_1_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P013_1
#error "PORT_PIN_P013_1 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P013_2_CFG_PORT_0
#define PORT_PIN_CFG0_P013_2_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG0_P013_2_CFG_PORT_1    PORT_PIN_X_CFG_PORT_1
#define PORT_PIN_CFG0_P013_2_CFG_PORT_2    PORT_PIN_X_CFG_PORT_2
#define PORT_PIN_CFG0_P013_2_CFG_PORT_3    PORT_PIN_X_CFG_PORT_3
#define PORT_PIN_CFG0_P013_2_CFG_PORT_9    PORT_PIN_X_CFG_PORT_9
#define PORT_PIN_CFG0_P013_2_CFG_PORT_10   PORT_PIN_X_CFG_PORT_10
#define PORT_PIN_CFG0_P013_2_CFG_PORT_11   PORT_PIN_X_CFG_PORT_11
#define PORT_PIN_CFG0_P013_2_CFG_PORT_12   PORT_PIN_X_CFG_PORT_12
#define PORT_PIN_CFG0_P013_2_CFG_PORT_13   PORT_PIN_X_CFG_PORT_13
#define PORT_PIN_CFG0_P013_2_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG0_P013_2_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG0_P013_2_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG0_P013_2_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P013_2_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P013_2_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG0_P013_2_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG0_P013_2_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG0_P013_2_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG0_P013_2_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG0_P013_2_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG0_P013_2_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG0_P013_2_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG0_P013_2_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P013_2
#error "PORT_PIN_P013_2 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P013_3_CFG_PORT_0
#define PORT_PIN_CFG0_P013_3_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG0_P013_3_CFG_PORT_1    PORT_PIN_X_CFG_PORT_1
#define PORT_PIN_CFG0_P013_3_CFG_PORT_2    PORT_PIN_X_CFG_PORT_2
#define PORT_PIN_CFG0_P013_3_CFG_PORT_3    PORT_PIN_X_CFG_PORT_3
#define PORT_PIN_CFG0_P013_3_CFG_PORT_9    PORT_PIN_X_CFG_PORT_9
#define PORT_PIN_CFG0_P013_3_CFG_PORT_10   PORT_PIN_X_CFG_PORT_10
#define PORT_PIN_CFG0_P013_3_CFG_PORT_11   PORT_PIN_X_CFG_PORT_11
#define PORT_PIN_CFG0_P013_3_CFG_PORT_12   PORT_PIN_X_CFG_PORT_12
#define PORT_PIN_CFG0_P013_3_CFG_PORT_13   PORT_PIN_X_CFG_PORT_13
#define PORT_PIN_CFG0_P013_3_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG0_P013_3_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG0_P013_3_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG0_P013_3_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P013_3_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P013_3_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG0_P013_3_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG0_P013_3_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG0_P013_3_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG0_P013_3_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG0_P013_3_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG0_P013_3_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG0_P013_3_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG0_P013_3_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P013_3
#error "PORT_PIN_P013_3 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P013_4_CFG_PORT_0
#define PORT_PIN_CFG0_P013_4_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG0_P013_4_CFG_PORT_1    PORT_PIN_X_CFG_PORT_1
#define PORT_PIN_CFG0_P013_4_CFG_PORT_2    PORT_PIN_X_CFG_PORT_2
#define PORT_PIN_CFG0_P013_4_CFG_PORT_3    PORT_PIN_X_CFG_PORT_3
#define PORT_PIN_CFG0_P013_4_CFG_PORT_9    PORT_PIN_X_CFG_PORT_9
#define PORT_PIN_CFG0_P013_4_CFG_PORT_10   PORT_PIN_X_CFG_PORT_10
#define PORT_PIN_CFG0_P013_4_CFG_PORT_11   PORT_PIN_X_CFG_PORT_11
#define PORT_PIN_CFG0_P013_4_CFG_PORT_12   PORT_PIN_X_CFG_PORT_12
#define PORT_PIN_CFG0_P013_4_CFG_PORT_13   PORT_PIN_X_CFG_PORT_13
#define PORT_PIN_CFG0_P013_4_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG0_P013_4_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG0_P013_4_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG0_P013_4_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P013_4_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P013_4_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG0_P013_4_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG0_P013_4_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG0_P013_4_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG0_P013_4_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG0_P013_4_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG0_P013_4_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG0_P013_4_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG0_P013_4_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P013_4
#error "PORT_PIN_P013_4 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P013_5_CFG_PORT_0
#define PORT_PIN_CFG0_P013_5_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG0_P013_5_CFG_PORT_1    PORT_PIN_X_CFG_PORT_1
#define PORT_PIN_CFG0_P013_5_CFG_PORT_2    PORT_PIN_X_CFG_PORT_2
#define PORT_PIN_CFG0_P013_5_CFG_PORT_3    PORT_PIN_X_CFG_PORT_3
#define PORT_PIN_CFG0_P013_5_CFG_PORT_9    PORT_PIN_X_CFG_PORT_9
#define PORT_PIN_CFG0_P013_5_CFG_PORT_10   PORT_PIN_X_CFG_PORT_10
#define PORT_PIN_CFG0_P013_5_CFG_PORT_11   PORT_PIN_X_CFG_PORT_11
#define PORT_PIN_CFG0_P013_5_CFG_PORT_12   PORT_PIN_X_CFG_PORT_12
#define PORT_PIN_CFG0_P013_5_CFG_PORT_13   PORT_PIN_X_CFG_PORT_13
#define PORT_PIN_CFG0_P013_5_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG0_P013_5_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG0_P013_5_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG0_P013_5_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P013_5_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P013_5_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG0_P013_5_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG0_P013_5_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG0_P013_5_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG0_P013_5_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG0_P013_5_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG0_P013_5_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG0_P013_5_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG0_P013_5_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P013_5
#error "PORT_PIN_P013_5 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P013_6_CFG_PORT_0
#define PORT_PIN_CFG0_P013_6_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG0_P013_6_CFG_PORT_1    PORT_PIN_X_CFG_PORT_1
#define PORT_PIN_CFG0_P013_6_CFG_PORT_2    PORT_PIN_X_CFG_PORT_2
#define PORT_PIN_CFG0_P013_6_CFG_PORT_3    PORT_PIN_X_CFG_PORT_3
#define PORT_PIN_CFG0_P013_6_CFG_PORT_9    PORT_PIN_X_CFG_PORT_9
#define PORT_PIN_CFG0_P013_6_CFG_PORT_10   PORT_PIN_X_CFG_PORT_10
#define PORT_PIN_CFG0_P013_6_CFG_PORT_11   PORT_PIN_X_CFG_PORT_11
#define PORT_PIN_CFG0_P013_6_CFG_PORT_12   PORT_PIN_X_CFG_PORT_12
#define PORT_PIN_CFG0_P013_6_CFG_PORT_13   PORT_PIN_X_CFG_PORT_13
#define PORT_PIN_CFG0_P013_6_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG0_P013_6_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG0_P013_6_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG0_P013_6_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P013_6_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P013_6_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG0_P013_6_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG0_P013_6_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG0_P013_6_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG0_P013_6_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG0_P013_6_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG0_P013_6_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG0_P013_6_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG0_P013_6_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P013_6
#error "PORT_PIN_P013_6 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P013_7_CFG_PORT_0
#define PORT_PIN_CFG0_P013_7_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG0_P013_7_CFG_PORT_1    PORT_PIN_X_CFG_PORT_1
#define PORT_PIN_CFG0_P013_7_CFG_PORT_2    PORT_PIN_X_CFG_PORT_2
#define PORT_PIN_CFG0_P013_7_CFG_PORT_3    PORT_PIN_X_CFG_PORT_3
#define PORT_PIN_CFG0_P013_7_CFG_PORT_9    PORT_PIN_X_CFG_PORT_9
#define PORT_PIN_CFG0_P013_7_CFG_PORT_10   PORT_PIN_X_CFG_PORT_10
#define PORT_PIN_CFG0_P013_7_CFG_PORT_11   PORT_PIN_X_CFG_PORT_11
#define PORT_PIN_CFG0_P013_7_CFG_PORT_12   PORT_PIN_X_CFG_PORT_12
#define PORT_PIN_CFG0_P013_7_CFG_PORT_13   PORT_PIN_X_CFG_PORT_13
#define PORT_PIN_CFG0_P013_7_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG0_P013_7_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG0_P013_7_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG0_P013_7_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P013_7_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P013_7_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG0_P013_7_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG0_P013_7_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG0_P013_7_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG0_P013_7_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG0_P013_7_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG0_P013_7_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG0_P013_7_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG0_P013_7_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P013_7
#error "PORT_PIN_P013_7 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P014_0_CFG_PORT_0
#define PORT_PIN_CFG0_P014_0_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG0_P014_0_CFG_PORT_1    PORT_PIN_X_CFG_PORT_1
#define PORT_PIN_CFG0_P014_0_CFG_PORT_2    PORT_PIN_X_CFG_PORT_2
#define PORT_PIN_CFG0_P014_0_CFG_PORT_3    PORT_PIN_X_CFG_PORT_3
#define PORT_PIN_CFG0_P014_0_CFG_PORT_9    PORT_PIN_X_CFG_PORT_9
#define PORT_PIN_CFG0_P014_0_CFG_PORT_10   PORT_PIN_X_CFG_PORT_10
#define PORT_PIN_CFG0_P014_0_CFG_PORT_11   PORT_PIN_X_CFG_PORT_11
#define PORT_PIN_CFG0_P014_0_CFG_PORT_12   PORT_PIN_X_CFG_PORT_12
#define PORT_PIN_CFG0_P014_0_CFG_PORT_13   PORT_PIN_X_CFG_PORT_13
#define PORT_PIN_CFG0_P014_0_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG0_P014_0_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG0_P014_0_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG0_P014_0_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P014_0_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P014_0_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG0_P014_0_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG0_P014_0_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG0_P014_0_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG0_P014_0_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG0_P014_0_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG0_P014_0_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG0_P014_0_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG0_P014_0_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P014_0
#error "PORT_PIN_P014_0 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P014_1_CFG_PORT_0
#define PORT_PIN_CFG0_P014_1_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG0_P014_1_CFG_PORT_1    PORT_PIN_X_CFG_PORT_1
#define PORT_PIN_CFG0_P014_1_CFG_PORT_2    PORT_PIN_X_CFG_PORT_2
#define PORT_PIN_CFG0_P014_1_CFG_PORT_3    PORT_PIN_X_CFG_PORT_3
#define PORT_PIN_CFG0_P014_1_CFG_PORT_9    PORT_PIN_X_CFG_PORT_9
#define PORT_PIN_CFG0_P014_1_CFG_PORT_10   PORT_PIN_X_CFG_PORT_10
#define PORT_PIN_CFG0_P014_1_CFG_PORT_11   PORT_PIN_X_CFG_PORT_11
#define PORT_PIN_CFG0_P014_1_CFG_PORT_12   PORT_PIN_X_CFG_PORT_12
#define PORT_PIN_CFG0_P014_1_CFG_PORT_13   PORT_PIN_X_CFG_PORT_13
#define PORT_PIN_CFG0_P014_1_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG0_P014_1_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG0_P014_1_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG0_P014_1_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P014_1_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P014_1_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG0_P014_1_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG0_P014_1_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG0_P014_1_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG0_P014_1_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG0_P014_1_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG0_P014_1_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG0_P014_1_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG0_P014_1_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P014_1
#error "PORT_PIN_P014_1 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P014_2_CFG_PORT_0
#define PORT_PIN_CFG0_P014_2_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG0_P014_2_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG0_P014_2_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG0_P014_2_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG0_P014_2_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG0_P014_2_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P014_2_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P014_2_CFG_PORT_12   0U
#define PORT_PIN_CFG0_P014_2_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG0_P014_2_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG0_P014_2_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG0_P014_2_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG0_P014_2_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P014_2_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P014_2_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG0_P014_2_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG0_P014_2_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG0_P014_2_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG0_P014_2_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG0_P014_2_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG0_P014_2_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P014_2_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P014_2_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG0_P014_3_CFG_PORT_0
#define PORT_PIN_CFG0_P014_3_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG0_P014_3_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG0_P014_3_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG0_P014_3_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG0_P014_3_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG0_P014_3_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P014_3_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P014_3_CFG_PORT_12   0U
#define PORT_PIN_CFG0_P014_3_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG0_P014_3_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG0_P014_3_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG0_P014_3_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG0_P014_3_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P014_3_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P014_3_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG0_P014_3_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG0_P014_3_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG0_P014_3_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG0_P014_3_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG0_P014_3_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG0_P014_3_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P014_3_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P014_3_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG0_P014_4_CFG_PORT_0
#define PORT_PIN_CFG0_P014_4_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG0_P014_4_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG0_P014_4_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG0_P014_4_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG0_P014_4_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG0_P014_4_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P014_4_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P014_4_CFG_PORT_12   0U
#define PORT_PIN_CFG0_P014_4_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG0_P014_4_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG0_P014_4_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG0_P014_4_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG0_P014_4_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P014_4_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P014_4_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG0_P014_4_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG0_P014_4_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG0_P014_4_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG0_P014_4_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG0_P014_4_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG0_P014_4_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P014_4_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P014_4_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG0_P014_5_CFG_PORT_0
#define PORT_PIN_CFG0_P014_5_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG0_P014_5_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG0_P014_5_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG0_P014_5_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG0_P014_5_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG0_P014_5_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P014_5_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P014_5_CFG_PORT_12   0U
#define PORT_PIN_CFG0_P014_5_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG0_P014_5_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG0_P014_5_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG0_P014_5_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG0_P014_5_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P014_5_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P014_5_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG0_P014_5_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG0_P014_5_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG0_P014_5_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG0_P014_5_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG0_P014_5_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG0_P014_5_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P014_5_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P014_5_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG0_P014_6_CFG_PORT_0
#define PORT_PIN_CFG0_P014_6_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG0_P014_6_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG0_P014_6_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG0_P014_6_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG0_P014_6_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG0_P014_6_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P014_6_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P014_6_CFG_PORT_12   0U
#define PORT_PIN_CFG0_P014_6_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG0_P014_6_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG0_P014_6_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG0_P014_6_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG0_P014_6_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P014_6_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P014_6_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG0_P014_6_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG0_P014_6_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG0_P014_6_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG0_P014_6_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG0_P014_6_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG0_P014_6_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P014_6_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P014_6_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG0_P014_7_CFG_PORT_0
#define PORT_PIN_CFG0_P014_7_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG0_P014_7_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG0_P014_7_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG0_P014_7_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG0_P014_7_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG0_P014_7_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P014_7_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P014_7_CFG_PORT_12   0U
#define PORT_PIN_CFG0_P014_7_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG0_P014_7_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG0_P014_7_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG0_P014_7_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG0_P014_7_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P014_7_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P014_7_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG0_P014_7_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG0_P014_7_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG0_P014_7_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG0_P014_7_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG0_P014_7_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG0_P014_7_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P014_7_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P014_7_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG0_P018_0_CFG_PORT_0
#define PORT_PIN_CFG0_P018_0_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG0_P018_0_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG0_P018_0_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG0_P018_0_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG0_P018_0_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG0_P018_0_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P018_0_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P018_0_CFG_PORT_12   0U
#define PORT_PIN_CFG0_P018_0_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG0_P018_0_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG0_P018_0_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG0_P018_0_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG0_P018_0_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P018_0_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P018_0_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG0_P018_0_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG0_P018_0_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG0_P018_0_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG0_P018_0_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG0_P018_0_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG0_P018_0_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG0_P018_0_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG0_P018_0_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P018_0
#error "PORT_PIN_P018_0 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P018_1_CFG_PORT_0
#define PORT_PIN_CFG0_P018_1_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG0_P018_1_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG0_P018_1_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG0_P018_1_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG0_P018_1_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG0_P018_1_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P018_1_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P018_1_CFG_PORT_12   0U
#define PORT_PIN_CFG0_P018_1_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG0_P018_1_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG0_P018_1_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG0_P018_1_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG0_P018_1_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P018_1_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P018_1_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG0_P018_1_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG0_P018_1_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG0_P018_1_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG0_P018_1_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG0_P018_1_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG0_P018_1_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG0_P018_1_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG0_P018_1_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P018_1
#error "PORT_PIN_P018_1 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P018_2_CFG_PORT_0
#define PORT_PIN_CFG0_P018_2_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG0_P018_2_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG0_P018_2_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG0_P018_2_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG0_P018_2_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG0_P018_2_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P018_2_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P018_2_CFG_PORT_12   0U
#define PORT_PIN_CFG0_P018_2_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG0_P018_2_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG0_P018_2_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG0_P018_2_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG0_P018_2_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P018_2_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P018_2_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG0_P018_2_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG0_P018_2_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG0_P018_2_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG0_P018_2_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG0_P018_2_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG0_P018_2_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG0_P018_2_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG0_P018_2_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P018_2
#error "PORT_PIN_P018_2 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P018_3_CFG_PORT_0
#define PORT_PIN_CFG0_P018_3_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG0_P018_3_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG0_P018_3_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG0_P018_3_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG0_P018_3_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG0_P018_3_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P018_3_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P018_3_CFG_PORT_12   0U
#define PORT_PIN_CFG0_P018_3_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG0_P018_3_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG0_P018_3_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG0_P018_3_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG0_P018_3_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P018_3_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P018_3_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG0_P018_3_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG0_P018_3_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG0_P018_3_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG0_P018_3_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG0_P018_3_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG0_P018_3_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG0_P018_3_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG0_P018_3_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P018_3
#error "PORT_PIN_P018_3 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P018_4_CFG_PORT_0
#define PORT_PIN_CFG0_P018_4_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG0_P018_4_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG0_P018_4_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG0_P018_4_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG0_P018_4_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG0_P018_4_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P018_4_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P018_4_CFG_PORT_12   0U
#define PORT_PIN_CFG0_P018_4_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG0_P018_4_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG0_P018_4_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG0_P018_4_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG0_P018_4_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P018_4_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P018_4_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG0_P018_4_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG0_P018_4_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG0_P018_4_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG0_P018_4_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG0_P018_4_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG0_P018_4_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG0_P018_4_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG0_P018_4_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P018_4
#error "PORT_PIN_P018_4 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P018_5_CFG_PORT_0
#define PORT_PIN_CFG0_P018_5_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG0_P018_5_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG0_P018_5_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG0_P018_5_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG0_P018_5_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG0_P018_5_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P018_5_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P018_5_CFG_PORT_12   0U
#define PORT_PIN_CFG0_P018_5_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG0_P018_5_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG0_P018_5_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG0_P018_5_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG0_P018_5_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P018_5_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P018_5_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG0_P018_5_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG0_P018_5_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG0_P018_5_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG0_P018_5_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG0_P018_5_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG0_P018_5_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG0_P018_5_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG0_P018_5_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P018_5
#error "PORT_PIN_P018_5 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P018_6_CFG_PORT_0
#define PORT_PIN_CFG0_P018_6_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG0_P018_6_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG0_P018_6_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG0_P018_6_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG0_P018_6_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG0_P018_6_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P018_6_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P018_6_CFG_PORT_12   0U
#define PORT_PIN_CFG0_P018_6_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG0_P018_6_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG0_P018_6_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG0_P018_6_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG0_P018_6_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P018_6_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P018_6_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG0_P018_6_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG0_P018_6_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG0_P018_6_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG0_P018_6_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG0_P018_6_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG0_P018_6_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG0_P018_6_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG0_P018_6_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P018_6
#error "PORT_PIN_P018_6 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P018_7_CFG_PORT_0
#define PORT_PIN_CFG0_P018_7_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG0_P018_7_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG0_P018_7_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG0_P018_7_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG0_P018_7_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG0_P018_7_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P018_7_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P018_7_CFG_PORT_12   0U
#define PORT_PIN_CFG0_P018_7_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG0_P018_7_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG0_P018_7_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG0_P018_7_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG0_P018_7_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P018_7_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P018_7_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG0_P018_7_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG0_P018_7_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG0_P018_7_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG0_P018_7_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG0_P018_7_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG0_P018_7_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG0_P018_7_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG0_P018_7_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P018_7
#error "PORT_PIN_P018_7 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P019_0_CFG_PORT_0
#define PORT_PIN_CFG0_P019_0_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG0_P019_0_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG0_P019_0_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG0_P019_0_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG0_P019_0_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG0_P019_0_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P019_0_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P019_0_CFG_PORT_12   0U
#define PORT_PIN_CFG0_P019_0_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG0_P019_0_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG0_P019_0_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG0_P019_0_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG0_P019_0_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P019_0_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P019_0_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG0_P019_0_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG0_P019_0_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG0_P019_0_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG0_P019_0_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG0_P019_0_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG0_P019_0_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG0_P019_0_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG0_P019_0_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P019_0
#error "PORT_PIN_P019_0 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P019_1_CFG_PORT_0
#define PORT_PIN_CFG0_P019_1_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG0_P019_1_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG0_P019_1_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG0_P019_1_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG0_P019_1_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG0_P019_1_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P019_1_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P019_1_CFG_PORT_12   0U
#define PORT_PIN_CFG0_P019_1_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG0_P019_1_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG0_P019_1_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG0_P019_1_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG0_P019_1_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P019_1_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P019_1_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG0_P019_1_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG0_P019_1_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG0_P019_1_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG0_P019_1_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG0_P019_1_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG0_P019_1_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG0_P019_1_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG0_P019_1_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P019_1
#error "PORT_PIN_P019_1 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P019_2_CFG_PORT_0
#define PORT_PIN_CFG0_P019_2_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG0_P019_2_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG0_P019_2_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG0_P019_2_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG0_P019_2_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG0_P019_2_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P019_2_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P019_2_CFG_PORT_12   0U
#define PORT_PIN_CFG0_P019_2_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG0_P019_2_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG0_P019_2_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG0_P019_2_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG0_P019_2_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P019_2_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P019_2_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG0_P019_2_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG0_P019_2_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG0_P019_2_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG0_P019_2_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG0_P019_2_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG0_P019_2_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P019_2_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P019_2_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG0_P019_3_CFG_PORT_0
#define PORT_PIN_CFG0_P019_3_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG0_P019_3_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG0_P019_3_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG0_P019_3_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG0_P019_3_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG0_P019_3_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P019_3_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P019_3_CFG_PORT_12   0U
#define PORT_PIN_CFG0_P019_3_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG0_P019_3_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG0_P019_3_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG0_P019_3_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG0_P019_3_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P019_3_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P019_3_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG0_P019_3_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG0_P019_3_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG0_P019_3_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG0_P019_3_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG0_P019_3_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG0_P019_3_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P019_3_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P019_3_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG0_P019_4_CFG_PORT_0
#define PORT_PIN_CFG0_P019_4_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG0_P019_4_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG0_P019_4_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG0_P019_4_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG0_P019_4_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG0_P019_4_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P019_4_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P019_4_CFG_PORT_12   0U
#define PORT_PIN_CFG0_P019_4_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG0_P019_4_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG0_P019_4_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG0_P019_4_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG0_P019_4_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P019_4_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P019_4_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG0_P019_4_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG0_P019_4_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG0_P019_4_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG0_P019_4_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG0_P019_4_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG0_P019_4_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P019_4_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P019_4_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG0_P019_5_CFG_PORT_0
#define PORT_PIN_CFG0_P019_5_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG0_P019_5_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG0_P019_5_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG0_P019_5_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG0_P019_5_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG0_P019_5_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P019_5_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P019_5_CFG_PORT_12   0U
#define PORT_PIN_CFG0_P019_5_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG0_P019_5_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG0_P019_5_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG0_P019_5_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG0_P019_5_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P019_5_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P019_5_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG0_P019_5_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG0_P019_5_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG0_P019_5_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG0_P019_5_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG0_P019_5_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG0_P019_5_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P019_5_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P019_5_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG0_P019_6_CFG_PORT_0
#define PORT_PIN_CFG0_P019_6_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG0_P019_6_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG0_P019_6_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG0_P019_6_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG0_P019_6_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG0_P019_6_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P019_6_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P019_6_CFG_PORT_12   0U
#define PORT_PIN_CFG0_P019_6_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG0_P019_6_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG0_P019_6_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG0_P019_6_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG0_P019_6_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P019_6_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P019_6_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG0_P019_6_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG0_P019_6_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG0_P019_6_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG0_P019_6_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG0_P019_6_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG0_P019_6_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P019_6_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P019_6_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG0_P019_7_CFG_PORT_0
#define PORT_PIN_CFG0_P019_7_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG0_P019_7_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG0_P019_7_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG0_P019_7_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG0_P019_7_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG0_P019_7_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P019_7_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P019_7_CFG_PORT_12   0U
#define PORT_PIN_CFG0_P019_7_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG0_P019_7_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG0_P019_7_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG0_P019_7_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG0_P019_7_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P019_7_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P019_7_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG0_P019_7_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG0_P019_7_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG0_P019_7_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG0_P019_7_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG0_P019_7_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG0_P019_7_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P019_7_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P019_7_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG0_P021_0_CFG_PORT_0
#define PORT_PIN_CFG0_P021_0_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG0_P021_0_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG0_P021_0_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG0_P021_0_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG0_P021_0_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG0_P021_0_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P021_0_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P021_0_CFG_PORT_12   0U
#define PORT_PIN_CFG0_P021_0_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG0_P021_0_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG0_P021_0_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG0_P021_0_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG0_P021_0_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P021_0_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P021_0_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG0_P021_0_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG0_P021_0_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG0_P021_0_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG0_P021_0_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG0_P021_0_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG0_P021_0_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG0_P021_0_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG0_P021_0_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P021_0
#error "PORT_PIN_P021_0 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P021_1_CFG_PORT_0
#define PORT_PIN_CFG0_P021_1_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG0_P021_1_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG0_P021_1_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG0_P021_1_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG0_P021_1_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG0_P021_1_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P021_1_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P021_1_CFG_PORT_12   0U
#define PORT_PIN_CFG0_P021_1_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG0_P021_1_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG0_P021_1_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG0_P021_1_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG0_P021_1_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P021_1_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P021_1_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG0_P021_1_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG0_P021_1_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG0_P021_1_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG0_P021_1_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG0_P021_1_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG0_P021_1_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG0_P021_1_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG0_P021_1_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P021_1
#error "PORT_PIN_P021_1 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P021_2_CFG_PORT_0
#define PORT_PIN_CFG0_P021_2_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG0_P021_2_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG0_P021_2_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG0_P021_2_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG0_P021_2_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG0_P021_2_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P021_2_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P021_2_CFG_PORT_12   0U
#define PORT_PIN_CFG0_P021_2_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG0_P021_2_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG0_P021_2_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG0_P021_2_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG0_P021_2_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P021_2_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P021_2_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG0_P021_2_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG0_P021_2_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG0_P021_2_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG0_P021_2_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG0_P021_2_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG0_P021_2_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG0_P021_2_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG0_P021_2_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P021_2
#error "PORT_PIN_P021_2 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P021_3_CFG_PORT_0
#define PORT_PIN_CFG0_P021_3_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG0_P021_3_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG0_P021_3_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG0_P021_3_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG0_P021_3_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG0_P021_3_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P021_3_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P021_3_CFG_PORT_12   0U
#define PORT_PIN_CFG0_P021_3_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG0_P021_3_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG0_P021_3_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG0_P021_3_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG0_P021_3_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P021_3_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P021_3_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG0_P021_3_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG0_P021_3_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG0_P021_3_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG0_P021_3_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG0_P021_3_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG0_P021_3_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG0_P021_3_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG0_P021_3_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P021_3
#error "PORT_PIN_P021_3 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P021_4_CFG_PORT_0
#define PORT_PIN_CFG0_P021_4_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG0_P021_4_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG0_P021_4_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG0_P021_4_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG0_P021_4_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG0_P021_4_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P021_4_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P021_4_CFG_PORT_12   0U
#define PORT_PIN_CFG0_P021_4_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG0_P021_4_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG0_P021_4_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG0_P021_4_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG0_P021_4_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P021_4_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P021_4_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG0_P021_4_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG0_P021_4_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG0_P021_4_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG0_P021_4_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG0_P021_4_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG0_P021_4_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P021_4_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P021_4_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG0_P021_5_CFG_PORT_0
#define PORT_PIN_CFG0_P021_5_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG0_P021_5_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG0_P021_5_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG0_P021_5_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG0_P021_5_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG0_P021_5_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P021_5_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P021_5_CFG_PORT_12   0U
#define PORT_PIN_CFG0_P021_5_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG0_P021_5_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG0_P021_5_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG0_P021_5_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG0_P021_5_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P021_5_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P021_5_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG0_P021_5_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG0_P021_5_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG0_P021_5_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG0_P021_5_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG0_P021_5_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG0_P021_5_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P021_5_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P021_5_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG0_P021_6_CFG_PORT_0
#define PORT_PIN_CFG0_P021_6_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG0_P021_6_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG0_P021_6_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG0_P021_6_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG0_P021_6_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG0_P021_6_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P021_6_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P021_6_CFG_PORT_12   0U
#define PORT_PIN_CFG0_P021_6_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG0_P021_6_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG0_P021_6_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG0_P021_6_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG0_P021_6_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P021_6_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P021_6_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG0_P021_6_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG0_P021_6_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG0_P021_6_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG0_P021_6_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG0_P021_6_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG0_P021_6_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P021_6_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P021_6_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG0_P021_7_CFG_PORT_0
#define PORT_PIN_CFG0_P021_7_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG0_P021_7_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG0_P021_7_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG0_P021_7_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG0_P021_7_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG0_P021_7_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P021_7_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P021_7_CFG_PORT_12   0U
#define PORT_PIN_CFG0_P021_7_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG0_P021_7_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG0_P021_7_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG0_P021_7_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG0_P021_7_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P021_7_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P021_7_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG0_P021_7_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG0_P021_7_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG0_P021_7_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG0_P021_7_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG0_P021_7_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG0_P021_7_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P021_7_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P021_7_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG0_P022_0_CFG_PORT_0
#define PORT_PIN_CFG0_P022_0_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG0_P022_0_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG0_P022_0_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG0_P022_0_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG0_P022_0_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG0_P022_0_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P022_0_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P022_0_CFG_PORT_12   0U
#define PORT_PIN_CFG0_P022_0_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG0_P022_0_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG0_P022_0_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG0_P022_0_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG0_P022_0_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P022_0_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P022_0_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG0_P022_0_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG0_P022_0_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG0_P022_0_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG0_P022_0_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG0_P022_0_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG0_P022_0_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG0_P022_0_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG0_P022_0_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P022_0
#error "PORT_PIN_P022_0 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P022_1_CFG_PORT_0
#define PORT_PIN_CFG0_P022_1_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG0_P022_1_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG0_P022_1_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG0_P022_1_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG0_P022_1_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG0_P022_1_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P022_1_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P022_1_CFG_PORT_12   0U
#define PORT_PIN_CFG0_P022_1_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG0_P022_1_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG0_P022_1_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG0_P022_1_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG0_P022_1_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P022_1_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P022_1_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG0_P022_1_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG0_P022_1_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG0_P022_1_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG0_P022_1_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG0_P022_1_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG0_P022_1_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG0_P022_1_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG0_P022_1_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P022_1
#error "PORT_PIN_P022_1 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P022_2_CFG_PORT_0
#define PORT_PIN_CFG0_P022_2_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG0_P022_2_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG0_P022_2_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG0_P022_2_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG0_P022_2_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG0_P022_2_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P022_2_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P022_2_CFG_PORT_12   0U
#define PORT_PIN_CFG0_P022_2_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG0_P022_2_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG0_P022_2_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG0_P022_2_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG0_P022_2_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P022_2_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P022_2_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG0_P022_2_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG0_P022_2_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG0_P022_2_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG0_P022_2_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG0_P022_2_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG0_P022_2_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P022_2_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P022_2_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG0_P022_3_CFG_PORT_0
#define PORT_PIN_CFG0_P022_3_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG0_P022_3_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG0_P022_3_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG0_P022_3_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG0_P022_3_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG0_P022_3_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P022_3_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P022_3_CFG_PORT_12   0U
#define PORT_PIN_CFG0_P022_3_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG0_P022_3_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG0_P022_3_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG0_P022_3_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG0_P022_3_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P022_3_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P022_3_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG0_P022_3_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG0_P022_3_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG0_P022_3_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG0_P022_3_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG0_P022_3_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG0_P022_3_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P022_3_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P022_3_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG0_P022_4_CFG_PORT_0
#define PORT_PIN_CFG0_P022_4_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG0_P022_4_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG0_P022_4_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG0_P022_4_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG0_P022_4_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG0_P022_4_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P022_4_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P022_4_CFG_PORT_12   0U
#define PORT_PIN_CFG0_P022_4_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG0_P022_4_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG0_P022_4_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG0_P022_4_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG0_P022_4_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P022_4_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P022_4_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG0_P022_4_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG0_P022_4_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG0_P022_4_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG0_P022_4_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG0_P022_4_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG0_P022_4_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P022_4_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P022_4_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG0_P022_5_CFG_PORT_0
#define PORT_PIN_CFG0_P022_5_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG0_P022_5_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG0_P022_5_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG0_P022_5_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG0_P022_5_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG0_P022_5_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P022_5_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P022_5_CFG_PORT_12   0U
#define PORT_PIN_CFG0_P022_5_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG0_P022_5_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG0_P022_5_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG0_P022_5_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG0_P022_5_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P022_5_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P022_5_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG0_P022_5_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG0_P022_5_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG0_P022_5_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG0_P022_5_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG0_P022_5_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG0_P022_5_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P022_5_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P022_5_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG0_P022_6_CFG_PORT_0
#define PORT_PIN_CFG0_P022_6_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG0_P022_6_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG0_P022_6_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG0_P022_6_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG0_P022_6_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG0_P022_6_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P022_6_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P022_6_CFG_PORT_12   0U
#define PORT_PIN_CFG0_P022_6_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG0_P022_6_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG0_P022_6_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG0_P022_6_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG0_P022_6_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P022_6_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P022_6_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG0_P022_6_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG0_P022_6_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG0_P022_6_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG0_P022_6_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG0_P022_6_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG0_P022_6_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P022_6_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P022_6_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG0_P022_7_CFG_PORT_0
#define PORT_PIN_CFG0_P022_7_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG0_P022_7_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG0_P022_7_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG0_P022_7_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG0_P022_7_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG0_P022_7_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P022_7_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P022_7_CFG_PORT_12   0U
#define PORT_PIN_CFG0_P022_7_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG0_P022_7_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG0_P022_7_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG0_P022_7_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG0_P022_7_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P022_7_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P022_7_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG0_P022_7_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG0_P022_7_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG0_P022_7_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG0_P022_7_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG0_P022_7_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG0_P022_7_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P022_7_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P022_7_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG0_P023_0_CFG_PORT_0
#define PORT_PIN_CFG0_P023_0_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG0_P023_0_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG0_P023_0_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG0_P023_0_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG0_P023_0_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG0_P023_0_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P023_0_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P023_0_CFG_PORT_12   0U
#define PORT_PIN_CFG0_P023_0_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG0_P023_0_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG0_P023_0_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG0_P023_0_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG0_P023_0_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P023_0_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P023_0_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG0_P023_0_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG0_P023_0_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG0_P023_0_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG0_P023_0_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG0_P023_0_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG0_P023_0_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P023_0_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P023_0_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG0_P023_1_CFG_PORT_0
#define PORT_PIN_CFG0_P023_1_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG0_P023_1_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG0_P023_1_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG0_P023_1_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG0_P023_1_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG0_P023_1_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P023_1_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P023_1_CFG_PORT_12   0U
#define PORT_PIN_CFG0_P023_1_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG0_P023_1_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG0_P023_1_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG0_P023_1_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG0_P023_1_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P023_1_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P023_1_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG0_P023_1_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG0_P023_1_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG0_P023_1_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG0_P023_1_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG0_P023_1_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG0_P023_1_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P023_1_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P023_1_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG0_P023_2_CFG_PORT_0
#define PORT_PIN_CFG0_P023_2_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG0_P023_2_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG0_P023_2_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG0_P023_2_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG0_P023_2_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG0_P023_2_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P023_2_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P023_2_CFG_PORT_12   0U
#define PORT_PIN_CFG0_P023_2_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG0_P023_2_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG0_P023_2_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG0_P023_2_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG0_P023_2_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P023_2_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P023_2_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG0_P023_2_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG0_P023_2_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG0_P023_2_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG0_P023_2_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG0_P023_2_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG0_P023_2_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P023_2_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P023_2_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG0_P023_3_CFG_PORT_0
#define PORT_PIN_CFG0_P023_3_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG0_P023_3_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG0_P023_3_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG0_P023_3_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG0_P023_3_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG0_P023_3_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P023_3_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P023_3_CFG_PORT_12   0U
#define PORT_PIN_CFG0_P023_3_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG0_P023_3_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG0_P023_3_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG0_P023_3_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG0_P023_3_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P023_3_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P023_3_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG0_P023_3_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG0_P023_3_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG0_P023_3_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG0_P023_3_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG0_P023_3_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG0_P023_3_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG0_P023_3_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG0_P023_3_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P023_3
#error "PORT_PIN_P023_3 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P023_4_CFG_PORT_0
#define PORT_PIN_CFG0_P023_4_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG0_P023_4_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG0_P023_4_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG0_P023_4_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG0_P023_4_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG0_P023_4_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P023_4_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P023_4_CFG_PORT_12   0U
#define PORT_PIN_CFG0_P023_4_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG0_P023_4_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG0_P023_4_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG0_P023_4_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG0_P023_4_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P023_4_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P023_4_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG0_P023_4_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG0_P023_4_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG0_P023_4_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG0_P023_4_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG0_P023_4_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG0_P023_4_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG0_P023_4_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG0_P023_4_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P023_4
#error "PORT_PIN_P023_4 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P023_5_CFG_PORT_0
#define PORT_PIN_CFG0_P023_5_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG0_P023_5_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG0_P023_5_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG0_P023_5_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG0_P023_5_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG0_P023_5_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P023_5_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P023_5_CFG_PORT_12   0U
#define PORT_PIN_CFG0_P023_5_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG0_P023_5_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG0_P023_5_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG0_P023_5_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG0_P023_5_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P023_5_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P023_5_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG0_P023_5_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG0_P023_5_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG0_P023_5_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG0_P023_5_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG0_P023_5_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG0_P023_5_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG0_P023_5_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG0_P023_5_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P023_5
#error "PORT_PIN_P023_5 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P023_6_CFG_PORT_0
#define PORT_PIN_CFG0_P023_6_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG0_P023_6_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG0_P023_6_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG0_P023_6_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG0_P023_6_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG0_P023_6_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P023_6_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P023_6_CFG_PORT_12   0U
#define PORT_PIN_CFG0_P023_6_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG0_P023_6_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG0_P023_6_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG0_P023_6_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG0_P023_6_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P023_6_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P023_6_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG0_P023_6_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG0_P023_6_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG0_P023_6_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG0_P023_6_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG0_P023_6_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG0_P023_6_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG0_P023_6_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG0_P023_6_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P023_6
#error "PORT_PIN_P023_6 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P023_7_CFG_PORT_0
#define PORT_PIN_CFG0_P023_7_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG0_P023_7_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG0_P023_7_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG0_P023_7_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG0_P023_7_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG0_P023_7_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P023_7_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG0_P023_7_CFG_PORT_12   0U
#define PORT_PIN_CFG0_P023_7_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG0_P023_7_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG0_P023_7_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG0_P023_7_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG0_P023_7_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG0_P023_7_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG0_P023_7_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG0_P023_7_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG0_P023_7_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG0_P023_7_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG0_P023_7_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG0_P023_7_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG0_P023_7_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG0_P023_7_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG0_P023_7_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P023_7
#error "PORT_PIN_P023_7 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P000_0_CFG_PORT_0
#define PORT_PIN_CFG1_P000_0_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG1_P000_0_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG1_P000_0_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG1_P000_0_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG1_P000_0_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG1_P000_0_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P000_0_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P000_0_CFG_PORT_12   0U
#define PORT_PIN_CFG1_P000_0_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG1_P000_0_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG1_P000_0_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG1_P000_0_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG1_P000_0_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P000_0_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P000_0_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG1_P000_0_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG1_P000_0_CFG_PORT_6    PORT_PIN_X_CFG_PORT_6
#define PORT_PIN_CFG1_P000_0_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG1_P000_0_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG1_P000_0_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG1_P000_0_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG1_P000_0_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG1_P000_0_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P000_0
#error "PORT_PIN_P000_0 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P000_1_CFG_PORT_0
#define PORT_PIN_CFG1_P000_1_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG1_P000_1_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG1_P000_1_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG1_P000_1_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG1_P000_1_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG1_P000_1_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P000_1_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P000_1_CFG_PORT_12   0U
#define PORT_PIN_CFG1_P000_1_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG1_P000_1_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG1_P000_1_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG1_P000_1_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG1_P000_1_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P000_1_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P000_1_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG1_P000_1_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG1_P000_1_CFG_PORT_6    PORT_PIN_X_CFG_PORT_6
#define PORT_PIN_CFG1_P000_1_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG1_P000_1_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG1_P000_1_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG1_P000_1_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG1_P000_1_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG1_P000_1_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P000_1
#error "PORT_PIN_P000_1 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P000_2_CFG_PORT_0
#define PORT_PIN_CFG1_P000_2_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG1_P000_2_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG1_P000_2_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG1_P000_2_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG1_P000_2_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG1_P000_2_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P000_2_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P000_2_CFG_PORT_12   0U
#define PORT_PIN_CFG1_P000_2_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG1_P000_2_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG1_P000_2_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG1_P000_2_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG1_P000_2_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P000_2_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P000_2_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG1_P000_2_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG1_P000_2_CFG_PORT_6    PORT_PIN_X_CFG_PORT_6
#define PORT_PIN_CFG1_P000_2_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG1_P000_2_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG1_P000_2_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG1_P000_2_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG1_P000_2_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG1_P000_2_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P000_2
#error "PORT_PIN_P000_2 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P000_3_CFG_PORT_0
#define PORT_PIN_CFG1_P000_3_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG1_P000_3_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG1_P000_3_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG1_P000_3_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG1_P000_3_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG1_P000_3_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P000_3_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P000_3_CFG_PORT_12   0U
#define PORT_PIN_CFG1_P000_3_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG1_P000_3_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG1_P000_3_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG1_P000_3_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG1_P000_3_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P000_3_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P000_3_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG1_P000_3_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG1_P000_3_CFG_PORT_6    PORT_PIN_X_CFG_PORT_6
#define PORT_PIN_CFG1_P000_3_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG1_P000_3_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG1_P000_3_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG1_P000_3_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG1_P000_3_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG1_P000_3_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P000_3
#error "PORT_PIN_P000_3 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P000_4_CFG_PORT_0
#define PORT_PIN_CFG1_P000_4_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG1_P000_4_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG1_P000_4_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG1_P000_4_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG1_P000_4_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG1_P000_4_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P000_4_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P000_4_CFG_PORT_12   0U
#define PORT_PIN_CFG1_P000_4_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG1_P000_4_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG1_P000_4_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG1_P000_4_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG1_P000_4_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P000_4_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P000_4_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG1_P000_4_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG1_P000_4_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG1_P000_4_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG1_P000_4_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG1_P000_4_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG1_P000_4_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P000_4_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P000_4_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG1_P000_5_CFG_PORT_0
#define PORT_PIN_CFG1_P000_5_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG1_P000_5_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG1_P000_5_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG1_P000_5_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG1_P000_5_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG1_P000_5_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P000_5_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P000_5_CFG_PORT_12   0U
#define PORT_PIN_CFG1_P000_5_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG1_P000_5_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG1_P000_5_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG1_P000_5_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG1_P000_5_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P000_5_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P000_5_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG1_P000_5_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG1_P000_5_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG1_P000_5_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG1_P000_5_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG1_P000_5_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG1_P000_5_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P000_5_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P000_5_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG1_P000_6_CFG_PORT_0
#define PORT_PIN_CFG1_P000_6_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG1_P000_6_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG1_P000_6_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG1_P000_6_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG1_P000_6_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG1_P000_6_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P000_6_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P000_6_CFG_PORT_12   0U
#define PORT_PIN_CFG1_P000_6_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG1_P000_6_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG1_P000_6_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG1_P000_6_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG1_P000_6_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P000_6_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P000_6_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG1_P000_6_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG1_P000_6_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG1_P000_6_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG1_P000_6_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG1_P000_6_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG1_P000_6_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P000_6_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P000_6_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG1_P000_7_CFG_PORT_0
#define PORT_PIN_CFG1_P000_7_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG1_P000_7_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG1_P000_7_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG1_P000_7_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG1_P000_7_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG1_P000_7_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P000_7_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P000_7_CFG_PORT_12   0U
#define PORT_PIN_CFG1_P000_7_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG1_P000_7_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG1_P000_7_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG1_P000_7_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG1_P000_7_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P000_7_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P000_7_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG1_P000_7_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG1_P000_7_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG1_P000_7_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG1_P000_7_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG1_P000_7_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG1_P000_7_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P000_7_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P000_7_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG1_P002_0_CFG_PORT_0
#define PORT_PIN_CFG1_P002_0_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG1_P002_0_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG1_P002_0_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG1_P002_0_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG1_P002_0_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG1_P002_0_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P002_0_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P002_0_CFG_PORT_12   0U
#define PORT_PIN_CFG1_P002_0_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG1_P002_0_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG1_P002_0_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG1_P002_0_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG1_P002_0_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P002_0_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P002_0_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG1_P002_0_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG1_P002_0_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG1_P002_0_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG1_P002_0_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG1_P002_0_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG1_P002_0_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG1_P002_0_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG1_P002_0_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P002_0
#error "PORT_PIN_P002_0 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P002_1_CFG_PORT_0
#define PORT_PIN_CFG1_P002_1_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG1_P002_1_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG1_P002_1_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG1_P002_1_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG1_P002_1_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG1_P002_1_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P002_1_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P002_1_CFG_PORT_12   0U
#define PORT_PIN_CFG1_P002_1_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG1_P002_1_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG1_P002_1_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG1_P002_1_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG1_P002_1_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P002_1_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P002_1_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG1_P002_1_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG1_P002_1_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG1_P002_1_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG1_P002_1_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG1_P002_1_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG1_P002_1_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG1_P002_1_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG1_P002_1_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P002_1
#error "PORT_PIN_P002_1 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P002_2_CFG_PORT_0
#define PORT_PIN_CFG1_P002_2_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG1_P002_2_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG1_P002_2_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG1_P002_2_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG1_P002_2_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG1_P002_2_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P002_2_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P002_2_CFG_PORT_12   0U
#define PORT_PIN_CFG1_P002_2_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG1_P002_2_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG1_P002_2_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG1_P002_2_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG1_P002_2_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P002_2_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P002_2_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG1_P002_2_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG1_P002_2_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG1_P002_2_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG1_P002_2_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG1_P002_2_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG1_P002_2_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG1_P002_2_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG1_P002_2_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P002_2
#error "PORT_PIN_P002_2 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P002_3_CFG_PORT_0
#define PORT_PIN_CFG1_P002_3_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG1_P002_3_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG1_P002_3_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG1_P002_3_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG1_P002_3_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG1_P002_3_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P002_3_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P002_3_CFG_PORT_12   0U
#define PORT_PIN_CFG1_P002_3_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG1_P002_3_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG1_P002_3_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG1_P002_3_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG1_P002_3_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P002_3_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P002_3_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG1_P002_3_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG1_P002_3_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG1_P002_3_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG1_P002_3_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG1_P002_3_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG1_P002_3_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG1_P002_3_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG1_P002_3_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P002_3
#error "PORT_PIN_P002_3 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P002_4_CFG_PORT_0
#define PORT_PIN_CFG1_P002_4_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG1_P002_4_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG1_P002_4_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG1_P002_4_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG1_P002_4_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG1_P002_4_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P002_4_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P002_4_CFG_PORT_12   0U
#define PORT_PIN_CFG1_P002_4_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG1_P002_4_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG1_P002_4_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG1_P002_4_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG1_P002_4_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P002_4_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P002_4_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG1_P002_4_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG1_P002_4_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG1_P002_4_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG1_P002_4_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG1_P002_4_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG1_P002_4_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P002_4_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P002_4_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG1_P002_5_CFG_PORT_0
#define PORT_PIN_CFG1_P002_5_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG1_P002_5_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG1_P002_5_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG1_P002_5_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG1_P002_5_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG1_P002_5_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P002_5_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P002_5_CFG_PORT_12   0U
#define PORT_PIN_CFG1_P002_5_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG1_P002_5_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG1_P002_5_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG1_P002_5_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG1_P002_5_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P002_5_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P002_5_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG1_P002_5_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG1_P002_5_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG1_P002_5_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG1_P002_5_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG1_P002_5_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG1_P002_5_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P002_5_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P002_5_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG1_P002_6_CFG_PORT_0
#define PORT_PIN_CFG1_P002_6_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG1_P002_6_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG1_P002_6_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG1_P002_6_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG1_P002_6_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG1_P002_6_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P002_6_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P002_6_CFG_PORT_12   0U
#define PORT_PIN_CFG1_P002_6_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG1_P002_6_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG1_P002_6_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG1_P002_6_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG1_P002_6_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P002_6_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P002_6_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG1_P002_6_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG1_P002_6_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG1_P002_6_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG1_P002_6_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG1_P002_6_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG1_P002_6_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P002_6_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P002_6_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG1_P002_7_CFG_PORT_0
#define PORT_PIN_CFG1_P002_7_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG1_P002_7_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG1_P002_7_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG1_P002_7_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG1_P002_7_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG1_P002_7_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P002_7_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P002_7_CFG_PORT_12   0U
#define PORT_PIN_CFG1_P002_7_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG1_P002_7_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG1_P002_7_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG1_P002_7_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG1_P002_7_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P002_7_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P002_7_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG1_P002_7_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG1_P002_7_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG1_P002_7_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG1_P002_7_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG1_P002_7_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG1_P002_7_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P002_7_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P002_7_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG1_P005_0_CFG_PORT_0
#define PORT_PIN_CFG1_P005_0_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG1_P005_0_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG1_P005_0_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG1_P005_0_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG1_P005_0_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG1_P005_0_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P005_0_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P005_0_CFG_PORT_12   0U
#define PORT_PIN_CFG1_P005_0_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG1_P005_0_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG1_P005_0_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG1_P005_0_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG1_P005_0_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P005_0_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P005_0_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG1_P005_0_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG1_P005_0_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG1_P005_0_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG1_P005_0_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG1_P005_0_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG1_P005_0_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG1_P005_0_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG1_P005_0_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P005_0
#error "PORT_PIN_P005_0 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P005_1_CFG_PORT_0
#define PORT_PIN_CFG1_P005_1_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG1_P005_1_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG1_P005_1_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG1_P005_1_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG1_P005_1_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG1_P005_1_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P005_1_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P005_1_CFG_PORT_12   0U
#define PORT_PIN_CFG1_P005_1_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG1_P005_1_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG1_P005_1_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG1_P005_1_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG1_P005_1_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P005_1_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P005_1_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG1_P005_1_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG1_P005_1_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG1_P005_1_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG1_P005_1_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG1_P005_1_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG1_P005_1_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG1_P005_1_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG1_P005_1_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P005_1
#error "PORT_PIN_P005_1 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P005_2_CFG_PORT_0
#define PORT_PIN_CFG1_P005_2_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG1_P005_2_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG1_P005_2_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG1_P005_2_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG1_P005_2_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG1_P005_2_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P005_2_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P005_2_CFG_PORT_12   0U
#define PORT_PIN_CFG1_P005_2_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG1_P005_2_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG1_P005_2_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG1_P005_2_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG1_P005_2_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P005_2_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P005_2_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG1_P005_2_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG1_P005_2_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG1_P005_2_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG1_P005_2_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG1_P005_2_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG1_P005_2_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG1_P005_2_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG1_P005_2_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P005_2
#error "PORT_PIN_P005_2 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P005_3_CFG_PORT_0
#define PORT_PIN_CFG1_P005_3_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG1_P005_3_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG1_P005_3_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG1_P005_3_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG1_P005_3_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG1_P005_3_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P005_3_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P005_3_CFG_PORT_12   0U
#define PORT_PIN_CFG1_P005_3_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG1_P005_3_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG1_P005_3_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG1_P005_3_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG1_P005_3_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P005_3_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P005_3_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG1_P005_3_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG1_P005_3_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG1_P005_3_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG1_P005_3_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG1_P005_3_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG1_P005_3_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG1_P005_3_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG1_P005_3_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P005_3
#error "PORT_PIN_P005_3 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P005_4_CFG_PORT_0
#define PORT_PIN_CFG1_P005_4_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG1_P005_4_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG1_P005_4_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG1_P005_4_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG1_P005_4_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG1_P005_4_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P005_4_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P005_4_CFG_PORT_12   0U
#define PORT_PIN_CFG1_P005_4_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG1_P005_4_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG1_P005_4_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG1_P005_4_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG1_P005_4_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P005_4_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P005_4_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG1_P005_4_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG1_P005_4_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG1_P005_4_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG1_P005_4_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG1_P005_4_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG1_P005_4_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P005_4_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P005_4_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG1_P005_5_CFG_PORT_0
#define PORT_PIN_CFG1_P005_5_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG1_P005_5_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG1_P005_5_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG1_P005_5_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG1_P005_5_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG1_P005_5_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P005_5_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P005_5_CFG_PORT_12   0U
#define PORT_PIN_CFG1_P005_5_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG1_P005_5_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG1_P005_5_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG1_P005_5_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG1_P005_5_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P005_5_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P005_5_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG1_P005_5_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG1_P005_5_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG1_P005_5_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG1_P005_5_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG1_P005_5_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG1_P005_5_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P005_5_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P005_5_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG1_P005_6_CFG_PORT_0
#define PORT_PIN_CFG1_P005_6_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG1_P005_6_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG1_P005_6_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG1_P005_6_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG1_P005_6_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG1_P005_6_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P005_6_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P005_6_CFG_PORT_12   0U
#define PORT_PIN_CFG1_P005_6_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG1_P005_6_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG1_P005_6_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG1_P005_6_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG1_P005_6_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P005_6_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P005_6_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG1_P005_6_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG1_P005_6_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG1_P005_6_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG1_P005_6_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG1_P005_6_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG1_P005_6_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P005_6_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P005_6_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG1_P005_7_CFG_PORT_0
#define PORT_PIN_CFG1_P005_7_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG1_P005_7_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG1_P005_7_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG1_P005_7_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG1_P005_7_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG1_P005_7_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P005_7_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P005_7_CFG_PORT_12   0U
#define PORT_PIN_CFG1_P005_7_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG1_P005_7_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG1_P005_7_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG1_P005_7_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG1_P005_7_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P005_7_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P005_7_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG1_P005_7_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG1_P005_7_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG1_P005_7_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG1_P005_7_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG1_P005_7_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG1_P005_7_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P005_7_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P005_7_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG1_P006_0_CFG_PORT_0
#define PORT_PIN_CFG1_P006_0_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG1_P006_0_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG1_P006_0_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG1_P006_0_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG1_P006_0_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG1_P006_0_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P006_0_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P006_0_CFG_PORT_12   0U
#define PORT_PIN_CFG1_P006_0_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG1_P006_0_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG1_P006_0_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG1_P006_0_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG1_P006_0_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P006_0_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P006_0_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG1_P006_0_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG1_P006_0_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG1_P006_0_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG1_P006_0_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG1_P006_0_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG1_P006_0_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG1_P006_0_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG1_P006_0_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P006_0
#error "PORT_PIN_P006_0 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P006_1_CFG_PORT_0
#define PORT_PIN_CFG1_P006_1_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG1_P006_1_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG1_P006_1_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG1_P006_1_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG1_P006_1_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG1_P006_1_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P006_1_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P006_1_CFG_PORT_12   0U
#define PORT_PIN_CFG1_P006_1_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG1_P006_1_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG1_P006_1_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG1_P006_1_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG1_P006_1_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P006_1_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P006_1_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG1_P006_1_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG1_P006_1_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG1_P006_1_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG1_P006_1_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG1_P006_1_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG1_P006_1_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG1_P006_1_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG1_P006_1_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P006_1
#error "PORT_PIN_P006_1 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P006_2_CFG_PORT_0
#define PORT_PIN_CFG1_P006_2_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG1_P006_2_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG1_P006_2_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG1_P006_2_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG1_P006_2_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG1_P006_2_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P006_2_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P006_2_CFG_PORT_12   0U
#define PORT_PIN_CFG1_P006_2_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG1_P006_2_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG1_P006_2_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG1_P006_2_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG1_P006_2_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P006_2_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P006_2_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG1_P006_2_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG1_P006_2_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG1_P006_2_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG1_P006_2_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG1_P006_2_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG1_P006_2_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG1_P006_2_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG1_P006_2_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P006_2
#error "PORT_PIN_P006_2 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P006_3_CFG_PORT_0
#define PORT_PIN_CFG1_P006_3_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG1_P006_3_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG1_P006_3_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG1_P006_3_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG1_P006_3_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG1_P006_3_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P006_3_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P006_3_CFG_PORT_12   0U
#define PORT_PIN_CFG1_P006_3_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG1_P006_3_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG1_P006_3_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG1_P006_3_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG1_P006_3_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P006_3_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P006_3_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG1_P006_3_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG1_P006_3_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG1_P006_3_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG1_P006_3_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG1_P006_3_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG1_P006_3_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG1_P006_3_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG1_P006_3_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P006_3
#error "PORT_PIN_P006_3 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P006_4_CFG_PORT_0
#define PORT_PIN_CFG1_P006_4_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG1_P006_4_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG1_P006_4_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG1_P006_4_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG1_P006_4_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG1_P006_4_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P006_4_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P006_4_CFG_PORT_12   0U
#define PORT_PIN_CFG1_P006_4_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG1_P006_4_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG1_P006_4_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG1_P006_4_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG1_P006_4_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P006_4_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P006_4_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG1_P006_4_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG1_P006_4_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG1_P006_4_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG1_P006_4_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG1_P006_4_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG1_P006_4_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG1_P006_4_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG1_P006_4_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P006_4
#error "PORT_PIN_P006_4 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P006_5_CFG_PORT_0
#define PORT_PIN_CFG1_P006_5_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG1_P006_5_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG1_P006_5_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG1_P006_5_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG1_P006_5_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG1_P006_5_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P006_5_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P006_5_CFG_PORT_12   0U
#define PORT_PIN_CFG1_P006_5_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG1_P006_5_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG1_P006_5_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG1_P006_5_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG1_P006_5_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P006_5_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P006_5_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG1_P006_5_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG1_P006_5_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG1_P006_5_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG1_P006_5_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG1_P006_5_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG1_P006_5_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG1_P006_5_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG1_P006_5_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P006_5
#error "PORT_PIN_P006_5 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P006_6_CFG_PORT_0
#define PORT_PIN_CFG1_P006_6_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG1_P006_6_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG1_P006_6_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG1_P006_6_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG1_P006_6_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG1_P006_6_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P006_6_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P006_6_CFG_PORT_12   0U
#define PORT_PIN_CFG1_P006_6_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG1_P006_6_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG1_P006_6_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG1_P006_6_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG1_P006_6_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P006_6_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P006_6_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG1_P006_6_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG1_P006_6_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG1_P006_6_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG1_P006_6_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG1_P006_6_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG1_P006_6_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P006_6_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P006_6_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG1_P006_7_CFG_PORT_0
#define PORT_PIN_CFG1_P006_7_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG1_P006_7_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG1_P006_7_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG1_P006_7_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG1_P006_7_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG1_P006_7_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P006_7_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P006_7_CFG_PORT_12   0U
#define PORT_PIN_CFG1_P006_7_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG1_P006_7_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG1_P006_7_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG1_P006_7_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG1_P006_7_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P006_7_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P006_7_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG1_P006_7_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG1_P006_7_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG1_P006_7_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG1_P006_7_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG1_P006_7_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG1_P006_7_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P006_7_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P006_7_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG1_P007_0_CFG_PORT_0
#define PORT_PIN_CFG1_P007_0_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG1_P007_0_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG1_P007_0_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG1_P007_0_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG1_P007_0_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG1_P007_0_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P007_0_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P007_0_CFG_PORT_12   0U
#define PORT_PIN_CFG1_P007_0_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG1_P007_0_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG1_P007_0_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG1_P007_0_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG1_P007_0_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P007_0_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P007_0_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG1_P007_0_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG1_P007_0_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG1_P007_0_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG1_P007_0_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG1_P007_0_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG1_P007_0_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG1_P007_0_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG1_P007_0_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P007_0
#error "PORT_PIN_P007_0 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P007_1_CFG_PORT_0
#define PORT_PIN_CFG1_P007_1_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG1_P007_1_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG1_P007_1_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG1_P007_1_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG1_P007_1_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG1_P007_1_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P007_1_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P007_1_CFG_PORT_12   0U
#define PORT_PIN_CFG1_P007_1_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG1_P007_1_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG1_P007_1_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG1_P007_1_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG1_P007_1_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P007_1_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P007_1_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG1_P007_1_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG1_P007_1_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG1_P007_1_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG1_P007_1_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG1_P007_1_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG1_P007_1_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG1_P007_1_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG1_P007_1_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P007_1
#error "PORT_PIN_P007_1 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P007_2_CFG_PORT_0
#define PORT_PIN_CFG1_P007_2_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG1_P007_2_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG1_P007_2_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG1_P007_2_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG1_P007_2_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG1_P007_2_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P007_2_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P007_2_CFG_PORT_12   0U
#define PORT_PIN_CFG1_P007_2_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG1_P007_2_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG1_P007_2_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG1_P007_2_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG1_P007_2_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P007_2_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P007_2_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG1_P007_2_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG1_P007_2_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG1_P007_2_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG1_P007_2_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG1_P007_2_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG1_P007_2_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG1_P007_2_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG1_P007_2_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P007_2
#error "PORT_PIN_P007_2 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P007_3_CFG_PORT_0
#define PORT_PIN_CFG1_P007_3_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG1_P007_3_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG1_P007_3_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG1_P007_3_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG1_P007_3_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG1_P007_3_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P007_3_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P007_3_CFG_PORT_12   0U
#define PORT_PIN_CFG1_P007_3_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG1_P007_3_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG1_P007_3_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG1_P007_3_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG1_P007_3_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P007_3_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P007_3_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG1_P007_3_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG1_P007_3_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG1_P007_3_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG1_P007_3_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG1_P007_3_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG1_P007_3_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG1_P007_3_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG1_P007_3_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P007_3
#error "PORT_PIN_P007_3 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P007_4_CFG_PORT_0
#define PORT_PIN_CFG1_P007_4_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG1_P007_4_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG1_P007_4_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG1_P007_4_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG1_P007_4_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG1_P007_4_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P007_4_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P007_4_CFG_PORT_12   0U
#define PORT_PIN_CFG1_P007_4_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG1_P007_4_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG1_P007_4_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG1_P007_4_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG1_P007_4_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P007_4_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P007_4_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG1_P007_4_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG1_P007_4_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG1_P007_4_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG1_P007_4_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG1_P007_4_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG1_P007_4_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P007_4_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P007_4_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG1_P007_5_CFG_PORT_0
#define PORT_PIN_CFG1_P007_5_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG1_P007_5_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG1_P007_5_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG1_P007_5_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG1_P007_5_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG1_P007_5_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P007_5_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P007_5_CFG_PORT_12   0U
#define PORT_PIN_CFG1_P007_5_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG1_P007_5_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG1_P007_5_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG1_P007_5_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG1_P007_5_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P007_5_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P007_5_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG1_P007_5_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG1_P007_5_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG1_P007_5_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG1_P007_5_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG1_P007_5_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG1_P007_5_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P007_5_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P007_5_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG1_P007_6_CFG_PORT_0
#define PORT_PIN_CFG1_P007_6_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG1_P007_6_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG1_P007_6_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG1_P007_6_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG1_P007_6_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG1_P007_6_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P007_6_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P007_6_CFG_PORT_12   0U
#define PORT_PIN_CFG1_P007_6_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG1_P007_6_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG1_P007_6_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG1_P007_6_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG1_P007_6_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P007_6_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P007_6_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG1_P007_6_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG1_P007_6_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG1_P007_6_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG1_P007_6_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG1_P007_6_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG1_P007_6_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P007_6_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P007_6_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG1_P007_7_CFG_PORT_0
#define PORT_PIN_CFG1_P007_7_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG1_P007_7_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG1_P007_7_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG1_P007_7_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG1_P007_7_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG1_P007_7_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P007_7_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P007_7_CFG_PORT_12   0U
#define PORT_PIN_CFG1_P007_7_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG1_P007_7_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG1_P007_7_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG1_P007_7_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG1_P007_7_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P007_7_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P007_7_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG1_P007_7_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG1_P007_7_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG1_P007_7_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG1_P007_7_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG1_P007_7_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG1_P007_7_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P007_7_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P007_7_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG1_P008_0_CFG_PORT_0
#define PORT_PIN_CFG1_P008_0_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG1_P008_0_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG1_P008_0_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG1_P008_0_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG1_P008_0_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG1_P008_0_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P008_0_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P008_0_CFG_PORT_12   0U
#define PORT_PIN_CFG1_P008_0_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG1_P008_0_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG1_P008_0_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG1_P008_0_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG1_P008_0_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P008_0_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P008_0_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG1_P008_0_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG1_P008_0_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG1_P008_0_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG1_P008_0_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG1_P008_0_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG1_P008_0_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG1_P008_0_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG1_P008_0_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P008_0
#error "PORT_PIN_P008_0 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P008_1_CFG_PORT_0
#define PORT_PIN_CFG1_P008_1_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG1_P008_1_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG1_P008_1_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG1_P008_1_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG1_P008_1_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG1_P008_1_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P008_1_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P008_1_CFG_PORT_12   0U
#define PORT_PIN_CFG1_P008_1_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG1_P008_1_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG1_P008_1_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG1_P008_1_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG1_P008_1_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P008_1_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P008_1_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG1_P008_1_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG1_P008_1_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG1_P008_1_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG1_P008_1_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG1_P008_1_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG1_P008_1_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG1_P008_1_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG1_P008_1_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P008_1
#error "PORT_PIN_P008_1 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P008_2_CFG_PORT_0
#define PORT_PIN_CFG1_P008_2_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG1_P008_2_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG1_P008_2_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG1_P008_2_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG1_P008_2_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG1_P008_2_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P008_2_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P008_2_CFG_PORT_12   0U
#define PORT_PIN_CFG1_P008_2_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG1_P008_2_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG1_P008_2_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG1_P008_2_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG1_P008_2_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P008_2_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P008_2_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG1_P008_2_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG1_P008_2_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG1_P008_2_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG1_P008_2_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG1_P008_2_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG1_P008_2_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG1_P008_2_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG1_P008_2_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P008_2
#error "PORT_PIN_P008_2 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P008_3_CFG_PORT_0
#define PORT_PIN_CFG1_P008_3_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG1_P008_3_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG1_P008_3_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG1_P008_3_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG1_P008_3_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG1_P008_3_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P008_3_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P008_3_CFG_PORT_12   0U
#define PORT_PIN_CFG1_P008_3_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG1_P008_3_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG1_P008_3_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG1_P008_3_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG1_P008_3_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P008_3_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P008_3_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG1_P008_3_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG1_P008_3_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG1_P008_3_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG1_P008_3_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG1_P008_3_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG1_P008_3_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P008_3_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P008_3_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG1_P008_4_CFG_PORT_0
#define PORT_PIN_CFG1_P008_4_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG1_P008_4_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG1_P008_4_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG1_P008_4_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG1_P008_4_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG1_P008_4_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P008_4_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P008_4_CFG_PORT_12   0U
#define PORT_PIN_CFG1_P008_4_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG1_P008_4_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG1_P008_4_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG1_P008_4_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG1_P008_4_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P008_4_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P008_4_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG1_P008_4_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG1_P008_4_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG1_P008_4_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG1_P008_4_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG1_P008_4_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG1_P008_4_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P008_4_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P008_4_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG1_P008_5_CFG_PORT_0
#define PORT_PIN_CFG1_P008_5_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG1_P008_5_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG1_P008_5_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG1_P008_5_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG1_P008_5_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG1_P008_5_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P008_5_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P008_5_CFG_PORT_12   0U
#define PORT_PIN_CFG1_P008_5_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG1_P008_5_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG1_P008_5_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG1_P008_5_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG1_P008_5_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P008_5_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P008_5_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG1_P008_5_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG1_P008_5_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG1_P008_5_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG1_P008_5_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG1_P008_5_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG1_P008_5_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P008_5_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P008_5_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG1_P008_6_CFG_PORT_0
#define PORT_PIN_CFG1_P008_6_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG1_P008_6_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG1_P008_6_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG1_P008_6_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG1_P008_6_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG1_P008_6_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P008_6_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P008_6_CFG_PORT_12   0U
#define PORT_PIN_CFG1_P008_6_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG1_P008_6_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG1_P008_6_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG1_P008_6_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG1_P008_6_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P008_6_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P008_6_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG1_P008_6_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG1_P008_6_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG1_P008_6_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG1_P008_6_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG1_P008_6_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG1_P008_6_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P008_6_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P008_6_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG1_P008_7_CFG_PORT_0
#define PORT_PIN_CFG1_P008_7_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG1_P008_7_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG1_P008_7_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG1_P008_7_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG1_P008_7_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG1_P008_7_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P008_7_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P008_7_CFG_PORT_12   0U
#define PORT_PIN_CFG1_P008_7_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG1_P008_7_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG1_P008_7_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG1_P008_7_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG1_P008_7_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P008_7_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P008_7_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG1_P008_7_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG1_P008_7_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG1_P008_7_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG1_P008_7_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG1_P008_7_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG1_P008_7_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P008_7_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P008_7_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG1_P011_0_CFG_PORT_0
#define PORT_PIN_CFG1_P011_0_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG1_P011_0_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG1_P011_0_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG1_P011_0_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG1_P011_0_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG1_P011_0_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P011_0_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P011_0_CFG_PORT_12   0U
#define PORT_PIN_CFG1_P011_0_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG1_P011_0_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG1_P011_0_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG1_P011_0_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG1_P011_0_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P011_0_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P011_0_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG1_P011_0_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG1_P011_0_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG1_P011_0_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG1_P011_0_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG1_P011_0_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG1_P011_0_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG1_P011_0_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG1_P011_0_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P011_0
#error "PORT_PIN_P011_0 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P011_1_CFG_PORT_0
#define PORT_PIN_CFG1_P011_1_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG1_P011_1_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG1_P011_1_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG1_P011_1_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG1_P011_1_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG1_P011_1_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P011_1_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P011_1_CFG_PORT_12   0U
#define PORT_PIN_CFG1_P011_1_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG1_P011_1_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG1_P011_1_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG1_P011_1_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG1_P011_1_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P011_1_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P011_1_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG1_P011_1_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG1_P011_1_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG1_P011_1_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG1_P011_1_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG1_P011_1_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG1_P011_1_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG1_P011_1_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG1_P011_1_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P011_1
#error "PORT_PIN_P011_1 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P011_2_CFG_PORT_0
#define PORT_PIN_CFG1_P011_2_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG1_P011_2_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG1_P011_2_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG1_P011_2_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG1_P011_2_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG1_P011_2_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P011_2_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P011_2_CFG_PORT_12   0U
#define PORT_PIN_CFG1_P011_2_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG1_P011_2_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG1_P011_2_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG1_P011_2_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG1_P011_2_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P011_2_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P011_2_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG1_P011_2_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG1_P011_2_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG1_P011_2_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG1_P011_2_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG1_P011_2_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG1_P011_2_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG1_P011_2_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG1_P011_2_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P011_2
#error "PORT_PIN_P011_2 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P011_3_CFG_PORT_0
#define PORT_PIN_CFG1_P011_3_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG1_P011_3_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG1_P011_3_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG1_P011_3_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG1_P011_3_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG1_P011_3_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P011_3_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P011_3_CFG_PORT_12   0U
#define PORT_PIN_CFG1_P011_3_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG1_P011_3_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG1_P011_3_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG1_P011_3_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG1_P011_3_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P011_3_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P011_3_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG1_P011_3_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG1_P011_3_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG1_P011_3_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG1_P011_3_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG1_P011_3_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG1_P011_3_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P011_3_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P011_3_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG1_P011_4_CFG_PORT_0
#define PORT_PIN_CFG1_P011_4_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG1_P011_4_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG1_P011_4_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG1_P011_4_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG1_P011_4_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG1_P011_4_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P011_4_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P011_4_CFG_PORT_12   0U
#define PORT_PIN_CFG1_P011_4_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG1_P011_4_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG1_P011_4_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG1_P011_4_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG1_P011_4_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P011_4_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P011_4_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG1_P011_4_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG1_P011_4_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG1_P011_4_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG1_P011_4_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG1_P011_4_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG1_P011_4_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P011_4_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P011_4_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG1_P011_5_CFG_PORT_0
#define PORT_PIN_CFG1_P011_5_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG1_P011_5_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG1_P011_5_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG1_P011_5_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG1_P011_5_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG1_P011_5_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P011_5_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P011_5_CFG_PORT_12   0U
#define PORT_PIN_CFG1_P011_5_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG1_P011_5_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG1_P011_5_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG1_P011_5_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG1_P011_5_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P011_5_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P011_5_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG1_P011_5_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG1_P011_5_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG1_P011_5_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG1_P011_5_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG1_P011_5_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG1_P011_5_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P011_5_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P011_5_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG1_P011_6_CFG_PORT_0
#define PORT_PIN_CFG1_P011_6_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG1_P011_6_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG1_P011_6_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG1_P011_6_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG1_P011_6_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG1_P011_6_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P011_6_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P011_6_CFG_PORT_12   0U
#define PORT_PIN_CFG1_P011_6_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG1_P011_6_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG1_P011_6_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG1_P011_6_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG1_P011_6_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P011_6_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P011_6_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG1_P011_6_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG1_P011_6_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG1_P011_6_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG1_P011_6_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG1_P011_6_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG1_P011_6_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P011_6_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P011_6_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG1_P011_7_CFG_PORT_0
#define PORT_PIN_CFG1_P011_7_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG1_P011_7_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG1_P011_7_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG1_P011_7_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG1_P011_7_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG1_P011_7_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P011_7_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P011_7_CFG_PORT_12   0U
#define PORT_PIN_CFG1_P011_7_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG1_P011_7_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG1_P011_7_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG1_P011_7_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG1_P011_7_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P011_7_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P011_7_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG1_P011_7_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG1_P011_7_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG1_P011_7_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG1_P011_7_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG1_P011_7_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG1_P011_7_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P011_7_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P011_7_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG1_P012_0_CFG_PORT_0
#define PORT_PIN_CFG1_P012_0_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG1_P012_0_CFG_PORT_1    PORT_PIN_X_CFG_PORT_1
#define PORT_PIN_CFG1_P012_0_CFG_PORT_2    PORT_PIN_X_CFG_PORT_2
#define PORT_PIN_CFG1_P012_0_CFG_PORT_3    PORT_PIN_X_CFG_PORT_3
#define PORT_PIN_CFG1_P012_0_CFG_PORT_9    PORT_PIN_X_CFG_PORT_9
#define PORT_PIN_CFG1_P012_0_CFG_PORT_10   PORT_PIN_X_CFG_PORT_10
#define PORT_PIN_CFG1_P012_0_CFG_PORT_11   PORT_PIN_X_CFG_PORT_11
#define PORT_PIN_CFG1_P012_0_CFG_PORT_12   PORT_PIN_X_CFG_PORT_12
#define PORT_PIN_CFG1_P012_0_CFG_PORT_13   PORT_PIN_X_CFG_PORT_13
#define PORT_PIN_CFG1_P012_0_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG1_P012_0_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG1_P012_0_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG1_P012_0_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P012_0_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P012_0_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG1_P012_0_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG1_P012_0_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG1_P012_0_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG1_P012_0_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG1_P012_0_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG1_P012_0_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG1_P012_0_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG1_P012_0_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P012_0
#error "PORT_PIN_P012_0 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P012_1_CFG_PORT_0
#define PORT_PIN_CFG1_P012_1_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG1_P012_1_CFG_PORT_1    PORT_PIN_X_CFG_PORT_1
#define PORT_PIN_CFG1_P012_1_CFG_PORT_2    PORT_PIN_X_CFG_PORT_2
#define PORT_PIN_CFG1_P012_1_CFG_PORT_3    PORT_PIN_X_CFG_PORT_3
#define PORT_PIN_CFG1_P012_1_CFG_PORT_9    PORT_PIN_X_CFG_PORT_9
#define PORT_PIN_CFG1_P012_1_CFG_PORT_10   PORT_PIN_X_CFG_PORT_10
#define PORT_PIN_CFG1_P012_1_CFG_PORT_11   PORT_PIN_X_CFG_PORT_11
#define PORT_PIN_CFG1_P012_1_CFG_PORT_12   PORT_PIN_X_CFG_PORT_12
#define PORT_PIN_CFG1_P012_1_CFG_PORT_13   PORT_PIN_X_CFG_PORT_13
#define PORT_PIN_CFG1_P012_1_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG1_P012_1_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG1_P012_1_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG1_P012_1_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P012_1_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P012_1_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG1_P012_1_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG1_P012_1_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG1_P012_1_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG1_P012_1_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG1_P012_1_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG1_P012_1_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG1_P012_1_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG1_P012_1_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P012_1
#error "PORT_PIN_P012_1 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P012_2_CFG_PORT_0
#define PORT_PIN_CFG1_P012_2_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG1_P012_2_CFG_PORT_1    PORT_PIN_X_CFG_PORT_1
#define PORT_PIN_CFG1_P012_2_CFG_PORT_2    PORT_PIN_X_CFG_PORT_2
#define PORT_PIN_CFG1_P012_2_CFG_PORT_3    PORT_PIN_X_CFG_PORT_3
#define PORT_PIN_CFG1_P012_2_CFG_PORT_9    PORT_PIN_X_CFG_PORT_9
#define PORT_PIN_CFG1_P012_2_CFG_PORT_10   PORT_PIN_X_CFG_PORT_10
#define PORT_PIN_CFG1_P012_2_CFG_PORT_11   PORT_PIN_X_CFG_PORT_11
#define PORT_PIN_CFG1_P012_2_CFG_PORT_12   PORT_PIN_X_CFG_PORT_12
#define PORT_PIN_CFG1_P012_2_CFG_PORT_13   PORT_PIN_X_CFG_PORT_13
#define PORT_PIN_CFG1_P012_2_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG1_P012_2_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG1_P012_2_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG1_P012_2_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P012_2_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P012_2_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG1_P012_2_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG1_P012_2_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG1_P012_2_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG1_P012_2_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG1_P012_2_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG1_P012_2_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG1_P012_2_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG1_P012_2_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P012_2
#error "PORT_PIN_P012_2 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P012_3_CFG_PORT_0
#define PORT_PIN_CFG1_P012_3_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG1_P012_3_CFG_PORT_1    PORT_PIN_X_CFG_PORT_1
#define PORT_PIN_CFG1_P012_3_CFG_PORT_2    PORT_PIN_X_CFG_PORT_2
#define PORT_PIN_CFG1_P012_3_CFG_PORT_3    PORT_PIN_X_CFG_PORT_3
#define PORT_PIN_CFG1_P012_3_CFG_PORT_9    PORT_PIN_X_CFG_PORT_9
#define PORT_PIN_CFG1_P012_3_CFG_PORT_10   PORT_PIN_X_CFG_PORT_10
#define PORT_PIN_CFG1_P012_3_CFG_PORT_11   PORT_PIN_X_CFG_PORT_11
#define PORT_PIN_CFG1_P012_3_CFG_PORT_12   PORT_PIN_X_CFG_PORT_12
#define PORT_PIN_CFG1_P012_3_CFG_PORT_13   PORT_PIN_X_CFG_PORT_13
#define PORT_PIN_CFG1_P012_3_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG1_P012_3_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG1_P012_3_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG1_P012_3_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P012_3_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P012_3_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG1_P012_3_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG1_P012_3_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG1_P012_3_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG1_P012_3_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG1_P012_3_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG1_P012_3_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG1_P012_3_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG1_P012_3_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P012_3
#error "PORT_PIN_P012_3 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P012_4_CFG_PORT_0
#define PORT_PIN_CFG1_P012_4_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG1_P012_4_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG1_P012_4_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG1_P012_4_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG1_P012_4_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG1_P012_4_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P012_4_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P012_4_CFG_PORT_12   0U
#define PORT_PIN_CFG1_P012_4_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG1_P012_4_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG1_P012_4_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG1_P012_4_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG1_P012_4_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P012_4_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P012_4_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG1_P012_4_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG1_P012_4_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG1_P012_4_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG1_P012_4_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG1_P012_4_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG1_P012_4_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P012_4_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P012_4_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG1_P012_5_CFG_PORT_0
#define PORT_PIN_CFG1_P012_5_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG1_P012_5_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG1_P012_5_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG1_P012_5_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG1_P012_5_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG1_P012_5_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P012_5_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P012_5_CFG_PORT_12   0U
#define PORT_PIN_CFG1_P012_5_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG1_P012_5_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG1_P012_5_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG1_P012_5_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG1_P012_5_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P012_5_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P012_5_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG1_P012_5_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG1_P012_5_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG1_P012_5_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG1_P012_5_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG1_P012_5_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG1_P012_5_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P012_5_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P012_5_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG1_P012_6_CFG_PORT_0
#define PORT_PIN_CFG1_P012_6_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG1_P012_6_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG1_P012_6_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG1_P012_6_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG1_P012_6_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG1_P012_6_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P012_6_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P012_6_CFG_PORT_12   0U
#define PORT_PIN_CFG1_P012_6_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG1_P012_6_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG1_P012_6_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG1_P012_6_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG1_P012_6_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P012_6_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P012_6_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG1_P012_6_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG1_P012_6_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG1_P012_6_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG1_P012_6_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG1_P012_6_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG1_P012_6_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P012_6_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P012_6_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG1_P012_7_CFG_PORT_0
#define PORT_PIN_CFG1_P012_7_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG1_P012_7_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG1_P012_7_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG1_P012_7_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG1_P012_7_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG1_P012_7_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P012_7_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P012_7_CFG_PORT_12   0U
#define PORT_PIN_CFG1_P012_7_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG1_P012_7_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG1_P012_7_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG1_P012_7_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG1_P012_7_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P012_7_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P012_7_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG1_P012_7_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG1_P012_7_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG1_P012_7_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG1_P012_7_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG1_P012_7_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG1_P012_7_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P012_7_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P012_7_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG1_P013_0_CFG_PORT_0
#define PORT_PIN_CFG1_P013_0_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG1_P013_0_CFG_PORT_1    PORT_PIN_X_CFG_PORT_1
#define PORT_PIN_CFG1_P013_0_CFG_PORT_2    PORT_PIN_X_CFG_PORT_2
#define PORT_PIN_CFG1_P013_0_CFG_PORT_3    PORT_PIN_X_CFG_PORT_3
#define PORT_PIN_CFG1_P013_0_CFG_PORT_9    PORT_PIN_X_CFG_PORT_9
#define PORT_PIN_CFG1_P013_0_CFG_PORT_10   PORT_PIN_X_CFG_PORT_10
#define PORT_PIN_CFG1_P013_0_CFG_PORT_11   PORT_PIN_X_CFG_PORT_11
#define PORT_PIN_CFG1_P013_0_CFG_PORT_12   PORT_PIN_X_CFG_PORT_12
#define PORT_PIN_CFG1_P013_0_CFG_PORT_13   PORT_PIN_X_CFG_PORT_13
#define PORT_PIN_CFG1_P013_0_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG1_P013_0_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG1_P013_0_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG1_P013_0_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P013_0_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P013_0_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG1_P013_0_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG1_P013_0_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG1_P013_0_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG1_P013_0_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG1_P013_0_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG1_P013_0_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG1_P013_0_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG1_P013_0_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P013_0
#error "PORT_PIN_P013_0 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P013_1_CFG_PORT_0
#define PORT_PIN_CFG1_P013_1_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG1_P013_1_CFG_PORT_1    PORT_PIN_X_CFG_PORT_1
#define PORT_PIN_CFG1_P013_1_CFG_PORT_2    PORT_PIN_X_CFG_PORT_2
#define PORT_PIN_CFG1_P013_1_CFG_PORT_3    PORT_PIN_X_CFG_PORT_3
#define PORT_PIN_CFG1_P013_1_CFG_PORT_9    PORT_PIN_X_CFG_PORT_9
#define PORT_PIN_CFG1_P013_1_CFG_PORT_10   PORT_PIN_X_CFG_PORT_10
#define PORT_PIN_CFG1_P013_1_CFG_PORT_11   PORT_PIN_X_CFG_PORT_11
#define PORT_PIN_CFG1_P013_1_CFG_PORT_12   PORT_PIN_X_CFG_PORT_12
#define PORT_PIN_CFG1_P013_1_CFG_PORT_13   PORT_PIN_X_CFG_PORT_13
#define PORT_PIN_CFG1_P013_1_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG1_P013_1_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG1_P013_1_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG1_P013_1_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P013_1_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P013_1_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG1_P013_1_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG1_P013_1_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG1_P013_1_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG1_P013_1_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG1_P013_1_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG1_P013_1_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG1_P013_1_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG1_P013_1_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P013_1
#error "PORT_PIN_P013_1 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P013_2_CFG_PORT_0
#define PORT_PIN_CFG1_P013_2_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG1_P013_2_CFG_PORT_1    PORT_PIN_X_CFG_PORT_1
#define PORT_PIN_CFG1_P013_2_CFG_PORT_2    PORT_PIN_X_CFG_PORT_2
#define PORT_PIN_CFG1_P013_2_CFG_PORT_3    PORT_PIN_X_CFG_PORT_3
#define PORT_PIN_CFG1_P013_2_CFG_PORT_9    PORT_PIN_X_CFG_PORT_9
#define PORT_PIN_CFG1_P013_2_CFG_PORT_10   PORT_PIN_X_CFG_PORT_10
#define PORT_PIN_CFG1_P013_2_CFG_PORT_11   PORT_PIN_X_CFG_PORT_11
#define PORT_PIN_CFG1_P013_2_CFG_PORT_12   PORT_PIN_X_CFG_PORT_12
#define PORT_PIN_CFG1_P013_2_CFG_PORT_13   PORT_PIN_X_CFG_PORT_13
#define PORT_PIN_CFG1_P013_2_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG1_P013_2_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG1_P013_2_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG1_P013_2_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P013_2_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P013_2_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG1_P013_2_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG1_P013_2_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG1_P013_2_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG1_P013_2_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG1_P013_2_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG1_P013_2_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG1_P013_2_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG1_P013_2_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P013_2
#error "PORT_PIN_P013_2 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P013_3_CFG_PORT_0
#define PORT_PIN_CFG1_P013_3_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG1_P013_3_CFG_PORT_1    PORT_PIN_X_CFG_PORT_1
#define PORT_PIN_CFG1_P013_3_CFG_PORT_2    PORT_PIN_X_CFG_PORT_2
#define PORT_PIN_CFG1_P013_3_CFG_PORT_3    PORT_PIN_X_CFG_PORT_3
#define PORT_PIN_CFG1_P013_3_CFG_PORT_9    PORT_PIN_X_CFG_PORT_9
#define PORT_PIN_CFG1_P013_3_CFG_PORT_10   PORT_PIN_X_CFG_PORT_10
#define PORT_PIN_CFG1_P013_3_CFG_PORT_11   PORT_PIN_X_CFG_PORT_11
#define PORT_PIN_CFG1_P013_3_CFG_PORT_12   PORT_PIN_X_CFG_PORT_12
#define PORT_PIN_CFG1_P013_3_CFG_PORT_13   PORT_PIN_X_CFG_PORT_13
#define PORT_PIN_CFG1_P013_3_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG1_P013_3_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG1_P013_3_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG1_P013_3_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P013_3_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P013_3_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG1_P013_3_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG1_P013_3_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG1_P013_3_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG1_P013_3_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG1_P013_3_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG1_P013_3_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG1_P013_3_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG1_P013_3_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P013_3
#error "PORT_PIN_P013_3 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P013_4_CFG_PORT_0
#define PORT_PIN_CFG1_P013_4_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG1_P013_4_CFG_PORT_1    PORT_PIN_X_CFG_PORT_1
#define PORT_PIN_CFG1_P013_4_CFG_PORT_2    PORT_PIN_X_CFG_PORT_2
#define PORT_PIN_CFG1_P013_4_CFG_PORT_3    PORT_PIN_X_CFG_PORT_3
#define PORT_PIN_CFG1_P013_4_CFG_PORT_9    PORT_PIN_X_CFG_PORT_9
#define PORT_PIN_CFG1_P013_4_CFG_PORT_10   PORT_PIN_X_CFG_PORT_10
#define PORT_PIN_CFG1_P013_4_CFG_PORT_11   PORT_PIN_X_CFG_PORT_11
#define PORT_PIN_CFG1_P013_4_CFG_PORT_12   PORT_PIN_X_CFG_PORT_12
#define PORT_PIN_CFG1_P013_4_CFG_PORT_13   PORT_PIN_X_CFG_PORT_13
#define PORT_PIN_CFG1_P013_4_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG1_P013_4_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG1_P013_4_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG1_P013_4_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P013_4_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P013_4_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG1_P013_4_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG1_P013_4_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG1_P013_4_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG1_P013_4_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG1_P013_4_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG1_P013_4_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG1_P013_4_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG1_P013_4_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P013_4
#error "PORT_PIN_P013_4 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P013_5_CFG_PORT_0
#define PORT_PIN_CFG1_P013_5_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG1_P013_5_CFG_PORT_1    PORT_PIN_X_CFG_PORT_1
#define PORT_PIN_CFG1_P013_5_CFG_PORT_2    PORT_PIN_X_CFG_PORT_2
#define PORT_PIN_CFG1_P013_5_CFG_PORT_3    PORT_PIN_X_CFG_PORT_3
#define PORT_PIN_CFG1_P013_5_CFG_PORT_9    PORT_PIN_X_CFG_PORT_9
#define PORT_PIN_CFG1_P013_5_CFG_PORT_10   PORT_PIN_X_CFG_PORT_10
#define PORT_PIN_CFG1_P013_5_CFG_PORT_11   PORT_PIN_X_CFG_PORT_11
#define PORT_PIN_CFG1_P013_5_CFG_PORT_12   PORT_PIN_X_CFG_PORT_12
#define PORT_PIN_CFG1_P013_5_CFG_PORT_13   PORT_PIN_X_CFG_PORT_13
#define PORT_PIN_CFG1_P013_5_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG1_P013_5_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG1_P013_5_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG1_P013_5_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P013_5_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P013_5_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG1_P013_5_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG1_P013_5_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG1_P013_5_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG1_P013_5_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG1_P013_5_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG1_P013_5_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG1_P013_5_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG1_P013_5_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P013_5
#error "PORT_PIN_P013_5 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P013_6_CFG_PORT_0
#define PORT_PIN_CFG1_P013_6_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG1_P013_6_CFG_PORT_1    PORT_PIN_X_CFG_PORT_1
#define PORT_PIN_CFG1_P013_6_CFG_PORT_2    PORT_PIN_X_CFG_PORT_2
#define PORT_PIN_CFG1_P013_6_CFG_PORT_3    PORT_PIN_X_CFG_PORT_3
#define PORT_PIN_CFG1_P013_6_CFG_PORT_9    PORT_PIN_X_CFG_PORT_9
#define PORT_PIN_CFG1_P013_6_CFG_PORT_10   PORT_PIN_X_CFG_PORT_10
#define PORT_PIN_CFG1_P013_6_CFG_PORT_11   PORT_PIN_X_CFG_PORT_11
#define PORT_PIN_CFG1_P013_6_CFG_PORT_12   PORT_PIN_X_CFG_PORT_12
#define PORT_PIN_CFG1_P013_6_CFG_PORT_13   PORT_PIN_X_CFG_PORT_13
#define PORT_PIN_CFG1_P013_6_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG1_P013_6_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG1_P013_6_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG1_P013_6_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P013_6_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P013_6_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG1_P013_6_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG1_P013_6_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG1_P013_6_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG1_P013_6_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG1_P013_6_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG1_P013_6_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG1_P013_6_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG1_P013_6_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P013_6
#error "PORT_PIN_P013_6 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P013_7_CFG_PORT_0
#define PORT_PIN_CFG1_P013_7_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG1_P013_7_CFG_PORT_1    PORT_PIN_X_CFG_PORT_1
#define PORT_PIN_CFG1_P013_7_CFG_PORT_2    PORT_PIN_X_CFG_PORT_2
#define PORT_PIN_CFG1_P013_7_CFG_PORT_3    PORT_PIN_X_CFG_PORT_3
#define PORT_PIN_CFG1_P013_7_CFG_PORT_9    PORT_PIN_X_CFG_PORT_9
#define PORT_PIN_CFG1_P013_7_CFG_PORT_10   PORT_PIN_X_CFG_PORT_10
#define PORT_PIN_CFG1_P013_7_CFG_PORT_11   PORT_PIN_X_CFG_PORT_11
#define PORT_PIN_CFG1_P013_7_CFG_PORT_12   PORT_PIN_X_CFG_PORT_12
#define PORT_PIN_CFG1_P013_7_CFG_PORT_13   PORT_PIN_X_CFG_PORT_13
#define PORT_PIN_CFG1_P013_7_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG1_P013_7_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG1_P013_7_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG1_P013_7_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P013_7_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P013_7_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG1_P013_7_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG1_P013_7_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG1_P013_7_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG1_P013_7_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG1_P013_7_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG1_P013_7_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG1_P013_7_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG1_P013_7_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P013_7
#error "PORT_PIN_P013_7 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P014_0_CFG_PORT_0
#define PORT_PIN_CFG1_P014_0_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG1_P014_0_CFG_PORT_1    PORT_PIN_X_CFG_PORT_1
#define PORT_PIN_CFG1_P014_0_CFG_PORT_2    PORT_PIN_X_CFG_PORT_2
#define PORT_PIN_CFG1_P014_0_CFG_PORT_3    PORT_PIN_X_CFG_PORT_3
#define PORT_PIN_CFG1_P014_0_CFG_PORT_9    PORT_PIN_X_CFG_PORT_9
#define PORT_PIN_CFG1_P014_0_CFG_PORT_10   PORT_PIN_X_CFG_PORT_10
#define PORT_PIN_CFG1_P014_0_CFG_PORT_11   PORT_PIN_X_CFG_PORT_11
#define PORT_PIN_CFG1_P014_0_CFG_PORT_12   PORT_PIN_X_CFG_PORT_12
#define PORT_PIN_CFG1_P014_0_CFG_PORT_13   PORT_PIN_X_CFG_PORT_13
#define PORT_PIN_CFG1_P014_0_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG1_P014_0_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG1_P014_0_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG1_P014_0_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P014_0_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P014_0_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG1_P014_0_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG1_P014_0_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG1_P014_0_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG1_P014_0_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG1_P014_0_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG1_P014_0_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG1_P014_0_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG1_P014_0_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P014_0
#error "PORT_PIN_P014_0 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P014_1_CFG_PORT_0
#define PORT_PIN_CFG1_P014_1_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG1_P014_1_CFG_PORT_1    PORT_PIN_X_CFG_PORT_1
#define PORT_PIN_CFG1_P014_1_CFG_PORT_2    PORT_PIN_X_CFG_PORT_2
#define PORT_PIN_CFG1_P014_1_CFG_PORT_3    PORT_PIN_X_CFG_PORT_3
#define PORT_PIN_CFG1_P014_1_CFG_PORT_9    PORT_PIN_X_CFG_PORT_9
#define PORT_PIN_CFG1_P014_1_CFG_PORT_10   PORT_PIN_X_CFG_PORT_10
#define PORT_PIN_CFG1_P014_1_CFG_PORT_11   PORT_PIN_X_CFG_PORT_11
#define PORT_PIN_CFG1_P014_1_CFG_PORT_12   PORT_PIN_X_CFG_PORT_12
#define PORT_PIN_CFG1_P014_1_CFG_PORT_13   PORT_PIN_X_CFG_PORT_13
#define PORT_PIN_CFG1_P014_1_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG1_P014_1_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG1_P014_1_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG1_P014_1_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P014_1_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P014_1_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG1_P014_1_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG1_P014_1_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG1_P014_1_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG1_P014_1_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG1_P014_1_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG1_P014_1_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG1_P014_1_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG1_P014_1_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P014_1
#error "PORT_PIN_P014_1 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P014_2_CFG_PORT_0
#define PORT_PIN_CFG1_P014_2_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG1_P014_2_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG1_P014_2_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG1_P014_2_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG1_P014_2_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG1_P014_2_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P014_2_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P014_2_CFG_PORT_12   0U
#define PORT_PIN_CFG1_P014_2_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG1_P014_2_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG1_P014_2_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG1_P014_2_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG1_P014_2_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P014_2_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P014_2_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG1_P014_2_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG1_P014_2_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG1_P014_2_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG1_P014_2_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG1_P014_2_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG1_P014_2_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P014_2_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P014_2_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG1_P014_3_CFG_PORT_0
#define PORT_PIN_CFG1_P014_3_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG1_P014_3_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG1_P014_3_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG1_P014_3_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG1_P014_3_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG1_P014_3_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P014_3_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P014_3_CFG_PORT_12   0U
#define PORT_PIN_CFG1_P014_3_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG1_P014_3_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG1_P014_3_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG1_P014_3_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG1_P014_3_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P014_3_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P014_3_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG1_P014_3_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG1_P014_3_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG1_P014_3_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG1_P014_3_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG1_P014_3_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG1_P014_3_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P014_3_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P014_3_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG1_P014_4_CFG_PORT_0
#define PORT_PIN_CFG1_P014_4_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG1_P014_4_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG1_P014_4_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG1_P014_4_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG1_P014_4_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG1_P014_4_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P014_4_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P014_4_CFG_PORT_12   0U
#define PORT_PIN_CFG1_P014_4_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG1_P014_4_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG1_P014_4_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG1_P014_4_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG1_P014_4_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P014_4_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P014_4_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG1_P014_4_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG1_P014_4_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG1_P014_4_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG1_P014_4_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG1_P014_4_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG1_P014_4_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P014_4_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P014_4_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG1_P014_5_CFG_PORT_0
#define PORT_PIN_CFG1_P014_5_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG1_P014_5_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG1_P014_5_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG1_P014_5_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG1_P014_5_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG1_P014_5_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P014_5_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P014_5_CFG_PORT_12   0U
#define PORT_PIN_CFG1_P014_5_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG1_P014_5_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG1_P014_5_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG1_P014_5_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG1_P014_5_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P014_5_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P014_5_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG1_P014_5_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG1_P014_5_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG1_P014_5_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG1_P014_5_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG1_P014_5_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG1_P014_5_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P014_5_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P014_5_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG1_P014_6_CFG_PORT_0
#define PORT_PIN_CFG1_P014_6_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG1_P014_6_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG1_P014_6_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG1_P014_6_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG1_P014_6_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG1_P014_6_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P014_6_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P014_6_CFG_PORT_12   0U
#define PORT_PIN_CFG1_P014_6_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG1_P014_6_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG1_P014_6_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG1_P014_6_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG1_P014_6_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P014_6_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P014_6_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG1_P014_6_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG1_P014_6_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG1_P014_6_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG1_P014_6_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG1_P014_6_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG1_P014_6_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P014_6_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P014_6_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG1_P014_7_CFG_PORT_0
#define PORT_PIN_CFG1_P014_7_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG1_P014_7_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG1_P014_7_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG1_P014_7_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG1_P014_7_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG1_P014_7_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P014_7_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P014_7_CFG_PORT_12   0U
#define PORT_PIN_CFG1_P014_7_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG1_P014_7_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG1_P014_7_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG1_P014_7_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG1_P014_7_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P014_7_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P014_7_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG1_P014_7_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG1_P014_7_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG1_P014_7_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG1_P014_7_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG1_P014_7_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG1_P014_7_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P014_7_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P014_7_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG1_P018_0_CFG_PORT_0
#define PORT_PIN_CFG1_P018_0_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG1_P018_0_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG1_P018_0_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG1_P018_0_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG1_P018_0_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG1_P018_0_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P018_0_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P018_0_CFG_PORT_12   0U
#define PORT_PIN_CFG1_P018_0_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG1_P018_0_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG1_P018_0_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG1_P018_0_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG1_P018_0_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P018_0_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P018_0_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG1_P018_0_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG1_P018_0_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG1_P018_0_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG1_P018_0_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG1_P018_0_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG1_P018_0_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG1_P018_0_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG1_P018_0_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P018_0
#error "PORT_PIN_P018_0 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P018_1_CFG_PORT_0
#define PORT_PIN_CFG1_P018_1_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG1_P018_1_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG1_P018_1_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG1_P018_1_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG1_P018_1_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG1_P018_1_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P018_1_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P018_1_CFG_PORT_12   0U
#define PORT_PIN_CFG1_P018_1_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG1_P018_1_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG1_P018_1_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG1_P018_1_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG1_P018_1_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P018_1_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P018_1_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG1_P018_1_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG1_P018_1_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG1_P018_1_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG1_P018_1_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG1_P018_1_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG1_P018_1_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG1_P018_1_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG1_P018_1_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P018_1
#error "PORT_PIN_P018_1 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P018_2_CFG_PORT_0
#define PORT_PIN_CFG1_P018_2_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG1_P018_2_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG1_P018_2_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG1_P018_2_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG1_P018_2_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG1_P018_2_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P018_2_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P018_2_CFG_PORT_12   0U
#define PORT_PIN_CFG1_P018_2_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG1_P018_2_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG1_P018_2_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG1_P018_2_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG1_P018_2_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P018_2_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P018_2_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG1_P018_2_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG1_P018_2_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG1_P018_2_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG1_P018_2_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG1_P018_2_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG1_P018_2_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG1_P018_2_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG1_P018_2_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P018_2
#error "PORT_PIN_P018_2 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P018_3_CFG_PORT_0
#define PORT_PIN_CFG1_P018_3_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG1_P018_3_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG1_P018_3_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG1_P018_3_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG1_P018_3_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG1_P018_3_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P018_3_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P018_3_CFG_PORT_12   0U
#define PORT_PIN_CFG1_P018_3_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG1_P018_3_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG1_P018_3_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG1_P018_3_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG1_P018_3_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P018_3_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P018_3_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG1_P018_3_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG1_P018_3_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG1_P018_3_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG1_P018_3_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG1_P018_3_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG1_P018_3_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG1_P018_3_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG1_P018_3_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P018_3
#error "PORT_PIN_P018_3 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P018_4_CFG_PORT_0
#define PORT_PIN_CFG1_P018_4_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG1_P018_4_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG1_P018_4_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG1_P018_4_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG1_P018_4_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG1_P018_4_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P018_4_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P018_4_CFG_PORT_12   0U
#define PORT_PIN_CFG1_P018_4_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG1_P018_4_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG1_P018_4_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG1_P018_4_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG1_P018_4_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P018_4_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P018_4_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG1_P018_4_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG1_P018_4_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG1_P018_4_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG1_P018_4_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG1_P018_4_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG1_P018_4_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG1_P018_4_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG1_P018_4_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P018_4
#error "PORT_PIN_P018_4 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P018_5_CFG_PORT_0
#define PORT_PIN_CFG1_P018_5_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG1_P018_5_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG1_P018_5_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG1_P018_5_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG1_P018_5_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG1_P018_5_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P018_5_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P018_5_CFG_PORT_12   0U
#define PORT_PIN_CFG1_P018_5_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG1_P018_5_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG1_P018_5_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG1_P018_5_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG1_P018_5_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P018_5_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P018_5_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG1_P018_5_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG1_P018_5_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG1_P018_5_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG1_P018_5_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG1_P018_5_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG1_P018_5_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG1_P018_5_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG1_P018_5_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P018_5
#error "PORT_PIN_P018_5 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P018_6_CFG_PORT_0
#define PORT_PIN_CFG1_P018_6_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG1_P018_6_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG1_P018_6_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG1_P018_6_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG1_P018_6_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG1_P018_6_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P018_6_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P018_6_CFG_PORT_12   0U
#define PORT_PIN_CFG1_P018_6_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG1_P018_6_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG1_P018_6_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG1_P018_6_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG1_P018_6_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P018_6_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P018_6_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG1_P018_6_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG1_P018_6_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG1_P018_6_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG1_P018_6_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG1_P018_6_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG1_P018_6_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG1_P018_6_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG1_P018_6_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P018_6
#error "PORT_PIN_P018_6 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P018_7_CFG_PORT_0
#define PORT_PIN_CFG1_P018_7_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG1_P018_7_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG1_P018_7_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG1_P018_7_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG1_P018_7_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG1_P018_7_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P018_7_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P018_7_CFG_PORT_12   0U
#define PORT_PIN_CFG1_P018_7_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG1_P018_7_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG1_P018_7_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG1_P018_7_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG1_P018_7_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P018_7_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P018_7_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG1_P018_7_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG1_P018_7_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG1_P018_7_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG1_P018_7_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG1_P018_7_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG1_P018_7_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG1_P018_7_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG1_P018_7_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P018_7
#error "PORT_PIN_P018_7 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P019_0_CFG_PORT_0
#define PORT_PIN_CFG1_P019_0_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG1_P019_0_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG1_P019_0_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG1_P019_0_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG1_P019_0_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG1_P019_0_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P019_0_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P019_0_CFG_PORT_12   0U
#define PORT_PIN_CFG1_P019_0_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG1_P019_0_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG1_P019_0_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG1_P019_0_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG1_P019_0_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P019_0_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P019_0_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG1_P019_0_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG1_P019_0_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG1_P019_0_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG1_P019_0_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG1_P019_0_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG1_P019_0_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG1_P019_0_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG1_P019_0_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P019_0
#error "PORT_PIN_P019_0 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P019_1_CFG_PORT_0
#define PORT_PIN_CFG1_P019_1_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG1_P019_1_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG1_P019_1_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG1_P019_1_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG1_P019_1_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG1_P019_1_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P019_1_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P019_1_CFG_PORT_12   0U
#define PORT_PIN_CFG1_P019_1_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG1_P019_1_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG1_P019_1_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG1_P019_1_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG1_P019_1_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P019_1_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P019_1_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG1_P019_1_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG1_P019_1_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG1_P019_1_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG1_P019_1_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG1_P019_1_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG1_P019_1_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG1_P019_1_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG1_P019_1_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P019_1
#error "PORT_PIN_P019_1 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P019_2_CFG_PORT_0
#define PORT_PIN_CFG1_P019_2_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG1_P019_2_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG1_P019_2_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG1_P019_2_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG1_P019_2_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG1_P019_2_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P019_2_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P019_2_CFG_PORT_12   0U
#define PORT_PIN_CFG1_P019_2_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG1_P019_2_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG1_P019_2_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG1_P019_2_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG1_P019_2_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P019_2_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P019_2_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG1_P019_2_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG1_P019_2_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG1_P019_2_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG1_P019_2_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG1_P019_2_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG1_P019_2_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P019_2_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P019_2_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG1_P019_3_CFG_PORT_0
#define PORT_PIN_CFG1_P019_3_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG1_P019_3_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG1_P019_3_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG1_P019_3_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG1_P019_3_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG1_P019_3_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P019_3_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P019_3_CFG_PORT_12   0U
#define PORT_PIN_CFG1_P019_3_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG1_P019_3_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG1_P019_3_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG1_P019_3_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG1_P019_3_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P019_3_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P019_3_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG1_P019_3_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG1_P019_3_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG1_P019_3_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG1_P019_3_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG1_P019_3_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG1_P019_3_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P019_3_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P019_3_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG1_P019_4_CFG_PORT_0
#define PORT_PIN_CFG1_P019_4_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG1_P019_4_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG1_P019_4_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG1_P019_4_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG1_P019_4_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG1_P019_4_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P019_4_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P019_4_CFG_PORT_12   0U
#define PORT_PIN_CFG1_P019_4_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG1_P019_4_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG1_P019_4_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG1_P019_4_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG1_P019_4_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P019_4_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P019_4_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG1_P019_4_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG1_P019_4_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG1_P019_4_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG1_P019_4_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG1_P019_4_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG1_P019_4_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P019_4_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P019_4_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG1_P019_5_CFG_PORT_0
#define PORT_PIN_CFG1_P019_5_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG1_P019_5_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG1_P019_5_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG1_P019_5_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG1_P019_5_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG1_P019_5_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P019_5_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P019_5_CFG_PORT_12   0U
#define PORT_PIN_CFG1_P019_5_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG1_P019_5_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG1_P019_5_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG1_P019_5_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG1_P019_5_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P019_5_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P019_5_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG1_P019_5_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG1_P019_5_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG1_P019_5_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG1_P019_5_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG1_P019_5_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG1_P019_5_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P019_5_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P019_5_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG1_P019_6_CFG_PORT_0
#define PORT_PIN_CFG1_P019_6_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG1_P019_6_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG1_P019_6_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG1_P019_6_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG1_P019_6_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG1_P019_6_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P019_6_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P019_6_CFG_PORT_12   0U
#define PORT_PIN_CFG1_P019_6_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG1_P019_6_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG1_P019_6_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG1_P019_6_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG1_P019_6_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P019_6_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P019_6_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG1_P019_6_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG1_P019_6_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG1_P019_6_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG1_P019_6_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG1_P019_6_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG1_P019_6_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P019_6_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P019_6_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG1_P019_7_CFG_PORT_0
#define PORT_PIN_CFG1_P019_7_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG1_P019_7_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG1_P019_7_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG1_P019_7_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG1_P019_7_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG1_P019_7_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P019_7_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P019_7_CFG_PORT_12   0U
#define PORT_PIN_CFG1_P019_7_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG1_P019_7_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG1_P019_7_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG1_P019_7_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG1_P019_7_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P019_7_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P019_7_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG1_P019_7_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG1_P019_7_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG1_P019_7_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG1_P019_7_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG1_P019_7_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG1_P019_7_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P019_7_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P019_7_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG1_P021_0_CFG_PORT_0
#define PORT_PIN_CFG1_P021_0_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG1_P021_0_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG1_P021_0_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG1_P021_0_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG1_P021_0_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG1_P021_0_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P021_0_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P021_0_CFG_PORT_12   0U
#define PORT_PIN_CFG1_P021_0_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG1_P021_0_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG1_P021_0_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG1_P021_0_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG1_P021_0_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P021_0_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P021_0_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG1_P021_0_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG1_P021_0_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG1_P021_0_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG1_P021_0_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG1_P021_0_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG1_P021_0_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG1_P021_0_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG1_P021_0_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P021_0
#error "PORT_PIN_P021_0 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P021_1_CFG_PORT_0
#define PORT_PIN_CFG1_P021_1_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG1_P021_1_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG1_P021_1_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG1_P021_1_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG1_P021_1_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG1_P021_1_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P021_1_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P021_1_CFG_PORT_12   0U
#define PORT_PIN_CFG1_P021_1_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG1_P021_1_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG1_P021_1_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG1_P021_1_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG1_P021_1_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P021_1_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P021_1_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG1_P021_1_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG1_P021_1_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG1_P021_1_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG1_P021_1_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG1_P021_1_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG1_P021_1_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG1_P021_1_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG1_P021_1_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P021_1
#error "PORT_PIN_P021_1 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P021_2_CFG_PORT_0
#define PORT_PIN_CFG1_P021_2_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG1_P021_2_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG1_P021_2_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG1_P021_2_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG1_P021_2_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG1_P021_2_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P021_2_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P021_2_CFG_PORT_12   0U
#define PORT_PIN_CFG1_P021_2_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG1_P021_2_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG1_P021_2_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG1_P021_2_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG1_P021_2_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P021_2_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P021_2_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG1_P021_2_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG1_P021_2_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG1_P021_2_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG1_P021_2_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG1_P021_2_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG1_P021_2_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG1_P021_2_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG1_P021_2_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P021_2
#error "PORT_PIN_P021_2 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P021_3_CFG_PORT_0
#define PORT_PIN_CFG1_P021_3_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG1_P021_3_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG1_P021_3_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG1_P021_3_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG1_P021_3_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG1_P021_3_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P021_3_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P021_3_CFG_PORT_12   0U
#define PORT_PIN_CFG1_P021_3_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG1_P021_3_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG1_P021_3_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG1_P021_3_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG1_P021_3_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P021_3_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P021_3_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG1_P021_3_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG1_P021_3_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG1_P021_3_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG1_P021_3_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG1_P021_3_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG1_P021_3_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG1_P021_3_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG1_P021_3_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P021_3
#error "PORT_PIN_P021_3 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P021_4_CFG_PORT_0
#define PORT_PIN_CFG1_P021_4_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG1_P021_4_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG1_P021_4_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG1_P021_4_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG1_P021_4_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG1_P021_4_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P021_4_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P021_4_CFG_PORT_12   0U
#define PORT_PIN_CFG1_P021_4_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG1_P021_4_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG1_P021_4_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG1_P021_4_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG1_P021_4_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P021_4_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P021_4_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG1_P021_4_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG1_P021_4_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG1_P021_4_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG1_P021_4_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG1_P021_4_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG1_P021_4_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P021_4_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P021_4_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG1_P021_5_CFG_PORT_0
#define PORT_PIN_CFG1_P021_5_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG1_P021_5_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG1_P021_5_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG1_P021_5_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG1_P021_5_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG1_P021_5_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P021_5_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P021_5_CFG_PORT_12   0U
#define PORT_PIN_CFG1_P021_5_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG1_P021_5_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG1_P021_5_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG1_P021_5_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG1_P021_5_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P021_5_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P021_5_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG1_P021_5_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG1_P021_5_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG1_P021_5_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG1_P021_5_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG1_P021_5_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG1_P021_5_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P021_5_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P021_5_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG1_P021_6_CFG_PORT_0
#define PORT_PIN_CFG1_P021_6_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG1_P021_6_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG1_P021_6_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG1_P021_6_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG1_P021_6_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG1_P021_6_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P021_6_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P021_6_CFG_PORT_12   0U
#define PORT_PIN_CFG1_P021_6_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG1_P021_6_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG1_P021_6_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG1_P021_6_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG1_P021_6_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P021_6_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P021_6_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG1_P021_6_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG1_P021_6_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG1_P021_6_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG1_P021_6_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG1_P021_6_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG1_P021_6_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P021_6_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P021_6_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG1_P021_7_CFG_PORT_0
#define PORT_PIN_CFG1_P021_7_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG1_P021_7_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG1_P021_7_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG1_P021_7_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG1_P021_7_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG1_P021_7_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P021_7_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P021_7_CFG_PORT_12   0U
#define PORT_PIN_CFG1_P021_7_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG1_P021_7_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG1_P021_7_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG1_P021_7_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG1_P021_7_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P021_7_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P021_7_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG1_P021_7_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG1_P021_7_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG1_P021_7_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG1_P021_7_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG1_P021_7_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG1_P021_7_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P021_7_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P021_7_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG1_P022_0_CFG_PORT_0
#define PORT_PIN_CFG1_P022_0_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG1_P022_0_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG1_P022_0_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG1_P022_0_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG1_P022_0_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG1_P022_0_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P022_0_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P022_0_CFG_PORT_12   0U
#define PORT_PIN_CFG1_P022_0_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG1_P022_0_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG1_P022_0_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG1_P022_0_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG1_P022_0_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P022_0_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P022_0_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG1_P022_0_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG1_P022_0_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG1_P022_0_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG1_P022_0_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG1_P022_0_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG1_P022_0_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG1_P022_0_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG1_P022_0_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P022_0
#error "PORT_PIN_P022_0 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P022_1_CFG_PORT_0
#define PORT_PIN_CFG1_P022_1_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG1_P022_1_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG1_P022_1_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG1_P022_1_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG1_P022_1_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG1_P022_1_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P022_1_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P022_1_CFG_PORT_12   0U
#define PORT_PIN_CFG1_P022_1_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG1_P022_1_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG1_P022_1_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG1_P022_1_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG1_P022_1_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P022_1_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P022_1_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG1_P022_1_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG1_P022_1_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG1_P022_1_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG1_P022_1_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG1_P022_1_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG1_P022_1_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG1_P022_1_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG1_P022_1_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P022_1
#error "PORT_PIN_P022_1 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P022_2_CFG_PORT_0
#define PORT_PIN_CFG1_P022_2_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG1_P022_2_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG1_P022_2_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG1_P022_2_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG1_P022_2_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG1_P022_2_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P022_2_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P022_2_CFG_PORT_12   0U
#define PORT_PIN_CFG1_P022_2_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG1_P022_2_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG1_P022_2_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG1_P022_2_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG1_P022_2_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P022_2_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P022_2_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG1_P022_2_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG1_P022_2_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG1_P022_2_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG1_P022_2_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG1_P022_2_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG1_P022_2_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P022_2_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P022_2_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG1_P022_3_CFG_PORT_0
#define PORT_PIN_CFG1_P022_3_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG1_P022_3_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG1_P022_3_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG1_P022_3_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG1_P022_3_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG1_P022_3_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P022_3_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P022_3_CFG_PORT_12   0U
#define PORT_PIN_CFG1_P022_3_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG1_P022_3_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG1_P022_3_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG1_P022_3_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG1_P022_3_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P022_3_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P022_3_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG1_P022_3_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG1_P022_3_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG1_P022_3_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG1_P022_3_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG1_P022_3_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG1_P022_3_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P022_3_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P022_3_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG1_P022_4_CFG_PORT_0
#define PORT_PIN_CFG1_P022_4_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG1_P022_4_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG1_P022_4_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG1_P022_4_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG1_P022_4_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG1_P022_4_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P022_4_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P022_4_CFG_PORT_12   0U
#define PORT_PIN_CFG1_P022_4_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG1_P022_4_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG1_P022_4_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG1_P022_4_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG1_P022_4_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P022_4_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P022_4_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG1_P022_4_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG1_P022_4_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG1_P022_4_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG1_P022_4_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG1_P022_4_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG1_P022_4_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P022_4_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P022_4_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG1_P022_5_CFG_PORT_0
#define PORT_PIN_CFG1_P022_5_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG1_P022_5_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG1_P022_5_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG1_P022_5_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG1_P022_5_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG1_P022_5_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P022_5_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P022_5_CFG_PORT_12   0U
#define PORT_PIN_CFG1_P022_5_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG1_P022_5_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG1_P022_5_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG1_P022_5_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG1_P022_5_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P022_5_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P022_5_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG1_P022_5_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG1_P022_5_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG1_P022_5_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG1_P022_5_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG1_P022_5_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG1_P022_5_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P022_5_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P022_5_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG1_P022_6_CFG_PORT_0
#define PORT_PIN_CFG1_P022_6_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG1_P022_6_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG1_P022_6_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG1_P022_6_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG1_P022_6_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG1_P022_6_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P022_6_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P022_6_CFG_PORT_12   0U
#define PORT_PIN_CFG1_P022_6_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG1_P022_6_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG1_P022_6_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG1_P022_6_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG1_P022_6_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P022_6_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P022_6_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG1_P022_6_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG1_P022_6_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG1_P022_6_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG1_P022_6_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG1_P022_6_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG1_P022_6_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P022_6_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P022_6_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG1_P022_7_CFG_PORT_0
#define PORT_PIN_CFG1_P022_7_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG1_P022_7_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG1_P022_7_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG1_P022_7_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG1_P022_7_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG1_P022_7_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P022_7_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P022_7_CFG_PORT_12   0U
#define PORT_PIN_CFG1_P022_7_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG1_P022_7_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG1_P022_7_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG1_P022_7_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG1_P022_7_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P022_7_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P022_7_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG1_P022_7_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG1_P022_7_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG1_P022_7_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG1_P022_7_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG1_P022_7_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG1_P022_7_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P022_7_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P022_7_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG1_P023_0_CFG_PORT_0
#define PORT_PIN_CFG1_P023_0_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG1_P023_0_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG1_P023_0_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG1_P023_0_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG1_P023_0_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG1_P023_0_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P023_0_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P023_0_CFG_PORT_12   0U
#define PORT_PIN_CFG1_P023_0_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG1_P023_0_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG1_P023_0_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG1_P023_0_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG1_P023_0_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P023_0_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P023_0_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG1_P023_0_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG1_P023_0_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG1_P023_0_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG1_P023_0_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG1_P023_0_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG1_P023_0_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P023_0_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P023_0_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG1_P023_1_CFG_PORT_0
#define PORT_PIN_CFG1_P023_1_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG1_P023_1_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG1_P023_1_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG1_P023_1_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG1_P023_1_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG1_P023_1_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P023_1_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P023_1_CFG_PORT_12   0U
#define PORT_PIN_CFG1_P023_1_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG1_P023_1_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG1_P023_1_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG1_P023_1_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG1_P023_1_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P023_1_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P023_1_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG1_P023_1_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG1_P023_1_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG1_P023_1_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG1_P023_1_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG1_P023_1_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG1_P023_1_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P023_1_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P023_1_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG1_P023_2_CFG_PORT_0
#define PORT_PIN_CFG1_P023_2_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG1_P023_2_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG1_P023_2_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG1_P023_2_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG1_P023_2_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG1_P023_2_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P023_2_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P023_2_CFG_PORT_12   0U
#define PORT_PIN_CFG1_P023_2_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG1_P023_2_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG1_P023_2_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG1_P023_2_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG1_P023_2_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P023_2_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P023_2_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG1_P023_2_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG1_P023_2_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG1_P023_2_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG1_P023_2_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG1_P023_2_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG1_P023_2_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P023_2_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P023_2_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG1_P023_3_CFG_PORT_0
#define PORT_PIN_CFG1_P023_3_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG1_P023_3_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG1_P023_3_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG1_P023_3_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG1_P023_3_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG1_P023_3_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P023_3_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P023_3_CFG_PORT_12   0U
#define PORT_PIN_CFG1_P023_3_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG1_P023_3_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG1_P023_3_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG1_P023_3_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG1_P023_3_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P023_3_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P023_3_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG1_P023_3_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG1_P023_3_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG1_P023_3_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG1_P023_3_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG1_P023_3_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG1_P023_3_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG1_P023_3_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG1_P023_3_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P023_3
#error "PORT_PIN_P023_3 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P023_4_CFG_PORT_0
#define PORT_PIN_CFG1_P023_4_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG1_P023_4_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG1_P023_4_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG1_P023_4_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG1_P023_4_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG1_P023_4_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P023_4_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P023_4_CFG_PORT_12   0U
#define PORT_PIN_CFG1_P023_4_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG1_P023_4_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG1_P023_4_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG1_P023_4_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG1_P023_4_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P023_4_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P023_4_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG1_P023_4_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG1_P023_4_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG1_P023_4_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG1_P023_4_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG1_P023_4_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG1_P023_4_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG1_P023_4_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG1_P023_4_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P023_4
#error "PORT_PIN_P023_4 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P023_5_CFG_PORT_0
#define PORT_PIN_CFG1_P023_5_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG1_P023_5_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG1_P023_5_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG1_P023_5_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG1_P023_5_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG1_P023_5_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P023_5_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P023_5_CFG_PORT_12   0U
#define PORT_PIN_CFG1_P023_5_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG1_P023_5_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG1_P023_5_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG1_P023_5_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG1_P023_5_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P023_5_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P023_5_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG1_P023_5_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG1_P023_5_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG1_P023_5_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG1_P023_5_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG1_P023_5_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG1_P023_5_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG1_P023_5_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG1_P023_5_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P023_5
#error "PORT_PIN_P023_5 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P023_6_CFG_PORT_0
#define PORT_PIN_CFG1_P023_6_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG1_P023_6_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG1_P023_6_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG1_P023_6_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG1_P023_6_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG1_P023_6_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P023_6_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P023_6_CFG_PORT_12   0U
#define PORT_PIN_CFG1_P023_6_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG1_P023_6_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG1_P023_6_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG1_P023_6_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG1_P023_6_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P023_6_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P023_6_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG1_P023_6_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG1_P023_6_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG1_P023_6_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG1_P023_6_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG1_P023_6_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG1_P023_6_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG1_P023_6_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG1_P023_6_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P023_6
#error "PORT_PIN_P023_6 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P023_7_CFG_PORT_0
#define PORT_PIN_CFG1_P023_7_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG1_P023_7_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG1_P023_7_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG1_P023_7_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG1_P023_7_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG1_P023_7_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P023_7_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG1_P023_7_CFG_PORT_12   0U
#define PORT_PIN_CFG1_P023_7_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG1_P023_7_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG1_P023_7_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG1_P023_7_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG1_P023_7_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG1_P023_7_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG1_P023_7_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG1_P023_7_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG1_P023_7_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG1_P023_7_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG1_P023_7_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG1_P023_7_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG1_P023_7_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG1_P023_7_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG1_P023_7_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P023_7
#error "PORT_PIN_P023_7 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG2_P000_0_CFG_PORT_0
#define PORT_PIN_CFG2_P000_0_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG2_P000_0_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG2_P000_0_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG2_P000_0_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG2_P000_0_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG2_P000_0_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P000_0_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P000_0_CFG_PORT_12   0U
#define PORT_PIN_CFG2_P000_0_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG2_P000_0_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG2_P000_0_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG2_P000_0_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG2_P000_0_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P000_0_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P000_0_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG2_P000_0_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG2_P000_0_CFG_PORT_6    PORT_PIN_X_CFG_PORT_6
#define PORT_PIN_CFG2_P000_0_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG2_P000_0_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG2_P000_0_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG2_P000_0_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG2_P000_0_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG2_P000_0_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P000_0
#error "PORT_PIN_P000_0 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG2_P000_1_CFG_PORT_0
#define PORT_PIN_CFG2_P000_1_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG2_P000_1_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG2_P000_1_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG2_P000_1_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG2_P000_1_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG2_P000_1_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P000_1_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P000_1_CFG_PORT_12   0U
#define PORT_PIN_CFG2_P000_1_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG2_P000_1_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG2_P000_1_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG2_P000_1_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG2_P000_1_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P000_1_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P000_1_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG2_P000_1_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG2_P000_1_CFG_PORT_6    PORT_PIN_X_CFG_PORT_6
#define PORT_PIN_CFG2_P000_1_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG2_P000_1_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG2_P000_1_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG2_P000_1_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG2_P000_1_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG2_P000_1_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P000_1
#error "PORT_PIN_P000_1 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG2_P000_2_CFG_PORT_0
#define PORT_PIN_CFG2_P000_2_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG2_P000_2_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG2_P000_2_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG2_P000_2_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG2_P000_2_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG2_P000_2_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P000_2_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P000_2_CFG_PORT_12   0U
#define PORT_PIN_CFG2_P000_2_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG2_P000_2_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG2_P000_2_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG2_P000_2_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG2_P000_2_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P000_2_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P000_2_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG2_P000_2_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG2_P000_2_CFG_PORT_6    PORT_PIN_X_CFG_PORT_6
#define PORT_PIN_CFG2_P000_2_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG2_P000_2_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG2_P000_2_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG2_P000_2_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG2_P000_2_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG2_P000_2_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P000_2
#error "PORT_PIN_P000_2 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG2_P000_3_CFG_PORT_0
#define PORT_PIN_CFG2_P000_3_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG2_P000_3_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG2_P000_3_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG2_P000_3_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG2_P000_3_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG2_P000_3_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P000_3_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P000_3_CFG_PORT_12   0U
#define PORT_PIN_CFG2_P000_3_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG2_P000_3_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG2_P000_3_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG2_P000_3_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG2_P000_3_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P000_3_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P000_3_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG2_P000_3_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG2_P000_3_CFG_PORT_6    PORT_PIN_X_CFG_PORT_6
#define PORT_PIN_CFG2_P000_3_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG2_P000_3_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG2_P000_3_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG2_P000_3_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG2_P000_3_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG2_P000_3_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P000_3
#error "PORT_PIN_P000_3 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG2_P000_4_CFG_PORT_0
#define PORT_PIN_CFG2_P000_4_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG2_P000_4_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG2_P000_4_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG2_P000_4_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG2_P000_4_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG2_P000_4_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P000_4_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P000_4_CFG_PORT_12   0U
#define PORT_PIN_CFG2_P000_4_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG2_P000_4_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG2_P000_4_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG2_P000_4_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG2_P000_4_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P000_4_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P000_4_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG2_P000_4_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG2_P000_4_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG2_P000_4_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG2_P000_4_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG2_P000_4_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG2_P000_4_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG2_P000_4_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG2_P000_4_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG2_P000_5_CFG_PORT_0
#define PORT_PIN_CFG2_P000_5_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG2_P000_5_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG2_P000_5_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG2_P000_5_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG2_P000_5_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG2_P000_5_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P000_5_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P000_5_CFG_PORT_12   0U
#define PORT_PIN_CFG2_P000_5_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG2_P000_5_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG2_P000_5_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG2_P000_5_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG2_P000_5_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P000_5_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P000_5_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG2_P000_5_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG2_P000_5_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG2_P000_5_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG2_P000_5_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG2_P000_5_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG2_P000_5_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG2_P000_5_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG2_P000_5_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG2_P000_6_CFG_PORT_0
#define PORT_PIN_CFG2_P000_6_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG2_P000_6_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG2_P000_6_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG2_P000_6_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG2_P000_6_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG2_P000_6_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P000_6_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P000_6_CFG_PORT_12   0U
#define PORT_PIN_CFG2_P000_6_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG2_P000_6_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG2_P000_6_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG2_P000_6_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG2_P000_6_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P000_6_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P000_6_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG2_P000_6_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG2_P000_6_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG2_P000_6_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG2_P000_6_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG2_P000_6_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG2_P000_6_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG2_P000_6_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG2_P000_6_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG2_P000_7_CFG_PORT_0
#define PORT_PIN_CFG2_P000_7_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG2_P000_7_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG2_P000_7_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG2_P000_7_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG2_P000_7_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG2_P000_7_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P000_7_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P000_7_CFG_PORT_12   0U
#define PORT_PIN_CFG2_P000_7_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG2_P000_7_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG2_P000_7_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG2_P000_7_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG2_P000_7_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P000_7_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P000_7_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG2_P000_7_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG2_P000_7_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG2_P000_7_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG2_P000_7_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG2_P000_7_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG2_P000_7_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG2_P000_7_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG2_P000_7_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG2_P002_0_CFG_PORT_0
#define PORT_PIN_CFG2_P002_0_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG2_P002_0_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG2_P002_0_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG2_P002_0_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG2_P002_0_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG2_P002_0_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P002_0_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P002_0_CFG_PORT_12   0U
#define PORT_PIN_CFG2_P002_0_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG2_P002_0_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG2_P002_0_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG2_P002_0_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG2_P002_0_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P002_0_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P002_0_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG2_P002_0_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG2_P002_0_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG2_P002_0_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG2_P002_0_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG2_P002_0_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG2_P002_0_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG2_P002_0_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG2_P002_0_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P002_0
#error "PORT_PIN_P002_0 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG2_P002_1_CFG_PORT_0
#define PORT_PIN_CFG2_P002_1_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG2_P002_1_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG2_P002_1_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG2_P002_1_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG2_P002_1_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG2_P002_1_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P002_1_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P002_1_CFG_PORT_12   0U
#define PORT_PIN_CFG2_P002_1_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG2_P002_1_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG2_P002_1_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG2_P002_1_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG2_P002_1_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P002_1_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P002_1_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG2_P002_1_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG2_P002_1_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG2_P002_1_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG2_P002_1_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG2_P002_1_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG2_P002_1_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG2_P002_1_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG2_P002_1_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P002_1
#error "PORT_PIN_P002_1 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG2_P002_2_CFG_PORT_0
#define PORT_PIN_CFG2_P002_2_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG2_P002_2_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG2_P002_2_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG2_P002_2_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG2_P002_2_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG2_P002_2_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P002_2_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P002_2_CFG_PORT_12   0U
#define PORT_PIN_CFG2_P002_2_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG2_P002_2_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG2_P002_2_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG2_P002_2_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG2_P002_2_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P002_2_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P002_2_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG2_P002_2_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG2_P002_2_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG2_P002_2_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG2_P002_2_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG2_P002_2_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG2_P002_2_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG2_P002_2_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG2_P002_2_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P002_2
#error "PORT_PIN_P002_2 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG2_P002_3_CFG_PORT_0
#define PORT_PIN_CFG2_P002_3_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG2_P002_3_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG2_P002_3_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG2_P002_3_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG2_P002_3_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG2_P002_3_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P002_3_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P002_3_CFG_PORT_12   0U
#define PORT_PIN_CFG2_P002_3_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG2_P002_3_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG2_P002_3_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG2_P002_3_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG2_P002_3_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P002_3_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P002_3_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG2_P002_3_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG2_P002_3_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG2_P002_3_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG2_P002_3_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG2_P002_3_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG2_P002_3_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG2_P002_3_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG2_P002_3_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P002_3
#error "PORT_PIN_P002_3 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG2_P002_4_CFG_PORT_0
#define PORT_PIN_CFG2_P002_4_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG2_P002_4_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG2_P002_4_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG2_P002_4_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG2_P002_4_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG2_P002_4_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P002_4_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P002_4_CFG_PORT_12   0U
#define PORT_PIN_CFG2_P002_4_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG2_P002_4_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG2_P002_4_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG2_P002_4_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG2_P002_4_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P002_4_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P002_4_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG2_P002_4_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG2_P002_4_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG2_P002_4_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG2_P002_4_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG2_P002_4_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG2_P002_4_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG2_P002_4_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG2_P002_4_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG2_P002_5_CFG_PORT_0
#define PORT_PIN_CFG2_P002_5_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG2_P002_5_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG2_P002_5_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG2_P002_5_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG2_P002_5_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG2_P002_5_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P002_5_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P002_5_CFG_PORT_12   0U
#define PORT_PIN_CFG2_P002_5_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG2_P002_5_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG2_P002_5_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG2_P002_5_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG2_P002_5_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P002_5_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P002_5_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG2_P002_5_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG2_P002_5_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG2_P002_5_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG2_P002_5_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG2_P002_5_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG2_P002_5_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG2_P002_5_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG2_P002_5_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG2_P002_6_CFG_PORT_0
#define PORT_PIN_CFG2_P002_6_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG2_P002_6_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG2_P002_6_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG2_P002_6_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG2_P002_6_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG2_P002_6_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P002_6_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P002_6_CFG_PORT_12   0U
#define PORT_PIN_CFG2_P002_6_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG2_P002_6_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG2_P002_6_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG2_P002_6_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG2_P002_6_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P002_6_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P002_6_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG2_P002_6_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG2_P002_6_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG2_P002_6_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG2_P002_6_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG2_P002_6_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG2_P002_6_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG2_P002_6_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG2_P002_6_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG2_P002_7_CFG_PORT_0
#define PORT_PIN_CFG2_P002_7_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG2_P002_7_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG2_P002_7_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG2_P002_7_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG2_P002_7_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG2_P002_7_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P002_7_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P002_7_CFG_PORT_12   0U
#define PORT_PIN_CFG2_P002_7_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG2_P002_7_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG2_P002_7_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG2_P002_7_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG2_P002_7_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P002_7_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P002_7_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG2_P002_7_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG2_P002_7_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG2_P002_7_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG2_P002_7_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG2_P002_7_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG2_P002_7_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG2_P002_7_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG2_P002_7_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG2_P005_0_CFG_PORT_0
#define PORT_PIN_CFG2_P005_0_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG2_P005_0_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG2_P005_0_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG2_P005_0_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG2_P005_0_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG2_P005_0_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P005_0_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P005_0_CFG_PORT_12   0U
#define PORT_PIN_CFG2_P005_0_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG2_P005_0_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG2_P005_0_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG2_P005_0_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG2_P005_0_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P005_0_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P005_0_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG2_P005_0_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG2_P005_0_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG2_P005_0_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG2_P005_0_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG2_P005_0_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG2_P005_0_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG2_P005_0_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG2_P005_0_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P005_0
#error "PORT_PIN_P005_0 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG2_P005_1_CFG_PORT_0
#define PORT_PIN_CFG2_P005_1_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG2_P005_1_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG2_P005_1_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG2_P005_1_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG2_P005_1_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG2_P005_1_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P005_1_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P005_1_CFG_PORT_12   0U
#define PORT_PIN_CFG2_P005_1_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG2_P005_1_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG2_P005_1_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG2_P005_1_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG2_P005_1_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P005_1_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P005_1_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG2_P005_1_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG2_P005_1_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG2_P005_1_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG2_P005_1_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG2_P005_1_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG2_P005_1_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG2_P005_1_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG2_P005_1_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P005_1
#error "PORT_PIN_P005_1 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG2_P005_2_CFG_PORT_0
#define PORT_PIN_CFG2_P005_2_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG2_P005_2_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG2_P005_2_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG2_P005_2_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG2_P005_2_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG2_P005_2_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P005_2_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P005_2_CFG_PORT_12   0U
#define PORT_PIN_CFG2_P005_2_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG2_P005_2_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG2_P005_2_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG2_P005_2_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG2_P005_2_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P005_2_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P005_2_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG2_P005_2_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG2_P005_2_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG2_P005_2_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG2_P005_2_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG2_P005_2_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG2_P005_2_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG2_P005_2_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG2_P005_2_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P005_2
#error "PORT_PIN_P005_2 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG2_P005_3_CFG_PORT_0
#define PORT_PIN_CFG2_P005_3_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG2_P005_3_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG2_P005_3_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG2_P005_3_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG2_P005_3_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG2_P005_3_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P005_3_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P005_3_CFG_PORT_12   0U
#define PORT_PIN_CFG2_P005_3_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG2_P005_3_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG2_P005_3_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG2_P005_3_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG2_P005_3_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P005_3_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P005_3_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG2_P005_3_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG2_P005_3_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG2_P005_3_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG2_P005_3_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG2_P005_3_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG2_P005_3_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG2_P005_3_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG2_P005_3_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P005_3
#error "PORT_PIN_P005_3 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG2_P005_4_CFG_PORT_0
#define PORT_PIN_CFG2_P005_4_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG2_P005_4_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG2_P005_4_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG2_P005_4_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG2_P005_4_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG2_P005_4_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P005_4_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P005_4_CFG_PORT_12   0U
#define PORT_PIN_CFG2_P005_4_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG2_P005_4_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG2_P005_4_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG2_P005_4_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG2_P005_4_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P005_4_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P005_4_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG2_P005_4_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG2_P005_4_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG2_P005_4_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG2_P005_4_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG2_P005_4_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG2_P005_4_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG2_P005_4_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG2_P005_4_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG2_P005_5_CFG_PORT_0
#define PORT_PIN_CFG2_P005_5_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG2_P005_5_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG2_P005_5_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG2_P005_5_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG2_P005_5_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG2_P005_5_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P005_5_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P005_5_CFG_PORT_12   0U
#define PORT_PIN_CFG2_P005_5_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG2_P005_5_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG2_P005_5_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG2_P005_5_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG2_P005_5_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P005_5_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P005_5_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG2_P005_5_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG2_P005_5_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG2_P005_5_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG2_P005_5_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG2_P005_5_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG2_P005_5_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG2_P005_5_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG2_P005_5_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG2_P005_6_CFG_PORT_0
#define PORT_PIN_CFG2_P005_6_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG2_P005_6_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG2_P005_6_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG2_P005_6_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG2_P005_6_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG2_P005_6_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P005_6_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P005_6_CFG_PORT_12   0U
#define PORT_PIN_CFG2_P005_6_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG2_P005_6_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG2_P005_6_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG2_P005_6_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG2_P005_6_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P005_6_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P005_6_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG2_P005_6_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG2_P005_6_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG2_P005_6_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG2_P005_6_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG2_P005_6_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG2_P005_6_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG2_P005_6_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG2_P005_6_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG2_P005_7_CFG_PORT_0
#define PORT_PIN_CFG2_P005_7_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG2_P005_7_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG2_P005_7_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG2_P005_7_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG2_P005_7_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG2_P005_7_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P005_7_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P005_7_CFG_PORT_12   0U
#define PORT_PIN_CFG2_P005_7_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG2_P005_7_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG2_P005_7_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG2_P005_7_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG2_P005_7_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P005_7_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P005_7_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG2_P005_7_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG2_P005_7_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG2_P005_7_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG2_P005_7_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG2_P005_7_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG2_P005_7_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG2_P005_7_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG2_P005_7_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG2_P006_0_CFG_PORT_0
#define PORT_PIN_CFG2_P006_0_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG2_P006_0_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG2_P006_0_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG2_P006_0_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG2_P006_0_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG2_P006_0_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P006_0_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P006_0_CFG_PORT_12   0U
#define PORT_PIN_CFG2_P006_0_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG2_P006_0_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG2_P006_0_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG2_P006_0_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG2_P006_0_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P006_0_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P006_0_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG2_P006_0_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG2_P006_0_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG2_P006_0_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG2_P006_0_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG2_P006_0_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG2_P006_0_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG2_P006_0_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG2_P006_0_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P006_0
#error "PORT_PIN_P006_0 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG2_P006_1_CFG_PORT_0
#define PORT_PIN_CFG2_P006_1_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG2_P006_1_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG2_P006_1_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG2_P006_1_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG2_P006_1_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG2_P006_1_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P006_1_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P006_1_CFG_PORT_12   0U
#define PORT_PIN_CFG2_P006_1_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG2_P006_1_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG2_P006_1_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG2_P006_1_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG2_P006_1_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P006_1_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P006_1_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG2_P006_1_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG2_P006_1_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG2_P006_1_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG2_P006_1_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG2_P006_1_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG2_P006_1_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG2_P006_1_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG2_P006_1_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P006_1
#error "PORT_PIN_P006_1 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG2_P006_2_CFG_PORT_0
#define PORT_PIN_CFG2_P006_2_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG2_P006_2_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG2_P006_2_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG2_P006_2_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG2_P006_2_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG2_P006_2_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P006_2_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P006_2_CFG_PORT_12   0U
#define PORT_PIN_CFG2_P006_2_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG2_P006_2_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG2_P006_2_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG2_P006_2_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG2_P006_2_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P006_2_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P006_2_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG2_P006_2_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG2_P006_2_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG2_P006_2_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG2_P006_2_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG2_P006_2_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG2_P006_2_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG2_P006_2_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG2_P006_2_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P006_2
#error "PORT_PIN_P006_2 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG2_P006_3_CFG_PORT_0
#define PORT_PIN_CFG2_P006_3_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG2_P006_3_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG2_P006_3_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG2_P006_3_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG2_P006_3_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG2_P006_3_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P006_3_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P006_3_CFG_PORT_12   0U
#define PORT_PIN_CFG2_P006_3_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG2_P006_3_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG2_P006_3_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG2_P006_3_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG2_P006_3_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P006_3_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P006_3_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG2_P006_3_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG2_P006_3_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG2_P006_3_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG2_P006_3_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG2_P006_3_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG2_P006_3_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG2_P006_3_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG2_P006_3_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P006_3
#error "PORT_PIN_P006_3 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG2_P006_4_CFG_PORT_0
#define PORT_PIN_CFG2_P006_4_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG2_P006_4_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG2_P006_4_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG2_P006_4_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG2_P006_4_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG2_P006_4_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P006_4_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P006_4_CFG_PORT_12   0U
#define PORT_PIN_CFG2_P006_4_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG2_P006_4_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG2_P006_4_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG2_P006_4_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG2_P006_4_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P006_4_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P006_4_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG2_P006_4_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG2_P006_4_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG2_P006_4_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG2_P006_4_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG2_P006_4_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG2_P006_4_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG2_P006_4_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG2_P006_4_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P006_4
#error "PORT_PIN_P006_4 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG2_P006_5_CFG_PORT_0
#define PORT_PIN_CFG2_P006_5_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG2_P006_5_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG2_P006_5_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG2_P006_5_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG2_P006_5_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG2_P006_5_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P006_5_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P006_5_CFG_PORT_12   0U
#define PORT_PIN_CFG2_P006_5_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG2_P006_5_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG2_P006_5_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG2_P006_5_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG2_P006_5_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P006_5_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P006_5_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG2_P006_5_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG2_P006_5_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG2_P006_5_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG2_P006_5_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG2_P006_5_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG2_P006_5_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG2_P006_5_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG2_P006_5_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P006_5
#error "PORT_PIN_P006_5 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG2_P006_6_CFG_PORT_0
#define PORT_PIN_CFG2_P006_6_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG2_P006_6_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG2_P006_6_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG2_P006_6_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG2_P006_6_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG2_P006_6_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P006_6_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P006_6_CFG_PORT_12   0U
#define PORT_PIN_CFG2_P006_6_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG2_P006_6_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG2_P006_6_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG2_P006_6_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG2_P006_6_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P006_6_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P006_6_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG2_P006_6_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG2_P006_6_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG2_P006_6_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG2_P006_6_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG2_P006_6_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG2_P006_6_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG2_P006_6_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG2_P006_6_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG2_P006_7_CFG_PORT_0
#define PORT_PIN_CFG2_P006_7_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG2_P006_7_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG2_P006_7_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG2_P006_7_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG2_P006_7_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG2_P006_7_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P006_7_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P006_7_CFG_PORT_12   0U
#define PORT_PIN_CFG2_P006_7_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG2_P006_7_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG2_P006_7_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG2_P006_7_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG2_P006_7_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P006_7_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P006_7_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG2_P006_7_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG2_P006_7_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG2_P006_7_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG2_P006_7_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG2_P006_7_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG2_P006_7_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG2_P006_7_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG2_P006_7_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG2_P007_0_CFG_PORT_0
#define PORT_PIN_CFG2_P007_0_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG2_P007_0_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG2_P007_0_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG2_P007_0_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG2_P007_0_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG2_P007_0_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P007_0_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P007_0_CFG_PORT_12   0U
#define PORT_PIN_CFG2_P007_0_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG2_P007_0_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG2_P007_0_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG2_P007_0_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG2_P007_0_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P007_0_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P007_0_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG2_P007_0_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG2_P007_0_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG2_P007_0_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG2_P007_0_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG2_P007_0_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG2_P007_0_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG2_P007_0_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG2_P007_0_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P007_0
#error "PORT_PIN_P007_0 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG2_P007_1_CFG_PORT_0
#define PORT_PIN_CFG2_P007_1_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG2_P007_1_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG2_P007_1_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG2_P007_1_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG2_P007_1_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG2_P007_1_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P007_1_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P007_1_CFG_PORT_12   0U
#define PORT_PIN_CFG2_P007_1_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG2_P007_1_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG2_P007_1_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG2_P007_1_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG2_P007_1_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P007_1_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P007_1_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG2_P007_1_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG2_P007_1_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG2_P007_1_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG2_P007_1_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG2_P007_1_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG2_P007_1_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG2_P007_1_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG2_P007_1_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P007_1
#error "PORT_PIN_P007_1 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG2_P007_2_CFG_PORT_0
#define PORT_PIN_CFG2_P007_2_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG2_P007_2_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG2_P007_2_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG2_P007_2_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG2_P007_2_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG2_P007_2_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P007_2_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P007_2_CFG_PORT_12   0U
#define PORT_PIN_CFG2_P007_2_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG2_P007_2_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG2_P007_2_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG2_P007_2_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG2_P007_2_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P007_2_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P007_2_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG2_P007_2_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG2_P007_2_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG2_P007_2_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG2_P007_2_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG2_P007_2_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG2_P007_2_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG2_P007_2_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG2_P007_2_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P007_2
#error "PORT_PIN_P007_2 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG2_P007_3_CFG_PORT_0
#define PORT_PIN_CFG2_P007_3_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG2_P007_3_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG2_P007_3_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG2_P007_3_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG2_P007_3_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG2_P007_3_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P007_3_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P007_3_CFG_PORT_12   0U
#define PORT_PIN_CFG2_P007_3_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG2_P007_3_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG2_P007_3_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG2_P007_3_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG2_P007_3_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P007_3_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P007_3_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG2_P007_3_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG2_P007_3_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG2_P007_3_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG2_P007_3_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG2_P007_3_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG2_P007_3_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG2_P007_3_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG2_P007_3_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P007_3
#error "PORT_PIN_P007_3 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG2_P007_4_CFG_PORT_0
#define PORT_PIN_CFG2_P007_4_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG2_P007_4_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG2_P007_4_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG2_P007_4_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG2_P007_4_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG2_P007_4_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P007_4_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P007_4_CFG_PORT_12   0U
#define PORT_PIN_CFG2_P007_4_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG2_P007_4_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG2_P007_4_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG2_P007_4_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG2_P007_4_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P007_4_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P007_4_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG2_P007_4_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG2_P007_4_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG2_P007_4_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG2_P007_4_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG2_P007_4_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG2_P007_4_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG2_P007_4_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG2_P007_4_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG2_P007_5_CFG_PORT_0
#define PORT_PIN_CFG2_P007_5_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG2_P007_5_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG2_P007_5_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG2_P007_5_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG2_P007_5_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG2_P007_5_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P007_5_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P007_5_CFG_PORT_12   0U
#define PORT_PIN_CFG2_P007_5_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG2_P007_5_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG2_P007_5_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG2_P007_5_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG2_P007_5_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P007_5_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P007_5_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG2_P007_5_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG2_P007_5_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG2_P007_5_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG2_P007_5_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG2_P007_5_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG2_P007_5_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG2_P007_5_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG2_P007_5_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG2_P007_6_CFG_PORT_0
#define PORT_PIN_CFG2_P007_6_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG2_P007_6_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG2_P007_6_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG2_P007_6_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG2_P007_6_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG2_P007_6_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P007_6_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P007_6_CFG_PORT_12   0U
#define PORT_PIN_CFG2_P007_6_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG2_P007_6_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG2_P007_6_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG2_P007_6_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG2_P007_6_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P007_6_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P007_6_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG2_P007_6_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG2_P007_6_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG2_P007_6_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG2_P007_6_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG2_P007_6_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG2_P007_6_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG2_P007_6_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG2_P007_6_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG2_P007_7_CFG_PORT_0
#define PORT_PIN_CFG2_P007_7_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG2_P007_7_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG2_P007_7_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG2_P007_7_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG2_P007_7_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG2_P007_7_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P007_7_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P007_7_CFG_PORT_12   0U
#define PORT_PIN_CFG2_P007_7_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG2_P007_7_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG2_P007_7_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG2_P007_7_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG2_P007_7_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P007_7_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P007_7_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG2_P007_7_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG2_P007_7_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG2_P007_7_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG2_P007_7_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG2_P007_7_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG2_P007_7_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG2_P007_7_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG2_P007_7_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG2_P008_0_CFG_PORT_0
#define PORT_PIN_CFG2_P008_0_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG2_P008_0_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG2_P008_0_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG2_P008_0_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG2_P008_0_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG2_P008_0_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P008_0_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P008_0_CFG_PORT_12   0U
#define PORT_PIN_CFG2_P008_0_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG2_P008_0_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG2_P008_0_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG2_P008_0_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG2_P008_0_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P008_0_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P008_0_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG2_P008_0_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG2_P008_0_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG2_P008_0_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG2_P008_0_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG2_P008_0_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG2_P008_0_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG2_P008_0_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG2_P008_0_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P008_0
#error "PORT_PIN_P008_0 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG2_P008_1_CFG_PORT_0
#define PORT_PIN_CFG2_P008_1_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG2_P008_1_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG2_P008_1_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG2_P008_1_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG2_P008_1_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG2_P008_1_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P008_1_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P008_1_CFG_PORT_12   0U
#define PORT_PIN_CFG2_P008_1_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG2_P008_1_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG2_P008_1_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG2_P008_1_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG2_P008_1_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P008_1_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P008_1_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG2_P008_1_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG2_P008_1_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG2_P008_1_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG2_P008_1_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG2_P008_1_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG2_P008_1_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG2_P008_1_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG2_P008_1_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P008_1
#error "PORT_PIN_P008_1 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG2_P008_2_CFG_PORT_0
#define PORT_PIN_CFG2_P008_2_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG2_P008_2_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG2_P008_2_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG2_P008_2_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG2_P008_2_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG2_P008_2_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P008_2_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P008_2_CFG_PORT_12   0U
#define PORT_PIN_CFG2_P008_2_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG2_P008_2_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG2_P008_2_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG2_P008_2_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG2_P008_2_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P008_2_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P008_2_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG2_P008_2_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG2_P008_2_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG2_P008_2_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG2_P008_2_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG2_P008_2_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG2_P008_2_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG2_P008_2_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG2_P008_2_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P008_2
#error "PORT_PIN_P008_2 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG2_P008_3_CFG_PORT_0
#define PORT_PIN_CFG2_P008_3_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG2_P008_3_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG2_P008_3_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG2_P008_3_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG2_P008_3_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG2_P008_3_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P008_3_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P008_3_CFG_PORT_12   0U
#define PORT_PIN_CFG2_P008_3_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG2_P008_3_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG2_P008_3_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG2_P008_3_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG2_P008_3_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P008_3_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P008_3_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG2_P008_3_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG2_P008_3_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG2_P008_3_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG2_P008_3_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG2_P008_3_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG2_P008_3_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG2_P008_3_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG2_P008_3_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG2_P008_4_CFG_PORT_0
#define PORT_PIN_CFG2_P008_4_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG2_P008_4_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG2_P008_4_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG2_P008_4_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG2_P008_4_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG2_P008_4_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P008_4_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P008_4_CFG_PORT_12   0U
#define PORT_PIN_CFG2_P008_4_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG2_P008_4_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG2_P008_4_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG2_P008_4_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG2_P008_4_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P008_4_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P008_4_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG2_P008_4_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG2_P008_4_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG2_P008_4_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG2_P008_4_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG2_P008_4_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG2_P008_4_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG2_P008_4_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG2_P008_4_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG2_P008_5_CFG_PORT_0
#define PORT_PIN_CFG2_P008_5_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG2_P008_5_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG2_P008_5_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG2_P008_5_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG2_P008_5_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG2_P008_5_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P008_5_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P008_5_CFG_PORT_12   0U
#define PORT_PIN_CFG2_P008_5_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG2_P008_5_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG2_P008_5_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG2_P008_5_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG2_P008_5_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P008_5_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P008_5_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG2_P008_5_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG2_P008_5_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG2_P008_5_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG2_P008_5_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG2_P008_5_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG2_P008_5_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG2_P008_5_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG2_P008_5_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG2_P008_6_CFG_PORT_0
#define PORT_PIN_CFG2_P008_6_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG2_P008_6_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG2_P008_6_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG2_P008_6_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG2_P008_6_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG2_P008_6_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P008_6_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P008_6_CFG_PORT_12   0U
#define PORT_PIN_CFG2_P008_6_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG2_P008_6_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG2_P008_6_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG2_P008_6_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG2_P008_6_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P008_6_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P008_6_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG2_P008_6_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG2_P008_6_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG2_P008_6_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG2_P008_6_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG2_P008_6_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG2_P008_6_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG2_P008_6_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG2_P008_6_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG2_P008_7_CFG_PORT_0
#define PORT_PIN_CFG2_P008_7_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG2_P008_7_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG2_P008_7_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG2_P008_7_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG2_P008_7_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG2_P008_7_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P008_7_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P008_7_CFG_PORT_12   0U
#define PORT_PIN_CFG2_P008_7_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG2_P008_7_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG2_P008_7_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG2_P008_7_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG2_P008_7_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P008_7_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P008_7_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG2_P008_7_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG2_P008_7_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG2_P008_7_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG2_P008_7_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG2_P008_7_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG2_P008_7_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG2_P008_7_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG2_P008_7_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG2_P011_0_CFG_PORT_0
#define PORT_PIN_CFG2_P011_0_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG2_P011_0_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG2_P011_0_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG2_P011_0_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG2_P011_0_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG2_P011_0_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P011_0_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P011_0_CFG_PORT_12   0U
#define PORT_PIN_CFG2_P011_0_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG2_P011_0_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG2_P011_0_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG2_P011_0_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG2_P011_0_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P011_0_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P011_0_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG2_P011_0_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG2_P011_0_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG2_P011_0_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG2_P011_0_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG2_P011_0_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG2_P011_0_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG2_P011_0_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG2_P011_0_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P011_0
#error "PORT_PIN_P011_0 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG2_P011_1_CFG_PORT_0
#define PORT_PIN_CFG2_P011_1_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG2_P011_1_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG2_P011_1_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG2_P011_1_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG2_P011_1_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG2_P011_1_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P011_1_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P011_1_CFG_PORT_12   0U
#define PORT_PIN_CFG2_P011_1_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG2_P011_1_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG2_P011_1_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG2_P011_1_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG2_P011_1_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P011_1_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P011_1_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG2_P011_1_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG2_P011_1_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG2_P011_1_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG2_P011_1_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG2_P011_1_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG2_P011_1_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG2_P011_1_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG2_P011_1_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P011_1
#error "PORT_PIN_P011_1 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG2_P011_2_CFG_PORT_0
#define PORT_PIN_CFG2_P011_2_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG2_P011_2_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG2_P011_2_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG2_P011_2_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG2_P011_2_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG2_P011_2_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P011_2_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P011_2_CFG_PORT_12   0U
#define PORT_PIN_CFG2_P011_2_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG2_P011_2_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG2_P011_2_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG2_P011_2_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG2_P011_2_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P011_2_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P011_2_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG2_P011_2_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG2_P011_2_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG2_P011_2_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG2_P011_2_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG2_P011_2_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG2_P011_2_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG2_P011_2_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG2_P011_2_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P011_2
#error "PORT_PIN_P011_2 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG2_P011_3_CFG_PORT_0
#define PORT_PIN_CFG2_P011_3_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG2_P011_3_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG2_P011_3_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG2_P011_3_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG2_P011_3_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG2_P011_3_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P011_3_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P011_3_CFG_PORT_12   0U
#define PORT_PIN_CFG2_P011_3_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG2_P011_3_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG2_P011_3_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG2_P011_3_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG2_P011_3_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P011_3_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P011_3_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG2_P011_3_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG2_P011_3_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG2_P011_3_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG2_P011_3_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG2_P011_3_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG2_P011_3_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG2_P011_3_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG2_P011_3_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG2_P011_4_CFG_PORT_0
#define PORT_PIN_CFG2_P011_4_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG2_P011_4_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG2_P011_4_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG2_P011_4_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG2_P011_4_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG2_P011_4_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P011_4_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P011_4_CFG_PORT_12   0U
#define PORT_PIN_CFG2_P011_4_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG2_P011_4_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG2_P011_4_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG2_P011_4_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG2_P011_4_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P011_4_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P011_4_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG2_P011_4_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG2_P011_4_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG2_P011_4_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG2_P011_4_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG2_P011_4_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG2_P011_4_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG2_P011_4_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG2_P011_4_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG2_P011_5_CFG_PORT_0
#define PORT_PIN_CFG2_P011_5_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG2_P011_5_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG2_P011_5_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG2_P011_5_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG2_P011_5_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG2_P011_5_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P011_5_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P011_5_CFG_PORT_12   0U
#define PORT_PIN_CFG2_P011_5_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG2_P011_5_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG2_P011_5_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG2_P011_5_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG2_P011_5_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P011_5_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P011_5_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG2_P011_5_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG2_P011_5_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG2_P011_5_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG2_P011_5_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG2_P011_5_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG2_P011_5_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG2_P011_5_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG2_P011_5_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG2_P011_6_CFG_PORT_0
#define PORT_PIN_CFG2_P011_6_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG2_P011_6_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG2_P011_6_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG2_P011_6_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG2_P011_6_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG2_P011_6_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P011_6_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P011_6_CFG_PORT_12   0U
#define PORT_PIN_CFG2_P011_6_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG2_P011_6_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG2_P011_6_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG2_P011_6_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG2_P011_6_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P011_6_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P011_6_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG2_P011_6_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG2_P011_6_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG2_P011_6_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG2_P011_6_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG2_P011_6_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG2_P011_6_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG2_P011_6_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG2_P011_6_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG2_P011_7_CFG_PORT_0
#define PORT_PIN_CFG2_P011_7_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG2_P011_7_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG2_P011_7_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG2_P011_7_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG2_P011_7_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG2_P011_7_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P011_7_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P011_7_CFG_PORT_12   0U
#define PORT_PIN_CFG2_P011_7_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG2_P011_7_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG2_P011_7_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG2_P011_7_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG2_P011_7_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P011_7_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P011_7_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG2_P011_7_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG2_P011_7_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG2_P011_7_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG2_P011_7_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG2_P011_7_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG2_P011_7_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG2_P011_7_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG2_P011_7_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG2_P012_0_CFG_PORT_0
#define PORT_PIN_CFG2_P012_0_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG2_P012_0_CFG_PORT_1    PORT_PIN_X_CFG_PORT_1
#define PORT_PIN_CFG2_P012_0_CFG_PORT_2    PORT_PIN_X_CFG_PORT_2
#define PORT_PIN_CFG2_P012_0_CFG_PORT_3    PORT_PIN_X_CFG_PORT_3
#define PORT_PIN_CFG2_P012_0_CFG_PORT_9    PORT_PIN_X_CFG_PORT_9
#define PORT_PIN_CFG2_P012_0_CFG_PORT_10   PORT_PIN_X_CFG_PORT_10
#define PORT_PIN_CFG2_P012_0_CFG_PORT_11   PORT_PIN_X_CFG_PORT_11
#define PORT_PIN_CFG2_P012_0_CFG_PORT_12   PORT_PIN_X_CFG_PORT_12
#define PORT_PIN_CFG2_P012_0_CFG_PORT_13   PORT_PIN_X_CFG_PORT_13
#define PORT_PIN_CFG2_P012_0_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG2_P012_0_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG2_P012_0_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG2_P012_0_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P012_0_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P012_0_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG2_P012_0_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG2_P012_0_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG2_P012_0_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG2_P012_0_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG2_P012_0_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG2_P012_0_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG2_P012_0_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG2_P012_0_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P012_0
#error "PORT_PIN_P012_0 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG2_P012_1_CFG_PORT_0
#define PORT_PIN_CFG2_P012_1_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG2_P012_1_CFG_PORT_1    PORT_PIN_X_CFG_PORT_1
#define PORT_PIN_CFG2_P012_1_CFG_PORT_2    PORT_PIN_X_CFG_PORT_2
#define PORT_PIN_CFG2_P012_1_CFG_PORT_3    PORT_PIN_X_CFG_PORT_3
#define PORT_PIN_CFG2_P012_1_CFG_PORT_9    PORT_PIN_X_CFG_PORT_9
#define PORT_PIN_CFG2_P012_1_CFG_PORT_10   PORT_PIN_X_CFG_PORT_10
#define PORT_PIN_CFG2_P012_1_CFG_PORT_11   PORT_PIN_X_CFG_PORT_11
#define PORT_PIN_CFG2_P012_1_CFG_PORT_12   PORT_PIN_X_CFG_PORT_12
#define PORT_PIN_CFG2_P012_1_CFG_PORT_13   PORT_PIN_X_CFG_PORT_13
#define PORT_PIN_CFG2_P012_1_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG2_P012_1_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG2_P012_1_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG2_P012_1_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P012_1_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P012_1_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG2_P012_1_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG2_P012_1_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG2_P012_1_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG2_P012_1_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG2_P012_1_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG2_P012_1_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG2_P012_1_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG2_P012_1_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P012_1
#error "PORT_PIN_P012_1 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG2_P012_2_CFG_PORT_0
#define PORT_PIN_CFG2_P012_2_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG2_P012_2_CFG_PORT_1    PORT_PIN_X_CFG_PORT_1
#define PORT_PIN_CFG2_P012_2_CFG_PORT_2    PORT_PIN_X_CFG_PORT_2
#define PORT_PIN_CFG2_P012_2_CFG_PORT_3    PORT_PIN_X_CFG_PORT_3
#define PORT_PIN_CFG2_P012_2_CFG_PORT_9    PORT_PIN_X_CFG_PORT_9
#define PORT_PIN_CFG2_P012_2_CFG_PORT_10   PORT_PIN_X_CFG_PORT_10
#define PORT_PIN_CFG2_P012_2_CFG_PORT_11   PORT_PIN_X_CFG_PORT_11
#define PORT_PIN_CFG2_P012_2_CFG_PORT_12   PORT_PIN_X_CFG_PORT_12
#define PORT_PIN_CFG2_P012_2_CFG_PORT_13   PORT_PIN_X_CFG_PORT_13
#define PORT_PIN_CFG2_P012_2_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG2_P012_2_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG2_P012_2_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG2_P012_2_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P012_2_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P012_2_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG2_P012_2_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG2_P012_2_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG2_P012_2_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG2_P012_2_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG2_P012_2_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG2_P012_2_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG2_P012_2_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG2_P012_2_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P012_2
#error "PORT_PIN_P012_2 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG2_P012_3_CFG_PORT_0
#define PORT_PIN_CFG2_P012_3_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG2_P012_3_CFG_PORT_1    PORT_PIN_X_CFG_PORT_1
#define PORT_PIN_CFG2_P012_3_CFG_PORT_2    PORT_PIN_X_CFG_PORT_2
#define PORT_PIN_CFG2_P012_3_CFG_PORT_3    PORT_PIN_X_CFG_PORT_3
#define PORT_PIN_CFG2_P012_3_CFG_PORT_9    PORT_PIN_X_CFG_PORT_9
#define PORT_PIN_CFG2_P012_3_CFG_PORT_10   PORT_PIN_X_CFG_PORT_10
#define PORT_PIN_CFG2_P012_3_CFG_PORT_11   PORT_PIN_X_CFG_PORT_11
#define PORT_PIN_CFG2_P012_3_CFG_PORT_12   PORT_PIN_X_CFG_PORT_12
#define PORT_PIN_CFG2_P012_3_CFG_PORT_13   PORT_PIN_X_CFG_PORT_13
#define PORT_PIN_CFG2_P012_3_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG2_P012_3_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG2_P012_3_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG2_P012_3_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P012_3_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P012_3_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG2_P012_3_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG2_P012_3_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG2_P012_3_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG2_P012_3_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG2_P012_3_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG2_P012_3_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG2_P012_3_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG2_P012_3_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P012_3
#error "PORT_PIN_P012_3 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG2_P012_4_CFG_PORT_0
#define PORT_PIN_CFG2_P012_4_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG2_P012_4_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG2_P012_4_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG2_P012_4_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG2_P012_4_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG2_P012_4_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P012_4_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P012_4_CFG_PORT_12   0U
#define PORT_PIN_CFG2_P012_4_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG2_P012_4_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG2_P012_4_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG2_P012_4_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG2_P012_4_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P012_4_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P012_4_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG2_P012_4_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG2_P012_4_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG2_P012_4_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG2_P012_4_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG2_P012_4_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG2_P012_4_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG2_P012_4_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG2_P012_4_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG2_P012_5_CFG_PORT_0
#define PORT_PIN_CFG2_P012_5_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG2_P012_5_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG2_P012_5_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG2_P012_5_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG2_P012_5_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG2_P012_5_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P012_5_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P012_5_CFG_PORT_12   0U
#define PORT_PIN_CFG2_P012_5_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG2_P012_5_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG2_P012_5_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG2_P012_5_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG2_P012_5_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P012_5_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P012_5_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG2_P012_5_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG2_P012_5_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG2_P012_5_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG2_P012_5_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG2_P012_5_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG2_P012_5_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG2_P012_5_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG2_P012_5_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG2_P012_6_CFG_PORT_0
#define PORT_PIN_CFG2_P012_6_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG2_P012_6_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG2_P012_6_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG2_P012_6_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG2_P012_6_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG2_P012_6_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P012_6_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P012_6_CFG_PORT_12   0U
#define PORT_PIN_CFG2_P012_6_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG2_P012_6_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG2_P012_6_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG2_P012_6_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG2_P012_6_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P012_6_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P012_6_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG2_P012_6_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG2_P012_6_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG2_P012_6_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG2_P012_6_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG2_P012_6_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG2_P012_6_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG2_P012_6_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG2_P012_6_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG2_P012_7_CFG_PORT_0
#define PORT_PIN_CFG2_P012_7_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG2_P012_7_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG2_P012_7_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG2_P012_7_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG2_P012_7_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG2_P012_7_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P012_7_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P012_7_CFG_PORT_12   0U
#define PORT_PIN_CFG2_P012_7_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG2_P012_7_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG2_P012_7_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG2_P012_7_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG2_P012_7_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P012_7_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P012_7_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG2_P012_7_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG2_P012_7_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG2_P012_7_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG2_P012_7_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG2_P012_7_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG2_P012_7_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG2_P012_7_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG2_P012_7_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG2_P013_0_CFG_PORT_0
#define PORT_PIN_CFG2_P013_0_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG2_P013_0_CFG_PORT_1    PORT_PIN_X_CFG_PORT_1
#define PORT_PIN_CFG2_P013_0_CFG_PORT_2    PORT_PIN_X_CFG_PORT_2
#define PORT_PIN_CFG2_P013_0_CFG_PORT_3    PORT_PIN_X_CFG_PORT_3
#define PORT_PIN_CFG2_P013_0_CFG_PORT_9    PORT_PIN_X_CFG_PORT_9
#define PORT_PIN_CFG2_P013_0_CFG_PORT_10   PORT_PIN_X_CFG_PORT_10
#define PORT_PIN_CFG2_P013_0_CFG_PORT_11   PORT_PIN_X_CFG_PORT_11
#define PORT_PIN_CFG2_P013_0_CFG_PORT_12   PORT_PIN_X_CFG_PORT_12
#define PORT_PIN_CFG2_P013_0_CFG_PORT_13   PORT_PIN_X_CFG_PORT_13
#define PORT_PIN_CFG2_P013_0_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG2_P013_0_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG2_P013_0_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG2_P013_0_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P013_0_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P013_0_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG2_P013_0_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG2_P013_0_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG2_P013_0_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG2_P013_0_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG2_P013_0_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG2_P013_0_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG2_P013_0_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG2_P013_0_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P013_0
#error "PORT_PIN_P013_0 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG2_P013_1_CFG_PORT_0
#define PORT_PIN_CFG2_P013_1_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG2_P013_1_CFG_PORT_1    PORT_PIN_X_CFG_PORT_1
#define PORT_PIN_CFG2_P013_1_CFG_PORT_2    PORT_PIN_X_CFG_PORT_2
#define PORT_PIN_CFG2_P013_1_CFG_PORT_3    PORT_PIN_X_CFG_PORT_3
#define PORT_PIN_CFG2_P013_1_CFG_PORT_9    PORT_PIN_X_CFG_PORT_9
#define PORT_PIN_CFG2_P013_1_CFG_PORT_10   PORT_PIN_X_CFG_PORT_10
#define PORT_PIN_CFG2_P013_1_CFG_PORT_11   PORT_PIN_X_CFG_PORT_11
#define PORT_PIN_CFG2_P013_1_CFG_PORT_12   PORT_PIN_X_CFG_PORT_12
#define PORT_PIN_CFG2_P013_1_CFG_PORT_13   PORT_PIN_X_CFG_PORT_13
#define PORT_PIN_CFG2_P013_1_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG2_P013_1_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG2_P013_1_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG2_P013_1_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P013_1_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P013_1_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG2_P013_1_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG2_P013_1_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG2_P013_1_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG2_P013_1_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG2_P013_1_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG2_P013_1_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG2_P013_1_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG2_P013_1_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P013_1
#error "PORT_PIN_P013_1 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG2_P013_2_CFG_PORT_0
#define PORT_PIN_CFG2_P013_2_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG2_P013_2_CFG_PORT_1    PORT_PIN_X_CFG_PORT_1
#define PORT_PIN_CFG2_P013_2_CFG_PORT_2    PORT_PIN_X_CFG_PORT_2
#define PORT_PIN_CFG2_P013_2_CFG_PORT_3    PORT_PIN_X_CFG_PORT_3
#define PORT_PIN_CFG2_P013_2_CFG_PORT_9    PORT_PIN_X_CFG_PORT_9
#define PORT_PIN_CFG2_P013_2_CFG_PORT_10   PORT_PIN_X_CFG_PORT_10
#define PORT_PIN_CFG2_P013_2_CFG_PORT_11   PORT_PIN_X_CFG_PORT_11
#define PORT_PIN_CFG2_P013_2_CFG_PORT_12   PORT_PIN_X_CFG_PORT_12
#define PORT_PIN_CFG2_P013_2_CFG_PORT_13   PORT_PIN_X_CFG_PORT_13
#define PORT_PIN_CFG2_P013_2_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG2_P013_2_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG2_P013_2_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG2_P013_2_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P013_2_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P013_2_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG2_P013_2_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG2_P013_2_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG2_P013_2_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG2_P013_2_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG2_P013_2_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG2_P013_2_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG2_P013_2_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG2_P013_2_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P013_2
#error "PORT_PIN_P013_2 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG2_P013_3_CFG_PORT_0
#define PORT_PIN_CFG2_P013_3_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG2_P013_3_CFG_PORT_1    PORT_PIN_X_CFG_PORT_1
#define PORT_PIN_CFG2_P013_3_CFG_PORT_2    PORT_PIN_X_CFG_PORT_2
#define PORT_PIN_CFG2_P013_3_CFG_PORT_3    PORT_PIN_X_CFG_PORT_3
#define PORT_PIN_CFG2_P013_3_CFG_PORT_9    PORT_PIN_X_CFG_PORT_9
#define PORT_PIN_CFG2_P013_3_CFG_PORT_10   PORT_PIN_X_CFG_PORT_10
#define PORT_PIN_CFG2_P013_3_CFG_PORT_11   PORT_PIN_X_CFG_PORT_11
#define PORT_PIN_CFG2_P013_3_CFG_PORT_12   PORT_PIN_X_CFG_PORT_12
#define PORT_PIN_CFG2_P013_3_CFG_PORT_13   PORT_PIN_X_CFG_PORT_13
#define PORT_PIN_CFG2_P013_3_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG2_P013_3_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG2_P013_3_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG2_P013_3_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P013_3_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P013_3_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG2_P013_3_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG2_P013_3_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG2_P013_3_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG2_P013_3_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG2_P013_3_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG2_P013_3_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG2_P013_3_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG2_P013_3_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P013_3
#error "PORT_PIN_P013_3 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG2_P013_4_CFG_PORT_0
#define PORT_PIN_CFG2_P013_4_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG2_P013_4_CFG_PORT_1    PORT_PIN_X_CFG_PORT_1
#define PORT_PIN_CFG2_P013_4_CFG_PORT_2    PORT_PIN_X_CFG_PORT_2
#define PORT_PIN_CFG2_P013_4_CFG_PORT_3    PORT_PIN_X_CFG_PORT_3
#define PORT_PIN_CFG2_P013_4_CFG_PORT_9    PORT_PIN_X_CFG_PORT_9
#define PORT_PIN_CFG2_P013_4_CFG_PORT_10   PORT_PIN_X_CFG_PORT_10
#define PORT_PIN_CFG2_P013_4_CFG_PORT_11   PORT_PIN_X_CFG_PORT_11
#define PORT_PIN_CFG2_P013_4_CFG_PORT_12   PORT_PIN_X_CFG_PORT_12
#define PORT_PIN_CFG2_P013_4_CFG_PORT_13   PORT_PIN_X_CFG_PORT_13
#define PORT_PIN_CFG2_P013_4_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG2_P013_4_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG2_P013_4_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG2_P013_4_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P013_4_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P013_4_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG2_P013_4_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG2_P013_4_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG2_P013_4_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG2_P013_4_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG2_P013_4_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG2_P013_4_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG2_P013_4_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG2_P013_4_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P013_4
#error "PORT_PIN_P013_4 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG2_P013_5_CFG_PORT_0
#define PORT_PIN_CFG2_P013_5_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG2_P013_5_CFG_PORT_1    PORT_PIN_X_CFG_PORT_1
#define PORT_PIN_CFG2_P013_5_CFG_PORT_2    PORT_PIN_X_CFG_PORT_2
#define PORT_PIN_CFG2_P013_5_CFG_PORT_3    PORT_PIN_X_CFG_PORT_3
#define PORT_PIN_CFG2_P013_5_CFG_PORT_9    PORT_PIN_X_CFG_PORT_9
#define PORT_PIN_CFG2_P013_5_CFG_PORT_10   PORT_PIN_X_CFG_PORT_10
#define PORT_PIN_CFG2_P013_5_CFG_PORT_11   PORT_PIN_X_CFG_PORT_11
#define PORT_PIN_CFG2_P013_5_CFG_PORT_12   PORT_PIN_X_CFG_PORT_12
#define PORT_PIN_CFG2_P013_5_CFG_PORT_13   PORT_PIN_X_CFG_PORT_13
#define PORT_PIN_CFG2_P013_5_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG2_P013_5_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG2_P013_5_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG2_P013_5_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P013_5_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P013_5_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG2_P013_5_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG2_P013_5_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG2_P013_5_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG2_P013_5_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG2_P013_5_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG2_P013_5_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG2_P013_5_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG2_P013_5_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P013_5
#error "PORT_PIN_P013_5 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG2_P013_6_CFG_PORT_0
#define PORT_PIN_CFG2_P013_6_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG2_P013_6_CFG_PORT_1    PORT_PIN_X_CFG_PORT_1
#define PORT_PIN_CFG2_P013_6_CFG_PORT_2    PORT_PIN_X_CFG_PORT_2
#define PORT_PIN_CFG2_P013_6_CFG_PORT_3    PORT_PIN_X_CFG_PORT_3
#define PORT_PIN_CFG2_P013_6_CFG_PORT_9    PORT_PIN_X_CFG_PORT_9
#define PORT_PIN_CFG2_P013_6_CFG_PORT_10   PORT_PIN_X_CFG_PORT_10
#define PORT_PIN_CFG2_P013_6_CFG_PORT_11   PORT_PIN_X_CFG_PORT_11
#define PORT_PIN_CFG2_P013_6_CFG_PORT_12   PORT_PIN_X_CFG_PORT_12
#define PORT_PIN_CFG2_P013_6_CFG_PORT_13   PORT_PIN_X_CFG_PORT_13
#define PORT_PIN_CFG2_P013_6_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG2_P013_6_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG2_P013_6_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG2_P013_6_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P013_6_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P013_6_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG2_P013_6_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG2_P013_6_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG2_P013_6_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG2_P013_6_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG2_P013_6_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG2_P013_6_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG2_P013_6_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG2_P013_6_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P013_6
#error "PORT_PIN_P013_6 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG2_P013_7_CFG_PORT_0
#define PORT_PIN_CFG2_P013_7_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG2_P013_7_CFG_PORT_1    PORT_PIN_X_CFG_PORT_1
#define PORT_PIN_CFG2_P013_7_CFG_PORT_2    PORT_PIN_X_CFG_PORT_2
#define PORT_PIN_CFG2_P013_7_CFG_PORT_3    PORT_PIN_X_CFG_PORT_3
#define PORT_PIN_CFG2_P013_7_CFG_PORT_9    PORT_PIN_X_CFG_PORT_9
#define PORT_PIN_CFG2_P013_7_CFG_PORT_10   PORT_PIN_X_CFG_PORT_10
#define PORT_PIN_CFG2_P013_7_CFG_PORT_11   PORT_PIN_X_CFG_PORT_11
#define PORT_PIN_CFG2_P013_7_CFG_PORT_12   PORT_PIN_X_CFG_PORT_12
#define PORT_PIN_CFG2_P013_7_CFG_PORT_13   PORT_PIN_X_CFG_PORT_13
#define PORT_PIN_CFG2_P013_7_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG2_P013_7_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG2_P013_7_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG2_P013_7_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P013_7_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P013_7_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG2_P013_7_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG2_P013_7_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG2_P013_7_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG2_P013_7_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG2_P013_7_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG2_P013_7_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG2_P013_7_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG2_P013_7_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P013_7
#error "PORT_PIN_P013_7 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG2_P014_0_CFG_PORT_0
#define PORT_PIN_CFG2_P014_0_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG2_P014_0_CFG_PORT_1    PORT_PIN_X_CFG_PORT_1
#define PORT_PIN_CFG2_P014_0_CFG_PORT_2    PORT_PIN_X_CFG_PORT_2
#define PORT_PIN_CFG2_P014_0_CFG_PORT_3    PORT_PIN_X_CFG_PORT_3
#define PORT_PIN_CFG2_P014_0_CFG_PORT_9    PORT_PIN_X_CFG_PORT_9
#define PORT_PIN_CFG2_P014_0_CFG_PORT_10   PORT_PIN_X_CFG_PORT_10
#define PORT_PIN_CFG2_P014_0_CFG_PORT_11   PORT_PIN_X_CFG_PORT_11
#define PORT_PIN_CFG2_P014_0_CFG_PORT_12   PORT_PIN_X_CFG_PORT_12
#define PORT_PIN_CFG2_P014_0_CFG_PORT_13   PORT_PIN_X_CFG_PORT_13
#define PORT_PIN_CFG2_P014_0_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG2_P014_0_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG2_P014_0_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG2_P014_0_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P014_0_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P014_0_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG2_P014_0_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG2_P014_0_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG2_P014_0_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG2_P014_0_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG2_P014_0_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG2_P014_0_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG2_P014_0_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG2_P014_0_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P014_0
#error "PORT_PIN_P014_0 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG2_P014_1_CFG_PORT_0
#define PORT_PIN_CFG2_P014_1_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG2_P014_1_CFG_PORT_1    PORT_PIN_X_CFG_PORT_1
#define PORT_PIN_CFG2_P014_1_CFG_PORT_2    PORT_PIN_X_CFG_PORT_2
#define PORT_PIN_CFG2_P014_1_CFG_PORT_3    PORT_PIN_X_CFG_PORT_3
#define PORT_PIN_CFG2_P014_1_CFG_PORT_9    PORT_PIN_X_CFG_PORT_9
#define PORT_PIN_CFG2_P014_1_CFG_PORT_10   PORT_PIN_X_CFG_PORT_10
#define PORT_PIN_CFG2_P014_1_CFG_PORT_11   PORT_PIN_X_CFG_PORT_11
#define PORT_PIN_CFG2_P014_1_CFG_PORT_12   PORT_PIN_X_CFG_PORT_12
#define PORT_PIN_CFG2_P014_1_CFG_PORT_13   PORT_PIN_X_CFG_PORT_13
#define PORT_PIN_CFG2_P014_1_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG2_P014_1_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG2_P014_1_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG2_P014_1_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P014_1_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P014_1_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG2_P014_1_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG2_P014_1_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG2_P014_1_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG2_P014_1_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG2_P014_1_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG2_P014_1_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG2_P014_1_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG2_P014_1_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P014_1
#error "PORT_PIN_P014_1 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG2_P014_2_CFG_PORT_0
#define PORT_PIN_CFG2_P014_2_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG2_P014_2_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG2_P014_2_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG2_P014_2_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG2_P014_2_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG2_P014_2_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P014_2_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P014_2_CFG_PORT_12   0U
#define PORT_PIN_CFG2_P014_2_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG2_P014_2_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG2_P014_2_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG2_P014_2_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG2_P014_2_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P014_2_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P014_2_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG2_P014_2_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG2_P014_2_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG2_P014_2_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG2_P014_2_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG2_P014_2_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG2_P014_2_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG2_P014_2_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG2_P014_2_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG2_P014_3_CFG_PORT_0
#define PORT_PIN_CFG2_P014_3_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG2_P014_3_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG2_P014_3_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG2_P014_3_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG2_P014_3_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG2_P014_3_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P014_3_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P014_3_CFG_PORT_12   0U
#define PORT_PIN_CFG2_P014_3_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG2_P014_3_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG2_P014_3_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG2_P014_3_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG2_P014_3_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P014_3_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P014_3_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG2_P014_3_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG2_P014_3_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG2_P014_3_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG2_P014_3_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG2_P014_3_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG2_P014_3_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG2_P014_3_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG2_P014_3_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG2_P014_4_CFG_PORT_0
#define PORT_PIN_CFG2_P014_4_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG2_P014_4_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG2_P014_4_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG2_P014_4_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG2_P014_4_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG2_P014_4_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P014_4_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P014_4_CFG_PORT_12   0U
#define PORT_PIN_CFG2_P014_4_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG2_P014_4_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG2_P014_4_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG2_P014_4_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG2_P014_4_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P014_4_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P014_4_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG2_P014_4_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG2_P014_4_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG2_P014_4_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG2_P014_4_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG2_P014_4_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG2_P014_4_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG2_P014_4_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG2_P014_4_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG2_P014_5_CFG_PORT_0
#define PORT_PIN_CFG2_P014_5_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG2_P014_5_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG2_P014_5_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG2_P014_5_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG2_P014_5_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG2_P014_5_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P014_5_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P014_5_CFG_PORT_12   0U
#define PORT_PIN_CFG2_P014_5_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG2_P014_5_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG2_P014_5_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG2_P014_5_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG2_P014_5_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P014_5_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P014_5_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG2_P014_5_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG2_P014_5_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG2_P014_5_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG2_P014_5_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG2_P014_5_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG2_P014_5_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG2_P014_5_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG2_P014_5_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG2_P014_6_CFG_PORT_0
#define PORT_PIN_CFG2_P014_6_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG2_P014_6_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG2_P014_6_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG2_P014_6_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG2_P014_6_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG2_P014_6_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P014_6_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P014_6_CFG_PORT_12   0U
#define PORT_PIN_CFG2_P014_6_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG2_P014_6_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG2_P014_6_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG2_P014_6_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG2_P014_6_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P014_6_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P014_6_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG2_P014_6_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG2_P014_6_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG2_P014_6_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG2_P014_6_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG2_P014_6_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG2_P014_6_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG2_P014_6_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG2_P014_6_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG2_P014_7_CFG_PORT_0
#define PORT_PIN_CFG2_P014_7_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG2_P014_7_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG2_P014_7_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG2_P014_7_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG2_P014_7_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG2_P014_7_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P014_7_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P014_7_CFG_PORT_12   0U
#define PORT_PIN_CFG2_P014_7_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG2_P014_7_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG2_P014_7_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG2_P014_7_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG2_P014_7_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P014_7_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P014_7_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG2_P014_7_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG2_P014_7_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG2_P014_7_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG2_P014_7_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG2_P014_7_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG2_P014_7_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG2_P014_7_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG2_P014_7_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG2_P018_0_CFG_PORT_0
#define PORT_PIN_CFG2_P018_0_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG2_P018_0_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG2_P018_0_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG2_P018_0_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG2_P018_0_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG2_P018_0_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P018_0_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P018_0_CFG_PORT_12   0U
#define PORT_PIN_CFG2_P018_0_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG2_P018_0_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG2_P018_0_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG2_P018_0_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG2_P018_0_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P018_0_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P018_0_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG2_P018_0_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG2_P018_0_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG2_P018_0_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG2_P018_0_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG2_P018_0_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG2_P018_0_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG2_P018_0_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG2_P018_0_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P018_0
#error "PORT_PIN_P018_0 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG2_P018_1_CFG_PORT_0
#define PORT_PIN_CFG2_P018_1_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG2_P018_1_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG2_P018_1_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG2_P018_1_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG2_P018_1_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG2_P018_1_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P018_1_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P018_1_CFG_PORT_12   0U
#define PORT_PIN_CFG2_P018_1_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG2_P018_1_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG2_P018_1_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG2_P018_1_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG2_P018_1_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P018_1_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P018_1_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG2_P018_1_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG2_P018_1_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG2_P018_1_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG2_P018_1_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG2_P018_1_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG2_P018_1_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG2_P018_1_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG2_P018_1_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P018_1
#error "PORT_PIN_P018_1 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG2_P018_2_CFG_PORT_0
#define PORT_PIN_CFG2_P018_2_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG2_P018_2_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG2_P018_2_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG2_P018_2_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG2_P018_2_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG2_P018_2_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P018_2_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P018_2_CFG_PORT_12   0U
#define PORT_PIN_CFG2_P018_2_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG2_P018_2_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG2_P018_2_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG2_P018_2_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG2_P018_2_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P018_2_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P018_2_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG2_P018_2_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG2_P018_2_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG2_P018_2_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG2_P018_2_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG2_P018_2_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG2_P018_2_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG2_P018_2_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG2_P018_2_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P018_2
#error "PORT_PIN_P018_2 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG2_P018_3_CFG_PORT_0
#define PORT_PIN_CFG2_P018_3_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG2_P018_3_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG2_P018_3_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG2_P018_3_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG2_P018_3_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG2_P018_3_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P018_3_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P018_3_CFG_PORT_12   0U
#define PORT_PIN_CFG2_P018_3_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG2_P018_3_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG2_P018_3_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG2_P018_3_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG2_P018_3_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P018_3_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P018_3_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG2_P018_3_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG2_P018_3_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG2_P018_3_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG2_P018_3_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG2_P018_3_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG2_P018_3_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG2_P018_3_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG2_P018_3_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P018_3
#error "PORT_PIN_P018_3 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG2_P018_4_CFG_PORT_0
#define PORT_PIN_CFG2_P018_4_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG2_P018_4_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG2_P018_4_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG2_P018_4_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG2_P018_4_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG2_P018_4_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P018_4_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P018_4_CFG_PORT_12   0U
#define PORT_PIN_CFG2_P018_4_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG2_P018_4_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG2_P018_4_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG2_P018_4_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG2_P018_4_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P018_4_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P018_4_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG2_P018_4_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG2_P018_4_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG2_P018_4_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG2_P018_4_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG2_P018_4_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG2_P018_4_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG2_P018_4_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG2_P018_4_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P018_4
#error "PORT_PIN_P018_4 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG2_P018_5_CFG_PORT_0
#define PORT_PIN_CFG2_P018_5_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG2_P018_5_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG2_P018_5_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG2_P018_5_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG2_P018_5_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG2_P018_5_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P018_5_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P018_5_CFG_PORT_12   0U
#define PORT_PIN_CFG2_P018_5_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG2_P018_5_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG2_P018_5_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG2_P018_5_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG2_P018_5_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P018_5_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P018_5_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG2_P018_5_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG2_P018_5_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG2_P018_5_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG2_P018_5_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG2_P018_5_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG2_P018_5_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG2_P018_5_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG2_P018_5_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P018_5
#error "PORT_PIN_P018_5 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG2_P018_6_CFG_PORT_0
#define PORT_PIN_CFG2_P018_6_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG2_P018_6_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG2_P018_6_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG2_P018_6_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG2_P018_6_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG2_P018_6_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P018_6_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P018_6_CFG_PORT_12   0U
#define PORT_PIN_CFG2_P018_6_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG2_P018_6_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG2_P018_6_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG2_P018_6_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG2_P018_6_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P018_6_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P018_6_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG2_P018_6_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG2_P018_6_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG2_P018_6_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG2_P018_6_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG2_P018_6_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG2_P018_6_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG2_P018_6_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG2_P018_6_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P018_6
#error "PORT_PIN_P018_6 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG2_P018_7_CFG_PORT_0
#define PORT_PIN_CFG2_P018_7_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG2_P018_7_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG2_P018_7_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG2_P018_7_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG2_P018_7_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG2_P018_7_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P018_7_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P018_7_CFG_PORT_12   0U
#define PORT_PIN_CFG2_P018_7_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG2_P018_7_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG2_P018_7_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG2_P018_7_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG2_P018_7_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P018_7_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P018_7_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG2_P018_7_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG2_P018_7_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG2_P018_7_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG2_P018_7_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG2_P018_7_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG2_P018_7_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG2_P018_7_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG2_P018_7_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P018_7
#error "PORT_PIN_P018_7 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG2_P019_0_CFG_PORT_0
#define PORT_PIN_CFG2_P019_0_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG2_P019_0_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG2_P019_0_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG2_P019_0_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG2_P019_0_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG2_P019_0_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P019_0_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P019_0_CFG_PORT_12   0U
#define PORT_PIN_CFG2_P019_0_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG2_P019_0_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG2_P019_0_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG2_P019_0_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG2_P019_0_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P019_0_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P019_0_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG2_P019_0_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG2_P019_0_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG2_P019_0_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG2_P019_0_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG2_P019_0_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG2_P019_0_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG2_P019_0_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG2_P019_0_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P019_0
#error "PORT_PIN_P019_0 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG2_P019_1_CFG_PORT_0
#define PORT_PIN_CFG2_P019_1_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG2_P019_1_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG2_P019_1_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG2_P019_1_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG2_P019_1_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG2_P019_1_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P019_1_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P019_1_CFG_PORT_12   0U
#define PORT_PIN_CFG2_P019_1_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG2_P019_1_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG2_P019_1_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG2_P019_1_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG2_P019_1_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P019_1_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P019_1_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG2_P019_1_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG2_P019_1_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG2_P019_1_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG2_P019_1_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG2_P019_1_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG2_P019_1_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG2_P019_1_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG2_P019_1_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P019_1
#error "PORT_PIN_P019_1 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG2_P019_2_CFG_PORT_0
#define PORT_PIN_CFG2_P019_2_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG2_P019_2_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG2_P019_2_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG2_P019_2_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG2_P019_2_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG2_P019_2_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P019_2_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P019_2_CFG_PORT_12   0U
#define PORT_PIN_CFG2_P019_2_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG2_P019_2_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG2_P019_2_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG2_P019_2_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG2_P019_2_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P019_2_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P019_2_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG2_P019_2_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG2_P019_2_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG2_P019_2_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG2_P019_2_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG2_P019_2_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG2_P019_2_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG2_P019_2_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG2_P019_2_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG2_P019_3_CFG_PORT_0
#define PORT_PIN_CFG2_P019_3_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG2_P019_3_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG2_P019_3_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG2_P019_3_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG2_P019_3_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG2_P019_3_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P019_3_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P019_3_CFG_PORT_12   0U
#define PORT_PIN_CFG2_P019_3_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG2_P019_3_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG2_P019_3_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG2_P019_3_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG2_P019_3_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P019_3_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P019_3_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG2_P019_3_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG2_P019_3_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG2_P019_3_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG2_P019_3_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG2_P019_3_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG2_P019_3_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG2_P019_3_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG2_P019_3_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG2_P019_4_CFG_PORT_0
#define PORT_PIN_CFG2_P019_4_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG2_P019_4_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG2_P019_4_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG2_P019_4_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG2_P019_4_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG2_P019_4_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P019_4_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P019_4_CFG_PORT_12   0U
#define PORT_PIN_CFG2_P019_4_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG2_P019_4_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG2_P019_4_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG2_P019_4_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG2_P019_4_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P019_4_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P019_4_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG2_P019_4_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG2_P019_4_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG2_P019_4_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG2_P019_4_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG2_P019_4_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG2_P019_4_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG2_P019_4_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG2_P019_4_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG2_P019_5_CFG_PORT_0
#define PORT_PIN_CFG2_P019_5_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG2_P019_5_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG2_P019_5_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG2_P019_5_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG2_P019_5_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG2_P019_5_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P019_5_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P019_5_CFG_PORT_12   0U
#define PORT_PIN_CFG2_P019_5_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG2_P019_5_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG2_P019_5_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG2_P019_5_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG2_P019_5_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P019_5_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P019_5_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG2_P019_5_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG2_P019_5_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG2_P019_5_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG2_P019_5_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG2_P019_5_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG2_P019_5_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG2_P019_5_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG2_P019_5_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG2_P019_6_CFG_PORT_0
#define PORT_PIN_CFG2_P019_6_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG2_P019_6_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG2_P019_6_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG2_P019_6_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG2_P019_6_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG2_P019_6_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P019_6_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P019_6_CFG_PORT_12   0U
#define PORT_PIN_CFG2_P019_6_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG2_P019_6_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG2_P019_6_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG2_P019_6_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG2_P019_6_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P019_6_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P019_6_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG2_P019_6_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG2_P019_6_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG2_P019_6_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG2_P019_6_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG2_P019_6_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG2_P019_6_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG2_P019_6_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG2_P019_6_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG2_P019_7_CFG_PORT_0
#define PORT_PIN_CFG2_P019_7_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG2_P019_7_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG2_P019_7_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG2_P019_7_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG2_P019_7_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG2_P019_7_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P019_7_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P019_7_CFG_PORT_12   0U
#define PORT_PIN_CFG2_P019_7_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG2_P019_7_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG2_P019_7_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG2_P019_7_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG2_P019_7_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P019_7_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P019_7_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG2_P019_7_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG2_P019_7_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG2_P019_7_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG2_P019_7_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG2_P019_7_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG2_P019_7_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG2_P019_7_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG2_P019_7_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG2_P021_0_CFG_PORT_0
#define PORT_PIN_CFG2_P021_0_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG2_P021_0_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG2_P021_0_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG2_P021_0_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG2_P021_0_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG2_P021_0_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P021_0_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P021_0_CFG_PORT_12   0U
#define PORT_PIN_CFG2_P021_0_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG2_P021_0_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG2_P021_0_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG2_P021_0_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG2_P021_0_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P021_0_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P021_0_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG2_P021_0_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG2_P021_0_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG2_P021_0_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG2_P021_0_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG2_P021_0_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG2_P021_0_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG2_P021_0_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG2_P021_0_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P021_0
#error "PORT_PIN_P021_0 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG2_P021_1_CFG_PORT_0
#define PORT_PIN_CFG2_P021_1_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG2_P021_1_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG2_P021_1_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG2_P021_1_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG2_P021_1_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG2_P021_1_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P021_1_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P021_1_CFG_PORT_12   0U
#define PORT_PIN_CFG2_P021_1_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG2_P021_1_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG2_P021_1_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG2_P021_1_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG2_P021_1_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P021_1_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P021_1_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG2_P021_1_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG2_P021_1_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG2_P021_1_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG2_P021_1_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG2_P021_1_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG2_P021_1_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG2_P021_1_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG2_P021_1_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P021_1
#error "PORT_PIN_P021_1 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG2_P021_2_CFG_PORT_0
#define PORT_PIN_CFG2_P021_2_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG2_P021_2_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG2_P021_2_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG2_P021_2_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG2_P021_2_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG2_P021_2_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P021_2_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P021_2_CFG_PORT_12   0U
#define PORT_PIN_CFG2_P021_2_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG2_P021_2_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG2_P021_2_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG2_P021_2_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG2_P021_2_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P021_2_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P021_2_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG2_P021_2_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG2_P021_2_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG2_P021_2_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG2_P021_2_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG2_P021_2_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG2_P021_2_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG2_P021_2_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG2_P021_2_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P021_2
#error "PORT_PIN_P021_2 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG2_P021_3_CFG_PORT_0
#define PORT_PIN_CFG2_P021_3_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG2_P021_3_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG2_P021_3_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG2_P021_3_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG2_P021_3_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG2_P021_3_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P021_3_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P021_3_CFG_PORT_12   0U
#define PORT_PIN_CFG2_P021_3_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG2_P021_3_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG2_P021_3_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG2_P021_3_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG2_P021_3_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P021_3_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P021_3_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG2_P021_3_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG2_P021_3_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG2_P021_3_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG2_P021_3_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG2_P021_3_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG2_P021_3_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG2_P021_3_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG2_P021_3_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P021_3
#error "PORT_PIN_P021_3 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG2_P021_4_CFG_PORT_0
#define PORT_PIN_CFG2_P021_4_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG2_P021_4_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG2_P021_4_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG2_P021_4_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG2_P021_4_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG2_P021_4_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P021_4_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P021_4_CFG_PORT_12   0U
#define PORT_PIN_CFG2_P021_4_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG2_P021_4_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG2_P021_4_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG2_P021_4_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG2_P021_4_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P021_4_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P021_4_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG2_P021_4_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG2_P021_4_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG2_P021_4_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG2_P021_4_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG2_P021_4_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG2_P021_4_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG2_P021_4_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG2_P021_4_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG2_P021_5_CFG_PORT_0
#define PORT_PIN_CFG2_P021_5_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG2_P021_5_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG2_P021_5_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG2_P021_5_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG2_P021_5_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG2_P021_5_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P021_5_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P021_5_CFG_PORT_12   0U
#define PORT_PIN_CFG2_P021_5_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG2_P021_5_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG2_P021_5_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG2_P021_5_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG2_P021_5_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P021_5_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P021_5_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG2_P021_5_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG2_P021_5_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG2_P021_5_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG2_P021_5_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG2_P021_5_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG2_P021_5_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG2_P021_5_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG2_P021_5_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG2_P021_6_CFG_PORT_0
#define PORT_PIN_CFG2_P021_6_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG2_P021_6_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG2_P021_6_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG2_P021_6_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG2_P021_6_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG2_P021_6_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P021_6_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P021_6_CFG_PORT_12   0U
#define PORT_PIN_CFG2_P021_6_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG2_P021_6_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG2_P021_6_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG2_P021_6_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG2_P021_6_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P021_6_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P021_6_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG2_P021_6_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG2_P021_6_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG2_P021_6_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG2_P021_6_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG2_P021_6_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG2_P021_6_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG2_P021_6_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG2_P021_6_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG2_P021_7_CFG_PORT_0
#define PORT_PIN_CFG2_P021_7_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG2_P021_7_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG2_P021_7_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG2_P021_7_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG2_P021_7_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG2_P021_7_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P021_7_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P021_7_CFG_PORT_12   0U
#define PORT_PIN_CFG2_P021_7_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG2_P021_7_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG2_P021_7_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG2_P021_7_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG2_P021_7_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P021_7_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P021_7_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG2_P021_7_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG2_P021_7_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG2_P021_7_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG2_P021_7_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG2_P021_7_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG2_P021_7_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG2_P021_7_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG2_P021_7_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG2_P022_0_CFG_PORT_0
#define PORT_PIN_CFG2_P022_0_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG2_P022_0_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG2_P022_0_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG2_P022_0_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG2_P022_0_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG2_P022_0_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P022_0_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P022_0_CFG_PORT_12   0U
#define PORT_PIN_CFG2_P022_0_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG2_P022_0_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG2_P022_0_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG2_P022_0_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG2_P022_0_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P022_0_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P022_0_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG2_P022_0_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG2_P022_0_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG2_P022_0_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG2_P022_0_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG2_P022_0_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG2_P022_0_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG2_P022_0_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG2_P022_0_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P022_0
#error "PORT_PIN_P022_0 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG2_P022_1_CFG_PORT_0
#define PORT_PIN_CFG2_P022_1_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG2_P022_1_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG2_P022_1_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG2_P022_1_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG2_P022_1_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG2_P022_1_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P022_1_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P022_1_CFG_PORT_12   0U
#define PORT_PIN_CFG2_P022_1_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG2_P022_1_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG2_P022_1_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG2_P022_1_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG2_P022_1_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P022_1_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P022_1_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG2_P022_1_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG2_P022_1_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG2_P022_1_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG2_P022_1_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG2_P022_1_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG2_P022_1_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG2_P022_1_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG2_P022_1_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P022_1
#error "PORT_PIN_P022_1 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG2_P022_2_CFG_PORT_0
#define PORT_PIN_CFG2_P022_2_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG2_P022_2_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG2_P022_2_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG2_P022_2_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG2_P022_2_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG2_P022_2_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P022_2_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P022_2_CFG_PORT_12   0U
#define PORT_PIN_CFG2_P022_2_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG2_P022_2_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG2_P022_2_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG2_P022_2_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG2_P022_2_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P022_2_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P022_2_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG2_P022_2_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG2_P022_2_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG2_P022_2_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG2_P022_2_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG2_P022_2_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG2_P022_2_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG2_P022_2_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG2_P022_2_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG2_P022_3_CFG_PORT_0
#define PORT_PIN_CFG2_P022_3_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG2_P022_3_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG2_P022_3_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG2_P022_3_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG2_P022_3_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG2_P022_3_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P022_3_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P022_3_CFG_PORT_12   0U
#define PORT_PIN_CFG2_P022_3_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG2_P022_3_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG2_P022_3_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG2_P022_3_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG2_P022_3_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P022_3_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P022_3_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG2_P022_3_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG2_P022_3_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG2_P022_3_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG2_P022_3_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG2_P022_3_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG2_P022_3_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG2_P022_3_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG2_P022_3_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG2_P022_4_CFG_PORT_0
#define PORT_PIN_CFG2_P022_4_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG2_P022_4_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG2_P022_4_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG2_P022_4_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG2_P022_4_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG2_P022_4_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P022_4_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P022_4_CFG_PORT_12   0U
#define PORT_PIN_CFG2_P022_4_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG2_P022_4_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG2_P022_4_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG2_P022_4_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG2_P022_4_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P022_4_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P022_4_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG2_P022_4_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG2_P022_4_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG2_P022_4_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG2_P022_4_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG2_P022_4_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG2_P022_4_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG2_P022_4_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG2_P022_4_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG2_P022_5_CFG_PORT_0
#define PORT_PIN_CFG2_P022_5_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG2_P022_5_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG2_P022_5_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG2_P022_5_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG2_P022_5_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG2_P022_5_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P022_5_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P022_5_CFG_PORT_12   0U
#define PORT_PIN_CFG2_P022_5_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG2_P022_5_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG2_P022_5_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG2_P022_5_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG2_P022_5_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P022_5_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P022_5_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG2_P022_5_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG2_P022_5_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG2_P022_5_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG2_P022_5_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG2_P022_5_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG2_P022_5_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG2_P022_5_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG2_P022_5_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG2_P022_6_CFG_PORT_0
#define PORT_PIN_CFG2_P022_6_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG2_P022_6_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG2_P022_6_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG2_P022_6_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG2_P022_6_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG2_P022_6_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P022_6_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P022_6_CFG_PORT_12   0U
#define PORT_PIN_CFG2_P022_6_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG2_P022_6_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG2_P022_6_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG2_P022_6_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG2_P022_6_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P022_6_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P022_6_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG2_P022_6_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG2_P022_6_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG2_P022_6_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG2_P022_6_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG2_P022_6_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG2_P022_6_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG2_P022_6_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG2_P022_6_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG2_P022_7_CFG_PORT_0
#define PORT_PIN_CFG2_P022_7_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG2_P022_7_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG2_P022_7_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG2_P022_7_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG2_P022_7_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG2_P022_7_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P022_7_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P022_7_CFG_PORT_12   0U
#define PORT_PIN_CFG2_P022_7_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG2_P022_7_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG2_P022_7_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG2_P022_7_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG2_P022_7_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P022_7_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P022_7_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG2_P022_7_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG2_P022_7_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG2_P022_7_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG2_P022_7_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG2_P022_7_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG2_P022_7_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG2_P022_7_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG2_P022_7_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG2_P023_0_CFG_PORT_0
#define PORT_PIN_CFG2_P023_0_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG2_P023_0_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG2_P023_0_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG2_P023_0_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG2_P023_0_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG2_P023_0_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P023_0_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P023_0_CFG_PORT_12   0U
#define PORT_PIN_CFG2_P023_0_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG2_P023_0_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG2_P023_0_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG2_P023_0_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG2_P023_0_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P023_0_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P023_0_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG2_P023_0_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG2_P023_0_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG2_P023_0_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG2_P023_0_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG2_P023_0_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG2_P023_0_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG2_P023_0_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG2_P023_0_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG2_P023_1_CFG_PORT_0
#define PORT_PIN_CFG2_P023_1_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG2_P023_1_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG2_P023_1_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG2_P023_1_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG2_P023_1_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG2_P023_1_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P023_1_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P023_1_CFG_PORT_12   0U
#define PORT_PIN_CFG2_P023_1_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG2_P023_1_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG2_P023_1_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG2_P023_1_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG2_P023_1_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P023_1_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P023_1_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG2_P023_1_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG2_P023_1_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG2_P023_1_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG2_P023_1_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG2_P023_1_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG2_P023_1_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG2_P023_1_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG2_P023_1_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG2_P023_2_CFG_PORT_0
#define PORT_PIN_CFG2_P023_2_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG2_P023_2_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG2_P023_2_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG2_P023_2_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG2_P023_2_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG2_P023_2_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P023_2_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P023_2_CFG_PORT_12   0U
#define PORT_PIN_CFG2_P023_2_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG2_P023_2_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG2_P023_2_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG2_P023_2_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG2_P023_2_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P023_2_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P023_2_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG2_P023_2_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG2_P023_2_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG2_P023_2_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG2_P023_2_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG2_P023_2_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG2_P023_2_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG2_P023_2_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG2_P023_2_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG2_P023_3_CFG_PORT_0
#define PORT_PIN_CFG2_P023_3_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG2_P023_3_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG2_P023_3_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG2_P023_3_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG2_P023_3_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG2_P023_3_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P023_3_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P023_3_CFG_PORT_12   0U
#define PORT_PIN_CFG2_P023_3_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG2_P023_3_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG2_P023_3_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG2_P023_3_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG2_P023_3_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P023_3_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P023_3_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG2_P023_3_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG2_P023_3_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG2_P023_3_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG2_P023_3_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG2_P023_3_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG2_P023_3_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG2_P023_3_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG2_P023_3_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P023_3
#error "PORT_PIN_P023_3 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG2_P023_4_CFG_PORT_0
#define PORT_PIN_CFG2_P023_4_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG2_P023_4_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG2_P023_4_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG2_P023_4_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG2_P023_4_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG2_P023_4_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P023_4_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P023_4_CFG_PORT_12   0U
#define PORT_PIN_CFG2_P023_4_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG2_P023_4_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG2_P023_4_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG2_P023_4_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG2_P023_4_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P023_4_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P023_4_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG2_P023_4_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG2_P023_4_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG2_P023_4_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG2_P023_4_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG2_P023_4_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG2_P023_4_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG2_P023_4_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG2_P023_4_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P023_4
#error "PORT_PIN_P023_4 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG2_P023_5_CFG_PORT_0
#define PORT_PIN_CFG2_P023_5_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG2_P023_5_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG2_P023_5_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG2_P023_5_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG2_P023_5_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG2_P023_5_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P023_5_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P023_5_CFG_PORT_12   0U
#define PORT_PIN_CFG2_P023_5_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG2_P023_5_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG2_P023_5_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG2_P023_5_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG2_P023_5_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P023_5_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P023_5_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG2_P023_5_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG2_P023_5_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG2_P023_5_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG2_P023_5_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG2_P023_5_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG2_P023_5_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG2_P023_5_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG2_P023_5_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P023_5
#error "PORT_PIN_P023_5 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG2_P023_6_CFG_PORT_0
#define PORT_PIN_CFG2_P023_6_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG2_P023_6_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG2_P023_6_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG2_P023_6_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG2_P023_6_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG2_P023_6_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P023_6_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P023_6_CFG_PORT_12   0U
#define PORT_PIN_CFG2_P023_6_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG2_P023_6_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG2_P023_6_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG2_P023_6_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG2_P023_6_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P023_6_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P023_6_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG2_P023_6_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG2_P023_6_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG2_P023_6_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG2_P023_6_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG2_P023_6_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG2_P023_6_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG2_P023_6_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG2_P023_6_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P023_6
#error "PORT_PIN_P023_6 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG2_P023_7_CFG_PORT_0
#define PORT_PIN_CFG2_P023_7_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG2_P023_7_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG2_P023_7_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG2_P023_7_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG2_P023_7_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG2_P023_7_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P023_7_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG2_P023_7_CFG_PORT_12   0U
#define PORT_PIN_CFG2_P023_7_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG2_P023_7_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG2_P023_7_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG2_P023_7_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG2_P023_7_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG2_P023_7_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG2_P023_7_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG2_P023_7_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG2_P023_7_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG2_P023_7_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG2_P023_7_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG2_P023_7_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG2_P023_7_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG2_P023_7_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG2_P023_7_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P023_7
#error "PORT_PIN_P023_7 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG3_P000_0_CFG_PORT_0
#define PORT_PIN_CFG3_P000_0_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG3_P000_0_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG3_P000_0_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG3_P000_0_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG3_P000_0_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG3_P000_0_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P000_0_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P000_0_CFG_PORT_12   0U
#define PORT_PIN_CFG3_P000_0_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG3_P000_0_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG3_P000_0_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG3_P000_0_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG3_P000_0_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P000_0_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P000_0_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG3_P000_0_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG3_P000_0_CFG_PORT_6    PORT_PIN_X_CFG_PORT_6
#define PORT_PIN_CFG3_P000_0_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG3_P000_0_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG3_P000_0_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG3_P000_0_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG3_P000_0_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG3_P000_0_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P000_0
#error "PORT_PIN_P000_0 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG3_P000_1_CFG_PORT_0
#define PORT_PIN_CFG3_P000_1_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG3_P000_1_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG3_P000_1_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG3_P000_1_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG3_P000_1_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG3_P000_1_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P000_1_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P000_1_CFG_PORT_12   0U
#define PORT_PIN_CFG3_P000_1_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG3_P000_1_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG3_P000_1_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG3_P000_1_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG3_P000_1_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P000_1_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P000_1_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG3_P000_1_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG3_P000_1_CFG_PORT_6    PORT_PIN_X_CFG_PORT_6
#define PORT_PIN_CFG3_P000_1_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG3_P000_1_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG3_P000_1_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG3_P000_1_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG3_P000_1_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG3_P000_1_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P000_1
#error "PORT_PIN_P000_1 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG3_P000_2_CFG_PORT_0
#define PORT_PIN_CFG3_P000_2_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG3_P000_2_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG3_P000_2_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG3_P000_2_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG3_P000_2_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG3_P000_2_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P000_2_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P000_2_CFG_PORT_12   0U
#define PORT_PIN_CFG3_P000_2_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG3_P000_2_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG3_P000_2_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG3_P000_2_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG3_P000_2_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P000_2_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P000_2_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG3_P000_2_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG3_P000_2_CFG_PORT_6    PORT_PIN_X_CFG_PORT_6
#define PORT_PIN_CFG3_P000_2_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG3_P000_2_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG3_P000_2_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG3_P000_2_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG3_P000_2_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG3_P000_2_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P000_2
#error "PORT_PIN_P000_2 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG3_P000_3_CFG_PORT_0
#define PORT_PIN_CFG3_P000_3_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG3_P000_3_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG3_P000_3_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG3_P000_3_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG3_P000_3_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG3_P000_3_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P000_3_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P000_3_CFG_PORT_12   0U
#define PORT_PIN_CFG3_P000_3_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG3_P000_3_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG3_P000_3_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG3_P000_3_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG3_P000_3_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P000_3_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P000_3_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG3_P000_3_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG3_P000_3_CFG_PORT_6    PORT_PIN_X_CFG_PORT_6
#define PORT_PIN_CFG3_P000_3_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG3_P000_3_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG3_P000_3_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG3_P000_3_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG3_P000_3_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG3_P000_3_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P000_3
#error "PORT_PIN_P000_3 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG3_P000_4_CFG_PORT_0
#define PORT_PIN_CFG3_P000_4_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG3_P000_4_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG3_P000_4_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG3_P000_4_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG3_P000_4_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG3_P000_4_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P000_4_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P000_4_CFG_PORT_12   0U
#define PORT_PIN_CFG3_P000_4_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG3_P000_4_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG3_P000_4_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG3_P000_4_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG3_P000_4_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P000_4_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P000_4_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG3_P000_4_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG3_P000_4_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG3_P000_4_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG3_P000_4_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG3_P000_4_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG3_P000_4_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG3_P000_4_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG3_P000_4_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG3_P000_5_CFG_PORT_0
#define PORT_PIN_CFG3_P000_5_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG3_P000_5_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG3_P000_5_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG3_P000_5_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG3_P000_5_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG3_P000_5_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P000_5_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P000_5_CFG_PORT_12   0U
#define PORT_PIN_CFG3_P000_5_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG3_P000_5_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG3_P000_5_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG3_P000_5_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG3_P000_5_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P000_5_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P000_5_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG3_P000_5_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG3_P000_5_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG3_P000_5_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG3_P000_5_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG3_P000_5_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG3_P000_5_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG3_P000_5_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG3_P000_5_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG3_P000_6_CFG_PORT_0
#define PORT_PIN_CFG3_P000_6_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG3_P000_6_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG3_P000_6_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG3_P000_6_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG3_P000_6_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG3_P000_6_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P000_6_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P000_6_CFG_PORT_12   0U
#define PORT_PIN_CFG3_P000_6_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG3_P000_6_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG3_P000_6_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG3_P000_6_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG3_P000_6_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P000_6_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P000_6_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG3_P000_6_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG3_P000_6_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG3_P000_6_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG3_P000_6_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG3_P000_6_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG3_P000_6_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG3_P000_6_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG3_P000_6_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG3_P000_7_CFG_PORT_0
#define PORT_PIN_CFG3_P000_7_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG3_P000_7_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG3_P000_7_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG3_P000_7_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG3_P000_7_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG3_P000_7_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P000_7_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P000_7_CFG_PORT_12   0U
#define PORT_PIN_CFG3_P000_7_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG3_P000_7_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG3_P000_7_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG3_P000_7_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG3_P000_7_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P000_7_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P000_7_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG3_P000_7_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG3_P000_7_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG3_P000_7_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG3_P000_7_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG3_P000_7_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG3_P000_7_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG3_P000_7_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG3_P000_7_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG3_P002_0_CFG_PORT_0
#define PORT_PIN_CFG3_P002_0_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG3_P002_0_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG3_P002_0_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG3_P002_0_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG3_P002_0_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG3_P002_0_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P002_0_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P002_0_CFG_PORT_12   0U
#define PORT_PIN_CFG3_P002_0_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG3_P002_0_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG3_P002_0_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG3_P002_0_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG3_P002_0_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P002_0_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P002_0_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG3_P002_0_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG3_P002_0_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG3_P002_0_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG3_P002_0_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG3_P002_0_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG3_P002_0_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG3_P002_0_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG3_P002_0_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P002_0
#error "PORT_PIN_P002_0 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG3_P002_1_CFG_PORT_0
#define PORT_PIN_CFG3_P002_1_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG3_P002_1_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG3_P002_1_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG3_P002_1_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG3_P002_1_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG3_P002_1_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P002_1_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P002_1_CFG_PORT_12   0U
#define PORT_PIN_CFG3_P002_1_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG3_P002_1_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG3_P002_1_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG3_P002_1_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG3_P002_1_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P002_1_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P002_1_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG3_P002_1_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG3_P002_1_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG3_P002_1_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG3_P002_1_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG3_P002_1_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG3_P002_1_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG3_P002_1_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG3_P002_1_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P002_1
#error "PORT_PIN_P002_1 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG3_P002_2_CFG_PORT_0
#define PORT_PIN_CFG3_P002_2_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG3_P002_2_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG3_P002_2_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG3_P002_2_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG3_P002_2_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG3_P002_2_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P002_2_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P002_2_CFG_PORT_12   0U
#define PORT_PIN_CFG3_P002_2_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG3_P002_2_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG3_P002_2_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG3_P002_2_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG3_P002_2_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P002_2_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P002_2_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG3_P002_2_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG3_P002_2_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG3_P002_2_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG3_P002_2_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG3_P002_2_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG3_P002_2_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG3_P002_2_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG3_P002_2_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P002_2
#error "PORT_PIN_P002_2 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG3_P002_3_CFG_PORT_0
#define PORT_PIN_CFG3_P002_3_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG3_P002_3_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG3_P002_3_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG3_P002_3_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG3_P002_3_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG3_P002_3_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P002_3_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P002_3_CFG_PORT_12   0U
#define PORT_PIN_CFG3_P002_3_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG3_P002_3_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG3_P002_3_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG3_P002_3_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG3_P002_3_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P002_3_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P002_3_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG3_P002_3_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG3_P002_3_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG3_P002_3_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG3_P002_3_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG3_P002_3_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG3_P002_3_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG3_P002_3_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG3_P002_3_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P002_3
#error "PORT_PIN_P002_3 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG3_P002_4_CFG_PORT_0
#define PORT_PIN_CFG3_P002_4_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG3_P002_4_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG3_P002_4_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG3_P002_4_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG3_P002_4_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG3_P002_4_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P002_4_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P002_4_CFG_PORT_12   0U
#define PORT_PIN_CFG3_P002_4_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG3_P002_4_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG3_P002_4_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG3_P002_4_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG3_P002_4_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P002_4_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P002_4_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG3_P002_4_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG3_P002_4_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG3_P002_4_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG3_P002_4_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG3_P002_4_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG3_P002_4_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG3_P002_4_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG3_P002_4_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG3_P002_5_CFG_PORT_0
#define PORT_PIN_CFG3_P002_5_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG3_P002_5_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG3_P002_5_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG3_P002_5_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG3_P002_5_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG3_P002_5_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P002_5_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P002_5_CFG_PORT_12   0U
#define PORT_PIN_CFG3_P002_5_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG3_P002_5_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG3_P002_5_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG3_P002_5_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG3_P002_5_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P002_5_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P002_5_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG3_P002_5_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG3_P002_5_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG3_P002_5_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG3_P002_5_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG3_P002_5_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG3_P002_5_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG3_P002_5_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG3_P002_5_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG3_P002_6_CFG_PORT_0
#define PORT_PIN_CFG3_P002_6_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG3_P002_6_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG3_P002_6_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG3_P002_6_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG3_P002_6_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG3_P002_6_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P002_6_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P002_6_CFG_PORT_12   0U
#define PORT_PIN_CFG3_P002_6_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG3_P002_6_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG3_P002_6_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG3_P002_6_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG3_P002_6_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P002_6_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P002_6_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG3_P002_6_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG3_P002_6_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG3_P002_6_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG3_P002_6_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG3_P002_6_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG3_P002_6_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG3_P002_6_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG3_P002_6_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG3_P002_7_CFG_PORT_0
#define PORT_PIN_CFG3_P002_7_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG3_P002_7_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG3_P002_7_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG3_P002_7_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG3_P002_7_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG3_P002_7_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P002_7_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P002_7_CFG_PORT_12   0U
#define PORT_PIN_CFG3_P002_7_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG3_P002_7_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG3_P002_7_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG3_P002_7_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG3_P002_7_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P002_7_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P002_7_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG3_P002_7_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG3_P002_7_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG3_P002_7_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG3_P002_7_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG3_P002_7_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG3_P002_7_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG3_P002_7_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG3_P002_7_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG3_P005_0_CFG_PORT_0
#define PORT_PIN_CFG3_P005_0_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG3_P005_0_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG3_P005_0_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG3_P005_0_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG3_P005_0_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG3_P005_0_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P005_0_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P005_0_CFG_PORT_12   0U
#define PORT_PIN_CFG3_P005_0_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG3_P005_0_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG3_P005_0_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG3_P005_0_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG3_P005_0_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P005_0_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P005_0_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG3_P005_0_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG3_P005_0_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG3_P005_0_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG3_P005_0_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG3_P005_0_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG3_P005_0_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG3_P005_0_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG3_P005_0_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P005_0
#error "PORT_PIN_P005_0 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG3_P005_1_CFG_PORT_0
#define PORT_PIN_CFG3_P005_1_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG3_P005_1_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG3_P005_1_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG3_P005_1_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG3_P005_1_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG3_P005_1_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P005_1_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P005_1_CFG_PORT_12   0U
#define PORT_PIN_CFG3_P005_1_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG3_P005_1_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG3_P005_1_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG3_P005_1_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG3_P005_1_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P005_1_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P005_1_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG3_P005_1_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG3_P005_1_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG3_P005_1_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG3_P005_1_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG3_P005_1_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG3_P005_1_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG3_P005_1_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG3_P005_1_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P005_1
#error "PORT_PIN_P005_1 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG3_P005_2_CFG_PORT_0
#define PORT_PIN_CFG3_P005_2_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG3_P005_2_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG3_P005_2_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG3_P005_2_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG3_P005_2_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG3_P005_2_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P005_2_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P005_2_CFG_PORT_12   0U
#define PORT_PIN_CFG3_P005_2_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG3_P005_2_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG3_P005_2_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG3_P005_2_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG3_P005_2_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P005_2_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P005_2_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG3_P005_2_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG3_P005_2_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG3_P005_2_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG3_P005_2_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG3_P005_2_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG3_P005_2_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG3_P005_2_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG3_P005_2_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P005_2
#error "PORT_PIN_P005_2 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG3_P005_3_CFG_PORT_0
#define PORT_PIN_CFG3_P005_3_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG3_P005_3_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG3_P005_3_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG3_P005_3_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG3_P005_3_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG3_P005_3_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P005_3_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P005_3_CFG_PORT_12   0U
#define PORT_PIN_CFG3_P005_3_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG3_P005_3_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG3_P005_3_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG3_P005_3_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG3_P005_3_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P005_3_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P005_3_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG3_P005_3_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG3_P005_3_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG3_P005_3_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG3_P005_3_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG3_P005_3_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG3_P005_3_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG3_P005_3_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG3_P005_3_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P005_3
#error "PORT_PIN_P005_3 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG3_P005_4_CFG_PORT_0
#define PORT_PIN_CFG3_P005_4_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG3_P005_4_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG3_P005_4_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG3_P005_4_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG3_P005_4_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG3_P005_4_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P005_4_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P005_4_CFG_PORT_12   0U
#define PORT_PIN_CFG3_P005_4_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG3_P005_4_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG3_P005_4_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG3_P005_4_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG3_P005_4_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P005_4_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P005_4_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG3_P005_4_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG3_P005_4_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG3_P005_4_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG3_P005_4_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG3_P005_4_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG3_P005_4_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG3_P005_4_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG3_P005_4_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG3_P005_5_CFG_PORT_0
#define PORT_PIN_CFG3_P005_5_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG3_P005_5_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG3_P005_5_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG3_P005_5_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG3_P005_5_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG3_P005_5_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P005_5_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P005_5_CFG_PORT_12   0U
#define PORT_PIN_CFG3_P005_5_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG3_P005_5_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG3_P005_5_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG3_P005_5_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG3_P005_5_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P005_5_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P005_5_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG3_P005_5_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG3_P005_5_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG3_P005_5_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG3_P005_5_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG3_P005_5_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG3_P005_5_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG3_P005_5_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG3_P005_5_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG3_P005_6_CFG_PORT_0
#define PORT_PIN_CFG3_P005_6_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG3_P005_6_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG3_P005_6_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG3_P005_6_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG3_P005_6_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG3_P005_6_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P005_6_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P005_6_CFG_PORT_12   0U
#define PORT_PIN_CFG3_P005_6_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG3_P005_6_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG3_P005_6_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG3_P005_6_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG3_P005_6_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P005_6_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P005_6_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG3_P005_6_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG3_P005_6_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG3_P005_6_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG3_P005_6_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG3_P005_6_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG3_P005_6_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG3_P005_6_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG3_P005_6_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG3_P005_7_CFG_PORT_0
#define PORT_PIN_CFG3_P005_7_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG3_P005_7_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG3_P005_7_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG3_P005_7_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG3_P005_7_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG3_P005_7_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P005_7_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P005_7_CFG_PORT_12   0U
#define PORT_PIN_CFG3_P005_7_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG3_P005_7_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG3_P005_7_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG3_P005_7_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG3_P005_7_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P005_7_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P005_7_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG3_P005_7_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG3_P005_7_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG3_P005_7_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG3_P005_7_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG3_P005_7_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG3_P005_7_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG3_P005_7_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG3_P005_7_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG3_P006_0_CFG_PORT_0
#define PORT_PIN_CFG3_P006_0_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG3_P006_0_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG3_P006_0_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG3_P006_0_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG3_P006_0_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG3_P006_0_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P006_0_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P006_0_CFG_PORT_12   0U
#define PORT_PIN_CFG3_P006_0_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG3_P006_0_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG3_P006_0_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG3_P006_0_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG3_P006_0_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P006_0_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P006_0_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG3_P006_0_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG3_P006_0_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG3_P006_0_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG3_P006_0_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG3_P006_0_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG3_P006_0_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG3_P006_0_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG3_P006_0_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P006_0
#error "PORT_PIN_P006_0 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG3_P006_1_CFG_PORT_0
#define PORT_PIN_CFG3_P006_1_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG3_P006_1_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG3_P006_1_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG3_P006_1_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG3_P006_1_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG3_P006_1_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P006_1_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P006_1_CFG_PORT_12   0U
#define PORT_PIN_CFG3_P006_1_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG3_P006_1_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG3_P006_1_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG3_P006_1_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG3_P006_1_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P006_1_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P006_1_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG3_P006_1_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG3_P006_1_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG3_P006_1_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG3_P006_1_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG3_P006_1_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG3_P006_1_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG3_P006_1_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG3_P006_1_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P006_1
#error "PORT_PIN_P006_1 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG3_P006_2_CFG_PORT_0
#define PORT_PIN_CFG3_P006_2_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG3_P006_2_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG3_P006_2_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG3_P006_2_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG3_P006_2_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG3_P006_2_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P006_2_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P006_2_CFG_PORT_12   0U
#define PORT_PIN_CFG3_P006_2_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG3_P006_2_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG3_P006_2_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG3_P006_2_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG3_P006_2_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P006_2_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P006_2_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG3_P006_2_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG3_P006_2_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG3_P006_2_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG3_P006_2_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG3_P006_2_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG3_P006_2_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG3_P006_2_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG3_P006_2_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P006_2
#error "PORT_PIN_P006_2 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG3_P006_3_CFG_PORT_0
#define PORT_PIN_CFG3_P006_3_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG3_P006_3_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG3_P006_3_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG3_P006_3_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG3_P006_3_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG3_P006_3_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P006_3_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P006_3_CFG_PORT_12   0U
#define PORT_PIN_CFG3_P006_3_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG3_P006_3_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG3_P006_3_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG3_P006_3_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG3_P006_3_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P006_3_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P006_3_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG3_P006_3_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG3_P006_3_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG3_P006_3_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG3_P006_3_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG3_P006_3_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG3_P006_3_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG3_P006_3_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG3_P006_3_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P006_3
#error "PORT_PIN_P006_3 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG3_P006_4_CFG_PORT_0
#define PORT_PIN_CFG3_P006_4_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG3_P006_4_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG3_P006_4_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG3_P006_4_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG3_P006_4_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG3_P006_4_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P006_4_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P006_4_CFG_PORT_12   0U
#define PORT_PIN_CFG3_P006_4_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG3_P006_4_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG3_P006_4_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG3_P006_4_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG3_P006_4_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P006_4_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P006_4_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG3_P006_4_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG3_P006_4_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG3_P006_4_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG3_P006_4_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG3_P006_4_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG3_P006_4_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG3_P006_4_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG3_P006_4_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P006_4
#error "PORT_PIN_P006_4 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG3_P006_5_CFG_PORT_0
#define PORT_PIN_CFG3_P006_5_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG3_P006_5_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG3_P006_5_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG3_P006_5_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG3_P006_5_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG3_P006_5_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P006_5_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P006_5_CFG_PORT_12   0U
#define PORT_PIN_CFG3_P006_5_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG3_P006_5_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG3_P006_5_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG3_P006_5_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG3_P006_5_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P006_5_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P006_5_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG3_P006_5_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG3_P006_5_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG3_P006_5_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG3_P006_5_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG3_P006_5_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG3_P006_5_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG3_P006_5_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG3_P006_5_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P006_5
#error "PORT_PIN_P006_5 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG3_P006_6_CFG_PORT_0
#define PORT_PIN_CFG3_P006_6_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG3_P006_6_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG3_P006_6_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG3_P006_6_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG3_P006_6_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG3_P006_6_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P006_6_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P006_6_CFG_PORT_12   0U
#define PORT_PIN_CFG3_P006_6_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG3_P006_6_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG3_P006_6_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG3_P006_6_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG3_P006_6_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P006_6_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P006_6_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG3_P006_6_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG3_P006_6_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG3_P006_6_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG3_P006_6_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG3_P006_6_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG3_P006_6_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG3_P006_6_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG3_P006_6_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG3_P006_7_CFG_PORT_0
#define PORT_PIN_CFG3_P006_7_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG3_P006_7_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG3_P006_7_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG3_P006_7_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG3_P006_7_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG3_P006_7_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P006_7_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P006_7_CFG_PORT_12   0U
#define PORT_PIN_CFG3_P006_7_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG3_P006_7_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG3_P006_7_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG3_P006_7_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG3_P006_7_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P006_7_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P006_7_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG3_P006_7_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG3_P006_7_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG3_P006_7_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG3_P006_7_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG3_P006_7_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG3_P006_7_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG3_P006_7_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG3_P006_7_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG3_P007_0_CFG_PORT_0
#define PORT_PIN_CFG3_P007_0_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG3_P007_0_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG3_P007_0_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG3_P007_0_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG3_P007_0_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG3_P007_0_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P007_0_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P007_0_CFG_PORT_12   0U
#define PORT_PIN_CFG3_P007_0_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG3_P007_0_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG3_P007_0_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG3_P007_0_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG3_P007_0_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P007_0_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P007_0_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG3_P007_0_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG3_P007_0_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG3_P007_0_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG3_P007_0_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG3_P007_0_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG3_P007_0_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG3_P007_0_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG3_P007_0_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P007_0
#error "PORT_PIN_P007_0 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG3_P007_1_CFG_PORT_0
#define PORT_PIN_CFG3_P007_1_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG3_P007_1_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG3_P007_1_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG3_P007_1_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG3_P007_1_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG3_P007_1_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P007_1_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P007_1_CFG_PORT_12   0U
#define PORT_PIN_CFG3_P007_1_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG3_P007_1_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG3_P007_1_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG3_P007_1_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG3_P007_1_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P007_1_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P007_1_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG3_P007_1_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG3_P007_1_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG3_P007_1_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG3_P007_1_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG3_P007_1_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG3_P007_1_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG3_P007_1_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG3_P007_1_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P007_1
#error "PORT_PIN_P007_1 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG3_P007_2_CFG_PORT_0
#define PORT_PIN_CFG3_P007_2_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG3_P007_2_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG3_P007_2_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG3_P007_2_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG3_P007_2_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG3_P007_2_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P007_2_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P007_2_CFG_PORT_12   0U
#define PORT_PIN_CFG3_P007_2_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG3_P007_2_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG3_P007_2_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG3_P007_2_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG3_P007_2_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P007_2_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P007_2_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG3_P007_2_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG3_P007_2_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG3_P007_2_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG3_P007_2_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG3_P007_2_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG3_P007_2_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG3_P007_2_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG3_P007_2_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P007_2
#error "PORT_PIN_P007_2 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG3_P007_3_CFG_PORT_0
#define PORT_PIN_CFG3_P007_3_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG3_P007_3_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG3_P007_3_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG3_P007_3_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG3_P007_3_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG3_P007_3_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P007_3_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P007_3_CFG_PORT_12   0U
#define PORT_PIN_CFG3_P007_3_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG3_P007_3_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG3_P007_3_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG3_P007_3_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG3_P007_3_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P007_3_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P007_3_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG3_P007_3_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG3_P007_3_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG3_P007_3_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG3_P007_3_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG3_P007_3_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG3_P007_3_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG3_P007_3_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG3_P007_3_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P007_3
#error "PORT_PIN_P007_3 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG3_P007_4_CFG_PORT_0
#define PORT_PIN_CFG3_P007_4_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG3_P007_4_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG3_P007_4_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG3_P007_4_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG3_P007_4_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG3_P007_4_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P007_4_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P007_4_CFG_PORT_12   0U
#define PORT_PIN_CFG3_P007_4_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG3_P007_4_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG3_P007_4_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG3_P007_4_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG3_P007_4_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P007_4_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P007_4_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG3_P007_4_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG3_P007_4_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG3_P007_4_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG3_P007_4_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG3_P007_4_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG3_P007_4_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG3_P007_4_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG3_P007_4_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG3_P007_5_CFG_PORT_0
#define PORT_PIN_CFG3_P007_5_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG3_P007_5_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG3_P007_5_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG3_P007_5_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG3_P007_5_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG3_P007_5_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P007_5_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P007_5_CFG_PORT_12   0U
#define PORT_PIN_CFG3_P007_5_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG3_P007_5_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG3_P007_5_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG3_P007_5_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG3_P007_5_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P007_5_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P007_5_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG3_P007_5_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG3_P007_5_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG3_P007_5_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG3_P007_5_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG3_P007_5_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG3_P007_5_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG3_P007_5_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG3_P007_5_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG3_P007_6_CFG_PORT_0
#define PORT_PIN_CFG3_P007_6_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG3_P007_6_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG3_P007_6_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG3_P007_6_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG3_P007_6_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG3_P007_6_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P007_6_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P007_6_CFG_PORT_12   0U
#define PORT_PIN_CFG3_P007_6_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG3_P007_6_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG3_P007_6_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG3_P007_6_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG3_P007_6_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P007_6_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P007_6_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG3_P007_6_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG3_P007_6_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG3_P007_6_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG3_P007_6_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG3_P007_6_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG3_P007_6_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG3_P007_6_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG3_P007_6_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG3_P007_7_CFG_PORT_0
#define PORT_PIN_CFG3_P007_7_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG3_P007_7_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG3_P007_7_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG3_P007_7_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG3_P007_7_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG3_P007_7_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P007_7_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P007_7_CFG_PORT_12   0U
#define PORT_PIN_CFG3_P007_7_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG3_P007_7_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG3_P007_7_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG3_P007_7_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG3_P007_7_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P007_7_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P007_7_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG3_P007_7_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG3_P007_7_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG3_P007_7_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG3_P007_7_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG3_P007_7_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG3_P007_7_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG3_P007_7_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG3_P007_7_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG3_P008_0_CFG_PORT_0
#define PORT_PIN_CFG3_P008_0_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG3_P008_0_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG3_P008_0_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG3_P008_0_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG3_P008_0_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG3_P008_0_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P008_0_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P008_0_CFG_PORT_12   0U
#define PORT_PIN_CFG3_P008_0_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG3_P008_0_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG3_P008_0_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG3_P008_0_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG3_P008_0_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P008_0_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P008_0_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG3_P008_0_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG3_P008_0_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG3_P008_0_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG3_P008_0_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG3_P008_0_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG3_P008_0_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG3_P008_0_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG3_P008_0_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P008_0
#error "PORT_PIN_P008_0 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG3_P008_1_CFG_PORT_0
#define PORT_PIN_CFG3_P008_1_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG3_P008_1_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG3_P008_1_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG3_P008_1_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG3_P008_1_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG3_P008_1_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P008_1_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P008_1_CFG_PORT_12   0U
#define PORT_PIN_CFG3_P008_1_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG3_P008_1_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG3_P008_1_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG3_P008_1_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG3_P008_1_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P008_1_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P008_1_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG3_P008_1_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG3_P008_1_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG3_P008_1_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG3_P008_1_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG3_P008_1_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG3_P008_1_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG3_P008_1_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG3_P008_1_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P008_1
#error "PORT_PIN_P008_1 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG3_P008_2_CFG_PORT_0
#define PORT_PIN_CFG3_P008_2_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG3_P008_2_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG3_P008_2_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG3_P008_2_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG3_P008_2_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG3_P008_2_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P008_2_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P008_2_CFG_PORT_12   0U
#define PORT_PIN_CFG3_P008_2_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG3_P008_2_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG3_P008_2_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG3_P008_2_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG3_P008_2_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P008_2_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P008_2_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG3_P008_2_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG3_P008_2_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG3_P008_2_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG3_P008_2_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG3_P008_2_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG3_P008_2_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG3_P008_2_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG3_P008_2_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P008_2
#error "PORT_PIN_P008_2 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG3_P008_3_CFG_PORT_0
#define PORT_PIN_CFG3_P008_3_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG3_P008_3_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG3_P008_3_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG3_P008_3_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG3_P008_3_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG3_P008_3_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P008_3_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P008_3_CFG_PORT_12   0U
#define PORT_PIN_CFG3_P008_3_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG3_P008_3_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG3_P008_3_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG3_P008_3_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG3_P008_3_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P008_3_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P008_3_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG3_P008_3_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG3_P008_3_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG3_P008_3_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG3_P008_3_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG3_P008_3_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG3_P008_3_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG3_P008_3_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG3_P008_3_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG3_P008_4_CFG_PORT_0
#define PORT_PIN_CFG3_P008_4_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG3_P008_4_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG3_P008_4_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG3_P008_4_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG3_P008_4_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG3_P008_4_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P008_4_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P008_4_CFG_PORT_12   0U
#define PORT_PIN_CFG3_P008_4_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG3_P008_4_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG3_P008_4_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG3_P008_4_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG3_P008_4_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P008_4_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P008_4_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG3_P008_4_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG3_P008_4_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG3_P008_4_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG3_P008_4_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG3_P008_4_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG3_P008_4_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG3_P008_4_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG3_P008_4_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG3_P008_5_CFG_PORT_0
#define PORT_PIN_CFG3_P008_5_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG3_P008_5_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG3_P008_5_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG3_P008_5_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG3_P008_5_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG3_P008_5_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P008_5_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P008_5_CFG_PORT_12   0U
#define PORT_PIN_CFG3_P008_5_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG3_P008_5_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG3_P008_5_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG3_P008_5_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG3_P008_5_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P008_5_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P008_5_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG3_P008_5_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG3_P008_5_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG3_P008_5_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG3_P008_5_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG3_P008_5_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG3_P008_5_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG3_P008_5_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG3_P008_5_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG3_P008_6_CFG_PORT_0
#define PORT_PIN_CFG3_P008_6_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG3_P008_6_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG3_P008_6_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG3_P008_6_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG3_P008_6_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG3_P008_6_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P008_6_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P008_6_CFG_PORT_12   0U
#define PORT_PIN_CFG3_P008_6_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG3_P008_6_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG3_P008_6_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG3_P008_6_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG3_P008_6_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P008_6_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P008_6_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG3_P008_6_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG3_P008_6_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG3_P008_6_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG3_P008_6_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG3_P008_6_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG3_P008_6_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG3_P008_6_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG3_P008_6_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG3_P008_7_CFG_PORT_0
#define PORT_PIN_CFG3_P008_7_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG3_P008_7_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG3_P008_7_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG3_P008_7_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG3_P008_7_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG3_P008_7_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P008_7_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P008_7_CFG_PORT_12   0U
#define PORT_PIN_CFG3_P008_7_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG3_P008_7_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG3_P008_7_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG3_P008_7_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG3_P008_7_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P008_7_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P008_7_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG3_P008_7_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG3_P008_7_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG3_P008_7_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG3_P008_7_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG3_P008_7_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG3_P008_7_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG3_P008_7_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG3_P008_7_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG3_P011_0_CFG_PORT_0
#define PORT_PIN_CFG3_P011_0_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG3_P011_0_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG3_P011_0_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG3_P011_0_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG3_P011_0_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG3_P011_0_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P011_0_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P011_0_CFG_PORT_12   0U
#define PORT_PIN_CFG3_P011_0_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG3_P011_0_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG3_P011_0_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG3_P011_0_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG3_P011_0_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P011_0_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P011_0_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG3_P011_0_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG3_P011_0_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG3_P011_0_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG3_P011_0_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG3_P011_0_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG3_P011_0_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG3_P011_0_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG3_P011_0_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P011_0
#error "PORT_PIN_P011_0 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG3_P011_1_CFG_PORT_0
#define PORT_PIN_CFG3_P011_1_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG3_P011_1_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG3_P011_1_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG3_P011_1_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG3_P011_1_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG3_P011_1_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P011_1_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P011_1_CFG_PORT_12   0U
#define PORT_PIN_CFG3_P011_1_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG3_P011_1_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG3_P011_1_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG3_P011_1_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG3_P011_1_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P011_1_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P011_1_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG3_P011_1_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG3_P011_1_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG3_P011_1_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG3_P011_1_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG3_P011_1_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG3_P011_1_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG3_P011_1_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG3_P011_1_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P011_1
#error "PORT_PIN_P011_1 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG3_P011_2_CFG_PORT_0
#define PORT_PIN_CFG3_P011_2_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG3_P011_2_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG3_P011_2_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG3_P011_2_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG3_P011_2_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG3_P011_2_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P011_2_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P011_2_CFG_PORT_12   0U
#define PORT_PIN_CFG3_P011_2_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG3_P011_2_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG3_P011_2_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG3_P011_2_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG3_P011_2_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P011_2_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P011_2_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG3_P011_2_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG3_P011_2_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG3_P011_2_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG3_P011_2_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG3_P011_2_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG3_P011_2_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG3_P011_2_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG3_P011_2_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P011_2
#error "PORT_PIN_P011_2 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG3_P011_3_CFG_PORT_0
#define PORT_PIN_CFG3_P011_3_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG3_P011_3_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG3_P011_3_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG3_P011_3_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG3_P011_3_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG3_P011_3_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P011_3_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P011_3_CFG_PORT_12   0U
#define PORT_PIN_CFG3_P011_3_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG3_P011_3_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG3_P011_3_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG3_P011_3_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG3_P011_3_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P011_3_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P011_3_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG3_P011_3_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG3_P011_3_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG3_P011_3_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG3_P011_3_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG3_P011_3_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG3_P011_3_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG3_P011_3_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG3_P011_3_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG3_P011_4_CFG_PORT_0
#define PORT_PIN_CFG3_P011_4_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG3_P011_4_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG3_P011_4_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG3_P011_4_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG3_P011_4_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG3_P011_4_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P011_4_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P011_4_CFG_PORT_12   0U
#define PORT_PIN_CFG3_P011_4_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG3_P011_4_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG3_P011_4_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG3_P011_4_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG3_P011_4_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P011_4_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P011_4_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG3_P011_4_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG3_P011_4_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG3_P011_4_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG3_P011_4_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG3_P011_4_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG3_P011_4_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG3_P011_4_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG3_P011_4_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG3_P011_5_CFG_PORT_0
#define PORT_PIN_CFG3_P011_5_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG3_P011_5_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG3_P011_5_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG3_P011_5_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG3_P011_5_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG3_P011_5_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P011_5_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P011_5_CFG_PORT_12   0U
#define PORT_PIN_CFG3_P011_5_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG3_P011_5_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG3_P011_5_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG3_P011_5_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG3_P011_5_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P011_5_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P011_5_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG3_P011_5_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG3_P011_5_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG3_P011_5_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG3_P011_5_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG3_P011_5_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG3_P011_5_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG3_P011_5_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG3_P011_5_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG3_P011_6_CFG_PORT_0
#define PORT_PIN_CFG3_P011_6_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG3_P011_6_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG3_P011_6_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG3_P011_6_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG3_P011_6_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG3_P011_6_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P011_6_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P011_6_CFG_PORT_12   0U
#define PORT_PIN_CFG3_P011_6_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG3_P011_6_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG3_P011_6_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG3_P011_6_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG3_P011_6_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P011_6_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P011_6_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG3_P011_6_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG3_P011_6_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG3_P011_6_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG3_P011_6_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG3_P011_6_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG3_P011_6_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG3_P011_6_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG3_P011_6_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG3_P011_7_CFG_PORT_0
#define PORT_PIN_CFG3_P011_7_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG3_P011_7_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG3_P011_7_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG3_P011_7_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG3_P011_7_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG3_P011_7_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P011_7_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P011_7_CFG_PORT_12   0U
#define PORT_PIN_CFG3_P011_7_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG3_P011_7_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG3_P011_7_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG3_P011_7_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG3_P011_7_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P011_7_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P011_7_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG3_P011_7_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG3_P011_7_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG3_P011_7_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG3_P011_7_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG3_P011_7_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG3_P011_7_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG3_P011_7_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG3_P011_7_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG3_P012_0_CFG_PORT_0
#define PORT_PIN_CFG3_P012_0_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG3_P012_0_CFG_PORT_1    PORT_PIN_X_CFG_PORT_1
#define PORT_PIN_CFG3_P012_0_CFG_PORT_2    PORT_PIN_X_CFG_PORT_2
#define PORT_PIN_CFG3_P012_0_CFG_PORT_3    PORT_PIN_X_CFG_PORT_3
#define PORT_PIN_CFG3_P012_0_CFG_PORT_9    PORT_PIN_X_CFG_PORT_9
#define PORT_PIN_CFG3_P012_0_CFG_PORT_10   PORT_PIN_X_CFG_PORT_10
#define PORT_PIN_CFG3_P012_0_CFG_PORT_11   PORT_PIN_X_CFG_PORT_11
#define PORT_PIN_CFG3_P012_0_CFG_PORT_12   PORT_PIN_X_CFG_PORT_12
#define PORT_PIN_CFG3_P012_0_CFG_PORT_13   PORT_PIN_X_CFG_PORT_13
#define PORT_PIN_CFG3_P012_0_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG3_P012_0_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG3_P012_0_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG3_P012_0_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P012_0_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P012_0_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG3_P012_0_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG3_P012_0_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG3_P012_0_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG3_P012_0_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG3_P012_0_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG3_P012_0_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG3_P012_0_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG3_P012_0_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P012_0
#error "PORT_PIN_P012_0 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG3_P012_1_CFG_PORT_0
#define PORT_PIN_CFG3_P012_1_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG3_P012_1_CFG_PORT_1    PORT_PIN_X_CFG_PORT_1
#define PORT_PIN_CFG3_P012_1_CFG_PORT_2    PORT_PIN_X_CFG_PORT_2
#define PORT_PIN_CFG3_P012_1_CFG_PORT_3    PORT_PIN_X_CFG_PORT_3
#define PORT_PIN_CFG3_P012_1_CFG_PORT_9    PORT_PIN_X_CFG_PORT_9
#define PORT_PIN_CFG3_P012_1_CFG_PORT_10   PORT_PIN_X_CFG_PORT_10
#define PORT_PIN_CFG3_P012_1_CFG_PORT_11   PORT_PIN_X_CFG_PORT_11
#define PORT_PIN_CFG3_P012_1_CFG_PORT_12   PORT_PIN_X_CFG_PORT_12
#define PORT_PIN_CFG3_P012_1_CFG_PORT_13   PORT_PIN_X_CFG_PORT_13
#define PORT_PIN_CFG3_P012_1_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG3_P012_1_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG3_P012_1_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG3_P012_1_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P012_1_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P012_1_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG3_P012_1_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG3_P012_1_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG3_P012_1_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG3_P012_1_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG3_P012_1_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG3_P012_1_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG3_P012_1_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG3_P012_1_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P012_1
#error "PORT_PIN_P012_1 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG3_P012_2_CFG_PORT_0
#define PORT_PIN_CFG3_P012_2_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG3_P012_2_CFG_PORT_1    PORT_PIN_X_CFG_PORT_1
#define PORT_PIN_CFG3_P012_2_CFG_PORT_2    PORT_PIN_X_CFG_PORT_2
#define PORT_PIN_CFG3_P012_2_CFG_PORT_3    PORT_PIN_X_CFG_PORT_3
#define PORT_PIN_CFG3_P012_2_CFG_PORT_9    PORT_PIN_X_CFG_PORT_9
#define PORT_PIN_CFG3_P012_2_CFG_PORT_10   PORT_PIN_X_CFG_PORT_10
#define PORT_PIN_CFG3_P012_2_CFG_PORT_11   PORT_PIN_X_CFG_PORT_11
#define PORT_PIN_CFG3_P012_2_CFG_PORT_12   PORT_PIN_X_CFG_PORT_12
#define PORT_PIN_CFG3_P012_2_CFG_PORT_13   PORT_PIN_X_CFG_PORT_13
#define PORT_PIN_CFG3_P012_2_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG3_P012_2_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG3_P012_2_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG3_P012_2_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P012_2_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P012_2_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG3_P012_2_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG3_P012_2_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG3_P012_2_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG3_P012_2_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG3_P012_2_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG3_P012_2_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG3_P012_2_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG3_P012_2_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P012_2
#error "PORT_PIN_P012_2 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG3_P012_3_CFG_PORT_0
#define PORT_PIN_CFG3_P012_3_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG3_P012_3_CFG_PORT_1    PORT_PIN_X_CFG_PORT_1
#define PORT_PIN_CFG3_P012_3_CFG_PORT_2    PORT_PIN_X_CFG_PORT_2
#define PORT_PIN_CFG3_P012_3_CFG_PORT_3    PORT_PIN_X_CFG_PORT_3
#define PORT_PIN_CFG3_P012_3_CFG_PORT_9    PORT_PIN_X_CFG_PORT_9
#define PORT_PIN_CFG3_P012_3_CFG_PORT_10   PORT_PIN_X_CFG_PORT_10
#define PORT_PIN_CFG3_P012_3_CFG_PORT_11   PORT_PIN_X_CFG_PORT_11
#define PORT_PIN_CFG3_P012_3_CFG_PORT_12   PORT_PIN_X_CFG_PORT_12
#define PORT_PIN_CFG3_P012_3_CFG_PORT_13   PORT_PIN_X_CFG_PORT_13
#define PORT_PIN_CFG3_P012_3_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG3_P012_3_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG3_P012_3_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG3_P012_3_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P012_3_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P012_3_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG3_P012_3_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG3_P012_3_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG3_P012_3_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG3_P012_3_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG3_P012_3_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG3_P012_3_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG3_P012_3_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG3_P012_3_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P012_3
#error "PORT_PIN_P012_3 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG3_P012_4_CFG_PORT_0
#define PORT_PIN_CFG3_P012_4_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG3_P012_4_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG3_P012_4_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG3_P012_4_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG3_P012_4_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG3_P012_4_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P012_4_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P012_4_CFG_PORT_12   0U
#define PORT_PIN_CFG3_P012_4_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG3_P012_4_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG3_P012_4_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG3_P012_4_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG3_P012_4_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P012_4_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P012_4_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG3_P012_4_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG3_P012_4_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG3_P012_4_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG3_P012_4_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG3_P012_4_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG3_P012_4_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG3_P012_4_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG3_P012_4_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG3_P012_5_CFG_PORT_0
#define PORT_PIN_CFG3_P012_5_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG3_P012_5_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG3_P012_5_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG3_P012_5_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG3_P012_5_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG3_P012_5_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P012_5_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P012_5_CFG_PORT_12   0U
#define PORT_PIN_CFG3_P012_5_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG3_P012_5_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG3_P012_5_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG3_P012_5_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG3_P012_5_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P012_5_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P012_5_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG3_P012_5_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG3_P012_5_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG3_P012_5_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG3_P012_5_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG3_P012_5_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG3_P012_5_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG3_P012_5_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG3_P012_5_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG3_P012_6_CFG_PORT_0
#define PORT_PIN_CFG3_P012_6_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG3_P012_6_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG3_P012_6_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG3_P012_6_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG3_P012_6_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG3_P012_6_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P012_6_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P012_6_CFG_PORT_12   0U
#define PORT_PIN_CFG3_P012_6_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG3_P012_6_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG3_P012_6_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG3_P012_6_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG3_P012_6_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P012_6_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P012_6_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG3_P012_6_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG3_P012_6_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG3_P012_6_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG3_P012_6_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG3_P012_6_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG3_P012_6_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG3_P012_6_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG3_P012_6_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG3_P012_7_CFG_PORT_0
#define PORT_PIN_CFG3_P012_7_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG3_P012_7_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG3_P012_7_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG3_P012_7_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG3_P012_7_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG3_P012_7_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P012_7_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P012_7_CFG_PORT_12   0U
#define PORT_PIN_CFG3_P012_7_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG3_P012_7_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG3_P012_7_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG3_P012_7_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG3_P012_7_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P012_7_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P012_7_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG3_P012_7_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG3_P012_7_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG3_P012_7_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG3_P012_7_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG3_P012_7_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG3_P012_7_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG3_P012_7_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG3_P012_7_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG3_P013_0_CFG_PORT_0
#define PORT_PIN_CFG3_P013_0_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG3_P013_0_CFG_PORT_1    PORT_PIN_X_CFG_PORT_1
#define PORT_PIN_CFG3_P013_0_CFG_PORT_2    PORT_PIN_X_CFG_PORT_2
#define PORT_PIN_CFG3_P013_0_CFG_PORT_3    PORT_PIN_X_CFG_PORT_3
#define PORT_PIN_CFG3_P013_0_CFG_PORT_9    PORT_PIN_X_CFG_PORT_9
#define PORT_PIN_CFG3_P013_0_CFG_PORT_10   PORT_PIN_X_CFG_PORT_10
#define PORT_PIN_CFG3_P013_0_CFG_PORT_11   PORT_PIN_X_CFG_PORT_11
#define PORT_PIN_CFG3_P013_0_CFG_PORT_12   PORT_PIN_X_CFG_PORT_12
#define PORT_PIN_CFG3_P013_0_CFG_PORT_13   PORT_PIN_X_CFG_PORT_13
#define PORT_PIN_CFG3_P013_0_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG3_P013_0_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG3_P013_0_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG3_P013_0_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P013_0_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P013_0_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG3_P013_0_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG3_P013_0_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG3_P013_0_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG3_P013_0_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG3_P013_0_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG3_P013_0_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG3_P013_0_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG3_P013_0_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P013_0
#error "PORT_PIN_P013_0 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG3_P013_1_CFG_PORT_0
#define PORT_PIN_CFG3_P013_1_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG3_P013_1_CFG_PORT_1    PORT_PIN_X_CFG_PORT_1
#define PORT_PIN_CFG3_P013_1_CFG_PORT_2    PORT_PIN_X_CFG_PORT_2
#define PORT_PIN_CFG3_P013_1_CFG_PORT_3    PORT_PIN_X_CFG_PORT_3
#define PORT_PIN_CFG3_P013_1_CFG_PORT_9    PORT_PIN_X_CFG_PORT_9
#define PORT_PIN_CFG3_P013_1_CFG_PORT_10   PORT_PIN_X_CFG_PORT_10
#define PORT_PIN_CFG3_P013_1_CFG_PORT_11   PORT_PIN_X_CFG_PORT_11
#define PORT_PIN_CFG3_P013_1_CFG_PORT_12   PORT_PIN_X_CFG_PORT_12
#define PORT_PIN_CFG3_P013_1_CFG_PORT_13   PORT_PIN_X_CFG_PORT_13
#define PORT_PIN_CFG3_P013_1_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG3_P013_1_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG3_P013_1_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG3_P013_1_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P013_1_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P013_1_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG3_P013_1_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG3_P013_1_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG3_P013_1_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG3_P013_1_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG3_P013_1_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG3_P013_1_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG3_P013_1_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG3_P013_1_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P013_1
#error "PORT_PIN_P013_1 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG3_P013_2_CFG_PORT_0
#define PORT_PIN_CFG3_P013_2_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG3_P013_2_CFG_PORT_1    PORT_PIN_X_CFG_PORT_1
#define PORT_PIN_CFG3_P013_2_CFG_PORT_2    PORT_PIN_X_CFG_PORT_2
#define PORT_PIN_CFG3_P013_2_CFG_PORT_3    PORT_PIN_X_CFG_PORT_3
#define PORT_PIN_CFG3_P013_2_CFG_PORT_9    PORT_PIN_X_CFG_PORT_9
#define PORT_PIN_CFG3_P013_2_CFG_PORT_10   PORT_PIN_X_CFG_PORT_10
#define PORT_PIN_CFG3_P013_2_CFG_PORT_11   PORT_PIN_X_CFG_PORT_11
#define PORT_PIN_CFG3_P013_2_CFG_PORT_12   PORT_PIN_X_CFG_PORT_12
#define PORT_PIN_CFG3_P013_2_CFG_PORT_13   PORT_PIN_X_CFG_PORT_13
#define PORT_PIN_CFG3_P013_2_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG3_P013_2_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG3_P013_2_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG3_P013_2_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P013_2_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P013_2_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG3_P013_2_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG3_P013_2_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG3_P013_2_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG3_P013_2_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG3_P013_2_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG3_P013_2_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG3_P013_2_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG3_P013_2_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P013_2
#error "PORT_PIN_P013_2 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG3_P013_3_CFG_PORT_0
#define PORT_PIN_CFG3_P013_3_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG3_P013_3_CFG_PORT_1    PORT_PIN_X_CFG_PORT_1
#define PORT_PIN_CFG3_P013_3_CFG_PORT_2    PORT_PIN_X_CFG_PORT_2
#define PORT_PIN_CFG3_P013_3_CFG_PORT_3    PORT_PIN_X_CFG_PORT_3
#define PORT_PIN_CFG3_P013_3_CFG_PORT_9    PORT_PIN_X_CFG_PORT_9
#define PORT_PIN_CFG3_P013_3_CFG_PORT_10   PORT_PIN_X_CFG_PORT_10
#define PORT_PIN_CFG3_P013_3_CFG_PORT_11   PORT_PIN_X_CFG_PORT_11
#define PORT_PIN_CFG3_P013_3_CFG_PORT_12   PORT_PIN_X_CFG_PORT_12
#define PORT_PIN_CFG3_P013_3_CFG_PORT_13   PORT_PIN_X_CFG_PORT_13
#define PORT_PIN_CFG3_P013_3_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG3_P013_3_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG3_P013_3_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG3_P013_3_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P013_3_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P013_3_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG3_P013_3_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG3_P013_3_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG3_P013_3_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG3_P013_3_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG3_P013_3_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG3_P013_3_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG3_P013_3_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG3_P013_3_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P013_3
#error "PORT_PIN_P013_3 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG3_P013_4_CFG_PORT_0
#define PORT_PIN_CFG3_P013_4_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG3_P013_4_CFG_PORT_1    PORT_PIN_X_CFG_PORT_1
#define PORT_PIN_CFG3_P013_4_CFG_PORT_2    PORT_PIN_X_CFG_PORT_2
#define PORT_PIN_CFG3_P013_4_CFG_PORT_3    PORT_PIN_X_CFG_PORT_3
#define PORT_PIN_CFG3_P013_4_CFG_PORT_9    PORT_PIN_X_CFG_PORT_9
#define PORT_PIN_CFG3_P013_4_CFG_PORT_10   PORT_PIN_X_CFG_PORT_10
#define PORT_PIN_CFG3_P013_4_CFG_PORT_11   PORT_PIN_X_CFG_PORT_11
#define PORT_PIN_CFG3_P013_4_CFG_PORT_12   PORT_PIN_X_CFG_PORT_12
#define PORT_PIN_CFG3_P013_4_CFG_PORT_13   PORT_PIN_X_CFG_PORT_13
#define PORT_PIN_CFG3_P013_4_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG3_P013_4_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG3_P013_4_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG3_P013_4_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P013_4_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P013_4_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG3_P013_4_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG3_P013_4_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG3_P013_4_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG3_P013_4_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG3_P013_4_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG3_P013_4_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG3_P013_4_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG3_P013_4_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P013_4
#error "PORT_PIN_P013_4 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG3_P013_5_CFG_PORT_0
#define PORT_PIN_CFG3_P013_5_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG3_P013_5_CFG_PORT_1    PORT_PIN_X_CFG_PORT_1
#define PORT_PIN_CFG3_P013_5_CFG_PORT_2    PORT_PIN_X_CFG_PORT_2
#define PORT_PIN_CFG3_P013_5_CFG_PORT_3    PORT_PIN_X_CFG_PORT_3
#define PORT_PIN_CFG3_P013_5_CFG_PORT_9    PORT_PIN_X_CFG_PORT_9
#define PORT_PIN_CFG3_P013_5_CFG_PORT_10   PORT_PIN_X_CFG_PORT_10
#define PORT_PIN_CFG3_P013_5_CFG_PORT_11   PORT_PIN_X_CFG_PORT_11
#define PORT_PIN_CFG3_P013_5_CFG_PORT_12   PORT_PIN_X_CFG_PORT_12
#define PORT_PIN_CFG3_P013_5_CFG_PORT_13   PORT_PIN_X_CFG_PORT_13
#define PORT_PIN_CFG3_P013_5_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG3_P013_5_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG3_P013_5_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG3_P013_5_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P013_5_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P013_5_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG3_P013_5_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG3_P013_5_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG3_P013_5_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG3_P013_5_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG3_P013_5_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG3_P013_5_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG3_P013_5_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG3_P013_5_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P013_5
#error "PORT_PIN_P013_5 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG3_P013_6_CFG_PORT_0
#define PORT_PIN_CFG3_P013_6_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG3_P013_6_CFG_PORT_1    PORT_PIN_X_CFG_PORT_1
#define PORT_PIN_CFG3_P013_6_CFG_PORT_2    PORT_PIN_X_CFG_PORT_2
#define PORT_PIN_CFG3_P013_6_CFG_PORT_3    PORT_PIN_X_CFG_PORT_3
#define PORT_PIN_CFG3_P013_6_CFG_PORT_9    PORT_PIN_X_CFG_PORT_9
#define PORT_PIN_CFG3_P013_6_CFG_PORT_10   PORT_PIN_X_CFG_PORT_10
#define PORT_PIN_CFG3_P013_6_CFG_PORT_11   PORT_PIN_X_CFG_PORT_11
#define PORT_PIN_CFG3_P013_6_CFG_PORT_12   PORT_PIN_X_CFG_PORT_12
#define PORT_PIN_CFG3_P013_6_CFG_PORT_13   PORT_PIN_X_CFG_PORT_13
#define PORT_PIN_CFG3_P013_6_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG3_P013_6_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG3_P013_6_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG3_P013_6_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P013_6_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P013_6_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG3_P013_6_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG3_P013_6_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG3_P013_6_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG3_P013_6_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG3_P013_6_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG3_P013_6_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG3_P013_6_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG3_P013_6_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P013_6
#error "PORT_PIN_P013_6 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG3_P013_7_CFG_PORT_0
#define PORT_PIN_CFG3_P013_7_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG3_P013_7_CFG_PORT_1    PORT_PIN_X_CFG_PORT_1
#define PORT_PIN_CFG3_P013_7_CFG_PORT_2    PORT_PIN_X_CFG_PORT_2
#define PORT_PIN_CFG3_P013_7_CFG_PORT_3    PORT_PIN_X_CFG_PORT_3
#define PORT_PIN_CFG3_P013_7_CFG_PORT_9    PORT_PIN_X_CFG_PORT_9
#define PORT_PIN_CFG3_P013_7_CFG_PORT_10   PORT_PIN_X_CFG_PORT_10
#define PORT_PIN_CFG3_P013_7_CFG_PORT_11   PORT_PIN_X_CFG_PORT_11
#define PORT_PIN_CFG3_P013_7_CFG_PORT_12   PORT_PIN_X_CFG_PORT_12
#define PORT_PIN_CFG3_P013_7_CFG_PORT_13   PORT_PIN_X_CFG_PORT_13
#define PORT_PIN_CFG3_P013_7_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG3_P013_7_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG3_P013_7_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG3_P013_7_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P013_7_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P013_7_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG3_P013_7_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG3_P013_7_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG3_P013_7_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG3_P013_7_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG3_P013_7_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG3_P013_7_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG3_P013_7_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG3_P013_7_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P013_7
#error "PORT_PIN_P013_7 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG3_P014_0_CFG_PORT_0
#define PORT_PIN_CFG3_P014_0_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG3_P014_0_CFG_PORT_1    PORT_PIN_X_CFG_PORT_1
#define PORT_PIN_CFG3_P014_0_CFG_PORT_2    PORT_PIN_X_CFG_PORT_2
#define PORT_PIN_CFG3_P014_0_CFG_PORT_3    PORT_PIN_X_CFG_PORT_3
#define PORT_PIN_CFG3_P014_0_CFG_PORT_9    PORT_PIN_X_CFG_PORT_9
#define PORT_PIN_CFG3_P014_0_CFG_PORT_10   PORT_PIN_X_CFG_PORT_10
#define PORT_PIN_CFG3_P014_0_CFG_PORT_11   PORT_PIN_X_CFG_PORT_11
#define PORT_PIN_CFG3_P014_0_CFG_PORT_12   PORT_PIN_X_CFG_PORT_12
#define PORT_PIN_CFG3_P014_0_CFG_PORT_13   PORT_PIN_X_CFG_PORT_13
#define PORT_PIN_CFG3_P014_0_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG3_P014_0_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG3_P014_0_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG3_P014_0_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P014_0_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P014_0_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG3_P014_0_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG3_P014_0_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG3_P014_0_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG3_P014_0_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG3_P014_0_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG3_P014_0_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG3_P014_0_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG3_P014_0_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P014_0
#error "PORT_PIN_P014_0 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG3_P014_1_CFG_PORT_0
#define PORT_PIN_CFG3_P014_1_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG3_P014_1_CFG_PORT_1    PORT_PIN_X_CFG_PORT_1
#define PORT_PIN_CFG3_P014_1_CFG_PORT_2    PORT_PIN_X_CFG_PORT_2
#define PORT_PIN_CFG3_P014_1_CFG_PORT_3    PORT_PIN_X_CFG_PORT_3
#define PORT_PIN_CFG3_P014_1_CFG_PORT_9    PORT_PIN_X_CFG_PORT_9
#define PORT_PIN_CFG3_P014_1_CFG_PORT_10   PORT_PIN_X_CFG_PORT_10
#define PORT_PIN_CFG3_P014_1_CFG_PORT_11   PORT_PIN_X_CFG_PORT_11
#define PORT_PIN_CFG3_P014_1_CFG_PORT_12   PORT_PIN_X_CFG_PORT_12
#define PORT_PIN_CFG3_P014_1_CFG_PORT_13   PORT_PIN_X_CFG_PORT_13
#define PORT_PIN_CFG3_P014_1_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG3_P014_1_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG3_P014_1_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG3_P014_1_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P014_1_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P014_1_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG3_P014_1_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG3_P014_1_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG3_P014_1_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG3_P014_1_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG3_P014_1_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG3_P014_1_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG3_P014_1_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG3_P014_1_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P014_1
#error "PORT_PIN_P014_1 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG3_P014_2_CFG_PORT_0
#define PORT_PIN_CFG3_P014_2_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG3_P014_2_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG3_P014_2_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG3_P014_2_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG3_P014_2_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG3_P014_2_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P014_2_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P014_2_CFG_PORT_12   0U
#define PORT_PIN_CFG3_P014_2_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG3_P014_2_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG3_P014_2_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG3_P014_2_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG3_P014_2_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P014_2_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P014_2_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG3_P014_2_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG3_P014_2_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG3_P014_2_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG3_P014_2_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG3_P014_2_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG3_P014_2_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG3_P014_2_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG3_P014_2_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG3_P014_3_CFG_PORT_0
#define PORT_PIN_CFG3_P014_3_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG3_P014_3_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG3_P014_3_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG3_P014_3_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG3_P014_3_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG3_P014_3_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P014_3_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P014_3_CFG_PORT_12   0U
#define PORT_PIN_CFG3_P014_3_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG3_P014_3_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG3_P014_3_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG3_P014_3_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG3_P014_3_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P014_3_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P014_3_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG3_P014_3_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG3_P014_3_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG3_P014_3_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG3_P014_3_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG3_P014_3_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG3_P014_3_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG3_P014_3_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG3_P014_3_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG3_P014_4_CFG_PORT_0
#define PORT_PIN_CFG3_P014_4_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG3_P014_4_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG3_P014_4_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG3_P014_4_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG3_P014_4_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG3_P014_4_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P014_4_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P014_4_CFG_PORT_12   0U
#define PORT_PIN_CFG3_P014_4_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG3_P014_4_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG3_P014_4_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG3_P014_4_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG3_P014_4_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P014_4_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P014_4_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG3_P014_4_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG3_P014_4_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG3_P014_4_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG3_P014_4_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG3_P014_4_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG3_P014_4_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG3_P014_4_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG3_P014_4_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG3_P014_5_CFG_PORT_0
#define PORT_PIN_CFG3_P014_5_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG3_P014_5_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG3_P014_5_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG3_P014_5_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG3_P014_5_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG3_P014_5_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P014_5_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P014_5_CFG_PORT_12   0U
#define PORT_PIN_CFG3_P014_5_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG3_P014_5_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG3_P014_5_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG3_P014_5_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG3_P014_5_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P014_5_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P014_5_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG3_P014_5_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG3_P014_5_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG3_P014_5_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG3_P014_5_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG3_P014_5_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG3_P014_5_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG3_P014_5_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG3_P014_5_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG3_P014_6_CFG_PORT_0
#define PORT_PIN_CFG3_P014_6_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG3_P014_6_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG3_P014_6_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG3_P014_6_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG3_P014_6_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG3_P014_6_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P014_6_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P014_6_CFG_PORT_12   0U
#define PORT_PIN_CFG3_P014_6_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG3_P014_6_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG3_P014_6_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG3_P014_6_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG3_P014_6_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P014_6_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P014_6_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG3_P014_6_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG3_P014_6_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG3_P014_6_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG3_P014_6_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG3_P014_6_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG3_P014_6_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG3_P014_6_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG3_P014_6_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG3_P014_7_CFG_PORT_0
#define PORT_PIN_CFG3_P014_7_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG3_P014_7_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG3_P014_7_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG3_P014_7_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG3_P014_7_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG3_P014_7_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P014_7_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P014_7_CFG_PORT_12   0U
#define PORT_PIN_CFG3_P014_7_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG3_P014_7_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG3_P014_7_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG3_P014_7_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG3_P014_7_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P014_7_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P014_7_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG3_P014_7_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG3_P014_7_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG3_P014_7_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG3_P014_7_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG3_P014_7_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG3_P014_7_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG3_P014_7_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG3_P014_7_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG3_P018_0_CFG_PORT_0
#define PORT_PIN_CFG3_P018_0_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG3_P018_0_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG3_P018_0_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG3_P018_0_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG3_P018_0_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG3_P018_0_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P018_0_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P018_0_CFG_PORT_12   0U
#define PORT_PIN_CFG3_P018_0_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG3_P018_0_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG3_P018_0_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG3_P018_0_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG3_P018_0_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P018_0_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P018_0_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG3_P018_0_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG3_P018_0_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG3_P018_0_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG3_P018_0_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG3_P018_0_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG3_P018_0_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG3_P018_0_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG3_P018_0_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P018_0
#error "PORT_PIN_P018_0 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG3_P018_1_CFG_PORT_0
#define PORT_PIN_CFG3_P018_1_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG3_P018_1_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG3_P018_1_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG3_P018_1_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG3_P018_1_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG3_P018_1_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P018_1_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P018_1_CFG_PORT_12   0U
#define PORT_PIN_CFG3_P018_1_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG3_P018_1_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG3_P018_1_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG3_P018_1_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG3_P018_1_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P018_1_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P018_1_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG3_P018_1_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG3_P018_1_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG3_P018_1_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG3_P018_1_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG3_P018_1_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG3_P018_1_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG3_P018_1_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG3_P018_1_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P018_1
#error "PORT_PIN_P018_1 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG3_P018_2_CFG_PORT_0
#define PORT_PIN_CFG3_P018_2_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG3_P018_2_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG3_P018_2_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG3_P018_2_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG3_P018_2_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG3_P018_2_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P018_2_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P018_2_CFG_PORT_12   0U
#define PORT_PIN_CFG3_P018_2_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG3_P018_2_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG3_P018_2_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG3_P018_2_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG3_P018_2_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P018_2_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P018_2_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG3_P018_2_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG3_P018_2_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG3_P018_2_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG3_P018_2_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG3_P018_2_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG3_P018_2_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG3_P018_2_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG3_P018_2_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P018_2
#error "PORT_PIN_P018_2 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG3_P018_3_CFG_PORT_0
#define PORT_PIN_CFG3_P018_3_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG3_P018_3_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG3_P018_3_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG3_P018_3_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG3_P018_3_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG3_P018_3_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P018_3_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P018_3_CFG_PORT_12   0U
#define PORT_PIN_CFG3_P018_3_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG3_P018_3_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG3_P018_3_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG3_P018_3_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG3_P018_3_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P018_3_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P018_3_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG3_P018_3_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG3_P018_3_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG3_P018_3_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG3_P018_3_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG3_P018_3_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG3_P018_3_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG3_P018_3_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG3_P018_3_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P018_3
#error "PORT_PIN_P018_3 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG3_P018_4_CFG_PORT_0
#define PORT_PIN_CFG3_P018_4_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG3_P018_4_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG3_P018_4_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG3_P018_4_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG3_P018_4_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG3_P018_4_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P018_4_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P018_4_CFG_PORT_12   0U
#define PORT_PIN_CFG3_P018_4_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG3_P018_4_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG3_P018_4_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG3_P018_4_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG3_P018_4_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P018_4_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P018_4_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG3_P018_4_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG3_P018_4_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG3_P018_4_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG3_P018_4_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG3_P018_4_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG3_P018_4_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG3_P018_4_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG3_P018_4_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P018_4
#error "PORT_PIN_P018_4 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG3_P018_5_CFG_PORT_0
#define PORT_PIN_CFG3_P018_5_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG3_P018_5_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG3_P018_5_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG3_P018_5_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG3_P018_5_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG3_P018_5_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P018_5_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P018_5_CFG_PORT_12   0U
#define PORT_PIN_CFG3_P018_5_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG3_P018_5_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG3_P018_5_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG3_P018_5_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG3_P018_5_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P018_5_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P018_5_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG3_P018_5_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG3_P018_5_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG3_P018_5_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG3_P018_5_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG3_P018_5_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG3_P018_5_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG3_P018_5_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG3_P018_5_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P018_5
#error "PORT_PIN_P018_5 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG3_P018_6_CFG_PORT_0
#define PORT_PIN_CFG3_P018_6_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG3_P018_6_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG3_P018_6_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG3_P018_6_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG3_P018_6_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG3_P018_6_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P018_6_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P018_6_CFG_PORT_12   0U
#define PORT_PIN_CFG3_P018_6_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG3_P018_6_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG3_P018_6_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG3_P018_6_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG3_P018_6_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P018_6_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P018_6_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG3_P018_6_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG3_P018_6_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG3_P018_6_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG3_P018_6_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG3_P018_6_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG3_P018_6_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG3_P018_6_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG3_P018_6_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P018_6
#error "PORT_PIN_P018_6 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG3_P018_7_CFG_PORT_0
#define PORT_PIN_CFG3_P018_7_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG3_P018_7_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG3_P018_7_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG3_P018_7_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG3_P018_7_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG3_P018_7_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P018_7_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P018_7_CFG_PORT_12   0U
#define PORT_PIN_CFG3_P018_7_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG3_P018_7_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG3_P018_7_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG3_P018_7_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG3_P018_7_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P018_7_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P018_7_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG3_P018_7_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG3_P018_7_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG3_P018_7_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG3_P018_7_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG3_P018_7_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG3_P018_7_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG3_P018_7_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG3_P018_7_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P018_7
#error "PORT_PIN_P018_7 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG3_P019_0_CFG_PORT_0
#define PORT_PIN_CFG3_P019_0_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG3_P019_0_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG3_P019_0_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG3_P019_0_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG3_P019_0_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG3_P019_0_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P019_0_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P019_0_CFG_PORT_12   0U
#define PORT_PIN_CFG3_P019_0_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG3_P019_0_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG3_P019_0_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG3_P019_0_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG3_P019_0_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P019_0_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P019_0_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG3_P019_0_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG3_P019_0_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG3_P019_0_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG3_P019_0_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG3_P019_0_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG3_P019_0_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG3_P019_0_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG3_P019_0_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P019_0
#error "PORT_PIN_P019_0 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG3_P019_1_CFG_PORT_0
#define PORT_PIN_CFG3_P019_1_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG3_P019_1_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG3_P019_1_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG3_P019_1_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG3_P019_1_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG3_P019_1_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P019_1_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P019_1_CFG_PORT_12   0U
#define PORT_PIN_CFG3_P019_1_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG3_P019_1_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG3_P019_1_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG3_P019_1_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG3_P019_1_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P019_1_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P019_1_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG3_P019_1_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG3_P019_1_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG3_P019_1_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG3_P019_1_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG3_P019_1_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG3_P019_1_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG3_P019_1_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG3_P019_1_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P019_1
#error "PORT_PIN_P019_1 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG3_P019_2_CFG_PORT_0
#define PORT_PIN_CFG3_P019_2_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG3_P019_2_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG3_P019_2_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG3_P019_2_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG3_P019_2_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG3_P019_2_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P019_2_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P019_2_CFG_PORT_12   0U
#define PORT_PIN_CFG3_P019_2_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG3_P019_2_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG3_P019_2_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG3_P019_2_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG3_P019_2_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P019_2_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P019_2_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG3_P019_2_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG3_P019_2_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG3_P019_2_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG3_P019_2_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG3_P019_2_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG3_P019_2_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG3_P019_2_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG3_P019_2_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG3_P019_3_CFG_PORT_0
#define PORT_PIN_CFG3_P019_3_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG3_P019_3_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG3_P019_3_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG3_P019_3_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG3_P019_3_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG3_P019_3_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P019_3_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P019_3_CFG_PORT_12   0U
#define PORT_PIN_CFG3_P019_3_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG3_P019_3_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG3_P019_3_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG3_P019_3_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG3_P019_3_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P019_3_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P019_3_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG3_P019_3_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG3_P019_3_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG3_P019_3_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG3_P019_3_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG3_P019_3_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG3_P019_3_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG3_P019_3_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG3_P019_3_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG3_P019_4_CFG_PORT_0
#define PORT_PIN_CFG3_P019_4_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG3_P019_4_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG3_P019_4_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG3_P019_4_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG3_P019_4_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG3_P019_4_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P019_4_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P019_4_CFG_PORT_12   0U
#define PORT_PIN_CFG3_P019_4_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG3_P019_4_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG3_P019_4_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG3_P019_4_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG3_P019_4_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P019_4_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P019_4_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG3_P019_4_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG3_P019_4_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG3_P019_4_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG3_P019_4_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG3_P019_4_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG3_P019_4_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG3_P019_4_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG3_P019_4_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG3_P019_5_CFG_PORT_0
#define PORT_PIN_CFG3_P019_5_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG3_P019_5_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG3_P019_5_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG3_P019_5_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG3_P019_5_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG3_P019_5_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P019_5_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P019_5_CFG_PORT_12   0U
#define PORT_PIN_CFG3_P019_5_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG3_P019_5_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG3_P019_5_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG3_P019_5_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG3_P019_5_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P019_5_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P019_5_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG3_P019_5_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG3_P019_5_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG3_P019_5_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG3_P019_5_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG3_P019_5_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG3_P019_5_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG3_P019_5_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG3_P019_5_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG3_P019_6_CFG_PORT_0
#define PORT_PIN_CFG3_P019_6_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG3_P019_6_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG3_P019_6_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG3_P019_6_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG3_P019_6_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG3_P019_6_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P019_6_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P019_6_CFG_PORT_12   0U
#define PORT_PIN_CFG3_P019_6_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG3_P019_6_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG3_P019_6_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG3_P019_6_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG3_P019_6_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P019_6_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P019_6_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG3_P019_6_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG3_P019_6_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG3_P019_6_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG3_P019_6_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG3_P019_6_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG3_P019_6_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG3_P019_6_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG3_P019_6_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG3_P019_7_CFG_PORT_0
#define PORT_PIN_CFG3_P019_7_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG3_P019_7_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG3_P019_7_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG3_P019_7_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG3_P019_7_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG3_P019_7_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P019_7_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P019_7_CFG_PORT_12   0U
#define PORT_PIN_CFG3_P019_7_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG3_P019_7_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG3_P019_7_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG3_P019_7_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG3_P019_7_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P019_7_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P019_7_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG3_P019_7_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG3_P019_7_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG3_P019_7_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG3_P019_7_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG3_P019_7_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG3_P019_7_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG3_P019_7_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG3_P019_7_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG3_P021_0_CFG_PORT_0
#define PORT_PIN_CFG3_P021_0_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG3_P021_0_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG3_P021_0_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG3_P021_0_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG3_P021_0_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG3_P021_0_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P021_0_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P021_0_CFG_PORT_12   0U
#define PORT_PIN_CFG3_P021_0_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG3_P021_0_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG3_P021_0_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG3_P021_0_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG3_P021_0_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P021_0_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P021_0_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG3_P021_0_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG3_P021_0_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG3_P021_0_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG3_P021_0_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG3_P021_0_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG3_P021_0_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG3_P021_0_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG3_P021_0_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P021_0
#error "PORT_PIN_P021_0 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG3_P021_1_CFG_PORT_0
#define PORT_PIN_CFG3_P021_1_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG3_P021_1_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG3_P021_1_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG3_P021_1_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG3_P021_1_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG3_P021_1_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P021_1_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P021_1_CFG_PORT_12   0U
#define PORT_PIN_CFG3_P021_1_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG3_P021_1_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG3_P021_1_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG3_P021_1_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG3_P021_1_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P021_1_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P021_1_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG3_P021_1_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG3_P021_1_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG3_P021_1_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG3_P021_1_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG3_P021_1_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG3_P021_1_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG3_P021_1_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG3_P021_1_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P021_1
#error "PORT_PIN_P021_1 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG3_P021_2_CFG_PORT_0
#define PORT_PIN_CFG3_P021_2_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG3_P021_2_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG3_P021_2_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG3_P021_2_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG3_P021_2_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG3_P021_2_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P021_2_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P021_2_CFG_PORT_12   0U
#define PORT_PIN_CFG3_P021_2_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG3_P021_2_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG3_P021_2_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG3_P021_2_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG3_P021_2_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P021_2_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P021_2_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG3_P021_2_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG3_P021_2_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG3_P021_2_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG3_P021_2_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG3_P021_2_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG3_P021_2_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG3_P021_2_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG3_P021_2_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P021_2
#error "PORT_PIN_P021_2 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG3_P021_3_CFG_PORT_0
#define PORT_PIN_CFG3_P021_3_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG3_P021_3_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG3_P021_3_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG3_P021_3_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG3_P021_3_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG3_P021_3_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P021_3_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P021_3_CFG_PORT_12   0U
#define PORT_PIN_CFG3_P021_3_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG3_P021_3_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG3_P021_3_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG3_P021_3_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG3_P021_3_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P021_3_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P021_3_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG3_P021_3_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG3_P021_3_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG3_P021_3_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG3_P021_3_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG3_P021_3_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG3_P021_3_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG3_P021_3_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG3_P021_3_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P021_3
#error "PORT_PIN_P021_3 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG3_P021_4_CFG_PORT_0
#define PORT_PIN_CFG3_P021_4_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG3_P021_4_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG3_P021_4_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG3_P021_4_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG3_P021_4_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG3_P021_4_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P021_4_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P021_4_CFG_PORT_12   0U
#define PORT_PIN_CFG3_P021_4_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG3_P021_4_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG3_P021_4_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG3_P021_4_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG3_P021_4_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P021_4_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P021_4_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG3_P021_4_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG3_P021_4_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG3_P021_4_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG3_P021_4_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG3_P021_4_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG3_P021_4_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG3_P021_4_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG3_P021_4_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG3_P021_5_CFG_PORT_0
#define PORT_PIN_CFG3_P021_5_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG3_P021_5_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG3_P021_5_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG3_P021_5_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG3_P021_5_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG3_P021_5_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P021_5_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P021_5_CFG_PORT_12   0U
#define PORT_PIN_CFG3_P021_5_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG3_P021_5_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG3_P021_5_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG3_P021_5_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG3_P021_5_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P021_5_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P021_5_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG3_P021_5_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG3_P021_5_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG3_P021_5_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG3_P021_5_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG3_P021_5_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG3_P021_5_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG3_P021_5_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG3_P021_5_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG3_P021_6_CFG_PORT_0
#define PORT_PIN_CFG3_P021_6_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG3_P021_6_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG3_P021_6_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG3_P021_6_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG3_P021_6_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG3_P021_6_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P021_6_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P021_6_CFG_PORT_12   0U
#define PORT_PIN_CFG3_P021_6_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG3_P021_6_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG3_P021_6_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG3_P021_6_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG3_P021_6_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P021_6_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P021_6_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG3_P021_6_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG3_P021_6_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG3_P021_6_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG3_P021_6_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG3_P021_6_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG3_P021_6_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG3_P021_6_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG3_P021_6_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG3_P021_7_CFG_PORT_0
#define PORT_PIN_CFG3_P021_7_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG3_P021_7_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG3_P021_7_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG3_P021_7_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG3_P021_7_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG3_P021_7_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P021_7_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P021_7_CFG_PORT_12   0U
#define PORT_PIN_CFG3_P021_7_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG3_P021_7_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG3_P021_7_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG3_P021_7_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG3_P021_7_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P021_7_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P021_7_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG3_P021_7_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG3_P021_7_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG3_P021_7_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG3_P021_7_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG3_P021_7_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG3_P021_7_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG3_P021_7_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG3_P021_7_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG3_P022_0_CFG_PORT_0
#define PORT_PIN_CFG3_P022_0_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG3_P022_0_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG3_P022_0_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG3_P022_0_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG3_P022_0_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG3_P022_0_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P022_0_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P022_0_CFG_PORT_12   0U
#define PORT_PIN_CFG3_P022_0_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG3_P022_0_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG3_P022_0_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG3_P022_0_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG3_P022_0_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P022_0_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P022_0_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG3_P022_0_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG3_P022_0_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG3_P022_0_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG3_P022_0_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG3_P022_0_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG3_P022_0_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG3_P022_0_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG3_P022_0_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P022_0
#error "PORT_PIN_P022_0 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG3_P022_1_CFG_PORT_0
#define PORT_PIN_CFG3_P022_1_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG3_P022_1_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG3_P022_1_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG3_P022_1_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG3_P022_1_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG3_P022_1_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P022_1_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P022_1_CFG_PORT_12   0U
#define PORT_PIN_CFG3_P022_1_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG3_P022_1_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG3_P022_1_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG3_P022_1_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG3_P022_1_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P022_1_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P022_1_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG3_P022_1_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG3_P022_1_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG3_P022_1_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG3_P022_1_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG3_P022_1_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG3_P022_1_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG3_P022_1_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG3_P022_1_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P022_1
#error "PORT_PIN_P022_1 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG3_P022_2_CFG_PORT_0
#define PORT_PIN_CFG3_P022_2_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG3_P022_2_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG3_P022_2_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG3_P022_2_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG3_P022_2_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG3_P022_2_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P022_2_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P022_2_CFG_PORT_12   0U
#define PORT_PIN_CFG3_P022_2_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG3_P022_2_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG3_P022_2_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG3_P022_2_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG3_P022_2_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P022_2_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P022_2_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG3_P022_2_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG3_P022_2_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG3_P022_2_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG3_P022_2_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG3_P022_2_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG3_P022_2_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG3_P022_2_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG3_P022_2_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG3_P022_3_CFG_PORT_0
#define PORT_PIN_CFG3_P022_3_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG3_P022_3_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG3_P022_3_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG3_P022_3_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG3_P022_3_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG3_P022_3_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P022_3_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P022_3_CFG_PORT_12   0U
#define PORT_PIN_CFG3_P022_3_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG3_P022_3_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG3_P022_3_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG3_P022_3_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG3_P022_3_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P022_3_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P022_3_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG3_P022_3_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG3_P022_3_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG3_P022_3_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG3_P022_3_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG3_P022_3_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG3_P022_3_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG3_P022_3_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG3_P022_3_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG3_P022_4_CFG_PORT_0
#define PORT_PIN_CFG3_P022_4_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG3_P022_4_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG3_P022_4_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG3_P022_4_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG3_P022_4_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG3_P022_4_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P022_4_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P022_4_CFG_PORT_12   0U
#define PORT_PIN_CFG3_P022_4_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG3_P022_4_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG3_P022_4_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG3_P022_4_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG3_P022_4_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P022_4_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P022_4_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG3_P022_4_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG3_P022_4_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG3_P022_4_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG3_P022_4_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG3_P022_4_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG3_P022_4_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG3_P022_4_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG3_P022_4_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG3_P022_5_CFG_PORT_0
#define PORT_PIN_CFG3_P022_5_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG3_P022_5_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG3_P022_5_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG3_P022_5_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG3_P022_5_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG3_P022_5_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P022_5_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P022_5_CFG_PORT_12   0U
#define PORT_PIN_CFG3_P022_5_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG3_P022_5_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG3_P022_5_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG3_P022_5_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG3_P022_5_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P022_5_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P022_5_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG3_P022_5_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG3_P022_5_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG3_P022_5_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG3_P022_5_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG3_P022_5_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG3_P022_5_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG3_P022_5_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG3_P022_5_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG3_P022_6_CFG_PORT_0
#define PORT_PIN_CFG3_P022_6_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG3_P022_6_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG3_P022_6_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG3_P022_6_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG3_P022_6_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG3_P022_6_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P022_6_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P022_6_CFG_PORT_12   0U
#define PORT_PIN_CFG3_P022_6_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG3_P022_6_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG3_P022_6_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG3_P022_6_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG3_P022_6_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P022_6_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P022_6_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG3_P022_6_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG3_P022_6_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG3_P022_6_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG3_P022_6_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG3_P022_6_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG3_P022_6_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG3_P022_6_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG3_P022_6_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG3_P022_7_CFG_PORT_0
#define PORT_PIN_CFG3_P022_7_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG3_P022_7_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG3_P022_7_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG3_P022_7_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG3_P022_7_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG3_P022_7_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P022_7_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P022_7_CFG_PORT_12   0U
#define PORT_PIN_CFG3_P022_7_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG3_P022_7_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG3_P022_7_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG3_P022_7_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG3_P022_7_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P022_7_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P022_7_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG3_P022_7_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG3_P022_7_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG3_P022_7_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG3_P022_7_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG3_P022_7_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG3_P022_7_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG3_P022_7_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG3_P022_7_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG3_P023_0_CFG_PORT_0
#define PORT_PIN_CFG3_P023_0_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG3_P023_0_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG3_P023_0_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG3_P023_0_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG3_P023_0_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG3_P023_0_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P023_0_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P023_0_CFG_PORT_12   0U
#define PORT_PIN_CFG3_P023_0_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG3_P023_0_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG3_P023_0_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG3_P023_0_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG3_P023_0_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P023_0_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P023_0_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG3_P023_0_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG3_P023_0_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG3_P023_0_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG3_P023_0_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG3_P023_0_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG3_P023_0_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG3_P023_0_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG3_P023_0_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG3_P023_1_CFG_PORT_0
#define PORT_PIN_CFG3_P023_1_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG3_P023_1_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG3_P023_1_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG3_P023_1_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG3_P023_1_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG3_P023_1_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P023_1_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P023_1_CFG_PORT_12   0U
#define PORT_PIN_CFG3_P023_1_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG3_P023_1_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG3_P023_1_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG3_P023_1_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG3_P023_1_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P023_1_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P023_1_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG3_P023_1_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG3_P023_1_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG3_P023_1_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG3_P023_1_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG3_P023_1_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG3_P023_1_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG3_P023_1_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG3_P023_1_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG3_P023_2_CFG_PORT_0
#define PORT_PIN_CFG3_P023_2_CFG_PORT_0    PORT_PIN_MODE_GPIO
#define PORT_PIN_CFG3_P023_2_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG3_P023_2_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG3_P023_2_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG3_P023_2_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG3_P023_2_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P023_2_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P023_2_CFG_PORT_12   0U
#define PORT_PIN_CFG3_P023_2_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG3_P023_2_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
#define PORT_PIN_CFG3_P023_2_CFG_PORT_15   PORT_PIN_IN_DISABLE
#define PORT_PIN_CFG3_P023_2_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
#define PORT_PIN_CFG3_P023_2_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P023_2_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P023_2_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
#define PORT_PIN_CFG3_P023_2_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
#define PORT_PIN_CFG3_P023_2_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG3_P023_2_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_DEFAULT
#define PORT_PIN_CFG3_P023_2_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
#define PORT_PIN_CFG3_P023_2_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
#define PORT_PIN_CFG3_P023_2_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG3_P023_2_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG3_P023_2_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#endif
#ifndef PORT_PIN_CFG3_P023_3_CFG_PORT_0
#define PORT_PIN_CFG3_P023_3_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG3_P023_3_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG3_P023_3_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG3_P023_3_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG3_P023_3_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG3_P023_3_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P023_3_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P023_3_CFG_PORT_12   0U
#define PORT_PIN_CFG3_P023_3_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG3_P023_3_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG3_P023_3_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG3_P023_3_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG3_P023_3_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P023_3_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P023_3_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG3_P023_3_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG3_P023_3_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG3_P023_3_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG3_P023_3_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG3_P023_3_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG3_P023_3_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG3_P023_3_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG3_P023_3_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P023_3
#error "PORT_PIN_P023_3 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG3_P023_4_CFG_PORT_0
#define PORT_PIN_CFG3_P023_4_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG3_P023_4_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG3_P023_4_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG3_P023_4_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG3_P023_4_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG3_P023_4_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P023_4_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P023_4_CFG_PORT_12   0U
#define PORT_PIN_CFG3_P023_4_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG3_P023_4_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG3_P023_4_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG3_P023_4_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG3_P023_4_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P023_4_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P023_4_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG3_P023_4_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG3_P023_4_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG3_P023_4_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG3_P023_4_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG3_P023_4_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG3_P023_4_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG3_P023_4_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG3_P023_4_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P023_4
#error "PORT_PIN_P023_4 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG3_P023_5_CFG_PORT_0
#define PORT_PIN_CFG3_P023_5_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG3_P023_5_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG3_P023_5_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG3_P023_5_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG3_P023_5_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG3_P023_5_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P023_5_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P023_5_CFG_PORT_12   0U
#define PORT_PIN_CFG3_P023_5_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG3_P023_5_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG3_P023_5_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG3_P023_5_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG3_P023_5_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P023_5_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P023_5_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG3_P023_5_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG3_P023_5_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG3_P023_5_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG3_P023_5_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG3_P023_5_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG3_P023_5_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG3_P023_5_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG3_P023_5_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P023_5
#error "PORT_PIN_P023_5 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG3_P023_6_CFG_PORT_0
#define PORT_PIN_CFG3_P023_6_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG3_P023_6_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG3_P023_6_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG3_P023_6_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG3_P023_6_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG3_P023_6_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P023_6_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P023_6_CFG_PORT_12   0U
#define PORT_PIN_CFG3_P023_6_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG3_P023_6_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG3_P023_6_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG3_P023_6_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG3_P023_6_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P023_6_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P023_6_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG3_P023_6_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG3_P023_6_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG3_P023_6_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG3_P023_6_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG3_P023_6_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG3_P023_6_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG3_P023_6_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG3_P023_6_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P023_6
#error "PORT_PIN_P023_6 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG3_P023_7_CFG_PORT_0
#define PORT_PIN_CFG3_P023_7_CFG_PORT_0    PORT_PIN_X_CFG_PORT_0
#define PORT_PIN_CFG3_P023_7_CFG_PORT_1    PORT_TRUE
#define PORT_PIN_CFG3_P023_7_CFG_PORT_2    PORT_FALSE
#define PORT_PIN_CFG3_P023_7_CFG_PORT_3    PORT_FALSE
#define PORT_PIN_CFG3_P023_7_CFG_PORT_9    PORT_SMART_LUT_TR_DU
#define PORT_PIN_CFG3_P023_7_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P023_7_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
#define PORT_PIN_CFG3_P023_7_CFG_PORT_12   0U
#define PORT_PIN_CFG3_P023_7_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
#define PORT_PIN_CFG3_P023_7_CFG_PORT_14   PORT_PIN_X_CFG_PORT_14
#define PORT_PIN_CFG3_P023_7_CFG_PORT_15   PORT_PIN_X_CFG_PORT_15
#define PORT_PIN_CFG3_P023_7_CFG_PORT_16   PORT_PIN_X_CFG_PORT_16
#define PORT_PIN_CFG3_P023_7_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
#define PORT_PIN_CFG3_P023_7_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
#define PORT_PIN_CFG3_P023_7_CFG_PORT_4    PORT_PIN_X_CFG_PORT_4
#define PORT_PIN_CFG3_P023_7_CFG_PORT_5    PORT_PIN_X_CFG_PORT_5
#define PORT_PIN_CFG3_P023_7_CFG_PORT_6    PORT_FALSE
#define PORT_PIN_CFG3_P023_7_CFG_PORT_7    PORT_PIN_X_CFG_PORT_7
#define PORT_PIN_CFG3_P023_7_CFG_PORT_8    PORT_PIN_X_CFG_PORT_8
#define PORT_PIN_CFG3_P023_7_CFG_GPIO_0    PORT_PIN_X_CFG_GPIO_0
#define PORT_PIN_CFG3_P023_7_CFG_GPIO_1    PORT_PIN_X_CFG_GPIO_1
#define PORT_PIN_CFG3_P023_7_CFG_ADD_0     PORT_PIN_X_CFG_ADD_0
#define PORT_PIN_CFG3_P023_7_CFG_ADD_1     PORT_PIN_X_CFG_ADD_1
#endif
#ifndef PORT_PIN_P023_7
#error "PORT_PIN_P023_7 in derivate API header not defined"
#endif


#ifndef PORT_SIO_CFG0_P000_01_CFG_PORT_0
#define PORT_SIO_CFG0_P000_01_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG0_P000_01_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG0_P000_01_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG0_P000_01_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG0_P000_01_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG0_P000_23_CFG_PORT_0
#define PORT_SIO_CFG0_P000_23_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG0_P000_23_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG0_P000_23_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG0_P000_23_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG0_P000_23_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG0_P000_45_CFG_PORT_0
#define PORT_SIO_CFG0_P000_45_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG0_P000_45_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG0_P000_45_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG0_P000_45_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG0_P000_45_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG0_P000_67_CFG_PORT_0
#define PORT_SIO_CFG0_P000_67_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG0_P000_67_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG0_P000_67_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG0_P000_67_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG0_P000_67_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG0_P002_01_CFG_PORT_0
#define PORT_SIO_CFG0_P002_01_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG0_P002_01_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG0_P002_01_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG0_P002_01_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG0_P002_01_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG0_P002_23_CFG_PORT_0
#define PORT_SIO_CFG0_P002_23_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG0_P002_23_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG0_P002_23_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG0_P002_23_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG0_P002_23_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG0_P002_45_CFG_PORT_0
#define PORT_SIO_CFG0_P002_45_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG0_P002_45_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG0_P002_45_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG0_P002_45_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG0_P002_45_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG0_P002_67_CFG_PORT_0
#define PORT_SIO_CFG0_P002_67_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG0_P002_67_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG0_P002_67_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG0_P002_67_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG0_P002_67_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG0_P005_01_CFG_PORT_0
#define PORT_SIO_CFG0_P005_01_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG0_P005_01_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG0_P005_01_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG0_P005_01_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG0_P005_01_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG0_P005_23_CFG_PORT_0
#define PORT_SIO_CFG0_P005_23_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG0_P005_23_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG0_P005_23_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG0_P005_23_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG0_P005_23_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG0_P005_45_CFG_PORT_0
#define PORT_SIO_CFG0_P005_45_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG0_P005_45_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG0_P005_45_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG0_P005_45_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG0_P005_45_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG0_P005_67_CFG_PORT_0
#define PORT_SIO_CFG0_P005_67_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG0_P005_67_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG0_P005_67_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG0_P005_67_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG0_P005_67_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG0_P006_01_CFG_PORT_0
#define PORT_SIO_CFG0_P006_01_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG0_P006_01_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG0_P006_01_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG0_P006_01_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG0_P006_01_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG0_P006_23_CFG_PORT_0
#define PORT_SIO_CFG0_P006_23_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG0_P006_23_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG0_P006_23_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG0_P006_23_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG0_P006_23_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG0_P006_45_CFG_PORT_0
#define PORT_SIO_CFG0_P006_45_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG0_P006_45_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG0_P006_45_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG0_P006_45_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG0_P006_45_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG0_P006_67_CFG_PORT_0
#define PORT_SIO_CFG0_P006_67_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG0_P006_67_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG0_P006_67_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG0_P006_67_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG0_P006_67_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG0_P007_01_CFG_PORT_0
#define PORT_SIO_CFG0_P007_01_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG0_P007_01_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG0_P007_01_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG0_P007_01_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG0_P007_01_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG0_P007_23_CFG_PORT_0
#define PORT_SIO_CFG0_P007_23_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG0_P007_23_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG0_P007_23_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG0_P007_23_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG0_P007_23_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG0_P007_45_CFG_PORT_0
#define PORT_SIO_CFG0_P007_45_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG0_P007_45_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG0_P007_45_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG0_P007_45_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG0_P007_45_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG0_P007_67_CFG_PORT_0
#define PORT_SIO_CFG0_P007_67_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG0_P007_67_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG0_P007_67_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG0_P007_67_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG0_P007_67_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG0_P008_01_CFG_PORT_0
#define PORT_SIO_CFG0_P008_01_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG0_P008_01_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG0_P008_01_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG0_P008_01_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG0_P008_01_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG0_P008_23_CFG_PORT_0
#define PORT_SIO_CFG0_P008_23_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG0_P008_23_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG0_P008_23_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG0_P008_23_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG0_P008_23_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG0_P008_45_CFG_PORT_0
#define PORT_SIO_CFG0_P008_45_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG0_P008_45_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG0_P008_45_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG0_P008_45_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG0_P008_45_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG0_P008_67_CFG_PORT_0
#define PORT_SIO_CFG0_P008_67_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG0_P008_67_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG0_P008_67_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG0_P008_67_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG0_P008_67_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG0_P011_01_CFG_PORT_0
#define PORT_SIO_CFG0_P011_01_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG0_P011_01_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG0_P011_01_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG0_P011_01_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG0_P011_01_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG0_P011_23_CFG_PORT_0
#define PORT_SIO_CFG0_P011_23_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG0_P011_23_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG0_P011_23_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG0_P011_23_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG0_P011_23_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG0_P011_45_CFG_PORT_0
#define PORT_SIO_CFG0_P011_45_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG0_P011_45_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG0_P011_45_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG0_P011_45_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG0_P011_45_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG0_P011_67_CFG_PORT_0
#define PORT_SIO_CFG0_P011_67_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG0_P011_67_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG0_P011_67_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG0_P011_67_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG0_P011_67_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG0_P012_01_CFG_PORT_0
#define PORT_SIO_CFG0_P012_01_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG0_P012_01_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG0_P012_01_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG0_P012_01_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG0_P012_01_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG0_P012_23_CFG_PORT_0
#define PORT_SIO_CFG0_P012_23_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG0_P012_23_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG0_P012_23_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG0_P012_23_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG0_P012_23_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG0_P012_45_CFG_PORT_0
#define PORT_SIO_CFG0_P012_45_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG0_P012_45_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG0_P012_45_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG0_P012_45_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG0_P012_45_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG0_P012_67_CFG_PORT_0
#define PORT_SIO_CFG0_P012_67_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG0_P012_67_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG0_P012_67_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG0_P012_67_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG0_P012_67_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG0_P013_01_CFG_PORT_0
#define PORT_SIO_CFG0_P013_01_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG0_P013_01_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG0_P013_01_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG0_P013_01_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG0_P013_01_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG0_P013_23_CFG_PORT_0
#define PORT_SIO_CFG0_P013_23_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG0_P013_23_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG0_P013_23_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG0_P013_23_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG0_P013_23_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG0_P013_45_CFG_PORT_0
#define PORT_SIO_CFG0_P013_45_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG0_P013_45_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG0_P013_45_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG0_P013_45_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG0_P013_45_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG0_P013_67_CFG_PORT_0
#define PORT_SIO_CFG0_P013_67_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG0_P013_67_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG0_P013_67_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG0_P013_67_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG0_P013_67_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG0_P014_01_CFG_PORT_0
#define PORT_SIO_CFG0_P014_01_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG0_P014_01_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG0_P014_01_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG0_P014_01_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG0_P014_01_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG0_P014_23_CFG_PORT_0
#define PORT_SIO_CFG0_P014_23_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG0_P014_23_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG0_P014_23_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG0_P014_23_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG0_P014_23_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG0_P014_45_CFG_PORT_0
#define PORT_SIO_CFG0_P014_45_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG0_P014_45_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG0_P014_45_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG0_P014_45_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG0_P014_45_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG0_P014_67_CFG_PORT_0
#define PORT_SIO_CFG0_P014_67_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG0_P014_67_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG0_P014_67_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG0_P014_67_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG0_P014_67_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG0_P018_01_CFG_PORT_0
#define PORT_SIO_CFG0_P018_01_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG0_P018_01_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG0_P018_01_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG0_P018_01_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG0_P018_01_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG0_P018_23_CFG_PORT_0
#define PORT_SIO_CFG0_P018_23_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG0_P018_23_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG0_P018_23_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG0_P018_23_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG0_P018_23_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG0_P018_45_CFG_PORT_0
#define PORT_SIO_CFG0_P018_45_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG0_P018_45_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG0_P018_45_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG0_P018_45_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG0_P018_45_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG0_P018_67_CFG_PORT_0
#define PORT_SIO_CFG0_P018_67_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG0_P018_67_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG0_P018_67_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG0_P018_67_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG0_P018_67_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG0_P019_01_CFG_PORT_0
#define PORT_SIO_CFG0_P019_01_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG0_P019_01_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG0_P019_01_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG0_P019_01_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG0_P019_01_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG0_P019_23_CFG_PORT_0
#define PORT_SIO_CFG0_P019_23_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG0_P019_23_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG0_P019_23_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG0_P019_23_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG0_P019_23_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG0_P019_45_CFG_PORT_0
#define PORT_SIO_CFG0_P019_45_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG0_P019_45_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG0_P019_45_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG0_P019_45_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG0_P019_45_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG0_P019_67_CFG_PORT_0
#define PORT_SIO_CFG0_P019_67_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG0_P019_67_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG0_P019_67_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG0_P019_67_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG0_P019_67_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG0_P021_01_CFG_PORT_0
#define PORT_SIO_CFG0_P021_01_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG0_P021_01_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG0_P021_01_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG0_P021_01_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG0_P021_01_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG0_P021_23_CFG_PORT_0
#define PORT_SIO_CFG0_P021_23_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG0_P021_23_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG0_P021_23_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG0_P021_23_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG0_P021_23_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG0_P021_45_CFG_PORT_0
#define PORT_SIO_CFG0_P021_45_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG0_P021_45_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG0_P021_45_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG0_P021_45_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG0_P021_45_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG0_P021_67_CFG_PORT_0
#define PORT_SIO_CFG0_P021_67_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG0_P021_67_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG0_P021_67_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG0_P021_67_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG0_P021_67_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG0_P022_01_CFG_PORT_0
#define PORT_SIO_CFG0_P022_01_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG0_P022_01_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG0_P022_01_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG0_P022_01_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG0_P022_01_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG0_P022_23_CFG_PORT_0
#define PORT_SIO_CFG0_P022_23_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG0_P022_23_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG0_P022_23_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG0_P022_23_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG0_P022_23_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG0_P022_45_CFG_PORT_0
#define PORT_SIO_CFG0_P022_45_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG0_P022_45_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG0_P022_45_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG0_P022_45_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG0_P022_45_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG0_P022_67_CFG_PORT_0
#define PORT_SIO_CFG0_P022_67_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG0_P022_67_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG0_P022_67_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG0_P022_67_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG0_P022_67_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG0_P023_01_CFG_PORT_0
#define PORT_SIO_CFG0_P023_01_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG0_P023_01_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG0_P023_01_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG0_P023_01_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG0_P023_01_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG0_P023_23_CFG_PORT_0
#define PORT_SIO_CFG0_P023_23_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG0_P023_23_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG0_P023_23_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG0_P023_23_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG0_P023_23_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG0_P023_45_CFG_PORT_0
#define PORT_SIO_CFG0_P023_45_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG0_P023_45_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG0_P023_45_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG0_P023_45_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG0_P023_45_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG0_P023_67_CFG_PORT_0
#define PORT_SIO_CFG0_P023_67_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG0_P023_67_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG0_P023_67_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG0_P023_67_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG0_P023_67_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG1_P000_01_CFG_PORT_0
#define PORT_SIO_CFG1_P000_01_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG1_P000_01_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG1_P000_01_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG1_P000_01_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG1_P000_01_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG1_P000_23_CFG_PORT_0
#define PORT_SIO_CFG1_P000_23_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG1_P000_23_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG1_P000_23_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG1_P000_23_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG1_P000_23_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG1_P000_45_CFG_PORT_0
#define PORT_SIO_CFG1_P000_45_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG1_P000_45_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG1_P000_45_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG1_P000_45_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG1_P000_45_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG1_P000_67_CFG_PORT_0
#define PORT_SIO_CFG1_P000_67_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG1_P000_67_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG1_P000_67_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG1_P000_67_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG1_P000_67_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG1_P002_01_CFG_PORT_0
#define PORT_SIO_CFG1_P002_01_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG1_P002_01_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG1_P002_01_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG1_P002_01_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG1_P002_01_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG1_P002_23_CFG_PORT_0
#define PORT_SIO_CFG1_P002_23_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG1_P002_23_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG1_P002_23_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG1_P002_23_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG1_P002_23_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG1_P002_45_CFG_PORT_0
#define PORT_SIO_CFG1_P002_45_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG1_P002_45_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG1_P002_45_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG1_P002_45_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG1_P002_45_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG1_P002_67_CFG_PORT_0
#define PORT_SIO_CFG1_P002_67_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG1_P002_67_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG1_P002_67_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG1_P002_67_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG1_P002_67_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG1_P005_01_CFG_PORT_0
#define PORT_SIO_CFG1_P005_01_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG1_P005_01_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG1_P005_01_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG1_P005_01_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG1_P005_01_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG1_P005_23_CFG_PORT_0
#define PORT_SIO_CFG1_P005_23_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG1_P005_23_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG1_P005_23_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG1_P005_23_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG1_P005_23_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG1_P005_45_CFG_PORT_0
#define PORT_SIO_CFG1_P005_45_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG1_P005_45_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG1_P005_45_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG1_P005_45_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG1_P005_45_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG1_P005_67_CFG_PORT_0
#define PORT_SIO_CFG1_P005_67_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG1_P005_67_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG1_P005_67_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG1_P005_67_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG1_P005_67_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG1_P006_01_CFG_PORT_0
#define PORT_SIO_CFG1_P006_01_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG1_P006_01_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG1_P006_01_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG1_P006_01_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG1_P006_01_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG1_P006_23_CFG_PORT_0
#define PORT_SIO_CFG1_P006_23_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG1_P006_23_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG1_P006_23_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG1_P006_23_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG1_P006_23_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG1_P006_45_CFG_PORT_0
#define PORT_SIO_CFG1_P006_45_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG1_P006_45_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG1_P006_45_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG1_P006_45_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG1_P006_45_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG1_P006_67_CFG_PORT_0
#define PORT_SIO_CFG1_P006_67_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG1_P006_67_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG1_P006_67_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG1_P006_67_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG1_P006_67_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG1_P007_01_CFG_PORT_0
#define PORT_SIO_CFG1_P007_01_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG1_P007_01_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG1_P007_01_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG1_P007_01_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG1_P007_01_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG1_P007_23_CFG_PORT_0
#define PORT_SIO_CFG1_P007_23_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG1_P007_23_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG1_P007_23_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG1_P007_23_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG1_P007_23_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG1_P007_45_CFG_PORT_0
#define PORT_SIO_CFG1_P007_45_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG1_P007_45_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG1_P007_45_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG1_P007_45_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG1_P007_45_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG1_P007_67_CFG_PORT_0
#define PORT_SIO_CFG1_P007_67_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG1_P007_67_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG1_P007_67_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG1_P007_67_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG1_P007_67_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG1_P008_01_CFG_PORT_0
#define PORT_SIO_CFG1_P008_01_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG1_P008_01_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG1_P008_01_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG1_P008_01_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG1_P008_01_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG1_P008_23_CFG_PORT_0
#define PORT_SIO_CFG1_P008_23_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG1_P008_23_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG1_P008_23_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG1_P008_23_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG1_P008_23_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG1_P008_45_CFG_PORT_0
#define PORT_SIO_CFG1_P008_45_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG1_P008_45_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG1_P008_45_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG1_P008_45_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG1_P008_45_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG1_P008_67_CFG_PORT_0
#define PORT_SIO_CFG1_P008_67_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG1_P008_67_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG1_P008_67_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG1_P008_67_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG1_P008_67_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG1_P011_01_CFG_PORT_0
#define PORT_SIO_CFG1_P011_01_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG1_P011_01_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG1_P011_01_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG1_P011_01_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG1_P011_01_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG1_P011_23_CFG_PORT_0
#define PORT_SIO_CFG1_P011_23_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG1_P011_23_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG1_P011_23_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG1_P011_23_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG1_P011_23_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG1_P011_45_CFG_PORT_0
#define PORT_SIO_CFG1_P011_45_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG1_P011_45_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG1_P011_45_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG1_P011_45_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG1_P011_45_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG1_P011_67_CFG_PORT_0
#define PORT_SIO_CFG1_P011_67_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG1_P011_67_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG1_P011_67_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG1_P011_67_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG1_P011_67_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG1_P012_01_CFG_PORT_0
#define PORT_SIO_CFG1_P012_01_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG1_P012_01_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG1_P012_01_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG1_P012_01_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG1_P012_01_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG1_P012_23_CFG_PORT_0
#define PORT_SIO_CFG1_P012_23_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG1_P012_23_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG1_P012_23_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG1_P012_23_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG1_P012_23_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG1_P012_45_CFG_PORT_0
#define PORT_SIO_CFG1_P012_45_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG1_P012_45_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG1_P012_45_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG1_P012_45_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG1_P012_45_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG1_P012_67_CFG_PORT_0
#define PORT_SIO_CFG1_P012_67_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG1_P012_67_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG1_P012_67_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG1_P012_67_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG1_P012_67_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG1_P013_01_CFG_PORT_0
#define PORT_SIO_CFG1_P013_01_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG1_P013_01_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG1_P013_01_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG1_P013_01_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG1_P013_01_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG1_P013_23_CFG_PORT_0
#define PORT_SIO_CFG1_P013_23_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG1_P013_23_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG1_P013_23_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG1_P013_23_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG1_P013_23_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG1_P013_45_CFG_PORT_0
#define PORT_SIO_CFG1_P013_45_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG1_P013_45_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG1_P013_45_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG1_P013_45_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG1_P013_45_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG1_P013_67_CFG_PORT_0
#define PORT_SIO_CFG1_P013_67_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG1_P013_67_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG1_P013_67_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG1_P013_67_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG1_P013_67_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG1_P014_01_CFG_PORT_0
#define PORT_SIO_CFG1_P014_01_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG1_P014_01_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG1_P014_01_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG1_P014_01_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG1_P014_01_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG1_P014_23_CFG_PORT_0
#define PORT_SIO_CFG1_P014_23_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG1_P014_23_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG1_P014_23_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG1_P014_23_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG1_P014_23_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG1_P014_45_CFG_PORT_0
#define PORT_SIO_CFG1_P014_45_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG1_P014_45_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG1_P014_45_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG1_P014_45_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG1_P014_45_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG1_P014_67_CFG_PORT_0
#define PORT_SIO_CFG1_P014_67_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG1_P014_67_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG1_P014_67_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG1_P014_67_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG1_P014_67_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG1_P018_01_CFG_PORT_0
#define PORT_SIO_CFG1_P018_01_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG1_P018_01_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG1_P018_01_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG1_P018_01_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG1_P018_01_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG1_P018_23_CFG_PORT_0
#define PORT_SIO_CFG1_P018_23_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG1_P018_23_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG1_P018_23_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG1_P018_23_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG1_P018_23_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG1_P018_45_CFG_PORT_0
#define PORT_SIO_CFG1_P018_45_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG1_P018_45_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG1_P018_45_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG1_P018_45_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG1_P018_45_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG1_P018_67_CFG_PORT_0
#define PORT_SIO_CFG1_P018_67_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG1_P018_67_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG1_P018_67_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG1_P018_67_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG1_P018_67_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG1_P019_01_CFG_PORT_0
#define PORT_SIO_CFG1_P019_01_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG1_P019_01_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG1_P019_01_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG1_P019_01_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG1_P019_01_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG1_P019_23_CFG_PORT_0
#define PORT_SIO_CFG1_P019_23_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG1_P019_23_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG1_P019_23_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG1_P019_23_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG1_P019_23_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG1_P019_45_CFG_PORT_0
#define PORT_SIO_CFG1_P019_45_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG1_P019_45_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG1_P019_45_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG1_P019_45_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG1_P019_45_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG1_P019_67_CFG_PORT_0
#define PORT_SIO_CFG1_P019_67_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG1_P019_67_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG1_P019_67_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG1_P019_67_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG1_P019_67_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG1_P021_01_CFG_PORT_0
#define PORT_SIO_CFG1_P021_01_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG1_P021_01_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG1_P021_01_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG1_P021_01_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG1_P021_01_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG1_P021_23_CFG_PORT_0
#define PORT_SIO_CFG1_P021_23_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG1_P021_23_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG1_P021_23_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG1_P021_23_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG1_P021_23_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG1_P021_45_CFG_PORT_0
#define PORT_SIO_CFG1_P021_45_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG1_P021_45_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG1_P021_45_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG1_P021_45_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG1_P021_45_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG1_P021_67_CFG_PORT_0
#define PORT_SIO_CFG1_P021_67_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG1_P021_67_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG1_P021_67_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG1_P021_67_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG1_P021_67_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG1_P022_01_CFG_PORT_0
#define PORT_SIO_CFG1_P022_01_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG1_P022_01_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG1_P022_01_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG1_P022_01_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG1_P022_01_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG1_P022_23_CFG_PORT_0
#define PORT_SIO_CFG1_P022_23_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG1_P022_23_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG1_P022_23_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG1_P022_23_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG1_P022_23_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG1_P022_45_CFG_PORT_0
#define PORT_SIO_CFG1_P022_45_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG1_P022_45_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG1_P022_45_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG1_P022_45_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG1_P022_45_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG1_P022_67_CFG_PORT_0
#define PORT_SIO_CFG1_P022_67_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG1_P022_67_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG1_P022_67_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG1_P022_67_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG1_P022_67_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG1_P023_01_CFG_PORT_0
#define PORT_SIO_CFG1_P023_01_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG1_P023_01_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG1_P023_01_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG1_P023_01_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG1_P023_01_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG1_P023_23_CFG_PORT_0
#define PORT_SIO_CFG1_P023_23_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG1_P023_23_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG1_P023_23_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG1_P023_23_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG1_P023_23_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG1_P023_45_CFG_PORT_0
#define PORT_SIO_CFG1_P023_45_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG1_P023_45_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG1_P023_45_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG1_P023_45_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG1_P023_45_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG1_P023_67_CFG_PORT_0
#define PORT_SIO_CFG1_P023_67_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG1_P023_67_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG1_P023_67_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG1_P023_67_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG1_P023_67_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG2_P000_01_CFG_PORT_0
#define PORT_SIO_CFG2_P000_01_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG2_P000_01_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG2_P000_01_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG2_P000_01_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG2_P000_01_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG2_P000_23_CFG_PORT_0
#define PORT_SIO_CFG2_P000_23_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG2_P000_23_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG2_P000_23_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG2_P000_23_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG2_P000_23_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG2_P000_45_CFG_PORT_0
#define PORT_SIO_CFG2_P000_45_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG2_P000_45_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG2_P000_45_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG2_P000_45_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG2_P000_45_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG2_P000_67_CFG_PORT_0
#define PORT_SIO_CFG2_P000_67_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG2_P000_67_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG2_P000_67_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG2_P000_67_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG2_P000_67_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG2_P002_01_CFG_PORT_0
#define PORT_SIO_CFG2_P002_01_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG2_P002_01_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG2_P002_01_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG2_P002_01_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG2_P002_01_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG2_P002_23_CFG_PORT_0
#define PORT_SIO_CFG2_P002_23_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG2_P002_23_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG2_P002_23_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG2_P002_23_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG2_P002_23_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG2_P002_45_CFG_PORT_0
#define PORT_SIO_CFG2_P002_45_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG2_P002_45_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG2_P002_45_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG2_P002_45_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG2_P002_45_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG2_P002_67_CFG_PORT_0
#define PORT_SIO_CFG2_P002_67_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG2_P002_67_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG2_P002_67_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG2_P002_67_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG2_P002_67_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG2_P005_01_CFG_PORT_0
#define PORT_SIO_CFG2_P005_01_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG2_P005_01_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG2_P005_01_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG2_P005_01_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG2_P005_01_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG2_P005_23_CFG_PORT_0
#define PORT_SIO_CFG2_P005_23_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG2_P005_23_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG2_P005_23_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG2_P005_23_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG2_P005_23_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG2_P005_45_CFG_PORT_0
#define PORT_SIO_CFG2_P005_45_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG2_P005_45_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG2_P005_45_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG2_P005_45_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG2_P005_45_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG2_P005_67_CFG_PORT_0
#define PORT_SIO_CFG2_P005_67_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG2_P005_67_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG2_P005_67_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG2_P005_67_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG2_P005_67_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG2_P006_01_CFG_PORT_0
#define PORT_SIO_CFG2_P006_01_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG2_P006_01_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG2_P006_01_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG2_P006_01_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG2_P006_01_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG2_P006_23_CFG_PORT_0
#define PORT_SIO_CFG2_P006_23_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG2_P006_23_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG2_P006_23_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG2_P006_23_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG2_P006_23_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG2_P006_45_CFG_PORT_0
#define PORT_SIO_CFG2_P006_45_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG2_P006_45_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG2_P006_45_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG2_P006_45_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG2_P006_45_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG2_P006_67_CFG_PORT_0
#define PORT_SIO_CFG2_P006_67_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG2_P006_67_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG2_P006_67_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG2_P006_67_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG2_P006_67_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG2_P007_01_CFG_PORT_0
#define PORT_SIO_CFG2_P007_01_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG2_P007_01_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG2_P007_01_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG2_P007_01_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG2_P007_01_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG2_P007_23_CFG_PORT_0
#define PORT_SIO_CFG2_P007_23_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG2_P007_23_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG2_P007_23_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG2_P007_23_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG2_P007_23_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG2_P007_45_CFG_PORT_0
#define PORT_SIO_CFG2_P007_45_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG2_P007_45_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG2_P007_45_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG2_P007_45_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG2_P007_45_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG2_P007_67_CFG_PORT_0
#define PORT_SIO_CFG2_P007_67_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG2_P007_67_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG2_P007_67_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG2_P007_67_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG2_P007_67_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG2_P008_01_CFG_PORT_0
#define PORT_SIO_CFG2_P008_01_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG2_P008_01_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG2_P008_01_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG2_P008_01_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG2_P008_01_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG2_P008_23_CFG_PORT_0
#define PORT_SIO_CFG2_P008_23_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG2_P008_23_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG2_P008_23_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG2_P008_23_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG2_P008_23_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG2_P008_45_CFG_PORT_0
#define PORT_SIO_CFG2_P008_45_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG2_P008_45_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG2_P008_45_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG2_P008_45_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG2_P008_45_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG2_P008_67_CFG_PORT_0
#define PORT_SIO_CFG2_P008_67_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG2_P008_67_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG2_P008_67_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG2_P008_67_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG2_P008_67_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG2_P011_01_CFG_PORT_0
#define PORT_SIO_CFG2_P011_01_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG2_P011_01_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG2_P011_01_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG2_P011_01_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG2_P011_01_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG2_P011_23_CFG_PORT_0
#define PORT_SIO_CFG2_P011_23_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG2_P011_23_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG2_P011_23_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG2_P011_23_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG2_P011_23_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG2_P011_45_CFG_PORT_0
#define PORT_SIO_CFG2_P011_45_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG2_P011_45_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG2_P011_45_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG2_P011_45_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG2_P011_45_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG2_P011_67_CFG_PORT_0
#define PORT_SIO_CFG2_P011_67_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG2_P011_67_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG2_P011_67_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG2_P011_67_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG2_P011_67_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG2_P012_01_CFG_PORT_0
#define PORT_SIO_CFG2_P012_01_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG2_P012_01_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG2_P012_01_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG2_P012_01_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG2_P012_01_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG2_P012_23_CFG_PORT_0
#define PORT_SIO_CFG2_P012_23_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG2_P012_23_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG2_P012_23_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG2_P012_23_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG2_P012_23_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG2_P012_45_CFG_PORT_0
#define PORT_SIO_CFG2_P012_45_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG2_P012_45_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG2_P012_45_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG2_P012_45_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG2_P012_45_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG2_P012_67_CFG_PORT_0
#define PORT_SIO_CFG2_P012_67_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG2_P012_67_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG2_P012_67_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG2_P012_67_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG2_P012_67_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG2_P013_01_CFG_PORT_0
#define PORT_SIO_CFG2_P013_01_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG2_P013_01_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG2_P013_01_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG2_P013_01_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG2_P013_01_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG2_P013_23_CFG_PORT_0
#define PORT_SIO_CFG2_P013_23_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG2_P013_23_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG2_P013_23_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG2_P013_23_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG2_P013_23_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG2_P013_45_CFG_PORT_0
#define PORT_SIO_CFG2_P013_45_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG2_P013_45_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG2_P013_45_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG2_P013_45_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG2_P013_45_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG2_P013_67_CFG_PORT_0
#define PORT_SIO_CFG2_P013_67_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG2_P013_67_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG2_P013_67_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG2_P013_67_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG2_P013_67_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG2_P014_01_CFG_PORT_0
#define PORT_SIO_CFG2_P014_01_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG2_P014_01_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG2_P014_01_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG2_P014_01_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG2_P014_01_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG2_P014_23_CFG_PORT_0
#define PORT_SIO_CFG2_P014_23_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG2_P014_23_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG2_P014_23_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG2_P014_23_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG2_P014_23_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG2_P014_45_CFG_PORT_0
#define PORT_SIO_CFG2_P014_45_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG2_P014_45_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG2_P014_45_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG2_P014_45_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG2_P014_45_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG2_P014_67_CFG_PORT_0
#define PORT_SIO_CFG2_P014_67_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG2_P014_67_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG2_P014_67_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG2_P014_67_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG2_P014_67_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG2_P018_01_CFG_PORT_0
#define PORT_SIO_CFG2_P018_01_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG2_P018_01_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG2_P018_01_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG2_P018_01_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG2_P018_01_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG2_P018_23_CFG_PORT_0
#define PORT_SIO_CFG2_P018_23_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG2_P018_23_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG2_P018_23_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG2_P018_23_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG2_P018_23_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG2_P018_45_CFG_PORT_0
#define PORT_SIO_CFG2_P018_45_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG2_P018_45_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG2_P018_45_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG2_P018_45_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG2_P018_45_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG2_P018_67_CFG_PORT_0
#define PORT_SIO_CFG2_P018_67_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG2_P018_67_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG2_P018_67_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG2_P018_67_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG2_P018_67_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG2_P019_01_CFG_PORT_0
#define PORT_SIO_CFG2_P019_01_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG2_P019_01_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG2_P019_01_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG2_P019_01_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG2_P019_01_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG2_P019_23_CFG_PORT_0
#define PORT_SIO_CFG2_P019_23_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG2_P019_23_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG2_P019_23_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG2_P019_23_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG2_P019_23_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG2_P019_45_CFG_PORT_0
#define PORT_SIO_CFG2_P019_45_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG2_P019_45_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG2_P019_45_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG2_P019_45_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG2_P019_45_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG2_P019_67_CFG_PORT_0
#define PORT_SIO_CFG2_P019_67_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG2_P019_67_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG2_P019_67_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG2_P019_67_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG2_P019_67_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG2_P021_01_CFG_PORT_0
#define PORT_SIO_CFG2_P021_01_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG2_P021_01_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG2_P021_01_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG2_P021_01_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG2_P021_01_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG2_P021_23_CFG_PORT_0
#define PORT_SIO_CFG2_P021_23_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG2_P021_23_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG2_P021_23_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG2_P021_23_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG2_P021_23_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG2_P021_45_CFG_PORT_0
#define PORT_SIO_CFG2_P021_45_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG2_P021_45_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG2_P021_45_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG2_P021_45_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG2_P021_45_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG2_P021_67_CFG_PORT_0
#define PORT_SIO_CFG2_P021_67_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG2_P021_67_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG2_P021_67_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG2_P021_67_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG2_P021_67_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG2_P022_01_CFG_PORT_0
#define PORT_SIO_CFG2_P022_01_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG2_P022_01_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG2_P022_01_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG2_P022_01_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG2_P022_01_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG2_P022_23_CFG_PORT_0
#define PORT_SIO_CFG2_P022_23_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG2_P022_23_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG2_P022_23_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG2_P022_23_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG2_P022_23_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG2_P022_45_CFG_PORT_0
#define PORT_SIO_CFG2_P022_45_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG2_P022_45_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG2_P022_45_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG2_P022_45_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG2_P022_45_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG2_P022_67_CFG_PORT_0
#define PORT_SIO_CFG2_P022_67_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG2_P022_67_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG2_P022_67_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG2_P022_67_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG2_P022_67_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG2_P023_01_CFG_PORT_0
#define PORT_SIO_CFG2_P023_01_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG2_P023_01_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG2_P023_01_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG2_P023_01_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG2_P023_01_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG2_P023_23_CFG_PORT_0
#define PORT_SIO_CFG2_P023_23_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG2_P023_23_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG2_P023_23_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG2_P023_23_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG2_P023_23_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG2_P023_45_CFG_PORT_0
#define PORT_SIO_CFG2_P023_45_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG2_P023_45_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG2_P023_45_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG2_P023_45_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG2_P023_45_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG2_P023_67_CFG_PORT_0
#define PORT_SIO_CFG2_P023_67_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG2_P023_67_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG2_P023_67_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG2_P023_67_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG2_P023_67_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG3_P000_01_CFG_PORT_0
#define PORT_SIO_CFG3_P000_01_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG3_P000_01_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG3_P000_01_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG3_P000_01_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG3_P000_01_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG3_P000_23_CFG_PORT_0
#define PORT_SIO_CFG3_P000_23_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG3_P000_23_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG3_P000_23_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG3_P000_23_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG3_P000_23_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG3_P000_45_CFG_PORT_0
#define PORT_SIO_CFG3_P000_45_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG3_P000_45_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG3_P000_45_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG3_P000_45_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG3_P000_45_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG3_P000_67_CFG_PORT_0
#define PORT_SIO_CFG3_P000_67_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG3_P000_67_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG3_P000_67_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG3_P000_67_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG3_P000_67_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG3_P002_01_CFG_PORT_0
#define PORT_SIO_CFG3_P002_01_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG3_P002_01_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG3_P002_01_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG3_P002_01_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG3_P002_01_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG3_P002_23_CFG_PORT_0
#define PORT_SIO_CFG3_P002_23_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG3_P002_23_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG3_P002_23_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG3_P002_23_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG3_P002_23_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG3_P002_45_CFG_PORT_0
#define PORT_SIO_CFG3_P002_45_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG3_P002_45_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG3_P002_45_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG3_P002_45_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG3_P002_45_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG3_P002_67_CFG_PORT_0
#define PORT_SIO_CFG3_P002_67_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG3_P002_67_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG3_P002_67_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG3_P002_67_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG3_P002_67_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG3_P005_01_CFG_PORT_0
#define PORT_SIO_CFG3_P005_01_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG3_P005_01_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG3_P005_01_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG3_P005_01_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG3_P005_01_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG3_P005_23_CFG_PORT_0
#define PORT_SIO_CFG3_P005_23_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG3_P005_23_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG3_P005_23_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG3_P005_23_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG3_P005_23_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG3_P005_45_CFG_PORT_0
#define PORT_SIO_CFG3_P005_45_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG3_P005_45_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG3_P005_45_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG3_P005_45_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG3_P005_45_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG3_P005_67_CFG_PORT_0
#define PORT_SIO_CFG3_P005_67_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG3_P005_67_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG3_P005_67_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG3_P005_67_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG3_P005_67_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG3_P006_01_CFG_PORT_0
#define PORT_SIO_CFG3_P006_01_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG3_P006_01_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG3_P006_01_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG3_P006_01_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG3_P006_01_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG3_P006_23_CFG_PORT_0
#define PORT_SIO_CFG3_P006_23_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG3_P006_23_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG3_P006_23_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG3_P006_23_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG3_P006_23_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG3_P006_45_CFG_PORT_0
#define PORT_SIO_CFG3_P006_45_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG3_P006_45_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG3_P006_45_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG3_P006_45_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG3_P006_45_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG3_P006_67_CFG_PORT_0
#define PORT_SIO_CFG3_P006_67_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG3_P006_67_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG3_P006_67_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG3_P006_67_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG3_P006_67_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG3_P007_01_CFG_PORT_0
#define PORT_SIO_CFG3_P007_01_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG3_P007_01_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG3_P007_01_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG3_P007_01_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG3_P007_01_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG3_P007_23_CFG_PORT_0
#define PORT_SIO_CFG3_P007_23_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG3_P007_23_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG3_P007_23_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG3_P007_23_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG3_P007_23_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG3_P007_45_CFG_PORT_0
#define PORT_SIO_CFG3_P007_45_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG3_P007_45_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG3_P007_45_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG3_P007_45_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG3_P007_45_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG3_P007_67_CFG_PORT_0
#define PORT_SIO_CFG3_P007_67_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG3_P007_67_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG3_P007_67_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG3_P007_67_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG3_P007_67_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG3_P008_01_CFG_PORT_0
#define PORT_SIO_CFG3_P008_01_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG3_P008_01_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG3_P008_01_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG3_P008_01_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG3_P008_01_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG3_P008_23_CFG_PORT_0
#define PORT_SIO_CFG3_P008_23_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG3_P008_23_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG3_P008_23_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG3_P008_23_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG3_P008_23_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG3_P008_45_CFG_PORT_0
#define PORT_SIO_CFG3_P008_45_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG3_P008_45_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG3_P008_45_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG3_P008_45_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG3_P008_45_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG3_P008_67_CFG_PORT_0
#define PORT_SIO_CFG3_P008_67_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG3_P008_67_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG3_P008_67_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG3_P008_67_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG3_P008_67_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG3_P011_01_CFG_PORT_0
#define PORT_SIO_CFG3_P011_01_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG3_P011_01_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG3_P011_01_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG3_P011_01_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG3_P011_01_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG3_P011_23_CFG_PORT_0
#define PORT_SIO_CFG3_P011_23_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG3_P011_23_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG3_P011_23_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG3_P011_23_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG3_P011_23_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG3_P011_45_CFG_PORT_0
#define PORT_SIO_CFG3_P011_45_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG3_P011_45_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG3_P011_45_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG3_P011_45_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG3_P011_45_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG3_P011_67_CFG_PORT_0
#define PORT_SIO_CFG3_P011_67_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG3_P011_67_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG3_P011_67_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG3_P011_67_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG3_P011_67_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG3_P012_01_CFG_PORT_0
#define PORT_SIO_CFG3_P012_01_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG3_P012_01_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG3_P012_01_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG3_P012_01_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG3_P012_01_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG3_P012_23_CFG_PORT_0
#define PORT_SIO_CFG3_P012_23_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG3_P012_23_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG3_P012_23_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG3_P012_23_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG3_P012_23_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG3_P012_45_CFG_PORT_0
#define PORT_SIO_CFG3_P012_45_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG3_P012_45_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG3_P012_45_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG3_P012_45_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG3_P012_45_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG3_P012_67_CFG_PORT_0
#define PORT_SIO_CFG3_P012_67_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG3_P012_67_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG3_P012_67_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG3_P012_67_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG3_P012_67_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG3_P013_01_CFG_PORT_0
#define PORT_SIO_CFG3_P013_01_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG3_P013_01_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG3_P013_01_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG3_P013_01_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG3_P013_01_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG3_P013_23_CFG_PORT_0
#define PORT_SIO_CFG3_P013_23_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG3_P013_23_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG3_P013_23_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG3_P013_23_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG3_P013_23_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG3_P013_45_CFG_PORT_0
#define PORT_SIO_CFG3_P013_45_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG3_P013_45_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG3_P013_45_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG3_P013_45_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG3_P013_45_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG3_P013_67_CFG_PORT_0
#define PORT_SIO_CFG3_P013_67_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG3_P013_67_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG3_P013_67_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG3_P013_67_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG3_P013_67_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG3_P014_01_CFG_PORT_0
#define PORT_SIO_CFG3_P014_01_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG3_P014_01_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG3_P014_01_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG3_P014_01_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG3_P014_01_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG3_P014_23_CFG_PORT_0
#define PORT_SIO_CFG3_P014_23_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG3_P014_23_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG3_P014_23_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG3_P014_23_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG3_P014_23_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG3_P014_45_CFG_PORT_0
#define PORT_SIO_CFG3_P014_45_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG3_P014_45_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG3_P014_45_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG3_P014_45_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG3_P014_45_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG3_P014_67_CFG_PORT_0
#define PORT_SIO_CFG3_P014_67_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG3_P014_67_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG3_P014_67_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG3_P014_67_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG3_P014_67_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG3_P018_01_CFG_PORT_0
#define PORT_SIO_CFG3_P018_01_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG3_P018_01_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG3_P018_01_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG3_P018_01_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG3_P018_01_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG3_P018_23_CFG_PORT_0
#define PORT_SIO_CFG3_P018_23_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG3_P018_23_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG3_P018_23_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG3_P018_23_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG3_P018_23_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG3_P018_45_CFG_PORT_0
#define PORT_SIO_CFG3_P018_45_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG3_P018_45_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG3_P018_45_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG3_P018_45_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG3_P018_45_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG3_P018_67_CFG_PORT_0
#define PORT_SIO_CFG3_P018_67_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG3_P018_67_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG3_P018_67_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG3_P018_67_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG3_P018_67_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG3_P019_01_CFG_PORT_0
#define PORT_SIO_CFG3_P019_01_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG3_P019_01_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG3_P019_01_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG3_P019_01_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG3_P019_01_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG3_P019_23_CFG_PORT_0
#define PORT_SIO_CFG3_P019_23_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG3_P019_23_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG3_P019_23_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG3_P019_23_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG3_P019_23_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG3_P019_45_CFG_PORT_0
#define PORT_SIO_CFG3_P019_45_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG3_P019_45_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG3_P019_45_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG3_P019_45_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG3_P019_45_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG3_P019_67_CFG_PORT_0
#define PORT_SIO_CFG3_P019_67_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG3_P019_67_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG3_P019_67_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG3_P019_67_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG3_P019_67_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG3_P021_01_CFG_PORT_0
#define PORT_SIO_CFG3_P021_01_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG3_P021_01_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG3_P021_01_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG3_P021_01_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG3_P021_01_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG3_P021_23_CFG_PORT_0
#define PORT_SIO_CFG3_P021_23_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG3_P021_23_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG3_P021_23_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG3_P021_23_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG3_P021_23_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG3_P021_45_CFG_PORT_0
#define PORT_SIO_CFG3_P021_45_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG3_P021_45_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG3_P021_45_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG3_P021_45_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG3_P021_45_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG3_P021_67_CFG_PORT_0
#define PORT_SIO_CFG3_P021_67_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG3_P021_67_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG3_P021_67_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG3_P021_67_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG3_P021_67_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG3_P022_01_CFG_PORT_0
#define PORT_SIO_CFG3_P022_01_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG3_P022_01_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG3_P022_01_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG3_P022_01_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG3_P022_01_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG3_P022_23_CFG_PORT_0
#define PORT_SIO_CFG3_P022_23_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG3_P022_23_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG3_P022_23_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG3_P022_23_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG3_P022_23_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG3_P022_45_CFG_PORT_0
#define PORT_SIO_CFG3_P022_45_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG3_P022_45_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG3_P022_45_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG3_P022_45_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG3_P022_45_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG3_P022_67_CFG_PORT_0
#define PORT_SIO_CFG3_P022_67_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG3_P022_67_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG3_P022_67_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG3_P022_67_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG3_P022_67_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG3_P023_01_CFG_PORT_0
#define PORT_SIO_CFG3_P023_01_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG3_P023_01_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG3_P023_01_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG3_P023_01_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG3_P023_01_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG3_P023_23_CFG_PORT_0
#define PORT_SIO_CFG3_P023_23_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG3_P023_23_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG3_P023_23_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG3_P023_23_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG3_P023_23_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG3_P023_45_CFG_PORT_0
#define PORT_SIO_CFG3_P023_45_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG3_P023_45_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG3_P023_45_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG3_P023_45_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG3_P023_45_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif
#ifndef PORT_SIO_CFG3_P023_67_CFG_PORT_0
#define PORT_SIO_CFG3_P023_67_CFG_PORT_0     PORT_SIO_XY_CFG_PORT_0
#define PORT_SIO_CFG3_P023_67_CFG_PORT_1     PORT_SIO_XY_CFG_PORT_1
#define PORT_SIO_CFG3_P023_67_CFG_PORT_2     PORT_SIO_XY_CFG_PORT_2
#define PORT_SIO_CFG3_P023_67_CFG_PORT_3     PORT_SIO_XY_CFG_PORT_3
#define PORT_SIO_CFG3_P023_67_CFG_PORT_4     PORT_SIO_XY_CFG_PORT_4
#endif


#ifndef PORT_AMUX_CFG0_CELL_0_CFG_CELL_0
#define PORT_AMUX_CFG0_CELL_0_CFG_CELL_0    PORT_AMUX_SWITCH_OPEN
#define PORT_AMUX_CFG0_CELL_0_CFG_CELL_1    PORT_AMUX_SWITCH_OPEN
#define PORT_AMUX_CFG0_CELL_0_CFG_CELL_2    PORT_AMUX_SWITCH_OPEN
#define PORT_AMUX_CFG0_CELL_0_CFG_CELL_3    PORT_AMUX_SWITCH_OPEN
#define PORT_AMUX_CFG0_CELL_0_CFG_CELL_4    PORT_AMUX_SWITCH_OPEN
#define PORT_AMUX_CFG0_CELL_0_CFG_CELL_5    PORT_AMUX_SWITCH_OPEN
#endif
#ifndef PORT_AMUX_CELL_0
#error "PORT_AMUX_CELL_0 in derivate API header not defined"
#endif
#ifndef PORT_AMUX_CFG0_CELL_1_CFG_CELL_0
#define PORT_AMUX_CFG0_CELL_1_CFG_CELL_0    PORT_AMUX_SWITCH_OPEN
#define PORT_AMUX_CFG0_CELL_1_CFG_CELL_1    PORT_AMUX_SWITCH_OPEN
#define PORT_AMUX_CFG0_CELL_1_CFG_CELL_2    PORT_AMUX_SWITCH_OPEN
#define PORT_AMUX_CFG0_CELL_1_CFG_CELL_3    PORT_AMUX_SWITCH_OPEN
#define PORT_AMUX_CFG0_CELL_1_CFG_CELL_4    PORT_AMUX_SWITCH_OPEN
#define PORT_AMUX_CFG0_CELL_1_CFG_CELL_5    PORT_AMUX_SWITCH_OPEN
#endif
#ifndef PORT_AMUX_CELL_1
#error "PORT_AMUX_CELL_1 in derivate API header not defined"
#endif
#ifndef PORT_AMUX_CFG0_CELL_2_CFG_CELL_0
#define PORT_AMUX_CFG0_CELL_2_CFG_CELL_0    PORT_AMUX_SWITCH_OPEN
#define PORT_AMUX_CFG0_CELL_2_CFG_CELL_1    PORT_AMUX_SWITCH_OPEN
#define PORT_AMUX_CFG0_CELL_2_CFG_CELL_2    PORT_AMUX_SWITCH_OPEN
#define PORT_AMUX_CFG0_CELL_2_CFG_CELL_3    PORT_AMUX_SWITCH_OPEN
#define PORT_AMUX_CFG0_CELL_2_CFG_CELL_4    PORT_AMUX_SWITCH_OPEN
#define PORT_AMUX_CFG0_CELL_2_CFG_CELL_5    PORT_AMUX_SWITCH_OPEN
#endif
#ifndef PORT_AMUX_CELL_2
#error "PORT_AMUX_CELL_2 in derivate API header not defined"
#endif
#ifndef PORT_AMUX_CFG1_CELL_0_CFG_CELL_0
#define PORT_AMUX_CFG1_CELL_0_CFG_CELL_0    PORT_AMUX_SWITCH_OPEN
#define PORT_AMUX_CFG1_CELL_0_CFG_CELL_1    PORT_AMUX_SWITCH_OPEN
#define PORT_AMUX_CFG1_CELL_0_CFG_CELL_2    PORT_AMUX_SWITCH_OPEN
#define PORT_AMUX_CFG1_CELL_0_CFG_CELL_3    PORT_AMUX_SWITCH_OPEN
#define PORT_AMUX_CFG1_CELL_0_CFG_CELL_4    PORT_AMUX_SWITCH_OPEN
#define PORT_AMUX_CFG1_CELL_0_CFG_CELL_5    PORT_AMUX_SWITCH_OPEN
#endif
#ifndef PORT_AMUX_CELL_0
#error "PORT_AMUX_CELL_0 in derivate API header not defined"
#endif
#ifndef PORT_AMUX_CFG1_CELL_1_CFG_CELL_0
#define PORT_AMUX_CFG1_CELL_1_CFG_CELL_0    PORT_AMUX_SWITCH_OPEN
#define PORT_AMUX_CFG1_CELL_1_CFG_CELL_1    PORT_AMUX_SWITCH_OPEN
#define PORT_AMUX_CFG1_CELL_1_CFG_CELL_2    PORT_AMUX_SWITCH_OPEN
#define PORT_AMUX_CFG1_CELL_1_CFG_CELL_3    PORT_AMUX_SWITCH_OPEN
#define PORT_AMUX_CFG1_CELL_1_CFG_CELL_4    PORT_AMUX_SWITCH_OPEN
#define PORT_AMUX_CFG1_CELL_1_CFG_CELL_5    PORT_AMUX_SWITCH_OPEN
#endif
#ifndef PORT_AMUX_CELL_1
#error "PORT_AMUX_CELL_1 in derivate API header not defined"
#endif
#ifndef PORT_AMUX_CFG1_CELL_2_CFG_CELL_0
#define PORT_AMUX_CFG1_CELL_2_CFG_CELL_0    PORT_AMUX_SWITCH_OPEN
#define PORT_AMUX_CFG1_CELL_2_CFG_CELL_1    PORT_AMUX_SWITCH_OPEN
#define PORT_AMUX_CFG1_CELL_2_CFG_CELL_2    PORT_AMUX_SWITCH_OPEN
#define PORT_AMUX_CFG1_CELL_2_CFG_CELL_3    PORT_AMUX_SWITCH_OPEN
#define PORT_AMUX_CFG1_CELL_2_CFG_CELL_4    PORT_AMUX_SWITCH_OPEN
#define PORT_AMUX_CFG1_CELL_2_CFG_CELL_5    PORT_AMUX_SWITCH_OPEN
#endif
#ifndef PORT_AMUX_CELL_2
#error "PORT_AMUX_CELL_2 in derivate API header not defined"
#endif
#ifndef PORT_AMUX_CFG2_CELL_0_CFG_CELL_0
#define PORT_AMUX_CFG2_CELL_0_CFG_CELL_0    PORT_AMUX_SWITCH_OPEN
#define PORT_AMUX_CFG2_CELL_0_CFG_CELL_1    PORT_AMUX_SWITCH_OPEN
#define PORT_AMUX_CFG2_CELL_0_CFG_CELL_2    PORT_AMUX_SWITCH_OPEN
#define PORT_AMUX_CFG2_CELL_0_CFG_CELL_3    PORT_AMUX_SWITCH_OPEN
#define PORT_AMUX_CFG2_CELL_0_CFG_CELL_4    PORT_AMUX_SWITCH_OPEN
#define PORT_AMUX_CFG2_CELL_0_CFG_CELL_5    PORT_AMUX_SWITCH_OPEN
#endif
#ifndef PORT_AMUX_CELL_0
#error "PORT_AMUX_CELL_0 in derivate API header not defined"
#endif
#ifndef PORT_AMUX_CFG2_CELL_1_CFG_CELL_0
#define PORT_AMUX_CFG2_CELL_1_CFG_CELL_0    PORT_AMUX_SWITCH_OPEN
#define PORT_AMUX_CFG2_CELL_1_CFG_CELL_1    PORT_AMUX_SWITCH_OPEN
#define PORT_AMUX_CFG2_CELL_1_CFG_CELL_2    PORT_AMUX_SWITCH_OPEN
#define PORT_AMUX_CFG2_CELL_1_CFG_CELL_3    PORT_AMUX_SWITCH_OPEN
#define PORT_AMUX_CFG2_CELL_1_CFG_CELL_4    PORT_AMUX_SWITCH_OPEN
#define PORT_AMUX_CFG2_CELL_1_CFG_CELL_5    PORT_AMUX_SWITCH_OPEN
#endif
#ifndef PORT_AMUX_CELL_1
#error "PORT_AMUX_CELL_1 in derivate API header not defined"
#endif
#ifndef PORT_AMUX_CFG2_CELL_2_CFG_CELL_0
#define PORT_AMUX_CFG2_CELL_2_CFG_CELL_0    PORT_AMUX_SWITCH_OPEN
#define PORT_AMUX_CFG2_CELL_2_CFG_CELL_1    PORT_AMUX_SWITCH_OPEN
#define PORT_AMUX_CFG2_CELL_2_CFG_CELL_2    PORT_AMUX_SWITCH_OPEN
#define PORT_AMUX_CFG2_CELL_2_CFG_CELL_3    PORT_AMUX_SWITCH_OPEN
#define PORT_AMUX_CFG2_CELL_2_CFG_CELL_4    PORT_AMUX_SWITCH_OPEN
#define PORT_AMUX_CFG2_CELL_2_CFG_CELL_5    PORT_AMUX_SWITCH_OPEN
#endif
#ifndef PORT_AMUX_CELL_2
#error "PORT_AMUX_CELL_2 in derivate API header not defined"
#endif
#ifndef PORT_AMUX_CFG3_CELL_0_CFG_CELL_0
#define PORT_AMUX_CFG3_CELL_0_CFG_CELL_0    PORT_AMUX_SWITCH_OPEN
#define PORT_AMUX_CFG3_CELL_0_CFG_CELL_1    PORT_AMUX_SWITCH_OPEN
#define PORT_AMUX_CFG3_CELL_0_CFG_CELL_2    PORT_AMUX_SWITCH_OPEN
#define PORT_AMUX_CFG3_CELL_0_CFG_CELL_3    PORT_AMUX_SWITCH_OPEN
#define PORT_AMUX_CFG3_CELL_0_CFG_CELL_4    PORT_AMUX_SWITCH_OPEN
#define PORT_AMUX_CFG3_CELL_0_CFG_CELL_5    PORT_AMUX_SWITCH_OPEN
#endif
#ifndef PORT_AMUX_CELL_0
#error "PORT_AMUX_CELL_0 in derivate API header not defined"
#endif
#ifndef PORT_AMUX_CFG3_CELL_1_CFG_CELL_0
#define PORT_AMUX_CFG3_CELL_1_CFG_CELL_0    PORT_AMUX_SWITCH_OPEN
#define PORT_AMUX_CFG3_CELL_1_CFG_CELL_1    PORT_AMUX_SWITCH_OPEN
#define PORT_AMUX_CFG3_CELL_1_CFG_CELL_2    PORT_AMUX_SWITCH_OPEN
#define PORT_AMUX_CFG3_CELL_1_CFG_CELL_3    PORT_AMUX_SWITCH_OPEN
#define PORT_AMUX_CFG3_CELL_1_CFG_CELL_4    PORT_AMUX_SWITCH_OPEN
#define PORT_AMUX_CFG3_CELL_1_CFG_CELL_5    PORT_AMUX_SWITCH_OPEN
#endif
#ifndef PORT_AMUX_CELL_1
#error "PORT_AMUX_CELL_1 in derivate API header not defined"
#endif
#ifndef PORT_AMUX_CFG3_CELL_2_CFG_CELL_0
#define PORT_AMUX_CFG3_CELL_2_CFG_CELL_0    PORT_AMUX_SWITCH_OPEN
#define PORT_AMUX_CFG3_CELL_2_CFG_CELL_1    PORT_AMUX_SWITCH_OPEN
#define PORT_AMUX_CFG3_CELL_2_CFG_CELL_2    PORT_AMUX_SWITCH_OPEN
#define PORT_AMUX_CFG3_CELL_2_CFG_CELL_3    PORT_AMUX_SWITCH_OPEN
#define PORT_AMUX_CFG3_CELL_2_CFG_CELL_4    PORT_AMUX_SWITCH_OPEN
#define PORT_AMUX_CFG3_CELL_2_CFG_CELL_5    PORT_AMUX_SWITCH_OPEN
#endif
#ifndef PORT_AMUX_CELL_2
#error "PORT_AMUX_CELL_2 in derivate API header not defined"
#endif


#ifndef PORT_TR_CFG0_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_0_TR_0
#define PORT_TR_CFG0_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_0_TR_0   0U
#define PORT_TR_CFG0_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_0_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_0_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_0_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_1_TR_0
#define PORT_TR_CFG0_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_1_TR_0   0U
#define PORT_TR_CFG0_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_1_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_1_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_1_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_2_TR_0
#define PORT_TR_CFG0_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_2_TR_0   0U
#define PORT_TR_CFG0_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_2_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_2_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_2_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_3_TR_0
#define PORT_TR_CFG0_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_3_TR_0   0U
#define PORT_TR_CFG0_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_3_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_3_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_3_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_4_TR_0
#define PORT_TR_CFG0_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_4_TR_0   0U
#define PORT_TR_CFG0_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_4_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_4_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_4_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_5_TR_0
#define PORT_TR_CFG0_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_5_TR_0   0U
#define PORT_TR_CFG0_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_5_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_5_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_5_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_6_TR_0
#define PORT_TR_CFG0_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_6_TR_0   0U
#define PORT_TR_CFG0_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_6_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_6_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_6_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_7_TR_0
#define PORT_TR_CFG0_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_7_TR_0   0U
#define PORT_TR_CFG0_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_7_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_7_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_7_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_0_TR_0
#define PORT_TR_CFG0_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_0_TR_0   0U
#define PORT_TR_CFG0_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_0_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_0_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_0_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_1_TR_0
#define PORT_TR_CFG0_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_1_TR_0   0U
#define PORT_TR_CFG0_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_1_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_1_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_1_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_2_TR_0
#define PORT_TR_CFG0_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_2_TR_0   0U
#define PORT_TR_CFG0_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_2_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_2_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_2_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_3_TR_0
#define PORT_TR_CFG0_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_3_TR_0   0U
#define PORT_TR_CFG0_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_3_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_3_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_3_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_4_TR_0
#define PORT_TR_CFG0_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_4_TR_0   0U
#define PORT_TR_CFG0_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_4_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_4_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_4_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_5_TR_0
#define PORT_TR_CFG0_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_5_TR_0   0U
#define PORT_TR_CFG0_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_5_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_5_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_5_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_6_TR_0
#define PORT_TR_CFG0_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_6_TR_0   0U
#define PORT_TR_CFG0_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_6_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_6_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_6_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_7_TR_0
#define PORT_TR_CFG0_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_7_TR_0   0U
#define PORT_TR_CFG0_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_7_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_7_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_7_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_0_TR_0
#define PORT_TR_CFG0_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_0_TR_0   0U
#define PORT_TR_CFG0_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_0_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_0_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_0_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_1_TR_0
#define PORT_TR_CFG0_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_1_TR_0   0U
#define PORT_TR_CFG0_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_1_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_1_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_1_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_2_TR_0
#define PORT_TR_CFG0_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_2_TR_0   0U
#define PORT_TR_CFG0_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_2_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_2_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_2_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_3_TR_0
#define PORT_TR_CFG0_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_3_TR_0   0U
#define PORT_TR_CFG0_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_3_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_3_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_3_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_8_TR_0
#define PORT_TR_CFG0_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_8_TR_0   0U
#define PORT_TR_CFG0_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_8_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_8_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_8_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_9_TR_0
#define PORT_TR_CFG0_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_9_TR_0   0U
#define PORT_TR_CFG0_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_9_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_9_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_9_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_10_TR_0
#define PORT_TR_CFG0_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_10_TR_0   0U
#define PORT_TR_CFG0_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_10_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_10_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_10_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_11_TR_0
#define PORT_TR_CFG0_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_11_TR_0   0U
#define PORT_TR_CFG0_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_11_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_11_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_11_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_12_TR_0
#define PORT_TR_CFG0_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_12_TR_0   0U
#define PORT_TR_CFG0_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_12_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_12_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_12_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_13_TR_0
#define PORT_TR_CFG0_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_13_TR_0   0U
#define PORT_TR_CFG0_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_13_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_13_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_13_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_14_TR_0
#define PORT_TR_CFG0_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_14_TR_0   0U
#define PORT_TR_CFG0_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_14_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_14_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_14_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_15_TR_0
#define PORT_TR_CFG0_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_15_TR_0   0U
#define PORT_TR_CFG0_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_15_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_15_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_15_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_0_TR_0
#define PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_0_TR_0   0U
#define PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_0_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_0_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_0_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_1_TR_0
#define PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_1_TR_0   0U
#define PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_1_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_1_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_1_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_2_TR_0
#define PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_2_TR_0   0U
#define PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_2_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_2_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_2_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_3_TR_0
#define PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_3_TR_0   0U
#define PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_3_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_3_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_3_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_4_TR_0
#define PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_4_TR_0   0U
#define PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_4_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_4_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_4_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_5_TR_0
#define PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_5_TR_0   0U
#define PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_5_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_5_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_5_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_6_TR_0
#define PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_6_TR_0   0U
#define PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_6_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_6_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_6_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_7_TR_0
#define PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_7_TR_0   0U
#define PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_7_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_7_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_7_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_8_TR_0
#define PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_8_TR_0   0U
#define PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_8_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_8_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_8_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_9_TR_0
#define PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_9_TR_0   0U
#define PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_9_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_9_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_9_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_10_TR_0
#define PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_10_TR_0   0U
#define PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_10_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_10_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_10_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_11_TR_0
#define PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_11_TR_0   0U
#define PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_11_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_11_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_11_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_12_TR_0
#define PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_12_TR_0   0U
#define PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_12_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_12_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_12_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_13_TR_0
#define PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_13_TR_0   0U
#define PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_13_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_13_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_13_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_14_TR_0
#define PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_14_TR_0   0U
#define PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_14_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_14_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_14_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_15_TR_0
#define PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_15_TR_0   0U
#define PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_15_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_15_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_15_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_16_TR_0
#define PORT_TR_CFG0_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_16_TR_0   0U
#define PORT_TR_CFG0_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_16_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_16_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_16_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_17_TR_0
#define PORT_TR_CFG0_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_17_TR_0   0U
#define PORT_TR_CFG0_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_17_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_17_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_17_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_18_TR_0
#define PORT_TR_CFG0_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_18_TR_0   0U
#define PORT_TR_CFG0_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_18_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_18_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_18_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_19_TR_0
#define PORT_TR_CFG0_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_19_TR_0   0U
#define PORT_TR_CFG0_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_19_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_19_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_19_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_20_TR_0
#define PORT_TR_CFG0_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_20_TR_0   0U
#define PORT_TR_CFG0_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_20_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_20_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_20_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_21_TR_0
#define PORT_TR_CFG0_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_21_TR_0   0U
#define PORT_TR_CFG0_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_21_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_21_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_21_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_22_TR_0
#define PORT_TR_CFG0_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_22_TR_0   0U
#define PORT_TR_CFG0_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_22_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_22_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_22_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_23_TR_0
#define PORT_TR_CFG0_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_23_TR_0   0U
#define PORT_TR_CFG0_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_23_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_23_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_23_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_24_TR_0
#define PORT_TR_CFG0_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_24_TR_0   0U
#define PORT_TR_CFG0_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_24_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_24_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_24_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_25_TR_0
#define PORT_TR_CFG0_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_25_TR_0   0U
#define PORT_TR_CFG0_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_25_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_25_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_25_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_26_TR_0
#define PORT_TR_CFG0_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_26_TR_0   0U
#define PORT_TR_CFG0_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_26_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_26_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_26_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_0_TR_0
#define PORT_TR_CFG0_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_0_TR_0   0U
#define PORT_TR_CFG0_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_0_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_0_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_0_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_1_TR_0
#define PORT_TR_CFG0_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_1_TR_0   0U
#define PORT_TR_CFG0_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_1_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_1_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_1_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_2_TR_0
#define PORT_TR_CFG0_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_2_TR_0   0U
#define PORT_TR_CFG0_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_2_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_2_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_2_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_3_TR_0
#define PORT_TR_CFG0_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_3_TR_0   0U
#define PORT_TR_CFG0_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_3_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_3_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_3_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_4_TR_0
#define PORT_TR_CFG0_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_4_TR_0   0U
#define PORT_TR_CFG0_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_4_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_4_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_4_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_5_TR_0
#define PORT_TR_CFG0_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_5_TR_0   0U
#define PORT_TR_CFG0_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_5_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_5_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_5_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_6_TR_0
#define PORT_TR_CFG0_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_6_TR_0   0U
#define PORT_TR_CFG0_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_6_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_6_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_6_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_7_TR_0
#define PORT_TR_CFG0_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_7_TR_0   0U
#define PORT_TR_CFG0_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_7_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_7_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_7_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_8_TR_0
#define PORT_TR_CFG0_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_8_TR_0   0U
#define PORT_TR_CFG0_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_8_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_8_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_8_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_9_TR_0
#define PORT_TR_CFG0_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_9_TR_0   0U
#define PORT_TR_CFG0_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_9_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_9_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_9_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_10_TR_0
#define PORT_TR_CFG0_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_10_TR_0   0U
#define PORT_TR_CFG0_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_10_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_10_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_10_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_11_TR_0
#define PORT_TR_CFG0_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_11_TR_0   0U
#define PORT_TR_CFG0_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_11_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_11_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_11_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_GR_CANTT_OUT_CANFD_0_TR_EVT_SWT_IN_0_TR_0
#define PORT_TR_CFG0_GR_CANTT_OUT_CANFD_0_TR_EVT_SWT_IN_0_TR_0   0U
#define PORT_TR_CFG0_GR_CANTT_OUT_CANFD_0_TR_EVT_SWT_IN_0_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_GR_CANTT_OUT_CANFD_0_TR_EVT_SWT_IN_0_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_GR_CANTT_OUT_CANFD_0_TR_EVT_SWT_IN_0_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_GR_CANTT_OUT_CANFD_0_TR_EVT_SWT_IN_1_TR_0
#define PORT_TR_CFG0_GR_CANTT_OUT_CANFD_0_TR_EVT_SWT_IN_1_TR_0   0U
#define PORT_TR_CFG0_GR_CANTT_OUT_CANFD_0_TR_EVT_SWT_IN_1_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_GR_CANTT_OUT_CANFD_0_TR_EVT_SWT_IN_1_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_GR_CANTT_OUT_CANFD_0_TR_EVT_SWT_IN_1_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_GR_CANTT_OUT_CANFD_0_TR_EVT_SWT_IN_2_TR_0
#define PORT_TR_CFG0_GR_CANTT_OUT_CANFD_0_TR_EVT_SWT_IN_2_TR_0   0U
#define PORT_TR_CFG0_GR_CANTT_OUT_CANFD_0_TR_EVT_SWT_IN_2_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_GR_CANTT_OUT_CANFD_0_TR_EVT_SWT_IN_2_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_GR_CANTT_OUT_CANFD_0_TR_EVT_SWT_IN_2_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_0_TR_0
#define PORT_TR_CFG0_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_0_TR_0   0U
#define PORT_TR_CFG0_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_0_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_0_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_0_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_1_TR_0
#define PORT_TR_CFG0_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_1_TR_0   0U
#define PORT_TR_CFG0_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_1_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_1_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_1_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_2_TR_0
#define PORT_TR_CFG0_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_2_TR_0   0U
#define PORT_TR_CFG0_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_2_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_2_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_2_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_3_TR_0
#define PORT_TR_CFG0_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_3_TR_0   0U
#define PORT_TR_CFG0_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_3_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_3_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_3_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_GR_DEBUGMAIN_OUT_PERI_TR_IO_OUTPUT_0_TR_0
#define PORT_TR_CFG0_GR_DEBUGMAIN_OUT_PERI_TR_IO_OUTPUT_0_TR_0   0U
#define PORT_TR_CFG0_GR_DEBUGMAIN_OUT_PERI_TR_IO_OUTPUT_0_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_GR_DEBUGMAIN_OUT_PERI_TR_IO_OUTPUT_0_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_GR_DEBUGMAIN_OUT_PERI_TR_IO_OUTPUT_0_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_GR_DEBUGMAIN_OUT_PERI_TR_IO_OUTPUT_1_TR_0
#define PORT_TR_CFG0_GR_DEBUGMAIN_OUT_PERI_TR_IO_OUTPUT_1_TR_0   0U
#define PORT_TR_CFG0_GR_DEBUGMAIN_OUT_PERI_TR_IO_OUTPUT_1_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_GR_DEBUGMAIN_OUT_PERI_TR_IO_OUTPUT_1_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_GR_DEBUGMAIN_OUT_PERI_TR_IO_OUTPUT_1_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_GR_DEBUGMAIN_OUT_CPUSS_CTI_TR_IN_0_TR_0
#define PORT_TR_CFG0_GR_DEBUGMAIN_OUT_CPUSS_CTI_TR_IN_0_TR_0   0U
#define PORT_TR_CFG0_GR_DEBUGMAIN_OUT_CPUSS_CTI_TR_IN_0_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_GR_DEBUGMAIN_OUT_CPUSS_CTI_TR_IN_0_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_GR_DEBUGMAIN_OUT_CPUSS_CTI_TR_IN_0_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_GR_DEBUGMAIN_OUT_CPUSS_CTI_TR_IN_1_TR_0
#define PORT_TR_CFG0_GR_DEBUGMAIN_OUT_CPUSS_CTI_TR_IN_1_TR_0   0U
#define PORT_TR_CFG0_GR_DEBUGMAIN_OUT_CPUSS_CTI_TR_IN_1_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_GR_DEBUGMAIN_OUT_CPUSS_CTI_TR_IN_1_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_GR_DEBUGMAIN_OUT_CPUSS_CTI_TR_IN_1_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_GR_DEBUGMAIN_OUT_PERI_TR_DBG_FREEZE_TR_0
#define PORT_TR_CFG0_GR_DEBUGMAIN_OUT_PERI_TR_DBG_FREEZE_TR_0   0U
#define PORT_TR_CFG0_GR_DEBUGMAIN_OUT_PERI_TR_DBG_FREEZE_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_GR_DEBUGMAIN_OUT_PERI_TR_DBG_FREEZE_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_GR_DEBUGMAIN_OUT_PERI_TR_DBG_FREEZE_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_GR_DEBUGMAIN_OUT_PASS_0_TR_DEBUG_FREEZE_TR_0
#define PORT_TR_CFG0_GR_DEBUGMAIN_OUT_PASS_0_TR_DEBUG_FREEZE_TR_0   0U
#define PORT_TR_CFG0_GR_DEBUGMAIN_OUT_PASS_0_TR_DEBUG_FREEZE_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_GR_DEBUGMAIN_OUT_PASS_0_TR_DEBUG_FREEZE_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_GR_DEBUGMAIN_OUT_PASS_0_TR_DEBUG_FREEZE_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_GR_DEBUGMAIN_OUT_SRSS_TR_DEBUG_FREEZE_WDT_TR_0
#define PORT_TR_CFG0_GR_DEBUGMAIN_OUT_SRSS_TR_DEBUG_FREEZE_WDT_TR_0   0U
#define PORT_TR_CFG0_GR_DEBUGMAIN_OUT_SRSS_TR_DEBUG_FREEZE_WDT_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_GR_DEBUGMAIN_OUT_SRSS_TR_DEBUG_FREEZE_WDT_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_GR_DEBUGMAIN_OUT_SRSS_TR_DEBUG_FREEZE_WDT_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_GR_DEBUGMAIN_OUT_SRSS_TR_DEBUG_FREEZE_MCWDT_0_TR_0
#define PORT_TR_CFG0_GR_DEBUGMAIN_OUT_SRSS_TR_DEBUG_FREEZE_MCWDT_0_TR_0   0U
#define PORT_TR_CFG0_GR_DEBUGMAIN_OUT_SRSS_TR_DEBUG_FREEZE_MCWDT_0_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_GR_DEBUGMAIN_OUT_SRSS_TR_DEBUG_FREEZE_MCWDT_0_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_GR_DEBUGMAIN_OUT_SRSS_TR_DEBUG_FREEZE_MCWDT_0_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_GR_DEBUGMAIN_OUT_SRSS_TR_DEBUG_FREEZE_MCWDT_1_TR_0
#define PORT_TR_CFG0_GR_DEBUGMAIN_OUT_SRSS_TR_DEBUG_FREEZE_MCWDT_1_TR_0   0U
#define PORT_TR_CFG0_GR_DEBUGMAIN_OUT_SRSS_TR_DEBUG_FREEZE_MCWDT_1_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_GR_DEBUGMAIN_OUT_SRSS_TR_DEBUG_FREEZE_MCWDT_1_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_GR_DEBUGMAIN_OUT_SRSS_TR_DEBUG_FREEZE_MCWDT_1_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_GR_DEBUGMAIN_OUT_TCPWM_0_TR_DEBUG_FREEZE_TR_0
#define PORT_TR_CFG0_GR_DEBUGMAIN_OUT_TCPWM_0_TR_DEBUG_FREEZE_TR_0   0U
#define PORT_TR_CFG0_GR_DEBUGMAIN_OUT_TCPWM_0_TR_DEBUG_FREEZE_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_GR_DEBUGMAIN_OUT_TCPWM_0_TR_DEBUG_FREEZE_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_GR_DEBUGMAIN_OUT_TCPWM_0_TR_DEBUG_FREEZE_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_1_TR_0
#define PORT_TR_CFG0_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_1_TR_0   0U
#define PORT_TR_CFG0_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_1_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_1_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_1_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_2_TR_0
#define PORT_TR_CFG0_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_2_TR_0   0U
#define PORT_TR_CFG0_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_2_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_2_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_2_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_3_TR_0
#define PORT_TR_CFG0_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_3_TR_0   0U
#define PORT_TR_CFG0_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_3_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_3_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_3_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_4_TR_0
#define PORT_TR_CFG0_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_4_TR_0   0U
#define PORT_TR_CFG0_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_4_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_4_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_4_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_5_TR_0
#define PORT_TR_CFG0_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_5_TR_0   0U
#define PORT_TR_CFG0_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_5_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_5_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_5_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_6_TR_0
#define PORT_TR_CFG0_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_6_TR_0   0U
#define PORT_TR_CFG0_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_6_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_6_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_6_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_7_TR_0
#define PORT_TR_CFG0_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_7_TR_0   0U
#define PORT_TR_CFG0_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_7_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_7_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_7_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_8_TR_0
#define PORT_TR_CFG0_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_8_TR_0   0U
#define PORT_TR_CFG0_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_8_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_8_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_8_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_9_TR_0
#define PORT_TR_CFG0_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_9_TR_0   0U
#define PORT_TR_CFG0_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_9_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_9_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_9_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_10_TR_0
#define PORT_TR_CFG0_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_10_TR_0   0U
#define PORT_TR_CFG0_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_10_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_10_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_10_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_0_TR_0
#define PORT_TR_CFG0_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_0_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_0_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_0_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_0_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_1_TR_0
#define PORT_TR_CFG0_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_1_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_1_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_1_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_1_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_2_TR_0
#define PORT_TR_CFG0_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_2_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_2_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_2_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_2_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_3_TR_0
#define PORT_TR_CFG0_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_3_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_3_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_3_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_3_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_4_TR_0
#define PORT_TR_CFG0_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_4_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_4_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_4_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_4_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_6_TR_0
#define PORT_TR_CFG0_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_6_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_6_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_6_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_6_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_7_TR_0
#define PORT_TR_CFG0_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_7_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_7_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_7_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_7_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_8_TR_0
#define PORT_TR_CFG0_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_8_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_8_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_8_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_8_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_9_TR_0
#define PORT_TR_CFG0_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_9_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_9_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_9_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_9_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_0_TR_0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_0_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_0_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_0_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_0_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_1_TR_0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_1_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_1_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_1_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_1_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_2_TR_0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_2_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_2_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_2_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_2_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_3_TR_0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_3_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_3_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_3_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_3_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_4_TR_0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_4_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_4_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_4_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_4_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_5_TR_0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_5_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_5_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_5_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_5_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_6_TR_0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_6_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_6_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_6_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_6_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_7_TR_0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_7_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_7_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_7_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_7_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_8_TR_0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_8_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_8_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_8_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_8_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_9_TR_0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_9_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_9_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_9_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_9_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_10_TR_0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_10_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_10_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_10_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_10_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_11_TR_0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_11_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_11_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_11_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_11_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_12_TR_0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_12_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_12_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_12_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_12_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_13_TR_0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_13_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_13_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_13_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_13_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_14_TR_0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_14_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_14_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_14_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_14_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_15_TR_0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_15_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_15_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_15_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_15_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_16_TR_0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_16_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_16_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_16_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_16_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_17_TR_0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_17_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_17_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_17_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_17_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_18_TR_0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_18_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_18_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_18_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_18_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_19_TR_0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_19_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_19_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_19_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_19_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_20_TR_0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_20_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_20_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_20_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_20_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_21_TR_0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_21_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_21_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_21_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_21_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_22_TR_0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_22_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_22_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_22_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_22_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_23_TR_0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_23_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_23_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_23_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_23_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_32_TR_0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_32_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_32_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_32_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_32_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_33_TR_0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_33_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_33_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_33_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_33_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_34_TR_0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_34_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_34_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_34_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_34_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_35_TR_0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_35_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_35_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_35_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_35_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_36_TR_0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_36_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_36_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_36_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_36_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_37_TR_0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_37_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_37_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_37_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_37_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_38_TR_0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_38_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_38_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_38_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_38_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_39_TR_0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_39_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_39_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_39_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_39_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_40_TR_0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_40_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_40_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_40_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_40_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_41_TR_0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_41_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_41_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_41_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_41_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_42_TR_0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_42_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_42_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_42_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_42_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_43_TR_0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_43_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_43_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_43_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_43_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_44_TR_0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_44_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_44_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_44_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_44_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_45_TR_0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_45_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_45_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_45_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_45_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_46_TR_0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_46_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_46_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_46_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_46_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_47_TR_0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_47_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_47_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_47_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_47_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_48_TR_0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_48_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_48_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_48_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_48_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_49_TR_0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_49_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_49_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_49_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_49_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_50_TR_0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_50_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_50_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_50_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_50_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_51_TR_0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_51_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_51_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_51_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_51_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_52_TR_0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_52_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_52_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_52_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_52_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_53_TR_0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_53_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_53_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_53_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_53_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_54_TR_0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_54_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_54_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_54_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_54_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_55_TR_0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_55_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_55_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_55_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_55_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_56_TR_0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_56_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_56_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_56_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_56_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_57_TR_0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_57_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_57_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_57_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_57_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_58_TR_0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_58_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_58_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_58_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_58_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_59_TR_0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_59_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_59_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_59_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_59_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_60_TR_0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_60_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_60_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_60_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_60_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_61_TR_0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_61_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_61_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_61_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_61_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_62_TR_0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_62_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_62_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_62_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_62_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_63_TR_0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_63_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_63_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_63_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_63_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_64_TR_0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_64_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_64_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_64_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_64_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_65_TR_0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_65_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_65_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_65_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_65_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_66_TR_0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_66_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_66_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_66_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_66_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_67_TR_0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_67_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_67_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_67_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_67_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_68_TR_0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_68_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_68_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_68_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_68_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_69_TR_0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_69_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_69_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_69_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_69_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_70_TR_0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_70_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_70_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_70_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_70_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_71_TR_0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_71_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_71_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_71_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_71_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_28_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_28_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_28_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_28_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_28_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_29_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_29_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_29_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_29_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_29_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_30_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_30_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_30_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_30_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_30_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_31_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_31_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_31_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_31_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_31_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_32_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_32_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_32_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_32_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_32_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_33_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_33_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_33_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_33_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_33_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_34_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_34_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_34_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_34_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_34_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_35_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_35_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_35_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_35_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_35_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_36_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_36_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_36_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_36_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_36_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_37_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_37_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_37_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_37_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_37_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_38_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_38_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_38_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_38_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_38_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_39_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_39_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_39_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_39_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_39_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_40_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_40_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_40_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_40_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_40_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_41_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_41_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_41_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_41_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_41_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_42_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_42_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_42_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_42_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_42_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_43_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_43_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_43_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_43_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_43_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_44_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_44_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_44_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_44_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_44_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_45_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_45_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_45_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_45_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_45_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_46_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_46_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_46_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_46_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_46_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_47_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_47_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_47_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_47_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_47_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_48_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_48_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_48_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_48_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_48_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_49_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_49_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_49_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_49_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_49_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_50_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_50_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_50_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_50_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_50_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_51_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_51_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_51_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_51_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_51_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_52_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_52_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_52_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_52_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_52_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_53_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_53_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_53_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_53_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_53_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_54_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_54_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_54_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_54_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_54_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_55_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_55_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_55_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_55_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_55_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_56_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_56_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_56_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_56_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_56_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_57_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_57_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_57_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_57_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_57_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_58_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_58_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_58_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_58_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_58_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_59_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_59_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_59_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_59_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_59_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_60_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_60_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_60_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_60_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_60_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_61_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_61_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_61_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_61_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_61_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_62_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_62_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_62_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_62_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_62_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_63_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_63_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_63_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_63_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_63_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_64_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_64_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_64_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_64_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_64_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_65_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_65_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_65_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_65_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_65_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_66_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_66_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_66_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_66_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_66_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_67_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_67_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_67_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_67_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_67_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_68_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_68_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_68_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_68_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_68_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_69_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_69_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_69_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_69_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_69_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_70_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_70_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_70_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_70_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_70_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_71_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_71_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_71_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_71_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_71_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_72_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_72_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_72_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_72_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_72_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_73_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_73_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_73_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_73_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_73_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_74_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_74_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_74_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_74_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_74_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_75_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_75_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_75_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_75_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_75_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_76_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_76_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_76_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_76_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_76_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_77_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_77_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_77_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_77_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_77_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_78_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_78_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_78_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_78_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_78_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_79_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_79_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_79_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_79_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_79_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_80_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_80_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_80_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_80_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_80_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_81_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_81_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_81_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_81_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_81_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_82_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_82_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_82_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_82_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_82_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_83_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_83_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_83_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_83_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_83_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_84_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_84_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_84_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_84_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_84_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_85_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_85_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_85_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_85_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_85_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_86_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_86_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_86_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_86_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_86_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_87_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_87_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_87_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_87_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_87_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_88_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_88_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_88_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_88_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_88_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_89_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_89_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_89_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_89_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_89_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_90_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_90_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_90_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_90_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_90_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_91_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_91_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_91_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_91_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_91_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_770_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_770_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_770_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_770_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_770_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_779_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_779_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_779_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_779_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_779_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_788_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_788_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_788_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_788_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_788_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_797_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_797_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_797_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_797_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_797_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_2_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_2_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_2_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_2_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_2_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_5_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_5_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_5_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_5_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_5_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_8_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_8_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_8_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_8_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_8_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_11_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_11_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_11_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_11_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_11_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_14_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_14_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_14_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_14_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_14_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_17_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_17_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_17_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_17_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_17_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_20_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_20_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_20_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_20_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_20_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_23_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_23_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_23_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_23_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_23_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_26_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_26_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_26_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_26_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_26_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_29_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_29_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_29_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_29_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_29_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_32_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_32_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_32_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_32_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_32_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_35_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_35_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_35_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_35_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_35_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_38_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_38_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_38_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_38_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_38_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_41_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_41_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_41_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_41_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_41_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_44_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_44_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_44_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_44_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_44_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_47_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_47_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_47_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_47_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_47_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_50_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_50_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_50_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_50_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_50_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_53_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_53_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_53_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_53_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_53_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_56_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_56_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_56_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_56_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_56_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_59_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_59_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_59_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_59_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_59_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_773_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_773_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_773_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_773_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_773_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_782_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_782_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_782_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_782_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_782_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_791_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_791_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_791_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_791_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_791_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_800_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_800_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_800_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_800_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_800_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_62_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_62_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_62_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_62_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_62_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_65_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_65_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_65_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_65_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_65_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_68_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_68_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_68_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_68_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_68_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_71_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_71_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_71_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_71_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_71_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_74_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_74_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_74_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_74_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_74_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_77_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_77_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_77_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_77_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_77_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_80_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_80_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_80_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_80_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_80_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_83_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_83_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_83_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_83_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_83_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_86_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_86_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_86_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_86_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_86_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_89_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_89_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_89_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_89_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_89_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_92_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_92_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_92_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_92_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_92_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_95_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_95_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_95_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_95_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_95_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_98_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_98_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_98_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_98_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_98_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_101_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_101_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_101_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_101_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_101_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_104_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_104_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_104_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_104_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_104_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_107_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_107_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_107_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_107_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_107_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_110_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_110_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_110_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_110_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_110_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_113_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_113_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_113_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_113_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_113_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_116_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_116_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_116_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_116_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_116_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_119_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_119_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_119_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_119_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_119_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_122_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_122_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_122_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_122_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_122_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_125_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_125_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_125_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_125_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_125_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_128_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_128_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_128_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_128_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_128_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_131_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_131_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_131_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_131_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_131_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_134_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_134_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_134_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_134_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_134_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_137_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_137_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_137_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_137_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_137_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_140_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_140_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_140_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_140_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_140_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_143_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_143_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_143_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_143_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_143_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_776_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_776_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_776_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_776_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_776_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_785_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_785_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_785_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_785_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_785_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_794_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_794_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_794_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_794_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_794_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_803_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_803_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_803_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_803_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_803_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_146_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_146_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_146_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_146_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_146_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_149_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_149_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_149_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_149_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_149_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_152_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_152_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_152_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_152_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_152_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_155_TR_0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_155_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_155_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_155_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_155_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_16_TR_0
#define PORT_TR_CFG0_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_16_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_16_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_16_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_16_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_17_TR_0
#define PORT_TR_CFG0_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_17_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_17_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_17_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_17_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_18_TR_0
#define PORT_TR_CFG0_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_18_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_18_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_18_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_18_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_19_TR_0
#define PORT_TR_CFG0_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_19_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_19_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_19_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_19_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_20_TR_0
#define PORT_TR_CFG0_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_20_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_20_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_20_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_20_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_21_TR_0
#define PORT_TR_CFG0_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_21_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_21_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_21_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_21_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_22_TR_0
#define PORT_TR_CFG0_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_22_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_22_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_22_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_22_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_23_TR_0
#define PORT_TR_CFG0_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_23_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_23_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_23_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_23_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_24_TR_0
#define PORT_TR_CFG0_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_24_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_24_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_24_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_24_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_25_TR_0
#define PORT_TR_CFG0_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_25_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_25_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_25_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_25_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_26_TR_0
#define PORT_TR_CFG0_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_26_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_26_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_26_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_26_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_27_TR_0
#define PORT_TR_CFG0_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_27_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_27_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_27_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_27_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_24_TR_0
#define PORT_TR_CFG0_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_24_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_24_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_24_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_24_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_25_TR_0
#define PORT_TR_CFG0_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_25_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_25_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_25_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_25_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_26_TR_0
#define PORT_TR_CFG0_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_26_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_26_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_26_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_26_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_27_TR_0
#define PORT_TR_CFG0_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_27_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_27_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_27_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_27_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_28_TR_0
#define PORT_TR_CFG0_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_28_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_28_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_28_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_28_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_29_TR_0
#define PORT_TR_CFG0_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_29_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_29_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_29_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_29_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_30_TR_0
#define PORT_TR_CFG0_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_30_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_30_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_30_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_30_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_31_TR_0
#define PORT_TR_CFG0_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_31_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_31_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_31_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_31_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_32_TR_0
#define PORT_TR_CFG0_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_32_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_32_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_32_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_32_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_33_TR_0
#define PORT_TR_CFG0_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_33_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_33_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_33_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_33_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_34_TR_0
#define PORT_TR_CFG0_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_34_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_34_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_34_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_34_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_35_TR_0
#define PORT_TR_CFG0_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_35_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_35_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_35_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_35_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_CAN0_DW_ACK_OUT_CANFD_0_TR_DBG_DMA_ACK_0_TR_0
#define PORT_TR_CFG0_1TO1_GR_CAN0_DW_ACK_OUT_CANFD_0_TR_DBG_DMA_ACK_0_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_CAN0_DW_ACK_OUT_CANFD_0_TR_DBG_DMA_ACK_0_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_CAN0_DW_ACK_OUT_CANFD_0_TR_DBG_DMA_ACK_0_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_CAN0_DW_ACK_OUT_CANFD_0_TR_DBG_DMA_ACK_0_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_CAN0_DW_ACK_OUT_CANFD_0_TR_DBG_DMA_ACK_1_TR_0
#define PORT_TR_CFG0_1TO1_GR_CAN0_DW_ACK_OUT_CANFD_0_TR_DBG_DMA_ACK_1_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_CAN0_DW_ACK_OUT_CANFD_0_TR_DBG_DMA_ACK_1_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_CAN0_DW_ACK_OUT_CANFD_0_TR_DBG_DMA_ACK_1_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_CAN0_DW_ACK_OUT_CANFD_0_TR_DBG_DMA_ACK_1_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_CAN0_DW_ACK_OUT_CANFD_0_TR_DBG_DMA_ACK_2_TR_0
#define PORT_TR_CFG0_1TO1_GR_CAN0_DW_ACK_OUT_CANFD_0_TR_DBG_DMA_ACK_2_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_CAN0_DW_ACK_OUT_CANFD_0_TR_DBG_DMA_ACK_2_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_CAN0_DW_ACK_OUT_CANFD_0_TR_DBG_DMA_ACK_2_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_CAN0_DW_ACK_OUT_CANFD_0_TR_DBG_DMA_ACK_2_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_0_TR_0
#define PORT_TR_CFG0_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_0_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_0_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_0_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_0_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_1_TR_0
#define PORT_TR_CFG0_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_1_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_1_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_1_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_1_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_2_TR_0
#define PORT_TR_CFG0_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_2_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_2_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_2_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_2_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_3_TR_0
#define PORT_TR_CFG0_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_3_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_3_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_3_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_3_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_8_TR_0
#define PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_8_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_8_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_8_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_8_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_9_TR_0
#define PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_9_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_9_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_9_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_9_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_10_TR_0
#define PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_10_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_10_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_10_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_10_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_11_TR_0
#define PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_11_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_11_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_11_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_11_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_12_TR_0
#define PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_12_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_12_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_12_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_12_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_13_TR_0
#define PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_13_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_13_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_13_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_13_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_14_TR_0
#define PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_14_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_14_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_14_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_14_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_15_TR_0
#define PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_15_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_15_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_15_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_15_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_16_TR_0
#define PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_16_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_16_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_16_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_16_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_17_TR_0
#define PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_17_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_17_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_17_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_17_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_18_TR_0
#define PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_18_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_18_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_18_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_18_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_19_TR_0
#define PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_19_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_19_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_19_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_19_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_20_TR_0
#define PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_20_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_20_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_20_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_20_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_21_TR_0
#define PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_21_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_21_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_21_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_21_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_22_TR_0
#define PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_22_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_22_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_22_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_22_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_23_TR_0
#define PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_23_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_23_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_23_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_23_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_EVTGEN_CXPI_TR_OUT_CXPI_0_TR_CMD_TX_HEADER_0_TR_0
#define PORT_TR_CFG0_1TO1_GR_EVTGEN_CXPI_TR_OUT_CXPI_0_TR_CMD_TX_HEADER_0_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_EVTGEN_CXPI_TR_OUT_CXPI_0_TR_CMD_TX_HEADER_0_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_EVTGEN_CXPI_TR_OUT_CXPI_0_TR_CMD_TX_HEADER_0_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_EVTGEN_CXPI_TR_OUT_CXPI_0_TR_CMD_TX_HEADER_0_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_EVTGEN_CXPI_TR_OUT_CXPI_0_TR_CMD_TX_HEADER_1_TR_0
#define PORT_TR_CFG0_1TO1_GR_EVTGEN_CXPI_TR_OUT_CXPI_0_TR_CMD_TX_HEADER_1_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_EVTGEN_CXPI_TR_OUT_CXPI_0_TR_CMD_TX_HEADER_1_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_EVTGEN_CXPI_TR_OUT_CXPI_0_TR_CMD_TX_HEADER_1_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_EVTGEN_CXPI_TR_OUT_CXPI_0_TR_CMD_TX_HEADER_1_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_EVTGEN_CXPI_TR_OUT_CXPI_0_TR_CMD_TX_HEADER_2_TR_0
#define PORT_TR_CFG0_1TO1_GR_EVTGEN_CXPI_TR_OUT_CXPI_0_TR_CMD_TX_HEADER_2_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_EVTGEN_CXPI_TR_OUT_CXPI_0_TR_CMD_TX_HEADER_2_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_EVTGEN_CXPI_TR_OUT_CXPI_0_TR_CMD_TX_HEADER_2_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_EVTGEN_CXPI_TR_OUT_CXPI_0_TR_CMD_TX_HEADER_2_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_36_TR_0
#define PORT_TR_CFG0_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_36_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_36_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_36_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_36_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_37_TR_0
#define PORT_TR_CFG0_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_37_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_37_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_37_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_37_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_38_TR_0
#define PORT_TR_CFG0_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_38_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_38_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_38_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_38_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_39_TR_0
#define PORT_TR_CFG0_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_39_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_39_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_39_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_39_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_40_TR_0
#define PORT_TR_CFG0_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_40_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_40_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_40_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_40_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_41_TR_0
#define PORT_TR_CFG0_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_41_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_41_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_41_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_41_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_42_TR_0
#define PORT_TR_CFG0_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_42_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_42_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_42_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_42_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG0_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_43_TR_0
#define PORT_TR_CFG0_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_43_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_43_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_43_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_43_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_0_TR_0
#define PORT_TR_CFG1_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_0_TR_0   0U
#define PORT_TR_CFG1_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_0_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_0_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_0_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_1_TR_0
#define PORT_TR_CFG1_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_1_TR_0   0U
#define PORT_TR_CFG1_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_1_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_1_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_1_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_2_TR_0
#define PORT_TR_CFG1_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_2_TR_0   0U
#define PORT_TR_CFG1_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_2_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_2_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_2_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_3_TR_0
#define PORT_TR_CFG1_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_3_TR_0   0U
#define PORT_TR_CFG1_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_3_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_3_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_3_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_4_TR_0
#define PORT_TR_CFG1_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_4_TR_0   0U
#define PORT_TR_CFG1_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_4_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_4_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_4_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_5_TR_0
#define PORT_TR_CFG1_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_5_TR_0   0U
#define PORT_TR_CFG1_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_5_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_5_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_5_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_6_TR_0
#define PORT_TR_CFG1_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_6_TR_0   0U
#define PORT_TR_CFG1_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_6_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_6_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_6_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_7_TR_0
#define PORT_TR_CFG1_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_7_TR_0   0U
#define PORT_TR_CFG1_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_7_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_7_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_7_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_0_TR_0
#define PORT_TR_CFG1_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_0_TR_0   0U
#define PORT_TR_CFG1_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_0_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_0_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_0_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_1_TR_0
#define PORT_TR_CFG1_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_1_TR_0   0U
#define PORT_TR_CFG1_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_1_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_1_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_1_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_2_TR_0
#define PORT_TR_CFG1_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_2_TR_0   0U
#define PORT_TR_CFG1_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_2_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_2_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_2_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_3_TR_0
#define PORT_TR_CFG1_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_3_TR_0   0U
#define PORT_TR_CFG1_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_3_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_3_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_3_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_4_TR_0
#define PORT_TR_CFG1_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_4_TR_0   0U
#define PORT_TR_CFG1_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_4_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_4_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_4_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_5_TR_0
#define PORT_TR_CFG1_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_5_TR_0   0U
#define PORT_TR_CFG1_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_5_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_5_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_5_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_6_TR_0
#define PORT_TR_CFG1_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_6_TR_0   0U
#define PORT_TR_CFG1_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_6_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_6_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_6_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_7_TR_0
#define PORT_TR_CFG1_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_7_TR_0   0U
#define PORT_TR_CFG1_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_7_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_7_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_7_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_0_TR_0
#define PORT_TR_CFG1_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_0_TR_0   0U
#define PORT_TR_CFG1_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_0_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_0_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_0_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_1_TR_0
#define PORT_TR_CFG1_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_1_TR_0   0U
#define PORT_TR_CFG1_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_1_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_1_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_1_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_2_TR_0
#define PORT_TR_CFG1_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_2_TR_0   0U
#define PORT_TR_CFG1_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_2_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_2_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_2_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_3_TR_0
#define PORT_TR_CFG1_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_3_TR_0   0U
#define PORT_TR_CFG1_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_3_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_3_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_3_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_8_TR_0
#define PORT_TR_CFG1_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_8_TR_0   0U
#define PORT_TR_CFG1_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_8_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_8_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_8_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_9_TR_0
#define PORT_TR_CFG1_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_9_TR_0   0U
#define PORT_TR_CFG1_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_9_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_9_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_9_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_10_TR_0
#define PORT_TR_CFG1_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_10_TR_0   0U
#define PORT_TR_CFG1_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_10_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_10_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_10_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_11_TR_0
#define PORT_TR_CFG1_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_11_TR_0   0U
#define PORT_TR_CFG1_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_11_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_11_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_11_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_12_TR_0
#define PORT_TR_CFG1_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_12_TR_0   0U
#define PORT_TR_CFG1_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_12_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_12_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_12_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_13_TR_0
#define PORT_TR_CFG1_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_13_TR_0   0U
#define PORT_TR_CFG1_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_13_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_13_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_13_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_14_TR_0
#define PORT_TR_CFG1_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_14_TR_0   0U
#define PORT_TR_CFG1_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_14_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_14_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_14_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_15_TR_0
#define PORT_TR_CFG1_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_15_TR_0   0U
#define PORT_TR_CFG1_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_15_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_15_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_15_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_0_TR_0
#define PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_0_TR_0   0U
#define PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_0_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_0_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_0_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_1_TR_0
#define PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_1_TR_0   0U
#define PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_1_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_1_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_1_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_2_TR_0
#define PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_2_TR_0   0U
#define PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_2_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_2_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_2_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_3_TR_0
#define PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_3_TR_0   0U
#define PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_3_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_3_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_3_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_4_TR_0
#define PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_4_TR_0   0U
#define PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_4_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_4_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_4_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_5_TR_0
#define PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_5_TR_0   0U
#define PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_5_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_5_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_5_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_6_TR_0
#define PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_6_TR_0   0U
#define PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_6_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_6_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_6_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_7_TR_0
#define PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_7_TR_0   0U
#define PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_7_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_7_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_7_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_8_TR_0
#define PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_8_TR_0   0U
#define PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_8_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_8_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_8_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_9_TR_0
#define PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_9_TR_0   0U
#define PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_9_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_9_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_9_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_10_TR_0
#define PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_10_TR_0   0U
#define PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_10_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_10_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_10_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_11_TR_0
#define PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_11_TR_0   0U
#define PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_11_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_11_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_11_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_12_TR_0
#define PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_12_TR_0   0U
#define PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_12_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_12_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_12_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_13_TR_0
#define PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_13_TR_0   0U
#define PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_13_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_13_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_13_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_14_TR_0
#define PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_14_TR_0   0U
#define PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_14_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_14_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_14_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_15_TR_0
#define PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_15_TR_0   0U
#define PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_15_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_15_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_15_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_16_TR_0
#define PORT_TR_CFG1_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_16_TR_0   0U
#define PORT_TR_CFG1_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_16_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_16_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_16_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_17_TR_0
#define PORT_TR_CFG1_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_17_TR_0   0U
#define PORT_TR_CFG1_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_17_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_17_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_17_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_18_TR_0
#define PORT_TR_CFG1_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_18_TR_0   0U
#define PORT_TR_CFG1_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_18_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_18_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_18_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_19_TR_0
#define PORT_TR_CFG1_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_19_TR_0   0U
#define PORT_TR_CFG1_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_19_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_19_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_19_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_20_TR_0
#define PORT_TR_CFG1_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_20_TR_0   0U
#define PORT_TR_CFG1_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_20_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_20_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_20_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_21_TR_0
#define PORT_TR_CFG1_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_21_TR_0   0U
#define PORT_TR_CFG1_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_21_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_21_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_21_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_22_TR_0
#define PORT_TR_CFG1_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_22_TR_0   0U
#define PORT_TR_CFG1_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_22_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_22_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_22_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_23_TR_0
#define PORT_TR_CFG1_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_23_TR_0   0U
#define PORT_TR_CFG1_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_23_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_23_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_23_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_24_TR_0
#define PORT_TR_CFG1_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_24_TR_0   0U
#define PORT_TR_CFG1_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_24_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_24_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_24_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_25_TR_0
#define PORT_TR_CFG1_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_25_TR_0   0U
#define PORT_TR_CFG1_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_25_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_25_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_25_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_26_TR_0
#define PORT_TR_CFG1_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_26_TR_0   0U
#define PORT_TR_CFG1_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_26_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_26_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_26_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_0_TR_0
#define PORT_TR_CFG1_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_0_TR_0   0U
#define PORT_TR_CFG1_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_0_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_0_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_0_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_1_TR_0
#define PORT_TR_CFG1_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_1_TR_0   0U
#define PORT_TR_CFG1_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_1_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_1_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_1_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_2_TR_0
#define PORT_TR_CFG1_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_2_TR_0   0U
#define PORT_TR_CFG1_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_2_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_2_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_2_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_3_TR_0
#define PORT_TR_CFG1_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_3_TR_0   0U
#define PORT_TR_CFG1_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_3_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_3_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_3_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_4_TR_0
#define PORT_TR_CFG1_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_4_TR_0   0U
#define PORT_TR_CFG1_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_4_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_4_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_4_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_5_TR_0
#define PORT_TR_CFG1_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_5_TR_0   0U
#define PORT_TR_CFG1_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_5_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_5_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_5_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_6_TR_0
#define PORT_TR_CFG1_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_6_TR_0   0U
#define PORT_TR_CFG1_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_6_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_6_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_6_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_7_TR_0
#define PORT_TR_CFG1_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_7_TR_0   0U
#define PORT_TR_CFG1_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_7_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_7_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_7_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_8_TR_0
#define PORT_TR_CFG1_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_8_TR_0   0U
#define PORT_TR_CFG1_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_8_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_8_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_8_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_9_TR_0
#define PORT_TR_CFG1_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_9_TR_0   0U
#define PORT_TR_CFG1_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_9_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_9_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_9_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_10_TR_0
#define PORT_TR_CFG1_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_10_TR_0   0U
#define PORT_TR_CFG1_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_10_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_10_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_10_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_11_TR_0
#define PORT_TR_CFG1_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_11_TR_0   0U
#define PORT_TR_CFG1_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_11_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_11_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_11_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_GR_CANTT_OUT_CANFD_0_TR_EVT_SWT_IN_0_TR_0
#define PORT_TR_CFG1_GR_CANTT_OUT_CANFD_0_TR_EVT_SWT_IN_0_TR_0   0U
#define PORT_TR_CFG1_GR_CANTT_OUT_CANFD_0_TR_EVT_SWT_IN_0_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_GR_CANTT_OUT_CANFD_0_TR_EVT_SWT_IN_0_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_GR_CANTT_OUT_CANFD_0_TR_EVT_SWT_IN_0_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_GR_CANTT_OUT_CANFD_0_TR_EVT_SWT_IN_1_TR_0
#define PORT_TR_CFG1_GR_CANTT_OUT_CANFD_0_TR_EVT_SWT_IN_1_TR_0   0U
#define PORT_TR_CFG1_GR_CANTT_OUT_CANFD_0_TR_EVT_SWT_IN_1_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_GR_CANTT_OUT_CANFD_0_TR_EVT_SWT_IN_1_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_GR_CANTT_OUT_CANFD_0_TR_EVT_SWT_IN_1_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_GR_CANTT_OUT_CANFD_0_TR_EVT_SWT_IN_2_TR_0
#define PORT_TR_CFG1_GR_CANTT_OUT_CANFD_0_TR_EVT_SWT_IN_2_TR_0   0U
#define PORT_TR_CFG1_GR_CANTT_OUT_CANFD_0_TR_EVT_SWT_IN_2_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_GR_CANTT_OUT_CANFD_0_TR_EVT_SWT_IN_2_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_GR_CANTT_OUT_CANFD_0_TR_EVT_SWT_IN_2_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_0_TR_0
#define PORT_TR_CFG1_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_0_TR_0   0U
#define PORT_TR_CFG1_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_0_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_0_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_0_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_1_TR_0
#define PORT_TR_CFG1_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_1_TR_0   0U
#define PORT_TR_CFG1_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_1_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_1_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_1_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_2_TR_0
#define PORT_TR_CFG1_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_2_TR_0   0U
#define PORT_TR_CFG1_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_2_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_2_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_2_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_3_TR_0
#define PORT_TR_CFG1_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_3_TR_0   0U
#define PORT_TR_CFG1_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_3_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_3_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_3_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_GR_DEBUGMAIN_OUT_PERI_TR_IO_OUTPUT_0_TR_0
#define PORT_TR_CFG1_GR_DEBUGMAIN_OUT_PERI_TR_IO_OUTPUT_0_TR_0   0U
#define PORT_TR_CFG1_GR_DEBUGMAIN_OUT_PERI_TR_IO_OUTPUT_0_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_GR_DEBUGMAIN_OUT_PERI_TR_IO_OUTPUT_0_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_GR_DEBUGMAIN_OUT_PERI_TR_IO_OUTPUT_0_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_GR_DEBUGMAIN_OUT_PERI_TR_IO_OUTPUT_1_TR_0
#define PORT_TR_CFG1_GR_DEBUGMAIN_OUT_PERI_TR_IO_OUTPUT_1_TR_0   0U
#define PORT_TR_CFG1_GR_DEBUGMAIN_OUT_PERI_TR_IO_OUTPUT_1_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_GR_DEBUGMAIN_OUT_PERI_TR_IO_OUTPUT_1_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_GR_DEBUGMAIN_OUT_PERI_TR_IO_OUTPUT_1_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_GR_DEBUGMAIN_OUT_CPUSS_CTI_TR_IN_0_TR_0
#define PORT_TR_CFG1_GR_DEBUGMAIN_OUT_CPUSS_CTI_TR_IN_0_TR_0   0U
#define PORT_TR_CFG1_GR_DEBUGMAIN_OUT_CPUSS_CTI_TR_IN_0_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_GR_DEBUGMAIN_OUT_CPUSS_CTI_TR_IN_0_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_GR_DEBUGMAIN_OUT_CPUSS_CTI_TR_IN_0_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_GR_DEBUGMAIN_OUT_CPUSS_CTI_TR_IN_1_TR_0
#define PORT_TR_CFG1_GR_DEBUGMAIN_OUT_CPUSS_CTI_TR_IN_1_TR_0   0U
#define PORT_TR_CFG1_GR_DEBUGMAIN_OUT_CPUSS_CTI_TR_IN_1_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_GR_DEBUGMAIN_OUT_CPUSS_CTI_TR_IN_1_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_GR_DEBUGMAIN_OUT_CPUSS_CTI_TR_IN_1_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_GR_DEBUGMAIN_OUT_PERI_TR_DBG_FREEZE_TR_0
#define PORT_TR_CFG1_GR_DEBUGMAIN_OUT_PERI_TR_DBG_FREEZE_TR_0   0U
#define PORT_TR_CFG1_GR_DEBUGMAIN_OUT_PERI_TR_DBG_FREEZE_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_GR_DEBUGMAIN_OUT_PERI_TR_DBG_FREEZE_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_GR_DEBUGMAIN_OUT_PERI_TR_DBG_FREEZE_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_GR_DEBUGMAIN_OUT_PASS_0_TR_DEBUG_FREEZE_TR_0
#define PORT_TR_CFG1_GR_DEBUGMAIN_OUT_PASS_0_TR_DEBUG_FREEZE_TR_0   0U
#define PORT_TR_CFG1_GR_DEBUGMAIN_OUT_PASS_0_TR_DEBUG_FREEZE_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_GR_DEBUGMAIN_OUT_PASS_0_TR_DEBUG_FREEZE_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_GR_DEBUGMAIN_OUT_PASS_0_TR_DEBUG_FREEZE_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_GR_DEBUGMAIN_OUT_SRSS_TR_DEBUG_FREEZE_WDT_TR_0
#define PORT_TR_CFG1_GR_DEBUGMAIN_OUT_SRSS_TR_DEBUG_FREEZE_WDT_TR_0   0U
#define PORT_TR_CFG1_GR_DEBUGMAIN_OUT_SRSS_TR_DEBUG_FREEZE_WDT_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_GR_DEBUGMAIN_OUT_SRSS_TR_DEBUG_FREEZE_WDT_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_GR_DEBUGMAIN_OUT_SRSS_TR_DEBUG_FREEZE_WDT_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_GR_DEBUGMAIN_OUT_SRSS_TR_DEBUG_FREEZE_MCWDT_0_TR_0
#define PORT_TR_CFG1_GR_DEBUGMAIN_OUT_SRSS_TR_DEBUG_FREEZE_MCWDT_0_TR_0   0U
#define PORT_TR_CFG1_GR_DEBUGMAIN_OUT_SRSS_TR_DEBUG_FREEZE_MCWDT_0_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_GR_DEBUGMAIN_OUT_SRSS_TR_DEBUG_FREEZE_MCWDT_0_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_GR_DEBUGMAIN_OUT_SRSS_TR_DEBUG_FREEZE_MCWDT_0_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_GR_DEBUGMAIN_OUT_SRSS_TR_DEBUG_FREEZE_MCWDT_1_TR_0
#define PORT_TR_CFG1_GR_DEBUGMAIN_OUT_SRSS_TR_DEBUG_FREEZE_MCWDT_1_TR_0   0U
#define PORT_TR_CFG1_GR_DEBUGMAIN_OUT_SRSS_TR_DEBUG_FREEZE_MCWDT_1_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_GR_DEBUGMAIN_OUT_SRSS_TR_DEBUG_FREEZE_MCWDT_1_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_GR_DEBUGMAIN_OUT_SRSS_TR_DEBUG_FREEZE_MCWDT_1_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_GR_DEBUGMAIN_OUT_TCPWM_0_TR_DEBUG_FREEZE_TR_0
#define PORT_TR_CFG1_GR_DEBUGMAIN_OUT_TCPWM_0_TR_DEBUG_FREEZE_TR_0   0U
#define PORT_TR_CFG1_GR_DEBUGMAIN_OUT_TCPWM_0_TR_DEBUG_FREEZE_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_GR_DEBUGMAIN_OUT_TCPWM_0_TR_DEBUG_FREEZE_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_GR_DEBUGMAIN_OUT_TCPWM_0_TR_DEBUG_FREEZE_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_1_TR_0
#define PORT_TR_CFG1_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_1_TR_0   0U
#define PORT_TR_CFG1_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_1_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_1_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_1_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_2_TR_0
#define PORT_TR_CFG1_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_2_TR_0   0U
#define PORT_TR_CFG1_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_2_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_2_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_2_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_3_TR_0
#define PORT_TR_CFG1_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_3_TR_0   0U
#define PORT_TR_CFG1_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_3_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_3_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_3_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_4_TR_0
#define PORT_TR_CFG1_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_4_TR_0   0U
#define PORT_TR_CFG1_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_4_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_4_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_4_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_5_TR_0
#define PORT_TR_CFG1_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_5_TR_0   0U
#define PORT_TR_CFG1_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_5_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_5_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_5_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_6_TR_0
#define PORT_TR_CFG1_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_6_TR_0   0U
#define PORT_TR_CFG1_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_6_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_6_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_6_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_7_TR_0
#define PORT_TR_CFG1_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_7_TR_0   0U
#define PORT_TR_CFG1_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_7_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_7_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_7_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_8_TR_0
#define PORT_TR_CFG1_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_8_TR_0   0U
#define PORT_TR_CFG1_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_8_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_8_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_8_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_9_TR_0
#define PORT_TR_CFG1_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_9_TR_0   0U
#define PORT_TR_CFG1_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_9_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_9_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_9_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_10_TR_0
#define PORT_TR_CFG1_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_10_TR_0   0U
#define PORT_TR_CFG1_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_10_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_10_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_10_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_0_TR_0
#define PORT_TR_CFG1_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_0_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_0_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_0_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_0_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_1_TR_0
#define PORT_TR_CFG1_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_1_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_1_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_1_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_1_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_2_TR_0
#define PORT_TR_CFG1_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_2_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_2_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_2_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_2_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_3_TR_0
#define PORT_TR_CFG1_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_3_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_3_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_3_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_3_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_4_TR_0
#define PORT_TR_CFG1_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_4_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_4_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_4_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_4_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_6_TR_0
#define PORT_TR_CFG1_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_6_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_6_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_6_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_6_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_7_TR_0
#define PORT_TR_CFG1_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_7_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_7_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_7_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_7_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_8_TR_0
#define PORT_TR_CFG1_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_8_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_8_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_8_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_8_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_9_TR_0
#define PORT_TR_CFG1_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_9_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_9_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_9_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_9_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_0_TR_0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_0_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_0_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_0_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_0_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_1_TR_0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_1_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_1_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_1_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_1_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_2_TR_0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_2_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_2_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_2_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_2_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_3_TR_0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_3_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_3_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_3_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_3_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_4_TR_0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_4_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_4_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_4_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_4_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_5_TR_0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_5_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_5_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_5_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_5_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_6_TR_0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_6_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_6_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_6_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_6_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_7_TR_0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_7_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_7_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_7_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_7_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_8_TR_0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_8_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_8_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_8_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_8_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_9_TR_0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_9_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_9_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_9_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_9_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_10_TR_0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_10_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_10_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_10_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_10_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_11_TR_0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_11_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_11_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_11_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_11_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_12_TR_0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_12_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_12_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_12_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_12_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_13_TR_0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_13_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_13_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_13_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_13_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_14_TR_0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_14_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_14_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_14_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_14_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_15_TR_0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_15_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_15_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_15_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_15_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_16_TR_0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_16_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_16_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_16_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_16_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_17_TR_0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_17_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_17_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_17_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_17_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_18_TR_0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_18_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_18_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_18_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_18_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_19_TR_0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_19_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_19_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_19_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_19_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_20_TR_0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_20_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_20_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_20_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_20_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_21_TR_0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_21_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_21_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_21_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_21_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_22_TR_0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_22_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_22_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_22_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_22_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_23_TR_0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_23_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_23_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_23_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_23_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_32_TR_0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_32_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_32_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_32_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_32_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_33_TR_0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_33_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_33_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_33_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_33_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_34_TR_0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_34_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_34_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_34_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_34_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_35_TR_0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_35_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_35_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_35_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_35_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_36_TR_0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_36_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_36_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_36_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_36_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_37_TR_0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_37_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_37_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_37_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_37_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_38_TR_0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_38_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_38_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_38_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_38_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_39_TR_0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_39_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_39_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_39_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_39_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_40_TR_0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_40_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_40_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_40_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_40_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_41_TR_0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_41_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_41_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_41_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_41_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_42_TR_0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_42_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_42_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_42_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_42_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_43_TR_0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_43_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_43_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_43_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_43_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_44_TR_0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_44_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_44_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_44_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_44_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_45_TR_0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_45_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_45_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_45_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_45_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_46_TR_0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_46_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_46_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_46_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_46_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_47_TR_0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_47_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_47_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_47_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_47_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_48_TR_0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_48_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_48_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_48_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_48_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_49_TR_0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_49_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_49_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_49_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_49_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_50_TR_0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_50_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_50_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_50_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_50_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_51_TR_0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_51_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_51_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_51_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_51_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_52_TR_0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_52_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_52_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_52_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_52_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_53_TR_0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_53_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_53_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_53_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_53_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_54_TR_0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_54_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_54_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_54_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_54_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_55_TR_0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_55_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_55_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_55_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_55_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_56_TR_0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_56_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_56_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_56_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_56_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_57_TR_0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_57_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_57_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_57_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_57_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_58_TR_0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_58_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_58_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_58_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_58_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_59_TR_0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_59_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_59_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_59_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_59_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_60_TR_0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_60_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_60_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_60_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_60_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_61_TR_0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_61_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_61_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_61_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_61_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_62_TR_0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_62_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_62_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_62_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_62_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_63_TR_0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_63_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_63_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_63_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_63_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_64_TR_0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_64_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_64_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_64_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_64_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_65_TR_0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_65_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_65_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_65_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_65_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_66_TR_0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_66_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_66_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_66_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_66_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_67_TR_0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_67_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_67_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_67_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_67_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_68_TR_0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_68_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_68_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_68_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_68_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_69_TR_0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_69_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_69_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_69_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_69_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_70_TR_0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_70_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_70_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_70_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_70_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_71_TR_0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_71_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_71_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_71_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_71_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_28_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_28_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_28_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_28_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_28_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_29_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_29_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_29_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_29_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_29_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_30_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_30_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_30_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_30_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_30_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_31_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_31_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_31_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_31_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_31_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_32_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_32_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_32_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_32_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_32_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_33_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_33_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_33_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_33_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_33_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_34_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_34_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_34_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_34_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_34_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_35_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_35_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_35_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_35_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_35_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_36_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_36_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_36_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_36_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_36_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_37_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_37_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_37_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_37_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_37_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_38_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_38_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_38_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_38_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_38_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_39_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_39_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_39_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_39_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_39_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_40_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_40_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_40_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_40_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_40_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_41_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_41_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_41_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_41_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_41_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_42_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_42_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_42_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_42_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_42_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_43_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_43_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_43_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_43_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_43_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_44_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_44_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_44_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_44_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_44_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_45_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_45_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_45_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_45_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_45_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_46_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_46_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_46_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_46_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_46_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_47_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_47_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_47_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_47_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_47_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_48_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_48_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_48_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_48_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_48_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_49_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_49_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_49_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_49_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_49_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_50_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_50_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_50_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_50_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_50_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_51_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_51_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_51_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_51_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_51_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_52_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_52_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_52_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_52_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_52_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_53_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_53_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_53_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_53_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_53_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_54_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_54_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_54_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_54_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_54_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_55_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_55_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_55_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_55_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_55_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_56_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_56_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_56_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_56_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_56_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_57_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_57_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_57_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_57_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_57_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_58_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_58_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_58_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_58_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_58_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_59_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_59_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_59_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_59_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_59_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_60_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_60_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_60_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_60_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_60_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_61_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_61_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_61_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_61_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_61_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_62_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_62_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_62_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_62_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_62_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_63_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_63_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_63_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_63_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_63_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_64_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_64_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_64_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_64_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_64_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_65_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_65_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_65_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_65_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_65_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_66_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_66_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_66_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_66_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_66_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_67_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_67_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_67_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_67_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_67_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_68_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_68_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_68_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_68_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_68_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_69_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_69_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_69_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_69_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_69_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_70_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_70_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_70_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_70_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_70_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_71_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_71_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_71_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_71_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_71_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_72_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_72_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_72_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_72_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_72_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_73_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_73_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_73_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_73_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_73_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_74_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_74_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_74_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_74_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_74_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_75_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_75_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_75_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_75_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_75_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_76_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_76_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_76_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_76_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_76_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_77_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_77_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_77_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_77_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_77_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_78_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_78_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_78_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_78_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_78_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_79_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_79_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_79_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_79_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_79_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_80_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_80_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_80_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_80_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_80_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_81_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_81_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_81_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_81_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_81_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_82_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_82_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_82_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_82_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_82_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_83_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_83_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_83_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_83_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_83_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_84_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_84_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_84_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_84_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_84_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_85_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_85_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_85_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_85_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_85_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_86_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_86_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_86_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_86_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_86_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_87_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_87_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_87_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_87_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_87_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_88_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_88_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_88_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_88_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_88_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_89_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_89_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_89_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_89_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_89_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_90_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_90_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_90_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_90_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_90_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_91_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_91_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_91_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_91_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_91_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_770_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_770_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_770_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_770_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_770_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_779_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_779_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_779_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_779_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_779_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_788_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_788_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_788_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_788_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_788_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_797_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_797_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_797_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_797_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_797_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_2_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_2_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_2_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_2_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_2_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_5_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_5_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_5_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_5_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_5_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_8_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_8_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_8_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_8_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_8_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_11_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_11_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_11_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_11_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_11_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_14_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_14_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_14_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_14_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_14_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_17_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_17_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_17_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_17_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_17_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_20_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_20_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_20_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_20_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_20_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_23_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_23_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_23_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_23_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_23_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_26_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_26_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_26_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_26_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_26_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_29_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_29_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_29_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_29_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_29_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_32_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_32_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_32_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_32_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_32_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_35_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_35_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_35_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_35_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_35_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_38_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_38_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_38_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_38_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_38_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_41_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_41_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_41_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_41_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_41_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_44_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_44_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_44_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_44_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_44_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_47_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_47_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_47_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_47_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_47_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_50_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_50_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_50_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_50_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_50_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_53_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_53_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_53_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_53_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_53_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_56_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_56_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_56_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_56_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_56_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_59_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_59_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_59_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_59_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_59_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_773_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_773_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_773_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_773_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_773_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_782_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_782_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_782_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_782_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_782_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_791_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_791_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_791_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_791_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_791_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_800_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_800_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_800_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_800_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_800_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_62_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_62_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_62_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_62_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_62_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_65_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_65_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_65_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_65_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_65_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_68_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_68_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_68_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_68_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_68_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_71_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_71_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_71_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_71_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_71_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_74_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_74_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_74_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_74_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_74_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_77_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_77_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_77_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_77_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_77_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_80_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_80_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_80_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_80_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_80_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_83_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_83_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_83_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_83_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_83_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_86_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_86_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_86_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_86_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_86_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_89_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_89_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_89_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_89_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_89_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_92_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_92_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_92_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_92_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_92_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_95_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_95_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_95_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_95_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_95_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_98_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_98_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_98_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_98_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_98_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_101_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_101_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_101_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_101_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_101_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_104_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_104_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_104_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_104_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_104_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_107_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_107_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_107_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_107_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_107_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_110_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_110_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_110_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_110_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_110_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_113_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_113_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_113_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_113_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_113_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_116_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_116_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_116_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_116_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_116_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_119_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_119_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_119_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_119_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_119_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_122_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_122_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_122_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_122_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_122_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_125_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_125_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_125_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_125_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_125_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_128_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_128_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_128_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_128_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_128_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_131_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_131_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_131_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_131_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_131_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_134_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_134_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_134_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_134_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_134_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_137_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_137_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_137_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_137_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_137_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_140_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_140_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_140_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_140_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_140_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_143_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_143_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_143_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_143_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_143_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_776_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_776_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_776_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_776_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_776_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_785_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_785_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_785_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_785_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_785_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_794_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_794_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_794_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_794_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_794_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_803_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_803_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_803_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_803_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_803_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_146_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_146_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_146_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_146_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_146_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_149_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_149_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_149_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_149_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_149_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_152_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_152_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_152_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_152_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_152_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_155_TR_0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_155_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_155_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_155_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_155_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_16_TR_0
#define PORT_TR_CFG1_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_16_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_16_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_16_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_16_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_17_TR_0
#define PORT_TR_CFG1_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_17_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_17_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_17_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_17_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_18_TR_0
#define PORT_TR_CFG1_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_18_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_18_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_18_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_18_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_19_TR_0
#define PORT_TR_CFG1_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_19_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_19_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_19_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_19_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_20_TR_0
#define PORT_TR_CFG1_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_20_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_20_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_20_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_20_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_21_TR_0
#define PORT_TR_CFG1_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_21_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_21_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_21_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_21_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_22_TR_0
#define PORT_TR_CFG1_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_22_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_22_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_22_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_22_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_23_TR_0
#define PORT_TR_CFG1_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_23_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_23_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_23_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_23_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_24_TR_0
#define PORT_TR_CFG1_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_24_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_24_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_24_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_24_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_25_TR_0
#define PORT_TR_CFG1_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_25_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_25_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_25_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_25_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_26_TR_0
#define PORT_TR_CFG1_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_26_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_26_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_26_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_26_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_27_TR_0
#define PORT_TR_CFG1_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_27_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_27_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_27_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_27_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_24_TR_0
#define PORT_TR_CFG1_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_24_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_24_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_24_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_24_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_25_TR_0
#define PORT_TR_CFG1_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_25_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_25_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_25_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_25_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_26_TR_0
#define PORT_TR_CFG1_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_26_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_26_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_26_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_26_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_27_TR_0
#define PORT_TR_CFG1_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_27_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_27_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_27_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_27_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_28_TR_0
#define PORT_TR_CFG1_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_28_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_28_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_28_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_28_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_29_TR_0
#define PORT_TR_CFG1_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_29_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_29_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_29_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_29_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_30_TR_0
#define PORT_TR_CFG1_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_30_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_30_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_30_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_30_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_31_TR_0
#define PORT_TR_CFG1_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_31_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_31_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_31_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_31_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_32_TR_0
#define PORT_TR_CFG1_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_32_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_32_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_32_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_32_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_33_TR_0
#define PORT_TR_CFG1_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_33_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_33_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_33_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_33_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_34_TR_0
#define PORT_TR_CFG1_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_34_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_34_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_34_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_34_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_35_TR_0
#define PORT_TR_CFG1_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_35_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_35_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_35_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_35_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_CAN0_DW_ACK_OUT_CANFD_0_TR_DBG_DMA_ACK_0_TR_0
#define PORT_TR_CFG1_1TO1_GR_CAN0_DW_ACK_OUT_CANFD_0_TR_DBG_DMA_ACK_0_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_CAN0_DW_ACK_OUT_CANFD_0_TR_DBG_DMA_ACK_0_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_CAN0_DW_ACK_OUT_CANFD_0_TR_DBG_DMA_ACK_0_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_CAN0_DW_ACK_OUT_CANFD_0_TR_DBG_DMA_ACK_0_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_CAN0_DW_ACK_OUT_CANFD_0_TR_DBG_DMA_ACK_1_TR_0
#define PORT_TR_CFG1_1TO1_GR_CAN0_DW_ACK_OUT_CANFD_0_TR_DBG_DMA_ACK_1_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_CAN0_DW_ACK_OUT_CANFD_0_TR_DBG_DMA_ACK_1_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_CAN0_DW_ACK_OUT_CANFD_0_TR_DBG_DMA_ACK_1_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_CAN0_DW_ACK_OUT_CANFD_0_TR_DBG_DMA_ACK_1_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_CAN0_DW_ACK_OUT_CANFD_0_TR_DBG_DMA_ACK_2_TR_0
#define PORT_TR_CFG1_1TO1_GR_CAN0_DW_ACK_OUT_CANFD_0_TR_DBG_DMA_ACK_2_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_CAN0_DW_ACK_OUT_CANFD_0_TR_DBG_DMA_ACK_2_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_CAN0_DW_ACK_OUT_CANFD_0_TR_DBG_DMA_ACK_2_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_CAN0_DW_ACK_OUT_CANFD_0_TR_DBG_DMA_ACK_2_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_0_TR_0
#define PORT_TR_CFG1_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_0_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_0_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_0_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_0_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_1_TR_0
#define PORT_TR_CFG1_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_1_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_1_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_1_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_1_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_2_TR_0
#define PORT_TR_CFG1_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_2_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_2_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_2_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_2_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_3_TR_0
#define PORT_TR_CFG1_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_3_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_3_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_3_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_3_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_8_TR_0
#define PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_8_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_8_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_8_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_8_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_9_TR_0
#define PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_9_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_9_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_9_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_9_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_10_TR_0
#define PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_10_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_10_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_10_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_10_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_11_TR_0
#define PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_11_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_11_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_11_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_11_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_12_TR_0
#define PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_12_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_12_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_12_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_12_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_13_TR_0
#define PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_13_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_13_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_13_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_13_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_14_TR_0
#define PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_14_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_14_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_14_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_14_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_15_TR_0
#define PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_15_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_15_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_15_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_15_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_16_TR_0
#define PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_16_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_16_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_16_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_16_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_17_TR_0
#define PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_17_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_17_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_17_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_17_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_18_TR_0
#define PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_18_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_18_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_18_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_18_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_19_TR_0
#define PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_19_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_19_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_19_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_19_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_20_TR_0
#define PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_20_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_20_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_20_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_20_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_21_TR_0
#define PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_21_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_21_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_21_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_21_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_22_TR_0
#define PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_22_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_22_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_22_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_22_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_23_TR_0
#define PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_23_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_23_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_23_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_23_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_EVTGEN_CXPI_TR_OUT_CXPI_0_TR_CMD_TX_HEADER_0_TR_0
#define PORT_TR_CFG1_1TO1_GR_EVTGEN_CXPI_TR_OUT_CXPI_0_TR_CMD_TX_HEADER_0_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_EVTGEN_CXPI_TR_OUT_CXPI_0_TR_CMD_TX_HEADER_0_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_EVTGEN_CXPI_TR_OUT_CXPI_0_TR_CMD_TX_HEADER_0_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_EVTGEN_CXPI_TR_OUT_CXPI_0_TR_CMD_TX_HEADER_0_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_EVTGEN_CXPI_TR_OUT_CXPI_0_TR_CMD_TX_HEADER_1_TR_0
#define PORT_TR_CFG1_1TO1_GR_EVTGEN_CXPI_TR_OUT_CXPI_0_TR_CMD_TX_HEADER_1_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_EVTGEN_CXPI_TR_OUT_CXPI_0_TR_CMD_TX_HEADER_1_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_EVTGEN_CXPI_TR_OUT_CXPI_0_TR_CMD_TX_HEADER_1_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_EVTGEN_CXPI_TR_OUT_CXPI_0_TR_CMD_TX_HEADER_1_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_EVTGEN_CXPI_TR_OUT_CXPI_0_TR_CMD_TX_HEADER_2_TR_0
#define PORT_TR_CFG1_1TO1_GR_EVTGEN_CXPI_TR_OUT_CXPI_0_TR_CMD_TX_HEADER_2_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_EVTGEN_CXPI_TR_OUT_CXPI_0_TR_CMD_TX_HEADER_2_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_EVTGEN_CXPI_TR_OUT_CXPI_0_TR_CMD_TX_HEADER_2_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_EVTGEN_CXPI_TR_OUT_CXPI_0_TR_CMD_TX_HEADER_2_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_36_TR_0
#define PORT_TR_CFG1_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_36_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_36_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_36_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_36_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_37_TR_0
#define PORT_TR_CFG1_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_37_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_37_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_37_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_37_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_38_TR_0
#define PORT_TR_CFG1_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_38_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_38_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_38_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_38_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_39_TR_0
#define PORT_TR_CFG1_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_39_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_39_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_39_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_39_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_40_TR_0
#define PORT_TR_CFG1_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_40_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_40_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_40_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_40_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_41_TR_0
#define PORT_TR_CFG1_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_41_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_41_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_41_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_41_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_42_TR_0
#define PORT_TR_CFG1_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_42_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_42_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_42_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_42_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG1_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_43_TR_0
#define PORT_TR_CFG1_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_43_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG1_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_43_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG1_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_43_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG1_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_43_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_0_TR_0
#define PORT_TR_CFG2_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_0_TR_0   0U
#define PORT_TR_CFG2_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_0_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_0_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_0_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_1_TR_0
#define PORT_TR_CFG2_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_1_TR_0   0U
#define PORT_TR_CFG2_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_1_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_1_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_1_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_2_TR_0
#define PORT_TR_CFG2_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_2_TR_0   0U
#define PORT_TR_CFG2_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_2_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_2_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_2_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_3_TR_0
#define PORT_TR_CFG2_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_3_TR_0   0U
#define PORT_TR_CFG2_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_3_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_3_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_3_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_4_TR_0
#define PORT_TR_CFG2_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_4_TR_0   0U
#define PORT_TR_CFG2_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_4_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_4_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_4_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_5_TR_0
#define PORT_TR_CFG2_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_5_TR_0   0U
#define PORT_TR_CFG2_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_5_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_5_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_5_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_6_TR_0
#define PORT_TR_CFG2_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_6_TR_0   0U
#define PORT_TR_CFG2_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_6_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_6_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_6_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_7_TR_0
#define PORT_TR_CFG2_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_7_TR_0   0U
#define PORT_TR_CFG2_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_7_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_7_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_7_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_0_TR_0
#define PORT_TR_CFG2_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_0_TR_0   0U
#define PORT_TR_CFG2_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_0_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_0_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_0_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_1_TR_0
#define PORT_TR_CFG2_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_1_TR_0   0U
#define PORT_TR_CFG2_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_1_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_1_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_1_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_2_TR_0
#define PORT_TR_CFG2_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_2_TR_0   0U
#define PORT_TR_CFG2_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_2_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_2_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_2_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_3_TR_0
#define PORT_TR_CFG2_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_3_TR_0   0U
#define PORT_TR_CFG2_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_3_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_3_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_3_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_4_TR_0
#define PORT_TR_CFG2_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_4_TR_0   0U
#define PORT_TR_CFG2_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_4_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_4_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_4_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_5_TR_0
#define PORT_TR_CFG2_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_5_TR_0   0U
#define PORT_TR_CFG2_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_5_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_5_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_5_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_6_TR_0
#define PORT_TR_CFG2_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_6_TR_0   0U
#define PORT_TR_CFG2_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_6_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_6_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_6_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_7_TR_0
#define PORT_TR_CFG2_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_7_TR_0   0U
#define PORT_TR_CFG2_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_7_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_7_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_7_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_0_TR_0
#define PORT_TR_CFG2_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_0_TR_0   0U
#define PORT_TR_CFG2_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_0_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_0_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_0_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_1_TR_0
#define PORT_TR_CFG2_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_1_TR_0   0U
#define PORT_TR_CFG2_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_1_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_1_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_1_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_2_TR_0
#define PORT_TR_CFG2_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_2_TR_0   0U
#define PORT_TR_CFG2_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_2_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_2_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_2_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_3_TR_0
#define PORT_TR_CFG2_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_3_TR_0   0U
#define PORT_TR_CFG2_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_3_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_3_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_3_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_8_TR_0
#define PORT_TR_CFG2_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_8_TR_0   0U
#define PORT_TR_CFG2_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_8_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_8_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_8_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_9_TR_0
#define PORT_TR_CFG2_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_9_TR_0   0U
#define PORT_TR_CFG2_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_9_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_9_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_9_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_10_TR_0
#define PORT_TR_CFG2_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_10_TR_0   0U
#define PORT_TR_CFG2_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_10_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_10_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_10_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_11_TR_0
#define PORT_TR_CFG2_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_11_TR_0   0U
#define PORT_TR_CFG2_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_11_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_11_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_11_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_12_TR_0
#define PORT_TR_CFG2_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_12_TR_0   0U
#define PORT_TR_CFG2_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_12_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_12_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_12_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_13_TR_0
#define PORT_TR_CFG2_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_13_TR_0   0U
#define PORT_TR_CFG2_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_13_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_13_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_13_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_14_TR_0
#define PORT_TR_CFG2_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_14_TR_0   0U
#define PORT_TR_CFG2_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_14_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_14_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_14_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_15_TR_0
#define PORT_TR_CFG2_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_15_TR_0   0U
#define PORT_TR_CFG2_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_15_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_15_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_15_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_0_TR_0
#define PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_0_TR_0   0U
#define PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_0_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_0_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_0_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_1_TR_0
#define PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_1_TR_0   0U
#define PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_1_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_1_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_1_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_2_TR_0
#define PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_2_TR_0   0U
#define PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_2_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_2_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_2_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_3_TR_0
#define PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_3_TR_0   0U
#define PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_3_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_3_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_3_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_4_TR_0
#define PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_4_TR_0   0U
#define PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_4_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_4_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_4_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_5_TR_0
#define PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_5_TR_0   0U
#define PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_5_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_5_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_5_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_6_TR_0
#define PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_6_TR_0   0U
#define PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_6_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_6_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_6_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_7_TR_0
#define PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_7_TR_0   0U
#define PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_7_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_7_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_7_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_8_TR_0
#define PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_8_TR_0   0U
#define PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_8_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_8_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_8_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_9_TR_0
#define PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_9_TR_0   0U
#define PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_9_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_9_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_9_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_10_TR_0
#define PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_10_TR_0   0U
#define PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_10_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_10_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_10_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_11_TR_0
#define PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_11_TR_0   0U
#define PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_11_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_11_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_11_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_12_TR_0
#define PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_12_TR_0   0U
#define PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_12_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_12_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_12_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_13_TR_0
#define PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_13_TR_0   0U
#define PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_13_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_13_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_13_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_14_TR_0
#define PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_14_TR_0   0U
#define PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_14_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_14_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_14_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_15_TR_0
#define PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_15_TR_0   0U
#define PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_15_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_15_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_15_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_16_TR_0
#define PORT_TR_CFG2_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_16_TR_0   0U
#define PORT_TR_CFG2_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_16_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_16_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_16_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_17_TR_0
#define PORT_TR_CFG2_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_17_TR_0   0U
#define PORT_TR_CFG2_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_17_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_17_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_17_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_18_TR_0
#define PORT_TR_CFG2_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_18_TR_0   0U
#define PORT_TR_CFG2_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_18_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_18_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_18_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_19_TR_0
#define PORT_TR_CFG2_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_19_TR_0   0U
#define PORT_TR_CFG2_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_19_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_19_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_19_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_20_TR_0
#define PORT_TR_CFG2_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_20_TR_0   0U
#define PORT_TR_CFG2_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_20_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_20_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_20_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_21_TR_0
#define PORT_TR_CFG2_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_21_TR_0   0U
#define PORT_TR_CFG2_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_21_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_21_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_21_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_22_TR_0
#define PORT_TR_CFG2_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_22_TR_0   0U
#define PORT_TR_CFG2_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_22_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_22_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_22_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_23_TR_0
#define PORT_TR_CFG2_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_23_TR_0   0U
#define PORT_TR_CFG2_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_23_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_23_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_23_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_24_TR_0
#define PORT_TR_CFG2_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_24_TR_0   0U
#define PORT_TR_CFG2_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_24_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_24_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_24_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_25_TR_0
#define PORT_TR_CFG2_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_25_TR_0   0U
#define PORT_TR_CFG2_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_25_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_25_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_25_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_26_TR_0
#define PORT_TR_CFG2_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_26_TR_0   0U
#define PORT_TR_CFG2_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_26_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_26_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_26_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_0_TR_0
#define PORT_TR_CFG2_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_0_TR_0   0U
#define PORT_TR_CFG2_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_0_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_0_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_0_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_1_TR_0
#define PORT_TR_CFG2_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_1_TR_0   0U
#define PORT_TR_CFG2_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_1_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_1_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_1_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_2_TR_0
#define PORT_TR_CFG2_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_2_TR_0   0U
#define PORT_TR_CFG2_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_2_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_2_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_2_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_3_TR_0
#define PORT_TR_CFG2_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_3_TR_0   0U
#define PORT_TR_CFG2_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_3_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_3_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_3_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_4_TR_0
#define PORT_TR_CFG2_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_4_TR_0   0U
#define PORT_TR_CFG2_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_4_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_4_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_4_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_5_TR_0
#define PORT_TR_CFG2_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_5_TR_0   0U
#define PORT_TR_CFG2_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_5_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_5_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_5_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_6_TR_0
#define PORT_TR_CFG2_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_6_TR_0   0U
#define PORT_TR_CFG2_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_6_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_6_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_6_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_7_TR_0
#define PORT_TR_CFG2_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_7_TR_0   0U
#define PORT_TR_CFG2_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_7_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_7_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_7_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_8_TR_0
#define PORT_TR_CFG2_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_8_TR_0   0U
#define PORT_TR_CFG2_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_8_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_8_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_8_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_9_TR_0
#define PORT_TR_CFG2_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_9_TR_0   0U
#define PORT_TR_CFG2_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_9_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_9_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_9_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_10_TR_0
#define PORT_TR_CFG2_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_10_TR_0   0U
#define PORT_TR_CFG2_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_10_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_10_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_10_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_11_TR_0
#define PORT_TR_CFG2_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_11_TR_0   0U
#define PORT_TR_CFG2_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_11_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_11_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_11_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_GR_CANTT_OUT_CANFD_0_TR_EVT_SWT_IN_0_TR_0
#define PORT_TR_CFG2_GR_CANTT_OUT_CANFD_0_TR_EVT_SWT_IN_0_TR_0   0U
#define PORT_TR_CFG2_GR_CANTT_OUT_CANFD_0_TR_EVT_SWT_IN_0_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_GR_CANTT_OUT_CANFD_0_TR_EVT_SWT_IN_0_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_GR_CANTT_OUT_CANFD_0_TR_EVT_SWT_IN_0_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_GR_CANTT_OUT_CANFD_0_TR_EVT_SWT_IN_1_TR_0
#define PORT_TR_CFG2_GR_CANTT_OUT_CANFD_0_TR_EVT_SWT_IN_1_TR_0   0U
#define PORT_TR_CFG2_GR_CANTT_OUT_CANFD_0_TR_EVT_SWT_IN_1_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_GR_CANTT_OUT_CANFD_0_TR_EVT_SWT_IN_1_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_GR_CANTT_OUT_CANFD_0_TR_EVT_SWT_IN_1_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_GR_CANTT_OUT_CANFD_0_TR_EVT_SWT_IN_2_TR_0
#define PORT_TR_CFG2_GR_CANTT_OUT_CANFD_0_TR_EVT_SWT_IN_2_TR_0   0U
#define PORT_TR_CFG2_GR_CANTT_OUT_CANFD_0_TR_EVT_SWT_IN_2_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_GR_CANTT_OUT_CANFD_0_TR_EVT_SWT_IN_2_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_GR_CANTT_OUT_CANFD_0_TR_EVT_SWT_IN_2_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_0_TR_0
#define PORT_TR_CFG2_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_0_TR_0   0U
#define PORT_TR_CFG2_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_0_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_0_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_0_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_1_TR_0
#define PORT_TR_CFG2_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_1_TR_0   0U
#define PORT_TR_CFG2_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_1_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_1_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_1_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_2_TR_0
#define PORT_TR_CFG2_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_2_TR_0   0U
#define PORT_TR_CFG2_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_2_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_2_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_2_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_3_TR_0
#define PORT_TR_CFG2_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_3_TR_0   0U
#define PORT_TR_CFG2_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_3_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_3_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_3_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_GR_DEBUGMAIN_OUT_PERI_TR_IO_OUTPUT_0_TR_0
#define PORT_TR_CFG2_GR_DEBUGMAIN_OUT_PERI_TR_IO_OUTPUT_0_TR_0   0U
#define PORT_TR_CFG2_GR_DEBUGMAIN_OUT_PERI_TR_IO_OUTPUT_0_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_GR_DEBUGMAIN_OUT_PERI_TR_IO_OUTPUT_0_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_GR_DEBUGMAIN_OUT_PERI_TR_IO_OUTPUT_0_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_GR_DEBUGMAIN_OUT_PERI_TR_IO_OUTPUT_1_TR_0
#define PORT_TR_CFG2_GR_DEBUGMAIN_OUT_PERI_TR_IO_OUTPUT_1_TR_0   0U
#define PORT_TR_CFG2_GR_DEBUGMAIN_OUT_PERI_TR_IO_OUTPUT_1_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_GR_DEBUGMAIN_OUT_PERI_TR_IO_OUTPUT_1_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_GR_DEBUGMAIN_OUT_PERI_TR_IO_OUTPUT_1_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_GR_DEBUGMAIN_OUT_CPUSS_CTI_TR_IN_0_TR_0
#define PORT_TR_CFG2_GR_DEBUGMAIN_OUT_CPUSS_CTI_TR_IN_0_TR_0   0U
#define PORT_TR_CFG2_GR_DEBUGMAIN_OUT_CPUSS_CTI_TR_IN_0_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_GR_DEBUGMAIN_OUT_CPUSS_CTI_TR_IN_0_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_GR_DEBUGMAIN_OUT_CPUSS_CTI_TR_IN_0_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_GR_DEBUGMAIN_OUT_CPUSS_CTI_TR_IN_1_TR_0
#define PORT_TR_CFG2_GR_DEBUGMAIN_OUT_CPUSS_CTI_TR_IN_1_TR_0   0U
#define PORT_TR_CFG2_GR_DEBUGMAIN_OUT_CPUSS_CTI_TR_IN_1_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_GR_DEBUGMAIN_OUT_CPUSS_CTI_TR_IN_1_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_GR_DEBUGMAIN_OUT_CPUSS_CTI_TR_IN_1_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_GR_DEBUGMAIN_OUT_PERI_TR_DBG_FREEZE_TR_0
#define PORT_TR_CFG2_GR_DEBUGMAIN_OUT_PERI_TR_DBG_FREEZE_TR_0   0U
#define PORT_TR_CFG2_GR_DEBUGMAIN_OUT_PERI_TR_DBG_FREEZE_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_GR_DEBUGMAIN_OUT_PERI_TR_DBG_FREEZE_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_GR_DEBUGMAIN_OUT_PERI_TR_DBG_FREEZE_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_GR_DEBUGMAIN_OUT_PASS_0_TR_DEBUG_FREEZE_TR_0
#define PORT_TR_CFG2_GR_DEBUGMAIN_OUT_PASS_0_TR_DEBUG_FREEZE_TR_0   0U
#define PORT_TR_CFG2_GR_DEBUGMAIN_OUT_PASS_0_TR_DEBUG_FREEZE_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_GR_DEBUGMAIN_OUT_PASS_0_TR_DEBUG_FREEZE_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_GR_DEBUGMAIN_OUT_PASS_0_TR_DEBUG_FREEZE_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_GR_DEBUGMAIN_OUT_SRSS_TR_DEBUG_FREEZE_WDT_TR_0
#define PORT_TR_CFG2_GR_DEBUGMAIN_OUT_SRSS_TR_DEBUG_FREEZE_WDT_TR_0   0U
#define PORT_TR_CFG2_GR_DEBUGMAIN_OUT_SRSS_TR_DEBUG_FREEZE_WDT_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_GR_DEBUGMAIN_OUT_SRSS_TR_DEBUG_FREEZE_WDT_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_GR_DEBUGMAIN_OUT_SRSS_TR_DEBUG_FREEZE_WDT_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_GR_DEBUGMAIN_OUT_SRSS_TR_DEBUG_FREEZE_MCWDT_0_TR_0
#define PORT_TR_CFG2_GR_DEBUGMAIN_OUT_SRSS_TR_DEBUG_FREEZE_MCWDT_0_TR_0   0U
#define PORT_TR_CFG2_GR_DEBUGMAIN_OUT_SRSS_TR_DEBUG_FREEZE_MCWDT_0_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_GR_DEBUGMAIN_OUT_SRSS_TR_DEBUG_FREEZE_MCWDT_0_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_GR_DEBUGMAIN_OUT_SRSS_TR_DEBUG_FREEZE_MCWDT_0_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_GR_DEBUGMAIN_OUT_SRSS_TR_DEBUG_FREEZE_MCWDT_1_TR_0
#define PORT_TR_CFG2_GR_DEBUGMAIN_OUT_SRSS_TR_DEBUG_FREEZE_MCWDT_1_TR_0   0U
#define PORT_TR_CFG2_GR_DEBUGMAIN_OUT_SRSS_TR_DEBUG_FREEZE_MCWDT_1_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_GR_DEBUGMAIN_OUT_SRSS_TR_DEBUG_FREEZE_MCWDT_1_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_GR_DEBUGMAIN_OUT_SRSS_TR_DEBUG_FREEZE_MCWDT_1_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_GR_DEBUGMAIN_OUT_TCPWM_0_TR_DEBUG_FREEZE_TR_0
#define PORT_TR_CFG2_GR_DEBUGMAIN_OUT_TCPWM_0_TR_DEBUG_FREEZE_TR_0   0U
#define PORT_TR_CFG2_GR_DEBUGMAIN_OUT_TCPWM_0_TR_DEBUG_FREEZE_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_GR_DEBUGMAIN_OUT_TCPWM_0_TR_DEBUG_FREEZE_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_GR_DEBUGMAIN_OUT_TCPWM_0_TR_DEBUG_FREEZE_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_1_TR_0
#define PORT_TR_CFG2_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_1_TR_0   0U
#define PORT_TR_CFG2_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_1_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_1_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_1_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_2_TR_0
#define PORT_TR_CFG2_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_2_TR_0   0U
#define PORT_TR_CFG2_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_2_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_2_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_2_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_3_TR_0
#define PORT_TR_CFG2_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_3_TR_0   0U
#define PORT_TR_CFG2_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_3_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_3_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_3_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_4_TR_0
#define PORT_TR_CFG2_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_4_TR_0   0U
#define PORT_TR_CFG2_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_4_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_4_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_4_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_5_TR_0
#define PORT_TR_CFG2_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_5_TR_0   0U
#define PORT_TR_CFG2_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_5_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_5_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_5_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_6_TR_0
#define PORT_TR_CFG2_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_6_TR_0   0U
#define PORT_TR_CFG2_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_6_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_6_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_6_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_7_TR_0
#define PORT_TR_CFG2_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_7_TR_0   0U
#define PORT_TR_CFG2_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_7_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_7_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_7_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_8_TR_0
#define PORT_TR_CFG2_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_8_TR_0   0U
#define PORT_TR_CFG2_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_8_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_8_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_8_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_9_TR_0
#define PORT_TR_CFG2_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_9_TR_0   0U
#define PORT_TR_CFG2_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_9_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_9_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_9_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_10_TR_0
#define PORT_TR_CFG2_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_10_TR_0   0U
#define PORT_TR_CFG2_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_10_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_10_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_10_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_0_TR_0
#define PORT_TR_CFG2_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_0_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_0_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_0_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_0_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_1_TR_0
#define PORT_TR_CFG2_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_1_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_1_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_1_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_1_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_2_TR_0
#define PORT_TR_CFG2_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_2_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_2_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_2_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_2_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_3_TR_0
#define PORT_TR_CFG2_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_3_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_3_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_3_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_3_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_4_TR_0
#define PORT_TR_CFG2_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_4_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_4_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_4_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_4_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_6_TR_0
#define PORT_TR_CFG2_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_6_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_6_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_6_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_6_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_7_TR_0
#define PORT_TR_CFG2_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_7_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_7_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_7_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_7_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_8_TR_0
#define PORT_TR_CFG2_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_8_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_8_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_8_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_8_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_9_TR_0
#define PORT_TR_CFG2_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_9_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_9_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_9_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_9_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_0_TR_0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_0_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_0_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_0_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_0_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_1_TR_0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_1_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_1_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_1_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_1_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_2_TR_0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_2_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_2_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_2_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_2_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_3_TR_0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_3_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_3_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_3_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_3_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_4_TR_0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_4_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_4_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_4_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_4_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_5_TR_0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_5_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_5_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_5_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_5_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_6_TR_0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_6_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_6_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_6_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_6_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_7_TR_0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_7_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_7_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_7_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_7_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_8_TR_0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_8_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_8_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_8_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_8_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_9_TR_0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_9_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_9_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_9_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_9_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_10_TR_0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_10_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_10_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_10_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_10_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_11_TR_0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_11_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_11_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_11_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_11_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_12_TR_0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_12_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_12_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_12_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_12_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_13_TR_0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_13_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_13_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_13_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_13_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_14_TR_0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_14_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_14_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_14_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_14_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_15_TR_0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_15_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_15_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_15_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_15_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_16_TR_0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_16_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_16_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_16_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_16_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_17_TR_0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_17_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_17_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_17_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_17_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_18_TR_0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_18_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_18_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_18_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_18_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_19_TR_0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_19_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_19_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_19_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_19_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_20_TR_0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_20_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_20_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_20_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_20_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_21_TR_0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_21_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_21_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_21_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_21_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_22_TR_0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_22_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_22_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_22_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_22_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_23_TR_0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_23_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_23_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_23_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_23_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_32_TR_0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_32_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_32_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_32_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_32_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_33_TR_0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_33_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_33_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_33_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_33_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_34_TR_0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_34_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_34_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_34_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_34_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_35_TR_0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_35_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_35_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_35_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_35_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_36_TR_0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_36_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_36_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_36_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_36_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_37_TR_0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_37_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_37_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_37_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_37_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_38_TR_0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_38_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_38_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_38_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_38_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_39_TR_0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_39_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_39_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_39_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_39_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_40_TR_0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_40_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_40_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_40_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_40_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_41_TR_0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_41_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_41_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_41_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_41_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_42_TR_0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_42_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_42_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_42_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_42_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_43_TR_0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_43_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_43_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_43_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_43_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_44_TR_0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_44_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_44_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_44_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_44_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_45_TR_0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_45_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_45_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_45_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_45_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_46_TR_0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_46_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_46_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_46_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_46_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_47_TR_0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_47_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_47_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_47_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_47_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_48_TR_0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_48_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_48_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_48_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_48_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_49_TR_0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_49_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_49_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_49_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_49_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_50_TR_0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_50_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_50_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_50_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_50_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_51_TR_0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_51_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_51_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_51_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_51_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_52_TR_0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_52_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_52_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_52_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_52_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_53_TR_0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_53_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_53_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_53_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_53_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_54_TR_0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_54_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_54_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_54_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_54_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_55_TR_0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_55_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_55_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_55_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_55_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_56_TR_0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_56_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_56_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_56_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_56_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_57_TR_0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_57_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_57_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_57_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_57_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_58_TR_0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_58_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_58_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_58_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_58_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_59_TR_0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_59_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_59_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_59_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_59_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_60_TR_0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_60_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_60_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_60_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_60_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_61_TR_0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_61_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_61_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_61_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_61_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_62_TR_0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_62_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_62_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_62_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_62_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_63_TR_0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_63_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_63_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_63_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_63_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_64_TR_0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_64_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_64_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_64_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_64_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_65_TR_0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_65_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_65_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_65_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_65_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_66_TR_0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_66_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_66_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_66_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_66_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_67_TR_0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_67_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_67_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_67_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_67_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_68_TR_0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_68_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_68_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_68_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_68_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_69_TR_0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_69_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_69_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_69_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_69_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_70_TR_0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_70_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_70_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_70_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_70_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_71_TR_0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_71_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_71_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_71_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_71_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_28_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_28_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_28_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_28_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_28_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_29_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_29_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_29_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_29_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_29_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_30_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_30_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_30_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_30_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_30_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_31_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_31_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_31_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_31_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_31_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_32_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_32_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_32_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_32_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_32_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_33_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_33_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_33_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_33_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_33_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_34_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_34_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_34_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_34_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_34_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_35_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_35_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_35_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_35_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_35_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_36_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_36_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_36_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_36_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_36_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_37_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_37_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_37_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_37_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_37_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_38_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_38_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_38_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_38_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_38_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_39_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_39_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_39_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_39_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_39_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_40_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_40_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_40_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_40_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_40_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_41_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_41_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_41_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_41_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_41_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_42_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_42_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_42_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_42_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_42_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_43_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_43_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_43_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_43_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_43_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_44_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_44_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_44_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_44_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_44_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_45_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_45_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_45_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_45_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_45_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_46_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_46_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_46_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_46_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_46_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_47_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_47_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_47_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_47_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_47_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_48_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_48_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_48_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_48_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_48_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_49_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_49_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_49_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_49_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_49_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_50_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_50_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_50_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_50_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_50_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_51_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_51_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_51_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_51_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_51_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_52_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_52_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_52_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_52_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_52_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_53_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_53_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_53_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_53_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_53_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_54_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_54_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_54_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_54_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_54_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_55_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_55_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_55_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_55_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_55_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_56_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_56_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_56_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_56_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_56_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_57_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_57_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_57_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_57_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_57_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_58_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_58_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_58_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_58_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_58_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_59_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_59_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_59_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_59_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_59_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_60_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_60_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_60_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_60_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_60_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_61_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_61_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_61_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_61_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_61_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_62_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_62_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_62_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_62_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_62_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_63_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_63_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_63_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_63_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_63_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_64_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_64_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_64_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_64_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_64_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_65_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_65_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_65_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_65_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_65_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_66_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_66_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_66_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_66_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_66_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_67_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_67_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_67_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_67_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_67_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_68_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_68_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_68_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_68_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_68_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_69_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_69_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_69_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_69_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_69_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_70_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_70_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_70_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_70_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_70_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_71_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_71_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_71_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_71_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_71_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_72_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_72_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_72_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_72_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_72_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_73_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_73_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_73_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_73_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_73_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_74_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_74_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_74_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_74_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_74_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_75_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_75_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_75_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_75_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_75_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_76_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_76_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_76_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_76_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_76_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_77_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_77_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_77_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_77_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_77_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_78_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_78_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_78_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_78_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_78_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_79_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_79_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_79_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_79_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_79_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_80_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_80_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_80_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_80_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_80_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_81_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_81_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_81_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_81_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_81_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_82_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_82_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_82_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_82_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_82_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_83_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_83_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_83_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_83_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_83_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_84_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_84_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_84_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_84_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_84_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_85_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_85_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_85_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_85_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_85_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_86_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_86_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_86_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_86_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_86_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_87_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_87_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_87_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_87_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_87_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_88_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_88_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_88_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_88_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_88_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_89_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_89_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_89_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_89_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_89_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_90_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_90_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_90_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_90_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_90_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_91_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_91_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_91_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_91_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_91_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_770_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_770_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_770_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_770_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_770_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_779_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_779_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_779_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_779_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_779_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_788_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_788_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_788_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_788_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_788_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_797_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_797_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_797_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_797_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_797_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_2_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_2_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_2_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_2_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_2_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_5_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_5_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_5_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_5_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_5_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_8_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_8_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_8_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_8_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_8_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_11_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_11_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_11_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_11_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_11_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_14_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_14_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_14_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_14_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_14_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_17_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_17_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_17_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_17_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_17_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_20_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_20_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_20_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_20_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_20_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_23_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_23_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_23_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_23_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_23_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_26_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_26_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_26_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_26_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_26_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_29_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_29_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_29_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_29_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_29_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_32_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_32_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_32_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_32_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_32_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_35_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_35_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_35_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_35_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_35_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_38_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_38_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_38_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_38_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_38_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_41_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_41_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_41_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_41_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_41_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_44_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_44_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_44_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_44_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_44_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_47_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_47_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_47_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_47_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_47_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_50_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_50_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_50_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_50_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_50_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_53_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_53_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_53_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_53_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_53_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_56_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_56_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_56_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_56_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_56_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_59_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_59_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_59_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_59_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_59_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_773_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_773_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_773_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_773_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_773_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_782_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_782_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_782_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_782_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_782_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_791_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_791_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_791_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_791_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_791_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_800_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_800_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_800_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_800_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_800_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_62_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_62_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_62_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_62_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_62_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_65_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_65_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_65_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_65_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_65_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_68_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_68_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_68_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_68_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_68_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_71_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_71_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_71_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_71_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_71_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_74_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_74_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_74_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_74_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_74_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_77_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_77_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_77_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_77_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_77_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_80_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_80_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_80_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_80_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_80_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_83_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_83_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_83_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_83_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_83_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_86_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_86_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_86_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_86_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_86_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_89_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_89_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_89_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_89_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_89_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_92_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_92_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_92_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_92_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_92_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_95_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_95_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_95_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_95_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_95_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_98_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_98_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_98_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_98_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_98_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_101_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_101_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_101_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_101_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_101_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_104_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_104_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_104_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_104_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_104_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_107_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_107_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_107_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_107_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_107_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_110_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_110_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_110_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_110_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_110_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_113_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_113_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_113_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_113_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_113_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_116_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_116_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_116_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_116_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_116_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_119_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_119_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_119_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_119_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_119_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_122_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_122_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_122_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_122_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_122_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_125_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_125_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_125_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_125_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_125_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_128_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_128_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_128_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_128_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_128_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_131_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_131_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_131_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_131_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_131_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_134_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_134_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_134_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_134_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_134_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_137_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_137_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_137_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_137_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_137_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_140_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_140_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_140_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_140_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_140_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_143_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_143_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_143_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_143_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_143_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_776_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_776_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_776_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_776_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_776_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_785_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_785_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_785_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_785_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_785_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_794_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_794_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_794_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_794_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_794_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_803_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_803_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_803_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_803_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_803_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_146_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_146_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_146_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_146_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_146_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_149_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_149_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_149_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_149_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_149_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_152_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_152_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_152_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_152_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_152_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_155_TR_0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_155_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_155_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_155_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_155_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_16_TR_0
#define PORT_TR_CFG2_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_16_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_16_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_16_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_16_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_17_TR_0
#define PORT_TR_CFG2_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_17_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_17_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_17_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_17_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_18_TR_0
#define PORT_TR_CFG2_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_18_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_18_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_18_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_18_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_19_TR_0
#define PORT_TR_CFG2_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_19_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_19_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_19_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_19_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_20_TR_0
#define PORT_TR_CFG2_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_20_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_20_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_20_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_20_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_21_TR_0
#define PORT_TR_CFG2_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_21_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_21_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_21_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_21_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_22_TR_0
#define PORT_TR_CFG2_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_22_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_22_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_22_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_22_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_23_TR_0
#define PORT_TR_CFG2_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_23_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_23_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_23_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_23_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_24_TR_0
#define PORT_TR_CFG2_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_24_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_24_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_24_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_24_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_25_TR_0
#define PORT_TR_CFG2_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_25_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_25_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_25_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_25_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_26_TR_0
#define PORT_TR_CFG2_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_26_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_26_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_26_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_26_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_27_TR_0
#define PORT_TR_CFG2_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_27_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_27_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_27_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_27_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_24_TR_0
#define PORT_TR_CFG2_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_24_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_24_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_24_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_24_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_25_TR_0
#define PORT_TR_CFG2_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_25_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_25_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_25_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_25_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_26_TR_0
#define PORT_TR_CFG2_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_26_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_26_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_26_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_26_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_27_TR_0
#define PORT_TR_CFG2_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_27_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_27_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_27_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_27_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_28_TR_0
#define PORT_TR_CFG2_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_28_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_28_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_28_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_28_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_29_TR_0
#define PORT_TR_CFG2_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_29_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_29_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_29_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_29_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_30_TR_0
#define PORT_TR_CFG2_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_30_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_30_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_30_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_30_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_31_TR_0
#define PORT_TR_CFG2_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_31_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_31_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_31_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_31_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_32_TR_0
#define PORT_TR_CFG2_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_32_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_32_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_32_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_32_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_33_TR_0
#define PORT_TR_CFG2_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_33_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_33_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_33_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_33_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_34_TR_0
#define PORT_TR_CFG2_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_34_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_34_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_34_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_34_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_35_TR_0
#define PORT_TR_CFG2_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_35_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_35_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_35_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_35_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_CAN0_DW_ACK_OUT_CANFD_0_TR_DBG_DMA_ACK_0_TR_0
#define PORT_TR_CFG2_1TO1_GR_CAN0_DW_ACK_OUT_CANFD_0_TR_DBG_DMA_ACK_0_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_CAN0_DW_ACK_OUT_CANFD_0_TR_DBG_DMA_ACK_0_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_CAN0_DW_ACK_OUT_CANFD_0_TR_DBG_DMA_ACK_0_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_CAN0_DW_ACK_OUT_CANFD_0_TR_DBG_DMA_ACK_0_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_CAN0_DW_ACK_OUT_CANFD_0_TR_DBG_DMA_ACK_1_TR_0
#define PORT_TR_CFG2_1TO1_GR_CAN0_DW_ACK_OUT_CANFD_0_TR_DBG_DMA_ACK_1_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_CAN0_DW_ACK_OUT_CANFD_0_TR_DBG_DMA_ACK_1_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_CAN0_DW_ACK_OUT_CANFD_0_TR_DBG_DMA_ACK_1_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_CAN0_DW_ACK_OUT_CANFD_0_TR_DBG_DMA_ACK_1_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_CAN0_DW_ACK_OUT_CANFD_0_TR_DBG_DMA_ACK_2_TR_0
#define PORT_TR_CFG2_1TO1_GR_CAN0_DW_ACK_OUT_CANFD_0_TR_DBG_DMA_ACK_2_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_CAN0_DW_ACK_OUT_CANFD_0_TR_DBG_DMA_ACK_2_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_CAN0_DW_ACK_OUT_CANFD_0_TR_DBG_DMA_ACK_2_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_CAN0_DW_ACK_OUT_CANFD_0_TR_DBG_DMA_ACK_2_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_0_TR_0
#define PORT_TR_CFG2_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_0_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_0_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_0_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_0_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_1_TR_0
#define PORT_TR_CFG2_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_1_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_1_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_1_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_1_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_2_TR_0
#define PORT_TR_CFG2_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_2_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_2_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_2_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_2_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_3_TR_0
#define PORT_TR_CFG2_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_3_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_3_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_3_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_3_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_8_TR_0
#define PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_8_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_8_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_8_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_8_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_9_TR_0
#define PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_9_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_9_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_9_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_9_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_10_TR_0
#define PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_10_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_10_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_10_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_10_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_11_TR_0
#define PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_11_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_11_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_11_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_11_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_12_TR_0
#define PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_12_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_12_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_12_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_12_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_13_TR_0
#define PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_13_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_13_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_13_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_13_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_14_TR_0
#define PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_14_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_14_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_14_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_14_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_15_TR_0
#define PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_15_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_15_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_15_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_15_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_16_TR_0
#define PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_16_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_16_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_16_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_16_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_17_TR_0
#define PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_17_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_17_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_17_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_17_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_18_TR_0
#define PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_18_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_18_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_18_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_18_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_19_TR_0
#define PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_19_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_19_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_19_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_19_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_20_TR_0
#define PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_20_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_20_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_20_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_20_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_21_TR_0
#define PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_21_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_21_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_21_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_21_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_22_TR_0
#define PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_22_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_22_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_22_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_22_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_23_TR_0
#define PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_23_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_23_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_23_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_23_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_EVTGEN_CXPI_TR_OUT_CXPI_0_TR_CMD_TX_HEADER_0_TR_0
#define PORT_TR_CFG2_1TO1_GR_EVTGEN_CXPI_TR_OUT_CXPI_0_TR_CMD_TX_HEADER_0_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_EVTGEN_CXPI_TR_OUT_CXPI_0_TR_CMD_TX_HEADER_0_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_EVTGEN_CXPI_TR_OUT_CXPI_0_TR_CMD_TX_HEADER_0_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_EVTGEN_CXPI_TR_OUT_CXPI_0_TR_CMD_TX_HEADER_0_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_EVTGEN_CXPI_TR_OUT_CXPI_0_TR_CMD_TX_HEADER_1_TR_0
#define PORT_TR_CFG2_1TO1_GR_EVTGEN_CXPI_TR_OUT_CXPI_0_TR_CMD_TX_HEADER_1_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_EVTGEN_CXPI_TR_OUT_CXPI_0_TR_CMD_TX_HEADER_1_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_EVTGEN_CXPI_TR_OUT_CXPI_0_TR_CMD_TX_HEADER_1_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_EVTGEN_CXPI_TR_OUT_CXPI_0_TR_CMD_TX_HEADER_1_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_EVTGEN_CXPI_TR_OUT_CXPI_0_TR_CMD_TX_HEADER_2_TR_0
#define PORT_TR_CFG2_1TO1_GR_EVTGEN_CXPI_TR_OUT_CXPI_0_TR_CMD_TX_HEADER_2_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_EVTGEN_CXPI_TR_OUT_CXPI_0_TR_CMD_TX_HEADER_2_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_EVTGEN_CXPI_TR_OUT_CXPI_0_TR_CMD_TX_HEADER_2_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_EVTGEN_CXPI_TR_OUT_CXPI_0_TR_CMD_TX_HEADER_2_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_36_TR_0
#define PORT_TR_CFG2_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_36_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_36_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_36_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_36_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_37_TR_0
#define PORT_TR_CFG2_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_37_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_37_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_37_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_37_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_38_TR_0
#define PORT_TR_CFG2_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_38_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_38_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_38_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_38_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_39_TR_0
#define PORT_TR_CFG2_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_39_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_39_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_39_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_39_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_40_TR_0
#define PORT_TR_CFG2_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_40_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_40_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_40_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_40_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_41_TR_0
#define PORT_TR_CFG2_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_41_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_41_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_41_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_41_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_42_TR_0
#define PORT_TR_CFG2_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_42_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_42_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_42_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_42_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG2_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_43_TR_0
#define PORT_TR_CFG2_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_43_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG2_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_43_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG2_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_43_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG2_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_43_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_0_TR_0
#define PORT_TR_CFG3_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_0_TR_0   0U
#define PORT_TR_CFG3_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_0_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_0_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_0_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_1_TR_0
#define PORT_TR_CFG3_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_1_TR_0   0U
#define PORT_TR_CFG3_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_1_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_1_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_1_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_2_TR_0
#define PORT_TR_CFG3_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_2_TR_0   0U
#define PORT_TR_CFG3_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_2_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_2_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_2_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_3_TR_0
#define PORT_TR_CFG3_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_3_TR_0   0U
#define PORT_TR_CFG3_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_3_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_3_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_3_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_4_TR_0
#define PORT_TR_CFG3_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_4_TR_0   0U
#define PORT_TR_CFG3_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_4_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_4_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_4_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_5_TR_0
#define PORT_TR_CFG3_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_5_TR_0   0U
#define PORT_TR_CFG3_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_5_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_5_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_5_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_6_TR_0
#define PORT_TR_CFG3_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_6_TR_0   0U
#define PORT_TR_CFG3_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_6_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_6_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_6_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_7_TR_0
#define PORT_TR_CFG3_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_7_TR_0   0U
#define PORT_TR_CFG3_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_7_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_7_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_7_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_0_TR_0
#define PORT_TR_CFG3_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_0_TR_0   0U
#define PORT_TR_CFG3_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_0_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_0_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_0_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_1_TR_0
#define PORT_TR_CFG3_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_1_TR_0   0U
#define PORT_TR_CFG3_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_1_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_1_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_1_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_2_TR_0
#define PORT_TR_CFG3_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_2_TR_0   0U
#define PORT_TR_CFG3_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_2_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_2_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_2_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_3_TR_0
#define PORT_TR_CFG3_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_3_TR_0   0U
#define PORT_TR_CFG3_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_3_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_3_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_3_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_4_TR_0
#define PORT_TR_CFG3_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_4_TR_0   0U
#define PORT_TR_CFG3_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_4_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_4_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_4_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_5_TR_0
#define PORT_TR_CFG3_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_5_TR_0   0U
#define PORT_TR_CFG3_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_5_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_5_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_5_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_6_TR_0
#define PORT_TR_CFG3_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_6_TR_0   0U
#define PORT_TR_CFG3_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_6_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_6_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_6_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_7_TR_0
#define PORT_TR_CFG3_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_7_TR_0   0U
#define PORT_TR_CFG3_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_7_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_7_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_7_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_0_TR_0
#define PORT_TR_CFG3_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_0_TR_0   0U
#define PORT_TR_CFG3_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_0_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_0_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_0_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_1_TR_0
#define PORT_TR_CFG3_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_1_TR_0   0U
#define PORT_TR_CFG3_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_1_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_1_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_1_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_2_TR_0
#define PORT_TR_CFG3_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_2_TR_0   0U
#define PORT_TR_CFG3_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_2_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_2_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_2_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_3_TR_0
#define PORT_TR_CFG3_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_3_TR_0   0U
#define PORT_TR_CFG3_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_3_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_3_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_3_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_8_TR_0
#define PORT_TR_CFG3_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_8_TR_0   0U
#define PORT_TR_CFG3_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_8_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_8_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_8_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_9_TR_0
#define PORT_TR_CFG3_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_9_TR_0   0U
#define PORT_TR_CFG3_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_9_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_9_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_9_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_10_TR_0
#define PORT_TR_CFG3_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_10_TR_0   0U
#define PORT_TR_CFG3_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_10_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_10_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_10_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_11_TR_0
#define PORT_TR_CFG3_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_11_TR_0   0U
#define PORT_TR_CFG3_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_11_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_11_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_11_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_12_TR_0
#define PORT_TR_CFG3_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_12_TR_0   0U
#define PORT_TR_CFG3_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_12_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_12_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_12_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_13_TR_0
#define PORT_TR_CFG3_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_13_TR_0   0U
#define PORT_TR_CFG3_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_13_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_13_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_13_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_14_TR_0
#define PORT_TR_CFG3_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_14_TR_0   0U
#define PORT_TR_CFG3_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_14_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_14_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_14_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_15_TR_0
#define PORT_TR_CFG3_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_15_TR_0   0U
#define PORT_TR_CFG3_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_15_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_15_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_15_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_0_TR_0
#define PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_0_TR_0   0U
#define PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_0_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_0_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_0_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_1_TR_0
#define PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_1_TR_0   0U
#define PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_1_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_1_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_1_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_2_TR_0
#define PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_2_TR_0   0U
#define PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_2_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_2_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_2_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_3_TR_0
#define PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_3_TR_0   0U
#define PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_3_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_3_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_3_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_4_TR_0
#define PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_4_TR_0   0U
#define PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_4_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_4_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_4_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_5_TR_0
#define PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_5_TR_0   0U
#define PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_5_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_5_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_5_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_6_TR_0
#define PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_6_TR_0   0U
#define PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_6_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_6_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_6_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_7_TR_0
#define PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_7_TR_0   0U
#define PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_7_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_7_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_7_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_8_TR_0
#define PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_8_TR_0   0U
#define PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_8_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_8_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_8_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_9_TR_0
#define PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_9_TR_0   0U
#define PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_9_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_9_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_9_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_10_TR_0
#define PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_10_TR_0   0U
#define PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_10_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_10_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_10_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_11_TR_0
#define PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_11_TR_0   0U
#define PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_11_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_11_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_11_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_12_TR_0
#define PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_12_TR_0   0U
#define PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_12_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_12_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_12_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_13_TR_0
#define PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_13_TR_0   0U
#define PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_13_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_13_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_13_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_14_TR_0
#define PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_14_TR_0   0U
#define PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_14_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_14_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_14_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_15_TR_0
#define PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_15_TR_0   0U
#define PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_15_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_15_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_15_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_16_TR_0
#define PORT_TR_CFG3_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_16_TR_0   0U
#define PORT_TR_CFG3_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_16_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_16_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_16_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_17_TR_0
#define PORT_TR_CFG3_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_17_TR_0   0U
#define PORT_TR_CFG3_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_17_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_17_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_17_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_18_TR_0
#define PORT_TR_CFG3_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_18_TR_0   0U
#define PORT_TR_CFG3_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_18_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_18_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_18_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_19_TR_0
#define PORT_TR_CFG3_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_19_TR_0   0U
#define PORT_TR_CFG3_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_19_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_19_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_19_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_20_TR_0
#define PORT_TR_CFG3_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_20_TR_0   0U
#define PORT_TR_CFG3_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_20_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_20_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_20_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_21_TR_0
#define PORT_TR_CFG3_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_21_TR_0   0U
#define PORT_TR_CFG3_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_21_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_21_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_21_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_22_TR_0
#define PORT_TR_CFG3_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_22_TR_0   0U
#define PORT_TR_CFG3_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_22_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_22_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_22_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_23_TR_0
#define PORT_TR_CFG3_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_23_TR_0   0U
#define PORT_TR_CFG3_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_23_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_23_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_23_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_24_TR_0
#define PORT_TR_CFG3_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_24_TR_0   0U
#define PORT_TR_CFG3_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_24_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_24_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_24_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_25_TR_0
#define PORT_TR_CFG3_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_25_TR_0   0U
#define PORT_TR_CFG3_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_25_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_25_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_25_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_26_TR_0
#define PORT_TR_CFG3_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_26_TR_0   0U
#define PORT_TR_CFG3_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_26_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_26_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_26_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_0_TR_0
#define PORT_TR_CFG3_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_0_TR_0   0U
#define PORT_TR_CFG3_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_0_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_0_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_0_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_1_TR_0
#define PORT_TR_CFG3_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_1_TR_0   0U
#define PORT_TR_CFG3_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_1_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_1_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_1_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_2_TR_0
#define PORT_TR_CFG3_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_2_TR_0   0U
#define PORT_TR_CFG3_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_2_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_2_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_2_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_3_TR_0
#define PORT_TR_CFG3_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_3_TR_0   0U
#define PORT_TR_CFG3_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_3_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_3_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_3_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_4_TR_0
#define PORT_TR_CFG3_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_4_TR_0   0U
#define PORT_TR_CFG3_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_4_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_4_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_4_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_5_TR_0
#define PORT_TR_CFG3_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_5_TR_0   0U
#define PORT_TR_CFG3_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_5_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_5_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_5_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_6_TR_0
#define PORT_TR_CFG3_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_6_TR_0   0U
#define PORT_TR_CFG3_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_6_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_6_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_6_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_7_TR_0
#define PORT_TR_CFG3_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_7_TR_0   0U
#define PORT_TR_CFG3_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_7_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_7_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_7_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_8_TR_0
#define PORT_TR_CFG3_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_8_TR_0   0U
#define PORT_TR_CFG3_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_8_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_8_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_8_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_9_TR_0
#define PORT_TR_CFG3_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_9_TR_0   0U
#define PORT_TR_CFG3_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_9_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_9_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_9_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_10_TR_0
#define PORT_TR_CFG3_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_10_TR_0   0U
#define PORT_TR_CFG3_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_10_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_10_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_10_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_11_TR_0
#define PORT_TR_CFG3_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_11_TR_0   0U
#define PORT_TR_CFG3_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_11_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_11_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_11_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_GR_CANTT_OUT_CANFD_0_TR_EVT_SWT_IN_0_TR_0
#define PORT_TR_CFG3_GR_CANTT_OUT_CANFD_0_TR_EVT_SWT_IN_0_TR_0   0U
#define PORT_TR_CFG3_GR_CANTT_OUT_CANFD_0_TR_EVT_SWT_IN_0_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_GR_CANTT_OUT_CANFD_0_TR_EVT_SWT_IN_0_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_GR_CANTT_OUT_CANFD_0_TR_EVT_SWT_IN_0_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_GR_CANTT_OUT_CANFD_0_TR_EVT_SWT_IN_1_TR_0
#define PORT_TR_CFG3_GR_CANTT_OUT_CANFD_0_TR_EVT_SWT_IN_1_TR_0   0U
#define PORT_TR_CFG3_GR_CANTT_OUT_CANFD_0_TR_EVT_SWT_IN_1_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_GR_CANTT_OUT_CANFD_0_TR_EVT_SWT_IN_1_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_GR_CANTT_OUT_CANFD_0_TR_EVT_SWT_IN_1_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_GR_CANTT_OUT_CANFD_0_TR_EVT_SWT_IN_2_TR_0
#define PORT_TR_CFG3_GR_CANTT_OUT_CANFD_0_TR_EVT_SWT_IN_2_TR_0   0U
#define PORT_TR_CFG3_GR_CANTT_OUT_CANFD_0_TR_EVT_SWT_IN_2_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_GR_CANTT_OUT_CANFD_0_TR_EVT_SWT_IN_2_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_GR_CANTT_OUT_CANFD_0_TR_EVT_SWT_IN_2_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_0_TR_0
#define PORT_TR_CFG3_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_0_TR_0   0U
#define PORT_TR_CFG3_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_0_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_0_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_0_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_1_TR_0
#define PORT_TR_CFG3_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_1_TR_0   0U
#define PORT_TR_CFG3_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_1_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_1_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_1_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_2_TR_0
#define PORT_TR_CFG3_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_2_TR_0   0U
#define PORT_TR_CFG3_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_2_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_2_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_2_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_3_TR_0
#define PORT_TR_CFG3_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_3_TR_0   0U
#define PORT_TR_CFG3_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_3_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_3_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_3_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_GR_DEBUGMAIN_OUT_PERI_TR_IO_OUTPUT_0_TR_0
#define PORT_TR_CFG3_GR_DEBUGMAIN_OUT_PERI_TR_IO_OUTPUT_0_TR_0   0U
#define PORT_TR_CFG3_GR_DEBUGMAIN_OUT_PERI_TR_IO_OUTPUT_0_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_GR_DEBUGMAIN_OUT_PERI_TR_IO_OUTPUT_0_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_GR_DEBUGMAIN_OUT_PERI_TR_IO_OUTPUT_0_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_GR_DEBUGMAIN_OUT_PERI_TR_IO_OUTPUT_1_TR_0
#define PORT_TR_CFG3_GR_DEBUGMAIN_OUT_PERI_TR_IO_OUTPUT_1_TR_0   0U
#define PORT_TR_CFG3_GR_DEBUGMAIN_OUT_PERI_TR_IO_OUTPUT_1_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_GR_DEBUGMAIN_OUT_PERI_TR_IO_OUTPUT_1_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_GR_DEBUGMAIN_OUT_PERI_TR_IO_OUTPUT_1_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_GR_DEBUGMAIN_OUT_CPUSS_CTI_TR_IN_0_TR_0
#define PORT_TR_CFG3_GR_DEBUGMAIN_OUT_CPUSS_CTI_TR_IN_0_TR_0   0U
#define PORT_TR_CFG3_GR_DEBUGMAIN_OUT_CPUSS_CTI_TR_IN_0_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_GR_DEBUGMAIN_OUT_CPUSS_CTI_TR_IN_0_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_GR_DEBUGMAIN_OUT_CPUSS_CTI_TR_IN_0_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_GR_DEBUGMAIN_OUT_CPUSS_CTI_TR_IN_1_TR_0
#define PORT_TR_CFG3_GR_DEBUGMAIN_OUT_CPUSS_CTI_TR_IN_1_TR_0   0U
#define PORT_TR_CFG3_GR_DEBUGMAIN_OUT_CPUSS_CTI_TR_IN_1_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_GR_DEBUGMAIN_OUT_CPUSS_CTI_TR_IN_1_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_GR_DEBUGMAIN_OUT_CPUSS_CTI_TR_IN_1_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_GR_DEBUGMAIN_OUT_PERI_TR_DBG_FREEZE_TR_0
#define PORT_TR_CFG3_GR_DEBUGMAIN_OUT_PERI_TR_DBG_FREEZE_TR_0   0U
#define PORT_TR_CFG3_GR_DEBUGMAIN_OUT_PERI_TR_DBG_FREEZE_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_GR_DEBUGMAIN_OUT_PERI_TR_DBG_FREEZE_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_GR_DEBUGMAIN_OUT_PERI_TR_DBG_FREEZE_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_GR_DEBUGMAIN_OUT_PASS_0_TR_DEBUG_FREEZE_TR_0
#define PORT_TR_CFG3_GR_DEBUGMAIN_OUT_PASS_0_TR_DEBUG_FREEZE_TR_0   0U
#define PORT_TR_CFG3_GR_DEBUGMAIN_OUT_PASS_0_TR_DEBUG_FREEZE_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_GR_DEBUGMAIN_OUT_PASS_0_TR_DEBUG_FREEZE_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_GR_DEBUGMAIN_OUT_PASS_0_TR_DEBUG_FREEZE_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_GR_DEBUGMAIN_OUT_SRSS_TR_DEBUG_FREEZE_WDT_TR_0
#define PORT_TR_CFG3_GR_DEBUGMAIN_OUT_SRSS_TR_DEBUG_FREEZE_WDT_TR_0   0U
#define PORT_TR_CFG3_GR_DEBUGMAIN_OUT_SRSS_TR_DEBUG_FREEZE_WDT_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_GR_DEBUGMAIN_OUT_SRSS_TR_DEBUG_FREEZE_WDT_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_GR_DEBUGMAIN_OUT_SRSS_TR_DEBUG_FREEZE_WDT_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_GR_DEBUGMAIN_OUT_SRSS_TR_DEBUG_FREEZE_MCWDT_0_TR_0
#define PORT_TR_CFG3_GR_DEBUGMAIN_OUT_SRSS_TR_DEBUG_FREEZE_MCWDT_0_TR_0   0U
#define PORT_TR_CFG3_GR_DEBUGMAIN_OUT_SRSS_TR_DEBUG_FREEZE_MCWDT_0_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_GR_DEBUGMAIN_OUT_SRSS_TR_DEBUG_FREEZE_MCWDT_0_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_GR_DEBUGMAIN_OUT_SRSS_TR_DEBUG_FREEZE_MCWDT_0_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_GR_DEBUGMAIN_OUT_SRSS_TR_DEBUG_FREEZE_MCWDT_1_TR_0
#define PORT_TR_CFG3_GR_DEBUGMAIN_OUT_SRSS_TR_DEBUG_FREEZE_MCWDT_1_TR_0   0U
#define PORT_TR_CFG3_GR_DEBUGMAIN_OUT_SRSS_TR_DEBUG_FREEZE_MCWDT_1_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_GR_DEBUGMAIN_OUT_SRSS_TR_DEBUG_FREEZE_MCWDT_1_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_GR_DEBUGMAIN_OUT_SRSS_TR_DEBUG_FREEZE_MCWDT_1_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_GR_DEBUGMAIN_OUT_TCPWM_0_TR_DEBUG_FREEZE_TR_0
#define PORT_TR_CFG3_GR_DEBUGMAIN_OUT_TCPWM_0_TR_DEBUG_FREEZE_TR_0   0U
#define PORT_TR_CFG3_GR_DEBUGMAIN_OUT_TCPWM_0_TR_DEBUG_FREEZE_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_GR_DEBUGMAIN_OUT_TCPWM_0_TR_DEBUG_FREEZE_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_GR_DEBUGMAIN_OUT_TCPWM_0_TR_DEBUG_FREEZE_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_1_TR_0
#define PORT_TR_CFG3_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_1_TR_0   0U
#define PORT_TR_CFG3_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_1_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_1_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_1_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_2_TR_0
#define PORT_TR_CFG3_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_2_TR_0   0U
#define PORT_TR_CFG3_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_2_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_2_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_2_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_3_TR_0
#define PORT_TR_CFG3_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_3_TR_0   0U
#define PORT_TR_CFG3_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_3_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_3_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_3_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_4_TR_0
#define PORT_TR_CFG3_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_4_TR_0   0U
#define PORT_TR_CFG3_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_4_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_4_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_4_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_5_TR_0
#define PORT_TR_CFG3_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_5_TR_0   0U
#define PORT_TR_CFG3_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_5_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_5_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_5_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_6_TR_0
#define PORT_TR_CFG3_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_6_TR_0   0U
#define PORT_TR_CFG3_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_6_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_6_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_6_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_7_TR_0
#define PORT_TR_CFG3_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_7_TR_0   0U
#define PORT_TR_CFG3_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_7_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_7_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_7_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_8_TR_0
#define PORT_TR_CFG3_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_8_TR_0   0U
#define PORT_TR_CFG3_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_8_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_8_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_8_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_9_TR_0
#define PORT_TR_CFG3_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_9_TR_0   0U
#define PORT_TR_CFG3_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_9_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_9_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_9_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_10_TR_0
#define PORT_TR_CFG3_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_10_TR_0   0U
#define PORT_TR_CFG3_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_10_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_10_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_10_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_0_TR_0
#define PORT_TR_CFG3_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_0_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_0_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_0_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_0_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_1_TR_0
#define PORT_TR_CFG3_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_1_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_1_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_1_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_1_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_2_TR_0
#define PORT_TR_CFG3_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_2_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_2_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_2_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_2_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_3_TR_0
#define PORT_TR_CFG3_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_3_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_3_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_3_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_3_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_4_TR_0
#define PORT_TR_CFG3_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_4_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_4_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_4_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_4_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_6_TR_0
#define PORT_TR_CFG3_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_6_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_6_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_6_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_6_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_7_TR_0
#define PORT_TR_CFG3_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_7_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_7_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_7_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_7_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_8_TR_0
#define PORT_TR_CFG3_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_8_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_8_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_8_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_8_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_9_TR_0
#define PORT_TR_CFG3_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_9_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_9_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_9_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_9_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_0_TR_0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_0_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_0_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_0_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_0_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_1_TR_0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_1_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_1_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_1_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_1_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_2_TR_0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_2_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_2_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_2_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_2_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_3_TR_0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_3_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_3_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_3_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_3_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_4_TR_0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_4_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_4_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_4_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_4_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_5_TR_0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_5_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_5_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_5_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_5_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_6_TR_0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_6_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_6_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_6_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_6_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_7_TR_0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_7_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_7_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_7_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_7_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_8_TR_0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_8_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_8_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_8_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_8_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_9_TR_0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_9_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_9_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_9_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_9_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_10_TR_0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_10_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_10_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_10_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_10_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_11_TR_0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_11_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_11_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_11_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_11_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_12_TR_0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_12_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_12_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_12_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_12_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_13_TR_0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_13_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_13_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_13_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_13_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_14_TR_0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_14_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_14_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_14_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_14_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_15_TR_0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_15_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_15_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_15_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_15_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_16_TR_0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_16_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_16_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_16_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_16_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_17_TR_0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_17_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_17_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_17_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_17_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_18_TR_0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_18_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_18_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_18_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_18_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_19_TR_0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_19_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_19_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_19_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_19_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_20_TR_0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_20_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_20_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_20_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_20_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_21_TR_0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_21_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_21_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_21_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_21_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_22_TR_0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_22_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_22_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_22_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_22_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_23_TR_0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_23_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_23_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_23_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_23_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_32_TR_0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_32_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_32_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_32_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_32_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_33_TR_0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_33_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_33_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_33_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_33_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_34_TR_0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_34_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_34_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_34_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_34_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_35_TR_0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_35_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_35_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_35_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_35_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_36_TR_0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_36_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_36_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_36_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_36_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_37_TR_0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_37_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_37_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_37_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_37_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_38_TR_0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_38_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_38_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_38_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_38_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_39_TR_0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_39_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_39_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_39_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_39_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_40_TR_0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_40_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_40_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_40_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_40_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_41_TR_0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_41_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_41_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_41_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_41_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_42_TR_0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_42_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_42_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_42_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_42_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_43_TR_0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_43_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_43_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_43_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_43_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_44_TR_0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_44_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_44_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_44_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_44_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_45_TR_0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_45_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_45_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_45_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_45_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_46_TR_0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_46_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_46_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_46_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_46_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_47_TR_0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_47_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_47_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_47_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_47_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_48_TR_0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_48_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_48_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_48_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_48_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_49_TR_0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_49_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_49_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_49_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_49_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_50_TR_0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_50_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_50_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_50_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_50_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_51_TR_0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_51_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_51_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_51_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_51_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_52_TR_0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_52_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_52_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_52_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_52_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_53_TR_0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_53_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_53_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_53_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_53_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_54_TR_0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_54_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_54_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_54_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_54_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_55_TR_0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_55_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_55_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_55_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_55_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_56_TR_0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_56_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_56_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_56_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_56_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_57_TR_0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_57_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_57_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_57_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_57_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_58_TR_0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_58_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_58_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_58_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_58_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_59_TR_0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_59_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_59_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_59_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_59_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_60_TR_0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_60_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_60_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_60_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_60_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_61_TR_0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_61_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_61_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_61_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_61_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_62_TR_0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_62_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_62_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_62_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_62_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_63_TR_0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_63_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_63_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_63_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_63_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_64_TR_0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_64_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_64_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_64_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_64_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_65_TR_0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_65_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_65_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_65_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_65_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_66_TR_0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_66_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_66_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_66_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_66_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_67_TR_0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_67_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_67_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_67_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_67_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_68_TR_0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_68_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_68_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_68_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_68_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_69_TR_0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_69_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_69_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_69_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_69_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_70_TR_0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_70_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_70_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_70_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_70_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_71_TR_0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_71_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_71_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_71_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_71_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_28_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_28_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_28_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_28_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_28_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_29_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_29_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_29_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_29_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_29_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_30_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_30_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_30_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_30_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_30_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_31_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_31_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_31_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_31_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_31_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_32_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_32_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_32_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_32_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_32_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_33_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_33_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_33_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_33_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_33_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_34_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_34_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_34_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_34_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_34_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_35_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_35_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_35_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_35_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_35_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_36_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_36_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_36_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_36_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_36_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_37_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_37_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_37_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_37_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_37_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_38_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_38_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_38_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_38_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_38_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_39_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_39_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_39_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_39_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_39_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_40_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_40_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_40_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_40_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_40_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_41_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_41_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_41_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_41_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_41_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_42_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_42_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_42_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_42_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_42_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_43_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_43_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_43_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_43_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_43_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_44_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_44_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_44_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_44_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_44_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_45_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_45_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_45_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_45_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_45_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_46_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_46_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_46_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_46_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_46_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_47_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_47_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_47_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_47_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_47_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_48_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_48_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_48_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_48_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_48_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_49_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_49_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_49_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_49_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_49_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_50_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_50_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_50_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_50_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_50_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_51_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_51_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_51_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_51_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_51_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_52_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_52_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_52_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_52_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_52_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_53_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_53_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_53_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_53_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_53_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_54_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_54_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_54_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_54_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_54_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_55_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_55_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_55_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_55_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_55_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_56_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_56_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_56_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_56_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_56_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_57_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_57_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_57_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_57_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_57_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_58_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_58_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_58_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_58_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_58_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_59_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_59_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_59_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_59_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_59_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_60_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_60_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_60_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_60_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_60_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_61_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_61_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_61_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_61_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_61_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_62_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_62_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_62_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_62_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_62_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_63_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_63_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_63_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_63_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_63_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_64_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_64_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_64_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_64_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_64_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_65_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_65_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_65_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_65_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_65_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_66_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_66_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_66_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_66_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_66_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_67_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_67_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_67_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_67_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_67_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_68_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_68_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_68_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_68_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_68_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_69_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_69_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_69_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_69_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_69_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_70_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_70_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_70_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_70_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_70_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_71_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_71_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_71_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_71_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_71_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_72_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_72_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_72_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_72_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_72_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_73_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_73_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_73_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_73_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_73_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_74_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_74_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_74_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_74_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_74_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_75_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_75_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_75_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_75_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_75_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_76_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_76_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_76_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_76_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_76_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_77_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_77_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_77_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_77_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_77_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_78_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_78_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_78_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_78_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_78_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_79_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_79_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_79_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_79_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_79_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_80_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_80_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_80_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_80_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_80_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_81_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_81_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_81_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_81_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_81_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_82_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_82_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_82_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_82_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_82_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_83_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_83_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_83_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_83_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_83_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_84_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_84_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_84_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_84_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_84_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_85_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_85_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_85_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_85_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_85_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_86_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_86_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_86_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_86_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_86_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_87_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_87_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_87_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_87_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_87_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_88_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_88_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_88_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_88_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_88_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_89_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_89_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_89_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_89_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_89_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_90_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_90_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_90_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_90_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_90_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_91_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_91_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_91_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_91_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_91_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_770_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_770_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_770_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_770_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_770_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_779_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_779_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_779_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_779_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_779_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_788_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_788_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_788_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_788_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_788_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_797_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_797_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_797_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_797_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_797_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_2_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_2_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_2_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_2_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_2_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_5_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_5_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_5_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_5_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_5_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_8_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_8_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_8_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_8_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_8_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_11_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_11_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_11_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_11_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_11_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_14_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_14_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_14_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_14_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_14_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_17_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_17_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_17_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_17_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_17_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_20_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_20_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_20_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_20_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_20_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_23_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_23_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_23_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_23_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_23_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_26_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_26_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_26_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_26_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_26_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_29_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_29_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_29_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_29_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_29_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_32_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_32_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_32_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_32_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_32_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_35_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_35_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_35_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_35_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_35_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_38_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_38_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_38_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_38_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_38_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_41_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_41_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_41_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_41_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_41_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_44_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_44_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_44_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_44_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_44_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_47_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_47_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_47_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_47_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_47_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_50_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_50_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_50_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_50_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_50_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_53_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_53_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_53_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_53_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_53_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_56_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_56_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_56_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_56_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_56_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_59_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_59_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_59_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_59_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_59_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_773_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_773_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_773_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_773_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_773_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_782_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_782_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_782_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_782_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_782_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_791_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_791_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_791_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_791_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_791_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_800_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_800_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_800_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_800_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_800_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_62_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_62_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_62_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_62_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_62_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_65_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_65_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_65_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_65_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_65_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_68_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_68_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_68_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_68_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_68_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_71_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_71_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_71_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_71_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_71_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_74_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_74_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_74_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_74_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_74_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_77_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_77_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_77_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_77_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_77_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_80_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_80_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_80_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_80_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_80_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_83_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_83_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_83_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_83_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_83_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_86_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_86_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_86_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_86_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_86_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_89_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_89_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_89_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_89_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_89_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_92_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_92_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_92_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_92_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_92_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_95_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_95_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_95_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_95_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_95_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_98_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_98_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_98_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_98_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_98_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_101_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_101_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_101_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_101_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_101_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_104_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_104_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_104_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_104_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_104_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_107_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_107_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_107_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_107_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_107_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_110_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_110_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_110_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_110_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_110_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_113_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_113_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_113_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_113_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_113_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_116_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_116_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_116_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_116_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_116_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_119_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_119_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_119_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_119_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_119_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_122_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_122_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_122_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_122_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_122_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_125_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_125_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_125_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_125_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_125_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_128_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_128_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_128_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_128_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_128_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_131_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_131_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_131_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_131_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_131_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_134_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_134_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_134_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_134_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_134_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_137_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_137_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_137_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_137_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_137_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_140_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_140_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_140_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_140_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_140_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_143_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_143_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_143_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_143_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_143_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_776_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_776_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_776_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_776_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_776_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_785_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_785_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_785_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_785_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_785_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_794_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_794_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_794_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_794_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_794_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_803_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_803_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_803_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_803_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_803_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_146_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_146_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_146_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_146_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_146_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_149_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_149_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_149_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_149_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_149_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_152_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_152_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_152_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_152_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_152_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_155_TR_0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_155_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_155_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_155_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_155_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_16_TR_0
#define PORT_TR_CFG3_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_16_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_16_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_16_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_16_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_17_TR_0
#define PORT_TR_CFG3_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_17_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_17_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_17_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_17_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_18_TR_0
#define PORT_TR_CFG3_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_18_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_18_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_18_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_18_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_19_TR_0
#define PORT_TR_CFG3_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_19_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_19_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_19_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_19_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_20_TR_0
#define PORT_TR_CFG3_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_20_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_20_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_20_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_20_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_21_TR_0
#define PORT_TR_CFG3_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_21_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_21_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_21_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_21_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_22_TR_0
#define PORT_TR_CFG3_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_22_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_22_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_22_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_22_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_23_TR_0
#define PORT_TR_CFG3_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_23_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_23_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_23_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_23_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_24_TR_0
#define PORT_TR_CFG3_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_24_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_24_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_24_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_24_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_25_TR_0
#define PORT_TR_CFG3_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_25_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_25_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_25_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_25_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_26_TR_0
#define PORT_TR_CFG3_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_26_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_26_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_26_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_26_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_27_TR_0
#define PORT_TR_CFG3_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_27_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_27_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_27_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_27_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_24_TR_0
#define PORT_TR_CFG3_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_24_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_24_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_24_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_24_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_25_TR_0
#define PORT_TR_CFG3_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_25_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_25_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_25_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_25_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_26_TR_0
#define PORT_TR_CFG3_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_26_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_26_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_26_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_26_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_27_TR_0
#define PORT_TR_CFG3_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_27_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_27_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_27_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_27_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_28_TR_0
#define PORT_TR_CFG3_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_28_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_28_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_28_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_28_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_29_TR_0
#define PORT_TR_CFG3_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_29_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_29_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_29_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_29_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_30_TR_0
#define PORT_TR_CFG3_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_30_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_30_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_30_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_30_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_31_TR_0
#define PORT_TR_CFG3_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_31_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_31_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_31_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_31_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_32_TR_0
#define PORT_TR_CFG3_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_32_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_32_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_32_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_32_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_33_TR_0
#define PORT_TR_CFG3_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_33_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_33_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_33_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_33_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_34_TR_0
#define PORT_TR_CFG3_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_34_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_34_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_34_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_34_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_35_TR_0
#define PORT_TR_CFG3_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_35_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_35_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_35_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_35_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_CAN0_DW_ACK_OUT_CANFD_0_TR_DBG_DMA_ACK_0_TR_0
#define PORT_TR_CFG3_1TO1_GR_CAN0_DW_ACK_OUT_CANFD_0_TR_DBG_DMA_ACK_0_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_CAN0_DW_ACK_OUT_CANFD_0_TR_DBG_DMA_ACK_0_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_CAN0_DW_ACK_OUT_CANFD_0_TR_DBG_DMA_ACK_0_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_CAN0_DW_ACK_OUT_CANFD_0_TR_DBG_DMA_ACK_0_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_CAN0_DW_ACK_OUT_CANFD_0_TR_DBG_DMA_ACK_1_TR_0
#define PORT_TR_CFG3_1TO1_GR_CAN0_DW_ACK_OUT_CANFD_0_TR_DBG_DMA_ACK_1_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_CAN0_DW_ACK_OUT_CANFD_0_TR_DBG_DMA_ACK_1_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_CAN0_DW_ACK_OUT_CANFD_0_TR_DBG_DMA_ACK_1_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_CAN0_DW_ACK_OUT_CANFD_0_TR_DBG_DMA_ACK_1_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_CAN0_DW_ACK_OUT_CANFD_0_TR_DBG_DMA_ACK_2_TR_0
#define PORT_TR_CFG3_1TO1_GR_CAN0_DW_ACK_OUT_CANFD_0_TR_DBG_DMA_ACK_2_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_CAN0_DW_ACK_OUT_CANFD_0_TR_DBG_DMA_ACK_2_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_CAN0_DW_ACK_OUT_CANFD_0_TR_DBG_DMA_ACK_2_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_CAN0_DW_ACK_OUT_CANFD_0_TR_DBG_DMA_ACK_2_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_0_TR_0
#define PORT_TR_CFG3_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_0_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_0_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_0_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_0_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_1_TR_0
#define PORT_TR_CFG3_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_1_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_1_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_1_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_1_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_2_TR_0
#define PORT_TR_CFG3_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_2_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_2_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_2_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_2_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_3_TR_0
#define PORT_TR_CFG3_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_3_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_3_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_3_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_3_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_8_TR_0
#define PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_8_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_8_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_8_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_8_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_9_TR_0
#define PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_9_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_9_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_9_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_9_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_10_TR_0
#define PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_10_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_10_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_10_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_10_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_11_TR_0
#define PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_11_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_11_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_11_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_11_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_12_TR_0
#define PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_12_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_12_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_12_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_12_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_13_TR_0
#define PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_13_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_13_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_13_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_13_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_14_TR_0
#define PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_14_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_14_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_14_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_14_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_15_TR_0
#define PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_15_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_15_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_15_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_15_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_16_TR_0
#define PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_16_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_16_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_16_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_16_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_17_TR_0
#define PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_17_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_17_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_17_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_17_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_18_TR_0
#define PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_18_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_18_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_18_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_18_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_19_TR_0
#define PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_19_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_19_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_19_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_19_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_20_TR_0
#define PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_20_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_20_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_20_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_20_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_21_TR_0
#define PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_21_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_21_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_21_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_21_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_22_TR_0
#define PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_22_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_22_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_22_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_22_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_23_TR_0
#define PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_23_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_23_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_23_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_23_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_EVTGEN_CXPI_TR_OUT_CXPI_0_TR_CMD_TX_HEADER_0_TR_0
#define PORT_TR_CFG3_1TO1_GR_EVTGEN_CXPI_TR_OUT_CXPI_0_TR_CMD_TX_HEADER_0_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_EVTGEN_CXPI_TR_OUT_CXPI_0_TR_CMD_TX_HEADER_0_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_EVTGEN_CXPI_TR_OUT_CXPI_0_TR_CMD_TX_HEADER_0_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_EVTGEN_CXPI_TR_OUT_CXPI_0_TR_CMD_TX_HEADER_0_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_EVTGEN_CXPI_TR_OUT_CXPI_0_TR_CMD_TX_HEADER_1_TR_0
#define PORT_TR_CFG3_1TO1_GR_EVTGEN_CXPI_TR_OUT_CXPI_0_TR_CMD_TX_HEADER_1_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_EVTGEN_CXPI_TR_OUT_CXPI_0_TR_CMD_TX_HEADER_1_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_EVTGEN_CXPI_TR_OUT_CXPI_0_TR_CMD_TX_HEADER_1_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_EVTGEN_CXPI_TR_OUT_CXPI_0_TR_CMD_TX_HEADER_1_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_EVTGEN_CXPI_TR_OUT_CXPI_0_TR_CMD_TX_HEADER_2_TR_0
#define PORT_TR_CFG3_1TO1_GR_EVTGEN_CXPI_TR_OUT_CXPI_0_TR_CMD_TX_HEADER_2_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_EVTGEN_CXPI_TR_OUT_CXPI_0_TR_CMD_TX_HEADER_2_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_EVTGEN_CXPI_TR_OUT_CXPI_0_TR_CMD_TX_HEADER_2_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_EVTGEN_CXPI_TR_OUT_CXPI_0_TR_CMD_TX_HEADER_2_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_36_TR_0
#define PORT_TR_CFG3_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_36_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_36_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_36_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_36_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_37_TR_0
#define PORT_TR_CFG3_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_37_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_37_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_37_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_37_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_38_TR_0
#define PORT_TR_CFG3_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_38_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_38_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_38_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_38_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_39_TR_0
#define PORT_TR_CFG3_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_39_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_39_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_39_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_39_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_40_TR_0
#define PORT_TR_CFG3_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_40_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_40_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_40_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_40_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_41_TR_0
#define PORT_TR_CFG3_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_41_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_41_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_41_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_41_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_42_TR_0
#define PORT_TR_CFG3_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_42_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_42_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_42_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_42_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif
#ifndef PORT_TR_CFG3_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_43_TR_0
#define PORT_TR_CFG3_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_43_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG3_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_43_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG3_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_43_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG3_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_43_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#endif

/************ Port pin configuration data *****************************/

#define PORT_PIN_CFG0_CHANNEL_CONFIG                                                       \
{                                                                                          \
  {                                                                                        \
    PORT_CFG_DERIVATE_USE_PORT_0,                                                          \
    PORT_SET_PORT_SEL(PORT_PIN_CFG0_P000_0_CFG_PORT_0,PORT_PIN_CFG0_P000_1_CFG_PORT_0,PORT_PIN_CFG0_P000_2_CFG_PORT_0,PORT_PIN_CFG0_P000_3_CFG_PORT_0),    \
    PORT_SET_PORT_SEL(PORT_PIN_CFG0_P000_4_CFG_PORT_0,PORT_PIN_CFG0_P000_5_CFG_PORT_0,PORT_PIN_CFG0_P000_6_CFG_PORT_0,PORT_PIN_CFG0_P000_7_CFG_PORT_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG0_P000_0_CFG_GPIO_1,PORT_PIN_CFG0_P000_1_CFG_GPIO_1,PORT_PIN_CFG0_P000_2_CFG_GPIO_1,PORT_PIN_CFG0_P000_3_CFG_GPIO_1,PORT_PIN_CFG0_P000_4_CFG_GPIO_1,PORT_PIN_CFG0_P000_5_CFG_GPIO_1,PORT_PIN_CFG0_P000_6_CFG_GPIO_1,PORT_PIN_CFG0_P000_7_CFG_GPIO_1),    \
    PORT_SET_CFG(PORT_PIN_CFG0_P000_0_CFG_PORT_14,PORT_PIN_CFG0_P000_0_CFG_PORT_15,PORT_PIN_CFG0_P000_1_CFG_PORT_14,PORT_PIN_CFG0_P000_1_CFG_PORT_15,PORT_PIN_CFG0_P000_2_CFG_PORT_14,PORT_PIN_CFG0_P000_2_CFG_PORT_15,PORT_PIN_CFG0_P000_3_CFG_PORT_14,PORT_PIN_CFG0_P000_3_CFG_PORT_15,PORT_PIN_CFG0_P000_4_CFG_PORT_14,PORT_PIN_CFG0_P000_4_CFG_PORT_15,PORT_PIN_CFG0_P000_5_CFG_PORT_14,PORT_PIN_CFG0_P000_5_CFG_PORT_15,PORT_PIN_CFG0_P000_6_CFG_PORT_14,PORT_PIN_CFG0_P000_6_CFG_PORT_15,PORT_PIN_CFG0_P000_7_CFG_PORT_14,PORT_PIN_CFG0_P000_7_CFG_PORT_15),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG0_P000_0_CFG_PORT_5,PORT_PIN_CFG0_P000_1_CFG_PORT_5,PORT_PIN_CFG0_P000_2_CFG_PORT_5,PORT_PIN_CFG0_P000_3_CFG_PORT_5,PORT_PIN_CFG0_P000_4_CFG_PORT_5,PORT_PIN_CFG0_P000_5_CFG_PORT_5,PORT_PIN_CFG0_P000_6_CFG_PORT_5,PORT_PIN_CFG0_P000_7_CFG_PORT_5),    \
    PORT_SET_CFG_OUT(PORT_PIN_CFG0_P000_0_CFG_PORT_6,PORT_PIN_CFG0_P000_1_CFG_PORT_6,PORT_PIN_CFG0_P000_2_CFG_PORT_6,PORT_PIN_CFG0_P000_3_CFG_PORT_6,PORT_PIN_CFG0_P000_4_CFG_PORT_6,PORT_PIN_CFG0_P000_5_CFG_PORT_6,PORT_PIN_CFG0_P000_6_CFG_PORT_6,PORT_PIN_CFG0_P000_7_CFG_PORT_6,PORT_PIN_CFG0_P000_0_CFG_PORT_7,PORT_PIN_CFG0_P000_1_CFG_PORT_7,PORT_PIN_CFG0_P000_2_CFG_PORT_7,PORT_PIN_CFG0_P000_3_CFG_PORT_7,PORT_PIN_CFG0_P000_4_CFG_PORT_7,PORT_PIN_CFG0_P000_5_CFG_PORT_7,PORT_PIN_CFG0_P000_6_CFG_PORT_7,PORT_PIN_CFG0_P000_7_CFG_PORT_7),    \
    PORT_SET_CFG_SIO(PORT_SIO_CFG0_P000_01_CFG_PORT_0,PORT_SIO_CFG0_P000_01_CFG_PORT_1,PORT_SIO_CFG0_P000_01_CFG_PORT_2,PORT_SIO_CFG0_P000_01_CFG_PORT_3,PORT_SIO_CFG0_P000_23_CFG_PORT_0,PORT_SIO_CFG0_P000_23_CFG_PORT_1,PORT_SIO_CFG0_P000_23_CFG_PORT_2,PORT_SIO_CFG0_P000_23_CFG_PORT_3,PORT_SIO_CFG0_P000_45_CFG_PORT_0,PORT_SIO_CFG0_P000_45_CFG_PORT_1,PORT_SIO_CFG0_P000_45_CFG_PORT_2,PORT_SIO_CFG0_P000_45_CFG_PORT_3,PORT_SIO_CFG0_P000_67_CFG_PORT_0,PORT_SIO_CFG0_P000_67_CFG_PORT_1,PORT_SIO_CFG0_P000_67_CFG_PORT_2,PORT_SIO_CFG0_P000_67_CFG_PORT_3),    \
    PORT_SET_SIMPLE_8BIT(PORT_SIO_CFG0_P000_01_CFG_PORT_4,PORT_SIO_CFG0_P000_23_CFG_PORT_4,PORT_SIO_CFG0_P000_45_CFG_PORT_4,PORT_SIO_CFG0_P000_67_CFG_PORT_4, 0, 0, 0, 0),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG0_P000_0_CFG_PORT_8,PORT_PIN_CFG0_P000_1_CFG_PORT_8,PORT_PIN_CFG0_P000_2_CFG_PORT_8,PORT_PIN_CFG0_P000_3_CFG_PORT_8,PORT_PIN_CFG0_P000_4_CFG_PORT_8,PORT_PIN_CFG0_P000_5_CFG_PORT_8,PORT_PIN_CFG0_P000_6_CFG_PORT_8,PORT_PIN_CFG0_P000_7_CFG_PORT_8),    \
    PORT_SET_CFG_OUT2(PORT_PIN_CFG0_P000_0_CFG_PORT_16,PORT_PIN_CFG0_P000_1_CFG_PORT_16,PORT_PIN_CFG0_P000_2_CFG_PORT_16,PORT_PIN_CFG0_P000_3_CFG_PORT_16,PORT_PIN_CFG0_P000_4_CFG_PORT_16,PORT_PIN_CFG0_P000_5_CFG_PORT_16,PORT_PIN_CFG0_P000_6_CFG_PORT_16,PORT_PIN_CFG0_P000_7_CFG_PORT_16),    \
    PORT_SET_CFG_SLEW_EXT(PORT_PIN_CFG0_P000_0_CFG_PORT_17,PORT_PIN_CFG0_P000_1_CFG_PORT_17,PORT_PIN_CFG0_P000_2_CFG_PORT_17,PORT_PIN_CFG0_P000_3_CFG_PORT_17,PORT_PIN_CFG0_P000_4_CFG_PORT_17,PORT_PIN_CFG0_P000_5_CFG_PORT_17,PORT_PIN_CFG0_P000_6_CFG_PORT_17,PORT_PIN_CFG0_P000_7_CFG_PORT_17),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG0_P000_0_CFG_PORT_18,PORT_PIN_CFG0_P000_1_CFG_PORT_18,PORT_PIN_CFG0_P000_2_CFG_PORT_18,PORT_PIN_CFG0_P000_3_CFG_PORT_18),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG0_P000_4_CFG_PORT_18,PORT_PIN_CFG0_P000_5_CFG_PORT_18,PORT_PIN_CFG0_P000_6_CFG_PORT_18,PORT_PIN_CFG0_P000_7_CFG_PORT_18),    \
    PORT_SET_CTL(PORT_PIN_CFG0_P000_0_CFG_PORT_1,PORT_PIN_CFG0_P000_1_CFG_PORT_1,PORT_PIN_CFG0_P000_2_CFG_PORT_1,PORT_PIN_CFG0_P000_3_CFG_PORT_1,PORT_PIN_CFG0_P000_4_CFG_PORT_1,PORT_PIN_CFG0_P000_5_CFG_PORT_1,PORT_PIN_CFG0_P000_6_CFG_PORT_1,PORT_PIN_CFG0_P000_7_CFG_PORT_1,PORT_CFG0_P000_CFG_PORT_0,PORT_CFG0_P000_CFG_PORT_1,PORT_CFG0_P000_CFG_PORT_2,PORT_CFG0_P000_CFG_PORT_3),    \
    PORT_SET_SYNC_CTL(PORT_PIN_CFG0_P000_0_CFG_PORT_2,PORT_PIN_CFG0_P000_1_CFG_PORT_2,PORT_PIN_CFG0_P000_2_CFG_PORT_2,PORT_PIN_CFG0_P000_3_CFG_PORT_2,PORT_PIN_CFG0_P000_4_CFG_PORT_2,PORT_PIN_CFG0_P000_5_CFG_PORT_2,PORT_PIN_CFG0_P000_6_CFG_PORT_2,PORT_PIN_CFG0_P000_7_CFG_PORT_2,PORT_PIN_CFG0_P000_0_CFG_PORT_3,PORT_PIN_CFG0_P000_1_CFG_PORT_3,PORT_PIN_CFG0_P000_2_CFG_PORT_3,PORT_PIN_CFG0_P000_3_CFG_PORT_3,PORT_PIN_CFG0_P000_4_CFG_PORT_3,PORT_PIN_CFG0_P000_5_CFG_PORT_3,PORT_PIN_CFG0_P000_6_CFG_PORT_3,PORT_PIN_CFG0_P000_7_CFG_PORT_3),    \
    {                                                                                      \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P000_0_CFG_PORT_9,PORT_PIN_CFG0_P000_0_CFG_PORT_10,PORT_PIN_CFG0_P000_0_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P000_1_CFG_PORT_9,PORT_PIN_CFG0_P000_1_CFG_PORT_10,PORT_PIN_CFG0_P000_1_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P000_2_CFG_PORT_9,PORT_PIN_CFG0_P000_2_CFG_PORT_10,PORT_PIN_CFG0_P000_2_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P000_3_CFG_PORT_9,PORT_PIN_CFG0_P000_3_CFG_PORT_10,PORT_PIN_CFG0_P000_3_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P000_4_CFG_PORT_9,PORT_PIN_CFG0_P000_4_CFG_PORT_10,PORT_PIN_CFG0_P000_4_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P000_5_CFG_PORT_9,PORT_PIN_CFG0_P000_5_CFG_PORT_10,PORT_PIN_CFG0_P000_5_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P000_6_CFG_PORT_9,PORT_PIN_CFG0_P000_6_CFG_PORT_10,PORT_PIN_CFG0_P000_6_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P000_7_CFG_PORT_9,PORT_PIN_CFG0_P000_7_CFG_PORT_10,PORT_PIN_CFG0_P000_7_CFG_PORT_11)     \
    },                                                                                     \
    {                                                                                      \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P000_0_CFG_PORT_12,PORT_PIN_CFG0_P000_0_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P000_1_CFG_PORT_12,PORT_PIN_CFG0_P000_1_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P000_2_CFG_PORT_12,PORT_PIN_CFG0_P000_2_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P000_3_CFG_PORT_12,PORT_PIN_CFG0_P000_3_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P000_4_CFG_PORT_12,PORT_PIN_CFG0_P000_4_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P000_5_CFG_PORT_12,PORT_PIN_CFG0_P000_5_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P000_6_CFG_PORT_12,PORT_PIN_CFG0_P000_6_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P000_7_CFG_PORT_12,PORT_PIN_CFG0_P000_7_CFG_PORT_13)     \
    },                                                                                     \
    PORT_SET_DU_SEL(PORT_CFG0_P000_CFG_PORT_4,PORT_CFG0_P000_CFG_PORT_5,PORT_CFG0_P000_CFG_PORT_6,PORT_CFG0_P000_CFG_PORT_7,PORT_CFG0_P000_CFG_PORT_8),    \
    PORT_SET_DU_CTL(PORT_CFG0_P000_CFG_PORT_9,PORT_CFG0_P000_CFG_PORT_10),    \
    PORT_CFG0_P000_CFG_PORT_11,    \
    PORT_SET_DIRECTION_CHANGEABLE(PORT_PIN_CFG0_P000_0_CFG_ADD_0,PORT_PIN_CFG0_P000_1_CFG_ADD_0,PORT_PIN_CFG0_P000_2_CFG_ADD_0,PORT_PIN_CFG0_P000_3_CFG_ADD_0,PORT_PIN_CFG0_P000_4_CFG_ADD_0,PORT_PIN_CFG0_P000_5_CFG_ADD_0,PORT_PIN_CFG0_P000_6_CFG_ADD_0,PORT_PIN_CFG0_P000_7_CFG_ADD_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG0_P000_0_CFG_ADD_1,PORT_PIN_CFG0_P000_1_CFG_ADD_1,PORT_PIN_CFG0_P000_2_CFG_ADD_1,PORT_PIN_CFG0_P000_3_CFG_ADD_1,PORT_PIN_CFG0_P000_4_CFG_ADD_1,PORT_PIN_CFG0_P000_5_CFG_ADD_1,PORT_PIN_CFG0_P000_6_CFG_ADD_1,PORT_PIN_CFG0_P000_7_CFG_ADD_1),    \
    {                                                                                      \
      PORT_PIN_CFG0_P000_0_CFG_PORT_4,    \
      PORT_PIN_CFG0_P000_1_CFG_PORT_4,    \
      PORT_PIN_CFG0_P000_2_CFG_PORT_4,    \
      PORT_PIN_CFG0_P000_3_CFG_PORT_4,    \
      PORT_PIN_CFG0_P000_4_CFG_PORT_4,    \
      PORT_PIN_CFG0_P000_5_CFG_PORT_4,    \
      PORT_PIN_CFG0_P000_6_CFG_PORT_4,    \
      PORT_PIN_CFG0_P000_7_CFG_PORT_4     \
    },                                                                                     \
    0U,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE  \
  },                                                                                       \
  {                                                                                        \
    PORT_CFG_DERIVATE_USE_PORT_2,                                                          \
    PORT_SET_PORT_SEL(PORT_PIN_CFG0_P002_0_CFG_PORT_0,PORT_PIN_CFG0_P002_1_CFG_PORT_0,PORT_PIN_CFG0_P002_2_CFG_PORT_0,PORT_PIN_CFG0_P002_3_CFG_PORT_0),    \
    PORT_SET_PORT_SEL(PORT_PIN_CFG0_P002_4_CFG_PORT_0,PORT_PIN_CFG0_P002_5_CFG_PORT_0,PORT_PIN_CFG0_P002_6_CFG_PORT_0,PORT_PIN_CFG0_P002_7_CFG_PORT_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG0_P002_0_CFG_GPIO_1,PORT_PIN_CFG0_P002_1_CFG_GPIO_1,PORT_PIN_CFG0_P002_2_CFG_GPIO_1,PORT_PIN_CFG0_P002_3_CFG_GPIO_1,PORT_PIN_CFG0_P002_4_CFG_GPIO_1,PORT_PIN_CFG0_P002_5_CFG_GPIO_1,PORT_PIN_CFG0_P002_6_CFG_GPIO_1,PORT_PIN_CFG0_P002_7_CFG_GPIO_1),    \
    PORT_SET_CFG(PORT_PIN_CFG0_P002_0_CFG_PORT_14,PORT_PIN_CFG0_P002_0_CFG_PORT_15,PORT_PIN_CFG0_P002_1_CFG_PORT_14,PORT_PIN_CFG0_P002_1_CFG_PORT_15,PORT_PIN_CFG0_P002_2_CFG_PORT_14,PORT_PIN_CFG0_P002_2_CFG_PORT_15,PORT_PIN_CFG0_P002_3_CFG_PORT_14,PORT_PIN_CFG0_P002_3_CFG_PORT_15,PORT_PIN_CFG0_P002_4_CFG_PORT_14,PORT_PIN_CFG0_P002_4_CFG_PORT_15,PORT_PIN_CFG0_P002_5_CFG_PORT_14,PORT_PIN_CFG0_P002_5_CFG_PORT_15,PORT_PIN_CFG0_P002_6_CFG_PORT_14,PORT_PIN_CFG0_P002_6_CFG_PORT_15,PORT_PIN_CFG0_P002_7_CFG_PORT_14,PORT_PIN_CFG0_P002_7_CFG_PORT_15),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG0_P002_0_CFG_PORT_5,PORT_PIN_CFG0_P002_1_CFG_PORT_5,PORT_PIN_CFG0_P002_2_CFG_PORT_5,PORT_PIN_CFG0_P002_3_CFG_PORT_5,PORT_PIN_CFG0_P002_4_CFG_PORT_5,PORT_PIN_CFG0_P002_5_CFG_PORT_5,PORT_PIN_CFG0_P002_6_CFG_PORT_5,PORT_PIN_CFG0_P002_7_CFG_PORT_5),    \
    PORT_SET_CFG_OUT(PORT_PIN_CFG0_P002_0_CFG_PORT_6,PORT_PIN_CFG0_P002_1_CFG_PORT_6,PORT_PIN_CFG0_P002_2_CFG_PORT_6,PORT_PIN_CFG0_P002_3_CFG_PORT_6,PORT_PIN_CFG0_P002_4_CFG_PORT_6,PORT_PIN_CFG0_P002_5_CFG_PORT_6,PORT_PIN_CFG0_P002_6_CFG_PORT_6,PORT_PIN_CFG0_P002_7_CFG_PORT_6,PORT_PIN_CFG0_P002_0_CFG_PORT_7,PORT_PIN_CFG0_P002_1_CFG_PORT_7,PORT_PIN_CFG0_P002_2_CFG_PORT_7,PORT_PIN_CFG0_P002_3_CFG_PORT_7,PORT_PIN_CFG0_P002_4_CFG_PORT_7,PORT_PIN_CFG0_P002_5_CFG_PORT_7,PORT_PIN_CFG0_P002_6_CFG_PORT_7,PORT_PIN_CFG0_P002_7_CFG_PORT_7),    \
    PORT_SET_CFG_SIO(PORT_SIO_CFG0_P002_01_CFG_PORT_0,PORT_SIO_CFG0_P002_01_CFG_PORT_1,PORT_SIO_CFG0_P002_01_CFG_PORT_2,PORT_SIO_CFG0_P002_01_CFG_PORT_3,PORT_SIO_CFG0_P002_23_CFG_PORT_0,PORT_SIO_CFG0_P002_23_CFG_PORT_1,PORT_SIO_CFG0_P002_23_CFG_PORT_2,PORT_SIO_CFG0_P002_23_CFG_PORT_3,PORT_SIO_CFG0_P002_45_CFG_PORT_0,PORT_SIO_CFG0_P002_45_CFG_PORT_1,PORT_SIO_CFG0_P002_45_CFG_PORT_2,PORT_SIO_CFG0_P002_45_CFG_PORT_3,PORT_SIO_CFG0_P002_67_CFG_PORT_0,PORT_SIO_CFG0_P002_67_CFG_PORT_1,PORT_SIO_CFG0_P002_67_CFG_PORT_2,PORT_SIO_CFG0_P002_67_CFG_PORT_3),    \
    PORT_SET_SIMPLE_8BIT(PORT_SIO_CFG0_P002_01_CFG_PORT_4,PORT_SIO_CFG0_P002_23_CFG_PORT_4,PORT_SIO_CFG0_P002_45_CFG_PORT_4,PORT_SIO_CFG0_P002_67_CFG_PORT_4, 0, 0, 0, 0),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG0_P002_0_CFG_PORT_8,PORT_PIN_CFG0_P002_1_CFG_PORT_8,PORT_PIN_CFG0_P002_2_CFG_PORT_8,PORT_PIN_CFG0_P002_3_CFG_PORT_8,PORT_PIN_CFG0_P002_4_CFG_PORT_8,PORT_PIN_CFG0_P002_5_CFG_PORT_8,PORT_PIN_CFG0_P002_6_CFG_PORT_8,PORT_PIN_CFG0_P002_7_CFG_PORT_8),    \
    PORT_SET_CFG_OUT2(PORT_PIN_CFG0_P002_0_CFG_PORT_16,PORT_PIN_CFG0_P002_1_CFG_PORT_16,PORT_PIN_CFG0_P002_2_CFG_PORT_16,PORT_PIN_CFG0_P002_3_CFG_PORT_16,PORT_PIN_CFG0_P002_4_CFG_PORT_16,PORT_PIN_CFG0_P002_5_CFG_PORT_16,PORT_PIN_CFG0_P002_6_CFG_PORT_16,PORT_PIN_CFG0_P002_7_CFG_PORT_16),    \
    PORT_SET_CFG_SLEW_EXT(PORT_PIN_CFG0_P002_0_CFG_PORT_17,PORT_PIN_CFG0_P002_1_CFG_PORT_17,PORT_PIN_CFG0_P002_2_CFG_PORT_17,PORT_PIN_CFG0_P002_3_CFG_PORT_17,PORT_PIN_CFG0_P002_4_CFG_PORT_17,PORT_PIN_CFG0_P002_5_CFG_PORT_17,PORT_PIN_CFG0_P002_6_CFG_PORT_17,PORT_PIN_CFG0_P002_7_CFG_PORT_17),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG0_P002_0_CFG_PORT_18,PORT_PIN_CFG0_P002_1_CFG_PORT_18,PORT_PIN_CFG0_P002_2_CFG_PORT_18,PORT_PIN_CFG0_P002_3_CFG_PORT_18),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG0_P002_4_CFG_PORT_18,PORT_PIN_CFG0_P002_5_CFG_PORT_18,PORT_PIN_CFG0_P002_6_CFG_PORT_18,PORT_PIN_CFG0_P002_7_CFG_PORT_18),    \
    PORT_SET_CTL(PORT_PIN_CFG0_P002_0_CFG_PORT_1,PORT_PIN_CFG0_P002_1_CFG_PORT_1,PORT_PIN_CFG0_P002_2_CFG_PORT_1,PORT_PIN_CFG0_P002_3_CFG_PORT_1,PORT_PIN_CFG0_P002_4_CFG_PORT_1,PORT_PIN_CFG0_P002_5_CFG_PORT_1,PORT_PIN_CFG0_P002_6_CFG_PORT_1,PORT_PIN_CFG0_P002_7_CFG_PORT_1,PORT_CFG0_P002_CFG_PORT_0,PORT_CFG0_P002_CFG_PORT_1,PORT_CFG0_P002_CFG_PORT_2,PORT_CFG0_P002_CFG_PORT_3),    \
    PORT_SET_SYNC_CTL(PORT_PIN_CFG0_P002_0_CFG_PORT_2,PORT_PIN_CFG0_P002_1_CFG_PORT_2,PORT_PIN_CFG0_P002_2_CFG_PORT_2,PORT_PIN_CFG0_P002_3_CFG_PORT_2,PORT_PIN_CFG0_P002_4_CFG_PORT_2,PORT_PIN_CFG0_P002_5_CFG_PORT_2,PORT_PIN_CFG0_P002_6_CFG_PORT_2,PORT_PIN_CFG0_P002_7_CFG_PORT_2,PORT_PIN_CFG0_P002_0_CFG_PORT_3,PORT_PIN_CFG0_P002_1_CFG_PORT_3,PORT_PIN_CFG0_P002_2_CFG_PORT_3,PORT_PIN_CFG0_P002_3_CFG_PORT_3,PORT_PIN_CFG0_P002_4_CFG_PORT_3,PORT_PIN_CFG0_P002_5_CFG_PORT_3,PORT_PIN_CFG0_P002_6_CFG_PORT_3,PORT_PIN_CFG0_P002_7_CFG_PORT_3),    \
    {                                                                                      \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P002_0_CFG_PORT_9,PORT_PIN_CFG0_P002_0_CFG_PORT_10,PORT_PIN_CFG0_P002_0_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P002_1_CFG_PORT_9,PORT_PIN_CFG0_P002_1_CFG_PORT_10,PORT_PIN_CFG0_P002_1_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P002_2_CFG_PORT_9,PORT_PIN_CFG0_P002_2_CFG_PORT_10,PORT_PIN_CFG0_P002_2_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P002_3_CFG_PORT_9,PORT_PIN_CFG0_P002_3_CFG_PORT_10,PORT_PIN_CFG0_P002_3_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P002_4_CFG_PORT_9,PORT_PIN_CFG0_P002_4_CFG_PORT_10,PORT_PIN_CFG0_P002_4_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P002_5_CFG_PORT_9,PORT_PIN_CFG0_P002_5_CFG_PORT_10,PORT_PIN_CFG0_P002_5_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P002_6_CFG_PORT_9,PORT_PIN_CFG0_P002_6_CFG_PORT_10,PORT_PIN_CFG0_P002_6_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P002_7_CFG_PORT_9,PORT_PIN_CFG0_P002_7_CFG_PORT_10,PORT_PIN_CFG0_P002_7_CFG_PORT_11)     \
    },                                                                                     \
    {                                                                                      \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P002_0_CFG_PORT_12,PORT_PIN_CFG0_P002_0_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P002_1_CFG_PORT_12,PORT_PIN_CFG0_P002_1_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P002_2_CFG_PORT_12,PORT_PIN_CFG0_P002_2_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P002_3_CFG_PORT_12,PORT_PIN_CFG0_P002_3_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P002_4_CFG_PORT_12,PORT_PIN_CFG0_P002_4_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P002_5_CFG_PORT_12,PORT_PIN_CFG0_P002_5_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P002_6_CFG_PORT_12,PORT_PIN_CFG0_P002_6_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P002_7_CFG_PORT_12,PORT_PIN_CFG0_P002_7_CFG_PORT_13)     \
    },                                                                                     \
    PORT_SET_DU_SEL(PORT_CFG0_P002_CFG_PORT_4,PORT_CFG0_P002_CFG_PORT_5,PORT_CFG0_P002_CFG_PORT_6,PORT_CFG0_P002_CFG_PORT_7,PORT_CFG0_P002_CFG_PORT_8),    \
    PORT_SET_DU_CTL(PORT_CFG0_P002_CFG_PORT_9,PORT_CFG0_P002_CFG_PORT_10),    \
    PORT_CFG0_P002_CFG_PORT_11,    \
    PORT_SET_DIRECTION_CHANGEABLE(PORT_PIN_CFG0_P002_0_CFG_ADD_0,PORT_PIN_CFG0_P002_1_CFG_ADD_0,PORT_PIN_CFG0_P002_2_CFG_ADD_0,PORT_PIN_CFG0_P002_3_CFG_ADD_0,PORT_PIN_CFG0_P002_4_CFG_ADD_0,PORT_PIN_CFG0_P002_5_CFG_ADD_0,PORT_PIN_CFG0_P002_6_CFG_ADD_0,PORT_PIN_CFG0_P002_7_CFG_ADD_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG0_P002_0_CFG_ADD_1,PORT_PIN_CFG0_P002_1_CFG_ADD_1,PORT_PIN_CFG0_P002_2_CFG_ADD_1,PORT_PIN_CFG0_P002_3_CFG_ADD_1,PORT_PIN_CFG0_P002_4_CFG_ADD_1,PORT_PIN_CFG0_P002_5_CFG_ADD_1,PORT_PIN_CFG0_P002_6_CFG_ADD_1,PORT_PIN_CFG0_P002_7_CFG_ADD_1),    \
    {                                                                                      \
      PORT_PIN_CFG0_P002_0_CFG_PORT_4,    \
      PORT_PIN_CFG0_P002_1_CFG_PORT_4,    \
      PORT_PIN_CFG0_P002_2_CFG_PORT_4,    \
      PORT_PIN_CFG0_P002_3_CFG_PORT_4,    \
      PORT_PIN_CFG0_P002_4_CFG_PORT_4,    \
      PORT_PIN_CFG0_P002_5_CFG_PORT_4,    \
      PORT_PIN_CFG0_P002_6_CFG_PORT_4,    \
      PORT_PIN_CFG0_P002_7_CFG_PORT_4     \
    },                                                                                     \
    2U,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE  \
  },                                                                                       \
  {                                                                                        \
    PORT_CFG_DERIVATE_USE_PORT_5,                                                          \
    PORT_SET_PORT_SEL(PORT_PIN_CFG0_P005_0_CFG_PORT_0,PORT_PIN_CFG0_P005_1_CFG_PORT_0,PORT_PIN_CFG0_P005_2_CFG_PORT_0,PORT_PIN_CFG0_P005_3_CFG_PORT_0),    \
    PORT_SET_PORT_SEL(PORT_PIN_CFG0_P005_4_CFG_PORT_0,PORT_PIN_CFG0_P005_5_CFG_PORT_0,PORT_PIN_CFG0_P005_6_CFG_PORT_0,PORT_PIN_CFG0_P005_7_CFG_PORT_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG0_P005_0_CFG_GPIO_1,PORT_PIN_CFG0_P005_1_CFG_GPIO_1,PORT_PIN_CFG0_P005_2_CFG_GPIO_1,PORT_PIN_CFG0_P005_3_CFG_GPIO_1,PORT_PIN_CFG0_P005_4_CFG_GPIO_1,PORT_PIN_CFG0_P005_5_CFG_GPIO_1,PORT_PIN_CFG0_P005_6_CFG_GPIO_1,PORT_PIN_CFG0_P005_7_CFG_GPIO_1),    \
    PORT_SET_CFG(PORT_PIN_CFG0_P005_0_CFG_PORT_14,PORT_PIN_CFG0_P005_0_CFG_PORT_15,PORT_PIN_CFG0_P005_1_CFG_PORT_14,PORT_PIN_CFG0_P005_1_CFG_PORT_15,PORT_PIN_CFG0_P005_2_CFG_PORT_14,PORT_PIN_CFG0_P005_2_CFG_PORT_15,PORT_PIN_CFG0_P005_3_CFG_PORT_14,PORT_PIN_CFG0_P005_3_CFG_PORT_15,PORT_PIN_CFG0_P005_4_CFG_PORT_14,PORT_PIN_CFG0_P005_4_CFG_PORT_15,PORT_PIN_CFG0_P005_5_CFG_PORT_14,PORT_PIN_CFG0_P005_5_CFG_PORT_15,PORT_PIN_CFG0_P005_6_CFG_PORT_14,PORT_PIN_CFG0_P005_6_CFG_PORT_15,PORT_PIN_CFG0_P005_7_CFG_PORT_14,PORT_PIN_CFG0_P005_7_CFG_PORT_15),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG0_P005_0_CFG_PORT_5,PORT_PIN_CFG0_P005_1_CFG_PORT_5,PORT_PIN_CFG0_P005_2_CFG_PORT_5,PORT_PIN_CFG0_P005_3_CFG_PORT_5,PORT_PIN_CFG0_P005_4_CFG_PORT_5,PORT_PIN_CFG0_P005_5_CFG_PORT_5,PORT_PIN_CFG0_P005_6_CFG_PORT_5,PORT_PIN_CFG0_P005_7_CFG_PORT_5),    \
    PORT_SET_CFG_OUT(PORT_PIN_CFG0_P005_0_CFG_PORT_6,PORT_PIN_CFG0_P005_1_CFG_PORT_6,PORT_PIN_CFG0_P005_2_CFG_PORT_6,PORT_PIN_CFG0_P005_3_CFG_PORT_6,PORT_PIN_CFG0_P005_4_CFG_PORT_6,PORT_PIN_CFG0_P005_5_CFG_PORT_6,PORT_PIN_CFG0_P005_6_CFG_PORT_6,PORT_PIN_CFG0_P005_7_CFG_PORT_6,PORT_PIN_CFG0_P005_0_CFG_PORT_7,PORT_PIN_CFG0_P005_1_CFG_PORT_7,PORT_PIN_CFG0_P005_2_CFG_PORT_7,PORT_PIN_CFG0_P005_3_CFG_PORT_7,PORT_PIN_CFG0_P005_4_CFG_PORT_7,PORT_PIN_CFG0_P005_5_CFG_PORT_7,PORT_PIN_CFG0_P005_6_CFG_PORT_7,PORT_PIN_CFG0_P005_7_CFG_PORT_7),    \
    PORT_SET_CFG_SIO(PORT_SIO_CFG0_P005_01_CFG_PORT_0,PORT_SIO_CFG0_P005_01_CFG_PORT_1,PORT_SIO_CFG0_P005_01_CFG_PORT_2,PORT_SIO_CFG0_P005_01_CFG_PORT_3,PORT_SIO_CFG0_P005_23_CFG_PORT_0,PORT_SIO_CFG0_P005_23_CFG_PORT_1,PORT_SIO_CFG0_P005_23_CFG_PORT_2,PORT_SIO_CFG0_P005_23_CFG_PORT_3,PORT_SIO_CFG0_P005_45_CFG_PORT_0,PORT_SIO_CFG0_P005_45_CFG_PORT_1,PORT_SIO_CFG0_P005_45_CFG_PORT_2,PORT_SIO_CFG0_P005_45_CFG_PORT_3,PORT_SIO_CFG0_P005_67_CFG_PORT_0,PORT_SIO_CFG0_P005_67_CFG_PORT_1,PORT_SIO_CFG0_P005_67_CFG_PORT_2,PORT_SIO_CFG0_P005_67_CFG_PORT_3),    \
    PORT_SET_SIMPLE_8BIT(PORT_SIO_CFG0_P005_01_CFG_PORT_4,PORT_SIO_CFG0_P005_23_CFG_PORT_4,PORT_SIO_CFG0_P005_45_CFG_PORT_4,PORT_SIO_CFG0_P005_67_CFG_PORT_4, 0, 0, 0, 0),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG0_P005_0_CFG_PORT_8,PORT_PIN_CFG0_P005_1_CFG_PORT_8,PORT_PIN_CFG0_P005_2_CFG_PORT_8,PORT_PIN_CFG0_P005_3_CFG_PORT_8,PORT_PIN_CFG0_P005_4_CFG_PORT_8,PORT_PIN_CFG0_P005_5_CFG_PORT_8,PORT_PIN_CFG0_P005_6_CFG_PORT_8,PORT_PIN_CFG0_P005_7_CFG_PORT_8),    \
    PORT_SET_CFG_OUT2(PORT_PIN_CFG0_P005_0_CFG_PORT_16,PORT_PIN_CFG0_P005_1_CFG_PORT_16,PORT_PIN_CFG0_P005_2_CFG_PORT_16,PORT_PIN_CFG0_P005_3_CFG_PORT_16,PORT_PIN_CFG0_P005_4_CFG_PORT_16,PORT_PIN_CFG0_P005_5_CFG_PORT_16,PORT_PIN_CFG0_P005_6_CFG_PORT_16,PORT_PIN_CFG0_P005_7_CFG_PORT_16),    \
    PORT_SET_CFG_SLEW_EXT(PORT_PIN_CFG0_P005_0_CFG_PORT_17,PORT_PIN_CFG0_P005_1_CFG_PORT_17,PORT_PIN_CFG0_P005_2_CFG_PORT_17,PORT_PIN_CFG0_P005_3_CFG_PORT_17,PORT_PIN_CFG0_P005_4_CFG_PORT_17,PORT_PIN_CFG0_P005_5_CFG_PORT_17,PORT_PIN_CFG0_P005_6_CFG_PORT_17,PORT_PIN_CFG0_P005_7_CFG_PORT_17),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG0_P005_0_CFG_PORT_18,PORT_PIN_CFG0_P005_1_CFG_PORT_18,PORT_PIN_CFG0_P005_2_CFG_PORT_18,PORT_PIN_CFG0_P005_3_CFG_PORT_18),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG0_P005_4_CFG_PORT_18,PORT_PIN_CFG0_P005_5_CFG_PORT_18,PORT_PIN_CFG0_P005_6_CFG_PORT_18,PORT_PIN_CFG0_P005_7_CFG_PORT_18),    \
    PORT_SET_CTL(PORT_PIN_CFG0_P005_0_CFG_PORT_1,PORT_PIN_CFG0_P005_1_CFG_PORT_1,PORT_PIN_CFG0_P005_2_CFG_PORT_1,PORT_PIN_CFG0_P005_3_CFG_PORT_1,PORT_PIN_CFG0_P005_4_CFG_PORT_1,PORT_PIN_CFG0_P005_5_CFG_PORT_1,PORT_PIN_CFG0_P005_6_CFG_PORT_1,PORT_PIN_CFG0_P005_7_CFG_PORT_1,PORT_CFG0_P005_CFG_PORT_0,PORT_CFG0_P005_CFG_PORT_1,PORT_CFG0_P005_CFG_PORT_2,PORT_CFG0_P005_CFG_PORT_3),    \
    PORT_SET_SYNC_CTL(PORT_PIN_CFG0_P005_0_CFG_PORT_2,PORT_PIN_CFG0_P005_1_CFG_PORT_2,PORT_PIN_CFG0_P005_2_CFG_PORT_2,PORT_PIN_CFG0_P005_3_CFG_PORT_2,PORT_PIN_CFG0_P005_4_CFG_PORT_2,PORT_PIN_CFG0_P005_5_CFG_PORT_2,PORT_PIN_CFG0_P005_6_CFG_PORT_2,PORT_PIN_CFG0_P005_7_CFG_PORT_2,PORT_PIN_CFG0_P005_0_CFG_PORT_3,PORT_PIN_CFG0_P005_1_CFG_PORT_3,PORT_PIN_CFG0_P005_2_CFG_PORT_3,PORT_PIN_CFG0_P005_3_CFG_PORT_3,PORT_PIN_CFG0_P005_4_CFG_PORT_3,PORT_PIN_CFG0_P005_5_CFG_PORT_3,PORT_PIN_CFG0_P005_6_CFG_PORT_3,PORT_PIN_CFG0_P005_7_CFG_PORT_3),    \
    {                                                                                      \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P005_0_CFG_PORT_9,PORT_PIN_CFG0_P005_0_CFG_PORT_10,PORT_PIN_CFG0_P005_0_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P005_1_CFG_PORT_9,PORT_PIN_CFG0_P005_1_CFG_PORT_10,PORT_PIN_CFG0_P005_1_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P005_2_CFG_PORT_9,PORT_PIN_CFG0_P005_2_CFG_PORT_10,PORT_PIN_CFG0_P005_2_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P005_3_CFG_PORT_9,PORT_PIN_CFG0_P005_3_CFG_PORT_10,PORT_PIN_CFG0_P005_3_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P005_4_CFG_PORT_9,PORT_PIN_CFG0_P005_4_CFG_PORT_10,PORT_PIN_CFG0_P005_4_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P005_5_CFG_PORT_9,PORT_PIN_CFG0_P005_5_CFG_PORT_10,PORT_PIN_CFG0_P005_5_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P005_6_CFG_PORT_9,PORT_PIN_CFG0_P005_6_CFG_PORT_10,PORT_PIN_CFG0_P005_6_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P005_7_CFG_PORT_9,PORT_PIN_CFG0_P005_7_CFG_PORT_10,PORT_PIN_CFG0_P005_7_CFG_PORT_11)     \
    },                                                                                     \
    {                                                                                      \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P005_0_CFG_PORT_12,PORT_PIN_CFG0_P005_0_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P005_1_CFG_PORT_12,PORT_PIN_CFG0_P005_1_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P005_2_CFG_PORT_12,PORT_PIN_CFG0_P005_2_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P005_3_CFG_PORT_12,PORT_PIN_CFG0_P005_3_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P005_4_CFG_PORT_12,PORT_PIN_CFG0_P005_4_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P005_5_CFG_PORT_12,PORT_PIN_CFG0_P005_5_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P005_6_CFG_PORT_12,PORT_PIN_CFG0_P005_6_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P005_7_CFG_PORT_12,PORT_PIN_CFG0_P005_7_CFG_PORT_13)     \
    },                                                                                     \
    PORT_SET_DU_SEL(PORT_CFG0_P005_CFG_PORT_4,PORT_CFG0_P005_CFG_PORT_5,PORT_CFG0_P005_CFG_PORT_6,PORT_CFG0_P005_CFG_PORT_7,PORT_CFG0_P005_CFG_PORT_8),    \
    PORT_SET_DU_CTL(PORT_CFG0_P005_CFG_PORT_9,PORT_CFG0_P005_CFG_PORT_10),    \
    PORT_CFG0_P005_CFG_PORT_11,    \
    PORT_SET_DIRECTION_CHANGEABLE(PORT_PIN_CFG0_P005_0_CFG_ADD_0,PORT_PIN_CFG0_P005_1_CFG_ADD_0,PORT_PIN_CFG0_P005_2_CFG_ADD_0,PORT_PIN_CFG0_P005_3_CFG_ADD_0,PORT_PIN_CFG0_P005_4_CFG_ADD_0,PORT_PIN_CFG0_P005_5_CFG_ADD_0,PORT_PIN_CFG0_P005_6_CFG_ADD_0,PORT_PIN_CFG0_P005_7_CFG_ADD_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG0_P005_0_CFG_ADD_1,PORT_PIN_CFG0_P005_1_CFG_ADD_1,PORT_PIN_CFG0_P005_2_CFG_ADD_1,PORT_PIN_CFG0_P005_3_CFG_ADD_1,PORT_PIN_CFG0_P005_4_CFG_ADD_1,PORT_PIN_CFG0_P005_5_CFG_ADD_1,PORT_PIN_CFG0_P005_6_CFG_ADD_1,PORT_PIN_CFG0_P005_7_CFG_ADD_1),    \
    {                                                                                      \
      PORT_PIN_CFG0_P005_0_CFG_PORT_4,    \
      PORT_PIN_CFG0_P005_1_CFG_PORT_4,    \
      PORT_PIN_CFG0_P005_2_CFG_PORT_4,    \
      PORT_PIN_CFG0_P005_3_CFG_PORT_4,    \
      PORT_PIN_CFG0_P005_4_CFG_PORT_4,    \
      PORT_PIN_CFG0_P005_5_CFG_PORT_4,    \
      PORT_PIN_CFG0_P005_6_CFG_PORT_4,    \
      PORT_PIN_CFG0_P005_7_CFG_PORT_4     \
    },                                                                                     \
    5U,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE  \
  },                                                                                       \
  {                                                                                        \
    PORT_CFG_DERIVATE_USE_PORT_6,                                                          \
    PORT_SET_PORT_SEL(PORT_PIN_CFG0_P006_0_CFG_PORT_0,PORT_PIN_CFG0_P006_1_CFG_PORT_0,PORT_PIN_CFG0_P006_2_CFG_PORT_0,PORT_PIN_CFG0_P006_3_CFG_PORT_0),    \
    PORT_SET_PORT_SEL(PORT_PIN_CFG0_P006_4_CFG_PORT_0,PORT_PIN_CFG0_P006_5_CFG_PORT_0,PORT_PIN_CFG0_P006_6_CFG_PORT_0,PORT_PIN_CFG0_P006_7_CFG_PORT_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG0_P006_0_CFG_GPIO_1,PORT_PIN_CFG0_P006_1_CFG_GPIO_1,PORT_PIN_CFG0_P006_2_CFG_GPIO_1,PORT_PIN_CFG0_P006_3_CFG_GPIO_1,PORT_PIN_CFG0_P006_4_CFG_GPIO_1,PORT_PIN_CFG0_P006_5_CFG_GPIO_1,PORT_PIN_CFG0_P006_6_CFG_GPIO_1,PORT_PIN_CFG0_P006_7_CFG_GPIO_1),    \
    PORT_SET_CFG(PORT_PIN_CFG0_P006_0_CFG_PORT_14,PORT_PIN_CFG0_P006_0_CFG_PORT_15,PORT_PIN_CFG0_P006_1_CFG_PORT_14,PORT_PIN_CFG0_P006_1_CFG_PORT_15,PORT_PIN_CFG0_P006_2_CFG_PORT_14,PORT_PIN_CFG0_P006_2_CFG_PORT_15,PORT_PIN_CFG0_P006_3_CFG_PORT_14,PORT_PIN_CFG0_P006_3_CFG_PORT_15,PORT_PIN_CFG0_P006_4_CFG_PORT_14,PORT_PIN_CFG0_P006_4_CFG_PORT_15,PORT_PIN_CFG0_P006_5_CFG_PORT_14,PORT_PIN_CFG0_P006_5_CFG_PORT_15,PORT_PIN_CFG0_P006_6_CFG_PORT_14,PORT_PIN_CFG0_P006_6_CFG_PORT_15,PORT_PIN_CFG0_P006_7_CFG_PORT_14,PORT_PIN_CFG0_P006_7_CFG_PORT_15),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG0_P006_0_CFG_PORT_5,PORT_PIN_CFG0_P006_1_CFG_PORT_5,PORT_PIN_CFG0_P006_2_CFG_PORT_5,PORT_PIN_CFG0_P006_3_CFG_PORT_5,PORT_PIN_CFG0_P006_4_CFG_PORT_5,PORT_PIN_CFG0_P006_5_CFG_PORT_5,PORT_PIN_CFG0_P006_6_CFG_PORT_5,PORT_PIN_CFG0_P006_7_CFG_PORT_5),    \
    PORT_SET_CFG_OUT(PORT_PIN_CFG0_P006_0_CFG_PORT_6,PORT_PIN_CFG0_P006_1_CFG_PORT_6,PORT_PIN_CFG0_P006_2_CFG_PORT_6,PORT_PIN_CFG0_P006_3_CFG_PORT_6,PORT_PIN_CFG0_P006_4_CFG_PORT_6,PORT_PIN_CFG0_P006_5_CFG_PORT_6,PORT_PIN_CFG0_P006_6_CFG_PORT_6,PORT_PIN_CFG0_P006_7_CFG_PORT_6,PORT_PIN_CFG0_P006_0_CFG_PORT_7,PORT_PIN_CFG0_P006_1_CFG_PORT_7,PORT_PIN_CFG0_P006_2_CFG_PORT_7,PORT_PIN_CFG0_P006_3_CFG_PORT_7,PORT_PIN_CFG0_P006_4_CFG_PORT_7,PORT_PIN_CFG0_P006_5_CFG_PORT_7,PORT_PIN_CFG0_P006_6_CFG_PORT_7,PORT_PIN_CFG0_P006_7_CFG_PORT_7),    \
    PORT_SET_CFG_SIO(PORT_SIO_CFG0_P006_01_CFG_PORT_0,PORT_SIO_CFG0_P006_01_CFG_PORT_1,PORT_SIO_CFG0_P006_01_CFG_PORT_2,PORT_SIO_CFG0_P006_01_CFG_PORT_3,PORT_SIO_CFG0_P006_23_CFG_PORT_0,PORT_SIO_CFG0_P006_23_CFG_PORT_1,PORT_SIO_CFG0_P006_23_CFG_PORT_2,PORT_SIO_CFG0_P006_23_CFG_PORT_3,PORT_SIO_CFG0_P006_45_CFG_PORT_0,PORT_SIO_CFG0_P006_45_CFG_PORT_1,PORT_SIO_CFG0_P006_45_CFG_PORT_2,PORT_SIO_CFG0_P006_45_CFG_PORT_3,PORT_SIO_CFG0_P006_67_CFG_PORT_0,PORT_SIO_CFG0_P006_67_CFG_PORT_1,PORT_SIO_CFG0_P006_67_CFG_PORT_2,PORT_SIO_CFG0_P006_67_CFG_PORT_3),    \
    PORT_SET_SIMPLE_8BIT(PORT_SIO_CFG0_P006_01_CFG_PORT_4,PORT_SIO_CFG0_P006_23_CFG_PORT_4,PORT_SIO_CFG0_P006_45_CFG_PORT_4,PORT_SIO_CFG0_P006_67_CFG_PORT_4, 0, 0, 0, 0),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG0_P006_0_CFG_PORT_8,PORT_PIN_CFG0_P006_1_CFG_PORT_8,PORT_PIN_CFG0_P006_2_CFG_PORT_8,PORT_PIN_CFG0_P006_3_CFG_PORT_8,PORT_PIN_CFG0_P006_4_CFG_PORT_8,PORT_PIN_CFG0_P006_5_CFG_PORT_8,PORT_PIN_CFG0_P006_6_CFG_PORT_8,PORT_PIN_CFG0_P006_7_CFG_PORT_8),    \
    PORT_SET_CFG_OUT2(PORT_PIN_CFG0_P006_0_CFG_PORT_16,PORT_PIN_CFG0_P006_1_CFG_PORT_16,PORT_PIN_CFG0_P006_2_CFG_PORT_16,PORT_PIN_CFG0_P006_3_CFG_PORT_16,PORT_PIN_CFG0_P006_4_CFG_PORT_16,PORT_PIN_CFG0_P006_5_CFG_PORT_16,PORT_PIN_CFG0_P006_6_CFG_PORT_16,PORT_PIN_CFG0_P006_7_CFG_PORT_16),    \
    PORT_SET_CFG_SLEW_EXT(PORT_PIN_CFG0_P006_0_CFG_PORT_17,PORT_PIN_CFG0_P006_1_CFG_PORT_17,PORT_PIN_CFG0_P006_2_CFG_PORT_17,PORT_PIN_CFG0_P006_3_CFG_PORT_17,PORT_PIN_CFG0_P006_4_CFG_PORT_17,PORT_PIN_CFG0_P006_5_CFG_PORT_17,PORT_PIN_CFG0_P006_6_CFG_PORT_17,PORT_PIN_CFG0_P006_7_CFG_PORT_17),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG0_P006_0_CFG_PORT_18,PORT_PIN_CFG0_P006_1_CFG_PORT_18,PORT_PIN_CFG0_P006_2_CFG_PORT_18,PORT_PIN_CFG0_P006_3_CFG_PORT_18),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG0_P006_4_CFG_PORT_18,PORT_PIN_CFG0_P006_5_CFG_PORT_18,PORT_PIN_CFG0_P006_6_CFG_PORT_18,PORT_PIN_CFG0_P006_7_CFG_PORT_18),    \
    PORT_SET_CTL(PORT_PIN_CFG0_P006_0_CFG_PORT_1,PORT_PIN_CFG0_P006_1_CFG_PORT_1,PORT_PIN_CFG0_P006_2_CFG_PORT_1,PORT_PIN_CFG0_P006_3_CFG_PORT_1,PORT_PIN_CFG0_P006_4_CFG_PORT_1,PORT_PIN_CFG0_P006_5_CFG_PORT_1,PORT_PIN_CFG0_P006_6_CFG_PORT_1,PORT_PIN_CFG0_P006_7_CFG_PORT_1,PORT_CFG0_P006_CFG_PORT_0,PORT_CFG0_P006_CFG_PORT_1,PORT_CFG0_P006_CFG_PORT_2,PORT_CFG0_P006_CFG_PORT_3),    \
    PORT_SET_SYNC_CTL(PORT_PIN_CFG0_P006_0_CFG_PORT_2,PORT_PIN_CFG0_P006_1_CFG_PORT_2,PORT_PIN_CFG0_P006_2_CFG_PORT_2,PORT_PIN_CFG0_P006_3_CFG_PORT_2,PORT_PIN_CFG0_P006_4_CFG_PORT_2,PORT_PIN_CFG0_P006_5_CFG_PORT_2,PORT_PIN_CFG0_P006_6_CFG_PORT_2,PORT_PIN_CFG0_P006_7_CFG_PORT_2,PORT_PIN_CFG0_P006_0_CFG_PORT_3,PORT_PIN_CFG0_P006_1_CFG_PORT_3,PORT_PIN_CFG0_P006_2_CFG_PORT_3,PORT_PIN_CFG0_P006_3_CFG_PORT_3,PORT_PIN_CFG0_P006_4_CFG_PORT_3,PORT_PIN_CFG0_P006_5_CFG_PORT_3,PORT_PIN_CFG0_P006_6_CFG_PORT_3,PORT_PIN_CFG0_P006_7_CFG_PORT_3),    \
    {                                                                                      \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P006_0_CFG_PORT_9,PORT_PIN_CFG0_P006_0_CFG_PORT_10,PORT_PIN_CFG0_P006_0_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P006_1_CFG_PORT_9,PORT_PIN_CFG0_P006_1_CFG_PORT_10,PORT_PIN_CFG0_P006_1_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P006_2_CFG_PORT_9,PORT_PIN_CFG0_P006_2_CFG_PORT_10,PORT_PIN_CFG0_P006_2_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P006_3_CFG_PORT_9,PORT_PIN_CFG0_P006_3_CFG_PORT_10,PORT_PIN_CFG0_P006_3_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P006_4_CFG_PORT_9,PORT_PIN_CFG0_P006_4_CFG_PORT_10,PORT_PIN_CFG0_P006_4_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P006_5_CFG_PORT_9,PORT_PIN_CFG0_P006_5_CFG_PORT_10,PORT_PIN_CFG0_P006_5_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P006_6_CFG_PORT_9,PORT_PIN_CFG0_P006_6_CFG_PORT_10,PORT_PIN_CFG0_P006_6_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P006_7_CFG_PORT_9,PORT_PIN_CFG0_P006_7_CFG_PORT_10,PORT_PIN_CFG0_P006_7_CFG_PORT_11)     \
    },                                                                                     \
    {                                                                                      \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P006_0_CFG_PORT_12,PORT_PIN_CFG0_P006_0_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P006_1_CFG_PORT_12,PORT_PIN_CFG0_P006_1_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P006_2_CFG_PORT_12,PORT_PIN_CFG0_P006_2_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P006_3_CFG_PORT_12,PORT_PIN_CFG0_P006_3_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P006_4_CFG_PORT_12,PORT_PIN_CFG0_P006_4_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P006_5_CFG_PORT_12,PORT_PIN_CFG0_P006_5_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P006_6_CFG_PORT_12,PORT_PIN_CFG0_P006_6_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P006_7_CFG_PORT_12,PORT_PIN_CFG0_P006_7_CFG_PORT_13)     \
    },                                                                                     \
    PORT_SET_DU_SEL(PORT_CFG0_P006_CFG_PORT_4,PORT_CFG0_P006_CFG_PORT_5,PORT_CFG0_P006_CFG_PORT_6,PORT_CFG0_P006_CFG_PORT_7,PORT_CFG0_P006_CFG_PORT_8),    \
    PORT_SET_DU_CTL(PORT_CFG0_P006_CFG_PORT_9,PORT_CFG0_P006_CFG_PORT_10),    \
    PORT_CFG0_P006_CFG_PORT_11,    \
    PORT_SET_DIRECTION_CHANGEABLE(PORT_PIN_CFG0_P006_0_CFG_ADD_0,PORT_PIN_CFG0_P006_1_CFG_ADD_0,PORT_PIN_CFG0_P006_2_CFG_ADD_0,PORT_PIN_CFG0_P006_3_CFG_ADD_0,PORT_PIN_CFG0_P006_4_CFG_ADD_0,PORT_PIN_CFG0_P006_5_CFG_ADD_0,PORT_PIN_CFG0_P006_6_CFG_ADD_0,PORT_PIN_CFG0_P006_7_CFG_ADD_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG0_P006_0_CFG_ADD_1,PORT_PIN_CFG0_P006_1_CFG_ADD_1,PORT_PIN_CFG0_P006_2_CFG_ADD_1,PORT_PIN_CFG0_P006_3_CFG_ADD_1,PORT_PIN_CFG0_P006_4_CFG_ADD_1,PORT_PIN_CFG0_P006_5_CFG_ADD_1,PORT_PIN_CFG0_P006_6_CFG_ADD_1,PORT_PIN_CFG0_P006_7_CFG_ADD_1),    \
    {                                                                                      \
      PORT_PIN_CFG0_P006_0_CFG_PORT_4,    \
      PORT_PIN_CFG0_P006_1_CFG_PORT_4,    \
      PORT_PIN_CFG0_P006_2_CFG_PORT_4,    \
      PORT_PIN_CFG0_P006_3_CFG_PORT_4,    \
      PORT_PIN_CFG0_P006_4_CFG_PORT_4,    \
      PORT_PIN_CFG0_P006_5_CFG_PORT_4,    \
      PORT_PIN_CFG0_P006_6_CFG_PORT_4,    \
      PORT_PIN_CFG0_P006_7_CFG_PORT_4     \
    },                                                                                     \
    6U,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE  \
  },                                                                                       \
  {                                                                                        \
    PORT_CFG_DERIVATE_USE_PORT_7,                                                          \
    PORT_SET_PORT_SEL(PORT_PIN_CFG0_P007_0_CFG_PORT_0,PORT_PIN_CFG0_P007_1_CFG_PORT_0,PORT_PIN_CFG0_P007_2_CFG_PORT_0,PORT_PIN_CFG0_P007_3_CFG_PORT_0),    \
    PORT_SET_PORT_SEL(PORT_PIN_CFG0_P007_4_CFG_PORT_0,PORT_PIN_CFG0_P007_5_CFG_PORT_0,PORT_PIN_CFG0_P007_6_CFG_PORT_0,PORT_PIN_CFG0_P007_7_CFG_PORT_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG0_P007_0_CFG_GPIO_1,PORT_PIN_CFG0_P007_1_CFG_GPIO_1,PORT_PIN_CFG0_P007_2_CFG_GPIO_1,PORT_PIN_CFG0_P007_3_CFG_GPIO_1,PORT_PIN_CFG0_P007_4_CFG_GPIO_1,PORT_PIN_CFG0_P007_5_CFG_GPIO_1,PORT_PIN_CFG0_P007_6_CFG_GPIO_1,PORT_PIN_CFG0_P007_7_CFG_GPIO_1),    \
    PORT_SET_CFG(PORT_PIN_CFG0_P007_0_CFG_PORT_14,PORT_PIN_CFG0_P007_0_CFG_PORT_15,PORT_PIN_CFG0_P007_1_CFG_PORT_14,PORT_PIN_CFG0_P007_1_CFG_PORT_15,PORT_PIN_CFG0_P007_2_CFG_PORT_14,PORT_PIN_CFG0_P007_2_CFG_PORT_15,PORT_PIN_CFG0_P007_3_CFG_PORT_14,PORT_PIN_CFG0_P007_3_CFG_PORT_15,PORT_PIN_CFG0_P007_4_CFG_PORT_14,PORT_PIN_CFG0_P007_4_CFG_PORT_15,PORT_PIN_CFG0_P007_5_CFG_PORT_14,PORT_PIN_CFG0_P007_5_CFG_PORT_15,PORT_PIN_CFG0_P007_6_CFG_PORT_14,PORT_PIN_CFG0_P007_6_CFG_PORT_15,PORT_PIN_CFG0_P007_7_CFG_PORT_14,PORT_PIN_CFG0_P007_7_CFG_PORT_15),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG0_P007_0_CFG_PORT_5,PORT_PIN_CFG0_P007_1_CFG_PORT_5,PORT_PIN_CFG0_P007_2_CFG_PORT_5,PORT_PIN_CFG0_P007_3_CFG_PORT_5,PORT_PIN_CFG0_P007_4_CFG_PORT_5,PORT_PIN_CFG0_P007_5_CFG_PORT_5,PORT_PIN_CFG0_P007_6_CFG_PORT_5,PORT_PIN_CFG0_P007_7_CFG_PORT_5),    \
    PORT_SET_CFG_OUT(PORT_PIN_CFG0_P007_0_CFG_PORT_6,PORT_PIN_CFG0_P007_1_CFG_PORT_6,PORT_PIN_CFG0_P007_2_CFG_PORT_6,PORT_PIN_CFG0_P007_3_CFG_PORT_6,PORT_PIN_CFG0_P007_4_CFG_PORT_6,PORT_PIN_CFG0_P007_5_CFG_PORT_6,PORT_PIN_CFG0_P007_6_CFG_PORT_6,PORT_PIN_CFG0_P007_7_CFG_PORT_6,PORT_PIN_CFG0_P007_0_CFG_PORT_7,PORT_PIN_CFG0_P007_1_CFG_PORT_7,PORT_PIN_CFG0_P007_2_CFG_PORT_7,PORT_PIN_CFG0_P007_3_CFG_PORT_7,PORT_PIN_CFG0_P007_4_CFG_PORT_7,PORT_PIN_CFG0_P007_5_CFG_PORT_7,PORT_PIN_CFG0_P007_6_CFG_PORT_7,PORT_PIN_CFG0_P007_7_CFG_PORT_7),    \
    PORT_SET_CFG_SIO(PORT_SIO_CFG0_P007_01_CFG_PORT_0,PORT_SIO_CFG0_P007_01_CFG_PORT_1,PORT_SIO_CFG0_P007_01_CFG_PORT_2,PORT_SIO_CFG0_P007_01_CFG_PORT_3,PORT_SIO_CFG0_P007_23_CFG_PORT_0,PORT_SIO_CFG0_P007_23_CFG_PORT_1,PORT_SIO_CFG0_P007_23_CFG_PORT_2,PORT_SIO_CFG0_P007_23_CFG_PORT_3,PORT_SIO_CFG0_P007_45_CFG_PORT_0,PORT_SIO_CFG0_P007_45_CFG_PORT_1,PORT_SIO_CFG0_P007_45_CFG_PORT_2,PORT_SIO_CFG0_P007_45_CFG_PORT_3,PORT_SIO_CFG0_P007_67_CFG_PORT_0,PORT_SIO_CFG0_P007_67_CFG_PORT_1,PORT_SIO_CFG0_P007_67_CFG_PORT_2,PORT_SIO_CFG0_P007_67_CFG_PORT_3),    \
    PORT_SET_SIMPLE_8BIT(PORT_SIO_CFG0_P007_01_CFG_PORT_4,PORT_SIO_CFG0_P007_23_CFG_PORT_4,PORT_SIO_CFG0_P007_45_CFG_PORT_4,PORT_SIO_CFG0_P007_67_CFG_PORT_4, 0, 0, 0, 0),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG0_P007_0_CFG_PORT_8,PORT_PIN_CFG0_P007_1_CFG_PORT_8,PORT_PIN_CFG0_P007_2_CFG_PORT_8,PORT_PIN_CFG0_P007_3_CFG_PORT_8,PORT_PIN_CFG0_P007_4_CFG_PORT_8,PORT_PIN_CFG0_P007_5_CFG_PORT_8,PORT_PIN_CFG0_P007_6_CFG_PORT_8,PORT_PIN_CFG0_P007_7_CFG_PORT_8),    \
    PORT_SET_CFG_OUT2(PORT_PIN_CFG0_P007_0_CFG_PORT_16,PORT_PIN_CFG0_P007_1_CFG_PORT_16,PORT_PIN_CFG0_P007_2_CFG_PORT_16,PORT_PIN_CFG0_P007_3_CFG_PORT_16,PORT_PIN_CFG0_P007_4_CFG_PORT_16,PORT_PIN_CFG0_P007_5_CFG_PORT_16,PORT_PIN_CFG0_P007_6_CFG_PORT_16,PORT_PIN_CFG0_P007_7_CFG_PORT_16),    \
    PORT_SET_CFG_SLEW_EXT(PORT_PIN_CFG0_P007_0_CFG_PORT_17,PORT_PIN_CFG0_P007_1_CFG_PORT_17,PORT_PIN_CFG0_P007_2_CFG_PORT_17,PORT_PIN_CFG0_P007_3_CFG_PORT_17,PORT_PIN_CFG0_P007_4_CFG_PORT_17,PORT_PIN_CFG0_P007_5_CFG_PORT_17,PORT_PIN_CFG0_P007_6_CFG_PORT_17,PORT_PIN_CFG0_P007_7_CFG_PORT_17),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG0_P007_0_CFG_PORT_18,PORT_PIN_CFG0_P007_1_CFG_PORT_18,PORT_PIN_CFG0_P007_2_CFG_PORT_18,PORT_PIN_CFG0_P007_3_CFG_PORT_18),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG0_P007_4_CFG_PORT_18,PORT_PIN_CFG0_P007_5_CFG_PORT_18,PORT_PIN_CFG0_P007_6_CFG_PORT_18,PORT_PIN_CFG0_P007_7_CFG_PORT_18),    \
    PORT_SET_CTL(PORT_PIN_CFG0_P007_0_CFG_PORT_1,PORT_PIN_CFG0_P007_1_CFG_PORT_1,PORT_PIN_CFG0_P007_2_CFG_PORT_1,PORT_PIN_CFG0_P007_3_CFG_PORT_1,PORT_PIN_CFG0_P007_4_CFG_PORT_1,PORT_PIN_CFG0_P007_5_CFG_PORT_1,PORT_PIN_CFG0_P007_6_CFG_PORT_1,PORT_PIN_CFG0_P007_7_CFG_PORT_1,PORT_CFG0_P007_CFG_PORT_0,PORT_CFG0_P007_CFG_PORT_1,PORT_CFG0_P007_CFG_PORT_2,PORT_CFG0_P007_CFG_PORT_3),    \
    PORT_SET_SYNC_CTL(PORT_PIN_CFG0_P007_0_CFG_PORT_2,PORT_PIN_CFG0_P007_1_CFG_PORT_2,PORT_PIN_CFG0_P007_2_CFG_PORT_2,PORT_PIN_CFG0_P007_3_CFG_PORT_2,PORT_PIN_CFG0_P007_4_CFG_PORT_2,PORT_PIN_CFG0_P007_5_CFG_PORT_2,PORT_PIN_CFG0_P007_6_CFG_PORT_2,PORT_PIN_CFG0_P007_7_CFG_PORT_2,PORT_PIN_CFG0_P007_0_CFG_PORT_3,PORT_PIN_CFG0_P007_1_CFG_PORT_3,PORT_PIN_CFG0_P007_2_CFG_PORT_3,PORT_PIN_CFG0_P007_3_CFG_PORT_3,PORT_PIN_CFG0_P007_4_CFG_PORT_3,PORT_PIN_CFG0_P007_5_CFG_PORT_3,PORT_PIN_CFG0_P007_6_CFG_PORT_3,PORT_PIN_CFG0_P007_7_CFG_PORT_3),    \
    {                                                                                      \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P007_0_CFG_PORT_9,PORT_PIN_CFG0_P007_0_CFG_PORT_10,PORT_PIN_CFG0_P007_0_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P007_1_CFG_PORT_9,PORT_PIN_CFG0_P007_1_CFG_PORT_10,PORT_PIN_CFG0_P007_1_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P007_2_CFG_PORT_9,PORT_PIN_CFG0_P007_2_CFG_PORT_10,PORT_PIN_CFG0_P007_2_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P007_3_CFG_PORT_9,PORT_PIN_CFG0_P007_3_CFG_PORT_10,PORT_PIN_CFG0_P007_3_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P007_4_CFG_PORT_9,PORT_PIN_CFG0_P007_4_CFG_PORT_10,PORT_PIN_CFG0_P007_4_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P007_5_CFG_PORT_9,PORT_PIN_CFG0_P007_5_CFG_PORT_10,PORT_PIN_CFG0_P007_5_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P007_6_CFG_PORT_9,PORT_PIN_CFG0_P007_6_CFG_PORT_10,PORT_PIN_CFG0_P007_6_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P007_7_CFG_PORT_9,PORT_PIN_CFG0_P007_7_CFG_PORT_10,PORT_PIN_CFG0_P007_7_CFG_PORT_11)     \
    },                                                                                     \
    {                                                                                      \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P007_0_CFG_PORT_12,PORT_PIN_CFG0_P007_0_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P007_1_CFG_PORT_12,PORT_PIN_CFG0_P007_1_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P007_2_CFG_PORT_12,PORT_PIN_CFG0_P007_2_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P007_3_CFG_PORT_12,PORT_PIN_CFG0_P007_3_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P007_4_CFG_PORT_12,PORT_PIN_CFG0_P007_4_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P007_5_CFG_PORT_12,PORT_PIN_CFG0_P007_5_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P007_6_CFG_PORT_12,PORT_PIN_CFG0_P007_6_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P007_7_CFG_PORT_12,PORT_PIN_CFG0_P007_7_CFG_PORT_13)     \
    },                                                                                     \
    PORT_SET_DU_SEL(PORT_CFG0_P007_CFG_PORT_4,PORT_CFG0_P007_CFG_PORT_5,PORT_CFG0_P007_CFG_PORT_6,PORT_CFG0_P007_CFG_PORT_7,PORT_CFG0_P007_CFG_PORT_8),    \
    PORT_SET_DU_CTL(PORT_CFG0_P007_CFG_PORT_9,PORT_CFG0_P007_CFG_PORT_10),    \
    PORT_CFG0_P007_CFG_PORT_11,    \
    PORT_SET_DIRECTION_CHANGEABLE(PORT_PIN_CFG0_P007_0_CFG_ADD_0,PORT_PIN_CFG0_P007_1_CFG_ADD_0,PORT_PIN_CFG0_P007_2_CFG_ADD_0,PORT_PIN_CFG0_P007_3_CFG_ADD_0,PORT_PIN_CFG0_P007_4_CFG_ADD_0,PORT_PIN_CFG0_P007_5_CFG_ADD_0,PORT_PIN_CFG0_P007_6_CFG_ADD_0,PORT_PIN_CFG0_P007_7_CFG_ADD_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG0_P007_0_CFG_ADD_1,PORT_PIN_CFG0_P007_1_CFG_ADD_1,PORT_PIN_CFG0_P007_2_CFG_ADD_1,PORT_PIN_CFG0_P007_3_CFG_ADD_1,PORT_PIN_CFG0_P007_4_CFG_ADD_1,PORT_PIN_CFG0_P007_5_CFG_ADD_1,PORT_PIN_CFG0_P007_6_CFG_ADD_1,PORT_PIN_CFG0_P007_7_CFG_ADD_1),    \
    {                                                                                      \
      PORT_PIN_CFG0_P007_0_CFG_PORT_4,    \
      PORT_PIN_CFG0_P007_1_CFG_PORT_4,    \
      PORT_PIN_CFG0_P007_2_CFG_PORT_4,    \
      PORT_PIN_CFG0_P007_3_CFG_PORT_4,    \
      PORT_PIN_CFG0_P007_4_CFG_PORT_4,    \
      PORT_PIN_CFG0_P007_5_CFG_PORT_4,    \
      PORT_PIN_CFG0_P007_6_CFG_PORT_4,    \
      PORT_PIN_CFG0_P007_7_CFG_PORT_4     \
    },                                                                                     \
    7U,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE  \
  },                                                                                       \
  {                                                                                        \
    PORT_CFG_DERIVATE_USE_PORT_8,                                                          \
    PORT_SET_PORT_SEL(PORT_PIN_CFG0_P008_0_CFG_PORT_0,PORT_PIN_CFG0_P008_1_CFG_PORT_0,PORT_PIN_CFG0_P008_2_CFG_PORT_0,PORT_PIN_CFG0_P008_3_CFG_PORT_0),    \
    PORT_SET_PORT_SEL(PORT_PIN_CFG0_P008_4_CFG_PORT_0,PORT_PIN_CFG0_P008_5_CFG_PORT_0,PORT_PIN_CFG0_P008_6_CFG_PORT_0,PORT_PIN_CFG0_P008_7_CFG_PORT_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG0_P008_0_CFG_GPIO_1,PORT_PIN_CFG0_P008_1_CFG_GPIO_1,PORT_PIN_CFG0_P008_2_CFG_GPIO_1,PORT_PIN_CFG0_P008_3_CFG_GPIO_1,PORT_PIN_CFG0_P008_4_CFG_GPIO_1,PORT_PIN_CFG0_P008_5_CFG_GPIO_1,PORT_PIN_CFG0_P008_6_CFG_GPIO_1,PORT_PIN_CFG0_P008_7_CFG_GPIO_1),    \
    PORT_SET_CFG(PORT_PIN_CFG0_P008_0_CFG_PORT_14,PORT_PIN_CFG0_P008_0_CFG_PORT_15,PORT_PIN_CFG0_P008_1_CFG_PORT_14,PORT_PIN_CFG0_P008_1_CFG_PORT_15,PORT_PIN_CFG0_P008_2_CFG_PORT_14,PORT_PIN_CFG0_P008_2_CFG_PORT_15,PORT_PIN_CFG0_P008_3_CFG_PORT_14,PORT_PIN_CFG0_P008_3_CFG_PORT_15,PORT_PIN_CFG0_P008_4_CFG_PORT_14,PORT_PIN_CFG0_P008_4_CFG_PORT_15,PORT_PIN_CFG0_P008_5_CFG_PORT_14,PORT_PIN_CFG0_P008_5_CFG_PORT_15,PORT_PIN_CFG0_P008_6_CFG_PORT_14,PORT_PIN_CFG0_P008_6_CFG_PORT_15,PORT_PIN_CFG0_P008_7_CFG_PORT_14,PORT_PIN_CFG0_P008_7_CFG_PORT_15),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG0_P008_0_CFG_PORT_5,PORT_PIN_CFG0_P008_1_CFG_PORT_5,PORT_PIN_CFG0_P008_2_CFG_PORT_5,PORT_PIN_CFG0_P008_3_CFG_PORT_5,PORT_PIN_CFG0_P008_4_CFG_PORT_5,PORT_PIN_CFG0_P008_5_CFG_PORT_5,PORT_PIN_CFG0_P008_6_CFG_PORT_5,PORT_PIN_CFG0_P008_7_CFG_PORT_5),    \
    PORT_SET_CFG_OUT(PORT_PIN_CFG0_P008_0_CFG_PORT_6,PORT_PIN_CFG0_P008_1_CFG_PORT_6,PORT_PIN_CFG0_P008_2_CFG_PORT_6,PORT_PIN_CFG0_P008_3_CFG_PORT_6,PORT_PIN_CFG0_P008_4_CFG_PORT_6,PORT_PIN_CFG0_P008_5_CFG_PORT_6,PORT_PIN_CFG0_P008_6_CFG_PORT_6,PORT_PIN_CFG0_P008_7_CFG_PORT_6,PORT_PIN_CFG0_P008_0_CFG_PORT_7,PORT_PIN_CFG0_P008_1_CFG_PORT_7,PORT_PIN_CFG0_P008_2_CFG_PORT_7,PORT_PIN_CFG0_P008_3_CFG_PORT_7,PORT_PIN_CFG0_P008_4_CFG_PORT_7,PORT_PIN_CFG0_P008_5_CFG_PORT_7,PORT_PIN_CFG0_P008_6_CFG_PORT_7,PORT_PIN_CFG0_P008_7_CFG_PORT_7),    \
    PORT_SET_CFG_SIO(PORT_SIO_CFG0_P008_01_CFG_PORT_0,PORT_SIO_CFG0_P008_01_CFG_PORT_1,PORT_SIO_CFG0_P008_01_CFG_PORT_2,PORT_SIO_CFG0_P008_01_CFG_PORT_3,PORT_SIO_CFG0_P008_23_CFG_PORT_0,PORT_SIO_CFG0_P008_23_CFG_PORT_1,PORT_SIO_CFG0_P008_23_CFG_PORT_2,PORT_SIO_CFG0_P008_23_CFG_PORT_3,PORT_SIO_CFG0_P008_45_CFG_PORT_0,PORT_SIO_CFG0_P008_45_CFG_PORT_1,PORT_SIO_CFG0_P008_45_CFG_PORT_2,PORT_SIO_CFG0_P008_45_CFG_PORT_3,PORT_SIO_CFG0_P008_67_CFG_PORT_0,PORT_SIO_CFG0_P008_67_CFG_PORT_1,PORT_SIO_CFG0_P008_67_CFG_PORT_2,PORT_SIO_CFG0_P008_67_CFG_PORT_3),    \
    PORT_SET_SIMPLE_8BIT(PORT_SIO_CFG0_P008_01_CFG_PORT_4,PORT_SIO_CFG0_P008_23_CFG_PORT_4,PORT_SIO_CFG0_P008_45_CFG_PORT_4,PORT_SIO_CFG0_P008_67_CFG_PORT_4, 0, 0, 0, 0),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG0_P008_0_CFG_PORT_8,PORT_PIN_CFG0_P008_1_CFG_PORT_8,PORT_PIN_CFG0_P008_2_CFG_PORT_8,PORT_PIN_CFG0_P008_3_CFG_PORT_8,PORT_PIN_CFG0_P008_4_CFG_PORT_8,PORT_PIN_CFG0_P008_5_CFG_PORT_8,PORT_PIN_CFG0_P008_6_CFG_PORT_8,PORT_PIN_CFG0_P008_7_CFG_PORT_8),    \
    PORT_SET_CFG_OUT2(PORT_PIN_CFG0_P008_0_CFG_PORT_16,PORT_PIN_CFG0_P008_1_CFG_PORT_16,PORT_PIN_CFG0_P008_2_CFG_PORT_16,PORT_PIN_CFG0_P008_3_CFG_PORT_16,PORT_PIN_CFG0_P008_4_CFG_PORT_16,PORT_PIN_CFG0_P008_5_CFG_PORT_16,PORT_PIN_CFG0_P008_6_CFG_PORT_16,PORT_PIN_CFG0_P008_7_CFG_PORT_16),    \
    PORT_SET_CFG_SLEW_EXT(PORT_PIN_CFG0_P008_0_CFG_PORT_17,PORT_PIN_CFG0_P008_1_CFG_PORT_17,PORT_PIN_CFG0_P008_2_CFG_PORT_17,PORT_PIN_CFG0_P008_3_CFG_PORT_17,PORT_PIN_CFG0_P008_4_CFG_PORT_17,PORT_PIN_CFG0_P008_5_CFG_PORT_17,PORT_PIN_CFG0_P008_6_CFG_PORT_17,PORT_PIN_CFG0_P008_7_CFG_PORT_17),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG0_P008_0_CFG_PORT_18,PORT_PIN_CFG0_P008_1_CFG_PORT_18,PORT_PIN_CFG0_P008_2_CFG_PORT_18,PORT_PIN_CFG0_P008_3_CFG_PORT_18),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG0_P008_4_CFG_PORT_18,PORT_PIN_CFG0_P008_5_CFG_PORT_18,PORT_PIN_CFG0_P008_6_CFG_PORT_18,PORT_PIN_CFG0_P008_7_CFG_PORT_18),    \
    PORT_SET_CTL(PORT_PIN_CFG0_P008_0_CFG_PORT_1,PORT_PIN_CFG0_P008_1_CFG_PORT_1,PORT_PIN_CFG0_P008_2_CFG_PORT_1,PORT_PIN_CFG0_P008_3_CFG_PORT_1,PORT_PIN_CFG0_P008_4_CFG_PORT_1,PORT_PIN_CFG0_P008_5_CFG_PORT_1,PORT_PIN_CFG0_P008_6_CFG_PORT_1,PORT_PIN_CFG0_P008_7_CFG_PORT_1,PORT_CFG0_P008_CFG_PORT_0,PORT_CFG0_P008_CFG_PORT_1,PORT_CFG0_P008_CFG_PORT_2,PORT_CFG0_P008_CFG_PORT_3),    \
    PORT_SET_SYNC_CTL(PORT_PIN_CFG0_P008_0_CFG_PORT_2,PORT_PIN_CFG0_P008_1_CFG_PORT_2,PORT_PIN_CFG0_P008_2_CFG_PORT_2,PORT_PIN_CFG0_P008_3_CFG_PORT_2,PORT_PIN_CFG0_P008_4_CFG_PORT_2,PORT_PIN_CFG0_P008_5_CFG_PORT_2,PORT_PIN_CFG0_P008_6_CFG_PORT_2,PORT_PIN_CFG0_P008_7_CFG_PORT_2,PORT_PIN_CFG0_P008_0_CFG_PORT_3,PORT_PIN_CFG0_P008_1_CFG_PORT_3,PORT_PIN_CFG0_P008_2_CFG_PORT_3,PORT_PIN_CFG0_P008_3_CFG_PORT_3,PORT_PIN_CFG0_P008_4_CFG_PORT_3,PORT_PIN_CFG0_P008_5_CFG_PORT_3,PORT_PIN_CFG0_P008_6_CFG_PORT_3,PORT_PIN_CFG0_P008_7_CFG_PORT_3),    \
    {                                                                                      \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P008_0_CFG_PORT_9,PORT_PIN_CFG0_P008_0_CFG_PORT_10,PORT_PIN_CFG0_P008_0_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P008_1_CFG_PORT_9,PORT_PIN_CFG0_P008_1_CFG_PORT_10,PORT_PIN_CFG0_P008_1_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P008_2_CFG_PORT_9,PORT_PIN_CFG0_P008_2_CFG_PORT_10,PORT_PIN_CFG0_P008_2_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P008_3_CFG_PORT_9,PORT_PIN_CFG0_P008_3_CFG_PORT_10,PORT_PIN_CFG0_P008_3_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P008_4_CFG_PORT_9,PORT_PIN_CFG0_P008_4_CFG_PORT_10,PORT_PIN_CFG0_P008_4_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P008_5_CFG_PORT_9,PORT_PIN_CFG0_P008_5_CFG_PORT_10,PORT_PIN_CFG0_P008_5_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P008_6_CFG_PORT_9,PORT_PIN_CFG0_P008_6_CFG_PORT_10,PORT_PIN_CFG0_P008_6_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P008_7_CFG_PORT_9,PORT_PIN_CFG0_P008_7_CFG_PORT_10,PORT_PIN_CFG0_P008_7_CFG_PORT_11)     \
    },                                                                                     \
    {                                                                                      \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P008_0_CFG_PORT_12,PORT_PIN_CFG0_P008_0_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P008_1_CFG_PORT_12,PORT_PIN_CFG0_P008_1_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P008_2_CFG_PORT_12,PORT_PIN_CFG0_P008_2_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P008_3_CFG_PORT_12,PORT_PIN_CFG0_P008_3_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P008_4_CFG_PORT_12,PORT_PIN_CFG0_P008_4_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P008_5_CFG_PORT_12,PORT_PIN_CFG0_P008_5_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P008_6_CFG_PORT_12,PORT_PIN_CFG0_P008_6_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P008_7_CFG_PORT_12,PORT_PIN_CFG0_P008_7_CFG_PORT_13)     \
    },                                                                                     \
    PORT_SET_DU_SEL(PORT_CFG0_P008_CFG_PORT_4,PORT_CFG0_P008_CFG_PORT_5,PORT_CFG0_P008_CFG_PORT_6,PORT_CFG0_P008_CFG_PORT_7,PORT_CFG0_P008_CFG_PORT_8),    \
    PORT_SET_DU_CTL(PORT_CFG0_P008_CFG_PORT_9,PORT_CFG0_P008_CFG_PORT_10),    \
    PORT_CFG0_P008_CFG_PORT_11,    \
    PORT_SET_DIRECTION_CHANGEABLE(PORT_PIN_CFG0_P008_0_CFG_ADD_0,PORT_PIN_CFG0_P008_1_CFG_ADD_0,PORT_PIN_CFG0_P008_2_CFG_ADD_0,PORT_PIN_CFG0_P008_3_CFG_ADD_0,PORT_PIN_CFG0_P008_4_CFG_ADD_0,PORT_PIN_CFG0_P008_5_CFG_ADD_0,PORT_PIN_CFG0_P008_6_CFG_ADD_0,PORT_PIN_CFG0_P008_7_CFG_ADD_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG0_P008_0_CFG_ADD_1,PORT_PIN_CFG0_P008_1_CFG_ADD_1,PORT_PIN_CFG0_P008_2_CFG_ADD_1,PORT_PIN_CFG0_P008_3_CFG_ADD_1,PORT_PIN_CFG0_P008_4_CFG_ADD_1,PORT_PIN_CFG0_P008_5_CFG_ADD_1,PORT_PIN_CFG0_P008_6_CFG_ADD_1,PORT_PIN_CFG0_P008_7_CFG_ADD_1),    \
    {                                                                                      \
      PORT_PIN_CFG0_P008_0_CFG_PORT_4,    \
      PORT_PIN_CFG0_P008_1_CFG_PORT_4,    \
      PORT_PIN_CFG0_P008_2_CFG_PORT_4,    \
      PORT_PIN_CFG0_P008_3_CFG_PORT_4,    \
      PORT_PIN_CFG0_P008_4_CFG_PORT_4,    \
      PORT_PIN_CFG0_P008_5_CFG_PORT_4,    \
      PORT_PIN_CFG0_P008_6_CFG_PORT_4,    \
      PORT_PIN_CFG0_P008_7_CFG_PORT_4     \
    },                                                                                     \
    8U,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE  \
  },                                                                                       \
  {                                                                                        \
    PORT_CFG_DERIVATE_USE_PORT_11,                                                          \
    PORT_SET_PORT_SEL(PORT_PIN_CFG0_P011_0_CFG_PORT_0,PORT_PIN_CFG0_P011_1_CFG_PORT_0,PORT_PIN_CFG0_P011_2_CFG_PORT_0,PORT_PIN_CFG0_P011_3_CFG_PORT_0),    \
    PORT_SET_PORT_SEL(PORT_PIN_CFG0_P011_4_CFG_PORT_0,PORT_PIN_CFG0_P011_5_CFG_PORT_0,PORT_PIN_CFG0_P011_6_CFG_PORT_0,PORT_PIN_CFG0_P011_7_CFG_PORT_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG0_P011_0_CFG_GPIO_1,PORT_PIN_CFG0_P011_1_CFG_GPIO_1,PORT_PIN_CFG0_P011_2_CFG_GPIO_1,PORT_PIN_CFG0_P011_3_CFG_GPIO_1,PORT_PIN_CFG0_P011_4_CFG_GPIO_1,PORT_PIN_CFG0_P011_5_CFG_GPIO_1,PORT_PIN_CFG0_P011_6_CFG_GPIO_1,PORT_PIN_CFG0_P011_7_CFG_GPIO_1),    \
    PORT_SET_CFG(PORT_PIN_CFG0_P011_0_CFG_PORT_14,PORT_PIN_CFG0_P011_0_CFG_PORT_15,PORT_PIN_CFG0_P011_1_CFG_PORT_14,PORT_PIN_CFG0_P011_1_CFG_PORT_15,PORT_PIN_CFG0_P011_2_CFG_PORT_14,PORT_PIN_CFG0_P011_2_CFG_PORT_15,PORT_PIN_CFG0_P011_3_CFG_PORT_14,PORT_PIN_CFG0_P011_3_CFG_PORT_15,PORT_PIN_CFG0_P011_4_CFG_PORT_14,PORT_PIN_CFG0_P011_4_CFG_PORT_15,PORT_PIN_CFG0_P011_5_CFG_PORT_14,PORT_PIN_CFG0_P011_5_CFG_PORT_15,PORT_PIN_CFG0_P011_6_CFG_PORT_14,PORT_PIN_CFG0_P011_6_CFG_PORT_15,PORT_PIN_CFG0_P011_7_CFG_PORT_14,PORT_PIN_CFG0_P011_7_CFG_PORT_15),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG0_P011_0_CFG_PORT_5,PORT_PIN_CFG0_P011_1_CFG_PORT_5,PORT_PIN_CFG0_P011_2_CFG_PORT_5,PORT_PIN_CFG0_P011_3_CFG_PORT_5,PORT_PIN_CFG0_P011_4_CFG_PORT_5,PORT_PIN_CFG0_P011_5_CFG_PORT_5,PORT_PIN_CFG0_P011_6_CFG_PORT_5,PORT_PIN_CFG0_P011_7_CFG_PORT_5),    \
    PORT_SET_CFG_OUT(PORT_PIN_CFG0_P011_0_CFG_PORT_6,PORT_PIN_CFG0_P011_1_CFG_PORT_6,PORT_PIN_CFG0_P011_2_CFG_PORT_6,PORT_PIN_CFG0_P011_3_CFG_PORT_6,PORT_PIN_CFG0_P011_4_CFG_PORT_6,PORT_PIN_CFG0_P011_5_CFG_PORT_6,PORT_PIN_CFG0_P011_6_CFG_PORT_6,PORT_PIN_CFG0_P011_7_CFG_PORT_6,PORT_PIN_CFG0_P011_0_CFG_PORT_7,PORT_PIN_CFG0_P011_1_CFG_PORT_7,PORT_PIN_CFG0_P011_2_CFG_PORT_7,PORT_PIN_CFG0_P011_3_CFG_PORT_7,PORT_PIN_CFG0_P011_4_CFG_PORT_7,PORT_PIN_CFG0_P011_5_CFG_PORT_7,PORT_PIN_CFG0_P011_6_CFG_PORT_7,PORT_PIN_CFG0_P011_7_CFG_PORT_7),    \
    PORT_SET_CFG_SIO(PORT_SIO_CFG0_P011_01_CFG_PORT_0,PORT_SIO_CFG0_P011_01_CFG_PORT_1,PORT_SIO_CFG0_P011_01_CFG_PORT_2,PORT_SIO_CFG0_P011_01_CFG_PORT_3,PORT_SIO_CFG0_P011_23_CFG_PORT_0,PORT_SIO_CFG0_P011_23_CFG_PORT_1,PORT_SIO_CFG0_P011_23_CFG_PORT_2,PORT_SIO_CFG0_P011_23_CFG_PORT_3,PORT_SIO_CFG0_P011_45_CFG_PORT_0,PORT_SIO_CFG0_P011_45_CFG_PORT_1,PORT_SIO_CFG0_P011_45_CFG_PORT_2,PORT_SIO_CFG0_P011_45_CFG_PORT_3,PORT_SIO_CFG0_P011_67_CFG_PORT_0,PORT_SIO_CFG0_P011_67_CFG_PORT_1,PORT_SIO_CFG0_P011_67_CFG_PORT_2,PORT_SIO_CFG0_P011_67_CFG_PORT_3),    \
    PORT_SET_SIMPLE_8BIT(PORT_SIO_CFG0_P011_01_CFG_PORT_4,PORT_SIO_CFG0_P011_23_CFG_PORT_4,PORT_SIO_CFG0_P011_45_CFG_PORT_4,PORT_SIO_CFG0_P011_67_CFG_PORT_4, 0, 0, 0, 0),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG0_P011_0_CFG_PORT_8,PORT_PIN_CFG0_P011_1_CFG_PORT_8,PORT_PIN_CFG0_P011_2_CFG_PORT_8,PORT_PIN_CFG0_P011_3_CFG_PORT_8,PORT_PIN_CFG0_P011_4_CFG_PORT_8,PORT_PIN_CFG0_P011_5_CFG_PORT_8,PORT_PIN_CFG0_P011_6_CFG_PORT_8,PORT_PIN_CFG0_P011_7_CFG_PORT_8),    \
    PORT_SET_CFG_OUT2(PORT_PIN_CFG0_P011_0_CFG_PORT_16,PORT_PIN_CFG0_P011_1_CFG_PORT_16,PORT_PIN_CFG0_P011_2_CFG_PORT_16,PORT_PIN_CFG0_P011_3_CFG_PORT_16,PORT_PIN_CFG0_P011_4_CFG_PORT_16,PORT_PIN_CFG0_P011_5_CFG_PORT_16,PORT_PIN_CFG0_P011_6_CFG_PORT_16,PORT_PIN_CFG0_P011_7_CFG_PORT_16),    \
    PORT_SET_CFG_SLEW_EXT(PORT_PIN_CFG0_P011_0_CFG_PORT_17,PORT_PIN_CFG0_P011_1_CFG_PORT_17,PORT_PIN_CFG0_P011_2_CFG_PORT_17,PORT_PIN_CFG0_P011_3_CFG_PORT_17,PORT_PIN_CFG0_P011_4_CFG_PORT_17,PORT_PIN_CFG0_P011_5_CFG_PORT_17,PORT_PIN_CFG0_P011_6_CFG_PORT_17,PORT_PIN_CFG0_P011_7_CFG_PORT_17),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG0_P011_0_CFG_PORT_18,PORT_PIN_CFG0_P011_1_CFG_PORT_18,PORT_PIN_CFG0_P011_2_CFG_PORT_18,PORT_PIN_CFG0_P011_3_CFG_PORT_18),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG0_P011_4_CFG_PORT_18,PORT_PIN_CFG0_P011_5_CFG_PORT_18,PORT_PIN_CFG0_P011_6_CFG_PORT_18,PORT_PIN_CFG0_P011_7_CFG_PORT_18),    \
    PORT_SET_CTL(PORT_PIN_CFG0_P011_0_CFG_PORT_1,PORT_PIN_CFG0_P011_1_CFG_PORT_1,PORT_PIN_CFG0_P011_2_CFG_PORT_1,PORT_PIN_CFG0_P011_3_CFG_PORT_1,PORT_PIN_CFG0_P011_4_CFG_PORT_1,PORT_PIN_CFG0_P011_5_CFG_PORT_1,PORT_PIN_CFG0_P011_6_CFG_PORT_1,PORT_PIN_CFG0_P011_7_CFG_PORT_1,PORT_CFG0_P011_CFG_PORT_0,PORT_CFG0_P011_CFG_PORT_1,PORT_CFG0_P011_CFG_PORT_2,PORT_CFG0_P011_CFG_PORT_3),    \
    PORT_SET_SYNC_CTL(PORT_PIN_CFG0_P011_0_CFG_PORT_2,PORT_PIN_CFG0_P011_1_CFG_PORT_2,PORT_PIN_CFG0_P011_2_CFG_PORT_2,PORT_PIN_CFG0_P011_3_CFG_PORT_2,PORT_PIN_CFG0_P011_4_CFG_PORT_2,PORT_PIN_CFG0_P011_5_CFG_PORT_2,PORT_PIN_CFG0_P011_6_CFG_PORT_2,PORT_PIN_CFG0_P011_7_CFG_PORT_2,PORT_PIN_CFG0_P011_0_CFG_PORT_3,PORT_PIN_CFG0_P011_1_CFG_PORT_3,PORT_PIN_CFG0_P011_2_CFG_PORT_3,PORT_PIN_CFG0_P011_3_CFG_PORT_3,PORT_PIN_CFG0_P011_4_CFG_PORT_3,PORT_PIN_CFG0_P011_5_CFG_PORT_3,PORT_PIN_CFG0_P011_6_CFG_PORT_3,PORT_PIN_CFG0_P011_7_CFG_PORT_3),    \
    {                                                                                      \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P011_0_CFG_PORT_9,PORT_PIN_CFG0_P011_0_CFG_PORT_10,PORT_PIN_CFG0_P011_0_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P011_1_CFG_PORT_9,PORT_PIN_CFG0_P011_1_CFG_PORT_10,PORT_PIN_CFG0_P011_1_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P011_2_CFG_PORT_9,PORT_PIN_CFG0_P011_2_CFG_PORT_10,PORT_PIN_CFG0_P011_2_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P011_3_CFG_PORT_9,PORT_PIN_CFG0_P011_3_CFG_PORT_10,PORT_PIN_CFG0_P011_3_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P011_4_CFG_PORT_9,PORT_PIN_CFG0_P011_4_CFG_PORT_10,PORT_PIN_CFG0_P011_4_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P011_5_CFG_PORT_9,PORT_PIN_CFG0_P011_5_CFG_PORT_10,PORT_PIN_CFG0_P011_5_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P011_6_CFG_PORT_9,PORT_PIN_CFG0_P011_6_CFG_PORT_10,PORT_PIN_CFG0_P011_6_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P011_7_CFG_PORT_9,PORT_PIN_CFG0_P011_7_CFG_PORT_10,PORT_PIN_CFG0_P011_7_CFG_PORT_11)     \
    },                                                                                     \
    {                                                                                      \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P011_0_CFG_PORT_12,PORT_PIN_CFG0_P011_0_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P011_1_CFG_PORT_12,PORT_PIN_CFG0_P011_1_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P011_2_CFG_PORT_12,PORT_PIN_CFG0_P011_2_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P011_3_CFG_PORT_12,PORT_PIN_CFG0_P011_3_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P011_4_CFG_PORT_12,PORT_PIN_CFG0_P011_4_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P011_5_CFG_PORT_12,PORT_PIN_CFG0_P011_5_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P011_6_CFG_PORT_12,PORT_PIN_CFG0_P011_6_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P011_7_CFG_PORT_12,PORT_PIN_CFG0_P011_7_CFG_PORT_13)     \
    },                                                                                     \
    PORT_SET_DU_SEL(PORT_CFG0_P011_CFG_PORT_4,PORT_CFG0_P011_CFG_PORT_5,PORT_CFG0_P011_CFG_PORT_6,PORT_CFG0_P011_CFG_PORT_7,PORT_CFG0_P011_CFG_PORT_8),    \
    PORT_SET_DU_CTL(PORT_CFG0_P011_CFG_PORT_9,PORT_CFG0_P011_CFG_PORT_10),    \
    PORT_CFG0_P011_CFG_PORT_11,    \
    PORT_SET_DIRECTION_CHANGEABLE(PORT_PIN_CFG0_P011_0_CFG_ADD_0,PORT_PIN_CFG0_P011_1_CFG_ADD_0,PORT_PIN_CFG0_P011_2_CFG_ADD_0,PORT_PIN_CFG0_P011_3_CFG_ADD_0,PORT_PIN_CFG0_P011_4_CFG_ADD_0,PORT_PIN_CFG0_P011_5_CFG_ADD_0,PORT_PIN_CFG0_P011_6_CFG_ADD_0,PORT_PIN_CFG0_P011_7_CFG_ADD_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG0_P011_0_CFG_ADD_1,PORT_PIN_CFG0_P011_1_CFG_ADD_1,PORT_PIN_CFG0_P011_2_CFG_ADD_1,PORT_PIN_CFG0_P011_3_CFG_ADD_1,PORT_PIN_CFG0_P011_4_CFG_ADD_1,PORT_PIN_CFG0_P011_5_CFG_ADD_1,PORT_PIN_CFG0_P011_6_CFG_ADD_1,PORT_PIN_CFG0_P011_7_CFG_ADD_1),    \
    {                                                                                      \
      PORT_PIN_CFG0_P011_0_CFG_PORT_4,    \
      PORT_PIN_CFG0_P011_1_CFG_PORT_4,    \
      PORT_PIN_CFG0_P011_2_CFG_PORT_4,    \
      PORT_PIN_CFG0_P011_3_CFG_PORT_4,    \
      PORT_PIN_CFG0_P011_4_CFG_PORT_4,    \
      PORT_PIN_CFG0_P011_5_CFG_PORT_4,    \
      PORT_PIN_CFG0_P011_6_CFG_PORT_4,    \
      PORT_PIN_CFG0_P011_7_CFG_PORT_4     \
    },                                                                                     \
    11U,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE  \
  },                                                                                       \
  {                                                                                        \
    PORT_CFG_DERIVATE_USE_PORT_12,                                                          \
    PORT_SET_PORT_SEL(PORT_PIN_CFG0_P012_0_CFG_PORT_0,PORT_PIN_CFG0_P012_1_CFG_PORT_0,PORT_PIN_CFG0_P012_2_CFG_PORT_0,PORT_PIN_CFG0_P012_3_CFG_PORT_0),    \
    PORT_SET_PORT_SEL(PORT_PIN_CFG0_P012_4_CFG_PORT_0,PORT_PIN_CFG0_P012_5_CFG_PORT_0,PORT_PIN_CFG0_P012_6_CFG_PORT_0,PORT_PIN_CFG0_P012_7_CFG_PORT_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG0_P012_0_CFG_GPIO_1,PORT_PIN_CFG0_P012_1_CFG_GPIO_1,PORT_PIN_CFG0_P012_2_CFG_GPIO_1,PORT_PIN_CFG0_P012_3_CFG_GPIO_1,PORT_PIN_CFG0_P012_4_CFG_GPIO_1,PORT_PIN_CFG0_P012_5_CFG_GPIO_1,PORT_PIN_CFG0_P012_6_CFG_GPIO_1,PORT_PIN_CFG0_P012_7_CFG_GPIO_1),    \
    PORT_SET_CFG(PORT_PIN_CFG0_P012_0_CFG_PORT_14,PORT_PIN_CFG0_P012_0_CFG_PORT_15,PORT_PIN_CFG0_P012_1_CFG_PORT_14,PORT_PIN_CFG0_P012_1_CFG_PORT_15,PORT_PIN_CFG0_P012_2_CFG_PORT_14,PORT_PIN_CFG0_P012_2_CFG_PORT_15,PORT_PIN_CFG0_P012_3_CFG_PORT_14,PORT_PIN_CFG0_P012_3_CFG_PORT_15,PORT_PIN_CFG0_P012_4_CFG_PORT_14,PORT_PIN_CFG0_P012_4_CFG_PORT_15,PORT_PIN_CFG0_P012_5_CFG_PORT_14,PORT_PIN_CFG0_P012_5_CFG_PORT_15,PORT_PIN_CFG0_P012_6_CFG_PORT_14,PORT_PIN_CFG0_P012_6_CFG_PORT_15,PORT_PIN_CFG0_P012_7_CFG_PORT_14,PORT_PIN_CFG0_P012_7_CFG_PORT_15),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG0_P012_0_CFG_PORT_5,PORT_PIN_CFG0_P012_1_CFG_PORT_5,PORT_PIN_CFG0_P012_2_CFG_PORT_5,PORT_PIN_CFG0_P012_3_CFG_PORT_5,PORT_PIN_CFG0_P012_4_CFG_PORT_5,PORT_PIN_CFG0_P012_5_CFG_PORT_5,PORT_PIN_CFG0_P012_6_CFG_PORT_5,PORT_PIN_CFG0_P012_7_CFG_PORT_5),    \
    PORT_SET_CFG_OUT(PORT_PIN_CFG0_P012_0_CFG_PORT_6,PORT_PIN_CFG0_P012_1_CFG_PORT_6,PORT_PIN_CFG0_P012_2_CFG_PORT_6,PORT_PIN_CFG0_P012_3_CFG_PORT_6,PORT_PIN_CFG0_P012_4_CFG_PORT_6,PORT_PIN_CFG0_P012_5_CFG_PORT_6,PORT_PIN_CFG0_P012_6_CFG_PORT_6,PORT_PIN_CFG0_P012_7_CFG_PORT_6,PORT_PIN_CFG0_P012_0_CFG_PORT_7,PORT_PIN_CFG0_P012_1_CFG_PORT_7,PORT_PIN_CFG0_P012_2_CFG_PORT_7,PORT_PIN_CFG0_P012_3_CFG_PORT_7,PORT_PIN_CFG0_P012_4_CFG_PORT_7,PORT_PIN_CFG0_P012_5_CFG_PORT_7,PORT_PIN_CFG0_P012_6_CFG_PORT_7,PORT_PIN_CFG0_P012_7_CFG_PORT_7),    \
    PORT_SET_CFG_SIO(PORT_SIO_CFG0_P012_01_CFG_PORT_0,PORT_SIO_CFG0_P012_01_CFG_PORT_1,PORT_SIO_CFG0_P012_01_CFG_PORT_2,PORT_SIO_CFG0_P012_01_CFG_PORT_3,PORT_SIO_CFG0_P012_23_CFG_PORT_0,PORT_SIO_CFG0_P012_23_CFG_PORT_1,PORT_SIO_CFG0_P012_23_CFG_PORT_2,PORT_SIO_CFG0_P012_23_CFG_PORT_3,PORT_SIO_CFG0_P012_45_CFG_PORT_0,PORT_SIO_CFG0_P012_45_CFG_PORT_1,PORT_SIO_CFG0_P012_45_CFG_PORT_2,PORT_SIO_CFG0_P012_45_CFG_PORT_3,PORT_SIO_CFG0_P012_67_CFG_PORT_0,PORT_SIO_CFG0_P012_67_CFG_PORT_1,PORT_SIO_CFG0_P012_67_CFG_PORT_2,PORT_SIO_CFG0_P012_67_CFG_PORT_3),    \
    PORT_SET_SIMPLE_8BIT(PORT_SIO_CFG0_P012_01_CFG_PORT_4,PORT_SIO_CFG0_P012_23_CFG_PORT_4,PORT_SIO_CFG0_P012_45_CFG_PORT_4,PORT_SIO_CFG0_P012_67_CFG_PORT_4, 0, 0, 0, 0),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG0_P012_0_CFG_PORT_8,PORT_PIN_CFG0_P012_1_CFG_PORT_8,PORT_PIN_CFG0_P012_2_CFG_PORT_8,PORT_PIN_CFG0_P012_3_CFG_PORT_8,PORT_PIN_CFG0_P012_4_CFG_PORT_8,PORT_PIN_CFG0_P012_5_CFG_PORT_8,PORT_PIN_CFG0_P012_6_CFG_PORT_8,PORT_PIN_CFG0_P012_7_CFG_PORT_8),    \
    PORT_SET_CFG_OUT2(PORT_PIN_CFG0_P012_0_CFG_PORT_16,PORT_PIN_CFG0_P012_1_CFG_PORT_16,PORT_PIN_CFG0_P012_2_CFG_PORT_16,PORT_PIN_CFG0_P012_3_CFG_PORT_16,PORT_PIN_CFG0_P012_4_CFG_PORT_16,PORT_PIN_CFG0_P012_5_CFG_PORT_16,PORT_PIN_CFG0_P012_6_CFG_PORT_16,PORT_PIN_CFG0_P012_7_CFG_PORT_16),    \
    PORT_SET_CFG_SLEW_EXT(PORT_PIN_CFG0_P012_0_CFG_PORT_17,PORT_PIN_CFG0_P012_1_CFG_PORT_17,PORT_PIN_CFG0_P012_2_CFG_PORT_17,PORT_PIN_CFG0_P012_3_CFG_PORT_17,PORT_PIN_CFG0_P012_4_CFG_PORT_17,PORT_PIN_CFG0_P012_5_CFG_PORT_17,PORT_PIN_CFG0_P012_6_CFG_PORT_17,PORT_PIN_CFG0_P012_7_CFG_PORT_17),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG0_P012_0_CFG_PORT_18,PORT_PIN_CFG0_P012_1_CFG_PORT_18,PORT_PIN_CFG0_P012_2_CFG_PORT_18,PORT_PIN_CFG0_P012_3_CFG_PORT_18),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG0_P012_4_CFG_PORT_18,PORT_PIN_CFG0_P012_5_CFG_PORT_18,PORT_PIN_CFG0_P012_6_CFG_PORT_18,PORT_PIN_CFG0_P012_7_CFG_PORT_18),    \
    PORT_SET_CTL(PORT_PIN_CFG0_P012_0_CFG_PORT_1,PORT_PIN_CFG0_P012_1_CFG_PORT_1,PORT_PIN_CFG0_P012_2_CFG_PORT_1,PORT_PIN_CFG0_P012_3_CFG_PORT_1,PORT_PIN_CFG0_P012_4_CFG_PORT_1,PORT_PIN_CFG0_P012_5_CFG_PORT_1,PORT_PIN_CFG0_P012_6_CFG_PORT_1,PORT_PIN_CFG0_P012_7_CFG_PORT_1,PORT_CFG0_P012_CFG_PORT_0,PORT_CFG0_P012_CFG_PORT_1,PORT_CFG0_P012_CFG_PORT_2,PORT_CFG0_P012_CFG_PORT_3),    \
    PORT_SET_SYNC_CTL(PORT_PIN_CFG0_P012_0_CFG_PORT_2,PORT_PIN_CFG0_P012_1_CFG_PORT_2,PORT_PIN_CFG0_P012_2_CFG_PORT_2,PORT_PIN_CFG0_P012_3_CFG_PORT_2,PORT_PIN_CFG0_P012_4_CFG_PORT_2,PORT_PIN_CFG0_P012_5_CFG_PORT_2,PORT_PIN_CFG0_P012_6_CFG_PORT_2,PORT_PIN_CFG0_P012_7_CFG_PORT_2,PORT_PIN_CFG0_P012_0_CFG_PORT_3,PORT_PIN_CFG0_P012_1_CFG_PORT_3,PORT_PIN_CFG0_P012_2_CFG_PORT_3,PORT_PIN_CFG0_P012_3_CFG_PORT_3,PORT_PIN_CFG0_P012_4_CFG_PORT_3,PORT_PIN_CFG0_P012_5_CFG_PORT_3,PORT_PIN_CFG0_P012_6_CFG_PORT_3,PORT_PIN_CFG0_P012_7_CFG_PORT_3),    \
    {                                                                                      \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P012_0_CFG_PORT_9,PORT_PIN_CFG0_P012_0_CFG_PORT_10,PORT_PIN_CFG0_P012_0_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P012_1_CFG_PORT_9,PORT_PIN_CFG0_P012_1_CFG_PORT_10,PORT_PIN_CFG0_P012_1_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P012_2_CFG_PORT_9,PORT_PIN_CFG0_P012_2_CFG_PORT_10,PORT_PIN_CFG0_P012_2_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P012_3_CFG_PORT_9,PORT_PIN_CFG0_P012_3_CFG_PORT_10,PORT_PIN_CFG0_P012_3_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P012_4_CFG_PORT_9,PORT_PIN_CFG0_P012_4_CFG_PORT_10,PORT_PIN_CFG0_P012_4_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P012_5_CFG_PORT_9,PORT_PIN_CFG0_P012_5_CFG_PORT_10,PORT_PIN_CFG0_P012_5_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P012_6_CFG_PORT_9,PORT_PIN_CFG0_P012_6_CFG_PORT_10,PORT_PIN_CFG0_P012_6_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P012_7_CFG_PORT_9,PORT_PIN_CFG0_P012_7_CFG_PORT_10,PORT_PIN_CFG0_P012_7_CFG_PORT_11)     \
    },                                                                                     \
    {                                                                                      \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P012_0_CFG_PORT_12,PORT_PIN_CFG0_P012_0_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P012_1_CFG_PORT_12,PORT_PIN_CFG0_P012_1_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P012_2_CFG_PORT_12,PORT_PIN_CFG0_P012_2_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P012_3_CFG_PORT_12,PORT_PIN_CFG0_P012_3_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P012_4_CFG_PORT_12,PORT_PIN_CFG0_P012_4_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P012_5_CFG_PORT_12,PORT_PIN_CFG0_P012_5_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P012_6_CFG_PORT_12,PORT_PIN_CFG0_P012_6_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P012_7_CFG_PORT_12,PORT_PIN_CFG0_P012_7_CFG_PORT_13)     \
    },                                                                                     \
    PORT_SET_DU_SEL(PORT_CFG0_P012_CFG_PORT_4,PORT_CFG0_P012_CFG_PORT_5,PORT_CFG0_P012_CFG_PORT_6,PORT_CFG0_P012_CFG_PORT_7,PORT_CFG0_P012_CFG_PORT_8),    \
    PORT_SET_DU_CTL(PORT_CFG0_P012_CFG_PORT_9,PORT_CFG0_P012_CFG_PORT_10),    \
    PORT_CFG0_P012_CFG_PORT_11,    \
    PORT_SET_DIRECTION_CHANGEABLE(PORT_PIN_CFG0_P012_0_CFG_ADD_0,PORT_PIN_CFG0_P012_1_CFG_ADD_0,PORT_PIN_CFG0_P012_2_CFG_ADD_0,PORT_PIN_CFG0_P012_3_CFG_ADD_0,PORT_PIN_CFG0_P012_4_CFG_ADD_0,PORT_PIN_CFG0_P012_5_CFG_ADD_0,PORT_PIN_CFG0_P012_6_CFG_ADD_0,PORT_PIN_CFG0_P012_7_CFG_ADD_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG0_P012_0_CFG_ADD_1,PORT_PIN_CFG0_P012_1_CFG_ADD_1,PORT_PIN_CFG0_P012_2_CFG_ADD_1,PORT_PIN_CFG0_P012_3_CFG_ADD_1,PORT_PIN_CFG0_P012_4_CFG_ADD_1,PORT_PIN_CFG0_P012_5_CFG_ADD_1,PORT_PIN_CFG0_P012_6_CFG_ADD_1,PORT_PIN_CFG0_P012_7_CFG_ADD_1),    \
    {                                                                                      \
      PORT_PIN_CFG0_P012_0_CFG_PORT_4,    \
      PORT_PIN_CFG0_P012_1_CFG_PORT_4,    \
      PORT_PIN_CFG0_P012_2_CFG_PORT_4,    \
      PORT_PIN_CFG0_P012_3_CFG_PORT_4,    \
      PORT_PIN_CFG0_P012_4_CFG_PORT_4,    \
      PORT_PIN_CFG0_P012_5_CFG_PORT_4,    \
      PORT_PIN_CFG0_P012_6_CFG_PORT_4,    \
      PORT_PIN_CFG0_P012_7_CFG_PORT_4     \
    },                                                                                     \
    12U,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_TRUE,  \
    PORT_FALSE,  \
    PORT_FALSE  \
  },                                                                                       \
  {                                                                                        \
    PORT_CFG_DERIVATE_USE_PORT_13,                                                          \
    PORT_SET_PORT_SEL(PORT_PIN_CFG0_P013_0_CFG_PORT_0,PORT_PIN_CFG0_P013_1_CFG_PORT_0,PORT_PIN_CFG0_P013_2_CFG_PORT_0,PORT_PIN_CFG0_P013_3_CFG_PORT_0),    \
    PORT_SET_PORT_SEL(PORT_PIN_CFG0_P013_4_CFG_PORT_0,PORT_PIN_CFG0_P013_5_CFG_PORT_0,PORT_PIN_CFG0_P013_6_CFG_PORT_0,PORT_PIN_CFG0_P013_7_CFG_PORT_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG0_P013_0_CFG_GPIO_1,PORT_PIN_CFG0_P013_1_CFG_GPIO_1,PORT_PIN_CFG0_P013_2_CFG_GPIO_1,PORT_PIN_CFG0_P013_3_CFG_GPIO_1,PORT_PIN_CFG0_P013_4_CFG_GPIO_1,PORT_PIN_CFG0_P013_5_CFG_GPIO_1,PORT_PIN_CFG0_P013_6_CFG_GPIO_1,PORT_PIN_CFG0_P013_7_CFG_GPIO_1),    \
    PORT_SET_CFG(PORT_PIN_CFG0_P013_0_CFG_PORT_14,PORT_PIN_CFG0_P013_0_CFG_PORT_15,PORT_PIN_CFG0_P013_1_CFG_PORT_14,PORT_PIN_CFG0_P013_1_CFG_PORT_15,PORT_PIN_CFG0_P013_2_CFG_PORT_14,PORT_PIN_CFG0_P013_2_CFG_PORT_15,PORT_PIN_CFG0_P013_3_CFG_PORT_14,PORT_PIN_CFG0_P013_3_CFG_PORT_15,PORT_PIN_CFG0_P013_4_CFG_PORT_14,PORT_PIN_CFG0_P013_4_CFG_PORT_15,PORT_PIN_CFG0_P013_5_CFG_PORT_14,PORT_PIN_CFG0_P013_5_CFG_PORT_15,PORT_PIN_CFG0_P013_6_CFG_PORT_14,PORT_PIN_CFG0_P013_6_CFG_PORT_15,PORT_PIN_CFG0_P013_7_CFG_PORT_14,PORT_PIN_CFG0_P013_7_CFG_PORT_15),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG0_P013_0_CFG_PORT_5,PORT_PIN_CFG0_P013_1_CFG_PORT_5,PORT_PIN_CFG0_P013_2_CFG_PORT_5,PORT_PIN_CFG0_P013_3_CFG_PORT_5,PORT_PIN_CFG0_P013_4_CFG_PORT_5,PORT_PIN_CFG0_P013_5_CFG_PORT_5,PORT_PIN_CFG0_P013_6_CFG_PORT_5,PORT_PIN_CFG0_P013_7_CFG_PORT_5),    \
    PORT_SET_CFG_OUT(PORT_PIN_CFG0_P013_0_CFG_PORT_6,PORT_PIN_CFG0_P013_1_CFG_PORT_6,PORT_PIN_CFG0_P013_2_CFG_PORT_6,PORT_PIN_CFG0_P013_3_CFG_PORT_6,PORT_PIN_CFG0_P013_4_CFG_PORT_6,PORT_PIN_CFG0_P013_5_CFG_PORT_6,PORT_PIN_CFG0_P013_6_CFG_PORT_6,PORT_PIN_CFG0_P013_7_CFG_PORT_6,PORT_PIN_CFG0_P013_0_CFG_PORT_7,PORT_PIN_CFG0_P013_1_CFG_PORT_7,PORT_PIN_CFG0_P013_2_CFG_PORT_7,PORT_PIN_CFG0_P013_3_CFG_PORT_7,PORT_PIN_CFG0_P013_4_CFG_PORT_7,PORT_PIN_CFG0_P013_5_CFG_PORT_7,PORT_PIN_CFG0_P013_6_CFG_PORT_7,PORT_PIN_CFG0_P013_7_CFG_PORT_7),    \
    PORT_SET_CFG_SIO(PORT_SIO_CFG0_P013_01_CFG_PORT_0,PORT_SIO_CFG0_P013_01_CFG_PORT_1,PORT_SIO_CFG0_P013_01_CFG_PORT_2,PORT_SIO_CFG0_P013_01_CFG_PORT_3,PORT_SIO_CFG0_P013_23_CFG_PORT_0,PORT_SIO_CFG0_P013_23_CFG_PORT_1,PORT_SIO_CFG0_P013_23_CFG_PORT_2,PORT_SIO_CFG0_P013_23_CFG_PORT_3,PORT_SIO_CFG0_P013_45_CFG_PORT_0,PORT_SIO_CFG0_P013_45_CFG_PORT_1,PORT_SIO_CFG0_P013_45_CFG_PORT_2,PORT_SIO_CFG0_P013_45_CFG_PORT_3,PORT_SIO_CFG0_P013_67_CFG_PORT_0,PORT_SIO_CFG0_P013_67_CFG_PORT_1,PORT_SIO_CFG0_P013_67_CFG_PORT_2,PORT_SIO_CFG0_P013_67_CFG_PORT_3),    \
    PORT_SET_SIMPLE_8BIT(PORT_SIO_CFG0_P013_01_CFG_PORT_4,PORT_SIO_CFG0_P013_23_CFG_PORT_4,PORT_SIO_CFG0_P013_45_CFG_PORT_4,PORT_SIO_CFG0_P013_67_CFG_PORT_4, 0, 0, 0, 0),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG0_P013_0_CFG_PORT_8,PORT_PIN_CFG0_P013_1_CFG_PORT_8,PORT_PIN_CFG0_P013_2_CFG_PORT_8,PORT_PIN_CFG0_P013_3_CFG_PORT_8,PORT_PIN_CFG0_P013_4_CFG_PORT_8,PORT_PIN_CFG0_P013_5_CFG_PORT_8,PORT_PIN_CFG0_P013_6_CFG_PORT_8,PORT_PIN_CFG0_P013_7_CFG_PORT_8),    \
    PORT_SET_CFG_OUT2(PORT_PIN_CFG0_P013_0_CFG_PORT_16,PORT_PIN_CFG0_P013_1_CFG_PORT_16,PORT_PIN_CFG0_P013_2_CFG_PORT_16,PORT_PIN_CFG0_P013_3_CFG_PORT_16,PORT_PIN_CFG0_P013_4_CFG_PORT_16,PORT_PIN_CFG0_P013_5_CFG_PORT_16,PORT_PIN_CFG0_P013_6_CFG_PORT_16,PORT_PIN_CFG0_P013_7_CFG_PORT_16),    \
    PORT_SET_CFG_SLEW_EXT(PORT_PIN_CFG0_P013_0_CFG_PORT_17,PORT_PIN_CFG0_P013_1_CFG_PORT_17,PORT_PIN_CFG0_P013_2_CFG_PORT_17,PORT_PIN_CFG0_P013_3_CFG_PORT_17,PORT_PIN_CFG0_P013_4_CFG_PORT_17,PORT_PIN_CFG0_P013_5_CFG_PORT_17,PORT_PIN_CFG0_P013_6_CFG_PORT_17,PORT_PIN_CFG0_P013_7_CFG_PORT_17),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG0_P013_0_CFG_PORT_18,PORT_PIN_CFG0_P013_1_CFG_PORT_18,PORT_PIN_CFG0_P013_2_CFG_PORT_18,PORT_PIN_CFG0_P013_3_CFG_PORT_18),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG0_P013_4_CFG_PORT_18,PORT_PIN_CFG0_P013_5_CFG_PORT_18,PORT_PIN_CFG0_P013_6_CFG_PORT_18,PORT_PIN_CFG0_P013_7_CFG_PORT_18),    \
    PORT_SET_CTL(PORT_PIN_CFG0_P013_0_CFG_PORT_1,PORT_PIN_CFG0_P013_1_CFG_PORT_1,PORT_PIN_CFG0_P013_2_CFG_PORT_1,PORT_PIN_CFG0_P013_3_CFG_PORT_1,PORT_PIN_CFG0_P013_4_CFG_PORT_1,PORT_PIN_CFG0_P013_5_CFG_PORT_1,PORT_PIN_CFG0_P013_6_CFG_PORT_1,PORT_PIN_CFG0_P013_7_CFG_PORT_1,PORT_CFG0_P013_CFG_PORT_0,PORT_CFG0_P013_CFG_PORT_1,PORT_CFG0_P013_CFG_PORT_2,PORT_CFG0_P013_CFG_PORT_3),    \
    PORT_SET_SYNC_CTL(PORT_PIN_CFG0_P013_0_CFG_PORT_2,PORT_PIN_CFG0_P013_1_CFG_PORT_2,PORT_PIN_CFG0_P013_2_CFG_PORT_2,PORT_PIN_CFG0_P013_3_CFG_PORT_2,PORT_PIN_CFG0_P013_4_CFG_PORT_2,PORT_PIN_CFG0_P013_5_CFG_PORT_2,PORT_PIN_CFG0_P013_6_CFG_PORT_2,PORT_PIN_CFG0_P013_7_CFG_PORT_2,PORT_PIN_CFG0_P013_0_CFG_PORT_3,PORT_PIN_CFG0_P013_1_CFG_PORT_3,PORT_PIN_CFG0_P013_2_CFG_PORT_3,PORT_PIN_CFG0_P013_3_CFG_PORT_3,PORT_PIN_CFG0_P013_4_CFG_PORT_3,PORT_PIN_CFG0_P013_5_CFG_PORT_3,PORT_PIN_CFG0_P013_6_CFG_PORT_3,PORT_PIN_CFG0_P013_7_CFG_PORT_3),    \
    {                                                                                      \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P013_0_CFG_PORT_9,PORT_PIN_CFG0_P013_0_CFG_PORT_10,PORT_PIN_CFG0_P013_0_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P013_1_CFG_PORT_9,PORT_PIN_CFG0_P013_1_CFG_PORT_10,PORT_PIN_CFG0_P013_1_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P013_2_CFG_PORT_9,PORT_PIN_CFG0_P013_2_CFG_PORT_10,PORT_PIN_CFG0_P013_2_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P013_3_CFG_PORT_9,PORT_PIN_CFG0_P013_3_CFG_PORT_10,PORT_PIN_CFG0_P013_3_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P013_4_CFG_PORT_9,PORT_PIN_CFG0_P013_4_CFG_PORT_10,PORT_PIN_CFG0_P013_4_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P013_5_CFG_PORT_9,PORT_PIN_CFG0_P013_5_CFG_PORT_10,PORT_PIN_CFG0_P013_5_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P013_6_CFG_PORT_9,PORT_PIN_CFG0_P013_6_CFG_PORT_10,PORT_PIN_CFG0_P013_6_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P013_7_CFG_PORT_9,PORT_PIN_CFG0_P013_7_CFG_PORT_10,PORT_PIN_CFG0_P013_7_CFG_PORT_11)     \
    },                                                                                     \
    {                                                                                      \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P013_0_CFG_PORT_12,PORT_PIN_CFG0_P013_0_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P013_1_CFG_PORT_12,PORT_PIN_CFG0_P013_1_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P013_2_CFG_PORT_12,PORT_PIN_CFG0_P013_2_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P013_3_CFG_PORT_12,PORT_PIN_CFG0_P013_3_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P013_4_CFG_PORT_12,PORT_PIN_CFG0_P013_4_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P013_5_CFG_PORT_12,PORT_PIN_CFG0_P013_5_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P013_6_CFG_PORT_12,PORT_PIN_CFG0_P013_6_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P013_7_CFG_PORT_12,PORT_PIN_CFG0_P013_7_CFG_PORT_13)     \
    },                                                                                     \
    PORT_SET_DU_SEL(PORT_CFG0_P013_CFG_PORT_4,PORT_CFG0_P013_CFG_PORT_5,PORT_CFG0_P013_CFG_PORT_6,PORT_CFG0_P013_CFG_PORT_7,PORT_CFG0_P013_CFG_PORT_8),    \
    PORT_SET_DU_CTL(PORT_CFG0_P013_CFG_PORT_9,PORT_CFG0_P013_CFG_PORT_10),    \
    PORT_CFG0_P013_CFG_PORT_11,    \
    PORT_SET_DIRECTION_CHANGEABLE(PORT_PIN_CFG0_P013_0_CFG_ADD_0,PORT_PIN_CFG0_P013_1_CFG_ADD_0,PORT_PIN_CFG0_P013_2_CFG_ADD_0,PORT_PIN_CFG0_P013_3_CFG_ADD_0,PORT_PIN_CFG0_P013_4_CFG_ADD_0,PORT_PIN_CFG0_P013_5_CFG_ADD_0,PORT_PIN_CFG0_P013_6_CFG_ADD_0,PORT_PIN_CFG0_P013_7_CFG_ADD_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG0_P013_0_CFG_ADD_1,PORT_PIN_CFG0_P013_1_CFG_ADD_1,PORT_PIN_CFG0_P013_2_CFG_ADD_1,PORT_PIN_CFG0_P013_3_CFG_ADD_1,PORT_PIN_CFG0_P013_4_CFG_ADD_1,PORT_PIN_CFG0_P013_5_CFG_ADD_1,PORT_PIN_CFG0_P013_6_CFG_ADD_1,PORT_PIN_CFG0_P013_7_CFG_ADD_1),    \
    {                                                                                      \
      PORT_PIN_CFG0_P013_0_CFG_PORT_4,    \
      PORT_PIN_CFG0_P013_1_CFG_PORT_4,    \
      PORT_PIN_CFG0_P013_2_CFG_PORT_4,    \
      PORT_PIN_CFG0_P013_3_CFG_PORT_4,    \
      PORT_PIN_CFG0_P013_4_CFG_PORT_4,    \
      PORT_PIN_CFG0_P013_5_CFG_PORT_4,    \
      PORT_PIN_CFG0_P013_6_CFG_PORT_4,    \
      PORT_PIN_CFG0_P013_7_CFG_PORT_4     \
    },                                                                                     \
    13U,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_TRUE,  \
    PORT_FALSE,  \
    PORT_FALSE  \
  },                                                                                       \
  {                                                                                        \
    PORT_CFG_DERIVATE_USE_PORT_14,                                                          \
    PORT_SET_PORT_SEL(PORT_PIN_CFG0_P014_0_CFG_PORT_0,PORT_PIN_CFG0_P014_1_CFG_PORT_0,PORT_PIN_CFG0_P014_2_CFG_PORT_0,PORT_PIN_CFG0_P014_3_CFG_PORT_0),    \
    PORT_SET_PORT_SEL(PORT_PIN_CFG0_P014_4_CFG_PORT_0,PORT_PIN_CFG0_P014_5_CFG_PORT_0,PORT_PIN_CFG0_P014_6_CFG_PORT_0,PORT_PIN_CFG0_P014_7_CFG_PORT_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG0_P014_0_CFG_GPIO_1,PORT_PIN_CFG0_P014_1_CFG_GPIO_1,PORT_PIN_CFG0_P014_2_CFG_GPIO_1,PORT_PIN_CFG0_P014_3_CFG_GPIO_1,PORT_PIN_CFG0_P014_4_CFG_GPIO_1,PORT_PIN_CFG0_P014_5_CFG_GPIO_1,PORT_PIN_CFG0_P014_6_CFG_GPIO_1,PORT_PIN_CFG0_P014_7_CFG_GPIO_1),    \
    PORT_SET_CFG(PORT_PIN_CFG0_P014_0_CFG_PORT_14,PORT_PIN_CFG0_P014_0_CFG_PORT_15,PORT_PIN_CFG0_P014_1_CFG_PORT_14,PORT_PIN_CFG0_P014_1_CFG_PORT_15,PORT_PIN_CFG0_P014_2_CFG_PORT_14,PORT_PIN_CFG0_P014_2_CFG_PORT_15,PORT_PIN_CFG0_P014_3_CFG_PORT_14,PORT_PIN_CFG0_P014_3_CFG_PORT_15,PORT_PIN_CFG0_P014_4_CFG_PORT_14,PORT_PIN_CFG0_P014_4_CFG_PORT_15,PORT_PIN_CFG0_P014_5_CFG_PORT_14,PORT_PIN_CFG0_P014_5_CFG_PORT_15,PORT_PIN_CFG0_P014_6_CFG_PORT_14,PORT_PIN_CFG0_P014_6_CFG_PORT_15,PORT_PIN_CFG0_P014_7_CFG_PORT_14,PORT_PIN_CFG0_P014_7_CFG_PORT_15),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG0_P014_0_CFG_PORT_5,PORT_PIN_CFG0_P014_1_CFG_PORT_5,PORT_PIN_CFG0_P014_2_CFG_PORT_5,PORT_PIN_CFG0_P014_3_CFG_PORT_5,PORT_PIN_CFG0_P014_4_CFG_PORT_5,PORT_PIN_CFG0_P014_5_CFG_PORT_5,PORT_PIN_CFG0_P014_6_CFG_PORT_5,PORT_PIN_CFG0_P014_7_CFG_PORT_5),    \
    PORT_SET_CFG_OUT(PORT_PIN_CFG0_P014_0_CFG_PORT_6,PORT_PIN_CFG0_P014_1_CFG_PORT_6,PORT_PIN_CFG0_P014_2_CFG_PORT_6,PORT_PIN_CFG0_P014_3_CFG_PORT_6,PORT_PIN_CFG0_P014_4_CFG_PORT_6,PORT_PIN_CFG0_P014_5_CFG_PORT_6,PORT_PIN_CFG0_P014_6_CFG_PORT_6,PORT_PIN_CFG0_P014_7_CFG_PORT_6,PORT_PIN_CFG0_P014_0_CFG_PORT_7,PORT_PIN_CFG0_P014_1_CFG_PORT_7,PORT_PIN_CFG0_P014_2_CFG_PORT_7,PORT_PIN_CFG0_P014_3_CFG_PORT_7,PORT_PIN_CFG0_P014_4_CFG_PORT_7,PORT_PIN_CFG0_P014_5_CFG_PORT_7,PORT_PIN_CFG0_P014_6_CFG_PORT_7,PORT_PIN_CFG0_P014_7_CFG_PORT_7),    \
    PORT_SET_CFG_SIO(PORT_SIO_CFG0_P014_01_CFG_PORT_0,PORT_SIO_CFG0_P014_01_CFG_PORT_1,PORT_SIO_CFG0_P014_01_CFG_PORT_2,PORT_SIO_CFG0_P014_01_CFG_PORT_3,PORT_SIO_CFG0_P014_23_CFG_PORT_0,PORT_SIO_CFG0_P014_23_CFG_PORT_1,PORT_SIO_CFG0_P014_23_CFG_PORT_2,PORT_SIO_CFG0_P014_23_CFG_PORT_3,PORT_SIO_CFG0_P014_45_CFG_PORT_0,PORT_SIO_CFG0_P014_45_CFG_PORT_1,PORT_SIO_CFG0_P014_45_CFG_PORT_2,PORT_SIO_CFG0_P014_45_CFG_PORT_3,PORT_SIO_CFG0_P014_67_CFG_PORT_0,PORT_SIO_CFG0_P014_67_CFG_PORT_1,PORT_SIO_CFG0_P014_67_CFG_PORT_2,PORT_SIO_CFG0_P014_67_CFG_PORT_3),    \
    PORT_SET_SIMPLE_8BIT(PORT_SIO_CFG0_P014_01_CFG_PORT_4,PORT_SIO_CFG0_P014_23_CFG_PORT_4,PORT_SIO_CFG0_P014_45_CFG_PORT_4,PORT_SIO_CFG0_P014_67_CFG_PORT_4, 0, 0, 0, 0),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG0_P014_0_CFG_PORT_8,PORT_PIN_CFG0_P014_1_CFG_PORT_8,PORT_PIN_CFG0_P014_2_CFG_PORT_8,PORT_PIN_CFG0_P014_3_CFG_PORT_8,PORT_PIN_CFG0_P014_4_CFG_PORT_8,PORT_PIN_CFG0_P014_5_CFG_PORT_8,PORT_PIN_CFG0_P014_6_CFG_PORT_8,PORT_PIN_CFG0_P014_7_CFG_PORT_8),    \
    PORT_SET_CFG_OUT2(PORT_PIN_CFG0_P014_0_CFG_PORT_16,PORT_PIN_CFG0_P014_1_CFG_PORT_16,PORT_PIN_CFG0_P014_2_CFG_PORT_16,PORT_PIN_CFG0_P014_3_CFG_PORT_16,PORT_PIN_CFG0_P014_4_CFG_PORT_16,PORT_PIN_CFG0_P014_5_CFG_PORT_16,PORT_PIN_CFG0_P014_6_CFG_PORT_16,PORT_PIN_CFG0_P014_7_CFG_PORT_16),    \
    PORT_SET_CFG_SLEW_EXT(PORT_PIN_CFG0_P014_0_CFG_PORT_17,PORT_PIN_CFG0_P014_1_CFG_PORT_17,PORT_PIN_CFG0_P014_2_CFG_PORT_17,PORT_PIN_CFG0_P014_3_CFG_PORT_17,PORT_PIN_CFG0_P014_4_CFG_PORT_17,PORT_PIN_CFG0_P014_5_CFG_PORT_17,PORT_PIN_CFG0_P014_6_CFG_PORT_17,PORT_PIN_CFG0_P014_7_CFG_PORT_17),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG0_P014_0_CFG_PORT_18,PORT_PIN_CFG0_P014_1_CFG_PORT_18,PORT_PIN_CFG0_P014_2_CFG_PORT_18,PORT_PIN_CFG0_P014_3_CFG_PORT_18),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG0_P014_4_CFG_PORT_18,PORT_PIN_CFG0_P014_5_CFG_PORT_18,PORT_PIN_CFG0_P014_6_CFG_PORT_18,PORT_PIN_CFG0_P014_7_CFG_PORT_18),    \
    PORT_SET_CTL(PORT_PIN_CFG0_P014_0_CFG_PORT_1,PORT_PIN_CFG0_P014_1_CFG_PORT_1,PORT_PIN_CFG0_P014_2_CFG_PORT_1,PORT_PIN_CFG0_P014_3_CFG_PORT_1,PORT_PIN_CFG0_P014_4_CFG_PORT_1,PORT_PIN_CFG0_P014_5_CFG_PORT_1,PORT_PIN_CFG0_P014_6_CFG_PORT_1,PORT_PIN_CFG0_P014_7_CFG_PORT_1,PORT_CFG0_P014_CFG_PORT_0,PORT_CFG0_P014_CFG_PORT_1,PORT_CFG0_P014_CFG_PORT_2,PORT_CFG0_P014_CFG_PORT_3),    \
    PORT_SET_SYNC_CTL(PORT_PIN_CFG0_P014_0_CFG_PORT_2,PORT_PIN_CFG0_P014_1_CFG_PORT_2,PORT_PIN_CFG0_P014_2_CFG_PORT_2,PORT_PIN_CFG0_P014_3_CFG_PORT_2,PORT_PIN_CFG0_P014_4_CFG_PORT_2,PORT_PIN_CFG0_P014_5_CFG_PORT_2,PORT_PIN_CFG0_P014_6_CFG_PORT_2,PORT_PIN_CFG0_P014_7_CFG_PORT_2,PORT_PIN_CFG0_P014_0_CFG_PORT_3,PORT_PIN_CFG0_P014_1_CFG_PORT_3,PORT_PIN_CFG0_P014_2_CFG_PORT_3,PORT_PIN_CFG0_P014_3_CFG_PORT_3,PORT_PIN_CFG0_P014_4_CFG_PORT_3,PORT_PIN_CFG0_P014_5_CFG_PORT_3,PORT_PIN_CFG0_P014_6_CFG_PORT_3,PORT_PIN_CFG0_P014_7_CFG_PORT_3),    \
    {                                                                                      \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P014_0_CFG_PORT_9,PORT_PIN_CFG0_P014_0_CFG_PORT_10,PORT_PIN_CFG0_P014_0_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P014_1_CFG_PORT_9,PORT_PIN_CFG0_P014_1_CFG_PORT_10,PORT_PIN_CFG0_P014_1_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P014_2_CFG_PORT_9,PORT_PIN_CFG0_P014_2_CFG_PORT_10,PORT_PIN_CFG0_P014_2_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P014_3_CFG_PORT_9,PORT_PIN_CFG0_P014_3_CFG_PORT_10,PORT_PIN_CFG0_P014_3_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P014_4_CFG_PORT_9,PORT_PIN_CFG0_P014_4_CFG_PORT_10,PORT_PIN_CFG0_P014_4_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P014_5_CFG_PORT_9,PORT_PIN_CFG0_P014_5_CFG_PORT_10,PORT_PIN_CFG0_P014_5_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P014_6_CFG_PORT_9,PORT_PIN_CFG0_P014_6_CFG_PORT_10,PORT_PIN_CFG0_P014_6_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P014_7_CFG_PORT_9,PORT_PIN_CFG0_P014_7_CFG_PORT_10,PORT_PIN_CFG0_P014_7_CFG_PORT_11)     \
    },                                                                                     \
    {                                                                                      \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P014_0_CFG_PORT_12,PORT_PIN_CFG0_P014_0_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P014_1_CFG_PORT_12,PORT_PIN_CFG0_P014_1_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P014_2_CFG_PORT_12,PORT_PIN_CFG0_P014_2_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P014_3_CFG_PORT_12,PORT_PIN_CFG0_P014_3_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P014_4_CFG_PORT_12,PORT_PIN_CFG0_P014_4_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P014_5_CFG_PORT_12,PORT_PIN_CFG0_P014_5_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P014_6_CFG_PORT_12,PORT_PIN_CFG0_P014_6_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P014_7_CFG_PORT_12,PORT_PIN_CFG0_P014_7_CFG_PORT_13)     \
    },                                                                                     \
    PORT_SET_DU_SEL(PORT_CFG0_P014_CFG_PORT_4,PORT_CFG0_P014_CFG_PORT_5,PORT_CFG0_P014_CFG_PORT_6,PORT_CFG0_P014_CFG_PORT_7,PORT_CFG0_P014_CFG_PORT_8),    \
    PORT_SET_DU_CTL(PORT_CFG0_P014_CFG_PORT_9,PORT_CFG0_P014_CFG_PORT_10),    \
    PORT_CFG0_P014_CFG_PORT_11,    \
    PORT_SET_DIRECTION_CHANGEABLE(PORT_PIN_CFG0_P014_0_CFG_ADD_0,PORT_PIN_CFG0_P014_1_CFG_ADD_0,PORT_PIN_CFG0_P014_2_CFG_ADD_0,PORT_PIN_CFG0_P014_3_CFG_ADD_0,PORT_PIN_CFG0_P014_4_CFG_ADD_0,PORT_PIN_CFG0_P014_5_CFG_ADD_0,PORT_PIN_CFG0_P014_6_CFG_ADD_0,PORT_PIN_CFG0_P014_7_CFG_ADD_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG0_P014_0_CFG_ADD_1,PORT_PIN_CFG0_P014_1_CFG_ADD_1,PORT_PIN_CFG0_P014_2_CFG_ADD_1,PORT_PIN_CFG0_P014_3_CFG_ADD_1,PORT_PIN_CFG0_P014_4_CFG_ADD_1,PORT_PIN_CFG0_P014_5_CFG_ADD_1,PORT_PIN_CFG0_P014_6_CFG_ADD_1,PORT_PIN_CFG0_P014_7_CFG_ADD_1),    \
    {                                                                                      \
      PORT_PIN_CFG0_P014_0_CFG_PORT_4,    \
      PORT_PIN_CFG0_P014_1_CFG_PORT_4,    \
      PORT_PIN_CFG0_P014_2_CFG_PORT_4,    \
      PORT_PIN_CFG0_P014_3_CFG_PORT_4,    \
      PORT_PIN_CFG0_P014_4_CFG_PORT_4,    \
      PORT_PIN_CFG0_P014_5_CFG_PORT_4,    \
      PORT_PIN_CFG0_P014_6_CFG_PORT_4,    \
      PORT_PIN_CFG0_P014_7_CFG_PORT_4     \
    },                                                                                     \
    14U,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_TRUE,  \
    PORT_FALSE,  \
    PORT_FALSE  \
  },                                                                                       \
  {                                                                                        \
    PORT_CFG_DERIVATE_USE_PORT_18,                                                          \
    PORT_SET_PORT_SEL(PORT_PIN_CFG0_P018_0_CFG_PORT_0,PORT_PIN_CFG0_P018_1_CFG_PORT_0,PORT_PIN_CFG0_P018_2_CFG_PORT_0,PORT_PIN_CFG0_P018_3_CFG_PORT_0),    \
    PORT_SET_PORT_SEL(PORT_PIN_CFG0_P018_4_CFG_PORT_0,PORT_PIN_CFG0_P018_5_CFG_PORT_0,PORT_PIN_CFG0_P018_6_CFG_PORT_0,PORT_PIN_CFG0_P018_7_CFG_PORT_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG0_P018_0_CFG_GPIO_1,PORT_PIN_CFG0_P018_1_CFG_GPIO_1,PORT_PIN_CFG0_P018_2_CFG_GPIO_1,PORT_PIN_CFG0_P018_3_CFG_GPIO_1,PORT_PIN_CFG0_P018_4_CFG_GPIO_1,PORT_PIN_CFG0_P018_5_CFG_GPIO_1,PORT_PIN_CFG0_P018_6_CFG_GPIO_1,PORT_PIN_CFG0_P018_7_CFG_GPIO_1),    \
    PORT_SET_CFG(PORT_PIN_CFG0_P018_0_CFG_PORT_14,PORT_PIN_CFG0_P018_0_CFG_PORT_15,PORT_PIN_CFG0_P018_1_CFG_PORT_14,PORT_PIN_CFG0_P018_1_CFG_PORT_15,PORT_PIN_CFG0_P018_2_CFG_PORT_14,PORT_PIN_CFG0_P018_2_CFG_PORT_15,PORT_PIN_CFG0_P018_3_CFG_PORT_14,PORT_PIN_CFG0_P018_3_CFG_PORT_15,PORT_PIN_CFG0_P018_4_CFG_PORT_14,PORT_PIN_CFG0_P018_4_CFG_PORT_15,PORT_PIN_CFG0_P018_5_CFG_PORT_14,PORT_PIN_CFG0_P018_5_CFG_PORT_15,PORT_PIN_CFG0_P018_6_CFG_PORT_14,PORT_PIN_CFG0_P018_6_CFG_PORT_15,PORT_PIN_CFG0_P018_7_CFG_PORT_14,PORT_PIN_CFG0_P018_7_CFG_PORT_15),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG0_P018_0_CFG_PORT_5,PORT_PIN_CFG0_P018_1_CFG_PORT_5,PORT_PIN_CFG0_P018_2_CFG_PORT_5,PORT_PIN_CFG0_P018_3_CFG_PORT_5,PORT_PIN_CFG0_P018_4_CFG_PORT_5,PORT_PIN_CFG0_P018_5_CFG_PORT_5,PORT_PIN_CFG0_P018_6_CFG_PORT_5,PORT_PIN_CFG0_P018_7_CFG_PORT_5),    \
    PORT_SET_CFG_OUT(PORT_PIN_CFG0_P018_0_CFG_PORT_6,PORT_PIN_CFG0_P018_1_CFG_PORT_6,PORT_PIN_CFG0_P018_2_CFG_PORT_6,PORT_PIN_CFG0_P018_3_CFG_PORT_6,PORT_PIN_CFG0_P018_4_CFG_PORT_6,PORT_PIN_CFG0_P018_5_CFG_PORT_6,PORT_PIN_CFG0_P018_6_CFG_PORT_6,PORT_PIN_CFG0_P018_7_CFG_PORT_6,PORT_PIN_CFG0_P018_0_CFG_PORT_7,PORT_PIN_CFG0_P018_1_CFG_PORT_7,PORT_PIN_CFG0_P018_2_CFG_PORT_7,PORT_PIN_CFG0_P018_3_CFG_PORT_7,PORT_PIN_CFG0_P018_4_CFG_PORT_7,PORT_PIN_CFG0_P018_5_CFG_PORT_7,PORT_PIN_CFG0_P018_6_CFG_PORT_7,PORT_PIN_CFG0_P018_7_CFG_PORT_7),    \
    PORT_SET_CFG_SIO(PORT_SIO_CFG0_P018_01_CFG_PORT_0,PORT_SIO_CFG0_P018_01_CFG_PORT_1,PORT_SIO_CFG0_P018_01_CFG_PORT_2,PORT_SIO_CFG0_P018_01_CFG_PORT_3,PORT_SIO_CFG0_P018_23_CFG_PORT_0,PORT_SIO_CFG0_P018_23_CFG_PORT_1,PORT_SIO_CFG0_P018_23_CFG_PORT_2,PORT_SIO_CFG0_P018_23_CFG_PORT_3,PORT_SIO_CFG0_P018_45_CFG_PORT_0,PORT_SIO_CFG0_P018_45_CFG_PORT_1,PORT_SIO_CFG0_P018_45_CFG_PORT_2,PORT_SIO_CFG0_P018_45_CFG_PORT_3,PORT_SIO_CFG0_P018_67_CFG_PORT_0,PORT_SIO_CFG0_P018_67_CFG_PORT_1,PORT_SIO_CFG0_P018_67_CFG_PORT_2,PORT_SIO_CFG0_P018_67_CFG_PORT_3),    \
    PORT_SET_SIMPLE_8BIT(PORT_SIO_CFG0_P018_01_CFG_PORT_4,PORT_SIO_CFG0_P018_23_CFG_PORT_4,PORT_SIO_CFG0_P018_45_CFG_PORT_4,PORT_SIO_CFG0_P018_67_CFG_PORT_4, 0, 0, 0, 0),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG0_P018_0_CFG_PORT_8,PORT_PIN_CFG0_P018_1_CFG_PORT_8,PORT_PIN_CFG0_P018_2_CFG_PORT_8,PORT_PIN_CFG0_P018_3_CFG_PORT_8,PORT_PIN_CFG0_P018_4_CFG_PORT_8,PORT_PIN_CFG0_P018_5_CFG_PORT_8,PORT_PIN_CFG0_P018_6_CFG_PORT_8,PORT_PIN_CFG0_P018_7_CFG_PORT_8),    \
    PORT_SET_CFG_OUT2(PORT_PIN_CFG0_P018_0_CFG_PORT_16,PORT_PIN_CFG0_P018_1_CFG_PORT_16,PORT_PIN_CFG0_P018_2_CFG_PORT_16,PORT_PIN_CFG0_P018_3_CFG_PORT_16,PORT_PIN_CFG0_P018_4_CFG_PORT_16,PORT_PIN_CFG0_P018_5_CFG_PORT_16,PORT_PIN_CFG0_P018_6_CFG_PORT_16,PORT_PIN_CFG0_P018_7_CFG_PORT_16),    \
    PORT_SET_CFG_SLEW_EXT(PORT_PIN_CFG0_P018_0_CFG_PORT_17,PORT_PIN_CFG0_P018_1_CFG_PORT_17,PORT_PIN_CFG0_P018_2_CFG_PORT_17,PORT_PIN_CFG0_P018_3_CFG_PORT_17,PORT_PIN_CFG0_P018_4_CFG_PORT_17,PORT_PIN_CFG0_P018_5_CFG_PORT_17,PORT_PIN_CFG0_P018_6_CFG_PORT_17,PORT_PIN_CFG0_P018_7_CFG_PORT_17),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG0_P018_0_CFG_PORT_18,PORT_PIN_CFG0_P018_1_CFG_PORT_18,PORT_PIN_CFG0_P018_2_CFG_PORT_18,PORT_PIN_CFG0_P018_3_CFG_PORT_18),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG0_P018_4_CFG_PORT_18,PORT_PIN_CFG0_P018_5_CFG_PORT_18,PORT_PIN_CFG0_P018_6_CFG_PORT_18,PORT_PIN_CFG0_P018_7_CFG_PORT_18),    \
    PORT_SET_CTL(PORT_PIN_CFG0_P018_0_CFG_PORT_1,PORT_PIN_CFG0_P018_1_CFG_PORT_1,PORT_PIN_CFG0_P018_2_CFG_PORT_1,PORT_PIN_CFG0_P018_3_CFG_PORT_1,PORT_PIN_CFG0_P018_4_CFG_PORT_1,PORT_PIN_CFG0_P018_5_CFG_PORT_1,PORT_PIN_CFG0_P018_6_CFG_PORT_1,PORT_PIN_CFG0_P018_7_CFG_PORT_1,PORT_CFG0_P018_CFG_PORT_0,PORT_CFG0_P018_CFG_PORT_1,PORT_CFG0_P018_CFG_PORT_2,PORT_CFG0_P018_CFG_PORT_3),    \
    PORT_SET_SYNC_CTL(PORT_PIN_CFG0_P018_0_CFG_PORT_2,PORT_PIN_CFG0_P018_1_CFG_PORT_2,PORT_PIN_CFG0_P018_2_CFG_PORT_2,PORT_PIN_CFG0_P018_3_CFG_PORT_2,PORT_PIN_CFG0_P018_4_CFG_PORT_2,PORT_PIN_CFG0_P018_5_CFG_PORT_2,PORT_PIN_CFG0_P018_6_CFG_PORT_2,PORT_PIN_CFG0_P018_7_CFG_PORT_2,PORT_PIN_CFG0_P018_0_CFG_PORT_3,PORT_PIN_CFG0_P018_1_CFG_PORT_3,PORT_PIN_CFG0_P018_2_CFG_PORT_3,PORT_PIN_CFG0_P018_3_CFG_PORT_3,PORT_PIN_CFG0_P018_4_CFG_PORT_3,PORT_PIN_CFG0_P018_5_CFG_PORT_3,PORT_PIN_CFG0_P018_6_CFG_PORT_3,PORT_PIN_CFG0_P018_7_CFG_PORT_3),    \
    {                                                                                      \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P018_0_CFG_PORT_9,PORT_PIN_CFG0_P018_0_CFG_PORT_10,PORT_PIN_CFG0_P018_0_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P018_1_CFG_PORT_9,PORT_PIN_CFG0_P018_1_CFG_PORT_10,PORT_PIN_CFG0_P018_1_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P018_2_CFG_PORT_9,PORT_PIN_CFG0_P018_2_CFG_PORT_10,PORT_PIN_CFG0_P018_2_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P018_3_CFG_PORT_9,PORT_PIN_CFG0_P018_3_CFG_PORT_10,PORT_PIN_CFG0_P018_3_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P018_4_CFG_PORT_9,PORT_PIN_CFG0_P018_4_CFG_PORT_10,PORT_PIN_CFG0_P018_4_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P018_5_CFG_PORT_9,PORT_PIN_CFG0_P018_5_CFG_PORT_10,PORT_PIN_CFG0_P018_5_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P018_6_CFG_PORT_9,PORT_PIN_CFG0_P018_6_CFG_PORT_10,PORT_PIN_CFG0_P018_6_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P018_7_CFG_PORT_9,PORT_PIN_CFG0_P018_7_CFG_PORT_10,PORT_PIN_CFG0_P018_7_CFG_PORT_11)     \
    },                                                                                     \
    {                                                                                      \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P018_0_CFG_PORT_12,PORT_PIN_CFG0_P018_0_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P018_1_CFG_PORT_12,PORT_PIN_CFG0_P018_1_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P018_2_CFG_PORT_12,PORT_PIN_CFG0_P018_2_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P018_3_CFG_PORT_12,PORT_PIN_CFG0_P018_3_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P018_4_CFG_PORT_12,PORT_PIN_CFG0_P018_4_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P018_5_CFG_PORT_12,PORT_PIN_CFG0_P018_5_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P018_6_CFG_PORT_12,PORT_PIN_CFG0_P018_6_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P018_7_CFG_PORT_12,PORT_PIN_CFG0_P018_7_CFG_PORT_13)     \
    },                                                                                     \
    PORT_SET_DU_SEL(PORT_CFG0_P018_CFG_PORT_4,PORT_CFG0_P018_CFG_PORT_5,PORT_CFG0_P018_CFG_PORT_6,PORT_CFG0_P018_CFG_PORT_7,PORT_CFG0_P018_CFG_PORT_8),    \
    PORT_SET_DU_CTL(PORT_CFG0_P018_CFG_PORT_9,PORT_CFG0_P018_CFG_PORT_10),    \
    PORT_CFG0_P018_CFG_PORT_11,    \
    PORT_SET_DIRECTION_CHANGEABLE(PORT_PIN_CFG0_P018_0_CFG_ADD_0,PORT_PIN_CFG0_P018_1_CFG_ADD_0,PORT_PIN_CFG0_P018_2_CFG_ADD_0,PORT_PIN_CFG0_P018_3_CFG_ADD_0,PORT_PIN_CFG0_P018_4_CFG_ADD_0,PORT_PIN_CFG0_P018_5_CFG_ADD_0,PORT_PIN_CFG0_P018_6_CFG_ADD_0,PORT_PIN_CFG0_P018_7_CFG_ADD_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG0_P018_0_CFG_ADD_1,PORT_PIN_CFG0_P018_1_CFG_ADD_1,PORT_PIN_CFG0_P018_2_CFG_ADD_1,PORT_PIN_CFG0_P018_3_CFG_ADD_1,PORT_PIN_CFG0_P018_4_CFG_ADD_1,PORT_PIN_CFG0_P018_5_CFG_ADD_1,PORT_PIN_CFG0_P018_6_CFG_ADD_1,PORT_PIN_CFG0_P018_7_CFG_ADD_1),    \
    {                                                                                      \
      PORT_PIN_CFG0_P018_0_CFG_PORT_4,    \
      PORT_PIN_CFG0_P018_1_CFG_PORT_4,    \
      PORT_PIN_CFG0_P018_2_CFG_PORT_4,    \
      PORT_PIN_CFG0_P018_3_CFG_PORT_4,    \
      PORT_PIN_CFG0_P018_4_CFG_PORT_4,    \
      PORT_PIN_CFG0_P018_5_CFG_PORT_4,    \
      PORT_PIN_CFG0_P018_6_CFG_PORT_4,    \
      PORT_PIN_CFG0_P018_7_CFG_PORT_4     \
    },                                                                                     \
    18U,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE  \
  },                                                                                       \
  {                                                                                        \
    PORT_CFG_DERIVATE_USE_PORT_19,                                                          \
    PORT_SET_PORT_SEL(PORT_PIN_CFG0_P019_0_CFG_PORT_0,PORT_PIN_CFG0_P019_1_CFG_PORT_0,PORT_PIN_CFG0_P019_2_CFG_PORT_0,PORT_PIN_CFG0_P019_3_CFG_PORT_0),    \
    PORT_SET_PORT_SEL(PORT_PIN_CFG0_P019_4_CFG_PORT_0,PORT_PIN_CFG0_P019_5_CFG_PORT_0,PORT_PIN_CFG0_P019_6_CFG_PORT_0,PORT_PIN_CFG0_P019_7_CFG_PORT_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG0_P019_0_CFG_GPIO_1,PORT_PIN_CFG0_P019_1_CFG_GPIO_1,PORT_PIN_CFG0_P019_2_CFG_GPIO_1,PORT_PIN_CFG0_P019_3_CFG_GPIO_1,PORT_PIN_CFG0_P019_4_CFG_GPIO_1,PORT_PIN_CFG0_P019_5_CFG_GPIO_1,PORT_PIN_CFG0_P019_6_CFG_GPIO_1,PORT_PIN_CFG0_P019_7_CFG_GPIO_1),    \
    PORT_SET_CFG(PORT_PIN_CFG0_P019_0_CFG_PORT_14,PORT_PIN_CFG0_P019_0_CFG_PORT_15,PORT_PIN_CFG0_P019_1_CFG_PORT_14,PORT_PIN_CFG0_P019_1_CFG_PORT_15,PORT_PIN_CFG0_P019_2_CFG_PORT_14,PORT_PIN_CFG0_P019_2_CFG_PORT_15,PORT_PIN_CFG0_P019_3_CFG_PORT_14,PORT_PIN_CFG0_P019_3_CFG_PORT_15,PORT_PIN_CFG0_P019_4_CFG_PORT_14,PORT_PIN_CFG0_P019_4_CFG_PORT_15,PORT_PIN_CFG0_P019_5_CFG_PORT_14,PORT_PIN_CFG0_P019_5_CFG_PORT_15,PORT_PIN_CFG0_P019_6_CFG_PORT_14,PORT_PIN_CFG0_P019_6_CFG_PORT_15,PORT_PIN_CFG0_P019_7_CFG_PORT_14,PORT_PIN_CFG0_P019_7_CFG_PORT_15),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG0_P019_0_CFG_PORT_5,PORT_PIN_CFG0_P019_1_CFG_PORT_5,PORT_PIN_CFG0_P019_2_CFG_PORT_5,PORT_PIN_CFG0_P019_3_CFG_PORT_5,PORT_PIN_CFG0_P019_4_CFG_PORT_5,PORT_PIN_CFG0_P019_5_CFG_PORT_5,PORT_PIN_CFG0_P019_6_CFG_PORT_5,PORT_PIN_CFG0_P019_7_CFG_PORT_5),    \
    PORT_SET_CFG_OUT(PORT_PIN_CFG0_P019_0_CFG_PORT_6,PORT_PIN_CFG0_P019_1_CFG_PORT_6,PORT_PIN_CFG0_P019_2_CFG_PORT_6,PORT_PIN_CFG0_P019_3_CFG_PORT_6,PORT_PIN_CFG0_P019_4_CFG_PORT_6,PORT_PIN_CFG0_P019_5_CFG_PORT_6,PORT_PIN_CFG0_P019_6_CFG_PORT_6,PORT_PIN_CFG0_P019_7_CFG_PORT_6,PORT_PIN_CFG0_P019_0_CFG_PORT_7,PORT_PIN_CFG0_P019_1_CFG_PORT_7,PORT_PIN_CFG0_P019_2_CFG_PORT_7,PORT_PIN_CFG0_P019_3_CFG_PORT_7,PORT_PIN_CFG0_P019_4_CFG_PORT_7,PORT_PIN_CFG0_P019_5_CFG_PORT_7,PORT_PIN_CFG0_P019_6_CFG_PORT_7,PORT_PIN_CFG0_P019_7_CFG_PORT_7),    \
    PORT_SET_CFG_SIO(PORT_SIO_CFG0_P019_01_CFG_PORT_0,PORT_SIO_CFG0_P019_01_CFG_PORT_1,PORT_SIO_CFG0_P019_01_CFG_PORT_2,PORT_SIO_CFG0_P019_01_CFG_PORT_3,PORT_SIO_CFG0_P019_23_CFG_PORT_0,PORT_SIO_CFG0_P019_23_CFG_PORT_1,PORT_SIO_CFG0_P019_23_CFG_PORT_2,PORT_SIO_CFG0_P019_23_CFG_PORT_3,PORT_SIO_CFG0_P019_45_CFG_PORT_0,PORT_SIO_CFG0_P019_45_CFG_PORT_1,PORT_SIO_CFG0_P019_45_CFG_PORT_2,PORT_SIO_CFG0_P019_45_CFG_PORT_3,PORT_SIO_CFG0_P019_67_CFG_PORT_0,PORT_SIO_CFG0_P019_67_CFG_PORT_1,PORT_SIO_CFG0_P019_67_CFG_PORT_2,PORT_SIO_CFG0_P019_67_CFG_PORT_3),    \
    PORT_SET_SIMPLE_8BIT(PORT_SIO_CFG0_P019_01_CFG_PORT_4,PORT_SIO_CFG0_P019_23_CFG_PORT_4,PORT_SIO_CFG0_P019_45_CFG_PORT_4,PORT_SIO_CFG0_P019_67_CFG_PORT_4, 0, 0, 0, 0),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG0_P019_0_CFG_PORT_8,PORT_PIN_CFG0_P019_1_CFG_PORT_8,PORT_PIN_CFG0_P019_2_CFG_PORT_8,PORT_PIN_CFG0_P019_3_CFG_PORT_8,PORT_PIN_CFG0_P019_4_CFG_PORT_8,PORT_PIN_CFG0_P019_5_CFG_PORT_8,PORT_PIN_CFG0_P019_6_CFG_PORT_8,PORT_PIN_CFG0_P019_7_CFG_PORT_8),    \
    PORT_SET_CFG_OUT2(PORT_PIN_CFG0_P019_0_CFG_PORT_16,PORT_PIN_CFG0_P019_1_CFG_PORT_16,PORT_PIN_CFG0_P019_2_CFG_PORT_16,PORT_PIN_CFG0_P019_3_CFG_PORT_16,PORT_PIN_CFG0_P019_4_CFG_PORT_16,PORT_PIN_CFG0_P019_5_CFG_PORT_16,PORT_PIN_CFG0_P019_6_CFG_PORT_16,PORT_PIN_CFG0_P019_7_CFG_PORT_16),    \
    PORT_SET_CFG_SLEW_EXT(PORT_PIN_CFG0_P019_0_CFG_PORT_17,PORT_PIN_CFG0_P019_1_CFG_PORT_17,PORT_PIN_CFG0_P019_2_CFG_PORT_17,PORT_PIN_CFG0_P019_3_CFG_PORT_17,PORT_PIN_CFG0_P019_4_CFG_PORT_17,PORT_PIN_CFG0_P019_5_CFG_PORT_17,PORT_PIN_CFG0_P019_6_CFG_PORT_17,PORT_PIN_CFG0_P019_7_CFG_PORT_17),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG0_P019_0_CFG_PORT_18,PORT_PIN_CFG0_P019_1_CFG_PORT_18,PORT_PIN_CFG0_P019_2_CFG_PORT_18,PORT_PIN_CFG0_P019_3_CFG_PORT_18),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG0_P019_4_CFG_PORT_18,PORT_PIN_CFG0_P019_5_CFG_PORT_18,PORT_PIN_CFG0_P019_6_CFG_PORT_18,PORT_PIN_CFG0_P019_7_CFG_PORT_18),    \
    PORT_SET_CTL(PORT_PIN_CFG0_P019_0_CFG_PORT_1,PORT_PIN_CFG0_P019_1_CFG_PORT_1,PORT_PIN_CFG0_P019_2_CFG_PORT_1,PORT_PIN_CFG0_P019_3_CFG_PORT_1,PORT_PIN_CFG0_P019_4_CFG_PORT_1,PORT_PIN_CFG0_P019_5_CFG_PORT_1,PORT_PIN_CFG0_P019_6_CFG_PORT_1,PORT_PIN_CFG0_P019_7_CFG_PORT_1,PORT_CFG0_P019_CFG_PORT_0,PORT_CFG0_P019_CFG_PORT_1,PORT_CFG0_P019_CFG_PORT_2,PORT_CFG0_P019_CFG_PORT_3),    \
    PORT_SET_SYNC_CTL(PORT_PIN_CFG0_P019_0_CFG_PORT_2,PORT_PIN_CFG0_P019_1_CFG_PORT_2,PORT_PIN_CFG0_P019_2_CFG_PORT_2,PORT_PIN_CFG0_P019_3_CFG_PORT_2,PORT_PIN_CFG0_P019_4_CFG_PORT_2,PORT_PIN_CFG0_P019_5_CFG_PORT_2,PORT_PIN_CFG0_P019_6_CFG_PORT_2,PORT_PIN_CFG0_P019_7_CFG_PORT_2,PORT_PIN_CFG0_P019_0_CFG_PORT_3,PORT_PIN_CFG0_P019_1_CFG_PORT_3,PORT_PIN_CFG0_P019_2_CFG_PORT_3,PORT_PIN_CFG0_P019_3_CFG_PORT_3,PORT_PIN_CFG0_P019_4_CFG_PORT_3,PORT_PIN_CFG0_P019_5_CFG_PORT_3,PORT_PIN_CFG0_P019_6_CFG_PORT_3,PORT_PIN_CFG0_P019_7_CFG_PORT_3),    \
    {                                                                                      \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P019_0_CFG_PORT_9,PORT_PIN_CFG0_P019_0_CFG_PORT_10,PORT_PIN_CFG0_P019_0_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P019_1_CFG_PORT_9,PORT_PIN_CFG0_P019_1_CFG_PORT_10,PORT_PIN_CFG0_P019_1_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P019_2_CFG_PORT_9,PORT_PIN_CFG0_P019_2_CFG_PORT_10,PORT_PIN_CFG0_P019_2_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P019_3_CFG_PORT_9,PORT_PIN_CFG0_P019_3_CFG_PORT_10,PORT_PIN_CFG0_P019_3_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P019_4_CFG_PORT_9,PORT_PIN_CFG0_P019_4_CFG_PORT_10,PORT_PIN_CFG0_P019_4_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P019_5_CFG_PORT_9,PORT_PIN_CFG0_P019_5_CFG_PORT_10,PORT_PIN_CFG0_P019_5_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P019_6_CFG_PORT_9,PORT_PIN_CFG0_P019_6_CFG_PORT_10,PORT_PIN_CFG0_P019_6_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P019_7_CFG_PORT_9,PORT_PIN_CFG0_P019_7_CFG_PORT_10,PORT_PIN_CFG0_P019_7_CFG_PORT_11)     \
    },                                                                                     \
    {                                                                                      \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P019_0_CFG_PORT_12,PORT_PIN_CFG0_P019_0_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P019_1_CFG_PORT_12,PORT_PIN_CFG0_P019_1_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P019_2_CFG_PORT_12,PORT_PIN_CFG0_P019_2_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P019_3_CFG_PORT_12,PORT_PIN_CFG0_P019_3_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P019_4_CFG_PORT_12,PORT_PIN_CFG0_P019_4_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P019_5_CFG_PORT_12,PORT_PIN_CFG0_P019_5_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P019_6_CFG_PORT_12,PORT_PIN_CFG0_P019_6_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P019_7_CFG_PORT_12,PORT_PIN_CFG0_P019_7_CFG_PORT_13)     \
    },                                                                                     \
    PORT_SET_DU_SEL(PORT_CFG0_P019_CFG_PORT_4,PORT_CFG0_P019_CFG_PORT_5,PORT_CFG0_P019_CFG_PORT_6,PORT_CFG0_P019_CFG_PORT_7,PORT_CFG0_P019_CFG_PORT_8),    \
    PORT_SET_DU_CTL(PORT_CFG0_P019_CFG_PORT_9,PORT_CFG0_P019_CFG_PORT_10),    \
    PORT_CFG0_P019_CFG_PORT_11,    \
    PORT_SET_DIRECTION_CHANGEABLE(PORT_PIN_CFG0_P019_0_CFG_ADD_0,PORT_PIN_CFG0_P019_1_CFG_ADD_0,PORT_PIN_CFG0_P019_2_CFG_ADD_0,PORT_PIN_CFG0_P019_3_CFG_ADD_0,PORT_PIN_CFG0_P019_4_CFG_ADD_0,PORT_PIN_CFG0_P019_5_CFG_ADD_0,PORT_PIN_CFG0_P019_6_CFG_ADD_0,PORT_PIN_CFG0_P019_7_CFG_ADD_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG0_P019_0_CFG_ADD_1,PORT_PIN_CFG0_P019_1_CFG_ADD_1,PORT_PIN_CFG0_P019_2_CFG_ADD_1,PORT_PIN_CFG0_P019_3_CFG_ADD_1,PORT_PIN_CFG0_P019_4_CFG_ADD_1,PORT_PIN_CFG0_P019_5_CFG_ADD_1,PORT_PIN_CFG0_P019_6_CFG_ADD_1,PORT_PIN_CFG0_P019_7_CFG_ADD_1),    \
    {                                                                                      \
      PORT_PIN_CFG0_P019_0_CFG_PORT_4,    \
      PORT_PIN_CFG0_P019_1_CFG_PORT_4,    \
      PORT_PIN_CFG0_P019_2_CFG_PORT_4,    \
      PORT_PIN_CFG0_P019_3_CFG_PORT_4,    \
      PORT_PIN_CFG0_P019_4_CFG_PORT_4,    \
      PORT_PIN_CFG0_P019_5_CFG_PORT_4,    \
      PORT_PIN_CFG0_P019_6_CFG_PORT_4,    \
      PORT_PIN_CFG0_P019_7_CFG_PORT_4     \
    },                                                                                     \
    19U,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE  \
  },                                                                                       \
  {                                                                                        \
    PORT_CFG_DERIVATE_USE_PORT_21,                                                          \
    PORT_SET_PORT_SEL(PORT_PIN_CFG0_P021_0_CFG_PORT_0,PORT_PIN_CFG0_P021_1_CFG_PORT_0,PORT_PIN_CFG0_P021_2_CFG_PORT_0,PORT_PIN_CFG0_P021_3_CFG_PORT_0),    \
    PORT_SET_PORT_SEL(PORT_PIN_CFG0_P021_4_CFG_PORT_0,PORT_PIN_CFG0_P021_5_CFG_PORT_0,PORT_PIN_CFG0_P021_6_CFG_PORT_0,PORT_PIN_CFG0_P021_7_CFG_PORT_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG0_P021_0_CFG_GPIO_1,PORT_PIN_CFG0_P021_1_CFG_GPIO_1,PORT_PIN_CFG0_P021_2_CFG_GPIO_1,PORT_PIN_CFG0_P021_3_CFG_GPIO_1,PORT_PIN_CFG0_P021_4_CFG_GPIO_1,PORT_PIN_CFG0_P021_5_CFG_GPIO_1,PORT_PIN_CFG0_P021_6_CFG_GPIO_1,PORT_PIN_CFG0_P021_7_CFG_GPIO_1),    \
    PORT_SET_CFG(PORT_PIN_CFG0_P021_0_CFG_PORT_14,PORT_PIN_CFG0_P021_0_CFG_PORT_15,PORT_PIN_CFG0_P021_1_CFG_PORT_14,PORT_PIN_CFG0_P021_1_CFG_PORT_15,PORT_PIN_CFG0_P021_2_CFG_PORT_14,PORT_PIN_CFG0_P021_2_CFG_PORT_15,PORT_PIN_CFG0_P021_3_CFG_PORT_14,PORT_PIN_CFG0_P021_3_CFG_PORT_15,PORT_PIN_CFG0_P021_4_CFG_PORT_14,PORT_PIN_CFG0_P021_4_CFG_PORT_15,PORT_PIN_CFG0_P021_5_CFG_PORT_14,PORT_PIN_CFG0_P021_5_CFG_PORT_15,PORT_PIN_CFG0_P021_6_CFG_PORT_14,PORT_PIN_CFG0_P021_6_CFG_PORT_15,PORT_PIN_CFG0_P021_7_CFG_PORT_14,PORT_PIN_CFG0_P021_7_CFG_PORT_15),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG0_P021_0_CFG_PORT_5,PORT_PIN_CFG0_P021_1_CFG_PORT_5,PORT_PIN_CFG0_P021_2_CFG_PORT_5,PORT_PIN_CFG0_P021_3_CFG_PORT_5,PORT_PIN_CFG0_P021_4_CFG_PORT_5,PORT_PIN_CFG0_P021_5_CFG_PORT_5,PORT_PIN_CFG0_P021_6_CFG_PORT_5,PORT_PIN_CFG0_P021_7_CFG_PORT_5),    \
    PORT_SET_CFG_OUT(PORT_PIN_CFG0_P021_0_CFG_PORT_6,PORT_PIN_CFG0_P021_1_CFG_PORT_6,PORT_PIN_CFG0_P021_2_CFG_PORT_6,PORT_PIN_CFG0_P021_3_CFG_PORT_6,PORT_PIN_CFG0_P021_4_CFG_PORT_6,PORT_PIN_CFG0_P021_5_CFG_PORT_6,PORT_PIN_CFG0_P021_6_CFG_PORT_6,PORT_PIN_CFG0_P021_7_CFG_PORT_6,PORT_PIN_CFG0_P021_0_CFG_PORT_7,PORT_PIN_CFG0_P021_1_CFG_PORT_7,PORT_PIN_CFG0_P021_2_CFG_PORT_7,PORT_PIN_CFG0_P021_3_CFG_PORT_7,PORT_PIN_CFG0_P021_4_CFG_PORT_7,PORT_PIN_CFG0_P021_5_CFG_PORT_7,PORT_PIN_CFG0_P021_6_CFG_PORT_7,PORT_PIN_CFG0_P021_7_CFG_PORT_7),    \
    PORT_SET_CFG_SIO(PORT_SIO_CFG0_P021_01_CFG_PORT_0,PORT_SIO_CFG0_P021_01_CFG_PORT_1,PORT_SIO_CFG0_P021_01_CFG_PORT_2,PORT_SIO_CFG0_P021_01_CFG_PORT_3,PORT_SIO_CFG0_P021_23_CFG_PORT_0,PORT_SIO_CFG0_P021_23_CFG_PORT_1,PORT_SIO_CFG0_P021_23_CFG_PORT_2,PORT_SIO_CFG0_P021_23_CFG_PORT_3,PORT_SIO_CFG0_P021_45_CFG_PORT_0,PORT_SIO_CFG0_P021_45_CFG_PORT_1,PORT_SIO_CFG0_P021_45_CFG_PORT_2,PORT_SIO_CFG0_P021_45_CFG_PORT_3,PORT_SIO_CFG0_P021_67_CFG_PORT_0,PORT_SIO_CFG0_P021_67_CFG_PORT_1,PORT_SIO_CFG0_P021_67_CFG_PORT_2,PORT_SIO_CFG0_P021_67_CFG_PORT_3),    \
    PORT_SET_SIMPLE_8BIT(PORT_SIO_CFG0_P021_01_CFG_PORT_4,PORT_SIO_CFG0_P021_23_CFG_PORT_4,PORT_SIO_CFG0_P021_45_CFG_PORT_4,PORT_SIO_CFG0_P021_67_CFG_PORT_4, 0, 0, 0, 0),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG0_P021_0_CFG_PORT_8,PORT_PIN_CFG0_P021_1_CFG_PORT_8,PORT_PIN_CFG0_P021_2_CFG_PORT_8,PORT_PIN_CFG0_P021_3_CFG_PORT_8,PORT_PIN_CFG0_P021_4_CFG_PORT_8,PORT_PIN_CFG0_P021_5_CFG_PORT_8,PORT_PIN_CFG0_P021_6_CFG_PORT_8,PORT_PIN_CFG0_P021_7_CFG_PORT_8),    \
    PORT_SET_CFG_OUT2(PORT_PIN_CFG0_P021_0_CFG_PORT_16,PORT_PIN_CFG0_P021_1_CFG_PORT_16,PORT_PIN_CFG0_P021_2_CFG_PORT_16,PORT_PIN_CFG0_P021_3_CFG_PORT_16,PORT_PIN_CFG0_P021_4_CFG_PORT_16,PORT_PIN_CFG0_P021_5_CFG_PORT_16,PORT_PIN_CFG0_P021_6_CFG_PORT_16,PORT_PIN_CFG0_P021_7_CFG_PORT_16),    \
    PORT_SET_CFG_SLEW_EXT(PORT_PIN_CFG0_P021_0_CFG_PORT_17,PORT_PIN_CFG0_P021_1_CFG_PORT_17,PORT_PIN_CFG0_P021_2_CFG_PORT_17,PORT_PIN_CFG0_P021_3_CFG_PORT_17,PORT_PIN_CFG0_P021_4_CFG_PORT_17,PORT_PIN_CFG0_P021_5_CFG_PORT_17,PORT_PIN_CFG0_P021_6_CFG_PORT_17,PORT_PIN_CFG0_P021_7_CFG_PORT_17),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG0_P021_0_CFG_PORT_18,PORT_PIN_CFG0_P021_1_CFG_PORT_18,PORT_PIN_CFG0_P021_2_CFG_PORT_18,PORT_PIN_CFG0_P021_3_CFG_PORT_18),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG0_P021_4_CFG_PORT_18,PORT_PIN_CFG0_P021_5_CFG_PORT_18,PORT_PIN_CFG0_P021_6_CFG_PORT_18,PORT_PIN_CFG0_P021_7_CFG_PORT_18),    \
    PORT_SET_CTL(PORT_PIN_CFG0_P021_0_CFG_PORT_1,PORT_PIN_CFG0_P021_1_CFG_PORT_1,PORT_PIN_CFG0_P021_2_CFG_PORT_1,PORT_PIN_CFG0_P021_3_CFG_PORT_1,PORT_PIN_CFG0_P021_4_CFG_PORT_1,PORT_PIN_CFG0_P021_5_CFG_PORT_1,PORT_PIN_CFG0_P021_6_CFG_PORT_1,PORT_PIN_CFG0_P021_7_CFG_PORT_1,PORT_CFG0_P021_CFG_PORT_0,PORT_CFG0_P021_CFG_PORT_1,PORT_CFG0_P021_CFG_PORT_2,PORT_CFG0_P021_CFG_PORT_3),    \
    PORT_SET_SYNC_CTL(PORT_PIN_CFG0_P021_0_CFG_PORT_2,PORT_PIN_CFG0_P021_1_CFG_PORT_2,PORT_PIN_CFG0_P021_2_CFG_PORT_2,PORT_PIN_CFG0_P021_3_CFG_PORT_2,PORT_PIN_CFG0_P021_4_CFG_PORT_2,PORT_PIN_CFG0_P021_5_CFG_PORT_2,PORT_PIN_CFG0_P021_6_CFG_PORT_2,PORT_PIN_CFG0_P021_7_CFG_PORT_2,PORT_PIN_CFG0_P021_0_CFG_PORT_3,PORT_PIN_CFG0_P021_1_CFG_PORT_3,PORT_PIN_CFG0_P021_2_CFG_PORT_3,PORT_PIN_CFG0_P021_3_CFG_PORT_3,PORT_PIN_CFG0_P021_4_CFG_PORT_3,PORT_PIN_CFG0_P021_5_CFG_PORT_3,PORT_PIN_CFG0_P021_6_CFG_PORT_3,PORT_PIN_CFG0_P021_7_CFG_PORT_3),    \
    {                                                                                      \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P021_0_CFG_PORT_9,PORT_PIN_CFG0_P021_0_CFG_PORT_10,PORT_PIN_CFG0_P021_0_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P021_1_CFG_PORT_9,PORT_PIN_CFG0_P021_1_CFG_PORT_10,PORT_PIN_CFG0_P021_1_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P021_2_CFG_PORT_9,PORT_PIN_CFG0_P021_2_CFG_PORT_10,PORT_PIN_CFG0_P021_2_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P021_3_CFG_PORT_9,PORT_PIN_CFG0_P021_3_CFG_PORT_10,PORT_PIN_CFG0_P021_3_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P021_4_CFG_PORT_9,PORT_PIN_CFG0_P021_4_CFG_PORT_10,PORT_PIN_CFG0_P021_4_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P021_5_CFG_PORT_9,PORT_PIN_CFG0_P021_5_CFG_PORT_10,PORT_PIN_CFG0_P021_5_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P021_6_CFG_PORT_9,PORT_PIN_CFG0_P021_6_CFG_PORT_10,PORT_PIN_CFG0_P021_6_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P021_7_CFG_PORT_9,PORT_PIN_CFG0_P021_7_CFG_PORT_10,PORT_PIN_CFG0_P021_7_CFG_PORT_11)     \
    },                                                                                     \
    {                                                                                      \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P021_0_CFG_PORT_12,PORT_PIN_CFG0_P021_0_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P021_1_CFG_PORT_12,PORT_PIN_CFG0_P021_1_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P021_2_CFG_PORT_12,PORT_PIN_CFG0_P021_2_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P021_3_CFG_PORT_12,PORT_PIN_CFG0_P021_3_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P021_4_CFG_PORT_12,PORT_PIN_CFG0_P021_4_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P021_5_CFG_PORT_12,PORT_PIN_CFG0_P021_5_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P021_6_CFG_PORT_12,PORT_PIN_CFG0_P021_6_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P021_7_CFG_PORT_12,PORT_PIN_CFG0_P021_7_CFG_PORT_13)     \
    },                                                                                     \
    PORT_SET_DU_SEL(PORT_CFG0_P021_CFG_PORT_4,PORT_CFG0_P021_CFG_PORT_5,PORT_CFG0_P021_CFG_PORT_6,PORT_CFG0_P021_CFG_PORT_7,PORT_CFG0_P021_CFG_PORT_8),    \
    PORT_SET_DU_CTL(PORT_CFG0_P021_CFG_PORT_9,PORT_CFG0_P021_CFG_PORT_10),    \
    PORT_CFG0_P021_CFG_PORT_11,    \
    PORT_SET_DIRECTION_CHANGEABLE(PORT_PIN_CFG0_P021_0_CFG_ADD_0,PORT_PIN_CFG0_P021_1_CFG_ADD_0,PORT_PIN_CFG0_P021_2_CFG_ADD_0,PORT_PIN_CFG0_P021_3_CFG_ADD_0,PORT_PIN_CFG0_P021_4_CFG_ADD_0,PORT_PIN_CFG0_P021_5_CFG_ADD_0,PORT_PIN_CFG0_P021_6_CFG_ADD_0,PORT_PIN_CFG0_P021_7_CFG_ADD_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG0_P021_0_CFG_ADD_1,PORT_PIN_CFG0_P021_1_CFG_ADD_1,PORT_PIN_CFG0_P021_2_CFG_ADD_1,PORT_PIN_CFG0_P021_3_CFG_ADD_1,PORT_PIN_CFG0_P021_4_CFG_ADD_1,PORT_PIN_CFG0_P021_5_CFG_ADD_1,PORT_PIN_CFG0_P021_6_CFG_ADD_1,PORT_PIN_CFG0_P021_7_CFG_ADD_1),    \
    {                                                                                      \
      PORT_PIN_CFG0_P021_0_CFG_PORT_4,    \
      PORT_PIN_CFG0_P021_1_CFG_PORT_4,    \
      PORT_PIN_CFG0_P021_2_CFG_PORT_4,    \
      PORT_PIN_CFG0_P021_3_CFG_PORT_4,    \
      PORT_PIN_CFG0_P021_4_CFG_PORT_4,    \
      PORT_PIN_CFG0_P021_5_CFG_PORT_4,    \
      PORT_PIN_CFG0_P021_6_CFG_PORT_4,    \
      PORT_PIN_CFG0_P021_7_CFG_PORT_4     \
    },                                                                                     \
    21U,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE  \
  },                                                                                       \
  {                                                                                        \
    PORT_CFG_DERIVATE_USE_PORT_22,                                                          \
    PORT_SET_PORT_SEL(PORT_PIN_CFG0_P022_0_CFG_PORT_0,PORT_PIN_CFG0_P022_1_CFG_PORT_0,PORT_PIN_CFG0_P022_2_CFG_PORT_0,PORT_PIN_CFG0_P022_3_CFG_PORT_0),    \
    PORT_SET_PORT_SEL(PORT_PIN_CFG0_P022_4_CFG_PORT_0,PORT_PIN_CFG0_P022_5_CFG_PORT_0,PORT_PIN_CFG0_P022_6_CFG_PORT_0,PORT_PIN_CFG0_P022_7_CFG_PORT_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG0_P022_0_CFG_GPIO_1,PORT_PIN_CFG0_P022_1_CFG_GPIO_1,PORT_PIN_CFG0_P022_2_CFG_GPIO_1,PORT_PIN_CFG0_P022_3_CFG_GPIO_1,PORT_PIN_CFG0_P022_4_CFG_GPIO_1,PORT_PIN_CFG0_P022_5_CFG_GPIO_1,PORT_PIN_CFG0_P022_6_CFG_GPIO_1,PORT_PIN_CFG0_P022_7_CFG_GPIO_1),    \
    PORT_SET_CFG(PORT_PIN_CFG0_P022_0_CFG_PORT_14,PORT_PIN_CFG0_P022_0_CFG_PORT_15,PORT_PIN_CFG0_P022_1_CFG_PORT_14,PORT_PIN_CFG0_P022_1_CFG_PORT_15,PORT_PIN_CFG0_P022_2_CFG_PORT_14,PORT_PIN_CFG0_P022_2_CFG_PORT_15,PORT_PIN_CFG0_P022_3_CFG_PORT_14,PORT_PIN_CFG0_P022_3_CFG_PORT_15,PORT_PIN_CFG0_P022_4_CFG_PORT_14,PORT_PIN_CFG0_P022_4_CFG_PORT_15,PORT_PIN_CFG0_P022_5_CFG_PORT_14,PORT_PIN_CFG0_P022_5_CFG_PORT_15,PORT_PIN_CFG0_P022_6_CFG_PORT_14,PORT_PIN_CFG0_P022_6_CFG_PORT_15,PORT_PIN_CFG0_P022_7_CFG_PORT_14,PORT_PIN_CFG0_P022_7_CFG_PORT_15),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG0_P022_0_CFG_PORT_5,PORT_PIN_CFG0_P022_1_CFG_PORT_5,PORT_PIN_CFG0_P022_2_CFG_PORT_5,PORT_PIN_CFG0_P022_3_CFG_PORT_5,PORT_PIN_CFG0_P022_4_CFG_PORT_5,PORT_PIN_CFG0_P022_5_CFG_PORT_5,PORT_PIN_CFG0_P022_6_CFG_PORT_5,PORT_PIN_CFG0_P022_7_CFG_PORT_5),    \
    PORT_SET_CFG_OUT(PORT_PIN_CFG0_P022_0_CFG_PORT_6,PORT_PIN_CFG0_P022_1_CFG_PORT_6,PORT_PIN_CFG0_P022_2_CFG_PORT_6,PORT_PIN_CFG0_P022_3_CFG_PORT_6,PORT_PIN_CFG0_P022_4_CFG_PORT_6,PORT_PIN_CFG0_P022_5_CFG_PORT_6,PORT_PIN_CFG0_P022_6_CFG_PORT_6,PORT_PIN_CFG0_P022_7_CFG_PORT_6,PORT_PIN_CFG0_P022_0_CFG_PORT_7,PORT_PIN_CFG0_P022_1_CFG_PORT_7,PORT_PIN_CFG0_P022_2_CFG_PORT_7,PORT_PIN_CFG0_P022_3_CFG_PORT_7,PORT_PIN_CFG0_P022_4_CFG_PORT_7,PORT_PIN_CFG0_P022_5_CFG_PORT_7,PORT_PIN_CFG0_P022_6_CFG_PORT_7,PORT_PIN_CFG0_P022_7_CFG_PORT_7),    \
    PORT_SET_CFG_SIO(PORT_SIO_CFG0_P022_01_CFG_PORT_0,PORT_SIO_CFG0_P022_01_CFG_PORT_1,PORT_SIO_CFG0_P022_01_CFG_PORT_2,PORT_SIO_CFG0_P022_01_CFG_PORT_3,PORT_SIO_CFG0_P022_23_CFG_PORT_0,PORT_SIO_CFG0_P022_23_CFG_PORT_1,PORT_SIO_CFG0_P022_23_CFG_PORT_2,PORT_SIO_CFG0_P022_23_CFG_PORT_3,PORT_SIO_CFG0_P022_45_CFG_PORT_0,PORT_SIO_CFG0_P022_45_CFG_PORT_1,PORT_SIO_CFG0_P022_45_CFG_PORT_2,PORT_SIO_CFG0_P022_45_CFG_PORT_3,PORT_SIO_CFG0_P022_67_CFG_PORT_0,PORT_SIO_CFG0_P022_67_CFG_PORT_1,PORT_SIO_CFG0_P022_67_CFG_PORT_2,PORT_SIO_CFG0_P022_67_CFG_PORT_3),    \
    PORT_SET_SIMPLE_8BIT(PORT_SIO_CFG0_P022_01_CFG_PORT_4,PORT_SIO_CFG0_P022_23_CFG_PORT_4,PORT_SIO_CFG0_P022_45_CFG_PORT_4,PORT_SIO_CFG0_P022_67_CFG_PORT_4, 0, 0, 0, 0),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG0_P022_0_CFG_PORT_8,PORT_PIN_CFG0_P022_1_CFG_PORT_8,PORT_PIN_CFG0_P022_2_CFG_PORT_8,PORT_PIN_CFG0_P022_3_CFG_PORT_8,PORT_PIN_CFG0_P022_4_CFG_PORT_8,PORT_PIN_CFG0_P022_5_CFG_PORT_8,PORT_PIN_CFG0_P022_6_CFG_PORT_8,PORT_PIN_CFG0_P022_7_CFG_PORT_8),    \
    PORT_SET_CFG_OUT2(PORT_PIN_CFG0_P022_0_CFG_PORT_16,PORT_PIN_CFG0_P022_1_CFG_PORT_16,PORT_PIN_CFG0_P022_2_CFG_PORT_16,PORT_PIN_CFG0_P022_3_CFG_PORT_16,PORT_PIN_CFG0_P022_4_CFG_PORT_16,PORT_PIN_CFG0_P022_5_CFG_PORT_16,PORT_PIN_CFG0_P022_6_CFG_PORT_16,PORT_PIN_CFG0_P022_7_CFG_PORT_16),    \
    PORT_SET_CFG_SLEW_EXT(PORT_PIN_CFG0_P022_0_CFG_PORT_17,PORT_PIN_CFG0_P022_1_CFG_PORT_17,PORT_PIN_CFG0_P022_2_CFG_PORT_17,PORT_PIN_CFG0_P022_3_CFG_PORT_17,PORT_PIN_CFG0_P022_4_CFG_PORT_17,PORT_PIN_CFG0_P022_5_CFG_PORT_17,PORT_PIN_CFG0_P022_6_CFG_PORT_17,PORT_PIN_CFG0_P022_7_CFG_PORT_17),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG0_P022_0_CFG_PORT_18,PORT_PIN_CFG0_P022_1_CFG_PORT_18,PORT_PIN_CFG0_P022_2_CFG_PORT_18,PORT_PIN_CFG0_P022_3_CFG_PORT_18),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG0_P022_4_CFG_PORT_18,PORT_PIN_CFG0_P022_5_CFG_PORT_18,PORT_PIN_CFG0_P022_6_CFG_PORT_18,PORT_PIN_CFG0_P022_7_CFG_PORT_18),    \
    PORT_SET_CTL(PORT_PIN_CFG0_P022_0_CFG_PORT_1,PORT_PIN_CFG0_P022_1_CFG_PORT_1,PORT_PIN_CFG0_P022_2_CFG_PORT_1,PORT_PIN_CFG0_P022_3_CFG_PORT_1,PORT_PIN_CFG0_P022_4_CFG_PORT_1,PORT_PIN_CFG0_P022_5_CFG_PORT_1,PORT_PIN_CFG0_P022_6_CFG_PORT_1,PORT_PIN_CFG0_P022_7_CFG_PORT_1,PORT_CFG0_P022_CFG_PORT_0,PORT_CFG0_P022_CFG_PORT_1,PORT_CFG0_P022_CFG_PORT_2,PORT_CFG0_P022_CFG_PORT_3),    \
    PORT_SET_SYNC_CTL(PORT_PIN_CFG0_P022_0_CFG_PORT_2,PORT_PIN_CFG0_P022_1_CFG_PORT_2,PORT_PIN_CFG0_P022_2_CFG_PORT_2,PORT_PIN_CFG0_P022_3_CFG_PORT_2,PORT_PIN_CFG0_P022_4_CFG_PORT_2,PORT_PIN_CFG0_P022_5_CFG_PORT_2,PORT_PIN_CFG0_P022_6_CFG_PORT_2,PORT_PIN_CFG0_P022_7_CFG_PORT_2,PORT_PIN_CFG0_P022_0_CFG_PORT_3,PORT_PIN_CFG0_P022_1_CFG_PORT_3,PORT_PIN_CFG0_P022_2_CFG_PORT_3,PORT_PIN_CFG0_P022_3_CFG_PORT_3,PORT_PIN_CFG0_P022_4_CFG_PORT_3,PORT_PIN_CFG0_P022_5_CFG_PORT_3,PORT_PIN_CFG0_P022_6_CFG_PORT_3,PORT_PIN_CFG0_P022_7_CFG_PORT_3),    \
    {                                                                                      \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P022_0_CFG_PORT_9,PORT_PIN_CFG0_P022_0_CFG_PORT_10,PORT_PIN_CFG0_P022_0_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P022_1_CFG_PORT_9,PORT_PIN_CFG0_P022_1_CFG_PORT_10,PORT_PIN_CFG0_P022_1_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P022_2_CFG_PORT_9,PORT_PIN_CFG0_P022_2_CFG_PORT_10,PORT_PIN_CFG0_P022_2_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P022_3_CFG_PORT_9,PORT_PIN_CFG0_P022_3_CFG_PORT_10,PORT_PIN_CFG0_P022_3_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P022_4_CFG_PORT_9,PORT_PIN_CFG0_P022_4_CFG_PORT_10,PORT_PIN_CFG0_P022_4_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P022_5_CFG_PORT_9,PORT_PIN_CFG0_P022_5_CFG_PORT_10,PORT_PIN_CFG0_P022_5_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P022_6_CFG_PORT_9,PORT_PIN_CFG0_P022_6_CFG_PORT_10,PORT_PIN_CFG0_P022_6_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P022_7_CFG_PORT_9,PORT_PIN_CFG0_P022_7_CFG_PORT_10,PORT_PIN_CFG0_P022_7_CFG_PORT_11)     \
    },                                                                                     \
    {                                                                                      \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P022_0_CFG_PORT_12,PORT_PIN_CFG0_P022_0_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P022_1_CFG_PORT_12,PORT_PIN_CFG0_P022_1_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P022_2_CFG_PORT_12,PORT_PIN_CFG0_P022_2_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P022_3_CFG_PORT_12,PORT_PIN_CFG0_P022_3_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P022_4_CFG_PORT_12,PORT_PIN_CFG0_P022_4_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P022_5_CFG_PORT_12,PORT_PIN_CFG0_P022_5_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P022_6_CFG_PORT_12,PORT_PIN_CFG0_P022_6_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P022_7_CFG_PORT_12,PORT_PIN_CFG0_P022_7_CFG_PORT_13)     \
    },                                                                                     \
    PORT_SET_DU_SEL(PORT_CFG0_P022_CFG_PORT_4,PORT_CFG0_P022_CFG_PORT_5,PORT_CFG0_P022_CFG_PORT_6,PORT_CFG0_P022_CFG_PORT_7,PORT_CFG0_P022_CFG_PORT_8),    \
    PORT_SET_DU_CTL(PORT_CFG0_P022_CFG_PORT_9,PORT_CFG0_P022_CFG_PORT_10),    \
    PORT_CFG0_P022_CFG_PORT_11,    \
    PORT_SET_DIRECTION_CHANGEABLE(PORT_PIN_CFG0_P022_0_CFG_ADD_0,PORT_PIN_CFG0_P022_1_CFG_ADD_0,PORT_PIN_CFG0_P022_2_CFG_ADD_0,PORT_PIN_CFG0_P022_3_CFG_ADD_0,PORT_PIN_CFG0_P022_4_CFG_ADD_0,PORT_PIN_CFG0_P022_5_CFG_ADD_0,PORT_PIN_CFG0_P022_6_CFG_ADD_0,PORT_PIN_CFG0_P022_7_CFG_ADD_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG0_P022_0_CFG_ADD_1,PORT_PIN_CFG0_P022_1_CFG_ADD_1,PORT_PIN_CFG0_P022_2_CFG_ADD_1,PORT_PIN_CFG0_P022_3_CFG_ADD_1,PORT_PIN_CFG0_P022_4_CFG_ADD_1,PORT_PIN_CFG0_P022_5_CFG_ADD_1,PORT_PIN_CFG0_P022_6_CFG_ADD_1,PORT_PIN_CFG0_P022_7_CFG_ADD_1),    \
    {                                                                                      \
      PORT_PIN_CFG0_P022_0_CFG_PORT_4,    \
      PORT_PIN_CFG0_P022_1_CFG_PORT_4,    \
      PORT_PIN_CFG0_P022_2_CFG_PORT_4,    \
      PORT_PIN_CFG0_P022_3_CFG_PORT_4,    \
      PORT_PIN_CFG0_P022_4_CFG_PORT_4,    \
      PORT_PIN_CFG0_P022_5_CFG_PORT_4,    \
      PORT_PIN_CFG0_P022_6_CFG_PORT_4,    \
      PORT_PIN_CFG0_P022_7_CFG_PORT_4     \
    },                                                                                     \
    22U,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE  \
  },                                                                                       \
  {                                                                                        \
    PORT_CFG_DERIVATE_USE_PORT_23,                                                          \
    PORT_SET_PORT_SEL(PORT_PIN_CFG0_P023_0_CFG_PORT_0,PORT_PIN_CFG0_P023_1_CFG_PORT_0,PORT_PIN_CFG0_P023_2_CFG_PORT_0,PORT_PIN_CFG0_P023_3_CFG_PORT_0),    \
    PORT_SET_PORT_SEL(PORT_PIN_CFG0_P023_4_CFG_PORT_0,PORT_PIN_CFG0_P023_5_CFG_PORT_0,PORT_PIN_CFG0_P023_6_CFG_PORT_0,PORT_PIN_CFG0_P023_7_CFG_PORT_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG0_P023_0_CFG_GPIO_1,PORT_PIN_CFG0_P023_1_CFG_GPIO_1,PORT_PIN_CFG0_P023_2_CFG_GPIO_1,PORT_PIN_CFG0_P023_3_CFG_GPIO_1,PORT_PIN_CFG0_P023_4_CFG_GPIO_1,PORT_PIN_CFG0_P023_5_CFG_GPIO_1,PORT_PIN_CFG0_P023_6_CFG_GPIO_1,PORT_PIN_CFG0_P023_7_CFG_GPIO_1),    \
    PORT_SET_CFG(PORT_PIN_CFG0_P023_0_CFG_PORT_14,PORT_PIN_CFG0_P023_0_CFG_PORT_15,PORT_PIN_CFG0_P023_1_CFG_PORT_14,PORT_PIN_CFG0_P023_1_CFG_PORT_15,PORT_PIN_CFG0_P023_2_CFG_PORT_14,PORT_PIN_CFG0_P023_2_CFG_PORT_15,PORT_PIN_CFG0_P023_3_CFG_PORT_14,PORT_PIN_CFG0_P023_3_CFG_PORT_15,PORT_PIN_CFG0_P023_4_CFG_PORT_14,PORT_PIN_CFG0_P023_4_CFG_PORT_15,PORT_PIN_CFG0_P023_5_CFG_PORT_14,PORT_PIN_CFG0_P023_5_CFG_PORT_15,PORT_PIN_CFG0_P023_6_CFG_PORT_14,PORT_PIN_CFG0_P023_6_CFG_PORT_15,PORT_PIN_CFG0_P023_7_CFG_PORT_14,PORT_PIN_CFG0_P023_7_CFG_PORT_15),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG0_P023_0_CFG_PORT_5,PORT_PIN_CFG0_P023_1_CFG_PORT_5,PORT_PIN_CFG0_P023_2_CFG_PORT_5,PORT_PIN_CFG0_P023_3_CFG_PORT_5,PORT_PIN_CFG0_P023_4_CFG_PORT_5,PORT_PIN_CFG0_P023_5_CFG_PORT_5,PORT_PIN_CFG0_P023_6_CFG_PORT_5,PORT_PIN_CFG0_P023_7_CFG_PORT_5),    \
    PORT_SET_CFG_OUT(PORT_PIN_CFG0_P023_0_CFG_PORT_6,PORT_PIN_CFG0_P023_1_CFG_PORT_6,PORT_PIN_CFG0_P023_2_CFG_PORT_6,PORT_PIN_CFG0_P023_3_CFG_PORT_6,PORT_PIN_CFG0_P023_4_CFG_PORT_6,PORT_PIN_CFG0_P023_5_CFG_PORT_6,PORT_PIN_CFG0_P023_6_CFG_PORT_6,PORT_PIN_CFG0_P023_7_CFG_PORT_6,PORT_PIN_CFG0_P023_0_CFG_PORT_7,PORT_PIN_CFG0_P023_1_CFG_PORT_7,PORT_PIN_CFG0_P023_2_CFG_PORT_7,PORT_PIN_CFG0_P023_3_CFG_PORT_7,PORT_PIN_CFG0_P023_4_CFG_PORT_7,PORT_PIN_CFG0_P023_5_CFG_PORT_7,PORT_PIN_CFG0_P023_6_CFG_PORT_7,PORT_PIN_CFG0_P023_7_CFG_PORT_7),    \
    PORT_SET_CFG_SIO(PORT_SIO_CFG0_P023_01_CFG_PORT_0,PORT_SIO_CFG0_P023_01_CFG_PORT_1,PORT_SIO_CFG0_P023_01_CFG_PORT_2,PORT_SIO_CFG0_P023_01_CFG_PORT_3,PORT_SIO_CFG0_P023_23_CFG_PORT_0,PORT_SIO_CFG0_P023_23_CFG_PORT_1,PORT_SIO_CFG0_P023_23_CFG_PORT_2,PORT_SIO_CFG0_P023_23_CFG_PORT_3,PORT_SIO_CFG0_P023_45_CFG_PORT_0,PORT_SIO_CFG0_P023_45_CFG_PORT_1,PORT_SIO_CFG0_P023_45_CFG_PORT_2,PORT_SIO_CFG0_P023_45_CFG_PORT_3,PORT_SIO_CFG0_P023_67_CFG_PORT_0,PORT_SIO_CFG0_P023_67_CFG_PORT_1,PORT_SIO_CFG0_P023_67_CFG_PORT_2,PORT_SIO_CFG0_P023_67_CFG_PORT_3),    \
    PORT_SET_SIMPLE_8BIT(PORT_SIO_CFG0_P023_01_CFG_PORT_4,PORT_SIO_CFG0_P023_23_CFG_PORT_4,PORT_SIO_CFG0_P023_45_CFG_PORT_4,PORT_SIO_CFG0_P023_67_CFG_PORT_4, 0, 0, 0, 0),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG0_P023_0_CFG_PORT_8,PORT_PIN_CFG0_P023_1_CFG_PORT_8,PORT_PIN_CFG0_P023_2_CFG_PORT_8,PORT_PIN_CFG0_P023_3_CFG_PORT_8,PORT_PIN_CFG0_P023_4_CFG_PORT_8,PORT_PIN_CFG0_P023_5_CFG_PORT_8,PORT_PIN_CFG0_P023_6_CFG_PORT_8,PORT_PIN_CFG0_P023_7_CFG_PORT_8),    \
    PORT_SET_CFG_OUT2(PORT_PIN_CFG0_P023_0_CFG_PORT_16,PORT_PIN_CFG0_P023_1_CFG_PORT_16,PORT_PIN_CFG0_P023_2_CFG_PORT_16,PORT_PIN_CFG0_P023_3_CFG_PORT_16,PORT_PIN_CFG0_P023_4_CFG_PORT_16,PORT_PIN_CFG0_P023_5_CFG_PORT_16,PORT_PIN_CFG0_P023_6_CFG_PORT_16,PORT_PIN_CFG0_P023_7_CFG_PORT_16),    \
    PORT_SET_CFG_SLEW_EXT(PORT_PIN_CFG0_P023_0_CFG_PORT_17,PORT_PIN_CFG0_P023_1_CFG_PORT_17,PORT_PIN_CFG0_P023_2_CFG_PORT_17,PORT_PIN_CFG0_P023_3_CFG_PORT_17,PORT_PIN_CFG0_P023_4_CFG_PORT_17,PORT_PIN_CFG0_P023_5_CFG_PORT_17,PORT_PIN_CFG0_P023_6_CFG_PORT_17,PORT_PIN_CFG0_P023_7_CFG_PORT_17),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG0_P023_0_CFG_PORT_18,PORT_PIN_CFG0_P023_1_CFG_PORT_18,PORT_PIN_CFG0_P023_2_CFG_PORT_18,PORT_PIN_CFG0_P023_3_CFG_PORT_18),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG0_P023_4_CFG_PORT_18,PORT_PIN_CFG0_P023_5_CFG_PORT_18,PORT_PIN_CFG0_P023_6_CFG_PORT_18,PORT_PIN_CFG0_P023_7_CFG_PORT_18),    \
    PORT_SET_CTL(PORT_PIN_CFG0_P023_0_CFG_PORT_1,PORT_PIN_CFG0_P023_1_CFG_PORT_1,PORT_PIN_CFG0_P023_2_CFG_PORT_1,PORT_PIN_CFG0_P023_3_CFG_PORT_1,PORT_PIN_CFG0_P023_4_CFG_PORT_1,PORT_PIN_CFG0_P023_5_CFG_PORT_1,PORT_PIN_CFG0_P023_6_CFG_PORT_1,PORT_PIN_CFG0_P023_7_CFG_PORT_1,PORT_CFG0_P023_CFG_PORT_0,PORT_CFG0_P023_CFG_PORT_1,PORT_CFG0_P023_CFG_PORT_2,PORT_CFG0_P023_CFG_PORT_3),    \
    PORT_SET_SYNC_CTL(PORT_PIN_CFG0_P023_0_CFG_PORT_2,PORT_PIN_CFG0_P023_1_CFG_PORT_2,PORT_PIN_CFG0_P023_2_CFG_PORT_2,PORT_PIN_CFG0_P023_3_CFG_PORT_2,PORT_PIN_CFG0_P023_4_CFG_PORT_2,PORT_PIN_CFG0_P023_5_CFG_PORT_2,PORT_PIN_CFG0_P023_6_CFG_PORT_2,PORT_PIN_CFG0_P023_7_CFG_PORT_2,PORT_PIN_CFG0_P023_0_CFG_PORT_3,PORT_PIN_CFG0_P023_1_CFG_PORT_3,PORT_PIN_CFG0_P023_2_CFG_PORT_3,PORT_PIN_CFG0_P023_3_CFG_PORT_3,PORT_PIN_CFG0_P023_4_CFG_PORT_3,PORT_PIN_CFG0_P023_5_CFG_PORT_3,PORT_PIN_CFG0_P023_6_CFG_PORT_3,PORT_PIN_CFG0_P023_7_CFG_PORT_3),    \
    {                                                                                      \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P023_0_CFG_PORT_9,PORT_PIN_CFG0_P023_0_CFG_PORT_10,PORT_PIN_CFG0_P023_0_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P023_1_CFG_PORT_9,PORT_PIN_CFG0_P023_1_CFG_PORT_10,PORT_PIN_CFG0_P023_1_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P023_2_CFG_PORT_9,PORT_PIN_CFG0_P023_2_CFG_PORT_10,PORT_PIN_CFG0_P023_2_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P023_3_CFG_PORT_9,PORT_PIN_CFG0_P023_3_CFG_PORT_10,PORT_PIN_CFG0_P023_3_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P023_4_CFG_PORT_9,PORT_PIN_CFG0_P023_4_CFG_PORT_10,PORT_PIN_CFG0_P023_4_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P023_5_CFG_PORT_9,PORT_PIN_CFG0_P023_5_CFG_PORT_10,PORT_PIN_CFG0_P023_5_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P023_6_CFG_PORT_9,PORT_PIN_CFG0_P023_6_CFG_PORT_10,PORT_PIN_CFG0_P023_6_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG0_P023_7_CFG_PORT_9,PORT_PIN_CFG0_P023_7_CFG_PORT_10,PORT_PIN_CFG0_P023_7_CFG_PORT_11)     \
    },                                                                                     \
    {                                                                                      \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P023_0_CFG_PORT_12,PORT_PIN_CFG0_P023_0_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P023_1_CFG_PORT_12,PORT_PIN_CFG0_P023_1_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P023_2_CFG_PORT_12,PORT_PIN_CFG0_P023_2_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P023_3_CFG_PORT_12,PORT_PIN_CFG0_P023_3_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P023_4_CFG_PORT_12,PORT_PIN_CFG0_P023_4_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P023_5_CFG_PORT_12,PORT_PIN_CFG0_P023_5_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P023_6_CFG_PORT_12,PORT_PIN_CFG0_P023_6_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG0_P023_7_CFG_PORT_12,PORT_PIN_CFG0_P023_7_CFG_PORT_13)     \
    },                                                                                     \
    PORT_SET_DU_SEL(PORT_CFG0_P023_CFG_PORT_4,PORT_CFG0_P023_CFG_PORT_5,PORT_CFG0_P023_CFG_PORT_6,PORT_CFG0_P023_CFG_PORT_7,PORT_CFG0_P023_CFG_PORT_8),    \
    PORT_SET_DU_CTL(PORT_CFG0_P023_CFG_PORT_9,PORT_CFG0_P023_CFG_PORT_10),    \
    PORT_CFG0_P023_CFG_PORT_11,    \
    PORT_SET_DIRECTION_CHANGEABLE(PORT_PIN_CFG0_P023_0_CFG_ADD_0,PORT_PIN_CFG0_P023_1_CFG_ADD_0,PORT_PIN_CFG0_P023_2_CFG_ADD_0,PORT_PIN_CFG0_P023_3_CFG_ADD_0,PORT_PIN_CFG0_P023_4_CFG_ADD_0,PORT_PIN_CFG0_P023_5_CFG_ADD_0,PORT_PIN_CFG0_P023_6_CFG_ADD_0,PORT_PIN_CFG0_P023_7_CFG_ADD_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG0_P023_0_CFG_ADD_1,PORT_PIN_CFG0_P023_1_CFG_ADD_1,PORT_PIN_CFG0_P023_2_CFG_ADD_1,PORT_PIN_CFG0_P023_3_CFG_ADD_1,PORT_PIN_CFG0_P023_4_CFG_ADD_1,PORT_PIN_CFG0_P023_5_CFG_ADD_1,PORT_PIN_CFG0_P023_6_CFG_ADD_1,PORT_PIN_CFG0_P023_7_CFG_ADD_1),    \
    {                                                                                      \
      PORT_PIN_CFG0_P023_0_CFG_PORT_4,    \
      PORT_PIN_CFG0_P023_1_CFG_PORT_4,    \
      PORT_PIN_CFG0_P023_2_CFG_PORT_4,    \
      PORT_PIN_CFG0_P023_3_CFG_PORT_4,    \
      PORT_PIN_CFG0_P023_4_CFG_PORT_4,    \
      PORT_PIN_CFG0_P023_5_CFG_PORT_4,    \
      PORT_PIN_CFG0_P023_6_CFG_PORT_4,    \
      PORT_PIN_CFG0_P023_7_CFG_PORT_4     \
    },                                                                                     \
    23U,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE  \
  }                                                                                        \
}
#define PORT_PIN_CFG1_CHANNEL_CONFIG                                                       \
{                                                                                          \
  {                                                                                        \
    PORT_CFG_DERIVATE_USE_PORT_0,                                                          \
    PORT_SET_PORT_SEL(PORT_PIN_CFG1_P000_0_CFG_PORT_0,PORT_PIN_CFG1_P000_1_CFG_PORT_0,PORT_PIN_CFG1_P000_2_CFG_PORT_0,PORT_PIN_CFG1_P000_3_CFG_PORT_0),    \
    PORT_SET_PORT_SEL(PORT_PIN_CFG1_P000_4_CFG_PORT_0,PORT_PIN_CFG1_P000_5_CFG_PORT_0,PORT_PIN_CFG1_P000_6_CFG_PORT_0,PORT_PIN_CFG1_P000_7_CFG_PORT_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG1_P000_0_CFG_GPIO_1,PORT_PIN_CFG1_P000_1_CFG_GPIO_1,PORT_PIN_CFG1_P000_2_CFG_GPIO_1,PORT_PIN_CFG1_P000_3_CFG_GPIO_1,PORT_PIN_CFG1_P000_4_CFG_GPIO_1,PORT_PIN_CFG1_P000_5_CFG_GPIO_1,PORT_PIN_CFG1_P000_6_CFG_GPIO_1,PORT_PIN_CFG1_P000_7_CFG_GPIO_1),    \
    PORT_SET_CFG(PORT_PIN_CFG1_P000_0_CFG_PORT_14,PORT_PIN_CFG1_P000_0_CFG_PORT_15,PORT_PIN_CFG1_P000_1_CFG_PORT_14,PORT_PIN_CFG1_P000_1_CFG_PORT_15,PORT_PIN_CFG1_P000_2_CFG_PORT_14,PORT_PIN_CFG1_P000_2_CFG_PORT_15,PORT_PIN_CFG1_P000_3_CFG_PORT_14,PORT_PIN_CFG1_P000_3_CFG_PORT_15,PORT_PIN_CFG1_P000_4_CFG_PORT_14,PORT_PIN_CFG1_P000_4_CFG_PORT_15,PORT_PIN_CFG1_P000_5_CFG_PORT_14,PORT_PIN_CFG1_P000_5_CFG_PORT_15,PORT_PIN_CFG1_P000_6_CFG_PORT_14,PORT_PIN_CFG1_P000_6_CFG_PORT_15,PORT_PIN_CFG1_P000_7_CFG_PORT_14,PORT_PIN_CFG1_P000_7_CFG_PORT_15),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG1_P000_0_CFG_PORT_5,PORT_PIN_CFG1_P000_1_CFG_PORT_5,PORT_PIN_CFG1_P000_2_CFG_PORT_5,PORT_PIN_CFG1_P000_3_CFG_PORT_5,PORT_PIN_CFG1_P000_4_CFG_PORT_5,PORT_PIN_CFG1_P000_5_CFG_PORT_5,PORT_PIN_CFG1_P000_6_CFG_PORT_5,PORT_PIN_CFG1_P000_7_CFG_PORT_5),    \
    PORT_SET_CFG_OUT(PORT_PIN_CFG1_P000_0_CFG_PORT_6,PORT_PIN_CFG1_P000_1_CFG_PORT_6,PORT_PIN_CFG1_P000_2_CFG_PORT_6,PORT_PIN_CFG1_P000_3_CFG_PORT_6,PORT_PIN_CFG1_P000_4_CFG_PORT_6,PORT_PIN_CFG1_P000_5_CFG_PORT_6,PORT_PIN_CFG1_P000_6_CFG_PORT_6,PORT_PIN_CFG1_P000_7_CFG_PORT_6,PORT_PIN_CFG1_P000_0_CFG_PORT_7,PORT_PIN_CFG1_P000_1_CFG_PORT_7,PORT_PIN_CFG1_P000_2_CFG_PORT_7,PORT_PIN_CFG1_P000_3_CFG_PORT_7,PORT_PIN_CFG1_P000_4_CFG_PORT_7,PORT_PIN_CFG1_P000_5_CFG_PORT_7,PORT_PIN_CFG1_P000_6_CFG_PORT_7,PORT_PIN_CFG1_P000_7_CFG_PORT_7),    \
    PORT_SET_CFG_SIO(PORT_SIO_CFG1_P000_01_CFG_PORT_0,PORT_SIO_CFG1_P000_01_CFG_PORT_1,PORT_SIO_CFG1_P000_01_CFG_PORT_2,PORT_SIO_CFG1_P000_01_CFG_PORT_3,PORT_SIO_CFG1_P000_23_CFG_PORT_0,PORT_SIO_CFG1_P000_23_CFG_PORT_1,PORT_SIO_CFG1_P000_23_CFG_PORT_2,PORT_SIO_CFG1_P000_23_CFG_PORT_3,PORT_SIO_CFG1_P000_45_CFG_PORT_0,PORT_SIO_CFG1_P000_45_CFG_PORT_1,PORT_SIO_CFG1_P000_45_CFG_PORT_2,PORT_SIO_CFG1_P000_45_CFG_PORT_3,PORT_SIO_CFG1_P000_67_CFG_PORT_0,PORT_SIO_CFG1_P000_67_CFG_PORT_1,PORT_SIO_CFG1_P000_67_CFG_PORT_2,PORT_SIO_CFG1_P000_67_CFG_PORT_3),    \
    PORT_SET_SIMPLE_8BIT(PORT_SIO_CFG1_P000_01_CFG_PORT_4,PORT_SIO_CFG1_P000_23_CFG_PORT_4,PORT_SIO_CFG1_P000_45_CFG_PORT_4,PORT_SIO_CFG1_P000_67_CFG_PORT_4, 0, 0, 0, 0),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG1_P000_0_CFG_PORT_8,PORT_PIN_CFG1_P000_1_CFG_PORT_8,PORT_PIN_CFG1_P000_2_CFG_PORT_8,PORT_PIN_CFG1_P000_3_CFG_PORT_8,PORT_PIN_CFG1_P000_4_CFG_PORT_8,PORT_PIN_CFG1_P000_5_CFG_PORT_8,PORT_PIN_CFG1_P000_6_CFG_PORT_8,PORT_PIN_CFG1_P000_7_CFG_PORT_8),    \
    PORT_SET_CFG_OUT2(PORT_PIN_CFG1_P000_0_CFG_PORT_16,PORT_PIN_CFG1_P000_1_CFG_PORT_16,PORT_PIN_CFG1_P000_2_CFG_PORT_16,PORT_PIN_CFG1_P000_3_CFG_PORT_16,PORT_PIN_CFG1_P000_4_CFG_PORT_16,PORT_PIN_CFG1_P000_5_CFG_PORT_16,PORT_PIN_CFG1_P000_6_CFG_PORT_16,PORT_PIN_CFG1_P000_7_CFG_PORT_16),    \
    PORT_SET_CFG_SLEW_EXT(PORT_PIN_CFG1_P000_0_CFG_PORT_17,PORT_PIN_CFG1_P000_1_CFG_PORT_17,PORT_PIN_CFG1_P000_2_CFG_PORT_17,PORT_PIN_CFG1_P000_3_CFG_PORT_17,PORT_PIN_CFG1_P000_4_CFG_PORT_17,PORT_PIN_CFG1_P000_5_CFG_PORT_17,PORT_PIN_CFG1_P000_6_CFG_PORT_17,PORT_PIN_CFG1_P000_7_CFG_PORT_17),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG1_P000_0_CFG_PORT_18,PORT_PIN_CFG1_P000_1_CFG_PORT_18,PORT_PIN_CFG1_P000_2_CFG_PORT_18,PORT_PIN_CFG1_P000_3_CFG_PORT_18),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG1_P000_4_CFG_PORT_18,PORT_PIN_CFG1_P000_5_CFG_PORT_18,PORT_PIN_CFG1_P000_6_CFG_PORT_18,PORT_PIN_CFG1_P000_7_CFG_PORT_18),    \
    PORT_SET_CTL(PORT_PIN_CFG1_P000_0_CFG_PORT_1,PORT_PIN_CFG1_P000_1_CFG_PORT_1,PORT_PIN_CFG1_P000_2_CFG_PORT_1,PORT_PIN_CFG1_P000_3_CFG_PORT_1,PORT_PIN_CFG1_P000_4_CFG_PORT_1,PORT_PIN_CFG1_P000_5_CFG_PORT_1,PORT_PIN_CFG1_P000_6_CFG_PORT_1,PORT_PIN_CFG1_P000_7_CFG_PORT_1,PORT_CFG1_P000_CFG_PORT_0,PORT_CFG1_P000_CFG_PORT_1,PORT_CFG1_P000_CFG_PORT_2,PORT_CFG1_P000_CFG_PORT_3),    \
    PORT_SET_SYNC_CTL(PORT_PIN_CFG1_P000_0_CFG_PORT_2,PORT_PIN_CFG1_P000_1_CFG_PORT_2,PORT_PIN_CFG1_P000_2_CFG_PORT_2,PORT_PIN_CFG1_P000_3_CFG_PORT_2,PORT_PIN_CFG1_P000_4_CFG_PORT_2,PORT_PIN_CFG1_P000_5_CFG_PORT_2,PORT_PIN_CFG1_P000_6_CFG_PORT_2,PORT_PIN_CFG1_P000_7_CFG_PORT_2,PORT_PIN_CFG1_P000_0_CFG_PORT_3,PORT_PIN_CFG1_P000_1_CFG_PORT_3,PORT_PIN_CFG1_P000_2_CFG_PORT_3,PORT_PIN_CFG1_P000_3_CFG_PORT_3,PORT_PIN_CFG1_P000_4_CFG_PORT_3,PORT_PIN_CFG1_P000_5_CFG_PORT_3,PORT_PIN_CFG1_P000_6_CFG_PORT_3,PORT_PIN_CFG1_P000_7_CFG_PORT_3),    \
    {                                                                                      \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P000_0_CFG_PORT_9,PORT_PIN_CFG1_P000_0_CFG_PORT_10,PORT_PIN_CFG1_P000_0_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P000_1_CFG_PORT_9,PORT_PIN_CFG1_P000_1_CFG_PORT_10,PORT_PIN_CFG1_P000_1_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P000_2_CFG_PORT_9,PORT_PIN_CFG1_P000_2_CFG_PORT_10,PORT_PIN_CFG1_P000_2_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P000_3_CFG_PORT_9,PORT_PIN_CFG1_P000_3_CFG_PORT_10,PORT_PIN_CFG1_P000_3_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P000_4_CFG_PORT_9,PORT_PIN_CFG1_P000_4_CFG_PORT_10,PORT_PIN_CFG1_P000_4_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P000_5_CFG_PORT_9,PORT_PIN_CFG1_P000_5_CFG_PORT_10,PORT_PIN_CFG1_P000_5_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P000_6_CFG_PORT_9,PORT_PIN_CFG1_P000_6_CFG_PORT_10,PORT_PIN_CFG1_P000_6_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P000_7_CFG_PORT_9,PORT_PIN_CFG1_P000_7_CFG_PORT_10,PORT_PIN_CFG1_P000_7_CFG_PORT_11)     \
    },                                                                                     \
    {                                                                                      \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P000_0_CFG_PORT_12,PORT_PIN_CFG1_P000_0_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P000_1_CFG_PORT_12,PORT_PIN_CFG1_P000_1_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P000_2_CFG_PORT_12,PORT_PIN_CFG1_P000_2_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P000_3_CFG_PORT_12,PORT_PIN_CFG1_P000_3_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P000_4_CFG_PORT_12,PORT_PIN_CFG1_P000_4_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P000_5_CFG_PORT_12,PORT_PIN_CFG1_P000_5_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P000_6_CFG_PORT_12,PORT_PIN_CFG1_P000_6_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P000_7_CFG_PORT_12,PORT_PIN_CFG1_P000_7_CFG_PORT_13)     \
    },                                                                                     \
    PORT_SET_DU_SEL(PORT_CFG1_P000_CFG_PORT_4,PORT_CFG1_P000_CFG_PORT_5,PORT_CFG1_P000_CFG_PORT_6,PORT_CFG1_P000_CFG_PORT_7,PORT_CFG1_P000_CFG_PORT_8),    \
    PORT_SET_DU_CTL(PORT_CFG1_P000_CFG_PORT_9,PORT_CFG1_P000_CFG_PORT_10),    \
    PORT_CFG1_P000_CFG_PORT_11,    \
    PORT_SET_DIRECTION_CHANGEABLE(PORT_PIN_CFG1_P000_0_CFG_ADD_0,PORT_PIN_CFG1_P000_1_CFG_ADD_0,PORT_PIN_CFG1_P000_2_CFG_ADD_0,PORT_PIN_CFG1_P000_3_CFG_ADD_0,PORT_PIN_CFG1_P000_4_CFG_ADD_0,PORT_PIN_CFG1_P000_5_CFG_ADD_0,PORT_PIN_CFG1_P000_6_CFG_ADD_0,PORT_PIN_CFG1_P000_7_CFG_ADD_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG1_P000_0_CFG_ADD_1,PORT_PIN_CFG1_P000_1_CFG_ADD_1,PORT_PIN_CFG1_P000_2_CFG_ADD_1,PORT_PIN_CFG1_P000_3_CFG_ADD_1,PORT_PIN_CFG1_P000_4_CFG_ADD_1,PORT_PIN_CFG1_P000_5_CFG_ADD_1,PORT_PIN_CFG1_P000_6_CFG_ADD_1,PORT_PIN_CFG1_P000_7_CFG_ADD_1),    \
    {                                                                                      \
      PORT_PIN_CFG1_P000_0_CFG_PORT_4,    \
      PORT_PIN_CFG1_P000_1_CFG_PORT_4,    \
      PORT_PIN_CFG1_P000_2_CFG_PORT_4,    \
      PORT_PIN_CFG1_P000_3_CFG_PORT_4,    \
      PORT_PIN_CFG1_P000_4_CFG_PORT_4,    \
      PORT_PIN_CFG1_P000_5_CFG_PORT_4,    \
      PORT_PIN_CFG1_P000_6_CFG_PORT_4,    \
      PORT_PIN_CFG1_P000_7_CFG_PORT_4     \
    },                                                                                     \
    0U,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE  \
  },                                                                                       \
  {                                                                                        \
    PORT_CFG_DERIVATE_USE_PORT_2,                                                          \
    PORT_SET_PORT_SEL(PORT_PIN_CFG1_P002_0_CFG_PORT_0,PORT_PIN_CFG1_P002_1_CFG_PORT_0,PORT_PIN_CFG1_P002_2_CFG_PORT_0,PORT_PIN_CFG1_P002_3_CFG_PORT_0),    \
    PORT_SET_PORT_SEL(PORT_PIN_CFG1_P002_4_CFG_PORT_0,PORT_PIN_CFG1_P002_5_CFG_PORT_0,PORT_PIN_CFG1_P002_6_CFG_PORT_0,PORT_PIN_CFG1_P002_7_CFG_PORT_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG1_P002_0_CFG_GPIO_1,PORT_PIN_CFG1_P002_1_CFG_GPIO_1,PORT_PIN_CFG1_P002_2_CFG_GPIO_1,PORT_PIN_CFG1_P002_3_CFG_GPIO_1,PORT_PIN_CFG1_P002_4_CFG_GPIO_1,PORT_PIN_CFG1_P002_5_CFG_GPIO_1,PORT_PIN_CFG1_P002_6_CFG_GPIO_1,PORT_PIN_CFG1_P002_7_CFG_GPIO_1),    \
    PORT_SET_CFG(PORT_PIN_CFG1_P002_0_CFG_PORT_14,PORT_PIN_CFG1_P002_0_CFG_PORT_15,PORT_PIN_CFG1_P002_1_CFG_PORT_14,PORT_PIN_CFG1_P002_1_CFG_PORT_15,PORT_PIN_CFG1_P002_2_CFG_PORT_14,PORT_PIN_CFG1_P002_2_CFG_PORT_15,PORT_PIN_CFG1_P002_3_CFG_PORT_14,PORT_PIN_CFG1_P002_3_CFG_PORT_15,PORT_PIN_CFG1_P002_4_CFG_PORT_14,PORT_PIN_CFG1_P002_4_CFG_PORT_15,PORT_PIN_CFG1_P002_5_CFG_PORT_14,PORT_PIN_CFG1_P002_5_CFG_PORT_15,PORT_PIN_CFG1_P002_6_CFG_PORT_14,PORT_PIN_CFG1_P002_6_CFG_PORT_15,PORT_PIN_CFG1_P002_7_CFG_PORT_14,PORT_PIN_CFG1_P002_7_CFG_PORT_15),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG1_P002_0_CFG_PORT_5,PORT_PIN_CFG1_P002_1_CFG_PORT_5,PORT_PIN_CFG1_P002_2_CFG_PORT_5,PORT_PIN_CFG1_P002_3_CFG_PORT_5,PORT_PIN_CFG1_P002_4_CFG_PORT_5,PORT_PIN_CFG1_P002_5_CFG_PORT_5,PORT_PIN_CFG1_P002_6_CFG_PORT_5,PORT_PIN_CFG1_P002_7_CFG_PORT_5),    \
    PORT_SET_CFG_OUT(PORT_PIN_CFG1_P002_0_CFG_PORT_6,PORT_PIN_CFG1_P002_1_CFG_PORT_6,PORT_PIN_CFG1_P002_2_CFG_PORT_6,PORT_PIN_CFG1_P002_3_CFG_PORT_6,PORT_PIN_CFG1_P002_4_CFG_PORT_6,PORT_PIN_CFG1_P002_5_CFG_PORT_6,PORT_PIN_CFG1_P002_6_CFG_PORT_6,PORT_PIN_CFG1_P002_7_CFG_PORT_6,PORT_PIN_CFG1_P002_0_CFG_PORT_7,PORT_PIN_CFG1_P002_1_CFG_PORT_7,PORT_PIN_CFG1_P002_2_CFG_PORT_7,PORT_PIN_CFG1_P002_3_CFG_PORT_7,PORT_PIN_CFG1_P002_4_CFG_PORT_7,PORT_PIN_CFG1_P002_5_CFG_PORT_7,PORT_PIN_CFG1_P002_6_CFG_PORT_7,PORT_PIN_CFG1_P002_7_CFG_PORT_7),    \
    PORT_SET_CFG_SIO(PORT_SIO_CFG1_P002_01_CFG_PORT_0,PORT_SIO_CFG1_P002_01_CFG_PORT_1,PORT_SIO_CFG1_P002_01_CFG_PORT_2,PORT_SIO_CFG1_P002_01_CFG_PORT_3,PORT_SIO_CFG1_P002_23_CFG_PORT_0,PORT_SIO_CFG1_P002_23_CFG_PORT_1,PORT_SIO_CFG1_P002_23_CFG_PORT_2,PORT_SIO_CFG1_P002_23_CFG_PORT_3,PORT_SIO_CFG1_P002_45_CFG_PORT_0,PORT_SIO_CFG1_P002_45_CFG_PORT_1,PORT_SIO_CFG1_P002_45_CFG_PORT_2,PORT_SIO_CFG1_P002_45_CFG_PORT_3,PORT_SIO_CFG1_P002_67_CFG_PORT_0,PORT_SIO_CFG1_P002_67_CFG_PORT_1,PORT_SIO_CFG1_P002_67_CFG_PORT_2,PORT_SIO_CFG1_P002_67_CFG_PORT_3),    \
    PORT_SET_SIMPLE_8BIT(PORT_SIO_CFG1_P002_01_CFG_PORT_4,PORT_SIO_CFG1_P002_23_CFG_PORT_4,PORT_SIO_CFG1_P002_45_CFG_PORT_4,PORT_SIO_CFG1_P002_67_CFG_PORT_4, 0, 0, 0, 0),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG1_P002_0_CFG_PORT_8,PORT_PIN_CFG1_P002_1_CFG_PORT_8,PORT_PIN_CFG1_P002_2_CFG_PORT_8,PORT_PIN_CFG1_P002_3_CFG_PORT_8,PORT_PIN_CFG1_P002_4_CFG_PORT_8,PORT_PIN_CFG1_P002_5_CFG_PORT_8,PORT_PIN_CFG1_P002_6_CFG_PORT_8,PORT_PIN_CFG1_P002_7_CFG_PORT_8),    \
    PORT_SET_CFG_OUT2(PORT_PIN_CFG1_P002_0_CFG_PORT_16,PORT_PIN_CFG1_P002_1_CFG_PORT_16,PORT_PIN_CFG1_P002_2_CFG_PORT_16,PORT_PIN_CFG1_P002_3_CFG_PORT_16,PORT_PIN_CFG1_P002_4_CFG_PORT_16,PORT_PIN_CFG1_P002_5_CFG_PORT_16,PORT_PIN_CFG1_P002_6_CFG_PORT_16,PORT_PIN_CFG1_P002_7_CFG_PORT_16),    \
    PORT_SET_CFG_SLEW_EXT(PORT_PIN_CFG1_P002_0_CFG_PORT_17,PORT_PIN_CFG1_P002_1_CFG_PORT_17,PORT_PIN_CFG1_P002_2_CFG_PORT_17,PORT_PIN_CFG1_P002_3_CFG_PORT_17,PORT_PIN_CFG1_P002_4_CFG_PORT_17,PORT_PIN_CFG1_P002_5_CFG_PORT_17,PORT_PIN_CFG1_P002_6_CFG_PORT_17,PORT_PIN_CFG1_P002_7_CFG_PORT_17),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG1_P002_0_CFG_PORT_18,PORT_PIN_CFG1_P002_1_CFG_PORT_18,PORT_PIN_CFG1_P002_2_CFG_PORT_18,PORT_PIN_CFG1_P002_3_CFG_PORT_18),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG1_P002_4_CFG_PORT_18,PORT_PIN_CFG1_P002_5_CFG_PORT_18,PORT_PIN_CFG1_P002_6_CFG_PORT_18,PORT_PIN_CFG1_P002_7_CFG_PORT_18),    \
    PORT_SET_CTL(PORT_PIN_CFG1_P002_0_CFG_PORT_1,PORT_PIN_CFG1_P002_1_CFG_PORT_1,PORT_PIN_CFG1_P002_2_CFG_PORT_1,PORT_PIN_CFG1_P002_3_CFG_PORT_1,PORT_PIN_CFG1_P002_4_CFG_PORT_1,PORT_PIN_CFG1_P002_5_CFG_PORT_1,PORT_PIN_CFG1_P002_6_CFG_PORT_1,PORT_PIN_CFG1_P002_7_CFG_PORT_1,PORT_CFG1_P002_CFG_PORT_0,PORT_CFG1_P002_CFG_PORT_1,PORT_CFG1_P002_CFG_PORT_2,PORT_CFG1_P002_CFG_PORT_3),    \
    PORT_SET_SYNC_CTL(PORT_PIN_CFG1_P002_0_CFG_PORT_2,PORT_PIN_CFG1_P002_1_CFG_PORT_2,PORT_PIN_CFG1_P002_2_CFG_PORT_2,PORT_PIN_CFG1_P002_3_CFG_PORT_2,PORT_PIN_CFG1_P002_4_CFG_PORT_2,PORT_PIN_CFG1_P002_5_CFG_PORT_2,PORT_PIN_CFG1_P002_6_CFG_PORT_2,PORT_PIN_CFG1_P002_7_CFG_PORT_2,PORT_PIN_CFG1_P002_0_CFG_PORT_3,PORT_PIN_CFG1_P002_1_CFG_PORT_3,PORT_PIN_CFG1_P002_2_CFG_PORT_3,PORT_PIN_CFG1_P002_3_CFG_PORT_3,PORT_PIN_CFG1_P002_4_CFG_PORT_3,PORT_PIN_CFG1_P002_5_CFG_PORT_3,PORT_PIN_CFG1_P002_6_CFG_PORT_3,PORT_PIN_CFG1_P002_7_CFG_PORT_3),    \
    {                                                                                      \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P002_0_CFG_PORT_9,PORT_PIN_CFG1_P002_0_CFG_PORT_10,PORT_PIN_CFG1_P002_0_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P002_1_CFG_PORT_9,PORT_PIN_CFG1_P002_1_CFG_PORT_10,PORT_PIN_CFG1_P002_1_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P002_2_CFG_PORT_9,PORT_PIN_CFG1_P002_2_CFG_PORT_10,PORT_PIN_CFG1_P002_2_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P002_3_CFG_PORT_9,PORT_PIN_CFG1_P002_3_CFG_PORT_10,PORT_PIN_CFG1_P002_3_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P002_4_CFG_PORT_9,PORT_PIN_CFG1_P002_4_CFG_PORT_10,PORT_PIN_CFG1_P002_4_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P002_5_CFG_PORT_9,PORT_PIN_CFG1_P002_5_CFG_PORT_10,PORT_PIN_CFG1_P002_5_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P002_6_CFG_PORT_9,PORT_PIN_CFG1_P002_6_CFG_PORT_10,PORT_PIN_CFG1_P002_6_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P002_7_CFG_PORT_9,PORT_PIN_CFG1_P002_7_CFG_PORT_10,PORT_PIN_CFG1_P002_7_CFG_PORT_11)     \
    },                                                                                     \
    {                                                                                      \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P002_0_CFG_PORT_12,PORT_PIN_CFG1_P002_0_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P002_1_CFG_PORT_12,PORT_PIN_CFG1_P002_1_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P002_2_CFG_PORT_12,PORT_PIN_CFG1_P002_2_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P002_3_CFG_PORT_12,PORT_PIN_CFG1_P002_3_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P002_4_CFG_PORT_12,PORT_PIN_CFG1_P002_4_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P002_5_CFG_PORT_12,PORT_PIN_CFG1_P002_5_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P002_6_CFG_PORT_12,PORT_PIN_CFG1_P002_6_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P002_7_CFG_PORT_12,PORT_PIN_CFG1_P002_7_CFG_PORT_13)     \
    },                                                                                     \
    PORT_SET_DU_SEL(PORT_CFG1_P002_CFG_PORT_4,PORT_CFG1_P002_CFG_PORT_5,PORT_CFG1_P002_CFG_PORT_6,PORT_CFG1_P002_CFG_PORT_7,PORT_CFG1_P002_CFG_PORT_8),    \
    PORT_SET_DU_CTL(PORT_CFG1_P002_CFG_PORT_9,PORT_CFG1_P002_CFG_PORT_10),    \
    PORT_CFG1_P002_CFG_PORT_11,    \
    PORT_SET_DIRECTION_CHANGEABLE(PORT_PIN_CFG1_P002_0_CFG_ADD_0,PORT_PIN_CFG1_P002_1_CFG_ADD_0,PORT_PIN_CFG1_P002_2_CFG_ADD_0,PORT_PIN_CFG1_P002_3_CFG_ADD_0,PORT_PIN_CFG1_P002_4_CFG_ADD_0,PORT_PIN_CFG1_P002_5_CFG_ADD_0,PORT_PIN_CFG1_P002_6_CFG_ADD_0,PORT_PIN_CFG1_P002_7_CFG_ADD_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG1_P002_0_CFG_ADD_1,PORT_PIN_CFG1_P002_1_CFG_ADD_1,PORT_PIN_CFG1_P002_2_CFG_ADD_1,PORT_PIN_CFG1_P002_3_CFG_ADD_1,PORT_PIN_CFG1_P002_4_CFG_ADD_1,PORT_PIN_CFG1_P002_5_CFG_ADD_1,PORT_PIN_CFG1_P002_6_CFG_ADD_1,PORT_PIN_CFG1_P002_7_CFG_ADD_1),    \
    {                                                                                      \
      PORT_PIN_CFG1_P002_0_CFG_PORT_4,    \
      PORT_PIN_CFG1_P002_1_CFG_PORT_4,    \
      PORT_PIN_CFG1_P002_2_CFG_PORT_4,    \
      PORT_PIN_CFG1_P002_3_CFG_PORT_4,    \
      PORT_PIN_CFG1_P002_4_CFG_PORT_4,    \
      PORT_PIN_CFG1_P002_5_CFG_PORT_4,    \
      PORT_PIN_CFG1_P002_6_CFG_PORT_4,    \
      PORT_PIN_CFG1_P002_7_CFG_PORT_4     \
    },                                                                                     \
    2U,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE  \
  },                                                                                       \
  {                                                                                        \
    PORT_CFG_DERIVATE_USE_PORT_5,                                                          \
    PORT_SET_PORT_SEL(PORT_PIN_CFG1_P005_0_CFG_PORT_0,PORT_PIN_CFG1_P005_1_CFG_PORT_0,PORT_PIN_CFG1_P005_2_CFG_PORT_0,PORT_PIN_CFG1_P005_3_CFG_PORT_0),    \
    PORT_SET_PORT_SEL(PORT_PIN_CFG1_P005_4_CFG_PORT_0,PORT_PIN_CFG1_P005_5_CFG_PORT_0,PORT_PIN_CFG1_P005_6_CFG_PORT_0,PORT_PIN_CFG1_P005_7_CFG_PORT_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG1_P005_0_CFG_GPIO_1,PORT_PIN_CFG1_P005_1_CFG_GPIO_1,PORT_PIN_CFG1_P005_2_CFG_GPIO_1,PORT_PIN_CFG1_P005_3_CFG_GPIO_1,PORT_PIN_CFG1_P005_4_CFG_GPIO_1,PORT_PIN_CFG1_P005_5_CFG_GPIO_1,PORT_PIN_CFG1_P005_6_CFG_GPIO_1,PORT_PIN_CFG1_P005_7_CFG_GPIO_1),    \
    PORT_SET_CFG(PORT_PIN_CFG1_P005_0_CFG_PORT_14,PORT_PIN_CFG1_P005_0_CFG_PORT_15,PORT_PIN_CFG1_P005_1_CFG_PORT_14,PORT_PIN_CFG1_P005_1_CFG_PORT_15,PORT_PIN_CFG1_P005_2_CFG_PORT_14,PORT_PIN_CFG1_P005_2_CFG_PORT_15,PORT_PIN_CFG1_P005_3_CFG_PORT_14,PORT_PIN_CFG1_P005_3_CFG_PORT_15,PORT_PIN_CFG1_P005_4_CFG_PORT_14,PORT_PIN_CFG1_P005_4_CFG_PORT_15,PORT_PIN_CFG1_P005_5_CFG_PORT_14,PORT_PIN_CFG1_P005_5_CFG_PORT_15,PORT_PIN_CFG1_P005_6_CFG_PORT_14,PORT_PIN_CFG1_P005_6_CFG_PORT_15,PORT_PIN_CFG1_P005_7_CFG_PORT_14,PORT_PIN_CFG1_P005_7_CFG_PORT_15),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG1_P005_0_CFG_PORT_5,PORT_PIN_CFG1_P005_1_CFG_PORT_5,PORT_PIN_CFG1_P005_2_CFG_PORT_5,PORT_PIN_CFG1_P005_3_CFG_PORT_5,PORT_PIN_CFG1_P005_4_CFG_PORT_5,PORT_PIN_CFG1_P005_5_CFG_PORT_5,PORT_PIN_CFG1_P005_6_CFG_PORT_5,PORT_PIN_CFG1_P005_7_CFG_PORT_5),    \
    PORT_SET_CFG_OUT(PORT_PIN_CFG1_P005_0_CFG_PORT_6,PORT_PIN_CFG1_P005_1_CFG_PORT_6,PORT_PIN_CFG1_P005_2_CFG_PORT_6,PORT_PIN_CFG1_P005_3_CFG_PORT_6,PORT_PIN_CFG1_P005_4_CFG_PORT_6,PORT_PIN_CFG1_P005_5_CFG_PORT_6,PORT_PIN_CFG1_P005_6_CFG_PORT_6,PORT_PIN_CFG1_P005_7_CFG_PORT_6,PORT_PIN_CFG1_P005_0_CFG_PORT_7,PORT_PIN_CFG1_P005_1_CFG_PORT_7,PORT_PIN_CFG1_P005_2_CFG_PORT_7,PORT_PIN_CFG1_P005_3_CFG_PORT_7,PORT_PIN_CFG1_P005_4_CFG_PORT_7,PORT_PIN_CFG1_P005_5_CFG_PORT_7,PORT_PIN_CFG1_P005_6_CFG_PORT_7,PORT_PIN_CFG1_P005_7_CFG_PORT_7),    \
    PORT_SET_CFG_SIO(PORT_SIO_CFG1_P005_01_CFG_PORT_0,PORT_SIO_CFG1_P005_01_CFG_PORT_1,PORT_SIO_CFG1_P005_01_CFG_PORT_2,PORT_SIO_CFG1_P005_01_CFG_PORT_3,PORT_SIO_CFG1_P005_23_CFG_PORT_0,PORT_SIO_CFG1_P005_23_CFG_PORT_1,PORT_SIO_CFG1_P005_23_CFG_PORT_2,PORT_SIO_CFG1_P005_23_CFG_PORT_3,PORT_SIO_CFG1_P005_45_CFG_PORT_0,PORT_SIO_CFG1_P005_45_CFG_PORT_1,PORT_SIO_CFG1_P005_45_CFG_PORT_2,PORT_SIO_CFG1_P005_45_CFG_PORT_3,PORT_SIO_CFG1_P005_67_CFG_PORT_0,PORT_SIO_CFG1_P005_67_CFG_PORT_1,PORT_SIO_CFG1_P005_67_CFG_PORT_2,PORT_SIO_CFG1_P005_67_CFG_PORT_3),    \
    PORT_SET_SIMPLE_8BIT(PORT_SIO_CFG1_P005_01_CFG_PORT_4,PORT_SIO_CFG1_P005_23_CFG_PORT_4,PORT_SIO_CFG1_P005_45_CFG_PORT_4,PORT_SIO_CFG1_P005_67_CFG_PORT_4, 0, 0, 0, 0),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG1_P005_0_CFG_PORT_8,PORT_PIN_CFG1_P005_1_CFG_PORT_8,PORT_PIN_CFG1_P005_2_CFG_PORT_8,PORT_PIN_CFG1_P005_3_CFG_PORT_8,PORT_PIN_CFG1_P005_4_CFG_PORT_8,PORT_PIN_CFG1_P005_5_CFG_PORT_8,PORT_PIN_CFG1_P005_6_CFG_PORT_8,PORT_PIN_CFG1_P005_7_CFG_PORT_8),    \
    PORT_SET_CFG_OUT2(PORT_PIN_CFG1_P005_0_CFG_PORT_16,PORT_PIN_CFG1_P005_1_CFG_PORT_16,PORT_PIN_CFG1_P005_2_CFG_PORT_16,PORT_PIN_CFG1_P005_3_CFG_PORT_16,PORT_PIN_CFG1_P005_4_CFG_PORT_16,PORT_PIN_CFG1_P005_5_CFG_PORT_16,PORT_PIN_CFG1_P005_6_CFG_PORT_16,PORT_PIN_CFG1_P005_7_CFG_PORT_16),    \
    PORT_SET_CFG_SLEW_EXT(PORT_PIN_CFG1_P005_0_CFG_PORT_17,PORT_PIN_CFG1_P005_1_CFG_PORT_17,PORT_PIN_CFG1_P005_2_CFG_PORT_17,PORT_PIN_CFG1_P005_3_CFG_PORT_17,PORT_PIN_CFG1_P005_4_CFG_PORT_17,PORT_PIN_CFG1_P005_5_CFG_PORT_17,PORT_PIN_CFG1_P005_6_CFG_PORT_17,PORT_PIN_CFG1_P005_7_CFG_PORT_17),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG1_P005_0_CFG_PORT_18,PORT_PIN_CFG1_P005_1_CFG_PORT_18,PORT_PIN_CFG1_P005_2_CFG_PORT_18,PORT_PIN_CFG1_P005_3_CFG_PORT_18),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG1_P005_4_CFG_PORT_18,PORT_PIN_CFG1_P005_5_CFG_PORT_18,PORT_PIN_CFG1_P005_6_CFG_PORT_18,PORT_PIN_CFG1_P005_7_CFG_PORT_18),    \
    PORT_SET_CTL(PORT_PIN_CFG1_P005_0_CFG_PORT_1,PORT_PIN_CFG1_P005_1_CFG_PORT_1,PORT_PIN_CFG1_P005_2_CFG_PORT_1,PORT_PIN_CFG1_P005_3_CFG_PORT_1,PORT_PIN_CFG1_P005_4_CFG_PORT_1,PORT_PIN_CFG1_P005_5_CFG_PORT_1,PORT_PIN_CFG1_P005_6_CFG_PORT_1,PORT_PIN_CFG1_P005_7_CFG_PORT_1,PORT_CFG1_P005_CFG_PORT_0,PORT_CFG1_P005_CFG_PORT_1,PORT_CFG1_P005_CFG_PORT_2,PORT_CFG1_P005_CFG_PORT_3),    \
    PORT_SET_SYNC_CTL(PORT_PIN_CFG1_P005_0_CFG_PORT_2,PORT_PIN_CFG1_P005_1_CFG_PORT_2,PORT_PIN_CFG1_P005_2_CFG_PORT_2,PORT_PIN_CFG1_P005_3_CFG_PORT_2,PORT_PIN_CFG1_P005_4_CFG_PORT_2,PORT_PIN_CFG1_P005_5_CFG_PORT_2,PORT_PIN_CFG1_P005_6_CFG_PORT_2,PORT_PIN_CFG1_P005_7_CFG_PORT_2,PORT_PIN_CFG1_P005_0_CFG_PORT_3,PORT_PIN_CFG1_P005_1_CFG_PORT_3,PORT_PIN_CFG1_P005_2_CFG_PORT_3,PORT_PIN_CFG1_P005_3_CFG_PORT_3,PORT_PIN_CFG1_P005_4_CFG_PORT_3,PORT_PIN_CFG1_P005_5_CFG_PORT_3,PORT_PIN_CFG1_P005_6_CFG_PORT_3,PORT_PIN_CFG1_P005_7_CFG_PORT_3),    \
    {                                                                                      \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P005_0_CFG_PORT_9,PORT_PIN_CFG1_P005_0_CFG_PORT_10,PORT_PIN_CFG1_P005_0_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P005_1_CFG_PORT_9,PORT_PIN_CFG1_P005_1_CFG_PORT_10,PORT_PIN_CFG1_P005_1_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P005_2_CFG_PORT_9,PORT_PIN_CFG1_P005_2_CFG_PORT_10,PORT_PIN_CFG1_P005_2_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P005_3_CFG_PORT_9,PORT_PIN_CFG1_P005_3_CFG_PORT_10,PORT_PIN_CFG1_P005_3_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P005_4_CFG_PORT_9,PORT_PIN_CFG1_P005_4_CFG_PORT_10,PORT_PIN_CFG1_P005_4_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P005_5_CFG_PORT_9,PORT_PIN_CFG1_P005_5_CFG_PORT_10,PORT_PIN_CFG1_P005_5_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P005_6_CFG_PORT_9,PORT_PIN_CFG1_P005_6_CFG_PORT_10,PORT_PIN_CFG1_P005_6_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P005_7_CFG_PORT_9,PORT_PIN_CFG1_P005_7_CFG_PORT_10,PORT_PIN_CFG1_P005_7_CFG_PORT_11)     \
    },                                                                                     \
    {                                                                                      \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P005_0_CFG_PORT_12,PORT_PIN_CFG1_P005_0_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P005_1_CFG_PORT_12,PORT_PIN_CFG1_P005_1_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P005_2_CFG_PORT_12,PORT_PIN_CFG1_P005_2_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P005_3_CFG_PORT_12,PORT_PIN_CFG1_P005_3_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P005_4_CFG_PORT_12,PORT_PIN_CFG1_P005_4_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P005_5_CFG_PORT_12,PORT_PIN_CFG1_P005_5_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P005_6_CFG_PORT_12,PORT_PIN_CFG1_P005_6_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P005_7_CFG_PORT_12,PORT_PIN_CFG1_P005_7_CFG_PORT_13)     \
    },                                                                                     \
    PORT_SET_DU_SEL(PORT_CFG1_P005_CFG_PORT_4,PORT_CFG1_P005_CFG_PORT_5,PORT_CFG1_P005_CFG_PORT_6,PORT_CFG1_P005_CFG_PORT_7,PORT_CFG1_P005_CFG_PORT_8),    \
    PORT_SET_DU_CTL(PORT_CFG1_P005_CFG_PORT_9,PORT_CFG1_P005_CFG_PORT_10),    \
    PORT_CFG1_P005_CFG_PORT_11,    \
    PORT_SET_DIRECTION_CHANGEABLE(PORT_PIN_CFG1_P005_0_CFG_ADD_0,PORT_PIN_CFG1_P005_1_CFG_ADD_0,PORT_PIN_CFG1_P005_2_CFG_ADD_0,PORT_PIN_CFG1_P005_3_CFG_ADD_0,PORT_PIN_CFG1_P005_4_CFG_ADD_0,PORT_PIN_CFG1_P005_5_CFG_ADD_0,PORT_PIN_CFG1_P005_6_CFG_ADD_0,PORT_PIN_CFG1_P005_7_CFG_ADD_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG1_P005_0_CFG_ADD_1,PORT_PIN_CFG1_P005_1_CFG_ADD_1,PORT_PIN_CFG1_P005_2_CFG_ADD_1,PORT_PIN_CFG1_P005_3_CFG_ADD_1,PORT_PIN_CFG1_P005_4_CFG_ADD_1,PORT_PIN_CFG1_P005_5_CFG_ADD_1,PORT_PIN_CFG1_P005_6_CFG_ADD_1,PORT_PIN_CFG1_P005_7_CFG_ADD_1),    \
    {                                                                                      \
      PORT_PIN_CFG1_P005_0_CFG_PORT_4,    \
      PORT_PIN_CFG1_P005_1_CFG_PORT_4,    \
      PORT_PIN_CFG1_P005_2_CFG_PORT_4,    \
      PORT_PIN_CFG1_P005_3_CFG_PORT_4,    \
      PORT_PIN_CFG1_P005_4_CFG_PORT_4,    \
      PORT_PIN_CFG1_P005_5_CFG_PORT_4,    \
      PORT_PIN_CFG1_P005_6_CFG_PORT_4,    \
      PORT_PIN_CFG1_P005_7_CFG_PORT_4     \
    },                                                                                     \
    5U,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE  \
  },                                                                                       \
  {                                                                                        \
    PORT_CFG_DERIVATE_USE_PORT_6,                                                          \
    PORT_SET_PORT_SEL(PORT_PIN_CFG1_P006_0_CFG_PORT_0,PORT_PIN_CFG1_P006_1_CFG_PORT_0,PORT_PIN_CFG1_P006_2_CFG_PORT_0,PORT_PIN_CFG1_P006_3_CFG_PORT_0),    \
    PORT_SET_PORT_SEL(PORT_PIN_CFG1_P006_4_CFG_PORT_0,PORT_PIN_CFG1_P006_5_CFG_PORT_0,PORT_PIN_CFG1_P006_6_CFG_PORT_0,PORT_PIN_CFG1_P006_7_CFG_PORT_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG1_P006_0_CFG_GPIO_1,PORT_PIN_CFG1_P006_1_CFG_GPIO_1,PORT_PIN_CFG1_P006_2_CFG_GPIO_1,PORT_PIN_CFG1_P006_3_CFG_GPIO_1,PORT_PIN_CFG1_P006_4_CFG_GPIO_1,PORT_PIN_CFG1_P006_5_CFG_GPIO_1,PORT_PIN_CFG1_P006_6_CFG_GPIO_1,PORT_PIN_CFG1_P006_7_CFG_GPIO_1),    \
    PORT_SET_CFG(PORT_PIN_CFG1_P006_0_CFG_PORT_14,PORT_PIN_CFG1_P006_0_CFG_PORT_15,PORT_PIN_CFG1_P006_1_CFG_PORT_14,PORT_PIN_CFG1_P006_1_CFG_PORT_15,PORT_PIN_CFG1_P006_2_CFG_PORT_14,PORT_PIN_CFG1_P006_2_CFG_PORT_15,PORT_PIN_CFG1_P006_3_CFG_PORT_14,PORT_PIN_CFG1_P006_3_CFG_PORT_15,PORT_PIN_CFG1_P006_4_CFG_PORT_14,PORT_PIN_CFG1_P006_4_CFG_PORT_15,PORT_PIN_CFG1_P006_5_CFG_PORT_14,PORT_PIN_CFG1_P006_5_CFG_PORT_15,PORT_PIN_CFG1_P006_6_CFG_PORT_14,PORT_PIN_CFG1_P006_6_CFG_PORT_15,PORT_PIN_CFG1_P006_7_CFG_PORT_14,PORT_PIN_CFG1_P006_7_CFG_PORT_15),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG1_P006_0_CFG_PORT_5,PORT_PIN_CFG1_P006_1_CFG_PORT_5,PORT_PIN_CFG1_P006_2_CFG_PORT_5,PORT_PIN_CFG1_P006_3_CFG_PORT_5,PORT_PIN_CFG1_P006_4_CFG_PORT_5,PORT_PIN_CFG1_P006_5_CFG_PORT_5,PORT_PIN_CFG1_P006_6_CFG_PORT_5,PORT_PIN_CFG1_P006_7_CFG_PORT_5),    \
    PORT_SET_CFG_OUT(PORT_PIN_CFG1_P006_0_CFG_PORT_6,PORT_PIN_CFG1_P006_1_CFG_PORT_6,PORT_PIN_CFG1_P006_2_CFG_PORT_6,PORT_PIN_CFG1_P006_3_CFG_PORT_6,PORT_PIN_CFG1_P006_4_CFG_PORT_6,PORT_PIN_CFG1_P006_5_CFG_PORT_6,PORT_PIN_CFG1_P006_6_CFG_PORT_6,PORT_PIN_CFG1_P006_7_CFG_PORT_6,PORT_PIN_CFG1_P006_0_CFG_PORT_7,PORT_PIN_CFG1_P006_1_CFG_PORT_7,PORT_PIN_CFG1_P006_2_CFG_PORT_7,PORT_PIN_CFG1_P006_3_CFG_PORT_7,PORT_PIN_CFG1_P006_4_CFG_PORT_7,PORT_PIN_CFG1_P006_5_CFG_PORT_7,PORT_PIN_CFG1_P006_6_CFG_PORT_7,PORT_PIN_CFG1_P006_7_CFG_PORT_7),    \
    PORT_SET_CFG_SIO(PORT_SIO_CFG1_P006_01_CFG_PORT_0,PORT_SIO_CFG1_P006_01_CFG_PORT_1,PORT_SIO_CFG1_P006_01_CFG_PORT_2,PORT_SIO_CFG1_P006_01_CFG_PORT_3,PORT_SIO_CFG1_P006_23_CFG_PORT_0,PORT_SIO_CFG1_P006_23_CFG_PORT_1,PORT_SIO_CFG1_P006_23_CFG_PORT_2,PORT_SIO_CFG1_P006_23_CFG_PORT_3,PORT_SIO_CFG1_P006_45_CFG_PORT_0,PORT_SIO_CFG1_P006_45_CFG_PORT_1,PORT_SIO_CFG1_P006_45_CFG_PORT_2,PORT_SIO_CFG1_P006_45_CFG_PORT_3,PORT_SIO_CFG1_P006_67_CFG_PORT_0,PORT_SIO_CFG1_P006_67_CFG_PORT_1,PORT_SIO_CFG1_P006_67_CFG_PORT_2,PORT_SIO_CFG1_P006_67_CFG_PORT_3),    \
    PORT_SET_SIMPLE_8BIT(PORT_SIO_CFG1_P006_01_CFG_PORT_4,PORT_SIO_CFG1_P006_23_CFG_PORT_4,PORT_SIO_CFG1_P006_45_CFG_PORT_4,PORT_SIO_CFG1_P006_67_CFG_PORT_4, 0, 0, 0, 0),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG1_P006_0_CFG_PORT_8,PORT_PIN_CFG1_P006_1_CFG_PORT_8,PORT_PIN_CFG1_P006_2_CFG_PORT_8,PORT_PIN_CFG1_P006_3_CFG_PORT_8,PORT_PIN_CFG1_P006_4_CFG_PORT_8,PORT_PIN_CFG1_P006_5_CFG_PORT_8,PORT_PIN_CFG1_P006_6_CFG_PORT_8,PORT_PIN_CFG1_P006_7_CFG_PORT_8),    \
    PORT_SET_CFG_OUT2(PORT_PIN_CFG1_P006_0_CFG_PORT_16,PORT_PIN_CFG1_P006_1_CFG_PORT_16,PORT_PIN_CFG1_P006_2_CFG_PORT_16,PORT_PIN_CFG1_P006_3_CFG_PORT_16,PORT_PIN_CFG1_P006_4_CFG_PORT_16,PORT_PIN_CFG1_P006_5_CFG_PORT_16,PORT_PIN_CFG1_P006_6_CFG_PORT_16,PORT_PIN_CFG1_P006_7_CFG_PORT_16),    \
    PORT_SET_CFG_SLEW_EXT(PORT_PIN_CFG1_P006_0_CFG_PORT_17,PORT_PIN_CFG1_P006_1_CFG_PORT_17,PORT_PIN_CFG1_P006_2_CFG_PORT_17,PORT_PIN_CFG1_P006_3_CFG_PORT_17,PORT_PIN_CFG1_P006_4_CFG_PORT_17,PORT_PIN_CFG1_P006_5_CFG_PORT_17,PORT_PIN_CFG1_P006_6_CFG_PORT_17,PORT_PIN_CFG1_P006_7_CFG_PORT_17),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG1_P006_0_CFG_PORT_18,PORT_PIN_CFG1_P006_1_CFG_PORT_18,PORT_PIN_CFG1_P006_2_CFG_PORT_18,PORT_PIN_CFG1_P006_3_CFG_PORT_18),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG1_P006_4_CFG_PORT_18,PORT_PIN_CFG1_P006_5_CFG_PORT_18,PORT_PIN_CFG1_P006_6_CFG_PORT_18,PORT_PIN_CFG1_P006_7_CFG_PORT_18),    \
    PORT_SET_CTL(PORT_PIN_CFG1_P006_0_CFG_PORT_1,PORT_PIN_CFG1_P006_1_CFG_PORT_1,PORT_PIN_CFG1_P006_2_CFG_PORT_1,PORT_PIN_CFG1_P006_3_CFG_PORT_1,PORT_PIN_CFG1_P006_4_CFG_PORT_1,PORT_PIN_CFG1_P006_5_CFG_PORT_1,PORT_PIN_CFG1_P006_6_CFG_PORT_1,PORT_PIN_CFG1_P006_7_CFG_PORT_1,PORT_CFG1_P006_CFG_PORT_0,PORT_CFG1_P006_CFG_PORT_1,PORT_CFG1_P006_CFG_PORT_2,PORT_CFG1_P006_CFG_PORT_3),    \
    PORT_SET_SYNC_CTL(PORT_PIN_CFG1_P006_0_CFG_PORT_2,PORT_PIN_CFG1_P006_1_CFG_PORT_2,PORT_PIN_CFG1_P006_2_CFG_PORT_2,PORT_PIN_CFG1_P006_3_CFG_PORT_2,PORT_PIN_CFG1_P006_4_CFG_PORT_2,PORT_PIN_CFG1_P006_5_CFG_PORT_2,PORT_PIN_CFG1_P006_6_CFG_PORT_2,PORT_PIN_CFG1_P006_7_CFG_PORT_2,PORT_PIN_CFG1_P006_0_CFG_PORT_3,PORT_PIN_CFG1_P006_1_CFG_PORT_3,PORT_PIN_CFG1_P006_2_CFG_PORT_3,PORT_PIN_CFG1_P006_3_CFG_PORT_3,PORT_PIN_CFG1_P006_4_CFG_PORT_3,PORT_PIN_CFG1_P006_5_CFG_PORT_3,PORT_PIN_CFG1_P006_6_CFG_PORT_3,PORT_PIN_CFG1_P006_7_CFG_PORT_3),    \
    {                                                                                      \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P006_0_CFG_PORT_9,PORT_PIN_CFG1_P006_0_CFG_PORT_10,PORT_PIN_CFG1_P006_0_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P006_1_CFG_PORT_9,PORT_PIN_CFG1_P006_1_CFG_PORT_10,PORT_PIN_CFG1_P006_1_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P006_2_CFG_PORT_9,PORT_PIN_CFG1_P006_2_CFG_PORT_10,PORT_PIN_CFG1_P006_2_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P006_3_CFG_PORT_9,PORT_PIN_CFG1_P006_3_CFG_PORT_10,PORT_PIN_CFG1_P006_3_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P006_4_CFG_PORT_9,PORT_PIN_CFG1_P006_4_CFG_PORT_10,PORT_PIN_CFG1_P006_4_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P006_5_CFG_PORT_9,PORT_PIN_CFG1_P006_5_CFG_PORT_10,PORT_PIN_CFG1_P006_5_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P006_6_CFG_PORT_9,PORT_PIN_CFG1_P006_6_CFG_PORT_10,PORT_PIN_CFG1_P006_6_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P006_7_CFG_PORT_9,PORT_PIN_CFG1_P006_7_CFG_PORT_10,PORT_PIN_CFG1_P006_7_CFG_PORT_11)     \
    },                                                                                     \
    {                                                                                      \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P006_0_CFG_PORT_12,PORT_PIN_CFG1_P006_0_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P006_1_CFG_PORT_12,PORT_PIN_CFG1_P006_1_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P006_2_CFG_PORT_12,PORT_PIN_CFG1_P006_2_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P006_3_CFG_PORT_12,PORT_PIN_CFG1_P006_3_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P006_4_CFG_PORT_12,PORT_PIN_CFG1_P006_4_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P006_5_CFG_PORT_12,PORT_PIN_CFG1_P006_5_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P006_6_CFG_PORT_12,PORT_PIN_CFG1_P006_6_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P006_7_CFG_PORT_12,PORT_PIN_CFG1_P006_7_CFG_PORT_13)     \
    },                                                                                     \
    PORT_SET_DU_SEL(PORT_CFG1_P006_CFG_PORT_4,PORT_CFG1_P006_CFG_PORT_5,PORT_CFG1_P006_CFG_PORT_6,PORT_CFG1_P006_CFG_PORT_7,PORT_CFG1_P006_CFG_PORT_8),    \
    PORT_SET_DU_CTL(PORT_CFG1_P006_CFG_PORT_9,PORT_CFG1_P006_CFG_PORT_10),    \
    PORT_CFG1_P006_CFG_PORT_11,    \
    PORT_SET_DIRECTION_CHANGEABLE(PORT_PIN_CFG1_P006_0_CFG_ADD_0,PORT_PIN_CFG1_P006_1_CFG_ADD_0,PORT_PIN_CFG1_P006_2_CFG_ADD_0,PORT_PIN_CFG1_P006_3_CFG_ADD_0,PORT_PIN_CFG1_P006_4_CFG_ADD_0,PORT_PIN_CFG1_P006_5_CFG_ADD_0,PORT_PIN_CFG1_P006_6_CFG_ADD_0,PORT_PIN_CFG1_P006_7_CFG_ADD_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG1_P006_0_CFG_ADD_1,PORT_PIN_CFG1_P006_1_CFG_ADD_1,PORT_PIN_CFG1_P006_2_CFG_ADD_1,PORT_PIN_CFG1_P006_3_CFG_ADD_1,PORT_PIN_CFG1_P006_4_CFG_ADD_1,PORT_PIN_CFG1_P006_5_CFG_ADD_1,PORT_PIN_CFG1_P006_6_CFG_ADD_1,PORT_PIN_CFG1_P006_7_CFG_ADD_1),    \
    {                                                                                      \
      PORT_PIN_CFG1_P006_0_CFG_PORT_4,    \
      PORT_PIN_CFG1_P006_1_CFG_PORT_4,    \
      PORT_PIN_CFG1_P006_2_CFG_PORT_4,    \
      PORT_PIN_CFG1_P006_3_CFG_PORT_4,    \
      PORT_PIN_CFG1_P006_4_CFG_PORT_4,    \
      PORT_PIN_CFG1_P006_5_CFG_PORT_4,    \
      PORT_PIN_CFG1_P006_6_CFG_PORT_4,    \
      PORT_PIN_CFG1_P006_7_CFG_PORT_4     \
    },                                                                                     \
    6U,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE  \
  },                                                                                       \
  {                                                                                        \
    PORT_CFG_DERIVATE_USE_PORT_7,                                                          \
    PORT_SET_PORT_SEL(PORT_PIN_CFG1_P007_0_CFG_PORT_0,PORT_PIN_CFG1_P007_1_CFG_PORT_0,PORT_PIN_CFG1_P007_2_CFG_PORT_0,PORT_PIN_CFG1_P007_3_CFG_PORT_0),    \
    PORT_SET_PORT_SEL(PORT_PIN_CFG1_P007_4_CFG_PORT_0,PORT_PIN_CFG1_P007_5_CFG_PORT_0,PORT_PIN_CFG1_P007_6_CFG_PORT_0,PORT_PIN_CFG1_P007_7_CFG_PORT_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG1_P007_0_CFG_GPIO_1,PORT_PIN_CFG1_P007_1_CFG_GPIO_1,PORT_PIN_CFG1_P007_2_CFG_GPIO_1,PORT_PIN_CFG1_P007_3_CFG_GPIO_1,PORT_PIN_CFG1_P007_4_CFG_GPIO_1,PORT_PIN_CFG1_P007_5_CFG_GPIO_1,PORT_PIN_CFG1_P007_6_CFG_GPIO_1,PORT_PIN_CFG1_P007_7_CFG_GPIO_1),    \
    PORT_SET_CFG(PORT_PIN_CFG1_P007_0_CFG_PORT_14,PORT_PIN_CFG1_P007_0_CFG_PORT_15,PORT_PIN_CFG1_P007_1_CFG_PORT_14,PORT_PIN_CFG1_P007_1_CFG_PORT_15,PORT_PIN_CFG1_P007_2_CFG_PORT_14,PORT_PIN_CFG1_P007_2_CFG_PORT_15,PORT_PIN_CFG1_P007_3_CFG_PORT_14,PORT_PIN_CFG1_P007_3_CFG_PORT_15,PORT_PIN_CFG1_P007_4_CFG_PORT_14,PORT_PIN_CFG1_P007_4_CFG_PORT_15,PORT_PIN_CFG1_P007_5_CFG_PORT_14,PORT_PIN_CFG1_P007_5_CFG_PORT_15,PORT_PIN_CFG1_P007_6_CFG_PORT_14,PORT_PIN_CFG1_P007_6_CFG_PORT_15,PORT_PIN_CFG1_P007_7_CFG_PORT_14,PORT_PIN_CFG1_P007_7_CFG_PORT_15),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG1_P007_0_CFG_PORT_5,PORT_PIN_CFG1_P007_1_CFG_PORT_5,PORT_PIN_CFG1_P007_2_CFG_PORT_5,PORT_PIN_CFG1_P007_3_CFG_PORT_5,PORT_PIN_CFG1_P007_4_CFG_PORT_5,PORT_PIN_CFG1_P007_5_CFG_PORT_5,PORT_PIN_CFG1_P007_6_CFG_PORT_5,PORT_PIN_CFG1_P007_7_CFG_PORT_5),    \
    PORT_SET_CFG_OUT(PORT_PIN_CFG1_P007_0_CFG_PORT_6,PORT_PIN_CFG1_P007_1_CFG_PORT_6,PORT_PIN_CFG1_P007_2_CFG_PORT_6,PORT_PIN_CFG1_P007_3_CFG_PORT_6,PORT_PIN_CFG1_P007_4_CFG_PORT_6,PORT_PIN_CFG1_P007_5_CFG_PORT_6,PORT_PIN_CFG1_P007_6_CFG_PORT_6,PORT_PIN_CFG1_P007_7_CFG_PORT_6,PORT_PIN_CFG1_P007_0_CFG_PORT_7,PORT_PIN_CFG1_P007_1_CFG_PORT_7,PORT_PIN_CFG1_P007_2_CFG_PORT_7,PORT_PIN_CFG1_P007_3_CFG_PORT_7,PORT_PIN_CFG1_P007_4_CFG_PORT_7,PORT_PIN_CFG1_P007_5_CFG_PORT_7,PORT_PIN_CFG1_P007_6_CFG_PORT_7,PORT_PIN_CFG1_P007_7_CFG_PORT_7),    \
    PORT_SET_CFG_SIO(PORT_SIO_CFG1_P007_01_CFG_PORT_0,PORT_SIO_CFG1_P007_01_CFG_PORT_1,PORT_SIO_CFG1_P007_01_CFG_PORT_2,PORT_SIO_CFG1_P007_01_CFG_PORT_3,PORT_SIO_CFG1_P007_23_CFG_PORT_0,PORT_SIO_CFG1_P007_23_CFG_PORT_1,PORT_SIO_CFG1_P007_23_CFG_PORT_2,PORT_SIO_CFG1_P007_23_CFG_PORT_3,PORT_SIO_CFG1_P007_45_CFG_PORT_0,PORT_SIO_CFG1_P007_45_CFG_PORT_1,PORT_SIO_CFG1_P007_45_CFG_PORT_2,PORT_SIO_CFG1_P007_45_CFG_PORT_3,PORT_SIO_CFG1_P007_67_CFG_PORT_0,PORT_SIO_CFG1_P007_67_CFG_PORT_1,PORT_SIO_CFG1_P007_67_CFG_PORT_2,PORT_SIO_CFG1_P007_67_CFG_PORT_3),    \
    PORT_SET_SIMPLE_8BIT(PORT_SIO_CFG1_P007_01_CFG_PORT_4,PORT_SIO_CFG1_P007_23_CFG_PORT_4,PORT_SIO_CFG1_P007_45_CFG_PORT_4,PORT_SIO_CFG1_P007_67_CFG_PORT_4, 0, 0, 0, 0),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG1_P007_0_CFG_PORT_8,PORT_PIN_CFG1_P007_1_CFG_PORT_8,PORT_PIN_CFG1_P007_2_CFG_PORT_8,PORT_PIN_CFG1_P007_3_CFG_PORT_8,PORT_PIN_CFG1_P007_4_CFG_PORT_8,PORT_PIN_CFG1_P007_5_CFG_PORT_8,PORT_PIN_CFG1_P007_6_CFG_PORT_8,PORT_PIN_CFG1_P007_7_CFG_PORT_8),    \
    PORT_SET_CFG_OUT2(PORT_PIN_CFG1_P007_0_CFG_PORT_16,PORT_PIN_CFG1_P007_1_CFG_PORT_16,PORT_PIN_CFG1_P007_2_CFG_PORT_16,PORT_PIN_CFG1_P007_3_CFG_PORT_16,PORT_PIN_CFG1_P007_4_CFG_PORT_16,PORT_PIN_CFG1_P007_5_CFG_PORT_16,PORT_PIN_CFG1_P007_6_CFG_PORT_16,PORT_PIN_CFG1_P007_7_CFG_PORT_16),    \
    PORT_SET_CFG_SLEW_EXT(PORT_PIN_CFG1_P007_0_CFG_PORT_17,PORT_PIN_CFG1_P007_1_CFG_PORT_17,PORT_PIN_CFG1_P007_2_CFG_PORT_17,PORT_PIN_CFG1_P007_3_CFG_PORT_17,PORT_PIN_CFG1_P007_4_CFG_PORT_17,PORT_PIN_CFG1_P007_5_CFG_PORT_17,PORT_PIN_CFG1_P007_6_CFG_PORT_17,PORT_PIN_CFG1_P007_7_CFG_PORT_17),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG1_P007_0_CFG_PORT_18,PORT_PIN_CFG1_P007_1_CFG_PORT_18,PORT_PIN_CFG1_P007_2_CFG_PORT_18,PORT_PIN_CFG1_P007_3_CFG_PORT_18),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG1_P007_4_CFG_PORT_18,PORT_PIN_CFG1_P007_5_CFG_PORT_18,PORT_PIN_CFG1_P007_6_CFG_PORT_18,PORT_PIN_CFG1_P007_7_CFG_PORT_18),    \
    PORT_SET_CTL(PORT_PIN_CFG1_P007_0_CFG_PORT_1,PORT_PIN_CFG1_P007_1_CFG_PORT_1,PORT_PIN_CFG1_P007_2_CFG_PORT_1,PORT_PIN_CFG1_P007_3_CFG_PORT_1,PORT_PIN_CFG1_P007_4_CFG_PORT_1,PORT_PIN_CFG1_P007_5_CFG_PORT_1,PORT_PIN_CFG1_P007_6_CFG_PORT_1,PORT_PIN_CFG1_P007_7_CFG_PORT_1,PORT_CFG1_P007_CFG_PORT_0,PORT_CFG1_P007_CFG_PORT_1,PORT_CFG1_P007_CFG_PORT_2,PORT_CFG1_P007_CFG_PORT_3),    \
    PORT_SET_SYNC_CTL(PORT_PIN_CFG1_P007_0_CFG_PORT_2,PORT_PIN_CFG1_P007_1_CFG_PORT_2,PORT_PIN_CFG1_P007_2_CFG_PORT_2,PORT_PIN_CFG1_P007_3_CFG_PORT_2,PORT_PIN_CFG1_P007_4_CFG_PORT_2,PORT_PIN_CFG1_P007_5_CFG_PORT_2,PORT_PIN_CFG1_P007_6_CFG_PORT_2,PORT_PIN_CFG1_P007_7_CFG_PORT_2,PORT_PIN_CFG1_P007_0_CFG_PORT_3,PORT_PIN_CFG1_P007_1_CFG_PORT_3,PORT_PIN_CFG1_P007_2_CFG_PORT_3,PORT_PIN_CFG1_P007_3_CFG_PORT_3,PORT_PIN_CFG1_P007_4_CFG_PORT_3,PORT_PIN_CFG1_P007_5_CFG_PORT_3,PORT_PIN_CFG1_P007_6_CFG_PORT_3,PORT_PIN_CFG1_P007_7_CFG_PORT_3),    \
    {                                                                                      \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P007_0_CFG_PORT_9,PORT_PIN_CFG1_P007_0_CFG_PORT_10,PORT_PIN_CFG1_P007_0_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P007_1_CFG_PORT_9,PORT_PIN_CFG1_P007_1_CFG_PORT_10,PORT_PIN_CFG1_P007_1_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P007_2_CFG_PORT_9,PORT_PIN_CFG1_P007_2_CFG_PORT_10,PORT_PIN_CFG1_P007_2_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P007_3_CFG_PORT_9,PORT_PIN_CFG1_P007_3_CFG_PORT_10,PORT_PIN_CFG1_P007_3_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P007_4_CFG_PORT_9,PORT_PIN_CFG1_P007_4_CFG_PORT_10,PORT_PIN_CFG1_P007_4_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P007_5_CFG_PORT_9,PORT_PIN_CFG1_P007_5_CFG_PORT_10,PORT_PIN_CFG1_P007_5_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P007_6_CFG_PORT_9,PORT_PIN_CFG1_P007_6_CFG_PORT_10,PORT_PIN_CFG1_P007_6_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P007_7_CFG_PORT_9,PORT_PIN_CFG1_P007_7_CFG_PORT_10,PORT_PIN_CFG1_P007_7_CFG_PORT_11)     \
    },                                                                                     \
    {                                                                                      \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P007_0_CFG_PORT_12,PORT_PIN_CFG1_P007_0_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P007_1_CFG_PORT_12,PORT_PIN_CFG1_P007_1_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P007_2_CFG_PORT_12,PORT_PIN_CFG1_P007_2_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P007_3_CFG_PORT_12,PORT_PIN_CFG1_P007_3_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P007_4_CFG_PORT_12,PORT_PIN_CFG1_P007_4_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P007_5_CFG_PORT_12,PORT_PIN_CFG1_P007_5_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P007_6_CFG_PORT_12,PORT_PIN_CFG1_P007_6_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P007_7_CFG_PORT_12,PORT_PIN_CFG1_P007_7_CFG_PORT_13)     \
    },                                                                                     \
    PORT_SET_DU_SEL(PORT_CFG1_P007_CFG_PORT_4,PORT_CFG1_P007_CFG_PORT_5,PORT_CFG1_P007_CFG_PORT_6,PORT_CFG1_P007_CFG_PORT_7,PORT_CFG1_P007_CFG_PORT_8),    \
    PORT_SET_DU_CTL(PORT_CFG1_P007_CFG_PORT_9,PORT_CFG1_P007_CFG_PORT_10),    \
    PORT_CFG1_P007_CFG_PORT_11,    \
    PORT_SET_DIRECTION_CHANGEABLE(PORT_PIN_CFG1_P007_0_CFG_ADD_0,PORT_PIN_CFG1_P007_1_CFG_ADD_0,PORT_PIN_CFG1_P007_2_CFG_ADD_0,PORT_PIN_CFG1_P007_3_CFG_ADD_0,PORT_PIN_CFG1_P007_4_CFG_ADD_0,PORT_PIN_CFG1_P007_5_CFG_ADD_0,PORT_PIN_CFG1_P007_6_CFG_ADD_0,PORT_PIN_CFG1_P007_7_CFG_ADD_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG1_P007_0_CFG_ADD_1,PORT_PIN_CFG1_P007_1_CFG_ADD_1,PORT_PIN_CFG1_P007_2_CFG_ADD_1,PORT_PIN_CFG1_P007_3_CFG_ADD_1,PORT_PIN_CFG1_P007_4_CFG_ADD_1,PORT_PIN_CFG1_P007_5_CFG_ADD_1,PORT_PIN_CFG1_P007_6_CFG_ADD_1,PORT_PIN_CFG1_P007_7_CFG_ADD_1),    \
    {                                                                                      \
      PORT_PIN_CFG1_P007_0_CFG_PORT_4,    \
      PORT_PIN_CFG1_P007_1_CFG_PORT_4,    \
      PORT_PIN_CFG1_P007_2_CFG_PORT_4,    \
      PORT_PIN_CFG1_P007_3_CFG_PORT_4,    \
      PORT_PIN_CFG1_P007_4_CFG_PORT_4,    \
      PORT_PIN_CFG1_P007_5_CFG_PORT_4,    \
      PORT_PIN_CFG1_P007_6_CFG_PORT_4,    \
      PORT_PIN_CFG1_P007_7_CFG_PORT_4     \
    },                                                                                     \
    7U,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE  \
  },                                                                                       \
  {                                                                                        \
    PORT_CFG_DERIVATE_USE_PORT_8,                                                          \
    PORT_SET_PORT_SEL(PORT_PIN_CFG1_P008_0_CFG_PORT_0,PORT_PIN_CFG1_P008_1_CFG_PORT_0,PORT_PIN_CFG1_P008_2_CFG_PORT_0,PORT_PIN_CFG1_P008_3_CFG_PORT_0),    \
    PORT_SET_PORT_SEL(PORT_PIN_CFG1_P008_4_CFG_PORT_0,PORT_PIN_CFG1_P008_5_CFG_PORT_0,PORT_PIN_CFG1_P008_6_CFG_PORT_0,PORT_PIN_CFG1_P008_7_CFG_PORT_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG1_P008_0_CFG_GPIO_1,PORT_PIN_CFG1_P008_1_CFG_GPIO_1,PORT_PIN_CFG1_P008_2_CFG_GPIO_1,PORT_PIN_CFG1_P008_3_CFG_GPIO_1,PORT_PIN_CFG1_P008_4_CFG_GPIO_1,PORT_PIN_CFG1_P008_5_CFG_GPIO_1,PORT_PIN_CFG1_P008_6_CFG_GPIO_1,PORT_PIN_CFG1_P008_7_CFG_GPIO_1),    \
    PORT_SET_CFG(PORT_PIN_CFG1_P008_0_CFG_PORT_14,PORT_PIN_CFG1_P008_0_CFG_PORT_15,PORT_PIN_CFG1_P008_1_CFG_PORT_14,PORT_PIN_CFG1_P008_1_CFG_PORT_15,PORT_PIN_CFG1_P008_2_CFG_PORT_14,PORT_PIN_CFG1_P008_2_CFG_PORT_15,PORT_PIN_CFG1_P008_3_CFG_PORT_14,PORT_PIN_CFG1_P008_3_CFG_PORT_15,PORT_PIN_CFG1_P008_4_CFG_PORT_14,PORT_PIN_CFG1_P008_4_CFG_PORT_15,PORT_PIN_CFG1_P008_5_CFG_PORT_14,PORT_PIN_CFG1_P008_5_CFG_PORT_15,PORT_PIN_CFG1_P008_6_CFG_PORT_14,PORT_PIN_CFG1_P008_6_CFG_PORT_15,PORT_PIN_CFG1_P008_7_CFG_PORT_14,PORT_PIN_CFG1_P008_7_CFG_PORT_15),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG1_P008_0_CFG_PORT_5,PORT_PIN_CFG1_P008_1_CFG_PORT_5,PORT_PIN_CFG1_P008_2_CFG_PORT_5,PORT_PIN_CFG1_P008_3_CFG_PORT_5,PORT_PIN_CFG1_P008_4_CFG_PORT_5,PORT_PIN_CFG1_P008_5_CFG_PORT_5,PORT_PIN_CFG1_P008_6_CFG_PORT_5,PORT_PIN_CFG1_P008_7_CFG_PORT_5),    \
    PORT_SET_CFG_OUT(PORT_PIN_CFG1_P008_0_CFG_PORT_6,PORT_PIN_CFG1_P008_1_CFG_PORT_6,PORT_PIN_CFG1_P008_2_CFG_PORT_6,PORT_PIN_CFG1_P008_3_CFG_PORT_6,PORT_PIN_CFG1_P008_4_CFG_PORT_6,PORT_PIN_CFG1_P008_5_CFG_PORT_6,PORT_PIN_CFG1_P008_6_CFG_PORT_6,PORT_PIN_CFG1_P008_7_CFG_PORT_6,PORT_PIN_CFG1_P008_0_CFG_PORT_7,PORT_PIN_CFG1_P008_1_CFG_PORT_7,PORT_PIN_CFG1_P008_2_CFG_PORT_7,PORT_PIN_CFG1_P008_3_CFG_PORT_7,PORT_PIN_CFG1_P008_4_CFG_PORT_7,PORT_PIN_CFG1_P008_5_CFG_PORT_7,PORT_PIN_CFG1_P008_6_CFG_PORT_7,PORT_PIN_CFG1_P008_7_CFG_PORT_7),    \
    PORT_SET_CFG_SIO(PORT_SIO_CFG1_P008_01_CFG_PORT_0,PORT_SIO_CFG1_P008_01_CFG_PORT_1,PORT_SIO_CFG1_P008_01_CFG_PORT_2,PORT_SIO_CFG1_P008_01_CFG_PORT_3,PORT_SIO_CFG1_P008_23_CFG_PORT_0,PORT_SIO_CFG1_P008_23_CFG_PORT_1,PORT_SIO_CFG1_P008_23_CFG_PORT_2,PORT_SIO_CFG1_P008_23_CFG_PORT_3,PORT_SIO_CFG1_P008_45_CFG_PORT_0,PORT_SIO_CFG1_P008_45_CFG_PORT_1,PORT_SIO_CFG1_P008_45_CFG_PORT_2,PORT_SIO_CFG1_P008_45_CFG_PORT_3,PORT_SIO_CFG1_P008_67_CFG_PORT_0,PORT_SIO_CFG1_P008_67_CFG_PORT_1,PORT_SIO_CFG1_P008_67_CFG_PORT_2,PORT_SIO_CFG1_P008_67_CFG_PORT_3),    \
    PORT_SET_SIMPLE_8BIT(PORT_SIO_CFG1_P008_01_CFG_PORT_4,PORT_SIO_CFG1_P008_23_CFG_PORT_4,PORT_SIO_CFG1_P008_45_CFG_PORT_4,PORT_SIO_CFG1_P008_67_CFG_PORT_4, 0, 0, 0, 0),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG1_P008_0_CFG_PORT_8,PORT_PIN_CFG1_P008_1_CFG_PORT_8,PORT_PIN_CFG1_P008_2_CFG_PORT_8,PORT_PIN_CFG1_P008_3_CFG_PORT_8,PORT_PIN_CFG1_P008_4_CFG_PORT_8,PORT_PIN_CFG1_P008_5_CFG_PORT_8,PORT_PIN_CFG1_P008_6_CFG_PORT_8,PORT_PIN_CFG1_P008_7_CFG_PORT_8),    \
    PORT_SET_CFG_OUT2(PORT_PIN_CFG1_P008_0_CFG_PORT_16,PORT_PIN_CFG1_P008_1_CFG_PORT_16,PORT_PIN_CFG1_P008_2_CFG_PORT_16,PORT_PIN_CFG1_P008_3_CFG_PORT_16,PORT_PIN_CFG1_P008_4_CFG_PORT_16,PORT_PIN_CFG1_P008_5_CFG_PORT_16,PORT_PIN_CFG1_P008_6_CFG_PORT_16,PORT_PIN_CFG1_P008_7_CFG_PORT_16),    \
    PORT_SET_CFG_SLEW_EXT(PORT_PIN_CFG1_P008_0_CFG_PORT_17,PORT_PIN_CFG1_P008_1_CFG_PORT_17,PORT_PIN_CFG1_P008_2_CFG_PORT_17,PORT_PIN_CFG1_P008_3_CFG_PORT_17,PORT_PIN_CFG1_P008_4_CFG_PORT_17,PORT_PIN_CFG1_P008_5_CFG_PORT_17,PORT_PIN_CFG1_P008_6_CFG_PORT_17,PORT_PIN_CFG1_P008_7_CFG_PORT_17),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG1_P008_0_CFG_PORT_18,PORT_PIN_CFG1_P008_1_CFG_PORT_18,PORT_PIN_CFG1_P008_2_CFG_PORT_18,PORT_PIN_CFG1_P008_3_CFG_PORT_18),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG1_P008_4_CFG_PORT_18,PORT_PIN_CFG1_P008_5_CFG_PORT_18,PORT_PIN_CFG1_P008_6_CFG_PORT_18,PORT_PIN_CFG1_P008_7_CFG_PORT_18),    \
    PORT_SET_CTL(PORT_PIN_CFG1_P008_0_CFG_PORT_1,PORT_PIN_CFG1_P008_1_CFG_PORT_1,PORT_PIN_CFG1_P008_2_CFG_PORT_1,PORT_PIN_CFG1_P008_3_CFG_PORT_1,PORT_PIN_CFG1_P008_4_CFG_PORT_1,PORT_PIN_CFG1_P008_5_CFG_PORT_1,PORT_PIN_CFG1_P008_6_CFG_PORT_1,PORT_PIN_CFG1_P008_7_CFG_PORT_1,PORT_CFG1_P008_CFG_PORT_0,PORT_CFG1_P008_CFG_PORT_1,PORT_CFG1_P008_CFG_PORT_2,PORT_CFG1_P008_CFG_PORT_3),    \
    PORT_SET_SYNC_CTL(PORT_PIN_CFG1_P008_0_CFG_PORT_2,PORT_PIN_CFG1_P008_1_CFG_PORT_2,PORT_PIN_CFG1_P008_2_CFG_PORT_2,PORT_PIN_CFG1_P008_3_CFG_PORT_2,PORT_PIN_CFG1_P008_4_CFG_PORT_2,PORT_PIN_CFG1_P008_5_CFG_PORT_2,PORT_PIN_CFG1_P008_6_CFG_PORT_2,PORT_PIN_CFG1_P008_7_CFG_PORT_2,PORT_PIN_CFG1_P008_0_CFG_PORT_3,PORT_PIN_CFG1_P008_1_CFG_PORT_3,PORT_PIN_CFG1_P008_2_CFG_PORT_3,PORT_PIN_CFG1_P008_3_CFG_PORT_3,PORT_PIN_CFG1_P008_4_CFG_PORT_3,PORT_PIN_CFG1_P008_5_CFG_PORT_3,PORT_PIN_CFG1_P008_6_CFG_PORT_3,PORT_PIN_CFG1_P008_7_CFG_PORT_3),    \
    {                                                                                      \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P008_0_CFG_PORT_9,PORT_PIN_CFG1_P008_0_CFG_PORT_10,PORT_PIN_CFG1_P008_0_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P008_1_CFG_PORT_9,PORT_PIN_CFG1_P008_1_CFG_PORT_10,PORT_PIN_CFG1_P008_1_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P008_2_CFG_PORT_9,PORT_PIN_CFG1_P008_2_CFG_PORT_10,PORT_PIN_CFG1_P008_2_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P008_3_CFG_PORT_9,PORT_PIN_CFG1_P008_3_CFG_PORT_10,PORT_PIN_CFG1_P008_3_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P008_4_CFG_PORT_9,PORT_PIN_CFG1_P008_4_CFG_PORT_10,PORT_PIN_CFG1_P008_4_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P008_5_CFG_PORT_9,PORT_PIN_CFG1_P008_5_CFG_PORT_10,PORT_PIN_CFG1_P008_5_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P008_6_CFG_PORT_9,PORT_PIN_CFG1_P008_6_CFG_PORT_10,PORT_PIN_CFG1_P008_6_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P008_7_CFG_PORT_9,PORT_PIN_CFG1_P008_7_CFG_PORT_10,PORT_PIN_CFG1_P008_7_CFG_PORT_11)     \
    },                                                                                     \
    {                                                                                      \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P008_0_CFG_PORT_12,PORT_PIN_CFG1_P008_0_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P008_1_CFG_PORT_12,PORT_PIN_CFG1_P008_1_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P008_2_CFG_PORT_12,PORT_PIN_CFG1_P008_2_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P008_3_CFG_PORT_12,PORT_PIN_CFG1_P008_3_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P008_4_CFG_PORT_12,PORT_PIN_CFG1_P008_4_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P008_5_CFG_PORT_12,PORT_PIN_CFG1_P008_5_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P008_6_CFG_PORT_12,PORT_PIN_CFG1_P008_6_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P008_7_CFG_PORT_12,PORT_PIN_CFG1_P008_7_CFG_PORT_13)     \
    },                                                                                     \
    PORT_SET_DU_SEL(PORT_CFG1_P008_CFG_PORT_4,PORT_CFG1_P008_CFG_PORT_5,PORT_CFG1_P008_CFG_PORT_6,PORT_CFG1_P008_CFG_PORT_7,PORT_CFG1_P008_CFG_PORT_8),    \
    PORT_SET_DU_CTL(PORT_CFG1_P008_CFG_PORT_9,PORT_CFG1_P008_CFG_PORT_10),    \
    PORT_CFG1_P008_CFG_PORT_11,    \
    PORT_SET_DIRECTION_CHANGEABLE(PORT_PIN_CFG1_P008_0_CFG_ADD_0,PORT_PIN_CFG1_P008_1_CFG_ADD_0,PORT_PIN_CFG1_P008_2_CFG_ADD_0,PORT_PIN_CFG1_P008_3_CFG_ADD_0,PORT_PIN_CFG1_P008_4_CFG_ADD_0,PORT_PIN_CFG1_P008_5_CFG_ADD_0,PORT_PIN_CFG1_P008_6_CFG_ADD_0,PORT_PIN_CFG1_P008_7_CFG_ADD_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG1_P008_0_CFG_ADD_1,PORT_PIN_CFG1_P008_1_CFG_ADD_1,PORT_PIN_CFG1_P008_2_CFG_ADD_1,PORT_PIN_CFG1_P008_3_CFG_ADD_1,PORT_PIN_CFG1_P008_4_CFG_ADD_1,PORT_PIN_CFG1_P008_5_CFG_ADD_1,PORT_PIN_CFG1_P008_6_CFG_ADD_1,PORT_PIN_CFG1_P008_7_CFG_ADD_1),    \
    {                                                                                      \
      PORT_PIN_CFG1_P008_0_CFG_PORT_4,    \
      PORT_PIN_CFG1_P008_1_CFG_PORT_4,    \
      PORT_PIN_CFG1_P008_2_CFG_PORT_4,    \
      PORT_PIN_CFG1_P008_3_CFG_PORT_4,    \
      PORT_PIN_CFG1_P008_4_CFG_PORT_4,    \
      PORT_PIN_CFG1_P008_5_CFG_PORT_4,    \
      PORT_PIN_CFG1_P008_6_CFG_PORT_4,    \
      PORT_PIN_CFG1_P008_7_CFG_PORT_4     \
    },                                                                                     \
    8U,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE  \
  },                                                                                       \
  {                                                                                        \
    PORT_CFG_DERIVATE_USE_PORT_11,                                                          \
    PORT_SET_PORT_SEL(PORT_PIN_CFG1_P011_0_CFG_PORT_0,PORT_PIN_CFG1_P011_1_CFG_PORT_0,PORT_PIN_CFG1_P011_2_CFG_PORT_0,PORT_PIN_CFG1_P011_3_CFG_PORT_0),    \
    PORT_SET_PORT_SEL(PORT_PIN_CFG1_P011_4_CFG_PORT_0,PORT_PIN_CFG1_P011_5_CFG_PORT_0,PORT_PIN_CFG1_P011_6_CFG_PORT_0,PORT_PIN_CFG1_P011_7_CFG_PORT_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG1_P011_0_CFG_GPIO_1,PORT_PIN_CFG1_P011_1_CFG_GPIO_1,PORT_PIN_CFG1_P011_2_CFG_GPIO_1,PORT_PIN_CFG1_P011_3_CFG_GPIO_1,PORT_PIN_CFG1_P011_4_CFG_GPIO_1,PORT_PIN_CFG1_P011_5_CFG_GPIO_1,PORT_PIN_CFG1_P011_6_CFG_GPIO_1,PORT_PIN_CFG1_P011_7_CFG_GPIO_1),    \
    PORT_SET_CFG(PORT_PIN_CFG1_P011_0_CFG_PORT_14,PORT_PIN_CFG1_P011_0_CFG_PORT_15,PORT_PIN_CFG1_P011_1_CFG_PORT_14,PORT_PIN_CFG1_P011_1_CFG_PORT_15,PORT_PIN_CFG1_P011_2_CFG_PORT_14,PORT_PIN_CFG1_P011_2_CFG_PORT_15,PORT_PIN_CFG1_P011_3_CFG_PORT_14,PORT_PIN_CFG1_P011_3_CFG_PORT_15,PORT_PIN_CFG1_P011_4_CFG_PORT_14,PORT_PIN_CFG1_P011_4_CFG_PORT_15,PORT_PIN_CFG1_P011_5_CFG_PORT_14,PORT_PIN_CFG1_P011_5_CFG_PORT_15,PORT_PIN_CFG1_P011_6_CFG_PORT_14,PORT_PIN_CFG1_P011_6_CFG_PORT_15,PORT_PIN_CFG1_P011_7_CFG_PORT_14,PORT_PIN_CFG1_P011_7_CFG_PORT_15),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG1_P011_0_CFG_PORT_5,PORT_PIN_CFG1_P011_1_CFG_PORT_5,PORT_PIN_CFG1_P011_2_CFG_PORT_5,PORT_PIN_CFG1_P011_3_CFG_PORT_5,PORT_PIN_CFG1_P011_4_CFG_PORT_5,PORT_PIN_CFG1_P011_5_CFG_PORT_5,PORT_PIN_CFG1_P011_6_CFG_PORT_5,PORT_PIN_CFG1_P011_7_CFG_PORT_5),    \
    PORT_SET_CFG_OUT(PORT_PIN_CFG1_P011_0_CFG_PORT_6,PORT_PIN_CFG1_P011_1_CFG_PORT_6,PORT_PIN_CFG1_P011_2_CFG_PORT_6,PORT_PIN_CFG1_P011_3_CFG_PORT_6,PORT_PIN_CFG1_P011_4_CFG_PORT_6,PORT_PIN_CFG1_P011_5_CFG_PORT_6,PORT_PIN_CFG1_P011_6_CFG_PORT_6,PORT_PIN_CFG1_P011_7_CFG_PORT_6,PORT_PIN_CFG1_P011_0_CFG_PORT_7,PORT_PIN_CFG1_P011_1_CFG_PORT_7,PORT_PIN_CFG1_P011_2_CFG_PORT_7,PORT_PIN_CFG1_P011_3_CFG_PORT_7,PORT_PIN_CFG1_P011_4_CFG_PORT_7,PORT_PIN_CFG1_P011_5_CFG_PORT_7,PORT_PIN_CFG1_P011_6_CFG_PORT_7,PORT_PIN_CFG1_P011_7_CFG_PORT_7),    \
    PORT_SET_CFG_SIO(PORT_SIO_CFG1_P011_01_CFG_PORT_0,PORT_SIO_CFG1_P011_01_CFG_PORT_1,PORT_SIO_CFG1_P011_01_CFG_PORT_2,PORT_SIO_CFG1_P011_01_CFG_PORT_3,PORT_SIO_CFG1_P011_23_CFG_PORT_0,PORT_SIO_CFG1_P011_23_CFG_PORT_1,PORT_SIO_CFG1_P011_23_CFG_PORT_2,PORT_SIO_CFG1_P011_23_CFG_PORT_3,PORT_SIO_CFG1_P011_45_CFG_PORT_0,PORT_SIO_CFG1_P011_45_CFG_PORT_1,PORT_SIO_CFG1_P011_45_CFG_PORT_2,PORT_SIO_CFG1_P011_45_CFG_PORT_3,PORT_SIO_CFG1_P011_67_CFG_PORT_0,PORT_SIO_CFG1_P011_67_CFG_PORT_1,PORT_SIO_CFG1_P011_67_CFG_PORT_2,PORT_SIO_CFG1_P011_67_CFG_PORT_3),    \
    PORT_SET_SIMPLE_8BIT(PORT_SIO_CFG1_P011_01_CFG_PORT_4,PORT_SIO_CFG1_P011_23_CFG_PORT_4,PORT_SIO_CFG1_P011_45_CFG_PORT_4,PORT_SIO_CFG1_P011_67_CFG_PORT_4, 0, 0, 0, 0),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG1_P011_0_CFG_PORT_8,PORT_PIN_CFG1_P011_1_CFG_PORT_8,PORT_PIN_CFG1_P011_2_CFG_PORT_8,PORT_PIN_CFG1_P011_3_CFG_PORT_8,PORT_PIN_CFG1_P011_4_CFG_PORT_8,PORT_PIN_CFG1_P011_5_CFG_PORT_8,PORT_PIN_CFG1_P011_6_CFG_PORT_8,PORT_PIN_CFG1_P011_7_CFG_PORT_8),    \
    PORT_SET_CFG_OUT2(PORT_PIN_CFG1_P011_0_CFG_PORT_16,PORT_PIN_CFG1_P011_1_CFG_PORT_16,PORT_PIN_CFG1_P011_2_CFG_PORT_16,PORT_PIN_CFG1_P011_3_CFG_PORT_16,PORT_PIN_CFG1_P011_4_CFG_PORT_16,PORT_PIN_CFG1_P011_5_CFG_PORT_16,PORT_PIN_CFG1_P011_6_CFG_PORT_16,PORT_PIN_CFG1_P011_7_CFG_PORT_16),    \
    PORT_SET_CFG_SLEW_EXT(PORT_PIN_CFG1_P011_0_CFG_PORT_17,PORT_PIN_CFG1_P011_1_CFG_PORT_17,PORT_PIN_CFG1_P011_2_CFG_PORT_17,PORT_PIN_CFG1_P011_3_CFG_PORT_17,PORT_PIN_CFG1_P011_4_CFG_PORT_17,PORT_PIN_CFG1_P011_5_CFG_PORT_17,PORT_PIN_CFG1_P011_6_CFG_PORT_17,PORT_PIN_CFG1_P011_7_CFG_PORT_17),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG1_P011_0_CFG_PORT_18,PORT_PIN_CFG1_P011_1_CFG_PORT_18,PORT_PIN_CFG1_P011_2_CFG_PORT_18,PORT_PIN_CFG1_P011_3_CFG_PORT_18),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG1_P011_4_CFG_PORT_18,PORT_PIN_CFG1_P011_5_CFG_PORT_18,PORT_PIN_CFG1_P011_6_CFG_PORT_18,PORT_PIN_CFG1_P011_7_CFG_PORT_18),    \
    PORT_SET_CTL(PORT_PIN_CFG1_P011_0_CFG_PORT_1,PORT_PIN_CFG1_P011_1_CFG_PORT_1,PORT_PIN_CFG1_P011_2_CFG_PORT_1,PORT_PIN_CFG1_P011_3_CFG_PORT_1,PORT_PIN_CFG1_P011_4_CFG_PORT_1,PORT_PIN_CFG1_P011_5_CFG_PORT_1,PORT_PIN_CFG1_P011_6_CFG_PORT_1,PORT_PIN_CFG1_P011_7_CFG_PORT_1,PORT_CFG1_P011_CFG_PORT_0,PORT_CFG1_P011_CFG_PORT_1,PORT_CFG1_P011_CFG_PORT_2,PORT_CFG1_P011_CFG_PORT_3),    \
    PORT_SET_SYNC_CTL(PORT_PIN_CFG1_P011_0_CFG_PORT_2,PORT_PIN_CFG1_P011_1_CFG_PORT_2,PORT_PIN_CFG1_P011_2_CFG_PORT_2,PORT_PIN_CFG1_P011_3_CFG_PORT_2,PORT_PIN_CFG1_P011_4_CFG_PORT_2,PORT_PIN_CFG1_P011_5_CFG_PORT_2,PORT_PIN_CFG1_P011_6_CFG_PORT_2,PORT_PIN_CFG1_P011_7_CFG_PORT_2,PORT_PIN_CFG1_P011_0_CFG_PORT_3,PORT_PIN_CFG1_P011_1_CFG_PORT_3,PORT_PIN_CFG1_P011_2_CFG_PORT_3,PORT_PIN_CFG1_P011_3_CFG_PORT_3,PORT_PIN_CFG1_P011_4_CFG_PORT_3,PORT_PIN_CFG1_P011_5_CFG_PORT_3,PORT_PIN_CFG1_P011_6_CFG_PORT_3,PORT_PIN_CFG1_P011_7_CFG_PORT_3),    \
    {                                                                                      \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P011_0_CFG_PORT_9,PORT_PIN_CFG1_P011_0_CFG_PORT_10,PORT_PIN_CFG1_P011_0_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P011_1_CFG_PORT_9,PORT_PIN_CFG1_P011_1_CFG_PORT_10,PORT_PIN_CFG1_P011_1_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P011_2_CFG_PORT_9,PORT_PIN_CFG1_P011_2_CFG_PORT_10,PORT_PIN_CFG1_P011_2_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P011_3_CFG_PORT_9,PORT_PIN_CFG1_P011_3_CFG_PORT_10,PORT_PIN_CFG1_P011_3_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P011_4_CFG_PORT_9,PORT_PIN_CFG1_P011_4_CFG_PORT_10,PORT_PIN_CFG1_P011_4_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P011_5_CFG_PORT_9,PORT_PIN_CFG1_P011_5_CFG_PORT_10,PORT_PIN_CFG1_P011_5_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P011_6_CFG_PORT_9,PORT_PIN_CFG1_P011_6_CFG_PORT_10,PORT_PIN_CFG1_P011_6_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P011_7_CFG_PORT_9,PORT_PIN_CFG1_P011_7_CFG_PORT_10,PORT_PIN_CFG1_P011_7_CFG_PORT_11)     \
    },                                                                                     \
    {                                                                                      \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P011_0_CFG_PORT_12,PORT_PIN_CFG1_P011_0_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P011_1_CFG_PORT_12,PORT_PIN_CFG1_P011_1_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P011_2_CFG_PORT_12,PORT_PIN_CFG1_P011_2_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P011_3_CFG_PORT_12,PORT_PIN_CFG1_P011_3_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P011_4_CFG_PORT_12,PORT_PIN_CFG1_P011_4_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P011_5_CFG_PORT_12,PORT_PIN_CFG1_P011_5_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P011_6_CFG_PORT_12,PORT_PIN_CFG1_P011_6_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P011_7_CFG_PORT_12,PORT_PIN_CFG1_P011_7_CFG_PORT_13)     \
    },                                                                                     \
    PORT_SET_DU_SEL(PORT_CFG1_P011_CFG_PORT_4,PORT_CFG1_P011_CFG_PORT_5,PORT_CFG1_P011_CFG_PORT_6,PORT_CFG1_P011_CFG_PORT_7,PORT_CFG1_P011_CFG_PORT_8),    \
    PORT_SET_DU_CTL(PORT_CFG1_P011_CFG_PORT_9,PORT_CFG1_P011_CFG_PORT_10),    \
    PORT_CFG1_P011_CFG_PORT_11,    \
    PORT_SET_DIRECTION_CHANGEABLE(PORT_PIN_CFG1_P011_0_CFG_ADD_0,PORT_PIN_CFG1_P011_1_CFG_ADD_0,PORT_PIN_CFG1_P011_2_CFG_ADD_0,PORT_PIN_CFG1_P011_3_CFG_ADD_0,PORT_PIN_CFG1_P011_4_CFG_ADD_0,PORT_PIN_CFG1_P011_5_CFG_ADD_0,PORT_PIN_CFG1_P011_6_CFG_ADD_0,PORT_PIN_CFG1_P011_7_CFG_ADD_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG1_P011_0_CFG_ADD_1,PORT_PIN_CFG1_P011_1_CFG_ADD_1,PORT_PIN_CFG1_P011_2_CFG_ADD_1,PORT_PIN_CFG1_P011_3_CFG_ADD_1,PORT_PIN_CFG1_P011_4_CFG_ADD_1,PORT_PIN_CFG1_P011_5_CFG_ADD_1,PORT_PIN_CFG1_P011_6_CFG_ADD_1,PORT_PIN_CFG1_P011_7_CFG_ADD_1),    \
    {                                                                                      \
      PORT_PIN_CFG1_P011_0_CFG_PORT_4,    \
      PORT_PIN_CFG1_P011_1_CFG_PORT_4,    \
      PORT_PIN_CFG1_P011_2_CFG_PORT_4,    \
      PORT_PIN_CFG1_P011_3_CFG_PORT_4,    \
      PORT_PIN_CFG1_P011_4_CFG_PORT_4,    \
      PORT_PIN_CFG1_P011_5_CFG_PORT_4,    \
      PORT_PIN_CFG1_P011_6_CFG_PORT_4,    \
      PORT_PIN_CFG1_P011_7_CFG_PORT_4     \
    },                                                                                     \
    11U,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE  \
  },                                                                                       \
  {                                                                                        \
    PORT_CFG_DERIVATE_USE_PORT_12,                                                          \
    PORT_SET_PORT_SEL(PORT_PIN_CFG1_P012_0_CFG_PORT_0,PORT_PIN_CFG1_P012_1_CFG_PORT_0,PORT_PIN_CFG1_P012_2_CFG_PORT_0,PORT_PIN_CFG1_P012_3_CFG_PORT_0),    \
    PORT_SET_PORT_SEL(PORT_PIN_CFG1_P012_4_CFG_PORT_0,PORT_PIN_CFG1_P012_5_CFG_PORT_0,PORT_PIN_CFG1_P012_6_CFG_PORT_0,PORT_PIN_CFG1_P012_7_CFG_PORT_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG1_P012_0_CFG_GPIO_1,PORT_PIN_CFG1_P012_1_CFG_GPIO_1,PORT_PIN_CFG1_P012_2_CFG_GPIO_1,PORT_PIN_CFG1_P012_3_CFG_GPIO_1,PORT_PIN_CFG1_P012_4_CFG_GPIO_1,PORT_PIN_CFG1_P012_5_CFG_GPIO_1,PORT_PIN_CFG1_P012_6_CFG_GPIO_1,PORT_PIN_CFG1_P012_7_CFG_GPIO_1),    \
    PORT_SET_CFG(PORT_PIN_CFG1_P012_0_CFG_PORT_14,PORT_PIN_CFG1_P012_0_CFG_PORT_15,PORT_PIN_CFG1_P012_1_CFG_PORT_14,PORT_PIN_CFG1_P012_1_CFG_PORT_15,PORT_PIN_CFG1_P012_2_CFG_PORT_14,PORT_PIN_CFG1_P012_2_CFG_PORT_15,PORT_PIN_CFG1_P012_3_CFG_PORT_14,PORT_PIN_CFG1_P012_3_CFG_PORT_15,PORT_PIN_CFG1_P012_4_CFG_PORT_14,PORT_PIN_CFG1_P012_4_CFG_PORT_15,PORT_PIN_CFG1_P012_5_CFG_PORT_14,PORT_PIN_CFG1_P012_5_CFG_PORT_15,PORT_PIN_CFG1_P012_6_CFG_PORT_14,PORT_PIN_CFG1_P012_6_CFG_PORT_15,PORT_PIN_CFG1_P012_7_CFG_PORT_14,PORT_PIN_CFG1_P012_7_CFG_PORT_15),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG1_P012_0_CFG_PORT_5,PORT_PIN_CFG1_P012_1_CFG_PORT_5,PORT_PIN_CFG1_P012_2_CFG_PORT_5,PORT_PIN_CFG1_P012_3_CFG_PORT_5,PORT_PIN_CFG1_P012_4_CFG_PORT_5,PORT_PIN_CFG1_P012_5_CFG_PORT_5,PORT_PIN_CFG1_P012_6_CFG_PORT_5,PORT_PIN_CFG1_P012_7_CFG_PORT_5),    \
    PORT_SET_CFG_OUT(PORT_PIN_CFG1_P012_0_CFG_PORT_6,PORT_PIN_CFG1_P012_1_CFG_PORT_6,PORT_PIN_CFG1_P012_2_CFG_PORT_6,PORT_PIN_CFG1_P012_3_CFG_PORT_6,PORT_PIN_CFG1_P012_4_CFG_PORT_6,PORT_PIN_CFG1_P012_5_CFG_PORT_6,PORT_PIN_CFG1_P012_6_CFG_PORT_6,PORT_PIN_CFG1_P012_7_CFG_PORT_6,PORT_PIN_CFG1_P012_0_CFG_PORT_7,PORT_PIN_CFG1_P012_1_CFG_PORT_7,PORT_PIN_CFG1_P012_2_CFG_PORT_7,PORT_PIN_CFG1_P012_3_CFG_PORT_7,PORT_PIN_CFG1_P012_4_CFG_PORT_7,PORT_PIN_CFG1_P012_5_CFG_PORT_7,PORT_PIN_CFG1_P012_6_CFG_PORT_7,PORT_PIN_CFG1_P012_7_CFG_PORT_7),    \
    PORT_SET_CFG_SIO(PORT_SIO_CFG1_P012_01_CFG_PORT_0,PORT_SIO_CFG1_P012_01_CFG_PORT_1,PORT_SIO_CFG1_P012_01_CFG_PORT_2,PORT_SIO_CFG1_P012_01_CFG_PORT_3,PORT_SIO_CFG1_P012_23_CFG_PORT_0,PORT_SIO_CFG1_P012_23_CFG_PORT_1,PORT_SIO_CFG1_P012_23_CFG_PORT_2,PORT_SIO_CFG1_P012_23_CFG_PORT_3,PORT_SIO_CFG1_P012_45_CFG_PORT_0,PORT_SIO_CFG1_P012_45_CFG_PORT_1,PORT_SIO_CFG1_P012_45_CFG_PORT_2,PORT_SIO_CFG1_P012_45_CFG_PORT_3,PORT_SIO_CFG1_P012_67_CFG_PORT_0,PORT_SIO_CFG1_P012_67_CFG_PORT_1,PORT_SIO_CFG1_P012_67_CFG_PORT_2,PORT_SIO_CFG1_P012_67_CFG_PORT_3),    \
    PORT_SET_SIMPLE_8BIT(PORT_SIO_CFG1_P012_01_CFG_PORT_4,PORT_SIO_CFG1_P012_23_CFG_PORT_4,PORT_SIO_CFG1_P012_45_CFG_PORT_4,PORT_SIO_CFG1_P012_67_CFG_PORT_4, 0, 0, 0, 0),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG1_P012_0_CFG_PORT_8,PORT_PIN_CFG1_P012_1_CFG_PORT_8,PORT_PIN_CFG1_P012_2_CFG_PORT_8,PORT_PIN_CFG1_P012_3_CFG_PORT_8,PORT_PIN_CFG1_P012_4_CFG_PORT_8,PORT_PIN_CFG1_P012_5_CFG_PORT_8,PORT_PIN_CFG1_P012_6_CFG_PORT_8,PORT_PIN_CFG1_P012_7_CFG_PORT_8),    \
    PORT_SET_CFG_OUT2(PORT_PIN_CFG1_P012_0_CFG_PORT_16,PORT_PIN_CFG1_P012_1_CFG_PORT_16,PORT_PIN_CFG1_P012_2_CFG_PORT_16,PORT_PIN_CFG1_P012_3_CFG_PORT_16,PORT_PIN_CFG1_P012_4_CFG_PORT_16,PORT_PIN_CFG1_P012_5_CFG_PORT_16,PORT_PIN_CFG1_P012_6_CFG_PORT_16,PORT_PIN_CFG1_P012_7_CFG_PORT_16),    \
    PORT_SET_CFG_SLEW_EXT(PORT_PIN_CFG1_P012_0_CFG_PORT_17,PORT_PIN_CFG1_P012_1_CFG_PORT_17,PORT_PIN_CFG1_P012_2_CFG_PORT_17,PORT_PIN_CFG1_P012_3_CFG_PORT_17,PORT_PIN_CFG1_P012_4_CFG_PORT_17,PORT_PIN_CFG1_P012_5_CFG_PORT_17,PORT_PIN_CFG1_P012_6_CFG_PORT_17,PORT_PIN_CFG1_P012_7_CFG_PORT_17),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG1_P012_0_CFG_PORT_18,PORT_PIN_CFG1_P012_1_CFG_PORT_18,PORT_PIN_CFG1_P012_2_CFG_PORT_18,PORT_PIN_CFG1_P012_3_CFG_PORT_18),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG1_P012_4_CFG_PORT_18,PORT_PIN_CFG1_P012_5_CFG_PORT_18,PORT_PIN_CFG1_P012_6_CFG_PORT_18,PORT_PIN_CFG1_P012_7_CFG_PORT_18),    \
    PORT_SET_CTL(PORT_PIN_CFG1_P012_0_CFG_PORT_1,PORT_PIN_CFG1_P012_1_CFG_PORT_1,PORT_PIN_CFG1_P012_2_CFG_PORT_1,PORT_PIN_CFG1_P012_3_CFG_PORT_1,PORT_PIN_CFG1_P012_4_CFG_PORT_1,PORT_PIN_CFG1_P012_5_CFG_PORT_1,PORT_PIN_CFG1_P012_6_CFG_PORT_1,PORT_PIN_CFG1_P012_7_CFG_PORT_1,PORT_CFG1_P012_CFG_PORT_0,PORT_CFG1_P012_CFG_PORT_1,PORT_CFG1_P012_CFG_PORT_2,PORT_CFG1_P012_CFG_PORT_3),    \
    PORT_SET_SYNC_CTL(PORT_PIN_CFG1_P012_0_CFG_PORT_2,PORT_PIN_CFG1_P012_1_CFG_PORT_2,PORT_PIN_CFG1_P012_2_CFG_PORT_2,PORT_PIN_CFG1_P012_3_CFG_PORT_2,PORT_PIN_CFG1_P012_4_CFG_PORT_2,PORT_PIN_CFG1_P012_5_CFG_PORT_2,PORT_PIN_CFG1_P012_6_CFG_PORT_2,PORT_PIN_CFG1_P012_7_CFG_PORT_2,PORT_PIN_CFG1_P012_0_CFG_PORT_3,PORT_PIN_CFG1_P012_1_CFG_PORT_3,PORT_PIN_CFG1_P012_2_CFG_PORT_3,PORT_PIN_CFG1_P012_3_CFG_PORT_3,PORT_PIN_CFG1_P012_4_CFG_PORT_3,PORT_PIN_CFG1_P012_5_CFG_PORT_3,PORT_PIN_CFG1_P012_6_CFG_PORT_3,PORT_PIN_CFG1_P012_7_CFG_PORT_3),    \
    {                                                                                      \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P012_0_CFG_PORT_9,PORT_PIN_CFG1_P012_0_CFG_PORT_10,PORT_PIN_CFG1_P012_0_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P012_1_CFG_PORT_9,PORT_PIN_CFG1_P012_1_CFG_PORT_10,PORT_PIN_CFG1_P012_1_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P012_2_CFG_PORT_9,PORT_PIN_CFG1_P012_2_CFG_PORT_10,PORT_PIN_CFG1_P012_2_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P012_3_CFG_PORT_9,PORT_PIN_CFG1_P012_3_CFG_PORT_10,PORT_PIN_CFG1_P012_3_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P012_4_CFG_PORT_9,PORT_PIN_CFG1_P012_4_CFG_PORT_10,PORT_PIN_CFG1_P012_4_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P012_5_CFG_PORT_9,PORT_PIN_CFG1_P012_5_CFG_PORT_10,PORT_PIN_CFG1_P012_5_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P012_6_CFG_PORT_9,PORT_PIN_CFG1_P012_6_CFG_PORT_10,PORT_PIN_CFG1_P012_6_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P012_7_CFG_PORT_9,PORT_PIN_CFG1_P012_7_CFG_PORT_10,PORT_PIN_CFG1_P012_7_CFG_PORT_11)     \
    },                                                                                     \
    {                                                                                      \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P012_0_CFG_PORT_12,PORT_PIN_CFG1_P012_0_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P012_1_CFG_PORT_12,PORT_PIN_CFG1_P012_1_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P012_2_CFG_PORT_12,PORT_PIN_CFG1_P012_2_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P012_3_CFG_PORT_12,PORT_PIN_CFG1_P012_3_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P012_4_CFG_PORT_12,PORT_PIN_CFG1_P012_4_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P012_5_CFG_PORT_12,PORT_PIN_CFG1_P012_5_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P012_6_CFG_PORT_12,PORT_PIN_CFG1_P012_6_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P012_7_CFG_PORT_12,PORT_PIN_CFG1_P012_7_CFG_PORT_13)     \
    },                                                                                     \
    PORT_SET_DU_SEL(PORT_CFG1_P012_CFG_PORT_4,PORT_CFG1_P012_CFG_PORT_5,PORT_CFG1_P012_CFG_PORT_6,PORT_CFG1_P012_CFG_PORT_7,PORT_CFG1_P012_CFG_PORT_8),    \
    PORT_SET_DU_CTL(PORT_CFG1_P012_CFG_PORT_9,PORT_CFG1_P012_CFG_PORT_10),    \
    PORT_CFG1_P012_CFG_PORT_11,    \
    PORT_SET_DIRECTION_CHANGEABLE(PORT_PIN_CFG1_P012_0_CFG_ADD_0,PORT_PIN_CFG1_P012_1_CFG_ADD_0,PORT_PIN_CFG1_P012_2_CFG_ADD_0,PORT_PIN_CFG1_P012_3_CFG_ADD_0,PORT_PIN_CFG1_P012_4_CFG_ADD_0,PORT_PIN_CFG1_P012_5_CFG_ADD_0,PORT_PIN_CFG1_P012_6_CFG_ADD_0,PORT_PIN_CFG1_P012_7_CFG_ADD_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG1_P012_0_CFG_ADD_1,PORT_PIN_CFG1_P012_1_CFG_ADD_1,PORT_PIN_CFG1_P012_2_CFG_ADD_1,PORT_PIN_CFG1_P012_3_CFG_ADD_1,PORT_PIN_CFG1_P012_4_CFG_ADD_1,PORT_PIN_CFG1_P012_5_CFG_ADD_1,PORT_PIN_CFG1_P012_6_CFG_ADD_1,PORT_PIN_CFG1_P012_7_CFG_ADD_1),    \
    {                                                                                      \
      PORT_PIN_CFG1_P012_0_CFG_PORT_4,    \
      PORT_PIN_CFG1_P012_1_CFG_PORT_4,    \
      PORT_PIN_CFG1_P012_2_CFG_PORT_4,    \
      PORT_PIN_CFG1_P012_3_CFG_PORT_4,    \
      PORT_PIN_CFG1_P012_4_CFG_PORT_4,    \
      PORT_PIN_CFG1_P012_5_CFG_PORT_4,    \
      PORT_PIN_CFG1_P012_6_CFG_PORT_4,    \
      PORT_PIN_CFG1_P012_7_CFG_PORT_4     \
    },                                                                                     \
    12U,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_TRUE,  \
    PORT_FALSE,  \
    PORT_FALSE  \
  },                                                                                       \
  {                                                                                        \
    PORT_CFG_DERIVATE_USE_PORT_13,                                                          \
    PORT_SET_PORT_SEL(PORT_PIN_CFG1_P013_0_CFG_PORT_0,PORT_PIN_CFG1_P013_1_CFG_PORT_0,PORT_PIN_CFG1_P013_2_CFG_PORT_0,PORT_PIN_CFG1_P013_3_CFG_PORT_0),    \
    PORT_SET_PORT_SEL(PORT_PIN_CFG1_P013_4_CFG_PORT_0,PORT_PIN_CFG1_P013_5_CFG_PORT_0,PORT_PIN_CFG1_P013_6_CFG_PORT_0,PORT_PIN_CFG1_P013_7_CFG_PORT_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG1_P013_0_CFG_GPIO_1,PORT_PIN_CFG1_P013_1_CFG_GPIO_1,PORT_PIN_CFG1_P013_2_CFG_GPIO_1,PORT_PIN_CFG1_P013_3_CFG_GPIO_1,PORT_PIN_CFG1_P013_4_CFG_GPIO_1,PORT_PIN_CFG1_P013_5_CFG_GPIO_1,PORT_PIN_CFG1_P013_6_CFG_GPIO_1,PORT_PIN_CFG1_P013_7_CFG_GPIO_1),    \
    PORT_SET_CFG(PORT_PIN_CFG1_P013_0_CFG_PORT_14,PORT_PIN_CFG1_P013_0_CFG_PORT_15,PORT_PIN_CFG1_P013_1_CFG_PORT_14,PORT_PIN_CFG1_P013_1_CFG_PORT_15,PORT_PIN_CFG1_P013_2_CFG_PORT_14,PORT_PIN_CFG1_P013_2_CFG_PORT_15,PORT_PIN_CFG1_P013_3_CFG_PORT_14,PORT_PIN_CFG1_P013_3_CFG_PORT_15,PORT_PIN_CFG1_P013_4_CFG_PORT_14,PORT_PIN_CFG1_P013_4_CFG_PORT_15,PORT_PIN_CFG1_P013_5_CFG_PORT_14,PORT_PIN_CFG1_P013_5_CFG_PORT_15,PORT_PIN_CFG1_P013_6_CFG_PORT_14,PORT_PIN_CFG1_P013_6_CFG_PORT_15,PORT_PIN_CFG1_P013_7_CFG_PORT_14,PORT_PIN_CFG1_P013_7_CFG_PORT_15),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG1_P013_0_CFG_PORT_5,PORT_PIN_CFG1_P013_1_CFG_PORT_5,PORT_PIN_CFG1_P013_2_CFG_PORT_5,PORT_PIN_CFG1_P013_3_CFG_PORT_5,PORT_PIN_CFG1_P013_4_CFG_PORT_5,PORT_PIN_CFG1_P013_5_CFG_PORT_5,PORT_PIN_CFG1_P013_6_CFG_PORT_5,PORT_PIN_CFG1_P013_7_CFG_PORT_5),    \
    PORT_SET_CFG_OUT(PORT_PIN_CFG1_P013_0_CFG_PORT_6,PORT_PIN_CFG1_P013_1_CFG_PORT_6,PORT_PIN_CFG1_P013_2_CFG_PORT_6,PORT_PIN_CFG1_P013_3_CFG_PORT_6,PORT_PIN_CFG1_P013_4_CFG_PORT_6,PORT_PIN_CFG1_P013_5_CFG_PORT_6,PORT_PIN_CFG1_P013_6_CFG_PORT_6,PORT_PIN_CFG1_P013_7_CFG_PORT_6,PORT_PIN_CFG1_P013_0_CFG_PORT_7,PORT_PIN_CFG1_P013_1_CFG_PORT_7,PORT_PIN_CFG1_P013_2_CFG_PORT_7,PORT_PIN_CFG1_P013_3_CFG_PORT_7,PORT_PIN_CFG1_P013_4_CFG_PORT_7,PORT_PIN_CFG1_P013_5_CFG_PORT_7,PORT_PIN_CFG1_P013_6_CFG_PORT_7,PORT_PIN_CFG1_P013_7_CFG_PORT_7),    \
    PORT_SET_CFG_SIO(PORT_SIO_CFG1_P013_01_CFG_PORT_0,PORT_SIO_CFG1_P013_01_CFG_PORT_1,PORT_SIO_CFG1_P013_01_CFG_PORT_2,PORT_SIO_CFG1_P013_01_CFG_PORT_3,PORT_SIO_CFG1_P013_23_CFG_PORT_0,PORT_SIO_CFG1_P013_23_CFG_PORT_1,PORT_SIO_CFG1_P013_23_CFG_PORT_2,PORT_SIO_CFG1_P013_23_CFG_PORT_3,PORT_SIO_CFG1_P013_45_CFG_PORT_0,PORT_SIO_CFG1_P013_45_CFG_PORT_1,PORT_SIO_CFG1_P013_45_CFG_PORT_2,PORT_SIO_CFG1_P013_45_CFG_PORT_3,PORT_SIO_CFG1_P013_67_CFG_PORT_0,PORT_SIO_CFG1_P013_67_CFG_PORT_1,PORT_SIO_CFG1_P013_67_CFG_PORT_2,PORT_SIO_CFG1_P013_67_CFG_PORT_3),    \
    PORT_SET_SIMPLE_8BIT(PORT_SIO_CFG1_P013_01_CFG_PORT_4,PORT_SIO_CFG1_P013_23_CFG_PORT_4,PORT_SIO_CFG1_P013_45_CFG_PORT_4,PORT_SIO_CFG1_P013_67_CFG_PORT_4, 0, 0, 0, 0),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG1_P013_0_CFG_PORT_8,PORT_PIN_CFG1_P013_1_CFG_PORT_8,PORT_PIN_CFG1_P013_2_CFG_PORT_8,PORT_PIN_CFG1_P013_3_CFG_PORT_8,PORT_PIN_CFG1_P013_4_CFG_PORT_8,PORT_PIN_CFG1_P013_5_CFG_PORT_8,PORT_PIN_CFG1_P013_6_CFG_PORT_8,PORT_PIN_CFG1_P013_7_CFG_PORT_8),    \
    PORT_SET_CFG_OUT2(PORT_PIN_CFG1_P013_0_CFG_PORT_16,PORT_PIN_CFG1_P013_1_CFG_PORT_16,PORT_PIN_CFG1_P013_2_CFG_PORT_16,PORT_PIN_CFG1_P013_3_CFG_PORT_16,PORT_PIN_CFG1_P013_4_CFG_PORT_16,PORT_PIN_CFG1_P013_5_CFG_PORT_16,PORT_PIN_CFG1_P013_6_CFG_PORT_16,PORT_PIN_CFG1_P013_7_CFG_PORT_16),    \
    PORT_SET_CFG_SLEW_EXT(PORT_PIN_CFG1_P013_0_CFG_PORT_17,PORT_PIN_CFG1_P013_1_CFG_PORT_17,PORT_PIN_CFG1_P013_2_CFG_PORT_17,PORT_PIN_CFG1_P013_3_CFG_PORT_17,PORT_PIN_CFG1_P013_4_CFG_PORT_17,PORT_PIN_CFG1_P013_5_CFG_PORT_17,PORT_PIN_CFG1_P013_6_CFG_PORT_17,PORT_PIN_CFG1_P013_7_CFG_PORT_17),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG1_P013_0_CFG_PORT_18,PORT_PIN_CFG1_P013_1_CFG_PORT_18,PORT_PIN_CFG1_P013_2_CFG_PORT_18,PORT_PIN_CFG1_P013_3_CFG_PORT_18),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG1_P013_4_CFG_PORT_18,PORT_PIN_CFG1_P013_5_CFG_PORT_18,PORT_PIN_CFG1_P013_6_CFG_PORT_18,PORT_PIN_CFG1_P013_7_CFG_PORT_18),    \
    PORT_SET_CTL(PORT_PIN_CFG1_P013_0_CFG_PORT_1,PORT_PIN_CFG1_P013_1_CFG_PORT_1,PORT_PIN_CFG1_P013_2_CFG_PORT_1,PORT_PIN_CFG1_P013_3_CFG_PORT_1,PORT_PIN_CFG1_P013_4_CFG_PORT_1,PORT_PIN_CFG1_P013_5_CFG_PORT_1,PORT_PIN_CFG1_P013_6_CFG_PORT_1,PORT_PIN_CFG1_P013_7_CFG_PORT_1,PORT_CFG1_P013_CFG_PORT_0,PORT_CFG1_P013_CFG_PORT_1,PORT_CFG1_P013_CFG_PORT_2,PORT_CFG1_P013_CFG_PORT_3),    \
    PORT_SET_SYNC_CTL(PORT_PIN_CFG1_P013_0_CFG_PORT_2,PORT_PIN_CFG1_P013_1_CFG_PORT_2,PORT_PIN_CFG1_P013_2_CFG_PORT_2,PORT_PIN_CFG1_P013_3_CFG_PORT_2,PORT_PIN_CFG1_P013_4_CFG_PORT_2,PORT_PIN_CFG1_P013_5_CFG_PORT_2,PORT_PIN_CFG1_P013_6_CFG_PORT_2,PORT_PIN_CFG1_P013_7_CFG_PORT_2,PORT_PIN_CFG1_P013_0_CFG_PORT_3,PORT_PIN_CFG1_P013_1_CFG_PORT_3,PORT_PIN_CFG1_P013_2_CFG_PORT_3,PORT_PIN_CFG1_P013_3_CFG_PORT_3,PORT_PIN_CFG1_P013_4_CFG_PORT_3,PORT_PIN_CFG1_P013_5_CFG_PORT_3,PORT_PIN_CFG1_P013_6_CFG_PORT_3,PORT_PIN_CFG1_P013_7_CFG_PORT_3),    \
    {                                                                                      \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P013_0_CFG_PORT_9,PORT_PIN_CFG1_P013_0_CFG_PORT_10,PORT_PIN_CFG1_P013_0_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P013_1_CFG_PORT_9,PORT_PIN_CFG1_P013_1_CFG_PORT_10,PORT_PIN_CFG1_P013_1_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P013_2_CFG_PORT_9,PORT_PIN_CFG1_P013_2_CFG_PORT_10,PORT_PIN_CFG1_P013_2_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P013_3_CFG_PORT_9,PORT_PIN_CFG1_P013_3_CFG_PORT_10,PORT_PIN_CFG1_P013_3_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P013_4_CFG_PORT_9,PORT_PIN_CFG1_P013_4_CFG_PORT_10,PORT_PIN_CFG1_P013_4_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P013_5_CFG_PORT_9,PORT_PIN_CFG1_P013_5_CFG_PORT_10,PORT_PIN_CFG1_P013_5_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P013_6_CFG_PORT_9,PORT_PIN_CFG1_P013_6_CFG_PORT_10,PORT_PIN_CFG1_P013_6_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P013_7_CFG_PORT_9,PORT_PIN_CFG1_P013_7_CFG_PORT_10,PORT_PIN_CFG1_P013_7_CFG_PORT_11)     \
    },                                                                                     \
    {                                                                                      \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P013_0_CFG_PORT_12,PORT_PIN_CFG1_P013_0_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P013_1_CFG_PORT_12,PORT_PIN_CFG1_P013_1_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P013_2_CFG_PORT_12,PORT_PIN_CFG1_P013_2_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P013_3_CFG_PORT_12,PORT_PIN_CFG1_P013_3_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P013_4_CFG_PORT_12,PORT_PIN_CFG1_P013_4_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P013_5_CFG_PORT_12,PORT_PIN_CFG1_P013_5_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P013_6_CFG_PORT_12,PORT_PIN_CFG1_P013_6_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P013_7_CFG_PORT_12,PORT_PIN_CFG1_P013_7_CFG_PORT_13)     \
    },                                                                                     \
    PORT_SET_DU_SEL(PORT_CFG1_P013_CFG_PORT_4,PORT_CFG1_P013_CFG_PORT_5,PORT_CFG1_P013_CFG_PORT_6,PORT_CFG1_P013_CFG_PORT_7,PORT_CFG1_P013_CFG_PORT_8),    \
    PORT_SET_DU_CTL(PORT_CFG1_P013_CFG_PORT_9,PORT_CFG1_P013_CFG_PORT_10),    \
    PORT_CFG1_P013_CFG_PORT_11,    \
    PORT_SET_DIRECTION_CHANGEABLE(PORT_PIN_CFG1_P013_0_CFG_ADD_0,PORT_PIN_CFG1_P013_1_CFG_ADD_0,PORT_PIN_CFG1_P013_2_CFG_ADD_0,PORT_PIN_CFG1_P013_3_CFG_ADD_0,PORT_PIN_CFG1_P013_4_CFG_ADD_0,PORT_PIN_CFG1_P013_5_CFG_ADD_0,PORT_PIN_CFG1_P013_6_CFG_ADD_0,PORT_PIN_CFG1_P013_7_CFG_ADD_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG1_P013_0_CFG_ADD_1,PORT_PIN_CFG1_P013_1_CFG_ADD_1,PORT_PIN_CFG1_P013_2_CFG_ADD_1,PORT_PIN_CFG1_P013_3_CFG_ADD_1,PORT_PIN_CFG1_P013_4_CFG_ADD_1,PORT_PIN_CFG1_P013_5_CFG_ADD_1,PORT_PIN_CFG1_P013_6_CFG_ADD_1,PORT_PIN_CFG1_P013_7_CFG_ADD_1),    \
    {                                                                                      \
      PORT_PIN_CFG1_P013_0_CFG_PORT_4,    \
      PORT_PIN_CFG1_P013_1_CFG_PORT_4,    \
      PORT_PIN_CFG1_P013_2_CFG_PORT_4,    \
      PORT_PIN_CFG1_P013_3_CFG_PORT_4,    \
      PORT_PIN_CFG1_P013_4_CFG_PORT_4,    \
      PORT_PIN_CFG1_P013_5_CFG_PORT_4,    \
      PORT_PIN_CFG1_P013_6_CFG_PORT_4,    \
      PORT_PIN_CFG1_P013_7_CFG_PORT_4     \
    },                                                                                     \
    13U,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_TRUE,  \
    PORT_FALSE,  \
    PORT_FALSE  \
  },                                                                                       \
  {                                                                                        \
    PORT_CFG_DERIVATE_USE_PORT_14,                                                          \
    PORT_SET_PORT_SEL(PORT_PIN_CFG1_P014_0_CFG_PORT_0,PORT_PIN_CFG1_P014_1_CFG_PORT_0,PORT_PIN_CFG1_P014_2_CFG_PORT_0,PORT_PIN_CFG1_P014_3_CFG_PORT_0),    \
    PORT_SET_PORT_SEL(PORT_PIN_CFG1_P014_4_CFG_PORT_0,PORT_PIN_CFG1_P014_5_CFG_PORT_0,PORT_PIN_CFG1_P014_6_CFG_PORT_0,PORT_PIN_CFG1_P014_7_CFG_PORT_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG1_P014_0_CFG_GPIO_1,PORT_PIN_CFG1_P014_1_CFG_GPIO_1,PORT_PIN_CFG1_P014_2_CFG_GPIO_1,PORT_PIN_CFG1_P014_3_CFG_GPIO_1,PORT_PIN_CFG1_P014_4_CFG_GPIO_1,PORT_PIN_CFG1_P014_5_CFG_GPIO_1,PORT_PIN_CFG1_P014_6_CFG_GPIO_1,PORT_PIN_CFG1_P014_7_CFG_GPIO_1),    \
    PORT_SET_CFG(PORT_PIN_CFG1_P014_0_CFG_PORT_14,PORT_PIN_CFG1_P014_0_CFG_PORT_15,PORT_PIN_CFG1_P014_1_CFG_PORT_14,PORT_PIN_CFG1_P014_1_CFG_PORT_15,PORT_PIN_CFG1_P014_2_CFG_PORT_14,PORT_PIN_CFG1_P014_2_CFG_PORT_15,PORT_PIN_CFG1_P014_3_CFG_PORT_14,PORT_PIN_CFG1_P014_3_CFG_PORT_15,PORT_PIN_CFG1_P014_4_CFG_PORT_14,PORT_PIN_CFG1_P014_4_CFG_PORT_15,PORT_PIN_CFG1_P014_5_CFG_PORT_14,PORT_PIN_CFG1_P014_5_CFG_PORT_15,PORT_PIN_CFG1_P014_6_CFG_PORT_14,PORT_PIN_CFG1_P014_6_CFG_PORT_15,PORT_PIN_CFG1_P014_7_CFG_PORT_14,PORT_PIN_CFG1_P014_7_CFG_PORT_15),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG1_P014_0_CFG_PORT_5,PORT_PIN_CFG1_P014_1_CFG_PORT_5,PORT_PIN_CFG1_P014_2_CFG_PORT_5,PORT_PIN_CFG1_P014_3_CFG_PORT_5,PORT_PIN_CFG1_P014_4_CFG_PORT_5,PORT_PIN_CFG1_P014_5_CFG_PORT_5,PORT_PIN_CFG1_P014_6_CFG_PORT_5,PORT_PIN_CFG1_P014_7_CFG_PORT_5),    \
    PORT_SET_CFG_OUT(PORT_PIN_CFG1_P014_0_CFG_PORT_6,PORT_PIN_CFG1_P014_1_CFG_PORT_6,PORT_PIN_CFG1_P014_2_CFG_PORT_6,PORT_PIN_CFG1_P014_3_CFG_PORT_6,PORT_PIN_CFG1_P014_4_CFG_PORT_6,PORT_PIN_CFG1_P014_5_CFG_PORT_6,PORT_PIN_CFG1_P014_6_CFG_PORT_6,PORT_PIN_CFG1_P014_7_CFG_PORT_6,PORT_PIN_CFG1_P014_0_CFG_PORT_7,PORT_PIN_CFG1_P014_1_CFG_PORT_7,PORT_PIN_CFG1_P014_2_CFG_PORT_7,PORT_PIN_CFG1_P014_3_CFG_PORT_7,PORT_PIN_CFG1_P014_4_CFG_PORT_7,PORT_PIN_CFG1_P014_5_CFG_PORT_7,PORT_PIN_CFG1_P014_6_CFG_PORT_7,PORT_PIN_CFG1_P014_7_CFG_PORT_7),    \
    PORT_SET_CFG_SIO(PORT_SIO_CFG1_P014_01_CFG_PORT_0,PORT_SIO_CFG1_P014_01_CFG_PORT_1,PORT_SIO_CFG1_P014_01_CFG_PORT_2,PORT_SIO_CFG1_P014_01_CFG_PORT_3,PORT_SIO_CFG1_P014_23_CFG_PORT_0,PORT_SIO_CFG1_P014_23_CFG_PORT_1,PORT_SIO_CFG1_P014_23_CFG_PORT_2,PORT_SIO_CFG1_P014_23_CFG_PORT_3,PORT_SIO_CFG1_P014_45_CFG_PORT_0,PORT_SIO_CFG1_P014_45_CFG_PORT_1,PORT_SIO_CFG1_P014_45_CFG_PORT_2,PORT_SIO_CFG1_P014_45_CFG_PORT_3,PORT_SIO_CFG1_P014_67_CFG_PORT_0,PORT_SIO_CFG1_P014_67_CFG_PORT_1,PORT_SIO_CFG1_P014_67_CFG_PORT_2,PORT_SIO_CFG1_P014_67_CFG_PORT_3),    \
    PORT_SET_SIMPLE_8BIT(PORT_SIO_CFG1_P014_01_CFG_PORT_4,PORT_SIO_CFG1_P014_23_CFG_PORT_4,PORT_SIO_CFG1_P014_45_CFG_PORT_4,PORT_SIO_CFG1_P014_67_CFG_PORT_4, 0, 0, 0, 0),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG1_P014_0_CFG_PORT_8,PORT_PIN_CFG1_P014_1_CFG_PORT_8,PORT_PIN_CFG1_P014_2_CFG_PORT_8,PORT_PIN_CFG1_P014_3_CFG_PORT_8,PORT_PIN_CFG1_P014_4_CFG_PORT_8,PORT_PIN_CFG1_P014_5_CFG_PORT_8,PORT_PIN_CFG1_P014_6_CFG_PORT_8,PORT_PIN_CFG1_P014_7_CFG_PORT_8),    \
    PORT_SET_CFG_OUT2(PORT_PIN_CFG1_P014_0_CFG_PORT_16,PORT_PIN_CFG1_P014_1_CFG_PORT_16,PORT_PIN_CFG1_P014_2_CFG_PORT_16,PORT_PIN_CFG1_P014_3_CFG_PORT_16,PORT_PIN_CFG1_P014_4_CFG_PORT_16,PORT_PIN_CFG1_P014_5_CFG_PORT_16,PORT_PIN_CFG1_P014_6_CFG_PORT_16,PORT_PIN_CFG1_P014_7_CFG_PORT_16),    \
    PORT_SET_CFG_SLEW_EXT(PORT_PIN_CFG1_P014_0_CFG_PORT_17,PORT_PIN_CFG1_P014_1_CFG_PORT_17,PORT_PIN_CFG1_P014_2_CFG_PORT_17,PORT_PIN_CFG1_P014_3_CFG_PORT_17,PORT_PIN_CFG1_P014_4_CFG_PORT_17,PORT_PIN_CFG1_P014_5_CFG_PORT_17,PORT_PIN_CFG1_P014_6_CFG_PORT_17,PORT_PIN_CFG1_P014_7_CFG_PORT_17),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG1_P014_0_CFG_PORT_18,PORT_PIN_CFG1_P014_1_CFG_PORT_18,PORT_PIN_CFG1_P014_2_CFG_PORT_18,PORT_PIN_CFG1_P014_3_CFG_PORT_18),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG1_P014_4_CFG_PORT_18,PORT_PIN_CFG1_P014_5_CFG_PORT_18,PORT_PIN_CFG1_P014_6_CFG_PORT_18,PORT_PIN_CFG1_P014_7_CFG_PORT_18),    \
    PORT_SET_CTL(PORT_PIN_CFG1_P014_0_CFG_PORT_1,PORT_PIN_CFG1_P014_1_CFG_PORT_1,PORT_PIN_CFG1_P014_2_CFG_PORT_1,PORT_PIN_CFG1_P014_3_CFG_PORT_1,PORT_PIN_CFG1_P014_4_CFG_PORT_1,PORT_PIN_CFG1_P014_5_CFG_PORT_1,PORT_PIN_CFG1_P014_6_CFG_PORT_1,PORT_PIN_CFG1_P014_7_CFG_PORT_1,PORT_CFG1_P014_CFG_PORT_0,PORT_CFG1_P014_CFG_PORT_1,PORT_CFG1_P014_CFG_PORT_2,PORT_CFG1_P014_CFG_PORT_3),    \
    PORT_SET_SYNC_CTL(PORT_PIN_CFG1_P014_0_CFG_PORT_2,PORT_PIN_CFG1_P014_1_CFG_PORT_2,PORT_PIN_CFG1_P014_2_CFG_PORT_2,PORT_PIN_CFG1_P014_3_CFG_PORT_2,PORT_PIN_CFG1_P014_4_CFG_PORT_2,PORT_PIN_CFG1_P014_5_CFG_PORT_2,PORT_PIN_CFG1_P014_6_CFG_PORT_2,PORT_PIN_CFG1_P014_7_CFG_PORT_2,PORT_PIN_CFG1_P014_0_CFG_PORT_3,PORT_PIN_CFG1_P014_1_CFG_PORT_3,PORT_PIN_CFG1_P014_2_CFG_PORT_3,PORT_PIN_CFG1_P014_3_CFG_PORT_3,PORT_PIN_CFG1_P014_4_CFG_PORT_3,PORT_PIN_CFG1_P014_5_CFG_PORT_3,PORT_PIN_CFG1_P014_6_CFG_PORT_3,PORT_PIN_CFG1_P014_7_CFG_PORT_3),    \
    {                                                                                      \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P014_0_CFG_PORT_9,PORT_PIN_CFG1_P014_0_CFG_PORT_10,PORT_PIN_CFG1_P014_0_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P014_1_CFG_PORT_9,PORT_PIN_CFG1_P014_1_CFG_PORT_10,PORT_PIN_CFG1_P014_1_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P014_2_CFG_PORT_9,PORT_PIN_CFG1_P014_2_CFG_PORT_10,PORT_PIN_CFG1_P014_2_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P014_3_CFG_PORT_9,PORT_PIN_CFG1_P014_3_CFG_PORT_10,PORT_PIN_CFG1_P014_3_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P014_4_CFG_PORT_9,PORT_PIN_CFG1_P014_4_CFG_PORT_10,PORT_PIN_CFG1_P014_4_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P014_5_CFG_PORT_9,PORT_PIN_CFG1_P014_5_CFG_PORT_10,PORT_PIN_CFG1_P014_5_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P014_6_CFG_PORT_9,PORT_PIN_CFG1_P014_6_CFG_PORT_10,PORT_PIN_CFG1_P014_6_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P014_7_CFG_PORT_9,PORT_PIN_CFG1_P014_7_CFG_PORT_10,PORT_PIN_CFG1_P014_7_CFG_PORT_11)     \
    },                                                                                     \
    {                                                                                      \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P014_0_CFG_PORT_12,PORT_PIN_CFG1_P014_0_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P014_1_CFG_PORT_12,PORT_PIN_CFG1_P014_1_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P014_2_CFG_PORT_12,PORT_PIN_CFG1_P014_2_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P014_3_CFG_PORT_12,PORT_PIN_CFG1_P014_3_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P014_4_CFG_PORT_12,PORT_PIN_CFG1_P014_4_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P014_5_CFG_PORT_12,PORT_PIN_CFG1_P014_5_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P014_6_CFG_PORT_12,PORT_PIN_CFG1_P014_6_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P014_7_CFG_PORT_12,PORT_PIN_CFG1_P014_7_CFG_PORT_13)     \
    },                                                                                     \
    PORT_SET_DU_SEL(PORT_CFG1_P014_CFG_PORT_4,PORT_CFG1_P014_CFG_PORT_5,PORT_CFG1_P014_CFG_PORT_6,PORT_CFG1_P014_CFG_PORT_7,PORT_CFG1_P014_CFG_PORT_8),    \
    PORT_SET_DU_CTL(PORT_CFG1_P014_CFG_PORT_9,PORT_CFG1_P014_CFG_PORT_10),    \
    PORT_CFG1_P014_CFG_PORT_11,    \
    PORT_SET_DIRECTION_CHANGEABLE(PORT_PIN_CFG1_P014_0_CFG_ADD_0,PORT_PIN_CFG1_P014_1_CFG_ADD_0,PORT_PIN_CFG1_P014_2_CFG_ADD_0,PORT_PIN_CFG1_P014_3_CFG_ADD_0,PORT_PIN_CFG1_P014_4_CFG_ADD_0,PORT_PIN_CFG1_P014_5_CFG_ADD_0,PORT_PIN_CFG1_P014_6_CFG_ADD_0,PORT_PIN_CFG1_P014_7_CFG_ADD_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG1_P014_0_CFG_ADD_1,PORT_PIN_CFG1_P014_1_CFG_ADD_1,PORT_PIN_CFG1_P014_2_CFG_ADD_1,PORT_PIN_CFG1_P014_3_CFG_ADD_1,PORT_PIN_CFG1_P014_4_CFG_ADD_1,PORT_PIN_CFG1_P014_5_CFG_ADD_1,PORT_PIN_CFG1_P014_6_CFG_ADD_1,PORT_PIN_CFG1_P014_7_CFG_ADD_1),    \
    {                                                                                      \
      PORT_PIN_CFG1_P014_0_CFG_PORT_4,    \
      PORT_PIN_CFG1_P014_1_CFG_PORT_4,    \
      PORT_PIN_CFG1_P014_2_CFG_PORT_4,    \
      PORT_PIN_CFG1_P014_3_CFG_PORT_4,    \
      PORT_PIN_CFG1_P014_4_CFG_PORT_4,    \
      PORT_PIN_CFG1_P014_5_CFG_PORT_4,    \
      PORT_PIN_CFG1_P014_6_CFG_PORT_4,    \
      PORT_PIN_CFG1_P014_7_CFG_PORT_4     \
    },                                                                                     \
    14U,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_TRUE,  \
    PORT_FALSE,  \
    PORT_FALSE  \
  },                                                                                       \
  {                                                                                        \
    PORT_CFG_DERIVATE_USE_PORT_18,                                                          \
    PORT_SET_PORT_SEL(PORT_PIN_CFG1_P018_0_CFG_PORT_0,PORT_PIN_CFG1_P018_1_CFG_PORT_0,PORT_PIN_CFG1_P018_2_CFG_PORT_0,PORT_PIN_CFG1_P018_3_CFG_PORT_0),    \
    PORT_SET_PORT_SEL(PORT_PIN_CFG1_P018_4_CFG_PORT_0,PORT_PIN_CFG1_P018_5_CFG_PORT_0,PORT_PIN_CFG1_P018_6_CFG_PORT_0,PORT_PIN_CFG1_P018_7_CFG_PORT_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG1_P018_0_CFG_GPIO_1,PORT_PIN_CFG1_P018_1_CFG_GPIO_1,PORT_PIN_CFG1_P018_2_CFG_GPIO_1,PORT_PIN_CFG1_P018_3_CFG_GPIO_1,PORT_PIN_CFG1_P018_4_CFG_GPIO_1,PORT_PIN_CFG1_P018_5_CFG_GPIO_1,PORT_PIN_CFG1_P018_6_CFG_GPIO_1,PORT_PIN_CFG1_P018_7_CFG_GPIO_1),    \
    PORT_SET_CFG(PORT_PIN_CFG1_P018_0_CFG_PORT_14,PORT_PIN_CFG1_P018_0_CFG_PORT_15,PORT_PIN_CFG1_P018_1_CFG_PORT_14,PORT_PIN_CFG1_P018_1_CFG_PORT_15,PORT_PIN_CFG1_P018_2_CFG_PORT_14,PORT_PIN_CFG1_P018_2_CFG_PORT_15,PORT_PIN_CFG1_P018_3_CFG_PORT_14,PORT_PIN_CFG1_P018_3_CFG_PORT_15,PORT_PIN_CFG1_P018_4_CFG_PORT_14,PORT_PIN_CFG1_P018_4_CFG_PORT_15,PORT_PIN_CFG1_P018_5_CFG_PORT_14,PORT_PIN_CFG1_P018_5_CFG_PORT_15,PORT_PIN_CFG1_P018_6_CFG_PORT_14,PORT_PIN_CFG1_P018_6_CFG_PORT_15,PORT_PIN_CFG1_P018_7_CFG_PORT_14,PORT_PIN_CFG1_P018_7_CFG_PORT_15),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG1_P018_0_CFG_PORT_5,PORT_PIN_CFG1_P018_1_CFG_PORT_5,PORT_PIN_CFG1_P018_2_CFG_PORT_5,PORT_PIN_CFG1_P018_3_CFG_PORT_5,PORT_PIN_CFG1_P018_4_CFG_PORT_5,PORT_PIN_CFG1_P018_5_CFG_PORT_5,PORT_PIN_CFG1_P018_6_CFG_PORT_5,PORT_PIN_CFG1_P018_7_CFG_PORT_5),    \
    PORT_SET_CFG_OUT(PORT_PIN_CFG1_P018_0_CFG_PORT_6,PORT_PIN_CFG1_P018_1_CFG_PORT_6,PORT_PIN_CFG1_P018_2_CFG_PORT_6,PORT_PIN_CFG1_P018_3_CFG_PORT_6,PORT_PIN_CFG1_P018_4_CFG_PORT_6,PORT_PIN_CFG1_P018_5_CFG_PORT_6,PORT_PIN_CFG1_P018_6_CFG_PORT_6,PORT_PIN_CFG1_P018_7_CFG_PORT_6,PORT_PIN_CFG1_P018_0_CFG_PORT_7,PORT_PIN_CFG1_P018_1_CFG_PORT_7,PORT_PIN_CFG1_P018_2_CFG_PORT_7,PORT_PIN_CFG1_P018_3_CFG_PORT_7,PORT_PIN_CFG1_P018_4_CFG_PORT_7,PORT_PIN_CFG1_P018_5_CFG_PORT_7,PORT_PIN_CFG1_P018_6_CFG_PORT_7,PORT_PIN_CFG1_P018_7_CFG_PORT_7),    \
    PORT_SET_CFG_SIO(PORT_SIO_CFG1_P018_01_CFG_PORT_0,PORT_SIO_CFG1_P018_01_CFG_PORT_1,PORT_SIO_CFG1_P018_01_CFG_PORT_2,PORT_SIO_CFG1_P018_01_CFG_PORT_3,PORT_SIO_CFG1_P018_23_CFG_PORT_0,PORT_SIO_CFG1_P018_23_CFG_PORT_1,PORT_SIO_CFG1_P018_23_CFG_PORT_2,PORT_SIO_CFG1_P018_23_CFG_PORT_3,PORT_SIO_CFG1_P018_45_CFG_PORT_0,PORT_SIO_CFG1_P018_45_CFG_PORT_1,PORT_SIO_CFG1_P018_45_CFG_PORT_2,PORT_SIO_CFG1_P018_45_CFG_PORT_3,PORT_SIO_CFG1_P018_67_CFG_PORT_0,PORT_SIO_CFG1_P018_67_CFG_PORT_1,PORT_SIO_CFG1_P018_67_CFG_PORT_2,PORT_SIO_CFG1_P018_67_CFG_PORT_3),    \
    PORT_SET_SIMPLE_8BIT(PORT_SIO_CFG1_P018_01_CFG_PORT_4,PORT_SIO_CFG1_P018_23_CFG_PORT_4,PORT_SIO_CFG1_P018_45_CFG_PORT_4,PORT_SIO_CFG1_P018_67_CFG_PORT_4, 0, 0, 0, 0),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG1_P018_0_CFG_PORT_8,PORT_PIN_CFG1_P018_1_CFG_PORT_8,PORT_PIN_CFG1_P018_2_CFG_PORT_8,PORT_PIN_CFG1_P018_3_CFG_PORT_8,PORT_PIN_CFG1_P018_4_CFG_PORT_8,PORT_PIN_CFG1_P018_5_CFG_PORT_8,PORT_PIN_CFG1_P018_6_CFG_PORT_8,PORT_PIN_CFG1_P018_7_CFG_PORT_8),    \
    PORT_SET_CFG_OUT2(PORT_PIN_CFG1_P018_0_CFG_PORT_16,PORT_PIN_CFG1_P018_1_CFG_PORT_16,PORT_PIN_CFG1_P018_2_CFG_PORT_16,PORT_PIN_CFG1_P018_3_CFG_PORT_16,PORT_PIN_CFG1_P018_4_CFG_PORT_16,PORT_PIN_CFG1_P018_5_CFG_PORT_16,PORT_PIN_CFG1_P018_6_CFG_PORT_16,PORT_PIN_CFG1_P018_7_CFG_PORT_16),    \
    PORT_SET_CFG_SLEW_EXT(PORT_PIN_CFG1_P018_0_CFG_PORT_17,PORT_PIN_CFG1_P018_1_CFG_PORT_17,PORT_PIN_CFG1_P018_2_CFG_PORT_17,PORT_PIN_CFG1_P018_3_CFG_PORT_17,PORT_PIN_CFG1_P018_4_CFG_PORT_17,PORT_PIN_CFG1_P018_5_CFG_PORT_17,PORT_PIN_CFG1_P018_6_CFG_PORT_17,PORT_PIN_CFG1_P018_7_CFG_PORT_17),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG1_P018_0_CFG_PORT_18,PORT_PIN_CFG1_P018_1_CFG_PORT_18,PORT_PIN_CFG1_P018_2_CFG_PORT_18,PORT_PIN_CFG1_P018_3_CFG_PORT_18),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG1_P018_4_CFG_PORT_18,PORT_PIN_CFG1_P018_5_CFG_PORT_18,PORT_PIN_CFG1_P018_6_CFG_PORT_18,PORT_PIN_CFG1_P018_7_CFG_PORT_18),    \
    PORT_SET_CTL(PORT_PIN_CFG1_P018_0_CFG_PORT_1,PORT_PIN_CFG1_P018_1_CFG_PORT_1,PORT_PIN_CFG1_P018_2_CFG_PORT_1,PORT_PIN_CFG1_P018_3_CFG_PORT_1,PORT_PIN_CFG1_P018_4_CFG_PORT_1,PORT_PIN_CFG1_P018_5_CFG_PORT_1,PORT_PIN_CFG1_P018_6_CFG_PORT_1,PORT_PIN_CFG1_P018_7_CFG_PORT_1,PORT_CFG1_P018_CFG_PORT_0,PORT_CFG1_P018_CFG_PORT_1,PORT_CFG1_P018_CFG_PORT_2,PORT_CFG1_P018_CFG_PORT_3),    \
    PORT_SET_SYNC_CTL(PORT_PIN_CFG1_P018_0_CFG_PORT_2,PORT_PIN_CFG1_P018_1_CFG_PORT_2,PORT_PIN_CFG1_P018_2_CFG_PORT_2,PORT_PIN_CFG1_P018_3_CFG_PORT_2,PORT_PIN_CFG1_P018_4_CFG_PORT_2,PORT_PIN_CFG1_P018_5_CFG_PORT_2,PORT_PIN_CFG1_P018_6_CFG_PORT_2,PORT_PIN_CFG1_P018_7_CFG_PORT_2,PORT_PIN_CFG1_P018_0_CFG_PORT_3,PORT_PIN_CFG1_P018_1_CFG_PORT_3,PORT_PIN_CFG1_P018_2_CFG_PORT_3,PORT_PIN_CFG1_P018_3_CFG_PORT_3,PORT_PIN_CFG1_P018_4_CFG_PORT_3,PORT_PIN_CFG1_P018_5_CFG_PORT_3,PORT_PIN_CFG1_P018_6_CFG_PORT_3,PORT_PIN_CFG1_P018_7_CFG_PORT_3),    \
    {                                                                                      \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P018_0_CFG_PORT_9,PORT_PIN_CFG1_P018_0_CFG_PORT_10,PORT_PIN_CFG1_P018_0_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P018_1_CFG_PORT_9,PORT_PIN_CFG1_P018_1_CFG_PORT_10,PORT_PIN_CFG1_P018_1_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P018_2_CFG_PORT_9,PORT_PIN_CFG1_P018_2_CFG_PORT_10,PORT_PIN_CFG1_P018_2_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P018_3_CFG_PORT_9,PORT_PIN_CFG1_P018_3_CFG_PORT_10,PORT_PIN_CFG1_P018_3_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P018_4_CFG_PORT_9,PORT_PIN_CFG1_P018_4_CFG_PORT_10,PORT_PIN_CFG1_P018_4_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P018_5_CFG_PORT_9,PORT_PIN_CFG1_P018_5_CFG_PORT_10,PORT_PIN_CFG1_P018_5_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P018_6_CFG_PORT_9,PORT_PIN_CFG1_P018_6_CFG_PORT_10,PORT_PIN_CFG1_P018_6_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P018_7_CFG_PORT_9,PORT_PIN_CFG1_P018_7_CFG_PORT_10,PORT_PIN_CFG1_P018_7_CFG_PORT_11)     \
    },                                                                                     \
    {                                                                                      \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P018_0_CFG_PORT_12,PORT_PIN_CFG1_P018_0_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P018_1_CFG_PORT_12,PORT_PIN_CFG1_P018_1_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P018_2_CFG_PORT_12,PORT_PIN_CFG1_P018_2_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P018_3_CFG_PORT_12,PORT_PIN_CFG1_P018_3_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P018_4_CFG_PORT_12,PORT_PIN_CFG1_P018_4_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P018_5_CFG_PORT_12,PORT_PIN_CFG1_P018_5_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P018_6_CFG_PORT_12,PORT_PIN_CFG1_P018_6_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P018_7_CFG_PORT_12,PORT_PIN_CFG1_P018_7_CFG_PORT_13)     \
    },                                                                                     \
    PORT_SET_DU_SEL(PORT_CFG1_P018_CFG_PORT_4,PORT_CFG1_P018_CFG_PORT_5,PORT_CFG1_P018_CFG_PORT_6,PORT_CFG1_P018_CFG_PORT_7,PORT_CFG1_P018_CFG_PORT_8),    \
    PORT_SET_DU_CTL(PORT_CFG1_P018_CFG_PORT_9,PORT_CFG1_P018_CFG_PORT_10),    \
    PORT_CFG1_P018_CFG_PORT_11,    \
    PORT_SET_DIRECTION_CHANGEABLE(PORT_PIN_CFG1_P018_0_CFG_ADD_0,PORT_PIN_CFG1_P018_1_CFG_ADD_0,PORT_PIN_CFG1_P018_2_CFG_ADD_0,PORT_PIN_CFG1_P018_3_CFG_ADD_0,PORT_PIN_CFG1_P018_4_CFG_ADD_0,PORT_PIN_CFG1_P018_5_CFG_ADD_0,PORT_PIN_CFG1_P018_6_CFG_ADD_0,PORT_PIN_CFG1_P018_7_CFG_ADD_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG1_P018_0_CFG_ADD_1,PORT_PIN_CFG1_P018_1_CFG_ADD_1,PORT_PIN_CFG1_P018_2_CFG_ADD_1,PORT_PIN_CFG1_P018_3_CFG_ADD_1,PORT_PIN_CFG1_P018_4_CFG_ADD_1,PORT_PIN_CFG1_P018_5_CFG_ADD_1,PORT_PIN_CFG1_P018_6_CFG_ADD_1,PORT_PIN_CFG1_P018_7_CFG_ADD_1),    \
    {                                                                                      \
      PORT_PIN_CFG1_P018_0_CFG_PORT_4,    \
      PORT_PIN_CFG1_P018_1_CFG_PORT_4,    \
      PORT_PIN_CFG1_P018_2_CFG_PORT_4,    \
      PORT_PIN_CFG1_P018_3_CFG_PORT_4,    \
      PORT_PIN_CFG1_P018_4_CFG_PORT_4,    \
      PORT_PIN_CFG1_P018_5_CFG_PORT_4,    \
      PORT_PIN_CFG1_P018_6_CFG_PORT_4,    \
      PORT_PIN_CFG1_P018_7_CFG_PORT_4     \
    },                                                                                     \
    18U,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE  \
  },                                                                                       \
  {                                                                                        \
    PORT_CFG_DERIVATE_USE_PORT_19,                                                          \
    PORT_SET_PORT_SEL(PORT_PIN_CFG1_P019_0_CFG_PORT_0,PORT_PIN_CFG1_P019_1_CFG_PORT_0,PORT_PIN_CFG1_P019_2_CFG_PORT_0,PORT_PIN_CFG1_P019_3_CFG_PORT_0),    \
    PORT_SET_PORT_SEL(PORT_PIN_CFG1_P019_4_CFG_PORT_0,PORT_PIN_CFG1_P019_5_CFG_PORT_0,PORT_PIN_CFG1_P019_6_CFG_PORT_0,PORT_PIN_CFG1_P019_7_CFG_PORT_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG1_P019_0_CFG_GPIO_1,PORT_PIN_CFG1_P019_1_CFG_GPIO_1,PORT_PIN_CFG1_P019_2_CFG_GPIO_1,PORT_PIN_CFG1_P019_3_CFG_GPIO_1,PORT_PIN_CFG1_P019_4_CFG_GPIO_1,PORT_PIN_CFG1_P019_5_CFG_GPIO_1,PORT_PIN_CFG1_P019_6_CFG_GPIO_1,PORT_PIN_CFG1_P019_7_CFG_GPIO_1),    \
    PORT_SET_CFG(PORT_PIN_CFG1_P019_0_CFG_PORT_14,PORT_PIN_CFG1_P019_0_CFG_PORT_15,PORT_PIN_CFG1_P019_1_CFG_PORT_14,PORT_PIN_CFG1_P019_1_CFG_PORT_15,PORT_PIN_CFG1_P019_2_CFG_PORT_14,PORT_PIN_CFG1_P019_2_CFG_PORT_15,PORT_PIN_CFG1_P019_3_CFG_PORT_14,PORT_PIN_CFG1_P019_3_CFG_PORT_15,PORT_PIN_CFG1_P019_4_CFG_PORT_14,PORT_PIN_CFG1_P019_4_CFG_PORT_15,PORT_PIN_CFG1_P019_5_CFG_PORT_14,PORT_PIN_CFG1_P019_5_CFG_PORT_15,PORT_PIN_CFG1_P019_6_CFG_PORT_14,PORT_PIN_CFG1_P019_6_CFG_PORT_15,PORT_PIN_CFG1_P019_7_CFG_PORT_14,PORT_PIN_CFG1_P019_7_CFG_PORT_15),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG1_P019_0_CFG_PORT_5,PORT_PIN_CFG1_P019_1_CFG_PORT_5,PORT_PIN_CFG1_P019_2_CFG_PORT_5,PORT_PIN_CFG1_P019_3_CFG_PORT_5,PORT_PIN_CFG1_P019_4_CFG_PORT_5,PORT_PIN_CFG1_P019_5_CFG_PORT_5,PORT_PIN_CFG1_P019_6_CFG_PORT_5,PORT_PIN_CFG1_P019_7_CFG_PORT_5),    \
    PORT_SET_CFG_OUT(PORT_PIN_CFG1_P019_0_CFG_PORT_6,PORT_PIN_CFG1_P019_1_CFG_PORT_6,PORT_PIN_CFG1_P019_2_CFG_PORT_6,PORT_PIN_CFG1_P019_3_CFG_PORT_6,PORT_PIN_CFG1_P019_4_CFG_PORT_6,PORT_PIN_CFG1_P019_5_CFG_PORT_6,PORT_PIN_CFG1_P019_6_CFG_PORT_6,PORT_PIN_CFG1_P019_7_CFG_PORT_6,PORT_PIN_CFG1_P019_0_CFG_PORT_7,PORT_PIN_CFG1_P019_1_CFG_PORT_7,PORT_PIN_CFG1_P019_2_CFG_PORT_7,PORT_PIN_CFG1_P019_3_CFG_PORT_7,PORT_PIN_CFG1_P019_4_CFG_PORT_7,PORT_PIN_CFG1_P019_5_CFG_PORT_7,PORT_PIN_CFG1_P019_6_CFG_PORT_7,PORT_PIN_CFG1_P019_7_CFG_PORT_7),    \
    PORT_SET_CFG_SIO(PORT_SIO_CFG1_P019_01_CFG_PORT_0,PORT_SIO_CFG1_P019_01_CFG_PORT_1,PORT_SIO_CFG1_P019_01_CFG_PORT_2,PORT_SIO_CFG1_P019_01_CFG_PORT_3,PORT_SIO_CFG1_P019_23_CFG_PORT_0,PORT_SIO_CFG1_P019_23_CFG_PORT_1,PORT_SIO_CFG1_P019_23_CFG_PORT_2,PORT_SIO_CFG1_P019_23_CFG_PORT_3,PORT_SIO_CFG1_P019_45_CFG_PORT_0,PORT_SIO_CFG1_P019_45_CFG_PORT_1,PORT_SIO_CFG1_P019_45_CFG_PORT_2,PORT_SIO_CFG1_P019_45_CFG_PORT_3,PORT_SIO_CFG1_P019_67_CFG_PORT_0,PORT_SIO_CFG1_P019_67_CFG_PORT_1,PORT_SIO_CFG1_P019_67_CFG_PORT_2,PORT_SIO_CFG1_P019_67_CFG_PORT_3),    \
    PORT_SET_SIMPLE_8BIT(PORT_SIO_CFG1_P019_01_CFG_PORT_4,PORT_SIO_CFG1_P019_23_CFG_PORT_4,PORT_SIO_CFG1_P019_45_CFG_PORT_4,PORT_SIO_CFG1_P019_67_CFG_PORT_4, 0, 0, 0, 0),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG1_P019_0_CFG_PORT_8,PORT_PIN_CFG1_P019_1_CFG_PORT_8,PORT_PIN_CFG1_P019_2_CFG_PORT_8,PORT_PIN_CFG1_P019_3_CFG_PORT_8,PORT_PIN_CFG1_P019_4_CFG_PORT_8,PORT_PIN_CFG1_P019_5_CFG_PORT_8,PORT_PIN_CFG1_P019_6_CFG_PORT_8,PORT_PIN_CFG1_P019_7_CFG_PORT_8),    \
    PORT_SET_CFG_OUT2(PORT_PIN_CFG1_P019_0_CFG_PORT_16,PORT_PIN_CFG1_P019_1_CFG_PORT_16,PORT_PIN_CFG1_P019_2_CFG_PORT_16,PORT_PIN_CFG1_P019_3_CFG_PORT_16,PORT_PIN_CFG1_P019_4_CFG_PORT_16,PORT_PIN_CFG1_P019_5_CFG_PORT_16,PORT_PIN_CFG1_P019_6_CFG_PORT_16,PORT_PIN_CFG1_P019_7_CFG_PORT_16),    \
    PORT_SET_CFG_SLEW_EXT(PORT_PIN_CFG1_P019_0_CFG_PORT_17,PORT_PIN_CFG1_P019_1_CFG_PORT_17,PORT_PIN_CFG1_P019_2_CFG_PORT_17,PORT_PIN_CFG1_P019_3_CFG_PORT_17,PORT_PIN_CFG1_P019_4_CFG_PORT_17,PORT_PIN_CFG1_P019_5_CFG_PORT_17,PORT_PIN_CFG1_P019_6_CFG_PORT_17,PORT_PIN_CFG1_P019_7_CFG_PORT_17),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG1_P019_0_CFG_PORT_18,PORT_PIN_CFG1_P019_1_CFG_PORT_18,PORT_PIN_CFG1_P019_2_CFG_PORT_18,PORT_PIN_CFG1_P019_3_CFG_PORT_18),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG1_P019_4_CFG_PORT_18,PORT_PIN_CFG1_P019_5_CFG_PORT_18,PORT_PIN_CFG1_P019_6_CFG_PORT_18,PORT_PIN_CFG1_P019_7_CFG_PORT_18),    \
    PORT_SET_CTL(PORT_PIN_CFG1_P019_0_CFG_PORT_1,PORT_PIN_CFG1_P019_1_CFG_PORT_1,PORT_PIN_CFG1_P019_2_CFG_PORT_1,PORT_PIN_CFG1_P019_3_CFG_PORT_1,PORT_PIN_CFG1_P019_4_CFG_PORT_1,PORT_PIN_CFG1_P019_5_CFG_PORT_1,PORT_PIN_CFG1_P019_6_CFG_PORT_1,PORT_PIN_CFG1_P019_7_CFG_PORT_1,PORT_CFG1_P019_CFG_PORT_0,PORT_CFG1_P019_CFG_PORT_1,PORT_CFG1_P019_CFG_PORT_2,PORT_CFG1_P019_CFG_PORT_3),    \
    PORT_SET_SYNC_CTL(PORT_PIN_CFG1_P019_0_CFG_PORT_2,PORT_PIN_CFG1_P019_1_CFG_PORT_2,PORT_PIN_CFG1_P019_2_CFG_PORT_2,PORT_PIN_CFG1_P019_3_CFG_PORT_2,PORT_PIN_CFG1_P019_4_CFG_PORT_2,PORT_PIN_CFG1_P019_5_CFG_PORT_2,PORT_PIN_CFG1_P019_6_CFG_PORT_2,PORT_PIN_CFG1_P019_7_CFG_PORT_2,PORT_PIN_CFG1_P019_0_CFG_PORT_3,PORT_PIN_CFG1_P019_1_CFG_PORT_3,PORT_PIN_CFG1_P019_2_CFG_PORT_3,PORT_PIN_CFG1_P019_3_CFG_PORT_3,PORT_PIN_CFG1_P019_4_CFG_PORT_3,PORT_PIN_CFG1_P019_5_CFG_PORT_3,PORT_PIN_CFG1_P019_6_CFG_PORT_3,PORT_PIN_CFG1_P019_7_CFG_PORT_3),    \
    {                                                                                      \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P019_0_CFG_PORT_9,PORT_PIN_CFG1_P019_0_CFG_PORT_10,PORT_PIN_CFG1_P019_0_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P019_1_CFG_PORT_9,PORT_PIN_CFG1_P019_1_CFG_PORT_10,PORT_PIN_CFG1_P019_1_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P019_2_CFG_PORT_9,PORT_PIN_CFG1_P019_2_CFG_PORT_10,PORT_PIN_CFG1_P019_2_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P019_3_CFG_PORT_9,PORT_PIN_CFG1_P019_3_CFG_PORT_10,PORT_PIN_CFG1_P019_3_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P019_4_CFG_PORT_9,PORT_PIN_CFG1_P019_4_CFG_PORT_10,PORT_PIN_CFG1_P019_4_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P019_5_CFG_PORT_9,PORT_PIN_CFG1_P019_5_CFG_PORT_10,PORT_PIN_CFG1_P019_5_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P019_6_CFG_PORT_9,PORT_PIN_CFG1_P019_6_CFG_PORT_10,PORT_PIN_CFG1_P019_6_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P019_7_CFG_PORT_9,PORT_PIN_CFG1_P019_7_CFG_PORT_10,PORT_PIN_CFG1_P019_7_CFG_PORT_11)     \
    },                                                                                     \
    {                                                                                      \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P019_0_CFG_PORT_12,PORT_PIN_CFG1_P019_0_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P019_1_CFG_PORT_12,PORT_PIN_CFG1_P019_1_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P019_2_CFG_PORT_12,PORT_PIN_CFG1_P019_2_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P019_3_CFG_PORT_12,PORT_PIN_CFG1_P019_3_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P019_4_CFG_PORT_12,PORT_PIN_CFG1_P019_4_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P019_5_CFG_PORT_12,PORT_PIN_CFG1_P019_5_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P019_6_CFG_PORT_12,PORT_PIN_CFG1_P019_6_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P019_7_CFG_PORT_12,PORT_PIN_CFG1_P019_7_CFG_PORT_13)     \
    },                                                                                     \
    PORT_SET_DU_SEL(PORT_CFG1_P019_CFG_PORT_4,PORT_CFG1_P019_CFG_PORT_5,PORT_CFG1_P019_CFG_PORT_6,PORT_CFG1_P019_CFG_PORT_7,PORT_CFG1_P019_CFG_PORT_8),    \
    PORT_SET_DU_CTL(PORT_CFG1_P019_CFG_PORT_9,PORT_CFG1_P019_CFG_PORT_10),    \
    PORT_CFG1_P019_CFG_PORT_11,    \
    PORT_SET_DIRECTION_CHANGEABLE(PORT_PIN_CFG1_P019_0_CFG_ADD_0,PORT_PIN_CFG1_P019_1_CFG_ADD_0,PORT_PIN_CFG1_P019_2_CFG_ADD_0,PORT_PIN_CFG1_P019_3_CFG_ADD_0,PORT_PIN_CFG1_P019_4_CFG_ADD_0,PORT_PIN_CFG1_P019_5_CFG_ADD_0,PORT_PIN_CFG1_P019_6_CFG_ADD_0,PORT_PIN_CFG1_P019_7_CFG_ADD_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG1_P019_0_CFG_ADD_1,PORT_PIN_CFG1_P019_1_CFG_ADD_1,PORT_PIN_CFG1_P019_2_CFG_ADD_1,PORT_PIN_CFG1_P019_3_CFG_ADD_1,PORT_PIN_CFG1_P019_4_CFG_ADD_1,PORT_PIN_CFG1_P019_5_CFG_ADD_1,PORT_PIN_CFG1_P019_6_CFG_ADD_1,PORT_PIN_CFG1_P019_7_CFG_ADD_1),    \
    {                                                                                      \
      PORT_PIN_CFG1_P019_0_CFG_PORT_4,    \
      PORT_PIN_CFG1_P019_1_CFG_PORT_4,    \
      PORT_PIN_CFG1_P019_2_CFG_PORT_4,    \
      PORT_PIN_CFG1_P019_3_CFG_PORT_4,    \
      PORT_PIN_CFG1_P019_4_CFG_PORT_4,    \
      PORT_PIN_CFG1_P019_5_CFG_PORT_4,    \
      PORT_PIN_CFG1_P019_6_CFG_PORT_4,    \
      PORT_PIN_CFG1_P019_7_CFG_PORT_4     \
    },                                                                                     \
    19U,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE  \
  },                                                                                       \
  {                                                                                        \
    PORT_CFG_DERIVATE_USE_PORT_21,                                                          \
    PORT_SET_PORT_SEL(PORT_PIN_CFG1_P021_0_CFG_PORT_0,PORT_PIN_CFG1_P021_1_CFG_PORT_0,PORT_PIN_CFG1_P021_2_CFG_PORT_0,PORT_PIN_CFG1_P021_3_CFG_PORT_0),    \
    PORT_SET_PORT_SEL(PORT_PIN_CFG1_P021_4_CFG_PORT_0,PORT_PIN_CFG1_P021_5_CFG_PORT_0,PORT_PIN_CFG1_P021_6_CFG_PORT_0,PORT_PIN_CFG1_P021_7_CFG_PORT_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG1_P021_0_CFG_GPIO_1,PORT_PIN_CFG1_P021_1_CFG_GPIO_1,PORT_PIN_CFG1_P021_2_CFG_GPIO_1,PORT_PIN_CFG1_P021_3_CFG_GPIO_1,PORT_PIN_CFG1_P021_4_CFG_GPIO_1,PORT_PIN_CFG1_P021_5_CFG_GPIO_1,PORT_PIN_CFG1_P021_6_CFG_GPIO_1,PORT_PIN_CFG1_P021_7_CFG_GPIO_1),    \
    PORT_SET_CFG(PORT_PIN_CFG1_P021_0_CFG_PORT_14,PORT_PIN_CFG1_P021_0_CFG_PORT_15,PORT_PIN_CFG1_P021_1_CFG_PORT_14,PORT_PIN_CFG1_P021_1_CFG_PORT_15,PORT_PIN_CFG1_P021_2_CFG_PORT_14,PORT_PIN_CFG1_P021_2_CFG_PORT_15,PORT_PIN_CFG1_P021_3_CFG_PORT_14,PORT_PIN_CFG1_P021_3_CFG_PORT_15,PORT_PIN_CFG1_P021_4_CFG_PORT_14,PORT_PIN_CFG1_P021_4_CFG_PORT_15,PORT_PIN_CFG1_P021_5_CFG_PORT_14,PORT_PIN_CFG1_P021_5_CFG_PORT_15,PORT_PIN_CFG1_P021_6_CFG_PORT_14,PORT_PIN_CFG1_P021_6_CFG_PORT_15,PORT_PIN_CFG1_P021_7_CFG_PORT_14,PORT_PIN_CFG1_P021_7_CFG_PORT_15),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG1_P021_0_CFG_PORT_5,PORT_PIN_CFG1_P021_1_CFG_PORT_5,PORT_PIN_CFG1_P021_2_CFG_PORT_5,PORT_PIN_CFG1_P021_3_CFG_PORT_5,PORT_PIN_CFG1_P021_4_CFG_PORT_5,PORT_PIN_CFG1_P021_5_CFG_PORT_5,PORT_PIN_CFG1_P021_6_CFG_PORT_5,PORT_PIN_CFG1_P021_7_CFG_PORT_5),    \
    PORT_SET_CFG_OUT(PORT_PIN_CFG1_P021_0_CFG_PORT_6,PORT_PIN_CFG1_P021_1_CFG_PORT_6,PORT_PIN_CFG1_P021_2_CFG_PORT_6,PORT_PIN_CFG1_P021_3_CFG_PORT_6,PORT_PIN_CFG1_P021_4_CFG_PORT_6,PORT_PIN_CFG1_P021_5_CFG_PORT_6,PORT_PIN_CFG1_P021_6_CFG_PORT_6,PORT_PIN_CFG1_P021_7_CFG_PORT_6,PORT_PIN_CFG1_P021_0_CFG_PORT_7,PORT_PIN_CFG1_P021_1_CFG_PORT_7,PORT_PIN_CFG1_P021_2_CFG_PORT_7,PORT_PIN_CFG1_P021_3_CFG_PORT_7,PORT_PIN_CFG1_P021_4_CFG_PORT_7,PORT_PIN_CFG1_P021_5_CFG_PORT_7,PORT_PIN_CFG1_P021_6_CFG_PORT_7,PORT_PIN_CFG1_P021_7_CFG_PORT_7),    \
    PORT_SET_CFG_SIO(PORT_SIO_CFG1_P021_01_CFG_PORT_0,PORT_SIO_CFG1_P021_01_CFG_PORT_1,PORT_SIO_CFG1_P021_01_CFG_PORT_2,PORT_SIO_CFG1_P021_01_CFG_PORT_3,PORT_SIO_CFG1_P021_23_CFG_PORT_0,PORT_SIO_CFG1_P021_23_CFG_PORT_1,PORT_SIO_CFG1_P021_23_CFG_PORT_2,PORT_SIO_CFG1_P021_23_CFG_PORT_3,PORT_SIO_CFG1_P021_45_CFG_PORT_0,PORT_SIO_CFG1_P021_45_CFG_PORT_1,PORT_SIO_CFG1_P021_45_CFG_PORT_2,PORT_SIO_CFG1_P021_45_CFG_PORT_3,PORT_SIO_CFG1_P021_67_CFG_PORT_0,PORT_SIO_CFG1_P021_67_CFG_PORT_1,PORT_SIO_CFG1_P021_67_CFG_PORT_2,PORT_SIO_CFG1_P021_67_CFG_PORT_3),    \
    PORT_SET_SIMPLE_8BIT(PORT_SIO_CFG1_P021_01_CFG_PORT_4,PORT_SIO_CFG1_P021_23_CFG_PORT_4,PORT_SIO_CFG1_P021_45_CFG_PORT_4,PORT_SIO_CFG1_P021_67_CFG_PORT_4, 0, 0, 0, 0),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG1_P021_0_CFG_PORT_8,PORT_PIN_CFG1_P021_1_CFG_PORT_8,PORT_PIN_CFG1_P021_2_CFG_PORT_8,PORT_PIN_CFG1_P021_3_CFG_PORT_8,PORT_PIN_CFG1_P021_4_CFG_PORT_8,PORT_PIN_CFG1_P021_5_CFG_PORT_8,PORT_PIN_CFG1_P021_6_CFG_PORT_8,PORT_PIN_CFG1_P021_7_CFG_PORT_8),    \
    PORT_SET_CFG_OUT2(PORT_PIN_CFG1_P021_0_CFG_PORT_16,PORT_PIN_CFG1_P021_1_CFG_PORT_16,PORT_PIN_CFG1_P021_2_CFG_PORT_16,PORT_PIN_CFG1_P021_3_CFG_PORT_16,PORT_PIN_CFG1_P021_4_CFG_PORT_16,PORT_PIN_CFG1_P021_5_CFG_PORT_16,PORT_PIN_CFG1_P021_6_CFG_PORT_16,PORT_PIN_CFG1_P021_7_CFG_PORT_16),    \
    PORT_SET_CFG_SLEW_EXT(PORT_PIN_CFG1_P021_0_CFG_PORT_17,PORT_PIN_CFG1_P021_1_CFG_PORT_17,PORT_PIN_CFG1_P021_2_CFG_PORT_17,PORT_PIN_CFG1_P021_3_CFG_PORT_17,PORT_PIN_CFG1_P021_4_CFG_PORT_17,PORT_PIN_CFG1_P021_5_CFG_PORT_17,PORT_PIN_CFG1_P021_6_CFG_PORT_17,PORT_PIN_CFG1_P021_7_CFG_PORT_17),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG1_P021_0_CFG_PORT_18,PORT_PIN_CFG1_P021_1_CFG_PORT_18,PORT_PIN_CFG1_P021_2_CFG_PORT_18,PORT_PIN_CFG1_P021_3_CFG_PORT_18),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG1_P021_4_CFG_PORT_18,PORT_PIN_CFG1_P021_5_CFG_PORT_18,PORT_PIN_CFG1_P021_6_CFG_PORT_18,PORT_PIN_CFG1_P021_7_CFG_PORT_18),    \
    PORT_SET_CTL(PORT_PIN_CFG1_P021_0_CFG_PORT_1,PORT_PIN_CFG1_P021_1_CFG_PORT_1,PORT_PIN_CFG1_P021_2_CFG_PORT_1,PORT_PIN_CFG1_P021_3_CFG_PORT_1,PORT_PIN_CFG1_P021_4_CFG_PORT_1,PORT_PIN_CFG1_P021_5_CFG_PORT_1,PORT_PIN_CFG1_P021_6_CFG_PORT_1,PORT_PIN_CFG1_P021_7_CFG_PORT_1,PORT_CFG1_P021_CFG_PORT_0,PORT_CFG1_P021_CFG_PORT_1,PORT_CFG1_P021_CFG_PORT_2,PORT_CFG1_P021_CFG_PORT_3),    \
    PORT_SET_SYNC_CTL(PORT_PIN_CFG1_P021_0_CFG_PORT_2,PORT_PIN_CFG1_P021_1_CFG_PORT_2,PORT_PIN_CFG1_P021_2_CFG_PORT_2,PORT_PIN_CFG1_P021_3_CFG_PORT_2,PORT_PIN_CFG1_P021_4_CFG_PORT_2,PORT_PIN_CFG1_P021_5_CFG_PORT_2,PORT_PIN_CFG1_P021_6_CFG_PORT_2,PORT_PIN_CFG1_P021_7_CFG_PORT_2,PORT_PIN_CFG1_P021_0_CFG_PORT_3,PORT_PIN_CFG1_P021_1_CFG_PORT_3,PORT_PIN_CFG1_P021_2_CFG_PORT_3,PORT_PIN_CFG1_P021_3_CFG_PORT_3,PORT_PIN_CFG1_P021_4_CFG_PORT_3,PORT_PIN_CFG1_P021_5_CFG_PORT_3,PORT_PIN_CFG1_P021_6_CFG_PORT_3,PORT_PIN_CFG1_P021_7_CFG_PORT_3),    \
    {                                                                                      \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P021_0_CFG_PORT_9,PORT_PIN_CFG1_P021_0_CFG_PORT_10,PORT_PIN_CFG1_P021_0_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P021_1_CFG_PORT_9,PORT_PIN_CFG1_P021_1_CFG_PORT_10,PORT_PIN_CFG1_P021_1_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P021_2_CFG_PORT_9,PORT_PIN_CFG1_P021_2_CFG_PORT_10,PORT_PIN_CFG1_P021_2_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P021_3_CFG_PORT_9,PORT_PIN_CFG1_P021_3_CFG_PORT_10,PORT_PIN_CFG1_P021_3_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P021_4_CFG_PORT_9,PORT_PIN_CFG1_P021_4_CFG_PORT_10,PORT_PIN_CFG1_P021_4_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P021_5_CFG_PORT_9,PORT_PIN_CFG1_P021_5_CFG_PORT_10,PORT_PIN_CFG1_P021_5_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P021_6_CFG_PORT_9,PORT_PIN_CFG1_P021_6_CFG_PORT_10,PORT_PIN_CFG1_P021_6_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P021_7_CFG_PORT_9,PORT_PIN_CFG1_P021_7_CFG_PORT_10,PORT_PIN_CFG1_P021_7_CFG_PORT_11)     \
    },                                                                                     \
    {                                                                                      \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P021_0_CFG_PORT_12,PORT_PIN_CFG1_P021_0_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P021_1_CFG_PORT_12,PORT_PIN_CFG1_P021_1_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P021_2_CFG_PORT_12,PORT_PIN_CFG1_P021_2_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P021_3_CFG_PORT_12,PORT_PIN_CFG1_P021_3_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P021_4_CFG_PORT_12,PORT_PIN_CFG1_P021_4_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P021_5_CFG_PORT_12,PORT_PIN_CFG1_P021_5_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P021_6_CFG_PORT_12,PORT_PIN_CFG1_P021_6_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P021_7_CFG_PORT_12,PORT_PIN_CFG1_P021_7_CFG_PORT_13)     \
    },                                                                                     \
    PORT_SET_DU_SEL(PORT_CFG1_P021_CFG_PORT_4,PORT_CFG1_P021_CFG_PORT_5,PORT_CFG1_P021_CFG_PORT_6,PORT_CFG1_P021_CFG_PORT_7,PORT_CFG1_P021_CFG_PORT_8),    \
    PORT_SET_DU_CTL(PORT_CFG1_P021_CFG_PORT_9,PORT_CFG1_P021_CFG_PORT_10),    \
    PORT_CFG1_P021_CFG_PORT_11,    \
    PORT_SET_DIRECTION_CHANGEABLE(PORT_PIN_CFG1_P021_0_CFG_ADD_0,PORT_PIN_CFG1_P021_1_CFG_ADD_0,PORT_PIN_CFG1_P021_2_CFG_ADD_0,PORT_PIN_CFG1_P021_3_CFG_ADD_0,PORT_PIN_CFG1_P021_4_CFG_ADD_0,PORT_PIN_CFG1_P021_5_CFG_ADD_0,PORT_PIN_CFG1_P021_6_CFG_ADD_0,PORT_PIN_CFG1_P021_7_CFG_ADD_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG1_P021_0_CFG_ADD_1,PORT_PIN_CFG1_P021_1_CFG_ADD_1,PORT_PIN_CFG1_P021_2_CFG_ADD_1,PORT_PIN_CFG1_P021_3_CFG_ADD_1,PORT_PIN_CFG1_P021_4_CFG_ADD_1,PORT_PIN_CFG1_P021_5_CFG_ADD_1,PORT_PIN_CFG1_P021_6_CFG_ADD_1,PORT_PIN_CFG1_P021_7_CFG_ADD_1),    \
    {                                                                                      \
      PORT_PIN_CFG1_P021_0_CFG_PORT_4,    \
      PORT_PIN_CFG1_P021_1_CFG_PORT_4,    \
      PORT_PIN_CFG1_P021_2_CFG_PORT_4,    \
      PORT_PIN_CFG1_P021_3_CFG_PORT_4,    \
      PORT_PIN_CFG1_P021_4_CFG_PORT_4,    \
      PORT_PIN_CFG1_P021_5_CFG_PORT_4,    \
      PORT_PIN_CFG1_P021_6_CFG_PORT_4,    \
      PORT_PIN_CFG1_P021_7_CFG_PORT_4     \
    },                                                                                     \
    21U,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE  \
  },                                                                                       \
  {                                                                                        \
    PORT_CFG_DERIVATE_USE_PORT_22,                                                          \
    PORT_SET_PORT_SEL(PORT_PIN_CFG1_P022_0_CFG_PORT_0,PORT_PIN_CFG1_P022_1_CFG_PORT_0,PORT_PIN_CFG1_P022_2_CFG_PORT_0,PORT_PIN_CFG1_P022_3_CFG_PORT_0),    \
    PORT_SET_PORT_SEL(PORT_PIN_CFG1_P022_4_CFG_PORT_0,PORT_PIN_CFG1_P022_5_CFG_PORT_0,PORT_PIN_CFG1_P022_6_CFG_PORT_0,PORT_PIN_CFG1_P022_7_CFG_PORT_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG1_P022_0_CFG_GPIO_1,PORT_PIN_CFG1_P022_1_CFG_GPIO_1,PORT_PIN_CFG1_P022_2_CFG_GPIO_1,PORT_PIN_CFG1_P022_3_CFG_GPIO_1,PORT_PIN_CFG1_P022_4_CFG_GPIO_1,PORT_PIN_CFG1_P022_5_CFG_GPIO_1,PORT_PIN_CFG1_P022_6_CFG_GPIO_1,PORT_PIN_CFG1_P022_7_CFG_GPIO_1),    \
    PORT_SET_CFG(PORT_PIN_CFG1_P022_0_CFG_PORT_14,PORT_PIN_CFG1_P022_0_CFG_PORT_15,PORT_PIN_CFG1_P022_1_CFG_PORT_14,PORT_PIN_CFG1_P022_1_CFG_PORT_15,PORT_PIN_CFG1_P022_2_CFG_PORT_14,PORT_PIN_CFG1_P022_2_CFG_PORT_15,PORT_PIN_CFG1_P022_3_CFG_PORT_14,PORT_PIN_CFG1_P022_3_CFG_PORT_15,PORT_PIN_CFG1_P022_4_CFG_PORT_14,PORT_PIN_CFG1_P022_4_CFG_PORT_15,PORT_PIN_CFG1_P022_5_CFG_PORT_14,PORT_PIN_CFG1_P022_5_CFG_PORT_15,PORT_PIN_CFG1_P022_6_CFG_PORT_14,PORT_PIN_CFG1_P022_6_CFG_PORT_15,PORT_PIN_CFG1_P022_7_CFG_PORT_14,PORT_PIN_CFG1_P022_7_CFG_PORT_15),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG1_P022_0_CFG_PORT_5,PORT_PIN_CFG1_P022_1_CFG_PORT_5,PORT_PIN_CFG1_P022_2_CFG_PORT_5,PORT_PIN_CFG1_P022_3_CFG_PORT_5,PORT_PIN_CFG1_P022_4_CFG_PORT_5,PORT_PIN_CFG1_P022_5_CFG_PORT_5,PORT_PIN_CFG1_P022_6_CFG_PORT_5,PORT_PIN_CFG1_P022_7_CFG_PORT_5),    \
    PORT_SET_CFG_OUT(PORT_PIN_CFG1_P022_0_CFG_PORT_6,PORT_PIN_CFG1_P022_1_CFG_PORT_6,PORT_PIN_CFG1_P022_2_CFG_PORT_6,PORT_PIN_CFG1_P022_3_CFG_PORT_6,PORT_PIN_CFG1_P022_4_CFG_PORT_6,PORT_PIN_CFG1_P022_5_CFG_PORT_6,PORT_PIN_CFG1_P022_6_CFG_PORT_6,PORT_PIN_CFG1_P022_7_CFG_PORT_6,PORT_PIN_CFG1_P022_0_CFG_PORT_7,PORT_PIN_CFG1_P022_1_CFG_PORT_7,PORT_PIN_CFG1_P022_2_CFG_PORT_7,PORT_PIN_CFG1_P022_3_CFG_PORT_7,PORT_PIN_CFG1_P022_4_CFG_PORT_7,PORT_PIN_CFG1_P022_5_CFG_PORT_7,PORT_PIN_CFG1_P022_6_CFG_PORT_7,PORT_PIN_CFG1_P022_7_CFG_PORT_7),    \
    PORT_SET_CFG_SIO(PORT_SIO_CFG1_P022_01_CFG_PORT_0,PORT_SIO_CFG1_P022_01_CFG_PORT_1,PORT_SIO_CFG1_P022_01_CFG_PORT_2,PORT_SIO_CFG1_P022_01_CFG_PORT_3,PORT_SIO_CFG1_P022_23_CFG_PORT_0,PORT_SIO_CFG1_P022_23_CFG_PORT_1,PORT_SIO_CFG1_P022_23_CFG_PORT_2,PORT_SIO_CFG1_P022_23_CFG_PORT_3,PORT_SIO_CFG1_P022_45_CFG_PORT_0,PORT_SIO_CFG1_P022_45_CFG_PORT_1,PORT_SIO_CFG1_P022_45_CFG_PORT_2,PORT_SIO_CFG1_P022_45_CFG_PORT_3,PORT_SIO_CFG1_P022_67_CFG_PORT_0,PORT_SIO_CFG1_P022_67_CFG_PORT_1,PORT_SIO_CFG1_P022_67_CFG_PORT_2,PORT_SIO_CFG1_P022_67_CFG_PORT_3),    \
    PORT_SET_SIMPLE_8BIT(PORT_SIO_CFG1_P022_01_CFG_PORT_4,PORT_SIO_CFG1_P022_23_CFG_PORT_4,PORT_SIO_CFG1_P022_45_CFG_PORT_4,PORT_SIO_CFG1_P022_67_CFG_PORT_4, 0, 0, 0, 0),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG1_P022_0_CFG_PORT_8,PORT_PIN_CFG1_P022_1_CFG_PORT_8,PORT_PIN_CFG1_P022_2_CFG_PORT_8,PORT_PIN_CFG1_P022_3_CFG_PORT_8,PORT_PIN_CFG1_P022_4_CFG_PORT_8,PORT_PIN_CFG1_P022_5_CFG_PORT_8,PORT_PIN_CFG1_P022_6_CFG_PORT_8,PORT_PIN_CFG1_P022_7_CFG_PORT_8),    \
    PORT_SET_CFG_OUT2(PORT_PIN_CFG1_P022_0_CFG_PORT_16,PORT_PIN_CFG1_P022_1_CFG_PORT_16,PORT_PIN_CFG1_P022_2_CFG_PORT_16,PORT_PIN_CFG1_P022_3_CFG_PORT_16,PORT_PIN_CFG1_P022_4_CFG_PORT_16,PORT_PIN_CFG1_P022_5_CFG_PORT_16,PORT_PIN_CFG1_P022_6_CFG_PORT_16,PORT_PIN_CFG1_P022_7_CFG_PORT_16),    \
    PORT_SET_CFG_SLEW_EXT(PORT_PIN_CFG1_P022_0_CFG_PORT_17,PORT_PIN_CFG1_P022_1_CFG_PORT_17,PORT_PIN_CFG1_P022_2_CFG_PORT_17,PORT_PIN_CFG1_P022_3_CFG_PORT_17,PORT_PIN_CFG1_P022_4_CFG_PORT_17,PORT_PIN_CFG1_P022_5_CFG_PORT_17,PORT_PIN_CFG1_P022_6_CFG_PORT_17,PORT_PIN_CFG1_P022_7_CFG_PORT_17),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG1_P022_0_CFG_PORT_18,PORT_PIN_CFG1_P022_1_CFG_PORT_18,PORT_PIN_CFG1_P022_2_CFG_PORT_18,PORT_PIN_CFG1_P022_3_CFG_PORT_18),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG1_P022_4_CFG_PORT_18,PORT_PIN_CFG1_P022_5_CFG_PORT_18,PORT_PIN_CFG1_P022_6_CFG_PORT_18,PORT_PIN_CFG1_P022_7_CFG_PORT_18),    \
    PORT_SET_CTL(PORT_PIN_CFG1_P022_0_CFG_PORT_1,PORT_PIN_CFG1_P022_1_CFG_PORT_1,PORT_PIN_CFG1_P022_2_CFG_PORT_1,PORT_PIN_CFG1_P022_3_CFG_PORT_1,PORT_PIN_CFG1_P022_4_CFG_PORT_1,PORT_PIN_CFG1_P022_5_CFG_PORT_1,PORT_PIN_CFG1_P022_6_CFG_PORT_1,PORT_PIN_CFG1_P022_7_CFG_PORT_1,PORT_CFG1_P022_CFG_PORT_0,PORT_CFG1_P022_CFG_PORT_1,PORT_CFG1_P022_CFG_PORT_2,PORT_CFG1_P022_CFG_PORT_3),    \
    PORT_SET_SYNC_CTL(PORT_PIN_CFG1_P022_0_CFG_PORT_2,PORT_PIN_CFG1_P022_1_CFG_PORT_2,PORT_PIN_CFG1_P022_2_CFG_PORT_2,PORT_PIN_CFG1_P022_3_CFG_PORT_2,PORT_PIN_CFG1_P022_4_CFG_PORT_2,PORT_PIN_CFG1_P022_5_CFG_PORT_2,PORT_PIN_CFG1_P022_6_CFG_PORT_2,PORT_PIN_CFG1_P022_7_CFG_PORT_2,PORT_PIN_CFG1_P022_0_CFG_PORT_3,PORT_PIN_CFG1_P022_1_CFG_PORT_3,PORT_PIN_CFG1_P022_2_CFG_PORT_3,PORT_PIN_CFG1_P022_3_CFG_PORT_3,PORT_PIN_CFG1_P022_4_CFG_PORT_3,PORT_PIN_CFG1_P022_5_CFG_PORT_3,PORT_PIN_CFG1_P022_6_CFG_PORT_3,PORT_PIN_CFG1_P022_7_CFG_PORT_3),    \
    {                                                                                      \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P022_0_CFG_PORT_9,PORT_PIN_CFG1_P022_0_CFG_PORT_10,PORT_PIN_CFG1_P022_0_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P022_1_CFG_PORT_9,PORT_PIN_CFG1_P022_1_CFG_PORT_10,PORT_PIN_CFG1_P022_1_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P022_2_CFG_PORT_9,PORT_PIN_CFG1_P022_2_CFG_PORT_10,PORT_PIN_CFG1_P022_2_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P022_3_CFG_PORT_9,PORT_PIN_CFG1_P022_3_CFG_PORT_10,PORT_PIN_CFG1_P022_3_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P022_4_CFG_PORT_9,PORT_PIN_CFG1_P022_4_CFG_PORT_10,PORT_PIN_CFG1_P022_4_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P022_5_CFG_PORT_9,PORT_PIN_CFG1_P022_5_CFG_PORT_10,PORT_PIN_CFG1_P022_5_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P022_6_CFG_PORT_9,PORT_PIN_CFG1_P022_6_CFG_PORT_10,PORT_PIN_CFG1_P022_6_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P022_7_CFG_PORT_9,PORT_PIN_CFG1_P022_7_CFG_PORT_10,PORT_PIN_CFG1_P022_7_CFG_PORT_11)     \
    },                                                                                     \
    {                                                                                      \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P022_0_CFG_PORT_12,PORT_PIN_CFG1_P022_0_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P022_1_CFG_PORT_12,PORT_PIN_CFG1_P022_1_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P022_2_CFG_PORT_12,PORT_PIN_CFG1_P022_2_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P022_3_CFG_PORT_12,PORT_PIN_CFG1_P022_3_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P022_4_CFG_PORT_12,PORT_PIN_CFG1_P022_4_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P022_5_CFG_PORT_12,PORT_PIN_CFG1_P022_5_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P022_6_CFG_PORT_12,PORT_PIN_CFG1_P022_6_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P022_7_CFG_PORT_12,PORT_PIN_CFG1_P022_7_CFG_PORT_13)     \
    },                                                                                     \
    PORT_SET_DU_SEL(PORT_CFG1_P022_CFG_PORT_4,PORT_CFG1_P022_CFG_PORT_5,PORT_CFG1_P022_CFG_PORT_6,PORT_CFG1_P022_CFG_PORT_7,PORT_CFG1_P022_CFG_PORT_8),    \
    PORT_SET_DU_CTL(PORT_CFG1_P022_CFG_PORT_9,PORT_CFG1_P022_CFG_PORT_10),    \
    PORT_CFG1_P022_CFG_PORT_11,    \
    PORT_SET_DIRECTION_CHANGEABLE(PORT_PIN_CFG1_P022_0_CFG_ADD_0,PORT_PIN_CFG1_P022_1_CFG_ADD_0,PORT_PIN_CFG1_P022_2_CFG_ADD_0,PORT_PIN_CFG1_P022_3_CFG_ADD_0,PORT_PIN_CFG1_P022_4_CFG_ADD_0,PORT_PIN_CFG1_P022_5_CFG_ADD_0,PORT_PIN_CFG1_P022_6_CFG_ADD_0,PORT_PIN_CFG1_P022_7_CFG_ADD_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG1_P022_0_CFG_ADD_1,PORT_PIN_CFG1_P022_1_CFG_ADD_1,PORT_PIN_CFG1_P022_2_CFG_ADD_1,PORT_PIN_CFG1_P022_3_CFG_ADD_1,PORT_PIN_CFG1_P022_4_CFG_ADD_1,PORT_PIN_CFG1_P022_5_CFG_ADD_1,PORT_PIN_CFG1_P022_6_CFG_ADD_1,PORT_PIN_CFG1_P022_7_CFG_ADD_1),    \
    {                                                                                      \
      PORT_PIN_CFG1_P022_0_CFG_PORT_4,    \
      PORT_PIN_CFG1_P022_1_CFG_PORT_4,    \
      PORT_PIN_CFG1_P022_2_CFG_PORT_4,    \
      PORT_PIN_CFG1_P022_3_CFG_PORT_4,    \
      PORT_PIN_CFG1_P022_4_CFG_PORT_4,    \
      PORT_PIN_CFG1_P022_5_CFG_PORT_4,    \
      PORT_PIN_CFG1_P022_6_CFG_PORT_4,    \
      PORT_PIN_CFG1_P022_7_CFG_PORT_4     \
    },                                                                                     \
    22U,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE  \
  },                                                                                       \
  {                                                                                        \
    PORT_CFG_DERIVATE_USE_PORT_23,                                                          \
    PORT_SET_PORT_SEL(PORT_PIN_CFG1_P023_0_CFG_PORT_0,PORT_PIN_CFG1_P023_1_CFG_PORT_0,PORT_PIN_CFG1_P023_2_CFG_PORT_0,PORT_PIN_CFG1_P023_3_CFG_PORT_0),    \
    PORT_SET_PORT_SEL(PORT_PIN_CFG1_P023_4_CFG_PORT_0,PORT_PIN_CFG1_P023_5_CFG_PORT_0,PORT_PIN_CFG1_P023_6_CFG_PORT_0,PORT_PIN_CFG1_P023_7_CFG_PORT_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG1_P023_0_CFG_GPIO_1,PORT_PIN_CFG1_P023_1_CFG_GPIO_1,PORT_PIN_CFG1_P023_2_CFG_GPIO_1,PORT_PIN_CFG1_P023_3_CFG_GPIO_1,PORT_PIN_CFG1_P023_4_CFG_GPIO_1,PORT_PIN_CFG1_P023_5_CFG_GPIO_1,PORT_PIN_CFG1_P023_6_CFG_GPIO_1,PORT_PIN_CFG1_P023_7_CFG_GPIO_1),    \
    PORT_SET_CFG(PORT_PIN_CFG1_P023_0_CFG_PORT_14,PORT_PIN_CFG1_P023_0_CFG_PORT_15,PORT_PIN_CFG1_P023_1_CFG_PORT_14,PORT_PIN_CFG1_P023_1_CFG_PORT_15,PORT_PIN_CFG1_P023_2_CFG_PORT_14,PORT_PIN_CFG1_P023_2_CFG_PORT_15,PORT_PIN_CFG1_P023_3_CFG_PORT_14,PORT_PIN_CFG1_P023_3_CFG_PORT_15,PORT_PIN_CFG1_P023_4_CFG_PORT_14,PORT_PIN_CFG1_P023_4_CFG_PORT_15,PORT_PIN_CFG1_P023_5_CFG_PORT_14,PORT_PIN_CFG1_P023_5_CFG_PORT_15,PORT_PIN_CFG1_P023_6_CFG_PORT_14,PORT_PIN_CFG1_P023_6_CFG_PORT_15,PORT_PIN_CFG1_P023_7_CFG_PORT_14,PORT_PIN_CFG1_P023_7_CFG_PORT_15),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG1_P023_0_CFG_PORT_5,PORT_PIN_CFG1_P023_1_CFG_PORT_5,PORT_PIN_CFG1_P023_2_CFG_PORT_5,PORT_PIN_CFG1_P023_3_CFG_PORT_5,PORT_PIN_CFG1_P023_4_CFG_PORT_5,PORT_PIN_CFG1_P023_5_CFG_PORT_5,PORT_PIN_CFG1_P023_6_CFG_PORT_5,PORT_PIN_CFG1_P023_7_CFG_PORT_5),    \
    PORT_SET_CFG_OUT(PORT_PIN_CFG1_P023_0_CFG_PORT_6,PORT_PIN_CFG1_P023_1_CFG_PORT_6,PORT_PIN_CFG1_P023_2_CFG_PORT_6,PORT_PIN_CFG1_P023_3_CFG_PORT_6,PORT_PIN_CFG1_P023_4_CFG_PORT_6,PORT_PIN_CFG1_P023_5_CFG_PORT_6,PORT_PIN_CFG1_P023_6_CFG_PORT_6,PORT_PIN_CFG1_P023_7_CFG_PORT_6,PORT_PIN_CFG1_P023_0_CFG_PORT_7,PORT_PIN_CFG1_P023_1_CFG_PORT_7,PORT_PIN_CFG1_P023_2_CFG_PORT_7,PORT_PIN_CFG1_P023_3_CFG_PORT_7,PORT_PIN_CFG1_P023_4_CFG_PORT_7,PORT_PIN_CFG1_P023_5_CFG_PORT_7,PORT_PIN_CFG1_P023_6_CFG_PORT_7,PORT_PIN_CFG1_P023_7_CFG_PORT_7),    \
    PORT_SET_CFG_SIO(PORT_SIO_CFG1_P023_01_CFG_PORT_0,PORT_SIO_CFG1_P023_01_CFG_PORT_1,PORT_SIO_CFG1_P023_01_CFG_PORT_2,PORT_SIO_CFG1_P023_01_CFG_PORT_3,PORT_SIO_CFG1_P023_23_CFG_PORT_0,PORT_SIO_CFG1_P023_23_CFG_PORT_1,PORT_SIO_CFG1_P023_23_CFG_PORT_2,PORT_SIO_CFG1_P023_23_CFG_PORT_3,PORT_SIO_CFG1_P023_45_CFG_PORT_0,PORT_SIO_CFG1_P023_45_CFG_PORT_1,PORT_SIO_CFG1_P023_45_CFG_PORT_2,PORT_SIO_CFG1_P023_45_CFG_PORT_3,PORT_SIO_CFG1_P023_67_CFG_PORT_0,PORT_SIO_CFG1_P023_67_CFG_PORT_1,PORT_SIO_CFG1_P023_67_CFG_PORT_2,PORT_SIO_CFG1_P023_67_CFG_PORT_3),    \
    PORT_SET_SIMPLE_8BIT(PORT_SIO_CFG1_P023_01_CFG_PORT_4,PORT_SIO_CFG1_P023_23_CFG_PORT_4,PORT_SIO_CFG1_P023_45_CFG_PORT_4,PORT_SIO_CFG1_P023_67_CFG_PORT_4, 0, 0, 0, 0),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG1_P023_0_CFG_PORT_8,PORT_PIN_CFG1_P023_1_CFG_PORT_8,PORT_PIN_CFG1_P023_2_CFG_PORT_8,PORT_PIN_CFG1_P023_3_CFG_PORT_8,PORT_PIN_CFG1_P023_4_CFG_PORT_8,PORT_PIN_CFG1_P023_5_CFG_PORT_8,PORT_PIN_CFG1_P023_6_CFG_PORT_8,PORT_PIN_CFG1_P023_7_CFG_PORT_8),    \
    PORT_SET_CFG_OUT2(PORT_PIN_CFG1_P023_0_CFG_PORT_16,PORT_PIN_CFG1_P023_1_CFG_PORT_16,PORT_PIN_CFG1_P023_2_CFG_PORT_16,PORT_PIN_CFG1_P023_3_CFG_PORT_16,PORT_PIN_CFG1_P023_4_CFG_PORT_16,PORT_PIN_CFG1_P023_5_CFG_PORT_16,PORT_PIN_CFG1_P023_6_CFG_PORT_16,PORT_PIN_CFG1_P023_7_CFG_PORT_16),    \
    PORT_SET_CFG_SLEW_EXT(PORT_PIN_CFG1_P023_0_CFG_PORT_17,PORT_PIN_CFG1_P023_1_CFG_PORT_17,PORT_PIN_CFG1_P023_2_CFG_PORT_17,PORT_PIN_CFG1_P023_3_CFG_PORT_17,PORT_PIN_CFG1_P023_4_CFG_PORT_17,PORT_PIN_CFG1_P023_5_CFG_PORT_17,PORT_PIN_CFG1_P023_6_CFG_PORT_17,PORT_PIN_CFG1_P023_7_CFG_PORT_17),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG1_P023_0_CFG_PORT_18,PORT_PIN_CFG1_P023_1_CFG_PORT_18,PORT_PIN_CFG1_P023_2_CFG_PORT_18,PORT_PIN_CFG1_P023_3_CFG_PORT_18),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG1_P023_4_CFG_PORT_18,PORT_PIN_CFG1_P023_5_CFG_PORT_18,PORT_PIN_CFG1_P023_6_CFG_PORT_18,PORT_PIN_CFG1_P023_7_CFG_PORT_18),    \
    PORT_SET_CTL(PORT_PIN_CFG1_P023_0_CFG_PORT_1,PORT_PIN_CFG1_P023_1_CFG_PORT_1,PORT_PIN_CFG1_P023_2_CFG_PORT_1,PORT_PIN_CFG1_P023_3_CFG_PORT_1,PORT_PIN_CFG1_P023_4_CFG_PORT_1,PORT_PIN_CFG1_P023_5_CFG_PORT_1,PORT_PIN_CFG1_P023_6_CFG_PORT_1,PORT_PIN_CFG1_P023_7_CFG_PORT_1,PORT_CFG1_P023_CFG_PORT_0,PORT_CFG1_P023_CFG_PORT_1,PORT_CFG1_P023_CFG_PORT_2,PORT_CFG1_P023_CFG_PORT_3),    \
    PORT_SET_SYNC_CTL(PORT_PIN_CFG1_P023_0_CFG_PORT_2,PORT_PIN_CFG1_P023_1_CFG_PORT_2,PORT_PIN_CFG1_P023_2_CFG_PORT_2,PORT_PIN_CFG1_P023_3_CFG_PORT_2,PORT_PIN_CFG1_P023_4_CFG_PORT_2,PORT_PIN_CFG1_P023_5_CFG_PORT_2,PORT_PIN_CFG1_P023_6_CFG_PORT_2,PORT_PIN_CFG1_P023_7_CFG_PORT_2,PORT_PIN_CFG1_P023_0_CFG_PORT_3,PORT_PIN_CFG1_P023_1_CFG_PORT_3,PORT_PIN_CFG1_P023_2_CFG_PORT_3,PORT_PIN_CFG1_P023_3_CFG_PORT_3,PORT_PIN_CFG1_P023_4_CFG_PORT_3,PORT_PIN_CFG1_P023_5_CFG_PORT_3,PORT_PIN_CFG1_P023_6_CFG_PORT_3,PORT_PIN_CFG1_P023_7_CFG_PORT_3),    \
    {                                                                                      \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P023_0_CFG_PORT_9,PORT_PIN_CFG1_P023_0_CFG_PORT_10,PORT_PIN_CFG1_P023_0_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P023_1_CFG_PORT_9,PORT_PIN_CFG1_P023_1_CFG_PORT_10,PORT_PIN_CFG1_P023_1_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P023_2_CFG_PORT_9,PORT_PIN_CFG1_P023_2_CFG_PORT_10,PORT_PIN_CFG1_P023_2_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P023_3_CFG_PORT_9,PORT_PIN_CFG1_P023_3_CFG_PORT_10,PORT_PIN_CFG1_P023_3_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P023_4_CFG_PORT_9,PORT_PIN_CFG1_P023_4_CFG_PORT_10,PORT_PIN_CFG1_P023_4_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P023_5_CFG_PORT_9,PORT_PIN_CFG1_P023_5_CFG_PORT_10,PORT_PIN_CFG1_P023_5_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P023_6_CFG_PORT_9,PORT_PIN_CFG1_P023_6_CFG_PORT_10,PORT_PIN_CFG1_P023_6_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG1_P023_7_CFG_PORT_9,PORT_PIN_CFG1_P023_7_CFG_PORT_10,PORT_PIN_CFG1_P023_7_CFG_PORT_11)     \
    },                                                                                     \
    {                                                                                      \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P023_0_CFG_PORT_12,PORT_PIN_CFG1_P023_0_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P023_1_CFG_PORT_12,PORT_PIN_CFG1_P023_1_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P023_2_CFG_PORT_12,PORT_PIN_CFG1_P023_2_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P023_3_CFG_PORT_12,PORT_PIN_CFG1_P023_3_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P023_4_CFG_PORT_12,PORT_PIN_CFG1_P023_4_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P023_5_CFG_PORT_12,PORT_PIN_CFG1_P023_5_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P023_6_CFG_PORT_12,PORT_PIN_CFG1_P023_6_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG1_P023_7_CFG_PORT_12,PORT_PIN_CFG1_P023_7_CFG_PORT_13)     \
    },                                                                                     \
    PORT_SET_DU_SEL(PORT_CFG1_P023_CFG_PORT_4,PORT_CFG1_P023_CFG_PORT_5,PORT_CFG1_P023_CFG_PORT_6,PORT_CFG1_P023_CFG_PORT_7,PORT_CFG1_P023_CFG_PORT_8),    \
    PORT_SET_DU_CTL(PORT_CFG1_P023_CFG_PORT_9,PORT_CFG1_P023_CFG_PORT_10),    \
    PORT_CFG1_P023_CFG_PORT_11,    \
    PORT_SET_DIRECTION_CHANGEABLE(PORT_PIN_CFG1_P023_0_CFG_ADD_0,PORT_PIN_CFG1_P023_1_CFG_ADD_0,PORT_PIN_CFG1_P023_2_CFG_ADD_0,PORT_PIN_CFG1_P023_3_CFG_ADD_0,PORT_PIN_CFG1_P023_4_CFG_ADD_0,PORT_PIN_CFG1_P023_5_CFG_ADD_0,PORT_PIN_CFG1_P023_6_CFG_ADD_0,PORT_PIN_CFG1_P023_7_CFG_ADD_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG1_P023_0_CFG_ADD_1,PORT_PIN_CFG1_P023_1_CFG_ADD_1,PORT_PIN_CFG1_P023_2_CFG_ADD_1,PORT_PIN_CFG1_P023_3_CFG_ADD_1,PORT_PIN_CFG1_P023_4_CFG_ADD_1,PORT_PIN_CFG1_P023_5_CFG_ADD_1,PORT_PIN_CFG1_P023_6_CFG_ADD_1,PORT_PIN_CFG1_P023_7_CFG_ADD_1),    \
    {                                                                                      \
      PORT_PIN_CFG1_P023_0_CFG_PORT_4,    \
      PORT_PIN_CFG1_P023_1_CFG_PORT_4,    \
      PORT_PIN_CFG1_P023_2_CFG_PORT_4,    \
      PORT_PIN_CFG1_P023_3_CFG_PORT_4,    \
      PORT_PIN_CFG1_P023_4_CFG_PORT_4,    \
      PORT_PIN_CFG1_P023_5_CFG_PORT_4,    \
      PORT_PIN_CFG1_P023_6_CFG_PORT_4,    \
      PORT_PIN_CFG1_P023_7_CFG_PORT_4     \
    },                                                                                     \
    23U,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE  \
  }                                                                                        \
}
#define PORT_PIN_CFG2_CHANNEL_CONFIG                                                       \
{                                                                                          \
  {                                                                                        \
    PORT_CFG_DERIVATE_USE_PORT_0,                                                          \
    PORT_SET_PORT_SEL(PORT_PIN_CFG2_P000_0_CFG_PORT_0,PORT_PIN_CFG2_P000_1_CFG_PORT_0,PORT_PIN_CFG2_P000_2_CFG_PORT_0,PORT_PIN_CFG2_P000_3_CFG_PORT_0),    \
    PORT_SET_PORT_SEL(PORT_PIN_CFG2_P000_4_CFG_PORT_0,PORT_PIN_CFG2_P000_5_CFG_PORT_0,PORT_PIN_CFG2_P000_6_CFG_PORT_0,PORT_PIN_CFG2_P000_7_CFG_PORT_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG2_P000_0_CFG_GPIO_1,PORT_PIN_CFG2_P000_1_CFG_GPIO_1,PORT_PIN_CFG2_P000_2_CFG_GPIO_1,PORT_PIN_CFG2_P000_3_CFG_GPIO_1,PORT_PIN_CFG2_P000_4_CFG_GPIO_1,PORT_PIN_CFG2_P000_5_CFG_GPIO_1,PORT_PIN_CFG2_P000_6_CFG_GPIO_1,PORT_PIN_CFG2_P000_7_CFG_GPIO_1),    \
    PORT_SET_CFG(PORT_PIN_CFG2_P000_0_CFG_PORT_14,PORT_PIN_CFG2_P000_0_CFG_PORT_15,PORT_PIN_CFG2_P000_1_CFG_PORT_14,PORT_PIN_CFG2_P000_1_CFG_PORT_15,PORT_PIN_CFG2_P000_2_CFG_PORT_14,PORT_PIN_CFG2_P000_2_CFG_PORT_15,PORT_PIN_CFG2_P000_3_CFG_PORT_14,PORT_PIN_CFG2_P000_3_CFG_PORT_15,PORT_PIN_CFG2_P000_4_CFG_PORT_14,PORT_PIN_CFG2_P000_4_CFG_PORT_15,PORT_PIN_CFG2_P000_5_CFG_PORT_14,PORT_PIN_CFG2_P000_5_CFG_PORT_15,PORT_PIN_CFG2_P000_6_CFG_PORT_14,PORT_PIN_CFG2_P000_6_CFG_PORT_15,PORT_PIN_CFG2_P000_7_CFG_PORT_14,PORT_PIN_CFG2_P000_7_CFG_PORT_15),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG2_P000_0_CFG_PORT_5,PORT_PIN_CFG2_P000_1_CFG_PORT_5,PORT_PIN_CFG2_P000_2_CFG_PORT_5,PORT_PIN_CFG2_P000_3_CFG_PORT_5,PORT_PIN_CFG2_P000_4_CFG_PORT_5,PORT_PIN_CFG2_P000_5_CFG_PORT_5,PORT_PIN_CFG2_P000_6_CFG_PORT_5,PORT_PIN_CFG2_P000_7_CFG_PORT_5),    \
    PORT_SET_CFG_OUT(PORT_PIN_CFG2_P000_0_CFG_PORT_6,PORT_PIN_CFG2_P000_1_CFG_PORT_6,PORT_PIN_CFG2_P000_2_CFG_PORT_6,PORT_PIN_CFG2_P000_3_CFG_PORT_6,PORT_PIN_CFG2_P000_4_CFG_PORT_6,PORT_PIN_CFG2_P000_5_CFG_PORT_6,PORT_PIN_CFG2_P000_6_CFG_PORT_6,PORT_PIN_CFG2_P000_7_CFG_PORT_6,PORT_PIN_CFG2_P000_0_CFG_PORT_7,PORT_PIN_CFG2_P000_1_CFG_PORT_7,PORT_PIN_CFG2_P000_2_CFG_PORT_7,PORT_PIN_CFG2_P000_3_CFG_PORT_7,PORT_PIN_CFG2_P000_4_CFG_PORT_7,PORT_PIN_CFG2_P000_5_CFG_PORT_7,PORT_PIN_CFG2_P000_6_CFG_PORT_7,PORT_PIN_CFG2_P000_7_CFG_PORT_7),    \
    PORT_SET_CFG_SIO(PORT_SIO_CFG2_P000_01_CFG_PORT_0,PORT_SIO_CFG2_P000_01_CFG_PORT_1,PORT_SIO_CFG2_P000_01_CFG_PORT_2,PORT_SIO_CFG2_P000_01_CFG_PORT_3,PORT_SIO_CFG2_P000_23_CFG_PORT_0,PORT_SIO_CFG2_P000_23_CFG_PORT_1,PORT_SIO_CFG2_P000_23_CFG_PORT_2,PORT_SIO_CFG2_P000_23_CFG_PORT_3,PORT_SIO_CFG2_P000_45_CFG_PORT_0,PORT_SIO_CFG2_P000_45_CFG_PORT_1,PORT_SIO_CFG2_P000_45_CFG_PORT_2,PORT_SIO_CFG2_P000_45_CFG_PORT_3,PORT_SIO_CFG2_P000_67_CFG_PORT_0,PORT_SIO_CFG2_P000_67_CFG_PORT_1,PORT_SIO_CFG2_P000_67_CFG_PORT_2,PORT_SIO_CFG2_P000_67_CFG_PORT_3),    \
    PORT_SET_SIMPLE_8BIT(PORT_SIO_CFG2_P000_01_CFG_PORT_4,PORT_SIO_CFG2_P000_23_CFG_PORT_4,PORT_SIO_CFG2_P000_45_CFG_PORT_4,PORT_SIO_CFG2_P000_67_CFG_PORT_4, 0, 0, 0, 0),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG2_P000_0_CFG_PORT_8,PORT_PIN_CFG2_P000_1_CFG_PORT_8,PORT_PIN_CFG2_P000_2_CFG_PORT_8,PORT_PIN_CFG2_P000_3_CFG_PORT_8,PORT_PIN_CFG2_P000_4_CFG_PORT_8,PORT_PIN_CFG2_P000_5_CFG_PORT_8,PORT_PIN_CFG2_P000_6_CFG_PORT_8,PORT_PIN_CFG2_P000_7_CFG_PORT_8),    \
    PORT_SET_CFG_OUT2(PORT_PIN_CFG2_P000_0_CFG_PORT_16,PORT_PIN_CFG2_P000_1_CFG_PORT_16,PORT_PIN_CFG2_P000_2_CFG_PORT_16,PORT_PIN_CFG2_P000_3_CFG_PORT_16,PORT_PIN_CFG2_P000_4_CFG_PORT_16,PORT_PIN_CFG2_P000_5_CFG_PORT_16,PORT_PIN_CFG2_P000_6_CFG_PORT_16,PORT_PIN_CFG2_P000_7_CFG_PORT_16),    \
    PORT_SET_CFG_SLEW_EXT(PORT_PIN_CFG2_P000_0_CFG_PORT_17,PORT_PIN_CFG2_P000_1_CFG_PORT_17,PORT_PIN_CFG2_P000_2_CFG_PORT_17,PORT_PIN_CFG2_P000_3_CFG_PORT_17,PORT_PIN_CFG2_P000_4_CFG_PORT_17,PORT_PIN_CFG2_P000_5_CFG_PORT_17,PORT_PIN_CFG2_P000_6_CFG_PORT_17,PORT_PIN_CFG2_P000_7_CFG_PORT_17),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG2_P000_0_CFG_PORT_18,PORT_PIN_CFG2_P000_1_CFG_PORT_18,PORT_PIN_CFG2_P000_2_CFG_PORT_18,PORT_PIN_CFG2_P000_3_CFG_PORT_18),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG2_P000_4_CFG_PORT_18,PORT_PIN_CFG2_P000_5_CFG_PORT_18,PORT_PIN_CFG2_P000_6_CFG_PORT_18,PORT_PIN_CFG2_P000_7_CFG_PORT_18),    \
    PORT_SET_CTL(PORT_PIN_CFG2_P000_0_CFG_PORT_1,PORT_PIN_CFG2_P000_1_CFG_PORT_1,PORT_PIN_CFG2_P000_2_CFG_PORT_1,PORT_PIN_CFG2_P000_3_CFG_PORT_1,PORT_PIN_CFG2_P000_4_CFG_PORT_1,PORT_PIN_CFG2_P000_5_CFG_PORT_1,PORT_PIN_CFG2_P000_6_CFG_PORT_1,PORT_PIN_CFG2_P000_7_CFG_PORT_1,PORT_CFG2_P000_CFG_PORT_0,PORT_CFG2_P000_CFG_PORT_1,PORT_CFG2_P000_CFG_PORT_2,PORT_CFG2_P000_CFG_PORT_3),    \
    PORT_SET_SYNC_CTL(PORT_PIN_CFG2_P000_0_CFG_PORT_2,PORT_PIN_CFG2_P000_1_CFG_PORT_2,PORT_PIN_CFG2_P000_2_CFG_PORT_2,PORT_PIN_CFG2_P000_3_CFG_PORT_2,PORT_PIN_CFG2_P000_4_CFG_PORT_2,PORT_PIN_CFG2_P000_5_CFG_PORT_2,PORT_PIN_CFG2_P000_6_CFG_PORT_2,PORT_PIN_CFG2_P000_7_CFG_PORT_2,PORT_PIN_CFG2_P000_0_CFG_PORT_3,PORT_PIN_CFG2_P000_1_CFG_PORT_3,PORT_PIN_CFG2_P000_2_CFG_PORT_3,PORT_PIN_CFG2_P000_3_CFG_PORT_3,PORT_PIN_CFG2_P000_4_CFG_PORT_3,PORT_PIN_CFG2_P000_5_CFG_PORT_3,PORT_PIN_CFG2_P000_6_CFG_PORT_3,PORT_PIN_CFG2_P000_7_CFG_PORT_3),    \
    {                                                                                      \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P000_0_CFG_PORT_9,PORT_PIN_CFG2_P000_0_CFG_PORT_10,PORT_PIN_CFG2_P000_0_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P000_1_CFG_PORT_9,PORT_PIN_CFG2_P000_1_CFG_PORT_10,PORT_PIN_CFG2_P000_1_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P000_2_CFG_PORT_9,PORT_PIN_CFG2_P000_2_CFG_PORT_10,PORT_PIN_CFG2_P000_2_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P000_3_CFG_PORT_9,PORT_PIN_CFG2_P000_3_CFG_PORT_10,PORT_PIN_CFG2_P000_3_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P000_4_CFG_PORT_9,PORT_PIN_CFG2_P000_4_CFG_PORT_10,PORT_PIN_CFG2_P000_4_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P000_5_CFG_PORT_9,PORT_PIN_CFG2_P000_5_CFG_PORT_10,PORT_PIN_CFG2_P000_5_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P000_6_CFG_PORT_9,PORT_PIN_CFG2_P000_6_CFG_PORT_10,PORT_PIN_CFG2_P000_6_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P000_7_CFG_PORT_9,PORT_PIN_CFG2_P000_7_CFG_PORT_10,PORT_PIN_CFG2_P000_7_CFG_PORT_11)     \
    },                                                                                     \
    {                                                                                      \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P000_0_CFG_PORT_12,PORT_PIN_CFG2_P000_0_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P000_1_CFG_PORT_12,PORT_PIN_CFG2_P000_1_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P000_2_CFG_PORT_12,PORT_PIN_CFG2_P000_2_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P000_3_CFG_PORT_12,PORT_PIN_CFG2_P000_3_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P000_4_CFG_PORT_12,PORT_PIN_CFG2_P000_4_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P000_5_CFG_PORT_12,PORT_PIN_CFG2_P000_5_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P000_6_CFG_PORT_12,PORT_PIN_CFG2_P000_6_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P000_7_CFG_PORT_12,PORT_PIN_CFG2_P000_7_CFG_PORT_13)     \
    },                                                                                     \
    PORT_SET_DU_SEL(PORT_CFG2_P000_CFG_PORT_4,PORT_CFG2_P000_CFG_PORT_5,PORT_CFG2_P000_CFG_PORT_6,PORT_CFG2_P000_CFG_PORT_7,PORT_CFG2_P000_CFG_PORT_8),    \
    PORT_SET_DU_CTL(PORT_CFG2_P000_CFG_PORT_9,PORT_CFG2_P000_CFG_PORT_10),    \
    PORT_CFG2_P000_CFG_PORT_11,    \
    PORT_SET_DIRECTION_CHANGEABLE(PORT_PIN_CFG2_P000_0_CFG_ADD_0,PORT_PIN_CFG2_P000_1_CFG_ADD_0,PORT_PIN_CFG2_P000_2_CFG_ADD_0,PORT_PIN_CFG2_P000_3_CFG_ADD_0,PORT_PIN_CFG2_P000_4_CFG_ADD_0,PORT_PIN_CFG2_P000_5_CFG_ADD_0,PORT_PIN_CFG2_P000_6_CFG_ADD_0,PORT_PIN_CFG2_P000_7_CFG_ADD_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG2_P000_0_CFG_ADD_1,PORT_PIN_CFG2_P000_1_CFG_ADD_1,PORT_PIN_CFG2_P000_2_CFG_ADD_1,PORT_PIN_CFG2_P000_3_CFG_ADD_1,PORT_PIN_CFG2_P000_4_CFG_ADD_1,PORT_PIN_CFG2_P000_5_CFG_ADD_1,PORT_PIN_CFG2_P000_6_CFG_ADD_1,PORT_PIN_CFG2_P000_7_CFG_ADD_1),    \
    {                                                                                      \
      PORT_PIN_CFG2_P000_0_CFG_PORT_4,    \
      PORT_PIN_CFG2_P000_1_CFG_PORT_4,    \
      PORT_PIN_CFG2_P000_2_CFG_PORT_4,    \
      PORT_PIN_CFG2_P000_3_CFG_PORT_4,    \
      PORT_PIN_CFG2_P000_4_CFG_PORT_4,    \
      PORT_PIN_CFG2_P000_5_CFG_PORT_4,    \
      PORT_PIN_CFG2_P000_6_CFG_PORT_4,    \
      PORT_PIN_CFG2_P000_7_CFG_PORT_4     \
    },                                                                                     \
    0U,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE  \
  },                                                                                       \
  {                                                                                        \
    PORT_CFG_DERIVATE_USE_PORT_2,                                                          \
    PORT_SET_PORT_SEL(PORT_PIN_CFG2_P002_0_CFG_PORT_0,PORT_PIN_CFG2_P002_1_CFG_PORT_0,PORT_PIN_CFG2_P002_2_CFG_PORT_0,PORT_PIN_CFG2_P002_3_CFG_PORT_0),    \
    PORT_SET_PORT_SEL(PORT_PIN_CFG2_P002_4_CFG_PORT_0,PORT_PIN_CFG2_P002_5_CFG_PORT_0,PORT_PIN_CFG2_P002_6_CFG_PORT_0,PORT_PIN_CFG2_P002_7_CFG_PORT_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG2_P002_0_CFG_GPIO_1,PORT_PIN_CFG2_P002_1_CFG_GPIO_1,PORT_PIN_CFG2_P002_2_CFG_GPIO_1,PORT_PIN_CFG2_P002_3_CFG_GPIO_1,PORT_PIN_CFG2_P002_4_CFG_GPIO_1,PORT_PIN_CFG2_P002_5_CFG_GPIO_1,PORT_PIN_CFG2_P002_6_CFG_GPIO_1,PORT_PIN_CFG2_P002_7_CFG_GPIO_1),    \
    PORT_SET_CFG(PORT_PIN_CFG2_P002_0_CFG_PORT_14,PORT_PIN_CFG2_P002_0_CFG_PORT_15,PORT_PIN_CFG2_P002_1_CFG_PORT_14,PORT_PIN_CFG2_P002_1_CFG_PORT_15,PORT_PIN_CFG2_P002_2_CFG_PORT_14,PORT_PIN_CFG2_P002_2_CFG_PORT_15,PORT_PIN_CFG2_P002_3_CFG_PORT_14,PORT_PIN_CFG2_P002_3_CFG_PORT_15,PORT_PIN_CFG2_P002_4_CFG_PORT_14,PORT_PIN_CFG2_P002_4_CFG_PORT_15,PORT_PIN_CFG2_P002_5_CFG_PORT_14,PORT_PIN_CFG2_P002_5_CFG_PORT_15,PORT_PIN_CFG2_P002_6_CFG_PORT_14,PORT_PIN_CFG2_P002_6_CFG_PORT_15,PORT_PIN_CFG2_P002_7_CFG_PORT_14,PORT_PIN_CFG2_P002_7_CFG_PORT_15),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG2_P002_0_CFG_PORT_5,PORT_PIN_CFG2_P002_1_CFG_PORT_5,PORT_PIN_CFG2_P002_2_CFG_PORT_5,PORT_PIN_CFG2_P002_3_CFG_PORT_5,PORT_PIN_CFG2_P002_4_CFG_PORT_5,PORT_PIN_CFG2_P002_5_CFG_PORT_5,PORT_PIN_CFG2_P002_6_CFG_PORT_5,PORT_PIN_CFG2_P002_7_CFG_PORT_5),    \
    PORT_SET_CFG_OUT(PORT_PIN_CFG2_P002_0_CFG_PORT_6,PORT_PIN_CFG2_P002_1_CFG_PORT_6,PORT_PIN_CFG2_P002_2_CFG_PORT_6,PORT_PIN_CFG2_P002_3_CFG_PORT_6,PORT_PIN_CFG2_P002_4_CFG_PORT_6,PORT_PIN_CFG2_P002_5_CFG_PORT_6,PORT_PIN_CFG2_P002_6_CFG_PORT_6,PORT_PIN_CFG2_P002_7_CFG_PORT_6,PORT_PIN_CFG2_P002_0_CFG_PORT_7,PORT_PIN_CFG2_P002_1_CFG_PORT_7,PORT_PIN_CFG2_P002_2_CFG_PORT_7,PORT_PIN_CFG2_P002_3_CFG_PORT_7,PORT_PIN_CFG2_P002_4_CFG_PORT_7,PORT_PIN_CFG2_P002_5_CFG_PORT_7,PORT_PIN_CFG2_P002_6_CFG_PORT_7,PORT_PIN_CFG2_P002_7_CFG_PORT_7),    \
    PORT_SET_CFG_SIO(PORT_SIO_CFG2_P002_01_CFG_PORT_0,PORT_SIO_CFG2_P002_01_CFG_PORT_1,PORT_SIO_CFG2_P002_01_CFG_PORT_2,PORT_SIO_CFG2_P002_01_CFG_PORT_3,PORT_SIO_CFG2_P002_23_CFG_PORT_0,PORT_SIO_CFG2_P002_23_CFG_PORT_1,PORT_SIO_CFG2_P002_23_CFG_PORT_2,PORT_SIO_CFG2_P002_23_CFG_PORT_3,PORT_SIO_CFG2_P002_45_CFG_PORT_0,PORT_SIO_CFG2_P002_45_CFG_PORT_1,PORT_SIO_CFG2_P002_45_CFG_PORT_2,PORT_SIO_CFG2_P002_45_CFG_PORT_3,PORT_SIO_CFG2_P002_67_CFG_PORT_0,PORT_SIO_CFG2_P002_67_CFG_PORT_1,PORT_SIO_CFG2_P002_67_CFG_PORT_2,PORT_SIO_CFG2_P002_67_CFG_PORT_3),    \
    PORT_SET_SIMPLE_8BIT(PORT_SIO_CFG2_P002_01_CFG_PORT_4,PORT_SIO_CFG2_P002_23_CFG_PORT_4,PORT_SIO_CFG2_P002_45_CFG_PORT_4,PORT_SIO_CFG2_P002_67_CFG_PORT_4, 0, 0, 0, 0),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG2_P002_0_CFG_PORT_8,PORT_PIN_CFG2_P002_1_CFG_PORT_8,PORT_PIN_CFG2_P002_2_CFG_PORT_8,PORT_PIN_CFG2_P002_3_CFG_PORT_8,PORT_PIN_CFG2_P002_4_CFG_PORT_8,PORT_PIN_CFG2_P002_5_CFG_PORT_8,PORT_PIN_CFG2_P002_6_CFG_PORT_8,PORT_PIN_CFG2_P002_7_CFG_PORT_8),    \
    PORT_SET_CFG_OUT2(PORT_PIN_CFG2_P002_0_CFG_PORT_16,PORT_PIN_CFG2_P002_1_CFG_PORT_16,PORT_PIN_CFG2_P002_2_CFG_PORT_16,PORT_PIN_CFG2_P002_3_CFG_PORT_16,PORT_PIN_CFG2_P002_4_CFG_PORT_16,PORT_PIN_CFG2_P002_5_CFG_PORT_16,PORT_PIN_CFG2_P002_6_CFG_PORT_16,PORT_PIN_CFG2_P002_7_CFG_PORT_16),    \
    PORT_SET_CFG_SLEW_EXT(PORT_PIN_CFG2_P002_0_CFG_PORT_17,PORT_PIN_CFG2_P002_1_CFG_PORT_17,PORT_PIN_CFG2_P002_2_CFG_PORT_17,PORT_PIN_CFG2_P002_3_CFG_PORT_17,PORT_PIN_CFG2_P002_4_CFG_PORT_17,PORT_PIN_CFG2_P002_5_CFG_PORT_17,PORT_PIN_CFG2_P002_6_CFG_PORT_17,PORT_PIN_CFG2_P002_7_CFG_PORT_17),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG2_P002_0_CFG_PORT_18,PORT_PIN_CFG2_P002_1_CFG_PORT_18,PORT_PIN_CFG2_P002_2_CFG_PORT_18,PORT_PIN_CFG2_P002_3_CFG_PORT_18),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG2_P002_4_CFG_PORT_18,PORT_PIN_CFG2_P002_5_CFG_PORT_18,PORT_PIN_CFG2_P002_6_CFG_PORT_18,PORT_PIN_CFG2_P002_7_CFG_PORT_18),    \
    PORT_SET_CTL(PORT_PIN_CFG2_P002_0_CFG_PORT_1,PORT_PIN_CFG2_P002_1_CFG_PORT_1,PORT_PIN_CFG2_P002_2_CFG_PORT_1,PORT_PIN_CFG2_P002_3_CFG_PORT_1,PORT_PIN_CFG2_P002_4_CFG_PORT_1,PORT_PIN_CFG2_P002_5_CFG_PORT_1,PORT_PIN_CFG2_P002_6_CFG_PORT_1,PORT_PIN_CFG2_P002_7_CFG_PORT_1,PORT_CFG2_P002_CFG_PORT_0,PORT_CFG2_P002_CFG_PORT_1,PORT_CFG2_P002_CFG_PORT_2,PORT_CFG2_P002_CFG_PORT_3),    \
    PORT_SET_SYNC_CTL(PORT_PIN_CFG2_P002_0_CFG_PORT_2,PORT_PIN_CFG2_P002_1_CFG_PORT_2,PORT_PIN_CFG2_P002_2_CFG_PORT_2,PORT_PIN_CFG2_P002_3_CFG_PORT_2,PORT_PIN_CFG2_P002_4_CFG_PORT_2,PORT_PIN_CFG2_P002_5_CFG_PORT_2,PORT_PIN_CFG2_P002_6_CFG_PORT_2,PORT_PIN_CFG2_P002_7_CFG_PORT_2,PORT_PIN_CFG2_P002_0_CFG_PORT_3,PORT_PIN_CFG2_P002_1_CFG_PORT_3,PORT_PIN_CFG2_P002_2_CFG_PORT_3,PORT_PIN_CFG2_P002_3_CFG_PORT_3,PORT_PIN_CFG2_P002_4_CFG_PORT_3,PORT_PIN_CFG2_P002_5_CFG_PORT_3,PORT_PIN_CFG2_P002_6_CFG_PORT_3,PORT_PIN_CFG2_P002_7_CFG_PORT_3),    \
    {                                                                                      \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P002_0_CFG_PORT_9,PORT_PIN_CFG2_P002_0_CFG_PORT_10,PORT_PIN_CFG2_P002_0_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P002_1_CFG_PORT_9,PORT_PIN_CFG2_P002_1_CFG_PORT_10,PORT_PIN_CFG2_P002_1_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P002_2_CFG_PORT_9,PORT_PIN_CFG2_P002_2_CFG_PORT_10,PORT_PIN_CFG2_P002_2_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P002_3_CFG_PORT_9,PORT_PIN_CFG2_P002_3_CFG_PORT_10,PORT_PIN_CFG2_P002_3_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P002_4_CFG_PORT_9,PORT_PIN_CFG2_P002_4_CFG_PORT_10,PORT_PIN_CFG2_P002_4_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P002_5_CFG_PORT_9,PORT_PIN_CFG2_P002_5_CFG_PORT_10,PORT_PIN_CFG2_P002_5_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P002_6_CFG_PORT_9,PORT_PIN_CFG2_P002_6_CFG_PORT_10,PORT_PIN_CFG2_P002_6_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P002_7_CFG_PORT_9,PORT_PIN_CFG2_P002_7_CFG_PORT_10,PORT_PIN_CFG2_P002_7_CFG_PORT_11)     \
    },                                                                                     \
    {                                                                                      \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P002_0_CFG_PORT_12,PORT_PIN_CFG2_P002_0_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P002_1_CFG_PORT_12,PORT_PIN_CFG2_P002_1_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P002_2_CFG_PORT_12,PORT_PIN_CFG2_P002_2_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P002_3_CFG_PORT_12,PORT_PIN_CFG2_P002_3_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P002_4_CFG_PORT_12,PORT_PIN_CFG2_P002_4_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P002_5_CFG_PORT_12,PORT_PIN_CFG2_P002_5_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P002_6_CFG_PORT_12,PORT_PIN_CFG2_P002_6_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P002_7_CFG_PORT_12,PORT_PIN_CFG2_P002_7_CFG_PORT_13)     \
    },                                                                                     \
    PORT_SET_DU_SEL(PORT_CFG2_P002_CFG_PORT_4,PORT_CFG2_P002_CFG_PORT_5,PORT_CFG2_P002_CFG_PORT_6,PORT_CFG2_P002_CFG_PORT_7,PORT_CFG2_P002_CFG_PORT_8),    \
    PORT_SET_DU_CTL(PORT_CFG2_P002_CFG_PORT_9,PORT_CFG2_P002_CFG_PORT_10),    \
    PORT_CFG2_P002_CFG_PORT_11,    \
    PORT_SET_DIRECTION_CHANGEABLE(PORT_PIN_CFG2_P002_0_CFG_ADD_0,PORT_PIN_CFG2_P002_1_CFG_ADD_0,PORT_PIN_CFG2_P002_2_CFG_ADD_0,PORT_PIN_CFG2_P002_3_CFG_ADD_0,PORT_PIN_CFG2_P002_4_CFG_ADD_0,PORT_PIN_CFG2_P002_5_CFG_ADD_0,PORT_PIN_CFG2_P002_6_CFG_ADD_0,PORT_PIN_CFG2_P002_7_CFG_ADD_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG2_P002_0_CFG_ADD_1,PORT_PIN_CFG2_P002_1_CFG_ADD_1,PORT_PIN_CFG2_P002_2_CFG_ADD_1,PORT_PIN_CFG2_P002_3_CFG_ADD_1,PORT_PIN_CFG2_P002_4_CFG_ADD_1,PORT_PIN_CFG2_P002_5_CFG_ADD_1,PORT_PIN_CFG2_P002_6_CFG_ADD_1,PORT_PIN_CFG2_P002_7_CFG_ADD_1),    \
    {                                                                                      \
      PORT_PIN_CFG2_P002_0_CFG_PORT_4,    \
      PORT_PIN_CFG2_P002_1_CFG_PORT_4,    \
      PORT_PIN_CFG2_P002_2_CFG_PORT_4,    \
      PORT_PIN_CFG2_P002_3_CFG_PORT_4,    \
      PORT_PIN_CFG2_P002_4_CFG_PORT_4,    \
      PORT_PIN_CFG2_P002_5_CFG_PORT_4,    \
      PORT_PIN_CFG2_P002_6_CFG_PORT_4,    \
      PORT_PIN_CFG2_P002_7_CFG_PORT_4     \
    },                                                                                     \
    2U,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE  \
  },                                                                                       \
  {                                                                                        \
    PORT_CFG_DERIVATE_USE_PORT_5,                                                          \
    PORT_SET_PORT_SEL(PORT_PIN_CFG2_P005_0_CFG_PORT_0,PORT_PIN_CFG2_P005_1_CFG_PORT_0,PORT_PIN_CFG2_P005_2_CFG_PORT_0,PORT_PIN_CFG2_P005_3_CFG_PORT_0),    \
    PORT_SET_PORT_SEL(PORT_PIN_CFG2_P005_4_CFG_PORT_0,PORT_PIN_CFG2_P005_5_CFG_PORT_0,PORT_PIN_CFG2_P005_6_CFG_PORT_0,PORT_PIN_CFG2_P005_7_CFG_PORT_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG2_P005_0_CFG_GPIO_1,PORT_PIN_CFG2_P005_1_CFG_GPIO_1,PORT_PIN_CFG2_P005_2_CFG_GPIO_1,PORT_PIN_CFG2_P005_3_CFG_GPIO_1,PORT_PIN_CFG2_P005_4_CFG_GPIO_1,PORT_PIN_CFG2_P005_5_CFG_GPIO_1,PORT_PIN_CFG2_P005_6_CFG_GPIO_1,PORT_PIN_CFG2_P005_7_CFG_GPIO_1),    \
    PORT_SET_CFG(PORT_PIN_CFG2_P005_0_CFG_PORT_14,PORT_PIN_CFG2_P005_0_CFG_PORT_15,PORT_PIN_CFG2_P005_1_CFG_PORT_14,PORT_PIN_CFG2_P005_1_CFG_PORT_15,PORT_PIN_CFG2_P005_2_CFG_PORT_14,PORT_PIN_CFG2_P005_2_CFG_PORT_15,PORT_PIN_CFG2_P005_3_CFG_PORT_14,PORT_PIN_CFG2_P005_3_CFG_PORT_15,PORT_PIN_CFG2_P005_4_CFG_PORT_14,PORT_PIN_CFG2_P005_4_CFG_PORT_15,PORT_PIN_CFG2_P005_5_CFG_PORT_14,PORT_PIN_CFG2_P005_5_CFG_PORT_15,PORT_PIN_CFG2_P005_6_CFG_PORT_14,PORT_PIN_CFG2_P005_6_CFG_PORT_15,PORT_PIN_CFG2_P005_7_CFG_PORT_14,PORT_PIN_CFG2_P005_7_CFG_PORT_15),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG2_P005_0_CFG_PORT_5,PORT_PIN_CFG2_P005_1_CFG_PORT_5,PORT_PIN_CFG2_P005_2_CFG_PORT_5,PORT_PIN_CFG2_P005_3_CFG_PORT_5,PORT_PIN_CFG2_P005_4_CFG_PORT_5,PORT_PIN_CFG2_P005_5_CFG_PORT_5,PORT_PIN_CFG2_P005_6_CFG_PORT_5,PORT_PIN_CFG2_P005_7_CFG_PORT_5),    \
    PORT_SET_CFG_OUT(PORT_PIN_CFG2_P005_0_CFG_PORT_6,PORT_PIN_CFG2_P005_1_CFG_PORT_6,PORT_PIN_CFG2_P005_2_CFG_PORT_6,PORT_PIN_CFG2_P005_3_CFG_PORT_6,PORT_PIN_CFG2_P005_4_CFG_PORT_6,PORT_PIN_CFG2_P005_5_CFG_PORT_6,PORT_PIN_CFG2_P005_6_CFG_PORT_6,PORT_PIN_CFG2_P005_7_CFG_PORT_6,PORT_PIN_CFG2_P005_0_CFG_PORT_7,PORT_PIN_CFG2_P005_1_CFG_PORT_7,PORT_PIN_CFG2_P005_2_CFG_PORT_7,PORT_PIN_CFG2_P005_3_CFG_PORT_7,PORT_PIN_CFG2_P005_4_CFG_PORT_7,PORT_PIN_CFG2_P005_5_CFG_PORT_7,PORT_PIN_CFG2_P005_6_CFG_PORT_7,PORT_PIN_CFG2_P005_7_CFG_PORT_7),    \
    PORT_SET_CFG_SIO(PORT_SIO_CFG2_P005_01_CFG_PORT_0,PORT_SIO_CFG2_P005_01_CFG_PORT_1,PORT_SIO_CFG2_P005_01_CFG_PORT_2,PORT_SIO_CFG2_P005_01_CFG_PORT_3,PORT_SIO_CFG2_P005_23_CFG_PORT_0,PORT_SIO_CFG2_P005_23_CFG_PORT_1,PORT_SIO_CFG2_P005_23_CFG_PORT_2,PORT_SIO_CFG2_P005_23_CFG_PORT_3,PORT_SIO_CFG2_P005_45_CFG_PORT_0,PORT_SIO_CFG2_P005_45_CFG_PORT_1,PORT_SIO_CFG2_P005_45_CFG_PORT_2,PORT_SIO_CFG2_P005_45_CFG_PORT_3,PORT_SIO_CFG2_P005_67_CFG_PORT_0,PORT_SIO_CFG2_P005_67_CFG_PORT_1,PORT_SIO_CFG2_P005_67_CFG_PORT_2,PORT_SIO_CFG2_P005_67_CFG_PORT_3),    \
    PORT_SET_SIMPLE_8BIT(PORT_SIO_CFG2_P005_01_CFG_PORT_4,PORT_SIO_CFG2_P005_23_CFG_PORT_4,PORT_SIO_CFG2_P005_45_CFG_PORT_4,PORT_SIO_CFG2_P005_67_CFG_PORT_4, 0, 0, 0, 0),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG2_P005_0_CFG_PORT_8,PORT_PIN_CFG2_P005_1_CFG_PORT_8,PORT_PIN_CFG2_P005_2_CFG_PORT_8,PORT_PIN_CFG2_P005_3_CFG_PORT_8,PORT_PIN_CFG2_P005_4_CFG_PORT_8,PORT_PIN_CFG2_P005_5_CFG_PORT_8,PORT_PIN_CFG2_P005_6_CFG_PORT_8,PORT_PIN_CFG2_P005_7_CFG_PORT_8),    \
    PORT_SET_CFG_OUT2(PORT_PIN_CFG2_P005_0_CFG_PORT_16,PORT_PIN_CFG2_P005_1_CFG_PORT_16,PORT_PIN_CFG2_P005_2_CFG_PORT_16,PORT_PIN_CFG2_P005_3_CFG_PORT_16,PORT_PIN_CFG2_P005_4_CFG_PORT_16,PORT_PIN_CFG2_P005_5_CFG_PORT_16,PORT_PIN_CFG2_P005_6_CFG_PORT_16,PORT_PIN_CFG2_P005_7_CFG_PORT_16),    \
    PORT_SET_CFG_SLEW_EXT(PORT_PIN_CFG2_P005_0_CFG_PORT_17,PORT_PIN_CFG2_P005_1_CFG_PORT_17,PORT_PIN_CFG2_P005_2_CFG_PORT_17,PORT_PIN_CFG2_P005_3_CFG_PORT_17,PORT_PIN_CFG2_P005_4_CFG_PORT_17,PORT_PIN_CFG2_P005_5_CFG_PORT_17,PORT_PIN_CFG2_P005_6_CFG_PORT_17,PORT_PIN_CFG2_P005_7_CFG_PORT_17),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG2_P005_0_CFG_PORT_18,PORT_PIN_CFG2_P005_1_CFG_PORT_18,PORT_PIN_CFG2_P005_2_CFG_PORT_18,PORT_PIN_CFG2_P005_3_CFG_PORT_18),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG2_P005_4_CFG_PORT_18,PORT_PIN_CFG2_P005_5_CFG_PORT_18,PORT_PIN_CFG2_P005_6_CFG_PORT_18,PORT_PIN_CFG2_P005_7_CFG_PORT_18),    \
    PORT_SET_CTL(PORT_PIN_CFG2_P005_0_CFG_PORT_1,PORT_PIN_CFG2_P005_1_CFG_PORT_1,PORT_PIN_CFG2_P005_2_CFG_PORT_1,PORT_PIN_CFG2_P005_3_CFG_PORT_1,PORT_PIN_CFG2_P005_4_CFG_PORT_1,PORT_PIN_CFG2_P005_5_CFG_PORT_1,PORT_PIN_CFG2_P005_6_CFG_PORT_1,PORT_PIN_CFG2_P005_7_CFG_PORT_1,PORT_CFG2_P005_CFG_PORT_0,PORT_CFG2_P005_CFG_PORT_1,PORT_CFG2_P005_CFG_PORT_2,PORT_CFG2_P005_CFG_PORT_3),    \
    PORT_SET_SYNC_CTL(PORT_PIN_CFG2_P005_0_CFG_PORT_2,PORT_PIN_CFG2_P005_1_CFG_PORT_2,PORT_PIN_CFG2_P005_2_CFG_PORT_2,PORT_PIN_CFG2_P005_3_CFG_PORT_2,PORT_PIN_CFG2_P005_4_CFG_PORT_2,PORT_PIN_CFG2_P005_5_CFG_PORT_2,PORT_PIN_CFG2_P005_6_CFG_PORT_2,PORT_PIN_CFG2_P005_7_CFG_PORT_2,PORT_PIN_CFG2_P005_0_CFG_PORT_3,PORT_PIN_CFG2_P005_1_CFG_PORT_3,PORT_PIN_CFG2_P005_2_CFG_PORT_3,PORT_PIN_CFG2_P005_3_CFG_PORT_3,PORT_PIN_CFG2_P005_4_CFG_PORT_3,PORT_PIN_CFG2_P005_5_CFG_PORT_3,PORT_PIN_CFG2_P005_6_CFG_PORT_3,PORT_PIN_CFG2_P005_7_CFG_PORT_3),    \
    {                                                                                      \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P005_0_CFG_PORT_9,PORT_PIN_CFG2_P005_0_CFG_PORT_10,PORT_PIN_CFG2_P005_0_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P005_1_CFG_PORT_9,PORT_PIN_CFG2_P005_1_CFG_PORT_10,PORT_PIN_CFG2_P005_1_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P005_2_CFG_PORT_9,PORT_PIN_CFG2_P005_2_CFG_PORT_10,PORT_PIN_CFG2_P005_2_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P005_3_CFG_PORT_9,PORT_PIN_CFG2_P005_3_CFG_PORT_10,PORT_PIN_CFG2_P005_3_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P005_4_CFG_PORT_9,PORT_PIN_CFG2_P005_4_CFG_PORT_10,PORT_PIN_CFG2_P005_4_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P005_5_CFG_PORT_9,PORT_PIN_CFG2_P005_5_CFG_PORT_10,PORT_PIN_CFG2_P005_5_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P005_6_CFG_PORT_9,PORT_PIN_CFG2_P005_6_CFG_PORT_10,PORT_PIN_CFG2_P005_6_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P005_7_CFG_PORT_9,PORT_PIN_CFG2_P005_7_CFG_PORT_10,PORT_PIN_CFG2_P005_7_CFG_PORT_11)     \
    },                                                                                     \
    {                                                                                      \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P005_0_CFG_PORT_12,PORT_PIN_CFG2_P005_0_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P005_1_CFG_PORT_12,PORT_PIN_CFG2_P005_1_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P005_2_CFG_PORT_12,PORT_PIN_CFG2_P005_2_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P005_3_CFG_PORT_12,PORT_PIN_CFG2_P005_3_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P005_4_CFG_PORT_12,PORT_PIN_CFG2_P005_4_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P005_5_CFG_PORT_12,PORT_PIN_CFG2_P005_5_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P005_6_CFG_PORT_12,PORT_PIN_CFG2_P005_6_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P005_7_CFG_PORT_12,PORT_PIN_CFG2_P005_7_CFG_PORT_13)     \
    },                                                                                     \
    PORT_SET_DU_SEL(PORT_CFG2_P005_CFG_PORT_4,PORT_CFG2_P005_CFG_PORT_5,PORT_CFG2_P005_CFG_PORT_6,PORT_CFG2_P005_CFG_PORT_7,PORT_CFG2_P005_CFG_PORT_8),    \
    PORT_SET_DU_CTL(PORT_CFG2_P005_CFG_PORT_9,PORT_CFG2_P005_CFG_PORT_10),    \
    PORT_CFG2_P005_CFG_PORT_11,    \
    PORT_SET_DIRECTION_CHANGEABLE(PORT_PIN_CFG2_P005_0_CFG_ADD_0,PORT_PIN_CFG2_P005_1_CFG_ADD_0,PORT_PIN_CFG2_P005_2_CFG_ADD_0,PORT_PIN_CFG2_P005_3_CFG_ADD_0,PORT_PIN_CFG2_P005_4_CFG_ADD_0,PORT_PIN_CFG2_P005_5_CFG_ADD_0,PORT_PIN_CFG2_P005_6_CFG_ADD_0,PORT_PIN_CFG2_P005_7_CFG_ADD_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG2_P005_0_CFG_ADD_1,PORT_PIN_CFG2_P005_1_CFG_ADD_1,PORT_PIN_CFG2_P005_2_CFG_ADD_1,PORT_PIN_CFG2_P005_3_CFG_ADD_1,PORT_PIN_CFG2_P005_4_CFG_ADD_1,PORT_PIN_CFG2_P005_5_CFG_ADD_1,PORT_PIN_CFG2_P005_6_CFG_ADD_1,PORT_PIN_CFG2_P005_7_CFG_ADD_1),    \
    {                                                                                      \
      PORT_PIN_CFG2_P005_0_CFG_PORT_4,    \
      PORT_PIN_CFG2_P005_1_CFG_PORT_4,    \
      PORT_PIN_CFG2_P005_2_CFG_PORT_4,    \
      PORT_PIN_CFG2_P005_3_CFG_PORT_4,    \
      PORT_PIN_CFG2_P005_4_CFG_PORT_4,    \
      PORT_PIN_CFG2_P005_5_CFG_PORT_4,    \
      PORT_PIN_CFG2_P005_6_CFG_PORT_4,    \
      PORT_PIN_CFG2_P005_7_CFG_PORT_4     \
    },                                                                                     \
    5U,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE  \
  },                                                                                       \
  {                                                                                        \
    PORT_CFG_DERIVATE_USE_PORT_6,                                                          \
    PORT_SET_PORT_SEL(PORT_PIN_CFG2_P006_0_CFG_PORT_0,PORT_PIN_CFG2_P006_1_CFG_PORT_0,PORT_PIN_CFG2_P006_2_CFG_PORT_0,PORT_PIN_CFG2_P006_3_CFG_PORT_0),    \
    PORT_SET_PORT_SEL(PORT_PIN_CFG2_P006_4_CFG_PORT_0,PORT_PIN_CFG2_P006_5_CFG_PORT_0,PORT_PIN_CFG2_P006_6_CFG_PORT_0,PORT_PIN_CFG2_P006_7_CFG_PORT_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG2_P006_0_CFG_GPIO_1,PORT_PIN_CFG2_P006_1_CFG_GPIO_1,PORT_PIN_CFG2_P006_2_CFG_GPIO_1,PORT_PIN_CFG2_P006_3_CFG_GPIO_1,PORT_PIN_CFG2_P006_4_CFG_GPIO_1,PORT_PIN_CFG2_P006_5_CFG_GPIO_1,PORT_PIN_CFG2_P006_6_CFG_GPIO_1,PORT_PIN_CFG2_P006_7_CFG_GPIO_1),    \
    PORT_SET_CFG(PORT_PIN_CFG2_P006_0_CFG_PORT_14,PORT_PIN_CFG2_P006_0_CFG_PORT_15,PORT_PIN_CFG2_P006_1_CFG_PORT_14,PORT_PIN_CFG2_P006_1_CFG_PORT_15,PORT_PIN_CFG2_P006_2_CFG_PORT_14,PORT_PIN_CFG2_P006_2_CFG_PORT_15,PORT_PIN_CFG2_P006_3_CFG_PORT_14,PORT_PIN_CFG2_P006_3_CFG_PORT_15,PORT_PIN_CFG2_P006_4_CFG_PORT_14,PORT_PIN_CFG2_P006_4_CFG_PORT_15,PORT_PIN_CFG2_P006_5_CFG_PORT_14,PORT_PIN_CFG2_P006_5_CFG_PORT_15,PORT_PIN_CFG2_P006_6_CFG_PORT_14,PORT_PIN_CFG2_P006_6_CFG_PORT_15,PORT_PIN_CFG2_P006_7_CFG_PORT_14,PORT_PIN_CFG2_P006_7_CFG_PORT_15),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG2_P006_0_CFG_PORT_5,PORT_PIN_CFG2_P006_1_CFG_PORT_5,PORT_PIN_CFG2_P006_2_CFG_PORT_5,PORT_PIN_CFG2_P006_3_CFG_PORT_5,PORT_PIN_CFG2_P006_4_CFG_PORT_5,PORT_PIN_CFG2_P006_5_CFG_PORT_5,PORT_PIN_CFG2_P006_6_CFG_PORT_5,PORT_PIN_CFG2_P006_7_CFG_PORT_5),    \
    PORT_SET_CFG_OUT(PORT_PIN_CFG2_P006_0_CFG_PORT_6,PORT_PIN_CFG2_P006_1_CFG_PORT_6,PORT_PIN_CFG2_P006_2_CFG_PORT_6,PORT_PIN_CFG2_P006_3_CFG_PORT_6,PORT_PIN_CFG2_P006_4_CFG_PORT_6,PORT_PIN_CFG2_P006_5_CFG_PORT_6,PORT_PIN_CFG2_P006_6_CFG_PORT_6,PORT_PIN_CFG2_P006_7_CFG_PORT_6,PORT_PIN_CFG2_P006_0_CFG_PORT_7,PORT_PIN_CFG2_P006_1_CFG_PORT_7,PORT_PIN_CFG2_P006_2_CFG_PORT_7,PORT_PIN_CFG2_P006_3_CFG_PORT_7,PORT_PIN_CFG2_P006_4_CFG_PORT_7,PORT_PIN_CFG2_P006_5_CFG_PORT_7,PORT_PIN_CFG2_P006_6_CFG_PORT_7,PORT_PIN_CFG2_P006_7_CFG_PORT_7),    \
    PORT_SET_CFG_SIO(PORT_SIO_CFG2_P006_01_CFG_PORT_0,PORT_SIO_CFG2_P006_01_CFG_PORT_1,PORT_SIO_CFG2_P006_01_CFG_PORT_2,PORT_SIO_CFG2_P006_01_CFG_PORT_3,PORT_SIO_CFG2_P006_23_CFG_PORT_0,PORT_SIO_CFG2_P006_23_CFG_PORT_1,PORT_SIO_CFG2_P006_23_CFG_PORT_2,PORT_SIO_CFG2_P006_23_CFG_PORT_3,PORT_SIO_CFG2_P006_45_CFG_PORT_0,PORT_SIO_CFG2_P006_45_CFG_PORT_1,PORT_SIO_CFG2_P006_45_CFG_PORT_2,PORT_SIO_CFG2_P006_45_CFG_PORT_3,PORT_SIO_CFG2_P006_67_CFG_PORT_0,PORT_SIO_CFG2_P006_67_CFG_PORT_1,PORT_SIO_CFG2_P006_67_CFG_PORT_2,PORT_SIO_CFG2_P006_67_CFG_PORT_3),    \
    PORT_SET_SIMPLE_8BIT(PORT_SIO_CFG2_P006_01_CFG_PORT_4,PORT_SIO_CFG2_P006_23_CFG_PORT_4,PORT_SIO_CFG2_P006_45_CFG_PORT_4,PORT_SIO_CFG2_P006_67_CFG_PORT_4, 0, 0, 0, 0),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG2_P006_0_CFG_PORT_8,PORT_PIN_CFG2_P006_1_CFG_PORT_8,PORT_PIN_CFG2_P006_2_CFG_PORT_8,PORT_PIN_CFG2_P006_3_CFG_PORT_8,PORT_PIN_CFG2_P006_4_CFG_PORT_8,PORT_PIN_CFG2_P006_5_CFG_PORT_8,PORT_PIN_CFG2_P006_6_CFG_PORT_8,PORT_PIN_CFG2_P006_7_CFG_PORT_8),    \
    PORT_SET_CFG_OUT2(PORT_PIN_CFG2_P006_0_CFG_PORT_16,PORT_PIN_CFG2_P006_1_CFG_PORT_16,PORT_PIN_CFG2_P006_2_CFG_PORT_16,PORT_PIN_CFG2_P006_3_CFG_PORT_16,PORT_PIN_CFG2_P006_4_CFG_PORT_16,PORT_PIN_CFG2_P006_5_CFG_PORT_16,PORT_PIN_CFG2_P006_6_CFG_PORT_16,PORT_PIN_CFG2_P006_7_CFG_PORT_16),    \
    PORT_SET_CFG_SLEW_EXT(PORT_PIN_CFG2_P006_0_CFG_PORT_17,PORT_PIN_CFG2_P006_1_CFG_PORT_17,PORT_PIN_CFG2_P006_2_CFG_PORT_17,PORT_PIN_CFG2_P006_3_CFG_PORT_17,PORT_PIN_CFG2_P006_4_CFG_PORT_17,PORT_PIN_CFG2_P006_5_CFG_PORT_17,PORT_PIN_CFG2_P006_6_CFG_PORT_17,PORT_PIN_CFG2_P006_7_CFG_PORT_17),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG2_P006_0_CFG_PORT_18,PORT_PIN_CFG2_P006_1_CFG_PORT_18,PORT_PIN_CFG2_P006_2_CFG_PORT_18,PORT_PIN_CFG2_P006_3_CFG_PORT_18),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG2_P006_4_CFG_PORT_18,PORT_PIN_CFG2_P006_5_CFG_PORT_18,PORT_PIN_CFG2_P006_6_CFG_PORT_18,PORT_PIN_CFG2_P006_7_CFG_PORT_18),    \
    PORT_SET_CTL(PORT_PIN_CFG2_P006_0_CFG_PORT_1,PORT_PIN_CFG2_P006_1_CFG_PORT_1,PORT_PIN_CFG2_P006_2_CFG_PORT_1,PORT_PIN_CFG2_P006_3_CFG_PORT_1,PORT_PIN_CFG2_P006_4_CFG_PORT_1,PORT_PIN_CFG2_P006_5_CFG_PORT_1,PORT_PIN_CFG2_P006_6_CFG_PORT_1,PORT_PIN_CFG2_P006_7_CFG_PORT_1,PORT_CFG2_P006_CFG_PORT_0,PORT_CFG2_P006_CFG_PORT_1,PORT_CFG2_P006_CFG_PORT_2,PORT_CFG2_P006_CFG_PORT_3),    \
    PORT_SET_SYNC_CTL(PORT_PIN_CFG2_P006_0_CFG_PORT_2,PORT_PIN_CFG2_P006_1_CFG_PORT_2,PORT_PIN_CFG2_P006_2_CFG_PORT_2,PORT_PIN_CFG2_P006_3_CFG_PORT_2,PORT_PIN_CFG2_P006_4_CFG_PORT_2,PORT_PIN_CFG2_P006_5_CFG_PORT_2,PORT_PIN_CFG2_P006_6_CFG_PORT_2,PORT_PIN_CFG2_P006_7_CFG_PORT_2,PORT_PIN_CFG2_P006_0_CFG_PORT_3,PORT_PIN_CFG2_P006_1_CFG_PORT_3,PORT_PIN_CFG2_P006_2_CFG_PORT_3,PORT_PIN_CFG2_P006_3_CFG_PORT_3,PORT_PIN_CFG2_P006_4_CFG_PORT_3,PORT_PIN_CFG2_P006_5_CFG_PORT_3,PORT_PIN_CFG2_P006_6_CFG_PORT_3,PORT_PIN_CFG2_P006_7_CFG_PORT_3),    \
    {                                                                                      \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P006_0_CFG_PORT_9,PORT_PIN_CFG2_P006_0_CFG_PORT_10,PORT_PIN_CFG2_P006_0_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P006_1_CFG_PORT_9,PORT_PIN_CFG2_P006_1_CFG_PORT_10,PORT_PIN_CFG2_P006_1_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P006_2_CFG_PORT_9,PORT_PIN_CFG2_P006_2_CFG_PORT_10,PORT_PIN_CFG2_P006_2_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P006_3_CFG_PORT_9,PORT_PIN_CFG2_P006_3_CFG_PORT_10,PORT_PIN_CFG2_P006_3_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P006_4_CFG_PORT_9,PORT_PIN_CFG2_P006_4_CFG_PORT_10,PORT_PIN_CFG2_P006_4_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P006_5_CFG_PORT_9,PORT_PIN_CFG2_P006_5_CFG_PORT_10,PORT_PIN_CFG2_P006_5_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P006_6_CFG_PORT_9,PORT_PIN_CFG2_P006_6_CFG_PORT_10,PORT_PIN_CFG2_P006_6_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P006_7_CFG_PORT_9,PORT_PIN_CFG2_P006_7_CFG_PORT_10,PORT_PIN_CFG2_P006_7_CFG_PORT_11)     \
    },                                                                                     \
    {                                                                                      \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P006_0_CFG_PORT_12,PORT_PIN_CFG2_P006_0_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P006_1_CFG_PORT_12,PORT_PIN_CFG2_P006_1_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P006_2_CFG_PORT_12,PORT_PIN_CFG2_P006_2_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P006_3_CFG_PORT_12,PORT_PIN_CFG2_P006_3_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P006_4_CFG_PORT_12,PORT_PIN_CFG2_P006_4_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P006_5_CFG_PORT_12,PORT_PIN_CFG2_P006_5_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P006_6_CFG_PORT_12,PORT_PIN_CFG2_P006_6_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P006_7_CFG_PORT_12,PORT_PIN_CFG2_P006_7_CFG_PORT_13)     \
    },                                                                                     \
    PORT_SET_DU_SEL(PORT_CFG2_P006_CFG_PORT_4,PORT_CFG2_P006_CFG_PORT_5,PORT_CFG2_P006_CFG_PORT_6,PORT_CFG2_P006_CFG_PORT_7,PORT_CFG2_P006_CFG_PORT_8),    \
    PORT_SET_DU_CTL(PORT_CFG2_P006_CFG_PORT_9,PORT_CFG2_P006_CFG_PORT_10),    \
    PORT_CFG2_P006_CFG_PORT_11,    \
    PORT_SET_DIRECTION_CHANGEABLE(PORT_PIN_CFG2_P006_0_CFG_ADD_0,PORT_PIN_CFG2_P006_1_CFG_ADD_0,PORT_PIN_CFG2_P006_2_CFG_ADD_0,PORT_PIN_CFG2_P006_3_CFG_ADD_0,PORT_PIN_CFG2_P006_4_CFG_ADD_0,PORT_PIN_CFG2_P006_5_CFG_ADD_0,PORT_PIN_CFG2_P006_6_CFG_ADD_0,PORT_PIN_CFG2_P006_7_CFG_ADD_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG2_P006_0_CFG_ADD_1,PORT_PIN_CFG2_P006_1_CFG_ADD_1,PORT_PIN_CFG2_P006_2_CFG_ADD_1,PORT_PIN_CFG2_P006_3_CFG_ADD_1,PORT_PIN_CFG2_P006_4_CFG_ADD_1,PORT_PIN_CFG2_P006_5_CFG_ADD_1,PORT_PIN_CFG2_P006_6_CFG_ADD_1,PORT_PIN_CFG2_P006_7_CFG_ADD_1),    \
    {                                                                                      \
      PORT_PIN_CFG2_P006_0_CFG_PORT_4,    \
      PORT_PIN_CFG2_P006_1_CFG_PORT_4,    \
      PORT_PIN_CFG2_P006_2_CFG_PORT_4,    \
      PORT_PIN_CFG2_P006_3_CFG_PORT_4,    \
      PORT_PIN_CFG2_P006_4_CFG_PORT_4,    \
      PORT_PIN_CFG2_P006_5_CFG_PORT_4,    \
      PORT_PIN_CFG2_P006_6_CFG_PORT_4,    \
      PORT_PIN_CFG2_P006_7_CFG_PORT_4     \
    },                                                                                     \
    6U,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE  \
  },                                                                                       \
  {                                                                                        \
    PORT_CFG_DERIVATE_USE_PORT_7,                                                          \
    PORT_SET_PORT_SEL(PORT_PIN_CFG2_P007_0_CFG_PORT_0,PORT_PIN_CFG2_P007_1_CFG_PORT_0,PORT_PIN_CFG2_P007_2_CFG_PORT_0,PORT_PIN_CFG2_P007_3_CFG_PORT_0),    \
    PORT_SET_PORT_SEL(PORT_PIN_CFG2_P007_4_CFG_PORT_0,PORT_PIN_CFG2_P007_5_CFG_PORT_0,PORT_PIN_CFG2_P007_6_CFG_PORT_0,PORT_PIN_CFG2_P007_7_CFG_PORT_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG2_P007_0_CFG_GPIO_1,PORT_PIN_CFG2_P007_1_CFG_GPIO_1,PORT_PIN_CFG2_P007_2_CFG_GPIO_1,PORT_PIN_CFG2_P007_3_CFG_GPIO_1,PORT_PIN_CFG2_P007_4_CFG_GPIO_1,PORT_PIN_CFG2_P007_5_CFG_GPIO_1,PORT_PIN_CFG2_P007_6_CFG_GPIO_1,PORT_PIN_CFG2_P007_7_CFG_GPIO_1),    \
    PORT_SET_CFG(PORT_PIN_CFG2_P007_0_CFG_PORT_14,PORT_PIN_CFG2_P007_0_CFG_PORT_15,PORT_PIN_CFG2_P007_1_CFG_PORT_14,PORT_PIN_CFG2_P007_1_CFG_PORT_15,PORT_PIN_CFG2_P007_2_CFG_PORT_14,PORT_PIN_CFG2_P007_2_CFG_PORT_15,PORT_PIN_CFG2_P007_3_CFG_PORT_14,PORT_PIN_CFG2_P007_3_CFG_PORT_15,PORT_PIN_CFG2_P007_4_CFG_PORT_14,PORT_PIN_CFG2_P007_4_CFG_PORT_15,PORT_PIN_CFG2_P007_5_CFG_PORT_14,PORT_PIN_CFG2_P007_5_CFG_PORT_15,PORT_PIN_CFG2_P007_6_CFG_PORT_14,PORT_PIN_CFG2_P007_6_CFG_PORT_15,PORT_PIN_CFG2_P007_7_CFG_PORT_14,PORT_PIN_CFG2_P007_7_CFG_PORT_15),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG2_P007_0_CFG_PORT_5,PORT_PIN_CFG2_P007_1_CFG_PORT_5,PORT_PIN_CFG2_P007_2_CFG_PORT_5,PORT_PIN_CFG2_P007_3_CFG_PORT_5,PORT_PIN_CFG2_P007_4_CFG_PORT_5,PORT_PIN_CFG2_P007_5_CFG_PORT_5,PORT_PIN_CFG2_P007_6_CFG_PORT_5,PORT_PIN_CFG2_P007_7_CFG_PORT_5),    \
    PORT_SET_CFG_OUT(PORT_PIN_CFG2_P007_0_CFG_PORT_6,PORT_PIN_CFG2_P007_1_CFG_PORT_6,PORT_PIN_CFG2_P007_2_CFG_PORT_6,PORT_PIN_CFG2_P007_3_CFG_PORT_6,PORT_PIN_CFG2_P007_4_CFG_PORT_6,PORT_PIN_CFG2_P007_5_CFG_PORT_6,PORT_PIN_CFG2_P007_6_CFG_PORT_6,PORT_PIN_CFG2_P007_7_CFG_PORT_6,PORT_PIN_CFG2_P007_0_CFG_PORT_7,PORT_PIN_CFG2_P007_1_CFG_PORT_7,PORT_PIN_CFG2_P007_2_CFG_PORT_7,PORT_PIN_CFG2_P007_3_CFG_PORT_7,PORT_PIN_CFG2_P007_4_CFG_PORT_7,PORT_PIN_CFG2_P007_5_CFG_PORT_7,PORT_PIN_CFG2_P007_6_CFG_PORT_7,PORT_PIN_CFG2_P007_7_CFG_PORT_7),    \
    PORT_SET_CFG_SIO(PORT_SIO_CFG2_P007_01_CFG_PORT_0,PORT_SIO_CFG2_P007_01_CFG_PORT_1,PORT_SIO_CFG2_P007_01_CFG_PORT_2,PORT_SIO_CFG2_P007_01_CFG_PORT_3,PORT_SIO_CFG2_P007_23_CFG_PORT_0,PORT_SIO_CFG2_P007_23_CFG_PORT_1,PORT_SIO_CFG2_P007_23_CFG_PORT_2,PORT_SIO_CFG2_P007_23_CFG_PORT_3,PORT_SIO_CFG2_P007_45_CFG_PORT_0,PORT_SIO_CFG2_P007_45_CFG_PORT_1,PORT_SIO_CFG2_P007_45_CFG_PORT_2,PORT_SIO_CFG2_P007_45_CFG_PORT_3,PORT_SIO_CFG2_P007_67_CFG_PORT_0,PORT_SIO_CFG2_P007_67_CFG_PORT_1,PORT_SIO_CFG2_P007_67_CFG_PORT_2,PORT_SIO_CFG2_P007_67_CFG_PORT_3),    \
    PORT_SET_SIMPLE_8BIT(PORT_SIO_CFG2_P007_01_CFG_PORT_4,PORT_SIO_CFG2_P007_23_CFG_PORT_4,PORT_SIO_CFG2_P007_45_CFG_PORT_4,PORT_SIO_CFG2_P007_67_CFG_PORT_4, 0, 0, 0, 0),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG2_P007_0_CFG_PORT_8,PORT_PIN_CFG2_P007_1_CFG_PORT_8,PORT_PIN_CFG2_P007_2_CFG_PORT_8,PORT_PIN_CFG2_P007_3_CFG_PORT_8,PORT_PIN_CFG2_P007_4_CFG_PORT_8,PORT_PIN_CFG2_P007_5_CFG_PORT_8,PORT_PIN_CFG2_P007_6_CFG_PORT_8,PORT_PIN_CFG2_P007_7_CFG_PORT_8),    \
    PORT_SET_CFG_OUT2(PORT_PIN_CFG2_P007_0_CFG_PORT_16,PORT_PIN_CFG2_P007_1_CFG_PORT_16,PORT_PIN_CFG2_P007_2_CFG_PORT_16,PORT_PIN_CFG2_P007_3_CFG_PORT_16,PORT_PIN_CFG2_P007_4_CFG_PORT_16,PORT_PIN_CFG2_P007_5_CFG_PORT_16,PORT_PIN_CFG2_P007_6_CFG_PORT_16,PORT_PIN_CFG2_P007_7_CFG_PORT_16),    \
    PORT_SET_CFG_SLEW_EXT(PORT_PIN_CFG2_P007_0_CFG_PORT_17,PORT_PIN_CFG2_P007_1_CFG_PORT_17,PORT_PIN_CFG2_P007_2_CFG_PORT_17,PORT_PIN_CFG2_P007_3_CFG_PORT_17,PORT_PIN_CFG2_P007_4_CFG_PORT_17,PORT_PIN_CFG2_P007_5_CFG_PORT_17,PORT_PIN_CFG2_P007_6_CFG_PORT_17,PORT_PIN_CFG2_P007_7_CFG_PORT_17),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG2_P007_0_CFG_PORT_18,PORT_PIN_CFG2_P007_1_CFG_PORT_18,PORT_PIN_CFG2_P007_2_CFG_PORT_18,PORT_PIN_CFG2_P007_3_CFG_PORT_18),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG2_P007_4_CFG_PORT_18,PORT_PIN_CFG2_P007_5_CFG_PORT_18,PORT_PIN_CFG2_P007_6_CFG_PORT_18,PORT_PIN_CFG2_P007_7_CFG_PORT_18),    \
    PORT_SET_CTL(PORT_PIN_CFG2_P007_0_CFG_PORT_1,PORT_PIN_CFG2_P007_1_CFG_PORT_1,PORT_PIN_CFG2_P007_2_CFG_PORT_1,PORT_PIN_CFG2_P007_3_CFG_PORT_1,PORT_PIN_CFG2_P007_4_CFG_PORT_1,PORT_PIN_CFG2_P007_5_CFG_PORT_1,PORT_PIN_CFG2_P007_6_CFG_PORT_1,PORT_PIN_CFG2_P007_7_CFG_PORT_1,PORT_CFG2_P007_CFG_PORT_0,PORT_CFG2_P007_CFG_PORT_1,PORT_CFG2_P007_CFG_PORT_2,PORT_CFG2_P007_CFG_PORT_3),    \
    PORT_SET_SYNC_CTL(PORT_PIN_CFG2_P007_0_CFG_PORT_2,PORT_PIN_CFG2_P007_1_CFG_PORT_2,PORT_PIN_CFG2_P007_2_CFG_PORT_2,PORT_PIN_CFG2_P007_3_CFG_PORT_2,PORT_PIN_CFG2_P007_4_CFG_PORT_2,PORT_PIN_CFG2_P007_5_CFG_PORT_2,PORT_PIN_CFG2_P007_6_CFG_PORT_2,PORT_PIN_CFG2_P007_7_CFG_PORT_2,PORT_PIN_CFG2_P007_0_CFG_PORT_3,PORT_PIN_CFG2_P007_1_CFG_PORT_3,PORT_PIN_CFG2_P007_2_CFG_PORT_3,PORT_PIN_CFG2_P007_3_CFG_PORT_3,PORT_PIN_CFG2_P007_4_CFG_PORT_3,PORT_PIN_CFG2_P007_5_CFG_PORT_3,PORT_PIN_CFG2_P007_6_CFG_PORT_3,PORT_PIN_CFG2_P007_7_CFG_PORT_3),    \
    {                                                                                      \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P007_0_CFG_PORT_9,PORT_PIN_CFG2_P007_0_CFG_PORT_10,PORT_PIN_CFG2_P007_0_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P007_1_CFG_PORT_9,PORT_PIN_CFG2_P007_1_CFG_PORT_10,PORT_PIN_CFG2_P007_1_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P007_2_CFG_PORT_9,PORT_PIN_CFG2_P007_2_CFG_PORT_10,PORT_PIN_CFG2_P007_2_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P007_3_CFG_PORT_9,PORT_PIN_CFG2_P007_3_CFG_PORT_10,PORT_PIN_CFG2_P007_3_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P007_4_CFG_PORT_9,PORT_PIN_CFG2_P007_4_CFG_PORT_10,PORT_PIN_CFG2_P007_4_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P007_5_CFG_PORT_9,PORT_PIN_CFG2_P007_5_CFG_PORT_10,PORT_PIN_CFG2_P007_5_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P007_6_CFG_PORT_9,PORT_PIN_CFG2_P007_6_CFG_PORT_10,PORT_PIN_CFG2_P007_6_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P007_7_CFG_PORT_9,PORT_PIN_CFG2_P007_7_CFG_PORT_10,PORT_PIN_CFG2_P007_7_CFG_PORT_11)     \
    },                                                                                     \
    {                                                                                      \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P007_0_CFG_PORT_12,PORT_PIN_CFG2_P007_0_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P007_1_CFG_PORT_12,PORT_PIN_CFG2_P007_1_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P007_2_CFG_PORT_12,PORT_PIN_CFG2_P007_2_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P007_3_CFG_PORT_12,PORT_PIN_CFG2_P007_3_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P007_4_CFG_PORT_12,PORT_PIN_CFG2_P007_4_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P007_5_CFG_PORT_12,PORT_PIN_CFG2_P007_5_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P007_6_CFG_PORT_12,PORT_PIN_CFG2_P007_6_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P007_7_CFG_PORT_12,PORT_PIN_CFG2_P007_7_CFG_PORT_13)     \
    },                                                                                     \
    PORT_SET_DU_SEL(PORT_CFG2_P007_CFG_PORT_4,PORT_CFG2_P007_CFG_PORT_5,PORT_CFG2_P007_CFG_PORT_6,PORT_CFG2_P007_CFG_PORT_7,PORT_CFG2_P007_CFG_PORT_8),    \
    PORT_SET_DU_CTL(PORT_CFG2_P007_CFG_PORT_9,PORT_CFG2_P007_CFG_PORT_10),    \
    PORT_CFG2_P007_CFG_PORT_11,    \
    PORT_SET_DIRECTION_CHANGEABLE(PORT_PIN_CFG2_P007_0_CFG_ADD_0,PORT_PIN_CFG2_P007_1_CFG_ADD_0,PORT_PIN_CFG2_P007_2_CFG_ADD_0,PORT_PIN_CFG2_P007_3_CFG_ADD_0,PORT_PIN_CFG2_P007_4_CFG_ADD_0,PORT_PIN_CFG2_P007_5_CFG_ADD_0,PORT_PIN_CFG2_P007_6_CFG_ADD_0,PORT_PIN_CFG2_P007_7_CFG_ADD_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG2_P007_0_CFG_ADD_1,PORT_PIN_CFG2_P007_1_CFG_ADD_1,PORT_PIN_CFG2_P007_2_CFG_ADD_1,PORT_PIN_CFG2_P007_3_CFG_ADD_1,PORT_PIN_CFG2_P007_4_CFG_ADD_1,PORT_PIN_CFG2_P007_5_CFG_ADD_1,PORT_PIN_CFG2_P007_6_CFG_ADD_1,PORT_PIN_CFG2_P007_7_CFG_ADD_1),    \
    {                                                                                      \
      PORT_PIN_CFG2_P007_0_CFG_PORT_4,    \
      PORT_PIN_CFG2_P007_1_CFG_PORT_4,    \
      PORT_PIN_CFG2_P007_2_CFG_PORT_4,    \
      PORT_PIN_CFG2_P007_3_CFG_PORT_4,    \
      PORT_PIN_CFG2_P007_4_CFG_PORT_4,    \
      PORT_PIN_CFG2_P007_5_CFG_PORT_4,    \
      PORT_PIN_CFG2_P007_6_CFG_PORT_4,    \
      PORT_PIN_CFG2_P007_7_CFG_PORT_4     \
    },                                                                                     \
    7U,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE  \
  },                                                                                       \
  {                                                                                        \
    PORT_CFG_DERIVATE_USE_PORT_8,                                                          \
    PORT_SET_PORT_SEL(PORT_PIN_CFG2_P008_0_CFG_PORT_0,PORT_PIN_CFG2_P008_1_CFG_PORT_0,PORT_PIN_CFG2_P008_2_CFG_PORT_0,PORT_PIN_CFG2_P008_3_CFG_PORT_0),    \
    PORT_SET_PORT_SEL(PORT_PIN_CFG2_P008_4_CFG_PORT_0,PORT_PIN_CFG2_P008_5_CFG_PORT_0,PORT_PIN_CFG2_P008_6_CFG_PORT_0,PORT_PIN_CFG2_P008_7_CFG_PORT_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG2_P008_0_CFG_GPIO_1,PORT_PIN_CFG2_P008_1_CFG_GPIO_1,PORT_PIN_CFG2_P008_2_CFG_GPIO_1,PORT_PIN_CFG2_P008_3_CFG_GPIO_1,PORT_PIN_CFG2_P008_4_CFG_GPIO_1,PORT_PIN_CFG2_P008_5_CFG_GPIO_1,PORT_PIN_CFG2_P008_6_CFG_GPIO_1,PORT_PIN_CFG2_P008_7_CFG_GPIO_1),    \
    PORT_SET_CFG(PORT_PIN_CFG2_P008_0_CFG_PORT_14,PORT_PIN_CFG2_P008_0_CFG_PORT_15,PORT_PIN_CFG2_P008_1_CFG_PORT_14,PORT_PIN_CFG2_P008_1_CFG_PORT_15,PORT_PIN_CFG2_P008_2_CFG_PORT_14,PORT_PIN_CFG2_P008_2_CFG_PORT_15,PORT_PIN_CFG2_P008_3_CFG_PORT_14,PORT_PIN_CFG2_P008_3_CFG_PORT_15,PORT_PIN_CFG2_P008_4_CFG_PORT_14,PORT_PIN_CFG2_P008_4_CFG_PORT_15,PORT_PIN_CFG2_P008_5_CFG_PORT_14,PORT_PIN_CFG2_P008_5_CFG_PORT_15,PORT_PIN_CFG2_P008_6_CFG_PORT_14,PORT_PIN_CFG2_P008_6_CFG_PORT_15,PORT_PIN_CFG2_P008_7_CFG_PORT_14,PORT_PIN_CFG2_P008_7_CFG_PORT_15),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG2_P008_0_CFG_PORT_5,PORT_PIN_CFG2_P008_1_CFG_PORT_5,PORT_PIN_CFG2_P008_2_CFG_PORT_5,PORT_PIN_CFG2_P008_3_CFG_PORT_5,PORT_PIN_CFG2_P008_4_CFG_PORT_5,PORT_PIN_CFG2_P008_5_CFG_PORT_5,PORT_PIN_CFG2_P008_6_CFG_PORT_5,PORT_PIN_CFG2_P008_7_CFG_PORT_5),    \
    PORT_SET_CFG_OUT(PORT_PIN_CFG2_P008_0_CFG_PORT_6,PORT_PIN_CFG2_P008_1_CFG_PORT_6,PORT_PIN_CFG2_P008_2_CFG_PORT_6,PORT_PIN_CFG2_P008_3_CFG_PORT_6,PORT_PIN_CFG2_P008_4_CFG_PORT_6,PORT_PIN_CFG2_P008_5_CFG_PORT_6,PORT_PIN_CFG2_P008_6_CFG_PORT_6,PORT_PIN_CFG2_P008_7_CFG_PORT_6,PORT_PIN_CFG2_P008_0_CFG_PORT_7,PORT_PIN_CFG2_P008_1_CFG_PORT_7,PORT_PIN_CFG2_P008_2_CFG_PORT_7,PORT_PIN_CFG2_P008_3_CFG_PORT_7,PORT_PIN_CFG2_P008_4_CFG_PORT_7,PORT_PIN_CFG2_P008_5_CFG_PORT_7,PORT_PIN_CFG2_P008_6_CFG_PORT_7,PORT_PIN_CFG2_P008_7_CFG_PORT_7),    \
    PORT_SET_CFG_SIO(PORT_SIO_CFG2_P008_01_CFG_PORT_0,PORT_SIO_CFG2_P008_01_CFG_PORT_1,PORT_SIO_CFG2_P008_01_CFG_PORT_2,PORT_SIO_CFG2_P008_01_CFG_PORT_3,PORT_SIO_CFG2_P008_23_CFG_PORT_0,PORT_SIO_CFG2_P008_23_CFG_PORT_1,PORT_SIO_CFG2_P008_23_CFG_PORT_2,PORT_SIO_CFG2_P008_23_CFG_PORT_3,PORT_SIO_CFG2_P008_45_CFG_PORT_0,PORT_SIO_CFG2_P008_45_CFG_PORT_1,PORT_SIO_CFG2_P008_45_CFG_PORT_2,PORT_SIO_CFG2_P008_45_CFG_PORT_3,PORT_SIO_CFG2_P008_67_CFG_PORT_0,PORT_SIO_CFG2_P008_67_CFG_PORT_1,PORT_SIO_CFG2_P008_67_CFG_PORT_2,PORT_SIO_CFG2_P008_67_CFG_PORT_3),    \
    PORT_SET_SIMPLE_8BIT(PORT_SIO_CFG2_P008_01_CFG_PORT_4,PORT_SIO_CFG2_P008_23_CFG_PORT_4,PORT_SIO_CFG2_P008_45_CFG_PORT_4,PORT_SIO_CFG2_P008_67_CFG_PORT_4, 0, 0, 0, 0),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG2_P008_0_CFG_PORT_8,PORT_PIN_CFG2_P008_1_CFG_PORT_8,PORT_PIN_CFG2_P008_2_CFG_PORT_8,PORT_PIN_CFG2_P008_3_CFG_PORT_8,PORT_PIN_CFG2_P008_4_CFG_PORT_8,PORT_PIN_CFG2_P008_5_CFG_PORT_8,PORT_PIN_CFG2_P008_6_CFG_PORT_8,PORT_PIN_CFG2_P008_7_CFG_PORT_8),    \
    PORT_SET_CFG_OUT2(PORT_PIN_CFG2_P008_0_CFG_PORT_16,PORT_PIN_CFG2_P008_1_CFG_PORT_16,PORT_PIN_CFG2_P008_2_CFG_PORT_16,PORT_PIN_CFG2_P008_3_CFG_PORT_16,PORT_PIN_CFG2_P008_4_CFG_PORT_16,PORT_PIN_CFG2_P008_5_CFG_PORT_16,PORT_PIN_CFG2_P008_6_CFG_PORT_16,PORT_PIN_CFG2_P008_7_CFG_PORT_16),    \
    PORT_SET_CFG_SLEW_EXT(PORT_PIN_CFG2_P008_0_CFG_PORT_17,PORT_PIN_CFG2_P008_1_CFG_PORT_17,PORT_PIN_CFG2_P008_2_CFG_PORT_17,PORT_PIN_CFG2_P008_3_CFG_PORT_17,PORT_PIN_CFG2_P008_4_CFG_PORT_17,PORT_PIN_CFG2_P008_5_CFG_PORT_17,PORT_PIN_CFG2_P008_6_CFG_PORT_17,PORT_PIN_CFG2_P008_7_CFG_PORT_17),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG2_P008_0_CFG_PORT_18,PORT_PIN_CFG2_P008_1_CFG_PORT_18,PORT_PIN_CFG2_P008_2_CFG_PORT_18,PORT_PIN_CFG2_P008_3_CFG_PORT_18),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG2_P008_4_CFG_PORT_18,PORT_PIN_CFG2_P008_5_CFG_PORT_18,PORT_PIN_CFG2_P008_6_CFG_PORT_18,PORT_PIN_CFG2_P008_7_CFG_PORT_18),    \
    PORT_SET_CTL(PORT_PIN_CFG2_P008_0_CFG_PORT_1,PORT_PIN_CFG2_P008_1_CFG_PORT_1,PORT_PIN_CFG2_P008_2_CFG_PORT_1,PORT_PIN_CFG2_P008_3_CFG_PORT_1,PORT_PIN_CFG2_P008_4_CFG_PORT_1,PORT_PIN_CFG2_P008_5_CFG_PORT_1,PORT_PIN_CFG2_P008_6_CFG_PORT_1,PORT_PIN_CFG2_P008_7_CFG_PORT_1,PORT_CFG2_P008_CFG_PORT_0,PORT_CFG2_P008_CFG_PORT_1,PORT_CFG2_P008_CFG_PORT_2,PORT_CFG2_P008_CFG_PORT_3),    \
    PORT_SET_SYNC_CTL(PORT_PIN_CFG2_P008_0_CFG_PORT_2,PORT_PIN_CFG2_P008_1_CFG_PORT_2,PORT_PIN_CFG2_P008_2_CFG_PORT_2,PORT_PIN_CFG2_P008_3_CFG_PORT_2,PORT_PIN_CFG2_P008_4_CFG_PORT_2,PORT_PIN_CFG2_P008_5_CFG_PORT_2,PORT_PIN_CFG2_P008_6_CFG_PORT_2,PORT_PIN_CFG2_P008_7_CFG_PORT_2,PORT_PIN_CFG2_P008_0_CFG_PORT_3,PORT_PIN_CFG2_P008_1_CFG_PORT_3,PORT_PIN_CFG2_P008_2_CFG_PORT_3,PORT_PIN_CFG2_P008_3_CFG_PORT_3,PORT_PIN_CFG2_P008_4_CFG_PORT_3,PORT_PIN_CFG2_P008_5_CFG_PORT_3,PORT_PIN_CFG2_P008_6_CFG_PORT_3,PORT_PIN_CFG2_P008_7_CFG_PORT_3),    \
    {                                                                                      \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P008_0_CFG_PORT_9,PORT_PIN_CFG2_P008_0_CFG_PORT_10,PORT_PIN_CFG2_P008_0_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P008_1_CFG_PORT_9,PORT_PIN_CFG2_P008_1_CFG_PORT_10,PORT_PIN_CFG2_P008_1_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P008_2_CFG_PORT_9,PORT_PIN_CFG2_P008_2_CFG_PORT_10,PORT_PIN_CFG2_P008_2_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P008_3_CFG_PORT_9,PORT_PIN_CFG2_P008_3_CFG_PORT_10,PORT_PIN_CFG2_P008_3_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P008_4_CFG_PORT_9,PORT_PIN_CFG2_P008_4_CFG_PORT_10,PORT_PIN_CFG2_P008_4_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P008_5_CFG_PORT_9,PORT_PIN_CFG2_P008_5_CFG_PORT_10,PORT_PIN_CFG2_P008_5_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P008_6_CFG_PORT_9,PORT_PIN_CFG2_P008_6_CFG_PORT_10,PORT_PIN_CFG2_P008_6_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P008_7_CFG_PORT_9,PORT_PIN_CFG2_P008_7_CFG_PORT_10,PORT_PIN_CFG2_P008_7_CFG_PORT_11)     \
    },                                                                                     \
    {                                                                                      \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P008_0_CFG_PORT_12,PORT_PIN_CFG2_P008_0_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P008_1_CFG_PORT_12,PORT_PIN_CFG2_P008_1_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P008_2_CFG_PORT_12,PORT_PIN_CFG2_P008_2_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P008_3_CFG_PORT_12,PORT_PIN_CFG2_P008_3_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P008_4_CFG_PORT_12,PORT_PIN_CFG2_P008_4_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P008_5_CFG_PORT_12,PORT_PIN_CFG2_P008_5_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P008_6_CFG_PORT_12,PORT_PIN_CFG2_P008_6_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P008_7_CFG_PORT_12,PORT_PIN_CFG2_P008_7_CFG_PORT_13)     \
    },                                                                                     \
    PORT_SET_DU_SEL(PORT_CFG2_P008_CFG_PORT_4,PORT_CFG2_P008_CFG_PORT_5,PORT_CFG2_P008_CFG_PORT_6,PORT_CFG2_P008_CFG_PORT_7,PORT_CFG2_P008_CFG_PORT_8),    \
    PORT_SET_DU_CTL(PORT_CFG2_P008_CFG_PORT_9,PORT_CFG2_P008_CFG_PORT_10),    \
    PORT_CFG2_P008_CFG_PORT_11,    \
    PORT_SET_DIRECTION_CHANGEABLE(PORT_PIN_CFG2_P008_0_CFG_ADD_0,PORT_PIN_CFG2_P008_1_CFG_ADD_0,PORT_PIN_CFG2_P008_2_CFG_ADD_0,PORT_PIN_CFG2_P008_3_CFG_ADD_0,PORT_PIN_CFG2_P008_4_CFG_ADD_0,PORT_PIN_CFG2_P008_5_CFG_ADD_0,PORT_PIN_CFG2_P008_6_CFG_ADD_0,PORT_PIN_CFG2_P008_7_CFG_ADD_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG2_P008_0_CFG_ADD_1,PORT_PIN_CFG2_P008_1_CFG_ADD_1,PORT_PIN_CFG2_P008_2_CFG_ADD_1,PORT_PIN_CFG2_P008_3_CFG_ADD_1,PORT_PIN_CFG2_P008_4_CFG_ADD_1,PORT_PIN_CFG2_P008_5_CFG_ADD_1,PORT_PIN_CFG2_P008_6_CFG_ADD_1,PORT_PIN_CFG2_P008_7_CFG_ADD_1),    \
    {                                                                                      \
      PORT_PIN_CFG2_P008_0_CFG_PORT_4,    \
      PORT_PIN_CFG2_P008_1_CFG_PORT_4,    \
      PORT_PIN_CFG2_P008_2_CFG_PORT_4,    \
      PORT_PIN_CFG2_P008_3_CFG_PORT_4,    \
      PORT_PIN_CFG2_P008_4_CFG_PORT_4,    \
      PORT_PIN_CFG2_P008_5_CFG_PORT_4,    \
      PORT_PIN_CFG2_P008_6_CFG_PORT_4,    \
      PORT_PIN_CFG2_P008_7_CFG_PORT_4     \
    },                                                                                     \
    8U,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE  \
  },                                                                                       \
  {                                                                                        \
    PORT_CFG_DERIVATE_USE_PORT_11,                                                          \
    PORT_SET_PORT_SEL(PORT_PIN_CFG2_P011_0_CFG_PORT_0,PORT_PIN_CFG2_P011_1_CFG_PORT_0,PORT_PIN_CFG2_P011_2_CFG_PORT_0,PORT_PIN_CFG2_P011_3_CFG_PORT_0),    \
    PORT_SET_PORT_SEL(PORT_PIN_CFG2_P011_4_CFG_PORT_0,PORT_PIN_CFG2_P011_5_CFG_PORT_0,PORT_PIN_CFG2_P011_6_CFG_PORT_0,PORT_PIN_CFG2_P011_7_CFG_PORT_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG2_P011_0_CFG_GPIO_1,PORT_PIN_CFG2_P011_1_CFG_GPIO_1,PORT_PIN_CFG2_P011_2_CFG_GPIO_1,PORT_PIN_CFG2_P011_3_CFG_GPIO_1,PORT_PIN_CFG2_P011_4_CFG_GPIO_1,PORT_PIN_CFG2_P011_5_CFG_GPIO_1,PORT_PIN_CFG2_P011_6_CFG_GPIO_1,PORT_PIN_CFG2_P011_7_CFG_GPIO_1),    \
    PORT_SET_CFG(PORT_PIN_CFG2_P011_0_CFG_PORT_14,PORT_PIN_CFG2_P011_0_CFG_PORT_15,PORT_PIN_CFG2_P011_1_CFG_PORT_14,PORT_PIN_CFG2_P011_1_CFG_PORT_15,PORT_PIN_CFG2_P011_2_CFG_PORT_14,PORT_PIN_CFG2_P011_2_CFG_PORT_15,PORT_PIN_CFG2_P011_3_CFG_PORT_14,PORT_PIN_CFG2_P011_3_CFG_PORT_15,PORT_PIN_CFG2_P011_4_CFG_PORT_14,PORT_PIN_CFG2_P011_4_CFG_PORT_15,PORT_PIN_CFG2_P011_5_CFG_PORT_14,PORT_PIN_CFG2_P011_5_CFG_PORT_15,PORT_PIN_CFG2_P011_6_CFG_PORT_14,PORT_PIN_CFG2_P011_6_CFG_PORT_15,PORT_PIN_CFG2_P011_7_CFG_PORT_14,PORT_PIN_CFG2_P011_7_CFG_PORT_15),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG2_P011_0_CFG_PORT_5,PORT_PIN_CFG2_P011_1_CFG_PORT_5,PORT_PIN_CFG2_P011_2_CFG_PORT_5,PORT_PIN_CFG2_P011_3_CFG_PORT_5,PORT_PIN_CFG2_P011_4_CFG_PORT_5,PORT_PIN_CFG2_P011_5_CFG_PORT_5,PORT_PIN_CFG2_P011_6_CFG_PORT_5,PORT_PIN_CFG2_P011_7_CFG_PORT_5),    \
    PORT_SET_CFG_OUT(PORT_PIN_CFG2_P011_0_CFG_PORT_6,PORT_PIN_CFG2_P011_1_CFG_PORT_6,PORT_PIN_CFG2_P011_2_CFG_PORT_6,PORT_PIN_CFG2_P011_3_CFG_PORT_6,PORT_PIN_CFG2_P011_4_CFG_PORT_6,PORT_PIN_CFG2_P011_5_CFG_PORT_6,PORT_PIN_CFG2_P011_6_CFG_PORT_6,PORT_PIN_CFG2_P011_7_CFG_PORT_6,PORT_PIN_CFG2_P011_0_CFG_PORT_7,PORT_PIN_CFG2_P011_1_CFG_PORT_7,PORT_PIN_CFG2_P011_2_CFG_PORT_7,PORT_PIN_CFG2_P011_3_CFG_PORT_7,PORT_PIN_CFG2_P011_4_CFG_PORT_7,PORT_PIN_CFG2_P011_5_CFG_PORT_7,PORT_PIN_CFG2_P011_6_CFG_PORT_7,PORT_PIN_CFG2_P011_7_CFG_PORT_7),    \
    PORT_SET_CFG_SIO(PORT_SIO_CFG2_P011_01_CFG_PORT_0,PORT_SIO_CFG2_P011_01_CFG_PORT_1,PORT_SIO_CFG2_P011_01_CFG_PORT_2,PORT_SIO_CFG2_P011_01_CFG_PORT_3,PORT_SIO_CFG2_P011_23_CFG_PORT_0,PORT_SIO_CFG2_P011_23_CFG_PORT_1,PORT_SIO_CFG2_P011_23_CFG_PORT_2,PORT_SIO_CFG2_P011_23_CFG_PORT_3,PORT_SIO_CFG2_P011_45_CFG_PORT_0,PORT_SIO_CFG2_P011_45_CFG_PORT_1,PORT_SIO_CFG2_P011_45_CFG_PORT_2,PORT_SIO_CFG2_P011_45_CFG_PORT_3,PORT_SIO_CFG2_P011_67_CFG_PORT_0,PORT_SIO_CFG2_P011_67_CFG_PORT_1,PORT_SIO_CFG2_P011_67_CFG_PORT_2,PORT_SIO_CFG2_P011_67_CFG_PORT_3),    \
    PORT_SET_SIMPLE_8BIT(PORT_SIO_CFG2_P011_01_CFG_PORT_4,PORT_SIO_CFG2_P011_23_CFG_PORT_4,PORT_SIO_CFG2_P011_45_CFG_PORT_4,PORT_SIO_CFG2_P011_67_CFG_PORT_4, 0, 0, 0, 0),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG2_P011_0_CFG_PORT_8,PORT_PIN_CFG2_P011_1_CFG_PORT_8,PORT_PIN_CFG2_P011_2_CFG_PORT_8,PORT_PIN_CFG2_P011_3_CFG_PORT_8,PORT_PIN_CFG2_P011_4_CFG_PORT_8,PORT_PIN_CFG2_P011_5_CFG_PORT_8,PORT_PIN_CFG2_P011_6_CFG_PORT_8,PORT_PIN_CFG2_P011_7_CFG_PORT_8),    \
    PORT_SET_CFG_OUT2(PORT_PIN_CFG2_P011_0_CFG_PORT_16,PORT_PIN_CFG2_P011_1_CFG_PORT_16,PORT_PIN_CFG2_P011_2_CFG_PORT_16,PORT_PIN_CFG2_P011_3_CFG_PORT_16,PORT_PIN_CFG2_P011_4_CFG_PORT_16,PORT_PIN_CFG2_P011_5_CFG_PORT_16,PORT_PIN_CFG2_P011_6_CFG_PORT_16,PORT_PIN_CFG2_P011_7_CFG_PORT_16),    \
    PORT_SET_CFG_SLEW_EXT(PORT_PIN_CFG2_P011_0_CFG_PORT_17,PORT_PIN_CFG2_P011_1_CFG_PORT_17,PORT_PIN_CFG2_P011_2_CFG_PORT_17,PORT_PIN_CFG2_P011_3_CFG_PORT_17,PORT_PIN_CFG2_P011_4_CFG_PORT_17,PORT_PIN_CFG2_P011_5_CFG_PORT_17,PORT_PIN_CFG2_P011_6_CFG_PORT_17,PORT_PIN_CFG2_P011_7_CFG_PORT_17),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG2_P011_0_CFG_PORT_18,PORT_PIN_CFG2_P011_1_CFG_PORT_18,PORT_PIN_CFG2_P011_2_CFG_PORT_18,PORT_PIN_CFG2_P011_3_CFG_PORT_18),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG2_P011_4_CFG_PORT_18,PORT_PIN_CFG2_P011_5_CFG_PORT_18,PORT_PIN_CFG2_P011_6_CFG_PORT_18,PORT_PIN_CFG2_P011_7_CFG_PORT_18),    \
    PORT_SET_CTL(PORT_PIN_CFG2_P011_0_CFG_PORT_1,PORT_PIN_CFG2_P011_1_CFG_PORT_1,PORT_PIN_CFG2_P011_2_CFG_PORT_1,PORT_PIN_CFG2_P011_3_CFG_PORT_1,PORT_PIN_CFG2_P011_4_CFG_PORT_1,PORT_PIN_CFG2_P011_5_CFG_PORT_1,PORT_PIN_CFG2_P011_6_CFG_PORT_1,PORT_PIN_CFG2_P011_7_CFG_PORT_1,PORT_CFG2_P011_CFG_PORT_0,PORT_CFG2_P011_CFG_PORT_1,PORT_CFG2_P011_CFG_PORT_2,PORT_CFG2_P011_CFG_PORT_3),    \
    PORT_SET_SYNC_CTL(PORT_PIN_CFG2_P011_0_CFG_PORT_2,PORT_PIN_CFG2_P011_1_CFG_PORT_2,PORT_PIN_CFG2_P011_2_CFG_PORT_2,PORT_PIN_CFG2_P011_3_CFG_PORT_2,PORT_PIN_CFG2_P011_4_CFG_PORT_2,PORT_PIN_CFG2_P011_5_CFG_PORT_2,PORT_PIN_CFG2_P011_6_CFG_PORT_2,PORT_PIN_CFG2_P011_7_CFG_PORT_2,PORT_PIN_CFG2_P011_0_CFG_PORT_3,PORT_PIN_CFG2_P011_1_CFG_PORT_3,PORT_PIN_CFG2_P011_2_CFG_PORT_3,PORT_PIN_CFG2_P011_3_CFG_PORT_3,PORT_PIN_CFG2_P011_4_CFG_PORT_3,PORT_PIN_CFG2_P011_5_CFG_PORT_3,PORT_PIN_CFG2_P011_6_CFG_PORT_3,PORT_PIN_CFG2_P011_7_CFG_PORT_3),    \
    {                                                                                      \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P011_0_CFG_PORT_9,PORT_PIN_CFG2_P011_0_CFG_PORT_10,PORT_PIN_CFG2_P011_0_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P011_1_CFG_PORT_9,PORT_PIN_CFG2_P011_1_CFG_PORT_10,PORT_PIN_CFG2_P011_1_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P011_2_CFG_PORT_9,PORT_PIN_CFG2_P011_2_CFG_PORT_10,PORT_PIN_CFG2_P011_2_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P011_3_CFG_PORT_9,PORT_PIN_CFG2_P011_3_CFG_PORT_10,PORT_PIN_CFG2_P011_3_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P011_4_CFG_PORT_9,PORT_PIN_CFG2_P011_4_CFG_PORT_10,PORT_PIN_CFG2_P011_4_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P011_5_CFG_PORT_9,PORT_PIN_CFG2_P011_5_CFG_PORT_10,PORT_PIN_CFG2_P011_5_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P011_6_CFG_PORT_9,PORT_PIN_CFG2_P011_6_CFG_PORT_10,PORT_PIN_CFG2_P011_6_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P011_7_CFG_PORT_9,PORT_PIN_CFG2_P011_7_CFG_PORT_10,PORT_PIN_CFG2_P011_7_CFG_PORT_11)     \
    },                                                                                     \
    {                                                                                      \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P011_0_CFG_PORT_12,PORT_PIN_CFG2_P011_0_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P011_1_CFG_PORT_12,PORT_PIN_CFG2_P011_1_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P011_2_CFG_PORT_12,PORT_PIN_CFG2_P011_2_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P011_3_CFG_PORT_12,PORT_PIN_CFG2_P011_3_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P011_4_CFG_PORT_12,PORT_PIN_CFG2_P011_4_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P011_5_CFG_PORT_12,PORT_PIN_CFG2_P011_5_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P011_6_CFG_PORT_12,PORT_PIN_CFG2_P011_6_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P011_7_CFG_PORT_12,PORT_PIN_CFG2_P011_7_CFG_PORT_13)     \
    },                                                                                     \
    PORT_SET_DU_SEL(PORT_CFG2_P011_CFG_PORT_4,PORT_CFG2_P011_CFG_PORT_5,PORT_CFG2_P011_CFG_PORT_6,PORT_CFG2_P011_CFG_PORT_7,PORT_CFG2_P011_CFG_PORT_8),    \
    PORT_SET_DU_CTL(PORT_CFG2_P011_CFG_PORT_9,PORT_CFG2_P011_CFG_PORT_10),    \
    PORT_CFG2_P011_CFG_PORT_11,    \
    PORT_SET_DIRECTION_CHANGEABLE(PORT_PIN_CFG2_P011_0_CFG_ADD_0,PORT_PIN_CFG2_P011_1_CFG_ADD_0,PORT_PIN_CFG2_P011_2_CFG_ADD_0,PORT_PIN_CFG2_P011_3_CFG_ADD_0,PORT_PIN_CFG2_P011_4_CFG_ADD_0,PORT_PIN_CFG2_P011_5_CFG_ADD_0,PORT_PIN_CFG2_P011_6_CFG_ADD_0,PORT_PIN_CFG2_P011_7_CFG_ADD_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG2_P011_0_CFG_ADD_1,PORT_PIN_CFG2_P011_1_CFG_ADD_1,PORT_PIN_CFG2_P011_2_CFG_ADD_1,PORT_PIN_CFG2_P011_3_CFG_ADD_1,PORT_PIN_CFG2_P011_4_CFG_ADD_1,PORT_PIN_CFG2_P011_5_CFG_ADD_1,PORT_PIN_CFG2_P011_6_CFG_ADD_1,PORT_PIN_CFG2_P011_7_CFG_ADD_1),    \
    {                                                                                      \
      PORT_PIN_CFG2_P011_0_CFG_PORT_4,    \
      PORT_PIN_CFG2_P011_1_CFG_PORT_4,    \
      PORT_PIN_CFG2_P011_2_CFG_PORT_4,    \
      PORT_PIN_CFG2_P011_3_CFG_PORT_4,    \
      PORT_PIN_CFG2_P011_4_CFG_PORT_4,    \
      PORT_PIN_CFG2_P011_5_CFG_PORT_4,    \
      PORT_PIN_CFG2_P011_6_CFG_PORT_4,    \
      PORT_PIN_CFG2_P011_7_CFG_PORT_4     \
    },                                                                                     \
    11U,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE  \
  },                                                                                       \
  {                                                                                        \
    PORT_CFG_DERIVATE_USE_PORT_12,                                                          \
    PORT_SET_PORT_SEL(PORT_PIN_CFG2_P012_0_CFG_PORT_0,PORT_PIN_CFG2_P012_1_CFG_PORT_0,PORT_PIN_CFG2_P012_2_CFG_PORT_0,PORT_PIN_CFG2_P012_3_CFG_PORT_0),    \
    PORT_SET_PORT_SEL(PORT_PIN_CFG2_P012_4_CFG_PORT_0,PORT_PIN_CFG2_P012_5_CFG_PORT_0,PORT_PIN_CFG2_P012_6_CFG_PORT_0,PORT_PIN_CFG2_P012_7_CFG_PORT_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG2_P012_0_CFG_GPIO_1,PORT_PIN_CFG2_P012_1_CFG_GPIO_1,PORT_PIN_CFG2_P012_2_CFG_GPIO_1,PORT_PIN_CFG2_P012_3_CFG_GPIO_1,PORT_PIN_CFG2_P012_4_CFG_GPIO_1,PORT_PIN_CFG2_P012_5_CFG_GPIO_1,PORT_PIN_CFG2_P012_6_CFG_GPIO_1,PORT_PIN_CFG2_P012_7_CFG_GPIO_1),    \
    PORT_SET_CFG(PORT_PIN_CFG2_P012_0_CFG_PORT_14,PORT_PIN_CFG2_P012_0_CFG_PORT_15,PORT_PIN_CFG2_P012_1_CFG_PORT_14,PORT_PIN_CFG2_P012_1_CFG_PORT_15,PORT_PIN_CFG2_P012_2_CFG_PORT_14,PORT_PIN_CFG2_P012_2_CFG_PORT_15,PORT_PIN_CFG2_P012_3_CFG_PORT_14,PORT_PIN_CFG2_P012_3_CFG_PORT_15,PORT_PIN_CFG2_P012_4_CFG_PORT_14,PORT_PIN_CFG2_P012_4_CFG_PORT_15,PORT_PIN_CFG2_P012_5_CFG_PORT_14,PORT_PIN_CFG2_P012_5_CFG_PORT_15,PORT_PIN_CFG2_P012_6_CFG_PORT_14,PORT_PIN_CFG2_P012_6_CFG_PORT_15,PORT_PIN_CFG2_P012_7_CFG_PORT_14,PORT_PIN_CFG2_P012_7_CFG_PORT_15),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG2_P012_0_CFG_PORT_5,PORT_PIN_CFG2_P012_1_CFG_PORT_5,PORT_PIN_CFG2_P012_2_CFG_PORT_5,PORT_PIN_CFG2_P012_3_CFG_PORT_5,PORT_PIN_CFG2_P012_4_CFG_PORT_5,PORT_PIN_CFG2_P012_5_CFG_PORT_5,PORT_PIN_CFG2_P012_6_CFG_PORT_5,PORT_PIN_CFG2_P012_7_CFG_PORT_5),    \
    PORT_SET_CFG_OUT(PORT_PIN_CFG2_P012_0_CFG_PORT_6,PORT_PIN_CFG2_P012_1_CFG_PORT_6,PORT_PIN_CFG2_P012_2_CFG_PORT_6,PORT_PIN_CFG2_P012_3_CFG_PORT_6,PORT_PIN_CFG2_P012_4_CFG_PORT_6,PORT_PIN_CFG2_P012_5_CFG_PORT_6,PORT_PIN_CFG2_P012_6_CFG_PORT_6,PORT_PIN_CFG2_P012_7_CFG_PORT_6,PORT_PIN_CFG2_P012_0_CFG_PORT_7,PORT_PIN_CFG2_P012_1_CFG_PORT_7,PORT_PIN_CFG2_P012_2_CFG_PORT_7,PORT_PIN_CFG2_P012_3_CFG_PORT_7,PORT_PIN_CFG2_P012_4_CFG_PORT_7,PORT_PIN_CFG2_P012_5_CFG_PORT_7,PORT_PIN_CFG2_P012_6_CFG_PORT_7,PORT_PIN_CFG2_P012_7_CFG_PORT_7),    \
    PORT_SET_CFG_SIO(PORT_SIO_CFG2_P012_01_CFG_PORT_0,PORT_SIO_CFG2_P012_01_CFG_PORT_1,PORT_SIO_CFG2_P012_01_CFG_PORT_2,PORT_SIO_CFG2_P012_01_CFG_PORT_3,PORT_SIO_CFG2_P012_23_CFG_PORT_0,PORT_SIO_CFG2_P012_23_CFG_PORT_1,PORT_SIO_CFG2_P012_23_CFG_PORT_2,PORT_SIO_CFG2_P012_23_CFG_PORT_3,PORT_SIO_CFG2_P012_45_CFG_PORT_0,PORT_SIO_CFG2_P012_45_CFG_PORT_1,PORT_SIO_CFG2_P012_45_CFG_PORT_2,PORT_SIO_CFG2_P012_45_CFG_PORT_3,PORT_SIO_CFG2_P012_67_CFG_PORT_0,PORT_SIO_CFG2_P012_67_CFG_PORT_1,PORT_SIO_CFG2_P012_67_CFG_PORT_2,PORT_SIO_CFG2_P012_67_CFG_PORT_3),    \
    PORT_SET_SIMPLE_8BIT(PORT_SIO_CFG2_P012_01_CFG_PORT_4,PORT_SIO_CFG2_P012_23_CFG_PORT_4,PORT_SIO_CFG2_P012_45_CFG_PORT_4,PORT_SIO_CFG2_P012_67_CFG_PORT_4, 0, 0, 0, 0),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG2_P012_0_CFG_PORT_8,PORT_PIN_CFG2_P012_1_CFG_PORT_8,PORT_PIN_CFG2_P012_2_CFG_PORT_8,PORT_PIN_CFG2_P012_3_CFG_PORT_8,PORT_PIN_CFG2_P012_4_CFG_PORT_8,PORT_PIN_CFG2_P012_5_CFG_PORT_8,PORT_PIN_CFG2_P012_6_CFG_PORT_8,PORT_PIN_CFG2_P012_7_CFG_PORT_8),    \
    PORT_SET_CFG_OUT2(PORT_PIN_CFG2_P012_0_CFG_PORT_16,PORT_PIN_CFG2_P012_1_CFG_PORT_16,PORT_PIN_CFG2_P012_2_CFG_PORT_16,PORT_PIN_CFG2_P012_3_CFG_PORT_16,PORT_PIN_CFG2_P012_4_CFG_PORT_16,PORT_PIN_CFG2_P012_5_CFG_PORT_16,PORT_PIN_CFG2_P012_6_CFG_PORT_16,PORT_PIN_CFG2_P012_7_CFG_PORT_16),    \
    PORT_SET_CFG_SLEW_EXT(PORT_PIN_CFG2_P012_0_CFG_PORT_17,PORT_PIN_CFG2_P012_1_CFG_PORT_17,PORT_PIN_CFG2_P012_2_CFG_PORT_17,PORT_PIN_CFG2_P012_3_CFG_PORT_17,PORT_PIN_CFG2_P012_4_CFG_PORT_17,PORT_PIN_CFG2_P012_5_CFG_PORT_17,PORT_PIN_CFG2_P012_6_CFG_PORT_17,PORT_PIN_CFG2_P012_7_CFG_PORT_17),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG2_P012_0_CFG_PORT_18,PORT_PIN_CFG2_P012_1_CFG_PORT_18,PORT_PIN_CFG2_P012_2_CFG_PORT_18,PORT_PIN_CFG2_P012_3_CFG_PORT_18),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG2_P012_4_CFG_PORT_18,PORT_PIN_CFG2_P012_5_CFG_PORT_18,PORT_PIN_CFG2_P012_6_CFG_PORT_18,PORT_PIN_CFG2_P012_7_CFG_PORT_18),    \
    PORT_SET_CTL(PORT_PIN_CFG2_P012_0_CFG_PORT_1,PORT_PIN_CFG2_P012_1_CFG_PORT_1,PORT_PIN_CFG2_P012_2_CFG_PORT_1,PORT_PIN_CFG2_P012_3_CFG_PORT_1,PORT_PIN_CFG2_P012_4_CFG_PORT_1,PORT_PIN_CFG2_P012_5_CFG_PORT_1,PORT_PIN_CFG2_P012_6_CFG_PORT_1,PORT_PIN_CFG2_P012_7_CFG_PORT_1,PORT_CFG2_P012_CFG_PORT_0,PORT_CFG2_P012_CFG_PORT_1,PORT_CFG2_P012_CFG_PORT_2,PORT_CFG2_P012_CFG_PORT_3),    \
    PORT_SET_SYNC_CTL(PORT_PIN_CFG2_P012_0_CFG_PORT_2,PORT_PIN_CFG2_P012_1_CFG_PORT_2,PORT_PIN_CFG2_P012_2_CFG_PORT_2,PORT_PIN_CFG2_P012_3_CFG_PORT_2,PORT_PIN_CFG2_P012_4_CFG_PORT_2,PORT_PIN_CFG2_P012_5_CFG_PORT_2,PORT_PIN_CFG2_P012_6_CFG_PORT_2,PORT_PIN_CFG2_P012_7_CFG_PORT_2,PORT_PIN_CFG2_P012_0_CFG_PORT_3,PORT_PIN_CFG2_P012_1_CFG_PORT_3,PORT_PIN_CFG2_P012_2_CFG_PORT_3,PORT_PIN_CFG2_P012_3_CFG_PORT_3,PORT_PIN_CFG2_P012_4_CFG_PORT_3,PORT_PIN_CFG2_P012_5_CFG_PORT_3,PORT_PIN_CFG2_P012_6_CFG_PORT_3,PORT_PIN_CFG2_P012_7_CFG_PORT_3),    \
    {                                                                                      \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P012_0_CFG_PORT_9,PORT_PIN_CFG2_P012_0_CFG_PORT_10,PORT_PIN_CFG2_P012_0_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P012_1_CFG_PORT_9,PORT_PIN_CFG2_P012_1_CFG_PORT_10,PORT_PIN_CFG2_P012_1_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P012_2_CFG_PORT_9,PORT_PIN_CFG2_P012_2_CFG_PORT_10,PORT_PIN_CFG2_P012_2_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P012_3_CFG_PORT_9,PORT_PIN_CFG2_P012_3_CFG_PORT_10,PORT_PIN_CFG2_P012_3_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P012_4_CFG_PORT_9,PORT_PIN_CFG2_P012_4_CFG_PORT_10,PORT_PIN_CFG2_P012_4_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P012_5_CFG_PORT_9,PORT_PIN_CFG2_P012_5_CFG_PORT_10,PORT_PIN_CFG2_P012_5_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P012_6_CFG_PORT_9,PORT_PIN_CFG2_P012_6_CFG_PORT_10,PORT_PIN_CFG2_P012_6_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P012_7_CFG_PORT_9,PORT_PIN_CFG2_P012_7_CFG_PORT_10,PORT_PIN_CFG2_P012_7_CFG_PORT_11)     \
    },                                                                                     \
    {                                                                                      \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P012_0_CFG_PORT_12,PORT_PIN_CFG2_P012_0_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P012_1_CFG_PORT_12,PORT_PIN_CFG2_P012_1_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P012_2_CFG_PORT_12,PORT_PIN_CFG2_P012_2_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P012_3_CFG_PORT_12,PORT_PIN_CFG2_P012_3_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P012_4_CFG_PORT_12,PORT_PIN_CFG2_P012_4_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P012_5_CFG_PORT_12,PORT_PIN_CFG2_P012_5_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P012_6_CFG_PORT_12,PORT_PIN_CFG2_P012_6_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P012_7_CFG_PORT_12,PORT_PIN_CFG2_P012_7_CFG_PORT_13)     \
    },                                                                                     \
    PORT_SET_DU_SEL(PORT_CFG2_P012_CFG_PORT_4,PORT_CFG2_P012_CFG_PORT_5,PORT_CFG2_P012_CFG_PORT_6,PORT_CFG2_P012_CFG_PORT_7,PORT_CFG2_P012_CFG_PORT_8),    \
    PORT_SET_DU_CTL(PORT_CFG2_P012_CFG_PORT_9,PORT_CFG2_P012_CFG_PORT_10),    \
    PORT_CFG2_P012_CFG_PORT_11,    \
    PORT_SET_DIRECTION_CHANGEABLE(PORT_PIN_CFG2_P012_0_CFG_ADD_0,PORT_PIN_CFG2_P012_1_CFG_ADD_0,PORT_PIN_CFG2_P012_2_CFG_ADD_0,PORT_PIN_CFG2_P012_3_CFG_ADD_0,PORT_PIN_CFG2_P012_4_CFG_ADD_0,PORT_PIN_CFG2_P012_5_CFG_ADD_0,PORT_PIN_CFG2_P012_6_CFG_ADD_0,PORT_PIN_CFG2_P012_7_CFG_ADD_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG2_P012_0_CFG_ADD_1,PORT_PIN_CFG2_P012_1_CFG_ADD_1,PORT_PIN_CFG2_P012_2_CFG_ADD_1,PORT_PIN_CFG2_P012_3_CFG_ADD_1,PORT_PIN_CFG2_P012_4_CFG_ADD_1,PORT_PIN_CFG2_P012_5_CFG_ADD_1,PORT_PIN_CFG2_P012_6_CFG_ADD_1,PORT_PIN_CFG2_P012_7_CFG_ADD_1),    \
    {                                                                                      \
      PORT_PIN_CFG2_P012_0_CFG_PORT_4,    \
      PORT_PIN_CFG2_P012_1_CFG_PORT_4,    \
      PORT_PIN_CFG2_P012_2_CFG_PORT_4,    \
      PORT_PIN_CFG2_P012_3_CFG_PORT_4,    \
      PORT_PIN_CFG2_P012_4_CFG_PORT_4,    \
      PORT_PIN_CFG2_P012_5_CFG_PORT_4,    \
      PORT_PIN_CFG2_P012_6_CFG_PORT_4,    \
      PORT_PIN_CFG2_P012_7_CFG_PORT_4     \
    },                                                                                     \
    12U,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_TRUE,  \
    PORT_FALSE,  \
    PORT_FALSE  \
  },                                                                                       \
  {                                                                                        \
    PORT_CFG_DERIVATE_USE_PORT_13,                                                          \
    PORT_SET_PORT_SEL(PORT_PIN_CFG2_P013_0_CFG_PORT_0,PORT_PIN_CFG2_P013_1_CFG_PORT_0,PORT_PIN_CFG2_P013_2_CFG_PORT_0,PORT_PIN_CFG2_P013_3_CFG_PORT_0),    \
    PORT_SET_PORT_SEL(PORT_PIN_CFG2_P013_4_CFG_PORT_0,PORT_PIN_CFG2_P013_5_CFG_PORT_0,PORT_PIN_CFG2_P013_6_CFG_PORT_0,PORT_PIN_CFG2_P013_7_CFG_PORT_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG2_P013_0_CFG_GPIO_1,PORT_PIN_CFG2_P013_1_CFG_GPIO_1,PORT_PIN_CFG2_P013_2_CFG_GPIO_1,PORT_PIN_CFG2_P013_3_CFG_GPIO_1,PORT_PIN_CFG2_P013_4_CFG_GPIO_1,PORT_PIN_CFG2_P013_5_CFG_GPIO_1,PORT_PIN_CFG2_P013_6_CFG_GPIO_1,PORT_PIN_CFG2_P013_7_CFG_GPIO_1),    \
    PORT_SET_CFG(PORT_PIN_CFG2_P013_0_CFG_PORT_14,PORT_PIN_CFG2_P013_0_CFG_PORT_15,PORT_PIN_CFG2_P013_1_CFG_PORT_14,PORT_PIN_CFG2_P013_1_CFG_PORT_15,PORT_PIN_CFG2_P013_2_CFG_PORT_14,PORT_PIN_CFG2_P013_2_CFG_PORT_15,PORT_PIN_CFG2_P013_3_CFG_PORT_14,PORT_PIN_CFG2_P013_3_CFG_PORT_15,PORT_PIN_CFG2_P013_4_CFG_PORT_14,PORT_PIN_CFG2_P013_4_CFG_PORT_15,PORT_PIN_CFG2_P013_5_CFG_PORT_14,PORT_PIN_CFG2_P013_5_CFG_PORT_15,PORT_PIN_CFG2_P013_6_CFG_PORT_14,PORT_PIN_CFG2_P013_6_CFG_PORT_15,PORT_PIN_CFG2_P013_7_CFG_PORT_14,PORT_PIN_CFG2_P013_7_CFG_PORT_15),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG2_P013_0_CFG_PORT_5,PORT_PIN_CFG2_P013_1_CFG_PORT_5,PORT_PIN_CFG2_P013_2_CFG_PORT_5,PORT_PIN_CFG2_P013_3_CFG_PORT_5,PORT_PIN_CFG2_P013_4_CFG_PORT_5,PORT_PIN_CFG2_P013_5_CFG_PORT_5,PORT_PIN_CFG2_P013_6_CFG_PORT_5,PORT_PIN_CFG2_P013_7_CFG_PORT_5),    \
    PORT_SET_CFG_OUT(PORT_PIN_CFG2_P013_0_CFG_PORT_6,PORT_PIN_CFG2_P013_1_CFG_PORT_6,PORT_PIN_CFG2_P013_2_CFG_PORT_6,PORT_PIN_CFG2_P013_3_CFG_PORT_6,PORT_PIN_CFG2_P013_4_CFG_PORT_6,PORT_PIN_CFG2_P013_5_CFG_PORT_6,PORT_PIN_CFG2_P013_6_CFG_PORT_6,PORT_PIN_CFG2_P013_7_CFG_PORT_6,PORT_PIN_CFG2_P013_0_CFG_PORT_7,PORT_PIN_CFG2_P013_1_CFG_PORT_7,PORT_PIN_CFG2_P013_2_CFG_PORT_7,PORT_PIN_CFG2_P013_3_CFG_PORT_7,PORT_PIN_CFG2_P013_4_CFG_PORT_7,PORT_PIN_CFG2_P013_5_CFG_PORT_7,PORT_PIN_CFG2_P013_6_CFG_PORT_7,PORT_PIN_CFG2_P013_7_CFG_PORT_7),    \
    PORT_SET_CFG_SIO(PORT_SIO_CFG2_P013_01_CFG_PORT_0,PORT_SIO_CFG2_P013_01_CFG_PORT_1,PORT_SIO_CFG2_P013_01_CFG_PORT_2,PORT_SIO_CFG2_P013_01_CFG_PORT_3,PORT_SIO_CFG2_P013_23_CFG_PORT_0,PORT_SIO_CFG2_P013_23_CFG_PORT_1,PORT_SIO_CFG2_P013_23_CFG_PORT_2,PORT_SIO_CFG2_P013_23_CFG_PORT_3,PORT_SIO_CFG2_P013_45_CFG_PORT_0,PORT_SIO_CFG2_P013_45_CFG_PORT_1,PORT_SIO_CFG2_P013_45_CFG_PORT_2,PORT_SIO_CFG2_P013_45_CFG_PORT_3,PORT_SIO_CFG2_P013_67_CFG_PORT_0,PORT_SIO_CFG2_P013_67_CFG_PORT_1,PORT_SIO_CFG2_P013_67_CFG_PORT_2,PORT_SIO_CFG2_P013_67_CFG_PORT_3),    \
    PORT_SET_SIMPLE_8BIT(PORT_SIO_CFG2_P013_01_CFG_PORT_4,PORT_SIO_CFG2_P013_23_CFG_PORT_4,PORT_SIO_CFG2_P013_45_CFG_PORT_4,PORT_SIO_CFG2_P013_67_CFG_PORT_4, 0, 0, 0, 0),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG2_P013_0_CFG_PORT_8,PORT_PIN_CFG2_P013_1_CFG_PORT_8,PORT_PIN_CFG2_P013_2_CFG_PORT_8,PORT_PIN_CFG2_P013_3_CFG_PORT_8,PORT_PIN_CFG2_P013_4_CFG_PORT_8,PORT_PIN_CFG2_P013_5_CFG_PORT_8,PORT_PIN_CFG2_P013_6_CFG_PORT_8,PORT_PIN_CFG2_P013_7_CFG_PORT_8),    \
    PORT_SET_CFG_OUT2(PORT_PIN_CFG2_P013_0_CFG_PORT_16,PORT_PIN_CFG2_P013_1_CFG_PORT_16,PORT_PIN_CFG2_P013_2_CFG_PORT_16,PORT_PIN_CFG2_P013_3_CFG_PORT_16,PORT_PIN_CFG2_P013_4_CFG_PORT_16,PORT_PIN_CFG2_P013_5_CFG_PORT_16,PORT_PIN_CFG2_P013_6_CFG_PORT_16,PORT_PIN_CFG2_P013_7_CFG_PORT_16),    \
    PORT_SET_CFG_SLEW_EXT(PORT_PIN_CFG2_P013_0_CFG_PORT_17,PORT_PIN_CFG2_P013_1_CFG_PORT_17,PORT_PIN_CFG2_P013_2_CFG_PORT_17,PORT_PIN_CFG2_P013_3_CFG_PORT_17,PORT_PIN_CFG2_P013_4_CFG_PORT_17,PORT_PIN_CFG2_P013_5_CFG_PORT_17,PORT_PIN_CFG2_P013_6_CFG_PORT_17,PORT_PIN_CFG2_P013_7_CFG_PORT_17),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG2_P013_0_CFG_PORT_18,PORT_PIN_CFG2_P013_1_CFG_PORT_18,PORT_PIN_CFG2_P013_2_CFG_PORT_18,PORT_PIN_CFG2_P013_3_CFG_PORT_18),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG2_P013_4_CFG_PORT_18,PORT_PIN_CFG2_P013_5_CFG_PORT_18,PORT_PIN_CFG2_P013_6_CFG_PORT_18,PORT_PIN_CFG2_P013_7_CFG_PORT_18),    \
    PORT_SET_CTL(PORT_PIN_CFG2_P013_0_CFG_PORT_1,PORT_PIN_CFG2_P013_1_CFG_PORT_1,PORT_PIN_CFG2_P013_2_CFG_PORT_1,PORT_PIN_CFG2_P013_3_CFG_PORT_1,PORT_PIN_CFG2_P013_4_CFG_PORT_1,PORT_PIN_CFG2_P013_5_CFG_PORT_1,PORT_PIN_CFG2_P013_6_CFG_PORT_1,PORT_PIN_CFG2_P013_7_CFG_PORT_1,PORT_CFG2_P013_CFG_PORT_0,PORT_CFG2_P013_CFG_PORT_1,PORT_CFG2_P013_CFG_PORT_2,PORT_CFG2_P013_CFG_PORT_3),    \
    PORT_SET_SYNC_CTL(PORT_PIN_CFG2_P013_0_CFG_PORT_2,PORT_PIN_CFG2_P013_1_CFG_PORT_2,PORT_PIN_CFG2_P013_2_CFG_PORT_2,PORT_PIN_CFG2_P013_3_CFG_PORT_2,PORT_PIN_CFG2_P013_4_CFG_PORT_2,PORT_PIN_CFG2_P013_5_CFG_PORT_2,PORT_PIN_CFG2_P013_6_CFG_PORT_2,PORT_PIN_CFG2_P013_7_CFG_PORT_2,PORT_PIN_CFG2_P013_0_CFG_PORT_3,PORT_PIN_CFG2_P013_1_CFG_PORT_3,PORT_PIN_CFG2_P013_2_CFG_PORT_3,PORT_PIN_CFG2_P013_3_CFG_PORT_3,PORT_PIN_CFG2_P013_4_CFG_PORT_3,PORT_PIN_CFG2_P013_5_CFG_PORT_3,PORT_PIN_CFG2_P013_6_CFG_PORT_3,PORT_PIN_CFG2_P013_7_CFG_PORT_3),    \
    {                                                                                      \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P013_0_CFG_PORT_9,PORT_PIN_CFG2_P013_0_CFG_PORT_10,PORT_PIN_CFG2_P013_0_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P013_1_CFG_PORT_9,PORT_PIN_CFG2_P013_1_CFG_PORT_10,PORT_PIN_CFG2_P013_1_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P013_2_CFG_PORT_9,PORT_PIN_CFG2_P013_2_CFG_PORT_10,PORT_PIN_CFG2_P013_2_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P013_3_CFG_PORT_9,PORT_PIN_CFG2_P013_3_CFG_PORT_10,PORT_PIN_CFG2_P013_3_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P013_4_CFG_PORT_9,PORT_PIN_CFG2_P013_4_CFG_PORT_10,PORT_PIN_CFG2_P013_4_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P013_5_CFG_PORT_9,PORT_PIN_CFG2_P013_5_CFG_PORT_10,PORT_PIN_CFG2_P013_5_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P013_6_CFG_PORT_9,PORT_PIN_CFG2_P013_6_CFG_PORT_10,PORT_PIN_CFG2_P013_6_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P013_7_CFG_PORT_9,PORT_PIN_CFG2_P013_7_CFG_PORT_10,PORT_PIN_CFG2_P013_7_CFG_PORT_11)     \
    },                                                                                     \
    {                                                                                      \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P013_0_CFG_PORT_12,PORT_PIN_CFG2_P013_0_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P013_1_CFG_PORT_12,PORT_PIN_CFG2_P013_1_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P013_2_CFG_PORT_12,PORT_PIN_CFG2_P013_2_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P013_3_CFG_PORT_12,PORT_PIN_CFG2_P013_3_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P013_4_CFG_PORT_12,PORT_PIN_CFG2_P013_4_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P013_5_CFG_PORT_12,PORT_PIN_CFG2_P013_5_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P013_6_CFG_PORT_12,PORT_PIN_CFG2_P013_6_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P013_7_CFG_PORT_12,PORT_PIN_CFG2_P013_7_CFG_PORT_13)     \
    },                                                                                     \
    PORT_SET_DU_SEL(PORT_CFG2_P013_CFG_PORT_4,PORT_CFG2_P013_CFG_PORT_5,PORT_CFG2_P013_CFG_PORT_6,PORT_CFG2_P013_CFG_PORT_7,PORT_CFG2_P013_CFG_PORT_8),    \
    PORT_SET_DU_CTL(PORT_CFG2_P013_CFG_PORT_9,PORT_CFG2_P013_CFG_PORT_10),    \
    PORT_CFG2_P013_CFG_PORT_11,    \
    PORT_SET_DIRECTION_CHANGEABLE(PORT_PIN_CFG2_P013_0_CFG_ADD_0,PORT_PIN_CFG2_P013_1_CFG_ADD_0,PORT_PIN_CFG2_P013_2_CFG_ADD_0,PORT_PIN_CFG2_P013_3_CFG_ADD_0,PORT_PIN_CFG2_P013_4_CFG_ADD_0,PORT_PIN_CFG2_P013_5_CFG_ADD_0,PORT_PIN_CFG2_P013_6_CFG_ADD_0,PORT_PIN_CFG2_P013_7_CFG_ADD_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG2_P013_0_CFG_ADD_1,PORT_PIN_CFG2_P013_1_CFG_ADD_1,PORT_PIN_CFG2_P013_2_CFG_ADD_1,PORT_PIN_CFG2_P013_3_CFG_ADD_1,PORT_PIN_CFG2_P013_4_CFG_ADD_1,PORT_PIN_CFG2_P013_5_CFG_ADD_1,PORT_PIN_CFG2_P013_6_CFG_ADD_1,PORT_PIN_CFG2_P013_7_CFG_ADD_1),    \
    {                                                                                      \
      PORT_PIN_CFG2_P013_0_CFG_PORT_4,    \
      PORT_PIN_CFG2_P013_1_CFG_PORT_4,    \
      PORT_PIN_CFG2_P013_2_CFG_PORT_4,    \
      PORT_PIN_CFG2_P013_3_CFG_PORT_4,    \
      PORT_PIN_CFG2_P013_4_CFG_PORT_4,    \
      PORT_PIN_CFG2_P013_5_CFG_PORT_4,    \
      PORT_PIN_CFG2_P013_6_CFG_PORT_4,    \
      PORT_PIN_CFG2_P013_7_CFG_PORT_4     \
    },                                                                                     \
    13U,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_TRUE,  \
    PORT_FALSE,  \
    PORT_FALSE  \
  },                                                                                       \
  {                                                                                        \
    PORT_CFG_DERIVATE_USE_PORT_14,                                                          \
    PORT_SET_PORT_SEL(PORT_PIN_CFG2_P014_0_CFG_PORT_0,PORT_PIN_CFG2_P014_1_CFG_PORT_0,PORT_PIN_CFG2_P014_2_CFG_PORT_0,PORT_PIN_CFG2_P014_3_CFG_PORT_0),    \
    PORT_SET_PORT_SEL(PORT_PIN_CFG2_P014_4_CFG_PORT_0,PORT_PIN_CFG2_P014_5_CFG_PORT_0,PORT_PIN_CFG2_P014_6_CFG_PORT_0,PORT_PIN_CFG2_P014_7_CFG_PORT_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG2_P014_0_CFG_GPIO_1,PORT_PIN_CFG2_P014_1_CFG_GPIO_1,PORT_PIN_CFG2_P014_2_CFG_GPIO_1,PORT_PIN_CFG2_P014_3_CFG_GPIO_1,PORT_PIN_CFG2_P014_4_CFG_GPIO_1,PORT_PIN_CFG2_P014_5_CFG_GPIO_1,PORT_PIN_CFG2_P014_6_CFG_GPIO_1,PORT_PIN_CFG2_P014_7_CFG_GPIO_1),    \
    PORT_SET_CFG(PORT_PIN_CFG2_P014_0_CFG_PORT_14,PORT_PIN_CFG2_P014_0_CFG_PORT_15,PORT_PIN_CFG2_P014_1_CFG_PORT_14,PORT_PIN_CFG2_P014_1_CFG_PORT_15,PORT_PIN_CFG2_P014_2_CFG_PORT_14,PORT_PIN_CFG2_P014_2_CFG_PORT_15,PORT_PIN_CFG2_P014_3_CFG_PORT_14,PORT_PIN_CFG2_P014_3_CFG_PORT_15,PORT_PIN_CFG2_P014_4_CFG_PORT_14,PORT_PIN_CFG2_P014_4_CFG_PORT_15,PORT_PIN_CFG2_P014_5_CFG_PORT_14,PORT_PIN_CFG2_P014_5_CFG_PORT_15,PORT_PIN_CFG2_P014_6_CFG_PORT_14,PORT_PIN_CFG2_P014_6_CFG_PORT_15,PORT_PIN_CFG2_P014_7_CFG_PORT_14,PORT_PIN_CFG2_P014_7_CFG_PORT_15),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG2_P014_0_CFG_PORT_5,PORT_PIN_CFG2_P014_1_CFG_PORT_5,PORT_PIN_CFG2_P014_2_CFG_PORT_5,PORT_PIN_CFG2_P014_3_CFG_PORT_5,PORT_PIN_CFG2_P014_4_CFG_PORT_5,PORT_PIN_CFG2_P014_5_CFG_PORT_5,PORT_PIN_CFG2_P014_6_CFG_PORT_5,PORT_PIN_CFG2_P014_7_CFG_PORT_5),    \
    PORT_SET_CFG_OUT(PORT_PIN_CFG2_P014_0_CFG_PORT_6,PORT_PIN_CFG2_P014_1_CFG_PORT_6,PORT_PIN_CFG2_P014_2_CFG_PORT_6,PORT_PIN_CFG2_P014_3_CFG_PORT_6,PORT_PIN_CFG2_P014_4_CFG_PORT_6,PORT_PIN_CFG2_P014_5_CFG_PORT_6,PORT_PIN_CFG2_P014_6_CFG_PORT_6,PORT_PIN_CFG2_P014_7_CFG_PORT_6,PORT_PIN_CFG2_P014_0_CFG_PORT_7,PORT_PIN_CFG2_P014_1_CFG_PORT_7,PORT_PIN_CFG2_P014_2_CFG_PORT_7,PORT_PIN_CFG2_P014_3_CFG_PORT_7,PORT_PIN_CFG2_P014_4_CFG_PORT_7,PORT_PIN_CFG2_P014_5_CFG_PORT_7,PORT_PIN_CFG2_P014_6_CFG_PORT_7,PORT_PIN_CFG2_P014_7_CFG_PORT_7),    \
    PORT_SET_CFG_SIO(PORT_SIO_CFG2_P014_01_CFG_PORT_0,PORT_SIO_CFG2_P014_01_CFG_PORT_1,PORT_SIO_CFG2_P014_01_CFG_PORT_2,PORT_SIO_CFG2_P014_01_CFG_PORT_3,PORT_SIO_CFG2_P014_23_CFG_PORT_0,PORT_SIO_CFG2_P014_23_CFG_PORT_1,PORT_SIO_CFG2_P014_23_CFG_PORT_2,PORT_SIO_CFG2_P014_23_CFG_PORT_3,PORT_SIO_CFG2_P014_45_CFG_PORT_0,PORT_SIO_CFG2_P014_45_CFG_PORT_1,PORT_SIO_CFG2_P014_45_CFG_PORT_2,PORT_SIO_CFG2_P014_45_CFG_PORT_3,PORT_SIO_CFG2_P014_67_CFG_PORT_0,PORT_SIO_CFG2_P014_67_CFG_PORT_1,PORT_SIO_CFG2_P014_67_CFG_PORT_2,PORT_SIO_CFG2_P014_67_CFG_PORT_3),    \
    PORT_SET_SIMPLE_8BIT(PORT_SIO_CFG2_P014_01_CFG_PORT_4,PORT_SIO_CFG2_P014_23_CFG_PORT_4,PORT_SIO_CFG2_P014_45_CFG_PORT_4,PORT_SIO_CFG2_P014_67_CFG_PORT_4, 0, 0, 0, 0),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG2_P014_0_CFG_PORT_8,PORT_PIN_CFG2_P014_1_CFG_PORT_8,PORT_PIN_CFG2_P014_2_CFG_PORT_8,PORT_PIN_CFG2_P014_3_CFG_PORT_8,PORT_PIN_CFG2_P014_4_CFG_PORT_8,PORT_PIN_CFG2_P014_5_CFG_PORT_8,PORT_PIN_CFG2_P014_6_CFG_PORT_8,PORT_PIN_CFG2_P014_7_CFG_PORT_8),    \
    PORT_SET_CFG_OUT2(PORT_PIN_CFG2_P014_0_CFG_PORT_16,PORT_PIN_CFG2_P014_1_CFG_PORT_16,PORT_PIN_CFG2_P014_2_CFG_PORT_16,PORT_PIN_CFG2_P014_3_CFG_PORT_16,PORT_PIN_CFG2_P014_4_CFG_PORT_16,PORT_PIN_CFG2_P014_5_CFG_PORT_16,PORT_PIN_CFG2_P014_6_CFG_PORT_16,PORT_PIN_CFG2_P014_7_CFG_PORT_16),    \
    PORT_SET_CFG_SLEW_EXT(PORT_PIN_CFG2_P014_0_CFG_PORT_17,PORT_PIN_CFG2_P014_1_CFG_PORT_17,PORT_PIN_CFG2_P014_2_CFG_PORT_17,PORT_PIN_CFG2_P014_3_CFG_PORT_17,PORT_PIN_CFG2_P014_4_CFG_PORT_17,PORT_PIN_CFG2_P014_5_CFG_PORT_17,PORT_PIN_CFG2_P014_6_CFG_PORT_17,PORT_PIN_CFG2_P014_7_CFG_PORT_17),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG2_P014_0_CFG_PORT_18,PORT_PIN_CFG2_P014_1_CFG_PORT_18,PORT_PIN_CFG2_P014_2_CFG_PORT_18,PORT_PIN_CFG2_P014_3_CFG_PORT_18),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG2_P014_4_CFG_PORT_18,PORT_PIN_CFG2_P014_5_CFG_PORT_18,PORT_PIN_CFG2_P014_6_CFG_PORT_18,PORT_PIN_CFG2_P014_7_CFG_PORT_18),    \
    PORT_SET_CTL(PORT_PIN_CFG2_P014_0_CFG_PORT_1,PORT_PIN_CFG2_P014_1_CFG_PORT_1,PORT_PIN_CFG2_P014_2_CFG_PORT_1,PORT_PIN_CFG2_P014_3_CFG_PORT_1,PORT_PIN_CFG2_P014_4_CFG_PORT_1,PORT_PIN_CFG2_P014_5_CFG_PORT_1,PORT_PIN_CFG2_P014_6_CFG_PORT_1,PORT_PIN_CFG2_P014_7_CFG_PORT_1,PORT_CFG2_P014_CFG_PORT_0,PORT_CFG2_P014_CFG_PORT_1,PORT_CFG2_P014_CFG_PORT_2,PORT_CFG2_P014_CFG_PORT_3),    \
    PORT_SET_SYNC_CTL(PORT_PIN_CFG2_P014_0_CFG_PORT_2,PORT_PIN_CFG2_P014_1_CFG_PORT_2,PORT_PIN_CFG2_P014_2_CFG_PORT_2,PORT_PIN_CFG2_P014_3_CFG_PORT_2,PORT_PIN_CFG2_P014_4_CFG_PORT_2,PORT_PIN_CFG2_P014_5_CFG_PORT_2,PORT_PIN_CFG2_P014_6_CFG_PORT_2,PORT_PIN_CFG2_P014_7_CFG_PORT_2,PORT_PIN_CFG2_P014_0_CFG_PORT_3,PORT_PIN_CFG2_P014_1_CFG_PORT_3,PORT_PIN_CFG2_P014_2_CFG_PORT_3,PORT_PIN_CFG2_P014_3_CFG_PORT_3,PORT_PIN_CFG2_P014_4_CFG_PORT_3,PORT_PIN_CFG2_P014_5_CFG_PORT_3,PORT_PIN_CFG2_P014_6_CFG_PORT_3,PORT_PIN_CFG2_P014_7_CFG_PORT_3),    \
    {                                                                                      \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P014_0_CFG_PORT_9,PORT_PIN_CFG2_P014_0_CFG_PORT_10,PORT_PIN_CFG2_P014_0_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P014_1_CFG_PORT_9,PORT_PIN_CFG2_P014_1_CFG_PORT_10,PORT_PIN_CFG2_P014_1_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P014_2_CFG_PORT_9,PORT_PIN_CFG2_P014_2_CFG_PORT_10,PORT_PIN_CFG2_P014_2_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P014_3_CFG_PORT_9,PORT_PIN_CFG2_P014_3_CFG_PORT_10,PORT_PIN_CFG2_P014_3_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P014_4_CFG_PORT_9,PORT_PIN_CFG2_P014_4_CFG_PORT_10,PORT_PIN_CFG2_P014_4_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P014_5_CFG_PORT_9,PORT_PIN_CFG2_P014_5_CFG_PORT_10,PORT_PIN_CFG2_P014_5_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P014_6_CFG_PORT_9,PORT_PIN_CFG2_P014_6_CFG_PORT_10,PORT_PIN_CFG2_P014_6_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P014_7_CFG_PORT_9,PORT_PIN_CFG2_P014_7_CFG_PORT_10,PORT_PIN_CFG2_P014_7_CFG_PORT_11)     \
    },                                                                                     \
    {                                                                                      \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P014_0_CFG_PORT_12,PORT_PIN_CFG2_P014_0_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P014_1_CFG_PORT_12,PORT_PIN_CFG2_P014_1_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P014_2_CFG_PORT_12,PORT_PIN_CFG2_P014_2_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P014_3_CFG_PORT_12,PORT_PIN_CFG2_P014_3_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P014_4_CFG_PORT_12,PORT_PIN_CFG2_P014_4_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P014_5_CFG_PORT_12,PORT_PIN_CFG2_P014_5_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P014_6_CFG_PORT_12,PORT_PIN_CFG2_P014_6_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P014_7_CFG_PORT_12,PORT_PIN_CFG2_P014_7_CFG_PORT_13)     \
    },                                                                                     \
    PORT_SET_DU_SEL(PORT_CFG2_P014_CFG_PORT_4,PORT_CFG2_P014_CFG_PORT_5,PORT_CFG2_P014_CFG_PORT_6,PORT_CFG2_P014_CFG_PORT_7,PORT_CFG2_P014_CFG_PORT_8),    \
    PORT_SET_DU_CTL(PORT_CFG2_P014_CFG_PORT_9,PORT_CFG2_P014_CFG_PORT_10),    \
    PORT_CFG2_P014_CFG_PORT_11,    \
    PORT_SET_DIRECTION_CHANGEABLE(PORT_PIN_CFG2_P014_0_CFG_ADD_0,PORT_PIN_CFG2_P014_1_CFG_ADD_0,PORT_PIN_CFG2_P014_2_CFG_ADD_0,PORT_PIN_CFG2_P014_3_CFG_ADD_0,PORT_PIN_CFG2_P014_4_CFG_ADD_0,PORT_PIN_CFG2_P014_5_CFG_ADD_0,PORT_PIN_CFG2_P014_6_CFG_ADD_0,PORT_PIN_CFG2_P014_7_CFG_ADD_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG2_P014_0_CFG_ADD_1,PORT_PIN_CFG2_P014_1_CFG_ADD_1,PORT_PIN_CFG2_P014_2_CFG_ADD_1,PORT_PIN_CFG2_P014_3_CFG_ADD_1,PORT_PIN_CFG2_P014_4_CFG_ADD_1,PORT_PIN_CFG2_P014_5_CFG_ADD_1,PORT_PIN_CFG2_P014_6_CFG_ADD_1,PORT_PIN_CFG2_P014_7_CFG_ADD_1),    \
    {                                                                                      \
      PORT_PIN_CFG2_P014_0_CFG_PORT_4,    \
      PORT_PIN_CFG2_P014_1_CFG_PORT_4,    \
      PORT_PIN_CFG2_P014_2_CFG_PORT_4,    \
      PORT_PIN_CFG2_P014_3_CFG_PORT_4,    \
      PORT_PIN_CFG2_P014_4_CFG_PORT_4,    \
      PORT_PIN_CFG2_P014_5_CFG_PORT_4,    \
      PORT_PIN_CFG2_P014_6_CFG_PORT_4,    \
      PORT_PIN_CFG2_P014_7_CFG_PORT_4     \
    },                                                                                     \
    14U,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_TRUE,  \
    PORT_FALSE,  \
    PORT_FALSE  \
  },                                                                                       \
  {                                                                                        \
    PORT_CFG_DERIVATE_USE_PORT_18,                                                          \
    PORT_SET_PORT_SEL(PORT_PIN_CFG2_P018_0_CFG_PORT_0,PORT_PIN_CFG2_P018_1_CFG_PORT_0,PORT_PIN_CFG2_P018_2_CFG_PORT_0,PORT_PIN_CFG2_P018_3_CFG_PORT_0),    \
    PORT_SET_PORT_SEL(PORT_PIN_CFG2_P018_4_CFG_PORT_0,PORT_PIN_CFG2_P018_5_CFG_PORT_0,PORT_PIN_CFG2_P018_6_CFG_PORT_0,PORT_PIN_CFG2_P018_7_CFG_PORT_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG2_P018_0_CFG_GPIO_1,PORT_PIN_CFG2_P018_1_CFG_GPIO_1,PORT_PIN_CFG2_P018_2_CFG_GPIO_1,PORT_PIN_CFG2_P018_3_CFG_GPIO_1,PORT_PIN_CFG2_P018_4_CFG_GPIO_1,PORT_PIN_CFG2_P018_5_CFG_GPIO_1,PORT_PIN_CFG2_P018_6_CFG_GPIO_1,PORT_PIN_CFG2_P018_7_CFG_GPIO_1),    \
    PORT_SET_CFG(PORT_PIN_CFG2_P018_0_CFG_PORT_14,PORT_PIN_CFG2_P018_0_CFG_PORT_15,PORT_PIN_CFG2_P018_1_CFG_PORT_14,PORT_PIN_CFG2_P018_1_CFG_PORT_15,PORT_PIN_CFG2_P018_2_CFG_PORT_14,PORT_PIN_CFG2_P018_2_CFG_PORT_15,PORT_PIN_CFG2_P018_3_CFG_PORT_14,PORT_PIN_CFG2_P018_3_CFG_PORT_15,PORT_PIN_CFG2_P018_4_CFG_PORT_14,PORT_PIN_CFG2_P018_4_CFG_PORT_15,PORT_PIN_CFG2_P018_5_CFG_PORT_14,PORT_PIN_CFG2_P018_5_CFG_PORT_15,PORT_PIN_CFG2_P018_6_CFG_PORT_14,PORT_PIN_CFG2_P018_6_CFG_PORT_15,PORT_PIN_CFG2_P018_7_CFG_PORT_14,PORT_PIN_CFG2_P018_7_CFG_PORT_15),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG2_P018_0_CFG_PORT_5,PORT_PIN_CFG2_P018_1_CFG_PORT_5,PORT_PIN_CFG2_P018_2_CFG_PORT_5,PORT_PIN_CFG2_P018_3_CFG_PORT_5,PORT_PIN_CFG2_P018_4_CFG_PORT_5,PORT_PIN_CFG2_P018_5_CFG_PORT_5,PORT_PIN_CFG2_P018_6_CFG_PORT_5,PORT_PIN_CFG2_P018_7_CFG_PORT_5),    \
    PORT_SET_CFG_OUT(PORT_PIN_CFG2_P018_0_CFG_PORT_6,PORT_PIN_CFG2_P018_1_CFG_PORT_6,PORT_PIN_CFG2_P018_2_CFG_PORT_6,PORT_PIN_CFG2_P018_3_CFG_PORT_6,PORT_PIN_CFG2_P018_4_CFG_PORT_6,PORT_PIN_CFG2_P018_5_CFG_PORT_6,PORT_PIN_CFG2_P018_6_CFG_PORT_6,PORT_PIN_CFG2_P018_7_CFG_PORT_6,PORT_PIN_CFG2_P018_0_CFG_PORT_7,PORT_PIN_CFG2_P018_1_CFG_PORT_7,PORT_PIN_CFG2_P018_2_CFG_PORT_7,PORT_PIN_CFG2_P018_3_CFG_PORT_7,PORT_PIN_CFG2_P018_4_CFG_PORT_7,PORT_PIN_CFG2_P018_5_CFG_PORT_7,PORT_PIN_CFG2_P018_6_CFG_PORT_7,PORT_PIN_CFG2_P018_7_CFG_PORT_7),    \
    PORT_SET_CFG_SIO(PORT_SIO_CFG2_P018_01_CFG_PORT_0,PORT_SIO_CFG2_P018_01_CFG_PORT_1,PORT_SIO_CFG2_P018_01_CFG_PORT_2,PORT_SIO_CFG2_P018_01_CFG_PORT_3,PORT_SIO_CFG2_P018_23_CFG_PORT_0,PORT_SIO_CFG2_P018_23_CFG_PORT_1,PORT_SIO_CFG2_P018_23_CFG_PORT_2,PORT_SIO_CFG2_P018_23_CFG_PORT_3,PORT_SIO_CFG2_P018_45_CFG_PORT_0,PORT_SIO_CFG2_P018_45_CFG_PORT_1,PORT_SIO_CFG2_P018_45_CFG_PORT_2,PORT_SIO_CFG2_P018_45_CFG_PORT_3,PORT_SIO_CFG2_P018_67_CFG_PORT_0,PORT_SIO_CFG2_P018_67_CFG_PORT_1,PORT_SIO_CFG2_P018_67_CFG_PORT_2,PORT_SIO_CFG2_P018_67_CFG_PORT_3),    \
    PORT_SET_SIMPLE_8BIT(PORT_SIO_CFG2_P018_01_CFG_PORT_4,PORT_SIO_CFG2_P018_23_CFG_PORT_4,PORT_SIO_CFG2_P018_45_CFG_PORT_4,PORT_SIO_CFG2_P018_67_CFG_PORT_4, 0, 0, 0, 0),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG2_P018_0_CFG_PORT_8,PORT_PIN_CFG2_P018_1_CFG_PORT_8,PORT_PIN_CFG2_P018_2_CFG_PORT_8,PORT_PIN_CFG2_P018_3_CFG_PORT_8,PORT_PIN_CFG2_P018_4_CFG_PORT_8,PORT_PIN_CFG2_P018_5_CFG_PORT_8,PORT_PIN_CFG2_P018_6_CFG_PORT_8,PORT_PIN_CFG2_P018_7_CFG_PORT_8),    \
    PORT_SET_CFG_OUT2(PORT_PIN_CFG2_P018_0_CFG_PORT_16,PORT_PIN_CFG2_P018_1_CFG_PORT_16,PORT_PIN_CFG2_P018_2_CFG_PORT_16,PORT_PIN_CFG2_P018_3_CFG_PORT_16,PORT_PIN_CFG2_P018_4_CFG_PORT_16,PORT_PIN_CFG2_P018_5_CFG_PORT_16,PORT_PIN_CFG2_P018_6_CFG_PORT_16,PORT_PIN_CFG2_P018_7_CFG_PORT_16),    \
    PORT_SET_CFG_SLEW_EXT(PORT_PIN_CFG2_P018_0_CFG_PORT_17,PORT_PIN_CFG2_P018_1_CFG_PORT_17,PORT_PIN_CFG2_P018_2_CFG_PORT_17,PORT_PIN_CFG2_P018_3_CFG_PORT_17,PORT_PIN_CFG2_P018_4_CFG_PORT_17,PORT_PIN_CFG2_P018_5_CFG_PORT_17,PORT_PIN_CFG2_P018_6_CFG_PORT_17,PORT_PIN_CFG2_P018_7_CFG_PORT_17),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG2_P018_0_CFG_PORT_18,PORT_PIN_CFG2_P018_1_CFG_PORT_18,PORT_PIN_CFG2_P018_2_CFG_PORT_18,PORT_PIN_CFG2_P018_3_CFG_PORT_18),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG2_P018_4_CFG_PORT_18,PORT_PIN_CFG2_P018_5_CFG_PORT_18,PORT_PIN_CFG2_P018_6_CFG_PORT_18,PORT_PIN_CFG2_P018_7_CFG_PORT_18),    \
    PORT_SET_CTL(PORT_PIN_CFG2_P018_0_CFG_PORT_1,PORT_PIN_CFG2_P018_1_CFG_PORT_1,PORT_PIN_CFG2_P018_2_CFG_PORT_1,PORT_PIN_CFG2_P018_3_CFG_PORT_1,PORT_PIN_CFG2_P018_4_CFG_PORT_1,PORT_PIN_CFG2_P018_5_CFG_PORT_1,PORT_PIN_CFG2_P018_6_CFG_PORT_1,PORT_PIN_CFG2_P018_7_CFG_PORT_1,PORT_CFG2_P018_CFG_PORT_0,PORT_CFG2_P018_CFG_PORT_1,PORT_CFG2_P018_CFG_PORT_2,PORT_CFG2_P018_CFG_PORT_3),    \
    PORT_SET_SYNC_CTL(PORT_PIN_CFG2_P018_0_CFG_PORT_2,PORT_PIN_CFG2_P018_1_CFG_PORT_2,PORT_PIN_CFG2_P018_2_CFG_PORT_2,PORT_PIN_CFG2_P018_3_CFG_PORT_2,PORT_PIN_CFG2_P018_4_CFG_PORT_2,PORT_PIN_CFG2_P018_5_CFG_PORT_2,PORT_PIN_CFG2_P018_6_CFG_PORT_2,PORT_PIN_CFG2_P018_7_CFG_PORT_2,PORT_PIN_CFG2_P018_0_CFG_PORT_3,PORT_PIN_CFG2_P018_1_CFG_PORT_3,PORT_PIN_CFG2_P018_2_CFG_PORT_3,PORT_PIN_CFG2_P018_3_CFG_PORT_3,PORT_PIN_CFG2_P018_4_CFG_PORT_3,PORT_PIN_CFG2_P018_5_CFG_PORT_3,PORT_PIN_CFG2_P018_6_CFG_PORT_3,PORT_PIN_CFG2_P018_7_CFG_PORT_3),    \
    {                                                                                      \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P018_0_CFG_PORT_9,PORT_PIN_CFG2_P018_0_CFG_PORT_10,PORT_PIN_CFG2_P018_0_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P018_1_CFG_PORT_9,PORT_PIN_CFG2_P018_1_CFG_PORT_10,PORT_PIN_CFG2_P018_1_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P018_2_CFG_PORT_9,PORT_PIN_CFG2_P018_2_CFG_PORT_10,PORT_PIN_CFG2_P018_2_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P018_3_CFG_PORT_9,PORT_PIN_CFG2_P018_3_CFG_PORT_10,PORT_PIN_CFG2_P018_3_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P018_4_CFG_PORT_9,PORT_PIN_CFG2_P018_4_CFG_PORT_10,PORT_PIN_CFG2_P018_4_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P018_5_CFG_PORT_9,PORT_PIN_CFG2_P018_5_CFG_PORT_10,PORT_PIN_CFG2_P018_5_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P018_6_CFG_PORT_9,PORT_PIN_CFG2_P018_6_CFG_PORT_10,PORT_PIN_CFG2_P018_6_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P018_7_CFG_PORT_9,PORT_PIN_CFG2_P018_7_CFG_PORT_10,PORT_PIN_CFG2_P018_7_CFG_PORT_11)     \
    },                                                                                     \
    {                                                                                      \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P018_0_CFG_PORT_12,PORT_PIN_CFG2_P018_0_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P018_1_CFG_PORT_12,PORT_PIN_CFG2_P018_1_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P018_2_CFG_PORT_12,PORT_PIN_CFG2_P018_2_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P018_3_CFG_PORT_12,PORT_PIN_CFG2_P018_3_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P018_4_CFG_PORT_12,PORT_PIN_CFG2_P018_4_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P018_5_CFG_PORT_12,PORT_PIN_CFG2_P018_5_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P018_6_CFG_PORT_12,PORT_PIN_CFG2_P018_6_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P018_7_CFG_PORT_12,PORT_PIN_CFG2_P018_7_CFG_PORT_13)     \
    },                                                                                     \
    PORT_SET_DU_SEL(PORT_CFG2_P018_CFG_PORT_4,PORT_CFG2_P018_CFG_PORT_5,PORT_CFG2_P018_CFG_PORT_6,PORT_CFG2_P018_CFG_PORT_7,PORT_CFG2_P018_CFG_PORT_8),    \
    PORT_SET_DU_CTL(PORT_CFG2_P018_CFG_PORT_9,PORT_CFG2_P018_CFG_PORT_10),    \
    PORT_CFG2_P018_CFG_PORT_11,    \
    PORT_SET_DIRECTION_CHANGEABLE(PORT_PIN_CFG2_P018_0_CFG_ADD_0,PORT_PIN_CFG2_P018_1_CFG_ADD_0,PORT_PIN_CFG2_P018_2_CFG_ADD_0,PORT_PIN_CFG2_P018_3_CFG_ADD_0,PORT_PIN_CFG2_P018_4_CFG_ADD_0,PORT_PIN_CFG2_P018_5_CFG_ADD_0,PORT_PIN_CFG2_P018_6_CFG_ADD_0,PORT_PIN_CFG2_P018_7_CFG_ADD_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG2_P018_0_CFG_ADD_1,PORT_PIN_CFG2_P018_1_CFG_ADD_1,PORT_PIN_CFG2_P018_2_CFG_ADD_1,PORT_PIN_CFG2_P018_3_CFG_ADD_1,PORT_PIN_CFG2_P018_4_CFG_ADD_1,PORT_PIN_CFG2_P018_5_CFG_ADD_1,PORT_PIN_CFG2_P018_6_CFG_ADD_1,PORT_PIN_CFG2_P018_7_CFG_ADD_1),    \
    {                                                                                      \
      PORT_PIN_CFG2_P018_0_CFG_PORT_4,    \
      PORT_PIN_CFG2_P018_1_CFG_PORT_4,    \
      PORT_PIN_CFG2_P018_2_CFG_PORT_4,    \
      PORT_PIN_CFG2_P018_3_CFG_PORT_4,    \
      PORT_PIN_CFG2_P018_4_CFG_PORT_4,    \
      PORT_PIN_CFG2_P018_5_CFG_PORT_4,    \
      PORT_PIN_CFG2_P018_6_CFG_PORT_4,    \
      PORT_PIN_CFG2_P018_7_CFG_PORT_4     \
    },                                                                                     \
    18U,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE  \
  },                                                                                       \
  {                                                                                        \
    PORT_CFG_DERIVATE_USE_PORT_19,                                                          \
    PORT_SET_PORT_SEL(PORT_PIN_CFG2_P019_0_CFG_PORT_0,PORT_PIN_CFG2_P019_1_CFG_PORT_0,PORT_PIN_CFG2_P019_2_CFG_PORT_0,PORT_PIN_CFG2_P019_3_CFG_PORT_0),    \
    PORT_SET_PORT_SEL(PORT_PIN_CFG2_P019_4_CFG_PORT_0,PORT_PIN_CFG2_P019_5_CFG_PORT_0,PORT_PIN_CFG2_P019_6_CFG_PORT_0,PORT_PIN_CFG2_P019_7_CFG_PORT_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG2_P019_0_CFG_GPIO_1,PORT_PIN_CFG2_P019_1_CFG_GPIO_1,PORT_PIN_CFG2_P019_2_CFG_GPIO_1,PORT_PIN_CFG2_P019_3_CFG_GPIO_1,PORT_PIN_CFG2_P019_4_CFG_GPIO_1,PORT_PIN_CFG2_P019_5_CFG_GPIO_1,PORT_PIN_CFG2_P019_6_CFG_GPIO_1,PORT_PIN_CFG2_P019_7_CFG_GPIO_1),    \
    PORT_SET_CFG(PORT_PIN_CFG2_P019_0_CFG_PORT_14,PORT_PIN_CFG2_P019_0_CFG_PORT_15,PORT_PIN_CFG2_P019_1_CFG_PORT_14,PORT_PIN_CFG2_P019_1_CFG_PORT_15,PORT_PIN_CFG2_P019_2_CFG_PORT_14,PORT_PIN_CFG2_P019_2_CFG_PORT_15,PORT_PIN_CFG2_P019_3_CFG_PORT_14,PORT_PIN_CFG2_P019_3_CFG_PORT_15,PORT_PIN_CFG2_P019_4_CFG_PORT_14,PORT_PIN_CFG2_P019_4_CFG_PORT_15,PORT_PIN_CFG2_P019_5_CFG_PORT_14,PORT_PIN_CFG2_P019_5_CFG_PORT_15,PORT_PIN_CFG2_P019_6_CFG_PORT_14,PORT_PIN_CFG2_P019_6_CFG_PORT_15,PORT_PIN_CFG2_P019_7_CFG_PORT_14,PORT_PIN_CFG2_P019_7_CFG_PORT_15),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG2_P019_0_CFG_PORT_5,PORT_PIN_CFG2_P019_1_CFG_PORT_5,PORT_PIN_CFG2_P019_2_CFG_PORT_5,PORT_PIN_CFG2_P019_3_CFG_PORT_5,PORT_PIN_CFG2_P019_4_CFG_PORT_5,PORT_PIN_CFG2_P019_5_CFG_PORT_5,PORT_PIN_CFG2_P019_6_CFG_PORT_5,PORT_PIN_CFG2_P019_7_CFG_PORT_5),    \
    PORT_SET_CFG_OUT(PORT_PIN_CFG2_P019_0_CFG_PORT_6,PORT_PIN_CFG2_P019_1_CFG_PORT_6,PORT_PIN_CFG2_P019_2_CFG_PORT_6,PORT_PIN_CFG2_P019_3_CFG_PORT_6,PORT_PIN_CFG2_P019_4_CFG_PORT_6,PORT_PIN_CFG2_P019_5_CFG_PORT_6,PORT_PIN_CFG2_P019_6_CFG_PORT_6,PORT_PIN_CFG2_P019_7_CFG_PORT_6,PORT_PIN_CFG2_P019_0_CFG_PORT_7,PORT_PIN_CFG2_P019_1_CFG_PORT_7,PORT_PIN_CFG2_P019_2_CFG_PORT_7,PORT_PIN_CFG2_P019_3_CFG_PORT_7,PORT_PIN_CFG2_P019_4_CFG_PORT_7,PORT_PIN_CFG2_P019_5_CFG_PORT_7,PORT_PIN_CFG2_P019_6_CFG_PORT_7,PORT_PIN_CFG2_P019_7_CFG_PORT_7),    \
    PORT_SET_CFG_SIO(PORT_SIO_CFG2_P019_01_CFG_PORT_0,PORT_SIO_CFG2_P019_01_CFG_PORT_1,PORT_SIO_CFG2_P019_01_CFG_PORT_2,PORT_SIO_CFG2_P019_01_CFG_PORT_3,PORT_SIO_CFG2_P019_23_CFG_PORT_0,PORT_SIO_CFG2_P019_23_CFG_PORT_1,PORT_SIO_CFG2_P019_23_CFG_PORT_2,PORT_SIO_CFG2_P019_23_CFG_PORT_3,PORT_SIO_CFG2_P019_45_CFG_PORT_0,PORT_SIO_CFG2_P019_45_CFG_PORT_1,PORT_SIO_CFG2_P019_45_CFG_PORT_2,PORT_SIO_CFG2_P019_45_CFG_PORT_3,PORT_SIO_CFG2_P019_67_CFG_PORT_0,PORT_SIO_CFG2_P019_67_CFG_PORT_1,PORT_SIO_CFG2_P019_67_CFG_PORT_2,PORT_SIO_CFG2_P019_67_CFG_PORT_3),    \
    PORT_SET_SIMPLE_8BIT(PORT_SIO_CFG2_P019_01_CFG_PORT_4,PORT_SIO_CFG2_P019_23_CFG_PORT_4,PORT_SIO_CFG2_P019_45_CFG_PORT_4,PORT_SIO_CFG2_P019_67_CFG_PORT_4, 0, 0, 0, 0),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG2_P019_0_CFG_PORT_8,PORT_PIN_CFG2_P019_1_CFG_PORT_8,PORT_PIN_CFG2_P019_2_CFG_PORT_8,PORT_PIN_CFG2_P019_3_CFG_PORT_8,PORT_PIN_CFG2_P019_4_CFG_PORT_8,PORT_PIN_CFG2_P019_5_CFG_PORT_8,PORT_PIN_CFG2_P019_6_CFG_PORT_8,PORT_PIN_CFG2_P019_7_CFG_PORT_8),    \
    PORT_SET_CFG_OUT2(PORT_PIN_CFG2_P019_0_CFG_PORT_16,PORT_PIN_CFG2_P019_1_CFG_PORT_16,PORT_PIN_CFG2_P019_2_CFG_PORT_16,PORT_PIN_CFG2_P019_3_CFG_PORT_16,PORT_PIN_CFG2_P019_4_CFG_PORT_16,PORT_PIN_CFG2_P019_5_CFG_PORT_16,PORT_PIN_CFG2_P019_6_CFG_PORT_16,PORT_PIN_CFG2_P019_7_CFG_PORT_16),    \
    PORT_SET_CFG_SLEW_EXT(PORT_PIN_CFG2_P019_0_CFG_PORT_17,PORT_PIN_CFG2_P019_1_CFG_PORT_17,PORT_PIN_CFG2_P019_2_CFG_PORT_17,PORT_PIN_CFG2_P019_3_CFG_PORT_17,PORT_PIN_CFG2_P019_4_CFG_PORT_17,PORT_PIN_CFG2_P019_5_CFG_PORT_17,PORT_PIN_CFG2_P019_6_CFG_PORT_17,PORT_PIN_CFG2_P019_7_CFG_PORT_17),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG2_P019_0_CFG_PORT_18,PORT_PIN_CFG2_P019_1_CFG_PORT_18,PORT_PIN_CFG2_P019_2_CFG_PORT_18,PORT_PIN_CFG2_P019_3_CFG_PORT_18),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG2_P019_4_CFG_PORT_18,PORT_PIN_CFG2_P019_5_CFG_PORT_18,PORT_PIN_CFG2_P019_6_CFG_PORT_18,PORT_PIN_CFG2_P019_7_CFG_PORT_18),    \
    PORT_SET_CTL(PORT_PIN_CFG2_P019_0_CFG_PORT_1,PORT_PIN_CFG2_P019_1_CFG_PORT_1,PORT_PIN_CFG2_P019_2_CFG_PORT_1,PORT_PIN_CFG2_P019_3_CFG_PORT_1,PORT_PIN_CFG2_P019_4_CFG_PORT_1,PORT_PIN_CFG2_P019_5_CFG_PORT_1,PORT_PIN_CFG2_P019_6_CFG_PORT_1,PORT_PIN_CFG2_P019_7_CFG_PORT_1,PORT_CFG2_P019_CFG_PORT_0,PORT_CFG2_P019_CFG_PORT_1,PORT_CFG2_P019_CFG_PORT_2,PORT_CFG2_P019_CFG_PORT_3),    \
    PORT_SET_SYNC_CTL(PORT_PIN_CFG2_P019_0_CFG_PORT_2,PORT_PIN_CFG2_P019_1_CFG_PORT_2,PORT_PIN_CFG2_P019_2_CFG_PORT_2,PORT_PIN_CFG2_P019_3_CFG_PORT_2,PORT_PIN_CFG2_P019_4_CFG_PORT_2,PORT_PIN_CFG2_P019_5_CFG_PORT_2,PORT_PIN_CFG2_P019_6_CFG_PORT_2,PORT_PIN_CFG2_P019_7_CFG_PORT_2,PORT_PIN_CFG2_P019_0_CFG_PORT_3,PORT_PIN_CFG2_P019_1_CFG_PORT_3,PORT_PIN_CFG2_P019_2_CFG_PORT_3,PORT_PIN_CFG2_P019_3_CFG_PORT_3,PORT_PIN_CFG2_P019_4_CFG_PORT_3,PORT_PIN_CFG2_P019_5_CFG_PORT_3,PORT_PIN_CFG2_P019_6_CFG_PORT_3,PORT_PIN_CFG2_P019_7_CFG_PORT_3),    \
    {                                                                                      \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P019_0_CFG_PORT_9,PORT_PIN_CFG2_P019_0_CFG_PORT_10,PORT_PIN_CFG2_P019_0_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P019_1_CFG_PORT_9,PORT_PIN_CFG2_P019_1_CFG_PORT_10,PORT_PIN_CFG2_P019_1_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P019_2_CFG_PORT_9,PORT_PIN_CFG2_P019_2_CFG_PORT_10,PORT_PIN_CFG2_P019_2_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P019_3_CFG_PORT_9,PORT_PIN_CFG2_P019_3_CFG_PORT_10,PORT_PIN_CFG2_P019_3_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P019_4_CFG_PORT_9,PORT_PIN_CFG2_P019_4_CFG_PORT_10,PORT_PIN_CFG2_P019_4_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P019_5_CFG_PORT_9,PORT_PIN_CFG2_P019_5_CFG_PORT_10,PORT_PIN_CFG2_P019_5_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P019_6_CFG_PORT_9,PORT_PIN_CFG2_P019_6_CFG_PORT_10,PORT_PIN_CFG2_P019_6_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P019_7_CFG_PORT_9,PORT_PIN_CFG2_P019_7_CFG_PORT_10,PORT_PIN_CFG2_P019_7_CFG_PORT_11)     \
    },                                                                                     \
    {                                                                                      \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P019_0_CFG_PORT_12,PORT_PIN_CFG2_P019_0_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P019_1_CFG_PORT_12,PORT_PIN_CFG2_P019_1_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P019_2_CFG_PORT_12,PORT_PIN_CFG2_P019_2_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P019_3_CFG_PORT_12,PORT_PIN_CFG2_P019_3_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P019_4_CFG_PORT_12,PORT_PIN_CFG2_P019_4_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P019_5_CFG_PORT_12,PORT_PIN_CFG2_P019_5_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P019_6_CFG_PORT_12,PORT_PIN_CFG2_P019_6_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P019_7_CFG_PORT_12,PORT_PIN_CFG2_P019_7_CFG_PORT_13)     \
    },                                                                                     \
    PORT_SET_DU_SEL(PORT_CFG2_P019_CFG_PORT_4,PORT_CFG2_P019_CFG_PORT_5,PORT_CFG2_P019_CFG_PORT_6,PORT_CFG2_P019_CFG_PORT_7,PORT_CFG2_P019_CFG_PORT_8),    \
    PORT_SET_DU_CTL(PORT_CFG2_P019_CFG_PORT_9,PORT_CFG2_P019_CFG_PORT_10),    \
    PORT_CFG2_P019_CFG_PORT_11,    \
    PORT_SET_DIRECTION_CHANGEABLE(PORT_PIN_CFG2_P019_0_CFG_ADD_0,PORT_PIN_CFG2_P019_1_CFG_ADD_0,PORT_PIN_CFG2_P019_2_CFG_ADD_0,PORT_PIN_CFG2_P019_3_CFG_ADD_0,PORT_PIN_CFG2_P019_4_CFG_ADD_0,PORT_PIN_CFG2_P019_5_CFG_ADD_0,PORT_PIN_CFG2_P019_6_CFG_ADD_0,PORT_PIN_CFG2_P019_7_CFG_ADD_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG2_P019_0_CFG_ADD_1,PORT_PIN_CFG2_P019_1_CFG_ADD_1,PORT_PIN_CFG2_P019_2_CFG_ADD_1,PORT_PIN_CFG2_P019_3_CFG_ADD_1,PORT_PIN_CFG2_P019_4_CFG_ADD_1,PORT_PIN_CFG2_P019_5_CFG_ADD_1,PORT_PIN_CFG2_P019_6_CFG_ADD_1,PORT_PIN_CFG2_P019_7_CFG_ADD_1),    \
    {                                                                                      \
      PORT_PIN_CFG2_P019_0_CFG_PORT_4,    \
      PORT_PIN_CFG2_P019_1_CFG_PORT_4,    \
      PORT_PIN_CFG2_P019_2_CFG_PORT_4,    \
      PORT_PIN_CFG2_P019_3_CFG_PORT_4,    \
      PORT_PIN_CFG2_P019_4_CFG_PORT_4,    \
      PORT_PIN_CFG2_P019_5_CFG_PORT_4,    \
      PORT_PIN_CFG2_P019_6_CFG_PORT_4,    \
      PORT_PIN_CFG2_P019_7_CFG_PORT_4     \
    },                                                                                     \
    19U,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE  \
  },                                                                                       \
  {                                                                                        \
    PORT_CFG_DERIVATE_USE_PORT_21,                                                          \
    PORT_SET_PORT_SEL(PORT_PIN_CFG2_P021_0_CFG_PORT_0,PORT_PIN_CFG2_P021_1_CFG_PORT_0,PORT_PIN_CFG2_P021_2_CFG_PORT_0,PORT_PIN_CFG2_P021_3_CFG_PORT_0),    \
    PORT_SET_PORT_SEL(PORT_PIN_CFG2_P021_4_CFG_PORT_0,PORT_PIN_CFG2_P021_5_CFG_PORT_0,PORT_PIN_CFG2_P021_6_CFG_PORT_0,PORT_PIN_CFG2_P021_7_CFG_PORT_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG2_P021_0_CFG_GPIO_1,PORT_PIN_CFG2_P021_1_CFG_GPIO_1,PORT_PIN_CFG2_P021_2_CFG_GPIO_1,PORT_PIN_CFG2_P021_3_CFG_GPIO_1,PORT_PIN_CFG2_P021_4_CFG_GPIO_1,PORT_PIN_CFG2_P021_5_CFG_GPIO_1,PORT_PIN_CFG2_P021_6_CFG_GPIO_1,PORT_PIN_CFG2_P021_7_CFG_GPIO_1),    \
    PORT_SET_CFG(PORT_PIN_CFG2_P021_0_CFG_PORT_14,PORT_PIN_CFG2_P021_0_CFG_PORT_15,PORT_PIN_CFG2_P021_1_CFG_PORT_14,PORT_PIN_CFG2_P021_1_CFG_PORT_15,PORT_PIN_CFG2_P021_2_CFG_PORT_14,PORT_PIN_CFG2_P021_2_CFG_PORT_15,PORT_PIN_CFG2_P021_3_CFG_PORT_14,PORT_PIN_CFG2_P021_3_CFG_PORT_15,PORT_PIN_CFG2_P021_4_CFG_PORT_14,PORT_PIN_CFG2_P021_4_CFG_PORT_15,PORT_PIN_CFG2_P021_5_CFG_PORT_14,PORT_PIN_CFG2_P021_5_CFG_PORT_15,PORT_PIN_CFG2_P021_6_CFG_PORT_14,PORT_PIN_CFG2_P021_6_CFG_PORT_15,PORT_PIN_CFG2_P021_7_CFG_PORT_14,PORT_PIN_CFG2_P021_7_CFG_PORT_15),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG2_P021_0_CFG_PORT_5,PORT_PIN_CFG2_P021_1_CFG_PORT_5,PORT_PIN_CFG2_P021_2_CFG_PORT_5,PORT_PIN_CFG2_P021_3_CFG_PORT_5,PORT_PIN_CFG2_P021_4_CFG_PORT_5,PORT_PIN_CFG2_P021_5_CFG_PORT_5,PORT_PIN_CFG2_P021_6_CFG_PORT_5,PORT_PIN_CFG2_P021_7_CFG_PORT_5),    \
    PORT_SET_CFG_OUT(PORT_PIN_CFG2_P021_0_CFG_PORT_6,PORT_PIN_CFG2_P021_1_CFG_PORT_6,PORT_PIN_CFG2_P021_2_CFG_PORT_6,PORT_PIN_CFG2_P021_3_CFG_PORT_6,PORT_PIN_CFG2_P021_4_CFG_PORT_6,PORT_PIN_CFG2_P021_5_CFG_PORT_6,PORT_PIN_CFG2_P021_6_CFG_PORT_6,PORT_PIN_CFG2_P021_7_CFG_PORT_6,PORT_PIN_CFG2_P021_0_CFG_PORT_7,PORT_PIN_CFG2_P021_1_CFG_PORT_7,PORT_PIN_CFG2_P021_2_CFG_PORT_7,PORT_PIN_CFG2_P021_3_CFG_PORT_7,PORT_PIN_CFG2_P021_4_CFG_PORT_7,PORT_PIN_CFG2_P021_5_CFG_PORT_7,PORT_PIN_CFG2_P021_6_CFG_PORT_7,PORT_PIN_CFG2_P021_7_CFG_PORT_7),    \
    PORT_SET_CFG_SIO(PORT_SIO_CFG2_P021_01_CFG_PORT_0,PORT_SIO_CFG2_P021_01_CFG_PORT_1,PORT_SIO_CFG2_P021_01_CFG_PORT_2,PORT_SIO_CFG2_P021_01_CFG_PORT_3,PORT_SIO_CFG2_P021_23_CFG_PORT_0,PORT_SIO_CFG2_P021_23_CFG_PORT_1,PORT_SIO_CFG2_P021_23_CFG_PORT_2,PORT_SIO_CFG2_P021_23_CFG_PORT_3,PORT_SIO_CFG2_P021_45_CFG_PORT_0,PORT_SIO_CFG2_P021_45_CFG_PORT_1,PORT_SIO_CFG2_P021_45_CFG_PORT_2,PORT_SIO_CFG2_P021_45_CFG_PORT_3,PORT_SIO_CFG2_P021_67_CFG_PORT_0,PORT_SIO_CFG2_P021_67_CFG_PORT_1,PORT_SIO_CFG2_P021_67_CFG_PORT_2,PORT_SIO_CFG2_P021_67_CFG_PORT_3),    \
    PORT_SET_SIMPLE_8BIT(PORT_SIO_CFG2_P021_01_CFG_PORT_4,PORT_SIO_CFG2_P021_23_CFG_PORT_4,PORT_SIO_CFG2_P021_45_CFG_PORT_4,PORT_SIO_CFG2_P021_67_CFG_PORT_4, 0, 0, 0, 0),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG2_P021_0_CFG_PORT_8,PORT_PIN_CFG2_P021_1_CFG_PORT_8,PORT_PIN_CFG2_P021_2_CFG_PORT_8,PORT_PIN_CFG2_P021_3_CFG_PORT_8,PORT_PIN_CFG2_P021_4_CFG_PORT_8,PORT_PIN_CFG2_P021_5_CFG_PORT_8,PORT_PIN_CFG2_P021_6_CFG_PORT_8,PORT_PIN_CFG2_P021_7_CFG_PORT_8),    \
    PORT_SET_CFG_OUT2(PORT_PIN_CFG2_P021_0_CFG_PORT_16,PORT_PIN_CFG2_P021_1_CFG_PORT_16,PORT_PIN_CFG2_P021_2_CFG_PORT_16,PORT_PIN_CFG2_P021_3_CFG_PORT_16,PORT_PIN_CFG2_P021_4_CFG_PORT_16,PORT_PIN_CFG2_P021_5_CFG_PORT_16,PORT_PIN_CFG2_P021_6_CFG_PORT_16,PORT_PIN_CFG2_P021_7_CFG_PORT_16),    \
    PORT_SET_CFG_SLEW_EXT(PORT_PIN_CFG2_P021_0_CFG_PORT_17,PORT_PIN_CFG2_P021_1_CFG_PORT_17,PORT_PIN_CFG2_P021_2_CFG_PORT_17,PORT_PIN_CFG2_P021_3_CFG_PORT_17,PORT_PIN_CFG2_P021_4_CFG_PORT_17,PORT_PIN_CFG2_P021_5_CFG_PORT_17,PORT_PIN_CFG2_P021_6_CFG_PORT_17,PORT_PIN_CFG2_P021_7_CFG_PORT_17),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG2_P021_0_CFG_PORT_18,PORT_PIN_CFG2_P021_1_CFG_PORT_18,PORT_PIN_CFG2_P021_2_CFG_PORT_18,PORT_PIN_CFG2_P021_3_CFG_PORT_18),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG2_P021_4_CFG_PORT_18,PORT_PIN_CFG2_P021_5_CFG_PORT_18,PORT_PIN_CFG2_P021_6_CFG_PORT_18,PORT_PIN_CFG2_P021_7_CFG_PORT_18),    \
    PORT_SET_CTL(PORT_PIN_CFG2_P021_0_CFG_PORT_1,PORT_PIN_CFG2_P021_1_CFG_PORT_1,PORT_PIN_CFG2_P021_2_CFG_PORT_1,PORT_PIN_CFG2_P021_3_CFG_PORT_1,PORT_PIN_CFG2_P021_4_CFG_PORT_1,PORT_PIN_CFG2_P021_5_CFG_PORT_1,PORT_PIN_CFG2_P021_6_CFG_PORT_1,PORT_PIN_CFG2_P021_7_CFG_PORT_1,PORT_CFG2_P021_CFG_PORT_0,PORT_CFG2_P021_CFG_PORT_1,PORT_CFG2_P021_CFG_PORT_2,PORT_CFG2_P021_CFG_PORT_3),    \
    PORT_SET_SYNC_CTL(PORT_PIN_CFG2_P021_0_CFG_PORT_2,PORT_PIN_CFG2_P021_1_CFG_PORT_2,PORT_PIN_CFG2_P021_2_CFG_PORT_2,PORT_PIN_CFG2_P021_3_CFG_PORT_2,PORT_PIN_CFG2_P021_4_CFG_PORT_2,PORT_PIN_CFG2_P021_5_CFG_PORT_2,PORT_PIN_CFG2_P021_6_CFG_PORT_2,PORT_PIN_CFG2_P021_7_CFG_PORT_2,PORT_PIN_CFG2_P021_0_CFG_PORT_3,PORT_PIN_CFG2_P021_1_CFG_PORT_3,PORT_PIN_CFG2_P021_2_CFG_PORT_3,PORT_PIN_CFG2_P021_3_CFG_PORT_3,PORT_PIN_CFG2_P021_4_CFG_PORT_3,PORT_PIN_CFG2_P021_5_CFG_PORT_3,PORT_PIN_CFG2_P021_6_CFG_PORT_3,PORT_PIN_CFG2_P021_7_CFG_PORT_3),    \
    {                                                                                      \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P021_0_CFG_PORT_9,PORT_PIN_CFG2_P021_0_CFG_PORT_10,PORT_PIN_CFG2_P021_0_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P021_1_CFG_PORT_9,PORT_PIN_CFG2_P021_1_CFG_PORT_10,PORT_PIN_CFG2_P021_1_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P021_2_CFG_PORT_9,PORT_PIN_CFG2_P021_2_CFG_PORT_10,PORT_PIN_CFG2_P021_2_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P021_3_CFG_PORT_9,PORT_PIN_CFG2_P021_3_CFG_PORT_10,PORT_PIN_CFG2_P021_3_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P021_4_CFG_PORT_9,PORT_PIN_CFG2_P021_4_CFG_PORT_10,PORT_PIN_CFG2_P021_4_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P021_5_CFG_PORT_9,PORT_PIN_CFG2_P021_5_CFG_PORT_10,PORT_PIN_CFG2_P021_5_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P021_6_CFG_PORT_9,PORT_PIN_CFG2_P021_6_CFG_PORT_10,PORT_PIN_CFG2_P021_6_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P021_7_CFG_PORT_9,PORT_PIN_CFG2_P021_7_CFG_PORT_10,PORT_PIN_CFG2_P021_7_CFG_PORT_11)     \
    },                                                                                     \
    {                                                                                      \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P021_0_CFG_PORT_12,PORT_PIN_CFG2_P021_0_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P021_1_CFG_PORT_12,PORT_PIN_CFG2_P021_1_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P021_2_CFG_PORT_12,PORT_PIN_CFG2_P021_2_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P021_3_CFG_PORT_12,PORT_PIN_CFG2_P021_3_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P021_4_CFG_PORT_12,PORT_PIN_CFG2_P021_4_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P021_5_CFG_PORT_12,PORT_PIN_CFG2_P021_5_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P021_6_CFG_PORT_12,PORT_PIN_CFG2_P021_6_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P021_7_CFG_PORT_12,PORT_PIN_CFG2_P021_7_CFG_PORT_13)     \
    },                                                                                     \
    PORT_SET_DU_SEL(PORT_CFG2_P021_CFG_PORT_4,PORT_CFG2_P021_CFG_PORT_5,PORT_CFG2_P021_CFG_PORT_6,PORT_CFG2_P021_CFG_PORT_7,PORT_CFG2_P021_CFG_PORT_8),    \
    PORT_SET_DU_CTL(PORT_CFG2_P021_CFG_PORT_9,PORT_CFG2_P021_CFG_PORT_10),    \
    PORT_CFG2_P021_CFG_PORT_11,    \
    PORT_SET_DIRECTION_CHANGEABLE(PORT_PIN_CFG2_P021_0_CFG_ADD_0,PORT_PIN_CFG2_P021_1_CFG_ADD_0,PORT_PIN_CFG2_P021_2_CFG_ADD_0,PORT_PIN_CFG2_P021_3_CFG_ADD_0,PORT_PIN_CFG2_P021_4_CFG_ADD_0,PORT_PIN_CFG2_P021_5_CFG_ADD_0,PORT_PIN_CFG2_P021_6_CFG_ADD_0,PORT_PIN_CFG2_P021_7_CFG_ADD_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG2_P021_0_CFG_ADD_1,PORT_PIN_CFG2_P021_1_CFG_ADD_1,PORT_PIN_CFG2_P021_2_CFG_ADD_1,PORT_PIN_CFG2_P021_3_CFG_ADD_1,PORT_PIN_CFG2_P021_4_CFG_ADD_1,PORT_PIN_CFG2_P021_5_CFG_ADD_1,PORT_PIN_CFG2_P021_6_CFG_ADD_1,PORT_PIN_CFG2_P021_7_CFG_ADD_1),    \
    {                                                                                      \
      PORT_PIN_CFG2_P021_0_CFG_PORT_4,    \
      PORT_PIN_CFG2_P021_1_CFG_PORT_4,    \
      PORT_PIN_CFG2_P021_2_CFG_PORT_4,    \
      PORT_PIN_CFG2_P021_3_CFG_PORT_4,    \
      PORT_PIN_CFG2_P021_4_CFG_PORT_4,    \
      PORT_PIN_CFG2_P021_5_CFG_PORT_4,    \
      PORT_PIN_CFG2_P021_6_CFG_PORT_4,    \
      PORT_PIN_CFG2_P021_7_CFG_PORT_4     \
    },                                                                                     \
    21U,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE  \
  },                                                                                       \
  {                                                                                        \
    PORT_CFG_DERIVATE_USE_PORT_22,                                                          \
    PORT_SET_PORT_SEL(PORT_PIN_CFG2_P022_0_CFG_PORT_0,PORT_PIN_CFG2_P022_1_CFG_PORT_0,PORT_PIN_CFG2_P022_2_CFG_PORT_0,PORT_PIN_CFG2_P022_3_CFG_PORT_0),    \
    PORT_SET_PORT_SEL(PORT_PIN_CFG2_P022_4_CFG_PORT_0,PORT_PIN_CFG2_P022_5_CFG_PORT_0,PORT_PIN_CFG2_P022_6_CFG_PORT_0,PORT_PIN_CFG2_P022_7_CFG_PORT_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG2_P022_0_CFG_GPIO_1,PORT_PIN_CFG2_P022_1_CFG_GPIO_1,PORT_PIN_CFG2_P022_2_CFG_GPIO_1,PORT_PIN_CFG2_P022_3_CFG_GPIO_1,PORT_PIN_CFG2_P022_4_CFG_GPIO_1,PORT_PIN_CFG2_P022_5_CFG_GPIO_1,PORT_PIN_CFG2_P022_6_CFG_GPIO_1,PORT_PIN_CFG2_P022_7_CFG_GPIO_1),    \
    PORT_SET_CFG(PORT_PIN_CFG2_P022_0_CFG_PORT_14,PORT_PIN_CFG2_P022_0_CFG_PORT_15,PORT_PIN_CFG2_P022_1_CFG_PORT_14,PORT_PIN_CFG2_P022_1_CFG_PORT_15,PORT_PIN_CFG2_P022_2_CFG_PORT_14,PORT_PIN_CFG2_P022_2_CFG_PORT_15,PORT_PIN_CFG2_P022_3_CFG_PORT_14,PORT_PIN_CFG2_P022_3_CFG_PORT_15,PORT_PIN_CFG2_P022_4_CFG_PORT_14,PORT_PIN_CFG2_P022_4_CFG_PORT_15,PORT_PIN_CFG2_P022_5_CFG_PORT_14,PORT_PIN_CFG2_P022_5_CFG_PORT_15,PORT_PIN_CFG2_P022_6_CFG_PORT_14,PORT_PIN_CFG2_P022_6_CFG_PORT_15,PORT_PIN_CFG2_P022_7_CFG_PORT_14,PORT_PIN_CFG2_P022_7_CFG_PORT_15),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG2_P022_0_CFG_PORT_5,PORT_PIN_CFG2_P022_1_CFG_PORT_5,PORT_PIN_CFG2_P022_2_CFG_PORT_5,PORT_PIN_CFG2_P022_3_CFG_PORT_5,PORT_PIN_CFG2_P022_4_CFG_PORT_5,PORT_PIN_CFG2_P022_5_CFG_PORT_5,PORT_PIN_CFG2_P022_6_CFG_PORT_5,PORT_PIN_CFG2_P022_7_CFG_PORT_5),    \
    PORT_SET_CFG_OUT(PORT_PIN_CFG2_P022_0_CFG_PORT_6,PORT_PIN_CFG2_P022_1_CFG_PORT_6,PORT_PIN_CFG2_P022_2_CFG_PORT_6,PORT_PIN_CFG2_P022_3_CFG_PORT_6,PORT_PIN_CFG2_P022_4_CFG_PORT_6,PORT_PIN_CFG2_P022_5_CFG_PORT_6,PORT_PIN_CFG2_P022_6_CFG_PORT_6,PORT_PIN_CFG2_P022_7_CFG_PORT_6,PORT_PIN_CFG2_P022_0_CFG_PORT_7,PORT_PIN_CFG2_P022_1_CFG_PORT_7,PORT_PIN_CFG2_P022_2_CFG_PORT_7,PORT_PIN_CFG2_P022_3_CFG_PORT_7,PORT_PIN_CFG2_P022_4_CFG_PORT_7,PORT_PIN_CFG2_P022_5_CFG_PORT_7,PORT_PIN_CFG2_P022_6_CFG_PORT_7,PORT_PIN_CFG2_P022_7_CFG_PORT_7),    \
    PORT_SET_CFG_SIO(PORT_SIO_CFG2_P022_01_CFG_PORT_0,PORT_SIO_CFG2_P022_01_CFG_PORT_1,PORT_SIO_CFG2_P022_01_CFG_PORT_2,PORT_SIO_CFG2_P022_01_CFG_PORT_3,PORT_SIO_CFG2_P022_23_CFG_PORT_0,PORT_SIO_CFG2_P022_23_CFG_PORT_1,PORT_SIO_CFG2_P022_23_CFG_PORT_2,PORT_SIO_CFG2_P022_23_CFG_PORT_3,PORT_SIO_CFG2_P022_45_CFG_PORT_0,PORT_SIO_CFG2_P022_45_CFG_PORT_1,PORT_SIO_CFG2_P022_45_CFG_PORT_2,PORT_SIO_CFG2_P022_45_CFG_PORT_3,PORT_SIO_CFG2_P022_67_CFG_PORT_0,PORT_SIO_CFG2_P022_67_CFG_PORT_1,PORT_SIO_CFG2_P022_67_CFG_PORT_2,PORT_SIO_CFG2_P022_67_CFG_PORT_3),    \
    PORT_SET_SIMPLE_8BIT(PORT_SIO_CFG2_P022_01_CFG_PORT_4,PORT_SIO_CFG2_P022_23_CFG_PORT_4,PORT_SIO_CFG2_P022_45_CFG_PORT_4,PORT_SIO_CFG2_P022_67_CFG_PORT_4, 0, 0, 0, 0),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG2_P022_0_CFG_PORT_8,PORT_PIN_CFG2_P022_1_CFG_PORT_8,PORT_PIN_CFG2_P022_2_CFG_PORT_8,PORT_PIN_CFG2_P022_3_CFG_PORT_8,PORT_PIN_CFG2_P022_4_CFG_PORT_8,PORT_PIN_CFG2_P022_5_CFG_PORT_8,PORT_PIN_CFG2_P022_6_CFG_PORT_8,PORT_PIN_CFG2_P022_7_CFG_PORT_8),    \
    PORT_SET_CFG_OUT2(PORT_PIN_CFG2_P022_0_CFG_PORT_16,PORT_PIN_CFG2_P022_1_CFG_PORT_16,PORT_PIN_CFG2_P022_2_CFG_PORT_16,PORT_PIN_CFG2_P022_3_CFG_PORT_16,PORT_PIN_CFG2_P022_4_CFG_PORT_16,PORT_PIN_CFG2_P022_5_CFG_PORT_16,PORT_PIN_CFG2_P022_6_CFG_PORT_16,PORT_PIN_CFG2_P022_7_CFG_PORT_16),    \
    PORT_SET_CFG_SLEW_EXT(PORT_PIN_CFG2_P022_0_CFG_PORT_17,PORT_PIN_CFG2_P022_1_CFG_PORT_17,PORT_PIN_CFG2_P022_2_CFG_PORT_17,PORT_PIN_CFG2_P022_3_CFG_PORT_17,PORT_PIN_CFG2_P022_4_CFG_PORT_17,PORT_PIN_CFG2_P022_5_CFG_PORT_17,PORT_PIN_CFG2_P022_6_CFG_PORT_17,PORT_PIN_CFG2_P022_7_CFG_PORT_17),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG2_P022_0_CFG_PORT_18,PORT_PIN_CFG2_P022_1_CFG_PORT_18,PORT_PIN_CFG2_P022_2_CFG_PORT_18,PORT_PIN_CFG2_P022_3_CFG_PORT_18),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG2_P022_4_CFG_PORT_18,PORT_PIN_CFG2_P022_5_CFG_PORT_18,PORT_PIN_CFG2_P022_6_CFG_PORT_18,PORT_PIN_CFG2_P022_7_CFG_PORT_18),    \
    PORT_SET_CTL(PORT_PIN_CFG2_P022_0_CFG_PORT_1,PORT_PIN_CFG2_P022_1_CFG_PORT_1,PORT_PIN_CFG2_P022_2_CFG_PORT_1,PORT_PIN_CFG2_P022_3_CFG_PORT_1,PORT_PIN_CFG2_P022_4_CFG_PORT_1,PORT_PIN_CFG2_P022_5_CFG_PORT_1,PORT_PIN_CFG2_P022_6_CFG_PORT_1,PORT_PIN_CFG2_P022_7_CFG_PORT_1,PORT_CFG2_P022_CFG_PORT_0,PORT_CFG2_P022_CFG_PORT_1,PORT_CFG2_P022_CFG_PORT_2,PORT_CFG2_P022_CFG_PORT_3),    \
    PORT_SET_SYNC_CTL(PORT_PIN_CFG2_P022_0_CFG_PORT_2,PORT_PIN_CFG2_P022_1_CFG_PORT_2,PORT_PIN_CFG2_P022_2_CFG_PORT_2,PORT_PIN_CFG2_P022_3_CFG_PORT_2,PORT_PIN_CFG2_P022_4_CFG_PORT_2,PORT_PIN_CFG2_P022_5_CFG_PORT_2,PORT_PIN_CFG2_P022_6_CFG_PORT_2,PORT_PIN_CFG2_P022_7_CFG_PORT_2,PORT_PIN_CFG2_P022_0_CFG_PORT_3,PORT_PIN_CFG2_P022_1_CFG_PORT_3,PORT_PIN_CFG2_P022_2_CFG_PORT_3,PORT_PIN_CFG2_P022_3_CFG_PORT_3,PORT_PIN_CFG2_P022_4_CFG_PORT_3,PORT_PIN_CFG2_P022_5_CFG_PORT_3,PORT_PIN_CFG2_P022_6_CFG_PORT_3,PORT_PIN_CFG2_P022_7_CFG_PORT_3),    \
    {                                                                                      \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P022_0_CFG_PORT_9,PORT_PIN_CFG2_P022_0_CFG_PORT_10,PORT_PIN_CFG2_P022_0_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P022_1_CFG_PORT_9,PORT_PIN_CFG2_P022_1_CFG_PORT_10,PORT_PIN_CFG2_P022_1_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P022_2_CFG_PORT_9,PORT_PIN_CFG2_P022_2_CFG_PORT_10,PORT_PIN_CFG2_P022_2_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P022_3_CFG_PORT_9,PORT_PIN_CFG2_P022_3_CFG_PORT_10,PORT_PIN_CFG2_P022_3_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P022_4_CFG_PORT_9,PORT_PIN_CFG2_P022_4_CFG_PORT_10,PORT_PIN_CFG2_P022_4_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P022_5_CFG_PORT_9,PORT_PIN_CFG2_P022_5_CFG_PORT_10,PORT_PIN_CFG2_P022_5_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P022_6_CFG_PORT_9,PORT_PIN_CFG2_P022_6_CFG_PORT_10,PORT_PIN_CFG2_P022_6_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P022_7_CFG_PORT_9,PORT_PIN_CFG2_P022_7_CFG_PORT_10,PORT_PIN_CFG2_P022_7_CFG_PORT_11)     \
    },                                                                                     \
    {                                                                                      \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P022_0_CFG_PORT_12,PORT_PIN_CFG2_P022_0_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P022_1_CFG_PORT_12,PORT_PIN_CFG2_P022_1_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P022_2_CFG_PORT_12,PORT_PIN_CFG2_P022_2_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P022_3_CFG_PORT_12,PORT_PIN_CFG2_P022_3_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P022_4_CFG_PORT_12,PORT_PIN_CFG2_P022_4_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P022_5_CFG_PORT_12,PORT_PIN_CFG2_P022_5_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P022_6_CFG_PORT_12,PORT_PIN_CFG2_P022_6_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P022_7_CFG_PORT_12,PORT_PIN_CFG2_P022_7_CFG_PORT_13)     \
    },                                                                                     \
    PORT_SET_DU_SEL(PORT_CFG2_P022_CFG_PORT_4,PORT_CFG2_P022_CFG_PORT_5,PORT_CFG2_P022_CFG_PORT_6,PORT_CFG2_P022_CFG_PORT_7,PORT_CFG2_P022_CFG_PORT_8),    \
    PORT_SET_DU_CTL(PORT_CFG2_P022_CFG_PORT_9,PORT_CFG2_P022_CFG_PORT_10),    \
    PORT_CFG2_P022_CFG_PORT_11,    \
    PORT_SET_DIRECTION_CHANGEABLE(PORT_PIN_CFG2_P022_0_CFG_ADD_0,PORT_PIN_CFG2_P022_1_CFG_ADD_0,PORT_PIN_CFG2_P022_2_CFG_ADD_0,PORT_PIN_CFG2_P022_3_CFG_ADD_0,PORT_PIN_CFG2_P022_4_CFG_ADD_0,PORT_PIN_CFG2_P022_5_CFG_ADD_0,PORT_PIN_CFG2_P022_6_CFG_ADD_0,PORT_PIN_CFG2_P022_7_CFG_ADD_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG2_P022_0_CFG_ADD_1,PORT_PIN_CFG2_P022_1_CFG_ADD_1,PORT_PIN_CFG2_P022_2_CFG_ADD_1,PORT_PIN_CFG2_P022_3_CFG_ADD_1,PORT_PIN_CFG2_P022_4_CFG_ADD_1,PORT_PIN_CFG2_P022_5_CFG_ADD_1,PORT_PIN_CFG2_P022_6_CFG_ADD_1,PORT_PIN_CFG2_P022_7_CFG_ADD_1),    \
    {                                                                                      \
      PORT_PIN_CFG2_P022_0_CFG_PORT_4,    \
      PORT_PIN_CFG2_P022_1_CFG_PORT_4,    \
      PORT_PIN_CFG2_P022_2_CFG_PORT_4,    \
      PORT_PIN_CFG2_P022_3_CFG_PORT_4,    \
      PORT_PIN_CFG2_P022_4_CFG_PORT_4,    \
      PORT_PIN_CFG2_P022_5_CFG_PORT_4,    \
      PORT_PIN_CFG2_P022_6_CFG_PORT_4,    \
      PORT_PIN_CFG2_P022_7_CFG_PORT_4     \
    },                                                                                     \
    22U,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE  \
  },                                                                                       \
  {                                                                                        \
    PORT_CFG_DERIVATE_USE_PORT_23,                                                          \
    PORT_SET_PORT_SEL(PORT_PIN_CFG2_P023_0_CFG_PORT_0,PORT_PIN_CFG2_P023_1_CFG_PORT_0,PORT_PIN_CFG2_P023_2_CFG_PORT_0,PORT_PIN_CFG2_P023_3_CFG_PORT_0),    \
    PORT_SET_PORT_SEL(PORT_PIN_CFG2_P023_4_CFG_PORT_0,PORT_PIN_CFG2_P023_5_CFG_PORT_0,PORT_PIN_CFG2_P023_6_CFG_PORT_0,PORT_PIN_CFG2_P023_7_CFG_PORT_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG2_P023_0_CFG_GPIO_1,PORT_PIN_CFG2_P023_1_CFG_GPIO_1,PORT_PIN_CFG2_P023_2_CFG_GPIO_1,PORT_PIN_CFG2_P023_3_CFG_GPIO_1,PORT_PIN_CFG2_P023_4_CFG_GPIO_1,PORT_PIN_CFG2_P023_5_CFG_GPIO_1,PORT_PIN_CFG2_P023_6_CFG_GPIO_1,PORT_PIN_CFG2_P023_7_CFG_GPIO_1),    \
    PORT_SET_CFG(PORT_PIN_CFG2_P023_0_CFG_PORT_14,PORT_PIN_CFG2_P023_0_CFG_PORT_15,PORT_PIN_CFG2_P023_1_CFG_PORT_14,PORT_PIN_CFG2_P023_1_CFG_PORT_15,PORT_PIN_CFG2_P023_2_CFG_PORT_14,PORT_PIN_CFG2_P023_2_CFG_PORT_15,PORT_PIN_CFG2_P023_3_CFG_PORT_14,PORT_PIN_CFG2_P023_3_CFG_PORT_15,PORT_PIN_CFG2_P023_4_CFG_PORT_14,PORT_PIN_CFG2_P023_4_CFG_PORT_15,PORT_PIN_CFG2_P023_5_CFG_PORT_14,PORT_PIN_CFG2_P023_5_CFG_PORT_15,PORT_PIN_CFG2_P023_6_CFG_PORT_14,PORT_PIN_CFG2_P023_6_CFG_PORT_15,PORT_PIN_CFG2_P023_7_CFG_PORT_14,PORT_PIN_CFG2_P023_7_CFG_PORT_15),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG2_P023_0_CFG_PORT_5,PORT_PIN_CFG2_P023_1_CFG_PORT_5,PORT_PIN_CFG2_P023_2_CFG_PORT_5,PORT_PIN_CFG2_P023_3_CFG_PORT_5,PORT_PIN_CFG2_P023_4_CFG_PORT_5,PORT_PIN_CFG2_P023_5_CFG_PORT_5,PORT_PIN_CFG2_P023_6_CFG_PORT_5,PORT_PIN_CFG2_P023_7_CFG_PORT_5),    \
    PORT_SET_CFG_OUT(PORT_PIN_CFG2_P023_0_CFG_PORT_6,PORT_PIN_CFG2_P023_1_CFG_PORT_6,PORT_PIN_CFG2_P023_2_CFG_PORT_6,PORT_PIN_CFG2_P023_3_CFG_PORT_6,PORT_PIN_CFG2_P023_4_CFG_PORT_6,PORT_PIN_CFG2_P023_5_CFG_PORT_6,PORT_PIN_CFG2_P023_6_CFG_PORT_6,PORT_PIN_CFG2_P023_7_CFG_PORT_6,PORT_PIN_CFG2_P023_0_CFG_PORT_7,PORT_PIN_CFG2_P023_1_CFG_PORT_7,PORT_PIN_CFG2_P023_2_CFG_PORT_7,PORT_PIN_CFG2_P023_3_CFG_PORT_7,PORT_PIN_CFG2_P023_4_CFG_PORT_7,PORT_PIN_CFG2_P023_5_CFG_PORT_7,PORT_PIN_CFG2_P023_6_CFG_PORT_7,PORT_PIN_CFG2_P023_7_CFG_PORT_7),    \
    PORT_SET_CFG_SIO(PORT_SIO_CFG2_P023_01_CFG_PORT_0,PORT_SIO_CFG2_P023_01_CFG_PORT_1,PORT_SIO_CFG2_P023_01_CFG_PORT_2,PORT_SIO_CFG2_P023_01_CFG_PORT_3,PORT_SIO_CFG2_P023_23_CFG_PORT_0,PORT_SIO_CFG2_P023_23_CFG_PORT_1,PORT_SIO_CFG2_P023_23_CFG_PORT_2,PORT_SIO_CFG2_P023_23_CFG_PORT_3,PORT_SIO_CFG2_P023_45_CFG_PORT_0,PORT_SIO_CFG2_P023_45_CFG_PORT_1,PORT_SIO_CFG2_P023_45_CFG_PORT_2,PORT_SIO_CFG2_P023_45_CFG_PORT_3,PORT_SIO_CFG2_P023_67_CFG_PORT_0,PORT_SIO_CFG2_P023_67_CFG_PORT_1,PORT_SIO_CFG2_P023_67_CFG_PORT_2,PORT_SIO_CFG2_P023_67_CFG_PORT_3),    \
    PORT_SET_SIMPLE_8BIT(PORT_SIO_CFG2_P023_01_CFG_PORT_4,PORT_SIO_CFG2_P023_23_CFG_PORT_4,PORT_SIO_CFG2_P023_45_CFG_PORT_4,PORT_SIO_CFG2_P023_67_CFG_PORT_4, 0, 0, 0, 0),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG2_P023_0_CFG_PORT_8,PORT_PIN_CFG2_P023_1_CFG_PORT_8,PORT_PIN_CFG2_P023_2_CFG_PORT_8,PORT_PIN_CFG2_P023_3_CFG_PORT_8,PORT_PIN_CFG2_P023_4_CFG_PORT_8,PORT_PIN_CFG2_P023_5_CFG_PORT_8,PORT_PIN_CFG2_P023_6_CFG_PORT_8,PORT_PIN_CFG2_P023_7_CFG_PORT_8),    \
    PORT_SET_CFG_OUT2(PORT_PIN_CFG2_P023_0_CFG_PORT_16,PORT_PIN_CFG2_P023_1_CFG_PORT_16,PORT_PIN_CFG2_P023_2_CFG_PORT_16,PORT_PIN_CFG2_P023_3_CFG_PORT_16,PORT_PIN_CFG2_P023_4_CFG_PORT_16,PORT_PIN_CFG2_P023_5_CFG_PORT_16,PORT_PIN_CFG2_P023_6_CFG_PORT_16,PORT_PIN_CFG2_P023_7_CFG_PORT_16),    \
    PORT_SET_CFG_SLEW_EXT(PORT_PIN_CFG2_P023_0_CFG_PORT_17,PORT_PIN_CFG2_P023_1_CFG_PORT_17,PORT_PIN_CFG2_P023_2_CFG_PORT_17,PORT_PIN_CFG2_P023_3_CFG_PORT_17,PORT_PIN_CFG2_P023_4_CFG_PORT_17,PORT_PIN_CFG2_P023_5_CFG_PORT_17,PORT_PIN_CFG2_P023_6_CFG_PORT_17,PORT_PIN_CFG2_P023_7_CFG_PORT_17),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG2_P023_0_CFG_PORT_18,PORT_PIN_CFG2_P023_1_CFG_PORT_18,PORT_PIN_CFG2_P023_2_CFG_PORT_18,PORT_PIN_CFG2_P023_3_CFG_PORT_18),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG2_P023_4_CFG_PORT_18,PORT_PIN_CFG2_P023_5_CFG_PORT_18,PORT_PIN_CFG2_P023_6_CFG_PORT_18,PORT_PIN_CFG2_P023_7_CFG_PORT_18),    \
    PORT_SET_CTL(PORT_PIN_CFG2_P023_0_CFG_PORT_1,PORT_PIN_CFG2_P023_1_CFG_PORT_1,PORT_PIN_CFG2_P023_2_CFG_PORT_1,PORT_PIN_CFG2_P023_3_CFG_PORT_1,PORT_PIN_CFG2_P023_4_CFG_PORT_1,PORT_PIN_CFG2_P023_5_CFG_PORT_1,PORT_PIN_CFG2_P023_6_CFG_PORT_1,PORT_PIN_CFG2_P023_7_CFG_PORT_1,PORT_CFG2_P023_CFG_PORT_0,PORT_CFG2_P023_CFG_PORT_1,PORT_CFG2_P023_CFG_PORT_2,PORT_CFG2_P023_CFG_PORT_3),    \
    PORT_SET_SYNC_CTL(PORT_PIN_CFG2_P023_0_CFG_PORT_2,PORT_PIN_CFG2_P023_1_CFG_PORT_2,PORT_PIN_CFG2_P023_2_CFG_PORT_2,PORT_PIN_CFG2_P023_3_CFG_PORT_2,PORT_PIN_CFG2_P023_4_CFG_PORT_2,PORT_PIN_CFG2_P023_5_CFG_PORT_2,PORT_PIN_CFG2_P023_6_CFG_PORT_2,PORT_PIN_CFG2_P023_7_CFG_PORT_2,PORT_PIN_CFG2_P023_0_CFG_PORT_3,PORT_PIN_CFG2_P023_1_CFG_PORT_3,PORT_PIN_CFG2_P023_2_CFG_PORT_3,PORT_PIN_CFG2_P023_3_CFG_PORT_3,PORT_PIN_CFG2_P023_4_CFG_PORT_3,PORT_PIN_CFG2_P023_5_CFG_PORT_3,PORT_PIN_CFG2_P023_6_CFG_PORT_3,PORT_PIN_CFG2_P023_7_CFG_PORT_3),    \
    {                                                                                      \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P023_0_CFG_PORT_9,PORT_PIN_CFG2_P023_0_CFG_PORT_10,PORT_PIN_CFG2_P023_0_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P023_1_CFG_PORT_9,PORT_PIN_CFG2_P023_1_CFG_PORT_10,PORT_PIN_CFG2_P023_1_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P023_2_CFG_PORT_9,PORT_PIN_CFG2_P023_2_CFG_PORT_10,PORT_PIN_CFG2_P023_2_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P023_3_CFG_PORT_9,PORT_PIN_CFG2_P023_3_CFG_PORT_10,PORT_PIN_CFG2_P023_3_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P023_4_CFG_PORT_9,PORT_PIN_CFG2_P023_4_CFG_PORT_10,PORT_PIN_CFG2_P023_4_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P023_5_CFG_PORT_9,PORT_PIN_CFG2_P023_5_CFG_PORT_10,PORT_PIN_CFG2_P023_5_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P023_6_CFG_PORT_9,PORT_PIN_CFG2_P023_6_CFG_PORT_10,PORT_PIN_CFG2_P023_6_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG2_P023_7_CFG_PORT_9,PORT_PIN_CFG2_P023_7_CFG_PORT_10,PORT_PIN_CFG2_P023_7_CFG_PORT_11)     \
    },                                                                                     \
    {                                                                                      \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P023_0_CFG_PORT_12,PORT_PIN_CFG2_P023_0_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P023_1_CFG_PORT_12,PORT_PIN_CFG2_P023_1_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P023_2_CFG_PORT_12,PORT_PIN_CFG2_P023_2_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P023_3_CFG_PORT_12,PORT_PIN_CFG2_P023_3_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P023_4_CFG_PORT_12,PORT_PIN_CFG2_P023_4_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P023_5_CFG_PORT_12,PORT_PIN_CFG2_P023_5_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P023_6_CFG_PORT_12,PORT_PIN_CFG2_P023_6_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG2_P023_7_CFG_PORT_12,PORT_PIN_CFG2_P023_7_CFG_PORT_13)     \
    },                                                                                     \
    PORT_SET_DU_SEL(PORT_CFG2_P023_CFG_PORT_4,PORT_CFG2_P023_CFG_PORT_5,PORT_CFG2_P023_CFG_PORT_6,PORT_CFG2_P023_CFG_PORT_7,PORT_CFG2_P023_CFG_PORT_8),    \
    PORT_SET_DU_CTL(PORT_CFG2_P023_CFG_PORT_9,PORT_CFG2_P023_CFG_PORT_10),    \
    PORT_CFG2_P023_CFG_PORT_11,    \
    PORT_SET_DIRECTION_CHANGEABLE(PORT_PIN_CFG2_P023_0_CFG_ADD_0,PORT_PIN_CFG2_P023_1_CFG_ADD_0,PORT_PIN_CFG2_P023_2_CFG_ADD_0,PORT_PIN_CFG2_P023_3_CFG_ADD_0,PORT_PIN_CFG2_P023_4_CFG_ADD_0,PORT_PIN_CFG2_P023_5_CFG_ADD_0,PORT_PIN_CFG2_P023_6_CFG_ADD_0,PORT_PIN_CFG2_P023_7_CFG_ADD_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG2_P023_0_CFG_ADD_1,PORT_PIN_CFG2_P023_1_CFG_ADD_1,PORT_PIN_CFG2_P023_2_CFG_ADD_1,PORT_PIN_CFG2_P023_3_CFG_ADD_1,PORT_PIN_CFG2_P023_4_CFG_ADD_1,PORT_PIN_CFG2_P023_5_CFG_ADD_1,PORT_PIN_CFG2_P023_6_CFG_ADD_1,PORT_PIN_CFG2_P023_7_CFG_ADD_1),    \
    {                                                                                      \
      PORT_PIN_CFG2_P023_0_CFG_PORT_4,    \
      PORT_PIN_CFG2_P023_1_CFG_PORT_4,    \
      PORT_PIN_CFG2_P023_2_CFG_PORT_4,    \
      PORT_PIN_CFG2_P023_3_CFG_PORT_4,    \
      PORT_PIN_CFG2_P023_4_CFG_PORT_4,    \
      PORT_PIN_CFG2_P023_5_CFG_PORT_4,    \
      PORT_PIN_CFG2_P023_6_CFG_PORT_4,    \
      PORT_PIN_CFG2_P023_7_CFG_PORT_4     \
    },                                                                                     \
    23U,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE  \
  }                                                                                        \
}
#define PORT_PIN_CFG3_CHANNEL_CONFIG                                                       \
{                                                                                          \
  {                                                                                        \
    PORT_CFG_DERIVATE_USE_PORT_0,                                                          \
    PORT_SET_PORT_SEL(PORT_PIN_CFG3_P000_0_CFG_PORT_0,PORT_PIN_CFG3_P000_1_CFG_PORT_0,PORT_PIN_CFG3_P000_2_CFG_PORT_0,PORT_PIN_CFG3_P000_3_CFG_PORT_0),    \
    PORT_SET_PORT_SEL(PORT_PIN_CFG3_P000_4_CFG_PORT_0,PORT_PIN_CFG3_P000_5_CFG_PORT_0,PORT_PIN_CFG3_P000_6_CFG_PORT_0,PORT_PIN_CFG3_P000_7_CFG_PORT_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG3_P000_0_CFG_GPIO_1,PORT_PIN_CFG3_P000_1_CFG_GPIO_1,PORT_PIN_CFG3_P000_2_CFG_GPIO_1,PORT_PIN_CFG3_P000_3_CFG_GPIO_1,PORT_PIN_CFG3_P000_4_CFG_GPIO_1,PORT_PIN_CFG3_P000_5_CFG_GPIO_1,PORT_PIN_CFG3_P000_6_CFG_GPIO_1,PORT_PIN_CFG3_P000_7_CFG_GPIO_1),    \
    PORT_SET_CFG(PORT_PIN_CFG3_P000_0_CFG_PORT_14,PORT_PIN_CFG3_P000_0_CFG_PORT_15,PORT_PIN_CFG3_P000_1_CFG_PORT_14,PORT_PIN_CFG3_P000_1_CFG_PORT_15,PORT_PIN_CFG3_P000_2_CFG_PORT_14,PORT_PIN_CFG3_P000_2_CFG_PORT_15,PORT_PIN_CFG3_P000_3_CFG_PORT_14,PORT_PIN_CFG3_P000_3_CFG_PORT_15,PORT_PIN_CFG3_P000_4_CFG_PORT_14,PORT_PIN_CFG3_P000_4_CFG_PORT_15,PORT_PIN_CFG3_P000_5_CFG_PORT_14,PORT_PIN_CFG3_P000_5_CFG_PORT_15,PORT_PIN_CFG3_P000_6_CFG_PORT_14,PORT_PIN_CFG3_P000_6_CFG_PORT_15,PORT_PIN_CFG3_P000_7_CFG_PORT_14,PORT_PIN_CFG3_P000_7_CFG_PORT_15),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG3_P000_0_CFG_PORT_5,PORT_PIN_CFG3_P000_1_CFG_PORT_5,PORT_PIN_CFG3_P000_2_CFG_PORT_5,PORT_PIN_CFG3_P000_3_CFG_PORT_5,PORT_PIN_CFG3_P000_4_CFG_PORT_5,PORT_PIN_CFG3_P000_5_CFG_PORT_5,PORT_PIN_CFG3_P000_6_CFG_PORT_5,PORT_PIN_CFG3_P000_7_CFG_PORT_5),    \
    PORT_SET_CFG_OUT(PORT_PIN_CFG3_P000_0_CFG_PORT_6,PORT_PIN_CFG3_P000_1_CFG_PORT_6,PORT_PIN_CFG3_P000_2_CFG_PORT_6,PORT_PIN_CFG3_P000_3_CFG_PORT_6,PORT_PIN_CFG3_P000_4_CFG_PORT_6,PORT_PIN_CFG3_P000_5_CFG_PORT_6,PORT_PIN_CFG3_P000_6_CFG_PORT_6,PORT_PIN_CFG3_P000_7_CFG_PORT_6,PORT_PIN_CFG3_P000_0_CFG_PORT_7,PORT_PIN_CFG3_P000_1_CFG_PORT_7,PORT_PIN_CFG3_P000_2_CFG_PORT_7,PORT_PIN_CFG3_P000_3_CFG_PORT_7,PORT_PIN_CFG3_P000_4_CFG_PORT_7,PORT_PIN_CFG3_P000_5_CFG_PORT_7,PORT_PIN_CFG3_P000_6_CFG_PORT_7,PORT_PIN_CFG3_P000_7_CFG_PORT_7),    \
    PORT_SET_CFG_SIO(PORT_SIO_CFG3_P000_01_CFG_PORT_0,PORT_SIO_CFG3_P000_01_CFG_PORT_1,PORT_SIO_CFG3_P000_01_CFG_PORT_2,PORT_SIO_CFG3_P000_01_CFG_PORT_3,PORT_SIO_CFG3_P000_23_CFG_PORT_0,PORT_SIO_CFG3_P000_23_CFG_PORT_1,PORT_SIO_CFG3_P000_23_CFG_PORT_2,PORT_SIO_CFG3_P000_23_CFG_PORT_3,PORT_SIO_CFG3_P000_45_CFG_PORT_0,PORT_SIO_CFG3_P000_45_CFG_PORT_1,PORT_SIO_CFG3_P000_45_CFG_PORT_2,PORT_SIO_CFG3_P000_45_CFG_PORT_3,PORT_SIO_CFG3_P000_67_CFG_PORT_0,PORT_SIO_CFG3_P000_67_CFG_PORT_1,PORT_SIO_CFG3_P000_67_CFG_PORT_2,PORT_SIO_CFG3_P000_67_CFG_PORT_3),    \
    PORT_SET_SIMPLE_8BIT(PORT_SIO_CFG3_P000_01_CFG_PORT_4,PORT_SIO_CFG3_P000_23_CFG_PORT_4,PORT_SIO_CFG3_P000_45_CFG_PORT_4,PORT_SIO_CFG3_P000_67_CFG_PORT_4, 0, 0, 0, 0),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG3_P000_0_CFG_PORT_8,PORT_PIN_CFG3_P000_1_CFG_PORT_8,PORT_PIN_CFG3_P000_2_CFG_PORT_8,PORT_PIN_CFG3_P000_3_CFG_PORT_8,PORT_PIN_CFG3_P000_4_CFG_PORT_8,PORT_PIN_CFG3_P000_5_CFG_PORT_8,PORT_PIN_CFG3_P000_6_CFG_PORT_8,PORT_PIN_CFG3_P000_7_CFG_PORT_8),    \
    PORT_SET_CFG_OUT2(PORT_PIN_CFG3_P000_0_CFG_PORT_16,PORT_PIN_CFG3_P000_1_CFG_PORT_16,PORT_PIN_CFG3_P000_2_CFG_PORT_16,PORT_PIN_CFG3_P000_3_CFG_PORT_16,PORT_PIN_CFG3_P000_4_CFG_PORT_16,PORT_PIN_CFG3_P000_5_CFG_PORT_16,PORT_PIN_CFG3_P000_6_CFG_PORT_16,PORT_PIN_CFG3_P000_7_CFG_PORT_16),    \
    PORT_SET_CFG_SLEW_EXT(PORT_PIN_CFG3_P000_0_CFG_PORT_17,PORT_PIN_CFG3_P000_1_CFG_PORT_17,PORT_PIN_CFG3_P000_2_CFG_PORT_17,PORT_PIN_CFG3_P000_3_CFG_PORT_17,PORT_PIN_CFG3_P000_4_CFG_PORT_17,PORT_PIN_CFG3_P000_5_CFG_PORT_17,PORT_PIN_CFG3_P000_6_CFG_PORT_17,PORT_PIN_CFG3_P000_7_CFG_PORT_17),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG3_P000_0_CFG_PORT_18,PORT_PIN_CFG3_P000_1_CFG_PORT_18,PORT_PIN_CFG3_P000_2_CFG_PORT_18,PORT_PIN_CFG3_P000_3_CFG_PORT_18),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG3_P000_4_CFG_PORT_18,PORT_PIN_CFG3_P000_5_CFG_PORT_18,PORT_PIN_CFG3_P000_6_CFG_PORT_18,PORT_PIN_CFG3_P000_7_CFG_PORT_18),    \
    PORT_SET_CTL(PORT_PIN_CFG3_P000_0_CFG_PORT_1,PORT_PIN_CFG3_P000_1_CFG_PORT_1,PORT_PIN_CFG3_P000_2_CFG_PORT_1,PORT_PIN_CFG3_P000_3_CFG_PORT_1,PORT_PIN_CFG3_P000_4_CFG_PORT_1,PORT_PIN_CFG3_P000_5_CFG_PORT_1,PORT_PIN_CFG3_P000_6_CFG_PORT_1,PORT_PIN_CFG3_P000_7_CFG_PORT_1,PORT_CFG3_P000_CFG_PORT_0,PORT_CFG3_P000_CFG_PORT_1,PORT_CFG3_P000_CFG_PORT_2,PORT_CFG3_P000_CFG_PORT_3),    \
    PORT_SET_SYNC_CTL(PORT_PIN_CFG3_P000_0_CFG_PORT_2,PORT_PIN_CFG3_P000_1_CFG_PORT_2,PORT_PIN_CFG3_P000_2_CFG_PORT_2,PORT_PIN_CFG3_P000_3_CFG_PORT_2,PORT_PIN_CFG3_P000_4_CFG_PORT_2,PORT_PIN_CFG3_P000_5_CFG_PORT_2,PORT_PIN_CFG3_P000_6_CFG_PORT_2,PORT_PIN_CFG3_P000_7_CFG_PORT_2,PORT_PIN_CFG3_P000_0_CFG_PORT_3,PORT_PIN_CFG3_P000_1_CFG_PORT_3,PORT_PIN_CFG3_P000_2_CFG_PORT_3,PORT_PIN_CFG3_P000_3_CFG_PORT_3,PORT_PIN_CFG3_P000_4_CFG_PORT_3,PORT_PIN_CFG3_P000_5_CFG_PORT_3,PORT_PIN_CFG3_P000_6_CFG_PORT_3,PORT_PIN_CFG3_P000_7_CFG_PORT_3),    \
    {                                                                                      \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P000_0_CFG_PORT_9,PORT_PIN_CFG3_P000_0_CFG_PORT_10,PORT_PIN_CFG3_P000_0_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P000_1_CFG_PORT_9,PORT_PIN_CFG3_P000_1_CFG_PORT_10,PORT_PIN_CFG3_P000_1_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P000_2_CFG_PORT_9,PORT_PIN_CFG3_P000_2_CFG_PORT_10,PORT_PIN_CFG3_P000_2_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P000_3_CFG_PORT_9,PORT_PIN_CFG3_P000_3_CFG_PORT_10,PORT_PIN_CFG3_P000_3_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P000_4_CFG_PORT_9,PORT_PIN_CFG3_P000_4_CFG_PORT_10,PORT_PIN_CFG3_P000_4_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P000_5_CFG_PORT_9,PORT_PIN_CFG3_P000_5_CFG_PORT_10,PORT_PIN_CFG3_P000_5_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P000_6_CFG_PORT_9,PORT_PIN_CFG3_P000_6_CFG_PORT_10,PORT_PIN_CFG3_P000_6_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P000_7_CFG_PORT_9,PORT_PIN_CFG3_P000_7_CFG_PORT_10,PORT_PIN_CFG3_P000_7_CFG_PORT_11)     \
    },                                                                                     \
    {                                                                                      \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P000_0_CFG_PORT_12,PORT_PIN_CFG3_P000_0_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P000_1_CFG_PORT_12,PORT_PIN_CFG3_P000_1_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P000_2_CFG_PORT_12,PORT_PIN_CFG3_P000_2_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P000_3_CFG_PORT_12,PORT_PIN_CFG3_P000_3_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P000_4_CFG_PORT_12,PORT_PIN_CFG3_P000_4_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P000_5_CFG_PORT_12,PORT_PIN_CFG3_P000_5_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P000_6_CFG_PORT_12,PORT_PIN_CFG3_P000_6_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P000_7_CFG_PORT_12,PORT_PIN_CFG3_P000_7_CFG_PORT_13)     \
    },                                                                                     \
    PORT_SET_DU_SEL(PORT_CFG3_P000_CFG_PORT_4,PORT_CFG3_P000_CFG_PORT_5,PORT_CFG3_P000_CFG_PORT_6,PORT_CFG3_P000_CFG_PORT_7,PORT_CFG3_P000_CFG_PORT_8),    \
    PORT_SET_DU_CTL(PORT_CFG3_P000_CFG_PORT_9,PORT_CFG3_P000_CFG_PORT_10),    \
    PORT_CFG3_P000_CFG_PORT_11,    \
    PORT_SET_DIRECTION_CHANGEABLE(PORT_PIN_CFG3_P000_0_CFG_ADD_0,PORT_PIN_CFG3_P000_1_CFG_ADD_0,PORT_PIN_CFG3_P000_2_CFG_ADD_0,PORT_PIN_CFG3_P000_3_CFG_ADD_0,PORT_PIN_CFG3_P000_4_CFG_ADD_0,PORT_PIN_CFG3_P000_5_CFG_ADD_0,PORT_PIN_CFG3_P000_6_CFG_ADD_0,PORT_PIN_CFG3_P000_7_CFG_ADD_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG3_P000_0_CFG_ADD_1,PORT_PIN_CFG3_P000_1_CFG_ADD_1,PORT_PIN_CFG3_P000_2_CFG_ADD_1,PORT_PIN_CFG3_P000_3_CFG_ADD_1,PORT_PIN_CFG3_P000_4_CFG_ADD_1,PORT_PIN_CFG3_P000_5_CFG_ADD_1,PORT_PIN_CFG3_P000_6_CFG_ADD_1,PORT_PIN_CFG3_P000_7_CFG_ADD_1),    \
    {                                                                                      \
      PORT_PIN_CFG3_P000_0_CFG_PORT_4,    \
      PORT_PIN_CFG3_P000_1_CFG_PORT_4,    \
      PORT_PIN_CFG3_P000_2_CFG_PORT_4,    \
      PORT_PIN_CFG3_P000_3_CFG_PORT_4,    \
      PORT_PIN_CFG3_P000_4_CFG_PORT_4,    \
      PORT_PIN_CFG3_P000_5_CFG_PORT_4,    \
      PORT_PIN_CFG3_P000_6_CFG_PORT_4,    \
      PORT_PIN_CFG3_P000_7_CFG_PORT_4     \
    },                                                                                     \
    0U,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE  \
  },                                                                                       \
  {                                                                                        \
    PORT_CFG_DERIVATE_USE_PORT_2,                                                          \
    PORT_SET_PORT_SEL(PORT_PIN_CFG3_P002_0_CFG_PORT_0,PORT_PIN_CFG3_P002_1_CFG_PORT_0,PORT_PIN_CFG3_P002_2_CFG_PORT_0,PORT_PIN_CFG3_P002_3_CFG_PORT_0),    \
    PORT_SET_PORT_SEL(PORT_PIN_CFG3_P002_4_CFG_PORT_0,PORT_PIN_CFG3_P002_5_CFG_PORT_0,PORT_PIN_CFG3_P002_6_CFG_PORT_0,PORT_PIN_CFG3_P002_7_CFG_PORT_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG3_P002_0_CFG_GPIO_1,PORT_PIN_CFG3_P002_1_CFG_GPIO_1,PORT_PIN_CFG3_P002_2_CFG_GPIO_1,PORT_PIN_CFG3_P002_3_CFG_GPIO_1,PORT_PIN_CFG3_P002_4_CFG_GPIO_1,PORT_PIN_CFG3_P002_5_CFG_GPIO_1,PORT_PIN_CFG3_P002_6_CFG_GPIO_1,PORT_PIN_CFG3_P002_7_CFG_GPIO_1),    \
    PORT_SET_CFG(PORT_PIN_CFG3_P002_0_CFG_PORT_14,PORT_PIN_CFG3_P002_0_CFG_PORT_15,PORT_PIN_CFG3_P002_1_CFG_PORT_14,PORT_PIN_CFG3_P002_1_CFG_PORT_15,PORT_PIN_CFG3_P002_2_CFG_PORT_14,PORT_PIN_CFG3_P002_2_CFG_PORT_15,PORT_PIN_CFG3_P002_3_CFG_PORT_14,PORT_PIN_CFG3_P002_3_CFG_PORT_15,PORT_PIN_CFG3_P002_4_CFG_PORT_14,PORT_PIN_CFG3_P002_4_CFG_PORT_15,PORT_PIN_CFG3_P002_5_CFG_PORT_14,PORT_PIN_CFG3_P002_5_CFG_PORT_15,PORT_PIN_CFG3_P002_6_CFG_PORT_14,PORT_PIN_CFG3_P002_6_CFG_PORT_15,PORT_PIN_CFG3_P002_7_CFG_PORT_14,PORT_PIN_CFG3_P002_7_CFG_PORT_15),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG3_P002_0_CFG_PORT_5,PORT_PIN_CFG3_P002_1_CFG_PORT_5,PORT_PIN_CFG3_P002_2_CFG_PORT_5,PORT_PIN_CFG3_P002_3_CFG_PORT_5,PORT_PIN_CFG3_P002_4_CFG_PORT_5,PORT_PIN_CFG3_P002_5_CFG_PORT_5,PORT_PIN_CFG3_P002_6_CFG_PORT_5,PORT_PIN_CFG3_P002_7_CFG_PORT_5),    \
    PORT_SET_CFG_OUT(PORT_PIN_CFG3_P002_0_CFG_PORT_6,PORT_PIN_CFG3_P002_1_CFG_PORT_6,PORT_PIN_CFG3_P002_2_CFG_PORT_6,PORT_PIN_CFG3_P002_3_CFG_PORT_6,PORT_PIN_CFG3_P002_4_CFG_PORT_6,PORT_PIN_CFG3_P002_5_CFG_PORT_6,PORT_PIN_CFG3_P002_6_CFG_PORT_6,PORT_PIN_CFG3_P002_7_CFG_PORT_6,PORT_PIN_CFG3_P002_0_CFG_PORT_7,PORT_PIN_CFG3_P002_1_CFG_PORT_7,PORT_PIN_CFG3_P002_2_CFG_PORT_7,PORT_PIN_CFG3_P002_3_CFG_PORT_7,PORT_PIN_CFG3_P002_4_CFG_PORT_7,PORT_PIN_CFG3_P002_5_CFG_PORT_7,PORT_PIN_CFG3_P002_6_CFG_PORT_7,PORT_PIN_CFG3_P002_7_CFG_PORT_7),    \
    PORT_SET_CFG_SIO(PORT_SIO_CFG3_P002_01_CFG_PORT_0,PORT_SIO_CFG3_P002_01_CFG_PORT_1,PORT_SIO_CFG3_P002_01_CFG_PORT_2,PORT_SIO_CFG3_P002_01_CFG_PORT_3,PORT_SIO_CFG3_P002_23_CFG_PORT_0,PORT_SIO_CFG3_P002_23_CFG_PORT_1,PORT_SIO_CFG3_P002_23_CFG_PORT_2,PORT_SIO_CFG3_P002_23_CFG_PORT_3,PORT_SIO_CFG3_P002_45_CFG_PORT_0,PORT_SIO_CFG3_P002_45_CFG_PORT_1,PORT_SIO_CFG3_P002_45_CFG_PORT_2,PORT_SIO_CFG3_P002_45_CFG_PORT_3,PORT_SIO_CFG3_P002_67_CFG_PORT_0,PORT_SIO_CFG3_P002_67_CFG_PORT_1,PORT_SIO_CFG3_P002_67_CFG_PORT_2,PORT_SIO_CFG3_P002_67_CFG_PORT_3),    \
    PORT_SET_SIMPLE_8BIT(PORT_SIO_CFG3_P002_01_CFG_PORT_4,PORT_SIO_CFG3_P002_23_CFG_PORT_4,PORT_SIO_CFG3_P002_45_CFG_PORT_4,PORT_SIO_CFG3_P002_67_CFG_PORT_4, 0, 0, 0, 0),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG3_P002_0_CFG_PORT_8,PORT_PIN_CFG3_P002_1_CFG_PORT_8,PORT_PIN_CFG3_P002_2_CFG_PORT_8,PORT_PIN_CFG3_P002_3_CFG_PORT_8,PORT_PIN_CFG3_P002_4_CFG_PORT_8,PORT_PIN_CFG3_P002_5_CFG_PORT_8,PORT_PIN_CFG3_P002_6_CFG_PORT_8,PORT_PIN_CFG3_P002_7_CFG_PORT_8),    \
    PORT_SET_CFG_OUT2(PORT_PIN_CFG3_P002_0_CFG_PORT_16,PORT_PIN_CFG3_P002_1_CFG_PORT_16,PORT_PIN_CFG3_P002_2_CFG_PORT_16,PORT_PIN_CFG3_P002_3_CFG_PORT_16,PORT_PIN_CFG3_P002_4_CFG_PORT_16,PORT_PIN_CFG3_P002_5_CFG_PORT_16,PORT_PIN_CFG3_P002_6_CFG_PORT_16,PORT_PIN_CFG3_P002_7_CFG_PORT_16),    \
    PORT_SET_CFG_SLEW_EXT(PORT_PIN_CFG3_P002_0_CFG_PORT_17,PORT_PIN_CFG3_P002_1_CFG_PORT_17,PORT_PIN_CFG3_P002_2_CFG_PORT_17,PORT_PIN_CFG3_P002_3_CFG_PORT_17,PORT_PIN_CFG3_P002_4_CFG_PORT_17,PORT_PIN_CFG3_P002_5_CFG_PORT_17,PORT_PIN_CFG3_P002_6_CFG_PORT_17,PORT_PIN_CFG3_P002_7_CFG_PORT_17),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG3_P002_0_CFG_PORT_18,PORT_PIN_CFG3_P002_1_CFG_PORT_18,PORT_PIN_CFG3_P002_2_CFG_PORT_18,PORT_PIN_CFG3_P002_3_CFG_PORT_18),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG3_P002_4_CFG_PORT_18,PORT_PIN_CFG3_P002_5_CFG_PORT_18,PORT_PIN_CFG3_P002_6_CFG_PORT_18,PORT_PIN_CFG3_P002_7_CFG_PORT_18),    \
    PORT_SET_CTL(PORT_PIN_CFG3_P002_0_CFG_PORT_1,PORT_PIN_CFG3_P002_1_CFG_PORT_1,PORT_PIN_CFG3_P002_2_CFG_PORT_1,PORT_PIN_CFG3_P002_3_CFG_PORT_1,PORT_PIN_CFG3_P002_4_CFG_PORT_1,PORT_PIN_CFG3_P002_5_CFG_PORT_1,PORT_PIN_CFG3_P002_6_CFG_PORT_1,PORT_PIN_CFG3_P002_7_CFG_PORT_1,PORT_CFG3_P002_CFG_PORT_0,PORT_CFG3_P002_CFG_PORT_1,PORT_CFG3_P002_CFG_PORT_2,PORT_CFG3_P002_CFG_PORT_3),    \
    PORT_SET_SYNC_CTL(PORT_PIN_CFG3_P002_0_CFG_PORT_2,PORT_PIN_CFG3_P002_1_CFG_PORT_2,PORT_PIN_CFG3_P002_2_CFG_PORT_2,PORT_PIN_CFG3_P002_3_CFG_PORT_2,PORT_PIN_CFG3_P002_4_CFG_PORT_2,PORT_PIN_CFG3_P002_5_CFG_PORT_2,PORT_PIN_CFG3_P002_6_CFG_PORT_2,PORT_PIN_CFG3_P002_7_CFG_PORT_2,PORT_PIN_CFG3_P002_0_CFG_PORT_3,PORT_PIN_CFG3_P002_1_CFG_PORT_3,PORT_PIN_CFG3_P002_2_CFG_PORT_3,PORT_PIN_CFG3_P002_3_CFG_PORT_3,PORT_PIN_CFG3_P002_4_CFG_PORT_3,PORT_PIN_CFG3_P002_5_CFG_PORT_3,PORT_PIN_CFG3_P002_6_CFG_PORT_3,PORT_PIN_CFG3_P002_7_CFG_PORT_3),    \
    {                                                                                      \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P002_0_CFG_PORT_9,PORT_PIN_CFG3_P002_0_CFG_PORT_10,PORT_PIN_CFG3_P002_0_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P002_1_CFG_PORT_9,PORT_PIN_CFG3_P002_1_CFG_PORT_10,PORT_PIN_CFG3_P002_1_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P002_2_CFG_PORT_9,PORT_PIN_CFG3_P002_2_CFG_PORT_10,PORT_PIN_CFG3_P002_2_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P002_3_CFG_PORT_9,PORT_PIN_CFG3_P002_3_CFG_PORT_10,PORT_PIN_CFG3_P002_3_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P002_4_CFG_PORT_9,PORT_PIN_CFG3_P002_4_CFG_PORT_10,PORT_PIN_CFG3_P002_4_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P002_5_CFG_PORT_9,PORT_PIN_CFG3_P002_5_CFG_PORT_10,PORT_PIN_CFG3_P002_5_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P002_6_CFG_PORT_9,PORT_PIN_CFG3_P002_6_CFG_PORT_10,PORT_PIN_CFG3_P002_6_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P002_7_CFG_PORT_9,PORT_PIN_CFG3_P002_7_CFG_PORT_10,PORT_PIN_CFG3_P002_7_CFG_PORT_11)     \
    },                                                                                     \
    {                                                                                      \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P002_0_CFG_PORT_12,PORT_PIN_CFG3_P002_0_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P002_1_CFG_PORT_12,PORT_PIN_CFG3_P002_1_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P002_2_CFG_PORT_12,PORT_PIN_CFG3_P002_2_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P002_3_CFG_PORT_12,PORT_PIN_CFG3_P002_3_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P002_4_CFG_PORT_12,PORT_PIN_CFG3_P002_4_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P002_5_CFG_PORT_12,PORT_PIN_CFG3_P002_5_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P002_6_CFG_PORT_12,PORT_PIN_CFG3_P002_6_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P002_7_CFG_PORT_12,PORT_PIN_CFG3_P002_7_CFG_PORT_13)     \
    },                                                                                     \
    PORT_SET_DU_SEL(PORT_CFG3_P002_CFG_PORT_4,PORT_CFG3_P002_CFG_PORT_5,PORT_CFG3_P002_CFG_PORT_6,PORT_CFG3_P002_CFG_PORT_7,PORT_CFG3_P002_CFG_PORT_8),    \
    PORT_SET_DU_CTL(PORT_CFG3_P002_CFG_PORT_9,PORT_CFG3_P002_CFG_PORT_10),    \
    PORT_CFG3_P002_CFG_PORT_11,    \
    PORT_SET_DIRECTION_CHANGEABLE(PORT_PIN_CFG3_P002_0_CFG_ADD_0,PORT_PIN_CFG3_P002_1_CFG_ADD_0,PORT_PIN_CFG3_P002_2_CFG_ADD_0,PORT_PIN_CFG3_P002_3_CFG_ADD_0,PORT_PIN_CFG3_P002_4_CFG_ADD_0,PORT_PIN_CFG3_P002_5_CFG_ADD_0,PORT_PIN_CFG3_P002_6_CFG_ADD_0,PORT_PIN_CFG3_P002_7_CFG_ADD_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG3_P002_0_CFG_ADD_1,PORT_PIN_CFG3_P002_1_CFG_ADD_1,PORT_PIN_CFG3_P002_2_CFG_ADD_1,PORT_PIN_CFG3_P002_3_CFG_ADD_1,PORT_PIN_CFG3_P002_4_CFG_ADD_1,PORT_PIN_CFG3_P002_5_CFG_ADD_1,PORT_PIN_CFG3_P002_6_CFG_ADD_1,PORT_PIN_CFG3_P002_7_CFG_ADD_1),    \
    {                                                                                      \
      PORT_PIN_CFG3_P002_0_CFG_PORT_4,    \
      PORT_PIN_CFG3_P002_1_CFG_PORT_4,    \
      PORT_PIN_CFG3_P002_2_CFG_PORT_4,    \
      PORT_PIN_CFG3_P002_3_CFG_PORT_4,    \
      PORT_PIN_CFG3_P002_4_CFG_PORT_4,    \
      PORT_PIN_CFG3_P002_5_CFG_PORT_4,    \
      PORT_PIN_CFG3_P002_6_CFG_PORT_4,    \
      PORT_PIN_CFG3_P002_7_CFG_PORT_4     \
    },                                                                                     \
    2U,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE  \
  },                                                                                       \
  {                                                                                        \
    PORT_CFG_DERIVATE_USE_PORT_5,                                                          \
    PORT_SET_PORT_SEL(PORT_PIN_CFG3_P005_0_CFG_PORT_0,PORT_PIN_CFG3_P005_1_CFG_PORT_0,PORT_PIN_CFG3_P005_2_CFG_PORT_0,PORT_PIN_CFG3_P005_3_CFG_PORT_0),    \
    PORT_SET_PORT_SEL(PORT_PIN_CFG3_P005_4_CFG_PORT_0,PORT_PIN_CFG3_P005_5_CFG_PORT_0,PORT_PIN_CFG3_P005_6_CFG_PORT_0,PORT_PIN_CFG3_P005_7_CFG_PORT_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG3_P005_0_CFG_GPIO_1,PORT_PIN_CFG3_P005_1_CFG_GPIO_1,PORT_PIN_CFG3_P005_2_CFG_GPIO_1,PORT_PIN_CFG3_P005_3_CFG_GPIO_1,PORT_PIN_CFG3_P005_4_CFG_GPIO_1,PORT_PIN_CFG3_P005_5_CFG_GPIO_1,PORT_PIN_CFG3_P005_6_CFG_GPIO_1,PORT_PIN_CFG3_P005_7_CFG_GPIO_1),    \
    PORT_SET_CFG(PORT_PIN_CFG3_P005_0_CFG_PORT_14,PORT_PIN_CFG3_P005_0_CFG_PORT_15,PORT_PIN_CFG3_P005_1_CFG_PORT_14,PORT_PIN_CFG3_P005_1_CFG_PORT_15,PORT_PIN_CFG3_P005_2_CFG_PORT_14,PORT_PIN_CFG3_P005_2_CFG_PORT_15,PORT_PIN_CFG3_P005_3_CFG_PORT_14,PORT_PIN_CFG3_P005_3_CFG_PORT_15,PORT_PIN_CFG3_P005_4_CFG_PORT_14,PORT_PIN_CFG3_P005_4_CFG_PORT_15,PORT_PIN_CFG3_P005_5_CFG_PORT_14,PORT_PIN_CFG3_P005_5_CFG_PORT_15,PORT_PIN_CFG3_P005_6_CFG_PORT_14,PORT_PIN_CFG3_P005_6_CFG_PORT_15,PORT_PIN_CFG3_P005_7_CFG_PORT_14,PORT_PIN_CFG3_P005_7_CFG_PORT_15),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG3_P005_0_CFG_PORT_5,PORT_PIN_CFG3_P005_1_CFG_PORT_5,PORT_PIN_CFG3_P005_2_CFG_PORT_5,PORT_PIN_CFG3_P005_3_CFG_PORT_5,PORT_PIN_CFG3_P005_4_CFG_PORT_5,PORT_PIN_CFG3_P005_5_CFG_PORT_5,PORT_PIN_CFG3_P005_6_CFG_PORT_5,PORT_PIN_CFG3_P005_7_CFG_PORT_5),    \
    PORT_SET_CFG_OUT(PORT_PIN_CFG3_P005_0_CFG_PORT_6,PORT_PIN_CFG3_P005_1_CFG_PORT_6,PORT_PIN_CFG3_P005_2_CFG_PORT_6,PORT_PIN_CFG3_P005_3_CFG_PORT_6,PORT_PIN_CFG3_P005_4_CFG_PORT_6,PORT_PIN_CFG3_P005_5_CFG_PORT_6,PORT_PIN_CFG3_P005_6_CFG_PORT_6,PORT_PIN_CFG3_P005_7_CFG_PORT_6,PORT_PIN_CFG3_P005_0_CFG_PORT_7,PORT_PIN_CFG3_P005_1_CFG_PORT_7,PORT_PIN_CFG3_P005_2_CFG_PORT_7,PORT_PIN_CFG3_P005_3_CFG_PORT_7,PORT_PIN_CFG3_P005_4_CFG_PORT_7,PORT_PIN_CFG3_P005_5_CFG_PORT_7,PORT_PIN_CFG3_P005_6_CFG_PORT_7,PORT_PIN_CFG3_P005_7_CFG_PORT_7),    \
    PORT_SET_CFG_SIO(PORT_SIO_CFG3_P005_01_CFG_PORT_0,PORT_SIO_CFG3_P005_01_CFG_PORT_1,PORT_SIO_CFG3_P005_01_CFG_PORT_2,PORT_SIO_CFG3_P005_01_CFG_PORT_3,PORT_SIO_CFG3_P005_23_CFG_PORT_0,PORT_SIO_CFG3_P005_23_CFG_PORT_1,PORT_SIO_CFG3_P005_23_CFG_PORT_2,PORT_SIO_CFG3_P005_23_CFG_PORT_3,PORT_SIO_CFG3_P005_45_CFG_PORT_0,PORT_SIO_CFG3_P005_45_CFG_PORT_1,PORT_SIO_CFG3_P005_45_CFG_PORT_2,PORT_SIO_CFG3_P005_45_CFG_PORT_3,PORT_SIO_CFG3_P005_67_CFG_PORT_0,PORT_SIO_CFG3_P005_67_CFG_PORT_1,PORT_SIO_CFG3_P005_67_CFG_PORT_2,PORT_SIO_CFG3_P005_67_CFG_PORT_3),    \
    PORT_SET_SIMPLE_8BIT(PORT_SIO_CFG3_P005_01_CFG_PORT_4,PORT_SIO_CFG3_P005_23_CFG_PORT_4,PORT_SIO_CFG3_P005_45_CFG_PORT_4,PORT_SIO_CFG3_P005_67_CFG_PORT_4, 0, 0, 0, 0),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG3_P005_0_CFG_PORT_8,PORT_PIN_CFG3_P005_1_CFG_PORT_8,PORT_PIN_CFG3_P005_2_CFG_PORT_8,PORT_PIN_CFG3_P005_3_CFG_PORT_8,PORT_PIN_CFG3_P005_4_CFG_PORT_8,PORT_PIN_CFG3_P005_5_CFG_PORT_8,PORT_PIN_CFG3_P005_6_CFG_PORT_8,PORT_PIN_CFG3_P005_7_CFG_PORT_8),    \
    PORT_SET_CFG_OUT2(PORT_PIN_CFG3_P005_0_CFG_PORT_16,PORT_PIN_CFG3_P005_1_CFG_PORT_16,PORT_PIN_CFG3_P005_2_CFG_PORT_16,PORT_PIN_CFG3_P005_3_CFG_PORT_16,PORT_PIN_CFG3_P005_4_CFG_PORT_16,PORT_PIN_CFG3_P005_5_CFG_PORT_16,PORT_PIN_CFG3_P005_6_CFG_PORT_16,PORT_PIN_CFG3_P005_7_CFG_PORT_16),    \
    PORT_SET_CFG_SLEW_EXT(PORT_PIN_CFG3_P005_0_CFG_PORT_17,PORT_PIN_CFG3_P005_1_CFG_PORT_17,PORT_PIN_CFG3_P005_2_CFG_PORT_17,PORT_PIN_CFG3_P005_3_CFG_PORT_17,PORT_PIN_CFG3_P005_4_CFG_PORT_17,PORT_PIN_CFG3_P005_5_CFG_PORT_17,PORT_PIN_CFG3_P005_6_CFG_PORT_17,PORT_PIN_CFG3_P005_7_CFG_PORT_17),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG3_P005_0_CFG_PORT_18,PORT_PIN_CFG3_P005_1_CFG_PORT_18,PORT_PIN_CFG3_P005_2_CFG_PORT_18,PORT_PIN_CFG3_P005_3_CFG_PORT_18),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG3_P005_4_CFG_PORT_18,PORT_PIN_CFG3_P005_5_CFG_PORT_18,PORT_PIN_CFG3_P005_6_CFG_PORT_18,PORT_PIN_CFG3_P005_7_CFG_PORT_18),    \
    PORT_SET_CTL(PORT_PIN_CFG3_P005_0_CFG_PORT_1,PORT_PIN_CFG3_P005_1_CFG_PORT_1,PORT_PIN_CFG3_P005_2_CFG_PORT_1,PORT_PIN_CFG3_P005_3_CFG_PORT_1,PORT_PIN_CFG3_P005_4_CFG_PORT_1,PORT_PIN_CFG3_P005_5_CFG_PORT_1,PORT_PIN_CFG3_P005_6_CFG_PORT_1,PORT_PIN_CFG3_P005_7_CFG_PORT_1,PORT_CFG3_P005_CFG_PORT_0,PORT_CFG3_P005_CFG_PORT_1,PORT_CFG3_P005_CFG_PORT_2,PORT_CFG3_P005_CFG_PORT_3),    \
    PORT_SET_SYNC_CTL(PORT_PIN_CFG3_P005_0_CFG_PORT_2,PORT_PIN_CFG3_P005_1_CFG_PORT_2,PORT_PIN_CFG3_P005_2_CFG_PORT_2,PORT_PIN_CFG3_P005_3_CFG_PORT_2,PORT_PIN_CFG3_P005_4_CFG_PORT_2,PORT_PIN_CFG3_P005_5_CFG_PORT_2,PORT_PIN_CFG3_P005_6_CFG_PORT_2,PORT_PIN_CFG3_P005_7_CFG_PORT_2,PORT_PIN_CFG3_P005_0_CFG_PORT_3,PORT_PIN_CFG3_P005_1_CFG_PORT_3,PORT_PIN_CFG3_P005_2_CFG_PORT_3,PORT_PIN_CFG3_P005_3_CFG_PORT_3,PORT_PIN_CFG3_P005_4_CFG_PORT_3,PORT_PIN_CFG3_P005_5_CFG_PORT_3,PORT_PIN_CFG3_P005_6_CFG_PORT_3,PORT_PIN_CFG3_P005_7_CFG_PORT_3),    \
    {                                                                                      \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P005_0_CFG_PORT_9,PORT_PIN_CFG3_P005_0_CFG_PORT_10,PORT_PIN_CFG3_P005_0_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P005_1_CFG_PORT_9,PORT_PIN_CFG3_P005_1_CFG_PORT_10,PORT_PIN_CFG3_P005_1_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P005_2_CFG_PORT_9,PORT_PIN_CFG3_P005_2_CFG_PORT_10,PORT_PIN_CFG3_P005_2_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P005_3_CFG_PORT_9,PORT_PIN_CFG3_P005_3_CFG_PORT_10,PORT_PIN_CFG3_P005_3_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P005_4_CFG_PORT_9,PORT_PIN_CFG3_P005_4_CFG_PORT_10,PORT_PIN_CFG3_P005_4_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P005_5_CFG_PORT_9,PORT_PIN_CFG3_P005_5_CFG_PORT_10,PORT_PIN_CFG3_P005_5_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P005_6_CFG_PORT_9,PORT_PIN_CFG3_P005_6_CFG_PORT_10,PORT_PIN_CFG3_P005_6_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P005_7_CFG_PORT_9,PORT_PIN_CFG3_P005_7_CFG_PORT_10,PORT_PIN_CFG3_P005_7_CFG_PORT_11)     \
    },                                                                                     \
    {                                                                                      \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P005_0_CFG_PORT_12,PORT_PIN_CFG3_P005_0_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P005_1_CFG_PORT_12,PORT_PIN_CFG3_P005_1_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P005_2_CFG_PORT_12,PORT_PIN_CFG3_P005_2_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P005_3_CFG_PORT_12,PORT_PIN_CFG3_P005_3_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P005_4_CFG_PORT_12,PORT_PIN_CFG3_P005_4_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P005_5_CFG_PORT_12,PORT_PIN_CFG3_P005_5_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P005_6_CFG_PORT_12,PORT_PIN_CFG3_P005_6_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P005_7_CFG_PORT_12,PORT_PIN_CFG3_P005_7_CFG_PORT_13)     \
    },                                                                                     \
    PORT_SET_DU_SEL(PORT_CFG3_P005_CFG_PORT_4,PORT_CFG3_P005_CFG_PORT_5,PORT_CFG3_P005_CFG_PORT_6,PORT_CFG3_P005_CFG_PORT_7,PORT_CFG3_P005_CFG_PORT_8),    \
    PORT_SET_DU_CTL(PORT_CFG3_P005_CFG_PORT_9,PORT_CFG3_P005_CFG_PORT_10),    \
    PORT_CFG3_P005_CFG_PORT_11,    \
    PORT_SET_DIRECTION_CHANGEABLE(PORT_PIN_CFG3_P005_0_CFG_ADD_0,PORT_PIN_CFG3_P005_1_CFG_ADD_0,PORT_PIN_CFG3_P005_2_CFG_ADD_0,PORT_PIN_CFG3_P005_3_CFG_ADD_0,PORT_PIN_CFG3_P005_4_CFG_ADD_0,PORT_PIN_CFG3_P005_5_CFG_ADD_0,PORT_PIN_CFG3_P005_6_CFG_ADD_0,PORT_PIN_CFG3_P005_7_CFG_ADD_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG3_P005_0_CFG_ADD_1,PORT_PIN_CFG3_P005_1_CFG_ADD_1,PORT_PIN_CFG3_P005_2_CFG_ADD_1,PORT_PIN_CFG3_P005_3_CFG_ADD_1,PORT_PIN_CFG3_P005_4_CFG_ADD_1,PORT_PIN_CFG3_P005_5_CFG_ADD_1,PORT_PIN_CFG3_P005_6_CFG_ADD_1,PORT_PIN_CFG3_P005_7_CFG_ADD_1),    \
    {                                                                                      \
      PORT_PIN_CFG3_P005_0_CFG_PORT_4,    \
      PORT_PIN_CFG3_P005_1_CFG_PORT_4,    \
      PORT_PIN_CFG3_P005_2_CFG_PORT_4,    \
      PORT_PIN_CFG3_P005_3_CFG_PORT_4,    \
      PORT_PIN_CFG3_P005_4_CFG_PORT_4,    \
      PORT_PIN_CFG3_P005_5_CFG_PORT_4,    \
      PORT_PIN_CFG3_P005_6_CFG_PORT_4,    \
      PORT_PIN_CFG3_P005_7_CFG_PORT_4     \
    },                                                                                     \
    5U,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE  \
  },                                                                                       \
  {                                                                                        \
    PORT_CFG_DERIVATE_USE_PORT_6,                                                          \
    PORT_SET_PORT_SEL(PORT_PIN_CFG3_P006_0_CFG_PORT_0,PORT_PIN_CFG3_P006_1_CFG_PORT_0,PORT_PIN_CFG3_P006_2_CFG_PORT_0,PORT_PIN_CFG3_P006_3_CFG_PORT_0),    \
    PORT_SET_PORT_SEL(PORT_PIN_CFG3_P006_4_CFG_PORT_0,PORT_PIN_CFG3_P006_5_CFG_PORT_0,PORT_PIN_CFG3_P006_6_CFG_PORT_0,PORT_PIN_CFG3_P006_7_CFG_PORT_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG3_P006_0_CFG_GPIO_1,PORT_PIN_CFG3_P006_1_CFG_GPIO_1,PORT_PIN_CFG3_P006_2_CFG_GPIO_1,PORT_PIN_CFG3_P006_3_CFG_GPIO_1,PORT_PIN_CFG3_P006_4_CFG_GPIO_1,PORT_PIN_CFG3_P006_5_CFG_GPIO_1,PORT_PIN_CFG3_P006_6_CFG_GPIO_1,PORT_PIN_CFG3_P006_7_CFG_GPIO_1),    \
    PORT_SET_CFG(PORT_PIN_CFG3_P006_0_CFG_PORT_14,PORT_PIN_CFG3_P006_0_CFG_PORT_15,PORT_PIN_CFG3_P006_1_CFG_PORT_14,PORT_PIN_CFG3_P006_1_CFG_PORT_15,PORT_PIN_CFG3_P006_2_CFG_PORT_14,PORT_PIN_CFG3_P006_2_CFG_PORT_15,PORT_PIN_CFG3_P006_3_CFG_PORT_14,PORT_PIN_CFG3_P006_3_CFG_PORT_15,PORT_PIN_CFG3_P006_4_CFG_PORT_14,PORT_PIN_CFG3_P006_4_CFG_PORT_15,PORT_PIN_CFG3_P006_5_CFG_PORT_14,PORT_PIN_CFG3_P006_5_CFG_PORT_15,PORT_PIN_CFG3_P006_6_CFG_PORT_14,PORT_PIN_CFG3_P006_6_CFG_PORT_15,PORT_PIN_CFG3_P006_7_CFG_PORT_14,PORT_PIN_CFG3_P006_7_CFG_PORT_15),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG3_P006_0_CFG_PORT_5,PORT_PIN_CFG3_P006_1_CFG_PORT_5,PORT_PIN_CFG3_P006_2_CFG_PORT_5,PORT_PIN_CFG3_P006_3_CFG_PORT_5,PORT_PIN_CFG3_P006_4_CFG_PORT_5,PORT_PIN_CFG3_P006_5_CFG_PORT_5,PORT_PIN_CFG3_P006_6_CFG_PORT_5,PORT_PIN_CFG3_P006_7_CFG_PORT_5),    \
    PORT_SET_CFG_OUT(PORT_PIN_CFG3_P006_0_CFG_PORT_6,PORT_PIN_CFG3_P006_1_CFG_PORT_6,PORT_PIN_CFG3_P006_2_CFG_PORT_6,PORT_PIN_CFG3_P006_3_CFG_PORT_6,PORT_PIN_CFG3_P006_4_CFG_PORT_6,PORT_PIN_CFG3_P006_5_CFG_PORT_6,PORT_PIN_CFG3_P006_6_CFG_PORT_6,PORT_PIN_CFG3_P006_7_CFG_PORT_6,PORT_PIN_CFG3_P006_0_CFG_PORT_7,PORT_PIN_CFG3_P006_1_CFG_PORT_7,PORT_PIN_CFG3_P006_2_CFG_PORT_7,PORT_PIN_CFG3_P006_3_CFG_PORT_7,PORT_PIN_CFG3_P006_4_CFG_PORT_7,PORT_PIN_CFG3_P006_5_CFG_PORT_7,PORT_PIN_CFG3_P006_6_CFG_PORT_7,PORT_PIN_CFG3_P006_7_CFG_PORT_7),    \
    PORT_SET_CFG_SIO(PORT_SIO_CFG3_P006_01_CFG_PORT_0,PORT_SIO_CFG3_P006_01_CFG_PORT_1,PORT_SIO_CFG3_P006_01_CFG_PORT_2,PORT_SIO_CFG3_P006_01_CFG_PORT_3,PORT_SIO_CFG3_P006_23_CFG_PORT_0,PORT_SIO_CFG3_P006_23_CFG_PORT_1,PORT_SIO_CFG3_P006_23_CFG_PORT_2,PORT_SIO_CFG3_P006_23_CFG_PORT_3,PORT_SIO_CFG3_P006_45_CFG_PORT_0,PORT_SIO_CFG3_P006_45_CFG_PORT_1,PORT_SIO_CFG3_P006_45_CFG_PORT_2,PORT_SIO_CFG3_P006_45_CFG_PORT_3,PORT_SIO_CFG3_P006_67_CFG_PORT_0,PORT_SIO_CFG3_P006_67_CFG_PORT_1,PORT_SIO_CFG3_P006_67_CFG_PORT_2,PORT_SIO_CFG3_P006_67_CFG_PORT_3),    \
    PORT_SET_SIMPLE_8BIT(PORT_SIO_CFG3_P006_01_CFG_PORT_4,PORT_SIO_CFG3_P006_23_CFG_PORT_4,PORT_SIO_CFG3_P006_45_CFG_PORT_4,PORT_SIO_CFG3_P006_67_CFG_PORT_4, 0, 0, 0, 0),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG3_P006_0_CFG_PORT_8,PORT_PIN_CFG3_P006_1_CFG_PORT_8,PORT_PIN_CFG3_P006_2_CFG_PORT_8,PORT_PIN_CFG3_P006_3_CFG_PORT_8,PORT_PIN_CFG3_P006_4_CFG_PORT_8,PORT_PIN_CFG3_P006_5_CFG_PORT_8,PORT_PIN_CFG3_P006_6_CFG_PORT_8,PORT_PIN_CFG3_P006_7_CFG_PORT_8),    \
    PORT_SET_CFG_OUT2(PORT_PIN_CFG3_P006_0_CFG_PORT_16,PORT_PIN_CFG3_P006_1_CFG_PORT_16,PORT_PIN_CFG3_P006_2_CFG_PORT_16,PORT_PIN_CFG3_P006_3_CFG_PORT_16,PORT_PIN_CFG3_P006_4_CFG_PORT_16,PORT_PIN_CFG3_P006_5_CFG_PORT_16,PORT_PIN_CFG3_P006_6_CFG_PORT_16,PORT_PIN_CFG3_P006_7_CFG_PORT_16),    \
    PORT_SET_CFG_SLEW_EXT(PORT_PIN_CFG3_P006_0_CFG_PORT_17,PORT_PIN_CFG3_P006_1_CFG_PORT_17,PORT_PIN_CFG3_P006_2_CFG_PORT_17,PORT_PIN_CFG3_P006_3_CFG_PORT_17,PORT_PIN_CFG3_P006_4_CFG_PORT_17,PORT_PIN_CFG3_P006_5_CFG_PORT_17,PORT_PIN_CFG3_P006_6_CFG_PORT_17,PORT_PIN_CFG3_P006_7_CFG_PORT_17),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG3_P006_0_CFG_PORT_18,PORT_PIN_CFG3_P006_1_CFG_PORT_18,PORT_PIN_CFG3_P006_2_CFG_PORT_18,PORT_PIN_CFG3_P006_3_CFG_PORT_18),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG3_P006_4_CFG_PORT_18,PORT_PIN_CFG3_P006_5_CFG_PORT_18,PORT_PIN_CFG3_P006_6_CFG_PORT_18,PORT_PIN_CFG3_P006_7_CFG_PORT_18),    \
    PORT_SET_CTL(PORT_PIN_CFG3_P006_0_CFG_PORT_1,PORT_PIN_CFG3_P006_1_CFG_PORT_1,PORT_PIN_CFG3_P006_2_CFG_PORT_1,PORT_PIN_CFG3_P006_3_CFG_PORT_1,PORT_PIN_CFG3_P006_4_CFG_PORT_1,PORT_PIN_CFG3_P006_5_CFG_PORT_1,PORT_PIN_CFG3_P006_6_CFG_PORT_1,PORT_PIN_CFG3_P006_7_CFG_PORT_1,PORT_CFG3_P006_CFG_PORT_0,PORT_CFG3_P006_CFG_PORT_1,PORT_CFG3_P006_CFG_PORT_2,PORT_CFG3_P006_CFG_PORT_3),    \
    PORT_SET_SYNC_CTL(PORT_PIN_CFG3_P006_0_CFG_PORT_2,PORT_PIN_CFG3_P006_1_CFG_PORT_2,PORT_PIN_CFG3_P006_2_CFG_PORT_2,PORT_PIN_CFG3_P006_3_CFG_PORT_2,PORT_PIN_CFG3_P006_4_CFG_PORT_2,PORT_PIN_CFG3_P006_5_CFG_PORT_2,PORT_PIN_CFG3_P006_6_CFG_PORT_2,PORT_PIN_CFG3_P006_7_CFG_PORT_2,PORT_PIN_CFG3_P006_0_CFG_PORT_3,PORT_PIN_CFG3_P006_1_CFG_PORT_3,PORT_PIN_CFG3_P006_2_CFG_PORT_3,PORT_PIN_CFG3_P006_3_CFG_PORT_3,PORT_PIN_CFG3_P006_4_CFG_PORT_3,PORT_PIN_CFG3_P006_5_CFG_PORT_3,PORT_PIN_CFG3_P006_6_CFG_PORT_3,PORT_PIN_CFG3_P006_7_CFG_PORT_3),    \
    {                                                                                      \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P006_0_CFG_PORT_9,PORT_PIN_CFG3_P006_0_CFG_PORT_10,PORT_PIN_CFG3_P006_0_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P006_1_CFG_PORT_9,PORT_PIN_CFG3_P006_1_CFG_PORT_10,PORT_PIN_CFG3_P006_1_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P006_2_CFG_PORT_9,PORT_PIN_CFG3_P006_2_CFG_PORT_10,PORT_PIN_CFG3_P006_2_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P006_3_CFG_PORT_9,PORT_PIN_CFG3_P006_3_CFG_PORT_10,PORT_PIN_CFG3_P006_3_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P006_4_CFG_PORT_9,PORT_PIN_CFG3_P006_4_CFG_PORT_10,PORT_PIN_CFG3_P006_4_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P006_5_CFG_PORT_9,PORT_PIN_CFG3_P006_5_CFG_PORT_10,PORT_PIN_CFG3_P006_5_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P006_6_CFG_PORT_9,PORT_PIN_CFG3_P006_6_CFG_PORT_10,PORT_PIN_CFG3_P006_6_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P006_7_CFG_PORT_9,PORT_PIN_CFG3_P006_7_CFG_PORT_10,PORT_PIN_CFG3_P006_7_CFG_PORT_11)     \
    },                                                                                     \
    {                                                                                      \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P006_0_CFG_PORT_12,PORT_PIN_CFG3_P006_0_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P006_1_CFG_PORT_12,PORT_PIN_CFG3_P006_1_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P006_2_CFG_PORT_12,PORT_PIN_CFG3_P006_2_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P006_3_CFG_PORT_12,PORT_PIN_CFG3_P006_3_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P006_4_CFG_PORT_12,PORT_PIN_CFG3_P006_4_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P006_5_CFG_PORT_12,PORT_PIN_CFG3_P006_5_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P006_6_CFG_PORT_12,PORT_PIN_CFG3_P006_6_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P006_7_CFG_PORT_12,PORT_PIN_CFG3_P006_7_CFG_PORT_13)     \
    },                                                                                     \
    PORT_SET_DU_SEL(PORT_CFG3_P006_CFG_PORT_4,PORT_CFG3_P006_CFG_PORT_5,PORT_CFG3_P006_CFG_PORT_6,PORT_CFG3_P006_CFG_PORT_7,PORT_CFG3_P006_CFG_PORT_8),    \
    PORT_SET_DU_CTL(PORT_CFG3_P006_CFG_PORT_9,PORT_CFG3_P006_CFG_PORT_10),    \
    PORT_CFG3_P006_CFG_PORT_11,    \
    PORT_SET_DIRECTION_CHANGEABLE(PORT_PIN_CFG3_P006_0_CFG_ADD_0,PORT_PIN_CFG3_P006_1_CFG_ADD_0,PORT_PIN_CFG3_P006_2_CFG_ADD_0,PORT_PIN_CFG3_P006_3_CFG_ADD_0,PORT_PIN_CFG3_P006_4_CFG_ADD_0,PORT_PIN_CFG3_P006_5_CFG_ADD_0,PORT_PIN_CFG3_P006_6_CFG_ADD_0,PORT_PIN_CFG3_P006_7_CFG_ADD_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG3_P006_0_CFG_ADD_1,PORT_PIN_CFG3_P006_1_CFG_ADD_1,PORT_PIN_CFG3_P006_2_CFG_ADD_1,PORT_PIN_CFG3_P006_3_CFG_ADD_1,PORT_PIN_CFG3_P006_4_CFG_ADD_1,PORT_PIN_CFG3_P006_5_CFG_ADD_1,PORT_PIN_CFG3_P006_6_CFG_ADD_1,PORT_PIN_CFG3_P006_7_CFG_ADD_1),    \
    {                                                                                      \
      PORT_PIN_CFG3_P006_0_CFG_PORT_4,    \
      PORT_PIN_CFG3_P006_1_CFG_PORT_4,    \
      PORT_PIN_CFG3_P006_2_CFG_PORT_4,    \
      PORT_PIN_CFG3_P006_3_CFG_PORT_4,    \
      PORT_PIN_CFG3_P006_4_CFG_PORT_4,    \
      PORT_PIN_CFG3_P006_5_CFG_PORT_4,    \
      PORT_PIN_CFG3_P006_6_CFG_PORT_4,    \
      PORT_PIN_CFG3_P006_7_CFG_PORT_4     \
    },                                                                                     \
    6U,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE  \
  },                                                                                       \
  {                                                                                        \
    PORT_CFG_DERIVATE_USE_PORT_7,                                                          \
    PORT_SET_PORT_SEL(PORT_PIN_CFG3_P007_0_CFG_PORT_0,PORT_PIN_CFG3_P007_1_CFG_PORT_0,PORT_PIN_CFG3_P007_2_CFG_PORT_0,PORT_PIN_CFG3_P007_3_CFG_PORT_0),    \
    PORT_SET_PORT_SEL(PORT_PIN_CFG3_P007_4_CFG_PORT_0,PORT_PIN_CFG3_P007_5_CFG_PORT_0,PORT_PIN_CFG3_P007_6_CFG_PORT_0,PORT_PIN_CFG3_P007_7_CFG_PORT_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG3_P007_0_CFG_GPIO_1,PORT_PIN_CFG3_P007_1_CFG_GPIO_1,PORT_PIN_CFG3_P007_2_CFG_GPIO_1,PORT_PIN_CFG3_P007_3_CFG_GPIO_1,PORT_PIN_CFG3_P007_4_CFG_GPIO_1,PORT_PIN_CFG3_P007_5_CFG_GPIO_1,PORT_PIN_CFG3_P007_6_CFG_GPIO_1,PORT_PIN_CFG3_P007_7_CFG_GPIO_1),    \
    PORT_SET_CFG(PORT_PIN_CFG3_P007_0_CFG_PORT_14,PORT_PIN_CFG3_P007_0_CFG_PORT_15,PORT_PIN_CFG3_P007_1_CFG_PORT_14,PORT_PIN_CFG3_P007_1_CFG_PORT_15,PORT_PIN_CFG3_P007_2_CFG_PORT_14,PORT_PIN_CFG3_P007_2_CFG_PORT_15,PORT_PIN_CFG3_P007_3_CFG_PORT_14,PORT_PIN_CFG3_P007_3_CFG_PORT_15,PORT_PIN_CFG3_P007_4_CFG_PORT_14,PORT_PIN_CFG3_P007_4_CFG_PORT_15,PORT_PIN_CFG3_P007_5_CFG_PORT_14,PORT_PIN_CFG3_P007_5_CFG_PORT_15,PORT_PIN_CFG3_P007_6_CFG_PORT_14,PORT_PIN_CFG3_P007_6_CFG_PORT_15,PORT_PIN_CFG3_P007_7_CFG_PORT_14,PORT_PIN_CFG3_P007_7_CFG_PORT_15),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG3_P007_0_CFG_PORT_5,PORT_PIN_CFG3_P007_1_CFG_PORT_5,PORT_PIN_CFG3_P007_2_CFG_PORT_5,PORT_PIN_CFG3_P007_3_CFG_PORT_5,PORT_PIN_CFG3_P007_4_CFG_PORT_5,PORT_PIN_CFG3_P007_5_CFG_PORT_5,PORT_PIN_CFG3_P007_6_CFG_PORT_5,PORT_PIN_CFG3_P007_7_CFG_PORT_5),    \
    PORT_SET_CFG_OUT(PORT_PIN_CFG3_P007_0_CFG_PORT_6,PORT_PIN_CFG3_P007_1_CFG_PORT_6,PORT_PIN_CFG3_P007_2_CFG_PORT_6,PORT_PIN_CFG3_P007_3_CFG_PORT_6,PORT_PIN_CFG3_P007_4_CFG_PORT_6,PORT_PIN_CFG3_P007_5_CFG_PORT_6,PORT_PIN_CFG3_P007_6_CFG_PORT_6,PORT_PIN_CFG3_P007_7_CFG_PORT_6,PORT_PIN_CFG3_P007_0_CFG_PORT_7,PORT_PIN_CFG3_P007_1_CFG_PORT_7,PORT_PIN_CFG3_P007_2_CFG_PORT_7,PORT_PIN_CFG3_P007_3_CFG_PORT_7,PORT_PIN_CFG3_P007_4_CFG_PORT_7,PORT_PIN_CFG3_P007_5_CFG_PORT_7,PORT_PIN_CFG3_P007_6_CFG_PORT_7,PORT_PIN_CFG3_P007_7_CFG_PORT_7),    \
    PORT_SET_CFG_SIO(PORT_SIO_CFG3_P007_01_CFG_PORT_0,PORT_SIO_CFG3_P007_01_CFG_PORT_1,PORT_SIO_CFG3_P007_01_CFG_PORT_2,PORT_SIO_CFG3_P007_01_CFG_PORT_3,PORT_SIO_CFG3_P007_23_CFG_PORT_0,PORT_SIO_CFG3_P007_23_CFG_PORT_1,PORT_SIO_CFG3_P007_23_CFG_PORT_2,PORT_SIO_CFG3_P007_23_CFG_PORT_3,PORT_SIO_CFG3_P007_45_CFG_PORT_0,PORT_SIO_CFG3_P007_45_CFG_PORT_1,PORT_SIO_CFG3_P007_45_CFG_PORT_2,PORT_SIO_CFG3_P007_45_CFG_PORT_3,PORT_SIO_CFG3_P007_67_CFG_PORT_0,PORT_SIO_CFG3_P007_67_CFG_PORT_1,PORT_SIO_CFG3_P007_67_CFG_PORT_2,PORT_SIO_CFG3_P007_67_CFG_PORT_3),    \
    PORT_SET_SIMPLE_8BIT(PORT_SIO_CFG3_P007_01_CFG_PORT_4,PORT_SIO_CFG3_P007_23_CFG_PORT_4,PORT_SIO_CFG3_P007_45_CFG_PORT_4,PORT_SIO_CFG3_P007_67_CFG_PORT_4, 0, 0, 0, 0),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG3_P007_0_CFG_PORT_8,PORT_PIN_CFG3_P007_1_CFG_PORT_8,PORT_PIN_CFG3_P007_2_CFG_PORT_8,PORT_PIN_CFG3_P007_3_CFG_PORT_8,PORT_PIN_CFG3_P007_4_CFG_PORT_8,PORT_PIN_CFG3_P007_5_CFG_PORT_8,PORT_PIN_CFG3_P007_6_CFG_PORT_8,PORT_PIN_CFG3_P007_7_CFG_PORT_8),    \
    PORT_SET_CFG_OUT2(PORT_PIN_CFG3_P007_0_CFG_PORT_16,PORT_PIN_CFG3_P007_1_CFG_PORT_16,PORT_PIN_CFG3_P007_2_CFG_PORT_16,PORT_PIN_CFG3_P007_3_CFG_PORT_16,PORT_PIN_CFG3_P007_4_CFG_PORT_16,PORT_PIN_CFG3_P007_5_CFG_PORT_16,PORT_PIN_CFG3_P007_6_CFG_PORT_16,PORT_PIN_CFG3_P007_7_CFG_PORT_16),    \
    PORT_SET_CFG_SLEW_EXT(PORT_PIN_CFG3_P007_0_CFG_PORT_17,PORT_PIN_CFG3_P007_1_CFG_PORT_17,PORT_PIN_CFG3_P007_2_CFG_PORT_17,PORT_PIN_CFG3_P007_3_CFG_PORT_17,PORT_PIN_CFG3_P007_4_CFG_PORT_17,PORT_PIN_CFG3_P007_5_CFG_PORT_17,PORT_PIN_CFG3_P007_6_CFG_PORT_17,PORT_PIN_CFG3_P007_7_CFG_PORT_17),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG3_P007_0_CFG_PORT_18,PORT_PIN_CFG3_P007_1_CFG_PORT_18,PORT_PIN_CFG3_P007_2_CFG_PORT_18,PORT_PIN_CFG3_P007_3_CFG_PORT_18),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG3_P007_4_CFG_PORT_18,PORT_PIN_CFG3_P007_5_CFG_PORT_18,PORT_PIN_CFG3_P007_6_CFG_PORT_18,PORT_PIN_CFG3_P007_7_CFG_PORT_18),    \
    PORT_SET_CTL(PORT_PIN_CFG3_P007_0_CFG_PORT_1,PORT_PIN_CFG3_P007_1_CFG_PORT_1,PORT_PIN_CFG3_P007_2_CFG_PORT_1,PORT_PIN_CFG3_P007_3_CFG_PORT_1,PORT_PIN_CFG3_P007_4_CFG_PORT_1,PORT_PIN_CFG3_P007_5_CFG_PORT_1,PORT_PIN_CFG3_P007_6_CFG_PORT_1,PORT_PIN_CFG3_P007_7_CFG_PORT_1,PORT_CFG3_P007_CFG_PORT_0,PORT_CFG3_P007_CFG_PORT_1,PORT_CFG3_P007_CFG_PORT_2,PORT_CFG3_P007_CFG_PORT_3),    \
    PORT_SET_SYNC_CTL(PORT_PIN_CFG3_P007_0_CFG_PORT_2,PORT_PIN_CFG3_P007_1_CFG_PORT_2,PORT_PIN_CFG3_P007_2_CFG_PORT_2,PORT_PIN_CFG3_P007_3_CFG_PORT_2,PORT_PIN_CFG3_P007_4_CFG_PORT_2,PORT_PIN_CFG3_P007_5_CFG_PORT_2,PORT_PIN_CFG3_P007_6_CFG_PORT_2,PORT_PIN_CFG3_P007_7_CFG_PORT_2,PORT_PIN_CFG3_P007_0_CFG_PORT_3,PORT_PIN_CFG3_P007_1_CFG_PORT_3,PORT_PIN_CFG3_P007_2_CFG_PORT_3,PORT_PIN_CFG3_P007_3_CFG_PORT_3,PORT_PIN_CFG3_P007_4_CFG_PORT_3,PORT_PIN_CFG3_P007_5_CFG_PORT_3,PORT_PIN_CFG3_P007_6_CFG_PORT_3,PORT_PIN_CFG3_P007_7_CFG_PORT_3),    \
    {                                                                                      \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P007_0_CFG_PORT_9,PORT_PIN_CFG3_P007_0_CFG_PORT_10,PORT_PIN_CFG3_P007_0_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P007_1_CFG_PORT_9,PORT_PIN_CFG3_P007_1_CFG_PORT_10,PORT_PIN_CFG3_P007_1_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P007_2_CFG_PORT_9,PORT_PIN_CFG3_P007_2_CFG_PORT_10,PORT_PIN_CFG3_P007_2_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P007_3_CFG_PORT_9,PORT_PIN_CFG3_P007_3_CFG_PORT_10,PORT_PIN_CFG3_P007_3_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P007_4_CFG_PORT_9,PORT_PIN_CFG3_P007_4_CFG_PORT_10,PORT_PIN_CFG3_P007_4_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P007_5_CFG_PORT_9,PORT_PIN_CFG3_P007_5_CFG_PORT_10,PORT_PIN_CFG3_P007_5_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P007_6_CFG_PORT_9,PORT_PIN_CFG3_P007_6_CFG_PORT_10,PORT_PIN_CFG3_P007_6_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P007_7_CFG_PORT_9,PORT_PIN_CFG3_P007_7_CFG_PORT_10,PORT_PIN_CFG3_P007_7_CFG_PORT_11)     \
    },                                                                                     \
    {                                                                                      \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P007_0_CFG_PORT_12,PORT_PIN_CFG3_P007_0_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P007_1_CFG_PORT_12,PORT_PIN_CFG3_P007_1_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P007_2_CFG_PORT_12,PORT_PIN_CFG3_P007_2_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P007_3_CFG_PORT_12,PORT_PIN_CFG3_P007_3_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P007_4_CFG_PORT_12,PORT_PIN_CFG3_P007_4_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P007_5_CFG_PORT_12,PORT_PIN_CFG3_P007_5_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P007_6_CFG_PORT_12,PORT_PIN_CFG3_P007_6_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P007_7_CFG_PORT_12,PORT_PIN_CFG3_P007_7_CFG_PORT_13)     \
    },                                                                                     \
    PORT_SET_DU_SEL(PORT_CFG3_P007_CFG_PORT_4,PORT_CFG3_P007_CFG_PORT_5,PORT_CFG3_P007_CFG_PORT_6,PORT_CFG3_P007_CFG_PORT_7,PORT_CFG3_P007_CFG_PORT_8),    \
    PORT_SET_DU_CTL(PORT_CFG3_P007_CFG_PORT_9,PORT_CFG3_P007_CFG_PORT_10),    \
    PORT_CFG3_P007_CFG_PORT_11,    \
    PORT_SET_DIRECTION_CHANGEABLE(PORT_PIN_CFG3_P007_0_CFG_ADD_0,PORT_PIN_CFG3_P007_1_CFG_ADD_0,PORT_PIN_CFG3_P007_2_CFG_ADD_0,PORT_PIN_CFG3_P007_3_CFG_ADD_0,PORT_PIN_CFG3_P007_4_CFG_ADD_0,PORT_PIN_CFG3_P007_5_CFG_ADD_0,PORT_PIN_CFG3_P007_6_CFG_ADD_0,PORT_PIN_CFG3_P007_7_CFG_ADD_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG3_P007_0_CFG_ADD_1,PORT_PIN_CFG3_P007_1_CFG_ADD_1,PORT_PIN_CFG3_P007_2_CFG_ADD_1,PORT_PIN_CFG3_P007_3_CFG_ADD_1,PORT_PIN_CFG3_P007_4_CFG_ADD_1,PORT_PIN_CFG3_P007_5_CFG_ADD_1,PORT_PIN_CFG3_P007_6_CFG_ADD_1,PORT_PIN_CFG3_P007_7_CFG_ADD_1),    \
    {                                                                                      \
      PORT_PIN_CFG3_P007_0_CFG_PORT_4,    \
      PORT_PIN_CFG3_P007_1_CFG_PORT_4,    \
      PORT_PIN_CFG3_P007_2_CFG_PORT_4,    \
      PORT_PIN_CFG3_P007_3_CFG_PORT_4,    \
      PORT_PIN_CFG3_P007_4_CFG_PORT_4,    \
      PORT_PIN_CFG3_P007_5_CFG_PORT_4,    \
      PORT_PIN_CFG3_P007_6_CFG_PORT_4,    \
      PORT_PIN_CFG3_P007_7_CFG_PORT_4     \
    },                                                                                     \
    7U,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE  \
  },                                                                                       \
  {                                                                                        \
    PORT_CFG_DERIVATE_USE_PORT_8,                                                          \
    PORT_SET_PORT_SEL(PORT_PIN_CFG3_P008_0_CFG_PORT_0,PORT_PIN_CFG3_P008_1_CFG_PORT_0,PORT_PIN_CFG3_P008_2_CFG_PORT_0,PORT_PIN_CFG3_P008_3_CFG_PORT_0),    \
    PORT_SET_PORT_SEL(PORT_PIN_CFG3_P008_4_CFG_PORT_0,PORT_PIN_CFG3_P008_5_CFG_PORT_0,PORT_PIN_CFG3_P008_6_CFG_PORT_0,PORT_PIN_CFG3_P008_7_CFG_PORT_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG3_P008_0_CFG_GPIO_1,PORT_PIN_CFG3_P008_1_CFG_GPIO_1,PORT_PIN_CFG3_P008_2_CFG_GPIO_1,PORT_PIN_CFG3_P008_3_CFG_GPIO_1,PORT_PIN_CFG3_P008_4_CFG_GPIO_1,PORT_PIN_CFG3_P008_5_CFG_GPIO_1,PORT_PIN_CFG3_P008_6_CFG_GPIO_1,PORT_PIN_CFG3_P008_7_CFG_GPIO_1),    \
    PORT_SET_CFG(PORT_PIN_CFG3_P008_0_CFG_PORT_14,PORT_PIN_CFG3_P008_0_CFG_PORT_15,PORT_PIN_CFG3_P008_1_CFG_PORT_14,PORT_PIN_CFG3_P008_1_CFG_PORT_15,PORT_PIN_CFG3_P008_2_CFG_PORT_14,PORT_PIN_CFG3_P008_2_CFG_PORT_15,PORT_PIN_CFG3_P008_3_CFG_PORT_14,PORT_PIN_CFG3_P008_3_CFG_PORT_15,PORT_PIN_CFG3_P008_4_CFG_PORT_14,PORT_PIN_CFG3_P008_4_CFG_PORT_15,PORT_PIN_CFG3_P008_5_CFG_PORT_14,PORT_PIN_CFG3_P008_5_CFG_PORT_15,PORT_PIN_CFG3_P008_6_CFG_PORT_14,PORT_PIN_CFG3_P008_6_CFG_PORT_15,PORT_PIN_CFG3_P008_7_CFG_PORT_14,PORT_PIN_CFG3_P008_7_CFG_PORT_15),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG3_P008_0_CFG_PORT_5,PORT_PIN_CFG3_P008_1_CFG_PORT_5,PORT_PIN_CFG3_P008_2_CFG_PORT_5,PORT_PIN_CFG3_P008_3_CFG_PORT_5,PORT_PIN_CFG3_P008_4_CFG_PORT_5,PORT_PIN_CFG3_P008_5_CFG_PORT_5,PORT_PIN_CFG3_P008_6_CFG_PORT_5,PORT_PIN_CFG3_P008_7_CFG_PORT_5),    \
    PORT_SET_CFG_OUT(PORT_PIN_CFG3_P008_0_CFG_PORT_6,PORT_PIN_CFG3_P008_1_CFG_PORT_6,PORT_PIN_CFG3_P008_2_CFG_PORT_6,PORT_PIN_CFG3_P008_3_CFG_PORT_6,PORT_PIN_CFG3_P008_4_CFG_PORT_6,PORT_PIN_CFG3_P008_5_CFG_PORT_6,PORT_PIN_CFG3_P008_6_CFG_PORT_6,PORT_PIN_CFG3_P008_7_CFG_PORT_6,PORT_PIN_CFG3_P008_0_CFG_PORT_7,PORT_PIN_CFG3_P008_1_CFG_PORT_7,PORT_PIN_CFG3_P008_2_CFG_PORT_7,PORT_PIN_CFG3_P008_3_CFG_PORT_7,PORT_PIN_CFG3_P008_4_CFG_PORT_7,PORT_PIN_CFG3_P008_5_CFG_PORT_7,PORT_PIN_CFG3_P008_6_CFG_PORT_7,PORT_PIN_CFG3_P008_7_CFG_PORT_7),    \
    PORT_SET_CFG_SIO(PORT_SIO_CFG3_P008_01_CFG_PORT_0,PORT_SIO_CFG3_P008_01_CFG_PORT_1,PORT_SIO_CFG3_P008_01_CFG_PORT_2,PORT_SIO_CFG3_P008_01_CFG_PORT_3,PORT_SIO_CFG3_P008_23_CFG_PORT_0,PORT_SIO_CFG3_P008_23_CFG_PORT_1,PORT_SIO_CFG3_P008_23_CFG_PORT_2,PORT_SIO_CFG3_P008_23_CFG_PORT_3,PORT_SIO_CFG3_P008_45_CFG_PORT_0,PORT_SIO_CFG3_P008_45_CFG_PORT_1,PORT_SIO_CFG3_P008_45_CFG_PORT_2,PORT_SIO_CFG3_P008_45_CFG_PORT_3,PORT_SIO_CFG3_P008_67_CFG_PORT_0,PORT_SIO_CFG3_P008_67_CFG_PORT_1,PORT_SIO_CFG3_P008_67_CFG_PORT_2,PORT_SIO_CFG3_P008_67_CFG_PORT_3),    \
    PORT_SET_SIMPLE_8BIT(PORT_SIO_CFG3_P008_01_CFG_PORT_4,PORT_SIO_CFG3_P008_23_CFG_PORT_4,PORT_SIO_CFG3_P008_45_CFG_PORT_4,PORT_SIO_CFG3_P008_67_CFG_PORT_4, 0, 0, 0, 0),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG3_P008_0_CFG_PORT_8,PORT_PIN_CFG3_P008_1_CFG_PORT_8,PORT_PIN_CFG3_P008_2_CFG_PORT_8,PORT_PIN_CFG3_P008_3_CFG_PORT_8,PORT_PIN_CFG3_P008_4_CFG_PORT_8,PORT_PIN_CFG3_P008_5_CFG_PORT_8,PORT_PIN_CFG3_P008_6_CFG_PORT_8,PORT_PIN_CFG3_P008_7_CFG_PORT_8),    \
    PORT_SET_CFG_OUT2(PORT_PIN_CFG3_P008_0_CFG_PORT_16,PORT_PIN_CFG3_P008_1_CFG_PORT_16,PORT_PIN_CFG3_P008_2_CFG_PORT_16,PORT_PIN_CFG3_P008_3_CFG_PORT_16,PORT_PIN_CFG3_P008_4_CFG_PORT_16,PORT_PIN_CFG3_P008_5_CFG_PORT_16,PORT_PIN_CFG3_P008_6_CFG_PORT_16,PORT_PIN_CFG3_P008_7_CFG_PORT_16),    \
    PORT_SET_CFG_SLEW_EXT(PORT_PIN_CFG3_P008_0_CFG_PORT_17,PORT_PIN_CFG3_P008_1_CFG_PORT_17,PORT_PIN_CFG3_P008_2_CFG_PORT_17,PORT_PIN_CFG3_P008_3_CFG_PORT_17,PORT_PIN_CFG3_P008_4_CFG_PORT_17,PORT_PIN_CFG3_P008_5_CFG_PORT_17,PORT_PIN_CFG3_P008_6_CFG_PORT_17,PORT_PIN_CFG3_P008_7_CFG_PORT_17),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG3_P008_0_CFG_PORT_18,PORT_PIN_CFG3_P008_1_CFG_PORT_18,PORT_PIN_CFG3_P008_2_CFG_PORT_18,PORT_PIN_CFG3_P008_3_CFG_PORT_18),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG3_P008_4_CFG_PORT_18,PORT_PIN_CFG3_P008_5_CFG_PORT_18,PORT_PIN_CFG3_P008_6_CFG_PORT_18,PORT_PIN_CFG3_P008_7_CFG_PORT_18),    \
    PORT_SET_CTL(PORT_PIN_CFG3_P008_0_CFG_PORT_1,PORT_PIN_CFG3_P008_1_CFG_PORT_1,PORT_PIN_CFG3_P008_2_CFG_PORT_1,PORT_PIN_CFG3_P008_3_CFG_PORT_1,PORT_PIN_CFG3_P008_4_CFG_PORT_1,PORT_PIN_CFG3_P008_5_CFG_PORT_1,PORT_PIN_CFG3_P008_6_CFG_PORT_1,PORT_PIN_CFG3_P008_7_CFG_PORT_1,PORT_CFG3_P008_CFG_PORT_0,PORT_CFG3_P008_CFG_PORT_1,PORT_CFG3_P008_CFG_PORT_2,PORT_CFG3_P008_CFG_PORT_3),    \
    PORT_SET_SYNC_CTL(PORT_PIN_CFG3_P008_0_CFG_PORT_2,PORT_PIN_CFG3_P008_1_CFG_PORT_2,PORT_PIN_CFG3_P008_2_CFG_PORT_2,PORT_PIN_CFG3_P008_3_CFG_PORT_2,PORT_PIN_CFG3_P008_4_CFG_PORT_2,PORT_PIN_CFG3_P008_5_CFG_PORT_2,PORT_PIN_CFG3_P008_6_CFG_PORT_2,PORT_PIN_CFG3_P008_7_CFG_PORT_2,PORT_PIN_CFG3_P008_0_CFG_PORT_3,PORT_PIN_CFG3_P008_1_CFG_PORT_3,PORT_PIN_CFG3_P008_2_CFG_PORT_3,PORT_PIN_CFG3_P008_3_CFG_PORT_3,PORT_PIN_CFG3_P008_4_CFG_PORT_3,PORT_PIN_CFG3_P008_5_CFG_PORT_3,PORT_PIN_CFG3_P008_6_CFG_PORT_3,PORT_PIN_CFG3_P008_7_CFG_PORT_3),    \
    {                                                                                      \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P008_0_CFG_PORT_9,PORT_PIN_CFG3_P008_0_CFG_PORT_10,PORT_PIN_CFG3_P008_0_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P008_1_CFG_PORT_9,PORT_PIN_CFG3_P008_1_CFG_PORT_10,PORT_PIN_CFG3_P008_1_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P008_2_CFG_PORT_9,PORT_PIN_CFG3_P008_2_CFG_PORT_10,PORT_PIN_CFG3_P008_2_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P008_3_CFG_PORT_9,PORT_PIN_CFG3_P008_3_CFG_PORT_10,PORT_PIN_CFG3_P008_3_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P008_4_CFG_PORT_9,PORT_PIN_CFG3_P008_4_CFG_PORT_10,PORT_PIN_CFG3_P008_4_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P008_5_CFG_PORT_9,PORT_PIN_CFG3_P008_5_CFG_PORT_10,PORT_PIN_CFG3_P008_5_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P008_6_CFG_PORT_9,PORT_PIN_CFG3_P008_6_CFG_PORT_10,PORT_PIN_CFG3_P008_6_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P008_7_CFG_PORT_9,PORT_PIN_CFG3_P008_7_CFG_PORT_10,PORT_PIN_CFG3_P008_7_CFG_PORT_11)     \
    },                                                                                     \
    {                                                                                      \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P008_0_CFG_PORT_12,PORT_PIN_CFG3_P008_0_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P008_1_CFG_PORT_12,PORT_PIN_CFG3_P008_1_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P008_2_CFG_PORT_12,PORT_PIN_CFG3_P008_2_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P008_3_CFG_PORT_12,PORT_PIN_CFG3_P008_3_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P008_4_CFG_PORT_12,PORT_PIN_CFG3_P008_4_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P008_5_CFG_PORT_12,PORT_PIN_CFG3_P008_5_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P008_6_CFG_PORT_12,PORT_PIN_CFG3_P008_6_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P008_7_CFG_PORT_12,PORT_PIN_CFG3_P008_7_CFG_PORT_13)     \
    },                                                                                     \
    PORT_SET_DU_SEL(PORT_CFG3_P008_CFG_PORT_4,PORT_CFG3_P008_CFG_PORT_5,PORT_CFG3_P008_CFG_PORT_6,PORT_CFG3_P008_CFG_PORT_7,PORT_CFG3_P008_CFG_PORT_8),    \
    PORT_SET_DU_CTL(PORT_CFG3_P008_CFG_PORT_9,PORT_CFG3_P008_CFG_PORT_10),    \
    PORT_CFG3_P008_CFG_PORT_11,    \
    PORT_SET_DIRECTION_CHANGEABLE(PORT_PIN_CFG3_P008_0_CFG_ADD_0,PORT_PIN_CFG3_P008_1_CFG_ADD_0,PORT_PIN_CFG3_P008_2_CFG_ADD_0,PORT_PIN_CFG3_P008_3_CFG_ADD_0,PORT_PIN_CFG3_P008_4_CFG_ADD_0,PORT_PIN_CFG3_P008_5_CFG_ADD_0,PORT_PIN_CFG3_P008_6_CFG_ADD_0,PORT_PIN_CFG3_P008_7_CFG_ADD_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG3_P008_0_CFG_ADD_1,PORT_PIN_CFG3_P008_1_CFG_ADD_1,PORT_PIN_CFG3_P008_2_CFG_ADD_1,PORT_PIN_CFG3_P008_3_CFG_ADD_1,PORT_PIN_CFG3_P008_4_CFG_ADD_1,PORT_PIN_CFG3_P008_5_CFG_ADD_1,PORT_PIN_CFG3_P008_6_CFG_ADD_1,PORT_PIN_CFG3_P008_7_CFG_ADD_1),    \
    {                                                                                      \
      PORT_PIN_CFG3_P008_0_CFG_PORT_4,    \
      PORT_PIN_CFG3_P008_1_CFG_PORT_4,    \
      PORT_PIN_CFG3_P008_2_CFG_PORT_4,    \
      PORT_PIN_CFG3_P008_3_CFG_PORT_4,    \
      PORT_PIN_CFG3_P008_4_CFG_PORT_4,    \
      PORT_PIN_CFG3_P008_5_CFG_PORT_4,    \
      PORT_PIN_CFG3_P008_6_CFG_PORT_4,    \
      PORT_PIN_CFG3_P008_7_CFG_PORT_4     \
    },                                                                                     \
    8U,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE  \
  },                                                                                       \
  {                                                                                        \
    PORT_CFG_DERIVATE_USE_PORT_11,                                                          \
    PORT_SET_PORT_SEL(PORT_PIN_CFG3_P011_0_CFG_PORT_0,PORT_PIN_CFG3_P011_1_CFG_PORT_0,PORT_PIN_CFG3_P011_2_CFG_PORT_0,PORT_PIN_CFG3_P011_3_CFG_PORT_0),    \
    PORT_SET_PORT_SEL(PORT_PIN_CFG3_P011_4_CFG_PORT_0,PORT_PIN_CFG3_P011_5_CFG_PORT_0,PORT_PIN_CFG3_P011_6_CFG_PORT_0,PORT_PIN_CFG3_P011_7_CFG_PORT_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG3_P011_0_CFG_GPIO_1,PORT_PIN_CFG3_P011_1_CFG_GPIO_1,PORT_PIN_CFG3_P011_2_CFG_GPIO_1,PORT_PIN_CFG3_P011_3_CFG_GPIO_1,PORT_PIN_CFG3_P011_4_CFG_GPIO_1,PORT_PIN_CFG3_P011_5_CFG_GPIO_1,PORT_PIN_CFG3_P011_6_CFG_GPIO_1,PORT_PIN_CFG3_P011_7_CFG_GPIO_1),    \
    PORT_SET_CFG(PORT_PIN_CFG3_P011_0_CFG_PORT_14,PORT_PIN_CFG3_P011_0_CFG_PORT_15,PORT_PIN_CFG3_P011_1_CFG_PORT_14,PORT_PIN_CFG3_P011_1_CFG_PORT_15,PORT_PIN_CFG3_P011_2_CFG_PORT_14,PORT_PIN_CFG3_P011_2_CFG_PORT_15,PORT_PIN_CFG3_P011_3_CFG_PORT_14,PORT_PIN_CFG3_P011_3_CFG_PORT_15,PORT_PIN_CFG3_P011_4_CFG_PORT_14,PORT_PIN_CFG3_P011_4_CFG_PORT_15,PORT_PIN_CFG3_P011_5_CFG_PORT_14,PORT_PIN_CFG3_P011_5_CFG_PORT_15,PORT_PIN_CFG3_P011_6_CFG_PORT_14,PORT_PIN_CFG3_P011_6_CFG_PORT_15,PORT_PIN_CFG3_P011_7_CFG_PORT_14,PORT_PIN_CFG3_P011_7_CFG_PORT_15),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG3_P011_0_CFG_PORT_5,PORT_PIN_CFG3_P011_1_CFG_PORT_5,PORT_PIN_CFG3_P011_2_CFG_PORT_5,PORT_PIN_CFG3_P011_3_CFG_PORT_5,PORT_PIN_CFG3_P011_4_CFG_PORT_5,PORT_PIN_CFG3_P011_5_CFG_PORT_5,PORT_PIN_CFG3_P011_6_CFG_PORT_5,PORT_PIN_CFG3_P011_7_CFG_PORT_5),    \
    PORT_SET_CFG_OUT(PORT_PIN_CFG3_P011_0_CFG_PORT_6,PORT_PIN_CFG3_P011_1_CFG_PORT_6,PORT_PIN_CFG3_P011_2_CFG_PORT_6,PORT_PIN_CFG3_P011_3_CFG_PORT_6,PORT_PIN_CFG3_P011_4_CFG_PORT_6,PORT_PIN_CFG3_P011_5_CFG_PORT_6,PORT_PIN_CFG3_P011_6_CFG_PORT_6,PORT_PIN_CFG3_P011_7_CFG_PORT_6,PORT_PIN_CFG3_P011_0_CFG_PORT_7,PORT_PIN_CFG3_P011_1_CFG_PORT_7,PORT_PIN_CFG3_P011_2_CFG_PORT_7,PORT_PIN_CFG3_P011_3_CFG_PORT_7,PORT_PIN_CFG3_P011_4_CFG_PORT_7,PORT_PIN_CFG3_P011_5_CFG_PORT_7,PORT_PIN_CFG3_P011_6_CFG_PORT_7,PORT_PIN_CFG3_P011_7_CFG_PORT_7),    \
    PORT_SET_CFG_SIO(PORT_SIO_CFG3_P011_01_CFG_PORT_0,PORT_SIO_CFG3_P011_01_CFG_PORT_1,PORT_SIO_CFG3_P011_01_CFG_PORT_2,PORT_SIO_CFG3_P011_01_CFG_PORT_3,PORT_SIO_CFG3_P011_23_CFG_PORT_0,PORT_SIO_CFG3_P011_23_CFG_PORT_1,PORT_SIO_CFG3_P011_23_CFG_PORT_2,PORT_SIO_CFG3_P011_23_CFG_PORT_3,PORT_SIO_CFG3_P011_45_CFG_PORT_0,PORT_SIO_CFG3_P011_45_CFG_PORT_1,PORT_SIO_CFG3_P011_45_CFG_PORT_2,PORT_SIO_CFG3_P011_45_CFG_PORT_3,PORT_SIO_CFG3_P011_67_CFG_PORT_0,PORT_SIO_CFG3_P011_67_CFG_PORT_1,PORT_SIO_CFG3_P011_67_CFG_PORT_2,PORT_SIO_CFG3_P011_67_CFG_PORT_3),    \
    PORT_SET_SIMPLE_8BIT(PORT_SIO_CFG3_P011_01_CFG_PORT_4,PORT_SIO_CFG3_P011_23_CFG_PORT_4,PORT_SIO_CFG3_P011_45_CFG_PORT_4,PORT_SIO_CFG3_P011_67_CFG_PORT_4, 0, 0, 0, 0),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG3_P011_0_CFG_PORT_8,PORT_PIN_CFG3_P011_1_CFG_PORT_8,PORT_PIN_CFG3_P011_2_CFG_PORT_8,PORT_PIN_CFG3_P011_3_CFG_PORT_8,PORT_PIN_CFG3_P011_4_CFG_PORT_8,PORT_PIN_CFG3_P011_5_CFG_PORT_8,PORT_PIN_CFG3_P011_6_CFG_PORT_8,PORT_PIN_CFG3_P011_7_CFG_PORT_8),    \
    PORT_SET_CFG_OUT2(PORT_PIN_CFG3_P011_0_CFG_PORT_16,PORT_PIN_CFG3_P011_1_CFG_PORT_16,PORT_PIN_CFG3_P011_2_CFG_PORT_16,PORT_PIN_CFG3_P011_3_CFG_PORT_16,PORT_PIN_CFG3_P011_4_CFG_PORT_16,PORT_PIN_CFG3_P011_5_CFG_PORT_16,PORT_PIN_CFG3_P011_6_CFG_PORT_16,PORT_PIN_CFG3_P011_7_CFG_PORT_16),    \
    PORT_SET_CFG_SLEW_EXT(PORT_PIN_CFG3_P011_0_CFG_PORT_17,PORT_PIN_CFG3_P011_1_CFG_PORT_17,PORT_PIN_CFG3_P011_2_CFG_PORT_17,PORT_PIN_CFG3_P011_3_CFG_PORT_17,PORT_PIN_CFG3_P011_4_CFG_PORT_17,PORT_PIN_CFG3_P011_5_CFG_PORT_17,PORT_PIN_CFG3_P011_6_CFG_PORT_17,PORT_PIN_CFG3_P011_7_CFG_PORT_17),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG3_P011_0_CFG_PORT_18,PORT_PIN_CFG3_P011_1_CFG_PORT_18,PORT_PIN_CFG3_P011_2_CFG_PORT_18,PORT_PIN_CFG3_P011_3_CFG_PORT_18),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG3_P011_4_CFG_PORT_18,PORT_PIN_CFG3_P011_5_CFG_PORT_18,PORT_PIN_CFG3_P011_6_CFG_PORT_18,PORT_PIN_CFG3_P011_7_CFG_PORT_18),    \
    PORT_SET_CTL(PORT_PIN_CFG3_P011_0_CFG_PORT_1,PORT_PIN_CFG3_P011_1_CFG_PORT_1,PORT_PIN_CFG3_P011_2_CFG_PORT_1,PORT_PIN_CFG3_P011_3_CFG_PORT_1,PORT_PIN_CFG3_P011_4_CFG_PORT_1,PORT_PIN_CFG3_P011_5_CFG_PORT_1,PORT_PIN_CFG3_P011_6_CFG_PORT_1,PORT_PIN_CFG3_P011_7_CFG_PORT_1,PORT_CFG3_P011_CFG_PORT_0,PORT_CFG3_P011_CFG_PORT_1,PORT_CFG3_P011_CFG_PORT_2,PORT_CFG3_P011_CFG_PORT_3),    \
    PORT_SET_SYNC_CTL(PORT_PIN_CFG3_P011_0_CFG_PORT_2,PORT_PIN_CFG3_P011_1_CFG_PORT_2,PORT_PIN_CFG3_P011_2_CFG_PORT_2,PORT_PIN_CFG3_P011_3_CFG_PORT_2,PORT_PIN_CFG3_P011_4_CFG_PORT_2,PORT_PIN_CFG3_P011_5_CFG_PORT_2,PORT_PIN_CFG3_P011_6_CFG_PORT_2,PORT_PIN_CFG3_P011_7_CFG_PORT_2,PORT_PIN_CFG3_P011_0_CFG_PORT_3,PORT_PIN_CFG3_P011_1_CFG_PORT_3,PORT_PIN_CFG3_P011_2_CFG_PORT_3,PORT_PIN_CFG3_P011_3_CFG_PORT_3,PORT_PIN_CFG3_P011_4_CFG_PORT_3,PORT_PIN_CFG3_P011_5_CFG_PORT_3,PORT_PIN_CFG3_P011_6_CFG_PORT_3,PORT_PIN_CFG3_P011_7_CFG_PORT_3),    \
    {                                                                                      \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P011_0_CFG_PORT_9,PORT_PIN_CFG3_P011_0_CFG_PORT_10,PORT_PIN_CFG3_P011_0_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P011_1_CFG_PORT_9,PORT_PIN_CFG3_P011_1_CFG_PORT_10,PORT_PIN_CFG3_P011_1_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P011_2_CFG_PORT_9,PORT_PIN_CFG3_P011_2_CFG_PORT_10,PORT_PIN_CFG3_P011_2_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P011_3_CFG_PORT_9,PORT_PIN_CFG3_P011_3_CFG_PORT_10,PORT_PIN_CFG3_P011_3_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P011_4_CFG_PORT_9,PORT_PIN_CFG3_P011_4_CFG_PORT_10,PORT_PIN_CFG3_P011_4_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P011_5_CFG_PORT_9,PORT_PIN_CFG3_P011_5_CFG_PORT_10,PORT_PIN_CFG3_P011_5_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P011_6_CFG_PORT_9,PORT_PIN_CFG3_P011_6_CFG_PORT_10,PORT_PIN_CFG3_P011_6_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P011_7_CFG_PORT_9,PORT_PIN_CFG3_P011_7_CFG_PORT_10,PORT_PIN_CFG3_P011_7_CFG_PORT_11)     \
    },                                                                                     \
    {                                                                                      \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P011_0_CFG_PORT_12,PORT_PIN_CFG3_P011_0_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P011_1_CFG_PORT_12,PORT_PIN_CFG3_P011_1_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P011_2_CFG_PORT_12,PORT_PIN_CFG3_P011_2_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P011_3_CFG_PORT_12,PORT_PIN_CFG3_P011_3_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P011_4_CFG_PORT_12,PORT_PIN_CFG3_P011_4_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P011_5_CFG_PORT_12,PORT_PIN_CFG3_P011_5_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P011_6_CFG_PORT_12,PORT_PIN_CFG3_P011_6_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P011_7_CFG_PORT_12,PORT_PIN_CFG3_P011_7_CFG_PORT_13)     \
    },                                                                                     \
    PORT_SET_DU_SEL(PORT_CFG3_P011_CFG_PORT_4,PORT_CFG3_P011_CFG_PORT_5,PORT_CFG3_P011_CFG_PORT_6,PORT_CFG3_P011_CFG_PORT_7,PORT_CFG3_P011_CFG_PORT_8),    \
    PORT_SET_DU_CTL(PORT_CFG3_P011_CFG_PORT_9,PORT_CFG3_P011_CFG_PORT_10),    \
    PORT_CFG3_P011_CFG_PORT_11,    \
    PORT_SET_DIRECTION_CHANGEABLE(PORT_PIN_CFG3_P011_0_CFG_ADD_0,PORT_PIN_CFG3_P011_1_CFG_ADD_0,PORT_PIN_CFG3_P011_2_CFG_ADD_0,PORT_PIN_CFG3_P011_3_CFG_ADD_0,PORT_PIN_CFG3_P011_4_CFG_ADD_0,PORT_PIN_CFG3_P011_5_CFG_ADD_0,PORT_PIN_CFG3_P011_6_CFG_ADD_0,PORT_PIN_CFG3_P011_7_CFG_ADD_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG3_P011_0_CFG_ADD_1,PORT_PIN_CFG3_P011_1_CFG_ADD_1,PORT_PIN_CFG3_P011_2_CFG_ADD_1,PORT_PIN_CFG3_P011_3_CFG_ADD_1,PORT_PIN_CFG3_P011_4_CFG_ADD_1,PORT_PIN_CFG3_P011_5_CFG_ADD_1,PORT_PIN_CFG3_P011_6_CFG_ADD_1,PORT_PIN_CFG3_P011_7_CFG_ADD_1),    \
    {                                                                                      \
      PORT_PIN_CFG3_P011_0_CFG_PORT_4,    \
      PORT_PIN_CFG3_P011_1_CFG_PORT_4,    \
      PORT_PIN_CFG3_P011_2_CFG_PORT_4,    \
      PORT_PIN_CFG3_P011_3_CFG_PORT_4,    \
      PORT_PIN_CFG3_P011_4_CFG_PORT_4,    \
      PORT_PIN_CFG3_P011_5_CFG_PORT_4,    \
      PORT_PIN_CFG3_P011_6_CFG_PORT_4,    \
      PORT_PIN_CFG3_P011_7_CFG_PORT_4     \
    },                                                                                     \
    11U,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE  \
  },                                                                                       \
  {                                                                                        \
    PORT_CFG_DERIVATE_USE_PORT_12,                                                          \
    PORT_SET_PORT_SEL(PORT_PIN_CFG3_P012_0_CFG_PORT_0,PORT_PIN_CFG3_P012_1_CFG_PORT_0,PORT_PIN_CFG3_P012_2_CFG_PORT_0,PORT_PIN_CFG3_P012_3_CFG_PORT_0),    \
    PORT_SET_PORT_SEL(PORT_PIN_CFG3_P012_4_CFG_PORT_0,PORT_PIN_CFG3_P012_5_CFG_PORT_0,PORT_PIN_CFG3_P012_6_CFG_PORT_0,PORT_PIN_CFG3_P012_7_CFG_PORT_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG3_P012_0_CFG_GPIO_1,PORT_PIN_CFG3_P012_1_CFG_GPIO_1,PORT_PIN_CFG3_P012_2_CFG_GPIO_1,PORT_PIN_CFG3_P012_3_CFG_GPIO_1,PORT_PIN_CFG3_P012_4_CFG_GPIO_1,PORT_PIN_CFG3_P012_5_CFG_GPIO_1,PORT_PIN_CFG3_P012_6_CFG_GPIO_1,PORT_PIN_CFG3_P012_7_CFG_GPIO_1),    \
    PORT_SET_CFG(PORT_PIN_CFG3_P012_0_CFG_PORT_14,PORT_PIN_CFG3_P012_0_CFG_PORT_15,PORT_PIN_CFG3_P012_1_CFG_PORT_14,PORT_PIN_CFG3_P012_1_CFG_PORT_15,PORT_PIN_CFG3_P012_2_CFG_PORT_14,PORT_PIN_CFG3_P012_2_CFG_PORT_15,PORT_PIN_CFG3_P012_3_CFG_PORT_14,PORT_PIN_CFG3_P012_3_CFG_PORT_15,PORT_PIN_CFG3_P012_4_CFG_PORT_14,PORT_PIN_CFG3_P012_4_CFG_PORT_15,PORT_PIN_CFG3_P012_5_CFG_PORT_14,PORT_PIN_CFG3_P012_5_CFG_PORT_15,PORT_PIN_CFG3_P012_6_CFG_PORT_14,PORT_PIN_CFG3_P012_6_CFG_PORT_15,PORT_PIN_CFG3_P012_7_CFG_PORT_14,PORT_PIN_CFG3_P012_7_CFG_PORT_15),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG3_P012_0_CFG_PORT_5,PORT_PIN_CFG3_P012_1_CFG_PORT_5,PORT_PIN_CFG3_P012_2_CFG_PORT_5,PORT_PIN_CFG3_P012_3_CFG_PORT_5,PORT_PIN_CFG3_P012_4_CFG_PORT_5,PORT_PIN_CFG3_P012_5_CFG_PORT_5,PORT_PIN_CFG3_P012_6_CFG_PORT_5,PORT_PIN_CFG3_P012_7_CFG_PORT_5),    \
    PORT_SET_CFG_OUT(PORT_PIN_CFG3_P012_0_CFG_PORT_6,PORT_PIN_CFG3_P012_1_CFG_PORT_6,PORT_PIN_CFG3_P012_2_CFG_PORT_6,PORT_PIN_CFG3_P012_3_CFG_PORT_6,PORT_PIN_CFG3_P012_4_CFG_PORT_6,PORT_PIN_CFG3_P012_5_CFG_PORT_6,PORT_PIN_CFG3_P012_6_CFG_PORT_6,PORT_PIN_CFG3_P012_7_CFG_PORT_6,PORT_PIN_CFG3_P012_0_CFG_PORT_7,PORT_PIN_CFG3_P012_1_CFG_PORT_7,PORT_PIN_CFG3_P012_2_CFG_PORT_7,PORT_PIN_CFG3_P012_3_CFG_PORT_7,PORT_PIN_CFG3_P012_4_CFG_PORT_7,PORT_PIN_CFG3_P012_5_CFG_PORT_7,PORT_PIN_CFG3_P012_6_CFG_PORT_7,PORT_PIN_CFG3_P012_7_CFG_PORT_7),    \
    PORT_SET_CFG_SIO(PORT_SIO_CFG3_P012_01_CFG_PORT_0,PORT_SIO_CFG3_P012_01_CFG_PORT_1,PORT_SIO_CFG3_P012_01_CFG_PORT_2,PORT_SIO_CFG3_P012_01_CFG_PORT_3,PORT_SIO_CFG3_P012_23_CFG_PORT_0,PORT_SIO_CFG3_P012_23_CFG_PORT_1,PORT_SIO_CFG3_P012_23_CFG_PORT_2,PORT_SIO_CFG3_P012_23_CFG_PORT_3,PORT_SIO_CFG3_P012_45_CFG_PORT_0,PORT_SIO_CFG3_P012_45_CFG_PORT_1,PORT_SIO_CFG3_P012_45_CFG_PORT_2,PORT_SIO_CFG3_P012_45_CFG_PORT_3,PORT_SIO_CFG3_P012_67_CFG_PORT_0,PORT_SIO_CFG3_P012_67_CFG_PORT_1,PORT_SIO_CFG3_P012_67_CFG_PORT_2,PORT_SIO_CFG3_P012_67_CFG_PORT_3),    \
    PORT_SET_SIMPLE_8BIT(PORT_SIO_CFG3_P012_01_CFG_PORT_4,PORT_SIO_CFG3_P012_23_CFG_PORT_4,PORT_SIO_CFG3_P012_45_CFG_PORT_4,PORT_SIO_CFG3_P012_67_CFG_PORT_4, 0, 0, 0, 0),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG3_P012_0_CFG_PORT_8,PORT_PIN_CFG3_P012_1_CFG_PORT_8,PORT_PIN_CFG3_P012_2_CFG_PORT_8,PORT_PIN_CFG3_P012_3_CFG_PORT_8,PORT_PIN_CFG3_P012_4_CFG_PORT_8,PORT_PIN_CFG3_P012_5_CFG_PORT_8,PORT_PIN_CFG3_P012_6_CFG_PORT_8,PORT_PIN_CFG3_P012_7_CFG_PORT_8),    \
    PORT_SET_CFG_OUT2(PORT_PIN_CFG3_P012_0_CFG_PORT_16,PORT_PIN_CFG3_P012_1_CFG_PORT_16,PORT_PIN_CFG3_P012_2_CFG_PORT_16,PORT_PIN_CFG3_P012_3_CFG_PORT_16,PORT_PIN_CFG3_P012_4_CFG_PORT_16,PORT_PIN_CFG3_P012_5_CFG_PORT_16,PORT_PIN_CFG3_P012_6_CFG_PORT_16,PORT_PIN_CFG3_P012_7_CFG_PORT_16),    \
    PORT_SET_CFG_SLEW_EXT(PORT_PIN_CFG3_P012_0_CFG_PORT_17,PORT_PIN_CFG3_P012_1_CFG_PORT_17,PORT_PIN_CFG3_P012_2_CFG_PORT_17,PORT_PIN_CFG3_P012_3_CFG_PORT_17,PORT_PIN_CFG3_P012_4_CFG_PORT_17,PORT_PIN_CFG3_P012_5_CFG_PORT_17,PORT_PIN_CFG3_P012_6_CFG_PORT_17,PORT_PIN_CFG3_P012_7_CFG_PORT_17),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG3_P012_0_CFG_PORT_18,PORT_PIN_CFG3_P012_1_CFG_PORT_18,PORT_PIN_CFG3_P012_2_CFG_PORT_18,PORT_PIN_CFG3_P012_3_CFG_PORT_18),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG3_P012_4_CFG_PORT_18,PORT_PIN_CFG3_P012_5_CFG_PORT_18,PORT_PIN_CFG3_P012_6_CFG_PORT_18,PORT_PIN_CFG3_P012_7_CFG_PORT_18),    \
    PORT_SET_CTL(PORT_PIN_CFG3_P012_0_CFG_PORT_1,PORT_PIN_CFG3_P012_1_CFG_PORT_1,PORT_PIN_CFG3_P012_2_CFG_PORT_1,PORT_PIN_CFG3_P012_3_CFG_PORT_1,PORT_PIN_CFG3_P012_4_CFG_PORT_1,PORT_PIN_CFG3_P012_5_CFG_PORT_1,PORT_PIN_CFG3_P012_6_CFG_PORT_1,PORT_PIN_CFG3_P012_7_CFG_PORT_1,PORT_CFG3_P012_CFG_PORT_0,PORT_CFG3_P012_CFG_PORT_1,PORT_CFG3_P012_CFG_PORT_2,PORT_CFG3_P012_CFG_PORT_3),    \
    PORT_SET_SYNC_CTL(PORT_PIN_CFG3_P012_0_CFG_PORT_2,PORT_PIN_CFG3_P012_1_CFG_PORT_2,PORT_PIN_CFG3_P012_2_CFG_PORT_2,PORT_PIN_CFG3_P012_3_CFG_PORT_2,PORT_PIN_CFG3_P012_4_CFG_PORT_2,PORT_PIN_CFG3_P012_5_CFG_PORT_2,PORT_PIN_CFG3_P012_6_CFG_PORT_2,PORT_PIN_CFG3_P012_7_CFG_PORT_2,PORT_PIN_CFG3_P012_0_CFG_PORT_3,PORT_PIN_CFG3_P012_1_CFG_PORT_3,PORT_PIN_CFG3_P012_2_CFG_PORT_3,PORT_PIN_CFG3_P012_3_CFG_PORT_3,PORT_PIN_CFG3_P012_4_CFG_PORT_3,PORT_PIN_CFG3_P012_5_CFG_PORT_3,PORT_PIN_CFG3_P012_6_CFG_PORT_3,PORT_PIN_CFG3_P012_7_CFG_PORT_3),    \
    {                                                                                      \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P012_0_CFG_PORT_9,PORT_PIN_CFG3_P012_0_CFG_PORT_10,PORT_PIN_CFG3_P012_0_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P012_1_CFG_PORT_9,PORT_PIN_CFG3_P012_1_CFG_PORT_10,PORT_PIN_CFG3_P012_1_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P012_2_CFG_PORT_9,PORT_PIN_CFG3_P012_2_CFG_PORT_10,PORT_PIN_CFG3_P012_2_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P012_3_CFG_PORT_9,PORT_PIN_CFG3_P012_3_CFG_PORT_10,PORT_PIN_CFG3_P012_3_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P012_4_CFG_PORT_9,PORT_PIN_CFG3_P012_4_CFG_PORT_10,PORT_PIN_CFG3_P012_4_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P012_5_CFG_PORT_9,PORT_PIN_CFG3_P012_5_CFG_PORT_10,PORT_PIN_CFG3_P012_5_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P012_6_CFG_PORT_9,PORT_PIN_CFG3_P012_6_CFG_PORT_10,PORT_PIN_CFG3_P012_6_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P012_7_CFG_PORT_9,PORT_PIN_CFG3_P012_7_CFG_PORT_10,PORT_PIN_CFG3_P012_7_CFG_PORT_11)     \
    },                                                                                     \
    {                                                                                      \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P012_0_CFG_PORT_12,PORT_PIN_CFG3_P012_0_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P012_1_CFG_PORT_12,PORT_PIN_CFG3_P012_1_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P012_2_CFG_PORT_12,PORT_PIN_CFG3_P012_2_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P012_3_CFG_PORT_12,PORT_PIN_CFG3_P012_3_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P012_4_CFG_PORT_12,PORT_PIN_CFG3_P012_4_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P012_5_CFG_PORT_12,PORT_PIN_CFG3_P012_5_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P012_6_CFG_PORT_12,PORT_PIN_CFG3_P012_6_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P012_7_CFG_PORT_12,PORT_PIN_CFG3_P012_7_CFG_PORT_13)     \
    },                                                                                     \
    PORT_SET_DU_SEL(PORT_CFG3_P012_CFG_PORT_4,PORT_CFG3_P012_CFG_PORT_5,PORT_CFG3_P012_CFG_PORT_6,PORT_CFG3_P012_CFG_PORT_7,PORT_CFG3_P012_CFG_PORT_8),    \
    PORT_SET_DU_CTL(PORT_CFG3_P012_CFG_PORT_9,PORT_CFG3_P012_CFG_PORT_10),    \
    PORT_CFG3_P012_CFG_PORT_11,    \
    PORT_SET_DIRECTION_CHANGEABLE(PORT_PIN_CFG3_P012_0_CFG_ADD_0,PORT_PIN_CFG3_P012_1_CFG_ADD_0,PORT_PIN_CFG3_P012_2_CFG_ADD_0,PORT_PIN_CFG3_P012_3_CFG_ADD_0,PORT_PIN_CFG3_P012_4_CFG_ADD_0,PORT_PIN_CFG3_P012_5_CFG_ADD_0,PORT_PIN_CFG3_P012_6_CFG_ADD_0,PORT_PIN_CFG3_P012_7_CFG_ADD_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG3_P012_0_CFG_ADD_1,PORT_PIN_CFG3_P012_1_CFG_ADD_1,PORT_PIN_CFG3_P012_2_CFG_ADD_1,PORT_PIN_CFG3_P012_3_CFG_ADD_1,PORT_PIN_CFG3_P012_4_CFG_ADD_1,PORT_PIN_CFG3_P012_5_CFG_ADD_1,PORT_PIN_CFG3_P012_6_CFG_ADD_1,PORT_PIN_CFG3_P012_7_CFG_ADD_1),    \
    {                                                                                      \
      PORT_PIN_CFG3_P012_0_CFG_PORT_4,    \
      PORT_PIN_CFG3_P012_1_CFG_PORT_4,    \
      PORT_PIN_CFG3_P012_2_CFG_PORT_4,    \
      PORT_PIN_CFG3_P012_3_CFG_PORT_4,    \
      PORT_PIN_CFG3_P012_4_CFG_PORT_4,    \
      PORT_PIN_CFG3_P012_5_CFG_PORT_4,    \
      PORT_PIN_CFG3_P012_6_CFG_PORT_4,    \
      PORT_PIN_CFG3_P012_7_CFG_PORT_4     \
    },                                                                                     \
    12U,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_TRUE,  \
    PORT_FALSE,  \
    PORT_FALSE  \
  },                                                                                       \
  {                                                                                        \
    PORT_CFG_DERIVATE_USE_PORT_13,                                                          \
    PORT_SET_PORT_SEL(PORT_PIN_CFG3_P013_0_CFG_PORT_0,PORT_PIN_CFG3_P013_1_CFG_PORT_0,PORT_PIN_CFG3_P013_2_CFG_PORT_0,PORT_PIN_CFG3_P013_3_CFG_PORT_0),    \
    PORT_SET_PORT_SEL(PORT_PIN_CFG3_P013_4_CFG_PORT_0,PORT_PIN_CFG3_P013_5_CFG_PORT_0,PORT_PIN_CFG3_P013_6_CFG_PORT_0,PORT_PIN_CFG3_P013_7_CFG_PORT_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG3_P013_0_CFG_GPIO_1,PORT_PIN_CFG3_P013_1_CFG_GPIO_1,PORT_PIN_CFG3_P013_2_CFG_GPIO_1,PORT_PIN_CFG3_P013_3_CFG_GPIO_1,PORT_PIN_CFG3_P013_4_CFG_GPIO_1,PORT_PIN_CFG3_P013_5_CFG_GPIO_1,PORT_PIN_CFG3_P013_6_CFG_GPIO_1,PORT_PIN_CFG3_P013_7_CFG_GPIO_1),    \
    PORT_SET_CFG(PORT_PIN_CFG3_P013_0_CFG_PORT_14,PORT_PIN_CFG3_P013_0_CFG_PORT_15,PORT_PIN_CFG3_P013_1_CFG_PORT_14,PORT_PIN_CFG3_P013_1_CFG_PORT_15,PORT_PIN_CFG3_P013_2_CFG_PORT_14,PORT_PIN_CFG3_P013_2_CFG_PORT_15,PORT_PIN_CFG3_P013_3_CFG_PORT_14,PORT_PIN_CFG3_P013_3_CFG_PORT_15,PORT_PIN_CFG3_P013_4_CFG_PORT_14,PORT_PIN_CFG3_P013_4_CFG_PORT_15,PORT_PIN_CFG3_P013_5_CFG_PORT_14,PORT_PIN_CFG3_P013_5_CFG_PORT_15,PORT_PIN_CFG3_P013_6_CFG_PORT_14,PORT_PIN_CFG3_P013_6_CFG_PORT_15,PORT_PIN_CFG3_P013_7_CFG_PORT_14,PORT_PIN_CFG3_P013_7_CFG_PORT_15),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG3_P013_0_CFG_PORT_5,PORT_PIN_CFG3_P013_1_CFG_PORT_5,PORT_PIN_CFG3_P013_2_CFG_PORT_5,PORT_PIN_CFG3_P013_3_CFG_PORT_5,PORT_PIN_CFG3_P013_4_CFG_PORT_5,PORT_PIN_CFG3_P013_5_CFG_PORT_5,PORT_PIN_CFG3_P013_6_CFG_PORT_5,PORT_PIN_CFG3_P013_7_CFG_PORT_5),    \
    PORT_SET_CFG_OUT(PORT_PIN_CFG3_P013_0_CFG_PORT_6,PORT_PIN_CFG3_P013_1_CFG_PORT_6,PORT_PIN_CFG3_P013_2_CFG_PORT_6,PORT_PIN_CFG3_P013_3_CFG_PORT_6,PORT_PIN_CFG3_P013_4_CFG_PORT_6,PORT_PIN_CFG3_P013_5_CFG_PORT_6,PORT_PIN_CFG3_P013_6_CFG_PORT_6,PORT_PIN_CFG3_P013_7_CFG_PORT_6,PORT_PIN_CFG3_P013_0_CFG_PORT_7,PORT_PIN_CFG3_P013_1_CFG_PORT_7,PORT_PIN_CFG3_P013_2_CFG_PORT_7,PORT_PIN_CFG3_P013_3_CFG_PORT_7,PORT_PIN_CFG3_P013_4_CFG_PORT_7,PORT_PIN_CFG3_P013_5_CFG_PORT_7,PORT_PIN_CFG3_P013_6_CFG_PORT_7,PORT_PIN_CFG3_P013_7_CFG_PORT_7),    \
    PORT_SET_CFG_SIO(PORT_SIO_CFG3_P013_01_CFG_PORT_0,PORT_SIO_CFG3_P013_01_CFG_PORT_1,PORT_SIO_CFG3_P013_01_CFG_PORT_2,PORT_SIO_CFG3_P013_01_CFG_PORT_3,PORT_SIO_CFG3_P013_23_CFG_PORT_0,PORT_SIO_CFG3_P013_23_CFG_PORT_1,PORT_SIO_CFG3_P013_23_CFG_PORT_2,PORT_SIO_CFG3_P013_23_CFG_PORT_3,PORT_SIO_CFG3_P013_45_CFG_PORT_0,PORT_SIO_CFG3_P013_45_CFG_PORT_1,PORT_SIO_CFG3_P013_45_CFG_PORT_2,PORT_SIO_CFG3_P013_45_CFG_PORT_3,PORT_SIO_CFG3_P013_67_CFG_PORT_0,PORT_SIO_CFG3_P013_67_CFG_PORT_1,PORT_SIO_CFG3_P013_67_CFG_PORT_2,PORT_SIO_CFG3_P013_67_CFG_PORT_3),    \
    PORT_SET_SIMPLE_8BIT(PORT_SIO_CFG3_P013_01_CFG_PORT_4,PORT_SIO_CFG3_P013_23_CFG_PORT_4,PORT_SIO_CFG3_P013_45_CFG_PORT_4,PORT_SIO_CFG3_P013_67_CFG_PORT_4, 0, 0, 0, 0),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG3_P013_0_CFG_PORT_8,PORT_PIN_CFG3_P013_1_CFG_PORT_8,PORT_PIN_CFG3_P013_2_CFG_PORT_8,PORT_PIN_CFG3_P013_3_CFG_PORT_8,PORT_PIN_CFG3_P013_4_CFG_PORT_8,PORT_PIN_CFG3_P013_5_CFG_PORT_8,PORT_PIN_CFG3_P013_6_CFG_PORT_8,PORT_PIN_CFG3_P013_7_CFG_PORT_8),    \
    PORT_SET_CFG_OUT2(PORT_PIN_CFG3_P013_0_CFG_PORT_16,PORT_PIN_CFG3_P013_1_CFG_PORT_16,PORT_PIN_CFG3_P013_2_CFG_PORT_16,PORT_PIN_CFG3_P013_3_CFG_PORT_16,PORT_PIN_CFG3_P013_4_CFG_PORT_16,PORT_PIN_CFG3_P013_5_CFG_PORT_16,PORT_PIN_CFG3_P013_6_CFG_PORT_16,PORT_PIN_CFG3_P013_7_CFG_PORT_16),    \
    PORT_SET_CFG_SLEW_EXT(PORT_PIN_CFG3_P013_0_CFG_PORT_17,PORT_PIN_CFG3_P013_1_CFG_PORT_17,PORT_PIN_CFG3_P013_2_CFG_PORT_17,PORT_PIN_CFG3_P013_3_CFG_PORT_17,PORT_PIN_CFG3_P013_4_CFG_PORT_17,PORT_PIN_CFG3_P013_5_CFG_PORT_17,PORT_PIN_CFG3_P013_6_CFG_PORT_17,PORT_PIN_CFG3_P013_7_CFG_PORT_17),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG3_P013_0_CFG_PORT_18,PORT_PIN_CFG3_P013_1_CFG_PORT_18,PORT_PIN_CFG3_P013_2_CFG_PORT_18,PORT_PIN_CFG3_P013_3_CFG_PORT_18),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG3_P013_4_CFG_PORT_18,PORT_PIN_CFG3_P013_5_CFG_PORT_18,PORT_PIN_CFG3_P013_6_CFG_PORT_18,PORT_PIN_CFG3_P013_7_CFG_PORT_18),    \
    PORT_SET_CTL(PORT_PIN_CFG3_P013_0_CFG_PORT_1,PORT_PIN_CFG3_P013_1_CFG_PORT_1,PORT_PIN_CFG3_P013_2_CFG_PORT_1,PORT_PIN_CFG3_P013_3_CFG_PORT_1,PORT_PIN_CFG3_P013_4_CFG_PORT_1,PORT_PIN_CFG3_P013_5_CFG_PORT_1,PORT_PIN_CFG3_P013_6_CFG_PORT_1,PORT_PIN_CFG3_P013_7_CFG_PORT_1,PORT_CFG3_P013_CFG_PORT_0,PORT_CFG3_P013_CFG_PORT_1,PORT_CFG3_P013_CFG_PORT_2,PORT_CFG3_P013_CFG_PORT_3),    \
    PORT_SET_SYNC_CTL(PORT_PIN_CFG3_P013_0_CFG_PORT_2,PORT_PIN_CFG3_P013_1_CFG_PORT_2,PORT_PIN_CFG3_P013_2_CFG_PORT_2,PORT_PIN_CFG3_P013_3_CFG_PORT_2,PORT_PIN_CFG3_P013_4_CFG_PORT_2,PORT_PIN_CFG3_P013_5_CFG_PORT_2,PORT_PIN_CFG3_P013_6_CFG_PORT_2,PORT_PIN_CFG3_P013_7_CFG_PORT_2,PORT_PIN_CFG3_P013_0_CFG_PORT_3,PORT_PIN_CFG3_P013_1_CFG_PORT_3,PORT_PIN_CFG3_P013_2_CFG_PORT_3,PORT_PIN_CFG3_P013_3_CFG_PORT_3,PORT_PIN_CFG3_P013_4_CFG_PORT_3,PORT_PIN_CFG3_P013_5_CFG_PORT_3,PORT_PIN_CFG3_P013_6_CFG_PORT_3,PORT_PIN_CFG3_P013_7_CFG_PORT_3),    \
    {                                                                                      \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P013_0_CFG_PORT_9,PORT_PIN_CFG3_P013_0_CFG_PORT_10,PORT_PIN_CFG3_P013_0_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P013_1_CFG_PORT_9,PORT_PIN_CFG3_P013_1_CFG_PORT_10,PORT_PIN_CFG3_P013_1_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P013_2_CFG_PORT_9,PORT_PIN_CFG3_P013_2_CFG_PORT_10,PORT_PIN_CFG3_P013_2_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P013_3_CFG_PORT_9,PORT_PIN_CFG3_P013_3_CFG_PORT_10,PORT_PIN_CFG3_P013_3_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P013_4_CFG_PORT_9,PORT_PIN_CFG3_P013_4_CFG_PORT_10,PORT_PIN_CFG3_P013_4_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P013_5_CFG_PORT_9,PORT_PIN_CFG3_P013_5_CFG_PORT_10,PORT_PIN_CFG3_P013_5_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P013_6_CFG_PORT_9,PORT_PIN_CFG3_P013_6_CFG_PORT_10,PORT_PIN_CFG3_P013_6_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P013_7_CFG_PORT_9,PORT_PIN_CFG3_P013_7_CFG_PORT_10,PORT_PIN_CFG3_P013_7_CFG_PORT_11)     \
    },                                                                                     \
    {                                                                                      \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P013_0_CFG_PORT_12,PORT_PIN_CFG3_P013_0_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P013_1_CFG_PORT_12,PORT_PIN_CFG3_P013_1_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P013_2_CFG_PORT_12,PORT_PIN_CFG3_P013_2_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P013_3_CFG_PORT_12,PORT_PIN_CFG3_P013_3_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P013_4_CFG_PORT_12,PORT_PIN_CFG3_P013_4_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P013_5_CFG_PORT_12,PORT_PIN_CFG3_P013_5_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P013_6_CFG_PORT_12,PORT_PIN_CFG3_P013_6_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P013_7_CFG_PORT_12,PORT_PIN_CFG3_P013_7_CFG_PORT_13)     \
    },                                                                                     \
    PORT_SET_DU_SEL(PORT_CFG3_P013_CFG_PORT_4,PORT_CFG3_P013_CFG_PORT_5,PORT_CFG3_P013_CFG_PORT_6,PORT_CFG3_P013_CFG_PORT_7,PORT_CFG3_P013_CFG_PORT_8),    \
    PORT_SET_DU_CTL(PORT_CFG3_P013_CFG_PORT_9,PORT_CFG3_P013_CFG_PORT_10),    \
    PORT_CFG3_P013_CFG_PORT_11,    \
    PORT_SET_DIRECTION_CHANGEABLE(PORT_PIN_CFG3_P013_0_CFG_ADD_0,PORT_PIN_CFG3_P013_1_CFG_ADD_0,PORT_PIN_CFG3_P013_2_CFG_ADD_0,PORT_PIN_CFG3_P013_3_CFG_ADD_0,PORT_PIN_CFG3_P013_4_CFG_ADD_0,PORT_PIN_CFG3_P013_5_CFG_ADD_0,PORT_PIN_CFG3_P013_6_CFG_ADD_0,PORT_PIN_CFG3_P013_7_CFG_ADD_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG3_P013_0_CFG_ADD_1,PORT_PIN_CFG3_P013_1_CFG_ADD_1,PORT_PIN_CFG3_P013_2_CFG_ADD_1,PORT_PIN_CFG3_P013_3_CFG_ADD_1,PORT_PIN_CFG3_P013_4_CFG_ADD_1,PORT_PIN_CFG3_P013_5_CFG_ADD_1,PORT_PIN_CFG3_P013_6_CFG_ADD_1,PORT_PIN_CFG3_P013_7_CFG_ADD_1),    \
    {                                                                                      \
      PORT_PIN_CFG3_P013_0_CFG_PORT_4,    \
      PORT_PIN_CFG3_P013_1_CFG_PORT_4,    \
      PORT_PIN_CFG3_P013_2_CFG_PORT_4,    \
      PORT_PIN_CFG3_P013_3_CFG_PORT_4,    \
      PORT_PIN_CFG3_P013_4_CFG_PORT_4,    \
      PORT_PIN_CFG3_P013_5_CFG_PORT_4,    \
      PORT_PIN_CFG3_P013_6_CFG_PORT_4,    \
      PORT_PIN_CFG3_P013_7_CFG_PORT_4     \
    },                                                                                     \
    13U,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_TRUE,  \
    PORT_FALSE,  \
    PORT_FALSE  \
  },                                                                                       \
  {                                                                                        \
    PORT_CFG_DERIVATE_USE_PORT_14,                                                          \
    PORT_SET_PORT_SEL(PORT_PIN_CFG3_P014_0_CFG_PORT_0,PORT_PIN_CFG3_P014_1_CFG_PORT_0,PORT_PIN_CFG3_P014_2_CFG_PORT_0,PORT_PIN_CFG3_P014_3_CFG_PORT_0),    \
    PORT_SET_PORT_SEL(PORT_PIN_CFG3_P014_4_CFG_PORT_0,PORT_PIN_CFG3_P014_5_CFG_PORT_0,PORT_PIN_CFG3_P014_6_CFG_PORT_0,PORT_PIN_CFG3_P014_7_CFG_PORT_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG3_P014_0_CFG_GPIO_1,PORT_PIN_CFG3_P014_1_CFG_GPIO_1,PORT_PIN_CFG3_P014_2_CFG_GPIO_1,PORT_PIN_CFG3_P014_3_CFG_GPIO_1,PORT_PIN_CFG3_P014_4_CFG_GPIO_1,PORT_PIN_CFG3_P014_5_CFG_GPIO_1,PORT_PIN_CFG3_P014_6_CFG_GPIO_1,PORT_PIN_CFG3_P014_7_CFG_GPIO_1),    \
    PORT_SET_CFG(PORT_PIN_CFG3_P014_0_CFG_PORT_14,PORT_PIN_CFG3_P014_0_CFG_PORT_15,PORT_PIN_CFG3_P014_1_CFG_PORT_14,PORT_PIN_CFG3_P014_1_CFG_PORT_15,PORT_PIN_CFG3_P014_2_CFG_PORT_14,PORT_PIN_CFG3_P014_2_CFG_PORT_15,PORT_PIN_CFG3_P014_3_CFG_PORT_14,PORT_PIN_CFG3_P014_3_CFG_PORT_15,PORT_PIN_CFG3_P014_4_CFG_PORT_14,PORT_PIN_CFG3_P014_4_CFG_PORT_15,PORT_PIN_CFG3_P014_5_CFG_PORT_14,PORT_PIN_CFG3_P014_5_CFG_PORT_15,PORT_PIN_CFG3_P014_6_CFG_PORT_14,PORT_PIN_CFG3_P014_6_CFG_PORT_15,PORT_PIN_CFG3_P014_7_CFG_PORT_14,PORT_PIN_CFG3_P014_7_CFG_PORT_15),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG3_P014_0_CFG_PORT_5,PORT_PIN_CFG3_P014_1_CFG_PORT_5,PORT_PIN_CFG3_P014_2_CFG_PORT_5,PORT_PIN_CFG3_P014_3_CFG_PORT_5,PORT_PIN_CFG3_P014_4_CFG_PORT_5,PORT_PIN_CFG3_P014_5_CFG_PORT_5,PORT_PIN_CFG3_P014_6_CFG_PORT_5,PORT_PIN_CFG3_P014_7_CFG_PORT_5),    \
    PORT_SET_CFG_OUT(PORT_PIN_CFG3_P014_0_CFG_PORT_6,PORT_PIN_CFG3_P014_1_CFG_PORT_6,PORT_PIN_CFG3_P014_2_CFG_PORT_6,PORT_PIN_CFG3_P014_3_CFG_PORT_6,PORT_PIN_CFG3_P014_4_CFG_PORT_6,PORT_PIN_CFG3_P014_5_CFG_PORT_6,PORT_PIN_CFG3_P014_6_CFG_PORT_6,PORT_PIN_CFG3_P014_7_CFG_PORT_6,PORT_PIN_CFG3_P014_0_CFG_PORT_7,PORT_PIN_CFG3_P014_1_CFG_PORT_7,PORT_PIN_CFG3_P014_2_CFG_PORT_7,PORT_PIN_CFG3_P014_3_CFG_PORT_7,PORT_PIN_CFG3_P014_4_CFG_PORT_7,PORT_PIN_CFG3_P014_5_CFG_PORT_7,PORT_PIN_CFG3_P014_6_CFG_PORT_7,PORT_PIN_CFG3_P014_7_CFG_PORT_7),    \
    PORT_SET_CFG_SIO(PORT_SIO_CFG3_P014_01_CFG_PORT_0,PORT_SIO_CFG3_P014_01_CFG_PORT_1,PORT_SIO_CFG3_P014_01_CFG_PORT_2,PORT_SIO_CFG3_P014_01_CFG_PORT_3,PORT_SIO_CFG3_P014_23_CFG_PORT_0,PORT_SIO_CFG3_P014_23_CFG_PORT_1,PORT_SIO_CFG3_P014_23_CFG_PORT_2,PORT_SIO_CFG3_P014_23_CFG_PORT_3,PORT_SIO_CFG3_P014_45_CFG_PORT_0,PORT_SIO_CFG3_P014_45_CFG_PORT_1,PORT_SIO_CFG3_P014_45_CFG_PORT_2,PORT_SIO_CFG3_P014_45_CFG_PORT_3,PORT_SIO_CFG3_P014_67_CFG_PORT_0,PORT_SIO_CFG3_P014_67_CFG_PORT_1,PORT_SIO_CFG3_P014_67_CFG_PORT_2,PORT_SIO_CFG3_P014_67_CFG_PORT_3),    \
    PORT_SET_SIMPLE_8BIT(PORT_SIO_CFG3_P014_01_CFG_PORT_4,PORT_SIO_CFG3_P014_23_CFG_PORT_4,PORT_SIO_CFG3_P014_45_CFG_PORT_4,PORT_SIO_CFG3_P014_67_CFG_PORT_4, 0, 0, 0, 0),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG3_P014_0_CFG_PORT_8,PORT_PIN_CFG3_P014_1_CFG_PORT_8,PORT_PIN_CFG3_P014_2_CFG_PORT_8,PORT_PIN_CFG3_P014_3_CFG_PORT_8,PORT_PIN_CFG3_P014_4_CFG_PORT_8,PORT_PIN_CFG3_P014_5_CFG_PORT_8,PORT_PIN_CFG3_P014_6_CFG_PORT_8,PORT_PIN_CFG3_P014_7_CFG_PORT_8),    \
    PORT_SET_CFG_OUT2(PORT_PIN_CFG3_P014_0_CFG_PORT_16,PORT_PIN_CFG3_P014_1_CFG_PORT_16,PORT_PIN_CFG3_P014_2_CFG_PORT_16,PORT_PIN_CFG3_P014_3_CFG_PORT_16,PORT_PIN_CFG3_P014_4_CFG_PORT_16,PORT_PIN_CFG3_P014_5_CFG_PORT_16,PORT_PIN_CFG3_P014_6_CFG_PORT_16,PORT_PIN_CFG3_P014_7_CFG_PORT_16),    \
    PORT_SET_CFG_SLEW_EXT(PORT_PIN_CFG3_P014_0_CFG_PORT_17,PORT_PIN_CFG3_P014_1_CFG_PORT_17,PORT_PIN_CFG3_P014_2_CFG_PORT_17,PORT_PIN_CFG3_P014_3_CFG_PORT_17,PORT_PIN_CFG3_P014_4_CFG_PORT_17,PORT_PIN_CFG3_P014_5_CFG_PORT_17,PORT_PIN_CFG3_P014_6_CFG_PORT_17,PORT_PIN_CFG3_P014_7_CFG_PORT_17),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG3_P014_0_CFG_PORT_18,PORT_PIN_CFG3_P014_1_CFG_PORT_18,PORT_PIN_CFG3_P014_2_CFG_PORT_18,PORT_PIN_CFG3_P014_3_CFG_PORT_18),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG3_P014_4_CFG_PORT_18,PORT_PIN_CFG3_P014_5_CFG_PORT_18,PORT_PIN_CFG3_P014_6_CFG_PORT_18,PORT_PIN_CFG3_P014_7_CFG_PORT_18),    \
    PORT_SET_CTL(PORT_PIN_CFG3_P014_0_CFG_PORT_1,PORT_PIN_CFG3_P014_1_CFG_PORT_1,PORT_PIN_CFG3_P014_2_CFG_PORT_1,PORT_PIN_CFG3_P014_3_CFG_PORT_1,PORT_PIN_CFG3_P014_4_CFG_PORT_1,PORT_PIN_CFG3_P014_5_CFG_PORT_1,PORT_PIN_CFG3_P014_6_CFG_PORT_1,PORT_PIN_CFG3_P014_7_CFG_PORT_1,PORT_CFG3_P014_CFG_PORT_0,PORT_CFG3_P014_CFG_PORT_1,PORT_CFG3_P014_CFG_PORT_2,PORT_CFG3_P014_CFG_PORT_3),    \
    PORT_SET_SYNC_CTL(PORT_PIN_CFG3_P014_0_CFG_PORT_2,PORT_PIN_CFG3_P014_1_CFG_PORT_2,PORT_PIN_CFG3_P014_2_CFG_PORT_2,PORT_PIN_CFG3_P014_3_CFG_PORT_2,PORT_PIN_CFG3_P014_4_CFG_PORT_2,PORT_PIN_CFG3_P014_5_CFG_PORT_2,PORT_PIN_CFG3_P014_6_CFG_PORT_2,PORT_PIN_CFG3_P014_7_CFG_PORT_2,PORT_PIN_CFG3_P014_0_CFG_PORT_3,PORT_PIN_CFG3_P014_1_CFG_PORT_3,PORT_PIN_CFG3_P014_2_CFG_PORT_3,PORT_PIN_CFG3_P014_3_CFG_PORT_3,PORT_PIN_CFG3_P014_4_CFG_PORT_3,PORT_PIN_CFG3_P014_5_CFG_PORT_3,PORT_PIN_CFG3_P014_6_CFG_PORT_3,PORT_PIN_CFG3_P014_7_CFG_PORT_3),    \
    {                                                                                      \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P014_0_CFG_PORT_9,PORT_PIN_CFG3_P014_0_CFG_PORT_10,PORT_PIN_CFG3_P014_0_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P014_1_CFG_PORT_9,PORT_PIN_CFG3_P014_1_CFG_PORT_10,PORT_PIN_CFG3_P014_1_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P014_2_CFG_PORT_9,PORT_PIN_CFG3_P014_2_CFG_PORT_10,PORT_PIN_CFG3_P014_2_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P014_3_CFG_PORT_9,PORT_PIN_CFG3_P014_3_CFG_PORT_10,PORT_PIN_CFG3_P014_3_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P014_4_CFG_PORT_9,PORT_PIN_CFG3_P014_4_CFG_PORT_10,PORT_PIN_CFG3_P014_4_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P014_5_CFG_PORT_9,PORT_PIN_CFG3_P014_5_CFG_PORT_10,PORT_PIN_CFG3_P014_5_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P014_6_CFG_PORT_9,PORT_PIN_CFG3_P014_6_CFG_PORT_10,PORT_PIN_CFG3_P014_6_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P014_7_CFG_PORT_9,PORT_PIN_CFG3_P014_7_CFG_PORT_10,PORT_PIN_CFG3_P014_7_CFG_PORT_11)     \
    },                                                                                     \
    {                                                                                      \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P014_0_CFG_PORT_12,PORT_PIN_CFG3_P014_0_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P014_1_CFG_PORT_12,PORT_PIN_CFG3_P014_1_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P014_2_CFG_PORT_12,PORT_PIN_CFG3_P014_2_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P014_3_CFG_PORT_12,PORT_PIN_CFG3_P014_3_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P014_4_CFG_PORT_12,PORT_PIN_CFG3_P014_4_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P014_5_CFG_PORT_12,PORT_PIN_CFG3_P014_5_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P014_6_CFG_PORT_12,PORT_PIN_CFG3_P014_6_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P014_7_CFG_PORT_12,PORT_PIN_CFG3_P014_7_CFG_PORT_13)     \
    },                                                                                     \
    PORT_SET_DU_SEL(PORT_CFG3_P014_CFG_PORT_4,PORT_CFG3_P014_CFG_PORT_5,PORT_CFG3_P014_CFG_PORT_6,PORT_CFG3_P014_CFG_PORT_7,PORT_CFG3_P014_CFG_PORT_8),    \
    PORT_SET_DU_CTL(PORT_CFG3_P014_CFG_PORT_9,PORT_CFG3_P014_CFG_PORT_10),    \
    PORT_CFG3_P014_CFG_PORT_11,    \
    PORT_SET_DIRECTION_CHANGEABLE(PORT_PIN_CFG3_P014_0_CFG_ADD_0,PORT_PIN_CFG3_P014_1_CFG_ADD_0,PORT_PIN_CFG3_P014_2_CFG_ADD_0,PORT_PIN_CFG3_P014_3_CFG_ADD_0,PORT_PIN_CFG3_P014_4_CFG_ADD_0,PORT_PIN_CFG3_P014_5_CFG_ADD_0,PORT_PIN_CFG3_P014_6_CFG_ADD_0,PORT_PIN_CFG3_P014_7_CFG_ADD_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG3_P014_0_CFG_ADD_1,PORT_PIN_CFG3_P014_1_CFG_ADD_1,PORT_PIN_CFG3_P014_2_CFG_ADD_1,PORT_PIN_CFG3_P014_3_CFG_ADD_1,PORT_PIN_CFG3_P014_4_CFG_ADD_1,PORT_PIN_CFG3_P014_5_CFG_ADD_1,PORT_PIN_CFG3_P014_6_CFG_ADD_1,PORT_PIN_CFG3_P014_7_CFG_ADD_1),    \
    {                                                                                      \
      PORT_PIN_CFG3_P014_0_CFG_PORT_4,    \
      PORT_PIN_CFG3_P014_1_CFG_PORT_4,    \
      PORT_PIN_CFG3_P014_2_CFG_PORT_4,    \
      PORT_PIN_CFG3_P014_3_CFG_PORT_4,    \
      PORT_PIN_CFG3_P014_4_CFG_PORT_4,    \
      PORT_PIN_CFG3_P014_5_CFG_PORT_4,    \
      PORT_PIN_CFG3_P014_6_CFG_PORT_4,    \
      PORT_PIN_CFG3_P014_7_CFG_PORT_4     \
    },                                                                                     \
    14U,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_TRUE,  \
    PORT_FALSE,  \
    PORT_FALSE  \
  },                                                                                       \
  {                                                                                        \
    PORT_CFG_DERIVATE_USE_PORT_18,                                                          \
    PORT_SET_PORT_SEL(PORT_PIN_CFG3_P018_0_CFG_PORT_0,PORT_PIN_CFG3_P018_1_CFG_PORT_0,PORT_PIN_CFG3_P018_2_CFG_PORT_0,PORT_PIN_CFG3_P018_3_CFG_PORT_0),    \
    PORT_SET_PORT_SEL(PORT_PIN_CFG3_P018_4_CFG_PORT_0,PORT_PIN_CFG3_P018_5_CFG_PORT_0,PORT_PIN_CFG3_P018_6_CFG_PORT_0,PORT_PIN_CFG3_P018_7_CFG_PORT_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG3_P018_0_CFG_GPIO_1,PORT_PIN_CFG3_P018_1_CFG_GPIO_1,PORT_PIN_CFG3_P018_2_CFG_GPIO_1,PORT_PIN_CFG3_P018_3_CFG_GPIO_1,PORT_PIN_CFG3_P018_4_CFG_GPIO_1,PORT_PIN_CFG3_P018_5_CFG_GPIO_1,PORT_PIN_CFG3_P018_6_CFG_GPIO_1,PORT_PIN_CFG3_P018_7_CFG_GPIO_1),    \
    PORT_SET_CFG(PORT_PIN_CFG3_P018_0_CFG_PORT_14,PORT_PIN_CFG3_P018_0_CFG_PORT_15,PORT_PIN_CFG3_P018_1_CFG_PORT_14,PORT_PIN_CFG3_P018_1_CFG_PORT_15,PORT_PIN_CFG3_P018_2_CFG_PORT_14,PORT_PIN_CFG3_P018_2_CFG_PORT_15,PORT_PIN_CFG3_P018_3_CFG_PORT_14,PORT_PIN_CFG3_P018_3_CFG_PORT_15,PORT_PIN_CFG3_P018_4_CFG_PORT_14,PORT_PIN_CFG3_P018_4_CFG_PORT_15,PORT_PIN_CFG3_P018_5_CFG_PORT_14,PORT_PIN_CFG3_P018_5_CFG_PORT_15,PORT_PIN_CFG3_P018_6_CFG_PORT_14,PORT_PIN_CFG3_P018_6_CFG_PORT_15,PORT_PIN_CFG3_P018_7_CFG_PORT_14,PORT_PIN_CFG3_P018_7_CFG_PORT_15),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG3_P018_0_CFG_PORT_5,PORT_PIN_CFG3_P018_1_CFG_PORT_5,PORT_PIN_CFG3_P018_2_CFG_PORT_5,PORT_PIN_CFG3_P018_3_CFG_PORT_5,PORT_PIN_CFG3_P018_4_CFG_PORT_5,PORT_PIN_CFG3_P018_5_CFG_PORT_5,PORT_PIN_CFG3_P018_6_CFG_PORT_5,PORT_PIN_CFG3_P018_7_CFG_PORT_5),    \
    PORT_SET_CFG_OUT(PORT_PIN_CFG3_P018_0_CFG_PORT_6,PORT_PIN_CFG3_P018_1_CFG_PORT_6,PORT_PIN_CFG3_P018_2_CFG_PORT_6,PORT_PIN_CFG3_P018_3_CFG_PORT_6,PORT_PIN_CFG3_P018_4_CFG_PORT_6,PORT_PIN_CFG3_P018_5_CFG_PORT_6,PORT_PIN_CFG3_P018_6_CFG_PORT_6,PORT_PIN_CFG3_P018_7_CFG_PORT_6,PORT_PIN_CFG3_P018_0_CFG_PORT_7,PORT_PIN_CFG3_P018_1_CFG_PORT_7,PORT_PIN_CFG3_P018_2_CFG_PORT_7,PORT_PIN_CFG3_P018_3_CFG_PORT_7,PORT_PIN_CFG3_P018_4_CFG_PORT_7,PORT_PIN_CFG3_P018_5_CFG_PORT_7,PORT_PIN_CFG3_P018_6_CFG_PORT_7,PORT_PIN_CFG3_P018_7_CFG_PORT_7),    \
    PORT_SET_CFG_SIO(PORT_SIO_CFG3_P018_01_CFG_PORT_0,PORT_SIO_CFG3_P018_01_CFG_PORT_1,PORT_SIO_CFG3_P018_01_CFG_PORT_2,PORT_SIO_CFG3_P018_01_CFG_PORT_3,PORT_SIO_CFG3_P018_23_CFG_PORT_0,PORT_SIO_CFG3_P018_23_CFG_PORT_1,PORT_SIO_CFG3_P018_23_CFG_PORT_2,PORT_SIO_CFG3_P018_23_CFG_PORT_3,PORT_SIO_CFG3_P018_45_CFG_PORT_0,PORT_SIO_CFG3_P018_45_CFG_PORT_1,PORT_SIO_CFG3_P018_45_CFG_PORT_2,PORT_SIO_CFG3_P018_45_CFG_PORT_3,PORT_SIO_CFG3_P018_67_CFG_PORT_0,PORT_SIO_CFG3_P018_67_CFG_PORT_1,PORT_SIO_CFG3_P018_67_CFG_PORT_2,PORT_SIO_CFG3_P018_67_CFG_PORT_3),    \
    PORT_SET_SIMPLE_8BIT(PORT_SIO_CFG3_P018_01_CFG_PORT_4,PORT_SIO_CFG3_P018_23_CFG_PORT_4,PORT_SIO_CFG3_P018_45_CFG_PORT_4,PORT_SIO_CFG3_P018_67_CFG_PORT_4, 0, 0, 0, 0),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG3_P018_0_CFG_PORT_8,PORT_PIN_CFG3_P018_1_CFG_PORT_8,PORT_PIN_CFG3_P018_2_CFG_PORT_8,PORT_PIN_CFG3_P018_3_CFG_PORT_8,PORT_PIN_CFG3_P018_4_CFG_PORT_8,PORT_PIN_CFG3_P018_5_CFG_PORT_8,PORT_PIN_CFG3_P018_6_CFG_PORT_8,PORT_PIN_CFG3_P018_7_CFG_PORT_8),    \
    PORT_SET_CFG_OUT2(PORT_PIN_CFG3_P018_0_CFG_PORT_16,PORT_PIN_CFG3_P018_1_CFG_PORT_16,PORT_PIN_CFG3_P018_2_CFG_PORT_16,PORT_PIN_CFG3_P018_3_CFG_PORT_16,PORT_PIN_CFG3_P018_4_CFG_PORT_16,PORT_PIN_CFG3_P018_5_CFG_PORT_16,PORT_PIN_CFG3_P018_6_CFG_PORT_16,PORT_PIN_CFG3_P018_7_CFG_PORT_16),    \
    PORT_SET_CFG_SLEW_EXT(PORT_PIN_CFG3_P018_0_CFG_PORT_17,PORT_PIN_CFG3_P018_1_CFG_PORT_17,PORT_PIN_CFG3_P018_2_CFG_PORT_17,PORT_PIN_CFG3_P018_3_CFG_PORT_17,PORT_PIN_CFG3_P018_4_CFG_PORT_17,PORT_PIN_CFG3_P018_5_CFG_PORT_17,PORT_PIN_CFG3_P018_6_CFG_PORT_17,PORT_PIN_CFG3_P018_7_CFG_PORT_17),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG3_P018_0_CFG_PORT_18,PORT_PIN_CFG3_P018_1_CFG_PORT_18,PORT_PIN_CFG3_P018_2_CFG_PORT_18,PORT_PIN_CFG3_P018_3_CFG_PORT_18),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG3_P018_4_CFG_PORT_18,PORT_PIN_CFG3_P018_5_CFG_PORT_18,PORT_PIN_CFG3_P018_6_CFG_PORT_18,PORT_PIN_CFG3_P018_7_CFG_PORT_18),    \
    PORT_SET_CTL(PORT_PIN_CFG3_P018_0_CFG_PORT_1,PORT_PIN_CFG3_P018_1_CFG_PORT_1,PORT_PIN_CFG3_P018_2_CFG_PORT_1,PORT_PIN_CFG3_P018_3_CFG_PORT_1,PORT_PIN_CFG3_P018_4_CFG_PORT_1,PORT_PIN_CFG3_P018_5_CFG_PORT_1,PORT_PIN_CFG3_P018_6_CFG_PORT_1,PORT_PIN_CFG3_P018_7_CFG_PORT_1,PORT_CFG3_P018_CFG_PORT_0,PORT_CFG3_P018_CFG_PORT_1,PORT_CFG3_P018_CFG_PORT_2,PORT_CFG3_P018_CFG_PORT_3),    \
    PORT_SET_SYNC_CTL(PORT_PIN_CFG3_P018_0_CFG_PORT_2,PORT_PIN_CFG3_P018_1_CFG_PORT_2,PORT_PIN_CFG3_P018_2_CFG_PORT_2,PORT_PIN_CFG3_P018_3_CFG_PORT_2,PORT_PIN_CFG3_P018_4_CFG_PORT_2,PORT_PIN_CFG3_P018_5_CFG_PORT_2,PORT_PIN_CFG3_P018_6_CFG_PORT_2,PORT_PIN_CFG3_P018_7_CFG_PORT_2,PORT_PIN_CFG3_P018_0_CFG_PORT_3,PORT_PIN_CFG3_P018_1_CFG_PORT_3,PORT_PIN_CFG3_P018_2_CFG_PORT_3,PORT_PIN_CFG3_P018_3_CFG_PORT_3,PORT_PIN_CFG3_P018_4_CFG_PORT_3,PORT_PIN_CFG3_P018_5_CFG_PORT_3,PORT_PIN_CFG3_P018_6_CFG_PORT_3,PORT_PIN_CFG3_P018_7_CFG_PORT_3),    \
    {                                                                                      \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P018_0_CFG_PORT_9,PORT_PIN_CFG3_P018_0_CFG_PORT_10,PORT_PIN_CFG3_P018_0_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P018_1_CFG_PORT_9,PORT_PIN_CFG3_P018_1_CFG_PORT_10,PORT_PIN_CFG3_P018_1_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P018_2_CFG_PORT_9,PORT_PIN_CFG3_P018_2_CFG_PORT_10,PORT_PIN_CFG3_P018_2_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P018_3_CFG_PORT_9,PORT_PIN_CFG3_P018_3_CFG_PORT_10,PORT_PIN_CFG3_P018_3_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P018_4_CFG_PORT_9,PORT_PIN_CFG3_P018_4_CFG_PORT_10,PORT_PIN_CFG3_P018_4_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P018_5_CFG_PORT_9,PORT_PIN_CFG3_P018_5_CFG_PORT_10,PORT_PIN_CFG3_P018_5_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P018_6_CFG_PORT_9,PORT_PIN_CFG3_P018_6_CFG_PORT_10,PORT_PIN_CFG3_P018_6_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P018_7_CFG_PORT_9,PORT_PIN_CFG3_P018_7_CFG_PORT_10,PORT_PIN_CFG3_P018_7_CFG_PORT_11)     \
    },                                                                                     \
    {                                                                                      \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P018_0_CFG_PORT_12,PORT_PIN_CFG3_P018_0_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P018_1_CFG_PORT_12,PORT_PIN_CFG3_P018_1_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P018_2_CFG_PORT_12,PORT_PIN_CFG3_P018_2_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P018_3_CFG_PORT_12,PORT_PIN_CFG3_P018_3_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P018_4_CFG_PORT_12,PORT_PIN_CFG3_P018_4_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P018_5_CFG_PORT_12,PORT_PIN_CFG3_P018_5_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P018_6_CFG_PORT_12,PORT_PIN_CFG3_P018_6_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P018_7_CFG_PORT_12,PORT_PIN_CFG3_P018_7_CFG_PORT_13)     \
    },                                                                                     \
    PORT_SET_DU_SEL(PORT_CFG3_P018_CFG_PORT_4,PORT_CFG3_P018_CFG_PORT_5,PORT_CFG3_P018_CFG_PORT_6,PORT_CFG3_P018_CFG_PORT_7,PORT_CFG3_P018_CFG_PORT_8),    \
    PORT_SET_DU_CTL(PORT_CFG3_P018_CFG_PORT_9,PORT_CFG3_P018_CFG_PORT_10),    \
    PORT_CFG3_P018_CFG_PORT_11,    \
    PORT_SET_DIRECTION_CHANGEABLE(PORT_PIN_CFG3_P018_0_CFG_ADD_0,PORT_PIN_CFG3_P018_1_CFG_ADD_0,PORT_PIN_CFG3_P018_2_CFG_ADD_0,PORT_PIN_CFG3_P018_3_CFG_ADD_0,PORT_PIN_CFG3_P018_4_CFG_ADD_0,PORT_PIN_CFG3_P018_5_CFG_ADD_0,PORT_PIN_CFG3_P018_6_CFG_ADD_0,PORT_PIN_CFG3_P018_7_CFG_ADD_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG3_P018_0_CFG_ADD_1,PORT_PIN_CFG3_P018_1_CFG_ADD_1,PORT_PIN_CFG3_P018_2_CFG_ADD_1,PORT_PIN_CFG3_P018_3_CFG_ADD_1,PORT_PIN_CFG3_P018_4_CFG_ADD_1,PORT_PIN_CFG3_P018_5_CFG_ADD_1,PORT_PIN_CFG3_P018_6_CFG_ADD_1,PORT_PIN_CFG3_P018_7_CFG_ADD_1),    \
    {                                                                                      \
      PORT_PIN_CFG3_P018_0_CFG_PORT_4,    \
      PORT_PIN_CFG3_P018_1_CFG_PORT_4,    \
      PORT_PIN_CFG3_P018_2_CFG_PORT_4,    \
      PORT_PIN_CFG3_P018_3_CFG_PORT_4,    \
      PORT_PIN_CFG3_P018_4_CFG_PORT_4,    \
      PORT_PIN_CFG3_P018_5_CFG_PORT_4,    \
      PORT_PIN_CFG3_P018_6_CFG_PORT_4,    \
      PORT_PIN_CFG3_P018_7_CFG_PORT_4     \
    },                                                                                     \
    18U,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE  \
  },                                                                                       \
  {                                                                                        \
    PORT_CFG_DERIVATE_USE_PORT_19,                                                          \
    PORT_SET_PORT_SEL(PORT_PIN_CFG3_P019_0_CFG_PORT_0,PORT_PIN_CFG3_P019_1_CFG_PORT_0,PORT_PIN_CFG3_P019_2_CFG_PORT_0,PORT_PIN_CFG3_P019_3_CFG_PORT_0),    \
    PORT_SET_PORT_SEL(PORT_PIN_CFG3_P019_4_CFG_PORT_0,PORT_PIN_CFG3_P019_5_CFG_PORT_0,PORT_PIN_CFG3_P019_6_CFG_PORT_0,PORT_PIN_CFG3_P019_7_CFG_PORT_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG3_P019_0_CFG_GPIO_1,PORT_PIN_CFG3_P019_1_CFG_GPIO_1,PORT_PIN_CFG3_P019_2_CFG_GPIO_1,PORT_PIN_CFG3_P019_3_CFG_GPIO_1,PORT_PIN_CFG3_P019_4_CFG_GPIO_1,PORT_PIN_CFG3_P019_5_CFG_GPIO_1,PORT_PIN_CFG3_P019_6_CFG_GPIO_1,PORT_PIN_CFG3_P019_7_CFG_GPIO_1),    \
    PORT_SET_CFG(PORT_PIN_CFG3_P019_0_CFG_PORT_14,PORT_PIN_CFG3_P019_0_CFG_PORT_15,PORT_PIN_CFG3_P019_1_CFG_PORT_14,PORT_PIN_CFG3_P019_1_CFG_PORT_15,PORT_PIN_CFG3_P019_2_CFG_PORT_14,PORT_PIN_CFG3_P019_2_CFG_PORT_15,PORT_PIN_CFG3_P019_3_CFG_PORT_14,PORT_PIN_CFG3_P019_3_CFG_PORT_15,PORT_PIN_CFG3_P019_4_CFG_PORT_14,PORT_PIN_CFG3_P019_4_CFG_PORT_15,PORT_PIN_CFG3_P019_5_CFG_PORT_14,PORT_PIN_CFG3_P019_5_CFG_PORT_15,PORT_PIN_CFG3_P019_6_CFG_PORT_14,PORT_PIN_CFG3_P019_6_CFG_PORT_15,PORT_PIN_CFG3_P019_7_CFG_PORT_14,PORT_PIN_CFG3_P019_7_CFG_PORT_15),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG3_P019_0_CFG_PORT_5,PORT_PIN_CFG3_P019_1_CFG_PORT_5,PORT_PIN_CFG3_P019_2_CFG_PORT_5,PORT_PIN_CFG3_P019_3_CFG_PORT_5,PORT_PIN_CFG3_P019_4_CFG_PORT_5,PORT_PIN_CFG3_P019_5_CFG_PORT_5,PORT_PIN_CFG3_P019_6_CFG_PORT_5,PORT_PIN_CFG3_P019_7_CFG_PORT_5),    \
    PORT_SET_CFG_OUT(PORT_PIN_CFG3_P019_0_CFG_PORT_6,PORT_PIN_CFG3_P019_1_CFG_PORT_6,PORT_PIN_CFG3_P019_2_CFG_PORT_6,PORT_PIN_CFG3_P019_3_CFG_PORT_6,PORT_PIN_CFG3_P019_4_CFG_PORT_6,PORT_PIN_CFG3_P019_5_CFG_PORT_6,PORT_PIN_CFG3_P019_6_CFG_PORT_6,PORT_PIN_CFG3_P019_7_CFG_PORT_6,PORT_PIN_CFG3_P019_0_CFG_PORT_7,PORT_PIN_CFG3_P019_1_CFG_PORT_7,PORT_PIN_CFG3_P019_2_CFG_PORT_7,PORT_PIN_CFG3_P019_3_CFG_PORT_7,PORT_PIN_CFG3_P019_4_CFG_PORT_7,PORT_PIN_CFG3_P019_5_CFG_PORT_7,PORT_PIN_CFG3_P019_6_CFG_PORT_7,PORT_PIN_CFG3_P019_7_CFG_PORT_7),    \
    PORT_SET_CFG_SIO(PORT_SIO_CFG3_P019_01_CFG_PORT_0,PORT_SIO_CFG3_P019_01_CFG_PORT_1,PORT_SIO_CFG3_P019_01_CFG_PORT_2,PORT_SIO_CFG3_P019_01_CFG_PORT_3,PORT_SIO_CFG3_P019_23_CFG_PORT_0,PORT_SIO_CFG3_P019_23_CFG_PORT_1,PORT_SIO_CFG3_P019_23_CFG_PORT_2,PORT_SIO_CFG3_P019_23_CFG_PORT_3,PORT_SIO_CFG3_P019_45_CFG_PORT_0,PORT_SIO_CFG3_P019_45_CFG_PORT_1,PORT_SIO_CFG3_P019_45_CFG_PORT_2,PORT_SIO_CFG3_P019_45_CFG_PORT_3,PORT_SIO_CFG3_P019_67_CFG_PORT_0,PORT_SIO_CFG3_P019_67_CFG_PORT_1,PORT_SIO_CFG3_P019_67_CFG_PORT_2,PORT_SIO_CFG3_P019_67_CFG_PORT_3),    \
    PORT_SET_SIMPLE_8BIT(PORT_SIO_CFG3_P019_01_CFG_PORT_4,PORT_SIO_CFG3_P019_23_CFG_PORT_4,PORT_SIO_CFG3_P019_45_CFG_PORT_4,PORT_SIO_CFG3_P019_67_CFG_PORT_4, 0, 0, 0, 0),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG3_P019_0_CFG_PORT_8,PORT_PIN_CFG3_P019_1_CFG_PORT_8,PORT_PIN_CFG3_P019_2_CFG_PORT_8,PORT_PIN_CFG3_P019_3_CFG_PORT_8,PORT_PIN_CFG3_P019_4_CFG_PORT_8,PORT_PIN_CFG3_P019_5_CFG_PORT_8,PORT_PIN_CFG3_P019_6_CFG_PORT_8,PORT_PIN_CFG3_P019_7_CFG_PORT_8),    \
    PORT_SET_CFG_OUT2(PORT_PIN_CFG3_P019_0_CFG_PORT_16,PORT_PIN_CFG3_P019_1_CFG_PORT_16,PORT_PIN_CFG3_P019_2_CFG_PORT_16,PORT_PIN_CFG3_P019_3_CFG_PORT_16,PORT_PIN_CFG3_P019_4_CFG_PORT_16,PORT_PIN_CFG3_P019_5_CFG_PORT_16,PORT_PIN_CFG3_P019_6_CFG_PORT_16,PORT_PIN_CFG3_P019_7_CFG_PORT_16),    \
    PORT_SET_CFG_SLEW_EXT(PORT_PIN_CFG3_P019_0_CFG_PORT_17,PORT_PIN_CFG3_P019_1_CFG_PORT_17,PORT_PIN_CFG3_P019_2_CFG_PORT_17,PORT_PIN_CFG3_P019_3_CFG_PORT_17,PORT_PIN_CFG3_P019_4_CFG_PORT_17,PORT_PIN_CFG3_P019_5_CFG_PORT_17,PORT_PIN_CFG3_P019_6_CFG_PORT_17,PORT_PIN_CFG3_P019_7_CFG_PORT_17),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG3_P019_0_CFG_PORT_18,PORT_PIN_CFG3_P019_1_CFG_PORT_18,PORT_PIN_CFG3_P019_2_CFG_PORT_18,PORT_PIN_CFG3_P019_3_CFG_PORT_18),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG3_P019_4_CFG_PORT_18,PORT_PIN_CFG3_P019_5_CFG_PORT_18,PORT_PIN_CFG3_P019_6_CFG_PORT_18,PORT_PIN_CFG3_P019_7_CFG_PORT_18),    \
    PORT_SET_CTL(PORT_PIN_CFG3_P019_0_CFG_PORT_1,PORT_PIN_CFG3_P019_1_CFG_PORT_1,PORT_PIN_CFG3_P019_2_CFG_PORT_1,PORT_PIN_CFG3_P019_3_CFG_PORT_1,PORT_PIN_CFG3_P019_4_CFG_PORT_1,PORT_PIN_CFG3_P019_5_CFG_PORT_1,PORT_PIN_CFG3_P019_6_CFG_PORT_1,PORT_PIN_CFG3_P019_7_CFG_PORT_1,PORT_CFG3_P019_CFG_PORT_0,PORT_CFG3_P019_CFG_PORT_1,PORT_CFG3_P019_CFG_PORT_2,PORT_CFG3_P019_CFG_PORT_3),    \
    PORT_SET_SYNC_CTL(PORT_PIN_CFG3_P019_0_CFG_PORT_2,PORT_PIN_CFG3_P019_1_CFG_PORT_2,PORT_PIN_CFG3_P019_2_CFG_PORT_2,PORT_PIN_CFG3_P019_3_CFG_PORT_2,PORT_PIN_CFG3_P019_4_CFG_PORT_2,PORT_PIN_CFG3_P019_5_CFG_PORT_2,PORT_PIN_CFG3_P019_6_CFG_PORT_2,PORT_PIN_CFG3_P019_7_CFG_PORT_2,PORT_PIN_CFG3_P019_0_CFG_PORT_3,PORT_PIN_CFG3_P019_1_CFG_PORT_3,PORT_PIN_CFG3_P019_2_CFG_PORT_3,PORT_PIN_CFG3_P019_3_CFG_PORT_3,PORT_PIN_CFG3_P019_4_CFG_PORT_3,PORT_PIN_CFG3_P019_5_CFG_PORT_3,PORT_PIN_CFG3_P019_6_CFG_PORT_3,PORT_PIN_CFG3_P019_7_CFG_PORT_3),    \
    {                                                                                      \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P019_0_CFG_PORT_9,PORT_PIN_CFG3_P019_0_CFG_PORT_10,PORT_PIN_CFG3_P019_0_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P019_1_CFG_PORT_9,PORT_PIN_CFG3_P019_1_CFG_PORT_10,PORT_PIN_CFG3_P019_1_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P019_2_CFG_PORT_9,PORT_PIN_CFG3_P019_2_CFG_PORT_10,PORT_PIN_CFG3_P019_2_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P019_3_CFG_PORT_9,PORT_PIN_CFG3_P019_3_CFG_PORT_10,PORT_PIN_CFG3_P019_3_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P019_4_CFG_PORT_9,PORT_PIN_CFG3_P019_4_CFG_PORT_10,PORT_PIN_CFG3_P019_4_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P019_5_CFG_PORT_9,PORT_PIN_CFG3_P019_5_CFG_PORT_10,PORT_PIN_CFG3_P019_5_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P019_6_CFG_PORT_9,PORT_PIN_CFG3_P019_6_CFG_PORT_10,PORT_PIN_CFG3_P019_6_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P019_7_CFG_PORT_9,PORT_PIN_CFG3_P019_7_CFG_PORT_10,PORT_PIN_CFG3_P019_7_CFG_PORT_11)     \
    },                                                                                     \
    {                                                                                      \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P019_0_CFG_PORT_12,PORT_PIN_CFG3_P019_0_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P019_1_CFG_PORT_12,PORT_PIN_CFG3_P019_1_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P019_2_CFG_PORT_12,PORT_PIN_CFG3_P019_2_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P019_3_CFG_PORT_12,PORT_PIN_CFG3_P019_3_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P019_4_CFG_PORT_12,PORT_PIN_CFG3_P019_4_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P019_5_CFG_PORT_12,PORT_PIN_CFG3_P019_5_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P019_6_CFG_PORT_12,PORT_PIN_CFG3_P019_6_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P019_7_CFG_PORT_12,PORT_PIN_CFG3_P019_7_CFG_PORT_13)     \
    },                                                                                     \
    PORT_SET_DU_SEL(PORT_CFG3_P019_CFG_PORT_4,PORT_CFG3_P019_CFG_PORT_5,PORT_CFG3_P019_CFG_PORT_6,PORT_CFG3_P019_CFG_PORT_7,PORT_CFG3_P019_CFG_PORT_8),    \
    PORT_SET_DU_CTL(PORT_CFG3_P019_CFG_PORT_9,PORT_CFG3_P019_CFG_PORT_10),    \
    PORT_CFG3_P019_CFG_PORT_11,    \
    PORT_SET_DIRECTION_CHANGEABLE(PORT_PIN_CFG3_P019_0_CFG_ADD_0,PORT_PIN_CFG3_P019_1_CFG_ADD_0,PORT_PIN_CFG3_P019_2_CFG_ADD_0,PORT_PIN_CFG3_P019_3_CFG_ADD_0,PORT_PIN_CFG3_P019_4_CFG_ADD_0,PORT_PIN_CFG3_P019_5_CFG_ADD_0,PORT_PIN_CFG3_P019_6_CFG_ADD_0,PORT_PIN_CFG3_P019_7_CFG_ADD_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG3_P019_0_CFG_ADD_1,PORT_PIN_CFG3_P019_1_CFG_ADD_1,PORT_PIN_CFG3_P019_2_CFG_ADD_1,PORT_PIN_CFG3_P019_3_CFG_ADD_1,PORT_PIN_CFG3_P019_4_CFG_ADD_1,PORT_PIN_CFG3_P019_5_CFG_ADD_1,PORT_PIN_CFG3_P019_6_CFG_ADD_1,PORT_PIN_CFG3_P019_7_CFG_ADD_1),    \
    {                                                                                      \
      PORT_PIN_CFG3_P019_0_CFG_PORT_4,    \
      PORT_PIN_CFG3_P019_1_CFG_PORT_4,    \
      PORT_PIN_CFG3_P019_2_CFG_PORT_4,    \
      PORT_PIN_CFG3_P019_3_CFG_PORT_4,    \
      PORT_PIN_CFG3_P019_4_CFG_PORT_4,    \
      PORT_PIN_CFG3_P019_5_CFG_PORT_4,    \
      PORT_PIN_CFG3_P019_6_CFG_PORT_4,    \
      PORT_PIN_CFG3_P019_7_CFG_PORT_4     \
    },                                                                                     \
    19U,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE  \
  },                                                                                       \
  {                                                                                        \
    PORT_CFG_DERIVATE_USE_PORT_21,                                                          \
    PORT_SET_PORT_SEL(PORT_PIN_CFG3_P021_0_CFG_PORT_0,PORT_PIN_CFG3_P021_1_CFG_PORT_0,PORT_PIN_CFG3_P021_2_CFG_PORT_0,PORT_PIN_CFG3_P021_3_CFG_PORT_0),    \
    PORT_SET_PORT_SEL(PORT_PIN_CFG3_P021_4_CFG_PORT_0,PORT_PIN_CFG3_P021_5_CFG_PORT_0,PORT_PIN_CFG3_P021_6_CFG_PORT_0,PORT_PIN_CFG3_P021_7_CFG_PORT_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG3_P021_0_CFG_GPIO_1,PORT_PIN_CFG3_P021_1_CFG_GPIO_1,PORT_PIN_CFG3_P021_2_CFG_GPIO_1,PORT_PIN_CFG3_P021_3_CFG_GPIO_1,PORT_PIN_CFG3_P021_4_CFG_GPIO_1,PORT_PIN_CFG3_P021_5_CFG_GPIO_1,PORT_PIN_CFG3_P021_6_CFG_GPIO_1,PORT_PIN_CFG3_P021_7_CFG_GPIO_1),    \
    PORT_SET_CFG(PORT_PIN_CFG3_P021_0_CFG_PORT_14,PORT_PIN_CFG3_P021_0_CFG_PORT_15,PORT_PIN_CFG3_P021_1_CFG_PORT_14,PORT_PIN_CFG3_P021_1_CFG_PORT_15,PORT_PIN_CFG3_P021_2_CFG_PORT_14,PORT_PIN_CFG3_P021_2_CFG_PORT_15,PORT_PIN_CFG3_P021_3_CFG_PORT_14,PORT_PIN_CFG3_P021_3_CFG_PORT_15,PORT_PIN_CFG3_P021_4_CFG_PORT_14,PORT_PIN_CFG3_P021_4_CFG_PORT_15,PORT_PIN_CFG3_P021_5_CFG_PORT_14,PORT_PIN_CFG3_P021_5_CFG_PORT_15,PORT_PIN_CFG3_P021_6_CFG_PORT_14,PORT_PIN_CFG3_P021_6_CFG_PORT_15,PORT_PIN_CFG3_P021_7_CFG_PORT_14,PORT_PIN_CFG3_P021_7_CFG_PORT_15),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG3_P021_0_CFG_PORT_5,PORT_PIN_CFG3_P021_1_CFG_PORT_5,PORT_PIN_CFG3_P021_2_CFG_PORT_5,PORT_PIN_CFG3_P021_3_CFG_PORT_5,PORT_PIN_CFG3_P021_4_CFG_PORT_5,PORT_PIN_CFG3_P021_5_CFG_PORT_5,PORT_PIN_CFG3_P021_6_CFG_PORT_5,PORT_PIN_CFG3_P021_7_CFG_PORT_5),    \
    PORT_SET_CFG_OUT(PORT_PIN_CFG3_P021_0_CFG_PORT_6,PORT_PIN_CFG3_P021_1_CFG_PORT_6,PORT_PIN_CFG3_P021_2_CFG_PORT_6,PORT_PIN_CFG3_P021_3_CFG_PORT_6,PORT_PIN_CFG3_P021_4_CFG_PORT_6,PORT_PIN_CFG3_P021_5_CFG_PORT_6,PORT_PIN_CFG3_P021_6_CFG_PORT_6,PORT_PIN_CFG3_P021_7_CFG_PORT_6,PORT_PIN_CFG3_P021_0_CFG_PORT_7,PORT_PIN_CFG3_P021_1_CFG_PORT_7,PORT_PIN_CFG3_P021_2_CFG_PORT_7,PORT_PIN_CFG3_P021_3_CFG_PORT_7,PORT_PIN_CFG3_P021_4_CFG_PORT_7,PORT_PIN_CFG3_P021_5_CFG_PORT_7,PORT_PIN_CFG3_P021_6_CFG_PORT_7,PORT_PIN_CFG3_P021_7_CFG_PORT_7),    \
    PORT_SET_CFG_SIO(PORT_SIO_CFG3_P021_01_CFG_PORT_0,PORT_SIO_CFG3_P021_01_CFG_PORT_1,PORT_SIO_CFG3_P021_01_CFG_PORT_2,PORT_SIO_CFG3_P021_01_CFG_PORT_3,PORT_SIO_CFG3_P021_23_CFG_PORT_0,PORT_SIO_CFG3_P021_23_CFG_PORT_1,PORT_SIO_CFG3_P021_23_CFG_PORT_2,PORT_SIO_CFG3_P021_23_CFG_PORT_3,PORT_SIO_CFG3_P021_45_CFG_PORT_0,PORT_SIO_CFG3_P021_45_CFG_PORT_1,PORT_SIO_CFG3_P021_45_CFG_PORT_2,PORT_SIO_CFG3_P021_45_CFG_PORT_3,PORT_SIO_CFG3_P021_67_CFG_PORT_0,PORT_SIO_CFG3_P021_67_CFG_PORT_1,PORT_SIO_CFG3_P021_67_CFG_PORT_2,PORT_SIO_CFG3_P021_67_CFG_PORT_3),    \
    PORT_SET_SIMPLE_8BIT(PORT_SIO_CFG3_P021_01_CFG_PORT_4,PORT_SIO_CFG3_P021_23_CFG_PORT_4,PORT_SIO_CFG3_P021_45_CFG_PORT_4,PORT_SIO_CFG3_P021_67_CFG_PORT_4, 0, 0, 0, 0),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG3_P021_0_CFG_PORT_8,PORT_PIN_CFG3_P021_1_CFG_PORT_8,PORT_PIN_CFG3_P021_2_CFG_PORT_8,PORT_PIN_CFG3_P021_3_CFG_PORT_8,PORT_PIN_CFG3_P021_4_CFG_PORT_8,PORT_PIN_CFG3_P021_5_CFG_PORT_8,PORT_PIN_CFG3_P021_6_CFG_PORT_8,PORT_PIN_CFG3_P021_7_CFG_PORT_8),    \
    PORT_SET_CFG_OUT2(PORT_PIN_CFG3_P021_0_CFG_PORT_16,PORT_PIN_CFG3_P021_1_CFG_PORT_16,PORT_PIN_CFG3_P021_2_CFG_PORT_16,PORT_PIN_CFG3_P021_3_CFG_PORT_16,PORT_PIN_CFG3_P021_4_CFG_PORT_16,PORT_PIN_CFG3_P021_5_CFG_PORT_16,PORT_PIN_CFG3_P021_6_CFG_PORT_16,PORT_PIN_CFG3_P021_7_CFG_PORT_16),    \
    PORT_SET_CFG_SLEW_EXT(PORT_PIN_CFG3_P021_0_CFG_PORT_17,PORT_PIN_CFG3_P021_1_CFG_PORT_17,PORT_PIN_CFG3_P021_2_CFG_PORT_17,PORT_PIN_CFG3_P021_3_CFG_PORT_17,PORT_PIN_CFG3_P021_4_CFG_PORT_17,PORT_PIN_CFG3_P021_5_CFG_PORT_17,PORT_PIN_CFG3_P021_6_CFG_PORT_17,PORT_PIN_CFG3_P021_7_CFG_PORT_17),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG3_P021_0_CFG_PORT_18,PORT_PIN_CFG3_P021_1_CFG_PORT_18,PORT_PIN_CFG3_P021_2_CFG_PORT_18,PORT_PIN_CFG3_P021_3_CFG_PORT_18),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG3_P021_4_CFG_PORT_18,PORT_PIN_CFG3_P021_5_CFG_PORT_18,PORT_PIN_CFG3_P021_6_CFG_PORT_18,PORT_PIN_CFG3_P021_7_CFG_PORT_18),    \
    PORT_SET_CTL(PORT_PIN_CFG3_P021_0_CFG_PORT_1,PORT_PIN_CFG3_P021_1_CFG_PORT_1,PORT_PIN_CFG3_P021_2_CFG_PORT_1,PORT_PIN_CFG3_P021_3_CFG_PORT_1,PORT_PIN_CFG3_P021_4_CFG_PORT_1,PORT_PIN_CFG3_P021_5_CFG_PORT_1,PORT_PIN_CFG3_P021_6_CFG_PORT_1,PORT_PIN_CFG3_P021_7_CFG_PORT_1,PORT_CFG3_P021_CFG_PORT_0,PORT_CFG3_P021_CFG_PORT_1,PORT_CFG3_P021_CFG_PORT_2,PORT_CFG3_P021_CFG_PORT_3),    \
    PORT_SET_SYNC_CTL(PORT_PIN_CFG3_P021_0_CFG_PORT_2,PORT_PIN_CFG3_P021_1_CFG_PORT_2,PORT_PIN_CFG3_P021_2_CFG_PORT_2,PORT_PIN_CFG3_P021_3_CFG_PORT_2,PORT_PIN_CFG3_P021_4_CFG_PORT_2,PORT_PIN_CFG3_P021_5_CFG_PORT_2,PORT_PIN_CFG3_P021_6_CFG_PORT_2,PORT_PIN_CFG3_P021_7_CFG_PORT_2,PORT_PIN_CFG3_P021_0_CFG_PORT_3,PORT_PIN_CFG3_P021_1_CFG_PORT_3,PORT_PIN_CFG3_P021_2_CFG_PORT_3,PORT_PIN_CFG3_P021_3_CFG_PORT_3,PORT_PIN_CFG3_P021_4_CFG_PORT_3,PORT_PIN_CFG3_P021_5_CFG_PORT_3,PORT_PIN_CFG3_P021_6_CFG_PORT_3,PORT_PIN_CFG3_P021_7_CFG_PORT_3),    \
    {                                                                                      \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P021_0_CFG_PORT_9,PORT_PIN_CFG3_P021_0_CFG_PORT_10,PORT_PIN_CFG3_P021_0_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P021_1_CFG_PORT_9,PORT_PIN_CFG3_P021_1_CFG_PORT_10,PORT_PIN_CFG3_P021_1_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P021_2_CFG_PORT_9,PORT_PIN_CFG3_P021_2_CFG_PORT_10,PORT_PIN_CFG3_P021_2_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P021_3_CFG_PORT_9,PORT_PIN_CFG3_P021_3_CFG_PORT_10,PORT_PIN_CFG3_P021_3_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P021_4_CFG_PORT_9,PORT_PIN_CFG3_P021_4_CFG_PORT_10,PORT_PIN_CFG3_P021_4_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P021_5_CFG_PORT_9,PORT_PIN_CFG3_P021_5_CFG_PORT_10,PORT_PIN_CFG3_P021_5_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P021_6_CFG_PORT_9,PORT_PIN_CFG3_P021_6_CFG_PORT_10,PORT_PIN_CFG3_P021_6_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P021_7_CFG_PORT_9,PORT_PIN_CFG3_P021_7_CFG_PORT_10,PORT_PIN_CFG3_P021_7_CFG_PORT_11)     \
    },                                                                                     \
    {                                                                                      \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P021_0_CFG_PORT_12,PORT_PIN_CFG3_P021_0_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P021_1_CFG_PORT_12,PORT_PIN_CFG3_P021_1_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P021_2_CFG_PORT_12,PORT_PIN_CFG3_P021_2_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P021_3_CFG_PORT_12,PORT_PIN_CFG3_P021_3_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P021_4_CFG_PORT_12,PORT_PIN_CFG3_P021_4_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P021_5_CFG_PORT_12,PORT_PIN_CFG3_P021_5_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P021_6_CFG_PORT_12,PORT_PIN_CFG3_P021_6_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P021_7_CFG_PORT_12,PORT_PIN_CFG3_P021_7_CFG_PORT_13)     \
    },                                                                                     \
    PORT_SET_DU_SEL(PORT_CFG3_P021_CFG_PORT_4,PORT_CFG3_P021_CFG_PORT_5,PORT_CFG3_P021_CFG_PORT_6,PORT_CFG3_P021_CFG_PORT_7,PORT_CFG3_P021_CFG_PORT_8),    \
    PORT_SET_DU_CTL(PORT_CFG3_P021_CFG_PORT_9,PORT_CFG3_P021_CFG_PORT_10),    \
    PORT_CFG3_P021_CFG_PORT_11,    \
    PORT_SET_DIRECTION_CHANGEABLE(PORT_PIN_CFG3_P021_0_CFG_ADD_0,PORT_PIN_CFG3_P021_1_CFG_ADD_0,PORT_PIN_CFG3_P021_2_CFG_ADD_0,PORT_PIN_CFG3_P021_3_CFG_ADD_0,PORT_PIN_CFG3_P021_4_CFG_ADD_0,PORT_PIN_CFG3_P021_5_CFG_ADD_0,PORT_PIN_CFG3_P021_6_CFG_ADD_0,PORT_PIN_CFG3_P021_7_CFG_ADD_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG3_P021_0_CFG_ADD_1,PORT_PIN_CFG3_P021_1_CFG_ADD_1,PORT_PIN_CFG3_P021_2_CFG_ADD_1,PORT_PIN_CFG3_P021_3_CFG_ADD_1,PORT_PIN_CFG3_P021_4_CFG_ADD_1,PORT_PIN_CFG3_P021_5_CFG_ADD_1,PORT_PIN_CFG3_P021_6_CFG_ADD_1,PORT_PIN_CFG3_P021_7_CFG_ADD_1),    \
    {                                                                                      \
      PORT_PIN_CFG3_P021_0_CFG_PORT_4,    \
      PORT_PIN_CFG3_P021_1_CFG_PORT_4,    \
      PORT_PIN_CFG3_P021_2_CFG_PORT_4,    \
      PORT_PIN_CFG3_P021_3_CFG_PORT_4,    \
      PORT_PIN_CFG3_P021_4_CFG_PORT_4,    \
      PORT_PIN_CFG3_P021_5_CFG_PORT_4,    \
      PORT_PIN_CFG3_P021_6_CFG_PORT_4,    \
      PORT_PIN_CFG3_P021_7_CFG_PORT_4     \
    },                                                                                     \
    21U,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE  \
  },                                                                                       \
  {                                                                                        \
    PORT_CFG_DERIVATE_USE_PORT_22,                                                          \
    PORT_SET_PORT_SEL(PORT_PIN_CFG3_P022_0_CFG_PORT_0,PORT_PIN_CFG3_P022_1_CFG_PORT_0,PORT_PIN_CFG3_P022_2_CFG_PORT_0,PORT_PIN_CFG3_P022_3_CFG_PORT_0),    \
    PORT_SET_PORT_SEL(PORT_PIN_CFG3_P022_4_CFG_PORT_0,PORT_PIN_CFG3_P022_5_CFG_PORT_0,PORT_PIN_CFG3_P022_6_CFG_PORT_0,PORT_PIN_CFG3_P022_7_CFG_PORT_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG3_P022_0_CFG_GPIO_1,PORT_PIN_CFG3_P022_1_CFG_GPIO_1,PORT_PIN_CFG3_P022_2_CFG_GPIO_1,PORT_PIN_CFG3_P022_3_CFG_GPIO_1,PORT_PIN_CFG3_P022_4_CFG_GPIO_1,PORT_PIN_CFG3_P022_5_CFG_GPIO_1,PORT_PIN_CFG3_P022_6_CFG_GPIO_1,PORT_PIN_CFG3_P022_7_CFG_GPIO_1),    \
    PORT_SET_CFG(PORT_PIN_CFG3_P022_0_CFG_PORT_14,PORT_PIN_CFG3_P022_0_CFG_PORT_15,PORT_PIN_CFG3_P022_1_CFG_PORT_14,PORT_PIN_CFG3_P022_1_CFG_PORT_15,PORT_PIN_CFG3_P022_2_CFG_PORT_14,PORT_PIN_CFG3_P022_2_CFG_PORT_15,PORT_PIN_CFG3_P022_3_CFG_PORT_14,PORT_PIN_CFG3_P022_3_CFG_PORT_15,PORT_PIN_CFG3_P022_4_CFG_PORT_14,PORT_PIN_CFG3_P022_4_CFG_PORT_15,PORT_PIN_CFG3_P022_5_CFG_PORT_14,PORT_PIN_CFG3_P022_5_CFG_PORT_15,PORT_PIN_CFG3_P022_6_CFG_PORT_14,PORT_PIN_CFG3_P022_6_CFG_PORT_15,PORT_PIN_CFG3_P022_7_CFG_PORT_14,PORT_PIN_CFG3_P022_7_CFG_PORT_15),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG3_P022_0_CFG_PORT_5,PORT_PIN_CFG3_P022_1_CFG_PORT_5,PORT_PIN_CFG3_P022_2_CFG_PORT_5,PORT_PIN_CFG3_P022_3_CFG_PORT_5,PORT_PIN_CFG3_P022_4_CFG_PORT_5,PORT_PIN_CFG3_P022_5_CFG_PORT_5,PORT_PIN_CFG3_P022_6_CFG_PORT_5,PORT_PIN_CFG3_P022_7_CFG_PORT_5),    \
    PORT_SET_CFG_OUT(PORT_PIN_CFG3_P022_0_CFG_PORT_6,PORT_PIN_CFG3_P022_1_CFG_PORT_6,PORT_PIN_CFG3_P022_2_CFG_PORT_6,PORT_PIN_CFG3_P022_3_CFG_PORT_6,PORT_PIN_CFG3_P022_4_CFG_PORT_6,PORT_PIN_CFG3_P022_5_CFG_PORT_6,PORT_PIN_CFG3_P022_6_CFG_PORT_6,PORT_PIN_CFG3_P022_7_CFG_PORT_6,PORT_PIN_CFG3_P022_0_CFG_PORT_7,PORT_PIN_CFG3_P022_1_CFG_PORT_7,PORT_PIN_CFG3_P022_2_CFG_PORT_7,PORT_PIN_CFG3_P022_3_CFG_PORT_7,PORT_PIN_CFG3_P022_4_CFG_PORT_7,PORT_PIN_CFG3_P022_5_CFG_PORT_7,PORT_PIN_CFG3_P022_6_CFG_PORT_7,PORT_PIN_CFG3_P022_7_CFG_PORT_7),    \
    PORT_SET_CFG_SIO(PORT_SIO_CFG3_P022_01_CFG_PORT_0,PORT_SIO_CFG3_P022_01_CFG_PORT_1,PORT_SIO_CFG3_P022_01_CFG_PORT_2,PORT_SIO_CFG3_P022_01_CFG_PORT_3,PORT_SIO_CFG3_P022_23_CFG_PORT_0,PORT_SIO_CFG3_P022_23_CFG_PORT_1,PORT_SIO_CFG3_P022_23_CFG_PORT_2,PORT_SIO_CFG3_P022_23_CFG_PORT_3,PORT_SIO_CFG3_P022_45_CFG_PORT_0,PORT_SIO_CFG3_P022_45_CFG_PORT_1,PORT_SIO_CFG3_P022_45_CFG_PORT_2,PORT_SIO_CFG3_P022_45_CFG_PORT_3,PORT_SIO_CFG3_P022_67_CFG_PORT_0,PORT_SIO_CFG3_P022_67_CFG_PORT_1,PORT_SIO_CFG3_P022_67_CFG_PORT_2,PORT_SIO_CFG3_P022_67_CFG_PORT_3),    \
    PORT_SET_SIMPLE_8BIT(PORT_SIO_CFG3_P022_01_CFG_PORT_4,PORT_SIO_CFG3_P022_23_CFG_PORT_4,PORT_SIO_CFG3_P022_45_CFG_PORT_4,PORT_SIO_CFG3_P022_67_CFG_PORT_4, 0, 0, 0, 0),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG3_P022_0_CFG_PORT_8,PORT_PIN_CFG3_P022_1_CFG_PORT_8,PORT_PIN_CFG3_P022_2_CFG_PORT_8,PORT_PIN_CFG3_P022_3_CFG_PORT_8,PORT_PIN_CFG3_P022_4_CFG_PORT_8,PORT_PIN_CFG3_P022_5_CFG_PORT_8,PORT_PIN_CFG3_P022_6_CFG_PORT_8,PORT_PIN_CFG3_P022_7_CFG_PORT_8),    \
    PORT_SET_CFG_OUT2(PORT_PIN_CFG3_P022_0_CFG_PORT_16,PORT_PIN_CFG3_P022_1_CFG_PORT_16,PORT_PIN_CFG3_P022_2_CFG_PORT_16,PORT_PIN_CFG3_P022_3_CFG_PORT_16,PORT_PIN_CFG3_P022_4_CFG_PORT_16,PORT_PIN_CFG3_P022_5_CFG_PORT_16,PORT_PIN_CFG3_P022_6_CFG_PORT_16,PORT_PIN_CFG3_P022_7_CFG_PORT_16),    \
    PORT_SET_CFG_SLEW_EXT(PORT_PIN_CFG3_P022_0_CFG_PORT_17,PORT_PIN_CFG3_P022_1_CFG_PORT_17,PORT_PIN_CFG3_P022_2_CFG_PORT_17,PORT_PIN_CFG3_P022_3_CFG_PORT_17,PORT_PIN_CFG3_P022_4_CFG_PORT_17,PORT_PIN_CFG3_P022_5_CFG_PORT_17,PORT_PIN_CFG3_P022_6_CFG_PORT_17,PORT_PIN_CFG3_P022_7_CFG_PORT_17),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG3_P022_0_CFG_PORT_18,PORT_PIN_CFG3_P022_1_CFG_PORT_18,PORT_PIN_CFG3_P022_2_CFG_PORT_18,PORT_PIN_CFG3_P022_3_CFG_PORT_18),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG3_P022_4_CFG_PORT_18,PORT_PIN_CFG3_P022_5_CFG_PORT_18,PORT_PIN_CFG3_P022_6_CFG_PORT_18,PORT_PIN_CFG3_P022_7_CFG_PORT_18),    \
    PORT_SET_CTL(PORT_PIN_CFG3_P022_0_CFG_PORT_1,PORT_PIN_CFG3_P022_1_CFG_PORT_1,PORT_PIN_CFG3_P022_2_CFG_PORT_1,PORT_PIN_CFG3_P022_3_CFG_PORT_1,PORT_PIN_CFG3_P022_4_CFG_PORT_1,PORT_PIN_CFG3_P022_5_CFG_PORT_1,PORT_PIN_CFG3_P022_6_CFG_PORT_1,PORT_PIN_CFG3_P022_7_CFG_PORT_1,PORT_CFG3_P022_CFG_PORT_0,PORT_CFG3_P022_CFG_PORT_1,PORT_CFG3_P022_CFG_PORT_2,PORT_CFG3_P022_CFG_PORT_3),    \
    PORT_SET_SYNC_CTL(PORT_PIN_CFG3_P022_0_CFG_PORT_2,PORT_PIN_CFG3_P022_1_CFG_PORT_2,PORT_PIN_CFG3_P022_2_CFG_PORT_2,PORT_PIN_CFG3_P022_3_CFG_PORT_2,PORT_PIN_CFG3_P022_4_CFG_PORT_2,PORT_PIN_CFG3_P022_5_CFG_PORT_2,PORT_PIN_CFG3_P022_6_CFG_PORT_2,PORT_PIN_CFG3_P022_7_CFG_PORT_2,PORT_PIN_CFG3_P022_0_CFG_PORT_3,PORT_PIN_CFG3_P022_1_CFG_PORT_3,PORT_PIN_CFG3_P022_2_CFG_PORT_3,PORT_PIN_CFG3_P022_3_CFG_PORT_3,PORT_PIN_CFG3_P022_4_CFG_PORT_3,PORT_PIN_CFG3_P022_5_CFG_PORT_3,PORT_PIN_CFG3_P022_6_CFG_PORT_3,PORT_PIN_CFG3_P022_7_CFG_PORT_3),    \
    {                                                                                      \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P022_0_CFG_PORT_9,PORT_PIN_CFG3_P022_0_CFG_PORT_10,PORT_PIN_CFG3_P022_0_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P022_1_CFG_PORT_9,PORT_PIN_CFG3_P022_1_CFG_PORT_10,PORT_PIN_CFG3_P022_1_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P022_2_CFG_PORT_9,PORT_PIN_CFG3_P022_2_CFG_PORT_10,PORT_PIN_CFG3_P022_2_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P022_3_CFG_PORT_9,PORT_PIN_CFG3_P022_3_CFG_PORT_10,PORT_PIN_CFG3_P022_3_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P022_4_CFG_PORT_9,PORT_PIN_CFG3_P022_4_CFG_PORT_10,PORT_PIN_CFG3_P022_4_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P022_5_CFG_PORT_9,PORT_PIN_CFG3_P022_5_CFG_PORT_10,PORT_PIN_CFG3_P022_5_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P022_6_CFG_PORT_9,PORT_PIN_CFG3_P022_6_CFG_PORT_10,PORT_PIN_CFG3_P022_6_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P022_7_CFG_PORT_9,PORT_PIN_CFG3_P022_7_CFG_PORT_10,PORT_PIN_CFG3_P022_7_CFG_PORT_11)     \
    },                                                                                     \
    {                                                                                      \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P022_0_CFG_PORT_12,PORT_PIN_CFG3_P022_0_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P022_1_CFG_PORT_12,PORT_PIN_CFG3_P022_1_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P022_2_CFG_PORT_12,PORT_PIN_CFG3_P022_2_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P022_3_CFG_PORT_12,PORT_PIN_CFG3_P022_3_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P022_4_CFG_PORT_12,PORT_PIN_CFG3_P022_4_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P022_5_CFG_PORT_12,PORT_PIN_CFG3_P022_5_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P022_6_CFG_PORT_12,PORT_PIN_CFG3_P022_6_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P022_7_CFG_PORT_12,PORT_PIN_CFG3_P022_7_CFG_PORT_13)     \
    },                                                                                     \
    PORT_SET_DU_SEL(PORT_CFG3_P022_CFG_PORT_4,PORT_CFG3_P022_CFG_PORT_5,PORT_CFG3_P022_CFG_PORT_6,PORT_CFG3_P022_CFG_PORT_7,PORT_CFG3_P022_CFG_PORT_8),    \
    PORT_SET_DU_CTL(PORT_CFG3_P022_CFG_PORT_9,PORT_CFG3_P022_CFG_PORT_10),    \
    PORT_CFG3_P022_CFG_PORT_11,    \
    PORT_SET_DIRECTION_CHANGEABLE(PORT_PIN_CFG3_P022_0_CFG_ADD_0,PORT_PIN_CFG3_P022_1_CFG_ADD_0,PORT_PIN_CFG3_P022_2_CFG_ADD_0,PORT_PIN_CFG3_P022_3_CFG_ADD_0,PORT_PIN_CFG3_P022_4_CFG_ADD_0,PORT_PIN_CFG3_P022_5_CFG_ADD_0,PORT_PIN_CFG3_P022_6_CFG_ADD_0,PORT_PIN_CFG3_P022_7_CFG_ADD_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG3_P022_0_CFG_ADD_1,PORT_PIN_CFG3_P022_1_CFG_ADD_1,PORT_PIN_CFG3_P022_2_CFG_ADD_1,PORT_PIN_CFG3_P022_3_CFG_ADD_1,PORT_PIN_CFG3_P022_4_CFG_ADD_1,PORT_PIN_CFG3_P022_5_CFG_ADD_1,PORT_PIN_CFG3_P022_6_CFG_ADD_1,PORT_PIN_CFG3_P022_7_CFG_ADD_1),    \
    {                                                                                      \
      PORT_PIN_CFG3_P022_0_CFG_PORT_4,    \
      PORT_PIN_CFG3_P022_1_CFG_PORT_4,    \
      PORT_PIN_CFG3_P022_2_CFG_PORT_4,    \
      PORT_PIN_CFG3_P022_3_CFG_PORT_4,    \
      PORT_PIN_CFG3_P022_4_CFG_PORT_4,    \
      PORT_PIN_CFG3_P022_5_CFG_PORT_4,    \
      PORT_PIN_CFG3_P022_6_CFG_PORT_4,    \
      PORT_PIN_CFG3_P022_7_CFG_PORT_4     \
    },                                                                                     \
    22U,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE  \
  },                                                                                       \
  {                                                                                        \
    PORT_CFG_DERIVATE_USE_PORT_23,                                                          \
    PORT_SET_PORT_SEL(PORT_PIN_CFG3_P023_0_CFG_PORT_0,PORT_PIN_CFG3_P023_1_CFG_PORT_0,PORT_PIN_CFG3_P023_2_CFG_PORT_0,PORT_PIN_CFG3_P023_3_CFG_PORT_0),    \
    PORT_SET_PORT_SEL(PORT_PIN_CFG3_P023_4_CFG_PORT_0,PORT_PIN_CFG3_P023_5_CFG_PORT_0,PORT_PIN_CFG3_P023_6_CFG_PORT_0,PORT_PIN_CFG3_P023_7_CFG_PORT_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG3_P023_0_CFG_GPIO_1,PORT_PIN_CFG3_P023_1_CFG_GPIO_1,PORT_PIN_CFG3_P023_2_CFG_GPIO_1,PORT_PIN_CFG3_P023_3_CFG_GPIO_1,PORT_PIN_CFG3_P023_4_CFG_GPIO_1,PORT_PIN_CFG3_P023_5_CFG_GPIO_1,PORT_PIN_CFG3_P023_6_CFG_GPIO_1,PORT_PIN_CFG3_P023_7_CFG_GPIO_1),    \
    PORT_SET_CFG(PORT_PIN_CFG3_P023_0_CFG_PORT_14,PORT_PIN_CFG3_P023_0_CFG_PORT_15,PORT_PIN_CFG3_P023_1_CFG_PORT_14,PORT_PIN_CFG3_P023_1_CFG_PORT_15,PORT_PIN_CFG3_P023_2_CFG_PORT_14,PORT_PIN_CFG3_P023_2_CFG_PORT_15,PORT_PIN_CFG3_P023_3_CFG_PORT_14,PORT_PIN_CFG3_P023_3_CFG_PORT_15,PORT_PIN_CFG3_P023_4_CFG_PORT_14,PORT_PIN_CFG3_P023_4_CFG_PORT_15,PORT_PIN_CFG3_P023_5_CFG_PORT_14,PORT_PIN_CFG3_P023_5_CFG_PORT_15,PORT_PIN_CFG3_P023_6_CFG_PORT_14,PORT_PIN_CFG3_P023_6_CFG_PORT_15,PORT_PIN_CFG3_P023_7_CFG_PORT_14,PORT_PIN_CFG3_P023_7_CFG_PORT_15),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG3_P023_0_CFG_PORT_5,PORT_PIN_CFG3_P023_1_CFG_PORT_5,PORT_PIN_CFG3_P023_2_CFG_PORT_5,PORT_PIN_CFG3_P023_3_CFG_PORT_5,PORT_PIN_CFG3_P023_4_CFG_PORT_5,PORT_PIN_CFG3_P023_5_CFG_PORT_5,PORT_PIN_CFG3_P023_6_CFG_PORT_5,PORT_PIN_CFG3_P023_7_CFG_PORT_5),    \
    PORT_SET_CFG_OUT(PORT_PIN_CFG3_P023_0_CFG_PORT_6,PORT_PIN_CFG3_P023_1_CFG_PORT_6,PORT_PIN_CFG3_P023_2_CFG_PORT_6,PORT_PIN_CFG3_P023_3_CFG_PORT_6,PORT_PIN_CFG3_P023_4_CFG_PORT_6,PORT_PIN_CFG3_P023_5_CFG_PORT_6,PORT_PIN_CFG3_P023_6_CFG_PORT_6,PORT_PIN_CFG3_P023_7_CFG_PORT_6,PORT_PIN_CFG3_P023_0_CFG_PORT_7,PORT_PIN_CFG3_P023_1_CFG_PORT_7,PORT_PIN_CFG3_P023_2_CFG_PORT_7,PORT_PIN_CFG3_P023_3_CFG_PORT_7,PORT_PIN_CFG3_P023_4_CFG_PORT_7,PORT_PIN_CFG3_P023_5_CFG_PORT_7,PORT_PIN_CFG3_P023_6_CFG_PORT_7,PORT_PIN_CFG3_P023_7_CFG_PORT_7),    \
    PORT_SET_CFG_SIO(PORT_SIO_CFG3_P023_01_CFG_PORT_0,PORT_SIO_CFG3_P023_01_CFG_PORT_1,PORT_SIO_CFG3_P023_01_CFG_PORT_2,PORT_SIO_CFG3_P023_01_CFG_PORT_3,PORT_SIO_CFG3_P023_23_CFG_PORT_0,PORT_SIO_CFG3_P023_23_CFG_PORT_1,PORT_SIO_CFG3_P023_23_CFG_PORT_2,PORT_SIO_CFG3_P023_23_CFG_PORT_3,PORT_SIO_CFG3_P023_45_CFG_PORT_0,PORT_SIO_CFG3_P023_45_CFG_PORT_1,PORT_SIO_CFG3_P023_45_CFG_PORT_2,PORT_SIO_CFG3_P023_45_CFG_PORT_3,PORT_SIO_CFG3_P023_67_CFG_PORT_0,PORT_SIO_CFG3_P023_67_CFG_PORT_1,PORT_SIO_CFG3_P023_67_CFG_PORT_2,PORT_SIO_CFG3_P023_67_CFG_PORT_3),    \
    PORT_SET_SIMPLE_8BIT(PORT_SIO_CFG3_P023_01_CFG_PORT_4,PORT_SIO_CFG3_P023_23_CFG_PORT_4,PORT_SIO_CFG3_P023_45_CFG_PORT_4,PORT_SIO_CFG3_P023_67_CFG_PORT_4, 0, 0, 0, 0),    \
    PORT_SET_CFG_IN(PORT_PIN_CFG3_P023_0_CFG_PORT_8,PORT_PIN_CFG3_P023_1_CFG_PORT_8,PORT_PIN_CFG3_P023_2_CFG_PORT_8,PORT_PIN_CFG3_P023_3_CFG_PORT_8,PORT_PIN_CFG3_P023_4_CFG_PORT_8,PORT_PIN_CFG3_P023_5_CFG_PORT_8,PORT_PIN_CFG3_P023_6_CFG_PORT_8,PORT_PIN_CFG3_P023_7_CFG_PORT_8),    \
    PORT_SET_CFG_OUT2(PORT_PIN_CFG3_P023_0_CFG_PORT_16,PORT_PIN_CFG3_P023_1_CFG_PORT_16,PORT_PIN_CFG3_P023_2_CFG_PORT_16,PORT_PIN_CFG3_P023_3_CFG_PORT_16,PORT_PIN_CFG3_P023_4_CFG_PORT_16,PORT_PIN_CFG3_P023_5_CFG_PORT_16,PORT_PIN_CFG3_P023_6_CFG_PORT_16,PORT_PIN_CFG3_P023_7_CFG_PORT_16),    \
    PORT_SET_CFG_SLEW_EXT(PORT_PIN_CFG3_P023_0_CFG_PORT_17,PORT_PIN_CFG3_P023_1_CFG_PORT_17,PORT_PIN_CFG3_P023_2_CFG_PORT_17,PORT_PIN_CFG3_P023_3_CFG_PORT_17,PORT_PIN_CFG3_P023_4_CFG_PORT_17,PORT_PIN_CFG3_P023_5_CFG_PORT_17,PORT_PIN_CFG3_P023_6_CFG_PORT_17,PORT_PIN_CFG3_P023_7_CFG_PORT_17),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG3_P023_0_CFG_PORT_18,PORT_PIN_CFG3_P023_1_CFG_PORT_18,PORT_PIN_CFG3_P023_2_CFG_PORT_18,PORT_PIN_CFG3_P023_3_CFG_PORT_18),    \
    PORT_SET_CFG_DRIVE_EXT(PORT_PIN_CFG3_P023_4_CFG_PORT_18,PORT_PIN_CFG3_P023_5_CFG_PORT_18,PORT_PIN_CFG3_P023_6_CFG_PORT_18,PORT_PIN_CFG3_P023_7_CFG_PORT_18),    \
    PORT_SET_CTL(PORT_PIN_CFG3_P023_0_CFG_PORT_1,PORT_PIN_CFG3_P023_1_CFG_PORT_1,PORT_PIN_CFG3_P023_2_CFG_PORT_1,PORT_PIN_CFG3_P023_3_CFG_PORT_1,PORT_PIN_CFG3_P023_4_CFG_PORT_1,PORT_PIN_CFG3_P023_5_CFG_PORT_1,PORT_PIN_CFG3_P023_6_CFG_PORT_1,PORT_PIN_CFG3_P023_7_CFG_PORT_1,PORT_CFG3_P023_CFG_PORT_0,PORT_CFG3_P023_CFG_PORT_1,PORT_CFG3_P023_CFG_PORT_2,PORT_CFG3_P023_CFG_PORT_3),    \
    PORT_SET_SYNC_CTL(PORT_PIN_CFG3_P023_0_CFG_PORT_2,PORT_PIN_CFG3_P023_1_CFG_PORT_2,PORT_PIN_CFG3_P023_2_CFG_PORT_2,PORT_PIN_CFG3_P023_3_CFG_PORT_2,PORT_PIN_CFG3_P023_4_CFG_PORT_2,PORT_PIN_CFG3_P023_5_CFG_PORT_2,PORT_PIN_CFG3_P023_6_CFG_PORT_2,PORT_PIN_CFG3_P023_7_CFG_PORT_2,PORT_PIN_CFG3_P023_0_CFG_PORT_3,PORT_PIN_CFG3_P023_1_CFG_PORT_3,PORT_PIN_CFG3_P023_2_CFG_PORT_3,PORT_PIN_CFG3_P023_3_CFG_PORT_3,PORT_PIN_CFG3_P023_4_CFG_PORT_3,PORT_PIN_CFG3_P023_5_CFG_PORT_3,PORT_PIN_CFG3_P023_6_CFG_PORT_3,PORT_PIN_CFG3_P023_7_CFG_PORT_3),    \
    {                                                                                      \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P023_0_CFG_PORT_9,PORT_PIN_CFG3_P023_0_CFG_PORT_10,PORT_PIN_CFG3_P023_0_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P023_1_CFG_PORT_9,PORT_PIN_CFG3_P023_1_CFG_PORT_10,PORT_PIN_CFG3_P023_1_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P023_2_CFG_PORT_9,PORT_PIN_CFG3_P023_2_CFG_PORT_10,PORT_PIN_CFG3_P023_2_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P023_3_CFG_PORT_9,PORT_PIN_CFG3_P023_3_CFG_PORT_10,PORT_PIN_CFG3_P023_3_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P023_4_CFG_PORT_9,PORT_PIN_CFG3_P023_4_CFG_PORT_10,PORT_PIN_CFG3_P023_4_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P023_5_CFG_PORT_9,PORT_PIN_CFG3_P023_5_CFG_PORT_10,PORT_PIN_CFG3_P023_5_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P023_6_CFG_PORT_9,PORT_PIN_CFG3_P023_6_CFG_PORT_10,PORT_PIN_CFG3_P023_6_CFG_PORT_11),    \
      PORT_SET_LUT_SEL(PORT_PIN_CFG3_P023_7_CFG_PORT_9,PORT_PIN_CFG3_P023_7_CFG_PORT_10,PORT_PIN_CFG3_P023_7_CFG_PORT_11)     \
    },                                                                                     \
    {                                                                                      \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P023_0_CFG_PORT_12,PORT_PIN_CFG3_P023_0_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P023_1_CFG_PORT_12,PORT_PIN_CFG3_P023_1_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P023_2_CFG_PORT_12,PORT_PIN_CFG3_P023_2_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P023_3_CFG_PORT_12,PORT_PIN_CFG3_P023_3_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P023_4_CFG_PORT_12,PORT_PIN_CFG3_P023_4_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P023_5_CFG_PORT_12,PORT_PIN_CFG3_P023_5_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P023_6_CFG_PORT_12,PORT_PIN_CFG3_P023_6_CFG_PORT_13),    \
      PORT_SET_LUT_CTL(PORT_PIN_CFG3_P023_7_CFG_PORT_12,PORT_PIN_CFG3_P023_7_CFG_PORT_13)     \
    },                                                                                     \
    PORT_SET_DU_SEL(PORT_CFG3_P023_CFG_PORT_4,PORT_CFG3_P023_CFG_PORT_5,PORT_CFG3_P023_CFG_PORT_6,PORT_CFG3_P023_CFG_PORT_7,PORT_CFG3_P023_CFG_PORT_8),    \
    PORT_SET_DU_CTL(PORT_CFG3_P023_CFG_PORT_9,PORT_CFG3_P023_CFG_PORT_10),    \
    PORT_CFG3_P023_CFG_PORT_11,    \
    PORT_SET_DIRECTION_CHANGEABLE(PORT_PIN_CFG3_P023_0_CFG_ADD_0,PORT_PIN_CFG3_P023_1_CFG_ADD_0,PORT_PIN_CFG3_P023_2_CFG_ADD_0,PORT_PIN_CFG3_P023_3_CFG_ADD_0,PORT_PIN_CFG3_P023_4_CFG_ADD_0,PORT_PIN_CFG3_P023_5_CFG_ADD_0,PORT_PIN_CFG3_P023_6_CFG_ADD_0,PORT_PIN_CFG3_P023_7_CFG_ADD_0),    \
    PORT_SET_SIMPLE_8BIT(PORT_PIN_CFG3_P023_0_CFG_ADD_1,PORT_PIN_CFG3_P023_1_CFG_ADD_1,PORT_PIN_CFG3_P023_2_CFG_ADD_1,PORT_PIN_CFG3_P023_3_CFG_ADD_1,PORT_PIN_CFG3_P023_4_CFG_ADD_1,PORT_PIN_CFG3_P023_5_CFG_ADD_1,PORT_PIN_CFG3_P023_6_CFG_ADD_1,PORT_PIN_CFG3_P023_7_CFG_ADD_1),    \
    {                                                                                      \
      PORT_PIN_CFG3_P023_0_CFG_PORT_4,    \
      PORT_PIN_CFG3_P023_1_CFG_PORT_4,    \
      PORT_PIN_CFG3_P023_2_CFG_PORT_4,    \
      PORT_PIN_CFG3_P023_3_CFG_PORT_4,    \
      PORT_PIN_CFG3_P023_4_CFG_PORT_4,    \
      PORT_PIN_CFG3_P023_5_CFG_PORT_4,    \
      PORT_PIN_CFG3_P023_6_CFG_PORT_4,    \
      PORT_PIN_CFG3_P023_7_CFG_PORT_4     \
    },                                                                                     \
    23U,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE,  \
    PORT_FALSE  \
  }                                                                                        \
}

/************ AMUX splitter cell configuration data **************************/

#define PORT_AMUX_CFG0_CELL_CONFIG                                                         \
{                                                                                          \
  {                                                                                        \
    0U,                                                                                    \
    PORT_SET_AMUX_SPLIT_CTL(PORT_AMUX_CFG0_CELL_0_CFG_CELL_0,PORT_AMUX_CFG0_CELL_0_CFG_CELL_1,PORT_AMUX_CFG0_CELL_0_CFG_CELL_2,PORT_AMUX_CFG0_CELL_0_CFG_CELL_3,PORT_AMUX_CFG0_CELL_0_CFG_CELL_4,PORT_AMUX_CFG0_CELL_0_CFG_CELL_5)     \
  },                                                                                       \
  {                                                                                        \
    1U,                                                                                    \
    PORT_SET_AMUX_SPLIT_CTL(PORT_AMUX_CFG0_CELL_1_CFG_CELL_0,PORT_AMUX_CFG0_CELL_1_CFG_CELL_1,PORT_AMUX_CFG0_CELL_1_CFG_CELL_2,PORT_AMUX_CFG0_CELL_1_CFG_CELL_3,PORT_AMUX_CFG0_CELL_1_CFG_CELL_4,PORT_AMUX_CFG0_CELL_1_CFG_CELL_5)     \
  },                                                                                       \
  {                                                                                        \
    2U,                                                                                    \
    PORT_SET_AMUX_SPLIT_CTL(PORT_AMUX_CFG0_CELL_2_CFG_CELL_0,PORT_AMUX_CFG0_CELL_2_CFG_CELL_1,PORT_AMUX_CFG0_CELL_2_CFG_CELL_2,PORT_AMUX_CFG0_CELL_2_CFG_CELL_3,PORT_AMUX_CFG0_CELL_2_CFG_CELL_4,PORT_AMUX_CFG0_CELL_2_CFG_CELL_5)     \
  },                                                                                       \
}
#define PORT_AMUX_CFG1_CELL_CONFIG                                                         \
{                                                                                          \
  {                                                                                        \
    0U,                                                                                    \
    PORT_SET_AMUX_SPLIT_CTL(PORT_AMUX_CFG1_CELL_0_CFG_CELL_0,PORT_AMUX_CFG1_CELL_0_CFG_CELL_1,PORT_AMUX_CFG1_CELL_0_CFG_CELL_2,PORT_AMUX_CFG1_CELL_0_CFG_CELL_3,PORT_AMUX_CFG1_CELL_0_CFG_CELL_4,PORT_AMUX_CFG1_CELL_0_CFG_CELL_5)     \
  },                                                                                       \
  {                                                                                        \
    1U,                                                                                    \
    PORT_SET_AMUX_SPLIT_CTL(PORT_AMUX_CFG1_CELL_1_CFG_CELL_0,PORT_AMUX_CFG1_CELL_1_CFG_CELL_1,PORT_AMUX_CFG1_CELL_1_CFG_CELL_2,PORT_AMUX_CFG1_CELL_1_CFG_CELL_3,PORT_AMUX_CFG1_CELL_1_CFG_CELL_4,PORT_AMUX_CFG1_CELL_1_CFG_CELL_5)     \
  },                                                                                       \
  {                                                                                        \
    2U,                                                                                    \
    PORT_SET_AMUX_SPLIT_CTL(PORT_AMUX_CFG1_CELL_2_CFG_CELL_0,PORT_AMUX_CFG1_CELL_2_CFG_CELL_1,PORT_AMUX_CFG1_CELL_2_CFG_CELL_2,PORT_AMUX_CFG1_CELL_2_CFG_CELL_3,PORT_AMUX_CFG1_CELL_2_CFG_CELL_4,PORT_AMUX_CFG1_CELL_2_CFG_CELL_5)     \
  },                                                                                       \
}
#define PORT_AMUX_CFG2_CELL_CONFIG                                                         \
{                                                                                          \
  {                                                                                        \
    0U,                                                                                    \
    PORT_SET_AMUX_SPLIT_CTL(PORT_AMUX_CFG2_CELL_0_CFG_CELL_0,PORT_AMUX_CFG2_CELL_0_CFG_CELL_1,PORT_AMUX_CFG2_CELL_0_CFG_CELL_2,PORT_AMUX_CFG2_CELL_0_CFG_CELL_3,PORT_AMUX_CFG2_CELL_0_CFG_CELL_4,PORT_AMUX_CFG2_CELL_0_CFG_CELL_5)     \
  },                                                                                       \
  {                                                                                        \
    1U,                                                                                    \
    PORT_SET_AMUX_SPLIT_CTL(PORT_AMUX_CFG2_CELL_1_CFG_CELL_0,PORT_AMUX_CFG2_CELL_1_CFG_CELL_1,PORT_AMUX_CFG2_CELL_1_CFG_CELL_2,PORT_AMUX_CFG2_CELL_1_CFG_CELL_3,PORT_AMUX_CFG2_CELL_1_CFG_CELL_4,PORT_AMUX_CFG2_CELL_1_CFG_CELL_5)     \
  },                                                                                       \
  {                                                                                        \
    2U,                                                                                    \
    PORT_SET_AMUX_SPLIT_CTL(PORT_AMUX_CFG2_CELL_2_CFG_CELL_0,PORT_AMUX_CFG2_CELL_2_CFG_CELL_1,PORT_AMUX_CFG2_CELL_2_CFG_CELL_2,PORT_AMUX_CFG2_CELL_2_CFG_CELL_3,PORT_AMUX_CFG2_CELL_2_CFG_CELL_4,PORT_AMUX_CFG2_CELL_2_CFG_CELL_5)     \
  },                                                                                       \
}
#define PORT_AMUX_CFG3_CELL_CONFIG                                                         \
{                                                                                          \
  {                                                                                        \
    0U,                                                                                    \
    PORT_SET_AMUX_SPLIT_CTL(PORT_AMUX_CFG3_CELL_0_CFG_CELL_0,PORT_AMUX_CFG3_CELL_0_CFG_CELL_1,PORT_AMUX_CFG3_CELL_0_CFG_CELL_2,PORT_AMUX_CFG3_CELL_0_CFG_CELL_3,PORT_AMUX_CFG3_CELL_0_CFG_CELL_4,PORT_AMUX_CFG3_CELL_0_CFG_CELL_5)     \
  },                                                                                       \
  {                                                                                        \
    1U,                                                                                    \
    PORT_SET_AMUX_SPLIT_CTL(PORT_AMUX_CFG3_CELL_1_CFG_CELL_0,PORT_AMUX_CFG3_CELL_1_CFG_CELL_1,PORT_AMUX_CFG3_CELL_1_CFG_CELL_2,PORT_AMUX_CFG3_CELL_1_CFG_CELL_3,PORT_AMUX_CFG3_CELL_1_CFG_CELL_4,PORT_AMUX_CFG3_CELL_1_CFG_CELL_5)     \
  },                                                                                       \
  {                                                                                        \
    2U,                                                                                    \
    PORT_SET_AMUX_SPLIT_CTL(PORT_AMUX_CFG3_CELL_2_CFG_CELL_0,PORT_AMUX_CFG3_CELL_2_CFG_CELL_1,PORT_AMUX_CFG3_CELL_2_CFG_CELL_2,PORT_AMUX_CFG3_CELL_2_CFG_CELL_3,PORT_AMUX_CFG3_CELL_2_CFG_CELL_4,PORT_AMUX_CFG3_CELL_2_CFG_CELL_5)     \
  },                                                                                       \
}

/************ trigger component settings *************************************/
#define PORT_TRIGGER_COMPONENT    \
{    \
  {    \
    {PORT_TR_GROUP_PDMA0_TR_0, PORT_TR_NUMBER_OF_OUTPUT_GROUP_PDMA0_TR_0},    \
    {PORT_TR_GROUP_PDMA1_TR, PORT_TR_NUMBER_OF_OUTPUT_GROUP_PDMA1_TR},    \
    {PORT_TR_GROUP_MDMA, PORT_TR_NUMBER_OF_OUTPUT_GROUP_MDMA},    \
    {PORT_TR_GROUP_PDMA0_TR_1, PORT_TR_NUMBER_OF_OUTPUT_GROUP_PDMA0_TR_1},    \
    {PORT_TR_GROUP_TCPWM_OUT, PORT_TR_NUMBER_OF_OUTPUT_GROUP_TCPWM_OUT},    \
    {PORT_TR_GROUP_TCPWM_IN, PORT_TR_NUMBER_OF_OUTPUT_GROUP_TCPWM_IN},    \
    {PORT_TR_GROUP_PASS, PORT_TR_NUMBER_OF_OUTPUT_GROUP_PASS},    \
    {PORT_TR_GROUP_CANTT, PORT_TR_NUMBER_OF_OUTPUT_GROUP_CANTT},    \
    {PORT_TR_GROUP_DEBUGMAIN, PORT_TR_NUMBER_OF_OUTPUT_GROUP_DEBUGMAIN},    \
    {PORT_TR_GROUP_DEBUGREDUCTION1, PORT_TR_NUMBER_OF_OUTPUT_GROUP_DEBUGREDUCTION1},    \
    {PORT_TR_GROUP_DEBUGREDUCTION2, PORT_TR_NUMBER_OF_OUTPUT_GROUP_DEBUGREDUCTION2},    \
    {PORT_TR_1TO1_GROUP_TCPWM_TO_LIN, PORT_TR_NUMBER_OF_OUTPUT_GROUP_TCPWM_TO_LIN},    \
    {PORT_TR_1TO1_GROUP_PWM0_TO_PASS, PORT_TR_NUMBER_OF_OUTPUT_GROUP_PWM0_TO_PASS},    \
    {PORT_TR_1TO1_GROUP_PASS_TO_DW0, PORT_TR_NUMBER_OF_OUTPUT_GROUP_PASS_TO_DW0},    \
    {PORT_TR_1TO1_GROUP_PASS_TO_PWM, PORT_TR_NUMBER_OF_OUTPUT_GROUP_PASS_TO_PWM},    \
    {PORT_TR_1TO1_GROUP_CAN0_DW_TR, PORT_TR_NUMBER_OF_OUTPUT_GROUP_CAN0_DW_TR},    \
    {PORT_TR_1TO1_GROUP_CAN1_DW_TR, PORT_TR_NUMBER_OF_OUTPUT_GROUP_CAN1_DW_TR},    \
    {PORT_TR_1TO1_GROUP_CAN0_DW_ACK, PORT_TR_NUMBER_OF_OUTPUT_GROUP_CAN0_DW_ACK},    \
    {PORT_TR_1TO1_GROUP_CAN1_DW_ACK, PORT_TR_NUMBER_OF_OUTPUT_GROUP_CAN1_DW_ACK},    \
    {PORT_TR_1TO1_GROUP_SCB_DW_TR, PORT_TR_NUMBER_OF_OUTPUT_GROUP_SCB_DW_TR},    \
    {PORT_TR_1TO1_GROUP_EVTGEN_CXPI_TR, PORT_TR_NUMBER_OF_OUTPUT_GROUP_EVTGEN_CXPI_TR},    \
    {PORT_TR_1TO1_GROUP_CXPI_DW_TR, PORT_TR_NUMBER_OF_OUTPUT_GROUP_CXPI_DW_TR},    \
  },    \
  {    \
    PORT_TR_GROUP_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_0,    \
    PORT_TR_GROUP_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_1,    \
    PORT_TR_GROUP_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_2,    \
    PORT_TR_GROUP_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_3,    \
    PORT_TR_GROUP_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_4,    \
    PORT_TR_GROUP_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_5,    \
    PORT_TR_GROUP_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_6,    \
    PORT_TR_GROUP_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_7,    \
    PORT_TR_GROUP_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_0,    \
    PORT_TR_GROUP_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_1,    \
    PORT_TR_GROUP_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_2,    \
    PORT_TR_GROUP_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_3,    \
    PORT_TR_GROUP_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_4,    \
    PORT_TR_GROUP_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_5,    \
    PORT_TR_GROUP_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_6,    \
    PORT_TR_GROUP_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_7,    \
    PORT_TR_GROUP_MDMA_OUT_CPUSS_DMAC_TR_IN_0,    \
    PORT_TR_GROUP_MDMA_OUT_CPUSS_DMAC_TR_IN_1,    \
    PORT_TR_GROUP_MDMA_OUT_CPUSS_DMAC_TR_IN_2,    \
    PORT_TR_GROUP_MDMA_OUT_CPUSS_DMAC_TR_IN_3,    \
    PORT_TR_GROUP_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_8,    \
    PORT_TR_GROUP_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_9,    \
    PORT_TR_GROUP_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_10,    \
    PORT_TR_GROUP_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_11,    \
    PORT_TR_GROUP_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_12,    \
    PORT_TR_GROUP_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_13,    \
    PORT_TR_GROUP_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_14,    \
    PORT_TR_GROUP_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_15,    \
    PORT_TR_GROUP_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_0,    \
    PORT_TR_GROUP_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_1,    \
    PORT_TR_GROUP_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_2,    \
    PORT_TR_GROUP_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_3,    \
    PORT_TR_GROUP_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_4,    \
    PORT_TR_GROUP_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_5,    \
    PORT_TR_GROUP_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_6,    \
    PORT_TR_GROUP_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_7,    \
    PORT_TR_GROUP_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_8,    \
    PORT_TR_GROUP_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_9,    \
    PORT_TR_GROUP_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_10,    \
    PORT_TR_GROUP_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_11,    \
    PORT_TR_GROUP_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_12,    \
    PORT_TR_GROUP_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_13,    \
    PORT_TR_GROUP_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_14,    \
    PORT_TR_GROUP_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_15,    \
    PORT_TR_GROUP_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_16,    \
    PORT_TR_GROUP_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_17,    \
    PORT_TR_GROUP_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_18,    \
    PORT_TR_GROUP_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_19,    \
    PORT_TR_GROUP_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_20,    \
    PORT_TR_GROUP_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_21,    \
    PORT_TR_GROUP_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_22,    \
    PORT_TR_GROUP_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_23,    \
    PORT_TR_GROUP_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_24,    \
    PORT_TR_GROUP_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_25,    \
    PORT_TR_GROUP_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_26,    \
    PORT_TR_GROUP_PASS_OUT_PASS_0_TR_SAR_GEN_IN_0,    \
    PORT_TR_GROUP_PASS_OUT_PASS_0_TR_SAR_GEN_IN_1,    \
    PORT_TR_GROUP_PASS_OUT_PASS_0_TR_SAR_GEN_IN_2,    \
    PORT_TR_GROUP_PASS_OUT_PASS_0_TR_SAR_GEN_IN_3,    \
    PORT_TR_GROUP_PASS_OUT_PASS_0_TR_SAR_GEN_IN_4,    \
    PORT_TR_GROUP_PASS_OUT_PASS_0_TR_SAR_GEN_IN_5,    \
    PORT_TR_GROUP_PASS_OUT_PASS_0_TR_SAR_GEN_IN_6,    \
    PORT_TR_GROUP_PASS_OUT_PASS_0_TR_SAR_GEN_IN_7,    \
    PORT_TR_GROUP_PASS_OUT_PASS_0_TR_SAR_GEN_IN_8,    \
    PORT_TR_GROUP_PASS_OUT_PASS_0_TR_SAR_GEN_IN_9,    \
    PORT_TR_GROUP_PASS_OUT_PASS_0_TR_SAR_GEN_IN_10,    \
    PORT_TR_GROUP_PASS_OUT_PASS_0_TR_SAR_GEN_IN_11,    \
    PORT_TR_GROUP_CANTT_OUT_CANFD_0_TR_EVT_SWT_IN_0,    \
    PORT_TR_GROUP_CANTT_OUT_CANFD_0_TR_EVT_SWT_IN_1,    \
    PORT_TR_GROUP_CANTT_OUT_CANFD_0_TR_EVT_SWT_IN_2,    \
    PORT_TR_GROUP_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_0,    \
    PORT_TR_GROUP_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_1,    \
    PORT_TR_GROUP_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_2,    \
    PORT_TR_GROUP_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_3,    \
    PORT_TR_GROUP_DEBUGMAIN_OUT_PERI_TR_IO_OUTPUT_0,    \
    PORT_TR_GROUP_DEBUGMAIN_OUT_PERI_TR_IO_OUTPUT_1,    \
    PORT_TR_GROUP_DEBUGMAIN_OUT_CPUSS_CTI_TR_IN_0,    \
    PORT_TR_GROUP_DEBUGMAIN_OUT_CPUSS_CTI_TR_IN_1,    \
    PORT_TR_GROUP_DEBUGMAIN_OUT_PERI_TR_DBG_FREEZE,    \
    PORT_TR_GROUP_DEBUGMAIN_OUT_PASS_0_TR_DEBUG_FREEZE,    \
    PORT_TR_GROUP_DEBUGMAIN_OUT_SRSS_TR_DEBUG_FREEZE_WDT,    \
    PORT_TR_GROUP_DEBUGMAIN_OUT_SRSS_TR_DEBUG_FREEZE_MCWDT_0,    \
    PORT_TR_GROUP_DEBUGMAIN_OUT_SRSS_TR_DEBUG_FREEZE_MCWDT_1,    \
    PORT_TR_GROUP_DEBUGMAIN_OUT_TCPWM_0_TR_DEBUG_FREEZE,    \
    PORT_TR_GROUP_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_1,    \
    PORT_TR_GROUP_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_2,    \
    PORT_TR_GROUP_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_3,    \
    PORT_TR_GROUP_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_4,    \
    PORT_TR_GROUP_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_5,    \
    PORT_TR_GROUP_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_6,    \
    PORT_TR_GROUP_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_7,    \
    PORT_TR_GROUP_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_8,    \
    PORT_TR_GROUP_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_9,    \
    PORT_TR_GROUP_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_10,    \
    PORT_TR_1TO1_GROUP_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_0,    \
    PORT_TR_1TO1_GROUP_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_1,    \
    PORT_TR_1TO1_GROUP_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_2,    \
    PORT_TR_1TO1_GROUP_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_3,    \
    PORT_TR_1TO1_GROUP_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_4,    \
    PORT_TR_1TO1_GROUP_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_6,    \
    PORT_TR_1TO1_GROUP_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_7,    \
    PORT_TR_1TO1_GROUP_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_8,    \
    PORT_TR_1TO1_GROUP_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_9,    \
    PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_0,    \
    PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_1,    \
    PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_2,    \
    PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_3,    \
    PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_4,    \
    PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_5,    \
    PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_6,    \
    PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_7,    \
    PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_8,    \
    PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_9,    \
    PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_10,    \
    PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_11,    \
    PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_12,    \
    PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_13,    \
    PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_14,    \
    PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_15,    \
    PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_16,    \
    PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_17,    \
    PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_18,    \
    PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_19,    \
    PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_20,    \
    PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_21,    \
    PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_22,    \
    PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_23,    \
    PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_32,    \
    PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_33,    \
    PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_34,    \
    PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_35,    \
    PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_36,    \
    PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_37,    \
    PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_38,    \
    PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_39,    \
    PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_40,    \
    PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_41,    \
    PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_42,    \
    PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_43,    \
    PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_44,    \
    PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_45,    \
    PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_46,    \
    PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_47,    \
    PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_48,    \
    PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_49,    \
    PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_50,    \
    PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_51,    \
    PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_52,    \
    PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_53,    \
    PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_54,    \
    PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_55,    \
    PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_56,    \
    PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_57,    \
    PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_58,    \
    PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_59,    \
    PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_60,    \
    PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_61,    \
    PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_62,    \
    PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_63,    \
    PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_64,    \
    PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_65,    \
    PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_66,    \
    PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_67,    \
    PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_68,    \
    PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_69,    \
    PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_70,    \
    PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_71,    \
    PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_28,    \
    PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_29,    \
    PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_30,    \
    PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_31,    \
    PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_32,    \
    PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_33,    \
    PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_34,    \
    PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_35,    \
    PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_36,    \
    PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_37,    \
    PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_38,    \
    PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_39,    \
    PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_40,    \
    PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_41,    \
    PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_42,    \
    PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_43,    \
    PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_44,    \
    PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_45,    \
    PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_46,    \
    PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_47,    \
    PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_48,    \
    PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_49,    \
    PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_50,    \
    PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_51,    \
    PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_52,    \
    PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_53,    \
    PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_54,    \
    PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_55,    \
    PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_56,    \
    PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_57,    \
    PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_58,    \
    PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_59,    \
    PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_60,    \
    PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_61,    \
    PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_62,    \
    PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_63,    \
    PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_64,    \
    PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_65,    \
    PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_66,    \
    PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_67,    \
    PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_68,    \
    PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_69,    \
    PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_70,    \
    PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_71,    \
    PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_72,    \
    PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_73,    \
    PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_74,    \
    PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_75,    \
    PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_76,    \
    PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_77,    \
    PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_78,    \
    PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_79,    \
    PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_80,    \
    PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_81,    \
    PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_82,    \
    PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_83,    \
    PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_84,    \
    PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_85,    \
    PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_86,    \
    PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_87,    \
    PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_88,    \
    PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_89,    \
    PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_90,    \
    PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_91,    \
    PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_770,    \
    PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_779,    \
    PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_788,    \
    PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_797,    \
    PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_2,    \
    PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_5,    \
    PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_8,    \
    PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_11,    \
    PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_14,    \
    PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_17,    \
    PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_20,    \
    PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_23,    \
    PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_26,    \
    PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_29,    \
    PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_32,    \
    PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_35,    \
    PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_38,    \
    PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_41,    \
    PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_44,    \
    PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_47,    \
    PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_50,    \
    PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_53,    \
    PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_56,    \
    PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_59,    \
    PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_773,    \
    PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_782,    \
    PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_791,    \
    PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_800,    \
    PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_62,    \
    PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_65,    \
    PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_68,    \
    PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_71,    \
    PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_74,    \
    PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_77,    \
    PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_80,    \
    PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_83,    \
    PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_86,    \
    PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_89,    \
    PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_92,    \
    PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_95,    \
    PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_98,    \
    PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_101,    \
    PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_104,    \
    PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_107,    \
    PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_110,    \
    PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_113,    \
    PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_116,    \
    PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_119,    \
    PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_122,    \
    PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_125,    \
    PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_128,    \
    PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_131,    \
    PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_134,    \
    PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_137,    \
    PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_140,    \
    PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_143,    \
    PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_776,    \
    PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_785,    \
    PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_794,    \
    PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_803,    \
    PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_146,    \
    PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_149,    \
    PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_152,    \
    PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_155,    \
    PORT_TR_1TO1_GROUP_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_16,    \
    PORT_TR_1TO1_GROUP_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_17,    \
    PORT_TR_1TO1_GROUP_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_18,    \
    PORT_TR_1TO1_GROUP_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_19,    \
    PORT_TR_1TO1_GROUP_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_20,    \
    PORT_TR_1TO1_GROUP_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_21,    \
    PORT_TR_1TO1_GROUP_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_22,    \
    PORT_TR_1TO1_GROUP_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_23,    \
    PORT_TR_1TO1_GROUP_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_24,    \
    PORT_TR_1TO1_GROUP_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_25,    \
    PORT_TR_1TO1_GROUP_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_26,    \
    PORT_TR_1TO1_GROUP_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_27,    \
    PORT_TR_1TO1_GROUP_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_24,    \
    PORT_TR_1TO1_GROUP_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_25,    \
    PORT_TR_1TO1_GROUP_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_26,    \
    PORT_TR_1TO1_GROUP_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_27,    \
    PORT_TR_1TO1_GROUP_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_28,    \
    PORT_TR_1TO1_GROUP_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_29,    \
    PORT_TR_1TO1_GROUP_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_30,    \
    PORT_TR_1TO1_GROUP_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_31,    \
    PORT_TR_1TO1_GROUP_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_32,    \
    PORT_TR_1TO1_GROUP_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_33,    \
    PORT_TR_1TO1_GROUP_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_34,    \
    PORT_TR_1TO1_GROUP_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_35,    \
    PORT_TR_1TO1_GROUP_CAN0_DW_ACK_OUT_CANFD_0_TR_DBG_DMA_ACK_0,    \
    PORT_TR_1TO1_GROUP_CAN0_DW_ACK_OUT_CANFD_0_TR_DBG_DMA_ACK_1,    \
    PORT_TR_1TO1_GROUP_CAN0_DW_ACK_OUT_CANFD_0_TR_DBG_DMA_ACK_2,    \
    PORT_TR_1TO1_GROUP_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_0,    \
    PORT_TR_1TO1_GROUP_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_1,    \
    PORT_TR_1TO1_GROUP_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_2,    \
    PORT_TR_1TO1_GROUP_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_3,    \
    PORT_TR_1TO1_GROUP_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_8,    \
    PORT_TR_1TO1_GROUP_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_9,    \
    PORT_TR_1TO1_GROUP_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_10,    \
    PORT_TR_1TO1_GROUP_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_11,    \
    PORT_TR_1TO1_GROUP_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_12,    \
    PORT_TR_1TO1_GROUP_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_13,    \
    PORT_TR_1TO1_GROUP_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_14,    \
    PORT_TR_1TO1_GROUP_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_15,    \
    PORT_TR_1TO1_GROUP_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_16,    \
    PORT_TR_1TO1_GROUP_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_17,    \
    PORT_TR_1TO1_GROUP_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_18,    \
    PORT_TR_1TO1_GROUP_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_19,    \
    PORT_TR_1TO1_GROUP_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_20,    \
    PORT_TR_1TO1_GROUP_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_21,    \
    PORT_TR_1TO1_GROUP_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_22,    \
    PORT_TR_1TO1_GROUP_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_23,    \
    PORT_TR_1TO1_GROUP_EVTGEN_CXPI_TR_OUT_CXPI_0_TR_CMD_TX_HEADER_0,    \
    PORT_TR_1TO1_GROUP_EVTGEN_CXPI_TR_OUT_CXPI_0_TR_CMD_TX_HEADER_1,    \
    PORT_TR_1TO1_GROUP_EVTGEN_CXPI_TR_OUT_CXPI_0_TR_CMD_TX_HEADER_2,    \
    PORT_TR_1TO1_GROUP_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_36,    \
    PORT_TR_1TO1_GROUP_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_37,    \
    PORT_TR_1TO1_GROUP_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_38,    \
    PORT_TR_1TO1_GROUP_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_39,    \
    PORT_TR_1TO1_GROUP_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_40,    \
    PORT_TR_1TO1_GROUP_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_41,    \
    PORT_TR_1TO1_GROUP_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_42,    \
    PORT_TR_1TO1_GROUP_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_43,    \
  },    \
}

/************ trigger configuration data *************************************/
#define PORT_TRIGGER_CFG0_CONFIG    \
{    \
  PORT_SET_TR_CTL(PORT_TR_CFG0_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_0_TR_0,    \
                  PORT_TR_CFG0_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_0_TR_1,    \
                  PORT_TR_CFG0_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_0_TR_2,    \
                  PORT_TR_CFG0_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_0_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_1_TR_0,    \
                  PORT_TR_CFG0_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_1_TR_1,    \
                  PORT_TR_CFG0_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_1_TR_2,    \
                  PORT_TR_CFG0_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_1_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_2_TR_0,    \
                  PORT_TR_CFG0_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_2_TR_1,    \
                  PORT_TR_CFG0_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_2_TR_2,    \
                  PORT_TR_CFG0_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_2_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_3_TR_0,    \
                  PORT_TR_CFG0_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_3_TR_1,    \
                  PORT_TR_CFG0_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_3_TR_2,    \
                  PORT_TR_CFG0_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_3_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_4_TR_0,    \
                  PORT_TR_CFG0_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_4_TR_1,    \
                  PORT_TR_CFG0_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_4_TR_2,    \
                  PORT_TR_CFG0_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_4_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_5_TR_0,    \
                  PORT_TR_CFG0_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_5_TR_1,    \
                  PORT_TR_CFG0_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_5_TR_2,    \
                  PORT_TR_CFG0_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_5_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_6_TR_0,    \
                  PORT_TR_CFG0_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_6_TR_1,    \
                  PORT_TR_CFG0_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_6_TR_2,    \
                  PORT_TR_CFG0_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_6_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_7_TR_0,    \
                  PORT_TR_CFG0_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_7_TR_1,    \
                  PORT_TR_CFG0_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_7_TR_2,    \
                  PORT_TR_CFG0_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_7_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_0_TR_0,    \
                  PORT_TR_CFG0_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_0_TR_1,    \
                  PORT_TR_CFG0_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_0_TR_2,    \
                  PORT_TR_CFG0_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_0_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_1_TR_0,    \
                  PORT_TR_CFG0_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_1_TR_1,    \
                  PORT_TR_CFG0_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_1_TR_2,    \
                  PORT_TR_CFG0_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_1_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_2_TR_0,    \
                  PORT_TR_CFG0_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_2_TR_1,    \
                  PORT_TR_CFG0_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_2_TR_2,    \
                  PORT_TR_CFG0_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_2_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_3_TR_0,    \
                  PORT_TR_CFG0_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_3_TR_1,    \
                  PORT_TR_CFG0_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_3_TR_2,    \
                  PORT_TR_CFG0_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_3_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_4_TR_0,    \
                  PORT_TR_CFG0_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_4_TR_1,    \
                  PORT_TR_CFG0_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_4_TR_2,    \
                  PORT_TR_CFG0_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_4_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_5_TR_0,    \
                  PORT_TR_CFG0_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_5_TR_1,    \
                  PORT_TR_CFG0_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_5_TR_2,    \
                  PORT_TR_CFG0_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_5_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_6_TR_0,    \
                  PORT_TR_CFG0_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_6_TR_1,    \
                  PORT_TR_CFG0_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_6_TR_2,    \
                  PORT_TR_CFG0_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_6_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_7_TR_0,    \
                  PORT_TR_CFG0_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_7_TR_1,    \
                  PORT_TR_CFG0_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_7_TR_2,    \
                  PORT_TR_CFG0_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_7_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_0_TR_0,    \
                  PORT_TR_CFG0_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_0_TR_1,    \
                  PORT_TR_CFG0_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_0_TR_2,    \
                  PORT_TR_CFG0_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_0_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_1_TR_0,    \
                  PORT_TR_CFG0_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_1_TR_1,    \
                  PORT_TR_CFG0_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_1_TR_2,    \
                  PORT_TR_CFG0_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_1_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_2_TR_0,    \
                  PORT_TR_CFG0_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_2_TR_1,    \
                  PORT_TR_CFG0_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_2_TR_2,    \
                  PORT_TR_CFG0_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_2_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_3_TR_0,    \
                  PORT_TR_CFG0_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_3_TR_1,    \
                  PORT_TR_CFG0_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_3_TR_2,    \
                  PORT_TR_CFG0_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_3_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_8_TR_0,    \
                  PORT_TR_CFG0_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_8_TR_1,    \
                  PORT_TR_CFG0_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_8_TR_2,    \
                  PORT_TR_CFG0_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_8_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_9_TR_0,    \
                  PORT_TR_CFG0_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_9_TR_1,    \
                  PORT_TR_CFG0_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_9_TR_2,    \
                  PORT_TR_CFG0_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_9_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_10_TR_0,    \
                  PORT_TR_CFG0_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_10_TR_1,    \
                  PORT_TR_CFG0_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_10_TR_2,    \
                  PORT_TR_CFG0_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_10_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_11_TR_0,    \
                  PORT_TR_CFG0_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_11_TR_1,    \
                  PORT_TR_CFG0_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_11_TR_2,    \
                  PORT_TR_CFG0_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_11_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_12_TR_0,    \
                  PORT_TR_CFG0_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_12_TR_1,    \
                  PORT_TR_CFG0_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_12_TR_2,    \
                  PORT_TR_CFG0_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_12_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_13_TR_0,    \
                  PORT_TR_CFG0_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_13_TR_1,    \
                  PORT_TR_CFG0_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_13_TR_2,    \
                  PORT_TR_CFG0_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_13_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_14_TR_0,    \
                  PORT_TR_CFG0_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_14_TR_1,    \
                  PORT_TR_CFG0_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_14_TR_2,    \
                  PORT_TR_CFG0_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_14_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_15_TR_0,    \
                  PORT_TR_CFG0_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_15_TR_1,    \
                  PORT_TR_CFG0_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_15_TR_2,    \
                  PORT_TR_CFG0_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_15_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_0_TR_0,    \
                  PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_0_TR_1,    \
                  PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_0_TR_2,    \
                  PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_0_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_1_TR_0,    \
                  PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_1_TR_1,    \
                  PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_1_TR_2,    \
                  PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_1_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_2_TR_0,    \
                  PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_2_TR_1,    \
                  PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_2_TR_2,    \
                  PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_2_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_3_TR_0,    \
                  PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_3_TR_1,    \
                  PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_3_TR_2,    \
                  PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_3_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_4_TR_0,    \
                  PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_4_TR_1,    \
                  PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_4_TR_2,    \
                  PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_4_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_5_TR_0,    \
                  PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_5_TR_1,    \
                  PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_5_TR_2,    \
                  PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_5_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_6_TR_0,    \
                  PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_6_TR_1,    \
                  PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_6_TR_2,    \
                  PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_6_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_7_TR_0,    \
                  PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_7_TR_1,    \
                  PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_7_TR_2,    \
                  PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_7_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_8_TR_0,    \
                  PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_8_TR_1,    \
                  PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_8_TR_2,    \
                  PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_8_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_9_TR_0,    \
                  PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_9_TR_1,    \
                  PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_9_TR_2,    \
                  PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_9_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_10_TR_0,    \
                  PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_10_TR_1,    \
                  PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_10_TR_2,    \
                  PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_10_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_11_TR_0,    \
                  PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_11_TR_1,    \
                  PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_11_TR_2,    \
                  PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_11_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_12_TR_0,    \
                  PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_12_TR_1,    \
                  PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_12_TR_2,    \
                  PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_12_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_13_TR_0,    \
                  PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_13_TR_1,    \
                  PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_13_TR_2,    \
                  PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_13_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_14_TR_0,    \
                  PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_14_TR_1,    \
                  PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_14_TR_2,    \
                  PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_14_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_15_TR_0,    \
                  PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_15_TR_1,    \
                  PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_15_TR_2,    \
                  PORT_TR_CFG0_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_15_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_16_TR_0,    \
                  PORT_TR_CFG0_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_16_TR_1,    \
                  PORT_TR_CFG0_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_16_TR_2,    \
                  PORT_TR_CFG0_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_16_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_17_TR_0,    \
                  PORT_TR_CFG0_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_17_TR_1,    \
                  PORT_TR_CFG0_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_17_TR_2,    \
                  PORT_TR_CFG0_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_17_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_18_TR_0,    \
                  PORT_TR_CFG0_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_18_TR_1,    \
                  PORT_TR_CFG0_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_18_TR_2,    \
                  PORT_TR_CFG0_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_18_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_19_TR_0,    \
                  PORT_TR_CFG0_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_19_TR_1,    \
                  PORT_TR_CFG0_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_19_TR_2,    \
                  PORT_TR_CFG0_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_19_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_20_TR_0,    \
                  PORT_TR_CFG0_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_20_TR_1,    \
                  PORT_TR_CFG0_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_20_TR_2,    \
                  PORT_TR_CFG0_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_20_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_21_TR_0,    \
                  PORT_TR_CFG0_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_21_TR_1,    \
                  PORT_TR_CFG0_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_21_TR_2,    \
                  PORT_TR_CFG0_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_21_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_22_TR_0,    \
                  PORT_TR_CFG0_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_22_TR_1,    \
                  PORT_TR_CFG0_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_22_TR_2,    \
                  PORT_TR_CFG0_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_22_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_23_TR_0,    \
                  PORT_TR_CFG0_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_23_TR_1,    \
                  PORT_TR_CFG0_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_23_TR_2,    \
                  PORT_TR_CFG0_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_23_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_24_TR_0,    \
                  PORT_TR_CFG0_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_24_TR_1,    \
                  PORT_TR_CFG0_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_24_TR_2,    \
                  PORT_TR_CFG0_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_24_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_25_TR_0,    \
                  PORT_TR_CFG0_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_25_TR_1,    \
                  PORT_TR_CFG0_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_25_TR_2,    \
                  PORT_TR_CFG0_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_25_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_26_TR_0,    \
                  PORT_TR_CFG0_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_26_TR_1,    \
                  PORT_TR_CFG0_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_26_TR_2,    \
                  PORT_TR_CFG0_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_26_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_0_TR_0,    \
                  PORT_TR_CFG0_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_0_TR_1,    \
                  PORT_TR_CFG0_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_0_TR_2,    \
                  PORT_TR_CFG0_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_0_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_1_TR_0,    \
                  PORT_TR_CFG0_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_1_TR_1,    \
                  PORT_TR_CFG0_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_1_TR_2,    \
                  PORT_TR_CFG0_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_1_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_2_TR_0,    \
                  PORT_TR_CFG0_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_2_TR_1,    \
                  PORT_TR_CFG0_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_2_TR_2,    \
                  PORT_TR_CFG0_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_2_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_3_TR_0,    \
                  PORT_TR_CFG0_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_3_TR_1,    \
                  PORT_TR_CFG0_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_3_TR_2,    \
                  PORT_TR_CFG0_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_3_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_4_TR_0,    \
                  PORT_TR_CFG0_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_4_TR_1,    \
                  PORT_TR_CFG0_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_4_TR_2,    \
                  PORT_TR_CFG0_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_4_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_5_TR_0,    \
                  PORT_TR_CFG0_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_5_TR_1,    \
                  PORT_TR_CFG0_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_5_TR_2,    \
                  PORT_TR_CFG0_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_5_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_6_TR_0,    \
                  PORT_TR_CFG0_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_6_TR_1,    \
                  PORT_TR_CFG0_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_6_TR_2,    \
                  PORT_TR_CFG0_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_6_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_7_TR_0,    \
                  PORT_TR_CFG0_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_7_TR_1,    \
                  PORT_TR_CFG0_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_7_TR_2,    \
                  PORT_TR_CFG0_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_7_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_8_TR_0,    \
                  PORT_TR_CFG0_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_8_TR_1,    \
                  PORT_TR_CFG0_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_8_TR_2,    \
                  PORT_TR_CFG0_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_8_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_9_TR_0,    \
                  PORT_TR_CFG0_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_9_TR_1,    \
                  PORT_TR_CFG0_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_9_TR_2,    \
                  PORT_TR_CFG0_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_9_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_10_TR_0,    \
                  PORT_TR_CFG0_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_10_TR_1,    \
                  PORT_TR_CFG0_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_10_TR_2,    \
                  PORT_TR_CFG0_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_10_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_11_TR_0,    \
                  PORT_TR_CFG0_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_11_TR_1,    \
                  PORT_TR_CFG0_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_11_TR_2,    \
                  PORT_TR_CFG0_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_11_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_GR_CANTT_OUT_CANFD_0_TR_EVT_SWT_IN_0_TR_0,    \
                  PORT_TR_CFG0_GR_CANTT_OUT_CANFD_0_TR_EVT_SWT_IN_0_TR_1,    \
                  PORT_TR_CFG0_GR_CANTT_OUT_CANFD_0_TR_EVT_SWT_IN_0_TR_2,    \
                  PORT_TR_CFG0_GR_CANTT_OUT_CANFD_0_TR_EVT_SWT_IN_0_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_GR_CANTT_OUT_CANFD_0_TR_EVT_SWT_IN_1_TR_0,    \
                  PORT_TR_CFG0_GR_CANTT_OUT_CANFD_0_TR_EVT_SWT_IN_1_TR_1,    \
                  PORT_TR_CFG0_GR_CANTT_OUT_CANFD_0_TR_EVT_SWT_IN_1_TR_2,    \
                  PORT_TR_CFG0_GR_CANTT_OUT_CANFD_0_TR_EVT_SWT_IN_1_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_GR_CANTT_OUT_CANFD_0_TR_EVT_SWT_IN_2_TR_0,    \
                  PORT_TR_CFG0_GR_CANTT_OUT_CANFD_0_TR_EVT_SWT_IN_2_TR_1,    \
                  PORT_TR_CFG0_GR_CANTT_OUT_CANFD_0_TR_EVT_SWT_IN_2_TR_2,    \
                  PORT_TR_CFG0_GR_CANTT_OUT_CANFD_0_TR_EVT_SWT_IN_2_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_0_TR_0,    \
                  PORT_TR_CFG0_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_0_TR_1,    \
                  PORT_TR_CFG0_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_0_TR_2,    \
                  PORT_TR_CFG0_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_0_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_1_TR_0,    \
                  PORT_TR_CFG0_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_1_TR_1,    \
                  PORT_TR_CFG0_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_1_TR_2,    \
                  PORT_TR_CFG0_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_1_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_2_TR_0,    \
                  PORT_TR_CFG0_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_2_TR_1,    \
                  PORT_TR_CFG0_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_2_TR_2,    \
                  PORT_TR_CFG0_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_2_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_3_TR_0,    \
                  PORT_TR_CFG0_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_3_TR_1,    \
                  PORT_TR_CFG0_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_3_TR_2,    \
                  PORT_TR_CFG0_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_3_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_GR_DEBUGMAIN_OUT_PERI_TR_IO_OUTPUT_0_TR_0,    \
                  PORT_TR_CFG0_GR_DEBUGMAIN_OUT_PERI_TR_IO_OUTPUT_0_TR_1,    \
                  PORT_TR_CFG0_GR_DEBUGMAIN_OUT_PERI_TR_IO_OUTPUT_0_TR_2,    \
                  PORT_TR_CFG0_GR_DEBUGMAIN_OUT_PERI_TR_IO_OUTPUT_0_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_GR_DEBUGMAIN_OUT_PERI_TR_IO_OUTPUT_1_TR_0,    \
                  PORT_TR_CFG0_GR_DEBUGMAIN_OUT_PERI_TR_IO_OUTPUT_1_TR_1,    \
                  PORT_TR_CFG0_GR_DEBUGMAIN_OUT_PERI_TR_IO_OUTPUT_1_TR_2,    \
                  PORT_TR_CFG0_GR_DEBUGMAIN_OUT_PERI_TR_IO_OUTPUT_1_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_GR_DEBUGMAIN_OUT_CPUSS_CTI_TR_IN_0_TR_0,    \
                  PORT_TR_CFG0_GR_DEBUGMAIN_OUT_CPUSS_CTI_TR_IN_0_TR_1,    \
                  PORT_TR_CFG0_GR_DEBUGMAIN_OUT_CPUSS_CTI_TR_IN_0_TR_2,    \
                  PORT_TR_CFG0_GR_DEBUGMAIN_OUT_CPUSS_CTI_TR_IN_0_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_GR_DEBUGMAIN_OUT_CPUSS_CTI_TR_IN_1_TR_0,    \
                  PORT_TR_CFG0_GR_DEBUGMAIN_OUT_CPUSS_CTI_TR_IN_1_TR_1,    \
                  PORT_TR_CFG0_GR_DEBUGMAIN_OUT_CPUSS_CTI_TR_IN_1_TR_2,    \
                  PORT_TR_CFG0_GR_DEBUGMAIN_OUT_CPUSS_CTI_TR_IN_1_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_GR_DEBUGMAIN_OUT_PERI_TR_DBG_FREEZE_TR_0,    \
                  PORT_TR_CFG0_GR_DEBUGMAIN_OUT_PERI_TR_DBG_FREEZE_TR_1,    \
                  PORT_TR_CFG0_GR_DEBUGMAIN_OUT_PERI_TR_DBG_FREEZE_TR_2,    \
                  PORT_TR_CFG0_GR_DEBUGMAIN_OUT_PERI_TR_DBG_FREEZE_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_GR_DEBUGMAIN_OUT_PASS_0_TR_DEBUG_FREEZE_TR_0,    \
                  PORT_TR_CFG0_GR_DEBUGMAIN_OUT_PASS_0_TR_DEBUG_FREEZE_TR_1,    \
                  PORT_TR_CFG0_GR_DEBUGMAIN_OUT_PASS_0_TR_DEBUG_FREEZE_TR_2,    \
                  PORT_TR_CFG0_GR_DEBUGMAIN_OUT_PASS_0_TR_DEBUG_FREEZE_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_GR_DEBUGMAIN_OUT_SRSS_TR_DEBUG_FREEZE_WDT_TR_0,    \
                  PORT_TR_CFG0_GR_DEBUGMAIN_OUT_SRSS_TR_DEBUG_FREEZE_WDT_TR_1,    \
                  PORT_TR_CFG0_GR_DEBUGMAIN_OUT_SRSS_TR_DEBUG_FREEZE_WDT_TR_2,    \
                  PORT_TR_CFG0_GR_DEBUGMAIN_OUT_SRSS_TR_DEBUG_FREEZE_WDT_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_GR_DEBUGMAIN_OUT_SRSS_TR_DEBUG_FREEZE_MCWDT_0_TR_0,    \
                  PORT_TR_CFG0_GR_DEBUGMAIN_OUT_SRSS_TR_DEBUG_FREEZE_MCWDT_0_TR_1,    \
                  PORT_TR_CFG0_GR_DEBUGMAIN_OUT_SRSS_TR_DEBUG_FREEZE_MCWDT_0_TR_2,    \
                  PORT_TR_CFG0_GR_DEBUGMAIN_OUT_SRSS_TR_DEBUG_FREEZE_MCWDT_0_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_GR_DEBUGMAIN_OUT_SRSS_TR_DEBUG_FREEZE_MCWDT_1_TR_0,    \
                  PORT_TR_CFG0_GR_DEBUGMAIN_OUT_SRSS_TR_DEBUG_FREEZE_MCWDT_1_TR_1,    \
                  PORT_TR_CFG0_GR_DEBUGMAIN_OUT_SRSS_TR_DEBUG_FREEZE_MCWDT_1_TR_2,    \
                  PORT_TR_CFG0_GR_DEBUGMAIN_OUT_SRSS_TR_DEBUG_FREEZE_MCWDT_1_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_GR_DEBUGMAIN_OUT_TCPWM_0_TR_DEBUG_FREEZE_TR_0,    \
                  PORT_TR_CFG0_GR_DEBUGMAIN_OUT_TCPWM_0_TR_DEBUG_FREEZE_TR_1,    \
                  PORT_TR_CFG0_GR_DEBUGMAIN_OUT_TCPWM_0_TR_DEBUG_FREEZE_TR_2,    \
                  PORT_TR_CFG0_GR_DEBUGMAIN_OUT_TCPWM_0_TR_DEBUG_FREEZE_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_1_TR_0,    \
                  PORT_TR_CFG0_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_1_TR_1,    \
                  PORT_TR_CFG0_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_1_TR_2,    \
                  PORT_TR_CFG0_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_1_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_2_TR_0,    \
                  PORT_TR_CFG0_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_2_TR_1,    \
                  PORT_TR_CFG0_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_2_TR_2,    \
                  PORT_TR_CFG0_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_2_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_3_TR_0,    \
                  PORT_TR_CFG0_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_3_TR_1,    \
                  PORT_TR_CFG0_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_3_TR_2,    \
                  PORT_TR_CFG0_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_3_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_4_TR_0,    \
                  PORT_TR_CFG0_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_4_TR_1,    \
                  PORT_TR_CFG0_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_4_TR_2,    \
                  PORT_TR_CFG0_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_4_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_5_TR_0,    \
                  PORT_TR_CFG0_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_5_TR_1,    \
                  PORT_TR_CFG0_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_5_TR_2,    \
                  PORT_TR_CFG0_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_5_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_6_TR_0,    \
                  PORT_TR_CFG0_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_6_TR_1,    \
                  PORT_TR_CFG0_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_6_TR_2,    \
                  PORT_TR_CFG0_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_6_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_7_TR_0,    \
                  PORT_TR_CFG0_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_7_TR_1,    \
                  PORT_TR_CFG0_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_7_TR_2,    \
                  PORT_TR_CFG0_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_7_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_8_TR_0,    \
                  PORT_TR_CFG0_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_8_TR_1,    \
                  PORT_TR_CFG0_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_8_TR_2,    \
                  PORT_TR_CFG0_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_8_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_9_TR_0,    \
                  PORT_TR_CFG0_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_9_TR_1,    \
                  PORT_TR_CFG0_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_9_TR_2,    \
                  PORT_TR_CFG0_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_9_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_10_TR_0,    \
                  PORT_TR_CFG0_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_10_TR_1,    \
                  PORT_TR_CFG0_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_10_TR_2,    \
                  PORT_TR_CFG0_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_10_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_0_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_0_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_0_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_0_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_1_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_1_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_1_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_1_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_2_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_2_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_2_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_2_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_3_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_3_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_3_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_3_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_4_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_4_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_4_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_4_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_6_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_6_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_6_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_6_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_7_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_7_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_7_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_7_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_8_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_8_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_8_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_8_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_9_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_9_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_9_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_9_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_0_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_0_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_0_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_0_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_1_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_1_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_1_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_1_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_2_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_2_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_2_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_2_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_3_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_3_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_3_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_3_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_4_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_4_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_4_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_4_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_5_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_5_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_5_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_5_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_6_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_6_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_6_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_6_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_7_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_7_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_7_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_7_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_8_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_8_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_8_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_8_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_9_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_9_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_9_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_9_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_10_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_10_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_10_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_10_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_11_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_11_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_11_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_11_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_12_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_12_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_12_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_12_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_13_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_13_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_13_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_13_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_14_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_14_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_14_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_14_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_15_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_15_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_15_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_15_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_16_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_16_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_16_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_16_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_17_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_17_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_17_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_17_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_18_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_18_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_18_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_18_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_19_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_19_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_19_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_19_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_20_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_20_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_20_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_20_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_21_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_21_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_21_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_21_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_22_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_22_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_22_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_22_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_23_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_23_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_23_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_23_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_32_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_32_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_32_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_32_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_33_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_33_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_33_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_33_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_34_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_34_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_34_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_34_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_35_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_35_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_35_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_35_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_36_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_36_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_36_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_36_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_37_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_37_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_37_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_37_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_38_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_38_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_38_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_38_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_39_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_39_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_39_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_39_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_40_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_40_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_40_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_40_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_41_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_41_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_41_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_41_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_42_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_42_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_42_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_42_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_43_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_43_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_43_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_43_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_44_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_44_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_44_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_44_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_45_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_45_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_45_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_45_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_46_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_46_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_46_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_46_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_47_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_47_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_47_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_47_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_48_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_48_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_48_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_48_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_49_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_49_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_49_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_49_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_50_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_50_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_50_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_50_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_51_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_51_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_51_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_51_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_52_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_52_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_52_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_52_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_53_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_53_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_53_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_53_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_54_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_54_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_54_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_54_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_55_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_55_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_55_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_55_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_56_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_56_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_56_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_56_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_57_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_57_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_57_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_57_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_58_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_58_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_58_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_58_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_59_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_59_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_59_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_59_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_60_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_60_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_60_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_60_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_61_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_61_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_61_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_61_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_62_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_62_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_62_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_62_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_63_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_63_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_63_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_63_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_64_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_64_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_64_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_64_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_65_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_65_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_65_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_65_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_66_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_66_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_66_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_66_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_67_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_67_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_67_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_67_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_68_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_68_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_68_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_68_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_69_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_69_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_69_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_69_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_70_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_70_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_70_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_70_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_71_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_71_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_71_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_71_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_28_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_28_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_28_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_28_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_29_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_29_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_29_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_29_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_30_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_30_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_30_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_30_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_31_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_31_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_31_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_31_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_32_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_32_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_32_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_32_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_33_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_33_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_33_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_33_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_34_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_34_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_34_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_34_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_35_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_35_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_35_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_35_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_36_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_36_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_36_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_36_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_37_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_37_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_37_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_37_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_38_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_38_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_38_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_38_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_39_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_39_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_39_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_39_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_40_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_40_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_40_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_40_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_41_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_41_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_41_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_41_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_42_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_42_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_42_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_42_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_43_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_43_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_43_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_43_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_44_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_44_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_44_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_44_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_45_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_45_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_45_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_45_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_46_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_46_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_46_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_46_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_47_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_47_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_47_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_47_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_48_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_48_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_48_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_48_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_49_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_49_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_49_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_49_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_50_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_50_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_50_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_50_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_51_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_51_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_51_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_51_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_52_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_52_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_52_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_52_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_53_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_53_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_53_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_53_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_54_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_54_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_54_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_54_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_55_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_55_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_55_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_55_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_56_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_56_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_56_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_56_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_57_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_57_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_57_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_57_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_58_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_58_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_58_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_58_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_59_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_59_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_59_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_59_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_60_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_60_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_60_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_60_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_61_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_61_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_61_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_61_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_62_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_62_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_62_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_62_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_63_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_63_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_63_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_63_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_64_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_64_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_64_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_64_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_65_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_65_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_65_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_65_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_66_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_66_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_66_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_66_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_67_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_67_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_67_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_67_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_68_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_68_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_68_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_68_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_69_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_69_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_69_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_69_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_70_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_70_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_70_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_70_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_71_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_71_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_71_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_71_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_72_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_72_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_72_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_72_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_73_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_73_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_73_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_73_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_74_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_74_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_74_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_74_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_75_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_75_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_75_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_75_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_76_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_76_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_76_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_76_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_77_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_77_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_77_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_77_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_78_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_78_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_78_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_78_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_79_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_79_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_79_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_79_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_80_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_80_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_80_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_80_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_81_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_81_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_81_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_81_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_82_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_82_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_82_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_82_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_83_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_83_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_83_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_83_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_84_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_84_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_84_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_84_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_85_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_85_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_85_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_85_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_86_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_86_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_86_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_86_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_87_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_87_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_87_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_87_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_88_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_88_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_88_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_88_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_89_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_89_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_89_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_89_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_90_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_90_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_90_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_90_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_91_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_91_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_91_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_91_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_770_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_770_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_770_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_770_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_779_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_779_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_779_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_779_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_788_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_788_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_788_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_788_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_797_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_797_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_797_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_797_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_2_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_2_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_2_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_2_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_5_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_5_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_5_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_5_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_8_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_8_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_8_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_8_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_11_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_11_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_11_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_11_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_14_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_14_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_14_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_14_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_17_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_17_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_17_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_17_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_20_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_20_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_20_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_20_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_23_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_23_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_23_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_23_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_26_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_26_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_26_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_26_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_29_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_29_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_29_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_29_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_32_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_32_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_32_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_32_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_35_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_35_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_35_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_35_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_38_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_38_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_38_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_38_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_41_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_41_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_41_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_41_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_44_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_44_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_44_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_44_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_47_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_47_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_47_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_47_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_50_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_50_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_50_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_50_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_53_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_53_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_53_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_53_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_56_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_56_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_56_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_56_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_59_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_59_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_59_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_59_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_773_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_773_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_773_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_773_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_782_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_782_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_782_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_782_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_791_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_791_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_791_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_791_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_800_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_800_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_800_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_800_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_62_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_62_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_62_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_62_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_65_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_65_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_65_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_65_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_68_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_68_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_68_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_68_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_71_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_71_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_71_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_71_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_74_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_74_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_74_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_74_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_77_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_77_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_77_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_77_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_80_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_80_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_80_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_80_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_83_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_83_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_83_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_83_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_86_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_86_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_86_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_86_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_89_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_89_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_89_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_89_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_92_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_92_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_92_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_92_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_95_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_95_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_95_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_95_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_98_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_98_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_98_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_98_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_101_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_101_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_101_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_101_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_104_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_104_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_104_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_104_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_107_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_107_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_107_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_107_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_110_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_110_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_110_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_110_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_113_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_113_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_113_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_113_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_116_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_116_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_116_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_116_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_119_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_119_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_119_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_119_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_122_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_122_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_122_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_122_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_125_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_125_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_125_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_125_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_128_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_128_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_128_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_128_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_131_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_131_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_131_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_131_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_134_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_134_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_134_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_134_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_137_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_137_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_137_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_137_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_140_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_140_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_140_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_140_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_143_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_143_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_143_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_143_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_776_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_776_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_776_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_776_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_785_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_785_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_785_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_785_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_794_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_794_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_794_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_794_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_803_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_803_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_803_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_803_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_146_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_146_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_146_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_146_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_149_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_149_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_149_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_149_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_152_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_152_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_152_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_152_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_155_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_155_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_155_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_155_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_16_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_16_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_16_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_16_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_17_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_17_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_17_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_17_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_18_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_18_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_18_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_18_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_19_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_19_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_19_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_19_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_20_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_20_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_20_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_20_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_21_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_21_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_21_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_21_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_22_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_22_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_22_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_22_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_23_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_23_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_23_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_23_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_24_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_24_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_24_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_24_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_25_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_25_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_25_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_25_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_26_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_26_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_26_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_26_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_27_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_27_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_27_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_27_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_24_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_24_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_24_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_24_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_25_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_25_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_25_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_25_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_26_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_26_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_26_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_26_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_27_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_27_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_27_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_27_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_28_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_28_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_28_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_28_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_29_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_29_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_29_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_29_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_30_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_30_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_30_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_30_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_31_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_31_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_31_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_31_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_32_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_32_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_32_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_32_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_33_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_33_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_33_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_33_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_34_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_34_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_34_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_34_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_35_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_35_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_35_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_35_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_CAN0_DW_ACK_OUT_CANFD_0_TR_DBG_DMA_ACK_0_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_CAN0_DW_ACK_OUT_CANFD_0_TR_DBG_DMA_ACK_0_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_CAN0_DW_ACK_OUT_CANFD_0_TR_DBG_DMA_ACK_0_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_CAN0_DW_ACK_OUT_CANFD_0_TR_DBG_DMA_ACK_0_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_CAN0_DW_ACK_OUT_CANFD_0_TR_DBG_DMA_ACK_1_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_CAN0_DW_ACK_OUT_CANFD_0_TR_DBG_DMA_ACK_1_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_CAN0_DW_ACK_OUT_CANFD_0_TR_DBG_DMA_ACK_1_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_CAN0_DW_ACK_OUT_CANFD_0_TR_DBG_DMA_ACK_1_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_CAN0_DW_ACK_OUT_CANFD_0_TR_DBG_DMA_ACK_2_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_CAN0_DW_ACK_OUT_CANFD_0_TR_DBG_DMA_ACK_2_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_CAN0_DW_ACK_OUT_CANFD_0_TR_DBG_DMA_ACK_2_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_CAN0_DW_ACK_OUT_CANFD_0_TR_DBG_DMA_ACK_2_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_0_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_0_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_0_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_0_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_1_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_1_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_1_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_1_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_2_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_2_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_2_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_2_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_3_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_3_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_3_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_3_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_8_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_8_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_8_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_8_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_9_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_9_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_9_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_9_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_10_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_10_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_10_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_10_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_11_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_11_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_11_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_11_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_12_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_12_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_12_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_12_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_13_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_13_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_13_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_13_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_14_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_14_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_14_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_14_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_15_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_15_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_15_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_15_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_16_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_16_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_16_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_16_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_17_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_17_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_17_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_17_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_18_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_18_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_18_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_18_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_19_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_19_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_19_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_19_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_20_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_20_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_20_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_20_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_21_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_21_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_21_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_21_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_22_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_22_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_22_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_22_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_23_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_23_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_23_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_23_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_EVTGEN_CXPI_TR_OUT_CXPI_0_TR_CMD_TX_HEADER_0_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_EVTGEN_CXPI_TR_OUT_CXPI_0_TR_CMD_TX_HEADER_0_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_EVTGEN_CXPI_TR_OUT_CXPI_0_TR_CMD_TX_HEADER_0_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_EVTGEN_CXPI_TR_OUT_CXPI_0_TR_CMD_TX_HEADER_0_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_EVTGEN_CXPI_TR_OUT_CXPI_0_TR_CMD_TX_HEADER_1_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_EVTGEN_CXPI_TR_OUT_CXPI_0_TR_CMD_TX_HEADER_1_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_EVTGEN_CXPI_TR_OUT_CXPI_0_TR_CMD_TX_HEADER_1_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_EVTGEN_CXPI_TR_OUT_CXPI_0_TR_CMD_TX_HEADER_1_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_EVTGEN_CXPI_TR_OUT_CXPI_0_TR_CMD_TX_HEADER_2_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_EVTGEN_CXPI_TR_OUT_CXPI_0_TR_CMD_TX_HEADER_2_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_EVTGEN_CXPI_TR_OUT_CXPI_0_TR_CMD_TX_HEADER_2_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_EVTGEN_CXPI_TR_OUT_CXPI_0_TR_CMD_TX_HEADER_2_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_36_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_36_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_36_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_36_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_37_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_37_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_37_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_37_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_38_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_38_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_38_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_38_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_39_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_39_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_39_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_39_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_40_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_40_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_40_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_40_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_41_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_41_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_41_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_41_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_42_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_42_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_42_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_42_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG0_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_43_TR_0,    \
                  PORT_TR_CFG0_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_43_TR_1,    \
                  PORT_TR_CFG0_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_43_TR_2,    \
                  PORT_TR_CFG0_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_43_TR_3),   \
}
#define PORT_TRIGGER_CFG1_CONFIG    \
{    \
  PORT_SET_TR_CTL(PORT_TR_CFG1_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_0_TR_0,    \
                  PORT_TR_CFG1_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_0_TR_1,    \
                  PORT_TR_CFG1_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_0_TR_2,    \
                  PORT_TR_CFG1_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_0_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_1_TR_0,    \
                  PORT_TR_CFG1_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_1_TR_1,    \
                  PORT_TR_CFG1_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_1_TR_2,    \
                  PORT_TR_CFG1_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_1_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_2_TR_0,    \
                  PORT_TR_CFG1_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_2_TR_1,    \
                  PORT_TR_CFG1_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_2_TR_2,    \
                  PORT_TR_CFG1_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_2_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_3_TR_0,    \
                  PORT_TR_CFG1_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_3_TR_1,    \
                  PORT_TR_CFG1_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_3_TR_2,    \
                  PORT_TR_CFG1_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_3_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_4_TR_0,    \
                  PORT_TR_CFG1_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_4_TR_1,    \
                  PORT_TR_CFG1_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_4_TR_2,    \
                  PORT_TR_CFG1_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_4_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_5_TR_0,    \
                  PORT_TR_CFG1_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_5_TR_1,    \
                  PORT_TR_CFG1_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_5_TR_2,    \
                  PORT_TR_CFG1_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_5_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_6_TR_0,    \
                  PORT_TR_CFG1_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_6_TR_1,    \
                  PORT_TR_CFG1_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_6_TR_2,    \
                  PORT_TR_CFG1_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_6_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_7_TR_0,    \
                  PORT_TR_CFG1_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_7_TR_1,    \
                  PORT_TR_CFG1_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_7_TR_2,    \
                  PORT_TR_CFG1_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_7_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_0_TR_0,    \
                  PORT_TR_CFG1_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_0_TR_1,    \
                  PORT_TR_CFG1_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_0_TR_2,    \
                  PORT_TR_CFG1_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_0_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_1_TR_0,    \
                  PORT_TR_CFG1_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_1_TR_1,    \
                  PORT_TR_CFG1_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_1_TR_2,    \
                  PORT_TR_CFG1_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_1_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_2_TR_0,    \
                  PORT_TR_CFG1_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_2_TR_1,    \
                  PORT_TR_CFG1_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_2_TR_2,    \
                  PORT_TR_CFG1_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_2_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_3_TR_0,    \
                  PORT_TR_CFG1_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_3_TR_1,    \
                  PORT_TR_CFG1_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_3_TR_2,    \
                  PORT_TR_CFG1_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_3_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_4_TR_0,    \
                  PORT_TR_CFG1_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_4_TR_1,    \
                  PORT_TR_CFG1_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_4_TR_2,    \
                  PORT_TR_CFG1_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_4_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_5_TR_0,    \
                  PORT_TR_CFG1_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_5_TR_1,    \
                  PORT_TR_CFG1_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_5_TR_2,    \
                  PORT_TR_CFG1_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_5_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_6_TR_0,    \
                  PORT_TR_CFG1_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_6_TR_1,    \
                  PORT_TR_CFG1_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_6_TR_2,    \
                  PORT_TR_CFG1_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_6_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_7_TR_0,    \
                  PORT_TR_CFG1_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_7_TR_1,    \
                  PORT_TR_CFG1_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_7_TR_2,    \
                  PORT_TR_CFG1_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_7_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_0_TR_0,    \
                  PORT_TR_CFG1_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_0_TR_1,    \
                  PORT_TR_CFG1_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_0_TR_2,    \
                  PORT_TR_CFG1_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_0_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_1_TR_0,    \
                  PORT_TR_CFG1_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_1_TR_1,    \
                  PORT_TR_CFG1_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_1_TR_2,    \
                  PORT_TR_CFG1_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_1_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_2_TR_0,    \
                  PORT_TR_CFG1_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_2_TR_1,    \
                  PORT_TR_CFG1_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_2_TR_2,    \
                  PORT_TR_CFG1_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_2_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_3_TR_0,    \
                  PORT_TR_CFG1_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_3_TR_1,    \
                  PORT_TR_CFG1_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_3_TR_2,    \
                  PORT_TR_CFG1_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_3_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_8_TR_0,    \
                  PORT_TR_CFG1_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_8_TR_1,    \
                  PORT_TR_CFG1_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_8_TR_2,    \
                  PORT_TR_CFG1_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_8_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_9_TR_0,    \
                  PORT_TR_CFG1_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_9_TR_1,    \
                  PORT_TR_CFG1_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_9_TR_2,    \
                  PORT_TR_CFG1_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_9_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_10_TR_0,    \
                  PORT_TR_CFG1_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_10_TR_1,    \
                  PORT_TR_CFG1_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_10_TR_2,    \
                  PORT_TR_CFG1_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_10_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_11_TR_0,    \
                  PORT_TR_CFG1_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_11_TR_1,    \
                  PORT_TR_CFG1_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_11_TR_2,    \
                  PORT_TR_CFG1_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_11_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_12_TR_0,    \
                  PORT_TR_CFG1_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_12_TR_1,    \
                  PORT_TR_CFG1_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_12_TR_2,    \
                  PORT_TR_CFG1_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_12_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_13_TR_0,    \
                  PORT_TR_CFG1_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_13_TR_1,    \
                  PORT_TR_CFG1_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_13_TR_2,    \
                  PORT_TR_CFG1_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_13_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_14_TR_0,    \
                  PORT_TR_CFG1_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_14_TR_1,    \
                  PORT_TR_CFG1_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_14_TR_2,    \
                  PORT_TR_CFG1_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_14_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_15_TR_0,    \
                  PORT_TR_CFG1_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_15_TR_1,    \
                  PORT_TR_CFG1_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_15_TR_2,    \
                  PORT_TR_CFG1_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_15_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_0_TR_0,    \
                  PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_0_TR_1,    \
                  PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_0_TR_2,    \
                  PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_0_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_1_TR_0,    \
                  PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_1_TR_1,    \
                  PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_1_TR_2,    \
                  PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_1_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_2_TR_0,    \
                  PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_2_TR_1,    \
                  PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_2_TR_2,    \
                  PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_2_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_3_TR_0,    \
                  PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_3_TR_1,    \
                  PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_3_TR_2,    \
                  PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_3_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_4_TR_0,    \
                  PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_4_TR_1,    \
                  PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_4_TR_2,    \
                  PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_4_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_5_TR_0,    \
                  PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_5_TR_1,    \
                  PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_5_TR_2,    \
                  PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_5_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_6_TR_0,    \
                  PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_6_TR_1,    \
                  PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_6_TR_2,    \
                  PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_6_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_7_TR_0,    \
                  PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_7_TR_1,    \
                  PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_7_TR_2,    \
                  PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_7_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_8_TR_0,    \
                  PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_8_TR_1,    \
                  PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_8_TR_2,    \
                  PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_8_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_9_TR_0,    \
                  PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_9_TR_1,    \
                  PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_9_TR_2,    \
                  PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_9_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_10_TR_0,    \
                  PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_10_TR_1,    \
                  PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_10_TR_2,    \
                  PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_10_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_11_TR_0,    \
                  PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_11_TR_1,    \
                  PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_11_TR_2,    \
                  PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_11_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_12_TR_0,    \
                  PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_12_TR_1,    \
                  PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_12_TR_2,    \
                  PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_12_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_13_TR_0,    \
                  PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_13_TR_1,    \
                  PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_13_TR_2,    \
                  PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_13_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_14_TR_0,    \
                  PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_14_TR_1,    \
                  PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_14_TR_2,    \
                  PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_14_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_15_TR_0,    \
                  PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_15_TR_1,    \
                  PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_15_TR_2,    \
                  PORT_TR_CFG1_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_15_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_16_TR_0,    \
                  PORT_TR_CFG1_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_16_TR_1,    \
                  PORT_TR_CFG1_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_16_TR_2,    \
                  PORT_TR_CFG1_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_16_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_17_TR_0,    \
                  PORT_TR_CFG1_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_17_TR_1,    \
                  PORT_TR_CFG1_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_17_TR_2,    \
                  PORT_TR_CFG1_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_17_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_18_TR_0,    \
                  PORT_TR_CFG1_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_18_TR_1,    \
                  PORT_TR_CFG1_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_18_TR_2,    \
                  PORT_TR_CFG1_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_18_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_19_TR_0,    \
                  PORT_TR_CFG1_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_19_TR_1,    \
                  PORT_TR_CFG1_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_19_TR_2,    \
                  PORT_TR_CFG1_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_19_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_20_TR_0,    \
                  PORT_TR_CFG1_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_20_TR_1,    \
                  PORT_TR_CFG1_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_20_TR_2,    \
                  PORT_TR_CFG1_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_20_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_21_TR_0,    \
                  PORT_TR_CFG1_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_21_TR_1,    \
                  PORT_TR_CFG1_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_21_TR_2,    \
                  PORT_TR_CFG1_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_21_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_22_TR_0,    \
                  PORT_TR_CFG1_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_22_TR_1,    \
                  PORT_TR_CFG1_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_22_TR_2,    \
                  PORT_TR_CFG1_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_22_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_23_TR_0,    \
                  PORT_TR_CFG1_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_23_TR_1,    \
                  PORT_TR_CFG1_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_23_TR_2,    \
                  PORT_TR_CFG1_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_23_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_24_TR_0,    \
                  PORT_TR_CFG1_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_24_TR_1,    \
                  PORT_TR_CFG1_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_24_TR_2,    \
                  PORT_TR_CFG1_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_24_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_25_TR_0,    \
                  PORT_TR_CFG1_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_25_TR_1,    \
                  PORT_TR_CFG1_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_25_TR_2,    \
                  PORT_TR_CFG1_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_25_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_26_TR_0,    \
                  PORT_TR_CFG1_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_26_TR_1,    \
                  PORT_TR_CFG1_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_26_TR_2,    \
                  PORT_TR_CFG1_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_26_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_0_TR_0,    \
                  PORT_TR_CFG1_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_0_TR_1,    \
                  PORT_TR_CFG1_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_0_TR_2,    \
                  PORT_TR_CFG1_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_0_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_1_TR_0,    \
                  PORT_TR_CFG1_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_1_TR_1,    \
                  PORT_TR_CFG1_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_1_TR_2,    \
                  PORT_TR_CFG1_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_1_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_2_TR_0,    \
                  PORT_TR_CFG1_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_2_TR_1,    \
                  PORT_TR_CFG1_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_2_TR_2,    \
                  PORT_TR_CFG1_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_2_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_3_TR_0,    \
                  PORT_TR_CFG1_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_3_TR_1,    \
                  PORT_TR_CFG1_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_3_TR_2,    \
                  PORT_TR_CFG1_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_3_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_4_TR_0,    \
                  PORT_TR_CFG1_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_4_TR_1,    \
                  PORT_TR_CFG1_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_4_TR_2,    \
                  PORT_TR_CFG1_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_4_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_5_TR_0,    \
                  PORT_TR_CFG1_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_5_TR_1,    \
                  PORT_TR_CFG1_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_5_TR_2,    \
                  PORT_TR_CFG1_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_5_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_6_TR_0,    \
                  PORT_TR_CFG1_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_6_TR_1,    \
                  PORT_TR_CFG1_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_6_TR_2,    \
                  PORT_TR_CFG1_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_6_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_7_TR_0,    \
                  PORT_TR_CFG1_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_7_TR_1,    \
                  PORT_TR_CFG1_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_7_TR_2,    \
                  PORT_TR_CFG1_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_7_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_8_TR_0,    \
                  PORT_TR_CFG1_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_8_TR_1,    \
                  PORT_TR_CFG1_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_8_TR_2,    \
                  PORT_TR_CFG1_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_8_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_9_TR_0,    \
                  PORT_TR_CFG1_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_9_TR_1,    \
                  PORT_TR_CFG1_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_9_TR_2,    \
                  PORT_TR_CFG1_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_9_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_10_TR_0,    \
                  PORT_TR_CFG1_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_10_TR_1,    \
                  PORT_TR_CFG1_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_10_TR_2,    \
                  PORT_TR_CFG1_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_10_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_11_TR_0,    \
                  PORT_TR_CFG1_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_11_TR_1,    \
                  PORT_TR_CFG1_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_11_TR_2,    \
                  PORT_TR_CFG1_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_11_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_GR_CANTT_OUT_CANFD_0_TR_EVT_SWT_IN_0_TR_0,    \
                  PORT_TR_CFG1_GR_CANTT_OUT_CANFD_0_TR_EVT_SWT_IN_0_TR_1,    \
                  PORT_TR_CFG1_GR_CANTT_OUT_CANFD_0_TR_EVT_SWT_IN_0_TR_2,    \
                  PORT_TR_CFG1_GR_CANTT_OUT_CANFD_0_TR_EVT_SWT_IN_0_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_GR_CANTT_OUT_CANFD_0_TR_EVT_SWT_IN_1_TR_0,    \
                  PORT_TR_CFG1_GR_CANTT_OUT_CANFD_0_TR_EVT_SWT_IN_1_TR_1,    \
                  PORT_TR_CFG1_GR_CANTT_OUT_CANFD_0_TR_EVT_SWT_IN_1_TR_2,    \
                  PORT_TR_CFG1_GR_CANTT_OUT_CANFD_0_TR_EVT_SWT_IN_1_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_GR_CANTT_OUT_CANFD_0_TR_EVT_SWT_IN_2_TR_0,    \
                  PORT_TR_CFG1_GR_CANTT_OUT_CANFD_0_TR_EVT_SWT_IN_2_TR_1,    \
                  PORT_TR_CFG1_GR_CANTT_OUT_CANFD_0_TR_EVT_SWT_IN_2_TR_2,    \
                  PORT_TR_CFG1_GR_CANTT_OUT_CANFD_0_TR_EVT_SWT_IN_2_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_0_TR_0,    \
                  PORT_TR_CFG1_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_0_TR_1,    \
                  PORT_TR_CFG1_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_0_TR_2,    \
                  PORT_TR_CFG1_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_0_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_1_TR_0,    \
                  PORT_TR_CFG1_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_1_TR_1,    \
                  PORT_TR_CFG1_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_1_TR_2,    \
                  PORT_TR_CFG1_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_1_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_2_TR_0,    \
                  PORT_TR_CFG1_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_2_TR_1,    \
                  PORT_TR_CFG1_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_2_TR_2,    \
                  PORT_TR_CFG1_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_2_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_3_TR_0,    \
                  PORT_TR_CFG1_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_3_TR_1,    \
                  PORT_TR_CFG1_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_3_TR_2,    \
                  PORT_TR_CFG1_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_3_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_GR_DEBUGMAIN_OUT_PERI_TR_IO_OUTPUT_0_TR_0,    \
                  PORT_TR_CFG1_GR_DEBUGMAIN_OUT_PERI_TR_IO_OUTPUT_0_TR_1,    \
                  PORT_TR_CFG1_GR_DEBUGMAIN_OUT_PERI_TR_IO_OUTPUT_0_TR_2,    \
                  PORT_TR_CFG1_GR_DEBUGMAIN_OUT_PERI_TR_IO_OUTPUT_0_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_GR_DEBUGMAIN_OUT_PERI_TR_IO_OUTPUT_1_TR_0,    \
                  PORT_TR_CFG1_GR_DEBUGMAIN_OUT_PERI_TR_IO_OUTPUT_1_TR_1,    \
                  PORT_TR_CFG1_GR_DEBUGMAIN_OUT_PERI_TR_IO_OUTPUT_1_TR_2,    \
                  PORT_TR_CFG1_GR_DEBUGMAIN_OUT_PERI_TR_IO_OUTPUT_1_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_GR_DEBUGMAIN_OUT_CPUSS_CTI_TR_IN_0_TR_0,    \
                  PORT_TR_CFG1_GR_DEBUGMAIN_OUT_CPUSS_CTI_TR_IN_0_TR_1,    \
                  PORT_TR_CFG1_GR_DEBUGMAIN_OUT_CPUSS_CTI_TR_IN_0_TR_2,    \
                  PORT_TR_CFG1_GR_DEBUGMAIN_OUT_CPUSS_CTI_TR_IN_0_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_GR_DEBUGMAIN_OUT_CPUSS_CTI_TR_IN_1_TR_0,    \
                  PORT_TR_CFG1_GR_DEBUGMAIN_OUT_CPUSS_CTI_TR_IN_1_TR_1,    \
                  PORT_TR_CFG1_GR_DEBUGMAIN_OUT_CPUSS_CTI_TR_IN_1_TR_2,    \
                  PORT_TR_CFG1_GR_DEBUGMAIN_OUT_CPUSS_CTI_TR_IN_1_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_GR_DEBUGMAIN_OUT_PERI_TR_DBG_FREEZE_TR_0,    \
                  PORT_TR_CFG1_GR_DEBUGMAIN_OUT_PERI_TR_DBG_FREEZE_TR_1,    \
                  PORT_TR_CFG1_GR_DEBUGMAIN_OUT_PERI_TR_DBG_FREEZE_TR_2,    \
                  PORT_TR_CFG1_GR_DEBUGMAIN_OUT_PERI_TR_DBG_FREEZE_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_GR_DEBUGMAIN_OUT_PASS_0_TR_DEBUG_FREEZE_TR_0,    \
                  PORT_TR_CFG1_GR_DEBUGMAIN_OUT_PASS_0_TR_DEBUG_FREEZE_TR_1,    \
                  PORT_TR_CFG1_GR_DEBUGMAIN_OUT_PASS_0_TR_DEBUG_FREEZE_TR_2,    \
                  PORT_TR_CFG1_GR_DEBUGMAIN_OUT_PASS_0_TR_DEBUG_FREEZE_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_GR_DEBUGMAIN_OUT_SRSS_TR_DEBUG_FREEZE_WDT_TR_0,    \
                  PORT_TR_CFG1_GR_DEBUGMAIN_OUT_SRSS_TR_DEBUG_FREEZE_WDT_TR_1,    \
                  PORT_TR_CFG1_GR_DEBUGMAIN_OUT_SRSS_TR_DEBUG_FREEZE_WDT_TR_2,    \
                  PORT_TR_CFG1_GR_DEBUGMAIN_OUT_SRSS_TR_DEBUG_FREEZE_WDT_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_GR_DEBUGMAIN_OUT_SRSS_TR_DEBUG_FREEZE_MCWDT_0_TR_0,    \
                  PORT_TR_CFG1_GR_DEBUGMAIN_OUT_SRSS_TR_DEBUG_FREEZE_MCWDT_0_TR_1,    \
                  PORT_TR_CFG1_GR_DEBUGMAIN_OUT_SRSS_TR_DEBUG_FREEZE_MCWDT_0_TR_2,    \
                  PORT_TR_CFG1_GR_DEBUGMAIN_OUT_SRSS_TR_DEBUG_FREEZE_MCWDT_0_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_GR_DEBUGMAIN_OUT_SRSS_TR_DEBUG_FREEZE_MCWDT_1_TR_0,    \
                  PORT_TR_CFG1_GR_DEBUGMAIN_OUT_SRSS_TR_DEBUG_FREEZE_MCWDT_1_TR_1,    \
                  PORT_TR_CFG1_GR_DEBUGMAIN_OUT_SRSS_TR_DEBUG_FREEZE_MCWDT_1_TR_2,    \
                  PORT_TR_CFG1_GR_DEBUGMAIN_OUT_SRSS_TR_DEBUG_FREEZE_MCWDT_1_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_GR_DEBUGMAIN_OUT_TCPWM_0_TR_DEBUG_FREEZE_TR_0,    \
                  PORT_TR_CFG1_GR_DEBUGMAIN_OUT_TCPWM_0_TR_DEBUG_FREEZE_TR_1,    \
                  PORT_TR_CFG1_GR_DEBUGMAIN_OUT_TCPWM_0_TR_DEBUG_FREEZE_TR_2,    \
                  PORT_TR_CFG1_GR_DEBUGMAIN_OUT_TCPWM_0_TR_DEBUG_FREEZE_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_1_TR_0,    \
                  PORT_TR_CFG1_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_1_TR_1,    \
                  PORT_TR_CFG1_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_1_TR_2,    \
                  PORT_TR_CFG1_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_1_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_2_TR_0,    \
                  PORT_TR_CFG1_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_2_TR_1,    \
                  PORT_TR_CFG1_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_2_TR_2,    \
                  PORT_TR_CFG1_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_2_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_3_TR_0,    \
                  PORT_TR_CFG1_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_3_TR_1,    \
                  PORT_TR_CFG1_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_3_TR_2,    \
                  PORT_TR_CFG1_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_3_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_4_TR_0,    \
                  PORT_TR_CFG1_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_4_TR_1,    \
                  PORT_TR_CFG1_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_4_TR_2,    \
                  PORT_TR_CFG1_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_4_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_5_TR_0,    \
                  PORT_TR_CFG1_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_5_TR_1,    \
                  PORT_TR_CFG1_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_5_TR_2,    \
                  PORT_TR_CFG1_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_5_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_6_TR_0,    \
                  PORT_TR_CFG1_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_6_TR_1,    \
                  PORT_TR_CFG1_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_6_TR_2,    \
                  PORT_TR_CFG1_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_6_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_7_TR_0,    \
                  PORT_TR_CFG1_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_7_TR_1,    \
                  PORT_TR_CFG1_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_7_TR_2,    \
                  PORT_TR_CFG1_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_7_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_8_TR_0,    \
                  PORT_TR_CFG1_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_8_TR_1,    \
                  PORT_TR_CFG1_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_8_TR_2,    \
                  PORT_TR_CFG1_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_8_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_9_TR_0,    \
                  PORT_TR_CFG1_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_9_TR_1,    \
                  PORT_TR_CFG1_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_9_TR_2,    \
                  PORT_TR_CFG1_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_9_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_10_TR_0,    \
                  PORT_TR_CFG1_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_10_TR_1,    \
                  PORT_TR_CFG1_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_10_TR_2,    \
                  PORT_TR_CFG1_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_10_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_0_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_0_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_0_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_0_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_1_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_1_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_1_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_1_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_2_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_2_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_2_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_2_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_3_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_3_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_3_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_3_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_4_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_4_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_4_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_4_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_6_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_6_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_6_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_6_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_7_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_7_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_7_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_7_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_8_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_8_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_8_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_8_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_9_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_9_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_9_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_9_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_0_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_0_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_0_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_0_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_1_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_1_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_1_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_1_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_2_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_2_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_2_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_2_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_3_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_3_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_3_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_3_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_4_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_4_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_4_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_4_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_5_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_5_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_5_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_5_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_6_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_6_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_6_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_6_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_7_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_7_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_7_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_7_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_8_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_8_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_8_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_8_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_9_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_9_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_9_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_9_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_10_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_10_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_10_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_10_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_11_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_11_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_11_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_11_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_12_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_12_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_12_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_12_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_13_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_13_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_13_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_13_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_14_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_14_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_14_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_14_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_15_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_15_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_15_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_15_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_16_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_16_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_16_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_16_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_17_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_17_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_17_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_17_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_18_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_18_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_18_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_18_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_19_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_19_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_19_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_19_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_20_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_20_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_20_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_20_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_21_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_21_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_21_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_21_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_22_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_22_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_22_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_22_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_23_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_23_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_23_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_23_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_32_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_32_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_32_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_32_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_33_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_33_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_33_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_33_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_34_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_34_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_34_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_34_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_35_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_35_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_35_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_35_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_36_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_36_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_36_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_36_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_37_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_37_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_37_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_37_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_38_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_38_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_38_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_38_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_39_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_39_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_39_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_39_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_40_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_40_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_40_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_40_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_41_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_41_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_41_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_41_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_42_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_42_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_42_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_42_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_43_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_43_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_43_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_43_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_44_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_44_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_44_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_44_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_45_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_45_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_45_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_45_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_46_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_46_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_46_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_46_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_47_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_47_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_47_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_47_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_48_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_48_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_48_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_48_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_49_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_49_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_49_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_49_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_50_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_50_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_50_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_50_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_51_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_51_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_51_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_51_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_52_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_52_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_52_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_52_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_53_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_53_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_53_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_53_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_54_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_54_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_54_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_54_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_55_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_55_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_55_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_55_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_56_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_56_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_56_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_56_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_57_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_57_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_57_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_57_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_58_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_58_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_58_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_58_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_59_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_59_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_59_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_59_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_60_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_60_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_60_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_60_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_61_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_61_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_61_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_61_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_62_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_62_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_62_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_62_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_63_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_63_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_63_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_63_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_64_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_64_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_64_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_64_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_65_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_65_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_65_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_65_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_66_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_66_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_66_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_66_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_67_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_67_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_67_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_67_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_68_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_68_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_68_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_68_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_69_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_69_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_69_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_69_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_70_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_70_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_70_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_70_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_71_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_71_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_71_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_71_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_28_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_28_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_28_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_28_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_29_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_29_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_29_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_29_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_30_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_30_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_30_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_30_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_31_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_31_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_31_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_31_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_32_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_32_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_32_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_32_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_33_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_33_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_33_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_33_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_34_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_34_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_34_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_34_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_35_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_35_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_35_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_35_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_36_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_36_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_36_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_36_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_37_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_37_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_37_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_37_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_38_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_38_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_38_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_38_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_39_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_39_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_39_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_39_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_40_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_40_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_40_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_40_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_41_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_41_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_41_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_41_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_42_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_42_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_42_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_42_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_43_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_43_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_43_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_43_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_44_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_44_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_44_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_44_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_45_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_45_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_45_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_45_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_46_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_46_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_46_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_46_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_47_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_47_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_47_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_47_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_48_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_48_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_48_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_48_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_49_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_49_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_49_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_49_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_50_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_50_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_50_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_50_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_51_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_51_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_51_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_51_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_52_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_52_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_52_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_52_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_53_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_53_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_53_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_53_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_54_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_54_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_54_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_54_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_55_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_55_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_55_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_55_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_56_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_56_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_56_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_56_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_57_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_57_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_57_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_57_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_58_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_58_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_58_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_58_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_59_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_59_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_59_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_59_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_60_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_60_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_60_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_60_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_61_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_61_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_61_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_61_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_62_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_62_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_62_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_62_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_63_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_63_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_63_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_63_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_64_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_64_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_64_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_64_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_65_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_65_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_65_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_65_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_66_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_66_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_66_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_66_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_67_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_67_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_67_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_67_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_68_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_68_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_68_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_68_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_69_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_69_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_69_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_69_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_70_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_70_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_70_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_70_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_71_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_71_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_71_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_71_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_72_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_72_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_72_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_72_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_73_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_73_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_73_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_73_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_74_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_74_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_74_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_74_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_75_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_75_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_75_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_75_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_76_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_76_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_76_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_76_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_77_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_77_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_77_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_77_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_78_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_78_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_78_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_78_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_79_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_79_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_79_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_79_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_80_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_80_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_80_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_80_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_81_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_81_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_81_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_81_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_82_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_82_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_82_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_82_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_83_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_83_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_83_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_83_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_84_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_84_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_84_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_84_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_85_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_85_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_85_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_85_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_86_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_86_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_86_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_86_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_87_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_87_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_87_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_87_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_88_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_88_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_88_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_88_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_89_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_89_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_89_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_89_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_90_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_90_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_90_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_90_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_91_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_91_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_91_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_91_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_770_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_770_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_770_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_770_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_779_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_779_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_779_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_779_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_788_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_788_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_788_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_788_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_797_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_797_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_797_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_797_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_2_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_2_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_2_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_2_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_5_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_5_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_5_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_5_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_8_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_8_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_8_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_8_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_11_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_11_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_11_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_11_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_14_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_14_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_14_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_14_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_17_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_17_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_17_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_17_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_20_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_20_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_20_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_20_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_23_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_23_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_23_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_23_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_26_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_26_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_26_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_26_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_29_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_29_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_29_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_29_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_32_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_32_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_32_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_32_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_35_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_35_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_35_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_35_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_38_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_38_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_38_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_38_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_41_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_41_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_41_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_41_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_44_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_44_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_44_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_44_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_47_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_47_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_47_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_47_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_50_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_50_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_50_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_50_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_53_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_53_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_53_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_53_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_56_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_56_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_56_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_56_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_59_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_59_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_59_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_59_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_773_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_773_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_773_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_773_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_782_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_782_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_782_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_782_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_791_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_791_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_791_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_791_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_800_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_800_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_800_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_800_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_62_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_62_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_62_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_62_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_65_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_65_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_65_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_65_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_68_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_68_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_68_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_68_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_71_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_71_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_71_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_71_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_74_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_74_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_74_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_74_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_77_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_77_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_77_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_77_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_80_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_80_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_80_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_80_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_83_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_83_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_83_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_83_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_86_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_86_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_86_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_86_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_89_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_89_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_89_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_89_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_92_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_92_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_92_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_92_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_95_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_95_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_95_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_95_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_98_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_98_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_98_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_98_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_101_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_101_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_101_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_101_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_104_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_104_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_104_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_104_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_107_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_107_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_107_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_107_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_110_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_110_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_110_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_110_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_113_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_113_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_113_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_113_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_116_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_116_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_116_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_116_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_119_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_119_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_119_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_119_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_122_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_122_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_122_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_122_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_125_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_125_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_125_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_125_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_128_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_128_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_128_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_128_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_131_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_131_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_131_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_131_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_134_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_134_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_134_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_134_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_137_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_137_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_137_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_137_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_140_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_140_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_140_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_140_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_143_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_143_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_143_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_143_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_776_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_776_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_776_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_776_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_785_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_785_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_785_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_785_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_794_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_794_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_794_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_794_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_803_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_803_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_803_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_803_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_146_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_146_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_146_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_146_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_149_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_149_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_149_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_149_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_152_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_152_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_152_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_152_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_155_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_155_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_155_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_155_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_16_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_16_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_16_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_16_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_17_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_17_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_17_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_17_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_18_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_18_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_18_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_18_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_19_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_19_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_19_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_19_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_20_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_20_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_20_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_20_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_21_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_21_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_21_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_21_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_22_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_22_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_22_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_22_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_23_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_23_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_23_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_23_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_24_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_24_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_24_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_24_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_25_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_25_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_25_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_25_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_26_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_26_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_26_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_26_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_27_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_27_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_27_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_27_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_24_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_24_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_24_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_24_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_25_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_25_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_25_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_25_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_26_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_26_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_26_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_26_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_27_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_27_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_27_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_27_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_28_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_28_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_28_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_28_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_29_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_29_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_29_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_29_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_30_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_30_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_30_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_30_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_31_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_31_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_31_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_31_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_32_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_32_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_32_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_32_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_33_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_33_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_33_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_33_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_34_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_34_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_34_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_34_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_35_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_35_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_35_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_35_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_CAN0_DW_ACK_OUT_CANFD_0_TR_DBG_DMA_ACK_0_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_CAN0_DW_ACK_OUT_CANFD_0_TR_DBG_DMA_ACK_0_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_CAN0_DW_ACK_OUT_CANFD_0_TR_DBG_DMA_ACK_0_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_CAN0_DW_ACK_OUT_CANFD_0_TR_DBG_DMA_ACK_0_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_CAN0_DW_ACK_OUT_CANFD_0_TR_DBG_DMA_ACK_1_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_CAN0_DW_ACK_OUT_CANFD_0_TR_DBG_DMA_ACK_1_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_CAN0_DW_ACK_OUT_CANFD_0_TR_DBG_DMA_ACK_1_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_CAN0_DW_ACK_OUT_CANFD_0_TR_DBG_DMA_ACK_1_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_CAN0_DW_ACK_OUT_CANFD_0_TR_DBG_DMA_ACK_2_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_CAN0_DW_ACK_OUT_CANFD_0_TR_DBG_DMA_ACK_2_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_CAN0_DW_ACK_OUT_CANFD_0_TR_DBG_DMA_ACK_2_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_CAN0_DW_ACK_OUT_CANFD_0_TR_DBG_DMA_ACK_2_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_0_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_0_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_0_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_0_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_1_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_1_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_1_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_1_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_2_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_2_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_2_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_2_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_3_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_3_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_3_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_3_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_8_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_8_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_8_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_8_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_9_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_9_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_9_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_9_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_10_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_10_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_10_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_10_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_11_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_11_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_11_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_11_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_12_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_12_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_12_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_12_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_13_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_13_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_13_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_13_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_14_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_14_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_14_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_14_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_15_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_15_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_15_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_15_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_16_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_16_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_16_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_16_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_17_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_17_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_17_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_17_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_18_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_18_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_18_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_18_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_19_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_19_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_19_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_19_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_20_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_20_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_20_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_20_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_21_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_21_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_21_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_21_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_22_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_22_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_22_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_22_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_23_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_23_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_23_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_23_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_EVTGEN_CXPI_TR_OUT_CXPI_0_TR_CMD_TX_HEADER_0_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_EVTGEN_CXPI_TR_OUT_CXPI_0_TR_CMD_TX_HEADER_0_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_EVTGEN_CXPI_TR_OUT_CXPI_0_TR_CMD_TX_HEADER_0_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_EVTGEN_CXPI_TR_OUT_CXPI_0_TR_CMD_TX_HEADER_0_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_EVTGEN_CXPI_TR_OUT_CXPI_0_TR_CMD_TX_HEADER_1_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_EVTGEN_CXPI_TR_OUT_CXPI_0_TR_CMD_TX_HEADER_1_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_EVTGEN_CXPI_TR_OUT_CXPI_0_TR_CMD_TX_HEADER_1_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_EVTGEN_CXPI_TR_OUT_CXPI_0_TR_CMD_TX_HEADER_1_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_EVTGEN_CXPI_TR_OUT_CXPI_0_TR_CMD_TX_HEADER_2_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_EVTGEN_CXPI_TR_OUT_CXPI_0_TR_CMD_TX_HEADER_2_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_EVTGEN_CXPI_TR_OUT_CXPI_0_TR_CMD_TX_HEADER_2_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_EVTGEN_CXPI_TR_OUT_CXPI_0_TR_CMD_TX_HEADER_2_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_36_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_36_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_36_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_36_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_37_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_37_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_37_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_37_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_38_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_38_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_38_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_38_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_39_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_39_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_39_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_39_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_40_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_40_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_40_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_40_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_41_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_41_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_41_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_41_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_42_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_42_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_42_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_42_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG1_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_43_TR_0,    \
                  PORT_TR_CFG1_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_43_TR_1,    \
                  PORT_TR_CFG1_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_43_TR_2,    \
                  PORT_TR_CFG1_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_43_TR_3),   \
}
#define PORT_TRIGGER_CFG2_CONFIG    \
{    \
  PORT_SET_TR_CTL(PORT_TR_CFG2_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_0_TR_0,    \
                  PORT_TR_CFG2_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_0_TR_1,    \
                  PORT_TR_CFG2_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_0_TR_2,    \
                  PORT_TR_CFG2_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_0_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_1_TR_0,    \
                  PORT_TR_CFG2_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_1_TR_1,    \
                  PORT_TR_CFG2_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_1_TR_2,    \
                  PORT_TR_CFG2_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_1_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_2_TR_0,    \
                  PORT_TR_CFG2_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_2_TR_1,    \
                  PORT_TR_CFG2_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_2_TR_2,    \
                  PORT_TR_CFG2_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_2_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_3_TR_0,    \
                  PORT_TR_CFG2_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_3_TR_1,    \
                  PORT_TR_CFG2_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_3_TR_2,    \
                  PORT_TR_CFG2_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_3_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_4_TR_0,    \
                  PORT_TR_CFG2_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_4_TR_1,    \
                  PORT_TR_CFG2_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_4_TR_2,    \
                  PORT_TR_CFG2_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_4_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_5_TR_0,    \
                  PORT_TR_CFG2_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_5_TR_1,    \
                  PORT_TR_CFG2_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_5_TR_2,    \
                  PORT_TR_CFG2_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_5_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_6_TR_0,    \
                  PORT_TR_CFG2_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_6_TR_1,    \
                  PORT_TR_CFG2_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_6_TR_2,    \
                  PORT_TR_CFG2_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_6_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_7_TR_0,    \
                  PORT_TR_CFG2_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_7_TR_1,    \
                  PORT_TR_CFG2_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_7_TR_2,    \
                  PORT_TR_CFG2_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_7_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_0_TR_0,    \
                  PORT_TR_CFG2_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_0_TR_1,    \
                  PORT_TR_CFG2_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_0_TR_2,    \
                  PORT_TR_CFG2_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_0_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_1_TR_0,    \
                  PORT_TR_CFG2_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_1_TR_1,    \
                  PORT_TR_CFG2_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_1_TR_2,    \
                  PORT_TR_CFG2_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_1_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_2_TR_0,    \
                  PORT_TR_CFG2_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_2_TR_1,    \
                  PORT_TR_CFG2_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_2_TR_2,    \
                  PORT_TR_CFG2_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_2_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_3_TR_0,    \
                  PORT_TR_CFG2_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_3_TR_1,    \
                  PORT_TR_CFG2_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_3_TR_2,    \
                  PORT_TR_CFG2_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_3_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_4_TR_0,    \
                  PORT_TR_CFG2_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_4_TR_1,    \
                  PORT_TR_CFG2_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_4_TR_2,    \
                  PORT_TR_CFG2_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_4_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_5_TR_0,    \
                  PORT_TR_CFG2_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_5_TR_1,    \
                  PORT_TR_CFG2_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_5_TR_2,    \
                  PORT_TR_CFG2_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_5_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_6_TR_0,    \
                  PORT_TR_CFG2_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_6_TR_1,    \
                  PORT_TR_CFG2_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_6_TR_2,    \
                  PORT_TR_CFG2_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_6_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_7_TR_0,    \
                  PORT_TR_CFG2_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_7_TR_1,    \
                  PORT_TR_CFG2_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_7_TR_2,    \
                  PORT_TR_CFG2_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_7_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_0_TR_0,    \
                  PORT_TR_CFG2_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_0_TR_1,    \
                  PORT_TR_CFG2_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_0_TR_2,    \
                  PORT_TR_CFG2_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_0_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_1_TR_0,    \
                  PORT_TR_CFG2_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_1_TR_1,    \
                  PORT_TR_CFG2_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_1_TR_2,    \
                  PORT_TR_CFG2_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_1_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_2_TR_0,    \
                  PORT_TR_CFG2_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_2_TR_1,    \
                  PORT_TR_CFG2_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_2_TR_2,    \
                  PORT_TR_CFG2_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_2_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_3_TR_0,    \
                  PORT_TR_CFG2_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_3_TR_1,    \
                  PORT_TR_CFG2_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_3_TR_2,    \
                  PORT_TR_CFG2_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_3_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_8_TR_0,    \
                  PORT_TR_CFG2_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_8_TR_1,    \
                  PORT_TR_CFG2_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_8_TR_2,    \
                  PORT_TR_CFG2_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_8_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_9_TR_0,    \
                  PORT_TR_CFG2_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_9_TR_1,    \
                  PORT_TR_CFG2_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_9_TR_2,    \
                  PORT_TR_CFG2_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_9_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_10_TR_0,    \
                  PORT_TR_CFG2_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_10_TR_1,    \
                  PORT_TR_CFG2_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_10_TR_2,    \
                  PORT_TR_CFG2_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_10_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_11_TR_0,    \
                  PORT_TR_CFG2_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_11_TR_1,    \
                  PORT_TR_CFG2_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_11_TR_2,    \
                  PORT_TR_CFG2_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_11_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_12_TR_0,    \
                  PORT_TR_CFG2_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_12_TR_1,    \
                  PORT_TR_CFG2_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_12_TR_2,    \
                  PORT_TR_CFG2_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_12_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_13_TR_0,    \
                  PORT_TR_CFG2_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_13_TR_1,    \
                  PORT_TR_CFG2_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_13_TR_2,    \
                  PORT_TR_CFG2_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_13_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_14_TR_0,    \
                  PORT_TR_CFG2_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_14_TR_1,    \
                  PORT_TR_CFG2_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_14_TR_2,    \
                  PORT_TR_CFG2_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_14_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_15_TR_0,    \
                  PORT_TR_CFG2_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_15_TR_1,    \
                  PORT_TR_CFG2_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_15_TR_2,    \
                  PORT_TR_CFG2_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_15_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_0_TR_0,    \
                  PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_0_TR_1,    \
                  PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_0_TR_2,    \
                  PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_0_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_1_TR_0,    \
                  PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_1_TR_1,    \
                  PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_1_TR_2,    \
                  PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_1_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_2_TR_0,    \
                  PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_2_TR_1,    \
                  PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_2_TR_2,    \
                  PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_2_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_3_TR_0,    \
                  PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_3_TR_1,    \
                  PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_3_TR_2,    \
                  PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_3_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_4_TR_0,    \
                  PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_4_TR_1,    \
                  PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_4_TR_2,    \
                  PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_4_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_5_TR_0,    \
                  PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_5_TR_1,    \
                  PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_5_TR_2,    \
                  PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_5_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_6_TR_0,    \
                  PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_6_TR_1,    \
                  PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_6_TR_2,    \
                  PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_6_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_7_TR_0,    \
                  PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_7_TR_1,    \
                  PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_7_TR_2,    \
                  PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_7_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_8_TR_0,    \
                  PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_8_TR_1,    \
                  PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_8_TR_2,    \
                  PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_8_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_9_TR_0,    \
                  PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_9_TR_1,    \
                  PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_9_TR_2,    \
                  PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_9_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_10_TR_0,    \
                  PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_10_TR_1,    \
                  PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_10_TR_2,    \
                  PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_10_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_11_TR_0,    \
                  PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_11_TR_1,    \
                  PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_11_TR_2,    \
                  PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_11_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_12_TR_0,    \
                  PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_12_TR_1,    \
                  PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_12_TR_2,    \
                  PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_12_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_13_TR_0,    \
                  PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_13_TR_1,    \
                  PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_13_TR_2,    \
                  PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_13_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_14_TR_0,    \
                  PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_14_TR_1,    \
                  PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_14_TR_2,    \
                  PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_14_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_15_TR_0,    \
                  PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_15_TR_1,    \
                  PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_15_TR_2,    \
                  PORT_TR_CFG2_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_15_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_16_TR_0,    \
                  PORT_TR_CFG2_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_16_TR_1,    \
                  PORT_TR_CFG2_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_16_TR_2,    \
                  PORT_TR_CFG2_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_16_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_17_TR_0,    \
                  PORT_TR_CFG2_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_17_TR_1,    \
                  PORT_TR_CFG2_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_17_TR_2,    \
                  PORT_TR_CFG2_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_17_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_18_TR_0,    \
                  PORT_TR_CFG2_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_18_TR_1,    \
                  PORT_TR_CFG2_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_18_TR_2,    \
                  PORT_TR_CFG2_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_18_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_19_TR_0,    \
                  PORT_TR_CFG2_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_19_TR_1,    \
                  PORT_TR_CFG2_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_19_TR_2,    \
                  PORT_TR_CFG2_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_19_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_20_TR_0,    \
                  PORT_TR_CFG2_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_20_TR_1,    \
                  PORT_TR_CFG2_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_20_TR_2,    \
                  PORT_TR_CFG2_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_20_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_21_TR_0,    \
                  PORT_TR_CFG2_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_21_TR_1,    \
                  PORT_TR_CFG2_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_21_TR_2,    \
                  PORT_TR_CFG2_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_21_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_22_TR_0,    \
                  PORT_TR_CFG2_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_22_TR_1,    \
                  PORT_TR_CFG2_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_22_TR_2,    \
                  PORT_TR_CFG2_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_22_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_23_TR_0,    \
                  PORT_TR_CFG2_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_23_TR_1,    \
                  PORT_TR_CFG2_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_23_TR_2,    \
                  PORT_TR_CFG2_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_23_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_24_TR_0,    \
                  PORT_TR_CFG2_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_24_TR_1,    \
                  PORT_TR_CFG2_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_24_TR_2,    \
                  PORT_TR_CFG2_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_24_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_25_TR_0,    \
                  PORT_TR_CFG2_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_25_TR_1,    \
                  PORT_TR_CFG2_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_25_TR_2,    \
                  PORT_TR_CFG2_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_25_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_26_TR_0,    \
                  PORT_TR_CFG2_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_26_TR_1,    \
                  PORT_TR_CFG2_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_26_TR_2,    \
                  PORT_TR_CFG2_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_26_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_0_TR_0,    \
                  PORT_TR_CFG2_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_0_TR_1,    \
                  PORT_TR_CFG2_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_0_TR_2,    \
                  PORT_TR_CFG2_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_0_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_1_TR_0,    \
                  PORT_TR_CFG2_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_1_TR_1,    \
                  PORT_TR_CFG2_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_1_TR_2,    \
                  PORT_TR_CFG2_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_1_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_2_TR_0,    \
                  PORT_TR_CFG2_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_2_TR_1,    \
                  PORT_TR_CFG2_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_2_TR_2,    \
                  PORT_TR_CFG2_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_2_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_3_TR_0,    \
                  PORT_TR_CFG2_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_3_TR_1,    \
                  PORT_TR_CFG2_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_3_TR_2,    \
                  PORT_TR_CFG2_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_3_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_4_TR_0,    \
                  PORT_TR_CFG2_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_4_TR_1,    \
                  PORT_TR_CFG2_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_4_TR_2,    \
                  PORT_TR_CFG2_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_4_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_5_TR_0,    \
                  PORT_TR_CFG2_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_5_TR_1,    \
                  PORT_TR_CFG2_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_5_TR_2,    \
                  PORT_TR_CFG2_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_5_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_6_TR_0,    \
                  PORT_TR_CFG2_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_6_TR_1,    \
                  PORT_TR_CFG2_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_6_TR_2,    \
                  PORT_TR_CFG2_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_6_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_7_TR_0,    \
                  PORT_TR_CFG2_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_7_TR_1,    \
                  PORT_TR_CFG2_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_7_TR_2,    \
                  PORT_TR_CFG2_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_7_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_8_TR_0,    \
                  PORT_TR_CFG2_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_8_TR_1,    \
                  PORT_TR_CFG2_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_8_TR_2,    \
                  PORT_TR_CFG2_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_8_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_9_TR_0,    \
                  PORT_TR_CFG2_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_9_TR_1,    \
                  PORT_TR_CFG2_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_9_TR_2,    \
                  PORT_TR_CFG2_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_9_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_10_TR_0,    \
                  PORT_TR_CFG2_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_10_TR_1,    \
                  PORT_TR_CFG2_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_10_TR_2,    \
                  PORT_TR_CFG2_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_10_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_11_TR_0,    \
                  PORT_TR_CFG2_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_11_TR_1,    \
                  PORT_TR_CFG2_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_11_TR_2,    \
                  PORT_TR_CFG2_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_11_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_GR_CANTT_OUT_CANFD_0_TR_EVT_SWT_IN_0_TR_0,    \
                  PORT_TR_CFG2_GR_CANTT_OUT_CANFD_0_TR_EVT_SWT_IN_0_TR_1,    \
                  PORT_TR_CFG2_GR_CANTT_OUT_CANFD_0_TR_EVT_SWT_IN_0_TR_2,    \
                  PORT_TR_CFG2_GR_CANTT_OUT_CANFD_0_TR_EVT_SWT_IN_0_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_GR_CANTT_OUT_CANFD_0_TR_EVT_SWT_IN_1_TR_0,    \
                  PORT_TR_CFG2_GR_CANTT_OUT_CANFD_0_TR_EVT_SWT_IN_1_TR_1,    \
                  PORT_TR_CFG2_GR_CANTT_OUT_CANFD_0_TR_EVT_SWT_IN_1_TR_2,    \
                  PORT_TR_CFG2_GR_CANTT_OUT_CANFD_0_TR_EVT_SWT_IN_1_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_GR_CANTT_OUT_CANFD_0_TR_EVT_SWT_IN_2_TR_0,    \
                  PORT_TR_CFG2_GR_CANTT_OUT_CANFD_0_TR_EVT_SWT_IN_2_TR_1,    \
                  PORT_TR_CFG2_GR_CANTT_OUT_CANFD_0_TR_EVT_SWT_IN_2_TR_2,    \
                  PORT_TR_CFG2_GR_CANTT_OUT_CANFD_0_TR_EVT_SWT_IN_2_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_0_TR_0,    \
                  PORT_TR_CFG2_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_0_TR_1,    \
                  PORT_TR_CFG2_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_0_TR_2,    \
                  PORT_TR_CFG2_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_0_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_1_TR_0,    \
                  PORT_TR_CFG2_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_1_TR_1,    \
                  PORT_TR_CFG2_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_1_TR_2,    \
                  PORT_TR_CFG2_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_1_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_2_TR_0,    \
                  PORT_TR_CFG2_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_2_TR_1,    \
                  PORT_TR_CFG2_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_2_TR_2,    \
                  PORT_TR_CFG2_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_2_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_3_TR_0,    \
                  PORT_TR_CFG2_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_3_TR_1,    \
                  PORT_TR_CFG2_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_3_TR_2,    \
                  PORT_TR_CFG2_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_3_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_GR_DEBUGMAIN_OUT_PERI_TR_IO_OUTPUT_0_TR_0,    \
                  PORT_TR_CFG2_GR_DEBUGMAIN_OUT_PERI_TR_IO_OUTPUT_0_TR_1,    \
                  PORT_TR_CFG2_GR_DEBUGMAIN_OUT_PERI_TR_IO_OUTPUT_0_TR_2,    \
                  PORT_TR_CFG2_GR_DEBUGMAIN_OUT_PERI_TR_IO_OUTPUT_0_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_GR_DEBUGMAIN_OUT_PERI_TR_IO_OUTPUT_1_TR_0,    \
                  PORT_TR_CFG2_GR_DEBUGMAIN_OUT_PERI_TR_IO_OUTPUT_1_TR_1,    \
                  PORT_TR_CFG2_GR_DEBUGMAIN_OUT_PERI_TR_IO_OUTPUT_1_TR_2,    \
                  PORT_TR_CFG2_GR_DEBUGMAIN_OUT_PERI_TR_IO_OUTPUT_1_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_GR_DEBUGMAIN_OUT_CPUSS_CTI_TR_IN_0_TR_0,    \
                  PORT_TR_CFG2_GR_DEBUGMAIN_OUT_CPUSS_CTI_TR_IN_0_TR_1,    \
                  PORT_TR_CFG2_GR_DEBUGMAIN_OUT_CPUSS_CTI_TR_IN_0_TR_2,    \
                  PORT_TR_CFG2_GR_DEBUGMAIN_OUT_CPUSS_CTI_TR_IN_0_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_GR_DEBUGMAIN_OUT_CPUSS_CTI_TR_IN_1_TR_0,    \
                  PORT_TR_CFG2_GR_DEBUGMAIN_OUT_CPUSS_CTI_TR_IN_1_TR_1,    \
                  PORT_TR_CFG2_GR_DEBUGMAIN_OUT_CPUSS_CTI_TR_IN_1_TR_2,    \
                  PORT_TR_CFG2_GR_DEBUGMAIN_OUT_CPUSS_CTI_TR_IN_1_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_GR_DEBUGMAIN_OUT_PERI_TR_DBG_FREEZE_TR_0,    \
                  PORT_TR_CFG2_GR_DEBUGMAIN_OUT_PERI_TR_DBG_FREEZE_TR_1,    \
                  PORT_TR_CFG2_GR_DEBUGMAIN_OUT_PERI_TR_DBG_FREEZE_TR_2,    \
                  PORT_TR_CFG2_GR_DEBUGMAIN_OUT_PERI_TR_DBG_FREEZE_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_GR_DEBUGMAIN_OUT_PASS_0_TR_DEBUG_FREEZE_TR_0,    \
                  PORT_TR_CFG2_GR_DEBUGMAIN_OUT_PASS_0_TR_DEBUG_FREEZE_TR_1,    \
                  PORT_TR_CFG2_GR_DEBUGMAIN_OUT_PASS_0_TR_DEBUG_FREEZE_TR_2,    \
                  PORT_TR_CFG2_GR_DEBUGMAIN_OUT_PASS_0_TR_DEBUG_FREEZE_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_GR_DEBUGMAIN_OUT_SRSS_TR_DEBUG_FREEZE_WDT_TR_0,    \
                  PORT_TR_CFG2_GR_DEBUGMAIN_OUT_SRSS_TR_DEBUG_FREEZE_WDT_TR_1,    \
                  PORT_TR_CFG2_GR_DEBUGMAIN_OUT_SRSS_TR_DEBUG_FREEZE_WDT_TR_2,    \
                  PORT_TR_CFG2_GR_DEBUGMAIN_OUT_SRSS_TR_DEBUG_FREEZE_WDT_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_GR_DEBUGMAIN_OUT_SRSS_TR_DEBUG_FREEZE_MCWDT_0_TR_0,    \
                  PORT_TR_CFG2_GR_DEBUGMAIN_OUT_SRSS_TR_DEBUG_FREEZE_MCWDT_0_TR_1,    \
                  PORT_TR_CFG2_GR_DEBUGMAIN_OUT_SRSS_TR_DEBUG_FREEZE_MCWDT_0_TR_2,    \
                  PORT_TR_CFG2_GR_DEBUGMAIN_OUT_SRSS_TR_DEBUG_FREEZE_MCWDT_0_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_GR_DEBUGMAIN_OUT_SRSS_TR_DEBUG_FREEZE_MCWDT_1_TR_0,    \
                  PORT_TR_CFG2_GR_DEBUGMAIN_OUT_SRSS_TR_DEBUG_FREEZE_MCWDT_1_TR_1,    \
                  PORT_TR_CFG2_GR_DEBUGMAIN_OUT_SRSS_TR_DEBUG_FREEZE_MCWDT_1_TR_2,    \
                  PORT_TR_CFG2_GR_DEBUGMAIN_OUT_SRSS_TR_DEBUG_FREEZE_MCWDT_1_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_GR_DEBUGMAIN_OUT_TCPWM_0_TR_DEBUG_FREEZE_TR_0,    \
                  PORT_TR_CFG2_GR_DEBUGMAIN_OUT_TCPWM_0_TR_DEBUG_FREEZE_TR_1,    \
                  PORT_TR_CFG2_GR_DEBUGMAIN_OUT_TCPWM_0_TR_DEBUG_FREEZE_TR_2,    \
                  PORT_TR_CFG2_GR_DEBUGMAIN_OUT_TCPWM_0_TR_DEBUG_FREEZE_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_1_TR_0,    \
                  PORT_TR_CFG2_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_1_TR_1,    \
                  PORT_TR_CFG2_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_1_TR_2,    \
                  PORT_TR_CFG2_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_1_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_2_TR_0,    \
                  PORT_TR_CFG2_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_2_TR_1,    \
                  PORT_TR_CFG2_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_2_TR_2,    \
                  PORT_TR_CFG2_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_2_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_3_TR_0,    \
                  PORT_TR_CFG2_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_3_TR_1,    \
                  PORT_TR_CFG2_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_3_TR_2,    \
                  PORT_TR_CFG2_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_3_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_4_TR_0,    \
                  PORT_TR_CFG2_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_4_TR_1,    \
                  PORT_TR_CFG2_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_4_TR_2,    \
                  PORT_TR_CFG2_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_4_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_5_TR_0,    \
                  PORT_TR_CFG2_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_5_TR_1,    \
                  PORT_TR_CFG2_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_5_TR_2,    \
                  PORT_TR_CFG2_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_5_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_6_TR_0,    \
                  PORT_TR_CFG2_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_6_TR_1,    \
                  PORT_TR_CFG2_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_6_TR_2,    \
                  PORT_TR_CFG2_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_6_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_7_TR_0,    \
                  PORT_TR_CFG2_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_7_TR_1,    \
                  PORT_TR_CFG2_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_7_TR_2,    \
                  PORT_TR_CFG2_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_7_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_8_TR_0,    \
                  PORT_TR_CFG2_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_8_TR_1,    \
                  PORT_TR_CFG2_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_8_TR_2,    \
                  PORT_TR_CFG2_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_8_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_9_TR_0,    \
                  PORT_TR_CFG2_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_9_TR_1,    \
                  PORT_TR_CFG2_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_9_TR_2,    \
                  PORT_TR_CFG2_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_9_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_10_TR_0,    \
                  PORT_TR_CFG2_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_10_TR_1,    \
                  PORT_TR_CFG2_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_10_TR_2,    \
                  PORT_TR_CFG2_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_10_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_0_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_0_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_0_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_0_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_1_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_1_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_1_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_1_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_2_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_2_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_2_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_2_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_3_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_3_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_3_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_3_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_4_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_4_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_4_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_4_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_6_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_6_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_6_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_6_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_7_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_7_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_7_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_7_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_8_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_8_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_8_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_8_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_9_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_9_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_9_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_9_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_0_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_0_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_0_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_0_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_1_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_1_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_1_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_1_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_2_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_2_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_2_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_2_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_3_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_3_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_3_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_3_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_4_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_4_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_4_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_4_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_5_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_5_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_5_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_5_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_6_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_6_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_6_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_6_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_7_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_7_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_7_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_7_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_8_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_8_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_8_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_8_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_9_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_9_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_9_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_9_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_10_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_10_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_10_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_10_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_11_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_11_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_11_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_11_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_12_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_12_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_12_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_12_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_13_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_13_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_13_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_13_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_14_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_14_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_14_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_14_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_15_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_15_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_15_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_15_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_16_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_16_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_16_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_16_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_17_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_17_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_17_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_17_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_18_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_18_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_18_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_18_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_19_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_19_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_19_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_19_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_20_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_20_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_20_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_20_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_21_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_21_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_21_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_21_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_22_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_22_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_22_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_22_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_23_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_23_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_23_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_23_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_32_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_32_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_32_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_32_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_33_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_33_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_33_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_33_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_34_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_34_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_34_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_34_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_35_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_35_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_35_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_35_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_36_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_36_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_36_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_36_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_37_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_37_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_37_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_37_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_38_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_38_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_38_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_38_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_39_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_39_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_39_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_39_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_40_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_40_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_40_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_40_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_41_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_41_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_41_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_41_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_42_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_42_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_42_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_42_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_43_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_43_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_43_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_43_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_44_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_44_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_44_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_44_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_45_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_45_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_45_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_45_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_46_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_46_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_46_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_46_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_47_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_47_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_47_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_47_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_48_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_48_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_48_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_48_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_49_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_49_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_49_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_49_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_50_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_50_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_50_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_50_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_51_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_51_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_51_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_51_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_52_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_52_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_52_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_52_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_53_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_53_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_53_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_53_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_54_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_54_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_54_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_54_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_55_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_55_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_55_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_55_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_56_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_56_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_56_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_56_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_57_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_57_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_57_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_57_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_58_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_58_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_58_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_58_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_59_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_59_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_59_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_59_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_60_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_60_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_60_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_60_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_61_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_61_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_61_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_61_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_62_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_62_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_62_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_62_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_63_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_63_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_63_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_63_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_64_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_64_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_64_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_64_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_65_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_65_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_65_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_65_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_66_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_66_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_66_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_66_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_67_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_67_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_67_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_67_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_68_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_68_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_68_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_68_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_69_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_69_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_69_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_69_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_70_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_70_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_70_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_70_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_71_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_71_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_71_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_71_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_28_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_28_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_28_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_28_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_29_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_29_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_29_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_29_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_30_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_30_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_30_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_30_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_31_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_31_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_31_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_31_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_32_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_32_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_32_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_32_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_33_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_33_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_33_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_33_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_34_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_34_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_34_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_34_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_35_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_35_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_35_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_35_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_36_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_36_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_36_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_36_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_37_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_37_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_37_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_37_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_38_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_38_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_38_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_38_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_39_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_39_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_39_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_39_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_40_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_40_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_40_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_40_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_41_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_41_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_41_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_41_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_42_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_42_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_42_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_42_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_43_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_43_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_43_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_43_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_44_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_44_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_44_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_44_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_45_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_45_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_45_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_45_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_46_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_46_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_46_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_46_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_47_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_47_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_47_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_47_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_48_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_48_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_48_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_48_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_49_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_49_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_49_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_49_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_50_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_50_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_50_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_50_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_51_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_51_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_51_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_51_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_52_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_52_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_52_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_52_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_53_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_53_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_53_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_53_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_54_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_54_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_54_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_54_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_55_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_55_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_55_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_55_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_56_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_56_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_56_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_56_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_57_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_57_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_57_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_57_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_58_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_58_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_58_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_58_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_59_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_59_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_59_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_59_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_60_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_60_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_60_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_60_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_61_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_61_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_61_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_61_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_62_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_62_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_62_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_62_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_63_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_63_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_63_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_63_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_64_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_64_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_64_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_64_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_65_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_65_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_65_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_65_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_66_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_66_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_66_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_66_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_67_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_67_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_67_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_67_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_68_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_68_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_68_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_68_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_69_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_69_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_69_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_69_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_70_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_70_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_70_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_70_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_71_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_71_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_71_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_71_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_72_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_72_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_72_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_72_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_73_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_73_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_73_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_73_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_74_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_74_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_74_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_74_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_75_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_75_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_75_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_75_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_76_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_76_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_76_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_76_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_77_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_77_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_77_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_77_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_78_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_78_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_78_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_78_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_79_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_79_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_79_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_79_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_80_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_80_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_80_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_80_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_81_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_81_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_81_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_81_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_82_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_82_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_82_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_82_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_83_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_83_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_83_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_83_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_84_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_84_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_84_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_84_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_85_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_85_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_85_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_85_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_86_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_86_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_86_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_86_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_87_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_87_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_87_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_87_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_88_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_88_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_88_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_88_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_89_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_89_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_89_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_89_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_90_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_90_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_90_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_90_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_91_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_91_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_91_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_91_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_770_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_770_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_770_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_770_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_779_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_779_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_779_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_779_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_788_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_788_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_788_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_788_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_797_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_797_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_797_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_797_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_2_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_2_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_2_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_2_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_5_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_5_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_5_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_5_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_8_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_8_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_8_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_8_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_11_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_11_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_11_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_11_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_14_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_14_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_14_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_14_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_17_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_17_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_17_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_17_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_20_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_20_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_20_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_20_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_23_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_23_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_23_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_23_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_26_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_26_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_26_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_26_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_29_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_29_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_29_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_29_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_32_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_32_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_32_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_32_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_35_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_35_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_35_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_35_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_38_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_38_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_38_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_38_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_41_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_41_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_41_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_41_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_44_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_44_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_44_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_44_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_47_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_47_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_47_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_47_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_50_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_50_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_50_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_50_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_53_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_53_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_53_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_53_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_56_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_56_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_56_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_56_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_59_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_59_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_59_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_59_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_773_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_773_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_773_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_773_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_782_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_782_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_782_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_782_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_791_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_791_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_791_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_791_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_800_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_800_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_800_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_800_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_62_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_62_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_62_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_62_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_65_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_65_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_65_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_65_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_68_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_68_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_68_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_68_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_71_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_71_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_71_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_71_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_74_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_74_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_74_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_74_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_77_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_77_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_77_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_77_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_80_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_80_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_80_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_80_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_83_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_83_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_83_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_83_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_86_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_86_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_86_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_86_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_89_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_89_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_89_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_89_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_92_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_92_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_92_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_92_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_95_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_95_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_95_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_95_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_98_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_98_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_98_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_98_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_101_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_101_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_101_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_101_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_104_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_104_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_104_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_104_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_107_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_107_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_107_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_107_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_110_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_110_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_110_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_110_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_113_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_113_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_113_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_113_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_116_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_116_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_116_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_116_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_119_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_119_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_119_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_119_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_122_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_122_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_122_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_122_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_125_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_125_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_125_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_125_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_128_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_128_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_128_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_128_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_131_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_131_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_131_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_131_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_134_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_134_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_134_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_134_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_137_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_137_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_137_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_137_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_140_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_140_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_140_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_140_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_143_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_143_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_143_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_143_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_776_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_776_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_776_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_776_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_785_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_785_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_785_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_785_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_794_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_794_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_794_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_794_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_803_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_803_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_803_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_803_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_146_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_146_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_146_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_146_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_149_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_149_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_149_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_149_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_152_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_152_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_152_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_152_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_155_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_155_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_155_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_155_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_16_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_16_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_16_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_16_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_17_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_17_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_17_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_17_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_18_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_18_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_18_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_18_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_19_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_19_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_19_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_19_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_20_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_20_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_20_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_20_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_21_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_21_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_21_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_21_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_22_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_22_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_22_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_22_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_23_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_23_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_23_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_23_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_24_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_24_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_24_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_24_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_25_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_25_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_25_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_25_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_26_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_26_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_26_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_26_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_27_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_27_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_27_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_27_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_24_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_24_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_24_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_24_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_25_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_25_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_25_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_25_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_26_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_26_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_26_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_26_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_27_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_27_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_27_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_27_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_28_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_28_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_28_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_28_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_29_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_29_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_29_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_29_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_30_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_30_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_30_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_30_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_31_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_31_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_31_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_31_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_32_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_32_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_32_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_32_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_33_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_33_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_33_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_33_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_34_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_34_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_34_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_34_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_35_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_35_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_35_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_35_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_CAN0_DW_ACK_OUT_CANFD_0_TR_DBG_DMA_ACK_0_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_CAN0_DW_ACK_OUT_CANFD_0_TR_DBG_DMA_ACK_0_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_CAN0_DW_ACK_OUT_CANFD_0_TR_DBG_DMA_ACK_0_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_CAN0_DW_ACK_OUT_CANFD_0_TR_DBG_DMA_ACK_0_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_CAN0_DW_ACK_OUT_CANFD_0_TR_DBG_DMA_ACK_1_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_CAN0_DW_ACK_OUT_CANFD_0_TR_DBG_DMA_ACK_1_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_CAN0_DW_ACK_OUT_CANFD_0_TR_DBG_DMA_ACK_1_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_CAN0_DW_ACK_OUT_CANFD_0_TR_DBG_DMA_ACK_1_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_CAN0_DW_ACK_OUT_CANFD_0_TR_DBG_DMA_ACK_2_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_CAN0_DW_ACK_OUT_CANFD_0_TR_DBG_DMA_ACK_2_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_CAN0_DW_ACK_OUT_CANFD_0_TR_DBG_DMA_ACK_2_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_CAN0_DW_ACK_OUT_CANFD_0_TR_DBG_DMA_ACK_2_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_0_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_0_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_0_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_0_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_1_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_1_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_1_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_1_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_2_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_2_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_2_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_2_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_3_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_3_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_3_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_3_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_8_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_8_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_8_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_8_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_9_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_9_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_9_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_9_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_10_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_10_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_10_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_10_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_11_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_11_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_11_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_11_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_12_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_12_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_12_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_12_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_13_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_13_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_13_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_13_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_14_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_14_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_14_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_14_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_15_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_15_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_15_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_15_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_16_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_16_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_16_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_16_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_17_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_17_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_17_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_17_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_18_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_18_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_18_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_18_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_19_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_19_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_19_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_19_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_20_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_20_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_20_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_20_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_21_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_21_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_21_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_21_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_22_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_22_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_22_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_22_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_23_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_23_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_23_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_23_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_EVTGEN_CXPI_TR_OUT_CXPI_0_TR_CMD_TX_HEADER_0_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_EVTGEN_CXPI_TR_OUT_CXPI_0_TR_CMD_TX_HEADER_0_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_EVTGEN_CXPI_TR_OUT_CXPI_0_TR_CMD_TX_HEADER_0_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_EVTGEN_CXPI_TR_OUT_CXPI_0_TR_CMD_TX_HEADER_0_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_EVTGEN_CXPI_TR_OUT_CXPI_0_TR_CMD_TX_HEADER_1_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_EVTGEN_CXPI_TR_OUT_CXPI_0_TR_CMD_TX_HEADER_1_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_EVTGEN_CXPI_TR_OUT_CXPI_0_TR_CMD_TX_HEADER_1_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_EVTGEN_CXPI_TR_OUT_CXPI_0_TR_CMD_TX_HEADER_1_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_EVTGEN_CXPI_TR_OUT_CXPI_0_TR_CMD_TX_HEADER_2_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_EVTGEN_CXPI_TR_OUT_CXPI_0_TR_CMD_TX_HEADER_2_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_EVTGEN_CXPI_TR_OUT_CXPI_0_TR_CMD_TX_HEADER_2_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_EVTGEN_CXPI_TR_OUT_CXPI_0_TR_CMD_TX_HEADER_2_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_36_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_36_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_36_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_36_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_37_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_37_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_37_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_37_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_38_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_38_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_38_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_38_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_39_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_39_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_39_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_39_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_40_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_40_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_40_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_40_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_41_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_41_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_41_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_41_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_42_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_42_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_42_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_42_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG2_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_43_TR_0,    \
                  PORT_TR_CFG2_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_43_TR_1,    \
                  PORT_TR_CFG2_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_43_TR_2,    \
                  PORT_TR_CFG2_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_43_TR_3),   \
}
#define PORT_TRIGGER_CFG3_CONFIG    \
{    \
  PORT_SET_TR_CTL(PORT_TR_CFG3_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_0_TR_0,    \
                  PORT_TR_CFG3_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_0_TR_1,    \
                  PORT_TR_CFG3_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_0_TR_2,    \
                  PORT_TR_CFG3_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_0_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_1_TR_0,    \
                  PORT_TR_CFG3_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_1_TR_1,    \
                  PORT_TR_CFG3_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_1_TR_2,    \
                  PORT_TR_CFG3_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_1_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_2_TR_0,    \
                  PORT_TR_CFG3_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_2_TR_1,    \
                  PORT_TR_CFG3_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_2_TR_2,    \
                  PORT_TR_CFG3_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_2_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_3_TR_0,    \
                  PORT_TR_CFG3_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_3_TR_1,    \
                  PORT_TR_CFG3_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_3_TR_2,    \
                  PORT_TR_CFG3_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_3_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_4_TR_0,    \
                  PORT_TR_CFG3_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_4_TR_1,    \
                  PORT_TR_CFG3_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_4_TR_2,    \
                  PORT_TR_CFG3_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_4_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_5_TR_0,    \
                  PORT_TR_CFG3_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_5_TR_1,    \
                  PORT_TR_CFG3_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_5_TR_2,    \
                  PORT_TR_CFG3_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_5_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_6_TR_0,    \
                  PORT_TR_CFG3_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_6_TR_1,    \
                  PORT_TR_CFG3_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_6_TR_2,    \
                  PORT_TR_CFG3_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_6_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_7_TR_0,    \
                  PORT_TR_CFG3_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_7_TR_1,    \
                  PORT_TR_CFG3_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_7_TR_2,    \
                  PORT_TR_CFG3_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_7_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_0_TR_0,    \
                  PORT_TR_CFG3_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_0_TR_1,    \
                  PORT_TR_CFG3_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_0_TR_2,    \
                  PORT_TR_CFG3_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_0_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_1_TR_0,    \
                  PORT_TR_CFG3_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_1_TR_1,    \
                  PORT_TR_CFG3_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_1_TR_2,    \
                  PORT_TR_CFG3_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_1_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_2_TR_0,    \
                  PORT_TR_CFG3_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_2_TR_1,    \
                  PORT_TR_CFG3_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_2_TR_2,    \
                  PORT_TR_CFG3_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_2_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_3_TR_0,    \
                  PORT_TR_CFG3_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_3_TR_1,    \
                  PORT_TR_CFG3_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_3_TR_2,    \
                  PORT_TR_CFG3_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_3_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_4_TR_0,    \
                  PORT_TR_CFG3_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_4_TR_1,    \
                  PORT_TR_CFG3_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_4_TR_2,    \
                  PORT_TR_CFG3_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_4_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_5_TR_0,    \
                  PORT_TR_CFG3_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_5_TR_1,    \
                  PORT_TR_CFG3_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_5_TR_2,    \
                  PORT_TR_CFG3_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_5_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_6_TR_0,    \
                  PORT_TR_CFG3_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_6_TR_1,    \
                  PORT_TR_CFG3_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_6_TR_2,    \
                  PORT_TR_CFG3_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_6_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_7_TR_0,    \
                  PORT_TR_CFG3_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_7_TR_1,    \
                  PORT_TR_CFG3_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_7_TR_2,    \
                  PORT_TR_CFG3_GR_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_7_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_0_TR_0,    \
                  PORT_TR_CFG3_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_0_TR_1,    \
                  PORT_TR_CFG3_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_0_TR_2,    \
                  PORT_TR_CFG3_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_0_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_1_TR_0,    \
                  PORT_TR_CFG3_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_1_TR_1,    \
                  PORT_TR_CFG3_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_1_TR_2,    \
                  PORT_TR_CFG3_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_1_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_2_TR_0,    \
                  PORT_TR_CFG3_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_2_TR_1,    \
                  PORT_TR_CFG3_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_2_TR_2,    \
                  PORT_TR_CFG3_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_2_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_3_TR_0,    \
                  PORT_TR_CFG3_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_3_TR_1,    \
                  PORT_TR_CFG3_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_3_TR_2,    \
                  PORT_TR_CFG3_GR_MDMA_OUT_CPUSS_DMAC_TR_IN_3_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_8_TR_0,    \
                  PORT_TR_CFG3_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_8_TR_1,    \
                  PORT_TR_CFG3_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_8_TR_2,    \
                  PORT_TR_CFG3_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_8_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_9_TR_0,    \
                  PORT_TR_CFG3_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_9_TR_1,    \
                  PORT_TR_CFG3_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_9_TR_2,    \
                  PORT_TR_CFG3_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_9_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_10_TR_0,    \
                  PORT_TR_CFG3_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_10_TR_1,    \
                  PORT_TR_CFG3_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_10_TR_2,    \
                  PORT_TR_CFG3_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_10_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_11_TR_0,    \
                  PORT_TR_CFG3_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_11_TR_1,    \
                  PORT_TR_CFG3_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_11_TR_2,    \
                  PORT_TR_CFG3_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_11_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_12_TR_0,    \
                  PORT_TR_CFG3_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_12_TR_1,    \
                  PORT_TR_CFG3_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_12_TR_2,    \
                  PORT_TR_CFG3_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_12_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_13_TR_0,    \
                  PORT_TR_CFG3_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_13_TR_1,    \
                  PORT_TR_CFG3_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_13_TR_2,    \
                  PORT_TR_CFG3_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_13_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_14_TR_0,    \
                  PORT_TR_CFG3_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_14_TR_1,    \
                  PORT_TR_CFG3_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_14_TR_2,    \
                  PORT_TR_CFG3_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_14_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_15_TR_0,    \
                  PORT_TR_CFG3_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_15_TR_1,    \
                  PORT_TR_CFG3_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_15_TR_2,    \
                  PORT_TR_CFG3_GR_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_15_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_0_TR_0,    \
                  PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_0_TR_1,    \
                  PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_0_TR_2,    \
                  PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_0_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_1_TR_0,    \
                  PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_1_TR_1,    \
                  PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_1_TR_2,    \
                  PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_1_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_2_TR_0,    \
                  PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_2_TR_1,    \
                  PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_2_TR_2,    \
                  PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_2_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_3_TR_0,    \
                  PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_3_TR_1,    \
                  PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_3_TR_2,    \
                  PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_3_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_4_TR_0,    \
                  PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_4_TR_1,    \
                  PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_4_TR_2,    \
                  PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_4_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_5_TR_0,    \
                  PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_5_TR_1,    \
                  PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_5_TR_2,    \
                  PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_5_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_6_TR_0,    \
                  PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_6_TR_1,    \
                  PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_6_TR_2,    \
                  PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_6_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_7_TR_0,    \
                  PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_7_TR_1,    \
                  PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_7_TR_2,    \
                  PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_7_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_8_TR_0,    \
                  PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_8_TR_1,    \
                  PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_8_TR_2,    \
                  PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_8_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_9_TR_0,    \
                  PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_9_TR_1,    \
                  PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_9_TR_2,    \
                  PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_9_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_10_TR_0,    \
                  PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_10_TR_1,    \
                  PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_10_TR_2,    \
                  PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_10_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_11_TR_0,    \
                  PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_11_TR_1,    \
                  PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_11_TR_2,    \
                  PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_11_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_12_TR_0,    \
                  PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_12_TR_1,    \
                  PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_12_TR_2,    \
                  PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_12_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_13_TR_0,    \
                  PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_13_TR_1,    \
                  PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_13_TR_2,    \
                  PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_13_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_14_TR_0,    \
                  PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_14_TR_1,    \
                  PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_14_TR_2,    \
                  PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_14_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_15_TR_0,    \
                  PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_15_TR_1,    \
                  PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_15_TR_2,    \
                  PORT_TR_CFG3_GR_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_15_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_16_TR_0,    \
                  PORT_TR_CFG3_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_16_TR_1,    \
                  PORT_TR_CFG3_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_16_TR_2,    \
                  PORT_TR_CFG3_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_16_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_17_TR_0,    \
                  PORT_TR_CFG3_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_17_TR_1,    \
                  PORT_TR_CFG3_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_17_TR_2,    \
                  PORT_TR_CFG3_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_17_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_18_TR_0,    \
                  PORT_TR_CFG3_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_18_TR_1,    \
                  PORT_TR_CFG3_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_18_TR_2,    \
                  PORT_TR_CFG3_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_18_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_19_TR_0,    \
                  PORT_TR_CFG3_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_19_TR_1,    \
                  PORT_TR_CFG3_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_19_TR_2,    \
                  PORT_TR_CFG3_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_19_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_20_TR_0,    \
                  PORT_TR_CFG3_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_20_TR_1,    \
                  PORT_TR_CFG3_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_20_TR_2,    \
                  PORT_TR_CFG3_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_20_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_21_TR_0,    \
                  PORT_TR_CFG3_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_21_TR_1,    \
                  PORT_TR_CFG3_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_21_TR_2,    \
                  PORT_TR_CFG3_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_21_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_22_TR_0,    \
                  PORT_TR_CFG3_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_22_TR_1,    \
                  PORT_TR_CFG3_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_22_TR_2,    \
                  PORT_TR_CFG3_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_22_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_23_TR_0,    \
                  PORT_TR_CFG3_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_23_TR_1,    \
                  PORT_TR_CFG3_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_23_TR_2,    \
                  PORT_TR_CFG3_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_23_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_24_TR_0,    \
                  PORT_TR_CFG3_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_24_TR_1,    \
                  PORT_TR_CFG3_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_24_TR_2,    \
                  PORT_TR_CFG3_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_24_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_25_TR_0,    \
                  PORT_TR_CFG3_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_25_TR_1,    \
                  PORT_TR_CFG3_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_25_TR_2,    \
                  PORT_TR_CFG3_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_25_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_26_TR_0,    \
                  PORT_TR_CFG3_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_26_TR_1,    \
                  PORT_TR_CFG3_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_26_TR_2,    \
                  PORT_TR_CFG3_GR_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_26_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_0_TR_0,    \
                  PORT_TR_CFG3_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_0_TR_1,    \
                  PORT_TR_CFG3_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_0_TR_2,    \
                  PORT_TR_CFG3_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_0_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_1_TR_0,    \
                  PORT_TR_CFG3_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_1_TR_1,    \
                  PORT_TR_CFG3_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_1_TR_2,    \
                  PORT_TR_CFG3_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_1_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_2_TR_0,    \
                  PORT_TR_CFG3_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_2_TR_1,    \
                  PORT_TR_CFG3_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_2_TR_2,    \
                  PORT_TR_CFG3_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_2_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_3_TR_0,    \
                  PORT_TR_CFG3_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_3_TR_1,    \
                  PORT_TR_CFG3_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_3_TR_2,    \
                  PORT_TR_CFG3_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_3_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_4_TR_0,    \
                  PORT_TR_CFG3_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_4_TR_1,    \
                  PORT_TR_CFG3_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_4_TR_2,    \
                  PORT_TR_CFG3_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_4_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_5_TR_0,    \
                  PORT_TR_CFG3_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_5_TR_1,    \
                  PORT_TR_CFG3_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_5_TR_2,    \
                  PORT_TR_CFG3_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_5_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_6_TR_0,    \
                  PORT_TR_CFG3_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_6_TR_1,    \
                  PORT_TR_CFG3_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_6_TR_2,    \
                  PORT_TR_CFG3_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_6_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_7_TR_0,    \
                  PORT_TR_CFG3_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_7_TR_1,    \
                  PORT_TR_CFG3_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_7_TR_2,    \
                  PORT_TR_CFG3_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_7_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_8_TR_0,    \
                  PORT_TR_CFG3_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_8_TR_1,    \
                  PORT_TR_CFG3_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_8_TR_2,    \
                  PORT_TR_CFG3_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_8_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_9_TR_0,    \
                  PORT_TR_CFG3_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_9_TR_1,    \
                  PORT_TR_CFG3_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_9_TR_2,    \
                  PORT_TR_CFG3_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_9_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_10_TR_0,    \
                  PORT_TR_CFG3_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_10_TR_1,    \
                  PORT_TR_CFG3_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_10_TR_2,    \
                  PORT_TR_CFG3_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_10_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_11_TR_0,    \
                  PORT_TR_CFG3_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_11_TR_1,    \
                  PORT_TR_CFG3_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_11_TR_2,    \
                  PORT_TR_CFG3_GR_PASS_OUT_PASS_0_TR_SAR_GEN_IN_11_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_GR_CANTT_OUT_CANFD_0_TR_EVT_SWT_IN_0_TR_0,    \
                  PORT_TR_CFG3_GR_CANTT_OUT_CANFD_0_TR_EVT_SWT_IN_0_TR_1,    \
                  PORT_TR_CFG3_GR_CANTT_OUT_CANFD_0_TR_EVT_SWT_IN_0_TR_2,    \
                  PORT_TR_CFG3_GR_CANTT_OUT_CANFD_0_TR_EVT_SWT_IN_0_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_GR_CANTT_OUT_CANFD_0_TR_EVT_SWT_IN_1_TR_0,    \
                  PORT_TR_CFG3_GR_CANTT_OUT_CANFD_0_TR_EVT_SWT_IN_1_TR_1,    \
                  PORT_TR_CFG3_GR_CANTT_OUT_CANFD_0_TR_EVT_SWT_IN_1_TR_2,    \
                  PORT_TR_CFG3_GR_CANTT_OUT_CANFD_0_TR_EVT_SWT_IN_1_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_GR_CANTT_OUT_CANFD_0_TR_EVT_SWT_IN_2_TR_0,    \
                  PORT_TR_CFG3_GR_CANTT_OUT_CANFD_0_TR_EVT_SWT_IN_2_TR_1,    \
                  PORT_TR_CFG3_GR_CANTT_OUT_CANFD_0_TR_EVT_SWT_IN_2_TR_2,    \
                  PORT_TR_CFG3_GR_CANTT_OUT_CANFD_0_TR_EVT_SWT_IN_2_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_0_TR_0,    \
                  PORT_TR_CFG3_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_0_TR_1,    \
                  PORT_TR_CFG3_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_0_TR_2,    \
                  PORT_TR_CFG3_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_0_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_1_TR_0,    \
                  PORT_TR_CFG3_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_1_TR_1,    \
                  PORT_TR_CFG3_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_1_TR_2,    \
                  PORT_TR_CFG3_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_1_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_2_TR_0,    \
                  PORT_TR_CFG3_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_2_TR_1,    \
                  PORT_TR_CFG3_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_2_TR_2,    \
                  PORT_TR_CFG3_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_2_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_3_TR_0,    \
                  PORT_TR_CFG3_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_3_TR_1,    \
                  PORT_TR_CFG3_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_3_TR_2,    \
                  PORT_TR_CFG3_GR_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_3_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_GR_DEBUGMAIN_OUT_PERI_TR_IO_OUTPUT_0_TR_0,    \
                  PORT_TR_CFG3_GR_DEBUGMAIN_OUT_PERI_TR_IO_OUTPUT_0_TR_1,    \
                  PORT_TR_CFG3_GR_DEBUGMAIN_OUT_PERI_TR_IO_OUTPUT_0_TR_2,    \
                  PORT_TR_CFG3_GR_DEBUGMAIN_OUT_PERI_TR_IO_OUTPUT_0_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_GR_DEBUGMAIN_OUT_PERI_TR_IO_OUTPUT_1_TR_0,    \
                  PORT_TR_CFG3_GR_DEBUGMAIN_OUT_PERI_TR_IO_OUTPUT_1_TR_1,    \
                  PORT_TR_CFG3_GR_DEBUGMAIN_OUT_PERI_TR_IO_OUTPUT_1_TR_2,    \
                  PORT_TR_CFG3_GR_DEBUGMAIN_OUT_PERI_TR_IO_OUTPUT_1_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_GR_DEBUGMAIN_OUT_CPUSS_CTI_TR_IN_0_TR_0,    \
                  PORT_TR_CFG3_GR_DEBUGMAIN_OUT_CPUSS_CTI_TR_IN_0_TR_1,    \
                  PORT_TR_CFG3_GR_DEBUGMAIN_OUT_CPUSS_CTI_TR_IN_0_TR_2,    \
                  PORT_TR_CFG3_GR_DEBUGMAIN_OUT_CPUSS_CTI_TR_IN_0_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_GR_DEBUGMAIN_OUT_CPUSS_CTI_TR_IN_1_TR_0,    \
                  PORT_TR_CFG3_GR_DEBUGMAIN_OUT_CPUSS_CTI_TR_IN_1_TR_1,    \
                  PORT_TR_CFG3_GR_DEBUGMAIN_OUT_CPUSS_CTI_TR_IN_1_TR_2,    \
                  PORT_TR_CFG3_GR_DEBUGMAIN_OUT_CPUSS_CTI_TR_IN_1_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_GR_DEBUGMAIN_OUT_PERI_TR_DBG_FREEZE_TR_0,    \
                  PORT_TR_CFG3_GR_DEBUGMAIN_OUT_PERI_TR_DBG_FREEZE_TR_1,    \
                  PORT_TR_CFG3_GR_DEBUGMAIN_OUT_PERI_TR_DBG_FREEZE_TR_2,    \
                  PORT_TR_CFG3_GR_DEBUGMAIN_OUT_PERI_TR_DBG_FREEZE_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_GR_DEBUGMAIN_OUT_PASS_0_TR_DEBUG_FREEZE_TR_0,    \
                  PORT_TR_CFG3_GR_DEBUGMAIN_OUT_PASS_0_TR_DEBUG_FREEZE_TR_1,    \
                  PORT_TR_CFG3_GR_DEBUGMAIN_OUT_PASS_0_TR_DEBUG_FREEZE_TR_2,    \
                  PORT_TR_CFG3_GR_DEBUGMAIN_OUT_PASS_0_TR_DEBUG_FREEZE_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_GR_DEBUGMAIN_OUT_SRSS_TR_DEBUG_FREEZE_WDT_TR_0,    \
                  PORT_TR_CFG3_GR_DEBUGMAIN_OUT_SRSS_TR_DEBUG_FREEZE_WDT_TR_1,    \
                  PORT_TR_CFG3_GR_DEBUGMAIN_OUT_SRSS_TR_DEBUG_FREEZE_WDT_TR_2,    \
                  PORT_TR_CFG3_GR_DEBUGMAIN_OUT_SRSS_TR_DEBUG_FREEZE_WDT_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_GR_DEBUGMAIN_OUT_SRSS_TR_DEBUG_FREEZE_MCWDT_0_TR_0,    \
                  PORT_TR_CFG3_GR_DEBUGMAIN_OUT_SRSS_TR_DEBUG_FREEZE_MCWDT_0_TR_1,    \
                  PORT_TR_CFG3_GR_DEBUGMAIN_OUT_SRSS_TR_DEBUG_FREEZE_MCWDT_0_TR_2,    \
                  PORT_TR_CFG3_GR_DEBUGMAIN_OUT_SRSS_TR_DEBUG_FREEZE_MCWDT_0_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_GR_DEBUGMAIN_OUT_SRSS_TR_DEBUG_FREEZE_MCWDT_1_TR_0,    \
                  PORT_TR_CFG3_GR_DEBUGMAIN_OUT_SRSS_TR_DEBUG_FREEZE_MCWDT_1_TR_1,    \
                  PORT_TR_CFG3_GR_DEBUGMAIN_OUT_SRSS_TR_DEBUG_FREEZE_MCWDT_1_TR_2,    \
                  PORT_TR_CFG3_GR_DEBUGMAIN_OUT_SRSS_TR_DEBUG_FREEZE_MCWDT_1_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_GR_DEBUGMAIN_OUT_TCPWM_0_TR_DEBUG_FREEZE_TR_0,    \
                  PORT_TR_CFG3_GR_DEBUGMAIN_OUT_TCPWM_0_TR_DEBUG_FREEZE_TR_1,    \
                  PORT_TR_CFG3_GR_DEBUGMAIN_OUT_TCPWM_0_TR_DEBUG_FREEZE_TR_2,    \
                  PORT_TR_CFG3_GR_DEBUGMAIN_OUT_TCPWM_0_TR_DEBUG_FREEZE_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_1_TR_0,    \
                  PORT_TR_CFG3_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_1_TR_1,    \
                  PORT_TR_CFG3_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_1_TR_2,    \
                  PORT_TR_CFG3_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_1_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_2_TR_0,    \
                  PORT_TR_CFG3_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_2_TR_1,    \
                  PORT_TR_CFG3_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_2_TR_2,    \
                  PORT_TR_CFG3_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_2_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_3_TR_0,    \
                  PORT_TR_CFG3_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_3_TR_1,    \
                  PORT_TR_CFG3_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_3_TR_2,    \
                  PORT_TR_CFG3_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_3_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_4_TR_0,    \
                  PORT_TR_CFG3_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_4_TR_1,    \
                  PORT_TR_CFG3_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_4_TR_2,    \
                  PORT_TR_CFG3_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_4_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_5_TR_0,    \
                  PORT_TR_CFG3_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_5_TR_1,    \
                  PORT_TR_CFG3_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_5_TR_2,    \
                  PORT_TR_CFG3_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_5_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_6_TR_0,    \
                  PORT_TR_CFG3_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_6_TR_1,    \
                  PORT_TR_CFG3_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_6_TR_2,    \
                  PORT_TR_CFG3_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_6_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_7_TR_0,    \
                  PORT_TR_CFG3_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_7_TR_1,    \
                  PORT_TR_CFG3_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_7_TR_2,    \
                  PORT_TR_CFG3_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_7_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_8_TR_0,    \
                  PORT_TR_CFG3_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_8_TR_1,    \
                  PORT_TR_CFG3_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_8_TR_2,    \
                  PORT_TR_CFG3_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_8_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_9_TR_0,    \
                  PORT_TR_CFG3_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_9_TR_1,    \
                  PORT_TR_CFG3_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_9_TR_2,    \
                  PORT_TR_CFG3_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_9_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_10_TR_0,    \
                  PORT_TR_CFG3_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_10_TR_1,    \
                  PORT_TR_CFG3_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_10_TR_2,    \
                  PORT_TR_CFG3_GR_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_10_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_0_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_0_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_0_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_0_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_1_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_1_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_1_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_1_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_2_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_2_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_2_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_2_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_3_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_3_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_3_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_3_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_4_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_4_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_4_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_4_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_6_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_6_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_6_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_6_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_7_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_7_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_7_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_7_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_8_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_8_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_8_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_8_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_9_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_9_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_9_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_9_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_0_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_0_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_0_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_0_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_1_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_1_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_1_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_1_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_2_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_2_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_2_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_2_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_3_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_3_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_3_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_3_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_4_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_4_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_4_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_4_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_5_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_5_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_5_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_5_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_6_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_6_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_6_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_6_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_7_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_7_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_7_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_7_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_8_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_8_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_8_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_8_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_9_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_9_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_9_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_9_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_10_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_10_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_10_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_10_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_11_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_11_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_11_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_11_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_12_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_12_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_12_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_12_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_13_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_13_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_13_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_13_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_14_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_14_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_14_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_14_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_15_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_15_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_15_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_15_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_16_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_16_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_16_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_16_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_17_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_17_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_17_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_17_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_18_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_18_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_18_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_18_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_19_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_19_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_19_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_19_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_20_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_20_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_20_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_20_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_21_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_21_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_21_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_21_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_22_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_22_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_22_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_22_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_23_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_23_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_23_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_23_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_32_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_32_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_32_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_32_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_33_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_33_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_33_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_33_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_34_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_34_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_34_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_34_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_35_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_35_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_35_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_35_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_36_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_36_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_36_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_36_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_37_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_37_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_37_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_37_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_38_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_38_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_38_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_38_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_39_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_39_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_39_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_39_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_40_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_40_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_40_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_40_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_41_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_41_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_41_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_41_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_42_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_42_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_42_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_42_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_43_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_43_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_43_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_43_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_44_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_44_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_44_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_44_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_45_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_45_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_45_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_45_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_46_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_46_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_46_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_46_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_47_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_47_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_47_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_47_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_48_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_48_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_48_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_48_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_49_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_49_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_49_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_49_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_50_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_50_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_50_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_50_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_51_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_51_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_51_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_51_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_52_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_52_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_52_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_52_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_53_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_53_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_53_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_53_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_54_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_54_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_54_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_54_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_55_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_55_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_55_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_55_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_56_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_56_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_56_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_56_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_57_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_57_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_57_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_57_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_58_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_58_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_58_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_58_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_59_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_59_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_59_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_59_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_60_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_60_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_60_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_60_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_61_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_61_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_61_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_61_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_62_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_62_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_62_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_62_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_63_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_63_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_63_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_63_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_64_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_64_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_64_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_64_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_65_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_65_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_65_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_65_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_66_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_66_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_66_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_66_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_67_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_67_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_67_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_67_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_68_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_68_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_68_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_68_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_69_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_69_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_69_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_69_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_70_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_70_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_70_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_70_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_71_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_71_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_71_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_71_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_28_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_28_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_28_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_28_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_29_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_29_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_29_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_29_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_30_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_30_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_30_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_30_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_31_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_31_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_31_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_31_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_32_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_32_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_32_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_32_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_33_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_33_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_33_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_33_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_34_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_34_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_34_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_34_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_35_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_35_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_35_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_35_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_36_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_36_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_36_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_36_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_37_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_37_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_37_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_37_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_38_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_38_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_38_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_38_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_39_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_39_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_39_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_39_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_40_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_40_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_40_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_40_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_41_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_41_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_41_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_41_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_42_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_42_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_42_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_42_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_43_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_43_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_43_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_43_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_44_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_44_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_44_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_44_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_45_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_45_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_45_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_45_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_46_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_46_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_46_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_46_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_47_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_47_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_47_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_47_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_48_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_48_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_48_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_48_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_49_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_49_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_49_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_49_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_50_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_50_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_50_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_50_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_51_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_51_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_51_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_51_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_52_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_52_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_52_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_52_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_53_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_53_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_53_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_53_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_54_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_54_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_54_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_54_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_55_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_55_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_55_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_55_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_56_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_56_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_56_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_56_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_57_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_57_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_57_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_57_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_58_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_58_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_58_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_58_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_59_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_59_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_59_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_59_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_60_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_60_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_60_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_60_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_61_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_61_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_61_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_61_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_62_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_62_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_62_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_62_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_63_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_63_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_63_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_63_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_64_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_64_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_64_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_64_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_65_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_65_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_65_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_65_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_66_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_66_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_66_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_66_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_67_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_67_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_67_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_67_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_68_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_68_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_68_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_68_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_69_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_69_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_69_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_69_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_70_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_70_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_70_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_70_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_71_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_71_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_71_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_71_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_72_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_72_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_72_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_72_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_73_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_73_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_73_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_73_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_74_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_74_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_74_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_74_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_75_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_75_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_75_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_75_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_76_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_76_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_76_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_76_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_77_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_77_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_77_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_77_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_78_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_78_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_78_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_78_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_79_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_79_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_79_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_79_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_80_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_80_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_80_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_80_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_81_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_81_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_81_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_81_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_82_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_82_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_82_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_82_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_83_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_83_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_83_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_83_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_84_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_84_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_84_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_84_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_85_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_85_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_85_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_85_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_86_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_86_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_86_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_86_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_87_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_87_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_87_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_87_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_88_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_88_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_88_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_88_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_89_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_89_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_89_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_89_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_90_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_90_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_90_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_90_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_91_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_91_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_91_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_91_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_770_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_770_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_770_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_770_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_779_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_779_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_779_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_779_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_788_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_788_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_788_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_788_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_797_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_797_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_797_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_797_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_2_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_2_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_2_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_2_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_5_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_5_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_5_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_5_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_8_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_8_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_8_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_8_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_11_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_11_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_11_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_11_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_14_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_14_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_14_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_14_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_17_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_17_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_17_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_17_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_20_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_20_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_20_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_20_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_23_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_23_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_23_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_23_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_26_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_26_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_26_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_26_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_29_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_29_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_29_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_29_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_32_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_32_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_32_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_32_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_35_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_35_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_35_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_35_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_38_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_38_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_38_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_38_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_41_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_41_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_41_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_41_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_44_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_44_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_44_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_44_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_47_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_47_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_47_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_47_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_50_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_50_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_50_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_50_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_53_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_53_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_53_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_53_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_56_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_56_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_56_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_56_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_59_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_59_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_59_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_59_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_773_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_773_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_773_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_773_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_782_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_782_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_782_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_782_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_791_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_791_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_791_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_791_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_800_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_800_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_800_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_800_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_62_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_62_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_62_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_62_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_65_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_65_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_65_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_65_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_68_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_68_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_68_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_68_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_71_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_71_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_71_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_71_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_74_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_74_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_74_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_74_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_77_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_77_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_77_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_77_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_80_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_80_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_80_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_80_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_83_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_83_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_83_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_83_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_86_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_86_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_86_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_86_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_89_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_89_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_89_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_89_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_92_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_92_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_92_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_92_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_95_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_95_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_95_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_95_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_98_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_98_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_98_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_98_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_101_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_101_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_101_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_101_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_104_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_104_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_104_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_104_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_107_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_107_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_107_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_107_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_110_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_110_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_110_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_110_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_113_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_113_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_113_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_113_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_116_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_116_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_116_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_116_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_119_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_119_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_119_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_119_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_122_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_122_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_122_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_122_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_125_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_125_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_125_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_125_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_128_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_128_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_128_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_128_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_131_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_131_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_131_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_131_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_134_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_134_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_134_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_134_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_137_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_137_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_137_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_137_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_140_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_140_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_140_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_140_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_143_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_143_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_143_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_143_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_776_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_776_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_776_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_776_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_785_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_785_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_785_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_785_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_794_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_794_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_794_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_794_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_803_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_803_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_803_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_803_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_146_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_146_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_146_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_146_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_149_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_149_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_149_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_149_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_152_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_152_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_152_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_152_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_155_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_155_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_155_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_155_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_16_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_16_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_16_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_16_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_17_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_17_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_17_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_17_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_18_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_18_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_18_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_18_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_19_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_19_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_19_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_19_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_20_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_20_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_20_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_20_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_21_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_21_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_21_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_21_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_22_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_22_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_22_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_22_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_23_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_23_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_23_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_23_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_24_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_24_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_24_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_24_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_25_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_25_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_25_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_25_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_26_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_26_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_26_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_26_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_27_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_27_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_27_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_27_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_24_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_24_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_24_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_24_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_25_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_25_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_25_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_25_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_26_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_26_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_26_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_26_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_27_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_27_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_27_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_27_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_28_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_28_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_28_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_28_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_29_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_29_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_29_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_29_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_30_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_30_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_30_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_30_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_31_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_31_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_31_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_31_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_32_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_32_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_32_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_32_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_33_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_33_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_33_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_33_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_34_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_34_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_34_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_34_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_35_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_35_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_35_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_35_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_CAN0_DW_ACK_OUT_CANFD_0_TR_DBG_DMA_ACK_0_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_CAN0_DW_ACK_OUT_CANFD_0_TR_DBG_DMA_ACK_0_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_CAN0_DW_ACK_OUT_CANFD_0_TR_DBG_DMA_ACK_0_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_CAN0_DW_ACK_OUT_CANFD_0_TR_DBG_DMA_ACK_0_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_CAN0_DW_ACK_OUT_CANFD_0_TR_DBG_DMA_ACK_1_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_CAN0_DW_ACK_OUT_CANFD_0_TR_DBG_DMA_ACK_1_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_CAN0_DW_ACK_OUT_CANFD_0_TR_DBG_DMA_ACK_1_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_CAN0_DW_ACK_OUT_CANFD_0_TR_DBG_DMA_ACK_1_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_CAN0_DW_ACK_OUT_CANFD_0_TR_DBG_DMA_ACK_2_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_CAN0_DW_ACK_OUT_CANFD_0_TR_DBG_DMA_ACK_2_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_CAN0_DW_ACK_OUT_CANFD_0_TR_DBG_DMA_ACK_2_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_CAN0_DW_ACK_OUT_CANFD_0_TR_DBG_DMA_ACK_2_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_0_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_0_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_0_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_0_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_1_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_1_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_1_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_1_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_2_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_2_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_2_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_2_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_3_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_3_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_3_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_3_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_8_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_8_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_8_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_8_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_9_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_9_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_9_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_9_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_10_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_10_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_10_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_10_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_11_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_11_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_11_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_11_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_12_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_12_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_12_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_12_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_13_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_13_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_13_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_13_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_14_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_14_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_14_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_14_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_15_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_15_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_15_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_15_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_16_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_16_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_16_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_16_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_17_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_17_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_17_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_17_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_18_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_18_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_18_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_18_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_19_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_19_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_19_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_19_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_20_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_20_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_20_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_20_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_21_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_21_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_21_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_21_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_22_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_22_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_22_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_22_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_23_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_23_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_23_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_23_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_EVTGEN_CXPI_TR_OUT_CXPI_0_TR_CMD_TX_HEADER_0_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_EVTGEN_CXPI_TR_OUT_CXPI_0_TR_CMD_TX_HEADER_0_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_EVTGEN_CXPI_TR_OUT_CXPI_0_TR_CMD_TX_HEADER_0_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_EVTGEN_CXPI_TR_OUT_CXPI_0_TR_CMD_TX_HEADER_0_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_EVTGEN_CXPI_TR_OUT_CXPI_0_TR_CMD_TX_HEADER_1_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_EVTGEN_CXPI_TR_OUT_CXPI_0_TR_CMD_TX_HEADER_1_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_EVTGEN_CXPI_TR_OUT_CXPI_0_TR_CMD_TX_HEADER_1_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_EVTGEN_CXPI_TR_OUT_CXPI_0_TR_CMD_TX_HEADER_1_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_EVTGEN_CXPI_TR_OUT_CXPI_0_TR_CMD_TX_HEADER_2_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_EVTGEN_CXPI_TR_OUT_CXPI_0_TR_CMD_TX_HEADER_2_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_EVTGEN_CXPI_TR_OUT_CXPI_0_TR_CMD_TX_HEADER_2_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_EVTGEN_CXPI_TR_OUT_CXPI_0_TR_CMD_TX_HEADER_2_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_36_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_36_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_36_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_36_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_37_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_37_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_37_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_37_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_38_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_38_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_38_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_38_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_39_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_39_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_39_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_39_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_40_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_40_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_40_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_40_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_41_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_41_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_41_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_41_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_42_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_42_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_42_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_42_TR_3),   \
  PORT_SET_TR_CTL(PORT_TR_CFG3_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_43_TR_0,    \
                  PORT_TR_CFG3_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_43_TR_1,    \
                  PORT_TR_CFG3_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_43_TR_2,    \
                  PORT_TR_CFG3_1TO1_GR_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_43_TR_3),   \
}

/*==================[type definitions]=======================================*/
/*---------------[Definition of type Port_TriggerComponentType]--------------*/
/** \brief Type of the trigger component information
 **
 ** This structure contains the trigger component information. 
 */
typedef struct
{
  /** All trigger group setting */
  Port_TriggerGroupType  trGroup[PORT_TR_NUMBER_OF_ALL_GROUPS];
  /** All output trigger Id     */
  Port_TriggerIdType     trCtlOutId[PORT_TR_NUMBER_OF_ALL_OUTPUT_TRIGGERS];
} Port_TriggerComponentType;

/*---------------[Definition of type Port_TriggerConfigType]-----------------*/
/** \brief Type of the trigger configuration information
 **
 ** This structure contains the trigger configuration information. 
 */
typedef struct
{
  /** TR_CTL register settings */
  Port_TriggerConfigDataType  TR_CTL_Data[PORT_TR_NUMBER_OF_ALL_OUTPUT_TRIGGERS];
} Port_TriggerConfigType;

/*------------------[Definition of type Port_ConfigType]---------------------*/
/** \brief Initialization data
 **
 ** Type of the external data structure containing the initialization data
 ** for this module.
 ** This structure contains the configuration data for the PORT driver. 
 */
typedef struct
{
  uint8  numberOfAmuxSplitCtl;       /** Number of AMUX splitter cell */
  uint8  numberOfPorts;              /** Number of Port */
  /** pointer to the array holding the individual AMUX splitter cell configuration entries */
  P2CONST(Port_AmuxSplitCtlConfigType,AUTOMATIC,PORT_CONST)  configAmuxSplitCtlPtr;
  /** pointer to the array holding the individual configuration entries */
  P2CONST(Port_PinChannelConfigType,AUTOMATIC,PORT_CONST)    configChannelPtr;
  /** pointer to the individual trigger configuration entries */
  P2CONST(Port_TriggerConfigType,AUTOMATIC,PORT_CONST)  configTriggerPtr;
} Port_ConfigType;

/*------------------[Definition of type Port_DriverEnvType]------------------*/
/** \brief Driver environment data structure
 **
 ** This structure contains the environment data for the PORT driver. 
 */
typedef struct
{
  P2CONST(Port_ConfigType,AUTOMATIC,PORT_CONST)  configSetPtr;         /* Address of PortConfigSet                 */
  Port_IOPortAddressType                         IOPortAddr;           /* IO Port Address                          */
  uint8                                          numberOfAmuxSplitCtl; /* Number of the AMUX splitter cell control */
  uint8                                          numberOfConfigSet;    /* Number of PortConfigSet                  */
  uint8                                          numberOfPorts;        /* Number of Port                           */
} Port_DriverEnvType;

/*==================[external function declarations]=========================*/
/*==================[internal function declarations]=========================*/
/*==================[external constants]=====================================*/
/*==================[internal constants]=====================================*/
/*==================[external data]==========================================*/
/*==================[internal data]==========================================*/
/*==================[external function definitions]==========================*/
/*==================[internal function definitions]==========================*/
#endif /* PORT_CFG_DER_INTERNAL_DEFAULTS_H  */
/*==================[end of file]============================================*/
