

================================================================
== Vivado HLS Report for 'theta'
================================================================
* Date:           Thu May  7 18:42:18 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        picnic1
* Solution:       sing_open
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.352 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      138|      138| 1.380 us | 1.380 us |  138|  138|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |       60|       60|        12|          -|          -|     5|    no    |
        | + Loop 1.1  |       10|       10|         2|          -|          -|     5|    no    |
        |- Loop 2     |       10|       10|         2|          -|          -|     5|    no    |
        |- Loop 3     |       65|       65|        13|          -|          -|     5|    no    |
        | + Loop 3.1  |       10|       10|         2|          -|          -|     5|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 5 
3 --> 4 2 
4 --> 3 
5 --> 6 7 
6 --> 5 
7 --> 8 
8 --> 9 
9 --> 10 7 
10 --> 9 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%C = alloca [5 x i64], align 16" [sha3/KeccakP-1600-reference.c:334]   --->   Operation 11 'alloca' 'C' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%D = alloca [5 x i64], align 16" [sha3/KeccakP-1600-reference.c:334]   --->   Operation 12 'alloca' 'D' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_1 : Operation 13 [1/1] (1.35ns)   --->   "br label %.loopexit" [sha3/KeccakP-1600-reference.c:336]   --->   Operation 13 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 1.75>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%x_0 = phi i3 [ 0, %0 ], [ %x_3, %.loopexit.loopexit ]"   --->   Operation 14 'phi' 'x_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.00ns)   --->   "%icmp_ln336 = icmp eq i3 %x_0, -3" [sha3/KeccakP-1600-reference.c:336]   --->   Operation 15 'icmp' 'icmp_ln336' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.34ns)   --->   "%x_3 = add i3 %x_0, 1" [sha3/KeccakP-1600-reference.c:336]   --->   Operation 17 'add' 'x_3' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %icmp_ln336, label %.preheader2.preheader, label %1" [sha3/KeccakP-1600-reference.c:336]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln337 = zext i3 %x_0 to i64" [sha3/KeccakP-1600-reference.c:337]   --->   Operation 19 'zext' 'zext_ln337' <Predicate = (!icmp_ln336)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%C_addr = getelementptr inbounds [5 x i64]* %C, i64 0, i64 %zext_ln337" [sha3/KeccakP-1600-reference.c:337]   --->   Operation 20 'getelementptr' 'C_addr' <Predicate = (!icmp_ln336)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.75ns)   --->   "store i64 0, i64* %C_addr, align 8" [sha3/KeccakP-1600-reference.c:337]   --->   Operation 21 'store' <Predicate = (!icmp_ln336)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln339_1 = zext i3 %x_0 to i4" [sha3/KeccakP-1600-reference.c:339]   --->   Operation 22 'zext' 'zext_ln339_1' <Predicate = (!icmp_ln336)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.35ns)   --->   "br label %2" [sha3/KeccakP-1600-reference.c:338]   --->   Operation 23 'br' <Predicate = (!icmp_ln336)> <Delay = 1.35>
ST_2 : Operation 24 [1/1] (1.35ns)   --->   "br label %.preheader2" [sha3/KeccakP-1600-reference.c:341]   --->   Operation 24 'br' <Predicate = (icmp_ln336)> <Delay = 1.35>

State 3 <SV = 2> <Delay = 5.66>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%y_0 = phi i3 [ 0, %1 ], [ %y, %3 ]"   --->   Operation 25 'phi' 'y_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (1.00ns)   --->   "%icmp_ln338 = icmp eq i3 %y_0, -3" [sha3/KeccakP-1600-reference.c:338]   --->   Operation 26 'icmp' 'icmp_ln338' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%empty_230 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 27 'speclooptripcount' 'empty_230' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (1.34ns)   --->   "%y = add i3 %y_0, 1" [sha3/KeccakP-1600-reference.c:338]   --->   Operation 28 'add' 'y' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %icmp_ln338, label %.loopexit.loopexit, label %3" [sha3/KeccakP-1600-reference.c:338]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln339_2 = zext i3 %y_0 to i4" [sha3/KeccakP-1600-reference.c:339]   --->   Operation 30 'zext' 'zext_ln339_2' <Predicate = (!icmp_ln338)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %y_0, i2 0)" [sha3/KeccakP-1600-reference.c:339]   --->   Operation 31 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln338)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.34ns)   --->   "%add_ln339_1 = add i4 %zext_ln339_1, %zext_ln339_2" [sha3/KeccakP-1600-reference.c:339]   --->   Operation 32 'add' 'add_ln339_1' <Predicate = (!icmp_ln338)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln339_3 = zext i4 %add_ln339_1 to i5" [sha3/KeccakP-1600-reference.c:339]   --->   Operation 33 'zext' 'zext_ln339_3' <Predicate = (!icmp_ln338)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (1.54ns)   --->   "%add_ln339 = add i5 %shl_ln, %zext_ln339_3" [sha3/KeccakP-1600-reference.c:339]   --->   Operation 34 'add' 'add_ln339' <Predicate = (!icmp_ln338)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln339 = zext i5 %add_ln339 to i64" [sha3/KeccakP-1600-reference.c:339]   --->   Operation 35 'zext' 'zext_ln339' <Predicate = (!icmp_ln338)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%A_addr = getelementptr [25 x i64]* %A, i64 0, i64 %zext_ln339" [sha3/KeccakP-1600-reference.c:339]   --->   Operation 36 'getelementptr' 'A_addr' <Predicate = (!icmp_ln338)> <Delay = 0.00>
ST_3 : Operation 37 [2/2] (2.77ns)   --->   "%A_load = load i64* %A_addr, align 8" [sha3/KeccakP-1600-reference.c:339]   --->   Operation 37 'load' 'A_load' <Predicate = (!icmp_ln338)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_3 : Operation 38 [2/2] (1.75ns)   --->   "%C_load_2 = load i64* %C_addr, align 8" [sha3/KeccakP-1600-reference.c:339]   --->   Operation 38 'load' 'C_load_2' <Predicate = (!icmp_ln338)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 39 'br' <Predicate = (icmp_ln338)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.33>
ST_4 : Operation 40 [1/2] (2.77ns)   --->   "%A_load = load i64* %A_addr, align 8" [sha3/KeccakP-1600-reference.c:339]   --->   Operation 40 'load' 'A_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_4 : Operation 41 [1/2] (1.75ns)   --->   "%C_load_2 = load i64* %C_addr, align 8" [sha3/KeccakP-1600-reference.c:339]   --->   Operation 41 'load' 'C_load_2' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_4 : Operation 42 [1/1] (0.80ns)   --->   "%xor_ln339 = xor i64 %C_load_2, %A_load" [sha3/KeccakP-1600-reference.c:339]   --->   Operation 42 'xor' 'xor_ln339' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (1.75ns)   --->   "store i64 %xor_ln339, i64* %C_addr, align 8" [sha3/KeccakP-1600-reference.c:339]   --->   Operation 43 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "br label %2" [sha3/KeccakP-1600-reference.c:338]   --->   Operation 44 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 5.26>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%x_1 = phi i3 [ %x, %4 ], [ 0, %.preheader2.preheader ]"   --->   Operation 45 'phi' 'x_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln341 = zext i3 %x_1 to i4" [sha3/KeccakP-1600-reference.c:341]   --->   Operation 46 'zext' 'zext_ln341' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (1.00ns)   --->   "%icmp_ln341 = icmp eq i3 %x_1, -3" [sha3/KeccakP-1600-reference.c:341]   --->   Operation 47 'icmp' 'icmp_ln341' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%empty_231 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 48 'speclooptripcount' 'empty_231' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (1.34ns)   --->   "%x = add i3 %x_1, 1" [sha3/KeccakP-1600-reference.c:342]   --->   Operation 49 'add' 'x' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "br i1 %icmp_ln341, label %.preheader1.preheader, label %4" [sha3/KeccakP-1600-reference.c:341]   --->   Operation 50 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (1.00ns)   --->   "%icmp_ln342 = icmp ult i3 %x, -3" [sha3/KeccakP-1600-reference.c:342]   --->   Operation 51 'icmp' 'icmp_ln342' <Predicate = (!icmp_ln341)> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node select_ln342)   --->   "%xor_ln342_1 = xor i3 %x_1, -4" [sha3/KeccakP-1600-reference.c:342]   --->   Operation 52 'xor' 'xor_ln342_1' <Predicate = (!icmp_ln341)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln342 = select i1 %icmp_ln342, i3 %x, i3 %xor_ln342_1" [sha3/KeccakP-1600-reference.c:342]   --->   Operation 53 'select' 'select_ln342' <Predicate = (!icmp_ln341)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln342 = zext i3 %select_ln342 to i64" [sha3/KeccakP-1600-reference.c:342]   --->   Operation 54 'zext' 'zext_ln342' <Predicate = (!icmp_ln341)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%C_addr_1 = getelementptr inbounds [5 x i64]* %C, i64 0, i64 %zext_ln342" [sha3/KeccakP-1600-reference.c:342]   --->   Operation 55 'getelementptr' 'C_addr_1' <Predicate = (!icmp_ln341)> <Delay = 0.00>
ST_5 : Operation 56 [2/2] (1.75ns)   --->   "%C_load = load i64* %C_addr_1, align 8" [sha3/KeccakP-1600-reference.c:342]   --->   Operation 56 'load' 'C_load' <Predicate = (!icmp_ln341)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_5 : Operation 57 [1/1] (1.49ns)   --->   "%add_ln342_1 = add i4 4, %zext_ln341" [sha3/KeccakP-1600-reference.c:342]   --->   Operation 57 'add' 'add_ln342_1' <Predicate = (!icmp_ln341)> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (1.21ns)   --->   "%icmp_ln342_1 = icmp ult i4 %add_ln342_1, 5" [sha3/KeccakP-1600-reference.c:342]   --->   Operation 58 'icmp' 'icmp_ln342_1' <Predicate = (!icmp_ln341)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (1.34ns)   --->   "%add_ln342_2 = add i3 -1, %x_1" [sha3/KeccakP-1600-reference.c:342]   --->   Operation 59 'add' 'add_ln342_2' <Predicate = (!icmp_ln341)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln342 = sext i3 %add_ln342_2 to i4" [sha3/KeccakP-1600-reference.c:342]   --->   Operation 60 'sext' 'sext_ln342' <Predicate = (!icmp_ln341)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.80ns)   --->   "%select_ln342_1 = select i1 %icmp_ln342_1, i4 %add_ln342_1, i4 %sext_ln342" [sha3/KeccakP-1600-reference.c:342]   --->   Operation 61 'select' 'select_ln342_1' <Predicate = (!icmp_ln341)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln342_1 = zext i4 %select_ln342_1 to i64" [sha3/KeccakP-1600-reference.c:342]   --->   Operation 62 'zext' 'zext_ln342_1' <Predicate = (!icmp_ln341)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%C_addr_2 = getelementptr inbounds [5 x i64]* %C, i64 0, i64 %zext_ln342_1" [sha3/KeccakP-1600-reference.c:342]   --->   Operation 63 'getelementptr' 'C_addr_2' <Predicate = (!icmp_ln341)> <Delay = 0.00>
ST_5 : Operation 64 [2/2] (1.75ns)   --->   "%C_load_1 = load i64* %C_addr_2, align 8" [sha3/KeccakP-1600-reference.c:342]   --->   Operation 64 'load' 'C_load_1' <Predicate = (!icmp_ln341)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_5 : Operation 65 [1/1] (1.35ns)   --->   "br label %.preheader1" [sha3/KeccakP-1600-reference.c:343]   --->   Operation 65 'br' <Predicate = (icmp_ln341)> <Delay = 1.35>

State 6 <SV = 3> <Delay = 4.31>
ST_6 : Operation 66 [1/2] (1.75ns)   --->   "%C_load = load i64* %C_addr_1, align 8" [sha3/KeccakP-1600-reference.c:342]   --->   Operation 66 'load' 'C_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln342 = trunc i64 %C_load to i63" [sha3/KeccakP-1600-reference.c:342]   --->   Operation 67 'trunc' 'trunc_ln342' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %C_load, i32 63)" [sha3/KeccakP-1600-reference.c:342]   --->   Operation 68 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%or_ln = call i64 @_ssdm_op_BitConcatenate.i64.i63.i1(i63 %trunc_ln342, i1 %tmp)" [sha3/KeccakP-1600-reference.c:342]   --->   Operation 69 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/2] (1.75ns)   --->   "%C_load_1 = load i64* %C_addr_2, align 8" [sha3/KeccakP-1600-reference.c:342]   --->   Operation 70 'load' 'C_load_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_6 : Operation 71 [1/1] (0.80ns)   --->   "%xor_ln342 = xor i64 %C_load_1, %or_ln" [sha3/KeccakP-1600-reference.c:342]   --->   Operation 71 'xor' 'xor_ln342' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln342_2 = zext i3 %x_1 to i64" [sha3/KeccakP-1600-reference.c:342]   --->   Operation 72 'zext' 'zext_ln342_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%D_addr = getelementptr inbounds [5 x i64]* %D, i64 0, i64 %zext_ln342_2" [sha3/KeccakP-1600-reference.c:342]   --->   Operation 73 'getelementptr' 'D_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (1.75ns)   --->   "store i64 %xor_ln342, i64* %D_addr, align 8" [sha3/KeccakP-1600-reference.c:342]   --->   Operation 74 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "br label %.preheader2" [sha3/KeccakP-1600-reference.c:341]   --->   Operation 75 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 3> <Delay = 1.75>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%x_2 = phi i3 [ %x_4, %.preheader1.loopexit ], [ 0, %.preheader1.preheader ]"   --->   Operation 76 'phi' 'x_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (1.00ns)   --->   "%icmp_ln343 = icmp eq i3 %x_2, -3" [sha3/KeccakP-1600-reference.c:343]   --->   Operation 77 'icmp' 'icmp_ln343' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%empty_232 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 78 'speclooptripcount' 'empty_232' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (1.34ns)   --->   "%x_4 = add i3 %x_2, 1" [sha3/KeccakP-1600-reference.c:343]   --->   Operation 79 'add' 'x_4' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "br i1 %icmp_ln343, label %6, label %.preheader.preheader" [sha3/KeccakP-1600-reference.c:343]   --->   Operation 80 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln345 = zext i3 %x_2 to i64" [sha3/KeccakP-1600-reference.c:345]   --->   Operation 81 'zext' 'zext_ln345' <Predicate = (!icmp_ln343)> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%D_addr_1 = getelementptr inbounds [5 x i64]* %D, i64 0, i64 %zext_ln345" [sha3/KeccakP-1600-reference.c:345]   --->   Operation 82 'getelementptr' 'D_addr_1' <Predicate = (!icmp_ln343)> <Delay = 0.00>
ST_7 : Operation 83 [2/2] (1.75ns)   --->   "%D_load = load i64* %D_addr_1, align 8" [sha3/KeccakP-1600-reference.c:345]   --->   Operation 83 'load' 'D_load' <Predicate = (!icmp_ln343)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "ret void" [sha3/KeccakP-1600-reference.c:346]   --->   Operation 84 'ret' <Predicate = (icmp_ln343)> <Delay = 0.00>

State 8 <SV = 4> <Delay = 1.75>
ST_8 : Operation 85 [1/2] (1.75ns)   --->   "%D_load = load i64* %D_addr_1, align 8" [sha3/KeccakP-1600-reference.c:345]   --->   Operation 85 'load' 'D_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln345_2 = zext i3 %x_2 to i4" [sha3/KeccakP-1600-reference.c:345]   --->   Operation 86 'zext' 'zext_ln345_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (1.35ns)   --->   "br label %.preheader" [sha3/KeccakP-1600-reference.c:344]   --->   Operation 87 'br' <Predicate = true> <Delay = 1.35>

State 9 <SV = 5> <Delay = 5.66>
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "%y_1 = phi i3 [ %y_2, %5 ], [ 0, %.preheader.preheader ]"   --->   Operation 88 'phi' 'y_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 89 [1/1] (1.00ns)   --->   "%icmp_ln344 = icmp eq i3 %y_1, -3" [sha3/KeccakP-1600-reference.c:344]   --->   Operation 89 'icmp' 'icmp_ln344' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "%empty_233 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 90 'speclooptripcount' 'empty_233' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 91 [1/1] (1.34ns)   --->   "%y_2 = add i3 %y_1, 1" [sha3/KeccakP-1600-reference.c:344]   --->   Operation 91 'add' 'y_2' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "br i1 %icmp_ln344, label %.preheader1.loopexit, label %5" [sha3/KeccakP-1600-reference.c:344]   --->   Operation 92 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln345_3 = zext i3 %y_1 to i4" [sha3/KeccakP-1600-reference.c:345]   --->   Operation 93 'zext' 'zext_ln345_3' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "%shl_ln1 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %y_1, i2 0)" [sha3/KeccakP-1600-reference.c:345]   --->   Operation 94 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_9 : Operation 95 [1/1] (1.34ns)   --->   "%add_ln345_1 = add i4 %zext_ln345_2, %zext_ln345_3" [sha3/KeccakP-1600-reference.c:345]   --->   Operation 95 'add' 'add_ln345_1' <Predicate = (!icmp_ln344)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln345_4 = zext i4 %add_ln345_1 to i5" [sha3/KeccakP-1600-reference.c:345]   --->   Operation 96 'zext' 'zext_ln345_4' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_9 : Operation 97 [1/1] (1.54ns)   --->   "%add_ln345 = add i5 %shl_ln1, %zext_ln345_4" [sha3/KeccakP-1600-reference.c:345]   --->   Operation 97 'add' 'add_ln345' <Predicate = (!icmp_ln344)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln345_1 = zext i5 %add_ln345 to i64" [sha3/KeccakP-1600-reference.c:345]   --->   Operation 98 'zext' 'zext_ln345_1' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "%A_addr_1 = getelementptr [25 x i64]* %A, i64 0, i64 %zext_ln345_1" [sha3/KeccakP-1600-reference.c:345]   --->   Operation 99 'getelementptr' 'A_addr_1' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_9 : Operation 100 [2/2] (2.77ns)   --->   "%A_load_1 = load i64* %A_addr_1, align 8" [sha3/KeccakP-1600-reference.c:345]   --->   Operation 100 'load' 'A_load_1' <Predicate = (!icmp_ln344)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "br label %.preheader1"   --->   Operation 101 'br' <Predicate = (icmp_ln344)> <Delay = 0.00>

State 10 <SV = 6> <Delay = 6.35>
ST_10 : Operation 102 [1/2] (2.77ns)   --->   "%A_load_1 = load i64* %A_addr_1, align 8" [sha3/KeccakP-1600-reference.c:345]   --->   Operation 102 'load' 'A_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_10 : Operation 103 [1/1] (0.80ns)   --->   "%xor_ln345 = xor i64 %A_load_1, %D_load" [sha3/KeccakP-1600-reference.c:345]   --->   Operation 103 'xor' 'xor_ln345' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 104 [1/1] (2.77ns)   --->   "store i64 %xor_ln345, i64* %A_addr_1, align 8" [sha3/KeccakP-1600-reference.c:345]   --->   Operation 104 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "br label %.preheader" [sha3/KeccakP-1600-reference.c:344]   --->   Operation 105 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('x') with incoming values : ('x', sha3/KeccakP-1600-reference.c:336) [6]  (1.35 ns)

 <State 2>: 1.75ns
The critical path consists of the following:
	'phi' operation ('x') with incoming values : ('x', sha3/KeccakP-1600-reference.c:336) [6]  (0 ns)
	'getelementptr' operation ('C_addr', sha3/KeccakP-1600-reference.c:337) [13]  (0 ns)
	'store' operation ('store_ln337', sha3/KeccakP-1600-reference.c:337) of constant 0 on array 'C', sha3/KeccakP-1600-reference.c:334 [14]  (1.75 ns)

 <State 3>: 5.67ns
The critical path consists of the following:
	'phi' operation ('y') with incoming values : ('y', sha3/KeccakP-1600-reference.c:338) [18]  (0 ns)
	'add' operation ('add_ln339_1', sha3/KeccakP-1600-reference.c:339) [26]  (1.35 ns)
	'add' operation ('add_ln339', sha3/KeccakP-1600-reference.c:339) [28]  (1.55 ns)
	'getelementptr' operation ('A_addr', sha3/KeccakP-1600-reference.c:339) [30]  (0 ns)
	'load' operation ('A_load', sha3/KeccakP-1600-reference.c:339) on array 'A' [31]  (2.77 ns)

 <State 4>: 5.33ns
The critical path consists of the following:
	'load' operation ('A_load', sha3/KeccakP-1600-reference.c:339) on array 'A' [31]  (2.77 ns)
	'xor' operation ('xor_ln339', sha3/KeccakP-1600-reference.c:339) [33]  (0.808 ns)
	'store' operation ('store_ln339', sha3/KeccakP-1600-reference.c:339) of variable 'xor_ln339', sha3/KeccakP-1600-reference.c:339 on array 'C', sha3/KeccakP-1600-reference.c:334 [34]  (1.75 ns)

 <State 5>: 5.26ns
The critical path consists of the following:
	'phi' operation ('x') with incoming values : ('x', sha3/KeccakP-1600-reference.c:342) [41]  (0 ns)
	'add' operation ('add_ln342_1', sha3/KeccakP-1600-reference.c:342) [57]  (1.49 ns)
	'icmp' operation ('icmp_ln342_1', sha3/KeccakP-1600-reference.c:342) [58]  (1.21 ns)
	'select' operation ('select_ln342_1', sha3/KeccakP-1600-reference.c:342) [61]  (0.806 ns)
	'getelementptr' operation ('C_addr_2', sha3/KeccakP-1600-reference.c:342) [63]  (0 ns)
	'load' operation ('C_load_1', sha3/KeccakP-1600-reference.c:342) on array 'C', sha3/KeccakP-1600-reference.c:334 [64]  (1.75 ns)

 <State 6>: 4.32ns
The critical path consists of the following:
	'load' operation ('C_load', sha3/KeccakP-1600-reference.c:342) on array 'C', sha3/KeccakP-1600-reference.c:334 [53]  (1.75 ns)
	'xor' operation ('xor_ln342', sha3/KeccakP-1600-reference.c:342) [65]  (0.808 ns)
	'store' operation ('store_ln342', sha3/KeccakP-1600-reference.c:342) of variable 'xor_ln342', sha3/KeccakP-1600-reference.c:342 on array 'D', sha3/KeccakP-1600-reference.c:334 [68]  (1.75 ns)

 <State 7>: 1.75ns
The critical path consists of the following:
	'phi' operation ('x') with incoming values : ('x', sha3/KeccakP-1600-reference.c:343) [73]  (0 ns)
	'getelementptr' operation ('D_addr_1', sha3/KeccakP-1600-reference.c:345) [80]  (0 ns)
	'load' operation ('D_load', sha3/KeccakP-1600-reference.c:345) on array 'D', sha3/KeccakP-1600-reference.c:334 [81]  (1.75 ns)

 <State 8>: 1.75ns
The critical path consists of the following:
	'load' operation ('D_load', sha3/KeccakP-1600-reference.c:345) on array 'D', sha3/KeccakP-1600-reference.c:334 [81]  (1.75 ns)

 <State 9>: 5.67ns
The critical path consists of the following:
	'phi' operation ('y') with incoming values : ('y', sha3/KeccakP-1600-reference.c:344) [85]  (0 ns)
	'add' operation ('add_ln345_1', sha3/KeccakP-1600-reference.c:345) [93]  (1.35 ns)
	'add' operation ('add_ln345', sha3/KeccakP-1600-reference.c:345) [95]  (1.55 ns)
	'getelementptr' operation ('A_addr_1', sha3/KeccakP-1600-reference.c:345) [97]  (0 ns)
	'load' operation ('A_load_1', sha3/KeccakP-1600-reference.c:345) on array 'A' [98]  (2.77 ns)

 <State 10>: 6.35ns
The critical path consists of the following:
	'load' operation ('A_load_1', sha3/KeccakP-1600-reference.c:345) on array 'A' [98]  (2.77 ns)
	'xor' operation ('xor_ln345', sha3/KeccakP-1600-reference.c:345) [99]  (0.808 ns)
	'store' operation ('store_ln345', sha3/KeccakP-1600-reference.c:345) of variable 'xor_ln345', sha3/KeccakP-1600-reference.c:345 on array 'A' [100]  (2.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
