// Seed: 3037673442
module module_0;
  integer id_1 = 1;
  wire id_2;
  wire id_3;
endmodule
module module_1 (
    output supply1 id_0,
    input supply0 id_1,
    input tri0 id_2,
    output supply0 id_3,
    input supply0 id_4,
    input wand id_5,
    input uwire id_6,
    input supply0 id_7,
    output tri id_8,
    input supply0 id_9,
    input tri0 id_10,
    output logic id_11,
    input wor id_12,
    output wor id_13,
    output supply0 id_14,
    input wand id_15,
    input wand id_16,
    input tri0 id_17,
    input tri id_18,
    input tri id_19
);
  always id_11 <= 1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
