#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Feb  3 08:37:26 2020
# Process ID: 16168
# Current directory: E:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18808 E:\Exercise\FPGA\v3edu\test04_ddr_wr_rd_fifo\design\ddr3_hdmi.xpr
# Log file: E:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/vivado.log
# Journal file: E:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/ProgramData/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 846.168 ; gain = 147.508
update_compile_order -fileset sources_1
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.2 -module_name wr_data_fifo -dir e:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {wr_data_fifo} CONFIG.Fifo_Implementation {Independent_Clocks_Block_RAM} CONFIG.Performance_Options {First_Word_Fall_Through} CONFIG.Input_Data_Width {144} CONFIG.Input_Depth {64} CONFIG.Output_Data_Width {144} CONFIG.Output_Depth {64} CONFIG.Reset_Pin {false} CONFIG.Reset_Type {Asynchronous_Reset} CONFIG.Full_Flags_Reset_Value {0} CONFIG.Use_Dout_Reset {false} CONFIG.Use_Extra_Logic {true} CONFIG.Data_Count_Width {6} CONFIG.Write_Data_Count {true} CONFIG.Write_Data_Count_Width {7} CONFIG.Read_Data_Count_Width {7} CONFIG.Full_Threshold_Assert_Value {63} CONFIG.Full_Threshold_Negate_Value {62} CONFIG.Empty_Threshold_Assert_Value {4} CONFIG.Empty_Threshold_Negate_Value {5} CONFIG.Enable_Safety_Circuit {false}] [get_ips wr_data_fifo]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'wr_data_fifo' to 'wr_data_fifo' is not allowed and is ignored.
generate_target {instantiation_template} [get_files e:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.srcs/sources_1/ip/wr_data_fifo/wr_data_fifo.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'wr_data_fifo'...
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  e:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.srcs/sources_1/ip/wr_data_fifo/wr_data_fifo.xci]
generate_target all [get_files  e:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.srcs/sources_1/ip/wr_data_fifo/wr_data_fifo.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'wr_data_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'wr_data_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'wr_data_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'wr_data_fifo'...
export_ip_user_files -of_objects [get_files e:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.srcs/sources_1/ip/wr_data_fifo/wr_data_fifo.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files e:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.srcs/sources_1/ip/wr_data_fifo/wr_data_fifo.xci] -directory E:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.ip_user_files/sim_scripts -ip_user_files_dir E:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.ip_user_files -ipstatic_source_dir E:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/../Material/FPGA/Xilinx/Xlib10.7} {questa=E:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.cache/compile_simlib/questa} {riviera=E:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.cache/compile_simlib/riviera} {activehdl=E:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close [ open E:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.srcs/sources_1/new/wr_cmd_fifo_ctrl.v w ]
add_files E:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.srcs/sources_1/new/wr_cmd_fifo_ctrl.v
update_compile_order -fileset sources_1
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.2 -module_name cmd_fifo -dir e:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {cmd_fifo} CONFIG.Fifo_Implementation {Independent_Clocks_Block_RAM} CONFIG.Performance_Options {First_Word_Fall_Through} CONFIG.Input_Data_Width {38} CONFIG.Input_Depth {16} CONFIG.Output_Data_Width {38} CONFIG.Output_Depth {16} CONFIG.Reset_Pin {false} CONFIG.Reset_Type {Asynchronous_Reset} CONFIG.Full_Flags_Reset_Value {0} CONFIG.Use_Dout_Reset {false} CONFIG.Use_Extra_Logic {false} CONFIG.Data_Count_Width {4} CONFIG.Write_Data_Count_Width {4} CONFIG.Read_Data_Count_Width {4} CONFIG.Full_Threshold_Assert_Value {15} CONFIG.Full_Threshold_Negate_Value {14} CONFIG.Empty_Threshold_Assert_Value {4} CONFIG.Empty_Threshold_Negate_Value {5} CONFIG.Enable_Safety_Circuit {false}] [get_ips cmd_fifo]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'cmd_fifo' to 'cmd_fifo' is not allowed and is ignored.
generate_target {instantiation_template} [get_files e:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.srcs/sources_1/ip/cmd_fifo/cmd_fifo.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'cmd_fifo'...
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  e:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.srcs/sources_1/ip/cmd_fifo/cmd_fifo.xci]
generate_target all [get_files  e:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.srcs/sources_1/ip/cmd_fifo/cmd_fifo.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'cmd_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cmd_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cmd_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'cmd_fifo'...
export_ip_user_files -of_objects [get_files e:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.srcs/sources_1/ip/cmd_fifo/cmd_fifo.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files e:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.srcs/sources_1/ip/cmd_fifo/cmd_fifo.xci] -directory E:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.ip_user_files/sim_scripts -ip_user_files_dir E:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.ip_user_files -ipstatic_source_dir E:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/../Material/FPGA/Xilinx/Xlib10.7} {questa=E:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.cache/compile_simlib/questa} {riviera=E:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.cache/compile_simlib/riviera} {activehdl=E:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close [ open E:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.srcs/sources_1/new/rd_cmd_fifo_ctrl.v w ]
add_files E:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.srcs/sources_1/new/rd_cmd_fifo_ctrl.v
update_compile_order -fileset sources_1
close [ open E:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.srcs/sources_1/new/rd_data_fifo_ctrl.v w ]
add_files E:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.srcs/sources_1/new/rd_data_fifo_ctrl.v
update_compile_order -fileset sources_1
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.2 -module_name rd_data_fifo -dir e:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {rd_data_fifo} CONFIG.Fifo_Implementation {Independent_Clocks_Block_RAM} CONFIG.Performance_Options {First_Word_Fall_Through} CONFIG.Input_Data_Width {128} CONFIG.Input_Depth {64} CONFIG.Output_Data_Width {128} CONFIG.Output_Depth {64} CONFIG.Reset_Pin {false} CONFIG.Reset_Type {Asynchronous_Reset} CONFIG.Full_Flags_Reset_Value {0} CONFIG.Use_Dout_Reset {false} CONFIG.Use_Extra_Logic {true} CONFIG.Data_Count_Width {6} CONFIG.Write_Data_Count_Width {7} CONFIG.Read_Data_Count {true} CONFIG.Read_Data_Count_Width {7} CONFIG.Full_Threshold_Assert_Value {63} CONFIG.Full_Threshold_Negate_Value {62} CONFIG.Empty_Threshold_Assert_Value {4} CONFIG.Empty_Threshold_Negate_Value {5} CONFIG.Enable_Safety_Circuit {false}] [get_ips rd_data_fifo]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'rd_data_fifo' to 'rd_data_fifo' is not allowed and is ignored.
generate_target {instantiation_template} [get_files e:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.srcs/sources_1/ip/rd_data_fifo/rd_data_fifo.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'rd_data_fifo'...
set_property generate_synth_checkpoint false [get_files  e:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.srcs/sources_1/ip/rd_data_fifo/rd_data_fifo.xci]
generate_target all [get_files  e:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.srcs/sources_1/ip/rd_data_fifo/rd_data_fifo.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'rd_data_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'rd_data_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'rd_data_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'rd_data_fifo'...
export_ip_user_files -of_objects [get_files e:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.srcs/sources_1/ip/rd_data_fifo/rd_data_fifo.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files e:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.srcs/sources_1/ip/rd_data_fifo/rd_data_fifo.xci] -directory E:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.ip_user_files/sim_scripts -ip_user_files_dir E:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.ip_user_files -ipstatic_source_dir E:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/../Material/FPGA/Xilinx/Xlib10.7} {questa=E:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.cache/compile_simlib/questa} {riviera=E:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.cache/compile_simlib/riviera} {activehdl=E:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files E:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.srcs/sources_1/ip/fifo_ctrl/fifo_ctrl.xci] -no_script -reset -force -quiet
remove_files  E:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.srcs/sources_1/ip/fifo_ctrl/fifo_ctrl.xci
file delete -force E:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.srcs/sources_1/ip/fifo_ctrl
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
generate_target Simulation [get_files E:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ddr3_ctrl'...
generate_target: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 1107.004 ; gain = 9.707
export_ip_user_files -of_objects [get_files E:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl.xci] -directory E:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.ip_user_files/sim_scripts -ip_user_files_dir E:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.ip_user_files -ipstatic_source_dir E:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/../Material/FPGA/Xilinx/Xlib10.7} {questa=E:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.cache/compile_simlib/questa} {riviera=E:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.cache/compile_simlib/riviera} {activehdl=E:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation -install_path D:/ProgramData/modeltech64_10.7/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'D:/ProgramData/modeltech64_10.7/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ddr3_hdmi' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'E:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.sim/sim_1/behav/modelsim'
Reading D:/ProgramData/modeltech64_10.7/tcl/vsim/pref.tcl

# 10.7

# do {tb_ddr3_hdmi_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.7 Lib Mapping Utility 2017.12 Dec  7 2017
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.7 Lib Mapping Utility 2017.12 Dec  7 2017
# vmap xpm modelsim_lib/msim/xpm 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.7 Lib Mapping Utility 2017.12 Dec  7 2017
# vmap fifo_generator_v13_2_2 modelsim_lib/msim/fifo_generator_v13_2_2 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 12:55:43 on Feb 03,2020
# vlog -64 -incr -sv -work xil_defaultlib "+incdir+../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_clk_gen" "+incdir+../../../../ddr3_hdmi.srcs/sim_1/new" D:/ProgramData/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv D:/ProgramData/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv 
# -- Compiling module xpm_cdc_single
# -- Compiling module xpm_cdc_gray
# -- Compiling module xpm_cdc_handshake
# -- Compiling module xpm_cdc_pulse
# -- Compiling module xpm_cdc_array_single
# -- Compiling module xpm_cdc_sync_rst
# -- Compiling module xpm_cdc_async_rst
# -- Compiling module xpm_memory_base
# -- Compiling module asym_bwe_bb
# -- Compiling module xpm_memory_dpdistram
# -- Compiling module xpm_memory_dprom
# -- Compiling module xpm_memory_sdpram
# -- Compiling module xpm_memory_spram
# -- Compiling module xpm_memory_sprom
# -- Compiling module xpm_memory_tdpram
# 
# Top level modules:
# 	xpm_cdc_gray
# 	xpm_cdc_handshake
# 	xpm_cdc_pulse
# 	xpm_cdc_array_single
# 	xpm_cdc_sync_rst
# 	xpm_cdc_async_rst
# 	xpm_memory_dpdistram
# 	xpm_memory_dprom
# 	xpm_memory_sdpram
# 	xpm_memory_spram
# 	xpm_memory_sprom
# 	xpm_memory_tdpram
# End time: 12:55:44 on Feb 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 12:55:44 on Feb 03,2020
# vcom -64 -93 -work xpm D:/ProgramData/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_VCOMP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package VCOMPONENTS
# End time: 12:55:44 on Feb 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 12:55:44 on Feb 03,2020
# vlog -64 -incr -work fifo_generator_v13_2_2 "+incdir+../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_clk_gen" "+incdir+../../../../ddr3_hdmi.srcs/sim_1/new" ../../../../ddr3_hdmi.ip_user_files/ipstatic/simulation/fifo_generator_vlog_beh.v 
# -- Compiling module fifo_generator_vlog_beh
# -- Compiling module fifo_generator_v13_2_2_CONV_VER
# -- Compiling module fifo_generator_v13_2_2_sync_stage
# -- Compiling module fifo_generator_v13_2_2_bhv_ver_as
# -- Compiling module fifo_generator_v13_2_2_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_2_2_bhv_ver_ss
# -- Compiling module fifo_generator_v13_2_2_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_2_2_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# End time: 12:55:44 on Feb 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 12:55:44 on Feb 03,2020
# vcom -64 -93 -work fifo_generator_v13_2_2 ../../../../ddr3_hdmi.ip_user_files/ipstatic/hdl/fifo_generator_v13_2_rfs.vhd 
# -- Loading package STANDARD
# ** Error: ../../../../ddr3_hdmi.ip_user_files/ipstatic/hdl/fifo_generator_v13_2_rfs.vhd(64): (vcom-1598) Library "unisim" not found.
# ** Error: ../../../../ddr3_hdmi.ip_user_files/ipstatic/hdl/fifo_generator_v13_2_rfs.vhd(64): (vcom-1136) Unknown identifier "<protected>".
# ** Note: ../../../../ddr3_hdmi.ip_user_files/ipstatic/hdl/fifo_generator_v13_2_rfs.vhd(64): VHDL Compiler exiting
# End time: 12:55:45 on Feb 03,2020, Elapsed time: 0:00:01
# Errors: 2, Warnings: 1
# child process exited abnormally
# Error in macro ./tb_ddr3_hdmi_compile.do line 32
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 12:55:44 on Feb 03,2020
# vcom -64 -93 -work fifo_generator_v13_2_2 ../../../../ddr3_hdmi.ip_user_files/ipstatic/hdl/fifo_generator_v13_2_rfs.vhd 
# -- Loading package STANDARD
# ** Error: ../../../../ddr3_hdmi.ip_user_files/ipstatic/hdl/fifo_generator_v13_2_rfs.vhd(64): (vcom-1598) Library "unisim" not found.
# ** Error: ../../../../ddr3_hdmi.ip_user_files/ipstatic/hdl/fifo_generator_v13_2_rfs.vhd(64): (vcom-1136) Unknown identifier "<protected>".
# ** Note: ../../../../ddr3_hdmi.ip_user_files/ipstatic/hdl/fifo_generator_v13_2_rfs.vhd(64): VHDL Compiler exiting
# End time: 12:55:45 on Feb 03,2020, Elapsed time: 0:00:01
# Errors: 2, Warnings: 1
# child process exited abnormally
#     while executing
# "exec <nul: {D:\ProgramData\modeltech64_10.7\win64\vcom.EXE} -64 -93 -work fifo_generator_v13_2_2 ../../../../ddr3_hdmi.ip_user_files/ipstatic/hdl/fifo..."
#     ("uplevel" body line 1)
#     invoked from within
# "uplevel 1 exec $redir $new [lrange $args 1 end]"
#     (procedure "::unknown" line 47)
#     invoked from within
# "D:\\ProgramData\\modeltech64_10.7\\win64\\vcom -64 -93 -work fifo_generator_v13_2_2  \
# "../../../../ddr3_hdmi.ip_user_files/ipstatic/hdl/fifo_generato..."
ModelSim> INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:52 . Memory (MB): peak = 1114.047 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:54 . Memory (MB): peak = 1114.047 ; gain = 6.387
INFO: [Common 17-344] 'launch_simulation' was cancelled
set_property compxlib.modelsim_compiled_library_dir D:/ProgramData/Xilinx/XLib10.7 [current_project]
update_ip_catalog
update_ip_catalog
launch_simulation -install_path D:/ProgramData/modeltech64_10.7/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'D:/ProgramData/modeltech64_10.7/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/ProgramData/Xilinx/XLib10.7/modelsim.ini' copied to run dir:'E:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ddr3_hdmi' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'E:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.sim/sim_1/behav/modelsim'
Reading D:/ProgramData/modeltech64_10.7/tcl/vsim/pref.tcl

# 10.7

# do {tb_ddr3_hdmi_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.7 Lib Mapping Utility 2017.12 Dec  7 2017
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 12:58:08 on Feb 03,2020
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_clk_gen" "+incdir+../../../../ddr3_hdmi.srcs/sim_1/new" ../../../../ddr3_hdmi.srcs/sources_1/ip/rd_data_fifo/sim/rd_data_fifo.v ../../../../ddr3_hdmi.srcs/sources_1/ip/cmd_fifo/sim/cmd_fifo.v ../../../../ddr3_hdmi.srcs/sources_1/ip/wr_data_fifo/sim/wr_data_fifo.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/clocking/mig_7series_v4_1_clk_ibuf.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/clocking/mig_7series_v4_1_infrastructure.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/clocking/mig_7series_v4_1_iodelay_ctrl.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_arb_mux.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_arb_row_col.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_arb_select.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_bank_cntrl.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_bank_common.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_bank_compare.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_bank_mach.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_bank_queue.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_bank_state.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_col_mach.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_mc.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_rank_cntrl.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_rank_common.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_rank_mach.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_round_robin_arb.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ecc/mig_7series_v4_1_ecc_buf.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ecc/mig_7series_v4_1_ecc_dec_fix.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ecc/mig_7series_v4_1_ecc_gen.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ecc/mig_7series_v4_1_ecc_merge_enc.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ecc/mig_7series_v4_1_fi_xor.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ip_top/mig_7series_v4_1_memc_ui_top_std.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ip_top/mig_7series_v4_1_mem_intfc.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_if_post_fifo.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_of_pre_fifo.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ck_addr_cmd_delay.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_dqs_found_cal.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_dqs_found_cal_hr.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_cntlr.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_data.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_edge.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_lim.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_mux.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_po_cntlr.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_samp.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_oclkdelay_cal.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_tempmon.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_top.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrcal.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl_off_delay.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_prbs_gen.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_skip_calib_tap.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_poc_cc.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_poc_edge_store.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_poc_meta.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_poc_pd.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_poc_tap_base.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_poc_top.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ui/mig_7series_v4_1_ui_cmd.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ui/mig_7series_v4_1_ui_rd_data.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ui/mig_7series_v4_1_ui_top.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ui/mig_7series_v4_1_ui_wr_data.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ddr3_ctrl_mig_sim.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ddr3_ctrl.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_clk_gen/ddr3_clk_gen_clk_wiz.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_clk_gen/ddr3_clk_gen.v ../../../../ddr3_hdmi.srcs/sources_1/new/A7_arbit.v ../../../../ddr3_hdmi.srcs/sources_1/new/A7_rd_ctrl.v ../../../../ddr3_hdmi.srcs/sources_1/new/A7_wr_ctrl.v ../../../../ddr3_hdmi.srcs/sources_1/new/ddr3_hdmi.v ../../../../ddr3_hdmi.srcs/sources_1/new/rd_cmd_fifo_ctrl.v ../../../../ddr3_hdmi.srcs/sources_1/new/rd_data_fifo_ctrl.v ../../../../ddr3_hdmi.srcs/sources_1/new/wr_cmd_fifo_ctrl.v ../../../../ddr3_hdmi.srcs/sources_1/new/wr_data_fifo_ctrl.v 
# -- Compiling module rd_data_fifo
# -- Compiling module cmd_fifo
# -- Compiling module wr_data_fifo
# -- Skipping module mig_7series_v4_1_clk_ibuf
# -- Skipping module mig_7series_v4_1_infrastructure
# -- Skipping module mig_7series_v4_1_iodelay_ctrl
# -- Skipping module mig_7series_v4_1_tempmon
# -- Skipping module mig_7series_v4_1_arb_mux
# -- Skipping module mig_7series_v4_1_arb_row_col
# -- Skipping module mig_7series_v4_1_arb_select
# -- Skipping module mig_7series_v4_1_bank_cntrl
# -- Skipping module mig_7series_v4_1_bank_common
# -- Skipping module mig_7series_v4_1_bank_compare
# -- Skipping module mig_7series_v4_1_bank_mach
# -- Skipping module mig_7series_v4_1_bank_queue
# -- Skipping module mig_7series_v4_1_bank_state
# -- Skipping module mig_7series_v4_1_col_mach
# -- Skipping module mig_7series_v4_1_mc
# -- Skipping module mig_7series_v4_1_rank_cntrl
# -- Skipping module mig_7series_v4_1_rank_common
# -- Skipping module mig_7series_v4_1_rank_mach
# -- Skipping module mig_7series_v4_1_round_robin_arb
# -- Skipping module mig_7series_v4_1_ecc_buf
# -- Skipping module mig_7series_v4_1_ecc_dec_fix
# -- Skipping module mig_7series_v4_1_ecc_gen
# -- Skipping module mig_7series_v4_1_ecc_merge_enc
# -- Skipping module mig_7series_v4_1_fi_xor
# -- Skipping module mig_7series_v4_1_memc_ui_top_std
# -- Skipping module mig_7series_v4_1_mem_intfc
# -- Skipping module mig_7series_v4_1_ddr_byte_group_io
# -- Skipping module mig_7series_v4_1_ddr_byte_lane
# -- Skipping module mig_7series_v4_1_ddr_calib_top
# -- Skipping module mig_7series_v4_1_ddr_if_post_fifo
# -- Skipping module mig_7series_v4_1_ddr_mc_phy
# -- Skipping module mig_7series_v4_1_ddr_mc_phy_wrapper
# -- Skipping module mig_7series_v4_1_ddr_of_pre_fifo
# -- Skipping module mig_7series_v4_1_ddr_phy_4lanes
# -- Skipping module mig_7series_v4_1_ddr_phy_ck_addr_cmd_delay
# -- Skipping module mig_7series_v4_1_ddr_phy_dqs_found_cal
# -- Skipping module mig_7series_v4_1_ddr_phy_dqs_found_cal_hr
# -- Skipping module mig_7series_v4_1_ddr_phy_init
# -- Skipping module mig_7series_v4_1_ddr_phy_ocd_cntlr
# -- Skipping module mig_7series_v4_1_ddr_phy_ocd_data
# -- Skipping module mig_7series_v4_1_ddr_phy_ocd_edge
# -- Skipping module mig_7series_v4_1_ddr_phy_ocd_lim
# -- Skipping module mig_7series_v4_1_ddr_phy_ocd_mux
# -- Skipping module mig_7series_v4_1_ddr_phy_ocd_po_cntlr
# -- Skipping module mig_7series_v4_1_ddr_phy_ocd_samp
# -- Skipping module mig_7series_v4_1_ddr_phy_oclkdelay_cal
# -- Skipping module mig_7series_v4_1_ddr_phy_prbs_rdlvl
# -- Skipping module mig_7series_v4_1_ddr_phy_rdlvl
# -- Skipping module mig_7series_v4_1_ddr_phy_tempmon
# -- Skipping module mig_7series_v4_1_ddr_phy_top
# -- Skipping module mig_7series_v4_1_ddr_phy_wrcal
# -- Skipping module mig_7series_v4_1_ddr_phy_wrlvl
# -- Skipping module mig_7series_v4_1_ddr_phy_wrlvl_off_delay
# -- Skipping module mig_7series_v4_1_ddr_prbs_gen
# -- Skipping module mig_7series_v4_1_ddr_skip_calib_tap
# -- Skipping module mig_7series_v4_1_poc_cc
# -- Skipping module mig_7series_v4_1_poc_edge_store
# -- Skipping module mig_7series_v4_1_poc_meta
# -- Skipping module mig_7series_v4_1_poc_pd
# -- Skipping module mig_7series_v4_1_poc_tap_base
# -- Skipping module mig_7series_v4_1_poc_top
# -- Skipping module mig_7series_v4_1_ui_cmd
# -- Skipping module mig_7series_v4_1_ui_rd_data
# -- Skipping module mig_7series_v4_1_ui_top
# -- Skipping module mig_7series_v4_1_ui_wr_data
# -- Skipping module ddr3_ctrl_mig
# -- Skipping module ddr3_ctrl
# -- Skipping module ddr3_clk_gen_clk_wiz
# -- Skipping module ddr3_clk_gen
# -- Skipping module A7_arbit
# -- Skipping module A7_rd_ctrl
# -- Skipping module A7_wr_ctrl
# ** Error (suppressible): ../../../../ddr3_hdmi.srcs/sources_1/new/ddr3_hdmi.v(124): (vlog-2388) 'p2_cmd_clk' already declared in this scope (ddr3_hdmi).
# ** Error (suppressible): ../../../../ddr3_hdmi.srcs/sources_1/new/ddr3_hdmi.v(125): (vlog-2388) 'p2_cmd_en' already declared in this scope (ddr3_hdmi).
# ** Error (suppressible): ../../../../ddr3_hdmi.srcs/sources_1/new/ddr3_hdmi.v(127): (vlog-2388) 'p2_cmd_addr' already declared in this scope (ddr3_hdmi).
# ** Error (suppressible): ../../../../ddr3_hdmi.srcs/sources_1/new/ddr3_hdmi.v(128): (vlog-2388) 'p2_cmd_bl' already declared in this scope (ddr3_hdmi).
# ** Error (suppressible): ../../../../ddr3_hdmi.srcs/sources_1/new/ddr3_hdmi.v(129): (vlog-2388) 'p2_cmd_full' already declared in this scope (ddr3_hdmi).
# ** Error (suppressible): ../../../../ddr3_hdmi.srcs/sources_1/new/ddr3_hdmi.v(130): (vlog-2388) 'p2_cmd_empty' already declared in this scope (ddr3_hdmi).
# ** Error (suppressible): ../../../../ddr3_hdmi.srcs/sources_1/new/ddr3_hdmi.v(133): (vlog-2388) 'p1_cmd_clk' already declared in this scope (ddr3_hdmi).
# ** Error (suppressible): ../../../../ddr3_hdmi.srcs/sources_1/new/ddr3_hdmi.v(134): (vlog-2388) 'p1_cmd_en' already declared in this scope (ddr3_hdmi).
# ** Error (suppressible): ../../../../ddr3_hdmi.srcs/sources_1/new/ddr3_hdmi.v(136): (vlog-2388) 'p1_cmd_addr' already declared in this scope (ddr3_hdmi).
# ** Error (suppressible): ../../../../ddr3_hdmi.srcs/sources_1/new/ddr3_hdmi.v(137): (vlog-2388) 'p1_cmd_bl' already declared in this scope (ddr3_hdmi).
# ** Error (suppressible): ../../../../ddr3_hdmi.srcs/sources_1/new/ddr3_hdmi.v(138): (vlog-2388) 'p1_cmd_full' already declared in this scope (ddr3_hdmi).
# ** Error (suppressible): ../../../../ddr3_hdmi.srcs/sources_1/new/ddr3_hdmi.v(139): (vlog-2388) 'p1_cmd_empty' already declared in this scope (ddr3_hdmi).
# ** Error (suppressible): ../../../../ddr3_hdmi.srcs/sources_1/new/ddr3_hdmi.v(142): (vlog-2388) 'p1_rd_clk' already declared in this scope (ddr3_hdmi).
# ** Error (suppressible): ../../../../ddr3_hdmi.srcs/sources_1/new/ddr3_hdmi.v(143): (vlog-2388) 'p1_rd_en' already declared in this scope (ddr3_hdmi).
# ** Error (suppressible): ../../../../ddr3_hdmi.srcs/sources_1/new/ddr3_hdmi.v(144): (vlog-2388) 'p1_rd_data' already declared in this scope (ddr3_hdmi).
# ** Error (suppressible): ../../../../ddr3_hdmi.srcs/sources_1/new/ddr3_hdmi.v(145): (vlog-2388) 'p1_rd_count' already declared in this scope (ddr3_hdmi).
# ** Error (suppressible): ../../../../ddr3_hdmi.srcs/sources_1/new/ddr3_hdmi.v(146): (vlog-2388) 'p1_rd_empty' already declared in this scope (ddr3_hdmi).
# ** Error (suppressible): ../../../../ddr3_hdmi.srcs/sources_1/new/ddr3_hdmi.v(147): (vlog-2388) 'p1_rd_full' already declared in this scope (ddr3_hdmi).
# -- Compiling module rd_cmd_fifo_ctrl
# -- Compiling module rd_data_fifo_ctrl
# -- Compiling module wr_cmd_fifo_ctrl
# -- Compiling module wr_data_fifo_ctrl
# End time: 12:58:08 on Feb 03,2020, Elapsed time: 0:00:00
# Errors: 18, Warnings: 1
# child process exited abnormally
# Error in macro ./tb_ddr3_hdmi_compile.do line 97
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 12:58:08 on Feb 03,2020
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_clk_gen" "+incdir+../../../../ddr3_hdmi.srcs/sim_1/new" ../../../../ddr3_hdmi.srcs/sources_1/ip/rd_data_fifo/sim/rd_data_fifo.v ../../../../ddr3_hdmi.srcs/sources_1/ip/cmd_fifo/sim/cmd_fifo.v ../../../../ddr3_hdmi.srcs/sources_1/ip/wr_data_fifo/sim/wr_data_fifo.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/clocking/mig_7series_v4_1_clk_ibuf.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/clocking/mig_7series_v4_1_infrastructure.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/clocking/mig_7series_v4_1_iodelay_ctrl.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_arb_mux.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_arb_row_col.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_arb_select.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_bank_cntrl.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_bank_common.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_bank_compare.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_bank_mach.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_bank_queue.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_bank_state.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_col_mach.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_mc.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_rank_cntrl.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_rank_common.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_rank_mach.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_round_robin_arb.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ecc/mig_7series_v4_1_ecc_buf.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ecc/mig_7series_v4_1_ecc_dec_fix.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ecc/mig_7series_v4_1_ecc_gen.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ecc/mig_7series_v4_1_ecc_merge_enc.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ecc/mig_7series_v4_1_fi_xor.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ip_top/mig_7series_v4_1_memc_ui_top_std.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ip_top/mig_7series_v4_1_mem_intfc.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_if_post_fifo.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_of_pre_fifo.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ck_addr_cmd_delay.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_dqs_found_cal.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_dqs_found_cal_hr.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_cntlr.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_data.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_edge.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_lim.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_mux.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_po_cntlr.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_samp.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_oclkdelay_cal.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_tempmon.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_top.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrcal.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl_off_delay.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_prbs_gen.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_skip_calib_tap.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_poc_cc.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_poc_edge_store.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_poc_meta.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_poc_pd.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_poc_tap_base.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_poc_top.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ui/mig_7series_v4_1_ui_cmd.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ui/mig_7series_v4_1_ui_rd_data.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ui/mig_7series_v4_1_ui_top.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ui/mig_7series_v4_1_ui_wr_data.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ddr3_ctrl_mig_sim.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ddr3_ctrl.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_clk_gen/ddr3_clk_gen_clk_wiz.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_clk_gen/ddr3_clk_gen.v ../../../../ddr3_hdmi.srcs/sources_1/new/A7_arbit.v ../../../../ddr3_hdmi.srcs/sources_1/new/A7_rd_ctrl.v ../../../../ddr3_hdmi.srcs/sources_1/new/A7_wr_ctrl.v ../../../../ddr3_hdmi.srcs/sources_1/new/ddr3_hdmi.v ../../../../ddr3_hdmi.srcs/sources_1/new/rd_cmd_fifo_ctrl.v ../../../../ddr3_hdmi.srcs/sources_1/new/rd_data_fifo_ctrl.v ../../../../ddr3_hdmi.srcs/sources_1/new/wr_cmd_fifo_ctrl.v ../../../../ddr3_hdmi.srcs/sources_1/new/wr_data_fifo_ctrl.v 
# -- Compiling module rd_data_fifo
# -- Compiling module cmd_fifo
# -- Compiling module wr_data_fifo
# -- Skipping module mig_7series_v4_1_clk_ibuf
# -- Skipping module mig_7series_v4_1_infrastructure
# -- Skipping module mig_7series_v4_1_iodelay_ctrl
# -- Skipping module mig_7series_v4_1_tempmon
# -- Skipping module mig_7series_v4_1_arb_mux
# -- Skipping module mig_7series_v4_1_arb_row_col
# -- Skipping module mig_7series_v4_1_arb_select
# -- Skipping module mig_7series_v4_1_bank_cntrl
# -- Skipping module mig_7series_v4_1_bank_common
# -- Skipping module mig_7series_v4_1_bank_compare
# -- Skipping module mig_7series_v4_1_bank_mach
# -- Skipping module mig_7series_v4_1_bank_queue
# -- Skipping module mig_7series_v4_1_bank_state
# -- Skipping module mig_7series_v4_1_col_mach
# -- Skipping module mig_7series_v4_1_mc
# -- Skipping module mig_7series_v4_1_rank_cntrl
# -- Skipping module mig_7series_v4_1_rank_common
# -- Skipping module mig_7series_v4_1_rank_mach
# -- Skipping module mig_7series_v4_1_round_robin_arb
# -- Skipping module mig_7series_v4_1_ecc_buf
# -- Skipping module mig_7series_v4_1_ecc_dec_fix
# -- Skipping module mig_7series_v4_1_ecc_gen
# -- Skipping module mig_7series_v4_1_ecc_merge_enc
# -- Skipping module mig_7series_v4_1_fi_xor
# -- Skipping module mig_7series_v4_1_memc_ui_top_std
# -- Skipping module mig_7series_v4_1_mem_intfc
# -- Skipping module mig_7series_v4_1_ddr_byte_group_io
# -- Skipping module mig_7series_v4_1_ddr_byte_lane
# -- Skipping module mig_7series_v4_1_ddr_calib_top
# -- Skipping module mig_7series_v4_1_ddr_if_post_fifo
# -- Skipping module mig_7series_v4_1_ddr_mc_phy
# -- Skipping module mig_7series_v4_1_ddr_mc_phy_wrapper
# -- Skipping module mig_7series_v4_1_ddr_of_pre_fifo
# -- Skipping module mig_7series_v4_1_ddr_phy_4lanes
# -- Skipping module mig_7series_v4_1_ddr_phy_ck_addr_cmd_delay
# -- Skipping module mig_7series_v4_1_ddr_phy_dqs_found_cal
# -- Skipping module mig_7series_v4_1_ddr_phy_dqs_found_cal_hr
# -- Skipping module mig_7series_v4_1_ddr_phy_init
# -- Skipping module mig_7series_v4_1_ddr_phy_ocd_cntlr
# -- Skipping module mig_7series_v4_1_ddr_phy_ocd_data
# -- Skipping module mig_7series_v4_1_ddr_phy_ocd_edge
# -- Skipping module mig_7series_v4_1_ddr_phy_ocd_lim
# -- Skipping module mig_7series_v4_1_ddr_phy_ocd_mux
# -- Skipping module mig_7series_v4_1_ddr_phy_ocd_po_cntlr
# -- Skipping module mig_7series_v4_1_ddr_phy_ocd_samp
# -- Skipping module mig_7series_v4_1_ddr_phy_oclkdelay_cal
# -- Skipping module mig_7series_v4_1_ddr_phy_prbs_rdlvl
# -- Skipping module mig_7series_v4_1_ddr_phy_rdlvl
# -- Skipping module mig_7series_v4_1_ddr_phy_tempmon
# -- Skipping module mig_7series_v4_1_ddr_phy_top
# -- Skipping module mig_7series_v4_1_ddr_phy_wrcal
# -- Skipping module mig_7series_v4_1_ddr_phy_wrlvl
# -- Skipping module mig_7series_v4_1_ddr_phy_wrlvl_off_delay
# -- Skipping module mig_7series_v4_1_ddr_prbs_gen
# -- Skipping module mig_7series_v4_1_ddr_skip_calib_tap
# -- Skipping module mig_7series_v4_1_poc_cc
# -- Skipping module mig_7series_v4_1_poc_edge_store
# -- Skipping module mig_7series_v4_1_poc_meta
# -- Skipping module mig_7series_v4_1_poc_pd
# -- Skipping module mig_7series_v4_1_poc_tap_base
# -- Skipping module mig_7series_v4_1_poc_top
# -- Skipping module mig_7series_v4_1_ui_cmd
# -- Skipping module mig_7series_v4_1_ui_rd_data
# -- Skipping module mig_7series_v4_1_ui_top
# -- Skipping module mig_7series_v4_1_ui_wr_data
# -- Skipping module ddr3_ctrl_mig
# -- Skipping module ddr3_ctrl
# -- Skipping module ddr3_clk_gen_clk_wiz
# -- Skipping module ddr3_clk_gen
# -- Skipping module A7_arbit
# -- Skipping module A7_rd_ctrl
# -- Skipping module A7_wr_ctrl
# ** Error (suppressible): ../../../../ddr3_hdmi.srcs/sources_1/new/ddr3_hdmi.v(124): (vlog-2388) 'p2_cmd_clk' already declared in this scope (ddr3_hdmi).
# ** Error (suppressible): ../../../../ddr3_hdmi.srcs/sources_1/new/ddr3_hdmi.v(125): (vlog-2388) 'p2_cmd_en' already declared in this scope (ddr3_hdmi).
# ** Error (suppressible): ../../../../ddr3_hdmi.srcs/sources_1/new/ddr3_hdmi.v(127): (vlog-2388) 'p2_cmd_addr' already declared in this scope (ddr3_hdmi).
# ** Error (suppressible): ../../../../ddr3_hdmi.srcs/sources_1/new/ddr3_hdmi.v(128): (vlog-2388) 'p2_cmd_bl' already declared in this scope (ddr3_hdmi).
# ** Error (suppressible): ../../../../ddr3_hdmi.srcs/sources_1/new/ddr3_hdmi.v(129): (vlog-2388) 'p2_cmd_full' already declared in this scope (ddr3_hdmi).
# ** Error (suppressible): ../../../../ddr3_hdmi.srcs/sources_1/new/ddr3_hdmi.v(130): (vlog-2388) 'p2_cmd_empty' already declared in this scope (ddr3_hdmi).
# ** Error (suppressible): ../../../../ddr3_hdmi.srcs/sources_1/new/ddr3_hdmi.v(133): (vlog-2388) 'p1_cmd_clk' already declared in this scope (ddr3_hdmi).
# ** Error (suppressible): ../../../../ddr3_hdmi.srcs/sources_1/new/ddr3_hdmi.v(134): (vlog-2388) 'p1_cmd_en' already declared in this scope (ddr3_hdmi).
# ** Error (suppressible): ../../../../ddr3_hdmi.srcs/sources_1/new/ddr3_hdmi.v(136): (vlog-2388) 'p1_cmd_addr' already declared in this scope (ddr3_hdmi).
# ** Error (suppressible): ../../../../ddr3_hdmi.srcs/sources_1/new/ddr3_hdmi.v(137): (vlog-2388) 'p1_cmd_bl' already declared in this scope (ddr3_hdmi).
# ** Error (suppressible): ../../../../ddr3_hdmi.srcs/sources_1/new/ddr3_hdmi.v(138): (vlog-2388) 'p1_cmd_full' already declared in this scope (ddr3_hdmi).
# ** Error (suppressible): ../../../../ddr3_hdmi.srcs/sources_1/new/ddr3_hdmi.v(139): (vlog-2388) 'p1_cmd_empty' already declared in this scope (ddr3_hdmi).
# ** Error (suppressible): ../../../../ddr3_hdmi.srcs/sources_1/new/ddr3_hdmi.v(142): (vlog-2388) 'p1_rd_clk' already declared in this scope (ddr3_hdmi).
# ** Error (suppressible): ../../../../ddr3_hdmi.srcs/sources_1/new/ddr3_hdmi.v(143): (vlog-2388) 'p1_rd_en' already declared in this scope (ddr3_hdmi).
# ** Error (suppressible): ../../../../ddr3_hdmi.srcs/sources_1/new/ddr3_hdmi.v(144): (vlog-2388) 'p1_rd_data' already declared in this scope (ddr3_hdmi).
# ** Error (suppressible): ../../../../ddr3_hdmi.srcs/sources_1/new/ddr3_hdmi.v(145): (vlog-2388) 'p1_rd_count' already declared in this scope (ddr3_hdmi).
# ** Error (suppressible): ../../../../ddr3_hdmi.srcs/sources_1/new/ddr3_hdmi.v(146): (vlog-2388) 'p1_rd_empty' already declared in this scope (ddr3_hdmi).
# ** Error (suppressible): ../../../../ddr3_hdmi.srcs/sources_1/new/ddr3_hdmi.v(147): (vlog-2388) 'p1_rd_full' already declared in this scope (ddr3_hdmi).
# -- Compiling module rd_cmd_fifo_ctrl
# -- Compiling module rd_data_fifo_ctrl
# -- Compiling module wr_cmd_fifo_ctrl
# -- Compiling module wr_data_fifo_ctrl
# End time: 12:58:08 on Feb 03,2020, Elapsed time: 0:00:00
# Errors: 18, Warnings: 1
# child process exited abnormally
#     while executing
# "exec <nul: {D:\ProgramData\modeltech64_10.7\win64\vlog.EXE} -64 -incr -work xil_defaultlib +incdir+../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_clk_ge..."
#     ("uplevel" body line 1)
#     invoked from within
# "uplevel 1 exec $redir $new [lrange $args 1 end]"
#     (procedure "::unknown" line 47)
#     invoked from within
# "D:\\ProgramData\\modeltech64_10.7\\win64\\vlog -64 -incr -work xil_defaultlib  "+incdir+../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_clk_gen" "+incdir..."
ModelSim> INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:01:06 . Memory (MB): peak = 1149.055 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:01:08 . Memory (MB): peak = 1149.055 ; gain = 9.527
INFO: [Common 17-344] 'launch_simulation' was cancelled
exit
INFO: [Common 17-206] Exiting Vivado at Mon Feb  3 12:59:20 2020...
