// Seed: 2086863952
module module_0 (
    output supply1 module_0,
    input supply0 id_1,
    input tri1 id_2,
    input supply0 id_3,
    input wand id_4,
    input tri1 id_5,
    input tri0 id_6,
    output tri id_7,
    input wand id_8,
    output tri id_9,
    input uwire id_10,
    output wire id_11,
    input supply0 id_12,
    input supply0 id_13
);
  wire id_15;
  wor id_16, id_17, id_18, id_19, id_20, id_21, id_22, id_23, id_24, id_25, id_26;
  assign id_7 = {1 & id_22, id_24};
endmodule
module module_1 (
    input tri0 id_0,
    input tri1 id_1,
    output tri1 id_2,
    input supply1 id_3,
    input tri id_4,
    output supply0 id_5,
    output tri0 id_6,
    input wire id_7
);
  wire id_9;
  module_0(
      id_5, id_1, id_1, id_0, id_3, id_3, id_7, id_6, id_3, id_2, id_4, id_5, id_7, id_1
  );
endmodule
