tags: static default
title: Diagrams


|! 6502 Registers|<|<|<|<|<|h
|| A | X | Y | P | notes|h
|^pass|^offset|||^C|C:1&nbsp;uses `exit`<br/>C:0&nbsp;uses `next`|
|^return|^ip.lo|^//stack//|^0|^N:0 Z:0 C:1||

|! 6502 Registers|<|<|<|<|<|h
|^!A|^//pass:// offset|
|~|~|
|^!X|^//stack//|
|~|~|
|^!Y|//unused//|
|~|~|
|^!P|^//pass:// C:1&nbsp;uses `exit`<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;C:0&nbsp;uses `next`|
|~|~|

A | X | Y | P | notes|h
|^pass|^offset|||^C|^C:1&nbsp;uses `exit`<br/>C:0&nbsp;uses `next`|
|^return|^ip.lo|^//stack//|^0|^N:0 Z:0 C:1||



|! Sweet16 Registers|<|<|<|<|<|<|<|h
|^`00` ''R0'' ACC|^&nbsp;|^`02` ''R1'' TOS|^|^`04` ''R2'' N0|^|^`06` ''R3'' N1|^|
|~|^|~|^nfa<br/>0&nbsp;at&nbsp;eoi|~|^|~|^|
|^`08` ''R4'' N2|^doo&nbsp;dahh|^`0A` ''R5'' N3|^|^`0C` ''R6'' N4|^|^`0E` ''R7'' N5|^|
|~|^&nbsp;|~|^|~|^|~|^|
|^`10` ''R8'' N6|^&nbsp;|^`12` ''R9'' N7|^lib|^`14` ''R10'' N8|^char|^`16` ''R11'' EXT|^(forget.pass1)|
|~|^&nbsp;|~|^|~|^|~|^|
|^`18` ''R12'' SP|^&nbsp;|^`1A` ''R13'' CPR|^|^`1C` ''R14'' RSLT|^|^`1E`''R15'' PC|^|
|~|^&nbsp;|~|^|~|^|~|^|

|addr|value|description|h
|^`51E0`<br/>`51E1`|^`00 00`|^vmbuf|
|^`51E2`<br/>`51E3`<br/>`51E4`|^`A0 A0`<br/><br/>`05`|^repeat char<br/>repeat count|
|^`51E5`|^`69`|^char|
|^`51E6`|^`4E`|^char|
|^`51E7`<br/>`51E8`<br/>`51E9`<br/>...|^`A0 A0`<br/><br/>`04`|^repeat char<br/>repeat count|
20 20 02 0f 0b 20 20 03 1e
|^`54FB`<br/>`54FC`<br/>`54FD`<br/>|^`DF FF FF`|^line wrap|
|^`54FB`<br/>`54FC`<br/>`54FD`<br/>|^`DF FF FF`|^line wrap|
|^`54FE`<br/>`54FF`|^`1E 83`|^packet header|



|^`51E2`<br/>`51E3`<br/>`51E4`|^`A0 A0`<br/>`05`|^repeat char<br/>repeat count|
|^`51E2`<br/>`51E3`<br/>`51E4`|^`A0 A0`<br/>`05`|^repeat char<br/>repeat count|
|^`51E2`<br/>`51E3`<br/>`51E4`|^`A0 A0`<br/>`05`|^repeat char<br/>repeat count|

|`47F3`|~|<|
|`47F4`|~|<|
|`47F5`|`60`|^rts|
|`47F6`|`EA`|^nop|
|`47F7`|`A9`<br/>`00`|^lda #0|
|`47F8`|~||
|`47F9`|`18`|^clc|
|`47FA`|~||
|`47FB`|~||
|`47FC`|~||
|`47FD`|~||
|`47FE`|~||
|`47FF`|~||
|`4800`|~||
|`4801`|~||


|addr|value|description|h
|`47F2`|`20`<br/>`D2`<br/>`FF`|^jsr CHROUT|
|`47F3`|~|<|
|`47F4`|~|<||`47F5`|`60`|^rts|
|`47F6`|`EA`|^nop|
|`47F7`|`A9`<br/>`00`|^lda #0|
|`47F8`|~||
|`47F9`|`18`|^clc|
|`47FA`|~||
|`47FB`|~||
|`47FC`|~||
|`47FD`|~||
|`47FE`|~||
|`47FF`|~||
|`4800`|~||
|`4801`|~||
Memory diagram





|>|>|&nbsp;| x |&nbsp;|<|<|h
|00|R0|acc|g|10|R8|n6|
|02|R1|tos|g|12|R9|n7|
|04|R2|n0|g|14|R10|n8|
|06|R3|n1|g|16|R11|ext|
|08|R4|n2|g|18|R12|sp|
|0A|R5|n3|g|1A|R13|cpr|
|0C|R6|n4|g|1C|R14|rslt|
|0E|R7|n5|g|1E|R15|pc|

|A|X|Y|P|
|char|stack|in|CZ|

memory

|`0086`|^`E6` `8B`|^`inc ip`|
|`0087`|~|~|
|`0088`|^`E6` `8B`|^`inc ip`|
|`0089`|~|~|
|`008A`|^`6C` `C3` `6F`|^`jmp (ip)`<br/>ip.lo<br/>ip.hi|
|`008B`|~|~|
|`008C`|~|~|
|`008D`|`00`|TIME.hi|
|`008E`|`28`|TIME.mid|
|`008F`|`7E`|TIME.lo|

|r0||r1||r2||r3||r4||r5||r6||r7||
|r8||r9||r10||r11||r12||r13||r14||r15||

|A|X|Y|P|sp|pc|
|x |||C|||


|>|>|&nbsp;| x |&nbsp;|<|<|h
|00|R0|acc|g|10|R8|n6|
|02|R1|tos|g|12|R9|n7|
|04|R2|n0|g|14|R10|n8|
|06|R3|n1|g|16|R11|ext|
|08|R4|n2|g|18|R12|sp|
|0A|R5|n3|g|1A|R13|cpr|
|0C|R6|n4|g|1C|R14|rslt|
|0E|R7|n5|g|1E|R15|pc|



||A|X|Y|P|notes|h
|pass|offset|||||
|return|ip.lo|//stack//|0|N:0 Z:0 C:1||
6502 register diagram

|! Sweet16 Registers|<|<|<|<|<|<|<|h
|>|^ //---//|>|^ //---//|>|^ //---//|>|^ //---//|h
|^`00`''R0''<br/>ACC|^&nbsp;|^`02`''R1''<br/>TOS|^|^`04`''R2''<br/>N0|^|^`06`''R3''<br/>N1|^|
|~|^|~|^nfa<br/>0&nbsp;at&nbsp;eoi|~|^|~|^|
|^`08`''R4''<br/>N2|^doo&nbsp;dahh|^`0A`''R5''<br/>N3|^|^`0C`''R6''<br/>N4|^|^`0E`''R7''<br/>N5|^|
|~|^&nbsp;|~|^|~|^|~|^|
|^`10`''R8''<br/>N6|^&nbsp;|^`12`''R9''<br/>N7|^lib|^`14`''R10''<br/>N8|^char|^`16`''R11''<br/>EXT|^(forget.pass1)|
|~|^&nbsp;|~|^|~|^|~|^|
|^`18`''R12''<br/>SP|^&nbsp;|^`1A`''R13''<br/>CPR|^|^`1C`''R14''<br/>RSLT|^|^`1E`''R15''<br/>PC|^|
|~|^&nbsp;|~|^|~|^|~|^|


|>|>|^ //---//|>|>|^ //---//|>|>|^ //---//|>|>|^ //---//|h
|^`00`|^R0<br/>ACC|^|^`02`|^R1<br/>TOS|^nfa<br/>0&nbsp;at&nbsp;eoi|^`04`|^R2<br/>N0|^|^`06`|^R3<br/>N1|^|
|^`08`|^R4<br/>N2|^doo&nbsp;dahh|^`0A`|^R5<br/>N3|^|^`0C`|^R6<br/>N4|^|^`0E`|^R7<br/>N5|^|
|^`10`|^R8<br/>N6|^|^`12`|^R9<br/>N7|^lib|^`14`|^R10<br/>N8|^char|^`16`|^R11<br/>EXT|^(forget.pass1)|
|^`18`|^R12<br/>SP|^|^`1A`|^R13<br/>CPR|^|^`1C`|^R14<br/>RSLT|^|^`1E`|^R15<br/>PC|^|
Sweet16 register diagram

|>|^ //---//|>|^ //---//|>|^ //---//|>|^ //---//|h
|^`00`R0<br/>ACC|^|^`02`R1<br/>TOS|^nfa<br/>0 at eoi|^`04`R2<br/>N0|^|^`06`R3<br/>N1|^|
|^`08`R4<br/>N2|^|^`0A`R5<br/>N3|^|^`0C`R6<br/>N4|^|^`0E`R7<br/>N5|^|
|^`10`R8<br/>N6|^|^`12`R9<br/>N7|^lib|^`14`R10<br/>N8|^char|^`16`R11<br/>EXT|^|
|^`18`R12<br/>SP|^|^`1A`R13<br/>CPR|^|^`1C`R14<br/>RSLT|^|^`1E`R15<br/>PC|^|
Sweet16 register diagram

|addr|value|description|h
|`47F2`|`20`<br/>`D2`<br/>`FF`|^jsr CHROUT|
|`47F3`|~|<|
|`47F4`|~|<|
|`47F5`|`60`|^rts|
|`47F6`|`EA`|^nop|
|`47F7`|`A9`<br/>`00`|^lda #0|
|`47F8`|~||
|`47F9`|`18`|^clc|
|`47FA`|~||
|`47FB`|~||
|`47FC`|~||
|`47FD`|~||
|`47FE`|~||
|`47FF`|~||
|`4800`|~||
|`4801`|~||
Memory diagram





|>|>|&nbsp;| x |&nbsp;|<|<|h
|00|R0|acc|g|10|R8|n6|
|02|R1|tos|g|12|R9|n7|
|04|R2|n0|g|14|R10|n8|
|06|R3|n1|g|16|R11|ext|
|08|R4|n2|g|18|R12|sp|
|0A|R5|n3|g|1A|R13|cpr|
|0C|R6|n4|g|1C|R14|rslt|
|0E|R7|n5|g|1E|R15|pc|

|A|X|Y|P|
|char|stack|in|CZ|

memory

|`0086`|^`E6` `8B`|^`inc ip`|
|`0087`|~|~|
|`0088`|^`E6` `8B`|^`inc ip`|
|`0089`|~|~|
|`008A`|^`6C` `C3` `6F`|^`jmp (ip)`<br/>ip.lo<br/>ip.hi|
|`008B`|~|~|
|`008C`|~|~|
|`008D`|`00`|TIME.hi|
|`008E`|`28`|TIME.mid|
|`008F`|`7E`|TIME.lo|

|r0||r1||r2||r3||r4||r5||r6||r7||
|r8||r9||r10||r11||r12||r13||r14||r15||

|A|X|Y|P|sp|pc|
|x |||C|||


|>|>|&nbsp;| x |&nbsp;|<|<|h
|00|R0|acc|g|10|R8|n6|
|02|R1|tos|g|12|R9|n7|
|04|R2|n0|g|14|R10|n8|
|06|R3|n1|g|16|R11|ext|
|08|R4|n2|g|18|R12|sp|
|0A|R5|n3|g|1A|R13|cpr|
|0C|R6|n4|g|1C|R14|rslt|
|0E|R7|n5|g|1E|R15|pc|
