#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000012c815ebde0 .scope module, "top_testbench" "top_testbench" 2 1;
 .timescale 0 0;
v0000012c817a74b0_0 .var "clk", 0 0;
v0000012c817a7cd0_0 .net "led_green", 0 0, v0000012c817a8090_0;  1 drivers
S_0000012c8173dfd0 .scope module, "dut" "top" 2 8, 3 1 0, S_0000012c815ebde0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "led_green";
v0000012c817a7a50_0 .net "clk", 0 0, v0000012c817a74b0_0;  1 drivers
v0000012c817a8090_0 .var "led_green", 0 0;
v0000012c817a7af0_0 .net "resetn", 0 0, L_0000012c817a6ab0;  1 drivers
v0000012c817a8130_0 .var "rststate", 3 0;
v0000012c817a7eb0_0 .net "toggle_value", 31 0, v0000012c81798cc0_0;  1 drivers
L_0000012c817a6ab0 .reduce/and v0000012c817a8130_0;
S_0000012c8173eef0 .scope module, "rvmulti" "riscv_multi" 3 26, 4 1 0, S_0000012c8173dfd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /OUTPUT 32 "toggle_value";
v0000012c817a2390_0 .net "ALUControl", 2 0, v0000012c81722070_0;  1 drivers
v0000012c817a0b30_0 .net "ALUSrcA", 1 0, v0000012c81721350_0;  1 drivers
v0000012c817a2570_0 .net "ALUSrcB", 1 0, v0000012c81721490_0;  1 drivers
v0000012c817a26b0_0 .net "AdrSrc", 0 0, v0000012c81721710_0;  1 drivers
v0000012c817a09f0_0 .net "IRWrite", 0 0, v0000012c81721990_0;  1 drivers
v0000012c817a0a90_0 .net "ImmSrc", 2 0, v0000012c81722110_0;  1 drivers
v0000012c817a6a10_0 .net "MemWrite", 0 0, v0000012c81721a30_0;  1 drivers
v0000012c817a6d30_0 .net "PC", 31 0, v0000012c81798fe0_0;  1 drivers
v0000012c817a7870_0 .net "PCWrite", 0 0, v0000012c8171a680_0;  1 drivers
v0000012c817a8310_0 .net "ReadData", 31 0, v0000012c8179a700_0;  1 drivers
v0000012c817a70f0_0 .net "RegWrite", 0 0, v0000012c8171a900_0;  1 drivers
v0000012c817a6dd0_0 .net "ResultSrc", 1 0, v0000012c8171a7c0_0;  1 drivers
v0000012c817a83b0_0 .net "Zero", 0 0, v0000012c81797d90_0;  1 drivers
v0000012c817a7910_0 .net "clk", 0 0, v0000012c817a74b0_0;  alias, 1 drivers
v0000012c817a75f0_0 .net "funct3", 2 0, L_0000012c817a81d0;  1 drivers
v0000012c817a7f50_0 .net "funct7", 6 0, L_0000012c817a8450;  1 drivers
v0000012c817a7ff0_0 .net "funct7b5", 30 0, L_0000012c817a7190;  1 drivers
v0000012c817a7690_0 .net "oldOp", 6 0, L_0000012c817a84f0;  1 drivers
v0000012c817a8590_0 .net "op", 6 0, L_0000012c817a6e70;  1 drivers
v0000012c817a79b0_0 .net "resetn", 0 0, L_0000012c817a6ab0;  alias, 1 drivers
v0000012c817a8270_0 .net "toggle_value", 31 0, v0000012c81798cc0_0;  alias, 1 drivers
S_0000012c8173f080 .scope module, "ctr" "controller" 4 33, 5 7 0, S_0000012c8173eef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 7 "op";
    .port_info 3 /INPUT 7 "oldOp";
    .port_info 4 /INPUT 3 "funct3";
    .port_info 5 /INPUT 31 "funct7b5";
    .port_info 6 /INPUT 7 "funct7";
    .port_info 7 /INPUT 1 "Zero";
    .port_info 8 /INPUT 32 "PC";
    .port_info 9 /INPUT 32 "ReadData";
    .port_info 10 /OUTPUT 1 "PCWrite";
    .port_info 11 /OUTPUT 1 "AdrSrc";
    .port_info 12 /OUTPUT 1 "MemWrite";
    .port_info 13 /OUTPUT 1 "IRWrite";
    .port_info 14 /OUTPUT 2 "ResultSrc";
    .port_info 15 /OUTPUT 3 "ALUControl";
    .port_info 16 /OUTPUT 2 "ALUSrcB";
    .port_info 17 /OUTPUT 2 "ALUSrcA";
    .port_info 18 /OUTPUT 3 "ImmSrc";
    .port_info 19 /OUTPUT 1 "RegWrite";
P_0000012c816363f0 .param/l "ALUWriteBackState" 0 5 470, C4<01001>;
P_0000012c81636428 .param/l "BEQState" 0 5 473, C4<01100>;
P_0000012c81636460 .param/l "BRANCH_TAKEN_CHECK" 0 5 474, C4<01101>;
P_0000012c81636498 .param/l "DecodeState" 0 5 464, C4<00011>;
P_0000012c816364d0 .param/l "ErrorState" 0 5 476, C4<01111>;
P_0000012c81636508 .param/l "ExecuteIState" 0 5 471, C4<01010>;
P_0000012c81636540 .param/l "ExecuteRState" 0 5 469, C4<01000>;
P_0000012c81636578 .param/l "FetchState_1" 0 5 462, C4<00001>;
P_0000012c816365b0 .param/l "FetchState_2" 0 5 463, C4<00010>;
P_0000012c816365e8 .param/l "JALState" 0 5 472, C4<01011>;
P_0000012c81636620 .param/l "LUI_STATE" 0 5 475, C4<01110>;
P_0000012c81636658 .param/l "MemAddrState" 0 5 465, C4<00100>;
P_0000012c81636690 .param/l "MemReadState" 0 5 466, C4<00101>;
P_0000012c816366c8 .param/l "MemWBState" 0 5 467, C4<00110>;
P_0000012c81636700 .param/l "MemWriteState" 0 5 468, C4<00111>;
P_0000012c81636738 .param/l "ResetState" 0 5 461, C4<00000>;
v0000012c81722070_0 .var "ALUControl", 2 0;
v0000012c81721350_0 .var "ALUSrcA", 1 0;
v0000012c81721490_0 .var "ALUSrcB", 1 0;
v0000012c81721710_0 .var "AdrSrc", 0 0;
v0000012c81721990_0 .var "IRWrite", 0 0;
v0000012c81722110_0 .var "ImmSrc", 2 0;
v0000012c81721a30_0 .var "MemWrite", 0 0;
v0000012c817208b0_0 .net "PC", 31 0, v0000012c81798fe0_0;  alias, 1 drivers
v0000012c8171a680_0 .var "PCWrite", 0 0;
v0000012c8171a2c0_0 .net "ReadData", 31 0, v0000012c8179a700_0;  alias, 1 drivers
v0000012c8171a900_0 .var "RegWrite", 0 0;
v0000012c8171a7c0_0 .var "ResultSrc", 1 0;
v0000012c81797430_0 .net "Zero", 0 0, v0000012c81797d90_0;  alias, 1 drivers
v0000012c81798830_0 .net "clk", 0 0, v0000012c817a74b0_0;  alias, 1 drivers
v0000012c81796d50_0 .var "current_state", 4 0;
v0000012c81796fd0_0 .net "funct3", 2 0, L_0000012c817a81d0;  alias, 1 drivers
v0000012c81797070_0 .net "funct7", 6 0, L_0000012c817a8450;  alias, 1 drivers
v0000012c81797110_0 .net "funct7b5", 30 0, L_0000012c817a7190;  alias, 1 drivers
v0000012c817974d0_0 .var "next_state", 4 0;
v0000012c817971b0_0 .net "oldOp", 6 0, L_0000012c817a84f0;  alias, 1 drivers
v0000012c817981f0_0 .net "op", 6 0, L_0000012c817a6e70;  alias, 1 drivers
v0000012c817977f0_0 .net "resetn", 0 0, L_0000012c817a6ab0;  alias, 1 drivers
E_0000012c8172d380 .event anyedge, v0000012c817977f0_0, v0000012c81796d50_0;
E_0000012c8172d440 .event anyedge, v0000012c81796d50_0;
E_0000012c8172db40 .event posedge, v0000012c81798830_0;
S_0000012c81636fb0 .scope function.vec4.s3, "decodeAluOp" "decodeAluOp" 5 37, 5 37 0, S_0000012c8173f080;
 .timescale 0 0;
; Variable decodeAluOp is vec4 return value of scope S_0000012c81636fb0
v0000012c81720ef0_0 .var "funct3", 2 0;
v0000012c817215d0_0 .var "funct7", 6 0;
v0000012c817222f0_0 .var "opcode", 6 0;
TD_top_testbench.dut.rvmulti.ctr.decodeAluOp ;
    %vpi_call 5 39 "$display", "decodeAluOp() op: %b, funct3: %b, funct7: %b", v0000012c817981f0_0, v0000012c81720ef0_0, v0000012c817215d0_0 {0 0 0};
    %load/vec4 v0000012c817222f0_0;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %vpi_call 5 221 "$display", "[ALU_DEC] default" {0 0 0};
    %pushi/vec4 7, 7, 3;
    %ret/vec4 0, 0, 3;  Assign to decodeAluOp (store_vec4_to_lval)
    %jmp T_0.6;
T_0.0 ;
    %vpi_call 5 46 "$display", "[ALU_DEC] lui" {0 0 0};
    %pushi/vec4 0, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to decodeAluOp (store_vec4_to_lval)
    %jmp T_0.6;
T_0.1 ;
    %load/vec4 v0000012c81720ef0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %jmp T_0.15;
T_0.7 ;
    %vpi_call 5 59 "$display", "[ALU_DEC] addi" {0 0 0};
    %pushi/vec4 0, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to decodeAluOp (store_vec4_to_lval)
    %jmp T_0.15;
T_0.8 ;
    %vpi_call 5 66 "$display", "[ALU_DEC] slti" {0 0 0};
    %pushi/vec4 5, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to decodeAluOp (store_vec4_to_lval)
    %jmp T_0.15;
T_0.9 ;
    %jmp T_0.15;
T_0.10 ;
    %vpi_call 5 78 "$display", "[ALU_DEC] xori" {0 0 0};
    %pushi/vec4 3, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to decodeAluOp (store_vec4_to_lval)
    %jmp T_0.15;
T_0.11 ;
    %vpi_call 5 85 "$display", "[ALU_DEC] ori" {0 0 0};
    %pushi/vec4 6, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to decodeAluOp (store_vec4_to_lval)
    %jmp T_0.15;
T_0.12 ;
    %vpi_call 5 92 "$display", "[ALU_DEC] andi" {0 0 0};
    %pushi/vec4 2, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to decodeAluOp (store_vec4_to_lval)
    %jmp T_0.15;
T_0.13 ;
    %jmp T_0.15;
T_0.14 ;
    %load/vec4 v0000012c817215d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %jmp T_0.18;
T_0.16 ;
    %jmp T_0.18;
T_0.17 ;
    %jmp T_0.18;
T_0.18 ;
    %pop/vec4 1;
    %jmp T_0.15;
T_0.15 ;
    %pop/vec4 1;
    %jmp T_0.6;
T_0.2 ;
    %load/vec4 v0000012c81720ef0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.19, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.21, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.22, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.23, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.24, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.25, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.26, 6;
    %jmp T_0.27;
T_0.19 ;
    %load/vec4 v0000012c817215d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_0.28, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_0.29, 6;
    %jmp T_0.30;
T_0.28 ;
    %vpi_call 5 134 "$display", "[ALU_DEC] add" {0 0 0};
    %pushi/vec4 0, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to decodeAluOp (store_vec4_to_lval)
    %jmp T_0.30;
T_0.29 ;
    %vpi_call 5 141 "$display", "[ALU_DEC] sub" {0 0 0};
    %pushi/vec4 1, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to decodeAluOp (store_vec4_to_lval)
    %jmp T_0.30;
T_0.30 ;
    %pop/vec4 1;
    %jmp T_0.27;
T_0.20 ;
    %jmp T_0.27;
T_0.21 ;
    %vpi_call 5 157 "$display", "[ALU_DEC] slt" {0 0 0};
    %pushi/vec4 5, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to decodeAluOp (store_vec4_to_lval)
    %jmp T_0.27;
T_0.22 ;
    %jmp T_0.27;
T_0.23 ;
    %jmp T_0.27;
T_0.24 ;
    %load/vec4 v0000012c817215d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_0.31, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_0.32, 6;
    %jmp T_0.33;
T_0.31 ;
    %jmp T_0.33;
T_0.32 ;
    %jmp T_0.33;
T_0.33 ;
    %pop/vec4 1;
    %jmp T_0.27;
T_0.25 ;
    %vpi_call 5 193 "$display", "[ALU_DEC] or" {0 0 0};
    %pushi/vec4 6, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to decodeAluOp (store_vec4_to_lval)
    %jmp T_0.27;
T_0.26 ;
    %vpi_call 5 200 "$display", "[ALU_DEC] and" {0 0 0};
    %pushi/vec4 2, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to decodeAluOp (store_vec4_to_lval)
    %jmp T_0.27;
T_0.27 ;
    %pop/vec4 1;
    %jmp T_0.6;
T_0.3 ;
    %vpi_call 5 209 "$display", "[ALU_DEC] jal jal jal jal jal jal" {0 0 0};
    %pushi/vec4 0, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to decodeAluOp (store_vec4_to_lval)
    %jmp T_0.6;
T_0.4 ;
    %vpi_call 5 215 "$display", "[ALU_DEC] beq beq beq beq beq beq" {0 0 0};
    %pushi/vec4 0, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to decodeAluOp (store_vec4_to_lval)
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
    %end;
S_0000012c81637140 .scope function.vec4.s3, "decodeImmSrc" "decodeImmSrc" 5 229, 5 229 0, S_0000012c8173f080;
 .timescale 0 0;
; Variable decodeImmSrc is vec4 return value of scope S_0000012c81637140
v0000012c817213f0_0 .var "funct3", 2 0;
v0000012c81720810_0 .var "funct7", 6 0;
v0000012c81720f90_0 .var "opcode", 6 0;
TD_top_testbench.dut.rvmulti.ctr.decodeImmSrc ;
    %vpi_call 5 231 "$display", "decodeImmSrc() op: %b, funct3: %b, funct7: %b", v0000012c817981f0_0, v0000012c817213f0_0, v0000012c81720810_0 {0 0 0};
    %load/vec4 v0000012c81720f90_0;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_1.34, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_1.35, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_1.36, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_1.37, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_1.38, 6;
    %vpi_call 5 424 "$display", "[decodeImmSrc] default" {0 0 0};
    %pushi/vec4 3, 3, 3;
    %ret/vec4 0, 0, 3;  Assign to decodeImmSrc (store_vec4_to_lval)
    %jmp T_1.40;
T_1.34 ;
    %vpi_call 5 239 "$display", "[decodeImmSrc] lui" {0 0 0};
    %pushi/vec4 4, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to decodeImmSrc (store_vec4_to_lval)
    %jmp T_1.40;
T_1.35 ;
    %load/vec4 v0000012c817213f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.41, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.42, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.43, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.44, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.45, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.46, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.47, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.48, 6;
    %jmp T_1.49;
T_1.41 ;
    %vpi_call 5 251 "$display", "[decodeImmSrc] addi" {0 0 0};
    %pushi/vec4 0, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to decodeImmSrc (store_vec4_to_lval)
    %jmp T_1.49;
T_1.42 ;
    %vpi_call 5 258 "$display", "[decodeImmSrc] slti" {0 0 0};
    %pushi/vec4 0, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to decodeImmSrc (store_vec4_to_lval)
    %jmp T_1.49;
T_1.43 ;
    %jmp T_1.49;
T_1.44 ;
    %vpi_call 5 271 "$display", "[decodeImmSrc] xori" {0 0 0};
    %pushi/vec4 0, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to decodeImmSrc (store_vec4_to_lval)
    %jmp T_1.49;
T_1.45 ;
    %vpi_call 5 278 "$display", "[decodeImmSrc] ori" {0 0 0};
    %pushi/vec4 0, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to decodeImmSrc (store_vec4_to_lval)
    %jmp T_1.49;
T_1.46 ;
    %vpi_call 5 285 "$display", "[decodeImmSrc] andi" {0 0 0};
    %pushi/vec4 0, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to decodeImmSrc (store_vec4_to_lval)
    %jmp T_1.49;
T_1.47 ;
    %jmp T_1.49;
T_1.48 ;
    %load/vec4 v0000012c81720810_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_1.50, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_1.51, 6;
    %jmp T_1.52;
T_1.50 ;
    %vpi_call 5 302 "$display", "[decodeImmSrc] srli" {0 0 0};
    %pushi/vec4 0, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to decodeImmSrc (store_vec4_to_lval)
    %jmp T_1.52;
T_1.51 ;
    %vpi_call 5 309 "$display", "[decodeImmSrc] srai" {0 0 0};
    %pushi/vec4 0, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to decodeImmSrc (store_vec4_to_lval)
    %jmp T_1.52;
T_1.52 ;
    %pop/vec4 1;
    %jmp T_1.49;
T_1.49 ;
    %pop/vec4 1;
    %jmp T_1.40;
T_1.36 ;
    %load/vec4 v0000012c817213f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.53, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.54, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.55, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.56, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.57, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.58, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.59, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.60, 6;
    %jmp T_1.61;
T_1.53 ;
    %load/vec4 v0000012c81720810_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_1.62, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_1.63, 6;
    %jmp T_1.64;
T_1.62 ;
    %vpi_call 5 332 "$display", "[decodeImmSrc] add" {0 0 0};
    %pushi/vec4 7, 7, 3;
    %ret/vec4 0, 0, 3;  Assign to decodeImmSrc (store_vec4_to_lval)
    %jmp T_1.64;
T_1.63 ;
    %vpi_call 5 339 "$display", "[decodeImmSrc] sub" {0 0 0};
    %pushi/vec4 7, 7, 3;
    %ret/vec4 0, 0, 3;  Assign to decodeImmSrc (store_vec4_to_lval)
    %jmp T_1.64;
T_1.64 ;
    %pop/vec4 1;
    %jmp T_1.61;
T_1.54 ;
    %jmp T_1.61;
T_1.55 ;
    %vpi_call 5 356 "$display", "[decodeImmSrc] slt" {0 0 0};
    %pushi/vec4 7, 7, 3;
    %ret/vec4 0, 0, 3;  Assign to decodeImmSrc (store_vec4_to_lval)
    %jmp T_1.61;
T_1.56 ;
    %jmp T_1.61;
T_1.57 ;
    %jmp T_1.61;
T_1.58 ;
    %load/vec4 v0000012c81720810_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_1.65, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_1.66, 6;
    %jmp T_1.67;
T_1.65 ;
    %jmp T_1.67;
T_1.66 ;
    %jmp T_1.67;
T_1.67 ;
    %pop/vec4 1;
    %jmp T_1.61;
T_1.59 ;
    %vpi_call 5 396 "$display", "[decodeImmSrc] or" {0 0 0};
    %pushi/vec4 7, 7, 3;
    %ret/vec4 0, 0, 3;  Assign to decodeImmSrc (store_vec4_to_lval)
    %jmp T_1.61;
T_1.60 ;
    %vpi_call 5 403 "$display", "[decodeImmSrc] and" {0 0 0};
    %pushi/vec4 7, 7, 3;
    %ret/vec4 0, 0, 3;  Assign to decodeImmSrc (store_vec4_to_lval)
    %jmp T_1.61;
T_1.61 ;
    %pop/vec4 1;
    %jmp T_1.40;
T_1.37 ;
    %vpi_call 5 412 "$display", "[decodeImmSrc] jal jal jal jal jal jal" {0 0 0};
    %pushi/vec4 3, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to decodeImmSrc (store_vec4_to_lval)
    %jmp T_1.40;
T_1.38 ;
    %vpi_call 5 418 "$display", "[decodeImmSrc] beq beq beq beq beq beq" {0 0 0};
    %pushi/vec4 2, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to decodeImmSrc (store_vec4_to_lval)
    %jmp T_1.40;
T_1.40 ;
    %pop/vec4 1;
    %end;
S_0000012c8165ad30 .scope function.vec4.s8, "sum" "sum" 5 432, 5 432 0, S_0000012c8173f080;
 .timescale 0 0;
v0000012c81721210_0 .var "a", 7 0;
v0000012c817217b0_0 .var "b", 7 0;
; Variable sum is vec4 return value of scope S_0000012c8165ad30
TD_top_testbench.dut.rvmulti.ctr.sum ;
    %load/vec4 v0000012c81721210_0;
    %load/vec4 v0000012c817217b0_0;
    %add;
    %ret/vec4 0, 0, 8;  Assign to sum (store_vec4_to_lval)
    %end;
S_0000012c8165aec0 .scope module, "dp" "datapath" 4 64, 6 1 0, S_0000012c8173eef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /OUTPUT 7 "op";
    .port_info 3 /OUTPUT 7 "oldOp";
    .port_info 4 /OUTPUT 3 "funct3";
    .port_info 5 /OUTPUT 31 "funct7b5";
    .port_info 6 /OUTPUT 7 "funct7";
    .port_info 7 /OUTPUT 1 "Zero";
    .port_info 8 /OUTPUT 32 "PC";
    .port_info 9 /OUTPUT 32 "ReadData";
    .port_info 10 /INPUT 1 "PCWrite";
    .port_info 11 /INPUT 1 "AdrSrc";
    .port_info 12 /INPUT 1 "MemWrite";
    .port_info 13 /INPUT 1 "IRWrite";
    .port_info 14 /INPUT 2 "ResultSrc";
    .port_info 15 /INPUT 3 "ALUControl";
    .port_info 16 /INPUT 2 "ALUSrcB";
    .port_info 17 /INPUT 2 "ALUSrcA";
    .port_info 18 /INPUT 3 "ImmSrc";
    .port_info 19 /INPUT 1 "RegWrite";
    .port_info 20 /OUTPUT 32 "toggle_value";
v0000012c817a0f90_0 .net "ALUControl", 2 0, v0000012c81722070_0;  alias, 1 drivers
v0000012c817a15d0_0 .net "ALUOut", 31 0, v0000012c81798470_0;  1 drivers
v0000012c817a12b0_0 .net "ALUResult", 31 0, v0000012c81796e90_0;  1 drivers
v0000012c817a1210_0 .net "ALUSrcA", 1 0, v0000012c81721350_0;  alias, 1 drivers
v0000012c817a1350_0 .net "ALUSrcB", 1 0, v0000012c81721490_0;  alias, 1 drivers
v0000012c817a1030_0 .net "AdrSrc", 0 0, v0000012c81721710_0;  alias, 1 drivers
v0000012c817a21b0_0 .net "IRWrite", 0 0, v0000012c81721990_0;  alias, 1 drivers
v0000012c817a1990_0 .net "ImmExt", 31 0, v0000012c8179a480_0;  1 drivers
v0000012c817a0db0_0 .net "ImmSrc", 2 0, v0000012c81722110_0;  alias, 1 drivers
v0000012c817a1fd0_0 .net "Instr", 31 0, v0000012c81798330_0;  1 drivers
v0000012c817a2750_0 .net "MemWrite", 0 0, v0000012c81721a30_0;  alias, 1 drivers
v0000012c817a1a30_0 .net "OldPC", 31 0, v0000012c81796b70_0;  1 drivers
v0000012c817a2070_0 .net "PC", 31 0, v0000012c81798fe0_0;  alias, 1 drivers
v0000012c817a1ad0_0 .net "PCWrite", 0 0, v0000012c8171a680_0;  alias, 1 drivers
v0000012c817a10d0_0 .net "RD1", 31 0, L_0000012c817a77d0;  1 drivers
v0000012c817a1b70_0 .net "RD2", 31 0, L_0000012c817a7e10;  1 drivers
v0000012c817a1710_0 .net "ReadData", 31 0, v0000012c8179a700_0;  alias, 1 drivers
v0000012c817a24d0_0 .net "RegWrite", 0 0, v0000012c8171a900_0;  alias, 1 drivers
v0000012c817a2430_0 .net "Result", 31 0, v0000012c8179a020_0;  1 drivers
v0000012c817a0bd0_0 .net "ResultSrc", 1 0, v0000012c8171a7c0_0;  alias, 1 drivers
v0000012c817a0e50_0 .net "SrcA", 31 0, v0000012c817a2110_0;  1 drivers
v0000012c817a1670_0 .net "SrcB", 31 0, v0000012c817a1e90_0;  1 drivers
v0000012c817a1c10_0 .net "WriteData", 31 0, v0000012c81798010_0;  1 drivers
v0000012c817a1cb0_0 .net "Zero", 0 0, v0000012c81797d90_0;  alias, 1 drivers
v0000012c817a1d50_0 .net "adr", 31 0, L_0000012c817a6f10;  1 drivers
v0000012c817a13f0_0 .net "clk", 0 0, v0000012c817a74b0_0;  alias, 1 drivers
v0000012c817a1170_0 .net "data", 31 0, v0000012c817972f0_0;  1 drivers
v0000012c817a27f0_0 .net "funct3", 2 0, L_0000012c817a81d0;  alias, 1 drivers
v0000012c817a0ef0_0 .net "funct7", 6 0, L_0000012c817a8450;  alias, 1 drivers
v0000012c817a17b0_0 .net "funct7b5", 30 0, L_0000012c817a7190;  alias, 1 drivers
v0000012c817a22f0_0 .net "oldOp", 6 0, L_0000012c817a84f0;  alias, 1 drivers
v0000012c817a1490_0 .net "op", 6 0, L_0000012c817a6e70;  alias, 1 drivers
v0000012c817a1df0_0 .net "register_output_A", 31 0, v0000012c81796a30_0;  1 drivers
v0000012c817a2890_0 .net "resetn", 0 0, L_0000012c817a6ab0;  alias, 1 drivers
v0000012c817a1f30_0 .net "toggle_value", 31 0, v0000012c81798cc0_0;  alias, 1 drivers
E_0000012c8172dd40 .event posedge, v0000012c81721a30_0;
L_0000012c817a6e70 .part v0000012c8179a700_0, 0, 7;
L_0000012c817a81d0 .part v0000012c8179a700_0, 12, 3;
L_0000012c817a7190 .part v0000012c8179a700_0, 0, 31;
L_0000012c817a8450 .part v0000012c8179a700_0, 25, 7;
L_0000012c817a84f0 .part v0000012c81798330_0, 0, 7;
L_0000012c817a7b90 .part v0000012c81798330_0, 15, 5;
L_0000012c817a86d0 .part v0000012c81798330_0, 20, 5;
L_0000012c817a7410 .part v0000012c81798330_0, 7, 5;
L_0000012c817a8770 .part v0000012c81798330_0, 7, 25;
S_0000012c816c92d0 .scope module, "DataFF" "flopr" 6 85, 7 4 0, S_0000012c8165aec0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "id";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "resetn";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0000012c8172dc80 .param/l "WIDTH" 0 7 4, +C4<00000000000000000000000000100000>;
v0000012c81797570_0 .net "clk", 0 0, v0000012c817a74b0_0;  alias, 1 drivers
v0000012c81796990_0 .net "d", 31 0, v0000012c8179a700_0;  alias, 1 drivers
L_0000012c817a8ab0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000012c81797250_0 .net "id", 2 0, L_0000012c817a8ab0;  1 drivers
v0000012c817972f0_0 .var "q", 31 0;
v0000012c817985b0_0 .net "resetn", 0 0, L_0000012c817a6ab0;  alias, 1 drivers
E_0000012c8172cfc0/0 .event negedge, v0000012c817977f0_0;
E_0000012c8172cfc0/1 .event posedge, v0000012c81798830_0;
E_0000012c8172cfc0 .event/or E_0000012c8172cfc0/0, E_0000012c8172cfc0/1;
S_0000012c816c9460 .scope module, "Data_RD1" "flopr" 6 122, 7 4 0, S_0000012c8165aec0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "id";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "resetn";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0000012c8172db80 .param/l "WIDTH" 0 7 4, +C4<00000000000000000000000000100000>;
v0000012c81797c50_0 .net "clk", 0 0, v0000012c817a74b0_0;  alias, 1 drivers
v0000012c81796cb0_0 .net "d", 31 0, L_0000012c817a77d0;  alias, 1 drivers
L_0000012c817a8d38 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0000012c81797390_0 .net "id", 2 0, L_0000012c817a8d38;  1 drivers
v0000012c81796a30_0 .var "q", 31 0;
v0000012c81796ad0_0 .net "resetn", 0 0, L_0000012c817a6ab0;  alias, 1 drivers
S_0000012c816acb30 .scope module, "Data_RD2" "flopr" 6 123, 7 4 0, S_0000012c8165aec0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "id";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "resetn";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0000012c8172d5c0 .param/l "WIDTH" 0 7 4, +C4<00000000000000000000000000100000>;
v0000012c81798650_0 .net "clk", 0 0, v0000012c817a74b0_0;  alias, 1 drivers
v0000012c81796df0_0 .net "d", 31 0, L_0000012c817a7e10;  alias, 1 drivers
L_0000012c817a8d80 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0000012c81797610_0 .net "id", 2 0, L_0000012c817a8d80;  1 drivers
v0000012c81798010_0 .var "q", 31 0;
v0000012c817976b0_0 .net "resetn", 0 0, L_0000012c817a6ab0;  alias, 1 drivers
S_0000012c816accc0 .scope module, "InstrFF" "flopenr" 6 82, 8 2 0, S_0000012c8165aec0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "id";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "resetn";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /INPUT 32 "d";
    .port_info 5 /OUTPUT 32 "q";
P_0000012c8172dbc0 .param/l "WIDTH" 0 8 2, +C4<00000000000000000000000000100000>;
v0000012c81797750_0 .net "clk", 0 0, v0000012c817a74b0_0;  alias, 1 drivers
v0000012c81797ed0_0 .net "d", 31 0, v0000012c8179a700_0;  alias, 1 drivers
v0000012c81797e30_0 .net "en", 0 0, v0000012c81721990_0;  alias, 1 drivers
L_0000012c817a8a68 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0000012c81796f30_0 .net "id", 2 0, L_0000012c817a8a68;  1 drivers
v0000012c81798330_0 .var "q", 31 0;
v0000012c81797a70_0 .net "resetn", 0 0, L_0000012c817a6ab0;  alias, 1 drivers
S_0000012c816aa620 .scope module, "OldPCFF" "flopenr" 6 67, 8 2 0, S_0000012c8165aec0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "id";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "resetn";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /INPUT 32 "d";
    .port_info 5 /OUTPUT 32 "q";
P_0000012c8172d0c0 .param/l "WIDTH" 0 8 2, +C4<00000000000000000000000000100000>;
v0000012c81798290_0 .net "clk", 0 0, v0000012c817a74b0_0;  alias, 1 drivers
v0000012c81797890_0 .net "d", 31 0, v0000012c81798fe0_0;  alias, 1 drivers
v0000012c817986f0_0 .net "en", 0 0, v0000012c81721990_0;  alias, 1 drivers
L_0000012c817a89d8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0000012c81798790_0 .net "id", 2 0, L_0000012c817a89d8;  1 drivers
v0000012c81796b70_0 .var "q", 31 0;
v0000012c81797930_0 .net "resetn", 0 0, L_0000012c817a6ab0;  alias, 1 drivers
S_0000012c816aa7b0 .scope module, "addrmux" "mux2" 6 75, 9 1 0, S_0000012c8165aec0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0000012c8172d480 .param/l "WIDTH" 0 9 1, +C4<00000000000000000000000000100000>;
v0000012c817979d0_0 .net "d0", 31 0, v0000012c81798fe0_0;  alias, 1 drivers
v0000012c81797b10_0 .net "d1", 31 0, v0000012c8179a020_0;  alias, 1 drivers
v0000012c81797bb0_0 .net "s", 0 0, v0000012c81721710_0;  alias, 1 drivers
v0000012c81797cf0_0 .net "y", 31 0, L_0000012c817a6f10;  alias, 1 drivers
L_0000012c817a6f10 .functor MUXZ 32, v0000012c81798fe0_0, v0000012c8179a020_0, v0000012c81721710_0, C4<>;
S_0000012c816aa0f0 .scope module, "alu" "alu" 6 141, 10 3 0, S_0000012c8165aec0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /INPUT 3 "ALUControl";
    .port_info 3 /OUTPUT 32 "ALUResult";
    .port_info 4 /OUTPUT 1 "Z";
P_0000012c8172d500 .param/l "WIDTH" 0 10 3, +C4<00000000000000000000000000100000>;
v0000012c81796c10_0 .net "ALUControl", 2 0, v0000012c81722070_0;  alias, 1 drivers
v0000012c81796e90_0 .var "ALUResult", 31 0;
v0000012c81797d90_0 .var "Z", 0 0;
v0000012c81798510_0 .net "a_in", 31 0, v0000012c817a2110_0;  alias, 1 drivers
v0000012c81797f70_0 .net "b_in", 31 0, v0000012c817a1e90_0;  alias, 1 drivers
E_0000012c8172d600 .event anyedge, v0000012c81722070_0, v0000012c81797f70_0, v0000012c81798510_0;
S_0000012c816aa280 .scope module, "aluResult" "flopr" 6 143, 7 4 0, S_0000012c8165aec0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "id";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "resetn";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0000012c8172d640 .param/l "WIDTH" 0 7 4, +C4<00000000000000000000000000100000>;
v0000012c817980b0_0 .net "clk", 0 0, v0000012c817a74b0_0;  alias, 1 drivers
v0000012c81798150_0 .net "d", 31 0, v0000012c81796e90_0;  alias, 1 drivers
L_0000012c817a8e58 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0000012c817983d0_0 .net "id", 2 0, L_0000012c817a8e58;  1 drivers
v0000012c81798470_0 .var "q", 31 0;
v0000012c81799940_0 .net "resetn", 0 0, L_0000012c817a6ab0;  alias, 1 drivers
S_0000012c8179b4a0 .scope module, "ext" "extend" 6 129, 11 1 0, S_0000012c8165aec0;
 .timescale 0 0;
    .port_info 0 /INPUT 25 "instr";
    .port_info 1 /INPUT 3 "immsrc";
    .port_info 2 /OUTPUT 32 "immext";
v0000012c8179a480_0 .var "immext", 31 0;
v0000012c81799760_0 .net "immsrc", 2 0, v0000012c81722110_0;  alias, 1 drivers
v0000012c8179a520_0 .net "instr", 31 7, L_0000012c817a8770;  1 drivers
E_0000012c8172ddc0 .event anyedge, v0000012c8179a480_0, v0000012c81722110_0, v0000012c8179a520_0;
S_0000012c8179ae60 .scope module, "pcreg" "flopenr" 6 72, 8 2 0, S_0000012c8165aec0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "id";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "resetn";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /INPUT 32 "d";
    .port_info 5 /OUTPUT 32 "q";
P_0000012c8172dc00 .param/l "WIDTH" 0 8 2, +C4<00000000000000000000000000100000>;
v0000012c81798ea0_0 .net "clk", 0 0, v0000012c817a74b0_0;  alias, 1 drivers
v0000012c81798f40_0 .net "d", 31 0, v0000012c8179a020_0;  alias, 1 drivers
v0000012c81799620_0 .net "en", 0 0, v0000012c8171a680_0;  alias, 1 drivers
L_0000012c817a8a20 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000012c8179a5c0_0 .net "id", 2 0, L_0000012c817a8a20;  1 drivers
v0000012c81798fe0_0 .var "q", 31 0;
v0000012c81799c60_0 .net "resetn", 0 0, L_0000012c817a6ab0;  alias, 1 drivers
S_0000012c8179aff0 .scope module, "ram" "ram" 6 60, 12 1 0, S_0000012c8165aec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 32 "a";
    .port_info 4 /INPUT 32 "wd";
    .port_info 5 /OUTPUT 32 "rd";
    .port_info 6 /OUTPUT 32 "toggle_value";
v0000012c81799260 .array "RAM", 0 127, 31 0;
v0000012c81799da0_0 .net "a", 31 0, L_0000012c817a6f10;  alias, 1 drivers
v0000012c8179a660_0 .net "clk", 0 0, v0000012c817a74b0_0;  alias, 1 drivers
v0000012c8179a700_0 .var "rd", 31 0;
v0000012c81799080_0 .net "resetn", 0 0, L_0000012c817a6ab0;  alias, 1 drivers
v0000012c81798cc0_0 .var "toggle_value", 31 0;
v0000012c8179a7a0_0 .net "wd", 31 0, v0000012c81798010_0;  alias, 1 drivers
v0000012c81799120_0 .net "we", 0 0, v0000012c81721a30_0;  alias, 1 drivers
S_0000012c8179b180 .scope module, "resultmux" "mux3" 6 147, 13 1 0, S_0000012c8165aec0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
P_0000012c8172d980 .param/l "WIDTH" 0 13 1, +C4<00000000000000000000000000100000>;
v0000012c817998a0_0 .net "d0", 31 0, v0000012c81798470_0;  alias, 1 drivers
v0000012c817996c0_0 .net "d1", 31 0, v0000012c817972f0_0;  alias, 1 drivers
v0000012c81799800_0 .net "d2", 31 0, v0000012c81796e90_0;  alias, 1 drivers
v0000012c817999e0_0 .net "s", 1 0, v0000012c8171a7c0_0;  alias, 1 drivers
v0000012c8179a020_0 .var "y", 31 0;
E_0000012c8172de00 .event anyedge, v0000012c8171a7c0_0, v0000012c81796e90_0, v0000012c817972f0_0, v0000012c81798470_0;
S_0000012c8179ab40 .scope module, "rf" "regfile" 6 105, 14 3 0, S_0000012c8165aec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 5 "a1";
    .port_info 3 /INPUT 5 "a2";
    .port_info 4 /INPUT 5 "a3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
v0000012c8179a840_0 .net *"_ivl_0", 31 0, L_0000012c817a6fb0;  1 drivers
v0000012c81799a80_0 .net *"_ivl_10", 6 0, L_0000012c817a7230;  1 drivers
L_0000012c817a8b88 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000012c8179a200_0 .net *"_ivl_13", 1 0, L_0000012c817a8b88;  1 drivers
L_0000012c817a8bd0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000012c81799bc0_0 .net/2u *"_ivl_14", 31 0, L_0000012c817a8bd0;  1 drivers
v0000012c817989a0_0 .net *"_ivl_18", 31 0, L_0000012c817a72d0;  1 drivers
L_0000012c817a8c18 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000012c81798a40_0 .net *"_ivl_21", 26 0, L_0000012c817a8c18;  1 drivers
L_0000012c817a8c60 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000012c81799b20_0 .net/2u *"_ivl_22", 31 0, L_0000012c817a8c60;  1 drivers
v0000012c817991c0_0 .net *"_ivl_24", 0 0, L_0000012c817a7c30;  1 drivers
v0000012c81798e00_0 .net *"_ivl_26", 31 0, L_0000012c817a7730;  1 drivers
v0000012c81799ee0_0 .net *"_ivl_28", 6 0, L_0000012c817a7370;  1 drivers
L_0000012c817a8af8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000012c81799d00_0 .net *"_ivl_3", 26 0, L_0000012c817a8af8;  1 drivers
L_0000012c817a8ca8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000012c81799f80_0 .net *"_ivl_31", 1 0, L_0000012c817a8ca8;  1 drivers
L_0000012c817a8cf0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000012c81798ae0_0 .net/2u *"_ivl_32", 31 0, L_0000012c817a8cf0;  1 drivers
L_0000012c817a8b40 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000012c81799300_0 .net/2u *"_ivl_4", 31 0, L_0000012c817a8b40;  1 drivers
v0000012c817993a0_0 .net *"_ivl_6", 0 0, L_0000012c817a8630;  1 drivers
v0000012c8179a2a0_0 .net *"_ivl_8", 31 0, L_0000012c817a7050;  1 drivers
v0000012c81799e40_0 .net "a1", 4 0, L_0000012c817a7b90;  1 drivers
v0000012c81798b80_0 .net "a2", 4 0, L_0000012c817a86d0;  1 drivers
v0000012c81799440_0 .net "a3", 4 0, L_0000012c817a7410;  1 drivers
v0000012c8179a0c0_0 .net "clk", 0 0, v0000012c817a74b0_0;  alias, 1 drivers
v0000012c81798c20_0 .net "rd1", 31 0, L_0000012c817a77d0;  alias, 1 drivers
v0000012c8179a160_0 .net "rd2", 31 0, L_0000012c817a7e10;  alias, 1 drivers
v0000012c8179a340 .array "rf", 0 31, 31 0;
v0000012c8179a3e0_0 .net "wd3", 31 0, v0000012c8179a020_0;  alias, 1 drivers
v0000012c81798d60_0 .net "we3", 0 0, v0000012c8171a900_0;  alias, 1 drivers
L_0000012c817a6fb0 .concat [ 5 27 0 0], L_0000012c817a7b90, L_0000012c817a8af8;
L_0000012c817a8630 .cmp/ne 32, L_0000012c817a6fb0, L_0000012c817a8b40;
L_0000012c817a7050 .array/port v0000012c8179a340, L_0000012c817a7230;
L_0000012c817a7230 .concat [ 5 2 0 0], L_0000012c817a7b90, L_0000012c817a8b88;
L_0000012c817a77d0 .functor MUXZ 32, L_0000012c817a8bd0, L_0000012c817a7050, L_0000012c817a8630, C4<>;
L_0000012c817a72d0 .concat [ 5 27 0 0], L_0000012c817a86d0, L_0000012c817a8c18;
L_0000012c817a7c30 .cmp/ne 32, L_0000012c817a72d0, L_0000012c817a8c60;
L_0000012c817a7730 .array/port v0000012c8179a340, L_0000012c817a7370;
L_0000012c817a7370 .concat [ 5 2 0 0], L_0000012c817a86d0, L_0000012c817a8ca8;
L_0000012c817a7e10 .functor MUXZ 32, L_0000012c817a8cf0, L_0000012c817a7730, L_0000012c817a7c30, C4<>;
S_0000012c8179b310 .scope module, "srcamux" "mux4" 6 135, 15 1 0, S_0000012c8165aec0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 32 "d3";
    .port_info 4 /INPUT 2 "s";
    .port_info 5 /OUTPUT 32 "y";
P_0000012c8172d740 .param/l "WIDTH" 0 15 1, +C4<00000000000000000000000000100000>;
v0000012c817994e0_0 .net "d0", 31 0, v0000012c81798fe0_0;  alias, 1 drivers
v0000012c81799580_0 .net "d1", 31 0, v0000012c81796b70_0;  alias, 1 drivers
v0000012c817a1850_0 .net "d2", 31 0, v0000012c81796a30_0;  alias, 1 drivers
L_0000012c817a8dc8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000012c817a2610_0 .net "d3", 31 0, L_0000012c817a8dc8;  1 drivers
v0000012c817a2250_0 .net "s", 1 0, v0000012c81721350_0;  alias, 1 drivers
v0000012c817a2110_0 .var "y", 31 0;
E_0000012c8172de80/0 .event anyedge, v0000012c81721350_0, v0000012c817a2610_0, v0000012c81796a30_0, v0000012c81796b70_0;
E_0000012c8172de80/1 .event anyedge, v0000012c817208b0_0;
E_0000012c8172de80 .event/or E_0000012c8172de80/0, E_0000012c8172de80/1;
S_0000012c8179b630 .scope module, "srcbmux" "mux3" 6 137, 13 1 0, S_0000012c8165aec0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
P_0000012c8172d6c0 .param/l "WIDTH" 0 13 1, +C4<00000000000000000000000000100000>;
v0000012c817a0c70_0 .net "d0", 31 0, v0000012c81798010_0;  alias, 1 drivers
v0000012c817a0d10_0 .net "d1", 31 0, v0000012c8179a480_0;  alias, 1 drivers
L_0000012c817a8e10 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000012c817a18f0_0 .net "d2", 31 0, L_0000012c817a8e10;  1 drivers
v0000012c817a1530_0 .net "s", 1 0, v0000012c81721490_0;  alias, 1 drivers
v0000012c817a1e90_0 .var "y", 31 0;
E_0000012c8172d800 .event anyedge, v0000012c81721490_0, v0000012c817a18f0_0, v0000012c8179a480_0, v0000012c81798010_0;
    .scope S_0000012c8173f080;
T_3 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000012c81796d50_0, 0, 5;
    %end;
    .thread T_3;
    .scope S_0000012c8173f080;
T_4 ;
    %wait E_0000012c8172db40;
    %load/vec4 v0000012c817977f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %vpi_call 5 517 "$display", "[controller] next state" {0 0 0};
    %load/vec4 v0000012c817974d0_0;
    %store/vec4 v0000012c81796d50_0, 0, 5;
    %jmp T_4.1;
T_4.0 ;
    %vpi_call 5 522 "$display", "[controller] Resetting." {0 0 0};
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000012c81796d50_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012c8171a680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012c81721710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012c81721a30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012c81721990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012c8171a900_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000012c81722110_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000012c81721350_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000012c81721490_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000012c81722070_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000012c8171a7c0_0, 0, 2;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000012c8173f080;
T_5 ;
    %wait E_0000012c8172d440;
    %load/vec4 v0000012c81796d50_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %vpi_call 5 873 "$display", "[CTRL.OUTPUT.?] No case in always @(current_state) current_state = %d", v0000012c81796d50_0 {0 0 0};
    %jmp T_5.15;
T_5.0 ;
    %vpi_call 5 574 "$display", "\000" {0 0 0};
    %vpi_call 5 575 "$display", "\000" {0 0 0};
    %vpi_call 5 576 "$display", "[CTRL.OUTPUT.FETCH_STATE_1] op: %b, oldOp: %b, funct3: %b, funct7: %b", v0000012c817981f0_0, v0000012c817971b0_0, v0000012c81796fd0_0, v0000012c81797070_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000012c8171a680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012c81721710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012c81721a30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000012c81721990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012c8171a900_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000012c81721350_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000012c81721490_0, 0, 2;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0000012c81722110_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000012c81722070_0, 0, 3;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000012c8171a7c0_0, 0, 2;
    %jmp T_5.15;
T_5.1 ;
    %vpi_call 5 598 "$display", "\000" {0 0 0};
    %vpi_call 5 599 "$display", "\000" {0 0 0};
    %vpi_call 5 600 "$display", "[CTRL.OUTPUT.DECODE_STATE] op: %b, funct3: %b, funct7: %b", v0000012c817981f0_0, v0000012c81796fd0_0, v0000012c81797070_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012c8171a680_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000012c81721350_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000012c81721490_0, 0, 2;
    %load/vec4 v0000012c817981f0_0;
    %load/vec4 v0000012c81796fd0_0;
    %load/vec4 v0000012c81797070_0;
    %store/vec4 v0000012c817215d0_0, 0, 7;
    %store/vec4 v0000012c81720ef0_0, 0, 3;
    %store/vec4 v0000012c817222f0_0, 0, 7;
    %callf/vec4 TD_top_testbench.dut.rvmulti.ctr.decodeAluOp, S_0000012c81636fb0;
    %store/vec4 v0000012c81722070_0, 0, 3;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0000012c8171a7c0_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000012c81721710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012c8171a900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012c81721a30_0, 0, 1;
    %load/vec4 v0000012c817981f0_0;
    %load/vec4 v0000012c81796fd0_0;
    %load/vec4 v0000012c81797070_0;
    %store/vec4 v0000012c81720810_0, 0, 7;
    %store/vec4 v0000012c817213f0_0, 0, 3;
    %store/vec4 v0000012c81720f90_0, 0, 7;
    %callf/vec4 TD_top_testbench.dut.rvmulti.ctr.decodeImmSrc, S_0000012c81637140;
    %store/vec4 v0000012c81722110_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012c81721990_0, 0, 1;
    %jmp T_5.15;
T_5.2 ;
    %vpi_call 5 622 "$display", "\000" {0 0 0};
    %vpi_call 5 623 "$display", "\000" {0 0 0};
    %vpi_call 5 624 "$display", "[CTRL.OUTPUT.MemAddrState] op: %b, oldOp: %b, funct3: %b, funct7: %b", v0000012c817981f0_0, v0000012c817971b0_0, v0000012c81796fd0_0, v0000012c81797070_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012c8171a680_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000012c81721350_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000012c81721490_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000012c81722070_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000012c8171a7c0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012c81721710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012c8171a900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012c81721a30_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000012c81722110_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012c81721990_0, 0, 1;
    %jmp T_5.15;
T_5.3 ;
    %vpi_call 5 643 "$display", "\000" {0 0 0};
    %vpi_call 5 644 "$display", "\000" {0 0 0};
    %vpi_call 5 645 "$display", "[CTRL.OUTPUT.MemReadState] op: %b, oldOp: %b, funct3: %b, funct7: %b", v0000012c817981f0_0, v0000012c817971b0_0, v0000012c81796fd0_0, v0000012c81797070_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012c8171a680_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000012c8171a7c0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000012c81721710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012c8171a900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012c81721a30_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000012c81722110_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012c81721990_0, 0, 1;
    %jmp T_5.15;
T_5.4 ;
    %vpi_call 5 662 "$display", "\000" {0 0 0};
    %vpi_call 5 663 "$display", "\000" {0 0 0};
    %vpi_call 5 664 "$display", "[CTRL.OUTPUT.MemWBState] op: %b, oldOp: %b, funct3: %b, funct7: %b", v0000012c817981f0_0, v0000012c817971b0_0, v0000012c81796fd0_0, v0000012c81797070_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012c8171a680_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000012c81721350_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000012c81721490_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000012c81722070_0, 0, 3;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000012c8171a7c0_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000012c81721710_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000012c8171a900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012c81721a30_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000012c81722110_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012c81721990_0, 0, 1;
    %jmp T_5.15;
T_5.5 ;
    %vpi_call 5 683 "$display", "\000" {0 0 0};
    %vpi_call 5 684 "$display", "\000" {0 0 0};
    %vpi_call 5 685 "$display", "[CTRL.OUTPUT.MemWriteState] op: %b, oldOp: %b, funct3: %b, funct7: %b", v0000012c817981f0_0, v0000012c817971b0_0, v0000012c81796fd0_0, v0000012c81797070_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012c8171a680_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000012c8171a7c0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000012c81721710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012c8171a900_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000012c81721a30_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000012c81722110_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012c81721990_0, 0, 1;
    %jmp T_5.15;
T_5.6 ;
    %vpi_call 5 703 "$display", "\000" {0 0 0};
    %vpi_call 5 704 "$display", "\000" {0 0 0};
    %vpi_call 5 705 "$display", "[CTRL.OUTPUT.ExecuteRState] op: %b, funct3: %b, funct7: %b", v0000012c817981f0_0, v0000012c81796fd0_0, v0000012c81797070_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012c8171a680_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000012c81721350_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000012c81721490_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000012c8171a7c0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012c81721710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012c8171a900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012c81721a30_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000012c81722110_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012c81721990_0, 0, 1;
    %jmp T_5.15;
T_5.7 ;
    %vpi_call 5 721 "$display", "\000" {0 0 0};
    %vpi_call 5 722 "$display", "\000" {0 0 0};
    %vpi_call 5 723 "$display", "[CTRL.OUTPUT.ALUWB_STATE]" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012c8171a680_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000012c81721350_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000012c81721490_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000012c81722070_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000012c8171a7c0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012c81721710_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000012c8171a900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012c81721a30_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000012c81722110_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012c81721990_0, 0, 1;
    %jmp T_5.15;
T_5.8 ;
    %vpi_call 5 740 "$display", "\000" {0 0 0};
    %vpi_call 5 741 "$display", "\000" {0 0 0};
    %vpi_call 5 743 "$display", "[CTRL.OUTPUT.EXECUTEI_STATE]" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012c8171a680_0, 0, 1;
    %load/vec4 v0000012c81721350_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_5.16, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000012c81721350_0, 0, 2;
    %jmp T_5.17;
T_5.16 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000012c81721350_0, 0, 2;
T_5.17 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000012c81721490_0, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000012c8171a7c0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012c81721710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012c8171a900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012c81721a30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012c81721990_0, 0, 1;
    %jmp T_5.15;
T_5.9 ;
    %vpi_call 5 784 "$display", "\000" {0 0 0};
    %vpi_call 5 785 "$display", "\000" {0 0 0};
    %vpi_call 5 786 "$display", "[CTRL.OUTPUT.JALState]" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000012c8171a680_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000012c81721710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012c81721a30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012c81721990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012c8171a900_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000012c81721350_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000012c81721490_0, 0, 2;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000012c81722110_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000012c81722070_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000012c8171a7c0_0, 0, 2;
    %jmp T_5.15;
T_5.10 ;
    %vpi_call 5 803 "$display", "\000" {0 0 0};
    %vpi_call 5 804 "$display", "\000" {0 0 0};
    %vpi_call 5 805 "$display", "[CTRL.OUTPUT.BEQ_STATE]" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012c8171a680_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000012c81721350_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000012c81721490_0, 0, 2;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000012c81722070_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000012c8171a7c0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012c81721710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012c8171a900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012c81721a30_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000012c81722110_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012c81721990_0, 0, 1;
    %jmp T_5.15;
T_5.11 ;
    %vpi_call 5 822 "$display", "\000" {0 0 0};
    %vpi_call 5 823 "$display", "\000" {0 0 0};
    %vpi_call 5 824 "$display", "[CTRL.OUTPUT.BRANCH_TAKEN_CHECK]" {0 0 0};
    %load/vec4 v0000012c81797430_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.18, 4;
    %vpi_call 5 828 "$display", "[CTRL.OUTPUT.BEQ_STATE] Branch taken. Zero: %d", v0000012c81797430_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000012c8171a680_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000012c81721350_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000012c81721490_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000012c81722070_0, 0, 3;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000012c8171a7c0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012c81721710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012c8171a900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012c81721a30_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000012c81722110_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012c81721990_0, 0, 1;
    %jmp T_5.19;
T_5.18 ;
    %vpi_call 5 843 "$display", "[CTRL.OUTPUT.BEQ_STATE] Branch NOT taken" {0 0 0};
T_5.19 ;
    %jmp T_5.15;
T_5.12 ;
    %vpi_call 5 850 "$display", "\000" {0 0 0};
    %vpi_call 5 851 "$display", "\000" {0 0 0};
    %vpi_call 5 852 "$display", "[CTRL.OUTPUT.LUI_STATE]" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012c8171a680_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000012c81721350_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000012c81721490_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000012c81722070_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000012c8171a7c0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012c81721710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012c8171a900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012c81721a30_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000012c81722110_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012c81721990_0, 0, 1;
    %jmp T_5.15;
T_5.13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012c81721990_0, 0, 1;
    %jmp T_5.15;
T_5.15 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000012c8173f080;
T_6 ;
    %wait E_0000012c8172d380;
    %load/vec4 v0000012c81796d50_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %vpi_call 5 1050 "$display", "[controller] default goto default -> ErrorState" {0 0 0};
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0000012c817974d0_0, 0, 5;
    %jmp T_6.14;
T_6.0 ;
    %vpi_call 5 905 "$display", "[controller] goto FetchState_1 -> DecodeState" {0 0 0};
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0000012c817974d0_0, 0, 5;
    %jmp T_6.14;
T_6.1 ;
    %vpi_call 5 915 "$display", "[controller DecodeState] op: %b", v0000012c817981f0_0 {0 0 0};
    %load/vec4 v0000012c817981f0_0;
    %cmpi/e 3, 0, 7;
    %jmp/1 T_6.17, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000012c817981f0_0;
    %cmpi/e 35, 0, 7;
    %flag_or 4, 8;
T_6.17;
    %jmp/0xz  T_6.15, 4;
    %vpi_call 5 918 "$display", "[controller] goto DecodeState -> MemAddrState" {0 0 0};
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0000012c817974d0_0, 0, 5;
    %jmp T_6.16;
T_6.15 ;
    %load/vec4 v0000012c817981f0_0;
    %cmpi/e 51, 0, 7;
    %jmp/0xz  T_6.18, 4;
    %vpi_call 5 923 "$display", "[controller] goto DecodeState -> ExecuteRState" {0 0 0};
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0000012c817974d0_0, 0, 5;
    %jmp T_6.19;
T_6.18 ;
    %load/vec4 v0000012c817981f0_0;
    %cmpi/e 19, 0, 7;
    %jmp/0xz  T_6.20, 4;
    %vpi_call 5 928 "$display", "[controller] goto DecodeState -> ExecuteIState" {0 0 0};
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0000012c817974d0_0, 0, 5;
    %jmp T_6.21;
T_6.20 ;
    %load/vec4 v0000012c817981f0_0;
    %cmpi/e 111, 0, 7;
    %jmp/0xz  T_6.22, 4;
    %vpi_call 5 933 "$display", "[controller] goto DecodeState -> JALState" {0 0 0};
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0000012c817974d0_0, 0, 5;
    %jmp T_6.23;
T_6.22 ;
    %load/vec4 v0000012c817981f0_0;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_6.24, 4;
    %vpi_call 5 938 "$display", "[controller] goto DecodeState -> BEQState" {0 0 0};
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0000012c817974d0_0, 0, 5;
    %jmp T_6.25;
T_6.24 ;
    %load/vec4 v0000012c817981f0_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_6.26, 4;
    %vpi_call 5 943 "$display", "[controller] goto DecodeState -> FetchState_1 for nop" {0 0 0};
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000012c817974d0_0, 0, 5;
    %jmp T_6.27;
T_6.26 ;
    %load/vec4 v0000012c817981f0_0;
    %cmpi/e 55, 0, 7;
    %jmp/0xz  T_6.28, 4;
    %vpi_call 5 948 "$display", "[controller] goto DecodeState -> LuiState for lui" {0 0 0};
    %pushi/vec4 14, 0, 5;
    %store/vec4 v0000012c817974d0_0, 0, 5;
    %jmp T_6.29;
T_6.28 ;
    %vpi_call 5 953 "$display", "[controller] goto DecodeState -> ErrorState" {0 0 0};
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0000012c817974d0_0, 0, 5;
T_6.29 ;
T_6.27 ;
T_6.25 ;
T_6.23 ;
T_6.21 ;
T_6.19 ;
T_6.16 ;
    %jmp T_6.14;
T_6.2 ;
    %load/vec4 v0000012c817971b0_0;
    %cmpi/e 3, 0, 7;
    %jmp/0xz  T_6.30, 4;
    %vpi_call 5 963 "$display", "[controller] goto MemAddrState -> MemReadState" {0 0 0};
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0000012c817974d0_0, 0, 5;
    %jmp T_6.31;
T_6.30 ;
    %load/vec4 v0000012c817971b0_0;
    %cmpi/e 35, 0, 7;
    %jmp/0xz  T_6.32, 4;
    %vpi_call 5 968 "$display", "[controller] goto MemAddrState -> MemWriteState" {0 0 0};
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0000012c817974d0_0, 0, 5;
    %jmp T_6.33;
T_6.32 ;
    %vpi_call 5 973 "$display", "[controller] goto MemAddrState -> ErrorState" {0 0 0};
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0000012c817974d0_0, 0, 5;
T_6.33 ;
T_6.31 ;
    %jmp T_6.14;
T_6.3 ;
    %vpi_call 5 981 "$display", "[controller] goto MemReadState -> MemWBState" {0 0 0};
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0000012c817974d0_0, 0, 5;
    %jmp T_6.14;
T_6.4 ;
    %vpi_call 5 988 "$display", "[controller] goto MemWBState -> FetchState_1" {0 0 0};
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000012c817974d0_0, 0, 5;
    %jmp T_6.14;
T_6.5 ;
    %vpi_call 5 995 "$display", "[controller] goto MemWriteState -> FetchState_1" {0 0 0};
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000012c817974d0_0, 0, 5;
    %jmp T_6.14;
T_6.6 ;
    %vpi_call 5 1002 "$display", "[controller] goto ExecuteRState -> ALUWriteBackState" {0 0 0};
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0000012c817974d0_0, 0, 5;
    %jmp T_6.14;
T_6.7 ;
    %vpi_call 5 1009 "$display", "[controller] goto ALUWriteBackState -> FetchState_1" {0 0 0};
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000012c817974d0_0, 0, 5;
    %jmp T_6.14;
T_6.8 ;
    %vpi_call 5 1016 "$display", "[controller] goto ExecuteIState -> ALUWriteBackState" {0 0 0};
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0000012c817974d0_0, 0, 5;
    %jmp T_6.14;
T_6.9 ;
    %vpi_call 5 1023 "$display", "[controller] goto JALState -> ALUWriteBackState" {0 0 0};
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0000012c817974d0_0, 0, 5;
    %jmp T_6.14;
T_6.10 ;
    %vpi_call 5 1030 "$display", "[controller] goto BEQState -> BRANCH_TAKEN_CHECK." {0 0 0};
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0000012c817974d0_0, 0, 5;
    %jmp T_6.14;
T_6.11 ;
    %vpi_call 5 1037 "$display", "[controller] goto BRANCH_TAKEN_CHECK -> FetchState_1." {0 0 0};
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000012c817974d0_0, 0, 5;
    %jmp T_6.14;
T_6.12 ;
    %vpi_call 5 1044 "$display", "[controller] goto LUI_STATE -> ExecuteIState." {0 0 0};
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0000012c817974d0_0, 0, 5;
    %jmp T_6.14;
T_6.14 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000012c8179aff0;
T_7 ;
    %wait E_0000012c8172cfc0;
    %load/vec4 v0000012c81799080_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 659, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000012c81799260, 4, 0;
    %pushi/vec4 787, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000012c81799260, 4, 0;
    %pushi/vec4 1000375, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000012c81799260, 4, 0;
    %pushi/vec4 603161491, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000012c81799260, 4, 0;
    %pushi/vec4 7505507, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000012c81799260, 4, 0;
    %pushi/vec4 1213075, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000012c81799260, 4, 0;
    %pushi/vec4 4288671855, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000012c81799260, 4, 0;
    %pushi/vec4 62923523, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000012c81799260, 4, 0;
    %pushi/vec4 1262355, 0, 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000012c81799260, 4, 0;
    %pushi/vec4 39857699, 0, 32;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000012c81799260, 4, 0;
    %pushi/vec4 4255117423, 0, 32;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000012c81799260, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 44, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000012c81799260, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000012c81799260, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000012c81799260, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 56, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000012c81799260, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 60, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000012c81799260, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000012c81799260, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 68, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000012c81799260, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 72, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000012c81799260, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 76, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000012c81799260, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000012c81799260, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 84, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000012c81799260, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 88, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000012c81799260, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 92, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000012c81799260, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000012c81799260, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 100, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000012c81799260, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 104, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000012c81799260, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 108, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000012c81799260, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000012c81799260, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 116, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000012c81799260, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 120, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000012c81799260, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 124, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000012c81799260, 4, 0;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000012c8179aff0;
T_8 ;
    %wait E_0000012c8172db40;
    %load/vec4 v0000012c81799120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %vpi_call 12 193 "$display", "[RAM] Writing wd: 0x%0h, address: 0x%0h", v0000012c8179a7a0_0, v0000012c81799da0_0 {0 0 0};
    %load/vec4 v0000012c8179a7a0_0;
    %ix/getv 3, v0000012c81799da0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012c81799260, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000012c8179aff0;
T_9 ;
    %wait E_0000012c8172db40;
    %ix/getv 4, v0000012c81799da0_0;
    %load/vec4a v0000012c81799260, 4;
    %store/vec4 v0000012c8179a700_0, 0, 32;
    %ix/load 4, 60, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000012c81799260, 4;
    %store/vec4 v0000012c81798cc0_0, 0, 32;
    %vpi_call 12 204 "$display", "[RAM] WriteEnable: %d, Address: 0x%08h, WriteData: 0x%08h, ReadData: 0x%08h", v0000012c81799120_0, v0000012c81799da0_0, v0000012c8179a7a0_0, v0000012c8179a700_0 {0 0 0};
    %jmp T_9;
    .thread T_9;
    .scope S_0000012c816aa620;
T_10 ;
    %wait E_0000012c8172cfc0;
    %load/vec4 v0000012c81797930_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %vpi_call 8 20 "$display", "[flopenr %d] reset", v0000012c81798790_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000012c81796b70_0, 0, 32;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000012c817986f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0000012c81798790_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_10.4, 4;
    %vpi_call 8 28 "$display", "[flopenr CurrPC] q:0x%08h <- d:0x%08h", v0000012c81796b70_0, v0000012c81797890_0 {0 0 0};
T_10.4 ;
    %load/vec4 v0000012c81798790_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_10.6, 4;
    %vpi_call 8 33 "$display", "[flopenr OldPC] q:0x%08h <- d:0x%08h", v0000012c81796b70_0, v0000012c81797890_0 {0 0 0};
T_10.6 ;
    %load/vec4 v0000012c81798790_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_10.8, 4;
    %vpi_call 8 38 "$display", "[flopenr Instr] q:0x%08h <- d:0x%08h", v0000012c81796b70_0, v0000012c81797890_0 {0 0 0};
T_10.8 ;
    %load/vec4 v0000012c81797890_0;
    %assign/vec4 v0000012c81796b70_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000012c8179ae60;
T_11 ;
    %wait E_0000012c8172cfc0;
    %load/vec4 v0000012c81799c60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %vpi_call 8 20 "$display", "[flopenr %d] reset", v0000012c8179a5c0_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000012c81798fe0_0, 0, 32;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000012c81799620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0000012c8179a5c0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_11.4, 4;
    %vpi_call 8 28 "$display", "[flopenr CurrPC] q:0x%08h <- d:0x%08h", v0000012c81798fe0_0, v0000012c81798f40_0 {0 0 0};
T_11.4 ;
    %load/vec4 v0000012c8179a5c0_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_11.6, 4;
    %vpi_call 8 33 "$display", "[flopenr OldPC] q:0x%08h <- d:0x%08h", v0000012c81798fe0_0, v0000012c81798f40_0 {0 0 0};
T_11.6 ;
    %load/vec4 v0000012c8179a5c0_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_11.8, 4;
    %vpi_call 8 38 "$display", "[flopenr Instr] q:0x%08h <- d:0x%08h", v0000012c81798fe0_0, v0000012c81798f40_0 {0 0 0};
T_11.8 ;
    %load/vec4 v0000012c81798f40_0;
    %assign/vec4 v0000012c81798fe0_0, 0;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000012c816accc0;
T_12 ;
    %wait E_0000012c8172cfc0;
    %load/vec4 v0000012c81797a70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %vpi_call 8 20 "$display", "[flopenr %d] reset", v0000012c81796f30_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000012c81798330_0, 0, 32;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000012c81797e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0000012c81796f30_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_12.4, 4;
    %vpi_call 8 28 "$display", "[flopenr CurrPC] q:0x%08h <- d:0x%08h", v0000012c81798330_0, v0000012c81797ed0_0 {0 0 0};
T_12.4 ;
    %load/vec4 v0000012c81796f30_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_12.6, 4;
    %vpi_call 8 33 "$display", "[flopenr OldPC] q:0x%08h <- d:0x%08h", v0000012c81798330_0, v0000012c81797ed0_0 {0 0 0};
T_12.6 ;
    %load/vec4 v0000012c81796f30_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_12.8, 4;
    %vpi_call 8 38 "$display", "[flopenr Instr] q:0x%08h <- d:0x%08h", v0000012c81798330_0, v0000012c81797ed0_0 {0 0 0};
T_12.8 ;
    %load/vec4 v0000012c81797ed0_0;
    %assign/vec4 v0000012c81798330_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000012c816c92d0;
T_13 ;
    %wait E_0000012c8172cfc0;
    %load/vec4 v0000012c817985b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %vpi_call 7 16 "$display", "[FLOPR]" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000012c817972f0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %vpi_call 7 22 "$display", "[FLOPR]" {0 0 0};
    %load/vec4 v0000012c81797250_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_13.2, 4;
    %vpi_call 7 26 "$display", "[FLOPR data] q:0x%08h <- d:0x%08h", v0000012c817972f0_0, v0000012c81796990_0 {0 0 0};
T_13.2 ;
    %load/vec4 v0000012c81797250_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_13.4, 4;
    %vpi_call 7 31 "$display", "[FLOPR RD1] q:0x%08h <- d:0x%08h", v0000012c817972f0_0, v0000012c81796990_0 {0 0 0};
T_13.4 ;
    %load/vec4 v0000012c81797250_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_13.6, 4;
    %vpi_call 7 36 "$display", "[FLOPR RD2] q:0x%08h <- d:0x%08h", v0000012c817972f0_0, v0000012c81796990_0 {0 0 0};
T_13.6 ;
    %load/vec4 v0000012c81797250_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_13.8, 4;
    %vpi_call 7 41 "$display", "[FLOPR ALUOut] q:0x%08h <- d:0x%08h", v0000012c817972f0_0, v0000012c81796990_0 {0 0 0};
T_13.8 ;
    %load/vec4 v0000012c81796990_0;
    %assign/vec4 v0000012c817972f0_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0000012c8179ab40;
T_14 ;
    %wait E_0000012c8172db40;
    %load/vec4 v0000012c81798d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %vpi_call 14 66 "$display", "[regfile] WriteBack. a3=%d, wd3=0x%h", v0000012c81799440_0, v0000012c8179a3e0_0 {0 0 0};
    %load/vec4 v0000012c8179a3e0_0;
    %load/vec4 v0000012c81799440_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0000012c8179a340, 4, 0;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0000012c816c9460;
T_15 ;
    %wait E_0000012c8172cfc0;
    %load/vec4 v0000012c81796ad0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.0, 4;
    %vpi_call 7 16 "$display", "[FLOPR]" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000012c81796a30_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %vpi_call 7 22 "$display", "[FLOPR]" {0 0 0};
    %load/vec4 v0000012c81797390_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_15.2, 4;
    %vpi_call 7 26 "$display", "[FLOPR data] q:0x%08h <- d:0x%08h", v0000012c81796a30_0, v0000012c81796cb0_0 {0 0 0};
T_15.2 ;
    %load/vec4 v0000012c81797390_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_15.4, 4;
    %vpi_call 7 31 "$display", "[FLOPR RD1] q:0x%08h <- d:0x%08h", v0000012c81796a30_0, v0000012c81796cb0_0 {0 0 0};
T_15.4 ;
    %load/vec4 v0000012c81797390_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_15.6, 4;
    %vpi_call 7 36 "$display", "[FLOPR RD2] q:0x%08h <- d:0x%08h", v0000012c81796a30_0, v0000012c81796cb0_0 {0 0 0};
T_15.6 ;
    %load/vec4 v0000012c81797390_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_15.8, 4;
    %vpi_call 7 41 "$display", "[FLOPR ALUOut] q:0x%08h <- d:0x%08h", v0000012c81796a30_0, v0000012c81796cb0_0 {0 0 0};
T_15.8 ;
    %load/vec4 v0000012c81796cb0_0;
    %assign/vec4 v0000012c81796a30_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0000012c816acb30;
T_16 ;
    %wait E_0000012c8172cfc0;
    %load/vec4 v0000012c817976b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_16.0, 4;
    %vpi_call 7 16 "$display", "[FLOPR]" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000012c81798010_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %vpi_call 7 22 "$display", "[FLOPR]" {0 0 0};
    %load/vec4 v0000012c81797610_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_16.2, 4;
    %vpi_call 7 26 "$display", "[FLOPR data] q:0x%08h <- d:0x%08h", v0000012c81798010_0, v0000012c81796df0_0 {0 0 0};
T_16.2 ;
    %load/vec4 v0000012c81797610_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_16.4, 4;
    %vpi_call 7 31 "$display", "[FLOPR RD1] q:0x%08h <- d:0x%08h", v0000012c81798010_0, v0000012c81796df0_0 {0 0 0};
T_16.4 ;
    %load/vec4 v0000012c81797610_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_16.6, 4;
    %vpi_call 7 36 "$display", "[FLOPR RD2] q:0x%08h <- d:0x%08h", v0000012c81798010_0, v0000012c81796df0_0 {0 0 0};
T_16.6 ;
    %load/vec4 v0000012c81797610_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_16.8, 4;
    %vpi_call 7 41 "$display", "[FLOPR ALUOut] q:0x%08h <- d:0x%08h", v0000012c81798010_0, v0000012c81796df0_0 {0 0 0};
T_16.8 ;
    %load/vec4 v0000012c81796df0_0;
    %assign/vec4 v0000012c81798010_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000012c8179b4a0;
T_17 ;
    %wait E_0000012c8172ddc0;
    %load/vec4 v0000012c81799760_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %vpi_call 11 51 "$display", "[extend] default" {0 0 0};
    %vpi_call 11 52 "$display", "[extend] instr: %h, immsrc: %d", v0000012c8179a520_0, v0000012c81799760_0 {0 0 0};
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0000012c8179a480_0, 0, 32;
    %jmp T_17.6;
T_17.0 ;
    %vpi_call 11 15 "$display", "[extend] I Type" {0 0 0};
    %load/vec4 v0000012c8179a520_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0000012c8179a520_0;
    %parti/s 12, 13, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000012c8179a480_0, 0, 32;
    %jmp T_17.6;
T_17.1 ;
    %vpi_call 11 22 "$display", "[extend] S Type" {0 0 0};
    %load/vec4 v0000012c8179a520_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0000012c8179a520_0;
    %parti/s 7, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000012c8179a520_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000012c8179a480_0, 0, 32;
    %jmp T_17.6;
T_17.2 ;
    %vpi_call 11 29 "$display", "[extend] B Type" {0 0 0};
    %load/vec4 v0000012c8179a520_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0000012c8179a520_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000012c8179a520_0;
    %parti/s 6, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000012c8179a520_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000012c8179a480_0, 0, 32;
    %jmp T_17.6;
T_17.3 ;
    %vpi_call 11 37 "$display", "[extend] U Type" {0 0 0};
    %load/vec4 v0000012c8179a520_0;
    %parti/s 20, 5, 4;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0000012c8179a480_0, 0, 32;
    %jmp T_17.6;
T_17.4 ;
    %load/vec4 v0000012c8179a520_0;
    %parti/s 1, 24, 6;
    %replicate 12;
    %load/vec4 v0000012c8179a520_0;
    %parti/s 8, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000012c8179a520_0;
    %parti/s 1, 13, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000012c8179a520_0;
    %parti/s 10, 14, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000012c8179a480_0, 0, 32;
    %vpi_call 11 46 "$display", "[extend] J Type. immext = 0x%08h", v0000012c8179a480_0 {0 0 0};
    %jmp T_17.6;
T_17.6 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0000012c8179b310;
T_18 ;
    %wait E_0000012c8172de80;
    %vpi_call 15 18 "$display", "[MUX4] d0: %b, d1: %b, d2: %b, d3: %b, s: %b", v0000012c817994e0_0, v0000012c81799580_0, v0000012c817a1850_0, v0000012c817a2610_0, v0000012c817a2250_0 {0 0 0};
    %load/vec4 v0000012c817a2250_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_18.0, 4;
    %load/vec4 v0000012c817994e0_0;
    %store/vec4 v0000012c817a2110_0, 0, 32;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0000012c817a2250_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_18.2, 4;
    %load/vec4 v0000012c81799580_0;
    %store/vec4 v0000012c817a2110_0, 0, 32;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0000012c817a2250_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_18.4, 4;
    %load/vec4 v0000012c817a1850_0;
    %store/vec4 v0000012c817a2110_0, 0, 32;
    %jmp T_18.5;
T_18.4 ;
    %load/vec4 v0000012c817a2250_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_18.6, 4;
    %load/vec4 v0000012c817a2610_0;
    %store/vec4 v0000012c817a2110_0, 0, 32;
    %jmp T_18.7;
T_18.6 ;
    %load/vec4 v0000012c817994e0_0;
    %store/vec4 v0000012c817a2110_0, 0, 32;
T_18.7 ;
T_18.5 ;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0000012c8179b630;
T_19 ;
    %wait E_0000012c8172d800;
    %load/vec4 v0000012c817a1530_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_19.0, 4;
    %load/vec4 v0000012c817a0c70_0;
    %store/vec4 v0000012c817a1e90_0, 0, 32;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0000012c817a1530_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_19.2, 4;
    %load/vec4 v0000012c817a0d10_0;
    %store/vec4 v0000012c817a1e90_0, 0, 32;
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v0000012c817a1530_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_19.4, 4;
    %load/vec4 v0000012c817a18f0_0;
    %store/vec4 v0000012c817a1e90_0, 0, 32;
    %jmp T_19.5;
T_19.4 ;
    %load/vec4 v0000012c817a18f0_0;
    %store/vec4 v0000012c817a1e90_0, 0, 32;
T_19.5 ;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0000012c816aa0f0;
T_20 ;
    %wait E_0000012c8172d600;
    %load/vec4 v0000012c81796c10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_20.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_20.5, 6;
    %vpi_call 10 89 "$display", "[ALU] default" {0 0 0};
    %pushi/vec4 1431655765, 0, 32;
    %store/vec4 v0000012c81796e90_0, 0, 32;
    %load/vec4 v0000012c81796e90_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0000012c81797d90_0, 0, 1;
    %jmp T_20.7;
T_20.0 ;
    %load/vec4 v0000012c81798510_0;
    %load/vec4 v0000012c81797f70_0;
    %add;
    %store/vec4 v0000012c81796e90_0, 0, 32;
    %vpi_call 10 26 "$display", "[ALU] add. a_in=%0d, b_in=%0d, ALUResult=%0d", v0000012c81798510_0, v0000012c81797f70_0, v0000012c81796e90_0 {0 0 0};
    %load/vec4 v0000012c81796e90_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0000012c81797d90_0, 0, 1;
    %jmp T_20.7;
T_20.1 ;
    %vpi_call 10 35 "$display", "[ALU] sub. a_in=%0d, b_in=%0d", v0000012c81798510_0, v0000012c81797f70_0 {0 0 0};
    %load/vec4 v0000012c81798510_0;
    %load/vec4 v0000012c81797f70_0;
    %inv;
    %addi 1, 0, 32;
    %add;
    %store/vec4 v0000012c81796e90_0, 0, 32;
    %load/vec4 v0000012c81796e90_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0000012c81797d90_0, 0, 1;
    %vpi_call 10 41 "$display", "[ALU] sub. Z=%0d", v0000012c81797d90_0 {0 0 0};
    %jmp T_20.7;
T_20.2 ;
    %vpi_call 10 47 "$display", "[ALU] and, andi" {0 0 0};
    %load/vec4 v0000012c81798510_0;
    %load/vec4 v0000012c81797f70_0;
    %and;
    %store/vec4 v0000012c81796e90_0, 0, 32;
    %load/vec4 v0000012c81796e90_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0000012c81797d90_0, 0, 1;
    %jmp T_20.7;
T_20.3 ;
    %load/vec4 v0000012c81798510_0;
    %load/vec4 v0000012c81797f70_0;
    %xor;
    %store/vec4 v0000012c81796e90_0, 0, 32;
    %vpi_call 10 58 "$display", "[ALU] xor. a_in=%0d, b_in=%0d, ALUResult=%0d", v0000012c81798510_0, v0000012c81797f70_0, v0000012c81796e90_0 {0 0 0};
    %load/vec4 v0000012c81796e90_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0000012c81797d90_0, 0, 1;
    %jmp T_20.7;
T_20.4 ;
    %vpi_call 10 70 "$display", "[ALU] slt, slti" {0 0 0};
    %load/vec4 v0000012c81798510_0;
    %load/vec4 v0000012c81797f70_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_20.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_20.9, 8;
T_20.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_20.9, 8;
 ; End of false expr.
    %blend;
T_20.9;
    %store/vec4 v0000012c81796e90_0, 0, 32;
    %load/vec4 v0000012c81796e90_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0000012c81797d90_0, 0, 1;
    %jmp T_20.7;
T_20.5 ;
    %vpi_call 10 80 "$display", "[ALU] or, ori" {0 0 0};
    %load/vec4 v0000012c81798510_0;
    %load/vec4 v0000012c81797f70_0;
    %or;
    %store/vec4 v0000012c81796e90_0, 0, 32;
    %load/vec4 v0000012c81796e90_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0000012c81797d90_0, 0, 1;
    %jmp T_20.7;
T_20.7 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0000012c816aa280;
T_21 ;
    %wait E_0000012c8172cfc0;
    %load/vec4 v0000012c81799940_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_21.0, 4;
    %vpi_call 7 16 "$display", "[FLOPR]" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000012c81798470_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %vpi_call 7 22 "$display", "[FLOPR]" {0 0 0};
    %load/vec4 v0000012c817983d0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_21.2, 4;
    %vpi_call 7 26 "$display", "[FLOPR data] q:0x%08h <- d:0x%08h", v0000012c81798470_0, v0000012c81798150_0 {0 0 0};
T_21.2 ;
    %load/vec4 v0000012c817983d0_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_21.4, 4;
    %vpi_call 7 31 "$display", "[FLOPR RD1] q:0x%08h <- d:0x%08h", v0000012c81798470_0, v0000012c81798150_0 {0 0 0};
T_21.4 ;
    %load/vec4 v0000012c817983d0_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_21.6, 4;
    %vpi_call 7 36 "$display", "[FLOPR RD2] q:0x%08h <- d:0x%08h", v0000012c81798470_0, v0000012c81798150_0 {0 0 0};
T_21.6 ;
    %load/vec4 v0000012c817983d0_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_21.8, 4;
    %vpi_call 7 41 "$display", "[FLOPR ALUOut] q:0x%08h <- d:0x%08h", v0000012c81798470_0, v0000012c81798150_0 {0 0 0};
T_21.8 ;
    %load/vec4 v0000012c81798150_0;
    %assign/vec4 v0000012c81798470_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000012c8179b180;
T_22 ;
    %wait E_0000012c8172de00;
    %load/vec4 v0000012c817999e0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_22.0, 4;
    %load/vec4 v0000012c817998a0_0;
    %store/vec4 v0000012c8179a020_0, 0, 32;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0000012c817999e0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_22.2, 4;
    %load/vec4 v0000012c817996c0_0;
    %store/vec4 v0000012c8179a020_0, 0, 32;
    %jmp T_22.3;
T_22.2 ;
    %load/vec4 v0000012c817999e0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_22.4, 4;
    %load/vec4 v0000012c81799800_0;
    %store/vec4 v0000012c8179a020_0, 0, 32;
    %jmp T_22.5;
T_22.4 ;
    %load/vec4 v0000012c81799800_0;
    %store/vec4 v0000012c8179a020_0, 0, 32;
T_22.5 ;
T_22.3 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0000012c8165aec0;
T_23 ;
    %wait E_0000012c8172dd40;
    %vpi_call 6 56 "$display", "[datapath] MemWrite! ALUResult: 0x%h, Result: 0x%h, WriteData: 0x%h", v0000012c817a12b0_0, v0000012c817a2430_0, v0000012c817a1c10_0 {0 0 0};
    %jmp T_23;
    .thread T_23;
    .scope S_0000012c8173dfd0;
T_24 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000012c817a8130_0, 0, 4;
    %end;
    .thread T_24;
    .scope S_0000012c8173dfd0;
T_25 ;
    %wait E_0000012c8172db40;
    %load/vec4 v0000012c817a7eb0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000012c817a8090_0, 0, 1;
    %jmp T_25;
    .thread T_25;
    .scope S_0000012c8173dfd0;
T_26 ;
    %wait E_0000012c8172db40;
    %load/vec4 v0000012c817a8130_0;
    %load/vec4 v0000012c817a7af0_0;
    %nor/r;
    %pad/u 4;
    %add;
    %assign/vec4 v0000012c817a8130_0, 0;
    %jmp T_26;
    .thread T_26;
    .scope S_0000012c815ebde0;
T_27 ;
    %vpi_call 2 17 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 19 "$dumpvars", 32'sb00000000000000000000000000000000, v0000012c817a74b0_0 {0 0 0};
    %vpi_call 2 21 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000012c8173dfd0 {0 0 0};
    %delay 500, 0;
    %vpi_call 2 23 "$finish" {0 0 0};
    %end;
    .thread T_27;
    .scope S_0000012c815ebde0;
T_28 ;
    %vpi_call 2 59 "$display", "tick %d", $time {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012c817a74b0_0, 0;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012c817a74b0_0, 0;
    %delay 1, 0;
    %jmp T_28;
    .thread T_28;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "top_testbench.v";
    "top.v";
    "riscv_multi.v";
    "controller.v";
    "datapath.v";
    "flopr.v";
    "flopenr.v";
    "mux2.v";
    "alu.v";
    "extend.v";
    "ram.v";
    "mux3.v";
    "regfile.v";
    "mux4.v";
