
*** Running vivado
    with args -log Dist1X8.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Dist1X8.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source Dist1X8.tcl -notrace
Command: synth_design -top Dist1X8 -part xcu280-fsvh2892-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2898020
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2374.883 ; gain = 0.000 ; free physical = 41487 ; free virtual = 88503
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Dist1X8' [/Orion/GraphHBM/UTIL_IP/Dist1X8/Dist1X8_LUT.srcs/sources_1/new/Dist1X8_LUT.v:49]
	Parameter ROUTING_HBIT bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 67 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DEMUX1X8' [/Orion/GraphHBM/UTIL_IP/Dist1X8/Dist1X8_LUT.srcs/sources_1/new/Dist1X8_LUT.v:3]
	Parameter DATA_WIDTH bound to: 67 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DEMUX1X8' (1#1) [/Orion/GraphHBM/UTIL_IP/Dist1X8/Dist1X8_LUT.srcs/sources_1/new/Dist1X8_LUT.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Dist1X8' (2#1) [/Orion/GraphHBM/UTIL_IP/Dist1X8/Dist1X8_LUT.srcs/sources_1/new/Dist1X8_LUT.v:49]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2374.883 ; gain = 0.000 ; free physical = 41528 ; free virtual = 88544
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2374.883 ; gain = 0.000 ; free physical = 42224 ; free virtual = 89240
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu280-fsvh2892-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcu280-fsvh2892-2L-e
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2382.758 ; gain = 7.875 ; free physical = 42209 ; free virtual = 89226
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2382.758 ; gain = 7.875 ; free physical = 42201 ; free virtual = 89218
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               67 Bit    Registers := 8     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input   67 Bit        Muxes := 8     
	   2 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 9024 (col length:94)
BRAMs: 4032 (col length: RAMB18 288 RAMB36 144)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 3223.117 ; gain = 848.234 ; free physical = 41057 ; free virtual = 88084
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 3223.117 ; gain = 848.234 ; free physical = 41056 ; free virtual = 88083
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 3223.117 ; gain = 848.234 ; free physical = 41055 ; free virtual = 88083
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 3223.117 ; gain = 848.234 ; free physical = 41053 ; free virtual = 88082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 3223.117 ; gain = 848.234 ; free physical = 41053 ; free virtual = 88082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 3223.117 ; gain = 848.234 ; free physical = 41053 ; free virtual = 88082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 3223.117 ; gain = 848.234 ; free physical = 41053 ; free virtual = 88082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 3223.117 ; gain = 848.234 ; free physical = 41053 ; free virtual = 88082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 3223.117 ; gain = 848.234 ; free physical = 41053 ; free virtual = 88082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT3 |    16|
|4     |FDRE |    15|
|5     |FDSE |   512|
|6     |IBUF |    69|
|7     |OBUF |   544|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  1158|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 3223.117 ; gain = 848.234 ; free physical = 41053 ; free virtual = 88082
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 3223.117 ; gain = 848.234 ; free physical = 41054 ; free virtual = 88083
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 3223.125 ; gain = 848.234 ; free physical = 41054 ; free virtual = 88083
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3223.125 ; gain = 0.000 ; free physical = 41138 ; free virtual = 88167
INFO: [Netlist 29-17] Analyzing 70 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'Dist1X8' is not ideal for floorplanning, since the cellview 'Dist1X8' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3346.895 ; gain = 0.000 ; free physical = 41031 ; free virtual = 88059
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 70 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 69 instances

INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 3346.895 ; gain = 972.141 ; free physical = 41175 ; free virtual = 88203
INFO: [Common 17-1381] The checkpoint '/Orion/GraphHBM/UTIL_IP/Dist1X8/Dist1X8_LUT.runs/synth_1/Dist1X8.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Dist1X8_utilization_synth.rpt -pb Dist1X8_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar  9 17:50:17 2023...
