m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/denlo/Documents/Quartus/FPGA_16FFT/simulation/modelsim
vadder3
Z1 !s110 1711291639
!i10b 1
!s100 ^k0ehiaGWVEaf]GVGJg2]0
IZ<]j1VOnAhJJ92f8>m1oH1
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
Z3 w1710739486
8C:/Users/denlo/Documents/Quartus/FPGA_16FFT/adder3.v
FC:/Users/denlo/Documents/Quartus/FPGA_16FFT/adder3.v
L0 1
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1711291639.000000
!s107 C:/Users/denlo/Documents/Quartus/FPGA_16FFT/adder3.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT|C:/Users/denlo/Documents/Quartus/FPGA_16FFT/adder3.v|
!i113 1
Z6 o-vlog01compat -work work
Z7 !s92 -vlog01compat -work work +incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT
Z8 tCvgOpt 0
vbutterfly2
R1
!i10b 1
!s100 82i;bRiLZ`9>m8E0>feZk2
Ij7hYm1ioO2[UVOBBYUEQJ3
R2
R0
w1710930887
8C:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2.v
FC:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2.v
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT|C:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2.v|
!i113 1
R6
R7
R8
vchoose_harmonic
Z9 !s110 1711291640
!i10b 1
!s100 Y26PnA_5MeozHmF0agh:D3
IV:IbK6GEE3>;aL=6EAzP90
R2
R0
w1711282843
8C:/Users/denlo/Documents/Quartus/FPGA_16FFT/choose_harmonic.v
FC:/Users/denlo/Documents/Quartus/FPGA_16FFT/choose_harmonic.v
L0 1
R4
r1
!s85 0
31
Z10 !s108 1711291640.000000
!s107 C:/Users/denlo/Documents/Quartus/FPGA_16FFT/choose_harmonic.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT|C:/Users/denlo/Documents/Quartus/FPGA_16FFT/choose_harmonic.v|
!i113 1
R6
R7
R8
vclock_divider
R1
!i10b 1
!s100 zozmz6ZA4MGJ0KiElLdG<1
IXOi0lTJS]8:4b7>1`_`SG2
R2
R0
w1710872759
8C:/Users/denlo/Documents/Quartus/FPGA_16FFT/clock_divider.v
FC:/Users/denlo/Documents/Quartus/FPGA_16FFT/clock_divider.v
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Users/denlo/Documents/Quartus/FPGA_16FFT/clock_divider.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT|C:/Users/denlo/Documents/Quartus/FPGA_16FFT/clock_divider.v|
!i113 1
R6
R7
R8
vcontrol_unit
R1
!i10b 1
!s100 P852M8IH3igR3DCU<mAMX0
I9K2[;l>TYHg4TN?ZdfOo`0
R2
R0
w1710872814
8C:/Users/denlo/Documents/Quartus/FPGA_16FFT/control_unit.v
FC:/Users/denlo/Documents/Quartus/FPGA_16FFT/control_unit.v
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Users/denlo/Documents/Quartus/FPGA_16FFT/control_unit.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT|C:/Users/denlo/Documents/Quartus/FPGA_16FFT/control_unit.v|
!i113 1
R6
R7
R8
vFFT16_top
!s110 1711291638
!i10b 1
!s100 Q@?naLUI;8C1>5PWbaK;A3
I2@bITc`H1QA;M@`P;9EZA3
R2
R0
w1711278594
8C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v
FC:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v
L0 1
R4
r1
!s85 0
31
!s108 1711291638.000000
!s107 C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT|C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v|
!i113 1
R6
R7
R8
n@f@f@t16_top
vFFT_for_OFDM
R1
!i10b 1
!s100 GU2iG;O^Zkzg^GcXl7Y9[0
IQ_L[j<=mB[6Re^HT=39;I1
R2
R0
w1711291589
8C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT_for_OFDM.v
FC:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT_for_OFDM.v
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT_for_OFDM.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT|C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT_for_OFDM.v|
!i113 1
R6
R7
R8
n@f@f@t_for_@o@f@d@m
vFFT_for_OFDM_tb
R9
!i10b 1
!s100 b9j6SW4h:=o2<k0D[fC8`0
IAodc93PV8hMX>EE=YBF1>3
R2
R0
w1711286572
8C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT_for_OFDM_tb.v
FC:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT_for_OFDM_tb.v
L0 1
R4
r1
!s85 0
31
R10
!s107 C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT_for_OFDM_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT|C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT_for_OFDM_tb.v|
!i113 1
R6
R7
R8
n@f@f@t_for_@o@f@d@m_tb
vflash
R1
!i10b 1
!s100 z`Bl@2`;`S_S9PSW<]AI62
Il4`3XYfLLAV@P?8P9bY4P2
R2
R0
w1710863875
8C:/Users/denlo/Documents/Quartus/FPGA_16FFT/flash.v
FC:/Users/denlo/Documents/Quartus/FPGA_16FFT/flash.v
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Users/denlo/Documents/Quartus/FPGA_16FFT/flash.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT|C:/Users/denlo/Documents/Quartus/FPGA_16FFT/flash.v|
!i113 1
R6
R7
R8
vget_negative
R1
!i10b 1
!s100 inI;10kGz8XW^1ZkzWjba2
IRP]7AL0PARC8:ENZ[GFmi2
R2
R0
R3
8C:/Users/denlo/Documents/Quartus/FPGA_16FFT/get_negative.v
FC:/Users/denlo/Documents/Quartus/FPGA_16FFT/get_negative.v
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Users/denlo/Documents/Quartus/FPGA_16FFT/get_negative.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT|C:/Users/denlo/Documents/Quartus/FPGA_16FFT/get_negative.v|
!i113 1
R6
R7
R8
vmultiplier
R1
!i10b 1
!s100 WNTQiQ8GJdMC7;L3UaV;^2
IWiQjEYlNKQ=nM_YUB<F3F2
R2
R0
R3
8C:/Users/denlo/Documents/Quartus/FPGA_16FFT/multiplier.v
FC:/Users/denlo/Documents/Quartus/FPGA_16FFT/multiplier.v
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Users/denlo/Documents/Quartus/FPGA_16FFT/multiplier.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT|C:/Users/denlo/Documents/Quartus/FPGA_16FFT/multiplier.v|
!i113 1
R6
R7
R8
vmux2in1
R1
!i10b 1
!s100 8oFMOWS8ko<KG[?:Sdk7a1
I_47k:eRAnoFh6NX7eWff@0
R2
R0
R3
8C:/Users/denlo/Documents/Quartus/FPGA_16FFT/mux2in1.v
FC:/Users/denlo/Documents/Quartus/FPGA_16FFT/mux2in1.v
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Users/denlo/Documents/Quartus/FPGA_16FFT/mux2in1.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT|C:/Users/denlo/Documents/Quartus/FPGA_16FFT/mux2in1.v|
!i113 1
R6
R7
R8
vmux4in1
R1
!i10b 1
!s100 RG[8RfaaXVniMPLVa<=Mg1
I1<_AY^89;m4WP`<_@:m@Y2
R2
R0
R3
8C:/Users/denlo/Documents/Quartus/FPGA_16FFT/mux4in1.v
FC:/Users/denlo/Documents/Quartus/FPGA_16FFT/mux4in1.v
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Users/denlo/Documents/Quartus/FPGA_16FFT/mux4in1.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT|C:/Users/denlo/Documents/Quartus/FPGA_16FFT/mux4in1.v|
!i113 1
R6
R7
R8
vram_16_byte
R1
!i10b 1
!s100 70QbaNl;_?;X9W=>Z7TXI3
IXK2`@3oA50hoC?D1iJI<33
R2
R0
R3
8C:/Users/denlo/Documents/Quartus/FPGA_16FFT/ram_16_byte.v
FC:/Users/denlo/Documents/Quartus/FPGA_16FFT/ram_16_byte.v
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Users/denlo/Documents/Quartus/FPGA_16FFT/ram_16_byte.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT|C:/Users/denlo/Documents/Quartus/FPGA_16FFT/ram_16_byte.v|
!i113 1
R6
R7
R8
vrom_QAM4
R1
!i10b 1
!s100 EU[H7U>CljFDVWd:jKSl;1
I4<k=Z2Ge9NL5DMXaQTZ142
R2
R0
w1711281709
8C:/Users/denlo/Documents/Quartus/FPGA_16FFT/rom_QAM4.v
FC:/Users/denlo/Documents/Quartus/FPGA_16FFT/rom_QAM4.v
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Users/denlo/Documents/Quartus/FPGA_16FFT/rom_QAM4.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT|C:/Users/denlo/Documents/Quartus/FPGA_16FFT/rom_QAM4.v|
!i113 1
R6
R7
R8
nrom_@q@a@m4
vrom_twiddle
R1
!i10b 1
!s100 ?j1<hB9S9Ez@W^PzIkN2C0
ICca;2AXcVf>?@8Sc6F=;o0
R2
R0
R3
8C:/Users/denlo/Documents/Quartus/FPGA_16FFT/rom_twiddle.v
FC:/Users/denlo/Documents/Quartus/FPGA_16FFT/rom_twiddle.v
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Users/denlo/Documents/Quartus/FPGA_16FFT/rom_twiddle.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT|C:/Users/denlo/Documents/Quartus/FPGA_16FFT/rom_twiddle.v|
!i113 1
R6
R7
R8
