-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity ISPPipeline_accel_demosaicing_3_13_17_1080_1920_1_false_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_read : IN STD_LOGIC_VECTOR (10 downto 0);
    p_read1 : IN STD_LOGIC_VECTOR (10 downto 0);
    gain_out_data240_dout : IN STD_LOGIC_VECTOR (9 downto 0);
    gain_out_data240_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    gain_out_data240_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    gain_out_data240_empty_n : IN STD_LOGIC;
    gain_out_data240_read : OUT STD_LOGIC;
    demosaic_out_data241_din : OUT STD_LOGIC_VECTOR (29 downto 0);
    demosaic_out_data241_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    demosaic_out_data241_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    demosaic_out_data241_full_n : IN STD_LOGIC;
    demosaic_out_data241_write : OUT STD_LOGIC );
end;


architecture behav of ISPPipeline_accel_demosaicing_3_13_17_1080_1920_1_false_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (8 downto 0) := "000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (8 downto 0) := "000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (8 downto 0) := "000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (8 downto 0) := "000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (8 downto 0) := "000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (8 downto 0) := "001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (8 downto 0) := "010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (8 downto 0) := "100000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv12_FFE : STD_LOGIC_VECTOR (11 downto 0) := "111111111110";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv30_0 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000000000";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";

attribute shreg_extract : string;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal tmp_fu_374_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_reg_862 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal icmp_ln269_fu_385_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln269_reg_867 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal sub161_fu_393_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub161_reg_871 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub219_fu_399_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub219_reg_876 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln285_fu_412_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln285_reg_921 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal i_3_fu_421_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal i_3_reg_929 : STD_LOGIC_VECTOR (10 downto 0);
    signal cmp162_fu_443_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp162_reg_946 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln285_fu_416_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal lineStore_1_fu_470_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal lineStore_1_reg_951 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal icmp_ln1065_fu_478_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1065_reg_957 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln294_1_fu_490_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln294_1_reg_965 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln294_fu_496_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln294_reg_973 : STD_LOGIC_VECTOR (0 downto 0);
    signal linebuffer_V_q1 : STD_LOGIC_VECTOR (9 downto 0);
    signal linebuffer_V_load_reg_981 : STD_LOGIC_VECTOR (9 downto 0);
    signal linebuffer_V_1_q1 : STD_LOGIC_VECTOR (9 downto 0);
    signal linebuffer_V_1_load_reg_989 : STD_LOGIC_VECTOR (9 downto 0);
    signal linebuffer_V_2_q1 : STD_LOGIC_VECTOR (9 downto 0);
    signal linebuffer_V_2_load_reg_997 : STD_LOGIC_VECTOR (9 downto 0);
    signal linebuffer_V_3_q1 : STD_LOGIC_VECTOR (9 downto 0);
    signal linebuffer_V_3_load_reg_1005 : STD_LOGIC_VECTOR (9 downto 0);
    signal linebuffer_V_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal linebuffer_V_load_1_reg_1013 : STD_LOGIC_VECTOR (9 downto 0);
    signal linebuffer_V_1_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal linebuffer_V_1_load_1_reg_1021 : STD_LOGIC_VECTOR (9 downto 0);
    signal linebuffer_V_2_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal linebuffer_V_2_load_1_reg_1029 : STD_LOGIC_VECTOR (9 downto 0);
    signal linebuffer_V_3_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal linebuffer_V_3_load_1_reg_1037 : STD_LOGIC_VECTOR (9 downto 0);
    signal line1_V_fu_539_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal line1_V_reg_1045 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal line0_V_1_fu_554_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal line0_V_1_reg_1050 : STD_LOGIC_VECTOR (1 downto 0);
    signal line2_V_fu_569_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal line2_V_reg_1056 : STD_LOGIC_VECTOR (1 downto 0);
    signal line3_V_fu_584_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal line3_V_reg_1061 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_Val2_s_fu_608_p6 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_s_reg_1078 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_28_fu_619_p6 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_28_reg_1083 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_29_fu_630_p6 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_29_reg_1088 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_30_fu_641_p6 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_30_reg_1093 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_31_fu_652_p6 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_31_reg_1098 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_32_fu_663_p6 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_32_reg_1103 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_33_fu_674_p6 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_33_reg_1108 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_34_fu_685_p6 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_34_reg_1113 : STD_LOGIC_VECTOR (9 downto 0);
    signal empty_107_fu_696_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_107_reg_1118 : STD_LOGIC_VECTOR (1 downto 0);
    signal linebuffer_V_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal linebuffer_V_ce0 : STD_LOGIC;
    signal linebuffer_V_we0 : STD_LOGIC;
    signal linebuffer_V_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal linebuffer_V_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal linebuffer_V_ce1 : STD_LOGIC;
    signal linebuffer_V_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal linebuffer_V_1_ce0 : STD_LOGIC;
    signal linebuffer_V_1_we0 : STD_LOGIC;
    signal linebuffer_V_1_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal linebuffer_V_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal linebuffer_V_1_ce1 : STD_LOGIC;
    signal linebuffer_V_2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal linebuffer_V_2_ce0 : STD_LOGIC;
    signal linebuffer_V_2_we0 : STD_LOGIC;
    signal linebuffer_V_2_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal linebuffer_V_2_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal linebuffer_V_2_ce1 : STD_LOGIC;
    signal linebuffer_V_3_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal linebuffer_V_3_ce0 : STD_LOGIC;
    signal linebuffer_V_3_we0 : STD_LOGIC;
    signal linebuffer_V_3_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal linebuffer_V_3_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal linebuffer_V_3_ce1 : STD_LOGIC;
    signal grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_ap_start : STD_LOGIC;
    signal grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_ap_done : STD_LOGIC;
    signal grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_ap_idle : STD_LOGIC;
    signal grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_ap_ready : STD_LOGIC;
    signal grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_gain_out_data240_read : STD_LOGIC;
    signal grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_linebuffer_V_3_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_linebuffer_V_3_ce0 : STD_LOGIC;
    signal grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_linebuffer_V_3_we0 : STD_LOGIC;
    signal grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_linebuffer_V_3_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_linebuffer_V_2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_linebuffer_V_2_ce0 : STD_LOGIC;
    signal grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_linebuffer_V_2_we0 : STD_LOGIC;
    signal grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_linebuffer_V_2_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_linebuffer_V_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_linebuffer_V_1_ce0 : STD_LOGIC;
    signal grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_linebuffer_V_1_we0 : STD_LOGIC;
    signal grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_linebuffer_V_1_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_linebuffer_V_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_linebuffer_V_ce0 : STD_LOGIC;
    signal grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_linebuffer_V_we0 : STD_LOGIC;
    signal grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_linebuffer_V_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero_fu_310_ap_start : STD_LOGIC;
    signal grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero_fu_310_ap_done : STD_LOGIC;
    signal grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero_fu_310_ap_idle : STD_LOGIC;
    signal grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero_fu_310_ap_ready : STD_LOGIC;
    signal grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero_fu_310_imgblock_V_17_1_out : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero_fu_310_imgblock_V_17_1_out_ap_vld : STD_LOGIC;
    signal grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero_fu_310_imgblock_V_12_1_out : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero_fu_310_imgblock_V_12_1_out_ap_vld : STD_LOGIC;
    signal grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero_fu_310_imgblock_V_11_1_out : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero_fu_310_imgblock_V_11_1_out_ap_vld : STD_LOGIC;
    signal grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero_fu_310_imgblock_V_7_1_out : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero_fu_310_imgblock_V_7_1_out_ap_vld : STD_LOGIC;
    signal grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_ap_start : STD_LOGIC;
    signal grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_ap_done : STD_LOGIC;
    signal grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_ap_idle : STD_LOGIC;
    signal grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_ap_ready : STD_LOGIC;
    signal grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_gain_out_data240_read : STD_LOGIC;
    signal grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_demosaic_out_data241_din : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_demosaic_out_data241_write : STD_LOGIC;
    signal grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_ce0 : STD_LOGIC;
    signal grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_we0 : STD_LOGIC;
    signal grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_ce1 : STD_LOGIC;
    signal grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_1_ce0 : STD_LOGIC;
    signal grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_1_we0 : STD_LOGIC;
    signal grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_1_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_1_ce1 : STD_LOGIC;
    signal grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_2_ce0 : STD_LOGIC;
    signal grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_2_we0 : STD_LOGIC;
    signal grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_2_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_2_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_2_ce1 : STD_LOGIC;
    signal grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_3_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_3_ce0 : STD_LOGIC;
    signal grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_3_we0 : STD_LOGIC;
    signal grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_3_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_3_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_3_ce1 : STD_LOGIC;
    signal grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_imgblock_V_12_out : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_imgblock_V_12_out_ap_vld : STD_LOGIC;
    signal grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_imgblock_V_9_out : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_imgblock_V_9_out_ap_vld : STD_LOGIC;
    signal grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_imgblock_V_8_out : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_imgblock_V_8_out_ap_vld : STD_LOGIC;
    signal grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_imgblock_V_5_out : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_imgblock_V_5_out_ap_vld : STD_LOGIC;
    signal ap_phi_mux_imgblock_V_17_4_phi_fu_265_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_V_17_4_reg_262 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_phi_mux_imgblock_V_12_4_phi_fu_274_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_V_12_4_reg_271 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_imgblock_V_11_4_phi_fu_283_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_V_11_4_reg_280 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_imgblock_V_7_4_phi_fu_292_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_V_7_4_reg_289 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero_fu_310_ap_start_reg : STD_LOGIC := '0';
    signal grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal line0_V_fu_82 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal i_fu_86 : STD_LOGIC_VECTOR (10 downto 0);
    signal lineStore_fu_90 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln285_fu_716_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal imgblock_V_7_0_fu_94 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_V_11_0_fu_98 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_V_12_0_fu_102 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_V_17_0_fu_106 : STD_LOGIC_VECTOR (9 downto 0);
    signal src_mat_rows_load_cast11_fu_390_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln265_fu_382_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln285_fu_408_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_49_fu_454_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal icmp_ln291_fu_464_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln294_fu_484_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln304_fu_502_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln294_fu_532_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln304_fu_507_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln294_2_fu_547_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln304_2_fu_511_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln294_4_fu_562_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln304_fu_518_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln294_6_fu_577_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln304_1_fu_525_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component ISPPipeline_accel_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        gain_out_data240_dout : IN STD_LOGIC_VECTOR (9 downto 0);
        gain_out_data240_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        gain_out_data240_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        gain_out_data240_empty_n : IN STD_LOGIC;
        gain_out_data240_read : OUT STD_LOGIC;
        bound : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (10 downto 0);
        linebuffer_V_3_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        linebuffer_V_3_ce0 : OUT STD_LOGIC;
        linebuffer_V_3_we0 : OUT STD_LOGIC;
        linebuffer_V_3_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        linebuffer_V_2_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        linebuffer_V_2_ce0 : OUT STD_LOGIC;
        linebuffer_V_2_we0 : OUT STD_LOGIC;
        linebuffer_V_2_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        linebuffer_V_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        linebuffer_V_1_ce0 : OUT STD_LOGIC;
        linebuffer_V_1_we0 : OUT STD_LOGIC;
        linebuffer_V_1_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        linebuffer_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        linebuffer_V_ce0 : OUT STD_LOGIC;
        linebuffer_V_we0 : OUT STD_LOGIC;
        linebuffer_V_d0 : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component ISPPipeline_accel_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        imgblock_V_17_0 : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_V_12_0 : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_V_11_0 : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_V_7_0 : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_V_17_1_out : OUT STD_LOGIC_VECTOR (9 downto 0);
        imgblock_V_17_1_out_ap_vld : OUT STD_LOGIC;
        imgblock_V_12_1_out : OUT STD_LOGIC_VECTOR (9 downto 0);
        imgblock_V_12_1_out_ap_vld : OUT STD_LOGIC;
        imgblock_V_11_1_out : OUT STD_LOGIC_VECTOR (9 downto 0);
        imgblock_V_11_1_out_ap_vld : OUT STD_LOGIC;
        imgblock_V_7_1_out : OUT STD_LOGIC_VECTOR (9 downto 0);
        imgblock_V_7_1_out_ap_vld : OUT STD_LOGIC );
    end component;


    component ISPPipeline_accel_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        gain_out_data240_dout : IN STD_LOGIC_VECTOR (9 downto 0);
        gain_out_data240_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        gain_out_data240_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        gain_out_data240_empty_n : IN STD_LOGIC;
        gain_out_data240_read : OUT STD_LOGIC;
        demosaic_out_data241_din : OUT STD_LOGIC_VECTOR (29 downto 0);
        demosaic_out_data241_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        demosaic_out_data241_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        demosaic_out_data241_full_n : IN STD_LOGIC;
        demosaic_out_data241_write : OUT STD_LOGIC;
        p_Val2_18 : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_V_17_1_reload : IN STD_LOGIC_VECTOR (9 downto 0);
        p_Val2_21 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_Val2_17 : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_V_12_1_reload : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_V_11_1_reload : IN STD_LOGIC_VECTOR (9 downto 0);
        p_Val2_16 : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_V_7_1_reload : IN STD_LOGIC_VECTOR (9 downto 0);
        p_Val2_22 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_Val2_20 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_Val2_19 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_Val2_s : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (10 downto 0);
        trunc_ln : IN STD_LOGIC_VECTOR (0 downto 0);
        linebuffer_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        linebuffer_V_ce0 : OUT STD_LOGIC;
        linebuffer_V_we0 : OUT STD_LOGIC;
        linebuffer_V_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        linebuffer_V_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        linebuffer_V_ce1 : OUT STD_LOGIC;
        linebuffer_V_q1 : IN STD_LOGIC_VECTOR (9 downto 0);
        linebuffer_V_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        linebuffer_V_1_ce0 : OUT STD_LOGIC;
        linebuffer_V_1_we0 : OUT STD_LOGIC;
        linebuffer_V_1_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        linebuffer_V_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        linebuffer_V_1_ce1 : OUT STD_LOGIC;
        linebuffer_V_1_q1 : IN STD_LOGIC_VECTOR (9 downto 0);
        linebuffer_V_2_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        linebuffer_V_2_ce0 : OUT STD_LOGIC;
        linebuffer_V_2_we0 : OUT STD_LOGIC;
        linebuffer_V_2_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        linebuffer_V_2_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        linebuffer_V_2_ce1 : OUT STD_LOGIC;
        linebuffer_V_2_q1 : IN STD_LOGIC_VECTOR (9 downto 0);
        linebuffer_V_3_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        linebuffer_V_3_ce0 : OUT STD_LOGIC;
        linebuffer_V_3_we0 : OUT STD_LOGIC;
        linebuffer_V_3_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        linebuffer_V_3_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        linebuffer_V_3_ce1 : OUT STD_LOGIC;
        linebuffer_V_3_q1 : IN STD_LOGIC_VECTOR (9 downto 0);
        line0_V_1 : IN STD_LOGIC_VECTOR (1 downto 0);
        line1_V : IN STD_LOGIC_VECTOR (1 downto 0);
        line2_V : IN STD_LOGIC_VECTOR (1 downto 0);
        line3_V : IN STD_LOGIC_VECTOR (1 downto 0);
        lineStore_1_cast : IN STD_LOGIC_VECTOR (1 downto 0);
        sub219 : IN STD_LOGIC_VECTOR (11 downto 0);
        cmp162 : IN STD_LOGIC_VECTOR (0 downto 0);
        imgblock_V_12_out : OUT STD_LOGIC_VECTOR (9 downto 0);
        imgblock_V_12_out_ap_vld : OUT STD_LOGIC;
        imgblock_V_9_out : OUT STD_LOGIC_VECTOR (9 downto 0);
        imgblock_V_9_out_ap_vld : OUT STD_LOGIC;
        imgblock_V_8_out : OUT STD_LOGIC_VECTOR (9 downto 0);
        imgblock_V_8_out_ap_vld : OUT STD_LOGIC;
        imgblock_V_5_out : OUT STD_LOGIC_VECTOR (9 downto 0);
        imgblock_V_5_out_ap_vld : OUT STD_LOGIC );
    end component;


    component ISPPipeline_accel_mux_42_10_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (9 downto 0);
        din1 : IN STD_LOGIC_VECTOR (9 downto 0);
        din2 : IN STD_LOGIC_VECTOR (9 downto 0);
        din3 : IN STD_LOGIC_VECTOR (9 downto 0);
        din4 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component ISPPipeline_accel_demosaicing_3_13_17_1080_1920_1_false_s_linebuffer_V_RAM_T2P_BRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (9 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        address1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;



begin
    linebuffer_V_U : component ISPPipeline_accel_demosaicing_3_13_17_1080_1920_1_false_s_linebuffer_V_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 10,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => linebuffer_V_address0,
        ce0 => linebuffer_V_ce0,
        we0 => linebuffer_V_we0,
        d0 => linebuffer_V_d0,
        q0 => linebuffer_V_q0,
        address1 => linebuffer_V_address1,
        ce1 => linebuffer_V_ce1,
        q1 => linebuffer_V_q1);

    linebuffer_V_1_U : component ISPPipeline_accel_demosaicing_3_13_17_1080_1920_1_false_s_linebuffer_V_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 10,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => linebuffer_V_1_address0,
        ce0 => linebuffer_V_1_ce0,
        we0 => linebuffer_V_1_we0,
        d0 => linebuffer_V_1_d0,
        q0 => linebuffer_V_1_q0,
        address1 => linebuffer_V_1_address1,
        ce1 => linebuffer_V_1_ce1,
        q1 => linebuffer_V_1_q1);

    linebuffer_V_2_U : component ISPPipeline_accel_demosaicing_3_13_17_1080_1920_1_false_s_linebuffer_V_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 10,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => linebuffer_V_2_address0,
        ce0 => linebuffer_V_2_ce0,
        we0 => linebuffer_V_2_we0,
        d0 => linebuffer_V_2_d0,
        q0 => linebuffer_V_2_q0,
        address1 => linebuffer_V_2_address1,
        ce1 => linebuffer_V_2_ce1,
        q1 => linebuffer_V_2_q1);

    linebuffer_V_3_U : component ISPPipeline_accel_demosaicing_3_13_17_1080_1920_1_false_s_linebuffer_V_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 10,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => linebuffer_V_3_address0,
        ce0 => linebuffer_V_3_ce0,
        we0 => linebuffer_V_3_we0,
        d0 => linebuffer_V_3_d0,
        q0 => linebuffer_V_3_q0,
        address1 => linebuffer_V_3_address1,
        ce1 => linebuffer_V_3_ce1,
        q1 => linebuffer_V_3_q1);

    grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298 : component ISPPipeline_accel_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_ap_start,
        ap_done => grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_ap_done,
        ap_idle => grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_ap_idle,
        ap_ready => grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_ap_ready,
        gain_out_data240_dout => gain_out_data240_dout,
        gain_out_data240_num_data_valid => ap_const_lv2_0,
        gain_out_data240_fifo_cap => ap_const_lv2_0,
        gain_out_data240_empty_n => gain_out_data240_empty_n,
        gain_out_data240_read => grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_gain_out_data240_read,
        bound => tmp_reg_862,
        p_read1 => p_read1,
        linebuffer_V_3_address0 => grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_linebuffer_V_3_address0,
        linebuffer_V_3_ce0 => grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_linebuffer_V_3_ce0,
        linebuffer_V_3_we0 => grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_linebuffer_V_3_we0,
        linebuffer_V_3_d0 => grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_linebuffer_V_3_d0,
        linebuffer_V_2_address0 => grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_linebuffer_V_2_address0,
        linebuffer_V_2_ce0 => grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_linebuffer_V_2_ce0,
        linebuffer_V_2_we0 => grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_linebuffer_V_2_we0,
        linebuffer_V_2_d0 => grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_linebuffer_V_2_d0,
        linebuffer_V_1_address0 => grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_linebuffer_V_1_address0,
        linebuffer_V_1_ce0 => grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_linebuffer_V_1_ce0,
        linebuffer_V_1_we0 => grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_linebuffer_V_1_we0,
        linebuffer_V_1_d0 => grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_linebuffer_V_1_d0,
        linebuffer_V_address0 => grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_linebuffer_V_address0,
        linebuffer_V_ce0 => grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_linebuffer_V_ce0,
        linebuffer_V_we0 => grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_linebuffer_V_we0,
        linebuffer_V_d0 => grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_linebuffer_V_d0);

    grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero_fu_310 : component ISPPipeline_accel_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero_fu_310_ap_start,
        ap_done => grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero_fu_310_ap_done,
        ap_idle => grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero_fu_310_ap_idle,
        ap_ready => grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero_fu_310_ap_ready,
        imgblock_V_17_0 => imgblock_V_17_0_fu_106,
        imgblock_V_12_0 => imgblock_V_12_0_fu_102,
        imgblock_V_11_0 => imgblock_V_11_0_fu_98,
        imgblock_V_7_0 => imgblock_V_7_0_fu_94,
        imgblock_V_17_1_out => grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero_fu_310_imgblock_V_17_1_out,
        imgblock_V_17_1_out_ap_vld => grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero_fu_310_imgblock_V_17_1_out_ap_vld,
        imgblock_V_12_1_out => grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero_fu_310_imgblock_V_12_1_out,
        imgblock_V_12_1_out_ap_vld => grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero_fu_310_imgblock_V_12_1_out_ap_vld,
        imgblock_V_11_1_out => grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero_fu_310_imgblock_V_11_1_out,
        imgblock_V_11_1_out_ap_vld => grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero_fu_310_imgblock_V_11_1_out_ap_vld,
        imgblock_V_7_1_out => grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero_fu_310_imgblock_V_7_1_out,
        imgblock_V_7_1_out_ap_vld => grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero_fu_310_imgblock_V_7_1_out_ap_vld);

    grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322 : component ISPPipeline_accel_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_ap_start,
        ap_done => grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_ap_done,
        ap_idle => grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_ap_idle,
        ap_ready => grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_ap_ready,
        gain_out_data240_dout => gain_out_data240_dout,
        gain_out_data240_num_data_valid => ap_const_lv2_0,
        gain_out_data240_fifo_cap => ap_const_lv2_0,
        gain_out_data240_empty_n => gain_out_data240_empty_n,
        gain_out_data240_read => grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_gain_out_data240_read,
        demosaic_out_data241_din => grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_demosaic_out_data241_din,
        demosaic_out_data241_num_data_valid => ap_const_lv2_0,
        demosaic_out_data241_fifo_cap => ap_const_lv2_0,
        demosaic_out_data241_full_n => demosaic_out_data241_full_n,
        demosaic_out_data241_write => grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_demosaic_out_data241_write,
        p_Val2_18 => p_Val2_30_reg_1093,
        imgblock_V_17_1_reload => grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero_fu_310_imgblock_V_17_1_out,
        p_Val2_21 => p_Val2_33_reg_1108,
        p_Val2_17 => p_Val2_29_reg_1088,
        imgblock_V_12_1_reload => grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero_fu_310_imgblock_V_12_1_out,
        imgblock_V_11_1_reload => grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero_fu_310_imgblock_V_11_1_out,
        p_Val2_16 => p_Val2_28_reg_1083,
        imgblock_V_7_1_reload => grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero_fu_310_imgblock_V_7_1_out,
        p_Val2_22 => p_Val2_34_reg_1113,
        p_Val2_20 => p_Val2_32_reg_1103,
        p_Val2_19 => p_Val2_31_reg_1098,
        p_Val2_s => p_Val2_s_reg_1078,
        p_read1 => p_read1,
        trunc_ln => trunc_ln285_reg_921,
        linebuffer_V_address0 => grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_address0,
        linebuffer_V_ce0 => grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_ce0,
        linebuffer_V_we0 => grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_we0,
        linebuffer_V_d0 => grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_d0,
        linebuffer_V_address1 => grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_address1,
        linebuffer_V_ce1 => grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_ce1,
        linebuffer_V_q1 => linebuffer_V_q1,
        linebuffer_V_1_address0 => grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_1_address0,
        linebuffer_V_1_ce0 => grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_1_ce0,
        linebuffer_V_1_we0 => grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_1_we0,
        linebuffer_V_1_d0 => grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_1_d0,
        linebuffer_V_1_address1 => grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_1_address1,
        linebuffer_V_1_ce1 => grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_1_ce1,
        linebuffer_V_1_q1 => linebuffer_V_1_q1,
        linebuffer_V_2_address0 => grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_2_address0,
        linebuffer_V_2_ce0 => grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_2_ce0,
        linebuffer_V_2_we0 => grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_2_we0,
        linebuffer_V_2_d0 => grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_2_d0,
        linebuffer_V_2_address1 => grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_2_address1,
        linebuffer_V_2_ce1 => grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_2_ce1,
        linebuffer_V_2_q1 => linebuffer_V_2_q1,
        linebuffer_V_3_address0 => grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_3_address0,
        linebuffer_V_3_ce0 => grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_3_ce0,
        linebuffer_V_3_we0 => grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_3_we0,
        linebuffer_V_3_d0 => grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_3_d0,
        linebuffer_V_3_address1 => grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_3_address1,
        linebuffer_V_3_ce1 => grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_3_ce1,
        linebuffer_V_3_q1 => linebuffer_V_3_q1,
        line0_V_1 => line0_V_1_reg_1050,
        line1_V => line1_V_reg_1045,
        line2_V => line2_V_reg_1056,
        line3_V => line3_V_reg_1061,
        lineStore_1_cast => empty_107_reg_1118,
        sub219 => sub219_reg_876,
        cmp162 => cmp162_reg_946,
        imgblock_V_12_out => grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_imgblock_V_12_out,
        imgblock_V_12_out_ap_vld => grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_imgblock_V_12_out_ap_vld,
        imgblock_V_9_out => grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_imgblock_V_9_out,
        imgblock_V_9_out_ap_vld => grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_imgblock_V_9_out_ap_vld,
        imgblock_V_8_out => grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_imgblock_V_8_out,
        imgblock_V_8_out_ap_vld => grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_imgblock_V_8_out_ap_vld,
        imgblock_V_5_out => grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_imgblock_V_5_out,
        imgblock_V_5_out_ap_vld => grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_imgblock_V_5_out_ap_vld);

    mux_42_10_1_1_U176 : component ISPPipeline_accel_mux_42_10_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 10,
        din2_WIDTH => 10,
        din3_WIDTH => 10,
        din4_WIDTH => 2,
        dout_WIDTH => 10)
    port map (
        din0 => linebuffer_V_load_reg_981,
        din1 => linebuffer_V_1_load_reg_989,
        din2 => linebuffer_V_2_load_reg_997,
        din3 => linebuffer_V_3_load_reg_1005,
        din4 => line0_V_1_fu_554_p3,
        dout => p_Val2_s_fu_608_p6);

    mux_42_10_1_1_U177 : component ISPPipeline_accel_mux_42_10_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 10,
        din2_WIDTH => 10,
        din3_WIDTH => 10,
        din4_WIDTH => 2,
        dout_WIDTH => 10)
    port map (
        din0 => linebuffer_V_load_reg_981,
        din1 => linebuffer_V_1_load_reg_989,
        din2 => linebuffer_V_2_load_reg_997,
        din3 => linebuffer_V_3_load_reg_1005,
        din4 => line1_V_fu_539_p3,
        dout => p_Val2_28_fu_619_p6);

    mux_42_10_1_1_U178 : component ISPPipeline_accel_mux_42_10_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 10,
        din2_WIDTH => 10,
        din3_WIDTH => 10,
        din4_WIDTH => 2,
        dout_WIDTH => 10)
    port map (
        din0 => linebuffer_V_load_reg_981,
        din1 => linebuffer_V_1_load_reg_989,
        din2 => linebuffer_V_2_load_reg_997,
        din3 => linebuffer_V_3_load_reg_1005,
        din4 => line2_V_fu_569_p3,
        dout => p_Val2_29_fu_630_p6);

    mux_42_10_1_1_U179 : component ISPPipeline_accel_mux_42_10_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 10,
        din2_WIDTH => 10,
        din3_WIDTH => 10,
        din4_WIDTH => 2,
        dout_WIDTH => 10)
    port map (
        din0 => linebuffer_V_load_reg_981,
        din1 => linebuffer_V_1_load_reg_989,
        din2 => linebuffer_V_2_load_reg_997,
        din3 => linebuffer_V_3_load_reg_1005,
        din4 => line3_V_fu_584_p3,
        dout => p_Val2_30_fu_641_p6);

    mux_42_10_1_1_U180 : component ISPPipeline_accel_mux_42_10_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 10,
        din2_WIDTH => 10,
        din3_WIDTH => 10,
        din4_WIDTH => 2,
        dout_WIDTH => 10)
    port map (
        din0 => linebuffer_V_load_1_reg_1013,
        din1 => linebuffer_V_1_load_1_reg_1021,
        din2 => linebuffer_V_2_load_1_reg_1029,
        din3 => linebuffer_V_3_load_1_reg_1037,
        din4 => line0_V_1_fu_554_p3,
        dout => p_Val2_31_fu_652_p6);

    mux_42_10_1_1_U181 : component ISPPipeline_accel_mux_42_10_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 10,
        din2_WIDTH => 10,
        din3_WIDTH => 10,
        din4_WIDTH => 2,
        dout_WIDTH => 10)
    port map (
        din0 => linebuffer_V_load_1_reg_1013,
        din1 => linebuffer_V_1_load_1_reg_1021,
        din2 => linebuffer_V_2_load_1_reg_1029,
        din3 => linebuffer_V_3_load_1_reg_1037,
        din4 => line1_V_fu_539_p3,
        dout => p_Val2_32_fu_663_p6);

    mux_42_10_1_1_U182 : component ISPPipeline_accel_mux_42_10_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 10,
        din2_WIDTH => 10,
        din3_WIDTH => 10,
        din4_WIDTH => 2,
        dout_WIDTH => 10)
    port map (
        din0 => linebuffer_V_load_1_reg_1013,
        din1 => linebuffer_V_1_load_1_reg_1021,
        din2 => linebuffer_V_2_load_1_reg_1029,
        din3 => linebuffer_V_3_load_1_reg_1037,
        din4 => line2_V_fu_569_p3,
        dout => p_Val2_33_fu_674_p6);

    mux_42_10_1_1_U183 : component ISPPipeline_accel_mux_42_10_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 10,
        din2_WIDTH => 10,
        din3_WIDTH => 10,
        din4_WIDTH => 2,
        dout_WIDTH => 10)
    port map (
        din0 => linebuffer_V_load_1_reg_1013,
        din1 => linebuffer_V_1_load_1_reg_1021,
        din2 => linebuffer_V_2_load_1_reg_1029,
        din3 => linebuffer_V_3_load_1_reg_1037,
        din4 => line3_V_fu_584_p3,
        dout => p_Val2_34_fu_685_p6);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((icmp_ln285_fu_416_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln269_reg_867 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                    grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_ap_ready = ap_const_logic_1)) then 
                    grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero_fu_310_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero_fu_310_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln285_fu_416_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                    grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero_fu_310_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero_fu_310_ap_ready = ap_const_logic_1)) then 
                    grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero_fu_310_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_ap_ready = ap_const_logic_1)) then 
                    grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i_fu_86_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                i_fu_86 <= ap_const_lv11_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                i_fu_86 <= i_3_reg_929;
            end if; 
        end if;
    end process;

    imgblock_V_11_4_reg_280_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln269_reg_867 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                imgblock_V_11_4_reg_280 <= grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero_fu_310_imgblock_V_11_1_out;
            elsif (((icmp_ln269_reg_867 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
                imgblock_V_11_4_reg_280 <= grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_imgblock_V_8_out;
            end if; 
        end if;
    end process;

    imgblock_V_12_4_reg_271_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln269_reg_867 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                imgblock_V_12_4_reg_271 <= grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero_fu_310_imgblock_V_12_1_out;
            elsif (((icmp_ln269_reg_867 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
                imgblock_V_12_4_reg_271 <= grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_imgblock_V_9_out;
            end if; 
        end if;
    end process;

    imgblock_V_17_4_reg_262_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln269_reg_867 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                imgblock_V_17_4_reg_262 <= grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero_fu_310_imgblock_V_17_1_out;
            elsif (((icmp_ln269_reg_867 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
                imgblock_V_17_4_reg_262 <= grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_imgblock_V_12_out;
            end if; 
        end if;
    end process;

    imgblock_V_7_4_reg_289_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln269_reg_867 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                imgblock_V_7_4_reg_289 <= grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero_fu_310_imgblock_V_7_1_out;
            elsif (((icmp_ln269_reg_867 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
                imgblock_V_7_4_reg_289 <= grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_imgblock_V_5_out;
            end if; 
        end if;
    end process;

    line0_V_fu_82_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                line0_V_fu_82 <= ap_const_lv2_3;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                line0_V_fu_82 <= line0_V_1_reg_1050;
            end if; 
        end if;
    end process;

    lineStore_fu_90_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                lineStore_fu_90 <= ap_const_lv32_4;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                lineStore_fu_90 <= add_ln285_fu_716_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln285_fu_416_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                cmp162_reg_946 <= cmp162_fu_443_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln269_reg_867 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                empty_107_reg_1118 <= empty_107_fu_696_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                i_3_reg_929 <= i_3_fu_421_p2;
                trunc_ln285_reg_921 <= trunc_ln285_fu_412_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                icmp_ln1065_reg_957 <= icmp_ln1065_fu_478_p2;
                icmp_ln294_1_reg_965 <= icmp_ln294_1_fu_490_p2;
                lineStore_1_reg_951 <= lineStore_1_fu_470_p3;
                linebuffer_V_1_load_1_reg_1021 <= linebuffer_V_1_q0;
                linebuffer_V_1_load_reg_989 <= linebuffer_V_1_q1;
                linebuffer_V_2_load_1_reg_1029 <= linebuffer_V_2_q0;
                linebuffer_V_2_load_reg_997 <= linebuffer_V_2_q1;
                linebuffer_V_3_load_1_reg_1037 <= linebuffer_V_3_q0;
                linebuffer_V_3_load_reg_1005 <= linebuffer_V_3_q1;
                linebuffer_V_load_1_reg_1013 <= linebuffer_V_q0;
                linebuffer_V_load_reg_981 <= linebuffer_V_q1;
                or_ln294_reg_973 <= or_ln294_fu_496_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                icmp_ln269_reg_867 <= icmp_ln269_fu_385_p2;
                sub161_reg_871 <= sub161_fu_393_p2;
                sub219_reg_876 <= sub219_fu_399_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then
                imgblock_V_11_0_fu_98 <= ap_phi_mux_imgblock_V_11_4_phi_fu_283_p4;
                imgblock_V_12_0_fu_102 <= ap_phi_mux_imgblock_V_12_4_phi_fu_274_p4;
                imgblock_V_17_0_fu_106 <= ap_phi_mux_imgblock_V_17_4_phi_fu_265_p4;
                imgblock_V_7_0_fu_94 <= ap_phi_mux_imgblock_V_7_4_phi_fu_292_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                line0_V_1_reg_1050 <= line0_V_1_fu_554_p3;
                line1_V_reg_1045 <= line1_V_fu_539_p3;
                line2_V_reg_1056 <= line2_V_fu_569_p3;
                line3_V_reg_1061 <= line3_V_fu_584_p3;
                p_Val2_28_reg_1083 <= p_Val2_28_fu_619_p6;
                p_Val2_29_reg_1088 <= p_Val2_29_fu_630_p6;
                p_Val2_30_reg_1093 <= p_Val2_30_fu_641_p6;
                p_Val2_31_reg_1098 <= p_Val2_31_fu_652_p6;
                p_Val2_32_reg_1103 <= p_Val2_32_fu_663_p6;
                p_Val2_33_reg_1108 <= p_Val2_33_fu_674_p6;
                p_Val2_34_reg_1113 <= p_Val2_34_fu_685_p6;
                p_Val2_s_reg_1078 <= p_Val2_s_fu_608_p6;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                    tmp_reg_862(11 downto 1) <= tmp_fu_374_p3(11 downto 1);
            end if;
        end if;
    end process;
    tmp_reg_862(0) <= '0';

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, icmp_ln269_reg_867, ap_CS_fsm_state5, icmp_ln285_fu_416_p2, ap_CS_fsm_state6, ap_CS_fsm_state7, grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_ap_done, grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero_fu_310_ap_done, grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_ap_done, ap_CS_fsm_state3, ap_CS_fsm_state8)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if (((grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((icmp_ln285_fu_416_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state6 => 
                if (((grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero_fu_310_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                if (((icmp_ln269_reg_867 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state8 => 
                if (((grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXX";
        end case;
    end process;
    add_ln285_fu_716_p2 <= std_logic_vector(unsigned(lineStore_1_reg_951) + unsigned(ap_const_lv32_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start, ap_done_reg)
    begin
        if (((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_ap_done)
    begin
        if ((grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_ST_fsm_state6_blk_assign_proc : process(grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero_fu_310_ap_done)
    begin
        if ((grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero_fu_310_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state7_blk <= ap_const_logic_0;

    ap_ST_fsm_state8_blk_assign_proc : process(grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_ap_done)
    begin
        if ((grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state1_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state5, icmp_ln285_fu_416_p2)
    begin
        if (((icmp_ln285_fu_416_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_imgblock_V_11_4_phi_fu_283_p4_assign_proc : process(icmp_ln269_reg_867, grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_imgblock_V_8_out, ap_CS_fsm_state9, imgblock_V_11_4_reg_280)
    begin
        if (((icmp_ln269_reg_867 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            ap_phi_mux_imgblock_V_11_4_phi_fu_283_p4 <= grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_imgblock_V_8_out;
        else 
            ap_phi_mux_imgblock_V_11_4_phi_fu_283_p4 <= imgblock_V_11_4_reg_280;
        end if; 
    end process;


    ap_phi_mux_imgblock_V_12_4_phi_fu_274_p4_assign_proc : process(icmp_ln269_reg_867, grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_imgblock_V_9_out, ap_CS_fsm_state9, imgblock_V_12_4_reg_271)
    begin
        if (((icmp_ln269_reg_867 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            ap_phi_mux_imgblock_V_12_4_phi_fu_274_p4 <= grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_imgblock_V_9_out;
        else 
            ap_phi_mux_imgblock_V_12_4_phi_fu_274_p4 <= imgblock_V_12_4_reg_271;
        end if; 
    end process;


    ap_phi_mux_imgblock_V_17_4_phi_fu_265_p4_assign_proc : process(icmp_ln269_reg_867, grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_imgblock_V_12_out, imgblock_V_17_4_reg_262, ap_CS_fsm_state9)
    begin
        if (((icmp_ln269_reg_867 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            ap_phi_mux_imgblock_V_17_4_phi_fu_265_p4 <= grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_imgblock_V_12_out;
        else 
            ap_phi_mux_imgblock_V_17_4_phi_fu_265_p4 <= imgblock_V_17_4_reg_262;
        end if; 
    end process;


    ap_phi_mux_imgblock_V_7_4_phi_fu_292_p4_assign_proc : process(icmp_ln269_reg_867, grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_imgblock_V_5_out, ap_CS_fsm_state9, imgblock_V_7_4_reg_289)
    begin
        if (((icmp_ln269_reg_867 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            ap_phi_mux_imgblock_V_7_4_phi_fu_292_p4 <= grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_imgblock_V_5_out;
        else 
            ap_phi_mux_imgblock_V_7_4_phi_fu_292_p4 <= imgblock_V_7_4_reg_289;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state5, icmp_ln285_fu_416_p2)
    begin
        if (((icmp_ln285_fu_416_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    cmp162_fu_443_p2 <= "1" when (signed(zext_ln285_fu_408_p1) < signed(sub161_reg_871)) else "0";
    demosaic_out_data241_din <= grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_demosaic_out_data241_din;

    demosaic_out_data241_write_assign_proc : process(grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_demosaic_out_data241_write, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            demosaic_out_data241_write <= grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_demosaic_out_data241_write;
        else 
            demosaic_out_data241_write <= ap_const_logic_0;
        end if; 
    end process;

    empty_107_fu_696_p1 <= lineStore_1_reg_951(2 - 1 downto 0);

    gain_out_data240_read_assign_proc : process(grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_gain_out_data240_read, grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_gain_out_data240_read, ap_CS_fsm_state3, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            gain_out_data240_read <= grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_gain_out_data240_read;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            gain_out_data240_read <= grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_gain_out_data240_read;
        else 
            gain_out_data240_read <= ap_const_logic_0;
        end if; 
    end process;

    grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_ap_start <= grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_ap_start_reg;
    grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero_fu_310_ap_start <= grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero_fu_310_ap_start_reg;
    grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_ap_start <= grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_ap_start_reg;
    i_3_fu_421_p2 <= std_logic_vector(unsigned(i_fu_86) + unsigned(ap_const_lv11_1));
    icmp_ln1065_fu_478_p2 <= "1" when (line0_V_fu_82 = ap_const_lv2_2) else "0";
    icmp_ln269_fu_385_p2 <= "1" when (p_read1 = ap_const_lv11_0) else "0";
    icmp_ln285_fu_416_p2 <= "1" when (i_fu_86 = p_read) else "0";
    icmp_ln291_fu_464_p2 <= "1" when (signed(tmp_49_fu_454_p4) > signed(ap_const_lv30_0)) else "0";
    icmp_ln294_1_fu_490_p2 <= "1" when (line0_V_fu_82 = ap_const_lv2_0) else "0";
    icmp_ln294_fu_484_p2 <= "1" when (line0_V_fu_82 = ap_const_lv2_1) else "0";
    line0_V_1_fu_554_p3 <= 
        select_ln294_2_fu_547_p3 when (or_ln294_reg_973(0) = '1') else 
        select_ln304_2_fu_511_p3;
    line1_V_fu_539_p3 <= 
        select_ln294_fu_532_p3 when (or_ln294_reg_973(0) = '1') else 
        zext_ln304_fu_507_p1;
    line2_V_fu_569_p3 <= 
        select_ln294_4_fu_562_p3 when (or_ln294_reg_973(0) = '1') else 
        select_ln304_fu_518_p3;
    line3_V_fu_584_p3 <= 
        select_ln294_6_fu_577_p3 when (or_ln294_reg_973(0) = '1') else 
        select_ln304_1_fu_525_p3;
    lineStore_1_fu_470_p3 <= 
        ap_const_lv32_0 when (icmp_ln291_fu_464_p2(0) = '1') else 
        lineStore_fu_90;

    linebuffer_V_1_address0_assign_proc : process(ap_CS_fsm_state5, grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_linebuffer_V_1_address0, grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_1_address0, ap_CS_fsm_state3, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            linebuffer_V_1_address0 <= ap_const_lv64_1(11 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            linebuffer_V_1_address0 <= grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            linebuffer_V_1_address0 <= grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_linebuffer_V_1_address0;
        else 
            linebuffer_V_1_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    linebuffer_V_1_address1_assign_proc : process(ap_CS_fsm_state5, grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_1_address1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            linebuffer_V_1_address1 <= ap_const_lv64_0(11 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            linebuffer_V_1_address1 <= grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_1_address1;
        else 
            linebuffer_V_1_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    linebuffer_V_1_ce0_assign_proc : process(ap_CS_fsm_state5, grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_linebuffer_V_1_ce0, grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_1_ce0, ap_CS_fsm_state3, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            linebuffer_V_1_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            linebuffer_V_1_ce0 <= grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            linebuffer_V_1_ce0 <= grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_linebuffer_V_1_ce0;
        else 
            linebuffer_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    linebuffer_V_1_ce1_assign_proc : process(ap_CS_fsm_state5, grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_1_ce1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            linebuffer_V_1_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            linebuffer_V_1_ce1 <= grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_1_ce1;
        else 
            linebuffer_V_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    linebuffer_V_1_d0_assign_proc : process(grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_linebuffer_V_1_d0, grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_1_d0, ap_CS_fsm_state3, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            linebuffer_V_1_d0 <= grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            linebuffer_V_1_d0 <= grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_linebuffer_V_1_d0;
        else 
            linebuffer_V_1_d0 <= "XXXXXXXXXX";
        end if; 
    end process;


    linebuffer_V_1_we0_assign_proc : process(grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_linebuffer_V_1_we0, grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_1_we0, ap_CS_fsm_state3, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            linebuffer_V_1_we0 <= grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            linebuffer_V_1_we0 <= grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_linebuffer_V_1_we0;
        else 
            linebuffer_V_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    linebuffer_V_2_address0_assign_proc : process(ap_CS_fsm_state5, grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_linebuffer_V_2_address0, grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_2_address0, ap_CS_fsm_state3, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            linebuffer_V_2_address0 <= ap_const_lv64_1(11 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            linebuffer_V_2_address0 <= grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            linebuffer_V_2_address0 <= grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_linebuffer_V_2_address0;
        else 
            linebuffer_V_2_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    linebuffer_V_2_address1_assign_proc : process(ap_CS_fsm_state5, grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_2_address1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            linebuffer_V_2_address1 <= ap_const_lv64_0(11 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            linebuffer_V_2_address1 <= grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_2_address1;
        else 
            linebuffer_V_2_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    linebuffer_V_2_ce0_assign_proc : process(ap_CS_fsm_state5, grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_linebuffer_V_2_ce0, grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_2_ce0, ap_CS_fsm_state3, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            linebuffer_V_2_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            linebuffer_V_2_ce0 <= grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            linebuffer_V_2_ce0 <= grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_linebuffer_V_2_ce0;
        else 
            linebuffer_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    linebuffer_V_2_ce1_assign_proc : process(ap_CS_fsm_state5, grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_2_ce1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            linebuffer_V_2_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            linebuffer_V_2_ce1 <= grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_2_ce1;
        else 
            linebuffer_V_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    linebuffer_V_2_d0_assign_proc : process(grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_linebuffer_V_2_d0, grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_2_d0, ap_CS_fsm_state3, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            linebuffer_V_2_d0 <= grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_2_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            linebuffer_V_2_d0 <= grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_linebuffer_V_2_d0;
        else 
            linebuffer_V_2_d0 <= "XXXXXXXXXX";
        end if; 
    end process;


    linebuffer_V_2_we0_assign_proc : process(grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_linebuffer_V_2_we0, grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_2_we0, ap_CS_fsm_state3, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            linebuffer_V_2_we0 <= grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_2_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            linebuffer_V_2_we0 <= grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_linebuffer_V_2_we0;
        else 
            linebuffer_V_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    linebuffer_V_3_address0_assign_proc : process(ap_CS_fsm_state5, grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_linebuffer_V_3_address0, grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_3_address0, ap_CS_fsm_state3, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            linebuffer_V_3_address0 <= ap_const_lv64_1(11 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            linebuffer_V_3_address0 <= grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            linebuffer_V_3_address0 <= grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_linebuffer_V_3_address0;
        else 
            linebuffer_V_3_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    linebuffer_V_3_address1_assign_proc : process(ap_CS_fsm_state5, grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_3_address1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            linebuffer_V_3_address1 <= ap_const_lv64_0(11 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            linebuffer_V_3_address1 <= grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_3_address1;
        else 
            linebuffer_V_3_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    linebuffer_V_3_ce0_assign_proc : process(ap_CS_fsm_state5, grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_linebuffer_V_3_ce0, grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_3_ce0, ap_CS_fsm_state3, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            linebuffer_V_3_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            linebuffer_V_3_ce0 <= grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            linebuffer_V_3_ce0 <= grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_linebuffer_V_3_ce0;
        else 
            linebuffer_V_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    linebuffer_V_3_ce1_assign_proc : process(ap_CS_fsm_state5, grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_3_ce1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            linebuffer_V_3_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            linebuffer_V_3_ce1 <= grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_3_ce1;
        else 
            linebuffer_V_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    linebuffer_V_3_d0_assign_proc : process(grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_linebuffer_V_3_d0, grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_3_d0, ap_CS_fsm_state3, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            linebuffer_V_3_d0 <= grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_3_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            linebuffer_V_3_d0 <= grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_linebuffer_V_3_d0;
        else 
            linebuffer_V_3_d0 <= "XXXXXXXXXX";
        end if; 
    end process;


    linebuffer_V_3_we0_assign_proc : process(grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_linebuffer_V_3_we0, grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_3_we0, ap_CS_fsm_state3, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            linebuffer_V_3_we0 <= grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_3_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            linebuffer_V_3_we0 <= grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_linebuffer_V_3_we0;
        else 
            linebuffer_V_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    linebuffer_V_address0_assign_proc : process(ap_CS_fsm_state5, grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_linebuffer_V_address0, grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_address0, ap_CS_fsm_state3, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            linebuffer_V_address0 <= ap_const_lv64_1(11 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            linebuffer_V_address0 <= grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            linebuffer_V_address0 <= grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_linebuffer_V_address0;
        else 
            linebuffer_V_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    linebuffer_V_address1_assign_proc : process(ap_CS_fsm_state5, grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_address1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            linebuffer_V_address1 <= ap_const_lv64_0(11 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            linebuffer_V_address1 <= grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_address1;
        else 
            linebuffer_V_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    linebuffer_V_ce0_assign_proc : process(ap_CS_fsm_state5, grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_linebuffer_V_ce0, grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_ce0, ap_CS_fsm_state3, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            linebuffer_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            linebuffer_V_ce0 <= grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            linebuffer_V_ce0 <= grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_linebuffer_V_ce0;
        else 
            linebuffer_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    linebuffer_V_ce1_assign_proc : process(ap_CS_fsm_state5, grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_ce1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            linebuffer_V_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            linebuffer_V_ce1 <= grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_ce1;
        else 
            linebuffer_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    linebuffer_V_d0_assign_proc : process(grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_linebuffer_V_d0, grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_d0, ap_CS_fsm_state3, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            linebuffer_V_d0 <= grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            linebuffer_V_d0 <= grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_linebuffer_V_d0;
        else 
            linebuffer_V_d0 <= "XXXXXXXXXX";
        end if; 
    end process;


    linebuffer_V_we0_assign_proc : process(grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_linebuffer_V_we0, grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_we0, ap_CS_fsm_state3, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            linebuffer_V_we0 <= grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            linebuffer_V_we0 <= grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_linebuffer_V_we0;
        else 
            linebuffer_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    or_ln294_fu_496_p2 <= (icmp_ln294_fu_484_p2 or icmp_ln294_1_fu_490_p2);
    select_ln294_2_fu_547_p3 <= 
        ap_const_lv2_1 when (icmp_ln294_1_reg_965(0) = '1') else 
        ap_const_lv2_2;
    select_ln294_4_fu_562_p3 <= 
        ap_const_lv2_3 when (icmp_ln294_1_reg_965(0) = '1') else 
        ap_const_lv2_0;
    select_ln294_6_fu_577_p3 <= 
        ap_const_lv2_0 when (icmp_ln294_1_reg_965(0) = '1') else 
        ap_const_lv2_1;
    select_ln294_fu_532_p3 <= 
        ap_const_lv2_2 when (icmp_ln294_1_reg_965(0) = '1') else 
        ap_const_lv2_3;
    select_ln304_1_fu_525_p3 <= 
        ap_const_lv2_2 when (icmp_ln1065_reg_957(0) = '1') else 
        ap_const_lv2_3;
    select_ln304_2_fu_511_p3 <= 
        ap_const_lv2_3 when (icmp_ln1065_reg_957(0) = '1') else 
        ap_const_lv2_0;
    select_ln304_fu_518_p3 <= 
        ap_const_lv2_1 when (icmp_ln1065_reg_957(0) = '1') else 
        ap_const_lv2_2;
    src_mat_rows_load_cast11_fu_390_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_read),12));
    sub161_fu_393_p2 <= std_logic_vector(unsigned(src_mat_rows_load_cast11_fu_390_p1) + unsigned(ap_const_lv12_FFE));
    sub219_fu_399_p2 <= std_logic_vector(unsigned(zext_ln265_fu_382_p1) + unsigned(ap_const_lv12_FFE));
    tmp_49_fu_454_p4 <= lineStore_fu_90(31 downto 2);
    tmp_fu_374_p3 <= (p_read1 & ap_const_lv1_0);
    trunc_ln285_fu_412_p1 <= i_fu_86(1 - 1 downto 0);
    xor_ln304_fu_502_p2 <= (icmp_ln1065_reg_957 xor ap_const_lv1_1);
    zext_ln265_fu_382_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_read1),12));
    zext_ln285_fu_408_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_fu_86),12));
    zext_ln304_fu_507_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln304_fu_502_p2),2));
end behav;
