
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Fri Jun 17 14:18:09 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/pawan/work/normalised/RV32F/fnmadd.s.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fnmadd.s instruction of the RISC-V RV32F_Zicsr,RV32FD_Zicsr,RV64F_Zicsr,RV64FD_Zicsr extension for the fnmadd_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr,RV32IFD_Zicsr,RV64IF_Zicsr,RV64IFD_Zicsr,RV32EF_Zicsr,RV32EFD_Zicsr,RV64EF_Zicsr,RV64EFD_Zicsr")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fnmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fnmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_37248:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3add4b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3add4b; op2val:0x80000000;
op3val:0x837ffffe; valaddr_reg:x3; val_offset:111744*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 111744*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37249:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3add4b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3add4b; op2val:0x80000000;
op3val:0x837fffff; valaddr_reg:x3; val_offset:111747*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 111747*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37250:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3ae714 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3ae714; op2val:0x80000000;
op3val:0x80000001; valaddr_reg:x3; val_offset:111750*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 111750*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37251:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3ae714 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3ae714; op2val:0x80000000;
op3val:0x80000003; valaddr_reg:x3; val_offset:111753*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 111753*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37252:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3ae714 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3ae714; op2val:0x80000000;
op3val:0x80000007; valaddr_reg:x3; val_offset:111756*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 111756*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37253:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3ae714 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3ae714; op2val:0x80000000;
op3val:0x80199999; valaddr_reg:x3; val_offset:111759*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 111759*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37254:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3ae714 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3ae714; op2val:0x80000000;
op3val:0x80249249; valaddr_reg:x3; val_offset:111762*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 111762*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37255:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3ae714 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3ae714; op2val:0x80000000;
op3val:0x80333333; valaddr_reg:x3; val_offset:111765*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 111765*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37256:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3ae714 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3ae714; op2val:0x80000000;
op3val:0x8036db6d; valaddr_reg:x3; val_offset:111768*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 111768*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37257:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3ae714 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3ae714; op2val:0x80000000;
op3val:0x803bbbbb; valaddr_reg:x3; val_offset:111771*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 111771*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37258:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3ae714 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3ae714; op2val:0x80000000;
op3val:0x80444444; valaddr_reg:x3; val_offset:111774*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 111774*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37259:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3ae714 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3ae714; op2val:0x80000000;
op3val:0x804ccccc; valaddr_reg:x3; val_offset:111777*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 111777*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37260:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3ae714 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3ae714; op2val:0x80000000;
op3val:0x805b6db6; valaddr_reg:x3; val_offset:111780*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 111780*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37261:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3ae714 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3ae714; op2val:0x80000000;
op3val:0x80666666; valaddr_reg:x3; val_offset:111783*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 111783*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37262:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3ae714 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3ae714; op2val:0x80000000;
op3val:0x806db6db; valaddr_reg:x3; val_offset:111786*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 111786*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37263:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3ae714 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3ae714; op2val:0x80000000;
op3val:0x807ffff8; valaddr_reg:x3; val_offset:111789*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 111789*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37264:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3ae714 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3ae714; op2val:0x80000000;
op3val:0x807ffffc; valaddr_reg:x3; val_offset:111792*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 111792*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37265:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3ae714 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3ae714; op2val:0x80000000;
op3val:0x807ffffe; valaddr_reg:x3; val_offset:111795*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 111795*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37266:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3ae714 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3ae714; op2val:0x80000000;
op3val:0x86800000; valaddr_reg:x3; val_offset:111798*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 111798*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37267:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3ae714 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3ae714; op2val:0x80000000;
op3val:0x86800001; valaddr_reg:x3; val_offset:111801*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 111801*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37268:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3ae714 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3ae714; op2val:0x80000000;
op3val:0x86800003; valaddr_reg:x3; val_offset:111804*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 111804*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37269:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3ae714 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3ae714; op2val:0x80000000;
op3val:0x86800007; valaddr_reg:x3; val_offset:111807*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 111807*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37270:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3ae714 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3ae714; op2val:0x80000000;
op3val:0x8680000f; valaddr_reg:x3; val_offset:111810*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 111810*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37271:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3ae714 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3ae714; op2val:0x80000000;
op3val:0x8680001f; valaddr_reg:x3; val_offset:111813*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 111813*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37272:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3ae714 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3ae714; op2val:0x80000000;
op3val:0x8680003f; valaddr_reg:x3; val_offset:111816*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 111816*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37273:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3ae714 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3ae714; op2val:0x80000000;
op3val:0x8680007f; valaddr_reg:x3; val_offset:111819*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 111819*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37274:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3ae714 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3ae714; op2val:0x80000000;
op3val:0x868000ff; valaddr_reg:x3; val_offset:111822*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 111822*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37275:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3ae714 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3ae714; op2val:0x80000000;
op3val:0x868001ff; valaddr_reg:x3; val_offset:111825*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 111825*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37276:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3ae714 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3ae714; op2val:0x80000000;
op3val:0x868003ff; valaddr_reg:x3; val_offset:111828*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 111828*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37277:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3ae714 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3ae714; op2val:0x80000000;
op3val:0x868007ff; valaddr_reg:x3; val_offset:111831*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 111831*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37278:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3ae714 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3ae714; op2val:0x80000000;
op3val:0x86800fff; valaddr_reg:x3; val_offset:111834*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 111834*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37279:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3ae714 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3ae714; op2val:0x80000000;
op3val:0x86801fff; valaddr_reg:x3; val_offset:111837*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 111837*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37280:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3ae714 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3ae714; op2val:0x80000000;
op3val:0x86803fff; valaddr_reg:x3; val_offset:111840*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 111840*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37281:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3ae714 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3ae714; op2val:0x80000000;
op3val:0x86807fff; valaddr_reg:x3; val_offset:111843*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 111843*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37282:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3ae714 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3ae714; op2val:0x80000000;
op3val:0x8680ffff; valaddr_reg:x3; val_offset:111846*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 111846*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37283:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3ae714 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3ae714; op2val:0x80000000;
op3val:0x8681ffff; valaddr_reg:x3; val_offset:111849*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 111849*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37284:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3ae714 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3ae714; op2val:0x80000000;
op3val:0x8683ffff; valaddr_reg:x3; val_offset:111852*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 111852*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37285:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3ae714 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3ae714; op2val:0x80000000;
op3val:0x8687ffff; valaddr_reg:x3; val_offset:111855*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 111855*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37286:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3ae714 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3ae714; op2val:0x80000000;
op3val:0x868fffff; valaddr_reg:x3; val_offset:111858*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 111858*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37287:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3ae714 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3ae714; op2val:0x80000000;
op3val:0x869fffff; valaddr_reg:x3; val_offset:111861*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 111861*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37288:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3ae714 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3ae714; op2val:0x80000000;
op3val:0x86bfffff; valaddr_reg:x3; val_offset:111864*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 111864*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37289:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3ae714 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3ae714; op2val:0x80000000;
op3val:0x86c00000; valaddr_reg:x3; val_offset:111867*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 111867*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37290:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3ae714 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3ae714; op2val:0x80000000;
op3val:0x86e00000; valaddr_reg:x3; val_offset:111870*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 111870*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37291:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3ae714 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3ae714; op2val:0x80000000;
op3val:0x86f00000; valaddr_reg:x3; val_offset:111873*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 111873*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37292:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3ae714 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3ae714; op2val:0x80000000;
op3val:0x86f80000; valaddr_reg:x3; val_offset:111876*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 111876*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37293:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3ae714 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3ae714; op2val:0x80000000;
op3val:0x86fc0000; valaddr_reg:x3; val_offset:111879*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 111879*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37294:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3ae714 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3ae714; op2val:0x80000000;
op3val:0x86fe0000; valaddr_reg:x3; val_offset:111882*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 111882*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37295:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3ae714 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3ae714; op2val:0x80000000;
op3val:0x86ff0000; valaddr_reg:x3; val_offset:111885*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 111885*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37296:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3ae714 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3ae714; op2val:0x80000000;
op3val:0x86ff8000; valaddr_reg:x3; val_offset:111888*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 111888*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37297:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3ae714 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3ae714; op2val:0x80000000;
op3val:0x86ffc000; valaddr_reg:x3; val_offset:111891*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 111891*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37298:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3ae714 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3ae714; op2val:0x80000000;
op3val:0x86ffe000; valaddr_reg:x3; val_offset:111894*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 111894*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37299:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3ae714 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3ae714; op2val:0x80000000;
op3val:0x86fff000; valaddr_reg:x3; val_offset:111897*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 111897*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37300:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3ae714 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3ae714; op2val:0x80000000;
op3val:0x86fff800; valaddr_reg:x3; val_offset:111900*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 111900*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37301:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3ae714 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3ae714; op2val:0x80000000;
op3val:0x86fffc00; valaddr_reg:x3; val_offset:111903*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 111903*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37302:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3ae714 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3ae714; op2val:0x80000000;
op3val:0x86fffe00; valaddr_reg:x3; val_offset:111906*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 111906*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37303:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3ae714 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3ae714; op2val:0x80000000;
op3val:0x86ffff00; valaddr_reg:x3; val_offset:111909*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 111909*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37304:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3ae714 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3ae714; op2val:0x80000000;
op3val:0x86ffff80; valaddr_reg:x3; val_offset:111912*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 111912*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37305:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3ae714 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3ae714; op2val:0x80000000;
op3val:0x86ffffc0; valaddr_reg:x3; val_offset:111915*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 111915*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37306:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3ae714 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3ae714; op2val:0x80000000;
op3val:0x86ffffe0; valaddr_reg:x3; val_offset:111918*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 111918*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37307:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3ae714 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3ae714; op2val:0x80000000;
op3val:0x86fffff0; valaddr_reg:x3; val_offset:111921*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 111921*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37308:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3ae714 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3ae714; op2val:0x80000000;
op3val:0x86fffff8; valaddr_reg:x3; val_offset:111924*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 111924*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37309:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3ae714 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3ae714; op2val:0x80000000;
op3val:0x86fffffc; valaddr_reg:x3; val_offset:111927*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 111927*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37310:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3ae714 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3ae714; op2val:0x80000000;
op3val:0x86fffffe; valaddr_reg:x3; val_offset:111930*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 111930*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37311:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3ae714 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3ae714; op2val:0x80000000;
op3val:0x86ffffff; valaddr_reg:x3; val_offset:111933*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 111933*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37312:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3aea71 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2f4f12 and fs3 == 0 and fe3 == 0xc0 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3aea71; op2val:0x3faf4f12;
op3val:0x60000000; valaddr_reg:x3; val_offset:111936*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 111936*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37313:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3aea71 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2f4f12 and fs3 == 0 and fe3 == 0xc0 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3aea71; op2val:0x3faf4f12;
op3val:0x60000001; valaddr_reg:x3; val_offset:111939*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 111939*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37314:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3aea71 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2f4f12 and fs3 == 0 and fe3 == 0xc0 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3aea71; op2val:0x3faf4f12;
op3val:0x60000003; valaddr_reg:x3; val_offset:111942*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 111942*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37315:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3aea71 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2f4f12 and fs3 == 0 and fe3 == 0xc0 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3aea71; op2val:0x3faf4f12;
op3val:0x60000007; valaddr_reg:x3; val_offset:111945*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 111945*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37316:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3aea71 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2f4f12 and fs3 == 0 and fe3 == 0xc0 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3aea71; op2val:0x3faf4f12;
op3val:0x6000000f; valaddr_reg:x3; val_offset:111948*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 111948*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37317:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3aea71 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2f4f12 and fs3 == 0 and fe3 == 0xc0 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3aea71; op2val:0x3faf4f12;
op3val:0x6000001f; valaddr_reg:x3; val_offset:111951*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 111951*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37318:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3aea71 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2f4f12 and fs3 == 0 and fe3 == 0xc0 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3aea71; op2val:0x3faf4f12;
op3val:0x6000003f; valaddr_reg:x3; val_offset:111954*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 111954*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37319:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3aea71 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2f4f12 and fs3 == 0 and fe3 == 0xc0 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3aea71; op2val:0x3faf4f12;
op3val:0x6000007f; valaddr_reg:x3; val_offset:111957*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 111957*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37320:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3aea71 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2f4f12 and fs3 == 0 and fe3 == 0xc0 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3aea71; op2val:0x3faf4f12;
op3val:0x600000ff; valaddr_reg:x3; val_offset:111960*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 111960*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37321:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3aea71 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2f4f12 and fs3 == 0 and fe3 == 0xc0 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3aea71; op2val:0x3faf4f12;
op3val:0x600001ff; valaddr_reg:x3; val_offset:111963*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 111963*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37322:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3aea71 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2f4f12 and fs3 == 0 and fe3 == 0xc0 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3aea71; op2val:0x3faf4f12;
op3val:0x600003ff; valaddr_reg:x3; val_offset:111966*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 111966*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37323:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3aea71 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2f4f12 and fs3 == 0 and fe3 == 0xc0 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3aea71; op2val:0x3faf4f12;
op3val:0x600007ff; valaddr_reg:x3; val_offset:111969*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 111969*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37324:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3aea71 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2f4f12 and fs3 == 0 and fe3 == 0xc0 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3aea71; op2val:0x3faf4f12;
op3val:0x60000fff; valaddr_reg:x3; val_offset:111972*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 111972*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37325:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3aea71 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2f4f12 and fs3 == 0 and fe3 == 0xc0 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3aea71; op2val:0x3faf4f12;
op3val:0x60001fff; valaddr_reg:x3; val_offset:111975*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 111975*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37326:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3aea71 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2f4f12 and fs3 == 0 and fe3 == 0xc0 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3aea71; op2val:0x3faf4f12;
op3val:0x60003fff; valaddr_reg:x3; val_offset:111978*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 111978*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37327:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3aea71 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2f4f12 and fs3 == 0 and fe3 == 0xc0 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3aea71; op2val:0x3faf4f12;
op3val:0x60007fff; valaddr_reg:x3; val_offset:111981*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 111981*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37328:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3aea71 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2f4f12 and fs3 == 0 and fe3 == 0xc0 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3aea71; op2val:0x3faf4f12;
op3val:0x6000ffff; valaddr_reg:x3; val_offset:111984*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 111984*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37329:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3aea71 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2f4f12 and fs3 == 0 and fe3 == 0xc0 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3aea71; op2val:0x3faf4f12;
op3val:0x6001ffff; valaddr_reg:x3; val_offset:111987*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 111987*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37330:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3aea71 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2f4f12 and fs3 == 0 and fe3 == 0xc0 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3aea71; op2val:0x3faf4f12;
op3val:0x6003ffff; valaddr_reg:x3; val_offset:111990*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 111990*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37331:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3aea71 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2f4f12 and fs3 == 0 and fe3 == 0xc0 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3aea71; op2val:0x3faf4f12;
op3val:0x6007ffff; valaddr_reg:x3; val_offset:111993*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 111993*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37332:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3aea71 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2f4f12 and fs3 == 0 and fe3 == 0xc0 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3aea71; op2val:0x3faf4f12;
op3val:0x600fffff; valaddr_reg:x3; val_offset:111996*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 111996*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37333:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3aea71 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2f4f12 and fs3 == 0 and fe3 == 0xc0 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3aea71; op2val:0x3faf4f12;
op3val:0x601fffff; valaddr_reg:x3; val_offset:111999*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 111999*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37334:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3aea71 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2f4f12 and fs3 == 0 and fe3 == 0xc0 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3aea71; op2val:0x3faf4f12;
op3val:0x603fffff; valaddr_reg:x3; val_offset:112002*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 112002*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37335:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3aea71 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2f4f12 and fs3 == 0 and fe3 == 0xc0 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3aea71; op2val:0x3faf4f12;
op3val:0x60400000; valaddr_reg:x3; val_offset:112005*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 112005*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37336:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3aea71 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2f4f12 and fs3 == 0 and fe3 == 0xc0 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3aea71; op2val:0x3faf4f12;
op3val:0x60600000; valaddr_reg:x3; val_offset:112008*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 112008*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37337:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3aea71 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2f4f12 and fs3 == 0 and fe3 == 0xc0 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3aea71; op2val:0x3faf4f12;
op3val:0x60700000; valaddr_reg:x3; val_offset:112011*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 112011*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37338:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3aea71 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2f4f12 and fs3 == 0 and fe3 == 0xc0 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3aea71; op2val:0x3faf4f12;
op3val:0x60780000; valaddr_reg:x3; val_offset:112014*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 112014*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37339:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3aea71 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2f4f12 and fs3 == 0 and fe3 == 0xc0 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3aea71; op2val:0x3faf4f12;
op3val:0x607c0000; valaddr_reg:x3; val_offset:112017*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 112017*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37340:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3aea71 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2f4f12 and fs3 == 0 and fe3 == 0xc0 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3aea71; op2val:0x3faf4f12;
op3val:0x607e0000; valaddr_reg:x3; val_offset:112020*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 112020*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37341:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3aea71 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2f4f12 and fs3 == 0 and fe3 == 0xc0 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3aea71; op2val:0x3faf4f12;
op3val:0x607f0000; valaddr_reg:x3; val_offset:112023*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 112023*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37342:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3aea71 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2f4f12 and fs3 == 0 and fe3 == 0xc0 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3aea71; op2val:0x3faf4f12;
op3val:0x607f8000; valaddr_reg:x3; val_offset:112026*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 112026*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37343:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3aea71 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2f4f12 and fs3 == 0 and fe3 == 0xc0 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3aea71; op2val:0x3faf4f12;
op3val:0x607fc000; valaddr_reg:x3; val_offset:112029*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 112029*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37344:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3aea71 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2f4f12 and fs3 == 0 and fe3 == 0xc0 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3aea71; op2val:0x3faf4f12;
op3val:0x607fe000; valaddr_reg:x3; val_offset:112032*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 112032*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37345:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3aea71 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2f4f12 and fs3 == 0 and fe3 == 0xc0 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3aea71; op2val:0x3faf4f12;
op3val:0x607ff000; valaddr_reg:x3; val_offset:112035*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 112035*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37346:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3aea71 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2f4f12 and fs3 == 0 and fe3 == 0xc0 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3aea71; op2val:0x3faf4f12;
op3val:0x607ff800; valaddr_reg:x3; val_offset:112038*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 112038*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37347:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3aea71 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2f4f12 and fs3 == 0 and fe3 == 0xc0 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3aea71; op2val:0x3faf4f12;
op3val:0x607ffc00; valaddr_reg:x3; val_offset:112041*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 112041*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37348:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3aea71 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2f4f12 and fs3 == 0 and fe3 == 0xc0 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3aea71; op2val:0x3faf4f12;
op3val:0x607ffe00; valaddr_reg:x3; val_offset:112044*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 112044*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37349:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3aea71 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2f4f12 and fs3 == 0 and fe3 == 0xc0 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3aea71; op2val:0x3faf4f12;
op3val:0x607fff00; valaddr_reg:x3; val_offset:112047*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 112047*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37350:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3aea71 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2f4f12 and fs3 == 0 and fe3 == 0xc0 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3aea71; op2val:0x3faf4f12;
op3val:0x607fff80; valaddr_reg:x3; val_offset:112050*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 112050*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37351:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3aea71 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2f4f12 and fs3 == 0 and fe3 == 0xc0 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3aea71; op2val:0x3faf4f12;
op3val:0x607fffc0; valaddr_reg:x3; val_offset:112053*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 112053*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37352:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3aea71 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2f4f12 and fs3 == 0 and fe3 == 0xc0 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3aea71; op2val:0x3faf4f12;
op3val:0x607fffe0; valaddr_reg:x3; val_offset:112056*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 112056*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37353:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3aea71 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2f4f12 and fs3 == 0 and fe3 == 0xc0 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3aea71; op2val:0x3faf4f12;
op3val:0x607ffff0; valaddr_reg:x3; val_offset:112059*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 112059*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37354:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3aea71 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2f4f12 and fs3 == 0 and fe3 == 0xc0 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3aea71; op2val:0x3faf4f12;
op3val:0x607ffff8; valaddr_reg:x3; val_offset:112062*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 112062*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37355:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3aea71 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2f4f12 and fs3 == 0 and fe3 == 0xc0 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3aea71; op2val:0x3faf4f12;
op3val:0x607ffffc; valaddr_reg:x3; val_offset:112065*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 112065*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37356:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3aea71 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2f4f12 and fs3 == 0 and fe3 == 0xc0 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3aea71; op2val:0x3faf4f12;
op3val:0x607ffffe; valaddr_reg:x3; val_offset:112068*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 112068*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37357:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3aea71 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2f4f12 and fs3 == 0 and fe3 == 0xc0 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3aea71; op2val:0x3faf4f12;
op3val:0x607fffff; valaddr_reg:x3; val_offset:112071*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 112071*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37358:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3aea71 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2f4f12 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3aea71; op2val:0x3faf4f12;
op3val:0x7f000001; valaddr_reg:x3; val_offset:112074*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 112074*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37359:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3aea71 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2f4f12 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3aea71; op2val:0x3faf4f12;
op3val:0x7f000003; valaddr_reg:x3; val_offset:112077*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 112077*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37360:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3aea71 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2f4f12 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3aea71; op2val:0x3faf4f12;
op3val:0x7f000007; valaddr_reg:x3; val_offset:112080*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 112080*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37361:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3aea71 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2f4f12 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3aea71; op2val:0x3faf4f12;
op3val:0x7f199999; valaddr_reg:x3; val_offset:112083*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 112083*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37362:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3aea71 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2f4f12 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3aea71; op2val:0x3faf4f12;
op3val:0x7f249249; valaddr_reg:x3; val_offset:112086*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 112086*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37363:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3aea71 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2f4f12 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3aea71; op2val:0x3faf4f12;
op3val:0x7f333333; valaddr_reg:x3; val_offset:112089*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 112089*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37364:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3aea71 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2f4f12 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3aea71; op2val:0x3faf4f12;
op3val:0x7f36db6d; valaddr_reg:x3; val_offset:112092*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 112092*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37365:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3aea71 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2f4f12 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3aea71; op2val:0x3faf4f12;
op3val:0x7f3bbbbb; valaddr_reg:x3; val_offset:112095*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 112095*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37366:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3aea71 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2f4f12 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3aea71; op2val:0x3faf4f12;
op3val:0x7f444444; valaddr_reg:x3; val_offset:112098*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 112098*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37367:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3aea71 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2f4f12 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3aea71; op2val:0x3faf4f12;
op3val:0x7f4ccccc; valaddr_reg:x3; val_offset:112101*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 112101*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37368:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3aea71 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2f4f12 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3aea71; op2val:0x3faf4f12;
op3val:0x7f5b6db6; valaddr_reg:x3; val_offset:112104*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 112104*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37369:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3aea71 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2f4f12 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3aea71; op2val:0x3faf4f12;
op3val:0x7f666666; valaddr_reg:x3; val_offset:112107*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 112107*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37370:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3aea71 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2f4f12 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3aea71; op2val:0x3faf4f12;
op3val:0x7f6db6db; valaddr_reg:x3; val_offset:112110*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 112110*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37371:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3aea71 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2f4f12 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3aea71; op2val:0x3faf4f12;
op3val:0x7f7ffff8; valaddr_reg:x3; val_offset:112113*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 112113*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37372:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3aea71 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2f4f12 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3aea71; op2val:0x3faf4f12;
op3val:0x7f7ffffc; valaddr_reg:x3; val_offset:112116*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 112116*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37373:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3aea71 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2f4f12 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3aea71; op2val:0x3faf4f12;
op3val:0x7f7ffffe; valaddr_reg:x3; val_offset:112119*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 112119*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37374:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3b4e66 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2bbc61 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3b4e66; op2val:0x2bbc61;
op3val:0x3f800001; valaddr_reg:x3; val_offset:112122*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 112122*0 + 3*291*FLEN/8, x4, x1, x2)

inst_37375:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3b4e66 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2bbc61 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3b4e66; op2val:0x2bbc61;
op3val:0x3f800003; valaddr_reg:x3; val_offset:112125*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 112125*0 + 3*291*FLEN/8, x4, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(2134564171,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2206203902,32,FLEN)
NAN_BOXED(2134564171,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2206203903,32,FLEN)
NAN_BOXED(2134566676,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483649,32,FLEN)
NAN_BOXED(2134566676,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483651,32,FLEN)
NAN_BOXED(2134566676,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483655,32,FLEN)
NAN_BOXED(2134566676,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149161369,32,FLEN)
NAN_BOXED(2134566676,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149880393,32,FLEN)
NAN_BOXED(2134566676,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2150839091,32,FLEN)
NAN_BOXED(2134566676,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151078765,32,FLEN)
NAN_BOXED(2134566676,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151398331,32,FLEN)
NAN_BOXED(2134566676,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151957572,32,FLEN)
NAN_BOXED(2134566676,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2152516812,32,FLEN)
NAN_BOXED(2134566676,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2153475510,32,FLEN)
NAN_BOXED(2134566676,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154194534,32,FLEN)
NAN_BOXED(2134566676,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154673883,32,FLEN)
NAN_BOXED(2134566676,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872248,32,FLEN)
NAN_BOXED(2134566676,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872252,32,FLEN)
NAN_BOXED(2134566676,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872254,32,FLEN)
NAN_BOXED(2134566676,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2256535552,32,FLEN)
NAN_BOXED(2134566676,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2256535553,32,FLEN)
NAN_BOXED(2134566676,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2256535555,32,FLEN)
NAN_BOXED(2134566676,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2256535559,32,FLEN)
NAN_BOXED(2134566676,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2256535567,32,FLEN)
NAN_BOXED(2134566676,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2256535583,32,FLEN)
NAN_BOXED(2134566676,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2256535615,32,FLEN)
NAN_BOXED(2134566676,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2256535679,32,FLEN)
NAN_BOXED(2134566676,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2256535807,32,FLEN)
NAN_BOXED(2134566676,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2256536063,32,FLEN)
NAN_BOXED(2134566676,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2256536575,32,FLEN)
NAN_BOXED(2134566676,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2256537599,32,FLEN)
NAN_BOXED(2134566676,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2256539647,32,FLEN)
NAN_BOXED(2134566676,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2256543743,32,FLEN)
NAN_BOXED(2134566676,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2256551935,32,FLEN)
NAN_BOXED(2134566676,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2256568319,32,FLEN)
NAN_BOXED(2134566676,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2256601087,32,FLEN)
NAN_BOXED(2134566676,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2256666623,32,FLEN)
NAN_BOXED(2134566676,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2256797695,32,FLEN)
NAN_BOXED(2134566676,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2257059839,32,FLEN)
NAN_BOXED(2134566676,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2257584127,32,FLEN)
NAN_BOXED(2134566676,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2258632703,32,FLEN)
NAN_BOXED(2134566676,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2260729855,32,FLEN)
NAN_BOXED(2134566676,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2260729856,32,FLEN)
NAN_BOXED(2134566676,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2262827008,32,FLEN)
NAN_BOXED(2134566676,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2263875584,32,FLEN)
NAN_BOXED(2134566676,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2264399872,32,FLEN)
NAN_BOXED(2134566676,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2264662016,32,FLEN)
NAN_BOXED(2134566676,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2264793088,32,FLEN)
NAN_BOXED(2134566676,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2264858624,32,FLEN)
NAN_BOXED(2134566676,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2264891392,32,FLEN)
NAN_BOXED(2134566676,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2264907776,32,FLEN)
NAN_BOXED(2134566676,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2264915968,32,FLEN)
NAN_BOXED(2134566676,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2264920064,32,FLEN)
NAN_BOXED(2134566676,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2264922112,32,FLEN)
NAN_BOXED(2134566676,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2264923136,32,FLEN)
NAN_BOXED(2134566676,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2264923648,32,FLEN)
NAN_BOXED(2134566676,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2264923904,32,FLEN)
NAN_BOXED(2134566676,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2264924032,32,FLEN)
NAN_BOXED(2134566676,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2264924096,32,FLEN)
NAN_BOXED(2134566676,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2264924128,32,FLEN)
NAN_BOXED(2134566676,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2264924144,32,FLEN)
NAN_BOXED(2134566676,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2264924152,32,FLEN)
NAN_BOXED(2134566676,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2264924156,32,FLEN)
NAN_BOXED(2134566676,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2264924158,32,FLEN)
NAN_BOXED(2134566676,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2264924159,32,FLEN)
NAN_BOXED(2134567537,32,FLEN)
NAN_BOXED(1068453650,32,FLEN)
NAN_BOXED(1610612736,32,FLEN)
NAN_BOXED(2134567537,32,FLEN)
NAN_BOXED(1068453650,32,FLEN)
NAN_BOXED(1610612737,32,FLEN)
NAN_BOXED(2134567537,32,FLEN)
NAN_BOXED(1068453650,32,FLEN)
NAN_BOXED(1610612739,32,FLEN)
NAN_BOXED(2134567537,32,FLEN)
NAN_BOXED(1068453650,32,FLEN)
NAN_BOXED(1610612743,32,FLEN)
NAN_BOXED(2134567537,32,FLEN)
NAN_BOXED(1068453650,32,FLEN)
NAN_BOXED(1610612751,32,FLEN)
NAN_BOXED(2134567537,32,FLEN)
NAN_BOXED(1068453650,32,FLEN)
NAN_BOXED(1610612767,32,FLEN)
NAN_BOXED(2134567537,32,FLEN)
NAN_BOXED(1068453650,32,FLEN)
NAN_BOXED(1610612799,32,FLEN)
NAN_BOXED(2134567537,32,FLEN)
NAN_BOXED(1068453650,32,FLEN)
NAN_BOXED(1610612863,32,FLEN)
NAN_BOXED(2134567537,32,FLEN)
NAN_BOXED(1068453650,32,FLEN)
NAN_BOXED(1610612991,32,FLEN)
NAN_BOXED(2134567537,32,FLEN)
NAN_BOXED(1068453650,32,FLEN)
NAN_BOXED(1610613247,32,FLEN)
NAN_BOXED(2134567537,32,FLEN)
NAN_BOXED(1068453650,32,FLEN)
NAN_BOXED(1610613759,32,FLEN)
NAN_BOXED(2134567537,32,FLEN)
NAN_BOXED(1068453650,32,FLEN)
NAN_BOXED(1610614783,32,FLEN)
NAN_BOXED(2134567537,32,FLEN)
NAN_BOXED(1068453650,32,FLEN)
NAN_BOXED(1610616831,32,FLEN)
NAN_BOXED(2134567537,32,FLEN)
NAN_BOXED(1068453650,32,FLEN)
NAN_BOXED(1610620927,32,FLEN)
NAN_BOXED(2134567537,32,FLEN)
NAN_BOXED(1068453650,32,FLEN)
NAN_BOXED(1610629119,32,FLEN)
NAN_BOXED(2134567537,32,FLEN)
NAN_BOXED(1068453650,32,FLEN)
NAN_BOXED(1610645503,32,FLEN)
NAN_BOXED(2134567537,32,FLEN)
NAN_BOXED(1068453650,32,FLEN)
NAN_BOXED(1610678271,32,FLEN)
NAN_BOXED(2134567537,32,FLEN)
NAN_BOXED(1068453650,32,FLEN)
NAN_BOXED(1610743807,32,FLEN)
NAN_BOXED(2134567537,32,FLEN)
NAN_BOXED(1068453650,32,FLEN)
NAN_BOXED(1610874879,32,FLEN)
NAN_BOXED(2134567537,32,FLEN)
NAN_BOXED(1068453650,32,FLEN)
NAN_BOXED(1611137023,32,FLEN)
NAN_BOXED(2134567537,32,FLEN)
NAN_BOXED(1068453650,32,FLEN)
NAN_BOXED(1611661311,32,FLEN)
NAN_BOXED(2134567537,32,FLEN)
NAN_BOXED(1068453650,32,FLEN)
NAN_BOXED(1612709887,32,FLEN)
NAN_BOXED(2134567537,32,FLEN)
NAN_BOXED(1068453650,32,FLEN)
NAN_BOXED(1614807039,32,FLEN)
NAN_BOXED(2134567537,32,FLEN)
NAN_BOXED(1068453650,32,FLEN)
NAN_BOXED(1614807040,32,FLEN)
NAN_BOXED(2134567537,32,FLEN)
NAN_BOXED(1068453650,32,FLEN)
NAN_BOXED(1616904192,32,FLEN)
NAN_BOXED(2134567537,32,FLEN)
NAN_BOXED(1068453650,32,FLEN)
NAN_BOXED(1617952768,32,FLEN)
NAN_BOXED(2134567537,32,FLEN)
NAN_BOXED(1068453650,32,FLEN)
NAN_BOXED(1618477056,32,FLEN)
NAN_BOXED(2134567537,32,FLEN)
NAN_BOXED(1068453650,32,FLEN)
NAN_BOXED(1618739200,32,FLEN)
NAN_BOXED(2134567537,32,FLEN)
NAN_BOXED(1068453650,32,FLEN)
NAN_BOXED(1618870272,32,FLEN)
NAN_BOXED(2134567537,32,FLEN)
NAN_BOXED(1068453650,32,FLEN)
NAN_BOXED(1618935808,32,FLEN)
NAN_BOXED(2134567537,32,FLEN)
NAN_BOXED(1068453650,32,FLEN)
NAN_BOXED(1618968576,32,FLEN)
NAN_BOXED(2134567537,32,FLEN)
NAN_BOXED(1068453650,32,FLEN)
NAN_BOXED(1618984960,32,FLEN)
NAN_BOXED(2134567537,32,FLEN)
NAN_BOXED(1068453650,32,FLEN)
NAN_BOXED(1618993152,32,FLEN)
NAN_BOXED(2134567537,32,FLEN)
NAN_BOXED(1068453650,32,FLEN)
NAN_BOXED(1618997248,32,FLEN)
NAN_BOXED(2134567537,32,FLEN)
NAN_BOXED(1068453650,32,FLEN)
NAN_BOXED(1618999296,32,FLEN)
NAN_BOXED(2134567537,32,FLEN)
NAN_BOXED(1068453650,32,FLEN)
NAN_BOXED(1619000320,32,FLEN)
NAN_BOXED(2134567537,32,FLEN)
NAN_BOXED(1068453650,32,FLEN)
NAN_BOXED(1619000832,32,FLEN)
NAN_BOXED(2134567537,32,FLEN)
NAN_BOXED(1068453650,32,FLEN)
NAN_BOXED(1619001088,32,FLEN)
NAN_BOXED(2134567537,32,FLEN)
NAN_BOXED(1068453650,32,FLEN)
NAN_BOXED(1619001216,32,FLEN)
NAN_BOXED(2134567537,32,FLEN)
NAN_BOXED(1068453650,32,FLEN)
NAN_BOXED(1619001280,32,FLEN)
NAN_BOXED(2134567537,32,FLEN)
NAN_BOXED(1068453650,32,FLEN)
NAN_BOXED(1619001312,32,FLEN)
NAN_BOXED(2134567537,32,FLEN)
NAN_BOXED(1068453650,32,FLEN)
NAN_BOXED(1619001328,32,FLEN)
NAN_BOXED(2134567537,32,FLEN)
NAN_BOXED(1068453650,32,FLEN)
NAN_BOXED(1619001336,32,FLEN)
NAN_BOXED(2134567537,32,FLEN)
NAN_BOXED(1068453650,32,FLEN)
NAN_BOXED(1619001340,32,FLEN)
NAN_BOXED(2134567537,32,FLEN)
NAN_BOXED(1068453650,32,FLEN)
NAN_BOXED(1619001342,32,FLEN)
NAN_BOXED(2134567537,32,FLEN)
NAN_BOXED(1068453650,32,FLEN)
NAN_BOXED(1619001343,32,FLEN)
NAN_BOXED(2134567537,32,FLEN)
NAN_BOXED(1068453650,32,FLEN)
NAN_BOXED(2130706433,32,FLEN)
NAN_BOXED(2134567537,32,FLEN)
NAN_BOXED(1068453650,32,FLEN)
NAN_BOXED(2130706435,32,FLEN)
NAN_BOXED(2134567537,32,FLEN)
NAN_BOXED(1068453650,32,FLEN)
NAN_BOXED(2130706439,32,FLEN)
NAN_BOXED(2134567537,32,FLEN)
NAN_BOXED(1068453650,32,FLEN)
NAN_BOXED(2132384153,32,FLEN)
NAN_BOXED(2134567537,32,FLEN)
NAN_BOXED(1068453650,32,FLEN)
NAN_BOXED(2133103177,32,FLEN)
NAN_BOXED(2134567537,32,FLEN)
NAN_BOXED(1068453650,32,FLEN)
NAN_BOXED(2134061875,32,FLEN)
NAN_BOXED(2134567537,32,FLEN)
NAN_BOXED(1068453650,32,FLEN)
NAN_BOXED(2134301549,32,FLEN)
NAN_BOXED(2134567537,32,FLEN)
NAN_BOXED(1068453650,32,FLEN)
NAN_BOXED(2134621115,32,FLEN)
NAN_BOXED(2134567537,32,FLEN)
NAN_BOXED(1068453650,32,FLEN)
NAN_BOXED(2135180356,32,FLEN)
NAN_BOXED(2134567537,32,FLEN)
NAN_BOXED(1068453650,32,FLEN)
NAN_BOXED(2135739596,32,FLEN)
NAN_BOXED(2134567537,32,FLEN)
NAN_BOXED(1068453650,32,FLEN)
NAN_BOXED(2136698294,32,FLEN)
NAN_BOXED(2134567537,32,FLEN)
NAN_BOXED(1068453650,32,FLEN)
NAN_BOXED(2137417318,32,FLEN)
NAN_BOXED(2134567537,32,FLEN)
NAN_BOXED(1068453650,32,FLEN)
NAN_BOXED(2137896667,32,FLEN)
NAN_BOXED(2134567537,32,FLEN)
NAN_BOXED(1068453650,32,FLEN)
NAN_BOXED(2139095032,32,FLEN)
NAN_BOXED(2134567537,32,FLEN)
NAN_BOXED(1068453650,32,FLEN)
NAN_BOXED(2139095036,32,FLEN)
NAN_BOXED(2134567537,32,FLEN)
NAN_BOXED(1068453650,32,FLEN)
NAN_BOXED(2139095038,32,FLEN)
NAN_BOXED(2134593126,32,FLEN)
NAN_BOXED(2866273,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(2134593126,32,FLEN)
NAN_BOXED(2866273,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;


signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


#ifdef rvtest_mtrap_routine

tsig_begin_canary:
CANARY;
tsig_begin_canary:
CANARY;
mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef
tsig_end_canary:
CANARY;
tsig_end_canary:
CANARY;

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif

sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
