/*
 * stm32f407xx.h
 *
 *  Created on: Feb 7, 2025
 *      Author: furkanserper
 */

#ifndef INC_STM32F407XX_H_
#define INC_STM32F407XX_H_


#include <stdio.h>

#define __vo volatile

/* Check the value from Table 5. Flash module organization in Reference Manual */
#define FLASB_BASEADDR			0x08000000U		/* Flash Base Address */
#define SRAM1_BASEADDR			0x20000000U     /* SRAM1 Base Address */
#define SRAM2_BASEADDR			0x2001C000U     /* SRAM2 Base Address */
#define ROM_BASEADDR			0x1FFF0000U     /* System Memory - ROM Address*/
#define SRAM 					SRAM1_BASEADDR  /* Same with SRAM1 Base Address */


#define PERIPH_BASE				0x40000000U
#define APB1PERIPH_BASE			PERIPH_BASE
#define APB2PERIPH_BASE			0x40010000U
#define AHB1PERIPH_BASE         0x40020000U
#define AHB2PERIPH_BASE         0x50000000U


/* Base addresses of peripherals whic are hangion on AHb1 bus
 * TODO : complete for all other peripherals
 */


#define GPIOA_BASEADDR			(AHB1PERIPH_BASE + 0x0000)
#define GPIOB_BASEADDR			(AHB1PERIPH_BASE + 0x0400)
#define GPIOC_BASEADDR			(AHB1PERIPH_BASE + 0x0800)
#define GPIOD_BASEADDR			(AHB1PERIPH_BASE + 0x0C00)
#define GPIOE_BASEADDR			(AHB1PERIPH_BASE + 0x1000)
#define GPIOF_BASEADDR			(AHB1PERIPH_BASE + 0x1400)
#define GPIOG_BASEADDR			(AHB1PERIPH_BASE + 0x1800)
#define GPIOH_BASEADDR			(AHB1PERIPH_BASE + 0x1C00)
#define GPIOI_BASEADDR			(AHB1PERIPH_BASE + 0x2000)

/*  Base addresses of peripherals which are hanging on APB1 bus    */

#define I2C1_BASEADDR 			(APB1PERIPH_BASE + 0x5400)
#define I2C2_BASEADDR 			(APB1PERIPH_BASE + 0x5800)
#define I2C3_BASEADDR 			(APB1PERIPH_BASE + 0x5C00)

#define SPI2_BASEADDR			(APB1PERIPH_BASE + 0x3800)
#define SPI3_BASEADDR			(APB1PERIPH_BASE + 0x3C00)

#define USART2_BASEADDR			(APB1PERIPH_BASE + 0x4400)
#define USART3_BASEADDR			(APB1PERIPH_BASE + 0x4800)
#define UART4_BASEADDR			(APB1PERIPH_BASE + 0x4C00)
#define UART5_BASEADDR			(APB1PERIPH_BASE + 0x5000)

/*  Base addresses of peripherals which are hanging on APB2 bus    */
#define SPI1_BASEADDR			(APB2PERIPH_BASE + 0x3000)
#define USART1_BASEADDR			(APB2PERIPH_BASE + 0x1000)
#define USART6_BASEADDR			(APB2PERIPH_BASE + 0x1400)
#define EXTI_BASEADDR			(APB2PERIPH_BASE + 0x3C00)
#define SYSCFG_BASEADDR			(APB2PERIPH_BASE + 0x3800)



/* Peripheral Register Definition Structures     */

typedef struct
{
	__vo uint32_t MODER;			/*  GPIO port mode register    								*/
	__vo uint32_t OTYPER;		/*	GPIO port output type register							*/
	__vo uint32_t OSPEEDR;		/*	GPIO port output speed register							*/
	__vo uint32_t PUPDR;			/*	GPIO port pull-up/pull-down register					*/
	__vo uint32_t IDR;			/*	GPIO port input data register							*/
	__vo uint32_t ODR;			/*	GPIO port output data register							*/
	__vo uint32_t BSRR;			/*	GPIO port bit set/reset register						*/
	__vo uint32_t LCKR;			/*	GPIO port configuration lock register					*/
	__vo uint32_t AFR[2];		/*	GPIO alternate function low register - high register	*/
}GPIO_RgDef_t;


/*  Peripheral Definition (Peripheral base addresses typecasted to xxx_RegDef_t	 */

#define GPIOA           ((GPIO_RgDef_t *)GPIOA_BASEADDR)
#define GPIOB           ((GPIO_RgDef_t *)GPIOB_BASEADDR)

#define GPIOC           ((GPIO_RgDef_t *)GPIOC_BASEADDR)
#define GPIOD           ((GPIO_RgDef_t *)GPIOD_BASEADDR)
#define GPIOE           ((GPIO_RgDef_t *)GPIOE_BASEADDR)
#define GPIOF           ((GPIO_RgDef_t *)GPIOF_BASEADDR)
#define GPIOG           ((GPIO_RgDef_t *)GPIOG_BASEADDR)
#define GPIOH           ((GPIO_RgDef_t *)GPIOH_BASEADDR)
#define GPIOI           ((GPIO_RgDef_t *)GPIOI_BASEADDR)



#endif /* INC_STM32F407XX_H_ */
