{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1418299251219 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1418299251219 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 11 10:00:50 2014 " "Processing started: Thu Dec 11 10:00:50 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1418299251219 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1418299251219 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off multicycle -c multicycle " "Command: quartus_map --read_settings_files=on --write_settings_files=off multicycle -c multicycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1418299251220 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "vga_pll.qip " "Tcl Script File vga_pll.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE vga_pll.qip " "set_global_assignment -name QIP_FILE vga_pll.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1418299251640 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Quartus II" 0 -1 1418299251640 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1418299252611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_pll-SYN " "Found design unit 1: vga_pll-SYN" {  } { { "vga_pll.vhd" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/vga_pll.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418299256891 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_pll.vhd" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/vga_pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418299256891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418299256891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtractor_x.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file subtractor_x.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtractor_x-structural " "Found design unit 1: subtractor_x-structural" {  } { { "subtractor_x.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/subtractor_x.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418299256900 ""} { "Info" "ISGN_ENTITY_NAME" "1 subtractor_x " "Found entity 1: subtractor_x" {  } { { "subtractor_x.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/subtractor_x.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418299256900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418299256900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_register.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file state_register.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 state_register-behavioral " "Found design unit 1: state_register-behavioral" {  } { { "state_register.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/state_register.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418299256909 ""} { "Info" "ISGN_ENTITY_NAME" "1 state_register " "Found entity 1: state_register" {  } { { "state_register.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/state_register.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418299256909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418299256909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slt_x.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file slt_x.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 slt_x-structural " "Found design unit 1: slt_x-structural" {  } { { "slt_x.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/slt_x.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418299256917 ""} { "Info" "ISGN_ENTITY_NAME" "1 slt_x " "Found entity 1: slt_x" {  } { { "slt_x.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/slt_x.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418299256917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418299256917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_bank.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file register_bank.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_bank-behavioral " "Found design unit 1: register_bank-behavioral" {  } { { "register_bank.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/register_bank.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418299256924 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_bank " "Found entity 1: register_bank" {  } { { "register_bank.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/register_bank.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418299256924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418299256924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file program_counter.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 program_counter-behavioral " "Found design unit 1: program_counter-behavioral" {  } { { "program_counter.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/program_counter.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418299256931 ""} { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/program_counter.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418299256931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418299256931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file processor.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processor-behavioral " "Found design unit 1: processor-behavioral" {  } { { "processor.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/processor.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418299256940 ""} { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/processor.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418299256940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418299256940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_x.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file or_x.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or_x-structural " "Found design unit 1: or_x-structural" {  } { { "or_x.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/or_x.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418299256947 ""} { "Info" "ISGN_ENTITY_NAME" "1 or_x " "Found entity 1: or_x" {  } { { "or_x.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/or_x.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418299256947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418299256947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file multiplexer.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexer-structural " "Found design unit 1: multiplexer-structural" {  } { { "multiplexer.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/multiplexer.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418299256954 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexer " "Found entity 1: multiplexer" {  } { { "multiplexer.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/multiplexer.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418299256954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418299256954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructions_memory.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file instructions_memory.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instructions_memory-behavioral " "Found design unit 1: instructions_memory-behavioral" {  } { { "instructions_memory.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/instructions_memory.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418299256961 ""} { "Info" "ISGN_ENTITY_NAME" "1 instructions_memory " "Found entity 1: instructions_memory" {  } { { "instructions_memory.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/instructions_memory.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418299256961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418299256961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_x.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file full_adder_x.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder_x-structural " "Found design unit 1: full_adder_x-structural" {  } { { "full_adder_x.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/full_adder_x.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418299256969 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder_x " "Found entity 1: full_adder_x" {  } { { "full_adder_x.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/full_adder_x.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418299256969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418299256969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file data_memory.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_memory-behavioral " "Found design unit 1: data_memory-behavioral" {  } { { "data_memory.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/data_memory.vhdl" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418299256976 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/data_memory.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418299256976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418299256976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_x.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file and_x.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_x-structural " "Found design unit 1: and_x-structural" {  } { { "and_x.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/and_x.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418299256983 ""} { "Info" "ISGN_ENTITY_NAME" "1 and_x " "Found entity 1: and_x" {  } { { "and_x.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/and_x.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418299256983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418299256983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_x.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file alu_x.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_x-structural " "Found design unit 1: alu_x-structural" {  } { { "alu_x.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/alu_x.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418299256991 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_x " "Found entity 1: alu_x" {  } { { "alu_x.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/alu_x.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418299256991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418299256991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file adder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-structural " "Found design unit 1: adder-structural" {  } { { "adder.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/adder.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418299257000 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/adder.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418299257000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418299257000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de1-behavior " "Found design unit 1: de1-behavior" {  } { { "DE1.vhd" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/DE1.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418299257010 ""} { "Info" "ISGN_ENTITY_NAME" "1 de1 " "Found entity 1: de1" {  } { { "DE1.vhd" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/DE1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418299257010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418299257010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_controller-behavior " "Found design unit 1: vga_controller-behavior" {  } { { "vga_controller.vhd" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/vga_controller.vhd" 120 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418299257018 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.vhd" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/vga_controller.vhd" 96 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418299257018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418299257018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file control_unit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-behavioral " "Found design unit 1: control_unit-behavioral" {  } { { "control_unit.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/control_unit.vhdl" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418299257029 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/control_unit.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418299257029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418299257029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "address_video.vhd 2 1 " "Found 2 design units, including 1 entities, in source file address_video.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 address_video-behavior " "Found design unit 1: address_video-behavior" {  } { { "address_video.vhd" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/address_video.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418299257036 ""} { "Info" "ISGN_ENTITY_NAME" "1 address_video " "Found entity 1: address_video" {  } { { "address_video.vhd" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/address_video.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418299257036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418299257036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec7seg-ONLY " "Found design unit 1: dec7seg-ONLY" {  } { { "dec7seg.vhd" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/dec7seg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418299257043 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec7seg " "Found entity 1: dec7seg" {  } { { "dec7seg.vhd" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/dec7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418299257043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418299257043 ""}
{ "Error" "EVRFX_VHDL_ERROR_IDENTIFIER_TYPE_DOES_NOT_MATCH_USAGE_AS_EXPECTED_TYPE" "pixel_r std_logic_vector address_video.vhd(42) " "VHDL error at address_video.vhd(42): type of identifier \"pixel_r\" does not agree with its usage as \"std_logic_vector\" type" {  } { { "address_video.vhd" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/address_video.vhd" 42 0 0 } }  } 0 10476 "VHDL error at %3!s!: type of identifier \"%1!s!\" does not agree with its usage as \"%2!s!\" type" 0 0 "Quartus II" 0 -1 1418299257067 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "382 " "Peak virtual memory: 382 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1418299257913 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Dec 11 10:00:57 2014 " "Processing ended: Thu Dec 11 10:00:57 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1418299257913 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1418299257913 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1418299257913 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1418299257913 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus II Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1418299258766 ""}
