<profile>

<section name = "Vitis HLS Report for 'fft_stages'" level="0">
<item name = "Date">Fri Oct 21 21:16:04 2022
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)</item>
<item name = "Project">hls_FFT_general</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.256 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, 0, 0, loop rewind stp(delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- DFTpts">?, ?, 25, 5, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 696, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 7, 553, 1232, -</column>
<column name="Memory">2, -, 0, 0, -</column>
<column name="Multiplexer">-, -, -, 617, -</column>
<column name="Register">-, -, 1589, 224, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">~0, 3, 2, 5, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="faddfsub_32ns_32ns_32_5_full_dsp_1_U1">faddfsub_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 390, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U3">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 321, 0</column>
<column name="fsub_32ns_32ns_32_5_full_dsp_1_U2">fsub_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 390, 0</column>
<column name="mul_9s_9s_9_1_1_U6">mul_9s_9s_9_1_1, 0, 0, 0, 51, 0</column>
<column name="mux_42_32_1_1_U4">mux_42_32_1_1, 0, 0, 0, 20, 0</column>
<column name="mux_42_32_1_1_U5">mux_42_32_1_1, 0, 0, 0, 20, 0</column>
<column name="mux_42_32_1_1_U7">mux_42_32_1_1, 0, 0, 0, 20, 0</column>
<column name="mux_42_32_1_1_U8">mux_42_32_1_1, 0, 0, 0, 20, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="W_imag_U">W_imag_ROM_AUTO_1R, 1, 0, 0, 0, 512, 32, 1, 16384</column>
<column name="W_real_U">W_real_ROM_AUTO_1R, 1, 0, 0, 0, 512, 32, 1, 16384</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln55_fu_956_p2">+, 0, 0, 39, 32, 32</column>
<column name="i_2_fu_970_p2">+, 0, 0, 39, 32, 1</column>
<column name="one_V_fu_742_p2">+, 0, 0, 39, 32, 2</column>
<column name="sub4_fu_753_p2">+, 0, 0, 39, 32, 2</column>
<column name="sub_ln34_1_fu_726_p2">-, 0, 0, 39, 1, 32</column>
<column name="sub_ln34_fu_671_p2">-, 0, 0, 39, 1, 32</column>
<column name="sub_ln674_fu_840_p2">-, 0, 0, 14, 6, 6</column>
<column name="ap_condition_449">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_472">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_932">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_935">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state23_pp0_iter4_stage1">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state24_pp0_iter4_stage2">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state25_pp0_iter4_stage3">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state26_pp0_iter4_stage4">and, 0, 0, 2, 1, 1</column>
<column name="p_Result_1_fu_856_p2">and, 0, 0, 32, 32, 32</column>
<column name="icmp_ln1065_fu_951_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="icmp_ln40_fu_991_p2">icmp, 0, 0, 14, 22, 1</column>
<column name="lshr_ln674_fu_850_p2">lshr, 0, 0, 100, 2, 32</column>
<column name="rhs_fu_748_p2">lshr, 0, 0, 100, 11, 32</column>
<column name="ap_block_pp0">or, 0, 0, 2, 1, 1</column>
<column name="i_fu_962_p3">select, 0, 0, 32, 1, 32</column>
<column name="numBF_fu_735_p3">select, 0, 0, 32, 1, 32</column>
<column name="DFTpts_fu_657_p2">shl, 0, 0, 100, 1, 32</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="OUT_I_0_address0">14, 3, 8, 24</column>
<column name="OUT_I_0_d0">14, 3, 32, 96</column>
<column name="OUT_I_1_address0">14, 3, 8, 24</column>
<column name="OUT_I_1_d0">14, 3, 32, 96</column>
<column name="OUT_I_2_address0">14, 3, 8, 24</column>
<column name="OUT_I_2_d0">14, 3, 32, 96</column>
<column name="OUT_I_3_address0">14, 3, 8, 24</column>
<column name="OUT_I_3_d0">14, 3, 32, 96</column>
<column name="OUT_R_0_address0">14, 3, 8, 24</column>
<column name="OUT_R_0_d0">14, 3, 32, 96</column>
<column name="OUT_R_1_address0">14, 3, 8, 24</column>
<column name="OUT_R_1_d0">14, 3, 32, 96</column>
<column name="OUT_R_2_address0">14, 3, 8, 24</column>
<column name="OUT_R_2_d0">14, 3, 32, 96</column>
<column name="OUT_R_3_address0">14, 3, 8, 24</column>
<column name="OUT_R_3_d0">14, 3, 32, 96</column>
<column name="X_I_0_address0">14, 3, 8, 24</column>
<column name="X_I_1_address0">14, 3, 8, 24</column>
<column name="X_I_2_address0">14, 3, 8, 24</column>
<column name="X_I_3_address0">14, 3, 8, 24</column>
<column name="X_R_0_address0">14, 3, 8, 24</column>
<column name="X_R_1_address0">14, 3, 8, 24</column>
<column name="X_R_2_address0">14, 3, 8, 24</column>
<column name="X_R_3_address0">14, 3, 8, 24</column>
<column name="ap_NS_fsm">37, 7, 1, 7</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter4">9, 2, 1, 2</column>
<column name="ap_phi_mux_do_init_phi_fu_483_p6">14, 3, 1, 3</column>
<column name="ap_phi_mux_i_31_phi_fu_499_p6">14, 3, 32, 96</column>
<column name="ap_phi_mux_p_phi4_phi_fu_589_p4">9, 2, 6, 12</column>
<column name="ap_phi_mux_sub4_phi_phi_fu_601_p4">9, 2, 32, 64</column>
<column name="ap_phi_reg_pp0_iter0_numBF_phi_reg_633">9, 2, 32, 64</column>
<column name="ap_phi_reg_pp0_iter0_one_V_phi_reg_621">9, 2, 32, 64</column>
<column name="ap_phi_reg_pp0_iter0_p_phi_reg_609">9, 2, 9, 18</column>
<column name="grp_fu_645_opcode">14, 3, 2, 6</column>
<column name="grp_fu_645_p0">25, 5, 32, 160</column>
<column name="grp_fu_645_p1">25, 5, 32, 160</column>
<column name="grp_fu_649_p0">14, 3, 32, 96</column>
<column name="grp_fu_649_p1">14, 3, 32, 96</column>
<column name="grp_fu_653_p0">20, 4, 32, 128</column>
<column name="grp_fu_653_p1">14, 3, 32, 96</column>
<column name="i_31_reg_495">9, 2, 32, 64</column>
<column name="p_phi4_reg_585">9, 2, 6, 12</column>
<column name="sub4_phi_reg_597">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">6, 0, 6, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter0_numBF_phi_reg_633">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter0_one_V_phi_reg_621">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter0_p_phi4_reg_585">6, 0, 6, 0</column>
<column name="ap_phi_reg_pp0_iter0_p_phi_reg_609">9, 0, 9, 0</column>
<column name="ap_phi_reg_pp0_iter0_sub4_phi_reg_597">32, 0, 32, 0</column>
<column name="bitcast_ln50_4_reg_1277">32, 0, 32, 0</column>
<column name="bitcast_ln51_4_reg_1293">32, 0, 32, 0</column>
<column name="bitcast_ln52_reg_1285">32, 0, 32, 0</column>
<column name="bitcast_ln53_reg_1301">32, 0, 32, 0</column>
<column name="c2_reg_1235">32, 0, 32, 0</column>
<column name="do_init_reg_478">1, 0, 1, 0</column>
<column name="empty_reg_1035">6, 0, 6, 0</column>
<column name="i_2_reg_1211">32, 0, 32, 0</column>
<column name="i_31_reg_495">32, 0, 32, 0</column>
<column name="icmp_ln40_reg_1231">1, 0, 1, 0</column>
<column name="lshr_ln34_1_reg_1025">31, 0, 31, 0</column>
<column name="lshr_ln34_2_reg_1030">31, 0, 31, 0</column>
<column name="mul1_reg_1250">32, 0, 32, 0</column>
<column name="mul2_reg_1255">32, 0, 32, 0</column>
<column name="mul3_reg_1260">32, 0, 32, 0</column>
<column name="mul_reg_1245">32, 0, 32, 0</column>
<column name="numBF_phi_reg_633">32, 0, 32, 0</column>
<column name="numBF_reg_1092">32, 0, 32, 0</column>
<column name="one_V_phi_reg_621">32, 0, 32, 0</column>
<column name="one_V_reg_1097">32, 0, 32, 0</column>
<column name="p_Result_1_reg_1134">32, 0, 32, 0</column>
<column name="p_phi4_reg_585">6, 0, 6, 0</column>
<column name="p_phi_reg_609">9, 0, 9, 0</column>
<column name="ret_V_reg_1196">9, 0, 9, 0</column>
<column name="s2_reg_1240">32, 0, 32, 0</column>
<column name="stage_read_reg_1014">32, 0, 32, 0</column>
<column name="sub4_phi_reg_597">32, 0, 32, 0</column>
<column name="sub4_reg_1102">32, 0, 32, 0</column>
<column name="temp_I_reg_1271">32, 0, 32, 0</column>
<column name="temp_R_reg_1265">32, 0, 32, 0</column>
<column name="tmp_1_reg_1206">32, 0, 32, 0</column>
<column name="tmp_2_reg_1116">32, 0, 32, 0</column>
<column name="tmp_3_reg_1122">32, 0, 32, 0</column>
<column name="tmp_4_reg_1020">1, 0, 1, 0</column>
<column name="tmp_6_reg_1216">22, 0, 22, 0</column>
<column name="tmp_reg_1201">32, 0, 32, 0</column>
<column name="tmp_reg_1201_pp0_iter1_reg">32, 0, 32, 0</column>
<column name="trunc_ln1540_reg_1139">9, 0, 9, 0</column>
<column name="trunc_ln24_reg_1112">2, 0, 2, 0</column>
<column name="trunc_ln40_reg_1107">9, 0, 9, 0</column>
<column name="trunc_ln850_reg_1128">2, 0, 2, 0</column>
<column name="zext_ln47_reg_1144">8, 0, 64, 56</column>
<column name="zext_ln50_reg_1040">8, 0, 64, 56</column>
<column name="icmp_ln40_reg_1231">64, 32, 1, 0</column>
<column name="tmp_2_reg_1116">64, 32, 32, 0</column>
<column name="tmp_3_reg_1122">64, 32, 32, 0</column>
<column name="trunc_ln24_reg_1112">64, 32, 2, 0</column>
<column name="trunc_ln850_reg_1128">64, 32, 2, 0</column>
<column name="zext_ln47_reg_1144">64, 32, 64, 56</column>
<column name="zext_ln50_reg_1040">64, 32, 64, 56</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, fft_stages, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, fft_stages, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, fft_stages, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, fft_stages, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, fft_stages, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, fft_stages, return value</column>
<column name="X_R_0_address0">out, 8, ap_memory, X_R_0, array</column>
<column name="X_R_0_ce0">out, 1, ap_memory, X_R_0, array</column>
<column name="X_R_0_q0">in, 32, ap_memory, X_R_0, array</column>
<column name="X_R_1_address0">out, 8, ap_memory, X_R_1, array</column>
<column name="X_R_1_ce0">out, 1, ap_memory, X_R_1, array</column>
<column name="X_R_1_q0">in, 32, ap_memory, X_R_1, array</column>
<column name="X_R_2_address0">out, 8, ap_memory, X_R_2, array</column>
<column name="X_R_2_ce0">out, 1, ap_memory, X_R_2, array</column>
<column name="X_R_2_q0">in, 32, ap_memory, X_R_2, array</column>
<column name="X_R_3_address0">out, 8, ap_memory, X_R_3, array</column>
<column name="X_R_3_ce0">out, 1, ap_memory, X_R_3, array</column>
<column name="X_R_3_q0">in, 32, ap_memory, X_R_3, array</column>
<column name="X_I_0_address0">out, 8, ap_memory, X_I_0, array</column>
<column name="X_I_0_ce0">out, 1, ap_memory, X_I_0, array</column>
<column name="X_I_0_q0">in, 32, ap_memory, X_I_0, array</column>
<column name="X_I_1_address0">out, 8, ap_memory, X_I_1, array</column>
<column name="X_I_1_ce0">out, 1, ap_memory, X_I_1, array</column>
<column name="X_I_1_q0">in, 32, ap_memory, X_I_1, array</column>
<column name="X_I_2_address0">out, 8, ap_memory, X_I_2, array</column>
<column name="X_I_2_ce0">out, 1, ap_memory, X_I_2, array</column>
<column name="X_I_2_q0">in, 32, ap_memory, X_I_2, array</column>
<column name="X_I_3_address0">out, 8, ap_memory, X_I_3, array</column>
<column name="X_I_3_ce0">out, 1, ap_memory, X_I_3, array</column>
<column name="X_I_3_q0">in, 32, ap_memory, X_I_3, array</column>
<column name="stage">in, 32, ap_none, stage, scalar</column>
<column name="OUT_R_0_address0">out, 8, ap_memory, OUT_R_0, array</column>
<column name="OUT_R_0_ce0">out, 1, ap_memory, OUT_R_0, array</column>
<column name="OUT_R_0_we0">out, 1, ap_memory, OUT_R_0, array</column>
<column name="OUT_R_0_d0">out, 32, ap_memory, OUT_R_0, array</column>
<column name="OUT_R_1_address0">out, 8, ap_memory, OUT_R_1, array</column>
<column name="OUT_R_1_ce0">out, 1, ap_memory, OUT_R_1, array</column>
<column name="OUT_R_1_we0">out, 1, ap_memory, OUT_R_1, array</column>
<column name="OUT_R_1_d0">out, 32, ap_memory, OUT_R_1, array</column>
<column name="OUT_R_2_address0">out, 8, ap_memory, OUT_R_2, array</column>
<column name="OUT_R_2_ce0">out, 1, ap_memory, OUT_R_2, array</column>
<column name="OUT_R_2_we0">out, 1, ap_memory, OUT_R_2, array</column>
<column name="OUT_R_2_d0">out, 32, ap_memory, OUT_R_2, array</column>
<column name="OUT_R_3_address0">out, 8, ap_memory, OUT_R_3, array</column>
<column name="OUT_R_3_ce0">out, 1, ap_memory, OUT_R_3, array</column>
<column name="OUT_R_3_we0">out, 1, ap_memory, OUT_R_3, array</column>
<column name="OUT_R_3_d0">out, 32, ap_memory, OUT_R_3, array</column>
<column name="OUT_I_0_address0">out, 8, ap_memory, OUT_I_0, array</column>
<column name="OUT_I_0_ce0">out, 1, ap_memory, OUT_I_0, array</column>
<column name="OUT_I_0_we0">out, 1, ap_memory, OUT_I_0, array</column>
<column name="OUT_I_0_d0">out, 32, ap_memory, OUT_I_0, array</column>
<column name="OUT_I_1_address0">out, 8, ap_memory, OUT_I_1, array</column>
<column name="OUT_I_1_ce0">out, 1, ap_memory, OUT_I_1, array</column>
<column name="OUT_I_1_we0">out, 1, ap_memory, OUT_I_1, array</column>
<column name="OUT_I_1_d0">out, 32, ap_memory, OUT_I_1, array</column>
<column name="OUT_I_2_address0">out, 8, ap_memory, OUT_I_2, array</column>
<column name="OUT_I_2_ce0">out, 1, ap_memory, OUT_I_2, array</column>
<column name="OUT_I_2_we0">out, 1, ap_memory, OUT_I_2, array</column>
<column name="OUT_I_2_d0">out, 32, ap_memory, OUT_I_2, array</column>
<column name="OUT_I_3_address0">out, 8, ap_memory, OUT_I_3, array</column>
<column name="OUT_I_3_ce0">out, 1, ap_memory, OUT_I_3, array</column>
<column name="OUT_I_3_we0">out, 1, ap_memory, OUT_I_3, array</column>
<column name="OUT_I_3_d0">out, 32, ap_memory, OUT_I_3, array</column>
</table>
</item>
</section>
</profile>
