Analysis & Synthesis report for a2dv2
Thu Oct 05 16:36:17 2017
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Thu Oct 05 16:36:17 2017           ;
; Quartus Prime Version              ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                      ; a2dv2                                       ;
; Top-level Entity Name              ; a2dv2                                       ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; a2dv2              ; a2dv2              ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                        ; All                ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Thu Oct 05 16:35:59 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off a2dv2 -c a2dv2
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12248): Elaborating Qsys system entity "p_sine.qsys"
Info (12250): 2017.10.05.16:36:12 Progress: Loading a2dv2/p_sine.qsys
Info (12250): 2017.10.05.16:36:13 Progress: Reading input file
Info (12250): 2017.10.05.16:36:13 Progress: Adding in_system_sources_probes_0 [altera_in_system_sources_probes 16.0]
Info (12250): 2017.10.05.16:36:13 Progress: Parameterizing module in_system_sources_probes_0
Info (12250): 2017.10.05.16:36:13 Progress: Building connections
Info (12250): 2017.10.05.16:36:13 Progress: Parameterizing connections
Info (12250): 2017.10.05.16:36:13 Progress: Validating
Info (12250): 2017.10.05.16:36:14 Progress: Done reading input file
Info (12250): P_sine: Generating p_sine "p_sine" for QUARTUS_SYNTH
Info (12250): In_system_sources_probes_0: "p_sine" instantiated altera_in_system_sources_probes "in_system_sources_probes_0"
Info (12250): P_sine: Done "p_sine" with 2 modules, 2 files
Info (12249): Finished elaborating Qsys system entity "p_sine.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file sram_access/synthesis/sram_access.v
    Info (12023): Found entity 1: sram_access File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/sram_access.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/sram_access_mm_interconnect_0.v
    Info (12023): Found entity 1: sram_access_mm_interconnect_0 File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/sram_access_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: sram_access_mm_interconnect_0_avalon_st_adapter File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/sram_access_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: sram_access_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/sram_access_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: sram_access_mm_interconnect_0_rsp_mux File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file sram_access/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/sram_access_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: sram_access_mm_interconnect_0_rsp_demux File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/sram_access_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: sram_access_mm_interconnect_0_cmd_mux File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/sram_access_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: sram_access_mm_interconnect_0_cmd_demux File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 5 design units, including 5 entities, in source file sram_access/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file sram_access/synthesis/submodules/sram_access_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: sram_access_mm_interconnect_0_router_003_default_decode File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: sram_access_mm_interconnect_0_router_003 File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file sram_access/synthesis/submodules/sram_access_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: sram_access_mm_interconnect_0_router_002_default_decode File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: sram_access_mm_interconnect_0_router_002 File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file sram_access/synthesis/submodules/sram_access_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: sram_access_mm_interconnect_0_router_default_decode File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: sram_access_mm_interconnect_0_router File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_up_avalon_video_vga_timing.v
    Info (12023): Found entity 1: altera_up_avalon_video_vga_timing File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_up_avalon_video_vga_timing.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/sram_access_video_vga_controller.v
    Info (12023): Found entity 1: sram_access_video_vga_controller File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_video_vga_controller.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/sram_access_video_rgb_resampler.v
    Info (12023): Found entity 1: sram_access_video_rgb_resampler File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_video_rgb_resampler.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/sram_access_video_pixel_buffer_dma.v
    Info (12023): Found entity 1: sram_access_video_pixel_buffer_dma File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_video_pixel_buffer_dma.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/sram_access_video_dual_clock_buffer.v
    Info (12023): Found entity 1: sram_access_video_dual_clock_buffer File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_video_dual_clock_buffer.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_up_video_clipper_add.v
    Info (12023): Found entity 1: altera_up_video_clipper_add File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_up_video_clipper_add.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_up_video_clipper_drop.v
    Info (12023): Found entity 1: altera_up_video_clipper_drop File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_up_video_clipper_drop.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_up_video_clipper_counters.v
    Info (12023): Found entity 1: altera_up_video_clipper_counters File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_up_video_clipper_counters.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/sram_access_video_clipper.v
    Info (12023): Found entity 1: sram_access_video_clipper File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_video_clipper.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/sram_access_sram.v
    Info (12023): Found entity 1: sram_access_sram File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_sram.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/sram_access_jtag_master.v
    Info (12023): Found entity 1: sram_access_jtag_master File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_jtag_master.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/sram_access_jtag_master_p2b_adapter.sv
    Info (12023): Found entity 1: sram_access_jtag_master_p2b_adapter File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_jtag_master_p2b_adapter.sv Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/sram_access_jtag_master_b2p_adapter.sv
    Info (12023): Found entity 1: sram_access_jtag_master_b2p_adapter File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_jtag_master_b2p_adapter.sv Line: 55
Info (12021): Found 7 design units, including 7 entities, in source file sram_access/synthesis/submodules/altera_avalon_packets_to_master.v
    Info (12023): Found entity 1: altera_avalon_packets_to_master File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_avalon_packets_to_master.v Line: 22
    Info (12023): Found entity 2: packets_to_fifo File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_avalon_packets_to_master.v Line: 142
    Info (12023): Found entity 3: fifo_buffer_single_clock_fifo File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_avalon_packets_to_master.v Line: 512
    Info (12023): Found entity 4: fifo_buffer_scfifo_with_controls File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_avalon_packets_to_master.v Line: 573
    Info (12023): Found entity 5: fifo_buffer File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_avalon_packets_to_master.v Line: 627
    Info (12023): Found entity 6: fifo_to_packet File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_avalon_packets_to_master.v Line: 697
    Info (12023): Found entity 7: packets_to_master File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_avalon_packets_to_master.v Line: 851
Info (12021): Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_avalon_st_packets_to_bytes.v
    Info (12023): Found entity 1: altera_avalon_st_packets_to_bytes File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_avalon_st_packets_to_bytes.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_avalon_st_bytes_to_packets.v
    Info (12023): Found entity 1: altera_avalon_st_bytes_to_packets File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_avalon_st_bytes_to_packets.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/sram_access_jtag_master_timing_adt.sv
    Info (12023): Found entity 1: sram_access_jtag_master_timing_adt File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_jtag_master_timing_adt.sv Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_avalon_st_jtag_interface.v
    Info (12023): Found entity 1: altera_avalon_st_jtag_interface File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_avalon_st_jtag_interface.v Line: 20
Info (12021): Found 3 design units, including 3 entities, in source file sram_access/synthesis/submodules/altera_jtag_dc_streaming.v
    Info (12023): Found entity 1: altera_jtag_control_signal_crosser File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_jtag_dc_streaming.v Line: 30
    Info (12023): Found entity 2: altera_jtag_src_crosser File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_jtag_dc_streaming.v Line: 72
    Info (12023): Found entity 3: altera_jtag_dc_streaming File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_jtag_dc_streaming.v Line: 135
Info (12021): Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_jtag_sld_node.v
    Info (12023): Found entity 1: altera_jtag_sld_node File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_jtag_sld_node.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_jtag_streaming.v
    Info (12023): Found entity 1: altera_jtag_streaming File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_jtag_streaming.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_avalon_st_idle_remover.v
    Info (12023): Found entity 1: altera_avalon_st_idle_remover File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_avalon_st_idle_remover.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_avalon_st_idle_inserter.v
    Info (12023): Found entity 1: altera_avalon_st_idle_inserter File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_avalon_st_idle_inserter.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/sram_access_bridge.v
    Info (12023): Found entity 1: sram_access_bridge File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_bridge.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/sram_access_vga_clock.v
    Info (12023): Found entity 1: sram_access_VGA_clock File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_VGA_clock.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v
    Info (12023): Found entity 1: altera_up_avalon_reset_from_locked_signal File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_up_altpll.v
    Info (12023): Found entity 1: altera_up_altpll File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_up_altpll.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file cic/synthesis/cic.v
    Info (12023): Found entity 1: CIC File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v Line: 6
Info (12021): Found 2 design units, including 0 entities, in source file cic/synthesis/submodules/auk_dspip_math_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_math_pkg (cic) File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_math_pkg.vhd Line: 51
    Info (12022): Found design unit 2: auk_dspip_math_pkg-body File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_math_pkg.vhd Line: 128
Info (12021): Found 2 design units, including 0 entities, in source file cic/synthesis/submodules/auk_dspip_text_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_text_pkg (cic) File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_text_pkg.vhd Line: 60
    Info (12022): Found design unit 2: auk_dspip_text_pkg-body File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_text_pkg.vhd Line: 76
Info (12021): Found 1 design units, including 0 entities, in source file cic/synthesis/submodules/auk_dspip_lib_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_lib_pkg (cic) File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_lib_pkg.vhd Line: 28
Info (12021): Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_small_fifo-arch File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd Line: 50
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_small_fifo File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd Line: 27
Info (12021): Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_controller-struct File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd Line: 53
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_controller File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_sink-rtl File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd Line: 64
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_sink File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_source-rtl File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd Line: 57
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_source File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_delay.vhd
    Info (12022): Found design unit 1: auk_dspip_delay-rtl File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_delay.vhd Line: 79
    Info (12023): Found entity 1: auk_dspip_delay File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_delay.vhd Line: 52
Info (12021): Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_fastaddsub.vhd
    Info (12022): Found design unit 1: auk_dspip_fastaddsub-beh File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_fastaddsub.vhd Line: 87
    Info (12023): Found entity 1: auk_dspip_fastaddsub File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_fastaddsub.vhd Line: 69
Info (12021): Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_fastadd.vhd
    Info (12022): Found design unit 1: auk_dspip_fastadd-beh File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_fastadd.vhd Line: 36
    Info (12023): Found entity 1: auk_dspip_fastadd File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_fastadd.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_pipelined_adder.vhd
    Info (12022): Found design unit 1: auk_dspip_pipelined_adder-rtl File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_pipelined_adder.vhd Line: 80
    Info (12023): Found entity 1: auk_dspip_pipelined_adder File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_pipelined_adder.vhd Line: 57
Info (12021): Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_roundsat.vhd
    Info (12022): Found design unit 1: auk_dspip_roundsat-beh File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_roundsat.vhd Line: 61
    Info (12023): Found entity 1: auk_dspip_roundsat File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_roundsat.vhd Line: 45
Info (12021): Found 1 design units, including 0 entities, in source file cic/synthesis/submodules/alt_dsp_cic_common_pkg.sv
    Info (12022): Found design unit 1: alt_dsp_cic_common_pkg (SystemVerilog) (CIC) File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_dsp_cic_common_pkg.sv Line: 14
Info (12021): Found 1 design units, including 0 entities, in source file cic/synthesis/submodules/auk_dspip_cic_lib_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_cic_lib_pkg (cic) File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_cic_lib_pkg.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_differentiator.vhd
    Info (12022): Found design unit 1: auk_dspip_differentiator-SYN File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_differentiator.vhd Line: 82
    Info (12023): Found entity 1: auk_dspip_differentiator File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_differentiator.vhd Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_downsample.sv
    Info (12023): Found entity 1: auk_dspip_downsample File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_integrator.vhd
    Info (12022): Found design unit 1: auk_dspip_integrator-SYN File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_integrator.vhd Line: 74
    Info (12023): Found entity 1: auk_dspip_integrator File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_integrator.vhd Line: 53
Info (12021): Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_upsample.vhd
    Info (12022): Found design unit 1: auk_dspip_upsample-SYN File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_upsample.vhd Line: 59
    Info (12023): Found entity 1: auk_dspip_upsample File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_upsample.vhd Line: 44
Info (12021): Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_channel_buffer.vhd
    Info (12022): Found design unit 1: auk_dspip_channel_buffer-SYN File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd Line: 47
    Info (12023): Found entity 1: auk_dspip_channel_buffer File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_variable_downsample.sv
    Info (12023): Found entity 1: auk_dspip_variable_downsample File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_variable_downsample.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file cic/synthesis/submodules/hyper_pipeline_interface.v
    Info (12023): Found entity 1: hyper_pipeline_interface File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/hyper_pipeline_interface.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file cic/synthesis/submodules/counter_module.sv
    Info (12023): Found entity 1: counter_module File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/counter_module.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file cic/synthesis/submodules/alt_cic_int_siso.sv
    Info (12023): Found entity 1: alt_cic_int_siso File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_int_siso.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file cic/synthesis/submodules/alt_cic_dec_siso.sv
    Info (12023): Found entity 1: alt_cic_dec_siso File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_siso.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file cic/synthesis/submodules/alt_cic_int_simo.sv
    Info (12023): Found entity 1: alt_cic_int_simo File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_int_simo.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file cic/synthesis/submodules/alt_cic_dec_miso.sv
    Info (12023): Found entity 1: alt_cic_dec_miso File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file cic/synthesis/submodules/alt_cic_core.sv
    Info (12023): Found entity 1: alt_cic_core File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file cic/synthesis/submodules/cic_cic_ii_0.sv
    Info (12023): Found entity 1: CIC_cic_ii_0 File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file adaptive_fir.v
    Info (12023): Found entity 1: adaptive_fir File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v Line: 1
Info (12021): Found 2 design units, including 1 entities, in source file nco.vhd
    Info (12022): Found design unit 1: nco-behavior File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/nco.vhd Line: 18
    Info (12023): Found entity 1: nco File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/nco.vhd Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file a2d_data_a.v
    Info (12023): Found entity 1: a2d_data_a File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2d_data_a.v Line: 40
Warning (10275): Verilog HDL Module Instantiation warning at a2dv2.v(557): ignored dangling comma in List of Port Connections File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 557
Error (10170): Verilog HDL syntax error at a2dv2.v(1234) near text: "(";  expecting "end". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 1234
Error (10170): Verilog HDL syntax error at a2dv2.v(1234) near text: ":";  expecting ";". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 1234
Error (10170): Verilog HDL syntax error at a2dv2.v(1235) near text: ":";  expecting ";". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 1235
Error (10112): Ignored design unit "a2dv2" at a2dv2.v(6) due to previous errors File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 6
Info (12021): Found 0 design units, including 0 entities, in source file a2dv2.v
Info (12021): Found 1 design units, including 1 entities, in source file fir_ip.v
    Info (12023): Found entity 1: fir_IP File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP.v Line: 8
Info (12021): Found 1 design units, including 0 entities, in source file fir_ip/dspba_library_package.vhd
    Info (12022): Found design unit 1: dspba_library_package (fir_ip) File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/dspba_library_package.vhd Line: 16
Info (12021): Found 4 design units, including 2 entities, in source file fir_ip/dspba_library.vhd
    Info (12022): Found design unit 1: dspba_delay-delay File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/dspba_library.vhd Line: 33
    Info (12022): Found design unit 2: dspba_sync_reg-sync_reg File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/dspba_library.vhd Line: 115
    Info (12023): Found entity 1: dspba_delay File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/dspba_library.vhd Line: 17
    Info (12023): Found entity 2: dspba_sync_reg File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/dspba_library.vhd Line: 91
Info (12021): Found 2 design units, including 0 entities, in source file fir_ip/auk_dspip_math_pkg_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_math_pkg_hpfir (fir_ip) File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/auk_dspip_math_pkg_hpfir.vhd Line: 54
    Info (12022): Found design unit 2: auk_dspip_math_pkg_hpfir-body File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/auk_dspip_math_pkg_hpfir.vhd Line: 131
Info (12021): Found 1 design units, including 0 entities, in source file fir_ip/auk_dspip_lib_pkg_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_lib_pkg_hpfir (fir_ip) File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/auk_dspip_lib_pkg_hpfir.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file fir_ip/auk_dspip_avalon_streaming_controller_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_controller_hpfir-struct File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/auk_dspip_avalon_streaming_controller_hpfir.vhd Line: 64
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_controller_hpfir File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/auk_dspip_avalon_streaming_controller_hpfir.vhd Line: 41
Info (12021): Found 2 design units, including 1 entities, in source file fir_ip/auk_dspip_avalon_streaming_sink_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_sink_hpfir-rtl File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/auk_dspip_avalon_streaming_sink_hpfir.vhd Line: 106
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_sink_hpfir File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/auk_dspip_avalon_streaming_sink_hpfir.vhd Line: 56
Info (12021): Found 2 design units, including 1 entities, in source file fir_ip/auk_dspip_avalon_streaming_source_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_source_hpfir-rtl File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/auk_dspip_avalon_streaming_source_hpfir.vhd Line: 109
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_source_hpfir File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/auk_dspip_avalon_streaming_source_hpfir.vhd Line: 70
Info (12021): Found 2 design units, including 1 entities, in source file fir_ip/auk_dspip_roundsat_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_roundsat_hpfir-beh File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/auk_dspip_roundsat_hpfir.vhd Line: 57
    Info (12023): Found entity 1: auk_dspip_roundsat_hpfir File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/auk_dspip_roundsat_hpfir.vhd Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file fir_ip/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file fir_ip/fir_ip_0002_rtl_core.vhd
    Info (12022): Found design unit 1: fir_IP_0002_rtl_core-normal File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/fir_IP_0002_rtl_core.vhd Line: 47
    Info (12023): Found entity 1: fir_IP_0002_rtl_core File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/fir_IP_0002_rtl_core.vhd Line: 34
Info (12021): Found 2 design units, including 1 entities, in source file fir_ip/fir_ip_0002_ast.vhd
    Info (12022): Found design unit 1: fir_IP_0002_ast-struct File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/fir_IP_0002_ast.vhd Line: 55
    Info (12023): Found entity 1: fir_IP_0002_ast File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/fir_IP_0002_ast.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file fir_ip/fir_ip_0002.vhd
    Info (12022): Found design unit 1: fir_IP_0002-syn File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/fir_IP_0002.vhd Line: 33
    Info (12023): Found entity 1: fir_IP_0002 File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/fir_IP_0002.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file debouncer.vhd
    Info (12022): Found design unit 1: debouncer-behavior File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/debouncer.vhd Line: 19
    Info (12023): Found entity 1: debouncer File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/debouncer.vhd Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file pll_200mhz.v
    Info (12023): Found entity 1: PLL_200MHz File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/PLL_200MHz.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file just_fir.v
    Info (12023): Found entity 1: just_fir File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/just_fir.v Line: 1
Info (12021): Found 2 design units, including 1 entities, in source file lfsr.vhd
    Info (12022): Found design unit 1: lfsr-behavior File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/lfsr.vhd Line: 12
    Info (12023): Found entity 1: lfsr File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/lfsr.vhd Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file rom_delta_control.v
    Info (12023): Found entity 1: ROM_delta_control File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/ROM_delta_control.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rom_buffer_tap.v
    Info (12023): Found entity 1: ROM_buffer_tap File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/ROM_buffer_tap.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file fifo.v
    Info (12023): Found entity 1: FIFO File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/FIFO.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file sram_offset.v
    Info (12023): Found entity 1: SRAM_offset File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/SRAM_offset.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/p_sine/p_sine.v
    Info (12023): Found entity 1: p_sine File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/p_sine/p_sine.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/p_sine/submodules/altsource_probe_top.v
    Info (12023): Found entity 1: altsource_probe_top File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/p_sine/submodules/altsource_probe_top.v Line: 14
Info (144001): Generated suppressed messages file C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning
    Error: Peak virtual memory: 867 megabytes
    Error: Processing ended: Thu Oct 05 16:36:18 2017
    Error: Elapsed time: 00:00:19
    Error: Total CPU time (on all processors): 00:00:43


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.map.smsg.


