Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Nov 11 13:58:42 2018
| Host         : 24GHZi7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file led_blink_timing_summary_routed.rpt -pb led_blink_timing_summary_routed.pb -rpx led_blink_timing_summary_routed.rpx -warn_on_violation
| Design       : led_blink
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.701       -2.701                      1                   67        0.112        0.000                      0                   67        4.500        0.000                       0                    34  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -2.701       -2.701                      1                   67        0.112        0.000                      0                   67        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            1  Failing Endpoint ,  Worst Slack       -2.701ns,  Total Violation       -2.701ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.701ns  (required time - arrival time)
  Source:                 o2_reg/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o2
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.489ns  (logic 3.963ns (72.207%)  route 1.526ns (27.793%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -5.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.625     5.176    clk_IBUF_BUFG
    SLICE_X65Y50         FDSE                                         r  o2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y50         FDSE (Prop_fdse_C_Q)         0.456     5.632 r  o2_reg/Q
                         net (fo=1, routed)           1.526     7.158    o2_OBUF
    J5                   OBUF (Prop_obuf_I_O)         3.507    10.665 r  o2_OBUF_inst/O
                         net (fo=0)                   0.000    10.665    o2
    J5                                                                r  o2 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -2.000     7.965    
  -------------------------------------------------------------------
                         required time                          7.965    
                         arrival time                         -10.665    
  -------------------------------------------------------------------
                         slack                                 -2.701    

Slack (MET) :             5.255ns  (required time - arrival time)
  Source:                 cuenta_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o2_reg/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.370ns  (logic 1.120ns (25.629%)  route 3.250ns (74.371%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.641     5.193    clk_IBUF_BUFG
    SLICE_X64Y48         FDRE                                         r  cuenta_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDRE (Prop_fdre_C_Q)         0.518     5.711 f  cuenta_reg[10]/Q
                         net (fo=5, routed)           0.879     6.590    cuenta_reg[10]
    SLICE_X65Y48         LUT5 (Prop_lut5_I1_O)        0.152     6.742 f  o2_i_13/O
                         net (fo=1, routed)           1.033     7.775    o2_i_13_n_0
    SLICE_X65Y51         LUT6 (Prop_lut6_I0_O)        0.326     8.101 r  o2_i_6/O
                         net (fo=1, routed)           0.714     8.815    o2_i_6_n_0
    SLICE_X65Y50         LUT6 (Prop_lut6_I0_O)        0.124     8.939 r  o2_i_2/O
                         net (fo=1, routed)           0.624     9.563    o2_i_2_n_0
    SLICE_X65Y50         FDSE                                         r  o2_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.507    14.878    clk_IBUF_BUFG
    SLICE_X65Y50         FDSE                                         r  o2_reg/C
                         clock pessimism              0.180    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X65Y50         FDSE (Setup_fdse_C_CE)      -0.205    14.818    o2_reg
  -------------------------------------------------------------------
                         required time                         14.818    
                         arrival time                          -9.563    
  -------------------------------------------------------------------
                         slack                                  5.255    

Slack (MET) :             5.664ns  (required time - arrival time)
  Source:                 cuenta_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuenta_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.674ns  (logic 0.890ns (24.227%)  route 2.784ns (75.773%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 14.894 - 10.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.625     5.176    clk_IBUF_BUFG
    SLICE_X64Y51         FDRE                                         r  cuenta_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y51         FDRE (Prop_fdre_C_Q)         0.518     5.694 r  cuenta_reg[22]/Q
                         net (fo=4, routed)           0.879     6.573    cuenta_reg[22]
    SLICE_X65Y51         LUT4 (Prop_lut4_I2_O)        0.124     6.697 r  o2_i_15/O
                         net (fo=2, routed)           0.420     7.118    o2_i_15_n_0
    SLICE_X65Y49         LUT6 (Prop_lut6_I2_O)        0.124     7.242 r  cuenta[0]_i_3/O
                         net (fo=1, routed)           0.545     7.786    cuenta[0]_i_3_n_0
    SLICE_X65Y50         LUT6 (Prop_lut6_I0_O)        0.124     7.910 r  cuenta[0]_i_1/O
                         net (fo=32, routed)          0.940     8.850    cuenta
    SLICE_X64Y46         FDRE                                         r  cuenta_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.522    14.894    clk_IBUF_BUFG
    SLICE_X64Y46         FDRE                                         r  cuenta_reg[0]/C
                         clock pessimism              0.180    15.074    
                         clock uncertainty           -0.035    15.038    
    SLICE_X64Y46         FDRE (Setup_fdre_C_R)       -0.524    14.514    cuenta_reg[0]
  -------------------------------------------------------------------
                         required time                         14.514    
                         arrival time                          -8.850    
  -------------------------------------------------------------------
                         slack                                  5.664    

Slack (MET) :             5.664ns  (required time - arrival time)
  Source:                 cuenta_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuenta_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.674ns  (logic 0.890ns (24.227%)  route 2.784ns (75.773%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 14.894 - 10.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.625     5.176    clk_IBUF_BUFG
    SLICE_X64Y51         FDRE                                         r  cuenta_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y51         FDRE (Prop_fdre_C_Q)         0.518     5.694 r  cuenta_reg[22]/Q
                         net (fo=4, routed)           0.879     6.573    cuenta_reg[22]
    SLICE_X65Y51         LUT4 (Prop_lut4_I2_O)        0.124     6.697 r  o2_i_15/O
                         net (fo=2, routed)           0.420     7.118    o2_i_15_n_0
    SLICE_X65Y49         LUT6 (Prop_lut6_I2_O)        0.124     7.242 r  cuenta[0]_i_3/O
                         net (fo=1, routed)           0.545     7.786    cuenta[0]_i_3_n_0
    SLICE_X65Y50         LUT6 (Prop_lut6_I0_O)        0.124     7.910 r  cuenta[0]_i_1/O
                         net (fo=32, routed)          0.940     8.850    cuenta
    SLICE_X64Y46         FDRE                                         r  cuenta_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.522    14.894    clk_IBUF_BUFG
    SLICE_X64Y46         FDRE                                         r  cuenta_reg[1]/C
                         clock pessimism              0.180    15.074    
                         clock uncertainty           -0.035    15.038    
    SLICE_X64Y46         FDRE (Setup_fdre_C_R)       -0.524    14.514    cuenta_reg[1]
  -------------------------------------------------------------------
                         required time                         14.514    
                         arrival time                          -8.850    
  -------------------------------------------------------------------
                         slack                                  5.664    

Slack (MET) :             5.664ns  (required time - arrival time)
  Source:                 cuenta_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuenta_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.674ns  (logic 0.890ns (24.227%)  route 2.784ns (75.773%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 14.894 - 10.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.625     5.176    clk_IBUF_BUFG
    SLICE_X64Y51         FDRE                                         r  cuenta_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y51         FDRE (Prop_fdre_C_Q)         0.518     5.694 r  cuenta_reg[22]/Q
                         net (fo=4, routed)           0.879     6.573    cuenta_reg[22]
    SLICE_X65Y51         LUT4 (Prop_lut4_I2_O)        0.124     6.697 r  o2_i_15/O
                         net (fo=2, routed)           0.420     7.118    o2_i_15_n_0
    SLICE_X65Y49         LUT6 (Prop_lut6_I2_O)        0.124     7.242 r  cuenta[0]_i_3/O
                         net (fo=1, routed)           0.545     7.786    cuenta[0]_i_3_n_0
    SLICE_X65Y50         LUT6 (Prop_lut6_I0_O)        0.124     7.910 r  cuenta[0]_i_1/O
                         net (fo=32, routed)          0.940     8.850    cuenta
    SLICE_X64Y46         FDRE                                         r  cuenta_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.522    14.894    clk_IBUF_BUFG
    SLICE_X64Y46         FDRE                                         r  cuenta_reg[2]/C
                         clock pessimism              0.180    15.074    
                         clock uncertainty           -0.035    15.038    
    SLICE_X64Y46         FDRE (Setup_fdre_C_R)       -0.524    14.514    cuenta_reg[2]
  -------------------------------------------------------------------
                         required time                         14.514    
                         arrival time                          -8.850    
  -------------------------------------------------------------------
                         slack                                  5.664    

Slack (MET) :             5.664ns  (required time - arrival time)
  Source:                 cuenta_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuenta_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.674ns  (logic 0.890ns (24.227%)  route 2.784ns (75.773%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 14.894 - 10.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.625     5.176    clk_IBUF_BUFG
    SLICE_X64Y51         FDRE                                         r  cuenta_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y51         FDRE (Prop_fdre_C_Q)         0.518     5.694 r  cuenta_reg[22]/Q
                         net (fo=4, routed)           0.879     6.573    cuenta_reg[22]
    SLICE_X65Y51         LUT4 (Prop_lut4_I2_O)        0.124     6.697 r  o2_i_15/O
                         net (fo=2, routed)           0.420     7.118    o2_i_15_n_0
    SLICE_X65Y49         LUT6 (Prop_lut6_I2_O)        0.124     7.242 r  cuenta[0]_i_3/O
                         net (fo=1, routed)           0.545     7.786    cuenta[0]_i_3_n_0
    SLICE_X65Y50         LUT6 (Prop_lut6_I0_O)        0.124     7.910 r  cuenta[0]_i_1/O
                         net (fo=32, routed)          0.940     8.850    cuenta
    SLICE_X64Y46         FDRE                                         r  cuenta_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.522    14.894    clk_IBUF_BUFG
    SLICE_X64Y46         FDRE                                         r  cuenta_reg[3]/C
                         clock pessimism              0.180    15.074    
                         clock uncertainty           -0.035    15.038    
    SLICE_X64Y46         FDRE (Setup_fdre_C_R)       -0.524    14.514    cuenta_reg[3]
  -------------------------------------------------------------------
                         required time                         14.514    
                         arrival time                          -8.850    
  -------------------------------------------------------------------
                         slack                                  5.664    

Slack (MET) :             5.673ns  (required time - arrival time)
  Source:                 cuenta_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuenta_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.633ns  (logic 0.890ns (24.496%)  route 2.743ns (75.504%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.640     5.192    clk_IBUF_BUFG
    SLICE_X64Y46         FDRE                                         r  cuenta_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y46         FDRE (Prop_fdre_C_Q)         0.518     5.710 r  cuenta_reg[3]/Q
                         net (fo=2, routed)           0.677     6.387    cuenta_reg[3]
    SLICE_X65Y46         LUT4 (Prop_lut4_I2_O)        0.124     6.511 f  o2_i_18/O
                         net (fo=2, routed)           0.411     6.922    o2_i_18_n_0
    SLICE_X65Y47         LUT6 (Prop_lut6_I4_O)        0.124     7.046 r  cuenta[0]_i_5/O
                         net (fo=1, routed)           0.779     7.825    cuenta[0]_i_5_n_0
    SLICE_X65Y50         LUT6 (Prop_lut6_I4_O)        0.124     7.949 r  cuenta[0]_i_1/O
                         net (fo=32, routed)          0.876     8.825    cuenta
    SLICE_X64Y53         FDRE                                         r  cuenta_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.506    14.877    clk_IBUF_BUFG
    SLICE_X64Y53         FDRE                                         r  cuenta_reg[28]/C
                         clock pessimism              0.180    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X64Y53         FDRE (Setup_fdre_C_R)       -0.524    14.498    cuenta_reg[28]
  -------------------------------------------------------------------
                         required time                         14.498    
                         arrival time                          -8.825    
  -------------------------------------------------------------------
                         slack                                  5.673    

Slack (MET) :             5.673ns  (required time - arrival time)
  Source:                 cuenta_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuenta_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.633ns  (logic 0.890ns (24.496%)  route 2.743ns (75.504%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.640     5.192    clk_IBUF_BUFG
    SLICE_X64Y46         FDRE                                         r  cuenta_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y46         FDRE (Prop_fdre_C_Q)         0.518     5.710 r  cuenta_reg[3]/Q
                         net (fo=2, routed)           0.677     6.387    cuenta_reg[3]
    SLICE_X65Y46         LUT4 (Prop_lut4_I2_O)        0.124     6.511 f  o2_i_18/O
                         net (fo=2, routed)           0.411     6.922    o2_i_18_n_0
    SLICE_X65Y47         LUT6 (Prop_lut6_I4_O)        0.124     7.046 r  cuenta[0]_i_5/O
                         net (fo=1, routed)           0.779     7.825    cuenta[0]_i_5_n_0
    SLICE_X65Y50         LUT6 (Prop_lut6_I4_O)        0.124     7.949 r  cuenta[0]_i_1/O
                         net (fo=32, routed)          0.876     8.825    cuenta
    SLICE_X64Y53         FDRE                                         r  cuenta_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.506    14.877    clk_IBUF_BUFG
    SLICE_X64Y53         FDRE                                         r  cuenta_reg[29]/C
                         clock pessimism              0.180    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X64Y53         FDRE (Setup_fdre_C_R)       -0.524    14.498    cuenta_reg[29]
  -------------------------------------------------------------------
                         required time                         14.498    
                         arrival time                          -8.825    
  -------------------------------------------------------------------
                         slack                                  5.673    

Slack (MET) :             5.673ns  (required time - arrival time)
  Source:                 cuenta_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuenta_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.633ns  (logic 0.890ns (24.496%)  route 2.743ns (75.504%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.640     5.192    clk_IBUF_BUFG
    SLICE_X64Y46         FDRE                                         r  cuenta_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y46         FDRE (Prop_fdre_C_Q)         0.518     5.710 r  cuenta_reg[3]/Q
                         net (fo=2, routed)           0.677     6.387    cuenta_reg[3]
    SLICE_X65Y46         LUT4 (Prop_lut4_I2_O)        0.124     6.511 f  o2_i_18/O
                         net (fo=2, routed)           0.411     6.922    o2_i_18_n_0
    SLICE_X65Y47         LUT6 (Prop_lut6_I4_O)        0.124     7.046 r  cuenta[0]_i_5/O
                         net (fo=1, routed)           0.779     7.825    cuenta[0]_i_5_n_0
    SLICE_X65Y50         LUT6 (Prop_lut6_I4_O)        0.124     7.949 r  cuenta[0]_i_1/O
                         net (fo=32, routed)          0.876     8.825    cuenta
    SLICE_X64Y53         FDRE                                         r  cuenta_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.506    14.877    clk_IBUF_BUFG
    SLICE_X64Y53         FDRE                                         r  cuenta_reg[30]/C
                         clock pessimism              0.180    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X64Y53         FDRE (Setup_fdre_C_R)       -0.524    14.498    cuenta_reg[30]
  -------------------------------------------------------------------
                         required time                         14.498    
                         arrival time                          -8.825    
  -------------------------------------------------------------------
                         slack                                  5.673    

Slack (MET) :             5.673ns  (required time - arrival time)
  Source:                 cuenta_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuenta_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.633ns  (logic 0.890ns (24.496%)  route 2.743ns (75.504%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.640     5.192    clk_IBUF_BUFG
    SLICE_X64Y46         FDRE                                         r  cuenta_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y46         FDRE (Prop_fdre_C_Q)         0.518     5.710 r  cuenta_reg[3]/Q
                         net (fo=2, routed)           0.677     6.387    cuenta_reg[3]
    SLICE_X65Y46         LUT4 (Prop_lut4_I2_O)        0.124     6.511 f  o2_i_18/O
                         net (fo=2, routed)           0.411     6.922    o2_i_18_n_0
    SLICE_X65Y47         LUT6 (Prop_lut6_I4_O)        0.124     7.046 r  cuenta[0]_i_5/O
                         net (fo=1, routed)           0.779     7.825    cuenta[0]_i_5_n_0
    SLICE_X65Y50         LUT6 (Prop_lut6_I4_O)        0.124     7.949 r  cuenta[0]_i_1/O
                         net (fo=32, routed)          0.876     8.825    cuenta
    SLICE_X64Y53         FDRE                                         r  cuenta_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.506    14.877    clk_IBUF_BUFG
    SLICE_X64Y53         FDRE                                         r  cuenta_reg[31]/C
                         clock pessimism              0.180    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X64Y53         FDRE (Setup_fdre_C_R)       -0.524    14.498    cuenta_reg[31]
  -------------------------------------------------------------------
                         required time                         14.498    
                         arrival time                          -8.825    
  -------------------------------------------------------------------
                         slack                                  5.673    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 cuenta_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuenta_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.373ns (72.989%)  route 0.138ns (27.011%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.598     1.511    clk_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  cuenta_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  cuenta_reg[14]/Q
                         net (fo=4, routed)           0.137     1.813    cuenta_reg[14]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.969 r  cuenta_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.969    cuenta_reg[12]_i_1_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.022 r  cuenta_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.022    cuenta_reg[16]_i_1_n_7
    SLICE_X64Y50         FDRE                                         r  cuenta_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.863     2.021    clk_IBUF_BUFG
    SLICE_X64Y50         FDRE                                         r  cuenta_reg[16]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X64Y50         FDRE (Hold_fdre_C_D)         0.134     1.910    cuenta_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 cuenta_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuenta_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.386ns (73.659%)  route 0.138ns (26.341%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.598     1.511    clk_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  cuenta_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  cuenta_reg[14]/Q
                         net (fo=4, routed)           0.137     1.813    cuenta_reg[14]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.969 r  cuenta_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.969    cuenta_reg[12]_i_1_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.035 r  cuenta_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.035    cuenta_reg[16]_i_1_n_5
    SLICE_X64Y50         FDRE                                         r  cuenta_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.863     2.021    clk_IBUF_BUFG
    SLICE_X64Y50         FDRE                                         r  cuenta_reg[18]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X64Y50         FDRE (Hold_fdre_C_D)         0.134     1.910    cuenta_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 cuenta_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuenta_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.409ns (74.767%)  route 0.138ns (25.233%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.598     1.511    clk_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  cuenta_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  cuenta_reg[14]/Q
                         net (fo=4, routed)           0.137     1.813    cuenta_reg[14]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.969 r  cuenta_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.969    cuenta_reg[12]_i_1_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.058 r  cuenta_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.058    cuenta_reg[16]_i_1_n_6
    SLICE_X64Y50         FDRE                                         r  cuenta_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.863     2.021    clk_IBUF_BUFG
    SLICE_X64Y50         FDRE                                         r  cuenta_reg[17]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X64Y50         FDRE (Hold_fdre_C_D)         0.134     1.910    cuenta_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 cuenta_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuenta_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.411ns (74.858%)  route 0.138ns (25.141%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.598     1.511    clk_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  cuenta_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  cuenta_reg[14]/Q
                         net (fo=4, routed)           0.137     1.813    cuenta_reg[14]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.969 r  cuenta_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.969    cuenta_reg[12]_i_1_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.060 r  cuenta_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.060    cuenta_reg[16]_i_1_n_4
    SLICE_X64Y50         FDRE                                         r  cuenta_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.863     2.021    clk_IBUF_BUFG
    SLICE_X64Y50         FDRE                                         r  cuenta_reg[19]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X64Y50         FDRE (Hold_fdre_C_D)         0.134     1.910    cuenta_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 cuenta_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuenta_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.413ns (74.950%)  route 0.138ns (25.050%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.598     1.511    clk_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  cuenta_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  cuenta_reg[14]/Q
                         net (fo=4, routed)           0.137     1.813    cuenta_reg[14]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.969 r  cuenta_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.969    cuenta_reg[12]_i_1_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.009 r  cuenta_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.009    cuenta_reg[16]_i_1_n_0
    SLICE_X64Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.062 r  cuenta_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.062    cuenta_reg[20]_i_1_n_7
    SLICE_X64Y51         FDRE                                         r  cuenta_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.863     2.021    clk_IBUF_BUFG
    SLICE_X64Y51         FDRE                                         r  cuenta_reg[20]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X64Y51         FDRE (Hold_fdre_C_D)         0.134     1.910    cuenta_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 cuenta_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuenta_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.426ns (75.527%)  route 0.138ns (24.473%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.598     1.511    clk_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  cuenta_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  cuenta_reg[14]/Q
                         net (fo=4, routed)           0.137     1.813    cuenta_reg[14]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.969 r  cuenta_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.969    cuenta_reg[12]_i_1_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.009 r  cuenta_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.009    cuenta_reg[16]_i_1_n_0
    SLICE_X64Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.075 r  cuenta_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.075    cuenta_reg[20]_i_1_n_5
    SLICE_X64Y51         FDRE                                         r  cuenta_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.863     2.021    clk_IBUF_BUFG
    SLICE_X64Y51         FDRE                                         r  cuenta_reg[22]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X64Y51         FDRE (Hold_fdre_C_D)         0.134     1.910    cuenta_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 cuenta_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuenta_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.449ns (76.486%)  route 0.138ns (23.514%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.598     1.511    clk_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  cuenta_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  cuenta_reg[14]/Q
                         net (fo=4, routed)           0.137     1.813    cuenta_reg[14]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.969 r  cuenta_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.969    cuenta_reg[12]_i_1_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.009 r  cuenta_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.009    cuenta_reg[16]_i_1_n_0
    SLICE_X64Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.098 r  cuenta_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.098    cuenta_reg[20]_i_1_n_6
    SLICE_X64Y51         FDRE                                         r  cuenta_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.863     2.021    clk_IBUF_BUFG
    SLICE_X64Y51         FDRE                                         r  cuenta_reg[21]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X64Y51         FDRE (Hold_fdre_C_D)         0.134     1.910    cuenta_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.098    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 cuenta_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuenta_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.451ns (76.566%)  route 0.138ns (23.434%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.598     1.511    clk_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  cuenta_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  cuenta_reg[14]/Q
                         net (fo=4, routed)           0.137     1.813    cuenta_reg[14]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.969 r  cuenta_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.969    cuenta_reg[12]_i_1_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.009 r  cuenta_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.009    cuenta_reg[16]_i_1_n_0
    SLICE_X64Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.100 r  cuenta_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.100    cuenta_reg[20]_i_1_n_4
    SLICE_X64Y51         FDRE                                         r  cuenta_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.863     2.021    clk_IBUF_BUFG
    SLICE_X64Y51         FDRE                                         r  cuenta_reg[23]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X64Y51         FDRE (Hold_fdre_C_D)         0.134     1.910    cuenta_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.100    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 cuenta_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuenta_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.453ns (76.645%)  route 0.138ns (23.355%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.598     1.511    clk_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  cuenta_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  cuenta_reg[14]/Q
                         net (fo=4, routed)           0.137     1.813    cuenta_reg[14]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.969 r  cuenta_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.969    cuenta_reg[12]_i_1_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.009 r  cuenta_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.009    cuenta_reg[16]_i_1_n_0
    SLICE_X64Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.049 r  cuenta_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.049    cuenta_reg[20]_i_1_n_0
    SLICE_X64Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.102 r  cuenta_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.102    cuenta_reg[24]_i_1_n_7
    SLICE_X64Y52         FDRE                                         r  cuenta_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.863     2.021    clk_IBUF_BUFG
    SLICE_X64Y52         FDRE                                         r  cuenta_reg[24]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X64Y52         FDRE (Hold_fdre_C_D)         0.134     1.910    cuenta_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 cuenta_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuenta_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.466ns (77.148%)  route 0.138ns (22.852%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.598     1.511    clk_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  cuenta_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  cuenta_reg[14]/Q
                         net (fo=4, routed)           0.137     1.813    cuenta_reg[14]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.969 r  cuenta_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.969    cuenta_reg[12]_i_1_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.009 r  cuenta_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.009    cuenta_reg[16]_i_1_n_0
    SLICE_X64Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.049 r  cuenta_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.049    cuenta_reg[20]_i_1_n_0
    SLICE_X64Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.115 r  cuenta_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.115    cuenta_reg[24]_i_1_n_5
    SLICE_X64Y52         FDRE                                         r  cuenta_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.863     2.021    clk_IBUF_BUFG
    SLICE_X64Y52         FDRE                                         r  cuenta_reg[26]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X64Y52         FDRE (Hold_fdre_C_D)         0.134     1.910    cuenta_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.205    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y46    cuenta_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y48    cuenta_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y48    cuenta_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y49    cuenta_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y49    cuenta_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y49    cuenta_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y49    cuenta_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y50    cuenta_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y50    cuenta_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y46    cuenta_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y48    cuenta_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y48    cuenta_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y49    cuenta_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y49    cuenta_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y49    cuenta_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y49    cuenta_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y46    cuenta_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y46    cuenta_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y46    cuenta_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y46    cuenta_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y50    cuenta_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y50    cuenta_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y50    cuenta_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y50    cuenta_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y46    cuenta_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y51    cuenta_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y51    cuenta_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y51    cuenta_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y51    cuenta_reg[23]/C



