# artys7_sandbox
Random FPGA Verilog/VHDL Practice Code
