{"vcs1":{"timestamp_begin":1740658094.200422059, "rt":3.70, "ut":3.47, "st":0.18}}
{"vcselab":{"timestamp_begin":1740658097.979715679, "rt":0.26, "ut":0.16, "st":0.09}}
{"link":{"timestamp_begin":1740658098.297941982, "rt":0.23, "ut":0.11, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1740658093.907668039}
{"VCS_COMP_START_TIME": 1740658093.907668039}
{"VCS_COMP_END_TIME": 1740658098.598163681}
{"VCS_USER_OPTIONS": "-sverilog -ntb_opts uvm -timescale=1ns/1n ../testbench/top.sv -o simv"}
{"vcs1": {"peak_mem": 286196}}
{"vcselab": {"peak_mem": 133956}}
