// Generated by CIRCT firtool-1.75.0
module IntSyncCrossingSource_n1x2(	// @[generators/rocket-chip/src/main/scala/interrupts/Crossing.scala:41:9]
  input  clock,	// @[generators/rocket-chip/src/main/scala/interrupts/Crossing.scala:41:9]
  input  reset,	// @[generators/rocket-chip/src/main/scala/interrupts/Crossing.scala:41:9]
  input  auto_in_0,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  auto_in_1,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output auto_out_sync_0,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output auto_out_sync_1	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
);

  wire [1:0] _reg_io_q;	// @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala:86:21]
  AsyncResetRegVec_w2_i0 reg_0 (	// @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala:86:21]
    .clock (clock),
    .reset (reset),
    .io_d  ({auto_in_1, auto_in_0}),	// @[generators/rocket-chip/src/main/scala/interrupts/Crossing.scala:45:36]
    .io_q  (_reg_io_q)
  );	// @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala:86:21]
  assign auto_out_sync_0 = _reg_io_q[0];	// @[generators/rocket-chip/src/main/scala/interrupts/Crossing.scala:41:9, :45:50, generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala:86:21]
  assign auto_out_sync_1 = _reg_io_q[1];	// @[generators/rocket-chip/src/main/scala/interrupts/Crossing.scala:41:9, :45:50, generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala:86:21]
endmodule

