#! /usr/bin/vvp
:ivl_version "10.2 (stable)" "(v10_2)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1c973b0 .scope module, "arraySortCheck_control_test" "arraySortCheck_control_test" 2 1;
 .timescale 0 0;
v0x1ccd870_0 .var "array", 4 0;
v0x1ccd980_0 .var "clock", 0 0;
v0x1ccdb30_0 .net "done", 0 0, v0x1cc9dc0_0;  1 drivers
v0x1ccdbd0_0 .net "end_of_array", 0 0, L_0x1ce0b30;  1 drivers
v0x1ccdcc0_0 .var "go", 0 0;
v0x1ccddb0_0 .var/i "i", 31 0;
v0x1ccde50_0 .net "inversion_found", 0 0, L_0x1ce03f0;  1 drivers
v0x1ccdf40_0 .var "length", 4 0;
v0x1ccdfe0_0 .net "load_index", 0 0, v0x1ccac20_0;  1 drivers
v0x1cce110_0 .net "load_input", 0 0, v0x1cca550_0;  1 drivers
v0x1cce1b0_0 .var "reset", 0 0;
v0x1cce360_0 .net "select_index", 0 0, v0x1ccb320_0;  1 drivers
v0x1cce400_0 .net "sorted", 0 0, v0x1cc96b0_0;  1 drivers
v0x1cce4a0_0 .net "zero_length_array", 0 0, L_0x1ce0500;  1 drivers
S_0x1c99660 .scope module, "circuit" "arraySortCheck_circuit" 2 13, 3 5 0, S_0x1c973b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "inversion_found"
    .port_info 1 /OUTPUT 1 "end_of_array"
    .port_info 2 /OUTPUT 1 "zero_length_array"
    .port_info 3 /INPUT 1 "load_input"
    .port_info 4 /INPUT 1 "load_index"
    .port_info 5 /INPUT 1 "select_index"
    .port_info 6 /INPUT 5 "array"
    .port_info 7 /INPUT 5 "length"
    .port_info 8 /INPUT 1 "clk"
    .port_info 9 /INPUT 1 "reset"
L_0x1cdf240 .functor BUFZ 5, v0x1cc84d0_0, C4<00000>, C4<00000>, C4<00000>;
L_0x1ce0380 .functor NOT 1, L_0x1ce00d0, C4<0>, C4<0>, C4<0>;
L_0x1ce03f0 .functor AND 1, L_0x1ce0380, L_0x1ce02e0, C4<1>, C4<1>;
L_0x1ce0500 .functor NOT 1, L_0x1ce0700, C4<0>, C4<0>, C4<0>;
L_0x1ce0b30 .functor NOT 1, L_0x1ce0880, C4<0>, C4<0>, C4<0>;
L_0x7ff1ea2b5060 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1cc7340_0 .net/2s *"_s11", 26 0, L_0x7ff1ea2b5060;  1 drivers
v0x1cc7440_0 .net *"_s17", 4 0, L_0x1cdf240;  1 drivers
L_0x7ff1ea2b5018 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1cc7520_0 .net/2s *"_s2", 26 0, L_0x7ff1ea2b5018;  1 drivers
L_0x7ff1ea2b50a8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1cc7610_0 .net/2u *"_s20", 31 0, L_0x7ff1ea2b50a8;  1 drivers
v0x1cc76f0_0 .net *"_s28", 0 0, L_0x1ce0380;  1 drivers
L_0x7ff1ea2b5180 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x1cc77d0_0 .net/2u *"_s32", 4 0, L_0x7ff1ea2b5180;  1 drivers
v0x1cc78b0_0 .net *"_s8", 4 0, v0x1cc8060_0;  1 drivers
v0x1cc7990_0 .net "a", 31 0, L_0x1cdf3f0;  1 drivers
v0x1cc7aa0_0 .net "a_lt_b_1", 0 0, L_0x1ce00d0;  1 drivers
v0x1cc7bd0_0 .net "a_lt_b_2", 0 0, L_0x1ce0880;  1 drivers
v0x1cc7c70_0 .net "a_ne_b_1", 0 0, L_0x1ce02e0;  1 drivers
v0x1cc7d40_0 .net "array", 4 0, v0x1ccd870_0;  1 drivers
v0x1cc7de0_0 .net "array_alu_in", 31 0, L_0x1cdef70;  1 drivers
v0x1cc7ea0_0 .net "array_plus_index", 31 0, L_0x1cdf350;  1 drivers
v0x1cc7f80_0 .net "array_plus_index_plus_1", 31 0, L_0x1cdf500;  1 drivers
v0x1cc8060_0 .var "array_reg", 4 0;
v0x1cc8140_0 .net "b", 31 0, L_0x1cdfbf0;  1 drivers
v0x1cc82f0_0 .net "clk", 0 0, v0x1ccd980_0;  1 drivers
v0x1cc8390_0 .net "end_of_array", 0 0, L_0x1ce0b30;  alias, 1 drivers
v0x1cc8430_0 .net "index_alu_in", 31 0, L_0x1cdf120;  1 drivers
v0x1cc84d0_0 .var "index_reg", 4 0;
v0x1cc85a0_0 .net "inversion_found", 0 0, L_0x1ce03f0;  alias, 1 drivers
v0x1cc8640_0 .net "length", 4 0, v0x1ccdf40_0;  1 drivers
v0x1cc8720_0 .net "length_minus_1", 4 0, L_0x1ce0460;  1 drivers
v0x1cc8810_0 .var "length_reg", 4 0;
v0x1cc88e0_0 .net "load_index", 0 0, v0x1ccac20_0;  alias, 1 drivers
v0x1cc8980_0 .net "load_input", 0 0, v0x1cca550_0;  alias, 1 drivers
v0x1cc8a40_0 .net "reset", 0 0, v0x1cce1b0_0;  1 drivers
v0x1cc8b10_0 .net "select_index", 0 0, v0x1ccb320_0;  alias, 1 drivers
v0x1cc8bb0_0 .net "zero_length_array", 0 0, L_0x1ce0500;  alias, 1 drivers
v0x1cc8c70_0 .net "zero_length_case", 0 0, L_0x1ce0700;  1 drivers
L_0x1cdef70 .concat8 [ 5 27 0 0], v0x1cc8060_0, L_0x7ff1ea2b5018;
L_0x1cdf120 .concat8 [ 5 27 0 0], L_0x1cdf240, L_0x7ff1ea2b5060;
L_0x1cdf350 .arith/sum 32, L_0x1cdef70, L_0x1cdf120;
L_0x1cdf500 .arith/sum 32, L_0x1cdf350, L_0x7ff1ea2b50a8;
L_0x1cdfe60 .part L_0x1cdf350, 0, 5;
L_0x1cdff50 .part L_0x1cdf500, 0, 5;
L_0x1ce0460 .arith/sub 5, v0x1cc8810_0, L_0x7ff1ea2b5180;
S_0x1c99170 .scope module, "compareElements" "comparator" 3 56, 4 47 0, S_0x1c99660;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "lt"
    .port_info 1 /OUTPUT 1 "ne"
    .port_info 2 /INPUT 32 "A"
    .port_info 3 /INPUT 32 "B"
P_0x1c97e20 .param/l "width" 0 4 49, +C4<00000000000000000000000000100000>;
v0x1ca1330_0 .net "A", 31 0, L_0x1cdf3f0;  alias, 1 drivers
v0x1cc4c60_0 .net "B", 31 0, L_0x1cdfbf0;  alias, 1 drivers
v0x1cc4d40_0 .net "lt", 0 0, L_0x1ce00d0;  alias, 1 drivers
v0x1cc4e10_0 .net "ne", 0 0, L_0x1ce02e0;  alias, 1 drivers
L_0x1ce00d0 .cmp/gt 32, L_0x1cdfbf0, L_0x1cdf3f0;
L_0x1ce02e0 .cmp/ne 32, L_0x1cdf3f0, L_0x1cdfbf0;
S_0x1cc4f80 .scope module, "comparelength" "comparator" 3 67, 4 47 0, S_0x1c99660;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "lt"
    .port_info 1 /OUTPUT 1 "ne"
    .port_info 2 /INPUT 5 "A"
    .port_info 3 /INPUT 5 "B"
P_0x1cc5170 .param/l "width" 0 4 49, +C4<00000000000000000000000000000101>;
v0x1cc52b0_0 .net "A", 4 0, v0x1cc84d0_0;  1 drivers
v0x1cc5390_0 .net "B", 4 0, L_0x1ce0460;  alias, 1 drivers
v0x1cc5470_0 .net "lt", 0 0, L_0x1ce0880;  alias, 1 drivers
v0x1cc5540_0 .net "ne", 0 0, L_0x1ce0970;  1 drivers
L_0x1ce0880 .cmp/gt 5, L_0x1ce0460, v0x1cc84d0_0;
L_0x1ce0970 .cmp/ne 5, v0x1cc84d0_0, L_0x1ce0460;
S_0x1cc56b0 .scope module, "comparelengthzero" "comparator" 3 63, 4 47 0, S_0x1c99660;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "lt"
    .port_info 1 /OUTPUT 1 "ne"
    .port_info 2 /INPUT 5 "A"
    .port_info 3 /INPUT 5 "B"
P_0x1cc5880 .param/l "width" 0 4 49, +C4<00000000000000000000000000000101>;
v0x1cc5a50_0 .net "A", 4 0, v0x1cc8810_0;  1 drivers
L_0x7ff1ea2b51c8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x1cc5af0_0 .net "B", 4 0, L_0x7ff1ea2b51c8;  1 drivers
v0x1cc5bb0_0 .net "lt", 0 0, L_0x1ce0660;  1 drivers
v0x1cc5c80_0 .net "ne", 0 0, L_0x1ce0700;  alias, 1 drivers
L_0x1ce0660 .cmp/gt 5, L_0x7ff1ea2b51c8, v0x1cc8810_0;
L_0x1ce0700 .cmp/ne 5, v0x1cc8810_0, L_0x7ff1ea2b51c8;
S_0x1cc5df0 .scope module, "rf" "regfile" 3 53, 4 12 0, S_0x1c99660;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "rsData"
    .port_info 1 /OUTPUT 32 "rtData"
    .port_info 2 /INPUT 5 "rsNum"
    .port_info 3 /INPUT 5 "rtNum"
    .port_info 4 /INPUT 5 "rdNum"
    .port_info 5 /INPUT 32 "rdData"
    .port_info 6 /INPUT 1 "rdWriteEnable"
    .port_info 7 /INPUT 1 "clock"
    .port_info 8 /INPUT 1 "reset"
L_0x1cdf3f0/d .functor BUFZ 32, L_0x1cdf670, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1cdf3f0 .delay 32 (1,1,1) L_0x1cdf3f0/d;
L_0x1cdfbf0/d .functor BUFZ 32, L_0x1cdf8f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1cdfbf0 .delay 32 (1,1,1) L_0x1cdfbf0/d;
o0x7ff1ea30e648 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_0x1cdfd00/d .functor BUFZ 32, o0x7ff1ea30e648, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1cdfd00 .delay 32 (1,1,1) L_0x1cdfd00/d;
v0x1cc61d0_0 .net *"_s0", 31 0, L_0x1cdf670;  1 drivers
v0x1cc62d0_0 .net *"_s10", 6 0, L_0x1cdfa50;  1 drivers
L_0x7ff1ea2b5138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1cc63b0_0 .net *"_s13", 1 0, L_0x7ff1ea2b5138;  1 drivers
v0x1cc6470_0 .net *"_s2", 6 0, L_0x1cdf710;  1 drivers
L_0x7ff1ea2b50f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1cc6550_0 .net *"_s5", 1 0, L_0x7ff1ea2b50f0;  1 drivers
v0x1cc6680_0 .net *"_s8", 31 0, L_0x1cdf8f0;  1 drivers
v0x1cc6760_0 .net "clock", 0 0, v0x1ccd980_0;  alias, 1 drivers
v0x1cc6820_0 .var/i "i", 31 0;
v0x1cc6900_0 .net "internal_rdData", 31 0, L_0x1cdfd00;  1 drivers
v0x1cc6a70 .array "r", 31 0, 31 0;
v0x1cc6b30_0 .net "rdData", 31 0, o0x7ff1ea30e648;  0 drivers
o0x7ff1ea30e678 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x1cc6c10_0 .net "rdNum", 4 0, o0x7ff1ea30e678;  0 drivers
o0x7ff1ea30e6a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1cc6cf0_0 .net "rdWriteEnable", 0 0, o0x7ff1ea30e6a8;  0 drivers
v0x1cc6db0_0 .net "reset", 0 0, v0x1cce1b0_0;  alias, 1 drivers
v0x1cc6e70_0 .net "rsData", 31 0, L_0x1cdf3f0;  alias, 1 drivers
v0x1cc6f30_0 .net "rsNum", 4 0, L_0x1cdfe60;  1 drivers
v0x1cc6ff0_0 .net "rtData", 31 0, L_0x1cdfbf0;  alias, 1 drivers
v0x1cc71a0_0 .net "rtNum", 4 0, L_0x1cdff50;  1 drivers
E_0x1cc60f0 .event posedge, v0x1cc6760_0;
E_0x1cc6170 .event edge, v0x1cc6db0_0;
L_0x1cdf670 .array/port v0x1cc6a70, L_0x1cdf710;
L_0x1cdf710 .concat [ 5 2 0 0], L_0x1cdfe60, L_0x7ff1ea2b50f0;
L_0x1cdf8f0 .array/port v0x1cc6a70, L_0x1cdfa50;
L_0x1cdfa50 .concat [ 5 2 0 0], L_0x1cdff50, L_0x7ff1ea2b5138;
S_0x1cc8ec0 .scope module, "control" "arraySortCheck_control" 2 14, 5 1 0, S_0x1c973b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sorted"
    .port_info 1 /OUTPUT 1 "done"
    .port_info 2 /OUTPUT 1 "load_input"
    .port_info 3 /OUTPUT 1 "load_index"
    .port_info 4 /OUTPUT 1 "select_index"
    .port_info 5 /INPUT 1 "go"
    .port_info 6 /INPUT 1 "inversion_found"
    .port_info 7 /INPUT 1 "end_of_array"
    .port_info 8 /INPUT 1 "zero_length_array"
    .port_info 9 /INPUT 1 "clock"
    .port_info 10 /INPUT 1 "reset"
L_0x1ce0be0 .functor OR 1, L_0x1ce0b30, L_0x1ce0500, C4<0>, C4<0>;
L_0x1ce0d70 .functor NOT 1, v0x1cccae0_0, C4<0>, C4<0>, C4<0>;
L_0x1ce0de0 .functor AND 1, L_0x1ce0b30, L_0x1ce0d70, C4<1>, C4<1>;
L_0x1ce0e50 .functor OR 1, v0x1cccae0_0, L_0x1ce03f0, C4<0>, C4<0>;
L_0x1ce0f50 .functor NOT 1, v0x1ccc4e0_0, C4<0>, C4<0>, C4<0>;
L_0x1ce0fc0 .functor AND 1, L_0x1ce0f50, v0x1ccdcc0_0, C4<1>, C4<1>;
L_0x1ce10c0 .functor NOT 1, v0x1ccdcc0_0, C4<0>, C4<0>, C4<0>;
L_0x1ce1130 .functor AND 1, L_0x1ce10c0, v0x1cccef0_0, C4<1>, C4<1>;
L_0x1ce1240 .functor NOT 1, L_0x1ce0b30, C4<0>, C4<0>, C4<0>;
L_0x1ce12b0 .functor AND 1, v0x1ccc4e0_0, L_0x1ce1240, C4<1>, C4<1>;
L_0x1ce1420 .functor NOT 1, L_0x1ce0500, C4<0>, C4<0>, C4<0>;
L_0x1ce1490 .functor AND 1, L_0x1ce12b0, L_0x1ce1420, C4<1>, C4<1>;
L_0x1ce15c0 .functor OR 1, L_0x1ce1130, L_0x1ce1490, C4<0>, C4<0>;
L_0x1ce16d0 .functor NOT 1, v0x1cc9dc0_0, C4<0>, C4<0>, C4<0>;
L_0x1ce1550 .functor AND 1, L_0x1ce15c0, L_0x1ce16d0, C4<1>, C4<1>;
L_0x1ce1860 .functor NOT 1, v0x1cca550_0, C4<0>, C4<0>, C4<0>;
L_0x1ce19f0 .functor AND 1, v0x1ccc4e0_0, L_0x1ce1860, C4<1>, C4<1>;
L_0x1ce1a60 .functor OR 1, v0x1cccef0_0, L_0x1ce19f0, C4<0>, C4<0>;
L_0x1ce1960 .functor AND 1, v0x1ccc4e0_0, v0x1cca550_0, C4<1>, C4<1>;
L_0x1ce1cf0 .functor OR 1, v0x1cccef0_0, L_0x1ce1960, C4<0>, C4<0>;
L_0x1ce1bc0 .functor BUFZ 1, v0x1ccc4e0_0, C4<0>, C4<0>, C4<0>;
v0x1ccb560_0 .net *"_s12", 0 0, L_0x1ce10c0;  1 drivers
v0x1ccb660_0 .net *"_s14", 0 0, L_0x1ce1130;  1 drivers
v0x1ccb740_0 .net *"_s16", 0 0, L_0x1ce1240;  1 drivers
v0x1ccb800_0 .net *"_s18", 0 0, L_0x1ce12b0;  1 drivers
v0x1ccb8e0_0 .net *"_s2", 0 0, L_0x1ce0d70;  1 drivers
v0x1ccba10_0 .net *"_s20", 0 0, L_0x1ce1420;  1 drivers
v0x1ccbaf0_0 .net *"_s22", 0 0, L_0x1ce1490;  1 drivers
v0x1ccbbd0_0 .net *"_s24", 0 0, L_0x1ce15c0;  1 drivers
v0x1ccbcb0_0 .net *"_s26", 0 0, L_0x1ce16d0;  1 drivers
v0x1ccbe20_0 .net *"_s30", 0 0, L_0x1ce1860;  1 drivers
v0x1ccbf00_0 .net *"_s32", 0 0, L_0x1ce19f0;  1 drivers
v0x1ccbfe0_0 .net *"_s36", 0 0, L_0x1ce1960;  1 drivers
L_0x7ff1ea2b5210 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1ccc0c0_0 .net/2s *"_s42", 31 0, L_0x7ff1ea2b5210;  1 drivers
L_0x7ff1ea2b5258 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1ccc1a0_0 .net/2s *"_s46", 31 0, L_0x7ff1ea2b5258;  1 drivers
L_0x7ff1ea2b52a0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1ccc280_0 .net/2s *"_s50", 31 0, L_0x7ff1ea2b52a0;  1 drivers
L_0x7ff1ea2b52e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1ccc360_0 .net/2s *"_s54", 31 0, L_0x7ff1ea2b52e8;  1 drivers
L_0x7ff1ea2b5330 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1ccc440_0 .net/2s *"_s58", 31 0, L_0x7ff1ea2b5330;  1 drivers
v0x1ccc5f0_0 .net *"_s8", 0 0, L_0x1ce0f50;  1 drivers
v0x1ccc690_0 .net "clock", 0 0, v0x1ccd980_0;  alias, 1 drivers
v0x1ccc730_0 .net "done", 0 0, v0x1cc9dc0_0;  alias, 1 drivers
v0x1ccc7d0_0 .net "done_next", 0 0, L_0x1ce0be0;  1 drivers
v0x1ccc8a0_0 .net "end_of_array", 0 0, L_0x1ce0b30;  alias, 1 drivers
v0x1ccc970_0 .net "go", 0 0, v0x1ccdcc0_0;  1 drivers
v0x1ccca10_0 .net "inversion_found", 0 0, L_0x1ce03f0;  alias, 1 drivers
v0x1cccae0_0 .var "inversion_unsorted", 0 0;
v0x1cccb80_0 .net "inversion_unsorted_next", 0 0, L_0x1ce0e50;  1 drivers
v0x1cccc20_0 .net "load_index", 0 0, v0x1ccac20_0;  alias, 1 drivers
v0x1ccccc0_0 .net "load_index_next", 0 0, L_0x1ce1cf0;  1 drivers
v0x1cccd60_0 .net "load_input", 0 0, v0x1cca550_0;  alias, 1 drivers
v0x1ccce50_0 .net "load_input_next", 0 0, L_0x1ce1a60;  1 drivers
v0x1cccef0_0 .var "loading", 0 0;
v0x1cccf90_0 .net "loading_next", 0 0, L_0x1ce0fc0;  1 drivers
v0x1ccd030_0 .net "reset", 0 0, v0x1cce1b0_0;  alias, 1 drivers
v0x1ccc4e0_0 .var "running", 0 0;
v0x1ccd2e0_0 .net "running_next", 0 0, L_0x1ce1550;  1 drivers
v0x1ccd380_0 .net "select_index", 0 0, v0x1ccb320_0;  alias, 1 drivers
v0x1ccd420_0 .net "select_index_next", 0 0, L_0x1ce1bc0;  1 drivers
v0x1ccd4c0_0 .net "sorted", 0 0, v0x1cc96b0_0;  alias, 1 drivers
v0x1ccd590_0 .net "sorted_next", 0 0, L_0x1ce0de0;  1 drivers
v0x1ccd660_0 .net "zero_length_array", 0 0, L_0x1ce0500;  alias, 1 drivers
L_0x1ce1eb0 .part L_0x7ff1ea2b5210, 0, 1;
L_0x1ce2030 .part L_0x7ff1ea2b5258, 0, 1;
L_0x1ce20d0 .part L_0x7ff1ea2b52a0, 0, 1;
L_0x1ce21c0 .part L_0x7ff1ea2b52e8, 0, 1;
L_0x1ce22b0 .part L_0x7ff1ea2b5330, 0, 1;
S_0x1cc91c0 .scope module, "d1" "sdffe" 5 23, 5 56 0, S_0x1cc8ec0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "enable"
    .port_info 4 /INPUT 1 "reset"
v0x1cc9440_0 .net "clk", 0 0, v0x1ccd980_0;  alias, 1 drivers
v0x1cc9550_0 .net "d", 0 0, L_0x1ce0de0;  alias, 1 drivers
v0x1cc9610_0 .net "enable", 0 0, L_0x1ce1eb0;  1 drivers
v0x1cc96b0_0 .var "q", 0 0;
v0x1cc9770_0 .net "reset", 0 0, v0x1cce1b0_0;  alias, 1 drivers
S_0x1cc9950 .scope module, "d2" "sdffe" 5 24, 5 56 0, S_0x1cc8ec0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "enable"
    .port_info 4 /INPUT 1 "reset"
v0x1cc9bc0_0 .net "clk", 0 0, v0x1ccd980_0;  alias, 1 drivers
v0x1cc9c60_0 .net "d", 0 0, L_0x1ce0be0;  alias, 1 drivers
v0x1cc9d20_0 .net "enable", 0 0, L_0x1ce2030;  1 drivers
v0x1cc9dc0_0 .var "q", 0 0;
v0x1cc9e80_0 .net "reset", 0 0, v0x1cce1b0_0;  alias, 1 drivers
S_0x1cca010 .scope module, "d3" "sdffe" 5 25, 5 56 0, S_0x1cc8ec0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "enable"
    .port_info 4 /INPUT 1 "reset"
v0x1cca290_0 .net "clk", 0 0, v0x1ccd980_0;  alias, 1 drivers
v0x1cca3c0_0 .net "d", 0 0, L_0x1ce1a60;  alias, 1 drivers
v0x1cca480_0 .net "enable", 0 0, L_0x1ce20d0;  1 drivers
v0x1cca550_0 .var "q", 0 0;
v0x1cca620_0 .net "reset", 0 0, v0x1cce1b0_0;  alias, 1 drivers
S_0x1cca7d0 .scope module, "d4" "sdffe" 5 26, 5 56 0, S_0x1cc8ec0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "enable"
    .port_info 4 /INPUT 1 "reset"
v0x1cca9d0_0 .net "clk", 0 0, v0x1ccd980_0;  alias, 1 drivers
v0x1ccaa90_0 .net "d", 0 0, L_0x1ce1cf0;  alias, 1 drivers
v0x1ccab50_0 .net "enable", 0 0, L_0x1ce21c0;  1 drivers
v0x1ccac20_0 .var "q", 0 0;
v0x1ccacf0_0 .net "reset", 0 0, v0x1cce1b0_0;  alias, 1 drivers
S_0x1ccae60 .scope module, "d5" "sdffe" 5 27, 5 56 0, S_0x1cc8ec0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "enable"
    .port_info 4 /INPUT 1 "reset"
v0x1ccb100_0 .net "clk", 0 0, v0x1ccd980_0;  alias, 1 drivers
v0x1ccb1c0_0 .net "d", 0 0, L_0x1ce1bc0;  alias, 1 drivers
v0x1ccb280_0 .net "enable", 0 0, L_0x1ce22b0;  1 drivers
v0x1ccb320_0 .var "q", 0 0;
v0x1ccb3f0_0 .net "reset", 0 0, v0x1cce1b0_0;  alias, 1 drivers
S_0x1c98610 .scope module, "dffe" "dffe" 6 29;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "enable"
    .port_info 4 /INPUT 1 "reset"
o0x7ff1ea30fc98 .functor BUFZ 1, C4<z>; HiZ drive
v0x1cce5c0_0 .net "clk", 0 0, o0x7ff1ea30fc98;  0 drivers
o0x7ff1ea30fcc8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1cce6a0_0 .net "d", 0 0, o0x7ff1ea30fcc8;  0 drivers
o0x7ff1ea30fcf8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1cce760_0 .net "enable", 0 0, o0x7ff1ea30fcf8;  0 drivers
v0x1cce800_0 .var "q", 0 0;
o0x7ff1ea30fd58 .functor BUFZ 1, C4<z>; HiZ drive
v0x1cce8c0_0 .net "reset", 0 0, o0x7ff1ea30fd58;  0 drivers
E_0x1cca710 .event posedge, v0x1cce5c0_0;
E_0x1cce560 .event edge, v0x1cce8c0_0;
S_0x1c98120 .scope module, "register" "register" 6 9;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "enable"
    .port_info 4 /INPUT 1 "reset"
o0x7ff1ea30fe78 .functor BUFZ 1, C4<z>; HiZ drive
v0x1ccea70_0 .net "clk", 0 0, o0x7ff1ea30fe78;  0 drivers
o0x7ff1ea30fea8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1cceb50_0 .net "d", 31 0, o0x7ff1ea30fea8;  0 drivers
o0x7ff1ea30fed8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1ccec30_0 .net "enable", 0 0, o0x7ff1ea30fed8;  0 drivers
o0x7ff1ea30ff08 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1ccecd0_0 .net "q", 31 0, o0x7ff1ea30ff08;  0 drivers
o0x7ff1ea30ff38 .functor BUFZ 1, C4<z>; HiZ drive
v0x1ccedb0_0 .net "reset", 0 0, o0x7ff1ea30ff38;  0 drivers
    .scope S_0x1cc5df0;
T_0 ;
    %wait E_0x1cc6170;
    %load/vec4 v0x1cc6db0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1cc6a70, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x1cc6820_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x1cc6820_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x1cc6820_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1cc6a70, 0, 4;
    %load/vec4 v0x1cc6820_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1cc6820_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
T_0.0 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x1cc5df0;
T_1 ;
    %wait E_0x1cc60f0;
    %load/vec4 v0x1cc6db0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1cc6cf0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x1cc6c10_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x1cc6900_0;
    %load/vec4 v0x1cc6c10_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1cc6a70, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1c99660;
T_2 ;
    %wait E_0x1cc60f0;
    %load/vec4 v0x1cc8a40_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1cc8060_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1cc8810_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1cc84d0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x1cc8a40_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1cc8980_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x1cc7d40_0;
    %assign/vec4 v0x1cc8060_0, 0;
    %load/vec4 v0x1cc8640_0;
    %assign/vec4 v0x1cc8810_0, 0;
T_2.2 ;
    %load/vec4 v0x1cc8a40_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1cc88e0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x1cc8b10_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1cc84d0_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x1cc8a40_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1cc88e0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x1cc8b10_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %load/vec4 v0x1cc84d0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x1cc84d0_0, 0;
T_2.6 ;
T_2.5 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1cc91c0;
T_3 ;
    %wait E_0x1cc60f0;
    %load/vec4 v0x1cc9770_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1cc96b0_0, 0;
T_3.0 ;
    %load/vec4 v0x1cc9770_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1cc9610_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x1cc9550_0;
    %assign/vec4 v0x1cc96b0_0, 0;
T_3.2 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x1cc9950;
T_4 ;
    %wait E_0x1cc60f0;
    %load/vec4 v0x1cc9e80_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1cc9dc0_0, 0;
T_4.0 ;
    %load/vec4 v0x1cc9e80_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1cc9d20_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x1cc9c60_0;
    %assign/vec4 v0x1cc9dc0_0, 0;
T_4.2 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1cca010;
T_5 ;
    %wait E_0x1cc60f0;
    %load/vec4 v0x1cca620_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1cca550_0, 0;
T_5.0 ;
    %load/vec4 v0x1cca620_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1cca480_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x1cca3c0_0;
    %assign/vec4 v0x1cca550_0, 0;
T_5.2 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1cca7d0;
T_6 ;
    %wait E_0x1cc60f0;
    %load/vec4 v0x1ccacf0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ccac20_0, 0;
T_6.0 ;
    %load/vec4 v0x1ccacf0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1ccab50_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x1ccaa90_0;
    %assign/vec4 v0x1ccac20_0, 0;
T_6.2 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1ccae60;
T_7 ;
    %wait E_0x1cc60f0;
    %load/vec4 v0x1ccb3f0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ccb320_0, 0;
T_7.0 ;
    %load/vec4 v0x1ccb3f0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1ccb280_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x1ccb1c0_0;
    %assign/vec4 v0x1ccb320_0, 0;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1cc8ec0;
T_8 ;
    %wait E_0x1cc60f0;
    %load/vec4 v0x1ccd030_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1cccef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ccc4e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1cccae0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x1cccf90_0;
    %assign/vec4 v0x1cccef0_0, 0;
    %load/vec4 v0x1ccd2e0_0;
    %assign/vec4 v0x1ccc4e0_0, 0;
    %load/vec4 v0x1cccb80_0;
    %assign/vec4 v0x1cccae0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x1c973b0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ccd980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ccdcc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1cce1b0_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0x1c973b0;
T_10 ;
    %delay 1, 0;
    %load/vec4 v0x1ccd980_0;
    %nor/r;
    %store/vec4 v0x1ccd980_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0x1c973b0;
T_11 ;
    %vpi_call 2 17 "$dumpfile", "arraySortCheck_control.vcd" {0 0 0};
    %vpi_call 2 18 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x1c973b0 {0 0 0};
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cce1b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1ccddb0_0, 0, 32;
T_11.0 ;
    %load/vec4 v0x1ccddb0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_11.1, 5;
    %load/vec4 v0x1ccddb0_0;
    %ix/getv/s 3, v0x1ccddb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1cc6a70, 0, 4;
    %load/vec4 v0x1ccddb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1ccddb0_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %delay 2, 0;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0x1ccd870_0, 0, 5;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x1ccdf40_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1ccdcc0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ccdcc0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1cc6a70, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1cc6a70, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1cc6a70, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1cc6a70, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1cc6a70, 0, 4;
    %delay 2, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x1ccd870_0, 0, 5;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x1ccdf40_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1ccdcc0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ccdcc0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1cc6a70, 0, 4;
    %pushi/vec4 8, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1cc6a70, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1cc6a70, 0, 4;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1cc6a70, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1cc6a70, 0, 4;
    %delay 2, 0;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x1ccd870_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x1ccdf40_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1ccdcc0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ccdcc0_0, 0, 1;
    %delay 20, 0;
    %delay 10, 0;
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x1c98610;
T_12 ;
    %wait E_0x1cce560;
    %load/vec4 v0x1cce8c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_12.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1cce800_0, 0;
T_12.0 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x1c98610;
T_13 ;
    %wait E_0x1cca710;
    %load/vec4 v0x1cce8c0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1cce760_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x1cce6a0_0;
    %assign/vec4 v0x1cce800_0, 0;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "arraySortCheck_control_tb.v";
    "arraySortCheck_circuit.v";
    "arraySortCheck_lib.v";
    "arraySortCheck_control.v";
    "register.v";
