INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1e
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/countUD5L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD5L
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/countUD5L.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/rect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rect
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/countUD10L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD10L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m8_1e.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1e
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/vertBar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vertBar
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/slug.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slug
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/rndNum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rndNum
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/horBar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module horBar
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/edgeDect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edgeDect
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/RingCNT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RingCNT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m2_1x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m2_1x16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/lab7_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab7_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/count4UDut6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4ut6
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/count4UDut6.v:44]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/count4UDut10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4ut10
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/count4UDut10.v:44]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAcontr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGAcontr
WARNING: [VRFC 10-1315] redeclaration of ansi port winflash is not allowed [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAcontr.v:50]
WARNING: [VRFC 10-1315] redeclaration of ansi port hsec is not allowed [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAcontr.v:168]
INFO: [VRFC 10-2458] undeclared symbol sec, assumed default net type wire [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAcontr.v:170]
WARNING: [VRFC 10-756] identifier vert1 is used before its declaration [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAcontr.v:130]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/TopMod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopMod
INFO: [VRFC 10-2458] undeclared symbol clk, assumed default net type wire [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/TopMod.v:45]
INFO: [VRFC 10-2458] undeclared symbol digsel, assumed default net type wire [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/TopMod.v:54]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sim_1/new/test2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testSyncs
INFO: [VRFC 10-311] analyzing module check_the_sync_signals
INFO: [VRFC 10-311] analyzing module check_the_rgb_signals
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
