
                                 Formality (R)

               Version L-2016.03-SP1 for linux64 - Apr 13, 2016 

                    Copyright (c) 1988 - 2016 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.

  ** Highlights of Formality (R) Version L-2016.03 **
   - New alternate verification strategies for resolving inconclusive verifications
   - Automation for deploying alternate strategies
   - New command to export the mapping of reference to implementation registers
   - New capability to combine PG and low power information from db libraries with Verilog functional models

   * Please refer to the Formality Release Notes for details and additional enhancements

Build: 4031317
Hostname: IC (RHEL64)
Current time: Thu Oct 24 23:28:05 2024

Loading db file '/opt/Synopsys/Formality2016/libraries/syn/gtech.db'
############################  Search PATH ################################
set LIB_PATH     /home/IC/tsmc_fb_cl013g_sc/aci/sc-m
/home/IC/tsmc_fb_cl013g_sc/aci/sc-m
lappend search_path /home/IC/Projects/APB/std_cells
/home/IC/Projects/APB/std_cells
lappend search_path /home/IC/Projects/APB/rtl
/home/IC/Projects/APB/std_cells /home/IC/Projects/APB/rtl
lappend search_path $LIB_PATH/synopsys
/home/IC/Projects/APB/std_cells /home/IC/Projects/APB/rtl /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys
########################### Define Top Module ############################
set top_module APB
APB
######################### Formality Setup File ###########################
set synopsys_auto_setup true
true
set_svf "/home/IC/Projects/APB/Syn/APB.svf"
SVF set to '/home/IC/Projects/APB/Syn/APB.svf'.
1
####################### Read Reference tech libs ########################
set SSLIB "/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db"
/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
set TTLIB "/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db"
/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
set FFLIB "/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db"
/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
read_db -container Ref [list $SSLIB $TTLIB $FFLIB]
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Created container 'Ref'
Current container set to 'Ref'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
1
###################  Read Reference Design Files ######################## 
read_verilog -container Ref "APB.v"
No target library specified, default is WORK
Initializing DesignWare ...
Initialization Complete
Loading verilog file '/home/IC/Projects/APB/rtl/APB.v'
1
read_verilog -container Ref "masterAPB.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/APB/rtl/masterAPB.v'
1
read_verilog -container Ref "slave1.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/APB/rtl/slave1.v'
1
read_verilog -container Ref "slave2.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/APB/rtl/slave2.v'
1
#read_verilog -container Ref "scan_mux.v"
######################## set the top Reference Design ######################## 
set_reference_design APB
Reference design set to 'Ref:/WORK/APB'
1
set_top APB
Setting top design to 'Ref:/WORK/APB'
Status:   Elaborating design APB   ...  
Status:   Elaborating design masterAPB  WIDTH=7 ...  
Information: Created design named 'masterAPB_WIDTH7'. (FE-LINK-13)
Status:   Elaborating design slave1  WIDTH=7 ...  
Information: Created design named 'slave1_WIDTH7'. (FE-LINK-13)
Status:   Elaborating design slave2  WIDTH=7 ...  
Information: Created design named 'slave2_WIDTH7'. (FE-LINK-13)
Status:  Implementing inferred operators...

************ Library Checking Summary ************
Warning:  3 unlinked power cell(s) with unread pg pins.
        Use 'report_libraries -defects all' for more details.
**************************************************

Top design successfully set to 'Ref:/WORK/APB'
Reference design set to 'Ref:/WORK/APB'
1
####################### Read Implementation tech libs ######################## 
read_db -container Imp [list $SSLIB $TTLIB $FFLIB]
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Created container 'Imp'
Current container set to 'Imp'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
1
#################### Read Implementation Design Files ######################## 
read_verilog -container Imp -netlist "/home/IC/Projects/APB/Syn/netlists/APB.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/APB/Syn/netlists/APB.v'
1
####################  set the top Implementation Design ######################
set_implementation_design APB
Implementation design set to 'Imp:/WORK/APB'
1
set_top APB
Setting top design to 'Imp:/WORK/APB'
Status:  Implementing inferred operators...

************ Library Checking Summary ************
Warning:  3 unlinked power cell(s) with unread pg pins.
        Use 'report_libraries -defects all' for more details.
**************************************************

Top design successfully set to 'Imp:/WORK/APB'
Implementation design set to 'Imp:/WORK/APB'
1
########################## Don't verify ###########################
# do not verify scan in & scan out ports as a compare point as it is existed only after synthesis (post dft) and not existed in the RTL
#scan in
#set_dont_verify_points -type port Ref:/WORK/*/SI
#set_dont_verify_points -type port Imp:/WORK/*/SI
#scan_out
#set_dont_verify_points -type port Ref:/WORK/*/SO
#set_dont_verify_points -type port Imp:/WORK/*/SO
############################### contants #####################################
# all atpg enable (test_mode, scan_enable) are zero during formal compare in post synthesis
#test_mode
#set_constant Ref:/WORK/*/test_mode 0
#set_constant Imp:/WORK/*/test_mode 0
#scan_enable
#set_constant Ref:/WORK/*/SE 0
#set_constant Imp:/WORK/*/SE 0
## matching Compare points
match
Reference design is 'Ref:/WORK/APB'
Implementation design is 'Imp:/WORK/APB'
Status:  Checking designs...
Status:  Building verification models...
Status:  Processing Guide Commands...

***************************** Guidance Summary *****************************
                                         Status
Command                 Accepted   Rejected  Unsupported  Unprocessed  Total
----------------------------------------------------------------------------
environment         :          2          0          0          0          2
instance_map        :          3          0          0          0          3
mark                :          2          0          0          0          2

SVF files read:
      /home/IC/Projects/APB/Syn/APB.svf

SVF files produced:
  /home/IC/Projects/APB/Formality/post-syn/formality_svf/
    svf.txt
****************************************************************************

Status:  Matching...
    
*********************************** Matching Results ***********************************    
 1818 Compare points matched by name    
 0 Compare points matched by signature analysis    
 0 Compare points matched by topology    
 27 Matched primary inputs, black-box outputs    
 0(0) Unmatched reference(implementation) compare points    
 0(0) Unmatched reference(implementation) primary inputs, black-box outputs    
****************************************************************************************

1
#verify
## verify
set successful [verify]
Reference design is 'Ref:/WORK/APB'
Implementation design is 'Imp:/WORK/APB'
    
*********************************** Matching Results ***********************************    
 1818 Compare points matched by name    
 0 Compare points matched by signature analysis    
 0 Compare points matched by topology    
 27 Matched primary inputs, black-box outputs    
 0(0) Unmatched reference(implementation) compare points    
 0(0) Unmatched reference(implementation) primary inputs, black-box outputs    
****************************************************************************************

Status:  Verifying...

***************************** Synopsys Auto Setup Summary ******************************

!!! Synopsys Auto Setup Mode was enabled. !!!
!!! Verification results are valid assuming the following setup constraints: !!!

### RTL Interpretation Setup
   set hdlin_ignore_parallel_case false
   set hdlin_ignore_full_case false
   set hdlin_error_on_mismatch_message false
   set hdlin_ignore_embedded_configuration true

### Undriven Signal Handling Setup
   set verification_set_undriven_signals synthesis

### Test Logic Setup
   set verification_verify_directly_undriven_output false
   For details see report_dont_verify_points and report_constants


For further details on Synopsys Auto Setup Mode: Type man synopsys_auto_setup
****************************************************************************************


********************************* Verification Results *********************************
Verification SUCCEEDED
   ATTENTION: synopsys_auto_setup mode was enabled.
              See Synopsys Auto Setup Summary for details.
----------------------------------------------------------
 Reference design: Ref:/WORK/APB
 Implementation design: Imp:/WORK/APB
 1818 Passing compare points
----------------------------------------------------------------------------------------
Matched Compare Points     BBPin    Loop   BBNet     Cut    Port     DFF     LAT   TOTAL
----------------------------------------------------------------------------------------
Passing (equivalent)           0       0       0       0       8    1810       0    1818
Failing (not equivalent)       0       0       0       0       0       0       0       0
****************************************************************************************
1
if {!$successful} {
diagnose
analyze_points -failing
}
report_passing_points > "reports/passing_points.rpt"
report_failing_points > "reports/failing_points.rpt"
report_aborted_points > "reports/aborted_points.rpt"
report_unverified_points > "reports/unverified_points.rpt"
start_gui
