
core_MSS_CM3_0_app:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00006588  20000000  20000000  00008000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  20006588  20006588  0000e588  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .data         00000524  20006590  20006590  0000e590  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          0000017c  20006ab4  20006ab4  0000eab4  2**2
                  ALLOC
  4 .stack        00003000  20006c30  20006c30  0000eab4  2**0
                  ALLOC
  5 .comment      00000158  00000000  00000000  0000eab4  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 00000478  00000000  00000000  0000ec0c  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_pubnames 00000911  00000000  00000000  0000f084  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   00006366  00000000  00000000  0000f995  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00000cbc  00000000  00000000  00015cfb  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   00002381  00000000  00000000  000169b7  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  00001860  00000000  00000000  00018d38  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    0000222c  00000000  00000000  0001a598  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00001825  00000000  00000000  0001c7c4  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macinfo 00030f68  00000000  00000000  0001dfe9  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .ARM.attributes 00000025  00000000  00000000  0004ef51  2**0
                  CONTENTS, READONLY
 16 .debug_ranges 00000450  00000000  00000000  0004ef76  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

20000000 <__text_start>:
20000000:	20010000 	.word	0x20010000
20000004:	20000299 	.word	0x20000299
20000008:	20000309 	.word	0x20000309
2000000c:	2000030b 	.word	0x2000030b
20000010:	2000030d 	.word	0x2000030d
20000014:	2000030f 	.word	0x2000030f
20000018:	20000311 	.word	0x20000311
	...
2000002c:	20000313 	.word	0x20000313
20000030:	20000315 	.word	0x20000315
20000034:	00000000 	.word	0x00000000
20000038:	20000317 	.word	0x20000317
2000003c:	20000319 	.word	0x20000319
20000040:	2000031b 	.word	0x2000031b
20000044:	2000031d 	.word	0x2000031d
20000048:	2000031f 	.word	0x2000031f
2000004c:	20000321 	.word	0x20000321
20000050:	20000323 	.word	0x20000323
20000054:	20000325 	.word	0x20000325
20000058:	20000327 	.word	0x20000327
2000005c:	20000329 	.word	0x20000329
20000060:	2000032b 	.word	0x2000032b
20000064:	2000032d 	.word	0x2000032d
20000068:	20001189 	.word	0x20001189
2000006c:	200011b5 	.word	0x200011b5
20000070:	20000333 	.word	0x20000333
20000074:	20000335 	.word	0x20000335
20000078:	20001f89 	.word	0x20001f89
2000007c:	20000339 	.word	0x20000339
20000080:	2000033b 	.word	0x2000033b
20000084:	20001fb5 	.word	0x20001fb5
20000088:	2000033f 	.word	0x2000033f
2000008c:	20000341 	.word	0x20000341
20000090:	20000343 	.word	0x20000343
20000094:	20000345 	.word	0x20000345
20000098:	20000347 	.word	0x20000347
2000009c:	20000349 	.word	0x20000349
200000a0:	2000034b 	.word	0x2000034b
	...
200000bc:	20000559 	.word	0x20000559
200000c0:	2000034f 	.word	0x2000034f
200000c4:	20000351 	.word	0x20000351
200000c8:	20000353 	.word	0x20000353
200000cc:	20000355 	.word	0x20000355
200000d0:	20000357 	.word	0x20000357
200000d4:	20000359 	.word	0x20000359
200000d8:	2000035b 	.word	0x2000035b
200000dc:	2000035d 	.word	0x2000035d
200000e0:	2000035f 	.word	0x2000035f
200000e4:	20000361 	.word	0x20000361
200000e8:	20000363 	.word	0x20000363
200000ec:	20000365 	.word	0x20000365
200000f0:	20000367 	.word	0x20000367
200000f4:	20000369 	.word	0x20000369
200000f8:	2000036b 	.word	0x2000036b
200000fc:	2000036d 	.word	0x2000036d
20000100:	2000036f 	.word	0x2000036f
20000104:	20000371 	.word	0x20000371
20000108:	20000373 	.word	0x20000373
2000010c:	20000375 	.word	0x20000375
20000110:	20000377 	.word	0x20000377
20000114:	20000379 	.word	0x20000379
20000118:	2000037b 	.word	0x2000037b
2000011c:	2000037d 	.word	0x2000037d
20000120:	2000037f 	.word	0x2000037f
20000124:	20000381 	.word	0x20000381
20000128:	20000383 	.word	0x20000383
2000012c:	20000385 	.word	0x20000385
20000130:	20000387 	.word	0x20000387
20000134:	20000389 	.word	0x20000389
20000138:	2000038b 	.word	0x2000038b
2000013c:	2000038d 	.word	0x2000038d
20000140:	2000038f 	.word	0x2000038f
20000144:	20000391 	.word	0x20000391
20000148:	20000393 	.word	0x20000393
2000014c:	20000395 	.word	0x20000395
20000150:	20000397 	.word	0x20000397
20000154:	20000399 	.word	0x20000399
20000158:	2000039b 	.word	0x2000039b
2000015c:	2000039d 	.word	0x2000039d
20000160:	2000039f 	.word	0x2000039f
20000164:	200003a1 	.word	0x200003a1
20000168:	200003a3 	.word	0x200003a3
2000016c:	200003a5 	.word	0x200003a5
20000170:	200003a7 	.word	0x200003a7
20000174:	200003a9 	.word	0x200003a9
20000178:	200003ab 	.word	0x200003ab
2000017c:	200003ad 	.word	0x200003ad
20000180:	200003af 	.word	0x200003af
20000184:	200003b1 	.word	0x200003b1
20000188:	200003b3 	.word	0x200003b3
2000018c:	200003b5 	.word	0x200003b5
20000190:	200003b7 	.word	0x200003b7
20000194:	200003b9 	.word	0x200003b9
20000198:	200003bb 	.word	0x200003bb
2000019c:	200003bd 	.word	0x200003bd
200001a0:	200003bf 	.word	0x200003bf
200001a4:	200003c1 	.word	0x200003c1
200001a8:	200003c3 	.word	0x200003c3
200001ac:	200003c5 	.word	0x200003c5
200001b0:	200003c7 	.word	0x200003c7
200001b4:	200003c9 	.word	0x200003c9
200001b8:	200003cb 	.word	0x200003cb
200001bc:	200003cd 	.word	0x200003cd
200001c0:	200003cf 	.word	0x200003cf
200001c4:	200003d1 	.word	0x200003d1
200001c8:	200003d3 	.word	0x200003d3
200001cc:	200003d5 	.word	0x200003d5
200001d0:	200003d7 	.word	0x200003d7
200001d4:	200003d9 	.word	0x200003d9
200001d8:	200003db 	.word	0x200003db
200001dc:	200003dd 	.word	0x200003dd
200001e0:	200003df 	.word	0x200003df
200001e4:	200003e1 	.word	0x200003e1
200001e8:	200003e3 	.word	0x200003e3
200001ec:	200003e5 	.word	0x200003e5
200001f0:	200003e7 	.word	0x200003e7
200001f4:	200003e9 	.word	0x200003e9
200001f8:	200003eb 	.word	0x200003eb
200001fc:	200003ed 	.word	0x200003ed
20000200:	200003ef 	.word	0x200003ef
20000204:	200003f1 	.word	0x200003f1
20000208:	200003f3 	.word	0x200003f3
2000020c:	200003f5 	.word	0x200003f5
20000210:	200003f7 	.word	0x200003f7
20000214:	200003f9 	.word	0x200003f9
20000218:	200003fb 	.word	0x200003fb
2000021c:	200003fd 	.word	0x200003fd
20000220:	200003ff 	.word	0x200003ff
20000224:	20000401 	.word	0x20000401
20000228:	20000403 	.word	0x20000403
2000022c:	20000405 	.word	0x20000405
20000230:	20000407 	.word	0x20000407
20000234:	20000409 	.word	0x20000409
20000238:	2000040b 	.word	0x2000040b
2000023c:	2000040d 	.word	0x2000040d
20000240:	2000040f 	.word	0x2000040f
20000244:	20000411 	.word	0x20000411
20000248:	20000413 	.word	0x20000413
2000024c:	20000415 	.word	0x20000415
20000250:	20000417 	.word	0x20000417
20000254:	20000419 	.word	0x20000419
20000258:	2000041b 	.word	0x2000041b
2000025c:	2000041d 	.word	0x2000041d
20000260:	2000041f 	.word	0x2000041f
20000264:	20000421 	.word	0x20000421
20000268:	20000423 	.word	0x20000423
2000026c:	20000425 	.word	0x20000425
20000270:	20000427 	.word	0x20000427
20000274:	20000429 	.word	0x20000429
20000278:	2000042b 	.word	0x2000042b
2000027c:	2000042d 	.word	0x2000042d
20000280:	2000042f 	.word	0x2000042f
20000284:	20000431 	.word	0x20000431
20000288:	20000433 	.word	0x20000433
2000028c:	20000435 	.word	0x20000435
20000290:	20000437 	.word	0x20000437
20000294:	20000439 	.word	0x20000439

20000298 <Reset_Handler>:
20000298:	4868      	ldr	r0, [pc, #416]	; (2000043c <ACE_PPE_Flag31_IRQHandler+0x4>)
2000029a:	4780      	blx	r0
2000029c:	4868      	ldr	r0, [pc, #416]	; (20000440 <ACE_PPE_Flag31_IRQHandler+0x8>)
2000029e:	2800      	cmp	r0, #0
200002a0:	d10b      	bne.n	200002ba <copy_data>
200002a2:	4868      	ldr	r0, [pc, #416]	; (20000444 <ACE_PPE_Flag31_IRQHandler+0xc>)
200002a4:	4968      	ldr	r1, [pc, #416]	; (20000448 <ACE_PPE_Flag31_IRQHandler+0x10>)
200002a6:	4a69      	ldr	r2, [pc, #420]	; (2000044c <ACE_PPE_Flag31_IRQHandler+0x14>)
200002a8:	4288      	cmp	r0, r1
200002aa:	d006      	beq.n	200002ba <copy_data>

200002ac <copy_code_loop>:
200002ac:	4291      	cmp	r1, r2
200002ae:	bf1c      	itt	ne
200002b0:	f850 3b04 	ldrne.w	r3, [r0], #4
200002b4:	f841 3b04 	strne.w	r3, [r1], #4
200002b8:	d1f8      	bne.n	200002ac <copy_code_loop>

200002ba <copy_data>:
200002ba:	4865      	ldr	r0, [pc, #404]	; (20000450 <ACE_PPE_Flag31_IRQHandler+0x18>)
200002bc:	4965      	ldr	r1, [pc, #404]	; (20000454 <ACE_PPE_Flag31_IRQHandler+0x1c>)
200002be:	4a66      	ldr	r2, [pc, #408]	; (20000458 <ACE_PPE_Flag31_IRQHandler+0x20>)
200002c0:	4288      	cmp	r0, r1
200002c2:	d006      	beq.n	200002d2 <clear_bss>

200002c4 <copy_data_loop>:
200002c4:	4291      	cmp	r1, r2
200002c6:	bf1c      	itt	ne
200002c8:	f850 3b04 	ldrne.w	r3, [r0], #4
200002cc:	f841 3b04 	strne.w	r3, [r1], #4
200002d0:	d1f8      	bne.n	200002c4 <copy_data_loop>

200002d2 <clear_bss>:
200002d2:	4862      	ldr	r0, [pc, #392]	; (2000045c <ACE_PPE_Flag31_IRQHandler+0x24>)
200002d4:	4962      	ldr	r1, [pc, #392]	; (20000460 <ACE_PPE_Flag31_IRQHandler+0x28>)
200002d6:	4a63      	ldr	r2, [pc, #396]	; (20000464 <ACE_PPE_Flag31_IRQHandler+0x2c>)

200002d8 <clear_bss_loop>:
200002d8:	4291      	cmp	r1, r2
200002da:	bf18      	it	ne
200002dc:	f841 0b04 	strne.w	r0, [r1], #4
200002e0:	d1fa      	bne.n	200002d8 <clear_bss_loop>
	...

200002f0 <call_glob_ctor>:
200002f0:	f8df 0174 	ldr.w	r0, [pc, #372]	; 20000468 <ACE_PPE_Flag31_IRQHandler+0x30>
200002f4:	f20f 0e03 	addw	lr, pc, #3
200002f8:	4700      	bx	r0

200002fa <branch_to_main>:
200002fa:	f04f 0000 	mov.w	r0, #0
200002fe:	f04f 0100 	mov.w	r1, #0
20000302:	f8df f168 	ldr.w	pc, [pc, #360]	; 2000046c <ACE_PPE_Flag31_IRQHandler+0x34>

20000306 <ExitLoop>:
20000306:	e7fe      	b.n	20000306 <ExitLoop>

20000308 <NMI_Handler>:
20000308:	e7fe      	b.n	20000308 <NMI_Handler>

2000030a <HardFault_Handler>:
2000030a:	e7fe      	b.n	2000030a <HardFault_Handler>

2000030c <MemManage_Handler>:
2000030c:	e7fe      	b.n	2000030c <MemManage_Handler>

2000030e <BusFault_Handler>:
2000030e:	e7fe      	b.n	2000030e <BusFault_Handler>

20000310 <UsageFault_Handler>:
20000310:	e7fe      	b.n	20000310 <UsageFault_Handler>

20000312 <SVC_Handler>:
20000312:	e7fe      	b.n	20000312 <SVC_Handler>

20000314 <DebugMon_Handler>:
20000314:	e7fe      	b.n	20000314 <DebugMon_Handler>

20000316 <PendSV_Handler>:
20000316:	e7fe      	b.n	20000316 <PendSV_Handler>

20000318 <SysTick_Handler>:
20000318:	e7fe      	b.n	20000318 <SysTick_Handler>

2000031a <WdogWakeup_IRQHandler>:
2000031a:	e7fe      	b.n	2000031a <WdogWakeup_IRQHandler>

2000031c <BrownOut_1_5V_IRQHandler>:
2000031c:	e7fe      	b.n	2000031c <BrownOut_1_5V_IRQHandler>

2000031e <BrownOut_3_3V_IRQHandler>:
2000031e:	e7fe      	b.n	2000031e <BrownOut_3_3V_IRQHandler>

20000320 <RTC_Match_IRQHandler>:
20000320:	e7fe      	b.n	20000320 <RTC_Match_IRQHandler>

20000322 <RTCIF_Pub_IRQHandler>:
20000322:	e7fe      	b.n	20000322 <RTCIF_Pub_IRQHandler>

20000324 <EthernetMAC_IRQHandler>:
20000324:	e7fe      	b.n	20000324 <EthernetMAC_IRQHandler>

20000326 <IAP_IRQHandler>:
20000326:	e7fe      	b.n	20000326 <IAP_IRQHandler>

20000328 <ENVM0_IRQHandler>:
20000328:	e7fe      	b.n	20000328 <ENVM0_IRQHandler>

2000032a <ENVM1_IRQHandler>:
2000032a:	e7fe      	b.n	2000032a <ENVM1_IRQHandler>

2000032c <DMA_IRQHandler>:
2000032c:	e7fe      	b.n	2000032c <DMA_IRQHandler>
2000032e:	e7fe      	b.n	2000032e <DMA_IRQHandler+0x2>
20000330:	e7fe      	b.n	20000330 <DMA_IRQHandler+0x4>

20000332 <SPI0_IRQHandler>:
20000332:	e7fe      	b.n	20000332 <SPI0_IRQHandler>

20000334 <SPI1_IRQHandler>:
20000334:	e7fe      	b.n	20000334 <SPI1_IRQHandler>
20000336:	e7fe      	b.n	20000336 <SPI1_IRQHandler+0x2>

20000338 <I2C0_SMBAlert_IRQHandler>:
20000338:	e7fe      	b.n	20000338 <I2C0_SMBAlert_IRQHandler>

2000033a <I2C0_SMBus_IRQHandler>:
2000033a:	e7fe      	b.n	2000033a <I2C0_SMBus_IRQHandler>
2000033c:	e7fe      	b.n	2000033c <I2C0_SMBus_IRQHandler+0x2>

2000033e <I2C1_SMBAlert_IRQHandler>:
2000033e:	e7fe      	b.n	2000033e <I2C1_SMBAlert_IRQHandler>

20000340 <I2C1_SMBus_IRQHandler>:
20000340:	e7fe      	b.n	20000340 <I2C1_SMBus_IRQHandler>

20000342 <Timer1_IRQHandler>:
20000342:	e7fe      	b.n	20000342 <Timer1_IRQHandler>

20000344 <Timer2_IRQHandler>:
20000344:	e7fe      	b.n	20000344 <Timer2_IRQHandler>

20000346 <PLL_Lock_IRQHandler>:
20000346:	e7fe      	b.n	20000346 <PLL_Lock_IRQHandler>

20000348 <PLL_LockLost_IRQHandler>:
20000348:	e7fe      	b.n	20000348 <PLL_LockLost_IRQHandler>

2000034a <CommError_IRQHandler>:
2000034a:	e7fe      	b.n	2000034a <CommError_IRQHandler>
2000034c:	e7fe      	b.n	2000034c <CommError_IRQHandler+0x2>

2000034e <GPIO0_IRQHandler>:
2000034e:	e7fe      	b.n	2000034e <GPIO0_IRQHandler>

20000350 <GPIO1_IRQHandler>:
20000350:	e7fe      	b.n	20000350 <GPIO1_IRQHandler>

20000352 <GPIO2_IRQHandler>:
20000352:	e7fe      	b.n	20000352 <GPIO2_IRQHandler>

20000354 <GPIO3_IRQHandler>:
20000354:	e7fe      	b.n	20000354 <GPIO3_IRQHandler>

20000356 <GPIO4_IRQHandler>:
20000356:	e7fe      	b.n	20000356 <GPIO4_IRQHandler>

20000358 <GPIO5_IRQHandler>:
20000358:	e7fe      	b.n	20000358 <GPIO5_IRQHandler>

2000035a <GPIO6_IRQHandler>:
2000035a:	e7fe      	b.n	2000035a <GPIO6_IRQHandler>

2000035c <GPIO7_IRQHandler>:
2000035c:	e7fe      	b.n	2000035c <GPIO7_IRQHandler>

2000035e <GPIO8_IRQHandler>:
2000035e:	e7fe      	b.n	2000035e <GPIO8_IRQHandler>

20000360 <GPIO9_IRQHandler>:
20000360:	e7fe      	b.n	20000360 <GPIO9_IRQHandler>

20000362 <GPIO10_IRQHandler>:
20000362:	e7fe      	b.n	20000362 <GPIO10_IRQHandler>

20000364 <GPIO11_IRQHandler>:
20000364:	e7fe      	b.n	20000364 <GPIO11_IRQHandler>

20000366 <GPIO12_IRQHandler>:
20000366:	e7fe      	b.n	20000366 <GPIO12_IRQHandler>

20000368 <GPIO13_IRQHandler>:
20000368:	e7fe      	b.n	20000368 <GPIO13_IRQHandler>

2000036a <GPIO14_IRQHandler>:
2000036a:	e7fe      	b.n	2000036a <GPIO14_IRQHandler>

2000036c <GPIO15_IRQHandler>:
2000036c:	e7fe      	b.n	2000036c <GPIO15_IRQHandler>

2000036e <GPIO16_IRQHandler>:
2000036e:	e7fe      	b.n	2000036e <GPIO16_IRQHandler>

20000370 <GPIO17_IRQHandler>:
20000370:	e7fe      	b.n	20000370 <GPIO17_IRQHandler>

20000372 <GPIO18_IRQHandler>:
20000372:	e7fe      	b.n	20000372 <GPIO18_IRQHandler>

20000374 <GPIO19_IRQHandler>:
20000374:	e7fe      	b.n	20000374 <GPIO19_IRQHandler>

20000376 <GPIO20_IRQHandler>:
20000376:	e7fe      	b.n	20000376 <GPIO20_IRQHandler>

20000378 <GPIO21_IRQHandler>:
20000378:	e7fe      	b.n	20000378 <GPIO21_IRQHandler>

2000037a <GPIO22_IRQHandler>:
2000037a:	e7fe      	b.n	2000037a <GPIO22_IRQHandler>

2000037c <GPIO23_IRQHandler>:
2000037c:	e7fe      	b.n	2000037c <GPIO23_IRQHandler>

2000037e <GPIO24_IRQHandler>:
2000037e:	e7fe      	b.n	2000037e <GPIO24_IRQHandler>

20000380 <GPIO25_IRQHandler>:
20000380:	e7fe      	b.n	20000380 <GPIO25_IRQHandler>

20000382 <GPIO26_IRQHandler>:
20000382:	e7fe      	b.n	20000382 <GPIO26_IRQHandler>

20000384 <GPIO27_IRQHandler>:
20000384:	e7fe      	b.n	20000384 <GPIO27_IRQHandler>

20000386 <GPIO28_IRQHandler>:
20000386:	e7fe      	b.n	20000386 <GPIO28_IRQHandler>

20000388 <GPIO29_IRQHandler>:
20000388:	e7fe      	b.n	20000388 <GPIO29_IRQHandler>

2000038a <GPIO30_IRQHandler>:
2000038a:	e7fe      	b.n	2000038a <GPIO30_IRQHandler>

2000038c <GPIO31_IRQHandler>:
2000038c:	e7fe      	b.n	2000038c <GPIO31_IRQHandler>

2000038e <ACE_PC0_Flag0_IRQHandler>:
2000038e:	e7fe      	b.n	2000038e <ACE_PC0_Flag0_IRQHandler>

20000390 <ACE_PC0_Flag1_IRQHandler>:
20000390:	e7fe      	b.n	20000390 <ACE_PC0_Flag1_IRQHandler>

20000392 <ACE_PC0_Flag2_IRQHandler>:
20000392:	e7fe      	b.n	20000392 <ACE_PC0_Flag2_IRQHandler>

20000394 <ACE_PC0_Flag3_IRQHandler>:
20000394:	e7fe      	b.n	20000394 <ACE_PC0_Flag3_IRQHandler>

20000396 <ACE_PC1_Flag0_IRQHandler>:
20000396:	e7fe      	b.n	20000396 <ACE_PC1_Flag0_IRQHandler>

20000398 <ACE_PC1_Flag1_IRQHandler>:
20000398:	e7fe      	b.n	20000398 <ACE_PC1_Flag1_IRQHandler>

2000039a <ACE_PC1_Flag2_IRQHandler>:
2000039a:	e7fe      	b.n	2000039a <ACE_PC1_Flag2_IRQHandler>

2000039c <ACE_PC1_Flag3_IRQHandler>:
2000039c:	e7fe      	b.n	2000039c <ACE_PC1_Flag3_IRQHandler>

2000039e <ACE_PC2_Flag0_IRQHandler>:
2000039e:	e7fe      	b.n	2000039e <ACE_PC2_Flag0_IRQHandler>

200003a0 <ACE_PC2_Flag1_IRQHandler>:
200003a0:	e7fe      	b.n	200003a0 <ACE_PC2_Flag1_IRQHandler>

200003a2 <ACE_PC2_Flag2_IRQHandler>:
200003a2:	e7fe      	b.n	200003a2 <ACE_PC2_Flag2_IRQHandler>

200003a4 <ACE_PC2_Flag3_IRQHandler>:
200003a4:	e7fe      	b.n	200003a4 <ACE_PC2_Flag3_IRQHandler>

200003a6 <ACE_ADC0_DataValid_IRQHandler>:
200003a6:	e7fe      	b.n	200003a6 <ACE_ADC0_DataValid_IRQHandler>

200003a8 <ACE_ADC1_DataValid_IRQHandler>:
200003a8:	e7fe      	b.n	200003a8 <ACE_ADC1_DataValid_IRQHandler>

200003aa <ACE_ADC2_DataValid_IRQHandler>:
200003aa:	e7fe      	b.n	200003aa <ACE_ADC2_DataValid_IRQHandler>

200003ac <ACE_ADC0_CalDone_IRQHandler>:
200003ac:	e7fe      	b.n	200003ac <ACE_ADC0_CalDone_IRQHandler>

200003ae <ACE_ADC1_CalDone_IRQHandler>:
200003ae:	e7fe      	b.n	200003ae <ACE_ADC1_CalDone_IRQHandler>

200003b0 <ACE_ADC2_CalDone_IRQHandler>:
200003b0:	e7fe      	b.n	200003b0 <ACE_ADC2_CalDone_IRQHandler>

200003b2 <ACE_ADC0_CalStart_IRQHandler>:
200003b2:	e7fe      	b.n	200003b2 <ACE_ADC0_CalStart_IRQHandler>

200003b4 <ACE_ADC1_CalStart_IRQHandler>:
200003b4:	e7fe      	b.n	200003b4 <ACE_ADC1_CalStart_IRQHandler>

200003b6 <ACE_ADC2_CalStart_IRQHandler>:
200003b6:	e7fe      	b.n	200003b6 <ACE_ADC2_CalStart_IRQHandler>

200003b8 <ACE_Comp0_Fall_IRQHandler>:
200003b8:	e7fe      	b.n	200003b8 <ACE_Comp0_Fall_IRQHandler>

200003ba <ACE_Comp1_Fall_IRQHandler>:
200003ba:	e7fe      	b.n	200003ba <ACE_Comp1_Fall_IRQHandler>

200003bc <ACE_Comp2_Fall_IRQHandler>:
200003bc:	e7fe      	b.n	200003bc <ACE_Comp2_Fall_IRQHandler>

200003be <ACE_Comp3_Fall_IRQHandler>:
200003be:	e7fe      	b.n	200003be <ACE_Comp3_Fall_IRQHandler>

200003c0 <ACE_Comp4_Fall_IRQHandler>:
200003c0:	e7fe      	b.n	200003c0 <ACE_Comp4_Fall_IRQHandler>

200003c2 <ACE_Comp5_Fall_IRQHandler>:
200003c2:	e7fe      	b.n	200003c2 <ACE_Comp5_Fall_IRQHandler>

200003c4 <ACE_Comp6_Fall_IRQHandler>:
200003c4:	e7fe      	b.n	200003c4 <ACE_Comp6_Fall_IRQHandler>

200003c6 <ACE_Comp7_Fall_IRQHandler>:
200003c6:	e7fe      	b.n	200003c6 <ACE_Comp7_Fall_IRQHandler>

200003c8 <ACE_Comp8_Fall_IRQHandler>:
200003c8:	e7fe      	b.n	200003c8 <ACE_Comp8_Fall_IRQHandler>

200003ca <ACE_Comp9_Fall_IRQHandler>:
200003ca:	e7fe      	b.n	200003ca <ACE_Comp9_Fall_IRQHandler>

200003cc <ACE_Comp10_Fall_IRQHandler>:
200003cc:	e7fe      	b.n	200003cc <ACE_Comp10_Fall_IRQHandler>

200003ce <ACE_Comp11_Fall_IRQHandler>:
200003ce:	e7fe      	b.n	200003ce <ACE_Comp11_Fall_IRQHandler>

200003d0 <ACE_Comp0_Rise_IRQHandler>:
200003d0:	e7fe      	b.n	200003d0 <ACE_Comp0_Rise_IRQHandler>

200003d2 <ACE_Comp1_Rise_IRQHandler>:
200003d2:	e7fe      	b.n	200003d2 <ACE_Comp1_Rise_IRQHandler>

200003d4 <ACE_Comp2_Rise_IRQHandler>:
200003d4:	e7fe      	b.n	200003d4 <ACE_Comp2_Rise_IRQHandler>

200003d6 <ACE_Comp3_Rise_IRQHandler>:
200003d6:	e7fe      	b.n	200003d6 <ACE_Comp3_Rise_IRQHandler>

200003d8 <ACE_Comp4_Rise_IRQHandler>:
200003d8:	e7fe      	b.n	200003d8 <ACE_Comp4_Rise_IRQHandler>

200003da <ACE_Comp5_Rise_IRQHandler>:
200003da:	e7fe      	b.n	200003da <ACE_Comp5_Rise_IRQHandler>

200003dc <ACE_Comp6_Rise_IRQHandler>:
200003dc:	e7fe      	b.n	200003dc <ACE_Comp6_Rise_IRQHandler>

200003de <ACE_Comp7_Rise_IRQHandler>:
200003de:	e7fe      	b.n	200003de <ACE_Comp7_Rise_IRQHandler>

200003e0 <ACE_Comp8_Rise_IRQHandler>:
200003e0:	e7fe      	b.n	200003e0 <ACE_Comp8_Rise_IRQHandler>

200003e2 <ACE_Comp9_Rise_IRQHandler>:
200003e2:	e7fe      	b.n	200003e2 <ACE_Comp9_Rise_IRQHandler>

200003e4 <ACE_Comp10_Rise_IRQHandler>:
200003e4:	e7fe      	b.n	200003e4 <ACE_Comp10_Rise_IRQHandler>

200003e6 <ACE_Comp11_Rise_IRQHandler>:
200003e6:	e7fe      	b.n	200003e6 <ACE_Comp11_Rise_IRQHandler>

200003e8 <ACE_ADC0_FifoFull_IRQHandler>:
200003e8:	e7fe      	b.n	200003e8 <ACE_ADC0_FifoFull_IRQHandler>

200003ea <ACE_ADC0_FifoAFull_IRQHandler>:
200003ea:	e7fe      	b.n	200003ea <ACE_ADC0_FifoAFull_IRQHandler>

200003ec <ACE_ADC0_FifoEmpty_IRQHandler>:
200003ec:	e7fe      	b.n	200003ec <ACE_ADC0_FifoEmpty_IRQHandler>

200003ee <ACE_ADC1_FifoFull_IRQHandler>:
200003ee:	e7fe      	b.n	200003ee <ACE_ADC1_FifoFull_IRQHandler>

200003f0 <ACE_ADC1_FifoAFull_IRQHandler>:
200003f0:	e7fe      	b.n	200003f0 <ACE_ADC1_FifoAFull_IRQHandler>

200003f2 <ACE_ADC1_FifoEmpty_IRQHandler>:
200003f2:	e7fe      	b.n	200003f2 <ACE_ADC1_FifoEmpty_IRQHandler>

200003f4 <ACE_ADC2_FifoFull_IRQHandler>:
200003f4:	e7fe      	b.n	200003f4 <ACE_ADC2_FifoFull_IRQHandler>

200003f6 <ACE_ADC2_FifoAFull_IRQHandler>:
200003f6:	e7fe      	b.n	200003f6 <ACE_ADC2_FifoAFull_IRQHandler>

200003f8 <ACE_ADC2_FifoEmpty_IRQHandler>:
200003f8:	e7fe      	b.n	200003f8 <ACE_ADC2_FifoEmpty_IRQHandler>

200003fa <ACE_PPE_Flag0_IRQHandler>:
200003fa:	e7fe      	b.n	200003fa <ACE_PPE_Flag0_IRQHandler>

200003fc <ACE_PPE_Flag1_IRQHandler>:
200003fc:	e7fe      	b.n	200003fc <ACE_PPE_Flag1_IRQHandler>

200003fe <ACE_PPE_Flag2_IRQHandler>:
200003fe:	e7fe      	b.n	200003fe <ACE_PPE_Flag2_IRQHandler>

20000400 <ACE_PPE_Flag3_IRQHandler>:
20000400:	e7fe      	b.n	20000400 <ACE_PPE_Flag3_IRQHandler>

20000402 <ACE_PPE_Flag4_IRQHandler>:
20000402:	e7fe      	b.n	20000402 <ACE_PPE_Flag4_IRQHandler>

20000404 <ACE_PPE_Flag5_IRQHandler>:
20000404:	e7fe      	b.n	20000404 <ACE_PPE_Flag5_IRQHandler>

20000406 <ACE_PPE_Flag6_IRQHandler>:
20000406:	e7fe      	b.n	20000406 <ACE_PPE_Flag6_IRQHandler>

20000408 <ACE_PPE_Flag7_IRQHandler>:
20000408:	e7fe      	b.n	20000408 <ACE_PPE_Flag7_IRQHandler>

2000040a <ACE_PPE_Flag8_IRQHandler>:
2000040a:	e7fe      	b.n	2000040a <ACE_PPE_Flag8_IRQHandler>

2000040c <ACE_PPE_Flag9_IRQHandler>:
2000040c:	e7fe      	b.n	2000040c <ACE_PPE_Flag9_IRQHandler>

2000040e <ACE_PPE_Flag10_IRQHandler>:
2000040e:	e7fe      	b.n	2000040e <ACE_PPE_Flag10_IRQHandler>

20000410 <ACE_PPE_Flag11_IRQHandler>:
20000410:	e7fe      	b.n	20000410 <ACE_PPE_Flag11_IRQHandler>

20000412 <ACE_PPE_Flag12_IRQHandler>:
20000412:	e7fe      	b.n	20000412 <ACE_PPE_Flag12_IRQHandler>

20000414 <ACE_PPE_Flag13_IRQHandler>:
20000414:	e7fe      	b.n	20000414 <ACE_PPE_Flag13_IRQHandler>

20000416 <ACE_PPE_Flag14_IRQHandler>:
20000416:	e7fe      	b.n	20000416 <ACE_PPE_Flag14_IRQHandler>

20000418 <ACE_PPE_Flag15_IRQHandler>:
20000418:	e7fe      	b.n	20000418 <ACE_PPE_Flag15_IRQHandler>

2000041a <ACE_PPE_Flag16_IRQHandler>:
2000041a:	e7fe      	b.n	2000041a <ACE_PPE_Flag16_IRQHandler>

2000041c <ACE_PPE_Flag17_IRQHandler>:
2000041c:	e7fe      	b.n	2000041c <ACE_PPE_Flag17_IRQHandler>

2000041e <ACE_PPE_Flag18_IRQHandler>:
2000041e:	e7fe      	b.n	2000041e <ACE_PPE_Flag18_IRQHandler>

20000420 <ACE_PPE_Flag19_IRQHandler>:
20000420:	e7fe      	b.n	20000420 <ACE_PPE_Flag19_IRQHandler>

20000422 <ACE_PPE_Flag20_IRQHandler>:
20000422:	e7fe      	b.n	20000422 <ACE_PPE_Flag20_IRQHandler>

20000424 <ACE_PPE_Flag21_IRQHandler>:
20000424:	e7fe      	b.n	20000424 <ACE_PPE_Flag21_IRQHandler>

20000426 <ACE_PPE_Flag22_IRQHandler>:
20000426:	e7fe      	b.n	20000426 <ACE_PPE_Flag22_IRQHandler>

20000428 <ACE_PPE_Flag23_IRQHandler>:
20000428:	e7fe      	b.n	20000428 <ACE_PPE_Flag23_IRQHandler>

2000042a <ACE_PPE_Flag24_IRQHandler>:
2000042a:	e7fe      	b.n	2000042a <ACE_PPE_Flag24_IRQHandler>

2000042c <ACE_PPE_Flag25_IRQHandler>:
2000042c:	e7fe      	b.n	2000042c <ACE_PPE_Flag25_IRQHandler>

2000042e <ACE_PPE_Flag26_IRQHandler>:
2000042e:	e7fe      	b.n	2000042e <ACE_PPE_Flag26_IRQHandler>

20000430 <ACE_PPE_Flag27_IRQHandler>:
20000430:	e7fe      	b.n	20000430 <ACE_PPE_Flag27_IRQHandler>

20000432 <ACE_PPE_Flag28_IRQHandler>:
20000432:	e7fe      	b.n	20000432 <ACE_PPE_Flag28_IRQHandler>

20000434 <ACE_PPE_Flag29_IRQHandler>:
20000434:	e7fe      	b.n	20000434 <ACE_PPE_Flag29_IRQHandler>

20000436 <ACE_PPE_Flag30_IRQHandler>:
20000436:	e7fe      	b.n	20000436 <ACE_PPE_Flag30_IRQHandler>

20000438 <ACE_PPE_Flag31_IRQHandler>:
20000438:	e7fe      	b.n	20000438 <ACE_PPE_Flag31_IRQHandler>
2000043a:	0000      	.short	0x0000
2000043c:	20002019 	.word	0x20002019
20000440:	00000000 	.word	0x00000000
20000444:	20000000 	.word	0x20000000
20000448:	20000000 	.word	0x20000000
2000044c:	20006590 	.word	0x20006590
20000450:	20006590 	.word	0x20006590
20000454:	20006590 	.word	0x20006590
20000458:	20006ab4 	.word	0x20006ab4
2000045c:	00000000 	.word	0x00000000
20000460:	20006ab4 	.word	0x20006ab4
20000464:	20006c30 	.word	0x20006c30
20000468:	20002bad 	.word	0x20002bad
2000046c:	20000671 	.word	0x20000671

20000470 <__do_global_dtors_aux>:
20000470:	f646 23b4 	movw	r3, #27316	; 0x6ab4
20000474:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000478:	781a      	ldrb	r2, [r3, #0]
2000047a:	b90a      	cbnz	r2, 20000480 <__do_global_dtors_aux+0x10>
2000047c:	2001      	movs	r0, #1
2000047e:	7018      	strb	r0, [r3, #0]
20000480:	4770      	bx	lr
20000482:	bf00      	nop

20000484 <frame_dummy>:
20000484:	f246 5090 	movw	r0, #26000	; 0x6590
20000488:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000048c:	b508      	push	{r3, lr}
2000048e:	6803      	ldr	r3, [r0, #0]
20000490:	b12b      	cbz	r3, 2000049e <frame_dummy+0x1a>
20000492:	f240 0300 	movw	r3, #0
20000496:	f2c0 0300 	movt	r3, #0
2000049a:	b103      	cbz	r3, 2000049e <frame_dummy+0x1a>
2000049c:	4798      	blx	r3
2000049e:	bd08      	pop	{r3, pc}

200004a0 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
200004a0:	b480      	push	{r7}
200004a2:	b083      	sub	sp, #12
200004a4:	af00      	add	r7, sp, #0
200004a6:	4603      	mov	r3, r0
200004a8:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
200004aa:	f24e 1300 	movw	r3, #57600	; 0xe100
200004ae:	f2ce 0300 	movt	r3, #57344	; 0xe000
200004b2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
200004b6:	ea4f 1252 	mov.w	r2, r2, lsr #5
200004ba:	88f9      	ldrh	r1, [r7, #6]
200004bc:	f001 011f 	and.w	r1, r1, #31
200004c0:	f04f 0001 	mov.w	r0, #1
200004c4:	fa00 f101 	lsl.w	r1, r0, r1
200004c8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
200004cc:	f107 070c 	add.w	r7, r7, #12
200004d0:	46bd      	mov	sp, r7
200004d2:	bc80      	pop	{r7}
200004d4:	4770      	bx	lr
200004d6:	bf00      	nop

200004d8 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
200004d8:	b480      	push	{r7}
200004da:	b083      	sub	sp, #12
200004dc:	af00      	add	r7, sp, #0
200004de:	4603      	mov	r3, r0
200004e0:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
200004e2:	f24e 1300 	movw	r3, #57600	; 0xe100
200004e6:	f2ce 0300 	movt	r3, #57344	; 0xe000
200004ea:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
200004ee:	ea4f 1252 	mov.w	r2, r2, lsr #5
200004f2:	88f9      	ldrh	r1, [r7, #6]
200004f4:	f001 011f 	and.w	r1, r1, #31
200004f8:	f04f 0001 	mov.w	r0, #1
200004fc:	fa00 f101 	lsl.w	r1, r0, r1
20000500:	f102 0260 	add.w	r2, r2, #96	; 0x60
20000504:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20000508:	f107 070c 	add.w	r7, r7, #12
2000050c:	46bd      	mov	sp, r7
2000050e:	bc80      	pop	{r7}
20000510:	4770      	bx	lr
20000512:	bf00      	nop

20000514 <logcalculator>:
#include<stdlib.h>
#include<stdio.h>
#include<assert.h>
#include<math.h>

double logcalculator(int pow){
20000514:	b580      	push	{r7, lr}
20000516:	b082      	sub	sp, #8
20000518:	af00      	add	r7, sp, #0
2000051a:	6078      	str	r0, [r7, #4]
	return exp(pow) + 30;
2000051c:	6878      	ldr	r0, [r7, #4]
2000051e:	f001 ffef 	bl	20002500 <__aeabi_i2d>
20000522:	4602      	mov	r2, r0
20000524:	460b      	mov	r3, r1
20000526:	4610      	mov	r0, r2
20000528:	4619      	mov	r1, r3
2000052a:	f005 fcfd 	bl	20005f28 <exp>
2000052e:	4602      	mov	r2, r0
20000530:	460b      	mov	r3, r1
20000532:	4610      	mov	r0, r2
20000534:	4619      	mov	r1, r3
20000536:	f04f 0200 	mov.w	r2, #0
2000053a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
2000053e:	f503 1378 	add.w	r3, r3, #4063232	; 0x3e0000
20000542:	f001 fe91 	bl	20002268 <__adddf3>
20000546:	4602      	mov	r2, r0
20000548:	460b      	mov	r3, r1
}
2000054a:	4610      	mov	r0, r2
2000054c:	4619      	mov	r1, r3
2000054e:	f107 0708 	add.w	r7, r7, #8
20000552:	46bd      	mov	sp, r7
20000554:	bd80      	pop	{r7, pc}
20000556:	bf00      	nop

20000558 <Fabric_IRQHandler>:

__attribute__ ((interrupt)) void Fabric_IRQHandler( void )
{
20000558:	4668      	mov	r0, sp
2000055a:	f020 0107 	bic.w	r1, r0, #7
2000055e:	468d      	mov	sp, r1
20000560:	b5f1      	push	{r0, r4, r5, r6, r7, lr}
20000562:	b084      	sub	sp, #16
20000564:	af00      	add	r7, sp, #0
	int distance = measure();
20000566:	f000 f9c5 	bl	200008f4 <measure>
2000056a:	4603      	mov	r3, r0
2000056c:	603b      	str	r3, [r7, #0]
		if(distance == -1){
2000056e:	683b      	ldr	r3, [r7, #0]
20000570:	f1b3 3fff 	cmp.w	r3, #4294967295
20000574:	d10f      	bne.n	20000596 <Fabric_IRQHandler+0x3e>
			assert(0);
20000576:	f246 30a4 	movw	r0, #25508	; 0x63a4
2000057a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000057e:	f04f 0112 	mov.w	r1, #18
20000582:	f246 32b4 	movw	r2, #25524	; 0x63b4
20000586:	f2c2 0200 	movt	r2, #8192	; 0x2000
2000058a:	f246 33b0 	movw	r3, #25520	; 0x63b0
2000058e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000592:	f002 fab5 	bl	20002b00 <__assert_func>
		}
		int assign_level = 5;
20000596:	f04f 0305 	mov.w	r3, #5
2000059a:	607b      	str	r3, [r7, #4]
		int power = 2;
2000059c:	f04f 0302 	mov.w	r3, #2
200005a0:	60bb      	str	r3, [r7, #8]
		int level = -1;
200005a2:	f04f 33ff 	mov.w	r3, #4294967295
200005a6:	60fb      	str	r3, [r7, #12]

		while(assign_level >= 0 && level == -1){
200005a8:	e023      	b.n	200005f2 <Fabric_IRQHandler+0x9a>
			if(distance < logcalculator(power)){
200005aa:	6838      	ldr	r0, [r7, #0]
200005ac:	f001 ffa8 	bl	20002500 <__aeabi_i2d>
200005b0:	4604      	mov	r4, r0
200005b2:	460d      	mov	r5, r1
200005b4:	68b8      	ldr	r0, [r7, #8]
200005b6:	f7ff ffad 	bl	20000514 <logcalculator>
200005ba:	4602      	mov	r2, r0
200005bc:	460b      	mov	r3, r1
200005be:	f04f 0100 	mov.w	r1, #0
200005c2:	460e      	mov	r6, r1
200005c4:	4620      	mov	r0, r4
200005c6:	4629      	mov	r1, r5
200005c8:	f002 fa72 	bl	20002ab0 <__aeabi_dcmplt>
200005cc:	4603      	mov	r3, r0
200005ce:	2b00      	cmp	r3, #0
200005d0:	d002      	beq.n	200005d8 <Fabric_IRQHandler+0x80>
200005d2:	f04f 0301 	mov.w	r3, #1
200005d6:	461e      	mov	r6, r3
200005d8:	b2f3      	uxtb	r3, r6
200005da:	2b00      	cmp	r3, #0
200005dc:	d001      	beq.n	200005e2 <Fabric_IRQHandler+0x8a>
				level = assign_level;
200005de:	687b      	ldr	r3, [r7, #4]
200005e0:	60fb      	str	r3, [r7, #12]
			}
			assign_level--;
200005e2:	687b      	ldr	r3, [r7, #4]
200005e4:	f103 33ff 	add.w	r3, r3, #4294967295
200005e8:	607b      	str	r3, [r7, #4]
			power++;
200005ea:	68bb      	ldr	r3, [r7, #8]
200005ec:	f103 0301 	add.w	r3, r3, #1
200005f0:	60bb      	str	r3, [r7, #8]
		}
		int assign_level = 5;
		int power = 2;
		int level = -1;

		while(assign_level >= 0 && level == -1){
200005f2:	687b      	ldr	r3, [r7, #4]
200005f4:	2b00      	cmp	r3, #0
200005f6:	db03      	blt.n	20000600 <Fabric_IRQHandler+0xa8>
200005f8:	68fb      	ldr	r3, [r7, #12]
200005fa:	f1b3 3fff 	cmp.w	r3, #4294967295
200005fe:	d0d4      	beq.n	200005aa <Fabric_IRQHandler+0x52>
			}
			assign_level--;
			power++;
		}

		if(level == -1){
20000600:	68fb      	ldr	r3, [r7, #12]
20000602:	f1b3 3fff 	cmp.w	r3, #4294967295
20000606:	d02a      	beq.n	2000065e <Fabric_IRQHandler+0x106>
			// fail
			return 1;
		}

		// call the level to the motor control
		MSS_I2C_init( &g_mss_i2c1, DRV2605_ADDR, MSS_I2C_PCLK_DIV_256 );
20000608:	f646 30b4 	movw	r0, #27572	; 0x6bb4
2000060c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000610:	f04f 015a 	mov.w	r1, #90	; 0x5a
20000614:	f04f 0200 	mov.w	r2, #0
20000618:	f000 fe3a 	bl	20001290 <MSS_I2C_init>

		init();
2000061c:	f000 f8d2 	bl	200007c4 <init>
		selectLibrary(1);
20000620:	f04f 0001 	mov.w	r0, #1
20000624:	f000 f93c 	bl	200008a0 <selectLibrary>

		// I2C trigger by sending 'go' command
		// default, internal trigger when sending GO command
		setMode(DRV2605_MODE_INTTRIG);
20000628:	f04f 0000 	mov.w	r0, #0
2000062c:	f000 f952 	bl	200008d4 <setMode>

		setWaveform(0, 69 - level);
20000630:	68fb      	ldr	r3, [r7, #12]
20000632:	b2db      	uxtb	r3, r3
20000634:	f1c3 0345 	rsb	r3, r3, #69	; 0x45
20000638:	b2db      	uxtb	r3, r3
2000063a:	f04f 0000 	mov.w	r0, #0
2000063e:	4619      	mov	r1, r3
20000640:	f000 f91a 	bl	20000878 <setWaveform>
		setWaveform(1, 0);       // end waveform
20000644:	f04f 0001 	mov.w	r0, #1
20000648:	f04f 0100 	mov.w	r1, #0
2000064c:	f000 f914 	bl	20000878 <setWaveform>

		go();
20000650:	f000 f936 	bl	200008c0 <go>
    NVIC_ClearPendingIRQ( Fabric_IRQn );
20000654:	f04f 001f 	mov.w	r0, #31
20000658:	f7ff ff3e 	bl	200004d8 <NVIC_ClearPendingIRQ>
2000065c:	e000      	b.n	20000660 <Fabric_IRQHandler+0x108>
			power++;
		}

		if(level == -1){
			// fail
			return 1;
2000065e:	bf00      	nop
		setWaveform(0, 69 - level);
		setWaveform(1, 0);       // end waveform

		go();
    NVIC_ClearPendingIRQ( Fabric_IRQn );
}
20000660:	f107 0710 	add.w	r7, r7, #16
20000664:	46bd      	mov	sp, r7
20000666:	e8bd 40f1 	ldmia.w	sp!, {r0, r4, r5, r6, r7, lr}
2000066a:	4685      	mov	sp, r0
2000066c:	4770      	bx	lr
2000066e:	bf00      	nop

20000670 <main>:
int main(){
20000670:	b580      	push	{r7, lr}
20000672:	af00      	add	r7, sp, #0
    NVIC_EnableIRQ(Fabric_IRQn);
20000674:	f04f 001f 	mov.w	r0, #31
20000678:	f7ff ff12 	bl	200004a0 <NVIC_EnableIRQ>
    while(1){
    }
2000067c:	e7fe      	b.n	2000067c <main+0xc>
2000067e:	bf00      	nop

20000680 <readRegister8>:
//
//
//    printf("d", status);
//}

uint8_t readRegister8(uint8_t reg){
20000680:	b580      	push	{r7, lr}
20000682:	b086      	sub	sp, #24
20000684:	af02      	add	r7, sp, #8
20000686:	4603      	mov	r3, r0
20000688:	71fb      	strb	r3, [r7, #7]
	uint8_t status;
	MSS_I2C_write( &g_mss_i2c1, DRV2605_ADDR, &reg, 1,
2000068a:	f107 0307 	add.w	r3, r7, #7
2000068e:	f04f 0200 	mov.w	r2, #0
20000692:	9200      	str	r2, [sp, #0]
20000694:	f646 30b4 	movw	r0, #27572	; 0x6bb4
20000698:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000069c:	f04f 015a 	mov.w	r1, #90	; 0x5a
200006a0:	461a      	mov	r2, r3
200006a2:	f04f 0301 	mov.w	r3, #1
200006a6:	f000 fea9 	bl	200013fc <MSS_I2C_write>
	                      MSS_I2C_RELEASE_BUS );
	status = MSS_I2C_wait_complete( &g_mss_i2c1, MSS_I2C_NO_TIMEOUT );
200006aa:	f646 30b4 	movw	r0, #27572	; 0x6bb4
200006ae:	f2c2 0000 	movt	r0, #8192	; 0x2000
200006b2:	f04f 0100 	mov.w	r1, #0
200006b6:	f000 ff95 	bl	200015e4 <MSS_I2C_wait_complete>
200006ba:	4603      	mov	r3, r0
200006bc:	73fb      	strb	r3, [r7, #15]
	assert(status == 0);
200006be:	7bfb      	ldrb	r3, [r7, #15]
200006c0:	2b00      	cmp	r3, #0
200006c2:	d00f      	beq.n	200006e4 <readRegister8+0x64>
200006c4:	f246 30c8 	movw	r0, #25544	; 0x63c8
200006c8:	f2c2 0000 	movt	r0, #8192	; 0x2000
200006cc:	f04f 011d 	mov.w	r1, #29
200006d0:	f246 32f8 	movw	r2, #25592	; 0x63f8
200006d4:	f2c2 0200 	movt	r2, #8192	; 0x2000
200006d8:	f246 33dc 	movw	r3, #25564	; 0x63dc
200006dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200006e0:	f002 fa0e 	bl	20002b00 <__assert_func>
	uint8_t ret[1];
	MSS_I2C_read( &g_mss_i2c1, DRV2605_ADDR, ret, 1, MSS_I2C_RELEASE_BUS );
200006e4:	f107 030c 	add.w	r3, r7, #12
200006e8:	f04f 0200 	mov.w	r2, #0
200006ec:	9200      	str	r2, [sp, #0]
200006ee:	f646 30b4 	movw	r0, #27572	; 0x6bb4
200006f2:	f2c2 0000 	movt	r0, #8192	; 0x2000
200006f6:	f04f 015a 	mov.w	r1, #90	; 0x5a
200006fa:	461a      	mov	r2, r3
200006fc:	f04f 0301 	mov.w	r3, #1
20000700:	f000 fef6 	bl	200014f0 <MSS_I2C_read>
	status = MSS_I2C_wait_complete( &g_mss_i2c1, MSS_I2C_NO_TIMEOUT );
20000704:	f646 30b4 	movw	r0, #27572	; 0x6bb4
20000708:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000070c:	f04f 0100 	mov.w	r1, #0
20000710:	f000 ff68 	bl	200015e4 <MSS_I2C_wait_complete>
20000714:	4603      	mov	r3, r0
20000716:	73fb      	strb	r3, [r7, #15]
	assert(status == 0);
20000718:	7bfb      	ldrb	r3, [r7, #15]
2000071a:	2b00      	cmp	r3, #0
2000071c:	d00f      	beq.n	2000073e <readRegister8+0xbe>
2000071e:	f246 30c8 	movw	r0, #25544	; 0x63c8
20000722:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000726:	f04f 0121 	mov.w	r1, #33	; 0x21
2000072a:	f246 32f8 	movw	r2, #25592	; 0x63f8
2000072e:	f2c2 0200 	movt	r2, #8192	; 0x2000
20000732:	f246 33dc 	movw	r3, #25564	; 0x63dc
20000736:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000073a:	f002 f9e1 	bl	20002b00 <__assert_func>
	return *ret;
2000073e:	7b3b      	ldrb	r3, [r7, #12]
}
20000740:	4618      	mov	r0, r3
20000742:	f107 0710 	add.w	r7, r7, #16
20000746:	46bd      	mov	sp, r7
20000748:	bd80      	pop	{r7, pc}
2000074a:	bf00      	nop

2000074c <writeRegister8>:


void writeRegister8(uint8_t reg, uint8_t val){
2000074c:	b580      	push	{r7, lr}
2000074e:	b086      	sub	sp, #24
20000750:	af02      	add	r7, sp, #8
20000752:	4602      	mov	r2, r0
20000754:	460b      	mov	r3, r1
20000756:	71fa      	strb	r2, [r7, #7]
20000758:	71bb      	strb	r3, [r7, #6]
	uint8_t status;
	uint8_t buffer[2] = {reg, val};
2000075a:	79fb      	ldrb	r3, [r7, #7]
2000075c:	733b      	strb	r3, [r7, #12]
2000075e:	79bb      	ldrb	r3, [r7, #6]
20000760:	737b      	strb	r3, [r7, #13]
	MSS_I2C_write( &g_mss_i2c1, DRV2605_ADDR, buffer, 2, MSS_I2C_RELEASE_BUS );
20000762:	f107 030c 	add.w	r3, r7, #12
20000766:	f04f 0200 	mov.w	r2, #0
2000076a:	9200      	str	r2, [sp, #0]
2000076c:	f646 30b4 	movw	r0, #27572	; 0x6bb4
20000770:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000774:	f04f 015a 	mov.w	r1, #90	; 0x5a
20000778:	461a      	mov	r2, r3
2000077a:	f04f 0302 	mov.w	r3, #2
2000077e:	f000 fe3d 	bl	200013fc <MSS_I2C_write>
	status = MSS_I2C_wait_complete( &g_mss_i2c1, MSS_I2C_NO_TIMEOUT );
20000782:	f646 30b4 	movw	r0, #27572	; 0x6bb4
20000786:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000078a:	f04f 0100 	mov.w	r1, #0
2000078e:	f000 ff29 	bl	200015e4 <MSS_I2C_wait_complete>
20000792:	4603      	mov	r3, r0
20000794:	73fb      	strb	r3, [r7, #15]
	assert(status == 0);
20000796:	7bfb      	ldrb	r3, [r7, #15]
20000798:	2b00      	cmp	r3, #0
2000079a:	d00f      	beq.n	200007bc <writeRegister8+0x70>
2000079c:	f246 30c8 	movw	r0, #25544	; 0x63c8
200007a0:	f2c2 0000 	movt	r0, #8192	; 0x2000
200007a4:	f04f 012b 	mov.w	r1, #43	; 0x2b
200007a8:	f246 32e8 	movw	r2, #25576	; 0x63e8
200007ac:	f2c2 0200 	movt	r2, #8192	; 0x2000
200007b0:	f246 33dc 	movw	r3, #25564	; 0x63dc
200007b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200007b8:	f002 f9a2 	bl	20002b00 <__assert_func>
}
200007bc:	f107 0710 	add.w	r7, r7, #16
200007c0:	46bd      	mov	sp, r7
200007c2:	bd80      	pop	{r7, pc}

200007c4 <init>:

int init() {
200007c4:	b580      	push	{r7, lr}
200007c6:	b082      	sub	sp, #8
200007c8:	af00      	add	r7, sp, #0
  //uint8_t id = readRegister8(DRV2605_REG_STATUS);
  //Serial.print("Status 0x"); Serial.println(id, HEX);

  writeRegister8(DRV2605_REG_MODE, 0x00); // out of standby
200007ca:	f04f 0001 	mov.w	r0, #1
200007ce:	f04f 0100 	mov.w	r1, #0
200007d2:	f7ff ffbb 	bl	2000074c <writeRegister8>

  writeRegister8(DRV2605_REG_RTPIN, 0x00); // no real-time-playback
200007d6:	f04f 0002 	mov.w	r0, #2
200007da:	f04f 0100 	mov.w	r1, #0
200007de:	f7ff ffb5 	bl	2000074c <writeRegister8>

  writeRegister8(DRV2605_REG_WAVESEQ1, 1); // strong click
200007e2:	f04f 0004 	mov.w	r0, #4
200007e6:	f04f 0101 	mov.w	r1, #1
200007ea:	f7ff ffaf 	bl	2000074c <writeRegister8>
  writeRegister8(DRV2605_REG_WAVESEQ2, 0); // end sequence
200007ee:	f04f 0005 	mov.w	r0, #5
200007f2:	f04f 0100 	mov.w	r1, #0
200007f6:	f7ff ffa9 	bl	2000074c <writeRegister8>

  writeRegister8(DRV2605_REG_OVERDRIVE, 0); // no overdrive
200007fa:	f04f 000d 	mov.w	r0, #13
200007fe:	f04f 0100 	mov.w	r1, #0
20000802:	f7ff ffa3 	bl	2000074c <writeRegister8>

  writeRegister8(DRV2605_REG_SUSTAINPOS, 0);
20000806:	f04f 000e 	mov.w	r0, #14
2000080a:	f04f 0100 	mov.w	r1, #0
2000080e:	f7ff ff9d 	bl	2000074c <writeRegister8>
  writeRegister8(DRV2605_REG_SUSTAINNEG, 0);
20000812:	f04f 000f 	mov.w	r0, #15
20000816:	f04f 0100 	mov.w	r1, #0
2000081a:	f7ff ff97 	bl	2000074c <writeRegister8>
  writeRegister8(DRV2605_REG_BREAK, 0);
2000081e:	f04f 0010 	mov.w	r0, #16
20000822:	f04f 0100 	mov.w	r1, #0
20000826:	f7ff ff91 	bl	2000074c <writeRegister8>
  writeRegister8(DRV2605_REG_AUDIOMAX, 0x64);
2000082a:	f04f 0013 	mov.w	r0, #19
2000082e:	f04f 0164 	mov.w	r1, #100	; 0x64
20000832:	f7ff ff8b 	bl	2000074c <writeRegister8>

  // ERM open loop

  // turn off N_ERM_LRA
  writeRegister8(DRV2605_REG_FEEDBACK, readRegister8(DRV2605_REG_FEEDBACK) & 0x7F);
20000836:	f04f 001a 	mov.w	r0, #26
2000083a:	f7ff ff21 	bl	20000680 <readRegister8>
2000083e:	4603      	mov	r3, r0
20000840:	f003 037f 	and.w	r3, r3, #127	; 0x7f
20000844:	f04f 001a 	mov.w	r0, #26
20000848:	4619      	mov	r1, r3
2000084a:	f7ff ff7f 	bl	2000074c <writeRegister8>
  // turn on ERM_OPEN_LOOP
  uint8_t val = readRegister8(DRV2605_REG_CONTROL3) | 0x20;
2000084e:	f04f 001d 	mov.w	r0, #29
20000852:	f7ff ff15 	bl	20000680 <readRegister8>
20000856:	4603      	mov	r3, r0
20000858:	f043 0320 	orr.w	r3, r3, #32
2000085c:	71fb      	strb	r3, [r7, #7]
  writeRegister8(DRV2605_REG_CONTROL3, val);
2000085e:	79fb      	ldrb	r3, [r7, #7]
20000860:	f04f 001d 	mov.w	r0, #29
20000864:	4619      	mov	r1, r3
20000866:	f7ff ff71 	bl	2000074c <writeRegister8>

  return 1;
2000086a:	f04f 0301 	mov.w	r3, #1
}
2000086e:	4618      	mov	r0, r3
20000870:	f107 0708 	add.w	r7, r7, #8
20000874:	46bd      	mov	sp, r7
20000876:	bd80      	pop	{r7, pc}

20000878 <setWaveform>:

void setWaveform(uint8_t slot, uint8_t w) {
20000878:	b580      	push	{r7, lr}
2000087a:	b082      	sub	sp, #8
2000087c:	af00      	add	r7, sp, #0
2000087e:	4602      	mov	r2, r0
20000880:	460b      	mov	r3, r1
20000882:	71fa      	strb	r2, [r7, #7]
20000884:	71bb      	strb	r3, [r7, #6]
  writeRegister8(DRV2605_REG_WAVESEQ1+slot, w);
20000886:	79fb      	ldrb	r3, [r7, #7]
20000888:	f103 0304 	add.w	r3, r3, #4
2000088c:	b2da      	uxtb	r2, r3
2000088e:	79bb      	ldrb	r3, [r7, #6]
20000890:	4610      	mov	r0, r2
20000892:	4619      	mov	r1, r3
20000894:	f7ff ff5a 	bl	2000074c <writeRegister8>
}
20000898:	f107 0708 	add.w	r7, r7, #8
2000089c:	46bd      	mov	sp, r7
2000089e:	bd80      	pop	{r7, pc}

200008a0 <selectLibrary>:

void selectLibrary(uint8_t lib) {
200008a0:	b580      	push	{r7, lr}
200008a2:	b082      	sub	sp, #8
200008a4:	af00      	add	r7, sp, #0
200008a6:	4603      	mov	r3, r0
200008a8:	71fb      	strb	r3, [r7, #7]
  writeRegister8(DRV2605_REG_LIBRARY, lib);
200008aa:	79fb      	ldrb	r3, [r7, #7]
200008ac:	f04f 0003 	mov.w	r0, #3
200008b0:	4619      	mov	r1, r3
200008b2:	f7ff ff4b 	bl	2000074c <writeRegister8>
}
200008b6:	f107 0708 	add.w	r7, r7, #8
200008ba:	46bd      	mov	sp, r7
200008bc:	bd80      	pop	{r7, pc}
200008be:	bf00      	nop

200008c0 <go>:
/**************************************************************************/
/*!
  @brief Start playback of the waveforms (start moving!).
*/
/**************************************************************************/
void go() {
200008c0:	b580      	push	{r7, lr}
200008c2:	af00      	add	r7, sp, #0
  writeRegister8(DRV2605_REG_GO, 1);
200008c4:	f04f 000c 	mov.w	r0, #12
200008c8:	f04f 0101 	mov.w	r1, #1
200008cc:	f7ff ff3e 	bl	2000074c <writeRegister8>
}
200008d0:	bd80      	pop	{r7, pc}
200008d2:	bf00      	nop

200008d4 <setMode>:
    5: Real-time playback\n
    6: Diagnostics\n
    7: Auto calibration
*/
/**************************************************************************/
void setMode(uint8_t mode) {
200008d4:	b580      	push	{r7, lr}
200008d6:	b082      	sub	sp, #8
200008d8:	af00      	add	r7, sp, #0
200008da:	4603      	mov	r3, r0
200008dc:	71fb      	strb	r3, [r7, #7]
  writeRegister8(DRV2605_REG_MODE, mode);
200008de:	79fb      	ldrb	r3, [r7, #7]
200008e0:	f04f 0001 	mov.w	r0, #1
200008e4:	4619      	mov	r1, r3
200008e6:	f7ff ff31 	bl	2000074c <writeRegister8>
}
200008ea:	f107 0708 	add.w	r7, r7, #8
200008ee:	46bd      	mov	sp, r7
200008f0:	bd80      	pop	{r7, pc}
200008f2:	bf00      	nop

200008f4 <measure>:
double map(int input, int irange_start, int irange_end, double orange_start, double orange_end){
	 return orange_start + ((orange_end - orange_start) / (irange_end - irange_start)) * (input - irange_start);
}

int measure()
{
200008f4:	b580      	push	{r7, lr}
200008f6:	b08a      	sub	sp, #40	; 0x28
200008f8:	af00      	add	r7, sp, #0
	int too_large = 0;
200008fa:	f04f 0300 	mov.w	r3, #0
200008fe:	617b      	str	r3, [r7, #20]
	int total_measurements = 0;
20000900:	f04f 0300 	mov.w	r3, #0
20000904:	61bb      	str	r3, [r7, #24]

	MSS_UART_init
20000906:	f646 20f0 	movw	r0, #27376	; 0x6af0
2000090a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000090e:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
20000912:	f04f 0203 	mov.w	r2, #3
20000916:	f000 f943 	bl	20000ba0 <MSS_UART_init>
		         &g_mss_uart1,
		         MSS_UART_115200_BAUD,
		         MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY | MSS_UART_ONE_STOP_BIT
		     );

	uint8_t setup_buffer[8] = {0x42, 0x57, 0x02, 0x00, 0x00, 0x00, 0x01, 0x06};
2000091a:	f246 4308 	movw	r3, #25608	; 0x6408
2000091e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000922:	f107 020c 	add.w	r2, r7, #12
20000926:	e893 0003 	ldmia.w	r3, {r0, r1}
2000092a:	e882 0003 	stmia.w	r2, {r0, r1}

	int measurementAttempts = 0;
2000092e:	f04f 0300 	mov.w	r3, #0
20000932:	61fb      	str	r3, [r7, #28]

	while(measurementAttempts < MAX_MEASURMENT_ATTEMPTS){
20000934:	e04c      	b.n	200009d0 <measure+0xdc>
		uint8_t rx_buff[9];

		// dummy reads
		while(MSS_UART_get_rx( &g_mss_uart1, rx_buff, sizeof(rx_buff) )){}
20000936:	463b      	mov	r3, r7
20000938:	f646 20f0 	movw	r0, #27376	; 0x6af0
2000093c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000940:	4619      	mov	r1, r3
20000942:	f04f 0209 	mov.w	r2, #9
20000946:	f000 fa9f 	bl	20000e88 <MSS_UART_get_rx>
2000094a:	4603      	mov	r3, r0
2000094c:	2b00      	cmp	r3, #0
2000094e:	d1f2      	bne.n	20000936 <measure+0x42>

		MSS_UART_polled_tx( &g_mss_uart1, setup_buffer, sizeof(setup_buffer) );
20000950:	f107 030c 	add.w	r3, r7, #12
20000954:	f646 20f0 	movw	r0, #27376	; 0x6af0
20000958:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000095c:	4619      	mov	r1, r3
2000095e:	f04f 0208 	mov.w	r2, #8
20000962:	f000 fa1f 	bl	20000da4 <MSS_UART_polled_tx>
		int rx_size = MSS_UART_get_rx( &g_mss_uart1, rx_buff, sizeof(rx_buff) ); // actual read
20000966:	463b      	mov	r3, r7
20000968:	f646 20f0 	movw	r0, #27376	; 0x6af0
2000096c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000970:	4619      	mov	r1, r3
20000972:	f04f 0209 	mov.w	r2, #9
20000976:	f000 fa87 	bl	20000e88 <MSS_UART_get_rx>
2000097a:	4603      	mov	r3, r0
2000097c:	623b      	str	r3, [r7, #32]

		char ready0, ready1;
		ready0 = rx_buff[0];
2000097e:	783b      	ldrb	r3, [r7, #0]
20000980:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
		ready1 = rx_buff[1];
20000984:	787b      	ldrb	r3, [r7, #1]
20000986:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25

		if(ready0 != 0x59 || ready1 != 0x59){
2000098a:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
2000098e:	2b59      	cmp	r3, #89	; 0x59
20000990:	d103      	bne.n	2000099a <measure+0xa6>
20000992:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
20000996:	2b59      	cmp	r3, #89	; 0x59
20000998:	d004      	beq.n	200009a4 <measure+0xb0>
			// failed
			++measurementAttempts;
2000099a:	69fb      	ldr	r3, [r7, #28]
2000099c:	f103 0301 	add.w	r3, r3, #1
200009a0:	61fb      	str	r3, [r7, #28]

		char ready0, ready1;
		ready0 = rx_buff[0];
		ready1 = rx_buff[1];

		if(ready0 != 0x59 || ready1 != 0x59){
200009a2:	e015      	b.n	200009d0 <measure+0xdc>
			// failed
			++measurementAttempts;

		}
		else{
			uint16_t distance = (rx_buff[3] << 8) + rx_buff[2];
200009a4:	78fb      	ldrb	r3, [r7, #3]
200009a6:	ea4f 2303 	mov.w	r3, r3, lsl #8
200009aa:	b29a      	uxth	r2, r3
200009ac:	78bb      	ldrb	r3, [r7, #2]
200009ae:	4413      	add	r3, r2
200009b0:	84fb      	strh	r3, [r7, #38]	; 0x26
			if(distance > 1000){
200009b2:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
200009b4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
200009b8:	d908      	bls.n	200009cc <measure+0xd8>
				++too_large;
200009ba:	697b      	ldr	r3, [r7, #20]
200009bc:	f103 0301 	add.w	r3, r3, #1
200009c0:	617b      	str	r3, [r7, #20]
				// map from [30, 500] to [n, 0]
				//

				return distance;
			}
			++total_measurements;
200009c2:	69bb      	ldr	r3, [r7, #24]
200009c4:	f103 0301 	add.w	r3, r3, #1
200009c8:	61bb      	str	r3, [r7, #24]
200009ca:	e001      	b.n	200009d0 <measure+0xdc>

				// slyther mode
				// map from [30, 500] to [n, 0]
				//

				return distance;
200009cc:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
200009ce:	e004      	b.n	200009da <measure+0xe6>

	uint8_t setup_buffer[8] = {0x42, 0x57, 0x02, 0x00, 0x00, 0x00, 0x01, 0x06};

	int measurementAttempts = 0;

	while(measurementAttempts < MAX_MEASURMENT_ATTEMPTS){
200009d0:	69fb      	ldr	r3, [r7, #28]
200009d2:	2b63      	cmp	r3, #99	; 0x63
200009d4:	ddaf      	ble.n	20000936 <measure+0x42>
				return distance;
			}
			++total_measurements;
		}
	}
	return -1;
200009d6:	f04f 33ff 	mov.w	r3, #4294967295
}
200009da:	4618      	mov	r0, r3
200009dc:	f107 0728 	add.w	r7, r7, #40	; 0x28
200009e0:	46bd      	mov	sp, r7
200009e2:	bd80      	pop	{r7, pc}

200009e4 <_close>:

/*==============================================================================
 * Close a file.
 */
int _close(int file)
{
200009e4:	b480      	push	{r7}
200009e6:	b083      	sub	sp, #12
200009e8:	af00      	add	r7, sp, #0
200009ea:	6078      	str	r0, [r7, #4]
    return -1;
200009ec:	f04f 33ff 	mov.w	r3, #4294967295
}
200009f0:	4618      	mov	r0, r3
200009f2:	f107 070c 	add.w	r7, r7, #12
200009f6:	46bd      	mov	sp, r7
200009f8:	bc80      	pop	{r7}
200009fa:	4770      	bx	lr

200009fc <_exit>:
{
	/* Should we force a system reset? */
	while( 1 )
	{
		;
	}
200009fc:	b480      	push	{r7}
200009fe:	b083      	sub	sp, #12
20000a00:	af00      	add	r7, sp, #0
20000a02:	6078      	str	r0, [r7, #4]
20000a04:	e7fe      	b.n	20000a04 <_exit+0x8>
20000a06:	bf00      	nop

20000a08 <_fstat>:

/*==============================================================================
 * Status of an open file.
 */
int _fstat(int file, struct stat *st)
{
20000a08:	b480      	push	{r7}
20000a0a:	b083      	sub	sp, #12
20000a0c:	af00      	add	r7, sp, #0
20000a0e:	6078      	str	r0, [r7, #4]
20000a10:	6039      	str	r1, [r7, #0]
    st->st_mode = S_IFCHR;
20000a12:	683b      	ldr	r3, [r7, #0]
20000a14:	f44f 5200 	mov.w	r2, #8192	; 0x2000
20000a18:	605a      	str	r2, [r3, #4]
    return 0;
20000a1a:	f04f 0300 	mov.w	r3, #0
}
20000a1e:	4618      	mov	r0, r3
20000a20:	f107 070c 	add.w	r7, r7, #12
20000a24:	46bd      	mov	sp, r7
20000a26:	bc80      	pop	{r7}
20000a28:	4770      	bx	lr
20000a2a:	bf00      	nop

20000a2c <_getpid>:

/*==============================================================================
 * Process-ID
 */
int _getpid(void)
{
20000a2c:	b480      	push	{r7}
20000a2e:	af00      	add	r7, sp, #0
    return 1;
20000a30:	f04f 0301 	mov.w	r3, #1
}
20000a34:	4618      	mov	r0, r3
20000a36:	46bd      	mov	sp, r7
20000a38:	bc80      	pop	{r7}
20000a3a:	4770      	bx	lr

20000a3c <_isatty>:

/*==============================================================================
 * Query whether output stream is a terminal.
 */
int _isatty(int file)
{
20000a3c:	b480      	push	{r7}
20000a3e:	b083      	sub	sp, #12
20000a40:	af00      	add	r7, sp, #0
20000a42:	6078      	str	r0, [r7, #4]
    return 1;
20000a44:	f04f 0301 	mov.w	r3, #1
}
20000a48:	4618      	mov	r0, r3
20000a4a:	f107 070c 	add.w	r7, r7, #12
20000a4e:	46bd      	mov	sp, r7
20000a50:	bc80      	pop	{r7}
20000a52:	4770      	bx	lr

20000a54 <_kill>:

/*==============================================================================
 * Send a signal.
 */
int _kill(int pid, int sig)
{
20000a54:	b580      	push	{r7, lr}
20000a56:	b082      	sub	sp, #8
20000a58:	af00      	add	r7, sp, #0
20000a5a:	6078      	str	r0, [r7, #4]
20000a5c:	6039      	str	r1, [r7, #0]
    errno = EINVAL;
20000a5e:	f002 f879 	bl	20002b54 <__errno>
20000a62:	4603      	mov	r3, r0
20000a64:	f04f 0216 	mov.w	r2, #22
20000a68:	601a      	str	r2, [r3, #0]
    return -1;
20000a6a:	f04f 33ff 	mov.w	r3, #4294967295
}
20000a6e:	4618      	mov	r0, r3
20000a70:	f107 0708 	add.w	r7, r7, #8
20000a74:	46bd      	mov	sp, r7
20000a76:	bd80      	pop	{r7, pc}

20000a78 <_lseek>:

/*==============================================================================
 * Set position in a file.
 */
int _lseek(int file, int ptr, int dir)
{
20000a78:	b480      	push	{r7}
20000a7a:	b085      	sub	sp, #20
20000a7c:	af00      	add	r7, sp, #0
20000a7e:	60f8      	str	r0, [r7, #12]
20000a80:	60b9      	str	r1, [r7, #8]
20000a82:	607a      	str	r2, [r7, #4]
    return 0;
20000a84:	f04f 0300 	mov.w	r3, #0
}
20000a88:	4618      	mov	r0, r3
20000a8a:	f107 0714 	add.w	r7, r7, #20
20000a8e:	46bd      	mov	sp, r7
20000a90:	bc80      	pop	{r7}
20000a92:	4770      	bx	lr

20000a94 <_read>:

/*==============================================================================
 * Read from a file.
 */
int _read(int file, char *ptr, int len)
{
20000a94:	b480      	push	{r7}
20000a96:	b085      	sub	sp, #20
20000a98:	af00      	add	r7, sp, #0
20000a9a:	60f8      	str	r0, [r7, #12]
20000a9c:	60b9      	str	r1, [r7, #8]
20000a9e:	607a      	str	r2, [r7, #4]
    return 0;
20000aa0:	f04f 0300 	mov.w	r3, #0
}
20000aa4:	4618      	mov	r0, r3
20000aa6:	f107 0714 	add.w	r7, r7, #20
20000aaa:	46bd      	mov	sp, r7
20000aac:	bc80      	pop	{r7}
20000aae:	4770      	bx	lr

20000ab0 <_write_r>:
 * all files, including stdoutso if you need to generate any output, for
 * example to a serial port for debugging, you should make your minimal write
 * capable of doing this.
 */
int _write_r( void * reent, int file, char * ptr, int len )
{
20000ab0:	b480      	push	{r7}
20000ab2:	b085      	sub	sp, #20
20000ab4:	af00      	add	r7, sp, #0
20000ab6:	60f8      	str	r0, [r7, #12]
20000ab8:	60b9      	str	r1, [r7, #8]
20000aba:	607a      	str	r2, [r7, #4]
20000abc:	603b      	str	r3, [r7, #0]
     */
    MSS_UART_polled_tx( &g_mss_uart0, (uint8_t *)ptr, len );
    
    return len;
#else   /* ACTEL_STDIO_THRU_UART */
    return 0;
20000abe:	f04f 0300 	mov.w	r3, #0
#endif  /* ACTEL_STDIO_THRU_UART */
}
20000ac2:	4618      	mov	r0, r3
20000ac4:	f107 0714 	add.w	r7, r7, #20
20000ac8:	46bd      	mov	sp, r7
20000aca:	bc80      	pop	{r7}
20000acc:	4770      	bx	lr
20000ace:	bf00      	nop

20000ad0 <_sbrk>:
 * it is useful to have a working implementation. The following suffices for a
 * standalone system; it exploits the symbol _end automatically defined by the
 * GNU linker. 
 */
caddr_t _sbrk(int incr)
{
20000ad0:	b580      	push	{r7, lr}
20000ad2:	b084      	sub	sp, #16
20000ad4:	af00      	add	r7, sp, #0
20000ad6:	6078      	str	r0, [r7, #4]
    extern char _end;		/* Defined by the linker */
    static char *heap_end;
    char *prev_heap_end;
    char * stack_ptr;
    
    if (heap_end == 0)
20000ad8:	f646 23b8 	movw	r3, #27320	; 0x6ab8
20000adc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ae0:	681b      	ldr	r3, [r3, #0]
20000ae2:	2b00      	cmp	r3, #0
20000ae4:	d108      	bne.n	20000af8 <_sbrk+0x28>
    {
      heap_end = &_end;
20000ae6:	f646 23b8 	movw	r3, #27320	; 0x6ab8
20000aea:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000aee:	f646 4230 	movw	r2, #27696	; 0x6c30
20000af2:	f2c2 0200 	movt	r2, #8192	; 0x2000
20000af6:	601a      	str	r2, [r3, #0]
    }
    
    prev_heap_end = heap_end;
20000af8:	f646 23b8 	movw	r3, #27320	; 0x6ab8
20000afc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000b00:	681b      	ldr	r3, [r3, #0]
20000b02:	60bb      	str	r3, [r7, #8]
    asm volatile ("MRS %0, msp" : "=r" (stack_ptr) );
20000b04:	f3ef 8308 	mrs	r3, MSP
20000b08:	60fb      	str	r3, [r7, #12]
    if (heap_end + incr > stack_ptr)
20000b0a:	f646 23b8 	movw	r3, #27320	; 0x6ab8
20000b0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000b12:	681a      	ldr	r2, [r3, #0]
20000b14:	687b      	ldr	r3, [r7, #4]
20000b16:	441a      	add	r2, r3
20000b18:	68fb      	ldr	r3, [r7, #12]
20000b1a:	429a      	cmp	r2, r3
20000b1c:	d90f      	bls.n	20000b3e <_sbrk+0x6e>
    {
      _write_r ((void *)0, 1, "Heap and stack collision\n", 25);
20000b1e:	f04f 0000 	mov.w	r0, #0
20000b22:	f04f 0101 	mov.w	r1, #1
20000b26:	f246 4210 	movw	r2, #25616	; 0x6410
20000b2a:	f2c2 0200 	movt	r2, #8192	; 0x2000
20000b2e:	f04f 0319 	mov.w	r3, #25
20000b32:	f7ff ffbd 	bl	20000ab0 <_write_r>
      _exit (1);
20000b36:	f04f 0001 	mov.w	r0, #1
20000b3a:	f7ff ff5f 	bl	200009fc <_exit>
    }
  
    heap_end += incr;
20000b3e:	f646 23b8 	movw	r3, #27320	; 0x6ab8
20000b42:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000b46:	681a      	ldr	r2, [r3, #0]
20000b48:	687b      	ldr	r3, [r7, #4]
20000b4a:	441a      	add	r2, r3
20000b4c:	f646 23b8 	movw	r3, #27320	; 0x6ab8
20000b50:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000b54:	601a      	str	r2, [r3, #0]
    return (caddr_t) prev_heap_end;
20000b56:	68bb      	ldr	r3, [r7, #8]
}
20000b58:	4618      	mov	r0, r3
20000b5a:	f107 0710 	add.w	r7, r7, #16
20000b5e:	46bd      	mov	sp, r7
20000b60:	bd80      	pop	{r7, pc}
20000b62:	bf00      	nop

20000b64 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
20000b64:	b480      	push	{r7}
20000b66:	b083      	sub	sp, #12
20000b68:	af00      	add	r7, sp, #0
20000b6a:	4603      	mov	r3, r0
20000b6c:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20000b6e:	f24e 1300 	movw	r3, #57600	; 0xe100
20000b72:	f2ce 0300 	movt	r3, #57344	; 0xe000
20000b76:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20000b7a:	ea4f 1252 	mov.w	r2, r2, lsr #5
20000b7e:	88f9      	ldrh	r1, [r7, #6]
20000b80:	f001 011f 	and.w	r1, r1, #31
20000b84:	f04f 0001 	mov.w	r0, #1
20000b88:	fa00 f101 	lsl.w	r1, r0, r1
20000b8c:	f102 0260 	add.w	r2, r2, #96	; 0x60
20000b90:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20000b94:	f107 070c 	add.w	r7, r7, #12
20000b98:	46bd      	mov	sp, r7
20000b9a:	bc80      	pop	{r7}
20000b9c:	4770      	bx	lr
20000b9e:	bf00      	nop

20000ba0 <MSS_UART_init>:
(
    mss_uart_instance_t* this_uart,
    uint32_t baud_rate,
    uint8_t line_config
)
{
20000ba0:	b580      	push	{r7, lr}
20000ba2:	b088      	sub	sp, #32
20000ba4:	af00      	add	r7, sp, #0
20000ba6:	60f8      	str	r0, [r7, #12]
20000ba8:	60b9      	str	r1, [r7, #8]
20000baa:	4613      	mov	r3, r2
20000bac:	71fb      	strb	r3, [r7, #7]
    uint16_t baud_value = 1U;
20000bae:	f04f 0301 	mov.w	r3, #1
20000bb2:	82fb      	strh	r3, [r7, #22]
    uint32_t pclk_freq = 0U;
20000bb4:	f04f 0300 	mov.w	r3, #0
20000bb8:	61bb      	str	r3, [r7, #24]
    uint32_t baud_value_l;

    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20000bba:	68fa      	ldr	r2, [r7, #12]
20000bbc:	f646 3318 	movw	r3, #27416	; 0x6b18
20000bc0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000bc4:	429a      	cmp	r2, r3
20000bc6:	d007      	beq.n	20000bd8 <MSS_UART_init+0x38>
20000bc8:	68fa      	ldr	r2, [r7, #12]
20000bca:	f646 23f0 	movw	r3, #27376	; 0x6af0
20000bce:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000bd2:	429a      	cmp	r2, r3
20000bd4:	d000      	beq.n	20000bd8 <MSS_UART_init+0x38>
20000bd6:	be00      	bkpt	0x0000

    /* baud_rate should be greater than 0 */
    ASSERT( 0U < baud_rate );
20000bd8:	68bb      	ldr	r3, [r7, #8]
20000bda:	2b00      	cmp	r3, #0
20000bdc:	d100      	bne.n	20000be0 <MSS_UART_init+0x40>
20000bde:	be00      	bkpt	0x0000

    /* Force the value of the CMSIS global variables holding the various system
     * clock frequencies to be updated. */
    SystemCoreClockUpdate();
20000be0:	f001 fa20 	bl	20002024 <SystemCoreClockUpdate>

    if ( this_uart == &g_mss_uart0 )
20000be4:	68fa      	ldr	r2, [r7, #12]
20000be6:	f646 3318 	movw	r3, #27416	; 0x6b18
20000bea:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000bee:	429a      	cmp	r2, r3
20000bf0:	d12e      	bne.n	20000c50 <MSS_UART_init+0xb0>
    {
        this_uart->hw_reg = UART0;
20000bf2:	68fb      	ldr	r3, [r7, #12]
20000bf4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
20000bf8:	601a      	str	r2, [r3, #0]
        this_uart->hw_reg_bit = UART0_BITBAND;
20000bfa:	68fb      	ldr	r3, [r7, #12]
20000bfc:	f04f 4284 	mov.w	r2, #1107296256	; 0x42000000
20000c00:	605a      	str	r2, [r3, #4]
        this_uart->irqn = UART0_IRQn;
20000c02:	68fb      	ldr	r3, [r7, #12]
20000c04:	f04f 020a 	mov.w	r2, #10
20000c08:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK0;
20000c0a:	f246 539c 	movw	r3, #26012	; 0x659c
20000c0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c12:	681b      	ldr	r3, [r3, #0]
20000c14:	61bb      	str	r3, [r7, #24]

        /* reset UART0 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART0_SOFTRESET_MASK;
20000c16:	f242 0300 	movw	r3, #8192	; 0x2000
20000c1a:	f2ce 0304 	movt	r3, #57348	; 0xe004
20000c1e:	f242 0200 	movw	r2, #8192	; 0x2000
20000c22:	f2ce 0204 	movt	r2, #57348	; 0xe004
20000c26:	6b12      	ldr	r2, [r2, #48]	; 0x30
20000c28:	f042 0280 	orr.w	r2, r2, #128	; 0x80
20000c2c:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART0 interrupt */
        NVIC_ClearPendingIRQ( UART0_IRQn );
20000c2e:	f04f 000a 	mov.w	r0, #10
20000c32:	f7ff ff97 	bl	20000b64 <NVIC_ClearPendingIRQ>
        /* Take UART0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART0_SOFTRESET_MASK;
20000c36:	f242 0300 	movw	r3, #8192	; 0x2000
20000c3a:	f2ce 0304 	movt	r3, #57348	; 0xe004
20000c3e:	f242 0200 	movw	r2, #8192	; 0x2000
20000c42:	f2ce 0204 	movt	r2, #57348	; 0xe004
20000c46:	6b12      	ldr	r2, [r2, #48]	; 0x30
20000c48:	f022 0280 	bic.w	r2, r2, #128	; 0x80
20000c4c:	631a      	str	r2, [r3, #48]	; 0x30
20000c4e:	e031      	b.n	20000cb4 <MSS_UART_init+0x114>
    }
    else
    {
        this_uart->hw_reg = UART1;
20000c50:	68fa      	ldr	r2, [r7, #12]
20000c52:	f240 0300 	movw	r3, #0
20000c56:	f2c4 0301 	movt	r3, #16385	; 0x4001
20000c5a:	6013      	str	r3, [r2, #0]
        this_uart->hw_reg_bit = UART1_BITBAND;
20000c5c:	68fa      	ldr	r2, [r7, #12]
20000c5e:	f240 0300 	movw	r3, #0
20000c62:	f2c4 2320 	movt	r3, #16928	; 0x4220
20000c66:	6053      	str	r3, [r2, #4]
        this_uart->irqn = UART1_IRQn;
20000c68:	68fb      	ldr	r3, [r7, #12]
20000c6a:	f04f 020b 	mov.w	r2, #11
20000c6e:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK1;
20000c70:	f246 53a0 	movw	r3, #26016	; 0x65a0
20000c74:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c78:	681b      	ldr	r3, [r3, #0]
20000c7a:	61bb      	str	r3, [r7, #24]

        /* Reset UART1 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART1_SOFTRESET_MASK;
20000c7c:	f242 0300 	movw	r3, #8192	; 0x2000
20000c80:	f2ce 0304 	movt	r3, #57348	; 0xe004
20000c84:	f242 0200 	movw	r2, #8192	; 0x2000
20000c88:	f2ce 0204 	movt	r2, #57348	; 0xe004
20000c8c:	6b12      	ldr	r2, [r2, #48]	; 0x30
20000c8e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
20000c92:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART1 interrupt */
        NVIC_ClearPendingIRQ( UART1_IRQn );
20000c94:	f04f 000b 	mov.w	r0, #11
20000c98:	f7ff ff64 	bl	20000b64 <NVIC_ClearPendingIRQ>
        /* Take UART1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART1_SOFTRESET_MASK;
20000c9c:	f242 0300 	movw	r3, #8192	; 0x2000
20000ca0:	f2ce 0304 	movt	r3, #57348	; 0xe004
20000ca4:	f242 0200 	movw	r2, #8192	; 0x2000
20000ca8:	f2ce 0204 	movt	r2, #57348	; 0xe004
20000cac:	6b12      	ldr	r2, [r2, #48]	; 0x30
20000cae:	f422 7280 	bic.w	r2, r2, #256	; 0x100
20000cb2:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* disable interrupts */
    this_uart->hw_reg->IER = 0U;
20000cb4:	68fb      	ldr	r3, [r7, #12]
20000cb6:	681b      	ldr	r3, [r3, #0]
20000cb8:	f04f 0200 	mov.w	r2, #0
20000cbc:	711a      	strb	r2, [r3, #4]
     * The baud value is computed using the following equation:
     *      baud_value_l = PCLK_Frequency / (baud_rate * 16)
     * The baud value is rounded up or down depending on what would be the remainder
     * of the divide by 16 operation.
     */
    if( 0U < baud_rate )
20000cbe:	68bb      	ldr	r3, [r7, #8]
20000cc0:	2b00      	cmp	r3, #0
20000cc2:	d021      	beq.n	20000d08 <MSS_UART_init+0x168>
    {
        baud_value_l = (uint32_t)(pclk_freq / baud_rate);
20000cc4:	69ba      	ldr	r2, [r7, #24]
20000cc6:	68bb      	ldr	r3, [r7, #8]
20000cc8:	fbb2 f3f3 	udiv	r3, r2, r3
20000ccc:	61fb      	str	r3, [r7, #28]
        if( baud_value_l & 0x00000008U )
20000cce:	69fb      	ldr	r3, [r7, #28]
20000cd0:	f003 0308 	and.w	r3, r3, #8
20000cd4:	2b00      	cmp	r3, #0
20000cd6:	d006      	beq.n	20000ce6 <MSS_UART_init+0x146>
        {
            /* remainder above 0.5 */
            baud_value_l = (baud_value_l >> 4U) + 1U;        
20000cd8:	69fb      	ldr	r3, [r7, #28]
20000cda:	ea4f 1313 	mov.w	r3, r3, lsr #4
20000cde:	f103 0301 	add.w	r3, r3, #1
20000ce2:	61fb      	str	r3, [r7, #28]
20000ce4:	e003      	b.n	20000cee <MSS_UART_init+0x14e>
        }
        else
        {
            /* remainder below 0.5 */
            baud_value_l = (baud_value_l >> 4U);
20000ce6:	69fb      	ldr	r3, [r7, #28]
20000ce8:	ea4f 1313 	mov.w	r3, r3, lsr #4
20000cec:	61fb      	str	r3, [r7, #28]
        }
    
        /* Check if the baud rate is supported by the PCLK */
        ASSERT( baud_value_l <= UINT16_MAX);
20000cee:	69fa      	ldr	r2, [r7, #28]
20000cf0:	f64f 73ff 	movw	r3, #65535	; 0xffff
20000cf4:	429a      	cmp	r2, r3
20000cf6:	d900      	bls.n	20000cfa <MSS_UART_init+0x15a>
20000cf8:	be00      	bkpt	0x0000
        if( baud_value_l <= (uint32_t)UINT16_MAX)
20000cfa:	69fa      	ldr	r2, [r7, #28]
20000cfc:	f64f 73ff 	movw	r3, #65535	; 0xffff
20000d00:	429a      	cmp	r2, r3
20000d02:	d801      	bhi.n	20000d08 <MSS_UART_init+0x168>
        {
            baud_value = (uint16_t)baud_value_l;
20000d04:	69fb      	ldr	r3, [r7, #28]
20000d06:	82fb      	strh	r3, [r7, #22]
        }
    }
    
    /* set divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)1;
20000d08:	68fb      	ldr	r3, [r7, #12]
20000d0a:	685b      	ldr	r3, [r3, #4]
20000d0c:	f04f 0201 	mov.w	r2, #1
20000d10:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* msb of baud value */
    this_uart->hw_reg->DMR = (uint8_t)(baud_value >> 8);
20000d14:	68fb      	ldr	r3, [r7, #12]
20000d16:	681b      	ldr	r3, [r3, #0]
20000d18:	8afa      	ldrh	r2, [r7, #22]
20000d1a:	ea4f 2212 	mov.w	r2, r2, lsr #8
20000d1e:	b292      	uxth	r2, r2
20000d20:	b2d2      	uxtb	r2, r2
20000d22:	711a      	strb	r2, [r3, #4]
    /* lsb of baud value */
    this_uart->hw_reg->DLR = (uint8_t)baud_value;
20000d24:	68fb      	ldr	r3, [r7, #12]
20000d26:	681b      	ldr	r3, [r3, #0]
20000d28:	8afa      	ldrh	r2, [r7, #22]
20000d2a:	b2d2      	uxtb	r2, r2
20000d2c:	701a      	strb	r2, [r3, #0]

    /* reset divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)0;
20000d2e:	68fb      	ldr	r3, [r7, #12]
20000d30:	685b      	ldr	r3, [r3, #4]
20000d32:	f04f 0200 	mov.w	r2, #0
20000d36:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* set the line control register (bit length, stop bits, parity) */
    this_uart->hw_reg->LCR = line_config;
20000d3a:	68fb      	ldr	r3, [r7, #12]
20000d3c:	681b      	ldr	r3, [r3, #0]
20000d3e:	79fa      	ldrb	r2, [r7, #7]
20000d40:	731a      	strb	r2, [r3, #12]

    /* FIFO configuration */
    /* RX FIFO length = 1 byte, clear receiver FIFO, 
       clear transmitter FIFO, enable RXRDYN and TXRDYN pins. */
    this_uart->hw_reg->FCR = (uint8_t)MSS_UART_FIFO_SINGLE_BYTE | 
20000d42:	68fb      	ldr	r3, [r7, #12]
20000d44:	681b      	ldr	r3, [r3, #0]
20000d46:	f04f 020e 	mov.w	r2, #14
20000d4a:	721a      	strb	r2, [r3, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_CLEAR_TX_FIFO_MASK | 
                              FCR_ENABLE_TXRDY_RXRDY_MASK;
    /* disable loopback */
    this_uart->hw_reg_bit->MCR_LOOP = (uint32_t)0;
20000d4c:	68fb      	ldr	r3, [r7, #12]
20000d4e:	685b      	ldr	r3, [r3, #4]
20000d50:	f04f 0200 	mov.w	r2, #0
20000d54:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

    /* Instance setup */
    this_uart->tx_buff_size = TX_COMPLETE;
20000d58:	68fb      	ldr	r3, [r7, #12]
20000d5a:	f04f 0200 	mov.w	r2, #0
20000d5e:	611a      	str	r2, [r3, #16]
    this_uart->tx_buffer = (const uint8_t *)0;
20000d60:	68fb      	ldr	r3, [r7, #12]
20000d62:	f04f 0200 	mov.w	r2, #0
20000d66:	60da      	str	r2, [r3, #12]
    this_uart->tx_idx = 0U;
20000d68:	68fb      	ldr	r3, [r7, #12]
20000d6a:	f04f 0200 	mov.w	r2, #0
20000d6e:	615a      	str	r2, [r3, #20]

    /* Default handlers for MSS UART interrupts */
    this_uart->rx_handler       = NULL_HANDLER;
20000d70:	68fb      	ldr	r3, [r7, #12]
20000d72:	f04f 0200 	mov.w	r2, #0
20000d76:	61da      	str	r2, [r3, #28]
    this_uart->tx_handler       = default_tx_handler;
20000d78:	68fa      	ldr	r2, [r7, #12]
20000d7a:	f241 0381 	movw	r3, #4225	; 0x1081
20000d7e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000d82:	6213      	str	r3, [r2, #32]
    this_uart->linests_handler  = NULL_HANDLER;
20000d84:	68fb      	ldr	r3, [r7, #12]
20000d86:	f04f 0200 	mov.w	r2, #0
20000d8a:	619a      	str	r2, [r3, #24]
    this_uart->modemsts_handler = NULL_HANDLER;
20000d8c:	68fb      	ldr	r3, [r7, #12]
20000d8e:	f04f 0200 	mov.w	r2, #0
20000d92:	625a      	str	r2, [r3, #36]	; 0x24

    /* Initialize the sticky status */
    this_uart->status = 0U;
20000d94:	68fb      	ldr	r3, [r7, #12]
20000d96:	f04f 0200 	mov.w	r2, #0
20000d9a:	729a      	strb	r2, [r3, #10]
}
20000d9c:	f107 0720 	add.w	r7, r7, #32
20000da0:	46bd      	mov	sp, r7
20000da2:	bd80      	pop	{r7, pc}

20000da4 <MSS_UART_polled_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
20000da4:	b480      	push	{r7}
20000da6:	b089      	sub	sp, #36	; 0x24
20000da8:	af00      	add	r7, sp, #0
20000daa:	60f8      	str	r0, [r7, #12]
20000dac:	60b9      	str	r1, [r7, #8]
20000dae:	607a      	str	r2, [r7, #4]
    uint32_t char_idx = 0U;
20000db0:	f04f 0300 	mov.w	r3, #0
20000db4:	613b      	str	r3, [r7, #16]
    uint32_t size_sent;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20000db6:	68fa      	ldr	r2, [r7, #12]
20000db8:	f646 3318 	movw	r3, #27416	; 0x6b18
20000dbc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000dc0:	429a      	cmp	r2, r3
20000dc2:	d007      	beq.n	20000dd4 <MSS_UART_polled_tx+0x30>
20000dc4:	68fa      	ldr	r2, [r7, #12]
20000dc6:	f646 23f0 	movw	r3, #27376	; 0x6af0
20000dca:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000dce:	429a      	cmp	r2, r3
20000dd0:	d000      	beq.n	20000dd4 <MSS_UART_polled_tx+0x30>
20000dd2:	be00      	bkpt	0x0000
    ASSERT( pbuff != ( (uint8_t *)0 ) );
20000dd4:	68bb      	ldr	r3, [r7, #8]
20000dd6:	2b00      	cmp	r3, #0
20000dd8:	d100      	bne.n	20000ddc <MSS_UART_polled_tx+0x38>
20000dda:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
20000ddc:	687b      	ldr	r3, [r7, #4]
20000dde:	2b00      	cmp	r3, #0
20000de0:	d100      	bne.n	20000de4 <MSS_UART_polled_tx+0x40>
20000de2:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20000de4:	68fa      	ldr	r2, [r7, #12]
20000de6:	f646 3318 	movw	r3, #27416	; 0x6b18
20000dea:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000dee:	429a      	cmp	r2, r3
20000df0:	d006      	beq.n	20000e00 <MSS_UART_polled_tx+0x5c>
20000df2:	68fa      	ldr	r2, [r7, #12]
20000df4:	f646 23f0 	movw	r3, #27376	; 0x6af0
20000df8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000dfc:	429a      	cmp	r2, r3
20000dfe:	d13d      	bne.n	20000e7c <MSS_UART_polled_tx+0xd8>
20000e00:	68bb      	ldr	r3, [r7, #8]
20000e02:	2b00      	cmp	r3, #0
20000e04:	d03a      	beq.n	20000e7c <MSS_UART_polled_tx+0xd8>
20000e06:	687b      	ldr	r3, [r7, #4]
20000e08:	2b00      	cmp	r3, #0
20000e0a:	d037      	beq.n	20000e7c <MSS_UART_polled_tx+0xd8>
         /* Remain in this loop until the entire input buffer
          * has been transferred to the UART.
          */
        do {
            /* Read the Line Status Register and update the sticky record */
            status = this_uart->hw_reg->LSR;
20000e0c:	68fb      	ldr	r3, [r7, #12]
20000e0e:	681b      	ldr	r3, [r3, #0]
20000e10:	7d1b      	ldrb	r3, [r3, #20]
20000e12:	76fb      	strb	r3, [r7, #27]
            this_uart->status |= status;
20000e14:	68fb      	ldr	r3, [r7, #12]
20000e16:	7a9a      	ldrb	r2, [r3, #10]
20000e18:	7efb      	ldrb	r3, [r7, #27]
20000e1a:	ea42 0303 	orr.w	r3, r2, r3
20000e1e:	b2da      	uxtb	r2, r3
20000e20:	68fb      	ldr	r3, [r7, #12]
20000e22:	729a      	strb	r2, [r3, #10]

            /* Check if TX FIFO is empty. */
            if( status & MSS_UART_THRE )
20000e24:	7efb      	ldrb	r3, [r7, #27]
20000e26:	f003 0320 	and.w	r3, r3, #32
20000e2a:	2b00      	cmp	r3, #0
20000e2c:	d023      	beq.n	20000e76 <MSS_UART_polled_tx+0xd2>
            {
                uint32_t fill_size = TX_FIFO_SIZE;
20000e2e:	f04f 0310 	mov.w	r3, #16
20000e32:	61fb      	str	r3, [r7, #28]

                /* Calculate the number of bytes to transmit. */
                if ( tx_size < TX_FIFO_SIZE )
20000e34:	687b      	ldr	r3, [r7, #4]
20000e36:	2b0f      	cmp	r3, #15
20000e38:	d801      	bhi.n	20000e3e <MSS_UART_polled_tx+0x9a>
                {
                    fill_size = tx_size;
20000e3a:	687b      	ldr	r3, [r7, #4]
20000e3c:	61fb      	str	r3, [r7, #28]
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
20000e3e:	f04f 0300 	mov.w	r3, #0
20000e42:	617b      	str	r3, [r7, #20]
20000e44:	e00e      	b.n	20000e64 <MSS_UART_polled_tx+0xc0>
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
20000e46:	68fb      	ldr	r3, [r7, #12]
20000e48:	681b      	ldr	r3, [r3, #0]
20000e4a:	68b9      	ldr	r1, [r7, #8]
20000e4c:	693a      	ldr	r2, [r7, #16]
20000e4e:	440a      	add	r2, r1
20000e50:	7812      	ldrb	r2, [r2, #0]
20000e52:	701a      	strb	r2, [r3, #0]
20000e54:	693b      	ldr	r3, [r7, #16]
20000e56:	f103 0301 	add.w	r3, r3, #1
20000e5a:	613b      	str	r3, [r7, #16]
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
20000e5c:	697b      	ldr	r3, [r7, #20]
20000e5e:	f103 0301 	add.w	r3, r3, #1
20000e62:	617b      	str	r3, [r7, #20]
20000e64:	697a      	ldr	r2, [r7, #20]
20000e66:	69fb      	ldr	r3, [r7, #28]
20000e68:	429a      	cmp	r2, r3
20000e6a:	d3ec      	bcc.n	20000e46 <MSS_UART_polled_tx+0xa2>
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
                }

                /* Calculate the number of untransmitted bytes remaining. */
                tx_size -= size_sent;
20000e6c:	687a      	ldr	r2, [r7, #4]
20000e6e:	697b      	ldr	r3, [r7, #20]
20000e70:	ebc3 0302 	rsb	r3, r3, r2
20000e74:	607b      	str	r3, [r7, #4]
            }
        }while( tx_size );
20000e76:	687b      	ldr	r3, [r7, #4]
20000e78:	2b00      	cmp	r3, #0
20000e7a:	d1c7      	bne.n	20000e0c <MSS_UART_polled_tx+0x68>
    }
}
20000e7c:	f107 0724 	add.w	r7, r7, #36	; 0x24
20000e80:	46bd      	mov	sp, r7
20000e82:	bc80      	pop	{r7}
20000e84:	4770      	bx	lr
20000e86:	bf00      	nop

20000e88 <MSS_UART_get_rx>:
(
    mss_uart_instance_t * this_uart,
    uint8_t * rx_buff,
    size_t buff_size
)
{
20000e88:	b480      	push	{r7}
20000e8a:	b087      	sub	sp, #28
20000e8c:	af00      	add	r7, sp, #0
20000e8e:	60f8      	str	r0, [r7, #12]
20000e90:	60b9      	str	r1, [r7, #8]
20000e92:	607a      	str	r2, [r7, #4]
    size_t rx_size = 0U;
20000e94:	f04f 0300 	mov.w	r3, #0
20000e98:	613b      	str	r3, [r7, #16]
    uint8_t status = 0U;
20000e9a:	f04f 0300 	mov.w	r3, #0
20000e9e:	75fb      	strb	r3, [r7, #23]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20000ea0:	68fa      	ldr	r2, [r7, #12]
20000ea2:	f646 3318 	movw	r3, #27416	; 0x6b18
20000ea6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000eaa:	429a      	cmp	r2, r3
20000eac:	d007      	beq.n	20000ebe <MSS_UART_get_rx+0x36>
20000eae:	68fa      	ldr	r2, [r7, #12]
20000eb0:	f646 23f0 	movw	r3, #27376	; 0x6af0
20000eb4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000eb8:	429a      	cmp	r2, r3
20000eba:	d000      	beq.n	20000ebe <MSS_UART_get_rx+0x36>
20000ebc:	be00      	bkpt	0x0000
    ASSERT( rx_buff != ((uint8_t *)0) );
20000ebe:	68bb      	ldr	r3, [r7, #8]
20000ec0:	2b00      	cmp	r3, #0
20000ec2:	d100      	bne.n	20000ec6 <MSS_UART_get_rx+0x3e>
20000ec4:	be00      	bkpt	0x0000
    ASSERT( buff_size > 0U );
20000ec6:	687b      	ldr	r3, [r7, #4]
20000ec8:	2b00      	cmp	r3, #0
20000eca:	d100      	bne.n	20000ece <MSS_UART_get_rx+0x46>
20000ecc:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20000ece:	68fa      	ldr	r2, [r7, #12]
20000ed0:	f646 3318 	movw	r3, #27416	; 0x6b18
20000ed4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ed8:	429a      	cmp	r2, r3
20000eda:	d006      	beq.n	20000eea <MSS_UART_get_rx+0x62>
20000edc:	68fa      	ldr	r2, [r7, #12]
20000ede:	f646 23f0 	movw	r3, #27376	; 0x6af0
20000ee2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ee6:	429a      	cmp	r2, r3
20000ee8:	d134      	bne.n	20000f54 <MSS_UART_get_rx+0xcc>
20000eea:	68bb      	ldr	r3, [r7, #8]
20000eec:	2b00      	cmp	r3, #0
20000eee:	d031      	beq.n	20000f54 <MSS_UART_get_rx+0xcc>
20000ef0:	687b      	ldr	r3, [r7, #4]
20000ef2:	2b00      	cmp	r3, #0
20000ef4:	d02e      	beq.n	20000f54 <MSS_UART_get_rx+0xcc>
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    {
        status = this_uart->hw_reg->LSR;
20000ef6:	68fb      	ldr	r3, [r7, #12]
20000ef8:	681b      	ldr	r3, [r3, #0]
20000efa:	7d1b      	ldrb	r3, [r3, #20]
20000efc:	75fb      	strb	r3, [r7, #23]
        this_uart->status |= status;
20000efe:	68fb      	ldr	r3, [r7, #12]
20000f00:	7a9a      	ldrb	r2, [r3, #10]
20000f02:	7dfb      	ldrb	r3, [r7, #23]
20000f04:	ea42 0303 	orr.w	r3, r2, r3
20000f08:	b2da      	uxtb	r2, r3
20000f0a:	68fb      	ldr	r3, [r7, #12]
20000f0c:	729a      	strb	r2, [r3, #10]

        while (( (status & MSS_UART_DATA_READY) != 0U) &&
20000f0e:	e017      	b.n	20000f40 <MSS_UART_get_rx+0xb8>
               ( rx_size < buff_size ) )
        {
            rx_buff[rx_size] = this_uart->hw_reg->RBR;
20000f10:	68ba      	ldr	r2, [r7, #8]
20000f12:	693b      	ldr	r3, [r7, #16]
20000f14:	4413      	add	r3, r2
20000f16:	68fa      	ldr	r2, [r7, #12]
20000f18:	6812      	ldr	r2, [r2, #0]
20000f1a:	7812      	ldrb	r2, [r2, #0]
20000f1c:	b2d2      	uxtb	r2, r2
20000f1e:	701a      	strb	r2, [r3, #0]
            ++rx_size;
20000f20:	693b      	ldr	r3, [r7, #16]
20000f22:	f103 0301 	add.w	r3, r3, #1
20000f26:	613b      	str	r3, [r7, #16]
            status = this_uart->hw_reg->LSR;
20000f28:	68fb      	ldr	r3, [r7, #12]
20000f2a:	681b      	ldr	r3, [r3, #0]
20000f2c:	7d1b      	ldrb	r3, [r3, #20]
20000f2e:	75fb      	strb	r3, [r7, #23]
            this_uart->status |= status;
20000f30:	68fb      	ldr	r3, [r7, #12]
20000f32:	7a9a      	ldrb	r2, [r3, #10]
20000f34:	7dfb      	ldrb	r3, [r7, #23]
20000f36:	ea42 0303 	orr.w	r3, r2, r3
20000f3a:	b2da      	uxtb	r2, r3
20000f3c:	68fb      	ldr	r3, [r7, #12]
20000f3e:	729a      	strb	r2, [r3, #10]
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    {
        status = this_uart->hw_reg->LSR;
        this_uart->status |= status;

        while (( (status & MSS_UART_DATA_READY) != 0U) &&
20000f40:	7dfb      	ldrb	r3, [r7, #23]
20000f42:	f003 0301 	and.w	r3, r3, #1
20000f46:	b2db      	uxtb	r3, r3
20000f48:	2b00      	cmp	r3, #0
20000f4a:	d003      	beq.n	20000f54 <MSS_UART_get_rx+0xcc>
20000f4c:	693a      	ldr	r2, [r7, #16]
20000f4e:	687b      	ldr	r3, [r7, #4]
20000f50:	429a      	cmp	r2, r3
20000f52:	d3dd      	bcc.n	20000f10 <MSS_UART_get_rx+0x88>
            ++rx_size;
            status = this_uart->hw_reg->LSR;
            this_uart->status |= status;
        }
    }
    return rx_size;
20000f54:	693b      	ldr	r3, [r7, #16]
}
20000f56:	4618      	mov	r0, r3
20000f58:	f107 071c 	add.w	r7, r7, #28
20000f5c:	46bd      	mov	sp, r7
20000f5e:	bc80      	pop	{r7}
20000f60:	4770      	bx	lr
20000f62:	bf00      	nop

20000f64 <MSS_UART_isr>:
static void
MSS_UART_isr
(
    mss_uart_instance_t * this_uart
)
{
20000f64:	b580      	push	{r7, lr}
20000f66:	b084      	sub	sp, #16
20000f68:	af00      	add	r7, sp, #0
20000f6a:	6078      	str	r0, [r7, #4]
    uint8_t iirf;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20000f6c:	687a      	ldr	r2, [r7, #4]
20000f6e:	f646 3318 	movw	r3, #27416	; 0x6b18
20000f72:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f76:	429a      	cmp	r2, r3
20000f78:	d007      	beq.n	20000f8a <MSS_UART_isr+0x26>
20000f7a:	687a      	ldr	r2, [r7, #4]
20000f7c:	f646 23f0 	movw	r3, #27376	; 0x6af0
20000f80:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f84:	429a      	cmp	r2, r3
20000f86:	d000      	beq.n	20000f8a <MSS_UART_isr+0x26>
20000f88:	be00      	bkpt	0x0000

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
20000f8a:	687a      	ldr	r2, [r7, #4]
20000f8c:	f646 3318 	movw	r3, #27416	; 0x6b18
20000f90:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f94:	429a      	cmp	r2, r3
20000f96:	d006      	beq.n	20000fa6 <MSS_UART_isr+0x42>
20000f98:	687a      	ldr	r2, [r7, #4]
20000f9a:	f646 23f0 	movw	r3, #27376	; 0x6af0
20000f9e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000fa2:	429a      	cmp	r2, r3
20000fa4:	d167      	bne.n	20001076 <MSS_UART_isr+0x112>
    {
        iirf = this_uart->hw_reg->IIR & IIRF_MASK;
20000fa6:	687b      	ldr	r3, [r7, #4]
20000fa8:	681b      	ldr	r3, [r3, #0]
20000faa:	7a1b      	ldrb	r3, [r3, #8]
20000fac:	b2db      	uxtb	r3, r3
20000fae:	f003 030f 	and.w	r3, r3, #15
20000fb2:	73fb      	strb	r3, [r7, #15]

        switch ( iirf )
20000fb4:	7bfb      	ldrb	r3, [r7, #15]
20000fb6:	2b0c      	cmp	r3, #12
20000fb8:	d854      	bhi.n	20001064 <MSS_UART_isr+0x100>
20000fba:	a201      	add	r2, pc, #4	; (adr r2, 20000fc0 <MSS_UART_isr+0x5c>)
20000fbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
20000fc0:	20000ff5 	.word	0x20000ff5
20000fc4:	20001065 	.word	0x20001065
20000fc8:	20001011 	.word	0x20001011
20000fcc:	20001065 	.word	0x20001065
20000fd0:	2000102d 	.word	0x2000102d
20000fd4:	20001065 	.word	0x20001065
20000fd8:	20001049 	.word	0x20001049
20000fdc:	20001065 	.word	0x20001065
20000fe0:	20001065 	.word	0x20001065
20000fe4:	20001065 	.word	0x20001065
20000fe8:	20001065 	.word	0x20001065
20000fec:	20001065 	.word	0x20001065
20000ff0:	2000102d 	.word	0x2000102d
        {
            case IIRF_MODEM_STATUS:  /* Modem status interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->modemsts_handler );
20000ff4:	687b      	ldr	r3, [r7, #4]
20000ff6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
20000ff8:	2b00      	cmp	r3, #0
20000ffa:	d100      	bne.n	20000ffe <MSS_UART_isr+0x9a>
20000ffc:	be00      	bkpt	0x0000
                if( NULL_HANDLER != this_uart->modemsts_handler )
20000ffe:	687b      	ldr	r3, [r7, #4]
20001000:	6a5b      	ldr	r3, [r3, #36]	; 0x24
20001002:	2b00      	cmp	r3, #0
20001004:	d030      	beq.n	20001068 <MSS_UART_isr+0x104>
                {
                   (*(this_uart->modemsts_handler))( this_uart );
20001006:	687b      	ldr	r3, [r7, #4]
20001008:	6a5b      	ldr	r3, [r3, #36]	; 0x24
2000100a:	6878      	ldr	r0, [r7, #4]
2000100c:	4798      	blx	r3
                }
            }
            break;
2000100e:	e032      	b.n	20001076 <MSS_UART_isr+0x112>

            case IIRF_THRE: /* Transmitter Holding Register Empty */
            {
                ASSERT( NULL_HANDLER != this_uart->tx_handler );
20001010:	687b      	ldr	r3, [r7, #4]
20001012:	6a1b      	ldr	r3, [r3, #32]
20001014:	2b00      	cmp	r3, #0
20001016:	d100      	bne.n	2000101a <MSS_UART_isr+0xb6>
20001018:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->tx_handler )
2000101a:	687b      	ldr	r3, [r7, #4]
2000101c:	6a1b      	ldr	r3, [r3, #32]
2000101e:	2b00      	cmp	r3, #0
20001020:	d024      	beq.n	2000106c <MSS_UART_isr+0x108>
                {
                    (*(this_uart->tx_handler))( this_uart );
20001022:	687b      	ldr	r3, [r7, #4]
20001024:	6a1b      	ldr	r3, [r3, #32]
20001026:	6878      	ldr	r0, [r7, #4]
20001028:	4798      	blx	r3
                }
            }
            break;
2000102a:	e024      	b.n	20001076 <MSS_UART_isr+0x112>

            case IIRF_RX_DATA:      /* Received Data Available */
            case IIRF_DATA_TIMEOUT: /* Received Data Timed-out */
            {
                ASSERT( NULL_HANDLER != this_uart->rx_handler );
2000102c:	687b      	ldr	r3, [r7, #4]
2000102e:	69db      	ldr	r3, [r3, #28]
20001030:	2b00      	cmp	r3, #0
20001032:	d100      	bne.n	20001036 <MSS_UART_isr+0xd2>
20001034:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->rx_handler )
20001036:	687b      	ldr	r3, [r7, #4]
20001038:	69db      	ldr	r3, [r3, #28]
2000103a:	2b00      	cmp	r3, #0
2000103c:	d018      	beq.n	20001070 <MSS_UART_isr+0x10c>
                {
                    (*(this_uart->rx_handler))( this_uart );
2000103e:	687b      	ldr	r3, [r7, #4]
20001040:	69db      	ldr	r3, [r3, #28]
20001042:	6878      	ldr	r0, [r7, #4]
20001044:	4798      	blx	r3
                }
            }
            break;
20001046:	e016      	b.n	20001076 <MSS_UART_isr+0x112>

            case IIRF_RX_LINE_STATUS:  /* Line Status Interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->linests_handler );
20001048:	687b      	ldr	r3, [r7, #4]
2000104a:	699b      	ldr	r3, [r3, #24]
2000104c:	2b00      	cmp	r3, #0
2000104e:	d100      	bne.n	20001052 <MSS_UART_isr+0xee>
20001050:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->linests_handler )
20001052:	687b      	ldr	r3, [r7, #4]
20001054:	699b      	ldr	r3, [r3, #24]
20001056:	2b00      	cmp	r3, #0
20001058:	d00c      	beq.n	20001074 <MSS_UART_isr+0x110>
                {
                   (*(this_uart->linests_handler))( this_uart );
2000105a:	687b      	ldr	r3, [r7, #4]
2000105c:	699b      	ldr	r3, [r3, #24]
2000105e:	6878      	ldr	r0, [r7, #4]
20001060:	4798      	blx	r3
                }
            }
            break;
20001062:	e008      	b.n	20001076 <MSS_UART_isr+0x112>

            default:
            {
                ASSERT( INVALID_INTERRUPT );
20001064:	be00      	bkpt	0x0000
20001066:	e006      	b.n	20001076 <MSS_UART_isr+0x112>
                if( NULL_HANDLER != this_uart->modemsts_handler )
                {
                   (*(this_uart->modemsts_handler))( this_uart );
                }
            }
            break;
20001068:	bf00      	nop
2000106a:	e004      	b.n	20001076 <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->tx_handler )
                {
                    (*(this_uart->tx_handler))( this_uart );
                }
            }
            break;
2000106c:	bf00      	nop
2000106e:	e002      	b.n	20001076 <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->rx_handler )
                {
                    (*(this_uart->rx_handler))( this_uart );
                }
            }
            break;
20001070:	bf00      	nop
20001072:	e000      	b.n	20001076 <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->linests_handler )
                {
                   (*(this_uart->linests_handler))( this_uart );
                }
            }
            break;
20001074:	bf00      	nop
                ASSERT( INVALID_INTERRUPT );
            }
            break;
        }
    }
}
20001076:	f107 0710 	add.w	r7, r7, #16
2000107a:	46bd      	mov	sp, r7
2000107c:	bd80      	pop	{r7, pc}
2000107e:	bf00      	nop

20001080 <default_tx_handler>:
static void
default_tx_handler
(
    mss_uart_instance_t * this_uart
)
{
20001080:	b480      	push	{r7}
20001082:	b087      	sub	sp, #28
20001084:	af00      	add	r7, sp, #0
20001086:	6078      	str	r0, [r7, #4]
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001088:	687a      	ldr	r2, [r7, #4]
2000108a:	f646 3318 	movw	r3, #27416	; 0x6b18
2000108e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001092:	429a      	cmp	r2, r3
20001094:	d007      	beq.n	200010a6 <default_tx_handler+0x26>
20001096:	687a      	ldr	r2, [r7, #4]
20001098:	f646 23f0 	movw	r3, #27376	; 0x6af0
2000109c:	f2c2 0300 	movt	r3, #8192	; 0x2000
200010a0:	429a      	cmp	r2, r3
200010a2:	d000      	beq.n	200010a6 <default_tx_handler+0x26>
200010a4:	be00      	bkpt	0x0000
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
200010a6:	687b      	ldr	r3, [r7, #4]
200010a8:	68db      	ldr	r3, [r3, #12]
200010aa:	2b00      	cmp	r3, #0
200010ac:	d100      	bne.n	200010b0 <default_tx_handler+0x30>
200010ae:	be00      	bkpt	0x0000
    ASSERT( 0U < this_uart->tx_buff_size );
200010b0:	687b      	ldr	r3, [r7, #4]
200010b2:	691b      	ldr	r3, [r3, #16]
200010b4:	2b00      	cmp	r3, #0
200010b6:	d100      	bne.n	200010ba <default_tx_handler+0x3a>
200010b8:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
200010ba:	687a      	ldr	r2, [r7, #4]
200010bc:	f646 3318 	movw	r3, #27416	; 0x6b18
200010c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200010c4:	429a      	cmp	r2, r3
200010c6:	d006      	beq.n	200010d6 <default_tx_handler+0x56>
200010c8:	687a      	ldr	r2, [r7, #4]
200010ca:	f646 23f0 	movw	r3, #27376	; 0x6af0
200010ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
200010d2:	429a      	cmp	r2, r3
200010d4:	d152      	bne.n	2000117c <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
200010d6:	687b      	ldr	r3, [r7, #4]
200010d8:	68db      	ldr	r3, [r3, #12]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
200010da:	2b00      	cmp	r3, #0
200010dc:	d04e      	beq.n	2000117c <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
200010de:	687b      	ldr	r3, [r7, #4]
200010e0:	691b      	ldr	r3, [r3, #16]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
200010e2:	2b00      	cmp	r3, #0
200010e4:	d04a      	beq.n	2000117c <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
200010e6:	687b      	ldr	r3, [r7, #4]
200010e8:	681b      	ldr	r3, [r3, #0]
200010ea:	7d1b      	ldrb	r3, [r3, #20]
200010ec:	72fb      	strb	r3, [r7, #11]
        this_uart->status |= status;
200010ee:	687b      	ldr	r3, [r7, #4]
200010f0:	7a9a      	ldrb	r2, [r3, #10]
200010f2:	7afb      	ldrb	r3, [r7, #11]
200010f4:	ea42 0303 	orr.w	r3, r2, r3
200010f8:	b2da      	uxtb	r2, r3
200010fa:	687b      	ldr	r3, [r7, #4]
200010fc:	729a      	strb	r2, [r3, #10]

        /*
         * This function should only be called as a result of a THRE interrupt.
         * Verify that this is true before proceeding to transmit data.
         */
        if ( status & MSS_UART_THRE )
200010fe:	7afb      	ldrb	r3, [r7, #11]
20001100:	f003 0320 	and.w	r3, r3, #32
20001104:	2b00      	cmp	r3, #0
20001106:	d029      	beq.n	2000115c <default_tx_handler+0xdc>
        {
            uint32_t i;
            uint32_t fill_size = TX_FIFO_SIZE;
20001108:	f04f 0310 	mov.w	r3, #16
2000110c:	613b      	str	r3, [r7, #16]
            uint32_t tx_remain = this_uart->tx_buff_size - this_uart->tx_idx;
2000110e:	687b      	ldr	r3, [r7, #4]
20001110:	691a      	ldr	r2, [r3, #16]
20001112:	687b      	ldr	r3, [r7, #4]
20001114:	695b      	ldr	r3, [r3, #20]
20001116:	ebc3 0302 	rsb	r3, r3, r2
2000111a:	617b      	str	r3, [r7, #20]

            /* Calculate the number of bytes to transmit. */
            if ( tx_remain < TX_FIFO_SIZE )
2000111c:	697b      	ldr	r3, [r7, #20]
2000111e:	2b0f      	cmp	r3, #15
20001120:	d801      	bhi.n	20001126 <default_tx_handler+0xa6>
            {
                fill_size = tx_remain;
20001122:	697b      	ldr	r3, [r7, #20]
20001124:	613b      	str	r3, [r7, #16]
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
20001126:	f04f 0300 	mov.w	r3, #0
2000112a:	60fb      	str	r3, [r7, #12]
2000112c:	e012      	b.n	20001154 <default_tx_handler+0xd4>
            {
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = this_uart->tx_buffer[this_uart->tx_idx];
2000112e:	687b      	ldr	r3, [r7, #4]
20001130:	681b      	ldr	r3, [r3, #0]
20001132:	687a      	ldr	r2, [r7, #4]
20001134:	68d1      	ldr	r1, [r2, #12]
20001136:	687a      	ldr	r2, [r7, #4]
20001138:	6952      	ldr	r2, [r2, #20]
2000113a:	440a      	add	r2, r1
2000113c:	7812      	ldrb	r2, [r2, #0]
2000113e:	701a      	strb	r2, [r3, #0]
                ++this_uart->tx_idx;
20001140:	687b      	ldr	r3, [r7, #4]
20001142:	695b      	ldr	r3, [r3, #20]
20001144:	f103 0201 	add.w	r2, r3, #1
20001148:	687b      	ldr	r3, [r7, #4]
2000114a:	615a      	str	r2, [r3, #20]
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
2000114c:	68fb      	ldr	r3, [r7, #12]
2000114e:	f103 0301 	add.w	r3, r3, #1
20001152:	60fb      	str	r3, [r7, #12]
20001154:	68fa      	ldr	r2, [r7, #12]
20001156:	693b      	ldr	r3, [r7, #16]
20001158:	429a      	cmp	r2, r3
2000115a:	d3e8      	bcc.n	2000112e <default_tx_handler+0xae>
                ++this_uart->tx_idx;
            }
        }

        /* Flag Tx as complete if all data has been pushed into the Tx FIFO. */
        if ( this_uart->tx_idx == this_uart->tx_buff_size )
2000115c:	687b      	ldr	r3, [r7, #4]
2000115e:	695a      	ldr	r2, [r3, #20]
20001160:	687b      	ldr	r3, [r7, #4]
20001162:	691b      	ldr	r3, [r3, #16]
20001164:	429a      	cmp	r2, r3
20001166:	d109      	bne.n	2000117c <default_tx_handler+0xfc>
        {
            this_uart->tx_buff_size = TX_COMPLETE;
20001168:	687b      	ldr	r3, [r7, #4]
2000116a:	f04f 0200 	mov.w	r2, #0
2000116e:	611a      	str	r2, [r3, #16]
            /* disables TX interrupt */
            this_uart->hw_reg_bit->IER_ETBEI = 0U;
20001170:	687b      	ldr	r3, [r7, #4]
20001172:	685b      	ldr	r3, [r3, #4]
20001174:	f04f 0200 	mov.w	r2, #0
20001178:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        }
    }
}
2000117c:	f107 071c 	add.w	r7, r7, #28
20001180:	46bd      	mov	sp, r7
20001182:	bc80      	pop	{r7}
20001184:	4770      	bx	lr
20001186:	bf00      	nop

20001188 <UART0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART0_IRQHandler( void )
#else
void UART0_IRQHandler( void )
#endif
{
20001188:	4668      	mov	r0, sp
2000118a:	f020 0107 	bic.w	r1, r0, #7
2000118e:	468d      	mov	sp, r1
20001190:	b589      	push	{r0, r3, r7, lr}
20001192:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart0 );
20001194:	f646 3018 	movw	r0, #27416	; 0x6b18
20001198:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000119c:	f7ff fee2 	bl	20000f64 <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART0_IRQn );
200011a0:	f04f 000a 	mov.w	r0, #10
200011a4:	f7ff fcde 	bl	20000b64 <NVIC_ClearPendingIRQ>
}
200011a8:	46bd      	mov	sp, r7
200011aa:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200011ae:	4685      	mov	sp, r0
200011b0:	4770      	bx	lr
200011b2:	bf00      	nop

200011b4 <UART1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART1_IRQHandler( void )
#else
void UART1_IRQHandler( void )
#endif
{
200011b4:	4668      	mov	r0, sp
200011b6:	f020 0107 	bic.w	r1, r0, #7
200011ba:	468d      	mov	sp, r1
200011bc:	b589      	push	{r0, r3, r7, lr}
200011be:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart1 );
200011c0:	f646 20f0 	movw	r0, #27376	; 0x6af0
200011c4:	f2c2 0000 	movt	r0, #8192	; 0x2000
200011c8:	f7ff fecc 	bl	20000f64 <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART1_IRQn );
200011cc:	f04f 000b 	mov.w	r0, #11
200011d0:	f7ff fcc8 	bl	20000b64 <NVIC_ClearPendingIRQ>
}
200011d4:	46bd      	mov	sp, r7
200011d6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200011da:	4685      	mov	sp, r0
200011dc:	4770      	bx	lr
200011de:	bf00      	nop

200011e0 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
200011e0:	b480      	push	{r7}
200011e2:	b083      	sub	sp, #12
200011e4:	af00      	add	r7, sp, #0
200011e6:	4603      	mov	r3, r0
200011e8:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
200011ea:	f24e 1300 	movw	r3, #57600	; 0xe100
200011ee:	f2ce 0300 	movt	r3, #57344	; 0xe000
200011f2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
200011f6:	ea4f 1252 	mov.w	r2, r2, lsr #5
200011fa:	88f9      	ldrh	r1, [r7, #6]
200011fc:	f001 011f 	and.w	r1, r1, #31
20001200:	f04f 0001 	mov.w	r0, #1
20001204:	fa00 f101 	lsl.w	r1, r0, r1
20001208:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
2000120c:	f107 070c 	add.w	r7, r7, #12
20001210:	46bd      	mov	sp, r7
20001212:	bc80      	pop	{r7}
20001214:	4770      	bx	lr
20001216:	bf00      	nop

20001218 <NVIC_DisableIRQ>:
 * 
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
20001218:	b480      	push	{r7}
2000121a:	b083      	sub	sp, #12
2000121c:	af00      	add	r7, sp, #0
2000121e:	4603      	mov	r3, r0
20001220:	80fb      	strh	r3, [r7, #6]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
20001222:	f24e 1300 	movw	r3, #57600	; 0xe100
20001226:	f2ce 0300 	movt	r3, #57344	; 0xe000
2000122a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
2000122e:	ea4f 1252 	mov.w	r2, r2, lsr #5
20001232:	88f9      	ldrh	r1, [r7, #6]
20001234:	f001 011f 	and.w	r1, r1, #31
20001238:	f04f 0001 	mov.w	r0, #1
2000123c:	fa00 f101 	lsl.w	r1, r0, r1
20001240:	f102 0220 	add.w	r2, r2, #32
20001244:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20001248:	f107 070c 	add.w	r7, r7, #12
2000124c:	46bd      	mov	sp, r7
2000124e:	bc80      	pop	{r7}
20001250:	4770      	bx	lr
20001252:	bf00      	nop

20001254 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
20001254:	b480      	push	{r7}
20001256:	b083      	sub	sp, #12
20001258:	af00      	add	r7, sp, #0
2000125a:	4603      	mov	r3, r0
2000125c:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
2000125e:	f24e 1300 	movw	r3, #57600	; 0xe100
20001262:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001266:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
2000126a:	ea4f 1252 	mov.w	r2, r2, lsr #5
2000126e:	88f9      	ldrh	r1, [r7, #6]
20001270:	f001 011f 	and.w	r1, r1, #31
20001274:	f04f 0001 	mov.w	r0, #1
20001278:	fa00 f101 	lsl.w	r1, r0, r1
2000127c:	f102 0260 	add.w	r2, r2, #96	; 0x60
20001280:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20001284:	f107 070c 	add.w	r7, r7, #12
20001288:	46bd      	mov	sp, r7
2000128a:	bc80      	pop	{r7}
2000128c:	4770      	bx	lr
2000128e:	bf00      	nop

20001290 <MSS_I2C_init>:
(
    mss_i2c_instance_t * this_i2c,
    uint8_t ser_address,
    mss_i2c_clock_divider_t ser_clock_speed
)
{
20001290:	b580      	push	{r7, lr}
20001292:	b084      	sub	sp, #16
20001294:	af00      	add	r7, sp, #0
20001296:	6078      	str	r0, [r7, #4]
20001298:	4613      	mov	r3, r2
2000129a:	460a      	mov	r2, r1
2000129c:	70fa      	strb	r2, [r7, #3]
2000129e:	70bb      	strb	r3, [r7, #2]
    uint32_t primask;
    uint_fast16_t clock_speed = (uint_fast16_t)ser_clock_speed;
200012a0:	78bb      	ldrb	r3, [r7, #2]
200012a2:	60fb      	str	r3, [r7, #12]
    
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
200012a4:	687a      	ldr	r2, [r7, #4]
200012a6:	f646 3340 	movw	r3, #27456	; 0x6b40
200012aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
200012ae:	429a      	cmp	r2, r3
200012b0:	d007      	beq.n	200012c2 <MSS_I2C_init+0x32>
200012b2:	687a      	ldr	r2, [r7, #4]
200012b4:	f646 33b4 	movw	r3, #27572	; 0x6bb4
200012b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200012bc:	429a      	cmp	r2, r3
200012be:	d000      	beq.n	200012c2 <MSS_I2C_init+0x32>
200012c0:	be00      	bkpt	0x0000
     * Initialize all items of the this_i2c data structure to zero. This
     * initializes all state variables to their init value. It relies on
     * the fact that NO_TRANSACTION, I2C_SUCCESS and I2C_RELEASE_BUS all
     * have an actual value of zero.
     */
    primask = disable_interrupts();
200012c2:	f000 fe43 	bl	20001f4c <disable_interrupts>
200012c6:	4603      	mov	r3, r0
200012c8:	60bb      	str	r3, [r7, #8]
    memset(this_i2c, 0, sizeof(mss_i2c_instance_t));
200012ca:	6878      	ldr	r0, [r7, #4]
200012cc:	f04f 0100 	mov.w	r1, #0
200012d0:	f04f 0274 	mov.w	r2, #116	; 0x74
200012d4:	f001 fc92 	bl	20002bfc <memset>
    
    if ( this_i2c == &g_mss_i2c0 )
200012d8:	687a      	ldr	r2, [r7, #4]
200012da:	f646 3340 	movw	r3, #27456	; 0x6b40
200012de:	f2c2 0300 	movt	r3, #8192	; 0x2000
200012e2:	429a      	cmp	r2, r3
200012e4:	d12c      	bne.n	20001340 <MSS_I2C_init+0xb0>
    {
        this_i2c->irqn = I2C0_IRQn;
200012e6:	687b      	ldr	r3, [r7, #4]
200012e8:	f04f 020e 	mov.w	r2, #14
200012ec:	825a      	strh	r2, [r3, #18]
        this_i2c->hw_reg = I2C0;
200012ee:	687a      	ldr	r2, [r7, #4]
200012f0:	f242 0300 	movw	r3, #8192	; 0x2000
200012f4:	f2c4 0300 	movt	r3, #16384	; 0x4000
200012f8:	6153      	str	r3, [r2, #20]
        this_i2c->hw_reg_bit = I2C0_BITBAND;
200012fa:	687a      	ldr	r2, [r7, #4]
200012fc:	f240 0300 	movw	r3, #0
20001300:	f2c4 2304 	movt	r3, #16900	; 0x4204
20001304:	6193      	str	r3, [r2, #24]
        
        /* reset I2C0 */
        SYSREG->SOFT_RST_CR |= SYSREG_I2C0_SOFTRESET_MASK;
20001306:	f242 0300 	movw	r3, #8192	; 0x2000
2000130a:	f2ce 0304 	movt	r3, #57348	; 0xe004
2000130e:	f242 0200 	movw	r2, #8192	; 0x2000
20001312:	f2ce 0204 	movt	r2, #57348	; 0xe004
20001316:	6b12      	ldr	r2, [r2, #48]	; 0x30
20001318:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
2000131c:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended I2C0 interrupt */
        NVIC_ClearPendingIRQ( I2C0_IRQn );
2000131e:	f04f 000e 	mov.w	r0, #14
20001322:	f7ff ff97 	bl	20001254 <NVIC_ClearPendingIRQ>
        /* Take I2C0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_I2C0_SOFTRESET_MASK;
20001326:	f242 0300 	movw	r3, #8192	; 0x2000
2000132a:	f2ce 0304 	movt	r3, #57348	; 0xe004
2000132e:	f242 0200 	movw	r2, #8192	; 0x2000
20001332:	f2ce 0204 	movt	r2, #57348	; 0xe004
20001336:	6b12      	ldr	r2, [r2, #48]	; 0x30
20001338:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
2000133c:	631a      	str	r2, [r3, #48]	; 0x30
2000133e:	e02b      	b.n	20001398 <MSS_I2C_init+0x108>
    }
    else
    {
        this_i2c->irqn = I2C1_IRQn;
20001340:	687b      	ldr	r3, [r7, #4]
20001342:	f04f 0211 	mov.w	r2, #17
20001346:	825a      	strh	r2, [r3, #18]
        this_i2c->hw_reg = I2C1;
20001348:	687a      	ldr	r2, [r7, #4]
2000134a:	f242 0300 	movw	r3, #8192	; 0x2000
2000134e:	f2c4 0301 	movt	r3, #16385	; 0x4001
20001352:	6153      	str	r3, [r2, #20]
        this_i2c->hw_reg_bit = I2C1_BITBAND;
20001354:	687a      	ldr	r2, [r7, #4]
20001356:	f240 0300 	movw	r3, #0
2000135a:	f2c4 2324 	movt	r3, #16932	; 0x4224
2000135e:	6193      	str	r3, [r2, #24]
        
        /* reset I2C1 */
        SYSREG->SOFT_RST_CR |= SYSREG_I2C1_SOFTRESET_MASK;
20001360:	f242 0300 	movw	r3, #8192	; 0x2000
20001364:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001368:	f242 0200 	movw	r2, #8192	; 0x2000
2000136c:	f2ce 0204 	movt	r2, #57348	; 0xe004
20001370:	6b12      	ldr	r2, [r2, #48]	; 0x30
20001372:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
20001376:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended I2C1 interrupt */
        NVIC_ClearPendingIRQ( I2C1_IRQn );
20001378:	f04f 0011 	mov.w	r0, #17
2000137c:	f7ff ff6a 	bl	20001254 <NVIC_ClearPendingIRQ>
        /* Take I2C1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_I2C1_SOFTRESET_MASK;
20001380:	f242 0300 	movw	r3, #8192	; 0x2000
20001384:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001388:	f242 0200 	movw	r2, #8192	; 0x2000
2000138c:	f2ce 0204 	movt	r2, #57348	; 0xe004
20001390:	6b12      	ldr	r2, [r2, #48]	; 0x30
20001392:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
20001396:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Use same base address for SMBus bitband access */
    this_i2c->hw_smb_reg_bit = (I2C_SMBus_BitBand_TypeDef *)this_i2c->hw_reg_bit;
20001398:	687b      	ldr	r3, [r7, #4]
2000139a:	699b      	ldr	r3, [r3, #24]
2000139c:	461a      	mov	r2, r3
2000139e:	687b      	ldr	r3, [r7, #4]
200013a0:	61da      	str	r2, [r3, #28]

    /* Update Serial address of the device */
    this_i2c->ser_address = (uint_fast8_t)ser_address << 1u;
200013a2:	78fb      	ldrb	r3, [r7, #3]
200013a4:	ea4f 0243 	mov.w	r2, r3, lsl #1
200013a8:	687b      	ldr	r3, [r7, #4]
200013aa:	601a      	str	r2, [r3, #0]

    this_i2c->hw_reg_bit->CTRL_CR2 = (uint32_t)((clock_speed >> 2u) & 0x01u);
200013ac:	687b      	ldr	r3, [r7, #4]
200013ae:	699b      	ldr	r3, [r3, #24]
200013b0:	68fa      	ldr	r2, [r7, #12]
200013b2:	ea4f 0292 	mov.w	r2, r2, lsr #2
200013b6:	f002 0201 	and.w	r2, r2, #1
200013ba:	61da      	str	r2, [r3, #28]
    this_i2c->hw_reg_bit->CTRL_CR1 = (uint32_t)((clock_speed >> 1u) & 0x01u);
200013bc:	687b      	ldr	r3, [r7, #4]
200013be:	699b      	ldr	r3, [r3, #24]
200013c0:	68fa      	ldr	r2, [r7, #12]
200013c2:	ea4f 0252 	mov.w	r2, r2, lsr #1
200013c6:	f002 0201 	and.w	r2, r2, #1
200013ca:	605a      	str	r2, [r3, #4]
    this_i2c->hw_reg_bit->CTRL_CR0 = (uint32_t)(clock_speed & 0x01u);
200013cc:	687b      	ldr	r3, [r7, #4]
200013ce:	699b      	ldr	r3, [r3, #24]
200013d0:	68fa      	ldr	r2, [r7, #12]
200013d2:	f002 0201 	and.w	r2, r2, #1
200013d6:	601a      	str	r2, [r3, #0]
    this_i2c->hw_reg->ADDR = (uint8_t)this_i2c->ser_address;
200013d8:	687b      	ldr	r3, [r7, #4]
200013da:	695b      	ldr	r3, [r3, #20]
200013dc:	687a      	ldr	r2, [r7, #4]
200013de:	6812      	ldr	r2, [r2, #0]
200013e0:	b2d2      	uxtb	r2, r2
200013e2:	731a      	strb	r2, [r3, #12]
    this_i2c->hw_reg_bit->CTRL_ENS1 = 0x01u; /* set enable bit */
200013e4:	687b      	ldr	r3, [r7, #4]
200013e6:	699b      	ldr	r3, [r3, #24]
200013e8:	f04f 0201 	mov.w	r2, #1
200013ec:	619a      	str	r2, [r3, #24]
    restore_interrupts( primask );
200013ee:	68b8      	ldr	r0, [r7, #8]
200013f0:	f000 fdbe 	bl	20001f70 <restore_interrupts>
}
200013f4:	f107 0710 	add.w	r7, r7, #16
200013f8:	46bd      	mov	sp, r7
200013fa:	bd80      	pop	{r7, pc}

200013fc <MSS_I2C_write>:
    uint8_t serial_addr,
    const uint8_t * write_buffer,
    uint16_t write_size,
    uint8_t options
)
{
200013fc:	b580      	push	{r7, lr}
200013fe:	b086      	sub	sp, #24
20001400:	af00      	add	r7, sp, #0
20001402:	60f8      	str	r0, [r7, #12]
20001404:	607a      	str	r2, [r7, #4]
20001406:	460a      	mov	r2, r1
20001408:	72fa      	strb	r2, [r7, #11]
2000140a:	807b      	strh	r3, [r7, #2]
    uint32_t primask;
    volatile uint8_t stat_ctrl;

    ASSERT((this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1));
2000140c:	68fa      	ldr	r2, [r7, #12]
2000140e:	f646 3340 	movw	r3, #27456	; 0x6b40
20001412:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001416:	429a      	cmp	r2, r3
20001418:	d007      	beq.n	2000142a <MSS_I2C_write+0x2e>
2000141a:	68fa      	ldr	r2, [r7, #12]
2000141c:	f646 33b4 	movw	r3, #27572	; 0x6bb4
20001420:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001424:	429a      	cmp	r2, r3
20001426:	d000      	beq.n	2000142a <MSS_I2C_write+0x2e>
20001428:	be00      	bkpt	0x0000

    primask = disable_interrupts();
2000142a:	f000 fd8f 	bl	20001f4c <disable_interrupts>
2000142e:	4603      	mov	r3, r0
20001430:	617b      	str	r3, [r7, #20]

    /* Update the transaction only when there is no transaction going on I2C */
    if( this_i2c->transaction == NO_TRANSACTION)
20001432:	68fb      	ldr	r3, [r7, #12]
20001434:	7a1b      	ldrb	r3, [r3, #8]
20001436:	2b00      	cmp	r3, #0
20001438:	d103      	bne.n	20001442 <MSS_I2C_write+0x46>
    {
      this_i2c->transaction = MASTER_WRITE_TRANSACTION;
2000143a:	68fb      	ldr	r3, [r7, #12]
2000143c:	f04f 0201 	mov.w	r2, #1
20001440:	721a      	strb	r2, [r3, #8]
    }

    /* Update the Pending transaction information so that transaction can restarted */
    this_i2c->pending_transaction = MASTER_WRITE_TRANSACTION ;
20001442:	68fb      	ldr	r3, [r7, #12]
20001444:	f04f 0201 	mov.w	r2, #1
20001448:	f883 2072 	strb.w	r2, [r3, #114]	; 0x72

    /* Update target address */
    this_i2c->target_addr = (uint_fast8_t)serial_addr << 1u;
2000144c:	7afb      	ldrb	r3, [r7, #11]
2000144e:	ea4f 0243 	mov.w	r2, r3, lsl #1
20001452:	68fb      	ldr	r3, [r7, #12]
20001454:	605a      	str	r2, [r3, #4]

    this_i2c->dir = WRITE_DIR;
20001456:	68fb      	ldr	r3, [r7, #12]
20001458:	f04f 0200 	mov.w	r2, #0
2000145c:	62da      	str	r2, [r3, #44]	; 0x2c

    this_i2c->master_tx_buffer = write_buffer;
2000145e:	68fb      	ldr	r3, [r7, #12]
20001460:	687a      	ldr	r2, [r7, #4]
20001462:	621a      	str	r2, [r3, #32]
    this_i2c->master_tx_size = write_size;
20001464:	887a      	ldrh	r2, [r7, #2]
20001466:	68fb      	ldr	r3, [r7, #12]
20001468:	625a      	str	r2, [r3, #36]	; 0x24
    this_i2c->master_tx_idx = 0u;
2000146a:	68fb      	ldr	r3, [r7, #12]
2000146c:	f04f 0200 	mov.w	r2, #0
20001470:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set I2C status in progress */
    this_i2c->master_status = MSS_I2C_IN_PROGRESS;
20001472:	68fb      	ldr	r3, [r7, #12]
20001474:	f04f 0201 	mov.w	r2, #1
20001478:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    this_i2c->options = options;
2000147c:	68fb      	ldr	r3, [r7, #12]
2000147e:	f897 2020 	ldrb.w	r2, [r7, #32]
20001482:	741a      	strb	r2, [r3, #16]

    if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
20001484:	68fb      	ldr	r3, [r7, #12]
20001486:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
2000148a:	b2db      	uxtb	r3, r3
2000148c:	2b01      	cmp	r3, #1
2000148e:	d105      	bne.n	2000149c <MSS_I2C_write+0xa0>
    {
        this_i2c->is_transaction_pending = 1u;
20001490:	68fb      	ldr	r3, [r7, #12]
20001492:	f04f 0201 	mov.w	r2, #1
20001496:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
2000149a:	e004      	b.n	200014a6 <MSS_I2C_write+0xaa>
    }
    else
    {
        this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
2000149c:	68fb      	ldr	r3, [r7, #12]
2000149e:	699b      	ldr	r3, [r3, #24]
200014a0:	f04f 0201 	mov.w	r2, #1
200014a4:	615a      	str	r2, [r3, #20]
    /*
     * Clear interrupts if required (depends on repeated starts).
     * Since the Bus is on hold, only then prior status needs to
     * be cleared.
     */
    if ( MSS_I2C_HOLD_BUS == this_i2c->bus_status )
200014a6:	68fb      	ldr	r3, [r7, #12]
200014a8:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
200014ac:	2b01      	cmp	r3, #1
200014ae:	d111      	bne.n	200014d4 <MSS_I2C_write+0xd8>
    {
        this_i2c->hw_reg_bit->CTRL_SI = 0u;
200014b0:	68fb      	ldr	r3, [r7, #12]
200014b2:	699b      	ldr	r3, [r3, #24]
200014b4:	f04f 0200 	mov.w	r2, #0
200014b8:	60da      	str	r2, [r3, #12]
        stat_ctrl = this_i2c->hw_reg->STATUS;
200014ba:	68fb      	ldr	r3, [r7, #12]
200014bc:	695b      	ldr	r3, [r3, #20]
200014be:	791b      	ldrb	r3, [r3, #4]
200014c0:	74fb      	strb	r3, [r7, #19]
        stat_ctrl = stat_ctrl;  /* Avoids Lint warning */
200014c2:	7cfb      	ldrb	r3, [r7, #19]
200014c4:	b2db      	uxtb	r3, r3
200014c6:	74fb      	strb	r3, [r7, #19]
        NVIC_ClearPendingIRQ( this_i2c->irqn );
200014c8:	68fb      	ldr	r3, [r7, #12]
200014ca:	8a5b      	ldrh	r3, [r3, #18]
200014cc:	b21b      	sxth	r3, r3
200014ce:	4618      	mov	r0, r3
200014d0:	f7ff fec0 	bl	20001254 <NVIC_ClearPendingIRQ>
    }

    /* Enable the interrupt. ( Re-enable) */
    NVIC_EnableIRQ( this_i2c->irqn );
200014d4:	68fb      	ldr	r3, [r7, #12]
200014d6:	8a5b      	ldrh	r3, [r3, #18]
200014d8:	b21b      	sxth	r3, r3
200014da:	4618      	mov	r0, r3
200014dc:	f7ff fe80 	bl	200011e0 <NVIC_EnableIRQ>

    restore_interrupts( primask );
200014e0:	6978      	ldr	r0, [r7, #20]
200014e2:	f000 fd45 	bl	20001f70 <restore_interrupts>
}
200014e6:	f107 0718 	add.w	r7, r7, #24
200014ea:	46bd      	mov	sp, r7
200014ec:	bd80      	pop	{r7, pc}
200014ee:	bf00      	nop

200014f0 <MSS_I2C_read>:
    uint8_t serial_addr,
    uint8_t * read_buffer,
    uint16_t read_size,
    uint8_t options
)
{
200014f0:	b580      	push	{r7, lr}
200014f2:	b086      	sub	sp, #24
200014f4:	af00      	add	r7, sp, #0
200014f6:	60f8      	str	r0, [r7, #12]
200014f8:	607a      	str	r2, [r7, #4]
200014fa:	460a      	mov	r2, r1
200014fc:	72fa      	strb	r2, [r7, #11]
200014fe:	807b      	strh	r3, [r7, #2]
    uint32_t primask;
    volatile uint8_t stat_ctrl;

    ASSERT((this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1));
20001500:	68fa      	ldr	r2, [r7, #12]
20001502:	f646 3340 	movw	r3, #27456	; 0x6b40
20001506:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000150a:	429a      	cmp	r2, r3
2000150c:	d007      	beq.n	2000151e <MSS_I2C_read+0x2e>
2000150e:	68fa      	ldr	r2, [r7, #12]
20001510:	f646 33b4 	movw	r3, #27572	; 0x6bb4
20001514:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001518:	429a      	cmp	r2, r3
2000151a:	d000      	beq.n	2000151e <MSS_I2C_read+0x2e>
2000151c:	be00      	bkpt	0x0000

    primask = disable_interrupts();
2000151e:	f000 fd15 	bl	20001f4c <disable_interrupts>
20001522:	4603      	mov	r3, r0
20001524:	617b      	str	r3, [r7, #20]
    
    /* Update the transaction only when there is no transaction going on I2C */
    if( this_i2c->transaction == NO_TRANSACTION)
20001526:	68fb      	ldr	r3, [r7, #12]
20001528:	7a1b      	ldrb	r3, [r3, #8]
2000152a:	2b00      	cmp	r3, #0
2000152c:	d103      	bne.n	20001536 <MSS_I2C_read+0x46>
    {
      this_i2c->transaction = MASTER_READ_TRANSACTION;
2000152e:	68fb      	ldr	r3, [r7, #12]
20001530:	f04f 0202 	mov.w	r2, #2
20001534:	721a      	strb	r2, [r3, #8]
    }

    /* Update the Pending transaction information so that transaction can restarted */
    this_i2c->pending_transaction = MASTER_READ_TRANSACTION ;
20001536:	68fb      	ldr	r3, [r7, #12]
20001538:	f04f 0202 	mov.w	r2, #2
2000153c:	f883 2072 	strb.w	r2, [r3, #114]	; 0x72

    /* Update target address */
    this_i2c->target_addr = (uint_fast8_t)serial_addr << 1u;
20001540:	7afb      	ldrb	r3, [r7, #11]
20001542:	ea4f 0243 	mov.w	r2, r3, lsl #1
20001546:	68fb      	ldr	r3, [r7, #12]
20001548:	605a      	str	r2, [r3, #4]

    this_i2c->dir = READ_DIR;
2000154a:	68fb      	ldr	r3, [r7, #12]
2000154c:	f04f 0201 	mov.w	r2, #1
20001550:	62da      	str	r2, [r3, #44]	; 0x2c

    this_i2c->master_rx_buffer = read_buffer;
20001552:	68fb      	ldr	r3, [r7, #12]
20001554:	687a      	ldr	r2, [r7, #4]
20001556:	631a      	str	r2, [r3, #48]	; 0x30
    this_i2c->master_rx_size = read_size;
20001558:	887a      	ldrh	r2, [r7, #2]
2000155a:	68fb      	ldr	r3, [r7, #12]
2000155c:	635a      	str	r2, [r3, #52]	; 0x34
    this_i2c->master_rx_idx = 0u;
2000155e:	68fb      	ldr	r3, [r7, #12]
20001560:	f04f 0200 	mov.w	r2, #0
20001564:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Set I2C status in progress */
    this_i2c->master_status = MSS_I2C_IN_PROGRESS;
20001566:	68fb      	ldr	r3, [r7, #12]
20001568:	f04f 0201 	mov.w	r2, #1
2000156c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    this_i2c->options = options;
20001570:	68fb      	ldr	r3, [r7, #12]
20001572:	f897 2020 	ldrb.w	r2, [r7, #32]
20001576:	741a      	strb	r2, [r3, #16]

    if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
20001578:	68fb      	ldr	r3, [r7, #12]
2000157a:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
2000157e:	b2db      	uxtb	r3, r3
20001580:	2b01      	cmp	r3, #1
20001582:	d105      	bne.n	20001590 <MSS_I2C_read+0xa0>
    {
        this_i2c->is_transaction_pending = 1u;
20001584:	68fb      	ldr	r3, [r7, #12]
20001586:	f04f 0201 	mov.w	r2, #1
2000158a:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
2000158e:	e004      	b.n	2000159a <MSS_I2C_read+0xaa>
    }
    else
    {
        this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
20001590:	68fb      	ldr	r3, [r7, #12]
20001592:	699b      	ldr	r3, [r3, #24]
20001594:	f04f 0201 	mov.w	r2, #1
20001598:	615a      	str	r2, [r3, #20]
    /*
     * Clear interrupts if required (depends on repeated starts).
     * Since the Bus is on hold, only then prior status needs to
     * be cleared.
     */
    if ( MSS_I2C_HOLD_BUS == this_i2c->bus_status )
2000159a:	68fb      	ldr	r3, [r7, #12]
2000159c:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
200015a0:	2b01      	cmp	r3, #1
200015a2:	d111      	bne.n	200015c8 <MSS_I2C_read+0xd8>
    {
        this_i2c->hw_reg_bit->CTRL_SI = 0u;
200015a4:	68fb      	ldr	r3, [r7, #12]
200015a6:	699b      	ldr	r3, [r3, #24]
200015a8:	f04f 0200 	mov.w	r2, #0
200015ac:	60da      	str	r2, [r3, #12]
        stat_ctrl = this_i2c->hw_reg->STATUS;
200015ae:	68fb      	ldr	r3, [r7, #12]
200015b0:	695b      	ldr	r3, [r3, #20]
200015b2:	791b      	ldrb	r3, [r3, #4]
200015b4:	74fb      	strb	r3, [r7, #19]
        stat_ctrl = stat_ctrl;  /* Avoids Lint warning */
200015b6:	7cfb      	ldrb	r3, [r7, #19]
200015b8:	b2db      	uxtb	r3, r3
200015ba:	74fb      	strb	r3, [r7, #19]
        NVIC_ClearPendingIRQ( this_i2c->irqn );
200015bc:	68fb      	ldr	r3, [r7, #12]
200015be:	8a5b      	ldrh	r3, [r3, #18]
200015c0:	b21b      	sxth	r3, r3
200015c2:	4618      	mov	r0, r3
200015c4:	f7ff fe46 	bl	20001254 <NVIC_ClearPendingIRQ>
    }
    
    /* Enable the interrupt. ( Re-enable) */
    NVIC_EnableIRQ( this_i2c->irqn );
200015c8:	68fb      	ldr	r3, [r7, #12]
200015ca:	8a5b      	ldrh	r3, [r3, #18]
200015cc:	b21b      	sxth	r3, r3
200015ce:	4618      	mov	r0, r3
200015d0:	f7ff fe06 	bl	200011e0 <NVIC_EnableIRQ>
    restore_interrupts( primask );
200015d4:	6978      	ldr	r0, [r7, #20]
200015d6:	f000 fccb 	bl	20001f70 <restore_interrupts>
}
200015da:	f107 0718 	add.w	r7, r7, #24
200015de:	46bd      	mov	sp, r7
200015e0:	bd80      	pop	{r7, pc}
200015e2:	bf00      	nop

200015e4 <MSS_I2C_wait_complete>:
mss_i2c_status_t MSS_I2C_wait_complete
(
    mss_i2c_instance_t * this_i2c,
    uint32_t timeout_ms
)
{
200015e4:	b480      	push	{r7}
200015e6:	b085      	sub	sp, #20
200015e8:	af00      	add	r7, sp, #0
200015ea:	6078      	str	r0, [r7, #4]
200015ec:	6039      	str	r1, [r7, #0]
	mss_i2c_status_t i2c_status;
    
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
200015ee:	687a      	ldr	r2, [r7, #4]
200015f0:	f646 3340 	movw	r3, #27456	; 0x6b40
200015f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200015f8:	429a      	cmp	r2, r3
200015fa:	d007      	beq.n	2000160c <MSS_I2C_wait_complete+0x28>
200015fc:	687a      	ldr	r2, [r7, #4]
200015fe:	f646 33b4 	movw	r3, #27572	; 0x6bb4
20001602:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001606:	429a      	cmp	r2, r3
20001608:	d000      	beq.n	2000160c <MSS_I2C_wait_complete+0x28>
2000160a:	be00      	bkpt	0x0000
    
    this_i2c->master_timeout_ms = timeout_ms;
2000160c:	687b      	ldr	r3, [r7, #4]
2000160e:	683a      	ldr	r2, [r7, #0]
20001610:	641a      	str	r2, [r3, #64]	; 0x40

    /* Run the loop until state returns I2C_FAILED  or I2C_SUCESS*/
    do {
        i2c_status = this_i2c->master_status;
20001612:	687b      	ldr	r3, [r7, #4]
20001614:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
20001618:	73fb      	strb	r3, [r7, #15]
    } while(MSS_I2C_IN_PROGRESS == i2c_status);
2000161a:	7bfb      	ldrb	r3, [r7, #15]
2000161c:	2b01      	cmp	r3, #1
2000161e:	d0f8      	beq.n	20001612 <MSS_I2C_wait_complete+0x2e>

    return i2c_status;
20001620:	7bfb      	ldrb	r3, [r7, #15]
}
20001622:	4618      	mov	r0, r3
20001624:	f107 0714 	add.w	r7, r7, #20
20001628:	46bd      	mov	sp, r7
2000162a:	bc80      	pop	{r7}
2000162c:	4770      	bx	lr
2000162e:	bf00      	nop

20001630 <enable_slave_if_required>:
 */
static void enable_slave_if_required
(
    mss_i2c_instance_t * this_i2c
)
{
20001630:	b480      	push	{r7}
20001632:	b083      	sub	sp, #12
20001634:	af00      	add	r7, sp, #0
20001636:	6078      	str	r0, [r7, #4]
    if( this_i2c->is_slave_enabled )
20001638:	687b      	ldr	r3, [r7, #4]
2000163a:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
2000163e:	2b00      	cmp	r3, #0
20001640:	d004      	beq.n	2000164c <enable_slave_if_required+0x1c>
    {
        this_i2c->hw_reg_bit->CTRL_AA = 1u;
20001642:	687b      	ldr	r3, [r7, #4]
20001644:	699b      	ldr	r3, [r3, #24]
20001646:	f04f 0201 	mov.w	r2, #1
2000164a:	609a      	str	r2, [r3, #8]
    }
}
2000164c:	f107 070c 	add.w	r7, r7, #12
20001650:	46bd      	mov	sp, r7
20001652:	bc80      	pop	{r7}
20001654:	4770      	bx	lr
20001656:	bf00      	nop

20001658 <mss_i2c_isr>:
 */
static void mss_i2c_isr
(
    mss_i2c_instance_t * this_i2c
)
{
20001658:	b580      	push	{r7, lr}
2000165a:	b084      	sub	sp, #16
2000165c:	af00      	add	r7, sp, #0
2000165e:	6078      	str	r0, [r7, #4]
    volatile uint8_t status;
    uint8_t data;
    uint8_t hold_bus;
    uint8_t clear_irq = 1u;
20001660:	f04f 0301 	mov.w	r3, #1
20001664:	73bb      	strb	r3, [r7, #14]
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
20001666:	687a      	ldr	r2, [r7, #4]
20001668:	f646 3340 	movw	r3, #27456	; 0x6b40
2000166c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001670:	429a      	cmp	r2, r3
20001672:	d007      	beq.n	20001684 <mss_i2c_isr+0x2c>
20001674:	687a      	ldr	r2, [r7, #4]
20001676:	f646 33b4 	movw	r3, #27572	; 0x6bb4
2000167a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000167e:	429a      	cmp	r2, r3
20001680:	d000      	beq.n	20001684 <mss_i2c_isr+0x2c>
20001682:	be00      	bkpt	0x0000

    status = this_i2c->hw_reg->STATUS;
20001684:	687b      	ldr	r3, [r7, #4]
20001686:	695b      	ldr	r3, [r3, #20]
20001688:	791b      	ldrb	r3, [r3, #4]
2000168a:	72fb      	strb	r3, [r7, #11]

    switch( status )
2000168c:	7afb      	ldrb	r3, [r7, #11]
2000168e:	b2db      	uxtb	r3, r3
20001690:	f1a3 0308 	sub.w	r3, r3, #8
20001694:	2bd0      	cmp	r3, #208	; 0xd0
20001696:	f200 841c 	bhi.w	20001ed2 <mss_i2c_isr+0x87a>
2000169a:	a201      	add	r2, pc, #4	; (adr r2, 200016a0 <mss_i2c_isr+0x48>)
2000169c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
200016a0:	200019e5 	.word	0x200019e5
200016a4:	20001ed3 	.word	0x20001ed3
200016a8:	20001ed3 	.word	0x20001ed3
200016ac:	20001ed3 	.word	0x20001ed3
200016b0:	20001ed3 	.word	0x20001ed3
200016b4:	20001ed3 	.word	0x20001ed3
200016b8:	20001ed3 	.word	0x20001ed3
200016bc:	20001ed3 	.word	0x20001ed3
200016c0:	200019e5 	.word	0x200019e5
200016c4:	20001ed3 	.word	0x20001ed3
200016c8:	20001ed3 	.word	0x20001ed3
200016cc:	20001ed3 	.word	0x20001ed3
200016d0:	20001ed3 	.word	0x20001ed3
200016d4:	20001ed3 	.word	0x20001ed3
200016d8:	20001ed3 	.word	0x20001ed3
200016dc:	20001ed3 	.word	0x20001ed3
200016e0:	20001a89 	.word	0x20001a89
200016e4:	20001ed3 	.word	0x20001ed3
200016e8:	20001ed3 	.word	0x20001ed3
200016ec:	20001ed3 	.word	0x20001ed3
200016f0:	20001ed3 	.word	0x20001ed3
200016f4:	20001ed3 	.word	0x20001ed3
200016f8:	20001ed3 	.word	0x20001ed3
200016fc:	20001ed3 	.word	0x20001ed3
20001700:	20001a65 	.word	0x20001a65
20001704:	20001ed3 	.word	0x20001ed3
20001708:	20001ed3 	.word	0x20001ed3
2000170c:	20001ed3 	.word	0x20001ed3
20001710:	20001ed3 	.word	0x20001ed3
20001714:	20001ed3 	.word	0x20001ed3
20001718:	20001ed3 	.word	0x20001ed3
2000171c:	20001ed3 	.word	0x20001ed3
20001720:	20001a89 	.word	0x20001a89
20001724:	20001ed3 	.word	0x20001ed3
20001728:	20001ed3 	.word	0x20001ed3
2000172c:	20001ed3 	.word	0x20001ed3
20001730:	20001ed3 	.word	0x20001ed3
20001734:	20001ed3 	.word	0x20001ed3
20001738:	20001ed3 	.word	0x20001ed3
2000173c:	20001ed3 	.word	0x20001ed3
20001740:	20001b1d 	.word	0x20001b1d
20001744:	20001ed3 	.word	0x20001ed3
20001748:	20001ed3 	.word	0x20001ed3
2000174c:	20001ed3 	.word	0x20001ed3
20001750:	20001ed3 	.word	0x20001ed3
20001754:	20001ed3 	.word	0x20001ed3
20001758:	20001ed3 	.word	0x20001ed3
2000175c:	20001ed3 	.word	0x20001ed3
20001760:	20001a59 	.word	0x20001a59
20001764:	20001ed3 	.word	0x20001ed3
20001768:	20001ed3 	.word	0x20001ed3
2000176c:	20001ed3 	.word	0x20001ed3
20001770:	20001ed3 	.word	0x20001ed3
20001774:	20001ed3 	.word	0x20001ed3
20001778:	20001ed3 	.word	0x20001ed3
2000177c:	20001ed3 	.word	0x20001ed3
20001780:	20001b41 	.word	0x20001b41
20001784:	20001ed3 	.word	0x20001ed3
20001788:	20001ed3 	.word	0x20001ed3
2000178c:	20001ed3 	.word	0x20001ed3
20001790:	20001ed3 	.word	0x20001ed3
20001794:	20001ed3 	.word	0x20001ed3
20001798:	20001ed3 	.word	0x20001ed3
2000179c:	20001ed3 	.word	0x20001ed3
200017a0:	20001b91 	.word	0x20001b91
200017a4:	20001ed3 	.word	0x20001ed3
200017a8:	20001ed3 	.word	0x20001ed3
200017ac:	20001ed3 	.word	0x20001ed3
200017b0:	20001ed3 	.word	0x20001ed3
200017b4:	20001ed3 	.word	0x20001ed3
200017b8:	20001ed3 	.word	0x20001ed3
200017bc:	20001ed3 	.word	0x20001ed3
200017c0:	20001bb5 	.word	0x20001bb5
200017c4:	20001ed3 	.word	0x20001ed3
200017c8:	20001ed3 	.word	0x20001ed3
200017cc:	20001ed3 	.word	0x20001ed3
200017d0:	20001ed3 	.word	0x20001ed3
200017d4:	20001ed3 	.word	0x20001ed3
200017d8:	20001ed3 	.word	0x20001ed3
200017dc:	20001ed3 	.word	0x20001ed3
200017e0:	20001bef 	.word	0x20001bef
200017e4:	20001ed3 	.word	0x20001ed3
200017e8:	20001ed3 	.word	0x20001ed3
200017ec:	20001ed3 	.word	0x20001ed3
200017f0:	20001ed3 	.word	0x20001ed3
200017f4:	20001ed3 	.word	0x20001ed3
200017f8:	20001ed3 	.word	0x20001ed3
200017fc:	20001ed3 	.word	0x20001ed3
20001800:	20001c91 	.word	0x20001c91
20001804:	20001ed3 	.word	0x20001ed3
20001808:	20001ed3 	.word	0x20001ed3
2000180c:	20001ed3 	.word	0x20001ed3
20001810:	20001ed3 	.word	0x20001ed3
20001814:	20001ed3 	.word	0x20001ed3
20001818:	20001ed3 	.word	0x20001ed3
2000181c:	20001ed3 	.word	0x20001ed3
20001820:	20001c87 	.word	0x20001c87
20001824:	20001ed3 	.word	0x20001ed3
20001828:	20001ed3 	.word	0x20001ed3
2000182c:	20001ed3 	.word	0x20001ed3
20001830:	20001ed3 	.word	0x20001ed3
20001834:	20001ed3 	.word	0x20001ed3
20001838:	20001ed3 	.word	0x20001ed3
2000183c:	20001ed3 	.word	0x20001ed3
20001840:	20001c91 	.word	0x20001c91
20001844:	20001ed3 	.word	0x20001ed3
20001848:	20001ed3 	.word	0x20001ed3
2000184c:	20001ed3 	.word	0x20001ed3
20001850:	20001ed3 	.word	0x20001ed3
20001854:	20001ed3 	.word	0x20001ed3
20001858:	20001ed3 	.word	0x20001ed3
2000185c:	20001ed3 	.word	0x20001ed3
20001860:	20001c87 	.word	0x20001c87
20001864:	20001ed3 	.word	0x20001ed3
20001868:	20001ed3 	.word	0x20001ed3
2000186c:	20001ed3 	.word	0x20001ed3
20001870:	20001ed3 	.word	0x20001ed3
20001874:	20001ed3 	.word	0x20001ed3
20001878:	20001ed3 	.word	0x20001ed3
2000187c:	20001ed3 	.word	0x20001ed3
20001880:	20001cd3 	.word	0x20001cd3
20001884:	20001ed3 	.word	0x20001ed3
20001888:	20001ed3 	.word	0x20001ed3
2000188c:	20001ed3 	.word	0x20001ed3
20001890:	20001ed3 	.word	0x20001ed3
20001894:	20001ed3 	.word	0x20001ed3
20001898:	20001ed3 	.word	0x20001ed3
2000189c:	20001ed3 	.word	0x20001ed3
200018a0:	20001c53 	.word	0x20001c53
200018a4:	20001ed3 	.word	0x20001ed3
200018a8:	20001ed3 	.word	0x20001ed3
200018ac:	20001ed3 	.word	0x20001ed3
200018b0:	20001ed3 	.word	0x20001ed3
200018b4:	20001ed3 	.word	0x20001ed3
200018b8:	20001ed3 	.word	0x20001ed3
200018bc:	20001ed3 	.word	0x20001ed3
200018c0:	20001cd3 	.word	0x20001cd3
200018c4:	20001ed3 	.word	0x20001ed3
200018c8:	20001ed3 	.word	0x20001ed3
200018cc:	20001ed3 	.word	0x20001ed3
200018d0:	20001ed3 	.word	0x20001ed3
200018d4:	20001ed3 	.word	0x20001ed3
200018d8:	20001ed3 	.word	0x20001ed3
200018dc:	20001ed3 	.word	0x20001ed3
200018e0:	20001c53 	.word	0x20001c53
200018e4:	20001ed3 	.word	0x20001ed3
200018e8:	20001ed3 	.word	0x20001ed3
200018ec:	20001ed3 	.word	0x20001ed3
200018f0:	20001ed3 	.word	0x20001ed3
200018f4:	20001ed3 	.word	0x20001ed3
200018f8:	20001ed3 	.word	0x20001ed3
200018fc:	20001ed3 	.word	0x20001ed3
20001900:	20001d2f 	.word	0x20001d2f
20001904:	20001ed3 	.word	0x20001ed3
20001908:	20001ed3 	.word	0x20001ed3
2000190c:	20001ed3 	.word	0x20001ed3
20001910:	20001ed3 	.word	0x20001ed3
20001914:	20001ed3 	.word	0x20001ed3
20001918:	20001ed3 	.word	0x20001ed3
2000191c:	20001ed3 	.word	0x20001ed3
20001920:	20001e07 	.word	0x20001e07
20001924:	20001ed3 	.word	0x20001ed3
20001928:	20001ed3 	.word	0x20001ed3
2000192c:	20001ed3 	.word	0x20001ed3
20001930:	20001ed3 	.word	0x20001ed3
20001934:	20001ed3 	.word	0x20001ed3
20001938:	20001ed3 	.word	0x20001ed3
2000193c:	20001ed3 	.word	0x20001ed3
20001940:	20001e07 	.word	0x20001e07
20001944:	20001ed3 	.word	0x20001ed3
20001948:	20001ed3 	.word	0x20001ed3
2000194c:	20001ed3 	.word	0x20001ed3
20001950:	20001ed3 	.word	0x20001ed3
20001954:	20001ed3 	.word	0x20001ed3
20001958:	20001ed3 	.word	0x20001ed3
2000195c:	20001ed3 	.word	0x20001ed3
20001960:	20001e07 	.word	0x20001e07
20001964:	20001ed3 	.word	0x20001ed3
20001968:	20001ed3 	.word	0x20001ed3
2000196c:	20001ed3 	.word	0x20001ed3
20001970:	20001ed3 	.word	0x20001ed3
20001974:	20001ed3 	.word	0x20001ed3
20001978:	20001ed3 	.word	0x20001ed3
2000197c:	20001ed3 	.word	0x20001ed3
20001980:	20001e99 	.word	0x20001e99
20001984:	20001ed3 	.word	0x20001ed3
20001988:	20001ed3 	.word	0x20001ed3
2000198c:	20001ed3 	.word	0x20001ed3
20001990:	20001ed3 	.word	0x20001ed3
20001994:	20001ed3 	.word	0x20001ed3
20001998:	20001ed3 	.word	0x20001ed3
2000199c:	20001ed3 	.word	0x20001ed3
200019a0:	20001e99 	.word	0x20001e99
200019a4:	20001ed3 	.word	0x20001ed3
200019a8:	20001ed3 	.word	0x20001ed3
200019ac:	20001ed3 	.word	0x20001ed3
200019b0:	20001ed3 	.word	0x20001ed3
200019b4:	20001ed3 	.word	0x20001ed3
200019b8:	20001ed3 	.word	0x20001ed3
200019bc:	20001ed3 	.word	0x20001ed3
200019c0:	20001ed3 	.word	0x20001ed3
200019c4:	20001ed3 	.word	0x20001ed3
200019c8:	20001ed3 	.word	0x20001ed3
200019cc:	20001ed3 	.word	0x20001ed3
200019d0:	20001ed3 	.word	0x20001ed3
200019d4:	20001ed3 	.word	0x20001ed3
200019d8:	20001ed3 	.word	0x20001ed3
200019dc:	20001ed3 	.word	0x20001ed3
200019e0:	20001dd9 	.word	0x20001dd9
    {
        /************** MASTER TRANSMITTER / RECEIVER *******************/
      
        case ST_START: /* start has been xmt'd */
        case ST_RESTART: /* repeated start has been xmt'd */
            this_i2c->hw_reg_bit->CTRL_STA = 0u;
200019e4:	687b      	ldr	r3, [r7, #4]
200019e6:	699b      	ldr	r3, [r3, #24]
200019e8:	f04f 0200 	mov.w	r2, #0
200019ec:	615a      	str	r2, [r3, #20]
            this_i2c->hw_reg->DATA = (uint8_t)this_i2c->target_addr;
200019ee:	687b      	ldr	r3, [r7, #4]
200019f0:	695b      	ldr	r3, [r3, #20]
200019f2:	687a      	ldr	r2, [r7, #4]
200019f4:	6852      	ldr	r2, [r2, #4]
200019f6:	b2d2      	uxtb	r2, r2
200019f8:	721a      	strb	r2, [r3, #8]
            this_i2c->hw_reg_bit->DATA_DIR = this_i2c->dir;
200019fa:	687b      	ldr	r3, [r7, #4]
200019fc:	699b      	ldr	r3, [r3, #24]
200019fe:	687a      	ldr	r2, [r7, #4]
20001a00:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
20001a02:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
            if ( this_i2c->dir == WRITE_DIR )
20001a06:	687b      	ldr	r3, [r7, #4]
20001a08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
20001a0a:	2b00      	cmp	r3, #0
20001a0c:	d104      	bne.n	20001a18 <mss_i2c_isr+0x3c0>
            {
                this_i2c->master_tx_idx = 0u;
20001a0e:	687b      	ldr	r3, [r7, #4]
20001a10:	f04f 0200 	mov.w	r2, #0
20001a14:	629a      	str	r2, [r3, #40]	; 0x28
20001a16:	e007      	b.n	20001a28 <mss_i2c_isr+0x3d0>
            }
            else if ( this_i2c->dir == READ_DIR)
20001a18:	687b      	ldr	r3, [r7, #4]
20001a1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
20001a1c:	2b01      	cmp	r3, #1
20001a1e:	d103      	bne.n	20001a28 <mss_i2c_isr+0x3d0>
            {
                this_i2c->master_rx_idx = 0u;
20001a20:	687b      	ldr	r3, [r7, #4]
20001a22:	f04f 0200 	mov.w	r2, #0
20001a26:	639a      	str	r2, [r3, #56]	; 0x38
            /*
             * Clear the pending transaction. This condition will be true if the slave 
             * has acquired the bus to carry out pending master transaction which 
             * it had received during its slave transmission or reception mode. 
             */
            if(this_i2c->is_transaction_pending)
20001a28:	687b      	ldr	r3, [r7, #4]
20001a2a:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
20001a2e:	2b00      	cmp	r3, #0
20001a30:	d004      	beq.n	20001a3c <mss_i2c_isr+0x3e4>
            {
                this_i2c->is_transaction_pending = 0u;
20001a32:	687b      	ldr	r3, [r7, #4]
20001a34:	f04f 0200 	mov.w	r2, #0
20001a38:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71

            /*
             * Make sure to update proper transaction after master START
             * or RESTART
             */
            if(this_i2c->transaction != this_i2c->pending_transaction)
20001a3c:	687b      	ldr	r3, [r7, #4]
20001a3e:	7a1a      	ldrb	r2, [r3, #8]
20001a40:	687b      	ldr	r3, [r7, #4]
20001a42:	f893 3072 	ldrb.w	r3, [r3, #114]	; 0x72
20001a46:	429a      	cmp	r2, r3
20001a48:	f000 8267 	beq.w	20001f1a <mss_i2c_isr+0x8c2>
            {
                this_i2c->transaction = this_i2c->pending_transaction;
20001a4c:	687b      	ldr	r3, [r7, #4]
20001a4e:	f893 2072 	ldrb.w	r2, [r3, #114]	; 0x72
20001a52:	687b      	ldr	r3, [r7, #4]
20001a54:	721a      	strb	r2, [r3, #8]
            }
            break;
20001a56:	e269      	b.n	20001f2c <mss_i2c_isr+0x8d4>
            
        case ST_LOST_ARB:
            /* Set start bit.  Let's keep trying!  Don't give up! */
            this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
20001a58:	687b      	ldr	r3, [r7, #4]
20001a5a:	699b      	ldr	r3, [r3, #24]
20001a5c:	f04f 0201 	mov.w	r2, #1
20001a60:	615a      	str	r2, [r3, #20]
            break;
20001a62:	e263      	b.n	20001f2c <mss_i2c_isr+0x8d4>
            
        /******************* MASTER TRANSMITTER *************************/
        case ST_SLAW_NACK:
            /* SLA+W has been transmitted; not ACK has been received - let's stop. */
            this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
20001a64:	687b      	ldr	r3, [r7, #4]
20001a66:	699b      	ldr	r3, [r3, #24]
20001a68:	f04f 0201 	mov.w	r2, #1
20001a6c:	611a      	str	r2, [r3, #16]
            this_i2c->master_status = MSS_I2C_FAILED;
20001a6e:	687b      	ldr	r3, [r7, #4]
20001a70:	f04f 0202 	mov.w	r2, #2
20001a74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
            this_i2c->transaction = NO_TRANSACTION;
20001a78:	687b      	ldr	r3, [r7, #4]
20001a7a:	f04f 0200 	mov.w	r2, #0
20001a7e:	721a      	strb	r2, [r3, #8]
            enable_slave_if_required(this_i2c);
20001a80:	6878      	ldr	r0, [r7, #4]
20001a82:	f7ff fdd5 	bl	20001630 <enable_slave_if_required>
            break;
20001a86:	e251      	b.n	20001f2c <mss_i2c_isr+0x8d4>
            
        case ST_SLAW_ACK:
        case ST_TX_DATA_ACK:
            /* data byte has been xmt'd with ACK, time to send stop bit or repeated start. */
            if (this_i2c->master_tx_idx < this_i2c->master_tx_size)
20001a88:	687b      	ldr	r3, [r7, #4]
20001a8a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
20001a8c:	687b      	ldr	r3, [r7, #4]
20001a8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
20001a90:	429a      	cmp	r2, r3
20001a92:	d20d      	bcs.n	20001ab0 <mss_i2c_isr+0x458>
            {    
                this_i2c->hw_reg->DATA = this_i2c->master_tx_buffer[this_i2c->master_tx_idx++];
20001a94:	687b      	ldr	r3, [r7, #4]
20001a96:	695a      	ldr	r2, [r3, #20]
20001a98:	687b      	ldr	r3, [r7, #4]
20001a9a:	6a19      	ldr	r1, [r3, #32]
20001a9c:	687b      	ldr	r3, [r7, #4]
20001a9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
20001aa0:	4419      	add	r1, r3
20001aa2:	7809      	ldrb	r1, [r1, #0]
20001aa4:	7211      	strb	r1, [r2, #8]
20001aa6:	f103 0201 	add.w	r2, r3, #1
20001aaa:	687b      	ldr	r3, [r7, #4]
20001aac:	629a      	str	r2, [r3, #40]	; 0x28
                    NVIC_DisableIRQ( this_i2c->irqn );
                    clear_irq = 0u;
                }
                this_i2c->master_status = MSS_I2C_SUCCESS;
            }
            break;
20001aae:	e23d      	b.n	20001f2c <mss_i2c_isr+0x8d4>
            /* data byte has been xmt'd with ACK, time to send stop bit or repeated start. */
            if (this_i2c->master_tx_idx < this_i2c->master_tx_size)
            {    
                this_i2c->hw_reg->DATA = this_i2c->master_tx_buffer[this_i2c->master_tx_idx++];
            }
            else if ( this_i2c->transaction == MASTER_RANDOM_READ_TRANSACTION )
20001ab0:	687b      	ldr	r3, [r7, #4]
20001ab2:	7a1b      	ldrb	r3, [r3, #8]
20001ab4:	2b03      	cmp	r3, #3
20001ab6:	d109      	bne.n	20001acc <mss_i2c_isr+0x474>
            {
                /* We are finished sending the address offset part of a random read transaction.
                 * It is is time to send a restart in order to change direction. */
                 this_i2c->dir = READ_DIR;
20001ab8:	687b      	ldr	r3, [r7, #4]
20001aba:	f04f 0201 	mov.w	r2, #1
20001abe:	62da      	str	r2, [r3, #44]	; 0x2c
                 this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
20001ac0:	687b      	ldr	r3, [r7, #4]
20001ac2:	699b      	ldr	r3, [r3, #24]
20001ac4:	f04f 0201 	mov.w	r2, #1
20001ac8:	615a      	str	r2, [r3, #20]
                    NVIC_DisableIRQ( this_i2c->irqn );
                    clear_irq = 0u;
                }
                this_i2c->master_status = MSS_I2C_SUCCESS;
            }
            break;
20001aca:	e22f      	b.n	20001f2c <mss_i2c_isr+0x8d4>
            {
                /*
                 * Set the transaction back to NO_TRANSACTION to allow user to do further
                 * transaction
                 */
                this_i2c->transaction = NO_TRANSACTION;
20001acc:	687b      	ldr	r3, [r7, #4]
20001ace:	f04f 0200 	mov.w	r2, #0
20001ad2:	721a      	strb	r2, [r3, #8]
                hold_bus = this_i2c->options & MSS_I2C_HOLD_BUS;
20001ad4:	687b      	ldr	r3, [r7, #4]
20001ad6:	7c1b      	ldrb	r3, [r3, #16]
20001ad8:	f003 0301 	and.w	r3, r3, #1
20001adc:	737b      	strb	r3, [r7, #13]

                /* Store the information of current I2C bus status in the bus_status*/
                this_i2c->bus_status  = hold_bus;
20001ade:	687b      	ldr	r3, [r7, #4]
20001ae0:	7b7a      	ldrb	r2, [r7, #13]
20001ae2:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
                if ( hold_bus == 0u )
20001ae6:	7b7b      	ldrb	r3, [r7, #13]
20001ae8:	2b00      	cmp	r3, #0
20001aea:	d108      	bne.n	20001afe <mss_i2c_isr+0x4a6>
                { 
                    this_i2c->hw_reg_bit->CTRL_STO = 0x01u; /*xmt stop condition */
20001aec:	687b      	ldr	r3, [r7, #4]
20001aee:	699b      	ldr	r3, [r3, #24]
20001af0:	f04f 0201 	mov.w	r2, #1
20001af4:	611a      	str	r2, [r3, #16]
                    enable_slave_if_required(this_i2c);
20001af6:	6878      	ldr	r0, [r7, #4]
20001af8:	f7ff fd9a 	bl	20001630 <enable_slave_if_required>
20001afc:	e008      	b.n	20001b10 <mss_i2c_isr+0x4b8>
                }
                else
                {
                    NVIC_DisableIRQ( this_i2c->irqn );
20001afe:	687b      	ldr	r3, [r7, #4]
20001b00:	8a5b      	ldrh	r3, [r3, #18]
20001b02:	b21b      	sxth	r3, r3
20001b04:	4618      	mov	r0, r3
20001b06:	f7ff fb87 	bl	20001218 <NVIC_DisableIRQ>
                    clear_irq = 0u;
20001b0a:	f04f 0300 	mov.w	r3, #0
20001b0e:	73bb      	strb	r3, [r7, #14]
                }
                this_i2c->master_status = MSS_I2C_SUCCESS;
20001b10:	687b      	ldr	r3, [r7, #4]
20001b12:	f04f 0200 	mov.w	r2, #0
20001b16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
            }
            break;
20001b1a:	e207      	b.n	20001f2c <mss_i2c_isr+0x8d4>
            /* data byte SENT, ACK to be received
             * In fact, this means we've received a NACK (This may not be 
             * obvious, but if we've rec'd an ACK then we would be in state 
             * 0x28!) hence, let's send a stop bit
             */
            this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
20001b1c:	687b      	ldr	r3, [r7, #4]
20001b1e:	699b      	ldr	r3, [r3, #24]
20001b20:	f04f 0201 	mov.w	r2, #1
20001b24:	611a      	str	r2, [r3, #16]
            this_i2c->master_status = MSS_I2C_FAILED;
20001b26:	687b      	ldr	r3, [r7, #4]
20001b28:	f04f 0202 	mov.w	r2, #2
20001b2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
20001b30:	687b      	ldr	r3, [r7, #4]
20001b32:	f04f 0200 	mov.w	r2, #0
20001b36:	721a      	strb	r2, [r3, #8]
            enable_slave_if_required(this_i2c);
20001b38:	6878      	ldr	r0, [r7, #4]
20001b3a:	f7ff fd79 	bl	20001630 <enable_slave_if_required>

            break;
20001b3e:	e1f5      	b.n	20001f2c <mss_i2c_isr+0x8d4>
      /* STATUS codes 08H, 10H, 38H are all covered in MTX mode */
        case ST_SLAR_ACK: /* SLA+R tx'ed. */
            /* Let's make sure we ACK the first data byte received (set AA bit in CTRL) unless
             * the next byte is the last byte of the read transaction.
             */
            if(this_i2c->master_rx_size > 1u)
20001b40:	687b      	ldr	r3, [r7, #4]
20001b42:	6b5b      	ldr	r3, [r3, #52]	; 0x34
20001b44:	2b01      	cmp	r3, #1
20001b46:	d905      	bls.n	20001b54 <mss_i2c_isr+0x4fc>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
20001b48:	687b      	ldr	r3, [r7, #4]
20001b4a:	699b      	ldr	r3, [r3, #24]
20001b4c:	f04f 0201 	mov.w	r2, #1
20001b50:	609a      	str	r2, [r3, #8]
                this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
                this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
                this_i2c->master_status = MSS_I2C_SUCCESS;
                this_i2c->transaction = NO_TRANSACTION;
            }
            break;
20001b52:	e1eb      	b.n	20001f2c <mss_i2c_isr+0x8d4>
             */
            if(this_i2c->master_rx_size > 1u)
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
            }
            else if(1u == this_i2c->master_rx_size)
20001b54:	687b      	ldr	r3, [r7, #4]
20001b56:	6b5b      	ldr	r3, [r3, #52]	; 0x34
20001b58:	2b01      	cmp	r3, #1
20001b5a:	d105      	bne.n	20001b68 <mss_i2c_isr+0x510>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
20001b5c:	687b      	ldr	r3, [r7, #4]
20001b5e:	699b      	ldr	r3, [r3, #24]
20001b60:	f04f 0200 	mov.w	r2, #0
20001b64:	609a      	str	r2, [r3, #8]
                this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
                this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
                this_i2c->master_status = MSS_I2C_SUCCESS;
                this_i2c->transaction = NO_TRANSACTION;
            }
            break;
20001b66:	e1e1      	b.n	20001f2c <mss_i2c_isr+0x8d4>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
            }
            else /* this_i2c->master_rx_size == 0u */
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
20001b68:	687b      	ldr	r3, [r7, #4]
20001b6a:	699b      	ldr	r3, [r3, #24]
20001b6c:	f04f 0201 	mov.w	r2, #1
20001b70:	609a      	str	r2, [r3, #8]
                this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
20001b72:	687b      	ldr	r3, [r7, #4]
20001b74:	699b      	ldr	r3, [r3, #24]
20001b76:	f04f 0201 	mov.w	r2, #1
20001b7a:	611a      	str	r2, [r3, #16]
                this_i2c->master_status = MSS_I2C_SUCCESS;
20001b7c:	687b      	ldr	r3, [r7, #4]
20001b7e:	f04f 0200 	mov.w	r2, #0
20001b82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
                this_i2c->transaction = NO_TRANSACTION;
20001b86:	687b      	ldr	r3, [r7, #4]
20001b88:	f04f 0200 	mov.w	r2, #0
20001b8c:	721a      	strb	r2, [r3, #8]
            }
            break;
20001b8e:	e1cd      	b.n	20001f2c <mss_i2c_isr+0x8d4>
            
        case ST_SLAR_NACK: /* SLA+R tx'ed; let's release the bus (send a stop condition) */
            this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
20001b90:	687b      	ldr	r3, [r7, #4]
20001b92:	699b      	ldr	r3, [r3, #24]
20001b94:	f04f 0201 	mov.w	r2, #1
20001b98:	611a      	str	r2, [r3, #16]
            this_i2c->master_status = MSS_I2C_FAILED;
20001b9a:	687b      	ldr	r3, [r7, #4]
20001b9c:	f04f 0202 	mov.w	r2, #2
20001ba0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
20001ba4:	687b      	ldr	r3, [r7, #4]
20001ba6:	f04f 0200 	mov.w	r2, #0
20001baa:	721a      	strb	r2, [r3, #8]
            enable_slave_if_required(this_i2c);
20001bac:	6878      	ldr	r0, [r7, #4]
20001bae:	f7ff fd3f 	bl	20001630 <enable_slave_if_required>
            break;
20001bb2:	e1bb      	b.n	20001f2c <mss_i2c_isr+0x8d4>
          
        case ST_RX_DATA_ACK: /* Data byte received, ACK returned */
            /* First, get the data */
            this_i2c->master_rx_buffer[this_i2c->master_rx_idx++] = this_i2c->hw_reg->DATA;
20001bb4:	687b      	ldr	r3, [r7, #4]
20001bb6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20001bb8:	687b      	ldr	r3, [r7, #4]
20001bba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
20001bbc:	441a      	add	r2, r3
20001bbe:	6879      	ldr	r1, [r7, #4]
20001bc0:	6949      	ldr	r1, [r1, #20]
20001bc2:	7a09      	ldrb	r1, [r1, #8]
20001bc4:	b2c9      	uxtb	r1, r1
20001bc6:	7011      	strb	r1, [r2, #0]
20001bc8:	f103 0201 	add.w	r2, r3, #1
20001bcc:	687b      	ldr	r3, [r7, #4]
20001bce:	639a      	str	r2, [r3, #56]	; 0x38

            if( this_i2c->master_rx_idx >= (this_i2c->master_rx_size - 1u))
20001bd0:	687b      	ldr	r3, [r7, #4]
20001bd2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
20001bd4:	687b      	ldr	r3, [r7, #4]
20001bd6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
20001bd8:	f103 33ff 	add.w	r3, r3, #4294967295
20001bdc:	429a      	cmp	r2, r3
20001bde:	f0c0 819e 	bcc.w	20001f1e <mss_i2c_isr+0x8c6>
            {
                /* If we're at the second last byte, let's set AA to 0 so
                 * we return a NACK at the last byte. */
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
20001be2:	687b      	ldr	r3, [r7, #4]
20001be4:	699b      	ldr	r3, [r3, #24]
20001be6:	f04f 0200 	mov.w	r2, #0
20001bea:	609a      	str	r2, [r3, #8]
            }
            break;
20001bec:	e19e      	b.n	20001f2c <mss_i2c_isr+0x8d4>
            
        case ST_RX_DATA_NACK: /* Data byte received, NACK returned */
            /* Get the data, then send a stop condition */
            this_i2c->master_rx_buffer[this_i2c->master_rx_idx] = this_i2c->hw_reg->DATA;
20001bee:	687b      	ldr	r3, [r7, #4]
20001bf0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20001bf2:	687b      	ldr	r3, [r7, #4]
20001bf4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
20001bf6:	4413      	add	r3, r2
20001bf8:	687a      	ldr	r2, [r7, #4]
20001bfa:	6952      	ldr	r2, [r2, #20]
20001bfc:	7a12      	ldrb	r2, [r2, #8]
20001bfe:	b2d2      	uxtb	r2, r2
20001c00:	701a      	strb	r2, [r3, #0]
          
            hold_bus = this_i2c->options &  MSS_I2C_HOLD_BUS; 
20001c02:	687b      	ldr	r3, [r7, #4]
20001c04:	7c1b      	ldrb	r3, [r3, #16]
20001c06:	f003 0301 	and.w	r3, r3, #1
20001c0a:	737b      	strb	r3, [r7, #13]

            /* Store the information of current I2C bus status in the bus_status*/
            this_i2c->bus_status  = hold_bus;
20001c0c:	687b      	ldr	r3, [r7, #4]
20001c0e:	7b7a      	ldrb	r2, [r7, #13]
20001c10:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
            if ( hold_bus == 0u )
20001c14:	7b7b      	ldrb	r3, [r7, #13]
20001c16:	2b00      	cmp	r3, #0
20001c18:	d108      	bne.n	20001c2c <mss_i2c_isr+0x5d4>
            { 
                this_i2c->hw_reg_bit->CTRL_STO = 0x01u;  /*xmt stop condition */
20001c1a:	687b      	ldr	r3, [r7, #4]
20001c1c:	699b      	ldr	r3, [r3, #24]
20001c1e:	f04f 0201 	mov.w	r2, #1
20001c22:	611a      	str	r2, [r3, #16]

                /* Bus is released, now we can start listening to bus, if it is slave */
                   enable_slave_if_required(this_i2c);
20001c24:	6878      	ldr	r0, [r7, #4]
20001c26:	f7ff fd03 	bl	20001630 <enable_slave_if_required>
20001c2a:	e008      	b.n	20001c3e <mss_i2c_isr+0x5e6>
            }
            else
            {
                NVIC_DisableIRQ( this_i2c->irqn );
20001c2c:	687b      	ldr	r3, [r7, #4]
20001c2e:	8a5b      	ldrh	r3, [r3, #18]
20001c30:	b21b      	sxth	r3, r3
20001c32:	4618      	mov	r0, r3
20001c34:	f7ff faf0 	bl	20001218 <NVIC_DisableIRQ>
                clear_irq = 0u;
20001c38:	f04f 0300 	mov.w	r3, #0
20001c3c:	73bb      	strb	r3, [r7, #14]

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
20001c3e:	687b      	ldr	r3, [r7, #4]
20001c40:	f04f 0200 	mov.w	r2, #0
20001c44:	721a      	strb	r2, [r3, #8]
            this_i2c->master_status = MSS_I2C_SUCCESS;
20001c46:	687b      	ldr	r3, [r7, #4]
20001c48:	f04f 0200 	mov.w	r2, #0
20001c4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
            break;
20001c50:	e16c      	b.n	20001f2c <mss_i2c_isr+0x8d4>
        
        /******************** SLAVE RECEIVER **************************/
        case ST_GCA_NACK: /* NACK after, GCA addressing */
        case ST_SLA_NACK: /* Re-enable AA (assert ack) bit for future transmissions */
            this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
20001c52:	687b      	ldr	r3, [r7, #4]
20001c54:	699b      	ldr	r3, [r3, #24]
20001c56:	f04f 0201 	mov.w	r2, #1
20001c5a:	609a      	str	r2, [r3, #8]
            
            this_i2c->transaction = NO_TRANSACTION;
20001c5c:	687b      	ldr	r3, [r7, #4]
20001c5e:	f04f 0200 	mov.w	r2, #0
20001c62:	721a      	strb	r2, [r3, #8]
            this_i2c->slave_status = MSS_I2C_SUCCESS;
20001c64:	687b      	ldr	r3, [r7, #4]
20001c66:	f04f 0200 	mov.w	r2, #0
20001c6a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
            
            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
20001c6e:	687b      	ldr	r3, [r7, #4]
20001c70:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
20001c74:	2b00      	cmp	r3, #0
20001c76:	f000 8154 	beq.w	20001f22 <mss_i2c_isr+0x8ca>
            {
                this_i2c->hw_reg_bit->CTRL_STA = 1u ;
20001c7a:	687b      	ldr	r3, [r7, #4]
20001c7c:	699b      	ldr	r3, [r3, #24]
20001c7e:	f04f 0201 	mov.w	r2, #1
20001c82:	615a      	str	r2, [r3, #20]
            }
            break;
20001c84:	e152      	b.n	20001f2c <mss_i2c_isr+0x8d4>
        case ST_SLV_LA: /* Arbitr. lost (SLA rec'd) */
            /*
             *  We lost arbitration and either the GCE or our address was the
             *  one received so pend the master operation we were starting.
             */
            this_i2c->is_transaction_pending = 1u;
20001c86:	687b      	ldr	r3, [r7, #4]
20001c88:	f04f 0201 	mov.w	r2, #1
20001c8c:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
            /* Fall through to normal ST processing as we are now in slave mode */

        case ST_GCA: /* General call address received, ACK returned */
        case ST_SLAVE_SLAW: /* SLA+W received, ACK returned */

            this_i2c->transaction = WRITE_SLAVE_TRANSACTION;
20001c90:	687b      	ldr	r3, [r7, #4]
20001c92:	f04f 0204 	mov.w	r2, #4
20001c96:	721a      	strb	r2, [r3, #8]
            this_i2c->slave_rx_idx = 0u;
20001c98:	687b      	ldr	r3, [r7, #4]
20001c9a:	f04f 0200 	mov.w	r2, #0
20001c9e:	659a      	str	r2, [r3, #88]	; 0x58
            this_i2c->random_read_addr = 0u;
20001ca0:	687b      	ldr	r3, [r7, #4]
20001ca2:	f04f 0200 	mov.w	r2, #0
20001ca6:	60da      	str	r2, [r3, #12]

             /* If Start Bit is set, clear it, but store that information since it is because of
              * pending transaction
              */
            if(this_i2c->hw_reg_bit->CTRL_STA)
20001ca8:	687b      	ldr	r3, [r7, #4]
20001caa:	699b      	ldr	r3, [r3, #24]
20001cac:	695b      	ldr	r3, [r3, #20]
20001cae:	2b00      	cmp	r3, #0
20001cb0:	d009      	beq.n	20001cc6 <mss_i2c_isr+0x66e>
            {
                this_i2c->hw_reg_bit->CTRL_STA = 0u ;
20001cb2:	687b      	ldr	r3, [r7, #4]
20001cb4:	699b      	ldr	r3, [r3, #24]
20001cb6:	f04f 0200 	mov.w	r2, #0
20001cba:	615a      	str	r2, [r3, #20]
                this_i2c->is_transaction_pending = 1u;
20001cbc:	687b      	ldr	r3, [r7, #4]
20001cbe:	f04f 0201 	mov.w	r2, #1
20001cc2:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
            }
            this_i2c->slave_status = MSS_I2C_IN_PROGRESS;
20001cc6:	687b      	ldr	r3, [r7, #4]
20001cc8:	f04f 0201 	mov.w	r2, #1
20001ccc:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
#ifdef MSS_I2C_INCLUDE_SLA_IN_RX_PAYLOAD
            /* Fall through to put address as first byte in payload buffer */
#else
            /* Only break from this case if the slave address must NOT be included at the
             * beginning of the received write data. */
            break;
20001cd0:	e12c      	b.n	20001f2c <mss_i2c_isr+0x8d4>
#endif            
        case ST_GCA_ACK: /* DATA received; ACK sent after GCA */
        case ST_RDATA: /* DATA received; must clear DATA register */
            if((this_i2c->slave_rx_buffer != (uint8_t *)0)
20001cd2:	687b      	ldr	r3, [r7, #4]
20001cd4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
20001cd6:	2b00      	cmp	r3, #0
20001cd8:	d01c      	beq.n	20001d14 <mss_i2c_isr+0x6bc>
               && (this_i2c->slave_rx_idx < this_i2c->slave_rx_size))
20001cda:	687b      	ldr	r3, [r7, #4]
20001cdc:	6d9a      	ldr	r2, [r3, #88]	; 0x58
20001cde:	687b      	ldr	r3, [r7, #4]
20001ce0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
             * beginning of the received write data. */
            break;
#endif            
        case ST_GCA_ACK: /* DATA received; ACK sent after GCA */
        case ST_RDATA: /* DATA received; must clear DATA register */
            if((this_i2c->slave_rx_buffer != (uint8_t *)0)
20001ce2:	429a      	cmp	r2, r3
20001ce4:	d216      	bcs.n	20001d14 <mss_i2c_isr+0x6bc>
               && (this_i2c->slave_rx_idx < this_i2c->slave_rx_size))
            {
                data = this_i2c->hw_reg->DATA;
20001ce6:	687b      	ldr	r3, [r7, #4]
20001ce8:	695b      	ldr	r3, [r3, #20]
20001cea:	7a1b      	ldrb	r3, [r3, #8]
20001cec:	733b      	strb	r3, [r7, #12]
                this_i2c->slave_rx_buffer[this_i2c->slave_rx_idx++] = data;
20001cee:	687b      	ldr	r3, [r7, #4]
20001cf0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
20001cf2:	687b      	ldr	r3, [r7, #4]
20001cf4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
20001cf6:	441a      	add	r2, r3
20001cf8:	7b39      	ldrb	r1, [r7, #12]
20001cfa:	7011      	strb	r1, [r2, #0]
20001cfc:	f103 0201 	add.w	r2, r3, #1
20001d00:	687b      	ldr	r3, [r7, #4]
20001d02:	659a      	str	r2, [r3, #88]	; 0x58
                {
                    /* Ignore the slave address byte in the random read address
                       computation in the case where INCLUDE_SLA_IN_RX_PAYLOAD
                       is defined. */
#endif
                    this_i2c->random_read_addr = (this_i2c->random_read_addr << 8) + data;
20001d04:	687b      	ldr	r3, [r7, #4]
20001d06:	68db      	ldr	r3, [r3, #12]
20001d08:	ea4f 2203 	mov.w	r2, r3, lsl #8
20001d0c:	7b3b      	ldrb	r3, [r7, #12]
20001d0e:	441a      	add	r2, r3
20001d10:	687b      	ldr	r3, [r7, #4]
20001d12:	60da      	str	r2, [r3, #12]
#ifdef MSS_I2C_INCLUDE_SLA_IN_RX_PAYLOAD
                }
#endif
            }
            
            if (this_i2c->slave_rx_idx >= this_i2c->slave_rx_size)
20001d14:	687b      	ldr	r3, [r7, #4]
20001d16:	6d9a      	ldr	r2, [r3, #88]	; 0x58
20001d18:	687b      	ldr	r3, [r7, #4]
20001d1a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
20001d1c:	429a      	cmp	r2, r3
20001d1e:	f0c0 8102 	bcc.w	20001f26 <mss_i2c_isr+0x8ce>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0u;   /* send a NACK when done (next reception) */
20001d22:	687b      	ldr	r3, [r7, #4]
20001d24:	699b      	ldr	r3, [r3, #24]
20001d26:	f04f 0200 	mov.w	r2, #0
20001d2a:	609a      	str	r2, [r3, #8]
            }
            break;
20001d2c:	e0fe      	b.n	20001f2c <mss_i2c_isr+0x8d4>
            /* STOP or repeated START occurred. */
            /* We cannot be sure if the transaction has actually completed as
             * this hardware state reports that either a STOP or repeated START
             * condition has occurred. We assume that this is a repeated START
             * if the transaction was a write from the master to this point.*/
            if ( this_i2c->transaction == WRITE_SLAVE_TRANSACTION )
20001d2e:	687b      	ldr	r3, [r7, #4]
20001d30:	7a1b      	ldrb	r3, [r3, #8]
20001d32:	2b04      	cmp	r3, #4
20001d34:	d135      	bne.n	20001da2 <mss_i2c_isr+0x74a>
            {
                if ( this_i2c->slave_rx_idx == this_i2c->slave_mem_offset_length )
20001d36:	687b      	ldr	r3, [r7, #4]
20001d38:	6d9a      	ldr	r2, [r3, #88]	; 0x58
20001d3a:	687b      	ldr	r3, [r7, #4]
20001d3c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
20001d3e:	429a      	cmp	r2, r3
20001d40:	d103      	bne.n	20001d4a <mss_i2c_isr+0x6f2>
                {
                    this_i2c->slave_tx_idx = this_i2c->random_read_addr;
20001d42:	687b      	ldr	r3, [r7, #4]
20001d44:	68da      	ldr	r2, [r3, #12]
20001d46:	687b      	ldr	r3, [r7, #4]
20001d48:	64da      	str	r2, [r3, #76]	; 0x4c
                }
                {
                    /* Call the slave's write transaction handler if it exists. */
                    if ( this_i2c->slave_write_handler != 0u )
20001d4a:	687b      	ldr	r3, [r7, #4]
20001d4c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
20001d4e:	2b00      	cmp	r3, #0
20001d50:	d021      	beq.n	20001d96 <mss_i2c_isr+0x73e>
                    {
                        mss_i2c_slave_handler_ret_t h_ret;
                        h_ret = this_i2c->slave_write_handler( this_i2c, this_i2c->slave_rx_buffer, (uint16_t)this_i2c->slave_rx_idx );
20001d52:	687b      	ldr	r3, [r7, #4]
20001d54:	6e5b      	ldr	r3, [r3, #100]	; 0x64
20001d56:	687a      	ldr	r2, [r7, #4]
20001d58:	6d11      	ldr	r1, [r2, #80]	; 0x50
20001d5a:	687a      	ldr	r2, [r7, #4]
20001d5c:	6d92      	ldr	r2, [r2, #88]	; 0x58
20001d5e:	b292      	uxth	r2, r2
20001d60:	6878      	ldr	r0, [r7, #4]
20001d62:	4798      	blx	r3
20001d64:	4603      	mov	r3, r0
20001d66:	73fb      	strb	r3, [r7, #15]
                        if ( MSS_I2C_REENABLE_SLAVE_RX == h_ret )
20001d68:	7bfb      	ldrb	r3, [r7, #15]
20001d6a:	2b00      	cmp	r3, #0
20001d6c:	d108      	bne.n	20001d80 <mss_i2c_isr+0x728>
                        {
                            /* There is a small risk that the write handler could
                             * call MSS_I2C_disable_slave() but return
                             * MSS_I2C_REENABLE_SLAVE_RX in error so we only
                             * enable ACKs if still in slave mode. */
                             enable_slave_if_required(this_i2c);
20001d6e:	6878      	ldr	r0, [r7, #4]
20001d70:	f7ff fc5e 	bl	20001630 <enable_slave_if_required>
                             this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
20001d74:	687b      	ldr	r3, [r7, #4]
20001d76:	699b      	ldr	r3, [r3, #24]
20001d78:	f04f 0201 	mov.w	r2, #1
20001d7c:	609a      	str	r2, [r3, #8]
                        }
                    }
                    else
                    {
                        /* Re-enable address acknowledge in case we were ready to nack the next received byte. */
                        this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
20001d7e:	e017      	b.n	20001db0 <mss_i2c_isr+0x758>
                             enable_slave_if_required(this_i2c);
                             this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
                        }
                        else
                        {
                            this_i2c->hw_reg_bit->CTRL_AA = 0u;
20001d80:	687b      	ldr	r3, [r7, #4]
20001d82:	699b      	ldr	r3, [r3, #24]
20001d84:	f04f 0200 	mov.w	r2, #0
20001d88:	609a      	str	r2, [r3, #8]
                            /* Clear slave mode flag as well otherwise in mixed
                             * master/slave applications, the AA bit will get set by
                             * subsequent master operations. */
                            this_i2c->is_slave_enabled = 0u;
20001d8a:	687b      	ldr	r3, [r7, #4]
20001d8c:	f04f 0200 	mov.w	r2, #0
20001d90:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
                        }
                    }
                    else
                    {
                        /* Re-enable address acknowledge in case we were ready to nack the next received byte. */
                        this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
20001d94:	e00c      	b.n	20001db0 <mss_i2c_isr+0x758>
20001d96:	687b      	ldr	r3, [r7, #4]
20001d98:	699b      	ldr	r3, [r3, #24]
20001d9a:	f04f 0201 	mov.w	r2, #1
20001d9e:	609a      	str	r2, [r3, #8]
20001da0:	e006      	b.n	20001db0 <mss_i2c_isr+0x758>
            {
                /*
                 * Reset slave_tx_idx so that a subsequent read will result in the slave's
                 * transmit buffer being sent from the first byte.
                 */
                this_i2c->slave_tx_idx = 0u;
20001da2:	687b      	ldr	r3, [r7, #4]
20001da4:	f04f 0200 	mov.w	r2, #0
20001da8:	64da      	str	r2, [r3, #76]	; 0x4c
                /*
                 * See if we need to re-enable acknowledgement as some error conditions, such
                 * as a master prematurely ending a transfer, can see us get here with AA set
                 * to 0 which will disable slave operation if we are not careful.
                 */
                enable_slave_if_required(this_i2c);
20001daa:	6878      	ldr	r0, [r7, #4]
20001dac:	f7ff fc40 	bl	20001630 <enable_slave_if_required>
            }

            /* Mark any previous master write transaction as complete. */
            this_i2c->slave_status = MSS_I2C_SUCCESS;
20001db0:	687b      	ldr	r3, [r7, #4]
20001db2:	f04f 0200 	mov.w	r2, #0
20001db6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
20001dba:	687b      	ldr	r3, [r7, #4]
20001dbc:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
20001dc0:	2b00      	cmp	r3, #0
20001dc2:	d004      	beq.n	20001dce <mss_i2c_isr+0x776>
            {
                this_i2c->hw_reg_bit->CTRL_STA = 1u ;
20001dc4:	687b      	ldr	r3, [r7, #4]
20001dc6:	699b      	ldr	r3, [r3, #24]
20001dc8:	f04f 0201 	mov.w	r2, #1
20001dcc:	615a      	str	r2, [r3, #20]

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
20001dce:	687b      	ldr	r3, [r7, #4]
20001dd0:	f04f 0200 	mov.w	r2, #0
20001dd4:	721a      	strb	r2, [r3, #8]
            break;
20001dd6:	e0a9      	b.n	20001f2c <mss_i2c_isr+0x8d4>
        case ST_SLV_RST: /* SMBUS ONLY: timeout state. must clear interrupt */
            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction.
             */
            this_i2c->transaction = NO_TRANSACTION;
20001dd8:	687b      	ldr	r3, [r7, #4]
20001dda:	f04f 0200 	mov.w	r2, #0
20001dde:	721a      	strb	r2, [r3, #8]
            /*
             * Reset slave_tx_idx so that a subsequent read will result in the slave's
             * transmit buffer being sent from the first byte.
             */
            this_i2c->slave_tx_idx = 0u;
20001de0:	687b      	ldr	r3, [r7, #4]
20001de2:	f04f 0200 	mov.w	r2, #0
20001de6:	64da      	str	r2, [r3, #76]	; 0x4c
            /*
             * Clear status to I2C_FAILED only if there was an operation in progress.
             */
            if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
20001de8:	687b      	ldr	r3, [r7, #4]
20001dea:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
20001dee:	b2db      	uxtb	r3, r3
20001df0:	2b01      	cmp	r3, #1
20001df2:	d104      	bne.n	20001dfe <mss_i2c_isr+0x7a6>
            {
                this_i2c->slave_status = MSS_I2C_FAILED;
20001df4:	687b      	ldr	r3, [r7, #4]
20001df6:	f04f 0202 	mov.w	r2, #2
20001dfa:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
            }

            enable_slave_if_required(this_i2c); /* Make sure AA is set correctly */
20001dfe:	6878      	ldr	r0, [r7, #4]
20001e00:	f7ff fc16 	bl	20001630 <enable_slave_if_required>

            break;
20001e04:	e092      	b.n	20001f2c <mss_i2c_isr+0x8d4>
            
        /****************** SLAVE TRANSMITTER **************************/
        case ST_SLAVE_SLAR_ACK: /* SLA+R received, ACK returned */
        case ST_SLARW_LA:   /* Arbitration lost, SLA+R received, ACK returned */
        case ST_RACK: /* Data tx'ed, ACK received */
            if ( status == ST_SLAVE_SLAR_ACK )
20001e06:	7afb      	ldrb	r3, [r7, #11]
20001e08:	b2db      	uxtb	r3, r3
20001e0a:	2ba8      	cmp	r3, #168	; 0xa8
20001e0c:	d11b      	bne.n	20001e46 <mss_i2c_isr+0x7ee>
            {
                this_i2c->transaction = READ_SLAVE_TRANSACTION;
20001e0e:	687b      	ldr	r3, [r7, #4]
20001e10:	f04f 0205 	mov.w	r2, #5
20001e14:	721a      	strb	r2, [r3, #8]
                this_i2c->random_read_addr = 0u;
20001e16:	687b      	ldr	r3, [r7, #4]
20001e18:	f04f 0200 	mov.w	r2, #0
20001e1c:	60da      	str	r2, [r3, #12]

                this_i2c->slave_status = MSS_I2C_IN_PROGRESS;
20001e1e:	687b      	ldr	r3, [r7, #4]
20001e20:	f04f 0201 	mov.w	r2, #1
20001e24:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

                /* If Start Bit is set, clear it, but store that information since it is because of
                 * pending transaction
                 */
                if(this_i2c->hw_reg_bit->CTRL_STA)
20001e28:	687b      	ldr	r3, [r7, #4]
20001e2a:	699b      	ldr	r3, [r3, #24]
20001e2c:	695b      	ldr	r3, [r3, #20]
20001e2e:	2b00      	cmp	r3, #0
20001e30:	d009      	beq.n	20001e46 <mss_i2c_isr+0x7ee>
                {
                    this_i2c->hw_reg_bit->CTRL_STA = 0u ;
20001e32:	687b      	ldr	r3, [r7, #4]
20001e34:	699b      	ldr	r3, [r3, #24]
20001e36:	f04f 0200 	mov.w	r2, #0
20001e3a:	615a      	str	r2, [r3, #20]
                    this_i2c->is_transaction_pending = 1u;
20001e3c:	687b      	ldr	r3, [r7, #4]
20001e3e:	f04f 0201 	mov.w	r2, #1
20001e42:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
                }
            }
            if (this_i2c->slave_tx_idx >= this_i2c->slave_tx_size)
20001e46:	687b      	ldr	r3, [r7, #4]
20001e48:	6cda      	ldr	r2, [r3, #76]	; 0x4c
20001e4a:	687b      	ldr	r3, [r7, #4]
20001e4c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
20001e4e:	429a      	cmp	r2, r3
20001e50:	d305      	bcc.n	20001e5e <mss_i2c_isr+0x806>
            {
                /* Ensure 0xFF is returned to the master when the slave specifies
                 * an empty transmit buffer. */
                this_i2c->hw_reg->DATA = 0xFFu;
20001e52:	687b      	ldr	r3, [r7, #4]
20001e54:	695b      	ldr	r3, [r3, #20]
20001e56:	f04f 32ff 	mov.w	r2, #4294967295
20001e5a:	721a      	strb	r2, [r3, #8]
20001e5c:	e00c      	b.n	20001e78 <mss_i2c_isr+0x820>
            }
            else
            {
                /* Load the data the data byte to be sent to the master. */
                this_i2c->hw_reg->DATA = this_i2c->slave_tx_buffer[this_i2c->slave_tx_idx++];
20001e5e:	687b      	ldr	r3, [r7, #4]
20001e60:	695a      	ldr	r2, [r3, #20]
20001e62:	687b      	ldr	r3, [r7, #4]
20001e64:	6c59      	ldr	r1, [r3, #68]	; 0x44
20001e66:	687b      	ldr	r3, [r7, #4]
20001e68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
20001e6a:	4419      	add	r1, r3
20001e6c:	7809      	ldrb	r1, [r1, #0]
20001e6e:	7211      	strb	r1, [r2, #8]
20001e70:	f103 0201 	add.w	r2, r3, #1
20001e74:	687b      	ldr	r3, [r7, #4]
20001e76:	64da      	str	r2, [r3, #76]	; 0x4c
            }
            /* Determine if this is the last data byte to send to the master. */
            if (this_i2c->slave_tx_idx >= this_i2c->slave_tx_size) /* last byte? */
20001e78:	687b      	ldr	r3, [r7, #4]
20001e7a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
20001e7c:	687b      	ldr	r3, [r7, #4]
20001e7e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
20001e80:	429a      	cmp	r2, r3
20001e82:	d352      	bcc.n	20001f2a <mss_i2c_isr+0x8d2>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
20001e84:	687b      	ldr	r3, [r7, #4]
20001e86:	699b      	ldr	r3, [r3, #24]
20001e88:	f04f 0200 	mov.w	r2, #0
20001e8c:	609a      	str	r2, [r3, #8]
                /* Next read transaction will result in slave's transmit buffer
                 * being sent from the first byte. */
                this_i2c->slave_tx_idx = 0u;
20001e8e:	687b      	ldr	r3, [r7, #4]
20001e90:	f04f 0200 	mov.w	r2, #0
20001e94:	64da      	str	r2, [r3, #76]	; 0x4c
            }
            break;
20001e96:	e049      	b.n	20001f2c <mss_i2c_isr+0x8d4>
        case ST_SLAVE_RNACK:    /* Data byte has been transmitted; not-ACK has been received. */
        case ST_FINAL: /* Last Data byte tx'ed, ACK received */
            /* We assume that the transaction will be stopped by the master.
             * Reset slave_tx_idx so that a subsequent read will result in the slave's
             * transmit buffer being sent from the first byte. */
            this_i2c->slave_tx_idx = 0u;
20001e98:	687b      	ldr	r3, [r7, #4]
20001e9a:	f04f 0200 	mov.w	r2, #0
20001e9e:	64da      	str	r2, [r3, #76]	; 0x4c
            this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
20001ea0:	687b      	ldr	r3, [r7, #4]
20001ea2:	699b      	ldr	r3, [r3, #24]
20001ea4:	f04f 0201 	mov.w	r2, #1
20001ea8:	609a      	str	r2, [r3, #8]

            /*  Mark previous state as complete */
            this_i2c->slave_status = MSS_I2C_SUCCESS;
20001eaa:	687b      	ldr	r3, [r7, #4]
20001eac:	f04f 0200 	mov.w	r2, #0
20001eb0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
20001eb4:	687b      	ldr	r3, [r7, #4]
20001eb6:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
20001eba:	2b00      	cmp	r3, #0
20001ebc:	d004      	beq.n	20001ec8 <mss_i2c_isr+0x870>
            {
                this_i2c->hw_reg_bit->CTRL_STA = 1u ;
20001ebe:	687b      	ldr	r3, [r7, #4]
20001ec0:	699b      	ldr	r3, [r3, #24]
20001ec2:	f04f 0201 	mov.w	r2, #1
20001ec6:	615a      	str	r2, [r3, #20]

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
20001ec8:	687b      	ldr	r3, [r7, #4]
20001eca:	f04f 0200 	mov.w	r2, #0
20001ece:	721a      	strb	r2, [r3, #8]
            break;
20001ed0:	e02c      	b.n	20001f2c <mss_i2c_isr+0x8d4>
        case ST_RESET_ACTIVATED:
        case ST_BUS_ERROR: /* Bus error during MST or selected slave modes */
        default:
            /* Some undefined state has encountered. Clear Start bit to make
             * sure, next good transaction happen */
            this_i2c->hw_reg_bit->CTRL_STA = 0x00u;
20001ed2:	687b      	ldr	r3, [r7, #4]
20001ed4:	699b      	ldr	r3, [r3, #24]
20001ed6:	f04f 0200 	mov.w	r2, #0
20001eda:	615a      	str	r2, [r3, #20]
            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
20001edc:	687b      	ldr	r3, [r7, #4]
20001ede:	f04f 0200 	mov.w	r2, #0
20001ee2:	721a      	strb	r2, [r3, #8]
            /*
             * Reset slave_tx_idx so that a subsequent read will result in the slave's
             * transmit buffer being sent from the first byte.
             */
            this_i2c->slave_tx_idx = 0u;
20001ee4:	687b      	ldr	r3, [r7, #4]
20001ee6:	f04f 0200 	mov.w	r2, #0
20001eea:	64da      	str	r2, [r3, #76]	; 0x4c
            /*
             * Clear statuses to I2C_FAILED only if there was an operation in progress.
             */
            if(MSS_I2C_IN_PROGRESS == this_i2c->master_status)
20001eec:	687b      	ldr	r3, [r7, #4]
20001eee:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
20001ef2:	b2db      	uxtb	r3, r3
20001ef4:	2b01      	cmp	r3, #1
20001ef6:	d104      	bne.n	20001f02 <mss_i2c_isr+0x8aa>
            {
                this_i2c->master_status = MSS_I2C_FAILED;
20001ef8:	687b      	ldr	r3, [r7, #4]
20001efa:	f04f 0202 	mov.w	r2, #2
20001efe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
            }

            if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
20001f02:	687b      	ldr	r3, [r7, #4]
20001f04:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
20001f08:	b2db      	uxtb	r3, r3
20001f0a:	2b01      	cmp	r3, #1
20001f0c:	d10e      	bne.n	20001f2c <mss_i2c_isr+0x8d4>
            {
                this_i2c->slave_status = MSS_I2C_FAILED;
20001f0e:	687b      	ldr	r3, [r7, #4]
20001f10:	f04f 0202 	mov.w	r2, #2
20001f14:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
20001f18:	e008      	b.n	20001f2c <mss_i2c_isr+0x8d4>
             */
            if(this_i2c->transaction != this_i2c->pending_transaction)
            {
                this_i2c->transaction = this_i2c->pending_transaction;
            }
            break;
20001f1a:	bf00      	nop
20001f1c:	e006      	b.n	20001f2c <mss_i2c_isr+0x8d4>
            {
                /* If we're at the second last byte, let's set AA to 0 so
                 * we return a NACK at the last byte. */
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
            }
            break;
20001f1e:	bf00      	nop
20001f20:	e004      	b.n	20001f2c <mss_i2c_isr+0x8d4>
            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
            {
                this_i2c->hw_reg_bit->CTRL_STA = 1u ;
            }
            break;
20001f22:	bf00      	nop
20001f24:	e002      	b.n	20001f2c <mss_i2c_isr+0x8d4>
            
            if (this_i2c->slave_rx_idx >= this_i2c->slave_rx_size)
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0u;   /* send a NACK when done (next reception) */
            }
            break;
20001f26:	bf00      	nop
20001f28:	e000      	b.n	20001f2c <mss_i2c_isr+0x8d4>
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
                /* Next read transaction will result in slave's transmit buffer
                 * being sent from the first byte. */
                this_i2c->slave_tx_idx = 0u;
            }
            break;
20001f2a:	bf00      	nop


            break;
    }
    
    if ( clear_irq )
20001f2c:	7bbb      	ldrb	r3, [r7, #14]
20001f2e:	2b00      	cmp	r3, #0
20001f30:	d004      	beq.n	20001f3c <mss_i2c_isr+0x8e4>
    {
        /* clear interrupt. */
        this_i2c->hw_reg_bit->CTRL_SI = 0u;
20001f32:	687b      	ldr	r3, [r7, #4]
20001f34:	699b      	ldr	r3, [r3, #24]
20001f36:	f04f 0200 	mov.w	r2, #0
20001f3a:	60da      	str	r2, [r3, #12]
    }
    
    /* Read the status register to ensure the last I2C registers write took place
     * in a system built around a bus making use of posted writes. */
    status = this_i2c->hw_reg->STATUS;
20001f3c:	687b      	ldr	r3, [r7, #4]
20001f3e:	695b      	ldr	r3, [r3, #20]
20001f40:	791b      	ldrb	r3, [r3, #4]
20001f42:	72fb      	strb	r3, [r7, #11]
}
20001f44:	f107 0710 	add.w	r7, r7, #16
20001f48:	46bd      	mov	sp, r7
20001f4a:	bd80      	pop	{r7, pc}

20001f4c <disable_interrupts>:
}
/*------------------------------------------------------------------------------
 *
 */
static uint32_t disable_interrupts( void )
{
20001f4c:	b580      	push	{r7, lr}
20001f4e:	b082      	sub	sp, #8
20001f50:	af00      	add	r7, sp, #0
    uint32_t primask;
    primask = __get_PRIMASK();
20001f52:	f000 f845 	bl	20001fe0 <__get_PRIMASK>
20001f56:	4603      	mov	r3, r0
20001f58:	607b      	str	r3, [r7, #4]
    __set_PRIMASK(1u);
20001f5a:	f04f 0001 	mov.w	r0, #1
20001f5e:	f000 f84f 	bl	20002000 <__set_PRIMASK>
    return primask;
20001f62:	687b      	ldr	r3, [r7, #4]
}
20001f64:	4618      	mov	r0, r3
20001f66:	f107 0708 	add.w	r7, r7, #8
20001f6a:	46bd      	mov	sp, r7
20001f6c:	bd80      	pop	{r7, pc}
20001f6e:	bf00      	nop

20001f70 <restore_interrupts>:

/*------------------------------------------------------------------------------
 *
 */
static void restore_interrupts( uint32_t primask )
{
20001f70:	b580      	push	{r7, lr}
20001f72:	b082      	sub	sp, #8
20001f74:	af00      	add	r7, sp, #0
20001f76:	6078      	str	r0, [r7, #4]
    __set_PRIMASK( primask );
20001f78:	6878      	ldr	r0, [r7, #4]
20001f7a:	f000 f841 	bl	20002000 <__set_PRIMASK>
}
20001f7e:	f107 0708 	add.w	r7, r7, #8
20001f82:	46bd      	mov	sp, r7
20001f84:	bd80      	pop	{r7, pc}
20001f86:	bf00      	nop

20001f88 <I2C0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void I2C0_IRQHandler( void )
#else
void I2C0_IRQHandler( void )
#endif
{
20001f88:	4668      	mov	r0, sp
20001f8a:	f020 0107 	bic.w	r1, r0, #7
20001f8e:	468d      	mov	sp, r1
20001f90:	b589      	push	{r0, r3, r7, lr}
20001f92:	af00      	add	r7, sp, #0
    mss_i2c_isr( &g_mss_i2c0 );
20001f94:	f646 3040 	movw	r0, #27456	; 0x6b40
20001f98:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001f9c:	f7ff fb5c 	bl	20001658 <mss_i2c_isr>
    NVIC_ClearPendingIRQ( I2C0_IRQn );
20001fa0:	f04f 000e 	mov.w	r0, #14
20001fa4:	f7ff f956 	bl	20001254 <NVIC_ClearPendingIRQ>
}
20001fa8:	46bd      	mov	sp, r7
20001faa:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20001fae:	4685      	mov	sp, r0
20001fb0:	4770      	bx	lr
20001fb2:	bf00      	nop

20001fb4 <I2C1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void I2C1_IRQHandler( void )
#else
void I2C1_IRQHandler( void )
#endif
{
20001fb4:	4668      	mov	r0, sp
20001fb6:	f020 0107 	bic.w	r1, r0, #7
20001fba:	468d      	mov	sp, r1
20001fbc:	b589      	push	{r0, r3, r7, lr}
20001fbe:	af00      	add	r7, sp, #0
    mss_i2c_isr( &g_mss_i2c1 );
20001fc0:	f646 30b4 	movw	r0, #27572	; 0x6bb4
20001fc4:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001fc8:	f7ff fb46 	bl	20001658 <mss_i2c_isr>
    NVIC_ClearPendingIRQ( I2C1_IRQn );
20001fcc:	f04f 0011 	mov.w	r0, #17
20001fd0:	f7ff f940 	bl	20001254 <NVIC_ClearPendingIRQ>
}
20001fd4:	46bd      	mov	sp, r7
20001fd6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20001fda:	4685      	mov	sp, r0
20001fdc:	4770      	bx	lr
20001fde:	bf00      	nop

20001fe0 <__get_PRIMASK>:
 * @return PriMask
 *
 * Return state of the priority mask bit from the priority mask register
 */
uint32_t __get_PRIMASK(void)
{
20001fe0:	b480      	push	{r7}
20001fe2:	b083      	sub	sp, #12
20001fe4:	af00      	add	r7, sp, #0
  uint32_t result=0;
20001fe6:	f04f 0300 	mov.w	r3, #0
20001fea:	607b      	str	r3, [r7, #4]

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
20001fec:	f3ef 8310 	mrs	r3, PRIMASK
20001ff0:	607b      	str	r3, [r7, #4]
  return(result);
20001ff2:	687b      	ldr	r3, [r7, #4]
}
20001ff4:	4618      	mov	r0, r3
20001ff6:	f107 070c 	add.w	r7, r7, #12
20001ffa:	46bd      	mov	sp, r7
20001ffc:	bc80      	pop	{r7}
20001ffe:	4770      	bx	lr

20002000 <__set_PRIMASK>:
 * @param  priMask  PriMask
 *
 * Set the priority mask bit in the priority mask register
 */
void __set_PRIMASK(uint32_t priMask)
{
20002000:	b480      	push	{r7}
20002002:	b083      	sub	sp, #12
20002004:	af00      	add	r7, sp, #0
20002006:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) );
20002008:	687b      	ldr	r3, [r7, #4]
2000200a:	f383 8810 	msr	PRIMASK, r3
}
2000200e:	f107 070c 	add.w	r7, r7, #12
20002012:	46bd      	mov	sp, r7
20002014:	bc80      	pop	{r7}
20002016:	4770      	bx	lr

20002018 <SystemInit>:

/***************************************************************************//**
 * See system_a2fxxxm3f.h for details.
 */
void SystemInit(void)
{
20002018:	b480      	push	{r7}
2000201a:	af00      	add	r7, sp, #0
    /*
     * Do not make use of global variables or make any asumptions regarding
     * memory content if modifying this function. The memory content has not been
     * initialised by the time this function is called by the start-up code.
     */
}
2000201c:	46bd      	mov	sp, r7
2000201e:	bc80      	pop	{r7}
20002020:	4770      	bx	lr
20002022:	bf00      	nop

20002024 <SystemCoreClockUpdate>:

/***************************************************************************//**
 *
 */
void SystemCoreClockUpdate (void)
{
20002024:	b580      	push	{r7, lr}
20002026:	b08a      	sub	sp, #40	; 0x28
20002028:	af00      	add	r7, sp, #0
    uint32_t PclkDiv0;
    uint32_t PclkDiv1;
    uint32_t AceDiv;
    uint32_t FabDiv;

    const uint32_t pclk_div_lut[4] = { 1uL, 2uL, 4uL, 1uL };
2000202a:	f246 432c 	movw	r3, #25644	; 0x642c
2000202e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002032:	46bc      	mov	ip, r7
20002034:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
20002036:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

    /* Read PCLK dividers from system registers. Multiply the value read from
     * system register by two to get actual divider value. */
    PclkDiv0 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK0_DIV_SHIFT) & PCLK_DIV_MASK)];
2000203a:	f242 0300 	movw	r3, #8192	; 0x2000
2000203e:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002042:	6c9b      	ldr	r3, [r3, #72]	; 0x48
20002044:	ea4f 0393 	mov.w	r3, r3, lsr #2
20002048:	f003 0303 	and.w	r3, r3, #3
2000204c:	ea4f 0383 	mov.w	r3, r3, lsl #2
20002050:	f107 0228 	add.w	r2, r7, #40	; 0x28
20002054:	4413      	add	r3, r2
20002056:	f853 3c28 	ldr.w	r3, [r3, #-40]
2000205a:	613b      	str	r3, [r7, #16]
    PclkDiv1 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK1_DIV_SHIFT) & PCLK_DIV_MASK)];
2000205c:	f242 0300 	movw	r3, #8192	; 0x2000
20002060:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002064:	6c9b      	ldr	r3, [r3, #72]	; 0x48
20002066:	ea4f 1313 	mov.w	r3, r3, lsr #4
2000206a:	f003 0303 	and.w	r3, r3, #3
2000206e:	ea4f 0383 	mov.w	r3, r3, lsl #2
20002072:	f107 0228 	add.w	r2, r7, #40	; 0x28
20002076:	4413      	add	r3, r2
20002078:	f853 3c28 	ldr.w	r3, [r3, #-40]
2000207c:	617b      	str	r3, [r7, #20]
    AceDiv = pclk_div_lut[((SYSREG->MSS_CLK_CR >> ACE_DIV_SHIFT) & PCLK_DIV_MASK)];
2000207e:	f242 0300 	movw	r3, #8192	; 0x2000
20002082:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002086:	6c9b      	ldr	r3, [r3, #72]	; 0x48
20002088:	ea4f 1393 	mov.w	r3, r3, lsr #6
2000208c:	f003 0303 	and.w	r3, r3, #3
20002090:	ea4f 0383 	mov.w	r3, r3, lsl #2
20002094:	f107 0228 	add.w	r2, r7, #40	; 0x28
20002098:	4413      	add	r3, r2
2000209a:	f853 3c28 	ldr.w	r3, [r3, #-40]
2000209e:	61bb      	str	r3, [r7, #24]
    {
        /* Compute the FPGA fabric frequency divider. */
        uint32_t obdiv;
        uint32_t obdivhalf;
        
        obdiv = (SYSREG->MSS_CCC_DIV_CR >> OBDIV_SHIFT) & OBDIV_MASK;
200020a0:	f242 0300 	movw	r3, #8192	; 0x2000
200020a4:	f2ce 0304 	movt	r3, #57348	; 0xe004
200020a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
200020aa:	ea4f 2313 	mov.w	r3, r3, lsr #8
200020ae:	f003 031f 	and.w	r3, r3, #31
200020b2:	623b      	str	r3, [r7, #32]
        obdivhalf = (SYSREG->MSS_CCC_DIV_CR >> OBDIVHALF_SHIFT) & OBDIVHALF_MASK;
200020b4:	f242 0300 	movw	r3, #8192	; 0x2000
200020b8:	f2ce 0304 	movt	r3, #57348	; 0xe004
200020bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
200020be:	ea4f 3353 	mov.w	r3, r3, lsr #13
200020c2:	f003 0301 	and.w	r3, r3, #1
200020c6:	627b      	str	r3, [r7, #36]	; 0x24
        FabDiv = obdiv + 1uL;
200020c8:	6a3b      	ldr	r3, [r7, #32]
200020ca:	f103 0301 	add.w	r3, r3, #1
200020ce:	61fb      	str	r3, [r7, #28]
        if ( obdivhalf != 0uL )
200020d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
200020d2:	2b00      	cmp	r3, #0
200020d4:	d003      	beq.n	200020de <SystemCoreClockUpdate+0xba>
        {
            FabDiv = FabDiv * 2uL;
200020d6:	69fb      	ldr	r3, [r7, #28]
200020d8:	ea4f 0343 	mov.w	r3, r3, lsl #1
200020dc:	61fb      	str	r3, [r7, #28]
    }
    
    /* Retrieve FCLK from eNVM spare pages if Actel system boot programmed as part of the system. */
    
    /* Read system clock from eNVM spare pages. */
    SystemCoreClock = GetSystemClock();
200020de:	f000 f849 	bl	20002174 <GetSystemClock>
200020e2:	4602      	mov	r2, r0
200020e4:	f246 5398 	movw	r3, #26008	; 0x6598
200020e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200020ec:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK0 = SystemCoreClock / PclkDiv0;
200020ee:	f246 5398 	movw	r3, #26008	; 0x6598
200020f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200020f6:	681a      	ldr	r2, [r3, #0]
200020f8:	693b      	ldr	r3, [r7, #16]
200020fa:	fbb2 f2f3 	udiv	r2, r2, r3
200020fe:	f246 539c 	movw	r3, #26012	; 0x659c
20002102:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002106:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK1 = SystemCoreClock / PclkDiv1;
20002108:	f246 5398 	movw	r3, #26008	; 0x6598
2000210c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002110:	681a      	ldr	r2, [r3, #0]
20002112:	697b      	ldr	r3, [r7, #20]
20002114:	fbb2 f2f3 	udiv	r2, r2, r3
20002118:	f246 53a0 	movw	r3, #26016	; 0x65a0
2000211c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002120:	601a      	str	r2, [r3, #0]
    g_FrequencyACE = SystemCoreClock / AceDiv;
20002122:	f246 5398 	movw	r3, #26008	; 0x6598
20002126:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000212a:	681a      	ldr	r2, [r3, #0]
2000212c:	69bb      	ldr	r3, [r7, #24]
2000212e:	fbb2 f2f3 	udiv	r2, r2, r3
20002132:	f246 53a4 	movw	r3, #26020	; 0x65a4
20002136:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000213a:	601a      	str	r2, [r3, #0]
    g_FrequencyFPGA = SystemCoreClock / FabDiv;
2000213c:	f246 5398 	movw	r3, #26008	; 0x6598
20002140:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002144:	681a      	ldr	r2, [r3, #0]
20002146:	69fb      	ldr	r3, [r7, #28]
20002148:	fbb2 f2f3 	udiv	r2, r2, r3
2000214c:	f246 53a8 	movw	r3, #26024	; 0x65a8
20002150:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002154:	601a      	str	r2, [r3, #0]
    
    /* Keep SystemFrequency as well as SystemCoreClock for legacy reasons. */
    SystemFrequency = SystemCoreClock;
20002156:	f246 5398 	movw	r3, #26008	; 0x6598
2000215a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000215e:	681a      	ldr	r2, [r3, #0]
20002160:	f246 5394 	movw	r3, #26004	; 0x6594
20002164:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002168:	601a      	str	r2, [r3, #0]
}
2000216a:	f107 0728 	add.w	r7, r7, #40	; 0x28
2000216e:	46bd      	mov	sp, r7
20002170:	bd80      	pop	{r7, pc}
20002172:	bf00      	nop

20002174 <GetSystemClock>:
 * retrieved from eNVM spare pages.
 * The FCLK frequency value selected in the MSS Configurator software tool is
 * stored in eNVM spare pages as part of the Actel system boot configuration data.
 */
uint32_t GetSystemClock( void )
{
20002174:	b480      	push	{r7}
20002176:	b08b      	sub	sp, #44	; 0x2c
20002178:	af00      	add	r7, sp, #0
    uint32_t fclk = 0uL;
2000217a:	f04f 0300 	mov.w	r3, #0
2000217e:	607b      	str	r3, [r7, #4]
    
    uint32_t * p_sysboot_key = SYSBOOT_KEY_ADDR;
20002180:	f640 031c 	movw	r3, #2076	; 0x81c
20002184:	f2c6 0308 	movt	r3, #24584	; 0x6008
20002188:	60bb      	str	r3, [r7, #8]
    uint32_t * p_idcode = IDCODE_LOCATION;
2000218a:	f240 2330 	movw	r3, #560	; 0x230
2000218e:	f2c6 0308 	movt	r3, #24584	; 0x6008
20002192:	60fb      	str	r3, [r7, #12]
    uint32_t idcode;
	
    idcode = *p_idcode & ~IDCODE_DEV_REV_MASK;
20002194:	68fb      	ldr	r3, [r7, #12]
20002196:	681b      	ldr	r3, [r3, #0]
20002198:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
2000219c:	613b      	str	r3, [r7, #16]
	
    if ( A2F060IFX_ID == idcode )
2000219e:	693a      	ldr	r2, [r7, #16]
200021a0:	f241 13cf 	movw	r3, #4559	; 0x11cf
200021a4:	f2c0 53a1 	movt	r3, #1441	; 0x5a1
200021a8:	429a      	cmp	r2, r3
200021aa:	d108      	bne.n	200021be <GetSystemClock+0x4a>
    {
        uint32_t *p_fclk = SYSBOOT_A2F060_FCLK_ADDR;
200021ac:	f64e 732c 	movw	r3, #61228	; 0xef2c
200021b0:	f2c6 0301 	movt	r3, #24577	; 0x6001
200021b4:	617b      	str	r3, [r7, #20]
        fclk = *p_fclk;
200021b6:	697b      	ldr	r3, [r7, #20]
200021b8:	681b      	ldr	r3, [r3, #0]
200021ba:	607b      	str	r3, [r7, #4]
200021bc:	e03d      	b.n	2000223a <GetSystemClock+0xc6>
    }
    else if ( SYSBOOT_KEY_VALUE == *p_sysboot_key )
200021be:	68bb      	ldr	r3, [r7, #8]
200021c0:	681a      	ldr	r2, [r3, #0]
200021c2:	f244 3341 	movw	r3, #17217	; 0x4341
200021c6:	f6c4 4354 	movt	r3, #19540	; 0x4c54
200021ca:	429a      	cmp	r2, r3
200021cc:	d135      	bne.n	2000223a <GetSystemClock+0xc6>
    {
        /* Actel system boot programmed, check if it has the FCLK value stored. */
        uint32_t *p_sysboot_version = SYSBOOT_VERSION_ADDR;
200021ce:	f640 0340 	movw	r3, #2112	; 0x840
200021d2:	f2c6 0308 	movt	r3, #24584	; 0x6008
200021d6:	61bb      	str	r3, [r7, #24]
        uint32_t sysboot_version = *p_sysboot_version;
200021d8:	69bb      	ldr	r3, [r7, #24]
200021da:	681b      	ldr	r3, [r3, #0]
200021dc:	61fb      	str	r3, [r7, #28]
        
        sysboot_version &= SYSBOOT_VERSION_MASK;
200021de:	69fb      	ldr	r3, [r7, #28]
200021e0:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
200021e4:	61fb      	str	r3, [r7, #28]
        
        if ( sysboot_version >= MIN_SYSBOOT_VERSION )
200021e6:	69fa      	ldr	r2, [r7, #28]
200021e8:	f240 3300 	movw	r3, #768	; 0x300
200021ec:	f2c0 0301 	movt	r3, #1
200021f0:	429a      	cmp	r2, r3
200021f2:	d922      	bls.n	2000223a <GetSystemClock+0xc6>
        {
            /* Handle change of eNVM location of FCLK between 1.3.x and 2.x.x versions of the system boot. */
            if ( sysboot_version < SYSBOOT_VERSION_2_X )
200021f4:	69fa      	ldr	r2, [r7, #28]
200021f6:	f64f 73ff 	movw	r3, #65535	; 0xffff
200021fa:	f2c0 0301 	movt	r3, #1
200021fe:	429a      	cmp	r2, r3
20002200:	d808      	bhi.n	20002214 <GetSystemClock+0xa0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 1.3.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_1_3_FCLK_ADDR;
20002202:	f241 632c 	movw	r3, #5676	; 0x162c
20002206:	f2c6 0308 	movt	r3, #24584	; 0x6008
2000220a:	623b      	str	r3, [r7, #32]
                fclk = *p_fclk;
2000220c:	6a3b      	ldr	r3, [r7, #32]
2000220e:	681b      	ldr	r3, [r3, #0]
20002210:	607b      	str	r3, [r7, #4]
20002212:	e012      	b.n	2000223a <GetSystemClock+0xc6>
            }
            else if ( sysboot_version < MAX_SYSBOOT_VERSION )
20002214:	69fa      	ldr	r2, [r7, #28]
20002216:	f64f 73ff 	movw	r3, #65535	; 0xffff
2000221a:	f2c0 0302 	movt	r3, #2
2000221e:	429a      	cmp	r2, r3
20002220:	d808      	bhi.n	20002234 <GetSystemClock+0xc0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 2.x.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_2_x_FCLK_ADDR;
20002222:	f641 63ac 	movw	r3, #7852	; 0x1eac
20002226:	f2c6 0308 	movt	r3, #24584	; 0x6008
2000222a:	627b      	str	r3, [r7, #36]	; 0x24
                fclk = *p_fclk;
2000222c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
2000222e:	681b      	ldr	r3, [r3, #0]
20002230:	607b      	str	r3, [r7, #4]
20002232:	e002      	b.n	2000223a <GetSystemClock+0xc6>
            }
            else
            {
                fclk = 0uL;
20002234:	f04f 0300 	mov.w	r3, #0
20002238:	607b      	str	r3, [r7, #4]
            }
        }
    }
    
    if ( 0uL == fclk )
2000223a:	687b      	ldr	r3, [r7, #4]
2000223c:	2b00      	cmp	r3, #0
2000223e:	d105      	bne.n	2000224c <GetSystemClock+0xd8>
        /* 
         * Could not retrieve FCLK from system boot configuration data. Fall back
         * to using SMARTFUSION_FCLK_FREQ which must then be defined as part of
         * project settings.
         */
        ASSERT( SMARTFUSION_FCLK_FREQ_DEFINED );
20002240:	be00      	bkpt	0x0000
        fclk = SMARTFUSION_FCLK_FREQ;
20002242:	f647 0340 	movw	r3, #30784	; 0x7840
20002246:	f2c0 137d 	movt	r3, #381	; 0x17d
2000224a:	607b      	str	r3, [r7, #4]
    }
    
    return fclk;
2000224c:	687b      	ldr	r3, [r7, #4]
}
2000224e:	4618      	mov	r0, r3
20002250:	f107 072c 	add.w	r7, r7, #44	; 0x2c
20002254:	46bd      	mov	sp, r7
20002256:	bc80      	pop	{r7}
20002258:	4770      	bx	lr
2000225a:	bf00      	nop

2000225c <__aeabi_drsub>:
2000225c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
20002260:	e002      	b.n	20002268 <__adddf3>
20002262:	bf00      	nop

20002264 <__aeabi_dsub>:
20002264:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

20002268 <__adddf3>:
20002268:	b530      	push	{r4, r5, lr}
2000226a:	ea4f 0441 	mov.w	r4, r1, lsl #1
2000226e:	ea4f 0543 	mov.w	r5, r3, lsl #1
20002272:	ea94 0f05 	teq	r4, r5
20002276:	bf08      	it	eq
20002278:	ea90 0f02 	teqeq	r0, r2
2000227c:	bf1f      	itttt	ne
2000227e:	ea54 0c00 	orrsne.w	ip, r4, r0
20002282:	ea55 0c02 	orrsne.w	ip, r5, r2
20002286:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
2000228a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
2000228e:	f000 80e2 	beq.w	20002456 <__adddf3+0x1ee>
20002292:	ea4f 5454 	mov.w	r4, r4, lsr #21
20002296:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
2000229a:	bfb8      	it	lt
2000229c:	426d      	neglt	r5, r5
2000229e:	dd0c      	ble.n	200022ba <__adddf3+0x52>
200022a0:	442c      	add	r4, r5
200022a2:	ea80 0202 	eor.w	r2, r0, r2
200022a6:	ea81 0303 	eor.w	r3, r1, r3
200022aa:	ea82 0000 	eor.w	r0, r2, r0
200022ae:	ea83 0101 	eor.w	r1, r3, r1
200022b2:	ea80 0202 	eor.w	r2, r0, r2
200022b6:	ea81 0303 	eor.w	r3, r1, r3
200022ba:	2d36      	cmp	r5, #54	; 0x36
200022bc:	bf88      	it	hi
200022be:	bd30      	pophi	{r4, r5, pc}
200022c0:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
200022c4:	ea4f 3101 	mov.w	r1, r1, lsl #12
200022c8:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
200022cc:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
200022d0:	d002      	beq.n	200022d8 <__adddf3+0x70>
200022d2:	4240      	negs	r0, r0
200022d4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
200022d8:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
200022dc:	ea4f 3303 	mov.w	r3, r3, lsl #12
200022e0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
200022e4:	d002      	beq.n	200022ec <__adddf3+0x84>
200022e6:	4252      	negs	r2, r2
200022e8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
200022ec:	ea94 0f05 	teq	r4, r5
200022f0:	f000 80a7 	beq.w	20002442 <__adddf3+0x1da>
200022f4:	f1a4 0401 	sub.w	r4, r4, #1
200022f8:	f1d5 0e20 	rsbs	lr, r5, #32
200022fc:	db0d      	blt.n	2000231a <__adddf3+0xb2>
200022fe:	fa02 fc0e 	lsl.w	ip, r2, lr
20002302:	fa22 f205 	lsr.w	r2, r2, r5
20002306:	1880      	adds	r0, r0, r2
20002308:	f141 0100 	adc.w	r1, r1, #0
2000230c:	fa03 f20e 	lsl.w	r2, r3, lr
20002310:	1880      	adds	r0, r0, r2
20002312:	fa43 f305 	asr.w	r3, r3, r5
20002316:	4159      	adcs	r1, r3
20002318:	e00e      	b.n	20002338 <__adddf3+0xd0>
2000231a:	f1a5 0520 	sub.w	r5, r5, #32
2000231e:	f10e 0e20 	add.w	lr, lr, #32
20002322:	2a01      	cmp	r2, #1
20002324:	fa03 fc0e 	lsl.w	ip, r3, lr
20002328:	bf28      	it	cs
2000232a:	f04c 0c02 	orrcs.w	ip, ip, #2
2000232e:	fa43 f305 	asr.w	r3, r3, r5
20002332:	18c0      	adds	r0, r0, r3
20002334:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
20002338:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
2000233c:	d507      	bpl.n	2000234e <__adddf3+0xe6>
2000233e:	f04f 0e00 	mov.w	lr, #0
20002342:	f1dc 0c00 	rsbs	ip, ip, #0
20002346:	eb7e 0000 	sbcs.w	r0, lr, r0
2000234a:	eb6e 0101 	sbc.w	r1, lr, r1
2000234e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
20002352:	d31b      	bcc.n	2000238c <__adddf3+0x124>
20002354:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
20002358:	d30c      	bcc.n	20002374 <__adddf3+0x10c>
2000235a:	0849      	lsrs	r1, r1, #1
2000235c:	ea5f 0030 	movs.w	r0, r0, rrx
20002360:	ea4f 0c3c 	mov.w	ip, ip, rrx
20002364:	f104 0401 	add.w	r4, r4, #1
20002368:	ea4f 5244 	mov.w	r2, r4, lsl #21
2000236c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
20002370:	f080 809a 	bcs.w	200024a8 <__adddf3+0x240>
20002374:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
20002378:	bf08      	it	eq
2000237a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
2000237e:	f150 0000 	adcs.w	r0, r0, #0
20002382:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
20002386:	ea41 0105 	orr.w	r1, r1, r5
2000238a:	bd30      	pop	{r4, r5, pc}
2000238c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
20002390:	4140      	adcs	r0, r0
20002392:	eb41 0101 	adc.w	r1, r1, r1
20002396:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
2000239a:	f1a4 0401 	sub.w	r4, r4, #1
2000239e:	d1e9      	bne.n	20002374 <__adddf3+0x10c>
200023a0:	f091 0f00 	teq	r1, #0
200023a4:	bf04      	itt	eq
200023a6:	4601      	moveq	r1, r0
200023a8:	2000      	moveq	r0, #0
200023aa:	fab1 f381 	clz	r3, r1
200023ae:	bf08      	it	eq
200023b0:	3320      	addeq	r3, #32
200023b2:	f1a3 030b 	sub.w	r3, r3, #11
200023b6:	f1b3 0220 	subs.w	r2, r3, #32
200023ba:	da0c      	bge.n	200023d6 <__adddf3+0x16e>
200023bc:	320c      	adds	r2, #12
200023be:	dd08      	ble.n	200023d2 <__adddf3+0x16a>
200023c0:	f102 0c14 	add.w	ip, r2, #20
200023c4:	f1c2 020c 	rsb	r2, r2, #12
200023c8:	fa01 f00c 	lsl.w	r0, r1, ip
200023cc:	fa21 f102 	lsr.w	r1, r1, r2
200023d0:	e00c      	b.n	200023ec <__adddf3+0x184>
200023d2:	f102 0214 	add.w	r2, r2, #20
200023d6:	bfd8      	it	le
200023d8:	f1c2 0c20 	rsble	ip, r2, #32
200023dc:	fa01 f102 	lsl.w	r1, r1, r2
200023e0:	fa20 fc0c 	lsr.w	ip, r0, ip
200023e4:	bfdc      	itt	le
200023e6:	ea41 010c 	orrle.w	r1, r1, ip
200023ea:	4090      	lslle	r0, r2
200023ec:	1ae4      	subs	r4, r4, r3
200023ee:	bfa2      	ittt	ge
200023f0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
200023f4:	4329      	orrge	r1, r5
200023f6:	bd30      	popge	{r4, r5, pc}
200023f8:	ea6f 0404 	mvn.w	r4, r4
200023fc:	3c1f      	subs	r4, #31
200023fe:	da1c      	bge.n	2000243a <__adddf3+0x1d2>
20002400:	340c      	adds	r4, #12
20002402:	dc0e      	bgt.n	20002422 <__adddf3+0x1ba>
20002404:	f104 0414 	add.w	r4, r4, #20
20002408:	f1c4 0220 	rsb	r2, r4, #32
2000240c:	fa20 f004 	lsr.w	r0, r0, r4
20002410:	fa01 f302 	lsl.w	r3, r1, r2
20002414:	ea40 0003 	orr.w	r0, r0, r3
20002418:	fa21 f304 	lsr.w	r3, r1, r4
2000241c:	ea45 0103 	orr.w	r1, r5, r3
20002420:	bd30      	pop	{r4, r5, pc}
20002422:	f1c4 040c 	rsb	r4, r4, #12
20002426:	f1c4 0220 	rsb	r2, r4, #32
2000242a:	fa20 f002 	lsr.w	r0, r0, r2
2000242e:	fa01 f304 	lsl.w	r3, r1, r4
20002432:	ea40 0003 	orr.w	r0, r0, r3
20002436:	4629      	mov	r1, r5
20002438:	bd30      	pop	{r4, r5, pc}
2000243a:	fa21 f004 	lsr.w	r0, r1, r4
2000243e:	4629      	mov	r1, r5
20002440:	bd30      	pop	{r4, r5, pc}
20002442:	f094 0f00 	teq	r4, #0
20002446:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
2000244a:	bf06      	itte	eq
2000244c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
20002450:	3401      	addeq	r4, #1
20002452:	3d01      	subne	r5, #1
20002454:	e74e      	b.n	200022f4 <__adddf3+0x8c>
20002456:	ea7f 5c64 	mvns.w	ip, r4, asr #21
2000245a:	bf18      	it	ne
2000245c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
20002460:	d029      	beq.n	200024b6 <__adddf3+0x24e>
20002462:	ea94 0f05 	teq	r4, r5
20002466:	bf08      	it	eq
20002468:	ea90 0f02 	teqeq	r0, r2
2000246c:	d005      	beq.n	2000247a <__adddf3+0x212>
2000246e:	ea54 0c00 	orrs.w	ip, r4, r0
20002472:	bf04      	itt	eq
20002474:	4619      	moveq	r1, r3
20002476:	4610      	moveq	r0, r2
20002478:	bd30      	pop	{r4, r5, pc}
2000247a:	ea91 0f03 	teq	r1, r3
2000247e:	bf1e      	ittt	ne
20002480:	2100      	movne	r1, #0
20002482:	2000      	movne	r0, #0
20002484:	bd30      	popne	{r4, r5, pc}
20002486:	ea5f 5c54 	movs.w	ip, r4, lsr #21
2000248a:	d105      	bne.n	20002498 <__adddf3+0x230>
2000248c:	0040      	lsls	r0, r0, #1
2000248e:	4149      	adcs	r1, r1
20002490:	bf28      	it	cs
20002492:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
20002496:	bd30      	pop	{r4, r5, pc}
20002498:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
2000249c:	bf3c      	itt	cc
2000249e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
200024a2:	bd30      	popcc	{r4, r5, pc}
200024a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
200024a8:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
200024ac:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
200024b0:	f04f 0000 	mov.w	r0, #0
200024b4:	bd30      	pop	{r4, r5, pc}
200024b6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
200024ba:	bf1a      	itte	ne
200024bc:	4619      	movne	r1, r3
200024be:	4610      	movne	r0, r2
200024c0:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
200024c4:	bf1c      	itt	ne
200024c6:	460b      	movne	r3, r1
200024c8:	4602      	movne	r2, r0
200024ca:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
200024ce:	bf06      	itte	eq
200024d0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
200024d4:	ea91 0f03 	teqeq	r1, r3
200024d8:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
200024dc:	bd30      	pop	{r4, r5, pc}
200024de:	bf00      	nop

200024e0 <__aeabi_ui2d>:
200024e0:	f090 0f00 	teq	r0, #0
200024e4:	bf04      	itt	eq
200024e6:	2100      	moveq	r1, #0
200024e8:	4770      	bxeq	lr
200024ea:	b530      	push	{r4, r5, lr}
200024ec:	f44f 6480 	mov.w	r4, #1024	; 0x400
200024f0:	f104 0432 	add.w	r4, r4, #50	; 0x32
200024f4:	f04f 0500 	mov.w	r5, #0
200024f8:	f04f 0100 	mov.w	r1, #0
200024fc:	e750      	b.n	200023a0 <__adddf3+0x138>
200024fe:	bf00      	nop

20002500 <__aeabi_i2d>:
20002500:	f090 0f00 	teq	r0, #0
20002504:	bf04      	itt	eq
20002506:	2100      	moveq	r1, #0
20002508:	4770      	bxeq	lr
2000250a:	b530      	push	{r4, r5, lr}
2000250c:	f44f 6480 	mov.w	r4, #1024	; 0x400
20002510:	f104 0432 	add.w	r4, r4, #50	; 0x32
20002514:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
20002518:	bf48      	it	mi
2000251a:	4240      	negmi	r0, r0
2000251c:	f04f 0100 	mov.w	r1, #0
20002520:	e73e      	b.n	200023a0 <__adddf3+0x138>
20002522:	bf00      	nop

20002524 <__aeabi_f2d>:
20002524:	0042      	lsls	r2, r0, #1
20002526:	ea4f 01e2 	mov.w	r1, r2, asr #3
2000252a:	ea4f 0131 	mov.w	r1, r1, rrx
2000252e:	ea4f 7002 	mov.w	r0, r2, lsl #28
20002532:	bf1f      	itttt	ne
20002534:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
20002538:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
2000253c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
20002540:	4770      	bxne	lr
20002542:	f092 0f00 	teq	r2, #0
20002546:	bf14      	ite	ne
20002548:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
2000254c:	4770      	bxeq	lr
2000254e:	b530      	push	{r4, r5, lr}
20002550:	f44f 7460 	mov.w	r4, #896	; 0x380
20002554:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
20002558:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
2000255c:	e720      	b.n	200023a0 <__adddf3+0x138>
2000255e:	bf00      	nop

20002560 <__aeabi_ul2d>:
20002560:	ea50 0201 	orrs.w	r2, r0, r1
20002564:	bf08      	it	eq
20002566:	4770      	bxeq	lr
20002568:	b530      	push	{r4, r5, lr}
2000256a:	f04f 0500 	mov.w	r5, #0
2000256e:	e00a      	b.n	20002586 <__aeabi_l2d+0x16>

20002570 <__aeabi_l2d>:
20002570:	ea50 0201 	orrs.w	r2, r0, r1
20002574:	bf08      	it	eq
20002576:	4770      	bxeq	lr
20002578:	b530      	push	{r4, r5, lr}
2000257a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
2000257e:	d502      	bpl.n	20002586 <__aeabi_l2d+0x16>
20002580:	4240      	negs	r0, r0
20002582:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
20002586:	f44f 6480 	mov.w	r4, #1024	; 0x400
2000258a:	f104 0432 	add.w	r4, r4, #50	; 0x32
2000258e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
20002592:	f43f aedc 	beq.w	2000234e <__adddf3+0xe6>
20002596:	f04f 0203 	mov.w	r2, #3
2000259a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
2000259e:	bf18      	it	ne
200025a0:	3203      	addne	r2, #3
200025a2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
200025a6:	bf18      	it	ne
200025a8:	3203      	addne	r2, #3
200025aa:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
200025ae:	f1c2 0320 	rsb	r3, r2, #32
200025b2:	fa00 fc03 	lsl.w	ip, r0, r3
200025b6:	fa20 f002 	lsr.w	r0, r0, r2
200025ba:	fa01 fe03 	lsl.w	lr, r1, r3
200025be:	ea40 000e 	orr.w	r0, r0, lr
200025c2:	fa21 f102 	lsr.w	r1, r1, r2
200025c6:	4414      	add	r4, r2
200025c8:	e6c1      	b.n	2000234e <__adddf3+0xe6>
200025ca:	bf00      	nop

200025cc <__aeabi_dmul>:
200025cc:	b570      	push	{r4, r5, r6, lr}
200025ce:	f04f 0cff 	mov.w	ip, #255	; 0xff
200025d2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
200025d6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
200025da:	bf1d      	ittte	ne
200025dc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
200025e0:	ea94 0f0c 	teqne	r4, ip
200025e4:	ea95 0f0c 	teqne	r5, ip
200025e8:	f000 f8de 	bleq	200027a8 <__aeabi_dmul+0x1dc>
200025ec:	442c      	add	r4, r5
200025ee:	ea81 0603 	eor.w	r6, r1, r3
200025f2:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
200025f6:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
200025fa:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
200025fe:	bf18      	it	ne
20002600:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
20002604:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
20002608:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
2000260c:	d038      	beq.n	20002680 <__aeabi_dmul+0xb4>
2000260e:	fba0 ce02 	umull	ip, lr, r0, r2
20002612:	f04f 0500 	mov.w	r5, #0
20002616:	fbe1 e502 	umlal	lr, r5, r1, r2
2000261a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
2000261e:	fbe0 e503 	umlal	lr, r5, r0, r3
20002622:	f04f 0600 	mov.w	r6, #0
20002626:	fbe1 5603 	umlal	r5, r6, r1, r3
2000262a:	f09c 0f00 	teq	ip, #0
2000262e:	bf18      	it	ne
20002630:	f04e 0e01 	orrne.w	lr, lr, #1
20002634:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
20002638:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
2000263c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
20002640:	d204      	bcs.n	2000264c <__aeabi_dmul+0x80>
20002642:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
20002646:	416d      	adcs	r5, r5
20002648:	eb46 0606 	adc.w	r6, r6, r6
2000264c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
20002650:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
20002654:	ea4f 20c5 	mov.w	r0, r5, lsl #11
20002658:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
2000265c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
20002660:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
20002664:	bf88      	it	hi
20002666:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
2000266a:	d81e      	bhi.n	200026aa <__aeabi_dmul+0xde>
2000266c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
20002670:	bf08      	it	eq
20002672:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
20002676:	f150 0000 	adcs.w	r0, r0, #0
2000267a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
2000267e:	bd70      	pop	{r4, r5, r6, pc}
20002680:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
20002684:	ea46 0101 	orr.w	r1, r6, r1
20002688:	ea40 0002 	orr.w	r0, r0, r2
2000268c:	ea81 0103 	eor.w	r1, r1, r3
20002690:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
20002694:	bfc2      	ittt	gt
20002696:	ebd4 050c 	rsbsgt	r5, r4, ip
2000269a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
2000269e:	bd70      	popgt	{r4, r5, r6, pc}
200026a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
200026a4:	f04f 0e00 	mov.w	lr, #0
200026a8:	3c01      	subs	r4, #1
200026aa:	f300 80ab 	bgt.w	20002804 <__aeabi_dmul+0x238>
200026ae:	f114 0f36 	cmn.w	r4, #54	; 0x36
200026b2:	bfde      	ittt	le
200026b4:	2000      	movle	r0, #0
200026b6:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
200026ba:	bd70      	pople	{r4, r5, r6, pc}
200026bc:	f1c4 0400 	rsb	r4, r4, #0
200026c0:	3c20      	subs	r4, #32
200026c2:	da35      	bge.n	20002730 <__aeabi_dmul+0x164>
200026c4:	340c      	adds	r4, #12
200026c6:	dc1b      	bgt.n	20002700 <__aeabi_dmul+0x134>
200026c8:	f104 0414 	add.w	r4, r4, #20
200026cc:	f1c4 0520 	rsb	r5, r4, #32
200026d0:	fa00 f305 	lsl.w	r3, r0, r5
200026d4:	fa20 f004 	lsr.w	r0, r0, r4
200026d8:	fa01 f205 	lsl.w	r2, r1, r5
200026dc:	ea40 0002 	orr.w	r0, r0, r2
200026e0:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
200026e4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
200026e8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
200026ec:	fa21 f604 	lsr.w	r6, r1, r4
200026f0:	eb42 0106 	adc.w	r1, r2, r6
200026f4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
200026f8:	bf08      	it	eq
200026fa:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
200026fe:	bd70      	pop	{r4, r5, r6, pc}
20002700:	f1c4 040c 	rsb	r4, r4, #12
20002704:	f1c4 0520 	rsb	r5, r4, #32
20002708:	fa00 f304 	lsl.w	r3, r0, r4
2000270c:	fa20 f005 	lsr.w	r0, r0, r5
20002710:	fa01 f204 	lsl.w	r2, r1, r4
20002714:	ea40 0002 	orr.w	r0, r0, r2
20002718:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
2000271c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
20002720:	f141 0100 	adc.w	r1, r1, #0
20002724:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
20002728:	bf08      	it	eq
2000272a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
2000272e:	bd70      	pop	{r4, r5, r6, pc}
20002730:	f1c4 0520 	rsb	r5, r4, #32
20002734:	fa00 f205 	lsl.w	r2, r0, r5
20002738:	ea4e 0e02 	orr.w	lr, lr, r2
2000273c:	fa20 f304 	lsr.w	r3, r0, r4
20002740:	fa01 f205 	lsl.w	r2, r1, r5
20002744:	ea43 0302 	orr.w	r3, r3, r2
20002748:	fa21 f004 	lsr.w	r0, r1, r4
2000274c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
20002750:	fa21 f204 	lsr.w	r2, r1, r4
20002754:	ea20 0002 	bic.w	r0, r0, r2
20002758:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
2000275c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
20002760:	bf08      	it	eq
20002762:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
20002766:	bd70      	pop	{r4, r5, r6, pc}
20002768:	f094 0f00 	teq	r4, #0
2000276c:	d10f      	bne.n	2000278e <__aeabi_dmul+0x1c2>
2000276e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
20002772:	0040      	lsls	r0, r0, #1
20002774:	eb41 0101 	adc.w	r1, r1, r1
20002778:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
2000277c:	bf08      	it	eq
2000277e:	3c01      	subeq	r4, #1
20002780:	d0f7      	beq.n	20002772 <__aeabi_dmul+0x1a6>
20002782:	ea41 0106 	orr.w	r1, r1, r6
20002786:	f095 0f00 	teq	r5, #0
2000278a:	bf18      	it	ne
2000278c:	4770      	bxne	lr
2000278e:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
20002792:	0052      	lsls	r2, r2, #1
20002794:	eb43 0303 	adc.w	r3, r3, r3
20002798:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
2000279c:	bf08      	it	eq
2000279e:	3d01      	subeq	r5, #1
200027a0:	d0f7      	beq.n	20002792 <__aeabi_dmul+0x1c6>
200027a2:	ea43 0306 	orr.w	r3, r3, r6
200027a6:	4770      	bx	lr
200027a8:	ea94 0f0c 	teq	r4, ip
200027ac:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
200027b0:	bf18      	it	ne
200027b2:	ea95 0f0c 	teqne	r5, ip
200027b6:	d00c      	beq.n	200027d2 <__aeabi_dmul+0x206>
200027b8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
200027bc:	bf18      	it	ne
200027be:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
200027c2:	d1d1      	bne.n	20002768 <__aeabi_dmul+0x19c>
200027c4:	ea81 0103 	eor.w	r1, r1, r3
200027c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
200027cc:	f04f 0000 	mov.w	r0, #0
200027d0:	bd70      	pop	{r4, r5, r6, pc}
200027d2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
200027d6:	bf06      	itte	eq
200027d8:	4610      	moveq	r0, r2
200027da:	4619      	moveq	r1, r3
200027dc:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
200027e0:	d019      	beq.n	20002816 <__aeabi_dmul+0x24a>
200027e2:	ea94 0f0c 	teq	r4, ip
200027e6:	d102      	bne.n	200027ee <__aeabi_dmul+0x222>
200027e8:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
200027ec:	d113      	bne.n	20002816 <__aeabi_dmul+0x24a>
200027ee:	ea95 0f0c 	teq	r5, ip
200027f2:	d105      	bne.n	20002800 <__aeabi_dmul+0x234>
200027f4:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
200027f8:	bf1c      	itt	ne
200027fa:	4610      	movne	r0, r2
200027fc:	4619      	movne	r1, r3
200027fe:	d10a      	bne.n	20002816 <__aeabi_dmul+0x24a>
20002800:	ea81 0103 	eor.w	r1, r1, r3
20002804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
20002808:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
2000280c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
20002810:	f04f 0000 	mov.w	r0, #0
20002814:	bd70      	pop	{r4, r5, r6, pc}
20002816:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
2000281a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
2000281e:	bd70      	pop	{r4, r5, r6, pc}

20002820 <__aeabi_ddiv>:
20002820:	b570      	push	{r4, r5, r6, lr}
20002822:	f04f 0cff 	mov.w	ip, #255	; 0xff
20002826:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
2000282a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
2000282e:	bf1d      	ittte	ne
20002830:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
20002834:	ea94 0f0c 	teqne	r4, ip
20002838:	ea95 0f0c 	teqne	r5, ip
2000283c:	f000 f8a7 	bleq	2000298e <__aeabi_ddiv+0x16e>
20002840:	eba4 0405 	sub.w	r4, r4, r5
20002844:	ea81 0e03 	eor.w	lr, r1, r3
20002848:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
2000284c:	ea4f 3101 	mov.w	r1, r1, lsl #12
20002850:	f000 8088 	beq.w	20002964 <__aeabi_ddiv+0x144>
20002854:	ea4f 3303 	mov.w	r3, r3, lsl #12
20002858:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
2000285c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
20002860:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
20002864:	ea4f 2202 	mov.w	r2, r2, lsl #8
20002868:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
2000286c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
20002870:	ea4f 2600 	mov.w	r6, r0, lsl #8
20002874:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
20002878:	429d      	cmp	r5, r3
2000287a:	bf08      	it	eq
2000287c:	4296      	cmpeq	r6, r2
2000287e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
20002882:	f504 7440 	add.w	r4, r4, #768	; 0x300
20002886:	d202      	bcs.n	2000288e <__aeabi_ddiv+0x6e>
20002888:	085b      	lsrs	r3, r3, #1
2000288a:	ea4f 0232 	mov.w	r2, r2, rrx
2000288e:	1ab6      	subs	r6, r6, r2
20002890:	eb65 0503 	sbc.w	r5, r5, r3
20002894:	085b      	lsrs	r3, r3, #1
20002896:	ea4f 0232 	mov.w	r2, r2, rrx
2000289a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
2000289e:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
200028a2:	ebb6 0e02 	subs.w	lr, r6, r2
200028a6:	eb75 0e03 	sbcs.w	lr, r5, r3
200028aa:	bf22      	ittt	cs
200028ac:	1ab6      	subcs	r6, r6, r2
200028ae:	4675      	movcs	r5, lr
200028b0:	ea40 000c 	orrcs.w	r0, r0, ip
200028b4:	085b      	lsrs	r3, r3, #1
200028b6:	ea4f 0232 	mov.w	r2, r2, rrx
200028ba:	ebb6 0e02 	subs.w	lr, r6, r2
200028be:	eb75 0e03 	sbcs.w	lr, r5, r3
200028c2:	bf22      	ittt	cs
200028c4:	1ab6      	subcs	r6, r6, r2
200028c6:	4675      	movcs	r5, lr
200028c8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
200028cc:	085b      	lsrs	r3, r3, #1
200028ce:	ea4f 0232 	mov.w	r2, r2, rrx
200028d2:	ebb6 0e02 	subs.w	lr, r6, r2
200028d6:	eb75 0e03 	sbcs.w	lr, r5, r3
200028da:	bf22      	ittt	cs
200028dc:	1ab6      	subcs	r6, r6, r2
200028de:	4675      	movcs	r5, lr
200028e0:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
200028e4:	085b      	lsrs	r3, r3, #1
200028e6:	ea4f 0232 	mov.w	r2, r2, rrx
200028ea:	ebb6 0e02 	subs.w	lr, r6, r2
200028ee:	eb75 0e03 	sbcs.w	lr, r5, r3
200028f2:	bf22      	ittt	cs
200028f4:	1ab6      	subcs	r6, r6, r2
200028f6:	4675      	movcs	r5, lr
200028f8:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
200028fc:	ea55 0e06 	orrs.w	lr, r5, r6
20002900:	d018      	beq.n	20002934 <__aeabi_ddiv+0x114>
20002902:	ea4f 1505 	mov.w	r5, r5, lsl #4
20002906:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
2000290a:	ea4f 1606 	mov.w	r6, r6, lsl #4
2000290e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20002912:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
20002916:	ea4f 02c2 	mov.w	r2, r2, lsl #3
2000291a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
2000291e:	d1c0      	bne.n	200028a2 <__aeabi_ddiv+0x82>
20002920:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
20002924:	d10b      	bne.n	2000293e <__aeabi_ddiv+0x11e>
20002926:	ea41 0100 	orr.w	r1, r1, r0
2000292a:	f04f 0000 	mov.w	r0, #0
2000292e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
20002932:	e7b6      	b.n	200028a2 <__aeabi_ddiv+0x82>
20002934:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
20002938:	bf04      	itt	eq
2000293a:	4301      	orreq	r1, r0
2000293c:	2000      	moveq	r0, #0
2000293e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
20002942:	bf88      	it	hi
20002944:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
20002948:	f63f aeaf 	bhi.w	200026aa <__aeabi_dmul+0xde>
2000294c:	ebb5 0c03 	subs.w	ip, r5, r3
20002950:	bf04      	itt	eq
20002952:	ebb6 0c02 	subseq.w	ip, r6, r2
20002956:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
2000295a:	f150 0000 	adcs.w	r0, r0, #0
2000295e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
20002962:	bd70      	pop	{r4, r5, r6, pc}
20002964:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
20002968:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
2000296c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
20002970:	bfc2      	ittt	gt
20002972:	ebd4 050c 	rsbsgt	r5, r4, ip
20002976:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
2000297a:	bd70      	popgt	{r4, r5, r6, pc}
2000297c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
20002980:	f04f 0e00 	mov.w	lr, #0
20002984:	3c01      	subs	r4, #1
20002986:	e690      	b.n	200026aa <__aeabi_dmul+0xde>
20002988:	ea45 0e06 	orr.w	lr, r5, r6
2000298c:	e68d      	b.n	200026aa <__aeabi_dmul+0xde>
2000298e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
20002992:	ea94 0f0c 	teq	r4, ip
20002996:	bf08      	it	eq
20002998:	ea95 0f0c 	teqeq	r5, ip
2000299c:	f43f af3b 	beq.w	20002816 <__aeabi_dmul+0x24a>
200029a0:	ea94 0f0c 	teq	r4, ip
200029a4:	d10a      	bne.n	200029bc <__aeabi_ddiv+0x19c>
200029a6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
200029aa:	f47f af34 	bne.w	20002816 <__aeabi_dmul+0x24a>
200029ae:	ea95 0f0c 	teq	r5, ip
200029b2:	f47f af25 	bne.w	20002800 <__aeabi_dmul+0x234>
200029b6:	4610      	mov	r0, r2
200029b8:	4619      	mov	r1, r3
200029ba:	e72c      	b.n	20002816 <__aeabi_dmul+0x24a>
200029bc:	ea95 0f0c 	teq	r5, ip
200029c0:	d106      	bne.n	200029d0 <__aeabi_ddiv+0x1b0>
200029c2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
200029c6:	f43f aefd 	beq.w	200027c4 <__aeabi_dmul+0x1f8>
200029ca:	4610      	mov	r0, r2
200029cc:	4619      	mov	r1, r3
200029ce:	e722      	b.n	20002816 <__aeabi_dmul+0x24a>
200029d0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
200029d4:	bf18      	it	ne
200029d6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
200029da:	f47f aec5 	bne.w	20002768 <__aeabi_dmul+0x19c>
200029de:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
200029e2:	f47f af0d 	bne.w	20002800 <__aeabi_dmul+0x234>
200029e6:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
200029ea:	f47f aeeb 	bne.w	200027c4 <__aeabi_dmul+0x1f8>
200029ee:	e712      	b.n	20002816 <__aeabi_dmul+0x24a>

200029f0 <__gedf2>:
200029f0:	f04f 3cff 	mov.w	ip, #4294967295
200029f4:	e006      	b.n	20002a04 <__cmpdf2+0x4>
200029f6:	bf00      	nop

200029f8 <__ledf2>:
200029f8:	f04f 0c01 	mov.w	ip, #1
200029fc:	e002      	b.n	20002a04 <__cmpdf2+0x4>
200029fe:	bf00      	nop

20002a00 <__cmpdf2>:
20002a00:	f04f 0c01 	mov.w	ip, #1
20002a04:	f84d cd04 	str.w	ip, [sp, #-4]!
20002a08:	ea4f 0c41 	mov.w	ip, r1, lsl #1
20002a0c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
20002a10:	ea4f 0c43 	mov.w	ip, r3, lsl #1
20002a14:	bf18      	it	ne
20002a16:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
20002a1a:	d01b      	beq.n	20002a54 <__cmpdf2+0x54>
20002a1c:	b001      	add	sp, #4
20002a1e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
20002a22:	bf0c      	ite	eq
20002a24:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
20002a28:	ea91 0f03 	teqne	r1, r3
20002a2c:	bf02      	ittt	eq
20002a2e:	ea90 0f02 	teqeq	r0, r2
20002a32:	2000      	moveq	r0, #0
20002a34:	4770      	bxeq	lr
20002a36:	f110 0f00 	cmn.w	r0, #0
20002a3a:	ea91 0f03 	teq	r1, r3
20002a3e:	bf58      	it	pl
20002a40:	4299      	cmppl	r1, r3
20002a42:	bf08      	it	eq
20002a44:	4290      	cmpeq	r0, r2
20002a46:	bf2c      	ite	cs
20002a48:	17d8      	asrcs	r0, r3, #31
20002a4a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
20002a4e:	f040 0001 	orr.w	r0, r0, #1
20002a52:	4770      	bx	lr
20002a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
20002a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
20002a5c:	d102      	bne.n	20002a64 <__cmpdf2+0x64>
20002a5e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
20002a62:	d107      	bne.n	20002a74 <__cmpdf2+0x74>
20002a64:	ea4f 0c43 	mov.w	ip, r3, lsl #1
20002a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
20002a6c:	d1d6      	bne.n	20002a1c <__cmpdf2+0x1c>
20002a6e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
20002a72:	d0d3      	beq.n	20002a1c <__cmpdf2+0x1c>
20002a74:	f85d 0b04 	ldr.w	r0, [sp], #4
20002a78:	4770      	bx	lr
20002a7a:	bf00      	nop

20002a7c <__aeabi_cdrcmple>:
20002a7c:	4684      	mov	ip, r0
20002a7e:	4610      	mov	r0, r2
20002a80:	4662      	mov	r2, ip
20002a82:	468c      	mov	ip, r1
20002a84:	4619      	mov	r1, r3
20002a86:	4663      	mov	r3, ip
20002a88:	e000      	b.n	20002a8c <__aeabi_cdcmpeq>
20002a8a:	bf00      	nop

20002a8c <__aeabi_cdcmpeq>:
20002a8c:	b501      	push	{r0, lr}
20002a8e:	f7ff ffb7 	bl	20002a00 <__cmpdf2>
20002a92:	2800      	cmp	r0, #0
20002a94:	bf48      	it	mi
20002a96:	f110 0f00 	cmnmi.w	r0, #0
20002a9a:	bd01      	pop	{r0, pc}

20002a9c <__aeabi_dcmpeq>:
20002a9c:	f84d ed08 	str.w	lr, [sp, #-8]!
20002aa0:	f7ff fff4 	bl	20002a8c <__aeabi_cdcmpeq>
20002aa4:	bf0c      	ite	eq
20002aa6:	2001      	moveq	r0, #1
20002aa8:	2000      	movne	r0, #0
20002aaa:	f85d fb08 	ldr.w	pc, [sp], #8
20002aae:	bf00      	nop

20002ab0 <__aeabi_dcmplt>:
20002ab0:	f84d ed08 	str.w	lr, [sp, #-8]!
20002ab4:	f7ff ffea 	bl	20002a8c <__aeabi_cdcmpeq>
20002ab8:	bf34      	ite	cc
20002aba:	2001      	movcc	r0, #1
20002abc:	2000      	movcs	r0, #0
20002abe:	f85d fb08 	ldr.w	pc, [sp], #8
20002ac2:	bf00      	nop

20002ac4 <__aeabi_dcmple>:
20002ac4:	f84d ed08 	str.w	lr, [sp, #-8]!
20002ac8:	f7ff ffe0 	bl	20002a8c <__aeabi_cdcmpeq>
20002acc:	bf94      	ite	ls
20002ace:	2001      	movls	r0, #1
20002ad0:	2000      	movhi	r0, #0
20002ad2:	f85d fb08 	ldr.w	pc, [sp], #8
20002ad6:	bf00      	nop

20002ad8 <__aeabi_dcmpge>:
20002ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
20002adc:	f7ff ffce 	bl	20002a7c <__aeabi_cdrcmple>
20002ae0:	bf94      	ite	ls
20002ae2:	2001      	movls	r0, #1
20002ae4:	2000      	movhi	r0, #0
20002ae6:	f85d fb08 	ldr.w	pc, [sp], #8
20002aea:	bf00      	nop

20002aec <__aeabi_dcmpgt>:
20002aec:	f84d ed08 	str.w	lr, [sp, #-8]!
20002af0:	f7ff ffc4 	bl	20002a7c <__aeabi_cdrcmple>
20002af4:	bf34      	ite	cc
20002af6:	2001      	movcc	r0, #1
20002af8:	2000      	movcs	r0, #0
20002afa:	f85d fb08 	ldr.w	pc, [sp], #8
20002afe:	bf00      	nop

20002b00 <__assert_func>:
20002b00:	f246 54ac 	movw	r4, #26028	; 0x65ac
20002b04:	460e      	mov	r6, r1
20002b06:	f2c2 0400 	movt	r4, #8192	; 0x2000
20002b0a:	4684      	mov	ip, r0
20002b0c:	b500      	push	{lr}
20002b0e:	6821      	ldr	r1, [r4, #0]
20002b10:	b085      	sub	sp, #20
20002b12:	4615      	mov	r5, r2
20002b14:	68c8      	ldr	r0, [r1, #12]
20002b16:	b182      	cbz	r2, 20002b3a <__assert_func+0x3a>
20002b18:	f246 443c 	movw	r4, #25660	; 0x643c
20002b1c:	f2c2 0400 	movt	r4, #8192	; 0x2000
20002b20:	f246 414c 	movw	r1, #25676	; 0x644c
20002b24:	461a      	mov	r2, r3
20002b26:	f2c2 0100 	movt	r1, #8192	; 0x2000
20002b2a:	4663      	mov	r3, ip
20002b2c:	9600      	str	r6, [sp, #0]
20002b2e:	9401      	str	r4, [sp, #4]
20002b30:	9502      	str	r5, [sp, #8]
20002b32:	f000 f815 	bl	20002b60 <fiprintf>
20002b36:	f000 ffe9 	bl	20003b0c <abort>
20002b3a:	f246 4448 	movw	r4, #25672	; 0x6448
20002b3e:	f2c2 0400 	movt	r4, #8192	; 0x2000
20002b42:	4625      	mov	r5, r4
20002b44:	e7ec      	b.n	20002b20 <__assert_func+0x20>
20002b46:	bf00      	nop

20002b48 <__assert>:
20002b48:	b508      	push	{r3, lr}
20002b4a:	4613      	mov	r3, r2
20002b4c:	2200      	movs	r2, #0
20002b4e:	f7ff ffd7 	bl	20002b00 <__assert_func>
20002b52:	bf00      	nop

20002b54 <__errno>:
20002b54:	f246 53ac 	movw	r3, #26028	; 0x65ac
20002b58:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002b5c:	6818      	ldr	r0, [r3, #0]
20002b5e:	4770      	bx	lr

20002b60 <fiprintf>:
20002b60:	b40e      	push	{r1, r2, r3}
20002b62:	f246 53ac 	movw	r3, #26028	; 0x65ac
20002b66:	b510      	push	{r4, lr}
20002b68:	b083      	sub	sp, #12
20002b6a:	ac05      	add	r4, sp, #20
20002b6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002b70:	4601      	mov	r1, r0
20002b72:	f854 2b04 	ldr.w	r2, [r4], #4
20002b76:	6818      	ldr	r0, [r3, #0]
20002b78:	4623      	mov	r3, r4
20002b7a:	9401      	str	r4, [sp, #4]
20002b7c:	f000 f8b6 	bl	20002cec <_vfiprintf_r>
20002b80:	b003      	add	sp, #12
20002b82:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
20002b86:	b003      	add	sp, #12
20002b88:	4770      	bx	lr
20002b8a:	bf00      	nop

20002b8c <_fiprintf_r>:
20002b8c:	b40c      	push	{r2, r3}
20002b8e:	b510      	push	{r4, lr}
20002b90:	b082      	sub	sp, #8
20002b92:	ac04      	add	r4, sp, #16
20002b94:	f854 2b04 	ldr.w	r2, [r4], #4
20002b98:	4623      	mov	r3, r4
20002b9a:	9401      	str	r4, [sp, #4]
20002b9c:	f000 f8a6 	bl	20002cec <_vfiprintf_r>
20002ba0:	b002      	add	sp, #8
20002ba2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
20002ba6:	b002      	add	sp, #8
20002ba8:	4770      	bx	lr
20002baa:	bf00      	nop

20002bac <__libc_init_array>:
20002bac:	b570      	push	{r4, r5, r6, lr}
20002bae:	f246 5680 	movw	r6, #25984	; 0x6580
20002bb2:	f246 5580 	movw	r5, #25984	; 0x6580
20002bb6:	f2c2 0600 	movt	r6, #8192	; 0x2000
20002bba:	f2c2 0500 	movt	r5, #8192	; 0x2000
20002bbe:	1b76      	subs	r6, r6, r5
20002bc0:	10b6      	asrs	r6, r6, #2
20002bc2:	d006      	beq.n	20002bd2 <__libc_init_array+0x26>
20002bc4:	2400      	movs	r4, #0
20002bc6:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
20002bca:	3401      	adds	r4, #1
20002bcc:	4798      	blx	r3
20002bce:	42a6      	cmp	r6, r4
20002bd0:	d8f9      	bhi.n	20002bc6 <__libc_init_array+0x1a>
20002bd2:	f246 5580 	movw	r5, #25984	; 0x6580
20002bd6:	f246 5684 	movw	r6, #25988	; 0x6584
20002bda:	f2c2 0500 	movt	r5, #8192	; 0x2000
20002bde:	f2c2 0600 	movt	r6, #8192	; 0x2000
20002be2:	1b76      	subs	r6, r6, r5
20002be4:	f003 fcc0 	bl	20006568 <_init>
20002be8:	10b6      	asrs	r6, r6, #2
20002bea:	d006      	beq.n	20002bfa <__libc_init_array+0x4e>
20002bec:	2400      	movs	r4, #0
20002bee:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
20002bf2:	3401      	adds	r4, #1
20002bf4:	4798      	blx	r3
20002bf6:	42a6      	cmp	r6, r4
20002bf8:	d8f9      	bhi.n	20002bee <__libc_init_array+0x42>
20002bfa:	bd70      	pop	{r4, r5, r6, pc}

20002bfc <memset>:
20002bfc:	2a03      	cmp	r2, #3
20002bfe:	b2c9      	uxtb	r1, r1
20002c00:	b430      	push	{r4, r5}
20002c02:	d807      	bhi.n	20002c14 <memset+0x18>
20002c04:	b122      	cbz	r2, 20002c10 <memset+0x14>
20002c06:	2300      	movs	r3, #0
20002c08:	54c1      	strb	r1, [r0, r3]
20002c0a:	3301      	adds	r3, #1
20002c0c:	4293      	cmp	r3, r2
20002c0e:	d1fb      	bne.n	20002c08 <memset+0xc>
20002c10:	bc30      	pop	{r4, r5}
20002c12:	4770      	bx	lr
20002c14:	eb00 0c02 	add.w	ip, r0, r2
20002c18:	4603      	mov	r3, r0
20002c1a:	e001      	b.n	20002c20 <memset+0x24>
20002c1c:	f803 1c01 	strb.w	r1, [r3, #-1]
20002c20:	f003 0403 	and.w	r4, r3, #3
20002c24:	461a      	mov	r2, r3
20002c26:	3301      	adds	r3, #1
20002c28:	2c00      	cmp	r4, #0
20002c2a:	d1f7      	bne.n	20002c1c <memset+0x20>
20002c2c:	f04f 3301 	mov.w	r3, #16843009	; 0x1010101
20002c30:	ebc2 040c 	rsb	r4, r2, ip
20002c34:	fb03 f301 	mul.w	r3, r3, r1
20002c38:	e01f      	b.n	20002c7a <memset+0x7e>
20002c3a:	f842 3c40 	str.w	r3, [r2, #-64]
20002c3e:	f842 3c3c 	str.w	r3, [r2, #-60]
20002c42:	f842 3c38 	str.w	r3, [r2, #-56]
20002c46:	f842 3c34 	str.w	r3, [r2, #-52]
20002c4a:	f842 3c30 	str.w	r3, [r2, #-48]
20002c4e:	f842 3c2c 	str.w	r3, [r2, #-44]
20002c52:	f842 3c28 	str.w	r3, [r2, #-40]
20002c56:	f842 3c24 	str.w	r3, [r2, #-36]
20002c5a:	f842 3c20 	str.w	r3, [r2, #-32]
20002c5e:	f842 3c1c 	str.w	r3, [r2, #-28]
20002c62:	f842 3c18 	str.w	r3, [r2, #-24]
20002c66:	f842 3c14 	str.w	r3, [r2, #-20]
20002c6a:	f842 3c10 	str.w	r3, [r2, #-16]
20002c6e:	f842 3c0c 	str.w	r3, [r2, #-12]
20002c72:	f842 3c08 	str.w	r3, [r2, #-8]
20002c76:	f842 3c04 	str.w	r3, [r2, #-4]
20002c7a:	4615      	mov	r5, r2
20002c7c:	3240      	adds	r2, #64	; 0x40
20002c7e:	2c3f      	cmp	r4, #63	; 0x3f
20002c80:	f1a4 0440 	sub.w	r4, r4, #64	; 0x40
20002c84:	dcd9      	bgt.n	20002c3a <memset+0x3e>
20002c86:	462a      	mov	r2, r5
20002c88:	ebc5 040c 	rsb	r4, r5, ip
20002c8c:	e007      	b.n	20002c9e <memset+0xa2>
20002c8e:	f842 3c10 	str.w	r3, [r2, #-16]
20002c92:	f842 3c0c 	str.w	r3, [r2, #-12]
20002c96:	f842 3c08 	str.w	r3, [r2, #-8]
20002c9a:	f842 3c04 	str.w	r3, [r2, #-4]
20002c9e:	4615      	mov	r5, r2
20002ca0:	3210      	adds	r2, #16
20002ca2:	2c0f      	cmp	r4, #15
20002ca4:	f1a4 0410 	sub.w	r4, r4, #16
20002ca8:	dcf1      	bgt.n	20002c8e <memset+0x92>
20002caa:	462a      	mov	r2, r5
20002cac:	ebc5 050c 	rsb	r5, r5, ip
20002cb0:	e001      	b.n	20002cb6 <memset+0xba>
20002cb2:	f842 3c04 	str.w	r3, [r2, #-4]
20002cb6:	4614      	mov	r4, r2
20002cb8:	3204      	adds	r2, #4
20002cba:	2d03      	cmp	r5, #3
20002cbc:	f1a5 0504 	sub.w	r5, r5, #4
20002cc0:	dcf7      	bgt.n	20002cb2 <memset+0xb6>
20002cc2:	e001      	b.n	20002cc8 <memset+0xcc>
20002cc4:	f804 1b01 	strb.w	r1, [r4], #1
20002cc8:	4564      	cmp	r4, ip
20002cca:	d3fb      	bcc.n	20002cc4 <memset+0xc8>
20002ccc:	e7a0      	b.n	20002c10 <memset+0x14>
20002cce:	bf00      	nop

20002cd0 <__sprint_r>:
20002cd0:	6893      	ldr	r3, [r2, #8]
20002cd2:	b510      	push	{r4, lr}
20002cd4:	4614      	mov	r4, r2
20002cd6:	b913      	cbnz	r3, 20002cde <__sprint_r+0xe>
20002cd8:	6053      	str	r3, [r2, #4]
20002cda:	4618      	mov	r0, r3
20002cdc:	bd10      	pop	{r4, pc}
20002cde:	f001 f9f1 	bl	200040c4 <__sfvwrite_r>
20002ce2:	2300      	movs	r3, #0
20002ce4:	6063      	str	r3, [r4, #4]
20002ce6:	60a3      	str	r3, [r4, #8]
20002ce8:	bd10      	pop	{r4, pc}
20002cea:	bf00      	nop

20002cec <_vfiprintf_r>:
20002cec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20002cf0:	f5ad 6da2 	sub.w	sp, sp, #1296	; 0x510
20002cf4:	b083      	sub	sp, #12
20002cf6:	460e      	mov	r6, r1
20002cf8:	4615      	mov	r5, r2
20002cfa:	469b      	mov	fp, r3
20002cfc:	9002      	str	r0, [sp, #8]
20002cfe:	b118      	cbz	r0, 20002d08 <_vfiprintf_r+0x1c>
20002d00:	6983      	ldr	r3, [r0, #24]
20002d02:	2b00      	cmp	r3, #0
20002d04:	f000 84ed 	beq.w	200036e2 <_vfiprintf_r+0x9f6>
20002d08:	f246 43d4 	movw	r3, #25812	; 0x64d4
20002d0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002d10:	429e      	cmp	r6, r3
20002d12:	f000 84ef 	beq.w	200036f4 <_vfiprintf_r+0xa08>
20002d16:	f246 43f4 	movw	r3, #25844	; 0x64f4
20002d1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002d1e:	429e      	cmp	r6, r3
20002d20:	f000 8604 	beq.w	2000392c <_vfiprintf_r+0xc40>
20002d24:	f246 5314 	movw	r3, #25876	; 0x6514
20002d28:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002d2c:	429e      	cmp	r6, r3
20002d2e:	bf04      	itt	eq
20002d30:	9a02      	ldreq	r2, [sp, #8]
20002d32:	68d6      	ldreq	r6, [r2, #12]
20002d34:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
20002d38:	fa1f f38c 	uxth.w	r3, ip
20002d3c:	f413 5f00 	tst.w	r3, #8192	; 0x2000
20002d40:	d109      	bne.n	20002d56 <_vfiprintf_r+0x6a>
20002d42:	f44c 5c00 	orr.w	ip, ip, #8192	; 0x2000
20002d46:	6e72      	ldr	r2, [r6, #100]	; 0x64
20002d48:	f8a6 c00c 	strh.w	ip, [r6, #12]
20002d4c:	fa1f f38c 	uxth.w	r3, ip
20002d50:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
20002d54:	6672      	str	r2, [r6, #100]	; 0x64
20002d56:	f013 0f08 	tst.w	r3, #8
20002d5a:	f000 862c 	beq.w	200039b6 <_vfiprintf_r+0xcca>
20002d5e:	6932      	ldr	r2, [r6, #16]
20002d60:	2a00      	cmp	r2, #0
20002d62:	f000 8628 	beq.w	200039b6 <_vfiprintf_r+0xcca>
20002d66:	f003 031a 	and.w	r3, r3, #26
20002d6a:	2b0a      	cmp	r3, #10
20002d6c:	f000 8477 	beq.w	2000365e <_vfiprintf_r+0x972>
20002d70:	f246 4984 	movw	r9, #25732	; 0x6484
20002d74:	2300      	movs	r3, #0
20002d76:	f2c2 0900 	movt	r9, #8192	; 0x2000
20002d7a:	930a      	str	r3, [sp, #40]	; 0x28
20002d7c:	9306      	str	r3, [sp, #24]
20002d7e:	f50d 629c 	add.w	r2, sp, #1248	; 0x4e0
20002d82:	f8cd 3510 	str.w	r3, [sp, #1296]	; 0x510
20002d86:	f50d 6494 	add.w	r4, sp, #1184	; 0x4a0
20002d8a:	f8cd 350c 	str.w	r3, [sp, #1292]	; 0x50c
20002d8e:	464b      	mov	r3, r9
20002d90:	46b1      	mov	r9, r6
20002d92:	461e      	mov	r6, r3
20002d94:	3228      	adds	r2, #40	; 0x28
20002d96:	f8cd 4508 	str.w	r4, [sp, #1288]	; 0x508
20002d9a:	920d      	str	r2, [sp, #52]	; 0x34
20002d9c:	782b      	ldrb	r3, [r5, #0]
20002d9e:	f1b3 0225 	subs.w	r2, r3, #37	; 0x25
20002da2:	bf18      	it	ne
20002da4:	2201      	movne	r2, #1
20002da6:	2b00      	cmp	r3, #0
20002da8:	bf0c      	ite	eq
20002daa:	2200      	moveq	r2, #0
20002dac:	f002 0201 	andne.w	r2, r2, #1
20002db0:	b33a      	cbz	r2, 20002e02 <_vfiprintf_r+0x116>
20002db2:	462f      	mov	r7, r5
20002db4:	f817 3f01 	ldrb.w	r3, [r7, #1]!
20002db8:	1e1a      	subs	r2, r3, #0
20002dba:	bf18      	it	ne
20002dbc:	2201      	movne	r2, #1
20002dbe:	2b25      	cmp	r3, #37	; 0x25
20002dc0:	bf0c      	ite	eq
20002dc2:	2200      	moveq	r2, #0
20002dc4:	f002 0201 	andne.w	r2, r2, #1
20002dc8:	2a00      	cmp	r2, #0
20002dca:	d1f3      	bne.n	20002db4 <_vfiprintf_r+0xc8>
20002dcc:	ebb7 0805 	subs.w	r8, r7, r5
20002dd0:	bf08      	it	eq
20002dd2:	463d      	moveq	r5, r7
20002dd4:	d015      	beq.n	20002e02 <_vfiprintf_r+0x116>
20002dd6:	f8c4 8004 	str.w	r8, [r4, #4]
20002dda:	f8dd 350c 	ldr.w	r3, [sp, #1292]	; 0x50c
20002dde:	f8dd 2510 	ldr.w	r2, [sp, #1296]	; 0x510
20002de2:	3301      	adds	r3, #1
20002de4:	6025      	str	r5, [r4, #0]
20002de6:	2b07      	cmp	r3, #7
20002de8:	4442      	add	r2, r8
20002dea:	f8cd 350c 	str.w	r3, [sp, #1292]	; 0x50c
20002dee:	f8cd 2510 	str.w	r2, [sp, #1296]	; 0x510
20002df2:	f300 83f4 	bgt.w	200035de <_vfiprintf_r+0x8f2>
20002df6:	3408      	adds	r4, #8
20002df8:	9b06      	ldr	r3, [sp, #24]
20002dfa:	463d      	mov	r5, r7
20002dfc:	4443      	add	r3, r8
20002dfe:	9306      	str	r3, [sp, #24]
20002e00:	783b      	ldrb	r3, [r7, #0]
20002e02:	2b00      	cmp	r3, #0
20002e04:	f000 85a4 	beq.w	20003950 <_vfiprintf_r+0xc64>
20002e08:	1c6a      	adds	r2, r5, #1
20002e0a:	f04f 37ff 	mov.w	r7, #4294967295
20002e0e:	f04f 0c2b 	mov.w	ip, #43	; 0x2b
20002e12:	f04f 0820 	mov.w	r8, #32
20002e16:	2000      	movs	r0, #0
20002e18:	f04f 0100 	mov.w	r1, #0
20002e1c:	9004      	str	r0, [sp, #16]
20002e1e:	f88d 1517 	strb.w	r1, [sp, #1303]	; 0x517
20002e22:	786b      	ldrb	r3, [r5, #1]
20002e24:	9001      	str	r0, [sp, #4]
20002e26:	1c55      	adds	r5, r2, #1
20002e28:	f1a3 0220 	sub.w	r2, r3, #32
20002e2c:	2a58      	cmp	r2, #88	; 0x58
20002e2e:	f200 8224 	bhi.w	2000327a <_vfiprintf_r+0x58e>
20002e32:	e8df f012 	tbh	[pc, r2, lsl #1]
20002e36:	0218      	.short	0x0218
20002e38:	02220222 	.word	0x02220222
20002e3c:	02220211 	.word	0x02220211
20002e40:	02220222 	.word	0x02220222
20002e44:	02220222 	.word	0x02220222
20002e48:	00de0222 	.word	0x00de0222
20002e4c:	02220256 	.word	0x02220256
20002e50:	023900e8 	.word	0x023900e8
20002e54:	02320222 	.word	0x02320222
20002e58:	01540154 	.word	0x01540154
20002e5c:	01540154 	.word	0x01540154
20002e60:	01540154 	.word	0x01540154
20002e64:	01540154 	.word	0x01540154
20002e68:	02220154 	.word	0x02220154
20002e6c:	02220222 	.word	0x02220222
20002e70:	02220222 	.word	0x02220222
20002e74:	02220222 	.word	0x02220222
20002e78:	02220222 	.word	0x02220222
20002e7c:	00bd0222 	.word	0x00bd0222
20002e80:	02220222 	.word	0x02220222
20002e84:	02220222 	.word	0x02220222
20002e88:	02220222 	.word	0x02220222
20002e8c:	02220222 	.word	0x02220222
20002e90:	02220222 	.word	0x02220222
20002e94:	022200b0 	.word	0x022200b0
20002e98:	02220222 	.word	0x02220222
20002e9c:	02220222 	.word	0x02220222
20002ea0:	02220059 	.word	0x02220059
20002ea4:	01d50222 	.word	0x01d50222
20002ea8:	02220222 	.word	0x02220222
20002eac:	02220222 	.word	0x02220222
20002eb0:	02220222 	.word	0x02220222
20002eb4:	02220222 	.word	0x02220222
20002eb8:	02220222 	.word	0x02220222
20002ebc:	00c10166 	.word	0x00c10166
20002ec0:	02220222 	.word	0x02220222
20002ec4:	01ce0222 	.word	0x01ce0222
20002ec8:	022200c1 	.word	0x022200c1
20002ecc:	01220222 	.word	0x01220222
20002ed0:	010c0222 	.word	0x010c0222
20002ed4:	00ef00b4 	.word	0x00ef00b4
20002ed8:	0222014d 	.word	0x0222014d
20002edc:	0222012c 	.word	0x0222012c
20002ee0:	0222005d 	.word	0x0222005d
20002ee4:	01f20222 	.word	0x01f20222
20002ee8:	9a01      	ldr	r2, [sp, #4]
20002eea:	f042 0210 	orr.w	r2, r2, #16
20002eee:	9201      	str	r2, [sp, #4]
20002ef0:	9b01      	ldr	r3, [sp, #4]
20002ef2:	f013 0f20 	tst.w	r3, #32
20002ef6:	f000 844d 	beq.w	20003794 <_vfiprintf_r+0xaa8>
20002efa:	f10b 0307 	add.w	r3, fp, #7
20002efe:	2101      	movs	r1, #1
20002f00:	f023 0307 	bic.w	r3, r3, #7
20002f04:	f103 0c08 	add.w	ip, r3, #8
20002f08:	f8cd c00c 	str.w	ip, [sp, #12]
20002f0c:	e9d3 ab00 	ldrd	sl, fp, [r3]
20002f10:	ea5a 000b 	orrs.w	r0, sl, fp
20002f14:	bf0c      	ite	eq
20002f16:	2200      	moveq	r2, #0
20002f18:	2201      	movne	r2, #1
20002f1a:	f04f 0300 	mov.w	r3, #0
20002f1e:	f88d 3517 	strb.w	r3, [sp, #1303]	; 0x517
20002f22:	2f00      	cmp	r7, #0
20002f24:	bfa2      	ittt	ge
20002f26:	f8dd c004 	ldrge.w	ip, [sp, #4]
20002f2a:	f02c 0c80 	bicge.w	ip, ip, #128	; 0x80
20002f2e:	f8cd c004 	strge.w	ip, [sp, #4]
20002f32:	2f00      	cmp	r7, #0
20002f34:	bf18      	it	ne
20002f36:	f042 0201 	orrne.w	r2, r2, #1
20002f3a:	2a00      	cmp	r2, #0
20002f3c:	f000 82bb 	beq.w	200034b6 <_vfiprintf_r+0x7ca>
20002f40:	2901      	cmp	r1, #1
20002f42:	f000 83f4 	beq.w	2000372e <_vfiprintf_r+0xa42>
20002f46:	2902      	cmp	r1, #2
20002f48:	f000 83d8 	beq.w	200036fc <_vfiprintf_r+0xa10>
20002f4c:	990d      	ldr	r1, [sp, #52]	; 0x34
20002f4e:	9108      	str	r1, [sp, #32]
20002f50:	ea4f 08da 	mov.w	r8, sl, lsr #3
20002f54:	ea4f 0cdb 	mov.w	ip, fp, lsr #3
20002f58:	ea48 784b 	orr.w	r8, r8, fp, lsl #29
20002f5c:	f00a 0007 	and.w	r0, sl, #7
20002f60:	46e3      	mov	fp, ip
20002f62:	46c2      	mov	sl, r8
20002f64:	3030      	adds	r0, #48	; 0x30
20002f66:	ea5a 020b 	orrs.w	r2, sl, fp
20002f6a:	f801 0d01 	strb.w	r0, [r1, #-1]!
20002f6e:	d1ef      	bne.n	20002f50 <_vfiprintf_r+0x264>
20002f70:	f8dd c004 	ldr.w	ip, [sp, #4]
20002f74:	9108      	str	r1, [sp, #32]
20002f76:	f01c 0f01 	tst.w	ip, #1
20002f7a:	f000 846a 	beq.w	20003852 <_vfiprintf_r+0xb66>
20002f7e:	2830      	cmp	r0, #48	; 0x30
20002f80:	f000 8514 	beq.w	200039ac <_vfiprintf_r+0xcc0>
20002f84:	9808      	ldr	r0, [sp, #32]
20002f86:	2330      	movs	r3, #48	; 0x30
20002f88:	f800 3d01 	strb.w	r3, [r0, #-1]!
20002f8c:	990d      	ldr	r1, [sp, #52]	; 0x34
20002f8e:	9008      	str	r0, [sp, #32]
20002f90:	1a09      	subs	r1, r1, r0
20002f92:	9105      	str	r1, [sp, #20]
20002f94:	e29e      	b.n	200034d4 <_vfiprintf_r+0x7e8>
20002f96:	9901      	ldr	r1, [sp, #4]
20002f98:	f041 0110 	orr.w	r1, r1, #16
20002f9c:	9101      	str	r1, [sp, #4]
20002f9e:	9a01      	ldr	r2, [sp, #4]
20002fa0:	f012 0120 	ands.w	r1, r2, #32
20002fa4:	f000 8421 	beq.w	200037ea <_vfiprintf_r+0xafe>
20002fa8:	f10b 0307 	add.w	r3, fp, #7
20002fac:	2100      	movs	r1, #0
20002fae:	e7a7      	b.n	20002f00 <_vfiprintf_r+0x214>
20002fb0:	9b01      	ldr	r3, [sp, #4]
20002fb2:	f043 0310 	orr.w	r3, r3, #16
20002fb6:	9301      	str	r3, [sp, #4]
20002fb8:	f8dd c004 	ldr.w	ip, [sp, #4]
20002fbc:	f01c 0f20 	tst.w	ip, #32
20002fc0:	f000 8400 	beq.w	200037c4 <_vfiprintf_r+0xad8>
20002fc4:	f10b 0307 	add.w	r3, fp, #7
20002fc8:	f023 0307 	bic.w	r3, r3, #7
20002fcc:	f103 0008 	add.w	r0, r3, #8
20002fd0:	9003      	str	r0, [sp, #12]
20002fd2:	e9d3 ab00 	ldrd	sl, fp, [r3]
20002fd6:	f1ba 0f00 	cmp.w	sl, #0
20002fda:	f17b 0300 	sbcs.w	r3, fp, #0
20002fde:	f2c0 844b 	blt.w	20003878 <_vfiprintf_r+0xb8c>
20002fe2:	ea5a 0c0b 	orrs.w	ip, sl, fp
20002fe6:	f04f 0101 	mov.w	r1, #1
20002fea:	bf0c      	ite	eq
20002fec:	2200      	moveq	r2, #0
20002fee:	2201      	movne	r2, #1
20002ff0:	e797      	b.n	20002f22 <_vfiprintf_r+0x236>
20002ff2:	f8db 3000 	ldr.w	r3, [fp]
20002ff6:	f10b 0b04 	add.w	fp, fp, #4
20002ffa:	2b00      	cmp	r3, #0
20002ffc:	9304      	str	r3, [sp, #16]
20002ffe:	da06      	bge.n	2000300e <_vfiprintf_r+0x322>
20003000:	9804      	ldr	r0, [sp, #16]
20003002:	4240      	negs	r0, r0
20003004:	9004      	str	r0, [sp, #16]
20003006:	9901      	ldr	r1, [sp, #4]
20003008:	f041 0104 	orr.w	r1, r1, #4
2000300c:	9101      	str	r1, [sp, #4]
2000300e:	462a      	mov	r2, r5
20003010:	782b      	ldrb	r3, [r5, #0]
20003012:	e708      	b.n	20002e26 <_vfiprintf_r+0x13a>
20003014:	f8db 3000 	ldr.w	r3, [fp]
20003018:	f246 40b8 	movw	r0, #25784	; 0x64b8
2000301c:	9901      	ldr	r1, [sp, #4]
2000301e:	f10b 0b04 	add.w	fp, fp, #4
20003022:	f2c2 0000 	movt	r0, #8192	; 0x2000
20003026:	f8cd b00c 	str.w	fp, [sp, #12]
2000302a:	f041 0102 	orr.w	r1, r1, #2
2000302e:	900a      	str	r0, [sp, #40]	; 0x28
20003030:	9101      	str	r1, [sp, #4]
20003032:	1e1a      	subs	r2, r3, #0
20003034:	bf18      	it	ne
20003036:	2201      	movne	r2, #1
20003038:	2130      	movs	r1, #48	; 0x30
2000303a:	469a      	mov	sl, r3
2000303c:	f04f 0b00 	mov.w	fp, #0
20003040:	f88d 1514 	strb.w	r1, [sp, #1300]	; 0x514
20003044:	2178      	movs	r1, #120	; 0x78
20003046:	f88d 1515 	strb.w	r1, [sp, #1301]	; 0x515
2000304a:	2102      	movs	r1, #2
2000304c:	e765      	b.n	20002f1a <_vfiprintf_r+0x22e>
2000304e:	9901      	ldr	r1, [sp, #4]
20003050:	f011 0f20 	tst.w	r1, #32
20003054:	f040 844a 	bne.w	200038ec <_vfiprintf_r+0xc00>
20003058:	9b01      	ldr	r3, [sp, #4]
2000305a:	f013 0f10 	tst.w	r3, #16
2000305e:	f040 8459 	bne.w	20003914 <_vfiprintf_r+0xc28>
20003062:	9901      	ldr	r1, [sp, #4]
20003064:	f011 0f40 	tst.w	r1, #64	; 0x40
20003068:	f000 8454 	beq.w	20003914 <_vfiprintf_r+0xc28>
2000306c:	f8db 3000 	ldr.w	r3, [fp]
20003070:	f10b 0b04 	add.w	fp, fp, #4
20003074:	9a06      	ldr	r2, [sp, #24]
20003076:	801a      	strh	r2, [r3, #0]
20003078:	e690      	b.n	20002d9c <_vfiprintf_r+0xb0>
2000307a:	782b      	ldrb	r3, [r5, #0]
2000307c:	2b6c      	cmp	r3, #108	; 0x6c
2000307e:	f000 8441 	beq.w	20003904 <_vfiprintf_r+0xc18>
20003082:	9901      	ldr	r1, [sp, #4]
20003084:	462a      	mov	r2, r5
20003086:	f041 0110 	orr.w	r1, r1, #16
2000308a:	9101      	str	r1, [sp, #4]
2000308c:	e6cb      	b.n	20002e26 <_vfiprintf_r+0x13a>
2000308e:	465b      	mov	r3, fp
20003090:	f04f 0200 	mov.w	r2, #0
20003094:	f88d 2517 	strb.w	r2, [sp, #1303]	; 0x517
20003098:	f10b 0b04 	add.w	fp, fp, #4
2000309c:	681b      	ldr	r3, [r3, #0]
2000309e:	9308      	str	r3, [sp, #32]
200030a0:	2b00      	cmp	r3, #0
200030a2:	f000 8468 	beq.w	20003976 <_vfiprintf_r+0xc8a>
200030a6:	2f00      	cmp	r7, #0
200030a8:	9808      	ldr	r0, [sp, #32]
200030aa:	f2c0 845e 	blt.w	2000396a <_vfiprintf_r+0xc7e>
200030ae:	2100      	movs	r1, #0
200030b0:	463a      	mov	r2, r7
200030b2:	f001 fd31 	bl	20004b18 <memchr>
200030b6:	4603      	mov	r3, r0
200030b8:	2800      	cmp	r0, #0
200030ba:	f000 8433 	beq.w	20003924 <_vfiprintf_r+0xc38>
200030be:	9808      	ldr	r0, [sp, #32]
200030c0:	1a1b      	subs	r3, r3, r0
200030c2:	9305      	str	r3, [sp, #20]
200030c4:	42bb      	cmp	r3, r7
200030c6:	f300 842d 	bgt.w	20003924 <_vfiprintf_r+0xc38>
200030ca:	2100      	movs	r1, #0
200030cc:	9107      	str	r1, [sp, #28]
200030ce:	e204      	b.n	200034da <_vfiprintf_r+0x7ee>
200030d0:	9a01      	ldr	r2, [sp, #4]
200030d2:	f042 0220 	orr.w	r2, r2, #32
200030d6:	9201      	str	r2, [sp, #4]
200030d8:	462a      	mov	r2, r5
200030da:	782b      	ldrb	r3, [r5, #0]
200030dc:	e6a3      	b.n	20002e26 <_vfiprintf_r+0x13a>
200030de:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
200030e2:	2000      	movs	r0, #0
200030e4:	462a      	mov	r2, r5
200030e6:	eb00 0080 	add.w	r0, r0, r0, lsl #2
200030ea:	f812 3b01 	ldrb.w	r3, [r2], #1
200030ee:	eb01 0040 	add.w	r0, r1, r0, lsl #1
200030f2:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
200030f6:	4615      	mov	r5, r2
200030f8:	2909      	cmp	r1, #9
200030fa:	d9f3      	bls.n	200030e4 <_vfiprintf_r+0x3f8>
200030fc:	9004      	str	r0, [sp, #16]
200030fe:	4615      	mov	r5, r2
20003100:	e692      	b.n	20002e28 <_vfiprintf_r+0x13c>
20003102:	465b      	mov	r3, fp
20003104:	f10b 0b04 	add.w	fp, fp, #4
20003108:	f04f 0c01 	mov.w	ip, #1
2000310c:	f50d 619c 	add.w	r1, sp, #1248	; 0x4e0
20003110:	681b      	ldr	r3, [r3, #0]
20003112:	f04f 0200 	mov.w	r2, #0
20003116:	f8cd c00c 	str.w	ip, [sp, #12]
2000311a:	f8cd c014 	str.w	ip, [sp, #20]
2000311e:	9108      	str	r1, [sp, #32]
20003120:	f88d 2517 	strb.w	r2, [sp, #1303]	; 0x517
20003124:	f88d 34e0 	strb.w	r3, [sp, #1248]	; 0x4e0
20003128:	2200      	movs	r2, #0
2000312a:	9207      	str	r2, [sp, #28]
2000312c:	9901      	ldr	r1, [sp, #4]
2000312e:	f011 0102 	ands.w	r1, r1, #2
20003132:	910c      	str	r1, [sp, #48]	; 0x30
20003134:	d002      	beq.n	2000313c <_vfiprintf_r+0x450>
20003136:	9a03      	ldr	r2, [sp, #12]
20003138:	3202      	adds	r2, #2
2000313a:	9203      	str	r2, [sp, #12]
2000313c:	9b01      	ldr	r3, [sp, #4]
2000313e:	f013 0384 	ands.w	r3, r3, #132	; 0x84
20003142:	930b      	str	r3, [sp, #44]	; 0x2c
20003144:	f040 80d2 	bne.w	200032ec <_vfiprintf_r+0x600>
20003148:	9804      	ldr	r0, [sp, #16]
2000314a:	9903      	ldr	r1, [sp, #12]
2000314c:	1a47      	subs	r7, r0, r1
2000314e:	2f00      	cmp	r7, #0
20003150:	f340 80cc 	ble.w	200032ec <_vfiprintf_r+0x600>
20003154:	2f10      	cmp	r7, #16
20003156:	f340 8421 	ble.w	2000399c <_vfiprintf_r+0xcb0>
2000315a:	f246 4084 	movw	r0, #25732	; 0x6484
2000315e:	f8dd 3510 	ldr.w	r3, [sp, #1296]	; 0x510
20003162:	f2c2 0000 	movt	r0, #8192	; 0x2000
20003166:	f04f 0810 	mov.w	r8, #16
2000316a:	9009      	str	r0, [sp, #36]	; 0x24
2000316c:	f50d 6aa1 	add.w	sl, sp, #1288	; 0x508
20003170:	e002      	b.n	20003178 <_vfiprintf_r+0x48c>
20003172:	3f10      	subs	r7, #16
20003174:	2f10      	cmp	r7, #16
20003176:	dd1c      	ble.n	200031b2 <_vfiprintf_r+0x4c6>
20003178:	f8c4 8004 	str.w	r8, [r4, #4]
2000317c:	3310      	adds	r3, #16
2000317e:	f8dd 250c 	ldr.w	r2, [sp, #1292]	; 0x50c
20003182:	6026      	str	r6, [r4, #0]
20003184:	3408      	adds	r4, #8
20003186:	3201      	adds	r2, #1
20003188:	f8cd 3510 	str.w	r3, [sp, #1296]	; 0x510
2000318c:	2a07      	cmp	r2, #7
2000318e:	f8cd 250c 	str.w	r2, [sp, #1292]	; 0x50c
20003192:	ddee      	ble.n	20003172 <_vfiprintf_r+0x486>
20003194:	9802      	ldr	r0, [sp, #8]
20003196:	4649      	mov	r1, r9
20003198:	4652      	mov	r2, sl
2000319a:	f50d 6494 	add.w	r4, sp, #1184	; 0x4a0
2000319e:	f7ff fd97 	bl	20002cd0 <__sprint_r>
200031a2:	2800      	cmp	r0, #0
200031a4:	f040 81b3 	bne.w	2000350e <_vfiprintf_r+0x822>
200031a8:	3f10      	subs	r7, #16
200031aa:	f8dd 3510 	ldr.w	r3, [sp, #1296]	; 0x510
200031ae:	2f10      	cmp	r7, #16
200031b0:	dce2      	bgt.n	20003178 <_vfiprintf_r+0x48c>
200031b2:	6067      	str	r7, [r4, #4]
200031b4:	19db      	adds	r3, r3, r7
200031b6:	f8dd 250c 	ldr.w	r2, [sp, #1292]	; 0x50c
200031ba:	9909      	ldr	r1, [sp, #36]	; 0x24
200031bc:	3201      	adds	r2, #1
200031be:	f8cd 3510 	str.w	r3, [sp, #1296]	; 0x510
200031c2:	2a07      	cmp	r2, #7
200031c4:	f8cd 250c 	str.w	r2, [sp, #1292]	; 0x50c
200031c8:	6021      	str	r1, [r4, #0]
200031ca:	f300 8334 	bgt.w	20003836 <_vfiprintf_r+0xb4a>
200031ce:	3408      	adds	r4, #8
200031d0:	e08e      	b.n	200032f0 <_vfiprintf_r+0x604>
200031d2:	9b01      	ldr	r3, [sp, #4]
200031d4:	462a      	mov	r2, r5
200031d6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
200031da:	9301      	str	r3, [sp, #4]
200031dc:	782b      	ldrb	r3, [r5, #0]
200031de:	e622      	b.n	20002e26 <_vfiprintf_r+0x13a>
200031e0:	9801      	ldr	r0, [sp, #4]
200031e2:	f246 41a4 	movw	r1, #25764	; 0x64a4
200031e6:	f2c2 0100 	movt	r1, #8192	; 0x2000
200031ea:	910a      	str	r1, [sp, #40]	; 0x28
200031ec:	f010 0f20 	tst.w	r0, #32
200031f0:	d01d      	beq.n	2000322e <_vfiprintf_r+0x542>
200031f2:	f10b 0207 	add.w	r2, fp, #7
200031f6:	f022 0207 	bic.w	r2, r2, #7
200031fa:	f102 0108 	add.w	r1, r2, #8
200031fe:	9103      	str	r1, [sp, #12]
20003200:	e9d2 ab00 	ldrd	sl, fp, [r2]
20003204:	ea5a 000b 	orrs.w	r0, sl, fp
20003208:	9901      	ldr	r1, [sp, #4]
2000320a:	bf0c      	ite	eq
2000320c:	2200      	moveq	r2, #0
2000320e:	2201      	movne	r2, #1
20003210:	4211      	tst	r1, r2
20003212:	f040 8303 	bne.w	2000381c <_vfiprintf_r+0xb30>
20003216:	2102      	movs	r1, #2
20003218:	e67f      	b.n	20002f1a <_vfiprintf_r+0x22e>
2000321a:	9801      	ldr	r0, [sp, #4]
2000321c:	f246 4cb8 	movw	ip, #25784	; 0x64b8
20003220:	f2c2 0c00 	movt	ip, #8192	; 0x2000
20003224:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
20003228:	f010 0f20 	tst.w	r0, #32
2000322c:	d1e1      	bne.n	200031f2 <_vfiprintf_r+0x506>
2000322e:	9a01      	ldr	r2, [sp, #4]
20003230:	f012 0f10 	tst.w	r2, #16
20003234:	f040 833e 	bne.w	200038b4 <_vfiprintf_r+0xbc8>
20003238:	f8dd c004 	ldr.w	ip, [sp, #4]
2000323c:	f01c 0f40 	tst.w	ip, #64	; 0x40
20003240:	f000 8338 	beq.w	200038b4 <_vfiprintf_r+0xbc8>
20003244:	f8bb a000 	ldrh.w	sl, [fp]
20003248:	f10b 0b04 	add.w	fp, fp, #4
2000324c:	f8cd b00c 	str.w	fp, [sp, #12]
20003250:	46d2      	mov	sl, sl
20003252:	f04f 0b00 	mov.w	fp, #0
20003256:	e7d5      	b.n	20003204 <_vfiprintf_r+0x518>
20003258:	9a01      	ldr	r2, [sp, #4]
2000325a:	f042 0201 	orr.w	r2, r2, #1
2000325e:	9201      	str	r2, [sp, #4]
20003260:	462a      	mov	r2, r5
20003262:	782b      	ldrb	r3, [r5, #0]
20003264:	e5df      	b.n	20002e26 <_vfiprintf_r+0x13a>
20003266:	f89d 3517 	ldrb.w	r3, [sp, #1303]	; 0x517
2000326a:	2b00      	cmp	r3, #0
2000326c:	f040 833a 	bne.w	200038e4 <_vfiprintf_r+0xbf8>
20003270:	f88d 8517 	strb.w	r8, [sp, #1303]	; 0x517
20003274:	462a      	mov	r2, r5
20003276:	782b      	ldrb	r3, [r5, #0]
20003278:	e5d5      	b.n	20002e26 <_vfiprintf_r+0x13a>
2000327a:	2b00      	cmp	r3, #0
2000327c:	f000 8368 	beq.w	20003950 <_vfiprintf_r+0xc64>
20003280:	2201      	movs	r2, #1
20003282:	f88d 34e0 	strb.w	r3, [sp, #1248]	; 0x4e0
20003286:	f50d 609c 	add.w	r0, sp, #1248	; 0x4e0
2000328a:	f04f 0300 	mov.w	r3, #0
2000328e:	9203      	str	r2, [sp, #12]
20003290:	f88d 3517 	strb.w	r3, [sp, #1303]	; 0x517
20003294:	9205      	str	r2, [sp, #20]
20003296:	9008      	str	r0, [sp, #32]
20003298:	e746      	b.n	20003128 <_vfiprintf_r+0x43c>
2000329a:	9a01      	ldr	r2, [sp, #4]
2000329c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
200032a0:	9201      	str	r2, [sp, #4]
200032a2:	462a      	mov	r2, r5
200032a4:	782b      	ldrb	r3, [r5, #0]
200032a6:	e5be      	b.n	20002e26 <_vfiprintf_r+0x13a>
200032a8:	462a      	mov	r2, r5
200032aa:	f812 3b01 	ldrb.w	r3, [r2], #1
200032ae:	2b2a      	cmp	r3, #42	; 0x2a
200032b0:	f000 838e 	beq.w	200039d0 <_vfiprintf_r+0xce4>
200032b4:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
200032b8:	2909      	cmp	r1, #9
200032ba:	f200 836b 	bhi.w	20003994 <_vfiprintf_r+0xca8>
200032be:	3502      	adds	r5, #2
200032c0:	2700      	movs	r7, #0
200032c2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
200032c6:	eb07 0787 	add.w	r7, r7, r7, lsl #2
200032ca:	462a      	mov	r2, r5
200032cc:	3501      	adds	r5, #1
200032ce:	eb01 0747 	add.w	r7, r1, r7, lsl #1
200032d2:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
200032d6:	2909      	cmp	r1, #9
200032d8:	d9f3      	bls.n	200032c2 <_vfiprintf_r+0x5d6>
200032da:	ea47 77e7 	orr.w	r7, r7, r7, asr #31
200032de:	4615      	mov	r5, r2
200032e0:	e5a2      	b.n	20002e28 <_vfiprintf_r+0x13c>
200032e2:	f88d c517 	strb.w	ip, [sp, #1303]	; 0x517
200032e6:	462a      	mov	r2, r5
200032e8:	782b      	ldrb	r3, [r5, #0]
200032ea:	e59c      	b.n	20002e26 <_vfiprintf_r+0x13a>
200032ec:	f8dd 3510 	ldr.w	r3, [sp, #1296]	; 0x510
200032f0:	f89d 2517 	ldrb.w	r2, [sp, #1303]	; 0x517
200032f4:	b18a      	cbz	r2, 2000331a <_vfiprintf_r+0x62e>
200032f6:	2201      	movs	r2, #1
200032f8:	6062      	str	r2, [r4, #4]
200032fa:	f8dd 150c 	ldr.w	r1, [sp, #1292]	; 0x50c
200032fe:	189b      	adds	r3, r3, r2
20003300:	f8cd 3510 	str.w	r3, [sp, #1296]	; 0x510
20003304:	1889      	adds	r1, r1, r2
20003306:	f50d 62a2 	add.w	r2, sp, #1296	; 0x510
2000330a:	3207      	adds	r2, #7
2000330c:	2907      	cmp	r1, #7
2000330e:	6022      	str	r2, [r4, #0]
20003310:	f8cd 150c 	str.w	r1, [sp, #1292]	; 0x50c
20003314:	f300 8195 	bgt.w	20003642 <_vfiprintf_r+0x956>
20003318:	3408      	adds	r4, #8
2000331a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
2000331c:	b18a      	cbz	r2, 20003342 <_vfiprintf_r+0x656>
2000331e:	2202      	movs	r2, #2
20003320:	6062      	str	r2, [r4, #4]
20003322:	f8dd 150c 	ldr.w	r1, [sp, #1292]	; 0x50c
20003326:	189b      	adds	r3, r3, r2
20003328:	f50d 62a2 	add.w	r2, sp, #1296	; 0x510
2000332c:	f8cd 3510 	str.w	r3, [sp, #1296]	; 0x510
20003330:	3101      	adds	r1, #1
20003332:	3204      	adds	r2, #4
20003334:	2907      	cmp	r1, #7
20003336:	6022      	str	r2, [r4, #0]
20003338:	f8cd 150c 	str.w	r1, [sp, #1292]	; 0x50c
2000333c:	f300 8173 	bgt.w	20003626 <_vfiprintf_r+0x93a>
20003340:	3408      	adds	r4, #8
20003342:	f8dd c02c 	ldr.w	ip, [sp, #44]	; 0x2c
20003346:	f1bc 0f80 	cmp.w	ip, #128	; 0x80
2000334a:	f000 80f3 	beq.w	20003534 <_vfiprintf_r+0x848>
2000334e:	f8dd c01c 	ldr.w	ip, [sp, #28]
20003352:	9a05      	ldr	r2, [sp, #20]
20003354:	ebc2 070c 	rsb	r7, r2, ip
20003358:	2f00      	cmp	r7, #0
2000335a:	dd3e      	ble.n	200033da <_vfiprintf_r+0x6ee>
2000335c:	2f10      	cmp	r7, #16
2000335e:	f8df 8688 	ldr.w	r8, [pc, #1672]	; 200039e8 <_vfiprintf_r+0xcfc>
20003362:	dd2b      	ble.n	200033bc <_vfiprintf_r+0x6d0>
20003364:	4642      	mov	r2, r8
20003366:	f04f 0a10 	mov.w	sl, #16
2000336a:	46a8      	mov	r8, r5
2000336c:	4615      	mov	r5, r2
2000336e:	e004      	b.n	2000337a <_vfiprintf_r+0x68e>
20003370:	3f10      	subs	r7, #16
20003372:	2f10      	cmp	r7, #16
20003374:	dd1f      	ble.n	200033b6 <_vfiprintf_r+0x6ca>
20003376:	f8dd 3510 	ldr.w	r3, [sp, #1296]	; 0x510
2000337a:	f8c4 a004 	str.w	sl, [r4, #4]
2000337e:	3310      	adds	r3, #16
20003380:	f8dd 250c 	ldr.w	r2, [sp, #1292]	; 0x50c
20003384:	6025      	str	r5, [r4, #0]
20003386:	3408      	adds	r4, #8
20003388:	3201      	adds	r2, #1
2000338a:	f8cd 3510 	str.w	r3, [sp, #1296]	; 0x510
2000338e:	2a07      	cmp	r2, #7
20003390:	f8cd 250c 	str.w	r2, [sp, #1292]	; 0x50c
20003394:	ddec      	ble.n	20003370 <_vfiprintf_r+0x684>
20003396:	9802      	ldr	r0, [sp, #8]
20003398:	4649      	mov	r1, r9
2000339a:	f50d 62a1 	add.w	r2, sp, #1288	; 0x508
2000339e:	f50d 6494 	add.w	r4, sp, #1184	; 0x4a0
200033a2:	f7ff fc95 	bl	20002cd0 <__sprint_r>
200033a6:	2800      	cmp	r0, #0
200033a8:	f040 80b1 	bne.w	2000350e <_vfiprintf_r+0x822>
200033ac:	3f10      	subs	r7, #16
200033ae:	f8dd 3510 	ldr.w	r3, [sp, #1296]	; 0x510
200033b2:	2f10      	cmp	r7, #16
200033b4:	dcdf      	bgt.n	20003376 <_vfiprintf_r+0x68a>
200033b6:	462a      	mov	r2, r5
200033b8:	4645      	mov	r5, r8
200033ba:	4690      	mov	r8, r2
200033bc:	6067      	str	r7, [r4, #4]
200033be:	19db      	adds	r3, r3, r7
200033c0:	f8dd 250c 	ldr.w	r2, [sp, #1292]	; 0x50c
200033c4:	f8c4 8000 	str.w	r8, [r4]
200033c8:	3201      	adds	r2, #1
200033ca:	f8cd 3510 	str.w	r3, [sp, #1296]	; 0x510
200033ce:	2a07      	cmp	r2, #7
200033d0:	f8cd 250c 	str.w	r2, [sp, #1292]	; 0x50c
200033d4:	f300 8119 	bgt.w	2000360a <_vfiprintf_r+0x91e>
200033d8:	3408      	adds	r4, #8
200033da:	9805      	ldr	r0, [sp, #20]
200033dc:	9908      	ldr	r1, [sp, #32]
200033de:	181b      	adds	r3, r3, r0
200033e0:	6060      	str	r0, [r4, #4]
200033e2:	f8dd 250c 	ldr.w	r2, [sp, #1292]	; 0x50c
200033e6:	6021      	str	r1, [r4, #0]
200033e8:	3201      	adds	r2, #1
200033ea:	f8cd 3510 	str.w	r3, [sp, #1296]	; 0x510
200033ee:	2a07      	cmp	r2, #7
200033f0:	f8cd 250c 	str.w	r2, [sp, #1292]	; 0x50c
200033f4:	bfd8      	it	le
200033f6:	f104 0208 	addle.w	r2, r4, #8
200033fa:	f300 80e3 	bgt.w	200035c4 <_vfiprintf_r+0x8d8>
200033fe:	f8dd c004 	ldr.w	ip, [sp, #4]
20003402:	f01c 0f04 	tst.w	ip, #4
20003406:	d046      	beq.n	20003496 <_vfiprintf_r+0x7aa>
20003408:	9804      	ldr	r0, [sp, #16]
2000340a:	9903      	ldr	r1, [sp, #12]
2000340c:	1a47      	subs	r7, r0, r1
2000340e:	2f00      	cmp	r7, #0
20003410:	f340 80f8 	ble.w	20003604 <_vfiprintf_r+0x918>
20003414:	2f10      	cmp	r7, #16
20003416:	bfde      	ittt	le
20003418:	f246 4084 	movwle	r0, #25732	; 0x6484
2000341c:	f2c2 0000 	movtle	r0, #8192	; 0x2000
20003420:	9009      	strle	r0, [sp, #36]	; 0x24
20003422:	dd2a      	ble.n	2000347a <_vfiprintf_r+0x78e>
20003424:	f246 4184 	movw	r1, #25732	; 0x6484
20003428:	2410      	movs	r4, #16
2000342a:	f2c2 0100 	movt	r1, #8192	; 0x2000
2000342e:	f50d 68a1 	add.w	r8, sp, #1288	; 0x508
20003432:	9109      	str	r1, [sp, #36]	; 0x24
20003434:	f8dd a008 	ldr.w	sl, [sp, #8]
20003438:	e004      	b.n	20003444 <_vfiprintf_r+0x758>
2000343a:	3f10      	subs	r7, #16
2000343c:	2f10      	cmp	r7, #16
2000343e:	dd1c      	ble.n	2000347a <_vfiprintf_r+0x78e>
20003440:	f8dd 3510 	ldr.w	r3, [sp, #1296]	; 0x510
20003444:	6054      	str	r4, [r2, #4]
20003446:	3310      	adds	r3, #16
20003448:	f8dd 150c 	ldr.w	r1, [sp, #1292]	; 0x50c
2000344c:	6016      	str	r6, [r2, #0]
2000344e:	3208      	adds	r2, #8
20003450:	3101      	adds	r1, #1
20003452:	f8cd 3510 	str.w	r3, [sp, #1296]	; 0x510
20003456:	2907      	cmp	r1, #7
20003458:	f8cd 150c 	str.w	r1, [sp, #1292]	; 0x50c
2000345c:	dded      	ble.n	2000343a <_vfiprintf_r+0x74e>
2000345e:	4642      	mov	r2, r8
20003460:	4650      	mov	r0, sl
20003462:	4649      	mov	r1, r9
20003464:	f7ff fc34 	bl	20002cd0 <__sprint_r>
20003468:	f50d 6294 	add.w	r2, sp, #1184	; 0x4a0
2000346c:	2800      	cmp	r0, #0
2000346e:	d14e      	bne.n	2000350e <_vfiprintf_r+0x822>
20003470:	3f10      	subs	r7, #16
20003472:	f8dd 3510 	ldr.w	r3, [sp, #1296]	; 0x510
20003476:	2f10      	cmp	r7, #16
20003478:	dce2      	bgt.n	20003440 <_vfiprintf_r+0x754>
2000347a:	9809      	ldr	r0, [sp, #36]	; 0x24
2000347c:	19db      	adds	r3, r3, r7
2000347e:	6057      	str	r7, [r2, #4]
20003480:	f8cd 3510 	str.w	r3, [sp, #1296]	; 0x510
20003484:	6010      	str	r0, [r2, #0]
20003486:	f8dd 250c 	ldr.w	r2, [sp, #1292]	; 0x50c
2000348a:	3201      	adds	r2, #1
2000348c:	f8cd 250c 	str.w	r2, [sp, #1292]	; 0x50c
20003490:	2a07      	cmp	r2, #7
20003492:	f300 80af 	bgt.w	200035f4 <_vfiprintf_r+0x908>
20003496:	9906      	ldr	r1, [sp, #24]
20003498:	f8dd c00c 	ldr.w	ip, [sp, #12]
2000349c:	9a04      	ldr	r2, [sp, #16]
2000349e:	4594      	cmp	ip, r2
200034a0:	bfac      	ite	ge
200034a2:	4461      	addge	r1, ip
200034a4:	1889      	addlt	r1, r1, r2
200034a6:	9106      	str	r1, [sp, #24]
200034a8:	bb4b      	cbnz	r3, 200034fe <_vfiprintf_r+0x812>
200034aa:	2000      	movs	r0, #0
200034ac:	f50d 6494 	add.w	r4, sp, #1184	; 0x4a0
200034b0:	f8cd 050c 	str.w	r0, [sp, #1292]	; 0x50c
200034b4:	e472      	b.n	20002d9c <_vfiprintf_r+0xb0>
200034b6:	2900      	cmp	r1, #0
200034b8:	d137      	bne.n	2000352a <_vfiprintf_r+0x83e>
200034ba:	9901      	ldr	r1, [sp, #4]
200034bc:	f011 0f01 	tst.w	r1, #1
200034c0:	d033      	beq.n	2000352a <_vfiprintf_r+0x83e>
200034c2:	f50d 629c 	add.w	r2, sp, #1248	; 0x4e0
200034c6:	2330      	movs	r3, #48	; 0x30
200034c8:	3227      	adds	r2, #39	; 0x27
200034ca:	f88d 3507 	strb.w	r3, [sp, #1287]	; 0x507
200034ce:	9208      	str	r2, [sp, #32]
200034d0:	2301      	movs	r3, #1
200034d2:	9305      	str	r3, [sp, #20]
200034d4:	f8dd b00c 	ldr.w	fp, [sp, #12]
200034d8:	9707      	str	r7, [sp, #28]
200034da:	f8dd c014 	ldr.w	ip, [sp, #20]
200034de:	9807      	ldr	r0, [sp, #28]
200034e0:	f89d 3517 	ldrb.w	r3, [sp, #1303]	; 0x517
200034e4:	4584      	cmp	ip, r0
200034e6:	bfb8      	it	lt
200034e8:	4684      	movlt	ip, r0
200034ea:	f8cd c00c 	str.w	ip, [sp, #12]
200034ee:	2b00      	cmp	r3, #0
200034f0:	f43f ae1c 	beq.w	2000312c <_vfiprintf_r+0x440>
200034f4:	f10c 0c01 	add.w	ip, ip, #1
200034f8:	f8cd c00c 	str.w	ip, [sp, #12]
200034fc:	e616      	b.n	2000312c <_vfiprintf_r+0x440>
200034fe:	9802      	ldr	r0, [sp, #8]
20003500:	4649      	mov	r1, r9
20003502:	f50d 62a1 	add.w	r2, sp, #1288	; 0x508
20003506:	f7ff fbe3 	bl	20002cd0 <__sprint_r>
2000350a:	2800      	cmp	r0, #0
2000350c:	d0cd      	beq.n	200034aa <_vfiprintf_r+0x7be>
2000350e:	464e      	mov	r6, r9
20003510:	89b3      	ldrh	r3, [r6, #12]
20003512:	f013 0f40 	tst.w	r3, #64	; 0x40
20003516:	d002      	beq.n	2000351e <_vfiprintf_r+0x832>
20003518:	f04f 31ff 	mov.w	r1, #4294967295
2000351c:	9106      	str	r1, [sp, #24]
2000351e:	9806      	ldr	r0, [sp, #24]
20003520:	b047      	add	sp, #284	; 0x11c
20003522:	f50d 6d80 	add.w	sp, sp, #1024	; 0x400
20003526:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
2000352a:	980d      	ldr	r0, [sp, #52]	; 0x34
2000352c:	2100      	movs	r1, #0
2000352e:	9105      	str	r1, [sp, #20]
20003530:	9008      	str	r0, [sp, #32]
20003532:	e7cf      	b.n	200034d4 <_vfiprintf_r+0x7e8>
20003534:	9804      	ldr	r0, [sp, #16]
20003536:	9903      	ldr	r1, [sp, #12]
20003538:	1a47      	subs	r7, r0, r1
2000353a:	2f00      	cmp	r7, #0
2000353c:	bfd8      	it	le
2000353e:	f8dd 3510 	ldrle.w	r3, [sp, #1296]	; 0x510
20003542:	f77f af04 	ble.w	2000334e <_vfiprintf_r+0x662>
20003546:	2f10      	cmp	r7, #16
20003548:	f8df 849c 	ldr.w	r8, [pc, #1180]	; 200039e8 <_vfiprintf_r+0xcfc>
2000354c:	dd2a      	ble.n	200035a4 <_vfiprintf_r+0x8b8>
2000354e:	4642      	mov	r2, r8
20003550:	f04f 0a10 	mov.w	sl, #16
20003554:	46a8      	mov	r8, r5
20003556:	4615      	mov	r5, r2
20003558:	e004      	b.n	20003564 <_vfiprintf_r+0x878>
2000355a:	3f10      	subs	r7, #16
2000355c:	2f10      	cmp	r7, #16
2000355e:	dd1e      	ble.n	2000359e <_vfiprintf_r+0x8b2>
20003560:	f8dd 3510 	ldr.w	r3, [sp, #1296]	; 0x510
20003564:	f8c4 a004 	str.w	sl, [r4, #4]
20003568:	3310      	adds	r3, #16
2000356a:	f8dd 250c 	ldr.w	r2, [sp, #1292]	; 0x50c
2000356e:	6025      	str	r5, [r4, #0]
20003570:	3408      	adds	r4, #8
20003572:	3201      	adds	r2, #1
20003574:	f8cd 3510 	str.w	r3, [sp, #1296]	; 0x510
20003578:	2a07      	cmp	r2, #7
2000357a:	f8cd 250c 	str.w	r2, [sp, #1292]	; 0x50c
2000357e:	ddec      	ble.n	2000355a <_vfiprintf_r+0x86e>
20003580:	9802      	ldr	r0, [sp, #8]
20003582:	4649      	mov	r1, r9
20003584:	f50d 62a1 	add.w	r2, sp, #1288	; 0x508
20003588:	f50d 6494 	add.w	r4, sp, #1184	; 0x4a0
2000358c:	f7ff fba0 	bl	20002cd0 <__sprint_r>
20003590:	2800      	cmp	r0, #0
20003592:	d1bc      	bne.n	2000350e <_vfiprintf_r+0x822>
20003594:	3f10      	subs	r7, #16
20003596:	f8dd 3510 	ldr.w	r3, [sp, #1296]	; 0x510
2000359a:	2f10      	cmp	r7, #16
2000359c:	dce0      	bgt.n	20003560 <_vfiprintf_r+0x874>
2000359e:	462a      	mov	r2, r5
200035a0:	4645      	mov	r5, r8
200035a2:	4690      	mov	r8, r2
200035a4:	6067      	str	r7, [r4, #4]
200035a6:	19db      	adds	r3, r3, r7
200035a8:	f8dd 250c 	ldr.w	r2, [sp, #1292]	; 0x50c
200035ac:	f8c4 8000 	str.w	r8, [r4]
200035b0:	3201      	adds	r2, #1
200035b2:	f8cd 3510 	str.w	r3, [sp, #1296]	; 0x510
200035b6:	2a07      	cmp	r2, #7
200035b8:	f8cd 250c 	str.w	r2, [sp, #1292]	; 0x50c
200035bc:	f300 81ba 	bgt.w	20003934 <_vfiprintf_r+0xc48>
200035c0:	3408      	adds	r4, #8
200035c2:	e6c4      	b.n	2000334e <_vfiprintf_r+0x662>
200035c4:	9802      	ldr	r0, [sp, #8]
200035c6:	4649      	mov	r1, r9
200035c8:	f50d 62a1 	add.w	r2, sp, #1288	; 0x508
200035cc:	f7ff fb80 	bl	20002cd0 <__sprint_r>
200035d0:	2800      	cmp	r0, #0
200035d2:	d19c      	bne.n	2000350e <_vfiprintf_r+0x822>
200035d4:	f8dd 3510 	ldr.w	r3, [sp, #1296]	; 0x510
200035d8:	f50d 6294 	add.w	r2, sp, #1184	; 0x4a0
200035dc:	e70f      	b.n	200033fe <_vfiprintf_r+0x712>
200035de:	9802      	ldr	r0, [sp, #8]
200035e0:	4649      	mov	r1, r9
200035e2:	f50d 62a1 	add.w	r2, sp, #1288	; 0x508
200035e6:	f7ff fb73 	bl	20002cd0 <__sprint_r>
200035ea:	2800      	cmp	r0, #0
200035ec:	d18f      	bne.n	2000350e <_vfiprintf_r+0x822>
200035ee:	f50d 6494 	add.w	r4, sp, #1184	; 0x4a0
200035f2:	e401      	b.n	20002df8 <_vfiprintf_r+0x10c>
200035f4:	9802      	ldr	r0, [sp, #8]
200035f6:	4649      	mov	r1, r9
200035f8:	f50d 62a1 	add.w	r2, sp, #1288	; 0x508
200035fc:	f7ff fb68 	bl	20002cd0 <__sprint_r>
20003600:	2800      	cmp	r0, #0
20003602:	d184      	bne.n	2000350e <_vfiprintf_r+0x822>
20003604:	f8dd 3510 	ldr.w	r3, [sp, #1296]	; 0x510
20003608:	e745      	b.n	20003496 <_vfiprintf_r+0x7aa>
2000360a:	9802      	ldr	r0, [sp, #8]
2000360c:	4649      	mov	r1, r9
2000360e:	f50d 62a1 	add.w	r2, sp, #1288	; 0x508
20003612:	f7ff fb5d 	bl	20002cd0 <__sprint_r>
20003616:	2800      	cmp	r0, #0
20003618:	f47f af79 	bne.w	2000350e <_vfiprintf_r+0x822>
2000361c:	f8dd 3510 	ldr.w	r3, [sp, #1296]	; 0x510
20003620:	f50d 6494 	add.w	r4, sp, #1184	; 0x4a0
20003624:	e6d9      	b.n	200033da <_vfiprintf_r+0x6ee>
20003626:	9802      	ldr	r0, [sp, #8]
20003628:	4649      	mov	r1, r9
2000362a:	f50d 62a1 	add.w	r2, sp, #1288	; 0x508
2000362e:	f7ff fb4f 	bl	20002cd0 <__sprint_r>
20003632:	2800      	cmp	r0, #0
20003634:	f47f af6b 	bne.w	2000350e <_vfiprintf_r+0x822>
20003638:	f8dd 3510 	ldr.w	r3, [sp, #1296]	; 0x510
2000363c:	f50d 6494 	add.w	r4, sp, #1184	; 0x4a0
20003640:	e67f      	b.n	20003342 <_vfiprintf_r+0x656>
20003642:	9802      	ldr	r0, [sp, #8]
20003644:	4649      	mov	r1, r9
20003646:	f50d 62a1 	add.w	r2, sp, #1288	; 0x508
2000364a:	f7ff fb41 	bl	20002cd0 <__sprint_r>
2000364e:	2800      	cmp	r0, #0
20003650:	f47f af5d 	bne.w	2000350e <_vfiprintf_r+0x822>
20003654:	f8dd 3510 	ldr.w	r3, [sp, #1296]	; 0x510
20003658:	f50d 6494 	add.w	r4, sp, #1184	; 0x4a0
2000365c:	e65d      	b.n	2000331a <_vfiprintf_r+0x62e>
2000365e:	f9b6 300e 	ldrsh.w	r3, [r6, #14]
20003662:	2b00      	cmp	r3, #0
20003664:	f6ff ab84 	blt.w	20002d70 <_vfiprintf_r+0x84>
20003668:	6a37      	ldr	r7, [r6, #32]
2000366a:	f02c 0c02 	bic.w	ip, ip, #2
2000366e:	f8d6 e028 	ldr.w	lr, [r6, #40]	; 0x28
20003672:	f50d 6487 	add.w	r4, sp, #1080	; 0x438
20003676:	f8ad c444 	strh.w	ip, [sp, #1092]	; 0x444
2000367a:	462a      	mov	r2, r5
2000367c:	f8b6 c00e 	ldrh.w	ip, [r6, #14]
20003680:	465b      	mov	r3, fp
20003682:	9802      	ldr	r0, [sp, #8]
20003684:	4621      	mov	r1, r4
20003686:	ad0e      	add	r5, sp, #56	; 0x38
20003688:	f8cd 7458 	str.w	r7, [sp, #1112]	; 0x458
2000368c:	f8cd 5448 	str.w	r5, [sp, #1096]	; 0x448
20003690:	2700      	movs	r7, #0
20003692:	f8cd 5438 	str.w	r5, [sp, #1080]	; 0x438
20003696:	f44f 6580 	mov.w	r5, #1024	; 0x400
2000369a:	f8cd e460 	str.w	lr, [sp, #1120]	; 0x460
2000369e:	f8ad c446 	strh.w	ip, [sp, #1094]	; 0x446
200036a2:	f8cd 544c 	str.w	r5, [sp, #1100]	; 0x44c
200036a6:	f8cd 7450 	str.w	r7, [sp, #1104]	; 0x450
200036aa:	f8cd 5440 	str.w	r5, [sp, #1088]	; 0x440
200036ae:	f7ff fb1d 	bl	20002cec <_vfiprintf_r>
200036b2:	2800      	cmp	r0, #0
200036b4:	9006      	str	r0, [sp, #24]
200036b6:	db09      	blt.n	200036cc <_vfiprintf_r+0x9e0>
200036b8:	4621      	mov	r1, r4
200036ba:	9802      	ldr	r0, [sp, #8]
200036bc:	f000 fa2e 	bl	20003b1c <_fflush_r>
200036c0:	9906      	ldr	r1, [sp, #24]
200036c2:	42b8      	cmp	r0, r7
200036c4:	bf18      	it	ne
200036c6:	f04f 31ff 	movne.w	r1, #4294967295
200036ca:	9106      	str	r1, [sp, #24]
200036cc:	f8bd 3444 	ldrh.w	r3, [sp, #1092]	; 0x444
200036d0:	f013 0f40 	tst.w	r3, #64	; 0x40
200036d4:	f43f af23 	beq.w	2000351e <_vfiprintf_r+0x832>
200036d8:	89b3      	ldrh	r3, [r6, #12]
200036da:	f043 0340 	orr.w	r3, r3, #64	; 0x40
200036de:	81b3      	strh	r3, [r6, #12]
200036e0:	e71d      	b.n	2000351e <_vfiprintf_r+0x832>
200036e2:	f000 fb8b 	bl	20003dfc <__sinit>
200036e6:	f246 43d4 	movw	r3, #25812	; 0x64d4
200036ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
200036ee:	429e      	cmp	r6, r3
200036f0:	f47f ab11 	bne.w	20002d16 <_vfiprintf_r+0x2a>
200036f4:	9802      	ldr	r0, [sp, #8]
200036f6:	6846      	ldr	r6, [r0, #4]
200036f8:	f7ff bb1c 	b.w	20002d34 <_vfiprintf_r+0x48>
200036fc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
200036fe:	980a      	ldr	r0, [sp, #40]	; 0x28
20003700:	4613      	mov	r3, r2
20003702:	9208      	str	r2, [sp, #32]
20003704:	f00a 020f 	and.w	r2, sl, #15
20003708:	ea4f 111a 	mov.w	r1, sl, lsr #4
2000370c:	ea41 710b 	orr.w	r1, r1, fp, lsl #28
20003710:	ea4f 1c1b 	mov.w	ip, fp, lsr #4
20003714:	5c82      	ldrb	r2, [r0, r2]
20003716:	468a      	mov	sl, r1
20003718:	46e3      	mov	fp, ip
2000371a:	ea5a 0c0b 	orrs.w	ip, sl, fp
2000371e:	f803 2d01 	strb.w	r2, [r3, #-1]!
20003722:	d1ef      	bne.n	20003704 <_vfiprintf_r+0xa18>
20003724:	980d      	ldr	r0, [sp, #52]	; 0x34
20003726:	9308      	str	r3, [sp, #32]
20003728:	1ac0      	subs	r0, r0, r3
2000372a:	9005      	str	r0, [sp, #20]
2000372c:	e6d2      	b.n	200034d4 <_vfiprintf_r+0x7e8>
2000372e:	2209      	movs	r2, #9
20003730:	2300      	movs	r3, #0
20003732:	4552      	cmp	r2, sl
20003734:	eb73 000b 	sbcs.w	r0, r3, fp
20003738:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
2000373c:	d21f      	bcs.n	2000377e <_vfiprintf_r+0xa92>
2000373e:	4623      	mov	r3, r4
20003740:	4644      	mov	r4, r8
20003742:	46b8      	mov	r8, r7
20003744:	461f      	mov	r7, r3
20003746:	4650      	mov	r0, sl
20003748:	4659      	mov	r1, fp
2000374a:	220a      	movs	r2, #10
2000374c:	2300      	movs	r3, #0
2000374e:	f001 ff39 	bl	200055c4 <__aeabi_uldivmod>
20003752:	2300      	movs	r3, #0
20003754:	4650      	mov	r0, sl
20003756:	4659      	mov	r1, fp
20003758:	f102 0c30 	add.w	ip, r2, #48	; 0x30
2000375c:	220a      	movs	r2, #10
2000375e:	f804 cd01 	strb.w	ip, [r4, #-1]!
20003762:	f001 ff2f 	bl	200055c4 <__aeabi_uldivmod>
20003766:	2209      	movs	r2, #9
20003768:	2300      	movs	r3, #0
2000376a:	4682      	mov	sl, r0
2000376c:	468b      	mov	fp, r1
2000376e:	4552      	cmp	r2, sl
20003770:	eb73 030b 	sbcs.w	r3, r3, fp
20003774:	d3e7      	bcc.n	20003746 <_vfiprintf_r+0xa5a>
20003776:	463b      	mov	r3, r7
20003778:	4647      	mov	r7, r8
2000377a:	46a0      	mov	r8, r4
2000377c:	461c      	mov	r4, r3
2000377e:	f108 30ff 	add.w	r0, r8, #4294967295
20003782:	f10a 0a30 	add.w	sl, sl, #48	; 0x30
20003786:	9008      	str	r0, [sp, #32]
20003788:	f808 ac01 	strb.w	sl, [r8, #-1]
2000378c:	990d      	ldr	r1, [sp, #52]	; 0x34
2000378e:	1a09      	subs	r1, r1, r0
20003790:	9105      	str	r1, [sp, #20]
20003792:	e69f      	b.n	200034d4 <_vfiprintf_r+0x7e8>
20003794:	9901      	ldr	r1, [sp, #4]
20003796:	f011 0f10 	tst.w	r1, #16
2000379a:	d17c      	bne.n	20003896 <_vfiprintf_r+0xbaa>
2000379c:	9a01      	ldr	r2, [sp, #4]
2000379e:	f012 0f40 	tst.w	r2, #64	; 0x40
200037a2:	d078      	beq.n	20003896 <_vfiprintf_r+0xbaa>
200037a4:	f8bb a000 	ldrh.w	sl, [fp]
200037a8:	2101      	movs	r1, #1
200037aa:	f10b 0b04 	add.w	fp, fp, #4
200037ae:	f8cd b00c 	str.w	fp, [sp, #12]
200037b2:	f1ba 0200 	subs.w	r2, sl, #0
200037b6:	bf18      	it	ne
200037b8:	2201      	movne	r2, #1
200037ba:	46d2      	mov	sl, sl
200037bc:	f04f 0b00 	mov.w	fp, #0
200037c0:	f7ff bbab 	b.w	20002f1a <_vfiprintf_r+0x22e>
200037c4:	9901      	ldr	r1, [sp, #4]
200037c6:	f011 0f10 	tst.w	r1, #16
200037ca:	d146      	bne.n	2000385a <_vfiprintf_r+0xb6e>
200037cc:	9a01      	ldr	r2, [sp, #4]
200037ce:	f012 0f40 	tst.w	r2, #64	; 0x40
200037d2:	d042      	beq.n	2000385a <_vfiprintf_r+0xb6e>
200037d4:	f9bb a000 	ldrsh.w	sl, [fp]
200037d8:	f10b 0b04 	add.w	fp, fp, #4
200037dc:	f8cd b00c 	str.w	fp, [sp, #12]
200037e0:	46d2      	mov	sl, sl
200037e2:	ea4f 7bea 	mov.w	fp, sl, asr #31
200037e6:	f7ff bbf6 	b.w	20002fd6 <_vfiprintf_r+0x2ea>
200037ea:	9a01      	ldr	r2, [sp, #4]
200037ec:	f012 0310 	ands.w	r3, r2, #16
200037f0:	d16a      	bne.n	200038c8 <_vfiprintf_r+0xbdc>
200037f2:	f8dd c004 	ldr.w	ip, [sp, #4]
200037f6:	f01c 0140 	ands.w	r1, ip, #64	; 0x40
200037fa:	d065      	beq.n	200038c8 <_vfiprintf_r+0xbdc>
200037fc:	f8bb a000 	ldrh.w	sl, [fp]
20003800:	4619      	mov	r1, r3
20003802:	f10b 0b04 	add.w	fp, fp, #4
20003806:	f8cd b00c 	str.w	fp, [sp, #12]
2000380a:	f1ba 0200 	subs.w	r2, sl, #0
2000380e:	bf18      	it	ne
20003810:	2201      	movne	r2, #1
20003812:	46d2      	mov	sl, sl
20003814:	f04f 0b00 	mov.w	fp, #0
20003818:	f7ff bb7f 	b.w	20002f1a <_vfiprintf_r+0x22e>
2000381c:	9a01      	ldr	r2, [sp, #4]
2000381e:	2102      	movs	r1, #2
20003820:	f88d 3515 	strb.w	r3, [sp, #1301]	; 0x515
20003824:	2330      	movs	r3, #48	; 0x30
20003826:	f042 0202 	orr.w	r2, r2, #2
2000382a:	f88d 3514 	strb.w	r3, [sp, #1300]	; 0x514
2000382e:	9201      	str	r2, [sp, #4]
20003830:	2201      	movs	r2, #1
20003832:	f7ff bb72 	b.w	20002f1a <_vfiprintf_r+0x22e>
20003836:	9802      	ldr	r0, [sp, #8]
20003838:	4649      	mov	r1, r9
2000383a:	f50d 62a1 	add.w	r2, sp, #1288	; 0x508
2000383e:	f7ff fa47 	bl	20002cd0 <__sprint_r>
20003842:	2800      	cmp	r0, #0
20003844:	f47f ae63 	bne.w	2000350e <_vfiprintf_r+0x822>
20003848:	f8dd 3510 	ldr.w	r3, [sp, #1296]	; 0x510
2000384c:	f50d 6494 	add.w	r4, sp, #1184	; 0x4a0
20003850:	e54e      	b.n	200032f0 <_vfiprintf_r+0x604>
20003852:	980d      	ldr	r0, [sp, #52]	; 0x34
20003854:	1a40      	subs	r0, r0, r1
20003856:	9005      	str	r0, [sp, #20]
20003858:	e63c      	b.n	200034d4 <_vfiprintf_r+0x7e8>
2000385a:	f8db 3000 	ldr.w	r3, [fp]
2000385e:	f10b 0b04 	add.w	fp, fp, #4
20003862:	f8cd b00c 	str.w	fp, [sp, #12]
20003866:	469a      	mov	sl, r3
20003868:	ea4f 7bea 	mov.w	fp, sl, asr #31
2000386c:	f1ba 0f00 	cmp.w	sl, #0
20003870:	f17b 0300 	sbcs.w	r3, fp, #0
20003874:	f6bf abb5 	bge.w	20002fe2 <_vfiprintf_r+0x2f6>
20003878:	f1da 0a00 	rsbs	sl, sl, #0
2000387c:	eb6b 0b4b 	sbc.w	fp, fp, fp, lsl #1
20003880:	232d      	movs	r3, #45	; 0x2d
20003882:	ea5a 000b 	orrs.w	r0, sl, fp
20003886:	f88d 3517 	strb.w	r3, [sp, #1303]	; 0x517
2000388a:	bf0c      	ite	eq
2000388c:	2200      	moveq	r2, #0
2000388e:	2201      	movne	r2, #1
20003890:	2101      	movs	r1, #1
20003892:	f7ff bb46 	b.w	20002f22 <_vfiprintf_r+0x236>
20003896:	f8db 3000 	ldr.w	r3, [fp]
2000389a:	2101      	movs	r1, #1
2000389c:	f10b 0b04 	add.w	fp, fp, #4
200038a0:	f8cd b00c 	str.w	fp, [sp, #12]
200038a4:	1e1a      	subs	r2, r3, #0
200038a6:	bf18      	it	ne
200038a8:	2201      	movne	r2, #1
200038aa:	469a      	mov	sl, r3
200038ac:	f04f 0b00 	mov.w	fp, #0
200038b0:	f7ff bb33 	b.w	20002f1a <_vfiprintf_r+0x22e>
200038b4:	f8db 2000 	ldr.w	r2, [fp]
200038b8:	f10b 0b04 	add.w	fp, fp, #4
200038bc:	f8cd b00c 	str.w	fp, [sp, #12]
200038c0:	4692      	mov	sl, r2
200038c2:	f04f 0b00 	mov.w	fp, #0
200038c6:	e49d      	b.n	20003204 <_vfiprintf_r+0x518>
200038c8:	f8db 3000 	ldr.w	r3, [fp]
200038cc:	f10b 0b04 	add.w	fp, fp, #4
200038d0:	f8cd b00c 	str.w	fp, [sp, #12]
200038d4:	1e1a      	subs	r2, r3, #0
200038d6:	bf18      	it	ne
200038d8:	2201      	movne	r2, #1
200038da:	469a      	mov	sl, r3
200038dc:	f04f 0b00 	mov.w	fp, #0
200038e0:	f7ff bb1b 	b.w	20002f1a <_vfiprintf_r+0x22e>
200038e4:	782b      	ldrb	r3, [r5, #0]
200038e6:	462a      	mov	r2, r5
200038e8:	f7ff ba9d 	b.w	20002e26 <_vfiprintf_r+0x13a>
200038ec:	f8db 3000 	ldr.w	r3, [fp]
200038f0:	f10b 0b04 	add.w	fp, fp, #4
200038f4:	9a06      	ldr	r2, [sp, #24]
200038f6:	4610      	mov	r0, r2
200038f8:	ea4f 71e0 	mov.w	r1, r0, asr #31
200038fc:	e9c3 0100 	strd	r0, r1, [r3]
20003900:	f7ff ba4c 	b.w	20002d9c <_vfiprintf_r+0xb0>
20003904:	9801      	ldr	r0, [sp, #4]
20003906:	1c6a      	adds	r2, r5, #1
20003908:	f040 0020 	orr.w	r0, r0, #32
2000390c:	9001      	str	r0, [sp, #4]
2000390e:	786b      	ldrb	r3, [r5, #1]
20003910:	f7ff ba89 	b.w	20002e26 <_vfiprintf_r+0x13a>
20003914:	f8db 3000 	ldr.w	r3, [fp]
20003918:	f10b 0b04 	add.w	fp, fp, #4
2000391c:	9806      	ldr	r0, [sp, #24]
2000391e:	6018      	str	r0, [r3, #0]
20003920:	f7ff ba3c 	b.w	20002d9c <_vfiprintf_r+0xb0>
20003924:	2200      	movs	r2, #0
20003926:	9705      	str	r7, [sp, #20]
20003928:	9207      	str	r2, [sp, #28]
2000392a:	e5d6      	b.n	200034da <_vfiprintf_r+0x7ee>
2000392c:	9902      	ldr	r1, [sp, #8]
2000392e:	688e      	ldr	r6, [r1, #8]
20003930:	f7ff ba00 	b.w	20002d34 <_vfiprintf_r+0x48>
20003934:	9802      	ldr	r0, [sp, #8]
20003936:	4649      	mov	r1, r9
20003938:	f50d 62a1 	add.w	r2, sp, #1288	; 0x508
2000393c:	f7ff f9c8 	bl	20002cd0 <__sprint_r>
20003940:	2800      	cmp	r0, #0
20003942:	f47f ade4 	bne.w	2000350e <_vfiprintf_r+0x822>
20003946:	f8dd 3510 	ldr.w	r3, [sp, #1296]	; 0x510
2000394a:	f50d 6494 	add.w	r4, sp, #1184	; 0x4a0
2000394e:	e4fe      	b.n	2000334e <_vfiprintf_r+0x662>
20003950:	f8dd 3510 	ldr.w	r3, [sp, #1296]	; 0x510
20003954:	464e      	mov	r6, r9
20003956:	2b00      	cmp	r3, #0
20003958:	f43f adda 	beq.w	20003510 <_vfiprintf_r+0x824>
2000395c:	9802      	ldr	r0, [sp, #8]
2000395e:	4649      	mov	r1, r9
20003960:	f50d 62a1 	add.w	r2, sp, #1288	; 0x508
20003964:	f7ff f9b4 	bl	20002cd0 <__sprint_r>
20003968:	e5d2      	b.n	20003510 <_vfiprintf_r+0x824>
2000396a:	2100      	movs	r1, #0
2000396c:	9107      	str	r1, [sp, #28]
2000396e:	f001 fd29 	bl	200053c4 <strlen>
20003972:	9005      	str	r0, [sp, #20]
20003974:	e5b1      	b.n	200034da <_vfiprintf_r+0x7ee>
20003976:	2f06      	cmp	r7, #6
20003978:	bf28      	it	cs
2000397a:	2706      	movcs	r7, #6
2000397c:	f246 43cc 	movw	r3, #25804	; 0x64cc
20003980:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003984:	ea27 7ce7 	bic.w	ip, r7, r7, asr #31
20003988:	9705      	str	r7, [sp, #20]
2000398a:	9308      	str	r3, [sp, #32]
2000398c:	f8cd c00c 	str.w	ip, [sp, #12]
20003990:	f7ff bbca 	b.w	20003128 <_vfiprintf_r+0x43c>
20003994:	2700      	movs	r7, #0
20003996:	4615      	mov	r5, r2
20003998:	f7ff ba46 	b.w	20002e28 <_vfiprintf_r+0x13c>
2000399c:	f246 4284 	movw	r2, #25732	; 0x6484
200039a0:	f8dd 3510 	ldr.w	r3, [sp, #1296]	; 0x510
200039a4:	f2c2 0200 	movt	r2, #8192	; 0x2000
200039a8:	9209      	str	r2, [sp, #36]	; 0x24
200039aa:	e402      	b.n	200031b2 <_vfiprintf_r+0x4c6>
200039ac:	9a0d      	ldr	r2, [sp, #52]	; 0x34
200039ae:	9908      	ldr	r1, [sp, #32]
200039b0:	1a51      	subs	r1, r2, r1
200039b2:	9105      	str	r1, [sp, #20]
200039b4:	e58e      	b.n	200034d4 <_vfiprintf_r+0x7e8>
200039b6:	9802      	ldr	r0, [sp, #8]
200039b8:	4631      	mov	r1, r6
200039ba:	f000 f825 	bl	20003a08 <__swsetup_r>
200039be:	2800      	cmp	r0, #0
200039c0:	f47f adaa 	bne.w	20003518 <_vfiprintf_r+0x82c>
200039c4:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
200039c8:	fa1f f38c 	uxth.w	r3, ip
200039cc:	f7ff b9cb 	b.w	20002d66 <_vfiprintf_r+0x7a>
200039d0:	f8db 7000 	ldr.w	r7, [fp]
200039d4:	f10b 0b04 	add.w	fp, fp, #4
200039d8:	7813      	ldrb	r3, [r2, #0]
200039da:	2f00      	cmp	r7, #0
200039dc:	bfb8      	it	lt
200039de:	f04f 37ff 	movlt.w	r7, #4294967295
200039e2:	f7ff ba20 	b.w	20002e26 <_vfiprintf_r+0x13a>
200039e6:	bf00      	nop
200039e8:	20006494 	.word	0x20006494

200039ec <vfiprintf>:
200039ec:	b410      	push	{r4}
200039ee:	f246 54ac 	movw	r4, #26028	; 0x65ac
200039f2:	f2c2 0400 	movt	r4, #8192	; 0x2000
200039f6:	468c      	mov	ip, r1
200039f8:	4613      	mov	r3, r2
200039fa:	4601      	mov	r1, r0
200039fc:	4662      	mov	r2, ip
200039fe:	6820      	ldr	r0, [r4, #0]
20003a00:	bc10      	pop	{r4}
20003a02:	f7ff b973 	b.w	20002cec <_vfiprintf_r>
20003a06:	bf00      	nop

20003a08 <__swsetup_r>:
20003a08:	b570      	push	{r4, r5, r6, lr}
20003a0a:	f246 55ac 	movw	r5, #26028	; 0x65ac
20003a0e:	f2c2 0500 	movt	r5, #8192	; 0x2000
20003a12:	4606      	mov	r6, r0
20003a14:	460c      	mov	r4, r1
20003a16:	6828      	ldr	r0, [r5, #0]
20003a18:	b110      	cbz	r0, 20003a20 <__swsetup_r+0x18>
20003a1a:	6983      	ldr	r3, [r0, #24]
20003a1c:	2b00      	cmp	r3, #0
20003a1e:	d036      	beq.n	20003a8e <__swsetup_r+0x86>
20003a20:	f246 43d4 	movw	r3, #25812	; 0x64d4
20003a24:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003a28:	429c      	cmp	r4, r3
20003a2a:	d038      	beq.n	20003a9e <__swsetup_r+0x96>
20003a2c:	f246 43f4 	movw	r3, #25844	; 0x64f4
20003a30:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003a34:	429c      	cmp	r4, r3
20003a36:	d041      	beq.n	20003abc <__swsetup_r+0xb4>
20003a38:	f246 5314 	movw	r3, #25876	; 0x6514
20003a3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003a40:	429c      	cmp	r4, r3
20003a42:	bf04      	itt	eq
20003a44:	682b      	ldreq	r3, [r5, #0]
20003a46:	68dc      	ldreq	r4, [r3, #12]
20003a48:	89a2      	ldrh	r2, [r4, #12]
20003a4a:	4611      	mov	r1, r2
20003a4c:	b293      	uxth	r3, r2
20003a4e:	f013 0f08 	tst.w	r3, #8
20003a52:	4618      	mov	r0, r3
20003a54:	bf18      	it	ne
20003a56:	6922      	ldrne	r2, [r4, #16]
20003a58:	d033      	beq.n	20003ac2 <__swsetup_r+0xba>
20003a5a:	b31a      	cbz	r2, 20003aa4 <__swsetup_r+0x9c>
20003a5c:	f013 0101 	ands.w	r1, r3, #1
20003a60:	d007      	beq.n	20003a72 <__swsetup_r+0x6a>
20003a62:	6963      	ldr	r3, [r4, #20]
20003a64:	2100      	movs	r1, #0
20003a66:	60a1      	str	r1, [r4, #8]
20003a68:	425b      	negs	r3, r3
20003a6a:	61a3      	str	r3, [r4, #24]
20003a6c:	b142      	cbz	r2, 20003a80 <__swsetup_r+0x78>
20003a6e:	2000      	movs	r0, #0
20003a70:	bd70      	pop	{r4, r5, r6, pc}
20003a72:	f013 0f02 	tst.w	r3, #2
20003a76:	bf08      	it	eq
20003a78:	6961      	ldreq	r1, [r4, #20]
20003a7a:	60a1      	str	r1, [r4, #8]
20003a7c:	2a00      	cmp	r2, #0
20003a7e:	d1f6      	bne.n	20003a6e <__swsetup_r+0x66>
20003a80:	89a3      	ldrh	r3, [r4, #12]
20003a82:	f013 0f80 	tst.w	r3, #128	; 0x80
20003a86:	d0f2      	beq.n	20003a6e <__swsetup_r+0x66>
20003a88:	f04f 30ff 	mov.w	r0, #4294967295
20003a8c:	bd70      	pop	{r4, r5, r6, pc}
20003a8e:	f000 f9b5 	bl	20003dfc <__sinit>
20003a92:	f246 43d4 	movw	r3, #25812	; 0x64d4
20003a96:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003a9a:	429c      	cmp	r4, r3
20003a9c:	d1c6      	bne.n	20003a2c <__swsetup_r+0x24>
20003a9e:	682b      	ldr	r3, [r5, #0]
20003aa0:	685c      	ldr	r4, [r3, #4]
20003aa2:	e7d1      	b.n	20003a48 <__swsetup_r+0x40>
20003aa4:	f403 7120 	and.w	r1, r3, #640	; 0x280
20003aa8:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
20003aac:	d0d6      	beq.n	20003a5c <__swsetup_r+0x54>
20003aae:	4630      	mov	r0, r6
20003ab0:	4621      	mov	r1, r4
20003ab2:	f000 fcf1 	bl	20004498 <__smakebuf_r>
20003ab6:	89a3      	ldrh	r3, [r4, #12]
20003ab8:	6922      	ldr	r2, [r4, #16]
20003aba:	e7cf      	b.n	20003a5c <__swsetup_r+0x54>
20003abc:	682b      	ldr	r3, [r5, #0]
20003abe:	689c      	ldr	r4, [r3, #8]
20003ac0:	e7c2      	b.n	20003a48 <__swsetup_r+0x40>
20003ac2:	f013 0f10 	tst.w	r3, #16
20003ac6:	d0df      	beq.n	20003a88 <__swsetup_r+0x80>
20003ac8:	f013 0f04 	tst.w	r3, #4
20003acc:	bf08      	it	eq
20003ace:	6922      	ldreq	r2, [r4, #16]
20003ad0:	d017      	beq.n	20003b02 <__swsetup_r+0xfa>
20003ad2:	6b61      	ldr	r1, [r4, #52]	; 0x34
20003ad4:	b151      	cbz	r1, 20003aec <__swsetup_r+0xe4>
20003ad6:	f104 0344 	add.w	r3, r4, #68	; 0x44
20003ada:	4299      	cmp	r1, r3
20003adc:	d003      	beq.n	20003ae6 <__swsetup_r+0xde>
20003ade:	4630      	mov	r0, r6
20003ae0:	f000 fa10 	bl	20003f04 <_free_r>
20003ae4:	89a2      	ldrh	r2, [r4, #12]
20003ae6:	b290      	uxth	r0, r2
20003ae8:	2300      	movs	r3, #0
20003aea:	6363      	str	r3, [r4, #52]	; 0x34
20003aec:	6922      	ldr	r2, [r4, #16]
20003aee:	f64f 71db 	movw	r1, #65499	; 0xffdb
20003af2:	f2c0 0100 	movt	r1, #0
20003af6:	2300      	movs	r3, #0
20003af8:	ea00 0101 	and.w	r1, r0, r1
20003afc:	6063      	str	r3, [r4, #4]
20003afe:	81a1      	strh	r1, [r4, #12]
20003b00:	6022      	str	r2, [r4, #0]
20003b02:	f041 0308 	orr.w	r3, r1, #8
20003b06:	81a3      	strh	r3, [r4, #12]
20003b08:	b29b      	uxth	r3, r3
20003b0a:	e7a6      	b.n	20003a5a <__swsetup_r+0x52>

20003b0c <abort>:
20003b0c:	b508      	push	{r3, lr}
20003b0e:	2006      	movs	r0, #6
20003b10:	f001 fb7e 	bl	20005210 <raise>
20003b14:	2001      	movs	r0, #1
20003b16:	f7fc ff71 	bl	200009fc <_exit>
20003b1a:	bf00      	nop

20003b1c <_fflush_r>:
20003b1c:	690b      	ldr	r3, [r1, #16]
20003b1e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20003b22:	460c      	mov	r4, r1
20003b24:	4680      	mov	r8, r0
20003b26:	2b00      	cmp	r3, #0
20003b28:	d071      	beq.n	20003c0e <_fflush_r+0xf2>
20003b2a:	b110      	cbz	r0, 20003b32 <_fflush_r+0x16>
20003b2c:	6983      	ldr	r3, [r0, #24]
20003b2e:	2b00      	cmp	r3, #0
20003b30:	d078      	beq.n	20003c24 <_fflush_r+0x108>
20003b32:	f246 43d4 	movw	r3, #25812	; 0x64d4
20003b36:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003b3a:	429c      	cmp	r4, r3
20003b3c:	bf08      	it	eq
20003b3e:	f8d8 4004 	ldreq.w	r4, [r8, #4]
20003b42:	d010      	beq.n	20003b66 <_fflush_r+0x4a>
20003b44:	f246 43f4 	movw	r3, #25844	; 0x64f4
20003b48:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003b4c:	429c      	cmp	r4, r3
20003b4e:	bf08      	it	eq
20003b50:	f8d8 4008 	ldreq.w	r4, [r8, #8]
20003b54:	d007      	beq.n	20003b66 <_fflush_r+0x4a>
20003b56:	f246 5314 	movw	r3, #25876	; 0x6514
20003b5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003b5e:	429c      	cmp	r4, r3
20003b60:	bf08      	it	eq
20003b62:	f8d8 400c 	ldreq.w	r4, [r8, #12]
20003b66:	89a3      	ldrh	r3, [r4, #12]
20003b68:	b21a      	sxth	r2, r3
20003b6a:	f012 0f08 	tst.w	r2, #8
20003b6e:	d135      	bne.n	20003bdc <_fflush_r+0xc0>
20003b70:	6862      	ldr	r2, [r4, #4]
20003b72:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
20003b76:	81a3      	strh	r3, [r4, #12]
20003b78:	2a00      	cmp	r2, #0
20003b7a:	dd5e      	ble.n	20003c3a <_fflush_r+0x11e>
20003b7c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
20003b7e:	2e00      	cmp	r6, #0
20003b80:	d045      	beq.n	20003c0e <_fflush_r+0xf2>
20003b82:	b29b      	uxth	r3, r3
20003b84:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
20003b88:	bf18      	it	ne
20003b8a:	6d65      	ldrne	r5, [r4, #84]	; 0x54
20003b8c:	d059      	beq.n	20003c42 <_fflush_r+0x126>
20003b8e:	f013 0f04 	tst.w	r3, #4
20003b92:	d14a      	bne.n	20003c2a <_fflush_r+0x10e>
20003b94:	2300      	movs	r3, #0
20003b96:	4640      	mov	r0, r8
20003b98:	6a21      	ldr	r1, [r4, #32]
20003b9a:	462a      	mov	r2, r5
20003b9c:	47b0      	blx	r6
20003b9e:	4285      	cmp	r5, r0
20003ba0:	d138      	bne.n	20003c14 <_fflush_r+0xf8>
20003ba2:	89a1      	ldrh	r1, [r4, #12]
20003ba4:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
20003ba8:	6922      	ldr	r2, [r4, #16]
20003baa:	f2c0 0300 	movt	r3, #0
20003bae:	ea01 0303 	and.w	r3, r1, r3
20003bb2:	2100      	movs	r1, #0
20003bb4:	6061      	str	r1, [r4, #4]
20003bb6:	f413 5f80 	tst.w	r3, #4096	; 0x1000
20003bba:	6b61      	ldr	r1, [r4, #52]	; 0x34
20003bbc:	81a3      	strh	r3, [r4, #12]
20003bbe:	6022      	str	r2, [r4, #0]
20003bc0:	bf18      	it	ne
20003bc2:	6565      	strne	r5, [r4, #84]	; 0x54
20003bc4:	b319      	cbz	r1, 20003c0e <_fflush_r+0xf2>
20003bc6:	f104 0344 	add.w	r3, r4, #68	; 0x44
20003bca:	4299      	cmp	r1, r3
20003bcc:	d002      	beq.n	20003bd4 <_fflush_r+0xb8>
20003bce:	4640      	mov	r0, r8
20003bd0:	f000 f998 	bl	20003f04 <_free_r>
20003bd4:	2000      	movs	r0, #0
20003bd6:	6360      	str	r0, [r4, #52]	; 0x34
20003bd8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20003bdc:	6926      	ldr	r6, [r4, #16]
20003bde:	b1b6      	cbz	r6, 20003c0e <_fflush_r+0xf2>
20003be0:	6825      	ldr	r5, [r4, #0]
20003be2:	6026      	str	r6, [r4, #0]
20003be4:	1bad      	subs	r5, r5, r6
20003be6:	f012 0f03 	tst.w	r2, #3
20003bea:	bf0c      	ite	eq
20003bec:	6963      	ldreq	r3, [r4, #20]
20003bee:	2300      	movne	r3, #0
20003bf0:	60a3      	str	r3, [r4, #8]
20003bf2:	e00a      	b.n	20003c0a <_fflush_r+0xee>
20003bf4:	4632      	mov	r2, r6
20003bf6:	462b      	mov	r3, r5
20003bf8:	6aa7      	ldr	r7, [r4, #40]	; 0x28
20003bfa:	4640      	mov	r0, r8
20003bfc:	6a21      	ldr	r1, [r4, #32]
20003bfe:	47b8      	blx	r7
20003c00:	2800      	cmp	r0, #0
20003c02:	ebc0 0505 	rsb	r5, r0, r5
20003c06:	4406      	add	r6, r0
20003c08:	dd04      	ble.n	20003c14 <_fflush_r+0xf8>
20003c0a:	2d00      	cmp	r5, #0
20003c0c:	dcf2      	bgt.n	20003bf4 <_fflush_r+0xd8>
20003c0e:	2000      	movs	r0, #0
20003c10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20003c14:	89a3      	ldrh	r3, [r4, #12]
20003c16:	f04f 30ff 	mov.w	r0, #4294967295
20003c1a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20003c1e:	81a3      	strh	r3, [r4, #12]
20003c20:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20003c24:	f000 f8ea 	bl	20003dfc <__sinit>
20003c28:	e783      	b.n	20003b32 <_fflush_r+0x16>
20003c2a:	6862      	ldr	r2, [r4, #4]
20003c2c:	6b63      	ldr	r3, [r4, #52]	; 0x34
20003c2e:	1aad      	subs	r5, r5, r2
20003c30:	2b00      	cmp	r3, #0
20003c32:	d0af      	beq.n	20003b94 <_fflush_r+0x78>
20003c34:	6c23      	ldr	r3, [r4, #64]	; 0x40
20003c36:	1aed      	subs	r5, r5, r3
20003c38:	e7ac      	b.n	20003b94 <_fflush_r+0x78>
20003c3a:	6c22      	ldr	r2, [r4, #64]	; 0x40
20003c3c:	2a00      	cmp	r2, #0
20003c3e:	dc9d      	bgt.n	20003b7c <_fflush_r+0x60>
20003c40:	e7e5      	b.n	20003c0e <_fflush_r+0xf2>
20003c42:	2301      	movs	r3, #1
20003c44:	4640      	mov	r0, r8
20003c46:	6a21      	ldr	r1, [r4, #32]
20003c48:	47b0      	blx	r6
20003c4a:	f1b0 3fff 	cmp.w	r0, #4294967295
20003c4e:	4605      	mov	r5, r0
20003c50:	d002      	beq.n	20003c58 <_fflush_r+0x13c>
20003c52:	89a3      	ldrh	r3, [r4, #12]
20003c54:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
20003c56:	e79a      	b.n	20003b8e <_fflush_r+0x72>
20003c58:	f8d8 3000 	ldr.w	r3, [r8]
20003c5c:	2b1d      	cmp	r3, #29
20003c5e:	d0d6      	beq.n	20003c0e <_fflush_r+0xf2>
20003c60:	89a3      	ldrh	r3, [r4, #12]
20003c62:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20003c66:	81a3      	strh	r3, [r4, #12]
20003c68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

20003c6c <fflush>:
20003c6c:	4601      	mov	r1, r0
20003c6e:	b128      	cbz	r0, 20003c7c <fflush+0x10>
20003c70:	f246 53ac 	movw	r3, #26028	; 0x65ac
20003c74:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003c78:	6818      	ldr	r0, [r3, #0]
20003c7a:	e74f      	b.n	20003b1c <_fflush_r>
20003c7c:	f246 437c 	movw	r3, #25724	; 0x647c
20003c80:	f643 311d 	movw	r1, #15133	; 0x3b1d
20003c84:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003c88:	f2c2 0100 	movt	r1, #8192	; 0x2000
20003c8c:	6818      	ldr	r0, [r3, #0]
20003c8e:	f000 bbb3 	b.w	200043f8 <_fwalk_reent>
20003c92:	bf00      	nop

20003c94 <__sfp_lock_acquire>:
20003c94:	4770      	bx	lr
20003c96:	bf00      	nop

20003c98 <__sfp_lock_release>:
20003c98:	4770      	bx	lr
20003c9a:	bf00      	nop

20003c9c <__sinit_lock_acquire>:
20003c9c:	4770      	bx	lr
20003c9e:	bf00      	nop

20003ca0 <__sinit_lock_release>:
20003ca0:	4770      	bx	lr
20003ca2:	bf00      	nop

20003ca4 <__fp_lock>:
20003ca4:	2000      	movs	r0, #0
20003ca6:	4770      	bx	lr

20003ca8 <__fp_unlock>:
20003ca8:	2000      	movs	r0, #0
20003caa:	4770      	bx	lr

20003cac <__fp_unlock_all>:
20003cac:	f246 53ac 	movw	r3, #26028	; 0x65ac
20003cb0:	f643 41a9 	movw	r1, #15529	; 0x3ca9
20003cb4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003cb8:	f2c2 0100 	movt	r1, #8192	; 0x2000
20003cbc:	6818      	ldr	r0, [r3, #0]
20003cbe:	f000 bbc5 	b.w	2000444c <_fwalk>
20003cc2:	bf00      	nop

20003cc4 <__fp_lock_all>:
20003cc4:	f246 53ac 	movw	r3, #26028	; 0x65ac
20003cc8:	f643 41a5 	movw	r1, #15525	; 0x3ca5
20003ccc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003cd0:	f2c2 0100 	movt	r1, #8192	; 0x2000
20003cd4:	6818      	ldr	r0, [r3, #0]
20003cd6:	f000 bbb9 	b.w	2000444c <_fwalk>
20003cda:	bf00      	nop

20003cdc <_cleanup_r>:
20003cdc:	f245 5109 	movw	r1, #21769	; 0x5509
20003ce0:	f2c2 0100 	movt	r1, #8192	; 0x2000
20003ce4:	f000 bbb2 	b.w	2000444c <_fwalk>

20003ce8 <_cleanup>:
20003ce8:	f246 437c 	movw	r3, #25724	; 0x647c
20003cec:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003cf0:	6818      	ldr	r0, [r3, #0]
20003cf2:	e7f3      	b.n	20003cdc <_cleanup_r>

20003cf4 <std>:
20003cf4:	b510      	push	{r4, lr}
20003cf6:	4604      	mov	r4, r0
20003cf8:	2300      	movs	r3, #0
20003cfa:	305c      	adds	r0, #92	; 0x5c
20003cfc:	81a1      	strh	r1, [r4, #12]
20003cfe:	4619      	mov	r1, r3
20003d00:	81e2      	strh	r2, [r4, #14]
20003d02:	2208      	movs	r2, #8
20003d04:	6023      	str	r3, [r4, #0]
20003d06:	6063      	str	r3, [r4, #4]
20003d08:	60a3      	str	r3, [r4, #8]
20003d0a:	6663      	str	r3, [r4, #100]	; 0x64
20003d0c:	6123      	str	r3, [r4, #16]
20003d0e:	6163      	str	r3, [r4, #20]
20003d10:	61a3      	str	r3, [r4, #24]
20003d12:	f7fe ff73 	bl	20002bfc <memset>
20003d16:	f245 30a1 	movw	r0, #21409	; 0x53a1
20003d1a:	f245 3165 	movw	r1, #21349	; 0x5365
20003d1e:	f245 323d 	movw	r2, #21309	; 0x533d
20003d22:	f245 3335 	movw	r3, #21301	; 0x5335
20003d26:	f2c2 0000 	movt	r0, #8192	; 0x2000
20003d2a:	f2c2 0100 	movt	r1, #8192	; 0x2000
20003d2e:	f2c2 0200 	movt	r2, #8192	; 0x2000
20003d32:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003d36:	6260      	str	r0, [r4, #36]	; 0x24
20003d38:	62a1      	str	r1, [r4, #40]	; 0x28
20003d3a:	62e2      	str	r2, [r4, #44]	; 0x2c
20003d3c:	6323      	str	r3, [r4, #48]	; 0x30
20003d3e:	6224      	str	r4, [r4, #32]
20003d40:	bd10      	pop	{r4, pc}
20003d42:	bf00      	nop

20003d44 <__sfmoreglue>:
20003d44:	b570      	push	{r4, r5, r6, lr}
20003d46:	2568      	movs	r5, #104	; 0x68
20003d48:	460e      	mov	r6, r1
20003d4a:	fb05 f501 	mul.w	r5, r5, r1
20003d4e:	f105 010c 	add.w	r1, r5, #12
20003d52:	f000 fc0f 	bl	20004574 <_malloc_r>
20003d56:	4604      	mov	r4, r0
20003d58:	b148      	cbz	r0, 20003d6e <__sfmoreglue+0x2a>
20003d5a:	f100 030c 	add.w	r3, r0, #12
20003d5e:	2100      	movs	r1, #0
20003d60:	6046      	str	r6, [r0, #4]
20003d62:	462a      	mov	r2, r5
20003d64:	4618      	mov	r0, r3
20003d66:	6021      	str	r1, [r4, #0]
20003d68:	60a3      	str	r3, [r4, #8]
20003d6a:	f7fe ff47 	bl	20002bfc <memset>
20003d6e:	4620      	mov	r0, r4
20003d70:	bd70      	pop	{r4, r5, r6, pc}
20003d72:	bf00      	nop

20003d74 <__sfp>:
20003d74:	f246 437c 	movw	r3, #25724	; 0x647c
20003d78:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003d7c:	b570      	push	{r4, r5, r6, lr}
20003d7e:	681d      	ldr	r5, [r3, #0]
20003d80:	4606      	mov	r6, r0
20003d82:	69ab      	ldr	r3, [r5, #24]
20003d84:	2b00      	cmp	r3, #0
20003d86:	d02a      	beq.n	20003dde <__sfp+0x6a>
20003d88:	35d8      	adds	r5, #216	; 0xd8
20003d8a:	686b      	ldr	r3, [r5, #4]
20003d8c:	68ac      	ldr	r4, [r5, #8]
20003d8e:	3b01      	subs	r3, #1
20003d90:	d503      	bpl.n	20003d9a <__sfp+0x26>
20003d92:	e020      	b.n	20003dd6 <__sfp+0x62>
20003d94:	3468      	adds	r4, #104	; 0x68
20003d96:	3b01      	subs	r3, #1
20003d98:	d41d      	bmi.n	20003dd6 <__sfp+0x62>
20003d9a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
20003d9e:	2a00      	cmp	r2, #0
20003da0:	d1f8      	bne.n	20003d94 <__sfp+0x20>
20003da2:	2500      	movs	r5, #0
20003da4:	f04f 33ff 	mov.w	r3, #4294967295
20003da8:	6665      	str	r5, [r4, #100]	; 0x64
20003daa:	f104 005c 	add.w	r0, r4, #92	; 0x5c
20003dae:	81e3      	strh	r3, [r4, #14]
20003db0:	4629      	mov	r1, r5
20003db2:	f04f 0301 	mov.w	r3, #1
20003db6:	6025      	str	r5, [r4, #0]
20003db8:	81a3      	strh	r3, [r4, #12]
20003dba:	2208      	movs	r2, #8
20003dbc:	60a5      	str	r5, [r4, #8]
20003dbe:	6065      	str	r5, [r4, #4]
20003dc0:	6125      	str	r5, [r4, #16]
20003dc2:	6165      	str	r5, [r4, #20]
20003dc4:	61a5      	str	r5, [r4, #24]
20003dc6:	f7fe ff19 	bl	20002bfc <memset>
20003dca:	64e5      	str	r5, [r4, #76]	; 0x4c
20003dcc:	6365      	str	r5, [r4, #52]	; 0x34
20003dce:	63a5      	str	r5, [r4, #56]	; 0x38
20003dd0:	64a5      	str	r5, [r4, #72]	; 0x48
20003dd2:	4620      	mov	r0, r4
20003dd4:	bd70      	pop	{r4, r5, r6, pc}
20003dd6:	6828      	ldr	r0, [r5, #0]
20003dd8:	b128      	cbz	r0, 20003de6 <__sfp+0x72>
20003dda:	4605      	mov	r5, r0
20003ddc:	e7d5      	b.n	20003d8a <__sfp+0x16>
20003dde:	4628      	mov	r0, r5
20003de0:	f000 f80c 	bl	20003dfc <__sinit>
20003de4:	e7d0      	b.n	20003d88 <__sfp+0x14>
20003de6:	4630      	mov	r0, r6
20003de8:	2104      	movs	r1, #4
20003dea:	f7ff ffab 	bl	20003d44 <__sfmoreglue>
20003dee:	6028      	str	r0, [r5, #0]
20003df0:	2800      	cmp	r0, #0
20003df2:	d1f2      	bne.n	20003dda <__sfp+0x66>
20003df4:	230c      	movs	r3, #12
20003df6:	4604      	mov	r4, r0
20003df8:	6033      	str	r3, [r6, #0]
20003dfa:	e7ea      	b.n	20003dd2 <__sfp+0x5e>

20003dfc <__sinit>:
20003dfc:	b570      	push	{r4, r5, r6, lr}
20003dfe:	6986      	ldr	r6, [r0, #24]
20003e00:	4604      	mov	r4, r0
20003e02:	b106      	cbz	r6, 20003e06 <__sinit+0xa>
20003e04:	bd70      	pop	{r4, r5, r6, pc}
20003e06:	f643 43dd 	movw	r3, #15581	; 0x3cdd
20003e0a:	2501      	movs	r5, #1
20003e0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003e10:	f8c0 60d8 	str.w	r6, [r0, #216]	; 0xd8
20003e14:	6283      	str	r3, [r0, #40]	; 0x28
20003e16:	f8c0 60dc 	str.w	r6, [r0, #220]	; 0xdc
20003e1a:	f8c0 60e0 	str.w	r6, [r0, #224]	; 0xe0
20003e1e:	6185      	str	r5, [r0, #24]
20003e20:	f7ff ffa8 	bl	20003d74 <__sfp>
20003e24:	6060      	str	r0, [r4, #4]
20003e26:	4620      	mov	r0, r4
20003e28:	f7ff ffa4 	bl	20003d74 <__sfp>
20003e2c:	60a0      	str	r0, [r4, #8]
20003e2e:	4620      	mov	r0, r4
20003e30:	f7ff ffa0 	bl	20003d74 <__sfp>
20003e34:	4632      	mov	r2, r6
20003e36:	2104      	movs	r1, #4
20003e38:	4623      	mov	r3, r4
20003e3a:	60e0      	str	r0, [r4, #12]
20003e3c:	6860      	ldr	r0, [r4, #4]
20003e3e:	f7ff ff59 	bl	20003cf4 <std>
20003e42:	462a      	mov	r2, r5
20003e44:	68a0      	ldr	r0, [r4, #8]
20003e46:	2109      	movs	r1, #9
20003e48:	4623      	mov	r3, r4
20003e4a:	f7ff ff53 	bl	20003cf4 <std>
20003e4e:	4623      	mov	r3, r4
20003e50:	68e0      	ldr	r0, [r4, #12]
20003e52:	2112      	movs	r1, #18
20003e54:	2202      	movs	r2, #2
20003e56:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
20003e5a:	e74b      	b.n	20003cf4 <std>

20003e5c <_malloc_trim_r>:
20003e5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20003e5e:	f246 64a0 	movw	r4, #26272	; 0x66a0
20003e62:	f2c2 0400 	movt	r4, #8192	; 0x2000
20003e66:	460f      	mov	r7, r1
20003e68:	4605      	mov	r5, r0
20003e6a:	f000 ffb3 	bl	20004dd4 <__malloc_lock>
20003e6e:	68a3      	ldr	r3, [r4, #8]
20003e70:	685e      	ldr	r6, [r3, #4]
20003e72:	f026 0603 	bic.w	r6, r6, #3
20003e76:	f506 637e 	add.w	r3, r6, #4064	; 0xfe0
20003e7a:	330f      	adds	r3, #15
20003e7c:	1bdf      	subs	r7, r3, r7
20003e7e:	0b3f      	lsrs	r7, r7, #12
20003e80:	3f01      	subs	r7, #1
20003e82:	033f      	lsls	r7, r7, #12
20003e84:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
20003e88:	db07      	blt.n	20003e9a <_malloc_trim_r+0x3e>
20003e8a:	2100      	movs	r1, #0
20003e8c:	4628      	mov	r0, r5
20003e8e:	f001 f97f 	bl	20005190 <_sbrk_r>
20003e92:	68a3      	ldr	r3, [r4, #8]
20003e94:	18f3      	adds	r3, r6, r3
20003e96:	4283      	cmp	r3, r0
20003e98:	d004      	beq.n	20003ea4 <_malloc_trim_r+0x48>
20003e9a:	4628      	mov	r0, r5
20003e9c:	f000 ff9c 	bl	20004dd8 <__malloc_unlock>
20003ea0:	2000      	movs	r0, #0
20003ea2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20003ea4:	4279      	negs	r1, r7
20003ea6:	4628      	mov	r0, r5
20003ea8:	f001 f972 	bl	20005190 <_sbrk_r>
20003eac:	f1b0 3fff 	cmp.w	r0, #4294967295
20003eb0:	d010      	beq.n	20003ed4 <_malloc_trim_r+0x78>
20003eb2:	68a2      	ldr	r2, [r4, #8]
20003eb4:	f646 23c0 	movw	r3, #27328	; 0x6ac0
20003eb8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003ebc:	1bf6      	subs	r6, r6, r7
20003ebe:	f046 0601 	orr.w	r6, r6, #1
20003ec2:	4628      	mov	r0, r5
20003ec4:	6056      	str	r6, [r2, #4]
20003ec6:	681a      	ldr	r2, [r3, #0]
20003ec8:	1bd7      	subs	r7, r2, r7
20003eca:	601f      	str	r7, [r3, #0]
20003ecc:	f000 ff84 	bl	20004dd8 <__malloc_unlock>
20003ed0:	2001      	movs	r0, #1
20003ed2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20003ed4:	2100      	movs	r1, #0
20003ed6:	4628      	mov	r0, r5
20003ed8:	f001 f95a 	bl	20005190 <_sbrk_r>
20003edc:	68a3      	ldr	r3, [r4, #8]
20003ede:	1ac2      	subs	r2, r0, r3
20003ee0:	2a0f      	cmp	r2, #15
20003ee2:	ddda      	ble.n	20003e9a <_malloc_trim_r+0x3e>
20003ee4:	f646 24a8 	movw	r4, #27304	; 0x6aa8
20003ee8:	f646 21c0 	movw	r1, #27328	; 0x6ac0
20003eec:	f2c2 0400 	movt	r4, #8192	; 0x2000
20003ef0:	f2c2 0100 	movt	r1, #8192	; 0x2000
20003ef4:	f042 0201 	orr.w	r2, r2, #1
20003ef8:	6824      	ldr	r4, [r4, #0]
20003efa:	1b00      	subs	r0, r0, r4
20003efc:	6008      	str	r0, [r1, #0]
20003efe:	605a      	str	r2, [r3, #4]
20003f00:	e7cb      	b.n	20003e9a <_malloc_trim_r+0x3e>
20003f02:	bf00      	nop

20003f04 <_free_r>:
20003f04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20003f08:	4605      	mov	r5, r0
20003f0a:	460c      	mov	r4, r1
20003f0c:	2900      	cmp	r1, #0
20003f0e:	f000 8088 	beq.w	20004022 <_free_r+0x11e>
20003f12:	f000 ff5f 	bl	20004dd4 <__malloc_lock>
20003f16:	f1a4 0208 	sub.w	r2, r4, #8
20003f1a:	f246 60a0 	movw	r0, #26272	; 0x66a0
20003f1e:	6856      	ldr	r6, [r2, #4]
20003f20:	f2c2 0000 	movt	r0, #8192	; 0x2000
20003f24:	f026 0301 	bic.w	r3, r6, #1
20003f28:	f8d0 c008 	ldr.w	ip, [r0, #8]
20003f2c:	18d1      	adds	r1, r2, r3
20003f2e:	458c      	cmp	ip, r1
20003f30:	684f      	ldr	r7, [r1, #4]
20003f32:	f027 0703 	bic.w	r7, r7, #3
20003f36:	f000 8095 	beq.w	20004064 <_free_r+0x160>
20003f3a:	f016 0601 	ands.w	r6, r6, #1
20003f3e:	604f      	str	r7, [r1, #4]
20003f40:	d05f      	beq.n	20004002 <_free_r+0xfe>
20003f42:	2600      	movs	r6, #0
20003f44:	19cc      	adds	r4, r1, r7
20003f46:	6864      	ldr	r4, [r4, #4]
20003f48:	f014 0f01 	tst.w	r4, #1
20003f4c:	d106      	bne.n	20003f5c <_free_r+0x58>
20003f4e:	19db      	adds	r3, r3, r7
20003f50:	2e00      	cmp	r6, #0
20003f52:	d07a      	beq.n	2000404a <_free_r+0x146>
20003f54:	688c      	ldr	r4, [r1, #8]
20003f56:	68c9      	ldr	r1, [r1, #12]
20003f58:	608c      	str	r4, [r1, #8]
20003f5a:	60e1      	str	r1, [r4, #12]
20003f5c:	f043 0101 	orr.w	r1, r3, #1
20003f60:	50d3      	str	r3, [r2, r3]
20003f62:	6051      	str	r1, [r2, #4]
20003f64:	2e00      	cmp	r6, #0
20003f66:	d147      	bne.n	20003ff8 <_free_r+0xf4>
20003f68:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
20003f6c:	d35b      	bcc.n	20004026 <_free_r+0x122>
20003f6e:	0a59      	lsrs	r1, r3, #9
20003f70:	2904      	cmp	r1, #4
20003f72:	bf9e      	ittt	ls
20003f74:	ea4f 1c93 	movls.w	ip, r3, lsr #6
20003f78:	f10c 0c38 	addls.w	ip, ip, #56	; 0x38
20003f7c:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20003f80:	d928      	bls.n	20003fd4 <_free_r+0xd0>
20003f82:	2914      	cmp	r1, #20
20003f84:	bf9c      	itt	ls
20003f86:	f101 0c5b 	addls.w	ip, r1, #91	; 0x5b
20003f8a:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20003f8e:	d921      	bls.n	20003fd4 <_free_r+0xd0>
20003f90:	2954      	cmp	r1, #84	; 0x54
20003f92:	bf9e      	ittt	ls
20003f94:	ea4f 3c13 	movls.w	ip, r3, lsr #12
20003f98:	f10c 0c6e 	addls.w	ip, ip, #110	; 0x6e
20003f9c:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20003fa0:	d918      	bls.n	20003fd4 <_free_r+0xd0>
20003fa2:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
20003fa6:	bf9e      	ittt	ls
20003fa8:	ea4f 3cd3 	movls.w	ip, r3, lsr #15
20003fac:	f10c 0c77 	addls.w	ip, ip, #119	; 0x77
20003fb0:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20003fb4:	d90e      	bls.n	20003fd4 <_free_r+0xd0>
20003fb6:	f240 5c54 	movw	ip, #1364	; 0x554
20003fba:	4561      	cmp	r1, ip
20003fbc:	bf95      	itete	ls
20003fbe:	ea4f 4c93 	movls.w	ip, r3, lsr #18
20003fc2:	f44f 747c 	movhi.w	r4, #1008	; 0x3f0
20003fc6:	f10c 0c7c 	addls.w	ip, ip, #124	; 0x7c
20003fca:	f04f 0c7e 	movhi.w	ip, #126	; 0x7e
20003fce:	bf98      	it	ls
20003fd0:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20003fd4:	1904      	adds	r4, r0, r4
20003fd6:	68a1      	ldr	r1, [r4, #8]
20003fd8:	42a1      	cmp	r1, r4
20003fda:	d103      	bne.n	20003fe4 <_free_r+0xe0>
20003fdc:	e064      	b.n	200040a8 <_free_r+0x1a4>
20003fde:	6889      	ldr	r1, [r1, #8]
20003fe0:	428c      	cmp	r4, r1
20003fe2:	d004      	beq.n	20003fee <_free_r+0xea>
20003fe4:	6848      	ldr	r0, [r1, #4]
20003fe6:	f020 0003 	bic.w	r0, r0, #3
20003fea:	4283      	cmp	r3, r0
20003fec:	d3f7      	bcc.n	20003fde <_free_r+0xda>
20003fee:	68cb      	ldr	r3, [r1, #12]
20003ff0:	60d3      	str	r3, [r2, #12]
20003ff2:	6091      	str	r1, [r2, #8]
20003ff4:	60ca      	str	r2, [r1, #12]
20003ff6:	609a      	str	r2, [r3, #8]
20003ff8:	4628      	mov	r0, r5
20003ffa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
20003ffe:	f000 beeb 	b.w	20004dd8 <__malloc_unlock>
20004002:	f854 4c08 	ldr.w	r4, [r4, #-8]
20004006:	f100 0c08 	add.w	ip, r0, #8
2000400a:	1b12      	subs	r2, r2, r4
2000400c:	191b      	adds	r3, r3, r4
2000400e:	6894      	ldr	r4, [r2, #8]
20004010:	4564      	cmp	r4, ip
20004012:	d047      	beq.n	200040a4 <_free_r+0x1a0>
20004014:	f8d2 c00c 	ldr.w	ip, [r2, #12]
20004018:	f8cc 4008 	str.w	r4, [ip, #8]
2000401c:	f8c4 c00c 	str.w	ip, [r4, #12]
20004020:	e790      	b.n	20003f44 <_free_r+0x40>
20004022:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20004026:	08db      	lsrs	r3, r3, #3
20004028:	f04f 0c01 	mov.w	ip, #1
2000402c:	6846      	ldr	r6, [r0, #4]
2000402e:	eb00 01c3 	add.w	r1, r0, r3, lsl #3
20004032:	109b      	asrs	r3, r3, #2
20004034:	fa0c f303 	lsl.w	r3, ip, r3
20004038:	60d1      	str	r1, [r2, #12]
2000403a:	688c      	ldr	r4, [r1, #8]
2000403c:	ea46 0303 	orr.w	r3, r6, r3
20004040:	6043      	str	r3, [r0, #4]
20004042:	6094      	str	r4, [r2, #8]
20004044:	60e2      	str	r2, [r4, #12]
20004046:	608a      	str	r2, [r1, #8]
20004048:	e7d6      	b.n	20003ff8 <_free_r+0xf4>
2000404a:	688c      	ldr	r4, [r1, #8]
2000404c:	4f1c      	ldr	r7, [pc, #112]	; (200040c0 <_free_r+0x1bc>)
2000404e:	42bc      	cmp	r4, r7
20004050:	d181      	bne.n	20003f56 <_free_r+0x52>
20004052:	50d3      	str	r3, [r2, r3]
20004054:	f043 0301 	orr.w	r3, r3, #1
20004058:	60e2      	str	r2, [r4, #12]
2000405a:	60a2      	str	r2, [r4, #8]
2000405c:	6053      	str	r3, [r2, #4]
2000405e:	6094      	str	r4, [r2, #8]
20004060:	60d4      	str	r4, [r2, #12]
20004062:	e7c9      	b.n	20003ff8 <_free_r+0xf4>
20004064:	18fb      	adds	r3, r7, r3
20004066:	f016 0f01 	tst.w	r6, #1
2000406a:	d107      	bne.n	2000407c <_free_r+0x178>
2000406c:	f854 1c08 	ldr.w	r1, [r4, #-8]
20004070:	1a52      	subs	r2, r2, r1
20004072:	185b      	adds	r3, r3, r1
20004074:	68d4      	ldr	r4, [r2, #12]
20004076:	6891      	ldr	r1, [r2, #8]
20004078:	60a1      	str	r1, [r4, #8]
2000407a:	60cc      	str	r4, [r1, #12]
2000407c:	f646 21ac 	movw	r1, #27308	; 0x6aac
20004080:	6082      	str	r2, [r0, #8]
20004082:	f2c2 0100 	movt	r1, #8192	; 0x2000
20004086:	f043 0001 	orr.w	r0, r3, #1
2000408a:	6050      	str	r0, [r2, #4]
2000408c:	680a      	ldr	r2, [r1, #0]
2000408e:	4293      	cmp	r3, r2
20004090:	d3b2      	bcc.n	20003ff8 <_free_r+0xf4>
20004092:	f646 23bc 	movw	r3, #27324	; 0x6abc
20004096:	4628      	mov	r0, r5
20004098:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000409c:	6819      	ldr	r1, [r3, #0]
2000409e:	f7ff fedd 	bl	20003e5c <_malloc_trim_r>
200040a2:	e7a9      	b.n	20003ff8 <_free_r+0xf4>
200040a4:	2601      	movs	r6, #1
200040a6:	e74d      	b.n	20003f44 <_free_r+0x40>
200040a8:	2601      	movs	r6, #1
200040aa:	6844      	ldr	r4, [r0, #4]
200040ac:	ea4f 0cac 	mov.w	ip, ip, asr #2
200040b0:	460b      	mov	r3, r1
200040b2:	fa06 fc0c 	lsl.w	ip, r6, ip
200040b6:	ea44 040c 	orr.w	r4, r4, ip
200040ba:	6044      	str	r4, [r0, #4]
200040bc:	e798      	b.n	20003ff0 <_free_r+0xec>
200040be:	bf00      	nop
200040c0:	200066a8 	.word	0x200066a8

200040c4 <__sfvwrite_r>:
200040c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
200040c8:	6893      	ldr	r3, [r2, #8]
200040ca:	b085      	sub	sp, #20
200040cc:	4690      	mov	r8, r2
200040ce:	460c      	mov	r4, r1
200040d0:	9003      	str	r0, [sp, #12]
200040d2:	2b00      	cmp	r3, #0
200040d4:	d064      	beq.n	200041a0 <__sfvwrite_r+0xdc>
200040d6:	8988      	ldrh	r0, [r1, #12]
200040d8:	fa1f fa80 	uxth.w	sl, r0
200040dc:	f01a 0f08 	tst.w	sl, #8
200040e0:	f000 80a0 	beq.w	20004224 <__sfvwrite_r+0x160>
200040e4:	690b      	ldr	r3, [r1, #16]
200040e6:	2b00      	cmp	r3, #0
200040e8:	f000 809c 	beq.w	20004224 <__sfvwrite_r+0x160>
200040ec:	f01a 0b02 	ands.w	fp, sl, #2
200040f0:	f8d8 5000 	ldr.w	r5, [r8]
200040f4:	bf1c      	itt	ne
200040f6:	f04f 0a00 	movne.w	sl, #0
200040fa:	4657      	movne	r7, sl
200040fc:	d136      	bne.n	2000416c <__sfvwrite_r+0xa8>
200040fe:	f01a 0a01 	ands.w	sl, sl, #1
20004102:	bf1d      	ittte	ne
20004104:	46dc      	movne	ip, fp
20004106:	46d9      	movne	r9, fp
20004108:	465f      	movne	r7, fp
2000410a:	4656      	moveq	r6, sl
2000410c:	d152      	bne.n	200041b4 <__sfvwrite_r+0xf0>
2000410e:	b326      	cbz	r6, 2000415a <__sfvwrite_r+0x96>
20004110:	b280      	uxth	r0, r0
20004112:	68a7      	ldr	r7, [r4, #8]
20004114:	f410 7f00 	tst.w	r0, #512	; 0x200
20004118:	f000 808f 	beq.w	2000423a <__sfvwrite_r+0x176>
2000411c:	42be      	cmp	r6, r7
2000411e:	46bb      	mov	fp, r7
20004120:	f080 80a7 	bcs.w	20004272 <__sfvwrite_r+0x1ae>
20004124:	6820      	ldr	r0, [r4, #0]
20004126:	4637      	mov	r7, r6
20004128:	46b3      	mov	fp, r6
2000412a:	465a      	mov	r2, fp
2000412c:	4651      	mov	r1, sl
2000412e:	f000 fdf5 	bl	20004d1c <memmove>
20004132:	68a2      	ldr	r2, [r4, #8]
20004134:	6823      	ldr	r3, [r4, #0]
20004136:	46b1      	mov	r9, r6
20004138:	1bd7      	subs	r7, r2, r7
2000413a:	60a7      	str	r7, [r4, #8]
2000413c:	4637      	mov	r7, r6
2000413e:	445b      	add	r3, fp
20004140:	6023      	str	r3, [r4, #0]
20004142:	f8d8 3008 	ldr.w	r3, [r8, #8]
20004146:	ebc9 0606 	rsb	r6, r9, r6
2000414a:	44ca      	add	sl, r9
2000414c:	1bdf      	subs	r7, r3, r7
2000414e:	f8c8 7008 	str.w	r7, [r8, #8]
20004152:	b32f      	cbz	r7, 200041a0 <__sfvwrite_r+0xdc>
20004154:	89a0      	ldrh	r0, [r4, #12]
20004156:	2e00      	cmp	r6, #0
20004158:	d1da      	bne.n	20004110 <__sfvwrite_r+0x4c>
2000415a:	f8d5 a000 	ldr.w	sl, [r5]
2000415e:	686e      	ldr	r6, [r5, #4]
20004160:	3508      	adds	r5, #8
20004162:	e7d4      	b.n	2000410e <__sfvwrite_r+0x4a>
20004164:	f8d5 a000 	ldr.w	sl, [r5]
20004168:	686f      	ldr	r7, [r5, #4]
2000416a:	3508      	adds	r5, #8
2000416c:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
20004170:	bf34      	ite	cc
20004172:	463b      	movcc	r3, r7
20004174:	f44f 6380 	movcs.w	r3, #1024	; 0x400
20004178:	4652      	mov	r2, sl
2000417a:	9803      	ldr	r0, [sp, #12]
2000417c:	2f00      	cmp	r7, #0
2000417e:	d0f1      	beq.n	20004164 <__sfvwrite_r+0xa0>
20004180:	6aa6      	ldr	r6, [r4, #40]	; 0x28
20004182:	6a21      	ldr	r1, [r4, #32]
20004184:	47b0      	blx	r6
20004186:	2800      	cmp	r0, #0
20004188:	4482      	add	sl, r0
2000418a:	ebc0 0707 	rsb	r7, r0, r7
2000418e:	f340 80ec 	ble.w	2000436a <__sfvwrite_r+0x2a6>
20004192:	f8d8 3008 	ldr.w	r3, [r8, #8]
20004196:	1a18      	subs	r0, r3, r0
20004198:	f8c8 0008 	str.w	r0, [r8, #8]
2000419c:	2800      	cmp	r0, #0
2000419e:	d1e5      	bne.n	2000416c <__sfvwrite_r+0xa8>
200041a0:	2000      	movs	r0, #0
200041a2:	b005      	add	sp, #20
200041a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
200041a8:	f8d5 9000 	ldr.w	r9, [r5]
200041ac:	f04f 0c00 	mov.w	ip, #0
200041b0:	686f      	ldr	r7, [r5, #4]
200041b2:	3508      	adds	r5, #8
200041b4:	2f00      	cmp	r7, #0
200041b6:	d0f7      	beq.n	200041a8 <__sfvwrite_r+0xe4>
200041b8:	f1bc 0f00 	cmp.w	ip, #0
200041bc:	f000 80b5 	beq.w	2000432a <__sfvwrite_r+0x266>
200041c0:	6963      	ldr	r3, [r4, #20]
200041c2:	45bb      	cmp	fp, r7
200041c4:	bf34      	ite	cc
200041c6:	46da      	movcc	sl, fp
200041c8:	46ba      	movcs	sl, r7
200041ca:	68a6      	ldr	r6, [r4, #8]
200041cc:	6820      	ldr	r0, [r4, #0]
200041ce:	6922      	ldr	r2, [r4, #16]
200041d0:	199e      	adds	r6, r3, r6
200041d2:	4290      	cmp	r0, r2
200041d4:	bf94      	ite	ls
200041d6:	2200      	movls	r2, #0
200041d8:	2201      	movhi	r2, #1
200041da:	45b2      	cmp	sl, r6
200041dc:	bfd4      	ite	le
200041de:	2200      	movle	r2, #0
200041e0:	f002 0201 	andgt.w	r2, r2, #1
200041e4:	2a00      	cmp	r2, #0
200041e6:	f040 80ae 	bne.w	20004346 <__sfvwrite_r+0x282>
200041ea:	459a      	cmp	sl, r3
200041ec:	f2c0 8082 	blt.w	200042f4 <__sfvwrite_r+0x230>
200041f0:	6aa6      	ldr	r6, [r4, #40]	; 0x28
200041f2:	464a      	mov	r2, r9
200041f4:	f8cd c004 	str.w	ip, [sp, #4]
200041f8:	9803      	ldr	r0, [sp, #12]
200041fa:	6a21      	ldr	r1, [r4, #32]
200041fc:	47b0      	blx	r6
200041fe:	f8dd c004 	ldr.w	ip, [sp, #4]
20004202:	1e06      	subs	r6, r0, #0
20004204:	f340 80b1 	ble.w	2000436a <__sfvwrite_r+0x2a6>
20004208:	ebbb 0b06 	subs.w	fp, fp, r6
2000420c:	f000 8086 	beq.w	2000431c <__sfvwrite_r+0x258>
20004210:	f8d8 3008 	ldr.w	r3, [r8, #8]
20004214:	44b1      	add	r9, r6
20004216:	1bbf      	subs	r7, r7, r6
20004218:	1b9e      	subs	r6, r3, r6
2000421a:	f8c8 6008 	str.w	r6, [r8, #8]
2000421e:	2e00      	cmp	r6, #0
20004220:	d1c8      	bne.n	200041b4 <__sfvwrite_r+0xf0>
20004222:	e7bd      	b.n	200041a0 <__sfvwrite_r+0xdc>
20004224:	9803      	ldr	r0, [sp, #12]
20004226:	4621      	mov	r1, r4
20004228:	f7ff fbee 	bl	20003a08 <__swsetup_r>
2000422c:	2800      	cmp	r0, #0
2000422e:	f040 80d4 	bne.w	200043da <__sfvwrite_r+0x316>
20004232:	89a0      	ldrh	r0, [r4, #12]
20004234:	fa1f fa80 	uxth.w	sl, r0
20004238:	e758      	b.n	200040ec <__sfvwrite_r+0x28>
2000423a:	6820      	ldr	r0, [r4, #0]
2000423c:	46b9      	mov	r9, r7
2000423e:	6923      	ldr	r3, [r4, #16]
20004240:	4298      	cmp	r0, r3
20004242:	bf94      	ite	ls
20004244:	2300      	movls	r3, #0
20004246:	2301      	movhi	r3, #1
20004248:	42b7      	cmp	r7, r6
2000424a:	bf2c      	ite	cs
2000424c:	2300      	movcs	r3, #0
2000424e:	f003 0301 	andcc.w	r3, r3, #1
20004252:	2b00      	cmp	r3, #0
20004254:	f040 809d 	bne.w	20004392 <__sfvwrite_r+0x2ce>
20004258:	6963      	ldr	r3, [r4, #20]
2000425a:	429e      	cmp	r6, r3
2000425c:	f0c0 808c 	bcc.w	20004378 <__sfvwrite_r+0x2b4>
20004260:	6aa7      	ldr	r7, [r4, #40]	; 0x28
20004262:	4652      	mov	r2, sl
20004264:	9803      	ldr	r0, [sp, #12]
20004266:	6a21      	ldr	r1, [r4, #32]
20004268:	47b8      	blx	r7
2000426a:	1e07      	subs	r7, r0, #0
2000426c:	dd7d      	ble.n	2000436a <__sfvwrite_r+0x2a6>
2000426e:	46b9      	mov	r9, r7
20004270:	e767      	b.n	20004142 <__sfvwrite_r+0x7e>
20004272:	f410 6f90 	tst.w	r0, #1152	; 0x480
20004276:	bf08      	it	eq
20004278:	6820      	ldreq	r0, [r4, #0]
2000427a:	f43f af56 	beq.w	2000412a <__sfvwrite_r+0x66>
2000427e:	6962      	ldr	r2, [r4, #20]
20004280:	6921      	ldr	r1, [r4, #16]
20004282:	6823      	ldr	r3, [r4, #0]
20004284:	eb02 0942 	add.w	r9, r2, r2, lsl #1
20004288:	1a5b      	subs	r3, r3, r1
2000428a:	eb09 79d9 	add.w	r9, r9, r9, lsr #31
2000428e:	f103 0c01 	add.w	ip, r3, #1
20004292:	44b4      	add	ip, r6
20004294:	ea4f 0969 	mov.w	r9, r9, asr #1
20004298:	45e1      	cmp	r9, ip
2000429a:	464a      	mov	r2, r9
2000429c:	bf3c      	itt	cc
2000429e:	46e1      	movcc	r9, ip
200042a0:	464a      	movcc	r2, r9
200042a2:	f410 6f80 	tst.w	r0, #1024	; 0x400
200042a6:	f000 8083 	beq.w	200043b0 <__sfvwrite_r+0x2ec>
200042aa:	4611      	mov	r1, r2
200042ac:	9803      	ldr	r0, [sp, #12]
200042ae:	9302      	str	r3, [sp, #8]
200042b0:	f000 f960 	bl	20004574 <_malloc_r>
200042b4:	9b02      	ldr	r3, [sp, #8]
200042b6:	2800      	cmp	r0, #0
200042b8:	f000 8099 	beq.w	200043ee <__sfvwrite_r+0x32a>
200042bc:	461a      	mov	r2, r3
200042be:	6921      	ldr	r1, [r4, #16]
200042c0:	9302      	str	r3, [sp, #8]
200042c2:	9001      	str	r0, [sp, #4]
200042c4:	f000 fc62 	bl	20004b8c <memcpy>
200042c8:	89a2      	ldrh	r2, [r4, #12]
200042ca:	9b02      	ldr	r3, [sp, #8]
200042cc:	f8dd c004 	ldr.w	ip, [sp, #4]
200042d0:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
200042d4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
200042d8:	81a2      	strh	r2, [r4, #12]
200042da:	ebc3 0209 	rsb	r2, r3, r9
200042de:	eb0c 0003 	add.w	r0, ip, r3
200042e2:	4637      	mov	r7, r6
200042e4:	46b3      	mov	fp, r6
200042e6:	60a2      	str	r2, [r4, #8]
200042e8:	f8c4 c010 	str.w	ip, [r4, #16]
200042ec:	6020      	str	r0, [r4, #0]
200042ee:	f8c4 9014 	str.w	r9, [r4, #20]
200042f2:	e71a      	b.n	2000412a <__sfvwrite_r+0x66>
200042f4:	4652      	mov	r2, sl
200042f6:	4649      	mov	r1, r9
200042f8:	4656      	mov	r6, sl
200042fa:	f8cd c004 	str.w	ip, [sp, #4]
200042fe:	f000 fd0d 	bl	20004d1c <memmove>
20004302:	68a2      	ldr	r2, [r4, #8]
20004304:	6823      	ldr	r3, [r4, #0]
20004306:	ebbb 0b06 	subs.w	fp, fp, r6
2000430a:	ebca 0202 	rsb	r2, sl, r2
2000430e:	f8dd c004 	ldr.w	ip, [sp, #4]
20004312:	4453      	add	r3, sl
20004314:	60a2      	str	r2, [r4, #8]
20004316:	6023      	str	r3, [r4, #0]
20004318:	f47f af7a 	bne.w	20004210 <__sfvwrite_r+0x14c>
2000431c:	9803      	ldr	r0, [sp, #12]
2000431e:	4621      	mov	r1, r4
20004320:	f7ff fbfc 	bl	20003b1c <_fflush_r>
20004324:	bb08      	cbnz	r0, 2000436a <__sfvwrite_r+0x2a6>
20004326:	46dc      	mov	ip, fp
20004328:	e772      	b.n	20004210 <__sfvwrite_r+0x14c>
2000432a:	4648      	mov	r0, r9
2000432c:	210a      	movs	r1, #10
2000432e:	463a      	mov	r2, r7
20004330:	f000 fbf2 	bl	20004b18 <memchr>
20004334:	2800      	cmp	r0, #0
20004336:	d04b      	beq.n	200043d0 <__sfvwrite_r+0x30c>
20004338:	f100 0b01 	add.w	fp, r0, #1
2000433c:	f04f 0c01 	mov.w	ip, #1
20004340:	ebc9 0b0b 	rsb	fp, r9, fp
20004344:	e73c      	b.n	200041c0 <__sfvwrite_r+0xfc>
20004346:	4649      	mov	r1, r9
20004348:	4632      	mov	r2, r6
2000434a:	f8cd c004 	str.w	ip, [sp, #4]
2000434e:	f000 fce5 	bl	20004d1c <memmove>
20004352:	6823      	ldr	r3, [r4, #0]
20004354:	4621      	mov	r1, r4
20004356:	9803      	ldr	r0, [sp, #12]
20004358:	199b      	adds	r3, r3, r6
2000435a:	6023      	str	r3, [r4, #0]
2000435c:	f7ff fbde 	bl	20003b1c <_fflush_r>
20004360:	f8dd c004 	ldr.w	ip, [sp, #4]
20004364:	2800      	cmp	r0, #0
20004366:	f43f af4f 	beq.w	20004208 <__sfvwrite_r+0x144>
2000436a:	89a3      	ldrh	r3, [r4, #12]
2000436c:	f04f 30ff 	mov.w	r0, #4294967295
20004370:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20004374:	81a3      	strh	r3, [r4, #12]
20004376:	e714      	b.n	200041a2 <__sfvwrite_r+0xde>
20004378:	4632      	mov	r2, r6
2000437a:	4651      	mov	r1, sl
2000437c:	f000 fcce 	bl	20004d1c <memmove>
20004380:	68a2      	ldr	r2, [r4, #8]
20004382:	6823      	ldr	r3, [r4, #0]
20004384:	4637      	mov	r7, r6
20004386:	1b92      	subs	r2, r2, r6
20004388:	46b1      	mov	r9, r6
2000438a:	199b      	adds	r3, r3, r6
2000438c:	60a2      	str	r2, [r4, #8]
2000438e:	6023      	str	r3, [r4, #0]
20004390:	e6d7      	b.n	20004142 <__sfvwrite_r+0x7e>
20004392:	4651      	mov	r1, sl
20004394:	463a      	mov	r2, r7
20004396:	f000 fcc1 	bl	20004d1c <memmove>
2000439a:	6823      	ldr	r3, [r4, #0]
2000439c:	9803      	ldr	r0, [sp, #12]
2000439e:	4621      	mov	r1, r4
200043a0:	19db      	adds	r3, r3, r7
200043a2:	6023      	str	r3, [r4, #0]
200043a4:	f7ff fbba 	bl	20003b1c <_fflush_r>
200043a8:	2800      	cmp	r0, #0
200043aa:	f43f aeca 	beq.w	20004142 <__sfvwrite_r+0x7e>
200043ae:	e7dc      	b.n	2000436a <__sfvwrite_r+0x2a6>
200043b0:	9803      	ldr	r0, [sp, #12]
200043b2:	9302      	str	r3, [sp, #8]
200043b4:	f000 fd12 	bl	20004ddc <_realloc_r>
200043b8:	9b02      	ldr	r3, [sp, #8]
200043ba:	4684      	mov	ip, r0
200043bc:	2800      	cmp	r0, #0
200043be:	d18c      	bne.n	200042da <__sfvwrite_r+0x216>
200043c0:	6921      	ldr	r1, [r4, #16]
200043c2:	9803      	ldr	r0, [sp, #12]
200043c4:	f7ff fd9e 	bl	20003f04 <_free_r>
200043c8:	9903      	ldr	r1, [sp, #12]
200043ca:	230c      	movs	r3, #12
200043cc:	600b      	str	r3, [r1, #0]
200043ce:	e7cc      	b.n	2000436a <__sfvwrite_r+0x2a6>
200043d0:	f107 0b01 	add.w	fp, r7, #1
200043d4:	f04f 0c01 	mov.w	ip, #1
200043d8:	e6f2      	b.n	200041c0 <__sfvwrite_r+0xfc>
200043da:	9903      	ldr	r1, [sp, #12]
200043dc:	2209      	movs	r2, #9
200043de:	89a3      	ldrh	r3, [r4, #12]
200043e0:	f04f 30ff 	mov.w	r0, #4294967295
200043e4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
200043e8:	600a      	str	r2, [r1, #0]
200043ea:	81a3      	strh	r3, [r4, #12]
200043ec:	e6d9      	b.n	200041a2 <__sfvwrite_r+0xde>
200043ee:	9a03      	ldr	r2, [sp, #12]
200043f0:	230c      	movs	r3, #12
200043f2:	6013      	str	r3, [r2, #0]
200043f4:	e7b9      	b.n	2000436a <__sfvwrite_r+0x2a6>
200043f6:	bf00      	nop

200043f8 <_fwalk_reent>:
200043f8:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
200043fc:	4607      	mov	r7, r0
200043fe:	468a      	mov	sl, r1
20004400:	f7ff fc48 	bl	20003c94 <__sfp_lock_acquire>
20004404:	f117 06d8 	adds.w	r6, r7, #216	; 0xd8
20004408:	bf08      	it	eq
2000440a:	46b0      	moveq	r8, r6
2000440c:	d018      	beq.n	20004440 <_fwalk_reent+0x48>
2000440e:	f04f 0800 	mov.w	r8, #0
20004412:	6875      	ldr	r5, [r6, #4]
20004414:	68b4      	ldr	r4, [r6, #8]
20004416:	3d01      	subs	r5, #1
20004418:	d40f      	bmi.n	2000443a <_fwalk_reent+0x42>
2000441a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
2000441e:	b14b      	cbz	r3, 20004434 <_fwalk_reent+0x3c>
20004420:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
20004424:	4621      	mov	r1, r4
20004426:	4638      	mov	r0, r7
20004428:	f1b3 3fff 	cmp.w	r3, #4294967295
2000442c:	d002      	beq.n	20004434 <_fwalk_reent+0x3c>
2000442e:	47d0      	blx	sl
20004430:	ea48 0800 	orr.w	r8, r8, r0
20004434:	3468      	adds	r4, #104	; 0x68
20004436:	3d01      	subs	r5, #1
20004438:	d5ef      	bpl.n	2000441a <_fwalk_reent+0x22>
2000443a:	6836      	ldr	r6, [r6, #0]
2000443c:	2e00      	cmp	r6, #0
2000443e:	d1e8      	bne.n	20004412 <_fwalk_reent+0x1a>
20004440:	f7ff fc2a 	bl	20003c98 <__sfp_lock_release>
20004444:	4640      	mov	r0, r8
20004446:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
2000444a:	bf00      	nop

2000444c <_fwalk>:
2000444c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20004450:	4606      	mov	r6, r0
20004452:	4688      	mov	r8, r1
20004454:	f7ff fc1e 	bl	20003c94 <__sfp_lock_acquire>
20004458:	36d8      	adds	r6, #216	; 0xd8
2000445a:	bf08      	it	eq
2000445c:	4637      	moveq	r7, r6
2000445e:	d015      	beq.n	2000448c <_fwalk+0x40>
20004460:	2700      	movs	r7, #0
20004462:	6875      	ldr	r5, [r6, #4]
20004464:	68b4      	ldr	r4, [r6, #8]
20004466:	3d01      	subs	r5, #1
20004468:	d40d      	bmi.n	20004486 <_fwalk+0x3a>
2000446a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
2000446e:	b13b      	cbz	r3, 20004480 <_fwalk+0x34>
20004470:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
20004474:	4620      	mov	r0, r4
20004476:	f1b3 3fff 	cmp.w	r3, #4294967295
2000447a:	d001      	beq.n	20004480 <_fwalk+0x34>
2000447c:	47c0      	blx	r8
2000447e:	4307      	orrs	r7, r0
20004480:	3468      	adds	r4, #104	; 0x68
20004482:	3d01      	subs	r5, #1
20004484:	d5f1      	bpl.n	2000446a <_fwalk+0x1e>
20004486:	6836      	ldr	r6, [r6, #0]
20004488:	2e00      	cmp	r6, #0
2000448a:	d1ea      	bne.n	20004462 <_fwalk+0x16>
2000448c:	f7ff fc04 	bl	20003c98 <__sfp_lock_release>
20004490:	4638      	mov	r0, r7
20004492:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20004496:	bf00      	nop

20004498 <__smakebuf_r>:
20004498:	898b      	ldrh	r3, [r1, #12]
2000449a:	b5f0      	push	{r4, r5, r6, r7, lr}
2000449c:	460c      	mov	r4, r1
2000449e:	b29a      	uxth	r2, r3
200044a0:	b091      	sub	sp, #68	; 0x44
200044a2:	f012 0f02 	tst.w	r2, #2
200044a6:	4605      	mov	r5, r0
200044a8:	d141      	bne.n	2000452e <__smakebuf_r+0x96>
200044aa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
200044ae:	2900      	cmp	r1, #0
200044b0:	db18      	blt.n	200044e4 <__smakebuf_r+0x4c>
200044b2:	aa01      	add	r2, sp, #4
200044b4:	f001 f830 	bl	20005518 <_fstat_r>
200044b8:	2800      	cmp	r0, #0
200044ba:	db11      	blt.n	200044e0 <__smakebuf_r+0x48>
200044bc:	9b02      	ldr	r3, [sp, #8]
200044be:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
200044c2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
200044c6:	bf14      	ite	ne
200044c8:	2700      	movne	r7, #0
200044ca:	2701      	moveq	r7, #1
200044cc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
200044d0:	d040      	beq.n	20004554 <__smakebuf_r+0xbc>
200044d2:	89a3      	ldrh	r3, [r4, #12]
200044d4:	f44f 6680 	mov.w	r6, #1024	; 0x400
200044d8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
200044dc:	81a3      	strh	r3, [r4, #12]
200044de:	e00b      	b.n	200044f8 <__smakebuf_r+0x60>
200044e0:	89a3      	ldrh	r3, [r4, #12]
200044e2:	b29a      	uxth	r2, r3
200044e4:	f012 0f80 	tst.w	r2, #128	; 0x80
200044e8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
200044ec:	bf0c      	ite	eq
200044ee:	f44f 6680 	moveq.w	r6, #1024	; 0x400
200044f2:	2640      	movne	r6, #64	; 0x40
200044f4:	2700      	movs	r7, #0
200044f6:	81a3      	strh	r3, [r4, #12]
200044f8:	4628      	mov	r0, r5
200044fa:	4631      	mov	r1, r6
200044fc:	f000 f83a 	bl	20004574 <_malloc_r>
20004500:	b170      	cbz	r0, 20004520 <__smakebuf_r+0x88>
20004502:	89a1      	ldrh	r1, [r4, #12]
20004504:	f643 42dd 	movw	r2, #15581	; 0x3cdd
20004508:	f2c2 0200 	movt	r2, #8192	; 0x2000
2000450c:	6120      	str	r0, [r4, #16]
2000450e:	f041 0180 	orr.w	r1, r1, #128	; 0x80
20004512:	6166      	str	r6, [r4, #20]
20004514:	62aa      	str	r2, [r5, #40]	; 0x28
20004516:	81a1      	strh	r1, [r4, #12]
20004518:	6020      	str	r0, [r4, #0]
2000451a:	b97f      	cbnz	r7, 2000453c <__smakebuf_r+0xa4>
2000451c:	b011      	add	sp, #68	; 0x44
2000451e:	bdf0      	pop	{r4, r5, r6, r7, pc}
20004520:	89a3      	ldrh	r3, [r4, #12]
20004522:	f413 7f00 	tst.w	r3, #512	; 0x200
20004526:	d1f9      	bne.n	2000451c <__smakebuf_r+0x84>
20004528:	f043 0302 	orr.w	r3, r3, #2
2000452c:	81a3      	strh	r3, [r4, #12]
2000452e:	f104 0347 	add.w	r3, r4, #71	; 0x47
20004532:	6123      	str	r3, [r4, #16]
20004534:	6023      	str	r3, [r4, #0]
20004536:	2301      	movs	r3, #1
20004538:	6163      	str	r3, [r4, #20]
2000453a:	e7ef      	b.n	2000451c <__smakebuf_r+0x84>
2000453c:	4628      	mov	r0, r5
2000453e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
20004542:	f000 ffff 	bl	20005544 <_isatty_r>
20004546:	2800      	cmp	r0, #0
20004548:	d0e8      	beq.n	2000451c <__smakebuf_r+0x84>
2000454a:	89a3      	ldrh	r3, [r4, #12]
2000454c:	f043 0301 	orr.w	r3, r3, #1
20004550:	81a3      	strh	r3, [r4, #12]
20004552:	e7e3      	b.n	2000451c <__smakebuf_r+0x84>
20004554:	f245 333d 	movw	r3, #21309	; 0x533d
20004558:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
2000455a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000455e:	429a      	cmp	r2, r3
20004560:	d1b7      	bne.n	200044d2 <__smakebuf_r+0x3a>
20004562:	89a2      	ldrh	r2, [r4, #12]
20004564:	f44f 6380 	mov.w	r3, #1024	; 0x400
20004568:	461e      	mov	r6, r3
2000456a:	6523      	str	r3, [r4, #80]	; 0x50
2000456c:	ea42 0303 	orr.w	r3, r2, r3
20004570:	81a3      	strh	r3, [r4, #12]
20004572:	e7c1      	b.n	200044f8 <__smakebuf_r+0x60>

20004574 <_malloc_r>:
20004574:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20004578:	f101 040b 	add.w	r4, r1, #11
2000457c:	2c16      	cmp	r4, #22
2000457e:	b083      	sub	sp, #12
20004580:	4606      	mov	r6, r0
20004582:	d82f      	bhi.n	200045e4 <_malloc_r+0x70>
20004584:	2300      	movs	r3, #0
20004586:	2410      	movs	r4, #16
20004588:	428c      	cmp	r4, r1
2000458a:	bf2c      	ite	cs
2000458c:	4619      	movcs	r1, r3
2000458e:	f043 0101 	orrcc.w	r1, r3, #1
20004592:	2900      	cmp	r1, #0
20004594:	d130      	bne.n	200045f8 <_malloc_r+0x84>
20004596:	4630      	mov	r0, r6
20004598:	f000 fc1c 	bl	20004dd4 <__malloc_lock>
2000459c:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
200045a0:	d22e      	bcs.n	20004600 <_malloc_r+0x8c>
200045a2:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
200045a6:	f246 65a0 	movw	r5, #26272	; 0x66a0
200045aa:	f2c2 0500 	movt	r5, #8192	; 0x2000
200045ae:	eb05 02ce 	add.w	r2, r5, lr, lsl #3
200045b2:	68d3      	ldr	r3, [r2, #12]
200045b4:	4293      	cmp	r3, r2
200045b6:	f000 8206 	beq.w	200049c6 <_malloc_r+0x452>
200045ba:	685a      	ldr	r2, [r3, #4]
200045bc:	f103 0508 	add.w	r5, r3, #8
200045c0:	68d9      	ldr	r1, [r3, #12]
200045c2:	4630      	mov	r0, r6
200045c4:	f022 0c03 	bic.w	ip, r2, #3
200045c8:	689a      	ldr	r2, [r3, #8]
200045ca:	4463      	add	r3, ip
200045cc:	685c      	ldr	r4, [r3, #4]
200045ce:	608a      	str	r2, [r1, #8]
200045d0:	f044 0401 	orr.w	r4, r4, #1
200045d4:	60d1      	str	r1, [r2, #12]
200045d6:	605c      	str	r4, [r3, #4]
200045d8:	f000 fbfe 	bl	20004dd8 <__malloc_unlock>
200045dc:	4628      	mov	r0, r5
200045de:	b003      	add	sp, #12
200045e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
200045e4:	f024 0407 	bic.w	r4, r4, #7
200045e8:	0fe3      	lsrs	r3, r4, #31
200045ea:	428c      	cmp	r4, r1
200045ec:	bf2c      	ite	cs
200045ee:	4619      	movcs	r1, r3
200045f0:	f043 0101 	orrcc.w	r1, r3, #1
200045f4:	2900      	cmp	r1, #0
200045f6:	d0ce      	beq.n	20004596 <_malloc_r+0x22>
200045f8:	230c      	movs	r3, #12
200045fa:	2500      	movs	r5, #0
200045fc:	6033      	str	r3, [r6, #0]
200045fe:	e7ed      	b.n	200045dc <_malloc_r+0x68>
20004600:	ea5f 2e54 	movs.w	lr, r4, lsr #9
20004604:	bf04      	itt	eq
20004606:	ea4f 0ed4 	moveq.w	lr, r4, lsr #3
2000460a:	ea4f 00ce 	moveq.w	r0, lr, lsl #3
2000460e:	f040 8090 	bne.w	20004732 <_malloc_r+0x1be>
20004612:	f246 65a0 	movw	r5, #26272	; 0x66a0
20004616:	f2c2 0500 	movt	r5, #8192	; 0x2000
2000461a:	1828      	adds	r0, r5, r0
2000461c:	68c3      	ldr	r3, [r0, #12]
2000461e:	4298      	cmp	r0, r3
20004620:	d106      	bne.n	20004630 <_malloc_r+0xbc>
20004622:	e00d      	b.n	20004640 <_malloc_r+0xcc>
20004624:	2a00      	cmp	r2, #0
20004626:	f280 816f 	bge.w	20004908 <_malloc_r+0x394>
2000462a:	68db      	ldr	r3, [r3, #12]
2000462c:	4298      	cmp	r0, r3
2000462e:	d007      	beq.n	20004640 <_malloc_r+0xcc>
20004630:	6859      	ldr	r1, [r3, #4]
20004632:	f021 0103 	bic.w	r1, r1, #3
20004636:	1b0a      	subs	r2, r1, r4
20004638:	2a0f      	cmp	r2, #15
2000463a:	ddf3      	ble.n	20004624 <_malloc_r+0xb0>
2000463c:	f10e 3eff 	add.w	lr, lr, #4294967295
20004640:	f10e 0e01 	add.w	lr, lr, #1
20004644:	f246 67a0 	movw	r7, #26272	; 0x66a0
20004648:	f2c2 0700 	movt	r7, #8192	; 0x2000
2000464c:	f107 0108 	add.w	r1, r7, #8
20004650:	688b      	ldr	r3, [r1, #8]
20004652:	4299      	cmp	r1, r3
20004654:	bf08      	it	eq
20004656:	687a      	ldreq	r2, [r7, #4]
20004658:	d026      	beq.n	200046a8 <_malloc_r+0x134>
2000465a:	685a      	ldr	r2, [r3, #4]
2000465c:	f022 0c03 	bic.w	ip, r2, #3
20004660:	ebc4 020c 	rsb	r2, r4, ip
20004664:	2a0f      	cmp	r2, #15
20004666:	f300 8194 	bgt.w	20004992 <_malloc_r+0x41e>
2000466a:	2a00      	cmp	r2, #0
2000466c:	60c9      	str	r1, [r1, #12]
2000466e:	6089      	str	r1, [r1, #8]
20004670:	f280 8099 	bge.w	200047a6 <_malloc_r+0x232>
20004674:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
20004678:	f080 8165 	bcs.w	20004946 <_malloc_r+0x3d2>
2000467c:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
20004680:	f04f 0a01 	mov.w	sl, #1
20004684:	687a      	ldr	r2, [r7, #4]
20004686:	eb07 00cc 	add.w	r0, r7, ip, lsl #3
2000468a:	ea4f 0cac 	mov.w	ip, ip, asr #2
2000468e:	fa0a fc0c 	lsl.w	ip, sl, ip
20004692:	60d8      	str	r0, [r3, #12]
20004694:	f8d0 8008 	ldr.w	r8, [r0, #8]
20004698:	ea4c 0202 	orr.w	r2, ip, r2
2000469c:	607a      	str	r2, [r7, #4]
2000469e:	f8c3 8008 	str.w	r8, [r3, #8]
200046a2:	f8c8 300c 	str.w	r3, [r8, #12]
200046a6:	6083      	str	r3, [r0, #8]
200046a8:	f04f 0c01 	mov.w	ip, #1
200046ac:	ea4f 03ae 	mov.w	r3, lr, asr #2
200046b0:	fa0c fc03 	lsl.w	ip, ip, r3
200046b4:	4594      	cmp	ip, r2
200046b6:	f200 8082 	bhi.w	200047be <_malloc_r+0x24a>
200046ba:	ea12 0f0c 	tst.w	r2, ip
200046be:	d108      	bne.n	200046d2 <_malloc_r+0x15e>
200046c0:	f02e 0e03 	bic.w	lr, lr, #3
200046c4:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
200046c8:	f10e 0e04 	add.w	lr, lr, #4
200046cc:	ea12 0f0c 	tst.w	r2, ip
200046d0:	d0f8      	beq.n	200046c4 <_malloc_r+0x150>
200046d2:	eb07 09ce 	add.w	r9, r7, lr, lsl #3
200046d6:	46f2      	mov	sl, lr
200046d8:	46c8      	mov	r8, r9
200046da:	f8d8 300c 	ldr.w	r3, [r8, #12]
200046de:	4598      	cmp	r8, r3
200046e0:	d107      	bne.n	200046f2 <_malloc_r+0x17e>
200046e2:	e168      	b.n	200049b6 <_malloc_r+0x442>
200046e4:	2a00      	cmp	r2, #0
200046e6:	f280 8178 	bge.w	200049da <_malloc_r+0x466>
200046ea:	68db      	ldr	r3, [r3, #12]
200046ec:	4598      	cmp	r8, r3
200046ee:	f000 8162 	beq.w	200049b6 <_malloc_r+0x442>
200046f2:	6858      	ldr	r0, [r3, #4]
200046f4:	f020 0003 	bic.w	r0, r0, #3
200046f8:	1b02      	subs	r2, r0, r4
200046fa:	2a0f      	cmp	r2, #15
200046fc:	ddf2      	ble.n	200046e4 <_malloc_r+0x170>
200046fe:	461d      	mov	r5, r3
20004700:	191f      	adds	r7, r3, r4
20004702:	f8d3 c00c 	ldr.w	ip, [r3, #12]
20004706:	f044 0e01 	orr.w	lr, r4, #1
2000470a:	f855 4f08 	ldr.w	r4, [r5, #8]!
2000470e:	4630      	mov	r0, r6
20004710:	50ba      	str	r2, [r7, r2]
20004712:	f042 0201 	orr.w	r2, r2, #1
20004716:	f8c3 e004 	str.w	lr, [r3, #4]
2000471a:	f8cc 4008 	str.w	r4, [ip, #8]
2000471e:	f8c4 c00c 	str.w	ip, [r4, #12]
20004722:	608f      	str	r7, [r1, #8]
20004724:	60cf      	str	r7, [r1, #12]
20004726:	607a      	str	r2, [r7, #4]
20004728:	60b9      	str	r1, [r7, #8]
2000472a:	60f9      	str	r1, [r7, #12]
2000472c:	f000 fb54 	bl	20004dd8 <__malloc_unlock>
20004730:	e754      	b.n	200045dc <_malloc_r+0x68>
20004732:	f1be 0f04 	cmp.w	lr, #4
20004736:	bf9e      	ittt	ls
20004738:	ea4f 1e94 	movls.w	lr, r4, lsr #6
2000473c:	f10e 0e38 	addls.w	lr, lr, #56	; 0x38
20004740:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20004744:	f67f af65 	bls.w	20004612 <_malloc_r+0x9e>
20004748:	f1be 0f14 	cmp.w	lr, #20
2000474c:	bf9c      	itt	ls
2000474e:	f10e 0e5b 	addls.w	lr, lr, #91	; 0x5b
20004752:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20004756:	f67f af5c 	bls.w	20004612 <_malloc_r+0x9e>
2000475a:	f1be 0f54 	cmp.w	lr, #84	; 0x54
2000475e:	bf9e      	ittt	ls
20004760:	ea4f 3e14 	movls.w	lr, r4, lsr #12
20004764:	f10e 0e6e 	addls.w	lr, lr, #110	; 0x6e
20004768:	ea4f 00ce 	movls.w	r0, lr, lsl #3
2000476c:	f67f af51 	bls.w	20004612 <_malloc_r+0x9e>
20004770:	f5be 7faa 	cmp.w	lr, #340	; 0x154
20004774:	bf9e      	ittt	ls
20004776:	ea4f 3ed4 	movls.w	lr, r4, lsr #15
2000477a:	f10e 0e77 	addls.w	lr, lr, #119	; 0x77
2000477e:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20004782:	f67f af46 	bls.w	20004612 <_malloc_r+0x9e>
20004786:	f240 5354 	movw	r3, #1364	; 0x554
2000478a:	459e      	cmp	lr, r3
2000478c:	bf95      	itete	ls
2000478e:	ea4f 4e94 	movls.w	lr, r4, lsr #18
20004792:	f44f 707c 	movhi.w	r0, #1008	; 0x3f0
20004796:	f10e 0e7c 	addls.w	lr, lr, #124	; 0x7c
2000479a:	f04f 0e7e 	movhi.w	lr, #126	; 0x7e
2000479e:	bf98      	it	ls
200047a0:	ea4f 00ce 	movls.w	r0, lr, lsl #3
200047a4:	e735      	b.n	20004612 <_malloc_r+0x9e>
200047a6:	eb03 020c 	add.w	r2, r3, ip
200047aa:	f103 0508 	add.w	r5, r3, #8
200047ae:	4630      	mov	r0, r6
200047b0:	6853      	ldr	r3, [r2, #4]
200047b2:	f043 0301 	orr.w	r3, r3, #1
200047b6:	6053      	str	r3, [r2, #4]
200047b8:	f000 fb0e 	bl	20004dd8 <__malloc_unlock>
200047bc:	e70e      	b.n	200045dc <_malloc_r+0x68>
200047be:	f8d7 8008 	ldr.w	r8, [r7, #8]
200047c2:	f8d8 3004 	ldr.w	r3, [r8, #4]
200047c6:	f023 0903 	bic.w	r9, r3, #3
200047ca:	ebc4 0209 	rsb	r2, r4, r9
200047ce:	454c      	cmp	r4, r9
200047d0:	bf94      	ite	ls
200047d2:	2300      	movls	r3, #0
200047d4:	2301      	movhi	r3, #1
200047d6:	2a0f      	cmp	r2, #15
200047d8:	bfd8      	it	le
200047da:	f043 0301 	orrle.w	r3, r3, #1
200047de:	2b00      	cmp	r3, #0
200047e0:	f000 80a1 	beq.w	20004926 <_malloc_r+0x3b2>
200047e4:	f646 2bbc 	movw	fp, #27324	; 0x6abc
200047e8:	f8d5 2408 	ldr.w	r2, [r5, #1032]	; 0x408
200047ec:	f2c2 0b00 	movt	fp, #8192	; 0x2000
200047f0:	f8db 3000 	ldr.w	r3, [fp]
200047f4:	3310      	adds	r3, #16
200047f6:	191b      	adds	r3, r3, r4
200047f8:	f1b2 3fff 	cmp.w	r2, #4294967295
200047fc:	d006      	beq.n	2000480c <_malloc_r+0x298>
200047fe:	f503 637e 	add.w	r3, r3, #4064	; 0xfe0
20004802:	331f      	adds	r3, #31
20004804:	f423 637e 	bic.w	r3, r3, #4064	; 0xfe0
20004808:	f023 031f 	bic.w	r3, r3, #31
2000480c:	4619      	mov	r1, r3
2000480e:	4630      	mov	r0, r6
20004810:	9301      	str	r3, [sp, #4]
20004812:	f000 fcbd 	bl	20005190 <_sbrk_r>
20004816:	9b01      	ldr	r3, [sp, #4]
20004818:	f1b0 3fff 	cmp.w	r0, #4294967295
2000481c:	4682      	mov	sl, r0
2000481e:	f000 80f4 	beq.w	20004a0a <_malloc_r+0x496>
20004822:	eb08 0109 	add.w	r1, r8, r9
20004826:	4281      	cmp	r1, r0
20004828:	f200 80ec 	bhi.w	20004a04 <_malloc_r+0x490>
2000482c:	f8db 2004 	ldr.w	r2, [fp, #4]
20004830:	189a      	adds	r2, r3, r2
20004832:	4551      	cmp	r1, sl
20004834:	f8cb 2004 	str.w	r2, [fp, #4]
20004838:	f000 8145 	beq.w	20004ac6 <_malloc_r+0x552>
2000483c:	f8d5 5408 	ldr.w	r5, [r5, #1032]	; 0x408
20004840:	f246 60a0 	movw	r0, #26272	; 0x66a0
20004844:	f2c2 0000 	movt	r0, #8192	; 0x2000
20004848:	f1b5 3fff 	cmp.w	r5, #4294967295
2000484c:	bf08      	it	eq
2000484e:	f8c0 a408 	streq.w	sl, [r0, #1032]	; 0x408
20004852:	d003      	beq.n	2000485c <_malloc_r+0x2e8>
20004854:	4452      	add	r2, sl
20004856:	1a51      	subs	r1, r2, r1
20004858:	f8cb 1004 	str.w	r1, [fp, #4]
2000485c:	f01a 0507 	ands.w	r5, sl, #7
20004860:	4630      	mov	r0, r6
20004862:	bf17      	itett	ne
20004864:	f1c5 0508 	rsbne	r5, r5, #8
20004868:	f44f 5580 	moveq.w	r5, #4096	; 0x1000
2000486c:	44aa      	addne	sl, r5
2000486e:	f505 5580 	addne.w	r5, r5, #4096	; 0x1000
20004872:	4453      	add	r3, sl
20004874:	051b      	lsls	r3, r3, #20
20004876:	0d1b      	lsrs	r3, r3, #20
20004878:	1aed      	subs	r5, r5, r3
2000487a:	4629      	mov	r1, r5
2000487c:	f000 fc88 	bl	20005190 <_sbrk_r>
20004880:	f1b0 3fff 	cmp.w	r0, #4294967295
20004884:	f000 812c 	beq.w	20004ae0 <_malloc_r+0x56c>
20004888:	ebca 0100 	rsb	r1, sl, r0
2000488c:	1949      	adds	r1, r1, r5
2000488e:	f041 0101 	orr.w	r1, r1, #1
20004892:	f8db 2004 	ldr.w	r2, [fp, #4]
20004896:	f646 23bc 	movw	r3, #27324	; 0x6abc
2000489a:	f8c7 a008 	str.w	sl, [r7, #8]
2000489e:	f2c2 0300 	movt	r3, #8192	; 0x2000
200048a2:	18aa      	adds	r2, r5, r2
200048a4:	45b8      	cmp	r8, r7
200048a6:	f8cb 2004 	str.w	r2, [fp, #4]
200048aa:	f8ca 1004 	str.w	r1, [sl, #4]
200048ae:	d017      	beq.n	200048e0 <_malloc_r+0x36c>
200048b0:	f1b9 0f0f 	cmp.w	r9, #15
200048b4:	f240 80df 	bls.w	20004a76 <_malloc_r+0x502>
200048b8:	f1a9 010c 	sub.w	r1, r9, #12
200048bc:	2505      	movs	r5, #5
200048be:	f021 0107 	bic.w	r1, r1, #7
200048c2:	eb08 0001 	add.w	r0, r8, r1
200048c6:	290f      	cmp	r1, #15
200048c8:	6085      	str	r5, [r0, #8]
200048ca:	6045      	str	r5, [r0, #4]
200048cc:	f8d8 0004 	ldr.w	r0, [r8, #4]
200048d0:	f000 0001 	and.w	r0, r0, #1
200048d4:	ea41 0000 	orr.w	r0, r1, r0
200048d8:	f8c8 0004 	str.w	r0, [r8, #4]
200048dc:	f200 80ac 	bhi.w	20004a38 <_malloc_r+0x4c4>
200048e0:	46d0      	mov	r8, sl
200048e2:	f646 23bc 	movw	r3, #27324	; 0x6abc
200048e6:	f8db 102c 	ldr.w	r1, [fp, #44]	; 0x2c
200048ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
200048ee:	428a      	cmp	r2, r1
200048f0:	f8db 1030 	ldr.w	r1, [fp, #48]	; 0x30
200048f4:	bf88      	it	hi
200048f6:	62da      	strhi	r2, [r3, #44]	; 0x2c
200048f8:	f646 23bc 	movw	r3, #27324	; 0x6abc
200048fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004900:	428a      	cmp	r2, r1
20004902:	bf88      	it	hi
20004904:	631a      	strhi	r2, [r3, #48]	; 0x30
20004906:	e082      	b.n	20004a0e <_malloc_r+0x49a>
20004908:	185c      	adds	r4, r3, r1
2000490a:	689a      	ldr	r2, [r3, #8]
2000490c:	68d9      	ldr	r1, [r3, #12]
2000490e:	4630      	mov	r0, r6
20004910:	6866      	ldr	r6, [r4, #4]
20004912:	f103 0508 	add.w	r5, r3, #8
20004916:	608a      	str	r2, [r1, #8]
20004918:	f046 0301 	orr.w	r3, r6, #1
2000491c:	60d1      	str	r1, [r2, #12]
2000491e:	6063      	str	r3, [r4, #4]
20004920:	f000 fa5a 	bl	20004dd8 <__malloc_unlock>
20004924:	e65a      	b.n	200045dc <_malloc_r+0x68>
20004926:	eb08 0304 	add.w	r3, r8, r4
2000492a:	f042 0201 	orr.w	r2, r2, #1
2000492e:	f044 0401 	orr.w	r4, r4, #1
20004932:	4630      	mov	r0, r6
20004934:	f8c8 4004 	str.w	r4, [r8, #4]
20004938:	f108 0508 	add.w	r5, r8, #8
2000493c:	605a      	str	r2, [r3, #4]
2000493e:	60bb      	str	r3, [r7, #8]
20004940:	f000 fa4a 	bl	20004dd8 <__malloc_unlock>
20004944:	e64a      	b.n	200045dc <_malloc_r+0x68>
20004946:	ea4f 225c 	mov.w	r2, ip, lsr #9
2000494a:	2a04      	cmp	r2, #4
2000494c:	d954      	bls.n	200049f8 <_malloc_r+0x484>
2000494e:	2a14      	cmp	r2, #20
20004950:	f200 8089 	bhi.w	20004a66 <_malloc_r+0x4f2>
20004954:	325b      	adds	r2, #91	; 0x5b
20004956:	ea4f 08c2 	mov.w	r8, r2, lsl #3
2000495a:	44a8      	add	r8, r5
2000495c:	f246 67a0 	movw	r7, #26272	; 0x66a0
20004960:	f2c2 0700 	movt	r7, #8192	; 0x2000
20004964:	f8d8 0008 	ldr.w	r0, [r8, #8]
20004968:	4540      	cmp	r0, r8
2000496a:	d103      	bne.n	20004974 <_malloc_r+0x400>
2000496c:	e06f      	b.n	20004a4e <_malloc_r+0x4da>
2000496e:	6880      	ldr	r0, [r0, #8]
20004970:	4580      	cmp	r8, r0
20004972:	d004      	beq.n	2000497e <_malloc_r+0x40a>
20004974:	6842      	ldr	r2, [r0, #4]
20004976:	f022 0203 	bic.w	r2, r2, #3
2000497a:	4594      	cmp	ip, r2
2000497c:	d3f7      	bcc.n	2000496e <_malloc_r+0x3fa>
2000497e:	f8d0 c00c 	ldr.w	ip, [r0, #12]
20004982:	f8c3 c00c 	str.w	ip, [r3, #12]
20004986:	6098      	str	r0, [r3, #8]
20004988:	687a      	ldr	r2, [r7, #4]
2000498a:	60c3      	str	r3, [r0, #12]
2000498c:	f8cc 3008 	str.w	r3, [ip, #8]
20004990:	e68a      	b.n	200046a8 <_malloc_r+0x134>
20004992:	191f      	adds	r7, r3, r4
20004994:	4630      	mov	r0, r6
20004996:	f044 0401 	orr.w	r4, r4, #1
2000499a:	60cf      	str	r7, [r1, #12]
2000499c:	605c      	str	r4, [r3, #4]
2000499e:	f103 0508 	add.w	r5, r3, #8
200049a2:	50ba      	str	r2, [r7, r2]
200049a4:	f042 0201 	orr.w	r2, r2, #1
200049a8:	608f      	str	r7, [r1, #8]
200049aa:	607a      	str	r2, [r7, #4]
200049ac:	60b9      	str	r1, [r7, #8]
200049ae:	60f9      	str	r1, [r7, #12]
200049b0:	f000 fa12 	bl	20004dd8 <__malloc_unlock>
200049b4:	e612      	b.n	200045dc <_malloc_r+0x68>
200049b6:	f10a 0a01 	add.w	sl, sl, #1
200049ba:	f01a 0f03 	tst.w	sl, #3
200049be:	d05f      	beq.n	20004a80 <_malloc_r+0x50c>
200049c0:	f103 0808 	add.w	r8, r3, #8
200049c4:	e689      	b.n	200046da <_malloc_r+0x166>
200049c6:	f103 0208 	add.w	r2, r3, #8
200049ca:	68d3      	ldr	r3, [r2, #12]
200049cc:	429a      	cmp	r2, r3
200049ce:	bf08      	it	eq
200049d0:	f10e 0e02 	addeq.w	lr, lr, #2
200049d4:	f43f ae36 	beq.w	20004644 <_malloc_r+0xd0>
200049d8:	e5ef      	b.n	200045ba <_malloc_r+0x46>
200049da:	461d      	mov	r5, r3
200049dc:	1819      	adds	r1, r3, r0
200049de:	68da      	ldr	r2, [r3, #12]
200049e0:	4630      	mov	r0, r6
200049e2:	f855 3f08 	ldr.w	r3, [r5, #8]!
200049e6:	684c      	ldr	r4, [r1, #4]
200049e8:	6093      	str	r3, [r2, #8]
200049ea:	f044 0401 	orr.w	r4, r4, #1
200049ee:	60da      	str	r2, [r3, #12]
200049f0:	604c      	str	r4, [r1, #4]
200049f2:	f000 f9f1 	bl	20004dd8 <__malloc_unlock>
200049f6:	e5f1      	b.n	200045dc <_malloc_r+0x68>
200049f8:	ea4f 129c 	mov.w	r2, ip, lsr #6
200049fc:	3238      	adds	r2, #56	; 0x38
200049fe:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20004a02:	e7aa      	b.n	2000495a <_malloc_r+0x3e6>
20004a04:	45b8      	cmp	r8, r7
20004a06:	f43f af11 	beq.w	2000482c <_malloc_r+0x2b8>
20004a0a:	f8d7 8008 	ldr.w	r8, [r7, #8]
20004a0e:	f8d8 2004 	ldr.w	r2, [r8, #4]
20004a12:	f022 0203 	bic.w	r2, r2, #3
20004a16:	4294      	cmp	r4, r2
20004a18:	bf94      	ite	ls
20004a1a:	2300      	movls	r3, #0
20004a1c:	2301      	movhi	r3, #1
20004a1e:	1b12      	subs	r2, r2, r4
20004a20:	2a0f      	cmp	r2, #15
20004a22:	bfd8      	it	le
20004a24:	f043 0301 	orrle.w	r3, r3, #1
20004a28:	2b00      	cmp	r3, #0
20004a2a:	f43f af7c 	beq.w	20004926 <_malloc_r+0x3b2>
20004a2e:	4630      	mov	r0, r6
20004a30:	2500      	movs	r5, #0
20004a32:	f000 f9d1 	bl	20004dd8 <__malloc_unlock>
20004a36:	e5d1      	b.n	200045dc <_malloc_r+0x68>
20004a38:	f108 0108 	add.w	r1, r8, #8
20004a3c:	4630      	mov	r0, r6
20004a3e:	9301      	str	r3, [sp, #4]
20004a40:	f7ff fa60 	bl	20003f04 <_free_r>
20004a44:	9b01      	ldr	r3, [sp, #4]
20004a46:	f8d7 8008 	ldr.w	r8, [r7, #8]
20004a4a:	685a      	ldr	r2, [r3, #4]
20004a4c:	e749      	b.n	200048e2 <_malloc_r+0x36e>
20004a4e:	f04f 0a01 	mov.w	sl, #1
20004a52:	f8d7 8004 	ldr.w	r8, [r7, #4]
20004a56:	1092      	asrs	r2, r2, #2
20004a58:	4684      	mov	ip, r0
20004a5a:	fa0a f202 	lsl.w	r2, sl, r2
20004a5e:	ea48 0202 	orr.w	r2, r8, r2
20004a62:	607a      	str	r2, [r7, #4]
20004a64:	e78d      	b.n	20004982 <_malloc_r+0x40e>
20004a66:	2a54      	cmp	r2, #84	; 0x54
20004a68:	d824      	bhi.n	20004ab4 <_malloc_r+0x540>
20004a6a:	ea4f 321c 	mov.w	r2, ip, lsr #12
20004a6e:	326e      	adds	r2, #110	; 0x6e
20004a70:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20004a74:	e771      	b.n	2000495a <_malloc_r+0x3e6>
20004a76:	2301      	movs	r3, #1
20004a78:	46d0      	mov	r8, sl
20004a7a:	f8ca 3004 	str.w	r3, [sl, #4]
20004a7e:	e7c6      	b.n	20004a0e <_malloc_r+0x49a>
20004a80:	464a      	mov	r2, r9
20004a82:	f01e 0f03 	tst.w	lr, #3
20004a86:	4613      	mov	r3, r2
20004a88:	f10e 3eff 	add.w	lr, lr, #4294967295
20004a8c:	d033      	beq.n	20004af6 <_malloc_r+0x582>
20004a8e:	f853 2908 	ldr.w	r2, [r3], #-8
20004a92:	429a      	cmp	r2, r3
20004a94:	d0f5      	beq.n	20004a82 <_malloc_r+0x50e>
20004a96:	687b      	ldr	r3, [r7, #4]
20004a98:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
20004a9c:	459c      	cmp	ip, r3
20004a9e:	f63f ae8e 	bhi.w	200047be <_malloc_r+0x24a>
20004aa2:	f1bc 0f00 	cmp.w	ip, #0
20004aa6:	f43f ae8a 	beq.w	200047be <_malloc_r+0x24a>
20004aaa:	ea1c 0f03 	tst.w	ip, r3
20004aae:	d027      	beq.n	20004b00 <_malloc_r+0x58c>
20004ab0:	46d6      	mov	lr, sl
20004ab2:	e60e      	b.n	200046d2 <_malloc_r+0x15e>
20004ab4:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
20004ab8:	d815      	bhi.n	20004ae6 <_malloc_r+0x572>
20004aba:	ea4f 32dc 	mov.w	r2, ip, lsr #15
20004abe:	3277      	adds	r2, #119	; 0x77
20004ac0:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20004ac4:	e749      	b.n	2000495a <_malloc_r+0x3e6>
20004ac6:	0508      	lsls	r0, r1, #20
20004ac8:	0d00      	lsrs	r0, r0, #20
20004aca:	2800      	cmp	r0, #0
20004acc:	f47f aeb6 	bne.w	2000483c <_malloc_r+0x2c8>
20004ad0:	f8d7 8008 	ldr.w	r8, [r7, #8]
20004ad4:	444b      	add	r3, r9
20004ad6:	f043 0301 	orr.w	r3, r3, #1
20004ada:	f8c8 3004 	str.w	r3, [r8, #4]
20004ade:	e700      	b.n	200048e2 <_malloc_r+0x36e>
20004ae0:	2101      	movs	r1, #1
20004ae2:	2500      	movs	r5, #0
20004ae4:	e6d5      	b.n	20004892 <_malloc_r+0x31e>
20004ae6:	f240 5054 	movw	r0, #1364	; 0x554
20004aea:	4282      	cmp	r2, r0
20004aec:	d90d      	bls.n	20004b0a <_malloc_r+0x596>
20004aee:	f44f 787c 	mov.w	r8, #1008	; 0x3f0
20004af2:	227e      	movs	r2, #126	; 0x7e
20004af4:	e731      	b.n	2000495a <_malloc_r+0x3e6>
20004af6:	687b      	ldr	r3, [r7, #4]
20004af8:	ea23 030c 	bic.w	r3, r3, ip
20004afc:	607b      	str	r3, [r7, #4]
20004afe:	e7cb      	b.n	20004a98 <_malloc_r+0x524>
20004b00:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
20004b04:	f10a 0a04 	add.w	sl, sl, #4
20004b08:	e7cf      	b.n	20004aaa <_malloc_r+0x536>
20004b0a:	ea4f 429c 	mov.w	r2, ip, lsr #18
20004b0e:	327c      	adds	r2, #124	; 0x7c
20004b10:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20004b14:	e721      	b.n	2000495a <_malloc_r+0x3e6>
20004b16:	bf00      	nop

20004b18 <memchr>:
20004b18:	f010 0f03 	tst.w	r0, #3
20004b1c:	b2c9      	uxtb	r1, r1
20004b1e:	b410      	push	{r4}
20004b20:	d010      	beq.n	20004b44 <memchr+0x2c>
20004b22:	2a00      	cmp	r2, #0
20004b24:	d02f      	beq.n	20004b86 <memchr+0x6e>
20004b26:	7803      	ldrb	r3, [r0, #0]
20004b28:	428b      	cmp	r3, r1
20004b2a:	d02a      	beq.n	20004b82 <memchr+0x6a>
20004b2c:	3a01      	subs	r2, #1
20004b2e:	e005      	b.n	20004b3c <memchr+0x24>
20004b30:	2a00      	cmp	r2, #0
20004b32:	d028      	beq.n	20004b86 <memchr+0x6e>
20004b34:	7803      	ldrb	r3, [r0, #0]
20004b36:	3a01      	subs	r2, #1
20004b38:	428b      	cmp	r3, r1
20004b3a:	d022      	beq.n	20004b82 <memchr+0x6a>
20004b3c:	3001      	adds	r0, #1
20004b3e:	f010 0f03 	tst.w	r0, #3
20004b42:	d1f5      	bne.n	20004b30 <memchr+0x18>
20004b44:	2a03      	cmp	r2, #3
20004b46:	d911      	bls.n	20004b6c <memchr+0x54>
20004b48:	ea41 2401 	orr.w	r4, r1, r1, lsl #8
20004b4c:	ea44 4404 	orr.w	r4, r4, r4, lsl #16
20004b50:	6803      	ldr	r3, [r0, #0]
20004b52:	ea84 0303 	eor.w	r3, r4, r3
20004b56:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
20004b5a:	ea2c 0303 	bic.w	r3, ip, r3
20004b5e:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
20004b62:	d103      	bne.n	20004b6c <memchr+0x54>
20004b64:	3a04      	subs	r2, #4
20004b66:	3004      	adds	r0, #4
20004b68:	2a03      	cmp	r2, #3
20004b6a:	d8f1      	bhi.n	20004b50 <memchr+0x38>
20004b6c:	b15a      	cbz	r2, 20004b86 <memchr+0x6e>
20004b6e:	7803      	ldrb	r3, [r0, #0]
20004b70:	428b      	cmp	r3, r1
20004b72:	d006      	beq.n	20004b82 <memchr+0x6a>
20004b74:	3a01      	subs	r2, #1
20004b76:	b132      	cbz	r2, 20004b86 <memchr+0x6e>
20004b78:	f810 3f01 	ldrb.w	r3, [r0, #1]!
20004b7c:	3a01      	subs	r2, #1
20004b7e:	428b      	cmp	r3, r1
20004b80:	d1f9      	bne.n	20004b76 <memchr+0x5e>
20004b82:	bc10      	pop	{r4}
20004b84:	4770      	bx	lr
20004b86:	2000      	movs	r0, #0
20004b88:	e7fb      	b.n	20004b82 <memchr+0x6a>
20004b8a:	bf00      	nop

20004b8c <memcpy>:
20004b8c:	2a03      	cmp	r2, #3
20004b8e:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
20004b92:	d80b      	bhi.n	20004bac <memcpy+0x20>
20004b94:	b13a      	cbz	r2, 20004ba6 <memcpy+0x1a>
20004b96:	2300      	movs	r3, #0
20004b98:	f811 c003 	ldrb.w	ip, [r1, r3]
20004b9c:	f800 c003 	strb.w	ip, [r0, r3]
20004ba0:	3301      	adds	r3, #1
20004ba2:	4293      	cmp	r3, r2
20004ba4:	d1f8      	bne.n	20004b98 <memcpy+0xc>
20004ba6:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
20004baa:	4770      	bx	lr
20004bac:	1882      	adds	r2, r0, r2
20004bae:	460c      	mov	r4, r1
20004bb0:	4603      	mov	r3, r0
20004bb2:	e003      	b.n	20004bbc <memcpy+0x30>
20004bb4:	f814 1c01 	ldrb.w	r1, [r4, #-1]
20004bb8:	f803 1c01 	strb.w	r1, [r3, #-1]
20004bbc:	f003 0603 	and.w	r6, r3, #3
20004bc0:	4619      	mov	r1, r3
20004bc2:	46a4      	mov	ip, r4
20004bc4:	3301      	adds	r3, #1
20004bc6:	3401      	adds	r4, #1
20004bc8:	2e00      	cmp	r6, #0
20004bca:	d1f3      	bne.n	20004bb4 <memcpy+0x28>
20004bcc:	f01c 0403 	ands.w	r4, ip, #3
20004bd0:	4663      	mov	r3, ip
20004bd2:	bf08      	it	eq
20004bd4:	ebc1 0c02 	rsbeq	ip, r1, r2
20004bd8:	d068      	beq.n	20004cac <memcpy+0x120>
20004bda:	4265      	negs	r5, r4
20004bdc:	f1c4 0a04 	rsb	sl, r4, #4
20004be0:	eb0c 0705 	add.w	r7, ip, r5
20004be4:	4633      	mov	r3, r6
20004be6:	ea4f 0aca 	mov.w	sl, sl, lsl #3
20004bea:	f85c 6005 	ldr.w	r6, [ip, r5]
20004bee:	ea4f 08c4 	mov.w	r8, r4, lsl #3
20004bf2:	1a55      	subs	r5, r2, r1
20004bf4:	e008      	b.n	20004c08 <memcpy+0x7c>
20004bf6:	f857 4f04 	ldr.w	r4, [r7, #4]!
20004bfa:	4626      	mov	r6, r4
20004bfc:	fa04 f40a 	lsl.w	r4, r4, sl
20004c00:	ea49 0404 	orr.w	r4, r9, r4
20004c04:	50cc      	str	r4, [r1, r3]
20004c06:	3304      	adds	r3, #4
20004c08:	185c      	adds	r4, r3, r1
20004c0a:	2d03      	cmp	r5, #3
20004c0c:	fa26 f908 	lsr.w	r9, r6, r8
20004c10:	f1a5 0504 	sub.w	r5, r5, #4
20004c14:	eb0c 0603 	add.w	r6, ip, r3
20004c18:	dced      	bgt.n	20004bf6 <memcpy+0x6a>
20004c1a:	2300      	movs	r3, #0
20004c1c:	e002      	b.n	20004c24 <memcpy+0x98>
20004c1e:	5cf1      	ldrb	r1, [r6, r3]
20004c20:	54e1      	strb	r1, [r4, r3]
20004c22:	3301      	adds	r3, #1
20004c24:	1919      	adds	r1, r3, r4
20004c26:	4291      	cmp	r1, r2
20004c28:	d3f9      	bcc.n	20004c1e <memcpy+0x92>
20004c2a:	e7bc      	b.n	20004ba6 <memcpy+0x1a>
20004c2c:	f853 4c40 	ldr.w	r4, [r3, #-64]
20004c30:	f841 4c40 	str.w	r4, [r1, #-64]
20004c34:	f853 4c3c 	ldr.w	r4, [r3, #-60]
20004c38:	f841 4c3c 	str.w	r4, [r1, #-60]
20004c3c:	f853 4c38 	ldr.w	r4, [r3, #-56]
20004c40:	f841 4c38 	str.w	r4, [r1, #-56]
20004c44:	f853 4c34 	ldr.w	r4, [r3, #-52]
20004c48:	f841 4c34 	str.w	r4, [r1, #-52]
20004c4c:	f853 4c30 	ldr.w	r4, [r3, #-48]
20004c50:	f841 4c30 	str.w	r4, [r1, #-48]
20004c54:	f853 4c2c 	ldr.w	r4, [r3, #-44]
20004c58:	f841 4c2c 	str.w	r4, [r1, #-44]
20004c5c:	f853 4c28 	ldr.w	r4, [r3, #-40]
20004c60:	f841 4c28 	str.w	r4, [r1, #-40]
20004c64:	f853 4c24 	ldr.w	r4, [r3, #-36]
20004c68:	f841 4c24 	str.w	r4, [r1, #-36]
20004c6c:	f853 4c20 	ldr.w	r4, [r3, #-32]
20004c70:	f841 4c20 	str.w	r4, [r1, #-32]
20004c74:	f853 4c1c 	ldr.w	r4, [r3, #-28]
20004c78:	f841 4c1c 	str.w	r4, [r1, #-28]
20004c7c:	f853 4c18 	ldr.w	r4, [r3, #-24]
20004c80:	f841 4c18 	str.w	r4, [r1, #-24]
20004c84:	f853 4c14 	ldr.w	r4, [r3, #-20]
20004c88:	f841 4c14 	str.w	r4, [r1, #-20]
20004c8c:	f853 4c10 	ldr.w	r4, [r3, #-16]
20004c90:	f841 4c10 	str.w	r4, [r1, #-16]
20004c94:	f853 4c0c 	ldr.w	r4, [r3, #-12]
20004c98:	f841 4c0c 	str.w	r4, [r1, #-12]
20004c9c:	f853 4c08 	ldr.w	r4, [r3, #-8]
20004ca0:	f841 4c08 	str.w	r4, [r1, #-8]
20004ca4:	f853 4c04 	ldr.w	r4, [r3, #-4]
20004ca8:	f841 4c04 	str.w	r4, [r1, #-4]
20004cac:	461c      	mov	r4, r3
20004cae:	460d      	mov	r5, r1
20004cb0:	3340      	adds	r3, #64	; 0x40
20004cb2:	3140      	adds	r1, #64	; 0x40
20004cb4:	f1bc 0f3f 	cmp.w	ip, #63	; 0x3f
20004cb8:	f1ac 0c40 	sub.w	ip, ip, #64	; 0x40
20004cbc:	dcb6      	bgt.n	20004c2c <memcpy+0xa0>
20004cbe:	4621      	mov	r1, r4
20004cc0:	462b      	mov	r3, r5
20004cc2:	1b54      	subs	r4, r2, r5
20004cc4:	e00f      	b.n	20004ce6 <memcpy+0x15a>
20004cc6:	f851 5c10 	ldr.w	r5, [r1, #-16]
20004cca:	f843 5c10 	str.w	r5, [r3, #-16]
20004cce:	f851 5c0c 	ldr.w	r5, [r1, #-12]
20004cd2:	f843 5c0c 	str.w	r5, [r3, #-12]
20004cd6:	f851 5c08 	ldr.w	r5, [r1, #-8]
20004cda:	f843 5c08 	str.w	r5, [r3, #-8]
20004cde:	f851 5c04 	ldr.w	r5, [r1, #-4]
20004ce2:	f843 5c04 	str.w	r5, [r3, #-4]
20004ce6:	2c0f      	cmp	r4, #15
20004ce8:	460d      	mov	r5, r1
20004cea:	469c      	mov	ip, r3
20004cec:	f101 0110 	add.w	r1, r1, #16
20004cf0:	f103 0310 	add.w	r3, r3, #16
20004cf4:	f1a4 0410 	sub.w	r4, r4, #16
20004cf8:	dce5      	bgt.n	20004cc6 <memcpy+0x13a>
20004cfa:	ebcc 0102 	rsb	r1, ip, r2
20004cfe:	2300      	movs	r3, #0
20004d00:	e003      	b.n	20004d0a <memcpy+0x17e>
20004d02:	58ec      	ldr	r4, [r5, r3]
20004d04:	f84c 4003 	str.w	r4, [ip, r3]
20004d08:	3304      	adds	r3, #4
20004d0a:	195e      	adds	r6, r3, r5
20004d0c:	2903      	cmp	r1, #3
20004d0e:	eb03 040c 	add.w	r4, r3, ip
20004d12:	f1a1 0104 	sub.w	r1, r1, #4
20004d16:	dcf4      	bgt.n	20004d02 <memcpy+0x176>
20004d18:	e77f      	b.n	20004c1a <memcpy+0x8e>
20004d1a:	bf00      	nop

20004d1c <memmove>:
20004d1c:	4288      	cmp	r0, r1
20004d1e:	468c      	mov	ip, r1
20004d20:	b470      	push	{r4, r5, r6}
20004d22:	4605      	mov	r5, r0
20004d24:	4614      	mov	r4, r2
20004d26:	d90e      	bls.n	20004d46 <memmove+0x2a>
20004d28:	188b      	adds	r3, r1, r2
20004d2a:	4298      	cmp	r0, r3
20004d2c:	d20b      	bcs.n	20004d46 <memmove+0x2a>
20004d2e:	b142      	cbz	r2, 20004d42 <memmove+0x26>
20004d30:	ebc2 0c03 	rsb	ip, r2, r3
20004d34:	4601      	mov	r1, r0
20004d36:	1e53      	subs	r3, r2, #1
20004d38:	f81c 2003 	ldrb.w	r2, [ip, r3]
20004d3c:	54ca      	strb	r2, [r1, r3]
20004d3e:	3b01      	subs	r3, #1
20004d40:	d2fa      	bcs.n	20004d38 <memmove+0x1c>
20004d42:	bc70      	pop	{r4, r5, r6}
20004d44:	4770      	bx	lr
20004d46:	2a0f      	cmp	r2, #15
20004d48:	d809      	bhi.n	20004d5e <memmove+0x42>
20004d4a:	2c00      	cmp	r4, #0
20004d4c:	d0f9      	beq.n	20004d42 <memmove+0x26>
20004d4e:	2300      	movs	r3, #0
20004d50:	f81c 2003 	ldrb.w	r2, [ip, r3]
20004d54:	54ea      	strb	r2, [r5, r3]
20004d56:	3301      	adds	r3, #1
20004d58:	42a3      	cmp	r3, r4
20004d5a:	d1f9      	bne.n	20004d50 <memmove+0x34>
20004d5c:	e7f1      	b.n	20004d42 <memmove+0x26>
20004d5e:	ea41 0300 	orr.w	r3, r1, r0
20004d62:	f013 0f03 	tst.w	r3, #3
20004d66:	d1f0      	bne.n	20004d4a <memmove+0x2e>
20004d68:	4694      	mov	ip, r2
20004d6a:	460c      	mov	r4, r1
20004d6c:	4603      	mov	r3, r0
20004d6e:	6825      	ldr	r5, [r4, #0]
20004d70:	f1ac 0c10 	sub.w	ip, ip, #16
20004d74:	601d      	str	r5, [r3, #0]
20004d76:	6865      	ldr	r5, [r4, #4]
20004d78:	605d      	str	r5, [r3, #4]
20004d7a:	68a5      	ldr	r5, [r4, #8]
20004d7c:	609d      	str	r5, [r3, #8]
20004d7e:	68e5      	ldr	r5, [r4, #12]
20004d80:	3410      	adds	r4, #16
20004d82:	60dd      	str	r5, [r3, #12]
20004d84:	3310      	adds	r3, #16
20004d86:	f1bc 0f0f 	cmp.w	ip, #15
20004d8a:	d8f0      	bhi.n	20004d6e <memmove+0x52>
20004d8c:	3a10      	subs	r2, #16
20004d8e:	ea4f 1c12 	mov.w	ip, r2, lsr #4
20004d92:	f10c 0501 	add.w	r5, ip, #1
20004d96:	ebcc 7c0c 	rsb	ip, ip, ip, lsl #28
20004d9a:	012d      	lsls	r5, r5, #4
20004d9c:	eb02 160c 	add.w	r6, r2, ip, lsl #4
20004da0:	eb01 0c05 	add.w	ip, r1, r5
20004da4:	1945      	adds	r5, r0, r5
20004da6:	2e03      	cmp	r6, #3
20004da8:	4634      	mov	r4, r6
20004daa:	d9ce      	bls.n	20004d4a <memmove+0x2e>
20004dac:	2300      	movs	r3, #0
20004dae:	f85c 2003 	ldr.w	r2, [ip, r3]
20004db2:	50ea      	str	r2, [r5, r3]
20004db4:	3304      	adds	r3, #4
20004db6:	1af2      	subs	r2, r6, r3
20004db8:	2a03      	cmp	r2, #3
20004dba:	d8f8      	bhi.n	20004dae <memmove+0x92>
20004dbc:	3e04      	subs	r6, #4
20004dbe:	08b3      	lsrs	r3, r6, #2
20004dc0:	1c5a      	adds	r2, r3, #1
20004dc2:	ebc3 7383 	rsb	r3, r3, r3, lsl #30
20004dc6:	0092      	lsls	r2, r2, #2
20004dc8:	4494      	add	ip, r2
20004dca:	eb06 0483 	add.w	r4, r6, r3, lsl #2
20004dce:	18ad      	adds	r5, r5, r2
20004dd0:	e7bb      	b.n	20004d4a <memmove+0x2e>
20004dd2:	bf00      	nop

20004dd4 <__malloc_lock>:
20004dd4:	4770      	bx	lr
20004dd6:	bf00      	nop

20004dd8 <__malloc_unlock>:
20004dd8:	4770      	bx	lr
20004dda:	bf00      	nop

20004ddc <_realloc_r>:
20004ddc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20004de0:	4691      	mov	r9, r2
20004de2:	b083      	sub	sp, #12
20004de4:	4607      	mov	r7, r0
20004de6:	460e      	mov	r6, r1
20004de8:	2900      	cmp	r1, #0
20004dea:	f000 813a 	beq.w	20005062 <_realloc_r+0x286>
20004dee:	f1a1 0808 	sub.w	r8, r1, #8
20004df2:	f109 040b 	add.w	r4, r9, #11
20004df6:	f7ff ffed 	bl	20004dd4 <__malloc_lock>
20004dfa:	2c16      	cmp	r4, #22
20004dfc:	f8d8 1004 	ldr.w	r1, [r8, #4]
20004e00:	460b      	mov	r3, r1
20004e02:	f200 80a0 	bhi.w	20004f46 <_realloc_r+0x16a>
20004e06:	2210      	movs	r2, #16
20004e08:	2500      	movs	r5, #0
20004e0a:	4614      	mov	r4, r2
20004e0c:	454c      	cmp	r4, r9
20004e0e:	bf38      	it	cc
20004e10:	f045 0501 	orrcc.w	r5, r5, #1
20004e14:	2d00      	cmp	r5, #0
20004e16:	f040 812a 	bne.w	2000506e <_realloc_r+0x292>
20004e1a:	f021 0a03 	bic.w	sl, r1, #3
20004e1e:	4592      	cmp	sl, r2
20004e20:	bfa2      	ittt	ge
20004e22:	4640      	movge	r0, r8
20004e24:	4655      	movge	r5, sl
20004e26:	f108 0808 	addge.w	r8, r8, #8
20004e2a:	da75      	bge.n	20004f18 <_realloc_r+0x13c>
20004e2c:	f246 63a0 	movw	r3, #26272	; 0x66a0
20004e30:	eb08 000a 	add.w	r0, r8, sl
20004e34:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004e38:	f8d3 e008 	ldr.w	lr, [r3, #8]
20004e3c:	4586      	cmp	lr, r0
20004e3e:	f000 811a 	beq.w	20005076 <_realloc_r+0x29a>
20004e42:	f8d0 c004 	ldr.w	ip, [r0, #4]
20004e46:	f02c 0b01 	bic.w	fp, ip, #1
20004e4a:	4483      	add	fp, r0
20004e4c:	f8db b004 	ldr.w	fp, [fp, #4]
20004e50:	f01b 0f01 	tst.w	fp, #1
20004e54:	d07c      	beq.n	20004f50 <_realloc_r+0x174>
20004e56:	46ac      	mov	ip, r5
20004e58:	4628      	mov	r0, r5
20004e5a:	f011 0f01 	tst.w	r1, #1
20004e5e:	f040 809b 	bne.w	20004f98 <_realloc_r+0x1bc>
20004e62:	f856 1c08 	ldr.w	r1, [r6, #-8]
20004e66:	ebc1 0b08 	rsb	fp, r1, r8
20004e6a:	f8db 5004 	ldr.w	r5, [fp, #4]
20004e6e:	f025 0503 	bic.w	r5, r5, #3
20004e72:	2800      	cmp	r0, #0
20004e74:	f000 80dd 	beq.w	20005032 <_realloc_r+0x256>
20004e78:	4570      	cmp	r0, lr
20004e7a:	f000 811f 	beq.w	200050bc <_realloc_r+0x2e0>
20004e7e:	eb05 030a 	add.w	r3, r5, sl
20004e82:	eb0c 0503 	add.w	r5, ip, r3
20004e86:	4295      	cmp	r5, r2
20004e88:	bfb8      	it	lt
20004e8a:	461d      	movlt	r5, r3
20004e8c:	f2c0 80d2 	blt.w	20005034 <_realloc_r+0x258>
20004e90:	6881      	ldr	r1, [r0, #8]
20004e92:	465b      	mov	r3, fp
20004e94:	68c0      	ldr	r0, [r0, #12]
20004e96:	f1aa 0204 	sub.w	r2, sl, #4
20004e9a:	2a24      	cmp	r2, #36	; 0x24
20004e9c:	6081      	str	r1, [r0, #8]
20004e9e:	60c8      	str	r0, [r1, #12]
20004ea0:	f853 1f08 	ldr.w	r1, [r3, #8]!
20004ea4:	f8db 000c 	ldr.w	r0, [fp, #12]
20004ea8:	6081      	str	r1, [r0, #8]
20004eaa:	60c8      	str	r0, [r1, #12]
20004eac:	f200 80d0 	bhi.w	20005050 <_realloc_r+0x274>
20004eb0:	2a13      	cmp	r2, #19
20004eb2:	469c      	mov	ip, r3
20004eb4:	d921      	bls.n	20004efa <_realloc_r+0x11e>
20004eb6:	4631      	mov	r1, r6
20004eb8:	f10b 0c10 	add.w	ip, fp, #16
20004ebc:	f851 0b04 	ldr.w	r0, [r1], #4
20004ec0:	f8cb 0008 	str.w	r0, [fp, #8]
20004ec4:	6870      	ldr	r0, [r6, #4]
20004ec6:	1d0e      	adds	r6, r1, #4
20004ec8:	2a1b      	cmp	r2, #27
20004eca:	f8cb 000c 	str.w	r0, [fp, #12]
20004ece:	d914      	bls.n	20004efa <_realloc_r+0x11e>
20004ed0:	6848      	ldr	r0, [r1, #4]
20004ed2:	1d31      	adds	r1, r6, #4
20004ed4:	f10b 0c18 	add.w	ip, fp, #24
20004ed8:	f8cb 0010 	str.w	r0, [fp, #16]
20004edc:	6870      	ldr	r0, [r6, #4]
20004ede:	1d0e      	adds	r6, r1, #4
20004ee0:	2a24      	cmp	r2, #36	; 0x24
20004ee2:	f8cb 0014 	str.w	r0, [fp, #20]
20004ee6:	d108      	bne.n	20004efa <_realloc_r+0x11e>
20004ee8:	684a      	ldr	r2, [r1, #4]
20004eea:	f10b 0c20 	add.w	ip, fp, #32
20004eee:	f8cb 2018 	str.w	r2, [fp, #24]
20004ef2:	6872      	ldr	r2, [r6, #4]
20004ef4:	3608      	adds	r6, #8
20004ef6:	f8cb 201c 	str.w	r2, [fp, #28]
20004efa:	4631      	mov	r1, r6
20004efc:	4698      	mov	r8, r3
20004efe:	4662      	mov	r2, ip
20004f00:	4658      	mov	r0, fp
20004f02:	f851 3b04 	ldr.w	r3, [r1], #4
20004f06:	f842 3b04 	str.w	r3, [r2], #4
20004f0a:	6873      	ldr	r3, [r6, #4]
20004f0c:	f8cc 3004 	str.w	r3, [ip, #4]
20004f10:	684b      	ldr	r3, [r1, #4]
20004f12:	6053      	str	r3, [r2, #4]
20004f14:	f8db 3004 	ldr.w	r3, [fp, #4]
20004f18:	ebc4 0c05 	rsb	ip, r4, r5
20004f1c:	f1bc 0f0f 	cmp.w	ip, #15
20004f20:	d826      	bhi.n	20004f70 <_realloc_r+0x194>
20004f22:	1942      	adds	r2, r0, r5
20004f24:	f003 0301 	and.w	r3, r3, #1
20004f28:	ea43 0505 	orr.w	r5, r3, r5
20004f2c:	6045      	str	r5, [r0, #4]
20004f2e:	6853      	ldr	r3, [r2, #4]
20004f30:	f043 0301 	orr.w	r3, r3, #1
20004f34:	6053      	str	r3, [r2, #4]
20004f36:	4638      	mov	r0, r7
20004f38:	4645      	mov	r5, r8
20004f3a:	f7ff ff4d 	bl	20004dd8 <__malloc_unlock>
20004f3e:	4628      	mov	r0, r5
20004f40:	b003      	add	sp, #12
20004f42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20004f46:	f024 0407 	bic.w	r4, r4, #7
20004f4a:	4622      	mov	r2, r4
20004f4c:	0fe5      	lsrs	r5, r4, #31
20004f4e:	e75d      	b.n	20004e0c <_realloc_r+0x30>
20004f50:	f02c 0c03 	bic.w	ip, ip, #3
20004f54:	eb0c 050a 	add.w	r5, ip, sl
20004f58:	4295      	cmp	r5, r2
20004f5a:	f6ff af7e 	blt.w	20004e5a <_realloc_r+0x7e>
20004f5e:	6882      	ldr	r2, [r0, #8]
20004f60:	460b      	mov	r3, r1
20004f62:	68c1      	ldr	r1, [r0, #12]
20004f64:	4640      	mov	r0, r8
20004f66:	f108 0808 	add.w	r8, r8, #8
20004f6a:	608a      	str	r2, [r1, #8]
20004f6c:	60d1      	str	r1, [r2, #12]
20004f6e:	e7d3      	b.n	20004f18 <_realloc_r+0x13c>
20004f70:	1901      	adds	r1, r0, r4
20004f72:	f003 0301 	and.w	r3, r3, #1
20004f76:	eb01 020c 	add.w	r2, r1, ip
20004f7a:	ea43 0404 	orr.w	r4, r3, r4
20004f7e:	f04c 0301 	orr.w	r3, ip, #1
20004f82:	6044      	str	r4, [r0, #4]
20004f84:	604b      	str	r3, [r1, #4]
20004f86:	4638      	mov	r0, r7
20004f88:	6853      	ldr	r3, [r2, #4]
20004f8a:	3108      	adds	r1, #8
20004f8c:	f043 0301 	orr.w	r3, r3, #1
20004f90:	6053      	str	r3, [r2, #4]
20004f92:	f7fe ffb7 	bl	20003f04 <_free_r>
20004f96:	e7ce      	b.n	20004f36 <_realloc_r+0x15a>
20004f98:	4649      	mov	r1, r9
20004f9a:	4638      	mov	r0, r7
20004f9c:	f7ff faea 	bl	20004574 <_malloc_r>
20004fa0:	4605      	mov	r5, r0
20004fa2:	2800      	cmp	r0, #0
20004fa4:	d041      	beq.n	2000502a <_realloc_r+0x24e>
20004fa6:	f8d8 3004 	ldr.w	r3, [r8, #4]
20004faa:	f1a0 0208 	sub.w	r2, r0, #8
20004fae:	f023 0101 	bic.w	r1, r3, #1
20004fb2:	4441      	add	r1, r8
20004fb4:	428a      	cmp	r2, r1
20004fb6:	f000 80d7 	beq.w	20005168 <_realloc_r+0x38c>
20004fba:	f1aa 0204 	sub.w	r2, sl, #4
20004fbe:	4631      	mov	r1, r6
20004fc0:	2a24      	cmp	r2, #36	; 0x24
20004fc2:	d878      	bhi.n	200050b6 <_realloc_r+0x2da>
20004fc4:	2a13      	cmp	r2, #19
20004fc6:	4603      	mov	r3, r0
20004fc8:	d921      	bls.n	2000500e <_realloc_r+0x232>
20004fca:	4634      	mov	r4, r6
20004fcc:	f854 3b04 	ldr.w	r3, [r4], #4
20004fd0:	1d21      	adds	r1, r4, #4
20004fd2:	f840 3b04 	str.w	r3, [r0], #4
20004fd6:	1d03      	adds	r3, r0, #4
20004fd8:	f8d6 c004 	ldr.w	ip, [r6, #4]
20004fdc:	2a1b      	cmp	r2, #27
20004fde:	f8c5 c004 	str.w	ip, [r5, #4]
20004fe2:	d914      	bls.n	2000500e <_realloc_r+0x232>
20004fe4:	f8d4 e004 	ldr.w	lr, [r4, #4]
20004fe8:	1d1c      	adds	r4, r3, #4
20004fea:	f101 0c04 	add.w	ip, r1, #4
20004fee:	f8c0 e004 	str.w	lr, [r0, #4]
20004ff2:	6848      	ldr	r0, [r1, #4]
20004ff4:	f10c 0104 	add.w	r1, ip, #4
20004ff8:	6058      	str	r0, [r3, #4]
20004ffa:	1d23      	adds	r3, r4, #4
20004ffc:	2a24      	cmp	r2, #36	; 0x24
20004ffe:	d106      	bne.n	2000500e <_realloc_r+0x232>
20005000:	f8dc 2004 	ldr.w	r2, [ip, #4]
20005004:	6062      	str	r2, [r4, #4]
20005006:	684a      	ldr	r2, [r1, #4]
20005008:	3108      	adds	r1, #8
2000500a:	605a      	str	r2, [r3, #4]
2000500c:	3308      	adds	r3, #8
2000500e:	4608      	mov	r0, r1
20005010:	461a      	mov	r2, r3
20005012:	f850 4b04 	ldr.w	r4, [r0], #4
20005016:	f842 4b04 	str.w	r4, [r2], #4
2000501a:	6849      	ldr	r1, [r1, #4]
2000501c:	6059      	str	r1, [r3, #4]
2000501e:	6843      	ldr	r3, [r0, #4]
20005020:	6053      	str	r3, [r2, #4]
20005022:	4631      	mov	r1, r6
20005024:	4638      	mov	r0, r7
20005026:	f7fe ff6d 	bl	20003f04 <_free_r>
2000502a:	4638      	mov	r0, r7
2000502c:	f7ff fed4 	bl	20004dd8 <__malloc_unlock>
20005030:	e785      	b.n	20004f3e <_realloc_r+0x162>
20005032:	4455      	add	r5, sl
20005034:	4295      	cmp	r5, r2
20005036:	dbaf      	blt.n	20004f98 <_realloc_r+0x1bc>
20005038:	465b      	mov	r3, fp
2000503a:	f8db 000c 	ldr.w	r0, [fp, #12]
2000503e:	f1aa 0204 	sub.w	r2, sl, #4
20005042:	f853 1f08 	ldr.w	r1, [r3, #8]!
20005046:	2a24      	cmp	r2, #36	; 0x24
20005048:	6081      	str	r1, [r0, #8]
2000504a:	60c8      	str	r0, [r1, #12]
2000504c:	f67f af30 	bls.w	20004eb0 <_realloc_r+0xd4>
20005050:	4618      	mov	r0, r3
20005052:	4631      	mov	r1, r6
20005054:	4698      	mov	r8, r3
20005056:	f7ff fe61 	bl	20004d1c <memmove>
2000505a:	4658      	mov	r0, fp
2000505c:	f8db 3004 	ldr.w	r3, [fp, #4]
20005060:	e75a      	b.n	20004f18 <_realloc_r+0x13c>
20005062:	4611      	mov	r1, r2
20005064:	b003      	add	sp, #12
20005066:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
2000506a:	f7ff ba83 	b.w	20004574 <_malloc_r>
2000506e:	230c      	movs	r3, #12
20005070:	2500      	movs	r5, #0
20005072:	603b      	str	r3, [r7, #0]
20005074:	e763      	b.n	20004f3e <_realloc_r+0x162>
20005076:	f8de 5004 	ldr.w	r5, [lr, #4]
2000507a:	f104 0b10 	add.w	fp, r4, #16
2000507e:	f025 0c03 	bic.w	ip, r5, #3
20005082:	eb0c 000a 	add.w	r0, ip, sl
20005086:	4558      	cmp	r0, fp
20005088:	bfb8      	it	lt
2000508a:	4670      	movlt	r0, lr
2000508c:	f6ff aee5 	blt.w	20004e5a <_realloc_r+0x7e>
20005090:	eb08 0204 	add.w	r2, r8, r4
20005094:	1b01      	subs	r1, r0, r4
20005096:	f041 0101 	orr.w	r1, r1, #1
2000509a:	609a      	str	r2, [r3, #8]
2000509c:	6051      	str	r1, [r2, #4]
2000509e:	4638      	mov	r0, r7
200050a0:	f8d8 1004 	ldr.w	r1, [r8, #4]
200050a4:	4635      	mov	r5, r6
200050a6:	f001 0301 	and.w	r3, r1, #1
200050aa:	431c      	orrs	r4, r3
200050ac:	f8c8 4004 	str.w	r4, [r8, #4]
200050b0:	f7ff fe92 	bl	20004dd8 <__malloc_unlock>
200050b4:	e743      	b.n	20004f3e <_realloc_r+0x162>
200050b6:	f7ff fe31 	bl	20004d1c <memmove>
200050ba:	e7b2      	b.n	20005022 <_realloc_r+0x246>
200050bc:	4455      	add	r5, sl
200050be:	f104 0110 	add.w	r1, r4, #16
200050c2:	44ac      	add	ip, r5
200050c4:	458c      	cmp	ip, r1
200050c6:	dbb5      	blt.n	20005034 <_realloc_r+0x258>
200050c8:	465d      	mov	r5, fp
200050ca:	f8db 000c 	ldr.w	r0, [fp, #12]
200050ce:	f1aa 0204 	sub.w	r2, sl, #4
200050d2:	f855 1f08 	ldr.w	r1, [r5, #8]!
200050d6:	2a24      	cmp	r2, #36	; 0x24
200050d8:	6081      	str	r1, [r0, #8]
200050da:	60c8      	str	r0, [r1, #12]
200050dc:	d84c      	bhi.n	20005178 <_realloc_r+0x39c>
200050de:	2a13      	cmp	r2, #19
200050e0:	4628      	mov	r0, r5
200050e2:	d924      	bls.n	2000512e <_realloc_r+0x352>
200050e4:	4631      	mov	r1, r6
200050e6:	f10b 0010 	add.w	r0, fp, #16
200050ea:	f851 eb04 	ldr.w	lr, [r1], #4
200050ee:	f8cb e008 	str.w	lr, [fp, #8]
200050f2:	f8d6 e004 	ldr.w	lr, [r6, #4]
200050f6:	1d0e      	adds	r6, r1, #4
200050f8:	2a1b      	cmp	r2, #27
200050fa:	f8cb e00c 	str.w	lr, [fp, #12]
200050fe:	d916      	bls.n	2000512e <_realloc_r+0x352>
20005100:	f8d1 e004 	ldr.w	lr, [r1, #4]
20005104:	1d31      	adds	r1, r6, #4
20005106:	f10b 0018 	add.w	r0, fp, #24
2000510a:	f8cb e010 	str.w	lr, [fp, #16]
2000510e:	f8d6 e004 	ldr.w	lr, [r6, #4]
20005112:	1d0e      	adds	r6, r1, #4
20005114:	2a24      	cmp	r2, #36	; 0x24
20005116:	f8cb e014 	str.w	lr, [fp, #20]
2000511a:	d108      	bne.n	2000512e <_realloc_r+0x352>
2000511c:	684a      	ldr	r2, [r1, #4]
2000511e:	f10b 0020 	add.w	r0, fp, #32
20005122:	f8cb 2018 	str.w	r2, [fp, #24]
20005126:	6872      	ldr	r2, [r6, #4]
20005128:	3608      	adds	r6, #8
2000512a:	f8cb 201c 	str.w	r2, [fp, #28]
2000512e:	4631      	mov	r1, r6
20005130:	4602      	mov	r2, r0
20005132:	f851 eb04 	ldr.w	lr, [r1], #4
20005136:	f842 eb04 	str.w	lr, [r2], #4
2000513a:	6876      	ldr	r6, [r6, #4]
2000513c:	6046      	str	r6, [r0, #4]
2000513e:	6849      	ldr	r1, [r1, #4]
20005140:	6051      	str	r1, [r2, #4]
20005142:	eb0b 0204 	add.w	r2, fp, r4
20005146:	ebc4 010c 	rsb	r1, r4, ip
2000514a:	f041 0101 	orr.w	r1, r1, #1
2000514e:	609a      	str	r2, [r3, #8]
20005150:	6051      	str	r1, [r2, #4]
20005152:	4638      	mov	r0, r7
20005154:	f8db 1004 	ldr.w	r1, [fp, #4]
20005158:	f001 0301 	and.w	r3, r1, #1
2000515c:	431c      	orrs	r4, r3
2000515e:	f8cb 4004 	str.w	r4, [fp, #4]
20005162:	f7ff fe39 	bl	20004dd8 <__malloc_unlock>
20005166:	e6ea      	b.n	20004f3e <_realloc_r+0x162>
20005168:	6855      	ldr	r5, [r2, #4]
2000516a:	4640      	mov	r0, r8
2000516c:	f108 0808 	add.w	r8, r8, #8
20005170:	f025 0503 	bic.w	r5, r5, #3
20005174:	4455      	add	r5, sl
20005176:	e6cf      	b.n	20004f18 <_realloc_r+0x13c>
20005178:	4631      	mov	r1, r6
2000517a:	4628      	mov	r0, r5
2000517c:	9300      	str	r3, [sp, #0]
2000517e:	f8cd c004 	str.w	ip, [sp, #4]
20005182:	f7ff fdcb 	bl	20004d1c <memmove>
20005186:	f8dd c004 	ldr.w	ip, [sp, #4]
2000518a:	9b00      	ldr	r3, [sp, #0]
2000518c:	e7d9      	b.n	20005142 <_realloc_r+0x366>
2000518e:	bf00      	nop

20005190 <_sbrk_r>:
20005190:	b538      	push	{r3, r4, r5, lr}
20005192:	f646 4428 	movw	r4, #27688	; 0x6c28
20005196:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000519a:	4605      	mov	r5, r0
2000519c:	4608      	mov	r0, r1
2000519e:	2300      	movs	r3, #0
200051a0:	6023      	str	r3, [r4, #0]
200051a2:	f7fb fc95 	bl	20000ad0 <_sbrk>
200051a6:	f1b0 3fff 	cmp.w	r0, #4294967295
200051aa:	d000      	beq.n	200051ae <_sbrk_r+0x1e>
200051ac:	bd38      	pop	{r3, r4, r5, pc}
200051ae:	6823      	ldr	r3, [r4, #0]
200051b0:	2b00      	cmp	r3, #0
200051b2:	d0fb      	beq.n	200051ac <_sbrk_r+0x1c>
200051b4:	602b      	str	r3, [r5, #0]
200051b6:	bd38      	pop	{r3, r4, r5, pc}

200051b8 <_raise_r>:
200051b8:	291f      	cmp	r1, #31
200051ba:	b570      	push	{r4, r5, r6, lr}
200051bc:	460c      	mov	r4, r1
200051be:	4605      	mov	r5, r0
200051c0:	d820      	bhi.n	20005204 <_raise_r+0x4c>
200051c2:	6c42      	ldr	r2, [r0, #68]	; 0x44
200051c4:	b1a2      	cbz	r2, 200051f0 <_raise_r+0x38>
200051c6:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
200051ca:	b18b      	cbz	r3, 200051f0 <_raise_r+0x38>
200051cc:	2b01      	cmp	r3, #1
200051ce:	d00d      	beq.n	200051ec <_raise_r+0x34>
200051d0:	f1b3 3fff 	cmp.w	r3, #4294967295
200051d4:	d006      	beq.n	200051e4 <_raise_r+0x2c>
200051d6:	4608      	mov	r0, r1
200051d8:	2500      	movs	r5, #0
200051da:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
200051de:	4798      	blx	r3
200051e0:	4628      	mov	r0, r5
200051e2:	bd70      	pop	{r4, r5, r6, pc}
200051e4:	2316      	movs	r3, #22
200051e6:	6003      	str	r3, [r0, #0]
200051e8:	2001      	movs	r0, #1
200051ea:	bd70      	pop	{r4, r5, r6, pc}
200051ec:	2000      	movs	r0, #0
200051ee:	bd70      	pop	{r4, r5, r6, pc}
200051f0:	4628      	mov	r0, r5
200051f2:	f000 f887 	bl	20005304 <_getpid_r>
200051f6:	4622      	mov	r2, r4
200051f8:	4601      	mov	r1, r0
200051fa:	4628      	mov	r0, r5
200051fc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
20005200:	f000 b882 	b.w	20005308 <_kill_r>
20005204:	2316      	movs	r3, #22
20005206:	6003      	str	r3, [r0, #0]
20005208:	f04f 30ff 	mov.w	r0, #4294967295
2000520c:	bd70      	pop	{r4, r5, r6, pc}
2000520e:	bf00      	nop

20005210 <raise>:
20005210:	f246 53ac 	movw	r3, #26028	; 0x65ac
20005214:	4601      	mov	r1, r0
20005216:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000521a:	6818      	ldr	r0, [r3, #0]
2000521c:	e7cc      	b.n	200051b8 <_raise_r>
2000521e:	bf00      	nop

20005220 <_init_signal_r>:
20005220:	b538      	push	{r3, r4, r5, lr}
20005222:	6c45      	ldr	r5, [r0, #68]	; 0x44
20005224:	4604      	mov	r4, r0
20005226:	b10d      	cbz	r5, 2000522c <_init_signal_r+0xc>
20005228:	2000      	movs	r0, #0
2000522a:	bd38      	pop	{r3, r4, r5, pc}
2000522c:	2180      	movs	r1, #128	; 0x80
2000522e:	f7ff f9a1 	bl	20004574 <_malloc_r>
20005232:	6460      	str	r0, [r4, #68]	; 0x44
20005234:	b128      	cbz	r0, 20005242 <_init_signal_r+0x22>
20005236:	462b      	mov	r3, r5
20005238:	5143      	str	r3, [r0, r5]
2000523a:	3504      	adds	r5, #4
2000523c:	2d80      	cmp	r5, #128	; 0x80
2000523e:	d1fb      	bne.n	20005238 <_init_signal_r+0x18>
20005240:	e7f2      	b.n	20005228 <_init_signal_r+0x8>
20005242:	3801      	subs	r0, #1
20005244:	bd38      	pop	{r3, r4, r5, pc}
20005246:	bf00      	nop

20005248 <_init_signal>:
20005248:	f246 53ac 	movw	r3, #26028	; 0x65ac
2000524c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005250:	6818      	ldr	r0, [r3, #0]
20005252:	e7e5      	b.n	20005220 <_init_signal_r>

20005254 <__sigtramp_r>:
20005254:	291f      	cmp	r1, #31
20005256:	b510      	push	{r4, lr}
20005258:	4604      	mov	r4, r0
2000525a:	b082      	sub	sp, #8
2000525c:	d812      	bhi.n	20005284 <__sigtramp_r+0x30>
2000525e:	6c42      	ldr	r2, [r0, #68]	; 0x44
20005260:	b1ca      	cbz	r2, 20005296 <__sigtramp_r+0x42>
20005262:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
20005266:	eb02 0281 	add.w	r2, r2, r1, lsl #2
2000526a:	b183      	cbz	r3, 2000528e <__sigtramp_r+0x3a>
2000526c:	f1b3 3fff 	cmp.w	r3, #4294967295
20005270:	d00f      	beq.n	20005292 <__sigtramp_r+0x3e>
20005272:	2b01      	cmp	r3, #1
20005274:	d009      	beq.n	2000528a <__sigtramp_r+0x36>
20005276:	4608      	mov	r0, r1
20005278:	2400      	movs	r4, #0
2000527a:	6014      	str	r4, [r2, #0]
2000527c:	4798      	blx	r3
2000527e:	4620      	mov	r0, r4
20005280:	b002      	add	sp, #8
20005282:	bd10      	pop	{r4, pc}
20005284:	f04f 30ff 	mov.w	r0, #4294967295
20005288:	e7fa      	b.n	20005280 <__sigtramp_r+0x2c>
2000528a:	2003      	movs	r0, #3
2000528c:	e7f8      	b.n	20005280 <__sigtramp_r+0x2c>
2000528e:	2001      	movs	r0, #1
20005290:	e7f6      	b.n	20005280 <__sigtramp_r+0x2c>
20005292:	2002      	movs	r0, #2
20005294:	e7f4      	b.n	20005280 <__sigtramp_r+0x2c>
20005296:	9101      	str	r1, [sp, #4]
20005298:	f7ff ffc2 	bl	20005220 <_init_signal_r>
2000529c:	9901      	ldr	r1, [sp, #4]
2000529e:	2800      	cmp	r0, #0
200052a0:	d1f0      	bne.n	20005284 <__sigtramp_r+0x30>
200052a2:	6c62      	ldr	r2, [r4, #68]	; 0x44
200052a4:	e7dd      	b.n	20005262 <__sigtramp_r+0xe>
200052a6:	bf00      	nop

200052a8 <__sigtramp>:
200052a8:	f246 53ac 	movw	r3, #26028	; 0x65ac
200052ac:	4601      	mov	r1, r0
200052ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
200052b2:	6818      	ldr	r0, [r3, #0]
200052b4:	e7ce      	b.n	20005254 <__sigtramp_r>
200052b6:	bf00      	nop

200052b8 <_signal_r>:
200052b8:	291f      	cmp	r1, #31
200052ba:	b510      	push	{r4, lr}
200052bc:	4604      	mov	r4, r0
200052be:	b082      	sub	sp, #8
200052c0:	d807      	bhi.n	200052d2 <_signal_r+0x1a>
200052c2:	6c43      	ldr	r3, [r0, #68]	; 0x44
200052c4:	b153      	cbz	r3, 200052dc <_signal_r+0x24>
200052c6:	f853 0021 	ldr.w	r0, [r3, r1, lsl #2]
200052ca:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
200052ce:	b002      	add	sp, #8
200052d0:	bd10      	pop	{r4, pc}
200052d2:	2316      	movs	r3, #22
200052d4:	6003      	str	r3, [r0, #0]
200052d6:	f04f 30ff 	mov.w	r0, #4294967295
200052da:	e7f8      	b.n	200052ce <_signal_r+0x16>
200052dc:	9101      	str	r1, [sp, #4]
200052de:	9200      	str	r2, [sp, #0]
200052e0:	f7ff ff9e 	bl	20005220 <_init_signal_r>
200052e4:	9901      	ldr	r1, [sp, #4]
200052e6:	9a00      	ldr	r2, [sp, #0]
200052e8:	b908      	cbnz	r0, 200052ee <_signal_r+0x36>
200052ea:	6c63      	ldr	r3, [r4, #68]	; 0x44
200052ec:	e7eb      	b.n	200052c6 <_signal_r+0xe>
200052ee:	f04f 30ff 	mov.w	r0, #4294967295
200052f2:	e7ec      	b.n	200052ce <_signal_r+0x16>

200052f4 <signal>:
200052f4:	f246 53ac 	movw	r3, #26028	; 0x65ac
200052f8:	460a      	mov	r2, r1
200052fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
200052fe:	4601      	mov	r1, r0
20005300:	6818      	ldr	r0, [r3, #0]
20005302:	e7d9      	b.n	200052b8 <_signal_r>

20005304 <_getpid_r>:
20005304:	f7fb bb92 	b.w	20000a2c <_getpid>

20005308 <_kill_r>:
20005308:	b538      	push	{r3, r4, r5, lr}
2000530a:	f646 4428 	movw	r4, #27688	; 0x6c28
2000530e:	f2c2 0400 	movt	r4, #8192	; 0x2000
20005312:	4605      	mov	r5, r0
20005314:	4608      	mov	r0, r1
20005316:	4611      	mov	r1, r2
20005318:	2300      	movs	r3, #0
2000531a:	6023      	str	r3, [r4, #0]
2000531c:	f7fb fb9a 	bl	20000a54 <_kill>
20005320:	f1b0 3fff 	cmp.w	r0, #4294967295
20005324:	d000      	beq.n	20005328 <_kill_r+0x20>
20005326:	bd38      	pop	{r3, r4, r5, pc}
20005328:	6823      	ldr	r3, [r4, #0]
2000532a:	2b00      	cmp	r3, #0
2000532c:	d0fb      	beq.n	20005326 <_kill_r+0x1e>
2000532e:	602b      	str	r3, [r5, #0]
20005330:	bd38      	pop	{r3, r4, r5, pc}
20005332:	bf00      	nop

20005334 <__sclose>:
20005334:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20005338:	f000 b874 	b.w	20005424 <_close_r>

2000533c <__sseek>:
2000533c:	b510      	push	{r4, lr}
2000533e:	460c      	mov	r4, r1
20005340:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20005344:	f000 f912 	bl	2000556c <_lseek_r>
20005348:	89a3      	ldrh	r3, [r4, #12]
2000534a:	f1b0 3fff 	cmp.w	r0, #4294967295
2000534e:	bf15      	itete	ne
20005350:	6560      	strne	r0, [r4, #84]	; 0x54
20005352:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
20005356:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
2000535a:	81a3      	strheq	r3, [r4, #12]
2000535c:	bf18      	it	ne
2000535e:	81a3      	strhne	r3, [r4, #12]
20005360:	bd10      	pop	{r4, pc}
20005362:	bf00      	nop

20005364 <__swrite>:
20005364:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20005368:	461d      	mov	r5, r3
2000536a:	898b      	ldrh	r3, [r1, #12]
2000536c:	460c      	mov	r4, r1
2000536e:	4616      	mov	r6, r2
20005370:	4607      	mov	r7, r0
20005372:	f413 7f80 	tst.w	r3, #256	; 0x100
20005376:	d006      	beq.n	20005386 <__swrite+0x22>
20005378:	2302      	movs	r3, #2
2000537a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
2000537e:	2200      	movs	r2, #0
20005380:	f000 f8f4 	bl	2000556c <_lseek_r>
20005384:	89a3      	ldrh	r3, [r4, #12]
20005386:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
2000538a:	4638      	mov	r0, r7
2000538c:	81a3      	strh	r3, [r4, #12]
2000538e:	4632      	mov	r2, r6
20005390:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
20005394:	462b      	mov	r3, r5
20005396:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
2000539a:	f7fb bb89 	b.w	20000ab0 <_write_r>
2000539e:	bf00      	nop

200053a0 <__sread>:
200053a0:	b510      	push	{r4, lr}
200053a2:	460c      	mov	r4, r1
200053a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
200053a8:	f000 f8f6 	bl	20005598 <_read_r>
200053ac:	2800      	cmp	r0, #0
200053ae:	db03      	blt.n	200053b8 <__sread+0x18>
200053b0:	6d63      	ldr	r3, [r4, #84]	; 0x54
200053b2:	181b      	adds	r3, r3, r0
200053b4:	6563      	str	r3, [r4, #84]	; 0x54
200053b6:	bd10      	pop	{r4, pc}
200053b8:	89a3      	ldrh	r3, [r4, #12]
200053ba:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
200053be:	81a3      	strh	r3, [r4, #12]
200053c0:	bd10      	pop	{r4, pc}
200053c2:	bf00      	nop

200053c4 <strlen>:
200053c4:	f020 0103 	bic.w	r1, r0, #3
200053c8:	f010 0003 	ands.w	r0, r0, #3
200053cc:	f1c0 0000 	rsb	r0, r0, #0
200053d0:	f851 3b04 	ldr.w	r3, [r1], #4
200053d4:	f100 0c04 	add.w	ip, r0, #4
200053d8:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
200053dc:	f06f 0200 	mvn.w	r2, #0
200053e0:	bf1c      	itt	ne
200053e2:	fa22 f20c 	lsrne.w	r2, r2, ip
200053e6:	4313      	orrne	r3, r2
200053e8:	f04f 0c01 	mov.w	ip, #1
200053ec:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
200053f0:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
200053f4:	eba3 020c 	sub.w	r2, r3, ip
200053f8:	ea22 0203 	bic.w	r2, r2, r3
200053fc:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
20005400:	bf04      	itt	eq
20005402:	f851 3b04 	ldreq.w	r3, [r1], #4
20005406:	3004      	addeq	r0, #4
20005408:	d0f4      	beq.n	200053f4 <strlen+0x30>
2000540a:	f013 0fff 	tst.w	r3, #255	; 0xff
2000540e:	bf1f      	itttt	ne
20005410:	3001      	addne	r0, #1
20005412:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
20005416:	3001      	addne	r0, #1
20005418:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
2000541c:	bf18      	it	ne
2000541e:	3001      	addne	r0, #1
20005420:	4770      	bx	lr
20005422:	bf00      	nop

20005424 <_close_r>:
20005424:	b538      	push	{r3, r4, r5, lr}
20005426:	f646 4428 	movw	r4, #27688	; 0x6c28
2000542a:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000542e:	4605      	mov	r5, r0
20005430:	4608      	mov	r0, r1
20005432:	2300      	movs	r3, #0
20005434:	6023      	str	r3, [r4, #0]
20005436:	f7fb fad5 	bl	200009e4 <_close>
2000543a:	f1b0 3fff 	cmp.w	r0, #4294967295
2000543e:	d000      	beq.n	20005442 <_close_r+0x1e>
20005440:	bd38      	pop	{r3, r4, r5, pc}
20005442:	6823      	ldr	r3, [r4, #0]
20005444:	2b00      	cmp	r3, #0
20005446:	d0fb      	beq.n	20005440 <_close_r+0x1c>
20005448:	602b      	str	r3, [r5, #0]
2000544a:	bd38      	pop	{r3, r4, r5, pc}

2000544c <_fclose_r>:
2000544c:	b570      	push	{r4, r5, r6, lr}
2000544e:	4605      	mov	r5, r0
20005450:	460c      	mov	r4, r1
20005452:	2900      	cmp	r1, #0
20005454:	d04b      	beq.n	200054ee <_fclose_r+0xa2>
20005456:	f7fe fc1d 	bl	20003c94 <__sfp_lock_acquire>
2000545a:	b115      	cbz	r5, 20005462 <_fclose_r+0x16>
2000545c:	69ab      	ldr	r3, [r5, #24]
2000545e:	2b00      	cmp	r3, #0
20005460:	d048      	beq.n	200054f4 <_fclose_r+0xa8>
20005462:	f246 43d4 	movw	r3, #25812	; 0x64d4
20005466:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000546a:	429c      	cmp	r4, r3
2000546c:	bf08      	it	eq
2000546e:	686c      	ldreq	r4, [r5, #4]
20005470:	d00e      	beq.n	20005490 <_fclose_r+0x44>
20005472:	f246 43f4 	movw	r3, #25844	; 0x64f4
20005476:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000547a:	429c      	cmp	r4, r3
2000547c:	bf08      	it	eq
2000547e:	68ac      	ldreq	r4, [r5, #8]
20005480:	d006      	beq.n	20005490 <_fclose_r+0x44>
20005482:	f246 5314 	movw	r3, #25876	; 0x6514
20005486:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000548a:	429c      	cmp	r4, r3
2000548c:	bf08      	it	eq
2000548e:	68ec      	ldreq	r4, [r5, #12]
20005490:	f9b4 600c 	ldrsh.w	r6, [r4, #12]
20005494:	b33e      	cbz	r6, 200054e6 <_fclose_r+0x9a>
20005496:	4628      	mov	r0, r5
20005498:	4621      	mov	r1, r4
2000549a:	f7fe fb3f 	bl	20003b1c <_fflush_r>
2000549e:	6b23      	ldr	r3, [r4, #48]	; 0x30
200054a0:	4606      	mov	r6, r0
200054a2:	b13b      	cbz	r3, 200054b4 <_fclose_r+0x68>
200054a4:	4628      	mov	r0, r5
200054a6:	6a21      	ldr	r1, [r4, #32]
200054a8:	4798      	blx	r3
200054aa:	ea36 0620 	bics.w	r6, r6, r0, asr #32
200054ae:	bf28      	it	cs
200054b0:	f04f 36ff 	movcs.w	r6, #4294967295
200054b4:	89a3      	ldrh	r3, [r4, #12]
200054b6:	f013 0f80 	tst.w	r3, #128	; 0x80
200054ba:	d11f      	bne.n	200054fc <_fclose_r+0xb0>
200054bc:	6b61      	ldr	r1, [r4, #52]	; 0x34
200054be:	b141      	cbz	r1, 200054d2 <_fclose_r+0x86>
200054c0:	f104 0344 	add.w	r3, r4, #68	; 0x44
200054c4:	4299      	cmp	r1, r3
200054c6:	d002      	beq.n	200054ce <_fclose_r+0x82>
200054c8:	4628      	mov	r0, r5
200054ca:	f7fe fd1b 	bl	20003f04 <_free_r>
200054ce:	2300      	movs	r3, #0
200054d0:	6363      	str	r3, [r4, #52]	; 0x34
200054d2:	6ca1      	ldr	r1, [r4, #72]	; 0x48
200054d4:	b121      	cbz	r1, 200054e0 <_fclose_r+0x94>
200054d6:	4628      	mov	r0, r5
200054d8:	f7fe fd14 	bl	20003f04 <_free_r>
200054dc:	2300      	movs	r3, #0
200054de:	64a3      	str	r3, [r4, #72]	; 0x48
200054e0:	f04f 0300 	mov.w	r3, #0
200054e4:	81a3      	strh	r3, [r4, #12]
200054e6:	f7fe fbd7 	bl	20003c98 <__sfp_lock_release>
200054ea:	4630      	mov	r0, r6
200054ec:	bd70      	pop	{r4, r5, r6, pc}
200054ee:	460e      	mov	r6, r1
200054f0:	4630      	mov	r0, r6
200054f2:	bd70      	pop	{r4, r5, r6, pc}
200054f4:	4628      	mov	r0, r5
200054f6:	f7fe fc81 	bl	20003dfc <__sinit>
200054fa:	e7b2      	b.n	20005462 <_fclose_r+0x16>
200054fc:	4628      	mov	r0, r5
200054fe:	6921      	ldr	r1, [r4, #16]
20005500:	f7fe fd00 	bl	20003f04 <_free_r>
20005504:	e7da      	b.n	200054bc <_fclose_r+0x70>
20005506:	bf00      	nop

20005508 <fclose>:
20005508:	f246 53ac 	movw	r3, #26028	; 0x65ac
2000550c:	4601      	mov	r1, r0
2000550e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005512:	6818      	ldr	r0, [r3, #0]
20005514:	e79a      	b.n	2000544c <_fclose_r>
20005516:	bf00      	nop

20005518 <_fstat_r>:
20005518:	b538      	push	{r3, r4, r5, lr}
2000551a:	f646 4428 	movw	r4, #27688	; 0x6c28
2000551e:	f2c2 0400 	movt	r4, #8192	; 0x2000
20005522:	4605      	mov	r5, r0
20005524:	4608      	mov	r0, r1
20005526:	4611      	mov	r1, r2
20005528:	2300      	movs	r3, #0
2000552a:	6023      	str	r3, [r4, #0]
2000552c:	f7fb fa6c 	bl	20000a08 <_fstat>
20005530:	f1b0 3fff 	cmp.w	r0, #4294967295
20005534:	d000      	beq.n	20005538 <_fstat_r+0x20>
20005536:	bd38      	pop	{r3, r4, r5, pc}
20005538:	6823      	ldr	r3, [r4, #0]
2000553a:	2b00      	cmp	r3, #0
2000553c:	d0fb      	beq.n	20005536 <_fstat_r+0x1e>
2000553e:	602b      	str	r3, [r5, #0]
20005540:	bd38      	pop	{r3, r4, r5, pc}
20005542:	bf00      	nop

20005544 <_isatty_r>:
20005544:	b538      	push	{r3, r4, r5, lr}
20005546:	f646 4428 	movw	r4, #27688	; 0x6c28
2000554a:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000554e:	4605      	mov	r5, r0
20005550:	4608      	mov	r0, r1
20005552:	2300      	movs	r3, #0
20005554:	6023      	str	r3, [r4, #0]
20005556:	f7fb fa71 	bl	20000a3c <_isatty>
2000555a:	f1b0 3fff 	cmp.w	r0, #4294967295
2000555e:	d000      	beq.n	20005562 <_isatty_r+0x1e>
20005560:	bd38      	pop	{r3, r4, r5, pc}
20005562:	6823      	ldr	r3, [r4, #0]
20005564:	2b00      	cmp	r3, #0
20005566:	d0fb      	beq.n	20005560 <_isatty_r+0x1c>
20005568:	602b      	str	r3, [r5, #0]
2000556a:	bd38      	pop	{r3, r4, r5, pc}

2000556c <_lseek_r>:
2000556c:	b538      	push	{r3, r4, r5, lr}
2000556e:	f646 4428 	movw	r4, #27688	; 0x6c28
20005572:	f2c2 0400 	movt	r4, #8192	; 0x2000
20005576:	4605      	mov	r5, r0
20005578:	4608      	mov	r0, r1
2000557a:	4611      	mov	r1, r2
2000557c:	461a      	mov	r2, r3
2000557e:	2300      	movs	r3, #0
20005580:	6023      	str	r3, [r4, #0]
20005582:	f7fb fa79 	bl	20000a78 <_lseek>
20005586:	f1b0 3fff 	cmp.w	r0, #4294967295
2000558a:	d000      	beq.n	2000558e <_lseek_r+0x22>
2000558c:	bd38      	pop	{r3, r4, r5, pc}
2000558e:	6823      	ldr	r3, [r4, #0]
20005590:	2b00      	cmp	r3, #0
20005592:	d0fb      	beq.n	2000558c <_lseek_r+0x20>
20005594:	602b      	str	r3, [r5, #0]
20005596:	bd38      	pop	{r3, r4, r5, pc}

20005598 <_read_r>:
20005598:	b538      	push	{r3, r4, r5, lr}
2000559a:	f646 4428 	movw	r4, #27688	; 0x6c28
2000559e:	f2c2 0400 	movt	r4, #8192	; 0x2000
200055a2:	4605      	mov	r5, r0
200055a4:	4608      	mov	r0, r1
200055a6:	4611      	mov	r1, r2
200055a8:	461a      	mov	r2, r3
200055aa:	2300      	movs	r3, #0
200055ac:	6023      	str	r3, [r4, #0]
200055ae:	f7fb fa71 	bl	20000a94 <_read>
200055b2:	f1b0 3fff 	cmp.w	r0, #4294967295
200055b6:	d000      	beq.n	200055ba <_read_r+0x22>
200055b8:	bd38      	pop	{r3, r4, r5, pc}
200055ba:	6823      	ldr	r3, [r4, #0]
200055bc:	2b00      	cmp	r3, #0
200055be:	d0fb      	beq.n	200055b8 <_read_r+0x20>
200055c0:	602b      	str	r3, [r5, #0]
200055c2:	bd38      	pop	{r3, r4, r5, pc}

200055c4 <__aeabi_uldivmod>:
200055c4:	b94b      	cbnz	r3, 200055da <__aeabi_uldivmod+0x16>
200055c6:	b942      	cbnz	r2, 200055da <__aeabi_uldivmod+0x16>
200055c8:	2900      	cmp	r1, #0
200055ca:	bf08      	it	eq
200055cc:	2800      	cmpeq	r0, #0
200055ce:	d002      	beq.n	200055d6 <__aeabi_uldivmod+0x12>
200055d0:	f04f 31ff 	mov.w	r1, #4294967295
200055d4:	4608      	mov	r0, r1
200055d6:	f000 b837 	b.w	20005648 <__aeabi_idiv0>
200055da:	b082      	sub	sp, #8
200055dc:	46ec      	mov	ip, sp
200055de:	e92d 5000 	stmdb	sp!, {ip, lr}
200055e2:	f000 f805 	bl	200055f0 <__gnu_uldivmod_helper>
200055e6:	f8dd e004 	ldr.w	lr, [sp, #4]
200055ea:	b002      	add	sp, #8
200055ec:	bc0c      	pop	{r2, r3}
200055ee:	4770      	bx	lr

200055f0 <__gnu_uldivmod_helper>:
200055f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
200055f2:	4614      	mov	r4, r2
200055f4:	461d      	mov	r5, r3
200055f6:	4606      	mov	r6, r0
200055f8:	460f      	mov	r7, r1
200055fa:	f000 f9d9 	bl	200059b0 <__udivdi3>
200055fe:	fb00 f505 	mul.w	r5, r0, r5
20005602:	fba0 2304 	umull	r2, r3, r0, r4
20005606:	fb04 5401 	mla	r4, r4, r1, r5
2000560a:	18e3      	adds	r3, r4, r3
2000560c:	1ab6      	subs	r6, r6, r2
2000560e:	eb67 0703 	sbc.w	r7, r7, r3
20005612:	9b06      	ldr	r3, [sp, #24]
20005614:	e9c3 6700 	strd	r6, r7, [r3]
20005618:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
2000561a:	bf00      	nop

2000561c <__gnu_ldivmod_helper>:
2000561c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
2000561e:	4614      	mov	r4, r2
20005620:	461d      	mov	r5, r3
20005622:	4606      	mov	r6, r0
20005624:	460f      	mov	r7, r1
20005626:	f000 f811 	bl	2000564c <__divdi3>
2000562a:	fb00 f505 	mul.w	r5, r0, r5
2000562e:	fba0 2304 	umull	r2, r3, r0, r4
20005632:	fb04 5401 	mla	r4, r4, r1, r5
20005636:	18e3      	adds	r3, r4, r3
20005638:	1ab6      	subs	r6, r6, r2
2000563a:	eb67 0703 	sbc.w	r7, r7, r3
2000563e:	9b06      	ldr	r3, [sp, #24]
20005640:	e9c3 6700 	strd	r6, r7, [r3]
20005644:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20005646:	bf00      	nop

20005648 <__aeabi_idiv0>:
20005648:	4770      	bx	lr
2000564a:	bf00      	nop

2000564c <__divdi3>:
2000564c:	2900      	cmp	r1, #0
2000564e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20005652:	b085      	sub	sp, #20
20005654:	f2c0 80c8 	blt.w	200057e8 <__divdi3+0x19c>
20005658:	2600      	movs	r6, #0
2000565a:	2b00      	cmp	r3, #0
2000565c:	f2c0 80bf 	blt.w	200057de <__divdi3+0x192>
20005660:	4689      	mov	r9, r1
20005662:	4614      	mov	r4, r2
20005664:	4605      	mov	r5, r0
20005666:	469b      	mov	fp, r3
20005668:	2b00      	cmp	r3, #0
2000566a:	d14a      	bne.n	20005702 <__divdi3+0xb6>
2000566c:	428a      	cmp	r2, r1
2000566e:	d957      	bls.n	20005720 <__divdi3+0xd4>
20005670:	fab2 f382 	clz	r3, r2
20005674:	b153      	cbz	r3, 2000568c <__divdi3+0x40>
20005676:	f1c3 0020 	rsb	r0, r3, #32
2000567a:	fa01 f903 	lsl.w	r9, r1, r3
2000567e:	fa25 f800 	lsr.w	r8, r5, r0
20005682:	fa12 f403 	lsls.w	r4, r2, r3
20005686:	409d      	lsls	r5, r3
20005688:	ea48 0909 	orr.w	r9, r8, r9
2000568c:	0c27      	lsrs	r7, r4, #16
2000568e:	4648      	mov	r0, r9
20005690:	4639      	mov	r1, r7
20005692:	fa1f fb84 	uxth.w	fp, r4
20005696:	f000 fb0b 	bl	20005cb0 <__aeabi_uidiv>
2000569a:	4639      	mov	r1, r7
2000569c:	4682      	mov	sl, r0
2000569e:	4648      	mov	r0, r9
200056a0:	f000 fc34 	bl	20005f0c <__aeabi_uidivmod>
200056a4:	0c2a      	lsrs	r2, r5, #16
200056a6:	fb0b f30a 	mul.w	r3, fp, sl
200056aa:	ea42 4901 	orr.w	r9, r2, r1, lsl #16
200056ae:	454b      	cmp	r3, r9
200056b0:	d909      	bls.n	200056c6 <__divdi3+0x7a>
200056b2:	eb19 0904 	adds.w	r9, r9, r4
200056b6:	f10a 3aff 	add.w	sl, sl, #4294967295
200056ba:	d204      	bcs.n	200056c6 <__divdi3+0x7a>
200056bc:	454b      	cmp	r3, r9
200056be:	bf84      	itt	hi
200056c0:	f10a 3aff 	addhi.w	sl, sl, #4294967295
200056c4:	44a1      	addhi	r9, r4
200056c6:	ebc3 0909 	rsb	r9, r3, r9
200056ca:	4639      	mov	r1, r7
200056cc:	4648      	mov	r0, r9
200056ce:	b2ad      	uxth	r5, r5
200056d0:	f000 faee 	bl	20005cb0 <__aeabi_uidiv>
200056d4:	4639      	mov	r1, r7
200056d6:	4680      	mov	r8, r0
200056d8:	4648      	mov	r0, r9
200056da:	f000 fc17 	bl	20005f0c <__aeabi_uidivmod>
200056de:	fb0b fb08 	mul.w	fp, fp, r8
200056e2:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
200056e6:	45ab      	cmp	fp, r5
200056e8:	d907      	bls.n	200056fa <__divdi3+0xae>
200056ea:	192d      	adds	r5, r5, r4
200056ec:	f108 38ff 	add.w	r8, r8, #4294967295
200056f0:	d203      	bcs.n	200056fa <__divdi3+0xae>
200056f2:	45ab      	cmp	fp, r5
200056f4:	bf88      	it	hi
200056f6:	f108 38ff 	addhi.w	r8, r8, #4294967295
200056fa:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
200056fe:	2700      	movs	r7, #0
20005700:	e003      	b.n	2000570a <__divdi3+0xbe>
20005702:	428b      	cmp	r3, r1
20005704:	d957      	bls.n	200057b6 <__divdi3+0x16a>
20005706:	2700      	movs	r7, #0
20005708:	46b8      	mov	r8, r7
2000570a:	4642      	mov	r2, r8
2000570c:	463b      	mov	r3, r7
2000570e:	b116      	cbz	r6, 20005716 <__divdi3+0xca>
20005710:	4252      	negs	r2, r2
20005712:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
20005716:	4619      	mov	r1, r3
20005718:	4610      	mov	r0, r2
2000571a:	b005      	add	sp, #20
2000571c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20005720:	b922      	cbnz	r2, 2000572c <__divdi3+0xe0>
20005722:	4611      	mov	r1, r2
20005724:	2001      	movs	r0, #1
20005726:	f000 fac3 	bl	20005cb0 <__aeabi_uidiv>
2000572a:	4604      	mov	r4, r0
2000572c:	fab4 f884 	clz	r8, r4
20005730:	f1b8 0f00 	cmp.w	r8, #0
20005734:	d15e      	bne.n	200057f4 <__divdi3+0x1a8>
20005736:	ebc4 0809 	rsb	r8, r4, r9
2000573a:	0c27      	lsrs	r7, r4, #16
2000573c:	fa1f f984 	uxth.w	r9, r4
20005740:	2101      	movs	r1, #1
20005742:	9102      	str	r1, [sp, #8]
20005744:	4639      	mov	r1, r7
20005746:	4640      	mov	r0, r8
20005748:	f000 fab2 	bl	20005cb0 <__aeabi_uidiv>
2000574c:	4639      	mov	r1, r7
2000574e:	4682      	mov	sl, r0
20005750:	4640      	mov	r0, r8
20005752:	f000 fbdb 	bl	20005f0c <__aeabi_uidivmod>
20005756:	ea4f 4815 	mov.w	r8, r5, lsr #16
2000575a:	fb09 f30a 	mul.w	r3, r9, sl
2000575e:	ea48 4b01 	orr.w	fp, r8, r1, lsl #16
20005762:	455b      	cmp	r3, fp
20005764:	d909      	bls.n	2000577a <__divdi3+0x12e>
20005766:	eb1b 0b04 	adds.w	fp, fp, r4
2000576a:	f10a 3aff 	add.w	sl, sl, #4294967295
2000576e:	d204      	bcs.n	2000577a <__divdi3+0x12e>
20005770:	455b      	cmp	r3, fp
20005772:	bf84      	itt	hi
20005774:	f10a 3aff 	addhi.w	sl, sl, #4294967295
20005778:	44a3      	addhi	fp, r4
2000577a:	ebc3 0b0b 	rsb	fp, r3, fp
2000577e:	4639      	mov	r1, r7
20005780:	4658      	mov	r0, fp
20005782:	b2ad      	uxth	r5, r5
20005784:	f000 fa94 	bl	20005cb0 <__aeabi_uidiv>
20005788:	4639      	mov	r1, r7
2000578a:	4680      	mov	r8, r0
2000578c:	4658      	mov	r0, fp
2000578e:	f000 fbbd 	bl	20005f0c <__aeabi_uidivmod>
20005792:	fb09 f908 	mul.w	r9, r9, r8
20005796:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
2000579a:	45a9      	cmp	r9, r5
2000579c:	d907      	bls.n	200057ae <__divdi3+0x162>
2000579e:	192d      	adds	r5, r5, r4
200057a0:	f108 38ff 	add.w	r8, r8, #4294967295
200057a4:	d203      	bcs.n	200057ae <__divdi3+0x162>
200057a6:	45a9      	cmp	r9, r5
200057a8:	bf88      	it	hi
200057aa:	f108 38ff 	addhi.w	r8, r8, #4294967295
200057ae:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
200057b2:	9f02      	ldr	r7, [sp, #8]
200057b4:	e7a9      	b.n	2000570a <__divdi3+0xbe>
200057b6:	fab3 f783 	clz	r7, r3
200057ba:	2f00      	cmp	r7, #0
200057bc:	d168      	bne.n	20005890 <__divdi3+0x244>
200057be:	428b      	cmp	r3, r1
200057c0:	bf2c      	ite	cs
200057c2:	f04f 0900 	movcs.w	r9, #0
200057c6:	f04f 0901 	movcc.w	r9, #1
200057ca:	4282      	cmp	r2, r0
200057cc:	bf8c      	ite	hi
200057ce:	464c      	movhi	r4, r9
200057d0:	f049 0401 	orrls.w	r4, r9, #1
200057d4:	2c00      	cmp	r4, #0
200057d6:	d096      	beq.n	20005706 <__divdi3+0xba>
200057d8:	f04f 0801 	mov.w	r8, #1
200057dc:	e795      	b.n	2000570a <__divdi3+0xbe>
200057de:	4252      	negs	r2, r2
200057e0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
200057e4:	43f6      	mvns	r6, r6
200057e6:	e73b      	b.n	20005660 <__divdi3+0x14>
200057e8:	4240      	negs	r0, r0
200057ea:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
200057ee:	f04f 36ff 	mov.w	r6, #4294967295
200057f2:	e732      	b.n	2000565a <__divdi3+0xe>
200057f4:	fa04 f408 	lsl.w	r4, r4, r8
200057f8:	f1c8 0720 	rsb	r7, r8, #32
200057fc:	fa35 f307 	lsrs.w	r3, r5, r7
20005800:	fa29 fa07 	lsr.w	sl, r9, r7
20005804:	0c27      	lsrs	r7, r4, #16
20005806:	fa09 fb08 	lsl.w	fp, r9, r8
2000580a:	4639      	mov	r1, r7
2000580c:	4650      	mov	r0, sl
2000580e:	ea43 020b 	orr.w	r2, r3, fp
20005812:	9202      	str	r2, [sp, #8]
20005814:	f000 fa4c 	bl	20005cb0 <__aeabi_uidiv>
20005818:	4639      	mov	r1, r7
2000581a:	fa1f f984 	uxth.w	r9, r4
2000581e:	4683      	mov	fp, r0
20005820:	4650      	mov	r0, sl
20005822:	f000 fb73 	bl	20005f0c <__aeabi_uidivmod>
20005826:	9802      	ldr	r0, [sp, #8]
20005828:	fb09 f20b 	mul.w	r2, r9, fp
2000582c:	0c03      	lsrs	r3, r0, #16
2000582e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
20005832:	429a      	cmp	r2, r3
20005834:	d904      	bls.n	20005840 <__divdi3+0x1f4>
20005836:	191b      	adds	r3, r3, r4
20005838:	f10b 3bff 	add.w	fp, fp, #4294967295
2000583c:	f0c0 80b1 	bcc.w	200059a2 <__divdi3+0x356>
20005840:	1a9b      	subs	r3, r3, r2
20005842:	4639      	mov	r1, r7
20005844:	4618      	mov	r0, r3
20005846:	9301      	str	r3, [sp, #4]
20005848:	f000 fa32 	bl	20005cb0 <__aeabi_uidiv>
2000584c:	9901      	ldr	r1, [sp, #4]
2000584e:	4682      	mov	sl, r0
20005850:	4608      	mov	r0, r1
20005852:	4639      	mov	r1, r7
20005854:	f000 fb5a 	bl	20005f0c <__aeabi_uidivmod>
20005858:	f8dd c008 	ldr.w	ip, [sp, #8]
2000585c:	fb09 f30a 	mul.w	r3, r9, sl
20005860:	fa1f f08c 	uxth.w	r0, ip
20005864:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
20005868:	4293      	cmp	r3, r2
2000586a:	d908      	bls.n	2000587e <__divdi3+0x232>
2000586c:	1912      	adds	r2, r2, r4
2000586e:	f10a 3aff 	add.w	sl, sl, #4294967295
20005872:	d204      	bcs.n	2000587e <__divdi3+0x232>
20005874:	4293      	cmp	r3, r2
20005876:	bf84      	itt	hi
20005878:	f10a 3aff 	addhi.w	sl, sl, #4294967295
2000587c:	1912      	addhi	r2, r2, r4
2000587e:	fa05 f508 	lsl.w	r5, r5, r8
20005882:	ea4a 4e0b 	orr.w	lr, sl, fp, lsl #16
20005886:	ebc3 0802 	rsb	r8, r3, r2
2000588a:	f8cd e008 	str.w	lr, [sp, #8]
2000588e:	e759      	b.n	20005744 <__divdi3+0xf8>
20005890:	f1c7 0020 	rsb	r0, r7, #32
20005894:	fa03 fa07 	lsl.w	sl, r3, r7
20005898:	40c2      	lsrs	r2, r0
2000589a:	fa35 f300 	lsrs.w	r3, r5, r0
2000589e:	ea42 0b0a 	orr.w	fp, r2, sl
200058a2:	fa21 f800 	lsr.w	r8, r1, r0
200058a6:	fa01 f907 	lsl.w	r9, r1, r7
200058aa:	4640      	mov	r0, r8
200058ac:	ea4f 4a1b 	mov.w	sl, fp, lsr #16
200058b0:	ea43 0109 	orr.w	r1, r3, r9
200058b4:	9102      	str	r1, [sp, #8]
200058b6:	4651      	mov	r1, sl
200058b8:	fa1f f28b 	uxth.w	r2, fp
200058bc:	9203      	str	r2, [sp, #12]
200058be:	f000 f9f7 	bl	20005cb0 <__aeabi_uidiv>
200058c2:	4651      	mov	r1, sl
200058c4:	4681      	mov	r9, r0
200058c6:	4640      	mov	r0, r8
200058c8:	f000 fb20 	bl	20005f0c <__aeabi_uidivmod>
200058cc:	9b03      	ldr	r3, [sp, #12]
200058ce:	f8dd c008 	ldr.w	ip, [sp, #8]
200058d2:	fb03 f209 	mul.w	r2, r3, r9
200058d6:	ea4f 401c 	mov.w	r0, ip, lsr #16
200058da:	fa14 f307 	lsls.w	r3, r4, r7
200058de:	ea40 4401 	orr.w	r4, r0, r1, lsl #16
200058e2:	42a2      	cmp	r2, r4
200058e4:	d904      	bls.n	200058f0 <__divdi3+0x2a4>
200058e6:	eb14 040b 	adds.w	r4, r4, fp
200058ea:	f109 39ff 	add.w	r9, r9, #4294967295
200058ee:	d352      	bcc.n	20005996 <__divdi3+0x34a>
200058f0:	1aa4      	subs	r4, r4, r2
200058f2:	4651      	mov	r1, sl
200058f4:	4620      	mov	r0, r4
200058f6:	9301      	str	r3, [sp, #4]
200058f8:	f000 f9da 	bl	20005cb0 <__aeabi_uidiv>
200058fc:	4651      	mov	r1, sl
200058fe:	4680      	mov	r8, r0
20005900:	4620      	mov	r0, r4
20005902:	f000 fb03 	bl	20005f0c <__aeabi_uidivmod>
20005906:	9803      	ldr	r0, [sp, #12]
20005908:	f8dd c008 	ldr.w	ip, [sp, #8]
2000590c:	fb00 f208 	mul.w	r2, r0, r8
20005910:	fa1f f38c 	uxth.w	r3, ip
20005914:	ea43 4001 	orr.w	r0, r3, r1, lsl #16
20005918:	9b01      	ldr	r3, [sp, #4]
2000591a:	4282      	cmp	r2, r0
2000591c:	d904      	bls.n	20005928 <__divdi3+0x2dc>
2000591e:	eb10 000b 	adds.w	r0, r0, fp
20005922:	f108 38ff 	add.w	r8, r8, #4294967295
20005926:	d330      	bcc.n	2000598a <__divdi3+0x33e>
20005928:	ea48 4809 	orr.w	r8, r8, r9, lsl #16
2000592c:	fa1f fc83 	uxth.w	ip, r3
20005930:	0c1b      	lsrs	r3, r3, #16
20005932:	1a80      	subs	r0, r0, r2
20005934:	fa1f fe88 	uxth.w	lr, r8
20005938:	ea4f 4a18 	mov.w	sl, r8, lsr #16
2000593c:	fb0c f90e 	mul.w	r9, ip, lr
20005940:	fb0c fc0a 	mul.w	ip, ip, sl
20005944:	fb03 c10e 	mla	r1, r3, lr, ip
20005948:	fb03 f20a 	mul.w	r2, r3, sl
2000594c:	eb01 4119 	add.w	r1, r1, r9, lsr #16
20005950:	458c      	cmp	ip, r1
20005952:	bf88      	it	hi
20005954:	f502 3280 	addhi.w	r2, r2, #65536	; 0x10000
20005958:	eb02 4e11 	add.w	lr, r2, r1, lsr #16
2000595c:	4570      	cmp	r0, lr
2000595e:	d310      	bcc.n	20005982 <__divdi3+0x336>
20005960:	fa1f f989 	uxth.w	r9, r9
20005964:	fa05 f707 	lsl.w	r7, r5, r7
20005968:	eb09 4001 	add.w	r0, r9, r1, lsl #16
2000596c:	bf14      	ite	ne
2000596e:	2200      	movne	r2, #0
20005970:	2201      	moveq	r2, #1
20005972:	4287      	cmp	r7, r0
20005974:	bf2c      	ite	cs
20005976:	2700      	movcs	r7, #0
20005978:	f002 0701 	andcc.w	r7, r2, #1
2000597c:	2f00      	cmp	r7, #0
2000597e:	f43f aec4 	beq.w	2000570a <__divdi3+0xbe>
20005982:	f108 38ff 	add.w	r8, r8, #4294967295
20005986:	2700      	movs	r7, #0
20005988:	e6bf      	b.n	2000570a <__divdi3+0xbe>
2000598a:	4282      	cmp	r2, r0
2000598c:	bf84      	itt	hi
2000598e:	4458      	addhi	r0, fp
20005990:	f108 38ff 	addhi.w	r8, r8, #4294967295
20005994:	e7c8      	b.n	20005928 <__divdi3+0x2dc>
20005996:	42a2      	cmp	r2, r4
20005998:	bf84      	itt	hi
2000599a:	f109 39ff 	addhi.w	r9, r9, #4294967295
2000599e:	445c      	addhi	r4, fp
200059a0:	e7a6      	b.n	200058f0 <__divdi3+0x2a4>
200059a2:	429a      	cmp	r2, r3
200059a4:	bf84      	itt	hi
200059a6:	f10b 3bff 	addhi.w	fp, fp, #4294967295
200059aa:	191b      	addhi	r3, r3, r4
200059ac:	e748      	b.n	20005840 <__divdi3+0x1f4>
200059ae:	bf00      	nop

200059b0 <__udivdi3>:
200059b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
200059b4:	460c      	mov	r4, r1
200059b6:	b083      	sub	sp, #12
200059b8:	4680      	mov	r8, r0
200059ba:	4616      	mov	r6, r2
200059bc:	4689      	mov	r9, r1
200059be:	461f      	mov	r7, r3
200059c0:	4615      	mov	r5, r2
200059c2:	468a      	mov	sl, r1
200059c4:	2b00      	cmp	r3, #0
200059c6:	d14b      	bne.n	20005a60 <__udivdi3+0xb0>
200059c8:	428a      	cmp	r2, r1
200059ca:	d95c      	bls.n	20005a86 <__udivdi3+0xd6>
200059cc:	fab2 f382 	clz	r3, r2
200059d0:	b15b      	cbz	r3, 200059ea <__udivdi3+0x3a>
200059d2:	f1c3 0020 	rsb	r0, r3, #32
200059d6:	fa01 fa03 	lsl.w	sl, r1, r3
200059da:	fa28 f200 	lsr.w	r2, r8, r0
200059de:	fa16 f503 	lsls.w	r5, r6, r3
200059e2:	fa08 f803 	lsl.w	r8, r8, r3
200059e6:	ea42 0a0a 	orr.w	sl, r2, sl
200059ea:	0c2e      	lsrs	r6, r5, #16
200059ec:	4650      	mov	r0, sl
200059ee:	4631      	mov	r1, r6
200059f0:	b2af      	uxth	r7, r5
200059f2:	f000 f95d 	bl	20005cb0 <__aeabi_uidiv>
200059f6:	4631      	mov	r1, r6
200059f8:	ea4f 4418 	mov.w	r4, r8, lsr #16
200059fc:	4681      	mov	r9, r0
200059fe:	4650      	mov	r0, sl
20005a00:	f000 fa84 	bl	20005f0c <__aeabi_uidivmod>
20005a04:	fb07 f309 	mul.w	r3, r7, r9
20005a08:	ea44 4a01 	orr.w	sl, r4, r1, lsl #16
20005a0c:	4553      	cmp	r3, sl
20005a0e:	d909      	bls.n	20005a24 <__udivdi3+0x74>
20005a10:	eb1a 0a05 	adds.w	sl, sl, r5
20005a14:	f109 39ff 	add.w	r9, r9, #4294967295
20005a18:	d204      	bcs.n	20005a24 <__udivdi3+0x74>
20005a1a:	4553      	cmp	r3, sl
20005a1c:	bf84      	itt	hi
20005a1e:	f109 39ff 	addhi.w	r9, r9, #4294967295
20005a22:	44aa      	addhi	sl, r5
20005a24:	ebc3 0a0a 	rsb	sl, r3, sl
20005a28:	4631      	mov	r1, r6
20005a2a:	4650      	mov	r0, sl
20005a2c:	fa1f f888 	uxth.w	r8, r8
20005a30:	f000 f93e 	bl	20005cb0 <__aeabi_uidiv>
20005a34:	4631      	mov	r1, r6
20005a36:	4604      	mov	r4, r0
20005a38:	4650      	mov	r0, sl
20005a3a:	f000 fa67 	bl	20005f0c <__aeabi_uidivmod>
20005a3e:	fb07 f704 	mul.w	r7, r7, r4
20005a42:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
20005a46:	4547      	cmp	r7, r8
20005a48:	d906      	bls.n	20005a58 <__udivdi3+0xa8>
20005a4a:	3c01      	subs	r4, #1
20005a4c:	eb18 0805 	adds.w	r8, r8, r5
20005a50:	d202      	bcs.n	20005a58 <__udivdi3+0xa8>
20005a52:	4547      	cmp	r7, r8
20005a54:	bf88      	it	hi
20005a56:	3c01      	subhi	r4, #1
20005a58:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
20005a5c:	2600      	movs	r6, #0
20005a5e:	e05c      	b.n	20005b1a <__udivdi3+0x16a>
20005a60:	428b      	cmp	r3, r1
20005a62:	d858      	bhi.n	20005b16 <__udivdi3+0x166>
20005a64:	fab3 f683 	clz	r6, r3
20005a68:	2e00      	cmp	r6, #0
20005a6a:	d15b      	bne.n	20005b24 <__udivdi3+0x174>
20005a6c:	428b      	cmp	r3, r1
20005a6e:	bf2c      	ite	cs
20005a70:	2200      	movcs	r2, #0
20005a72:	2201      	movcc	r2, #1
20005a74:	4285      	cmp	r5, r0
20005a76:	bf8c      	ite	hi
20005a78:	4615      	movhi	r5, r2
20005a7a:	f042 0501 	orrls.w	r5, r2, #1
20005a7e:	2d00      	cmp	r5, #0
20005a80:	d049      	beq.n	20005b16 <__udivdi3+0x166>
20005a82:	2401      	movs	r4, #1
20005a84:	e049      	b.n	20005b1a <__udivdi3+0x16a>
20005a86:	b922      	cbnz	r2, 20005a92 <__udivdi3+0xe2>
20005a88:	4611      	mov	r1, r2
20005a8a:	2001      	movs	r0, #1
20005a8c:	f000 f910 	bl	20005cb0 <__aeabi_uidiv>
20005a90:	4605      	mov	r5, r0
20005a92:	fab5 f685 	clz	r6, r5
20005a96:	2e00      	cmp	r6, #0
20005a98:	f040 80ba 	bne.w	20005c10 <__udivdi3+0x260>
20005a9c:	1b64      	subs	r4, r4, r5
20005a9e:	0c2f      	lsrs	r7, r5, #16
20005aa0:	fa1f fa85 	uxth.w	sl, r5
20005aa4:	2601      	movs	r6, #1
20005aa6:	4639      	mov	r1, r7
20005aa8:	4620      	mov	r0, r4
20005aaa:	f000 f901 	bl	20005cb0 <__aeabi_uidiv>
20005aae:	4639      	mov	r1, r7
20005ab0:	ea4f 4b18 	mov.w	fp, r8, lsr #16
20005ab4:	4681      	mov	r9, r0
20005ab6:	4620      	mov	r0, r4
20005ab8:	f000 fa28 	bl	20005f0c <__aeabi_uidivmod>
20005abc:	fb0a f309 	mul.w	r3, sl, r9
20005ac0:	ea4b 4b01 	orr.w	fp, fp, r1, lsl #16
20005ac4:	455b      	cmp	r3, fp
20005ac6:	d909      	bls.n	20005adc <__udivdi3+0x12c>
20005ac8:	eb1b 0b05 	adds.w	fp, fp, r5
20005acc:	f109 39ff 	add.w	r9, r9, #4294967295
20005ad0:	d204      	bcs.n	20005adc <__udivdi3+0x12c>
20005ad2:	455b      	cmp	r3, fp
20005ad4:	bf84      	itt	hi
20005ad6:	f109 39ff 	addhi.w	r9, r9, #4294967295
20005ada:	44ab      	addhi	fp, r5
20005adc:	ebc3 0b0b 	rsb	fp, r3, fp
20005ae0:	4639      	mov	r1, r7
20005ae2:	4658      	mov	r0, fp
20005ae4:	fa1f f888 	uxth.w	r8, r8
20005ae8:	f000 f8e2 	bl	20005cb0 <__aeabi_uidiv>
20005aec:	4639      	mov	r1, r7
20005aee:	4604      	mov	r4, r0
20005af0:	4658      	mov	r0, fp
20005af2:	f000 fa0b 	bl	20005f0c <__aeabi_uidivmod>
20005af6:	fb0a fa04 	mul.w	sl, sl, r4
20005afa:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
20005afe:	45c2      	cmp	sl, r8
20005b00:	d906      	bls.n	20005b10 <__udivdi3+0x160>
20005b02:	3c01      	subs	r4, #1
20005b04:	eb18 0805 	adds.w	r8, r8, r5
20005b08:	d202      	bcs.n	20005b10 <__udivdi3+0x160>
20005b0a:	45c2      	cmp	sl, r8
20005b0c:	bf88      	it	hi
20005b0e:	3c01      	subhi	r4, #1
20005b10:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
20005b14:	e001      	b.n	20005b1a <__udivdi3+0x16a>
20005b16:	2600      	movs	r6, #0
20005b18:	4634      	mov	r4, r6
20005b1a:	4631      	mov	r1, r6
20005b1c:	4620      	mov	r0, r4
20005b1e:	b003      	add	sp, #12
20005b20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20005b24:	f1c6 0020 	rsb	r0, r6, #32
20005b28:	40b3      	lsls	r3, r6
20005b2a:	fa32 f700 	lsrs.w	r7, r2, r0
20005b2e:	fa21 fb00 	lsr.w	fp, r1, r0
20005b32:	431f      	orrs	r7, r3
20005b34:	fa14 f206 	lsls.w	r2, r4, r6
20005b38:	fa28 f100 	lsr.w	r1, r8, r0
20005b3c:	4658      	mov	r0, fp
20005b3e:	ea4f 4a17 	mov.w	sl, r7, lsr #16
20005b42:	4311      	orrs	r1, r2
20005b44:	9100      	str	r1, [sp, #0]
20005b46:	4651      	mov	r1, sl
20005b48:	b2bb      	uxth	r3, r7
20005b4a:	9301      	str	r3, [sp, #4]
20005b4c:	f000 f8b0 	bl	20005cb0 <__aeabi_uidiv>
20005b50:	4651      	mov	r1, sl
20005b52:	40b5      	lsls	r5, r6
20005b54:	4681      	mov	r9, r0
20005b56:	4658      	mov	r0, fp
20005b58:	f000 f9d8 	bl	20005f0c <__aeabi_uidivmod>
20005b5c:	9c01      	ldr	r4, [sp, #4]
20005b5e:	9800      	ldr	r0, [sp, #0]
20005b60:	fb04 f309 	mul.w	r3, r4, r9
20005b64:	ea4f 4c10 	mov.w	ip, r0, lsr #16
20005b68:	ea4c 4b01 	orr.w	fp, ip, r1, lsl #16
20005b6c:	455b      	cmp	r3, fp
20005b6e:	d905      	bls.n	20005b7c <__udivdi3+0x1cc>
20005b70:	eb1b 0b07 	adds.w	fp, fp, r7
20005b74:	f109 39ff 	add.w	r9, r9, #4294967295
20005b78:	f0c0 808e 	bcc.w	20005c98 <__udivdi3+0x2e8>
20005b7c:	ebc3 0b0b 	rsb	fp, r3, fp
20005b80:	4651      	mov	r1, sl
20005b82:	4658      	mov	r0, fp
20005b84:	f000 f894 	bl	20005cb0 <__aeabi_uidiv>
20005b88:	4651      	mov	r1, sl
20005b8a:	4604      	mov	r4, r0
20005b8c:	4658      	mov	r0, fp
20005b8e:	f000 f9bd 	bl	20005f0c <__aeabi_uidivmod>
20005b92:	9801      	ldr	r0, [sp, #4]
20005b94:	9a00      	ldr	r2, [sp, #0]
20005b96:	fb00 f304 	mul.w	r3, r0, r4
20005b9a:	fa1f fc82 	uxth.w	ip, r2
20005b9e:	ea4c 4201 	orr.w	r2, ip, r1, lsl #16
20005ba2:	4293      	cmp	r3, r2
20005ba4:	d906      	bls.n	20005bb4 <__udivdi3+0x204>
20005ba6:	3c01      	subs	r4, #1
20005ba8:	19d2      	adds	r2, r2, r7
20005baa:	d203      	bcs.n	20005bb4 <__udivdi3+0x204>
20005bac:	4293      	cmp	r3, r2
20005bae:	d901      	bls.n	20005bb4 <__udivdi3+0x204>
20005bb0:	19d2      	adds	r2, r2, r7
20005bb2:	3c01      	subs	r4, #1
20005bb4:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
20005bb8:	b2a8      	uxth	r0, r5
20005bba:	1ad2      	subs	r2, r2, r3
20005bbc:	0c2d      	lsrs	r5, r5, #16
20005bbe:	fa1f fc84 	uxth.w	ip, r4
20005bc2:	0c23      	lsrs	r3, r4, #16
20005bc4:	fb00 f70c 	mul.w	r7, r0, ip
20005bc8:	fb00 fe03 	mul.w	lr, r0, r3
20005bcc:	fb05 e10c 	mla	r1, r5, ip, lr
20005bd0:	fb05 f503 	mul.w	r5, r5, r3
20005bd4:	eb01 4117 	add.w	r1, r1, r7, lsr #16
20005bd8:	458e      	cmp	lr, r1
20005bda:	bf88      	it	hi
20005bdc:	f505 3580 	addhi.w	r5, r5, #65536	; 0x10000
20005be0:	eb05 4511 	add.w	r5, r5, r1, lsr #16
20005be4:	42aa      	cmp	r2, r5
20005be6:	d310      	bcc.n	20005c0a <__udivdi3+0x25a>
20005be8:	b2bf      	uxth	r7, r7
20005bea:	fa08 f606 	lsl.w	r6, r8, r6
20005bee:	eb07 4201 	add.w	r2, r7, r1, lsl #16
20005bf2:	bf14      	ite	ne
20005bf4:	f04f 0e00 	movne.w	lr, #0
20005bf8:	f04f 0e01 	moveq.w	lr, #1
20005bfc:	4296      	cmp	r6, r2
20005bfe:	bf2c      	ite	cs
20005c00:	2600      	movcs	r6, #0
20005c02:	f00e 0601 	andcc.w	r6, lr, #1
20005c06:	2e00      	cmp	r6, #0
20005c08:	d087      	beq.n	20005b1a <__udivdi3+0x16a>
20005c0a:	3c01      	subs	r4, #1
20005c0c:	2600      	movs	r6, #0
20005c0e:	e784      	b.n	20005b1a <__udivdi3+0x16a>
20005c10:	40b5      	lsls	r5, r6
20005c12:	f1c6 0120 	rsb	r1, r6, #32
20005c16:	fa24 f901 	lsr.w	r9, r4, r1
20005c1a:	fa28 f201 	lsr.w	r2, r8, r1
20005c1e:	0c2f      	lsrs	r7, r5, #16
20005c20:	40b4      	lsls	r4, r6
20005c22:	4639      	mov	r1, r7
20005c24:	4648      	mov	r0, r9
20005c26:	4322      	orrs	r2, r4
20005c28:	9200      	str	r2, [sp, #0]
20005c2a:	f000 f841 	bl	20005cb0 <__aeabi_uidiv>
20005c2e:	4639      	mov	r1, r7
20005c30:	fa1f fa85 	uxth.w	sl, r5
20005c34:	4683      	mov	fp, r0
20005c36:	4648      	mov	r0, r9
20005c38:	f000 f968 	bl	20005f0c <__aeabi_uidivmod>
20005c3c:	9b00      	ldr	r3, [sp, #0]
20005c3e:	0c1a      	lsrs	r2, r3, #16
20005c40:	fb0a f30b 	mul.w	r3, sl, fp
20005c44:	ea42 4401 	orr.w	r4, r2, r1, lsl #16
20005c48:	42a3      	cmp	r3, r4
20005c4a:	d903      	bls.n	20005c54 <__udivdi3+0x2a4>
20005c4c:	1964      	adds	r4, r4, r5
20005c4e:	f10b 3bff 	add.w	fp, fp, #4294967295
20005c52:	d327      	bcc.n	20005ca4 <__udivdi3+0x2f4>
20005c54:	1ae4      	subs	r4, r4, r3
20005c56:	4639      	mov	r1, r7
20005c58:	4620      	mov	r0, r4
20005c5a:	f000 f829 	bl	20005cb0 <__aeabi_uidiv>
20005c5e:	4639      	mov	r1, r7
20005c60:	4681      	mov	r9, r0
20005c62:	4620      	mov	r0, r4
20005c64:	f000 f952 	bl	20005f0c <__aeabi_uidivmod>
20005c68:	9800      	ldr	r0, [sp, #0]
20005c6a:	fb0a f309 	mul.w	r3, sl, r9
20005c6e:	fa1f fc80 	uxth.w	ip, r0
20005c72:	ea4c 4401 	orr.w	r4, ip, r1, lsl #16
20005c76:	42a3      	cmp	r3, r4
20005c78:	d908      	bls.n	20005c8c <__udivdi3+0x2dc>
20005c7a:	1964      	adds	r4, r4, r5
20005c7c:	f109 39ff 	add.w	r9, r9, #4294967295
20005c80:	d204      	bcs.n	20005c8c <__udivdi3+0x2dc>
20005c82:	42a3      	cmp	r3, r4
20005c84:	bf84      	itt	hi
20005c86:	f109 39ff 	addhi.w	r9, r9, #4294967295
20005c8a:	1964      	addhi	r4, r4, r5
20005c8c:	fa08 f806 	lsl.w	r8, r8, r6
20005c90:	1ae4      	subs	r4, r4, r3
20005c92:	ea49 460b 	orr.w	r6, r9, fp, lsl #16
20005c96:	e706      	b.n	20005aa6 <__udivdi3+0xf6>
20005c98:	455b      	cmp	r3, fp
20005c9a:	bf84      	itt	hi
20005c9c:	f109 39ff 	addhi.w	r9, r9, #4294967295
20005ca0:	44bb      	addhi	fp, r7
20005ca2:	e76b      	b.n	20005b7c <__udivdi3+0x1cc>
20005ca4:	42a3      	cmp	r3, r4
20005ca6:	bf84      	itt	hi
20005ca8:	f10b 3bff 	addhi.w	fp, fp, #4294967295
20005cac:	1964      	addhi	r4, r4, r5
20005cae:	e7d1      	b.n	20005c54 <__udivdi3+0x2a4>

20005cb0 <__aeabi_uidiv>:
20005cb0:	1e4a      	subs	r2, r1, #1
20005cb2:	bf08      	it	eq
20005cb4:	4770      	bxeq	lr
20005cb6:	f0c0 8124 	bcc.w	20005f02 <__aeabi_uidiv+0x252>
20005cba:	4288      	cmp	r0, r1
20005cbc:	f240 8116 	bls.w	20005eec <__aeabi_uidiv+0x23c>
20005cc0:	4211      	tst	r1, r2
20005cc2:	f000 8117 	beq.w	20005ef4 <__aeabi_uidiv+0x244>
20005cc6:	fab0 f380 	clz	r3, r0
20005cca:	fab1 f281 	clz	r2, r1
20005cce:	eba2 0303 	sub.w	r3, r2, r3
20005cd2:	f1c3 031f 	rsb	r3, r3, #31
20005cd6:	a204      	add	r2, pc, #16	; (adr r2, 20005ce8 <__aeabi_uidiv+0x38>)
20005cd8:	eb02 1303 	add.w	r3, r2, r3, lsl #4
20005cdc:	f04f 0200 	mov.w	r2, #0
20005ce0:	469f      	mov	pc, r3
20005ce2:	bf00      	nop
20005ce4:	f3af 8000 	nop.w
20005ce8:	ebb0 7fc1 	cmp.w	r0, r1, lsl #31
20005cec:	bf00      	nop
20005cee:	eb42 0202 	adc.w	r2, r2, r2
20005cf2:	bf28      	it	cs
20005cf4:	eba0 70c1 	subcs.w	r0, r0, r1, lsl #31
20005cf8:	ebb0 7f81 	cmp.w	r0, r1, lsl #30
20005cfc:	bf00      	nop
20005cfe:	eb42 0202 	adc.w	r2, r2, r2
20005d02:	bf28      	it	cs
20005d04:	eba0 7081 	subcs.w	r0, r0, r1, lsl #30
20005d08:	ebb0 7f41 	cmp.w	r0, r1, lsl #29
20005d0c:	bf00      	nop
20005d0e:	eb42 0202 	adc.w	r2, r2, r2
20005d12:	bf28      	it	cs
20005d14:	eba0 7041 	subcs.w	r0, r0, r1, lsl #29
20005d18:	ebb0 7f01 	cmp.w	r0, r1, lsl #28
20005d1c:	bf00      	nop
20005d1e:	eb42 0202 	adc.w	r2, r2, r2
20005d22:	bf28      	it	cs
20005d24:	eba0 7001 	subcs.w	r0, r0, r1, lsl #28
20005d28:	ebb0 6fc1 	cmp.w	r0, r1, lsl #27
20005d2c:	bf00      	nop
20005d2e:	eb42 0202 	adc.w	r2, r2, r2
20005d32:	bf28      	it	cs
20005d34:	eba0 60c1 	subcs.w	r0, r0, r1, lsl #27
20005d38:	ebb0 6f81 	cmp.w	r0, r1, lsl #26
20005d3c:	bf00      	nop
20005d3e:	eb42 0202 	adc.w	r2, r2, r2
20005d42:	bf28      	it	cs
20005d44:	eba0 6081 	subcs.w	r0, r0, r1, lsl #26
20005d48:	ebb0 6f41 	cmp.w	r0, r1, lsl #25
20005d4c:	bf00      	nop
20005d4e:	eb42 0202 	adc.w	r2, r2, r2
20005d52:	bf28      	it	cs
20005d54:	eba0 6041 	subcs.w	r0, r0, r1, lsl #25
20005d58:	ebb0 6f01 	cmp.w	r0, r1, lsl #24
20005d5c:	bf00      	nop
20005d5e:	eb42 0202 	adc.w	r2, r2, r2
20005d62:	bf28      	it	cs
20005d64:	eba0 6001 	subcs.w	r0, r0, r1, lsl #24
20005d68:	ebb0 5fc1 	cmp.w	r0, r1, lsl #23
20005d6c:	bf00      	nop
20005d6e:	eb42 0202 	adc.w	r2, r2, r2
20005d72:	bf28      	it	cs
20005d74:	eba0 50c1 	subcs.w	r0, r0, r1, lsl #23
20005d78:	ebb0 5f81 	cmp.w	r0, r1, lsl #22
20005d7c:	bf00      	nop
20005d7e:	eb42 0202 	adc.w	r2, r2, r2
20005d82:	bf28      	it	cs
20005d84:	eba0 5081 	subcs.w	r0, r0, r1, lsl #22
20005d88:	ebb0 5f41 	cmp.w	r0, r1, lsl #21
20005d8c:	bf00      	nop
20005d8e:	eb42 0202 	adc.w	r2, r2, r2
20005d92:	bf28      	it	cs
20005d94:	eba0 5041 	subcs.w	r0, r0, r1, lsl #21
20005d98:	ebb0 5f01 	cmp.w	r0, r1, lsl #20
20005d9c:	bf00      	nop
20005d9e:	eb42 0202 	adc.w	r2, r2, r2
20005da2:	bf28      	it	cs
20005da4:	eba0 5001 	subcs.w	r0, r0, r1, lsl #20
20005da8:	ebb0 4fc1 	cmp.w	r0, r1, lsl #19
20005dac:	bf00      	nop
20005dae:	eb42 0202 	adc.w	r2, r2, r2
20005db2:	bf28      	it	cs
20005db4:	eba0 40c1 	subcs.w	r0, r0, r1, lsl #19
20005db8:	ebb0 4f81 	cmp.w	r0, r1, lsl #18
20005dbc:	bf00      	nop
20005dbe:	eb42 0202 	adc.w	r2, r2, r2
20005dc2:	bf28      	it	cs
20005dc4:	eba0 4081 	subcs.w	r0, r0, r1, lsl #18
20005dc8:	ebb0 4f41 	cmp.w	r0, r1, lsl #17
20005dcc:	bf00      	nop
20005dce:	eb42 0202 	adc.w	r2, r2, r2
20005dd2:	bf28      	it	cs
20005dd4:	eba0 4041 	subcs.w	r0, r0, r1, lsl #17
20005dd8:	ebb0 4f01 	cmp.w	r0, r1, lsl #16
20005ddc:	bf00      	nop
20005dde:	eb42 0202 	adc.w	r2, r2, r2
20005de2:	bf28      	it	cs
20005de4:	eba0 4001 	subcs.w	r0, r0, r1, lsl #16
20005de8:	ebb0 3fc1 	cmp.w	r0, r1, lsl #15
20005dec:	bf00      	nop
20005dee:	eb42 0202 	adc.w	r2, r2, r2
20005df2:	bf28      	it	cs
20005df4:	eba0 30c1 	subcs.w	r0, r0, r1, lsl #15
20005df8:	ebb0 3f81 	cmp.w	r0, r1, lsl #14
20005dfc:	bf00      	nop
20005dfe:	eb42 0202 	adc.w	r2, r2, r2
20005e02:	bf28      	it	cs
20005e04:	eba0 3081 	subcs.w	r0, r0, r1, lsl #14
20005e08:	ebb0 3f41 	cmp.w	r0, r1, lsl #13
20005e0c:	bf00      	nop
20005e0e:	eb42 0202 	adc.w	r2, r2, r2
20005e12:	bf28      	it	cs
20005e14:	eba0 3041 	subcs.w	r0, r0, r1, lsl #13
20005e18:	ebb0 3f01 	cmp.w	r0, r1, lsl #12
20005e1c:	bf00      	nop
20005e1e:	eb42 0202 	adc.w	r2, r2, r2
20005e22:	bf28      	it	cs
20005e24:	eba0 3001 	subcs.w	r0, r0, r1, lsl #12
20005e28:	ebb0 2fc1 	cmp.w	r0, r1, lsl #11
20005e2c:	bf00      	nop
20005e2e:	eb42 0202 	adc.w	r2, r2, r2
20005e32:	bf28      	it	cs
20005e34:	eba0 20c1 	subcs.w	r0, r0, r1, lsl #11
20005e38:	ebb0 2f81 	cmp.w	r0, r1, lsl #10
20005e3c:	bf00      	nop
20005e3e:	eb42 0202 	adc.w	r2, r2, r2
20005e42:	bf28      	it	cs
20005e44:	eba0 2081 	subcs.w	r0, r0, r1, lsl #10
20005e48:	ebb0 2f41 	cmp.w	r0, r1, lsl #9
20005e4c:	bf00      	nop
20005e4e:	eb42 0202 	adc.w	r2, r2, r2
20005e52:	bf28      	it	cs
20005e54:	eba0 2041 	subcs.w	r0, r0, r1, lsl #9
20005e58:	ebb0 2f01 	cmp.w	r0, r1, lsl #8
20005e5c:	bf00      	nop
20005e5e:	eb42 0202 	adc.w	r2, r2, r2
20005e62:	bf28      	it	cs
20005e64:	eba0 2001 	subcs.w	r0, r0, r1, lsl #8
20005e68:	ebb0 1fc1 	cmp.w	r0, r1, lsl #7
20005e6c:	bf00      	nop
20005e6e:	eb42 0202 	adc.w	r2, r2, r2
20005e72:	bf28      	it	cs
20005e74:	eba0 10c1 	subcs.w	r0, r0, r1, lsl #7
20005e78:	ebb0 1f81 	cmp.w	r0, r1, lsl #6
20005e7c:	bf00      	nop
20005e7e:	eb42 0202 	adc.w	r2, r2, r2
20005e82:	bf28      	it	cs
20005e84:	eba0 1081 	subcs.w	r0, r0, r1, lsl #6
20005e88:	ebb0 1f41 	cmp.w	r0, r1, lsl #5
20005e8c:	bf00      	nop
20005e8e:	eb42 0202 	adc.w	r2, r2, r2
20005e92:	bf28      	it	cs
20005e94:	eba0 1041 	subcs.w	r0, r0, r1, lsl #5
20005e98:	ebb0 1f01 	cmp.w	r0, r1, lsl #4
20005e9c:	bf00      	nop
20005e9e:	eb42 0202 	adc.w	r2, r2, r2
20005ea2:	bf28      	it	cs
20005ea4:	eba0 1001 	subcs.w	r0, r0, r1, lsl #4
20005ea8:	ebb0 0fc1 	cmp.w	r0, r1, lsl #3
20005eac:	bf00      	nop
20005eae:	eb42 0202 	adc.w	r2, r2, r2
20005eb2:	bf28      	it	cs
20005eb4:	eba0 00c1 	subcs.w	r0, r0, r1, lsl #3
20005eb8:	ebb0 0f81 	cmp.w	r0, r1, lsl #2
20005ebc:	bf00      	nop
20005ebe:	eb42 0202 	adc.w	r2, r2, r2
20005ec2:	bf28      	it	cs
20005ec4:	eba0 0081 	subcs.w	r0, r0, r1, lsl #2
20005ec8:	ebb0 0f41 	cmp.w	r0, r1, lsl #1
20005ecc:	bf00      	nop
20005ece:	eb42 0202 	adc.w	r2, r2, r2
20005ed2:	bf28      	it	cs
20005ed4:	eba0 0041 	subcs.w	r0, r0, r1, lsl #1
20005ed8:	ebb0 0f01 	cmp.w	r0, r1
20005edc:	bf00      	nop
20005ede:	eb42 0202 	adc.w	r2, r2, r2
20005ee2:	bf28      	it	cs
20005ee4:	eba0 0001 	subcs.w	r0, r0, r1
20005ee8:	4610      	mov	r0, r2
20005eea:	4770      	bx	lr
20005eec:	bf0c      	ite	eq
20005eee:	2001      	moveq	r0, #1
20005ef0:	2000      	movne	r0, #0
20005ef2:	4770      	bx	lr
20005ef4:	fab1 f281 	clz	r2, r1
20005ef8:	f1c2 021f 	rsb	r2, r2, #31
20005efc:	fa20 f002 	lsr.w	r0, r0, r2
20005f00:	4770      	bx	lr
20005f02:	b108      	cbz	r0, 20005f08 <__aeabi_uidiv+0x258>
20005f04:	f04f 30ff 	mov.w	r0, #4294967295
20005f08:	f7ff bb9e 	b.w	20005648 <__aeabi_idiv0>

20005f0c <__aeabi_uidivmod>:
20005f0c:	2900      	cmp	r1, #0
20005f0e:	d0f8      	beq.n	20005f02 <__aeabi_uidiv+0x252>
20005f10:	e92d 4003 	stmdb	sp!, {r0, r1, lr}
20005f14:	f7ff fecc 	bl	20005cb0 <__aeabi_uidiv>
20005f18:	e8bd 4006 	ldmia.w	sp!, {r1, r2, lr}
20005f1c:	fb02 f300 	mul.w	r3, r2, r0
20005f20:	eba1 0103 	sub.w	r1, r1, r3
20005f24:	4770      	bx	lr
20005f26:	bf00      	nop

20005f28 <exp>:
20005f28:	e92d 43d0 	stmdb	sp!, {r4, r6, r7, r8, r9, lr}
20005f2c:	b08a      	sub	sp, #40	; 0x28
20005f2e:	4606      	mov	r6, r0
20005f30:	460f      	mov	r7, r1
20005f32:	f000 f879 	bl	20006028 <__ieee754_exp>
20005f36:	f646 24b0 	movw	r4, #27312	; 0x6ab0
20005f3a:	f2c2 0400 	movt	r4, #8192	; 0x2000
20005f3e:	f994 3000 	ldrsb.w	r3, [r4]
20005f42:	f1b3 3fff 	cmp.w	r3, #4294967295
20005f46:	4680      	mov	r8, r0
20005f48:	4689      	mov	r9, r1
20005f4a:	d038      	beq.n	20005fbe <exp+0x96>
20005f4c:	4630      	mov	r0, r6
20005f4e:	4639      	mov	r1, r7
20005f50:	f000 f9f6 	bl	20006340 <finite>
20005f54:	2800      	cmp	r0, #0
20005f56:	d032      	beq.n	20005fbe <exp+0x96>
20005f58:	4630      	mov	r0, r6
20005f5a:	4639      	mov	r1, r7
20005f5c:	a32e      	add	r3, pc, #184	; (adr r3, 20006018 <exp+0xf0>)
20005f5e:	e9d3 2300 	ldrd	r2, r3, [r3]
20005f62:	f7fc fdc3 	bl	20002aec <__aeabi_dcmpgt>
20005f66:	2800      	cmp	r0, #0
20005f68:	d12e      	bne.n	20005fc8 <exp+0xa0>
20005f6a:	4630      	mov	r0, r6
20005f6c:	4639      	mov	r1, r7
20005f6e:	a32c      	add	r3, pc, #176	; (adr r3, 20006020 <exp+0xf8>)
20005f70:	e9d3 2300 	ldrd	r2, r3, [r3]
20005f74:	f7fc fd9c 	bl	20002ab0 <__aeabi_dcmplt>
20005f78:	b308      	cbz	r0, 20005fbe <exp+0x96>
20005f7a:	f994 2000 	ldrsb.w	r2, [r4]
20005f7e:	f246 5334 	movw	r3, #25908	; 0x6534
20005f82:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005f86:	2000      	movs	r0, #0
20005f88:	2100      	movs	r1, #0
20005f8a:	9301      	str	r3, [sp, #4]
20005f8c:	2304      	movs	r3, #4
20005f8e:	9300      	str	r3, [sp, #0]
20005f90:	2300      	movs	r3, #0
20005f92:	2a02      	cmp	r2, #2
20005f94:	e9cd 6702 	strd	r6, r7, [sp, #8]
20005f98:	9308      	str	r3, [sp, #32]
20005f9a:	e9cd 0106 	strd	r0, r1, [sp, #24]
20005f9e:	e9cd 6704 	strd	r6, r7, [sp, #16]
20005fa2:	d032      	beq.n	2000600a <exp+0xe2>
20005fa4:	4668      	mov	r0, sp
20005fa6:	f000 f9d3 	bl	20006350 <matherr>
20005faa:	2800      	cmp	r0, #0
20005fac:	d02d      	beq.n	2000600a <exp+0xe2>
20005fae:	9b08      	ldr	r3, [sp, #32]
20005fb0:	b11b      	cbz	r3, 20005fba <exp+0x92>
20005fb2:	f7fc fdcf 	bl	20002b54 <__errno>
20005fb6:	9b08      	ldr	r3, [sp, #32]
20005fb8:	6003      	str	r3, [r0, #0]
20005fba:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
20005fbe:	4640      	mov	r0, r8
20005fc0:	4649      	mov	r1, r9
20005fc2:	b00a      	add	sp, #40	; 0x28
20005fc4:	e8bd 83d0 	ldmia.w	sp!, {r4, r6, r7, r8, r9, pc}
20005fc8:	7822      	ldrb	r2, [r4, #0]
20005fca:	f246 5334 	movw	r3, #25908	; 0x6534
20005fce:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005fd2:	e9cd 6702 	strd	r6, r7, [sp, #8]
20005fd6:	9301      	str	r3, [sp, #4]
20005fd8:	2303      	movs	r3, #3
20005fda:	e9cd 6704 	strd	r6, r7, [sp, #16]
20005fde:	9300      	str	r3, [sp, #0]
20005fe0:	2300      	movs	r3, #0
20005fe2:	9308      	str	r3, [sp, #32]
20005fe4:	b942      	cbnz	r2, 20005ff8 <exp+0xd0>
20005fe6:	f64f 73ff 	movw	r3, #65535	; 0xffff
20005fea:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
20005fee:	f2c4 73ef 	movt	r3, #18415	; 0x47ef
20005ff2:	e9cd 2306 	strd	r2, r3, [sp, #24]
20005ff6:	e7d5      	b.n	20005fa4 <exp+0x7c>
20005ff8:	2000      	movs	r0, #0
20005ffa:	2a02      	cmp	r2, #2
20005ffc:	f240 0100 	movw	r1, #0
20006000:	f6c7 71f0 	movt	r1, #32752	; 0x7ff0
20006004:	e9cd 0106 	strd	r0, r1, [sp, #24]
20006008:	d1cc      	bne.n	20005fa4 <exp+0x7c>
2000600a:	f7fc fda3 	bl	20002b54 <__errno>
2000600e:	2322      	movs	r3, #34	; 0x22
20006010:	6003      	str	r3, [r0, #0]
20006012:	e7cc      	b.n	20005fae <exp+0x86>
20006014:	f3af 8000 	nop.w
20006018:	fefa39ef 	.word	0xfefa39ef
2000601c:	40862e42 	.word	0x40862e42
20006020:	d52d3051 	.word	0xd52d3051
20006024:	c0874910 	.word	0xc0874910

20006028 <__ieee754_exp>:
20006028:	f642 6341 	movw	r3, #11841	; 0x2e41
2000602c:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
20006030:	f2c4 0386 	movt	r3, #16518	; 0x4086
20006034:	429a      	cmp	r2, r3
20006036:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
2000603a:	4604      	mov	r4, r0
2000603c:	b083      	sub	sp, #12
2000603e:	460d      	mov	r5, r1
20006040:	4680      	mov	r8, r0
20006042:	4689      	mov	r9, r1
20006044:	ea4f 77d1 	mov.w	r7, r1, lsr #31
20006048:	d916      	bls.n	20006078 <__ieee754_exp+0x50>
2000604a:	f64f 73ff 	movw	r3, #65535	; 0xffff
2000604e:	f6c7 73ef 	movt	r3, #32751	; 0x7fef
20006052:	429a      	cmp	r2, r3
20006054:	d938      	bls.n	200060c8 <__ieee754_exp+0xa0>
20006056:	f021 4c7f 	bic.w	ip, r1, #4278190080	; 0xff000000
2000605a:	4602      	mov	r2, r0
2000605c:	f42c 0c70 	bic.w	ip, ip, #15728640	; 0xf00000
20006060:	460b      	mov	r3, r1
20006062:	ea5c 0c00 	orrs.w	ip, ip, r0
20006066:	d12a      	bne.n	200060be <__ieee754_exp+0x96>
20006068:	2f00      	cmp	r7, #0
2000606a:	f040 8138 	bne.w	200062de <__ieee754_exp+0x2b6>
2000606e:	4620      	mov	r0, r4
20006070:	4629      	mov	r1, r5
20006072:	b003      	add	sp, #12
20006074:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20006078:	f642 6342 	movw	r3, #11842	; 0x2e42
2000607c:	f6c3 73d6 	movt	r3, #16342	; 0x3fd6
20006080:	429a      	cmp	r2, r3
20006082:	f200 80e2 	bhi.w	2000624a <__ieee754_exp+0x222>
20006086:	f64f 73ff 	movw	r3, #65535	; 0xffff
2000608a:	f6c3 632f 	movt	r3, #15919	; 0x3e2f
2000608e:	429a      	cmp	r2, r3
20006090:	f200 80f4 	bhi.w	2000627c <__ieee754_exp+0x254>
20006094:	a394      	add	r3, pc, #592	; (adr r3, 200062e8 <__ieee754_exp+0x2c0>)
20006096:	e9d3 2300 	ldrd	r2, r3, [r3]
2000609a:	f7fc f8e5 	bl	20002268 <__adddf3>
2000609e:	f240 0300 	movw	r3, #0
200060a2:	2200      	movs	r2, #0
200060a4:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
200060a8:	f7fc fd20 	bl	20002aec <__aeabi_dcmpgt>
200060ac:	2800      	cmp	r0, #0
200060ae:	d053      	beq.n	20006158 <__ieee754_exp+0x130>
200060b0:	f240 0300 	movw	r3, #0
200060b4:	4620      	mov	r0, r4
200060b6:	4629      	mov	r1, r5
200060b8:	2200      	movs	r2, #0
200060ba:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
200060be:	f7fc f8d3 	bl	20002268 <__adddf3>
200060c2:	4604      	mov	r4, r0
200060c4:	460d      	mov	r5, r1
200060c6:	e7d2      	b.n	2000606e <__ieee754_exp+0x46>
200060c8:	a389      	add	r3, pc, #548	; (adr r3, 200062f0 <__ieee754_exp+0x2c8>)
200060ca:	e9d3 2300 	ldrd	r2, r3, [r3]
200060ce:	f7fc fd0d 	bl	20002aec <__aeabi_dcmpgt>
200060d2:	2800      	cmp	r0, #0
200060d4:	f040 80d4 	bne.w	20006280 <__ieee754_exp+0x258>
200060d8:	4620      	mov	r0, r4
200060da:	4629      	mov	r1, r5
200060dc:	a386      	add	r3, pc, #536	; (adr r3, 200062f8 <__ieee754_exp+0x2d0>)
200060de:	e9d3 2300 	ldrd	r2, r3, [r3]
200060e2:	f7fc fce5 	bl	20002ab0 <__aeabi_dcmplt>
200060e6:	2800      	cmp	r0, #0
200060e8:	f040 80f9 	bne.w	200062de <__ieee754_exp+0x2b6>
200060ec:	a384      	add	r3, pc, #528	; (adr r3, 20006300 <__ieee754_exp+0x2d8>)
200060ee:	e9d3 2300 	ldrd	r2, r3, [r3]
200060f2:	4620      	mov	r0, r4
200060f4:	4629      	mov	r1, r5
200060f6:	f7fc fa69 	bl	200025cc <__aeabi_dmul>
200060fa:	f246 5338 	movw	r3, #25912	; 0x6538
200060fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006102:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
20006106:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
2000610a:	f7fc f8ad 	bl	20002268 <__adddf3>
2000610e:	f000 f921 	bl	20006354 <__aeabi_d2iz>
20006112:	4606      	mov	r6, r0
20006114:	f7fc f9f4 	bl	20002500 <__aeabi_i2d>
20006118:	a37b      	add	r3, pc, #492	; (adr r3, 20006308 <__ieee754_exp+0x2e0>)
2000611a:	e9d3 2300 	ldrd	r2, r3, [r3]
2000611e:	4680      	mov	r8, r0
20006120:	4689      	mov	r9, r1
20006122:	f7fc fa53 	bl	200025cc <__aeabi_dmul>
20006126:	4602      	mov	r2, r0
20006128:	460b      	mov	r3, r1
2000612a:	4620      	mov	r0, r4
2000612c:	4629      	mov	r1, r5
2000612e:	f7fc f899 	bl	20002264 <__aeabi_dsub>
20006132:	a377      	add	r3, pc, #476	; (adr r3, 20006310 <__ieee754_exp+0x2e8>)
20006134:	e9d3 2300 	ldrd	r2, r3, [r3]
20006138:	e9cd 0100 	strd	r0, r1, [sp]
2000613c:	4640      	mov	r0, r8
2000613e:	4649      	mov	r1, r9
20006140:	f7fc fa44 	bl	200025cc <__aeabi_dmul>
20006144:	4682      	mov	sl, r0
20006146:	468b      	mov	fp, r1
20006148:	e9dd 0100 	ldrd	r0, r1, [sp]
2000614c:	4652      	mov	r2, sl
2000614e:	465b      	mov	r3, fp
20006150:	f7fc f888 	bl	20002264 <__aeabi_dsub>
20006154:	4604      	mov	r4, r0
20006156:	460d      	mov	r5, r1
20006158:	4622      	mov	r2, r4
2000615a:	462b      	mov	r3, r5
2000615c:	4620      	mov	r0, r4
2000615e:	4629      	mov	r1, r5
20006160:	f7fc fa34 	bl	200025cc <__aeabi_dmul>
20006164:	a36c      	add	r3, pc, #432	; (adr r3, 20006318 <__ieee754_exp+0x2f0>)
20006166:	e9d3 2300 	ldrd	r2, r3, [r3]
2000616a:	4680      	mov	r8, r0
2000616c:	4689      	mov	r9, r1
2000616e:	f7fc fa2d 	bl	200025cc <__aeabi_dmul>
20006172:	a36b      	add	r3, pc, #428	; (adr r3, 20006320 <__ieee754_exp+0x2f8>)
20006174:	e9d3 2300 	ldrd	r2, r3, [r3]
20006178:	f7fc f874 	bl	20002264 <__aeabi_dsub>
2000617c:	4642      	mov	r2, r8
2000617e:	464b      	mov	r3, r9
20006180:	f7fc fa24 	bl	200025cc <__aeabi_dmul>
20006184:	a368      	add	r3, pc, #416	; (adr r3, 20006328 <__ieee754_exp+0x300>)
20006186:	e9d3 2300 	ldrd	r2, r3, [r3]
2000618a:	f7fc f86d 	bl	20002268 <__adddf3>
2000618e:	4642      	mov	r2, r8
20006190:	464b      	mov	r3, r9
20006192:	f7fc fa1b 	bl	200025cc <__aeabi_dmul>
20006196:	a366      	add	r3, pc, #408	; (adr r3, 20006330 <__ieee754_exp+0x308>)
20006198:	e9d3 2300 	ldrd	r2, r3, [r3]
2000619c:	f7fc f862 	bl	20002264 <__aeabi_dsub>
200061a0:	4642      	mov	r2, r8
200061a2:	464b      	mov	r3, r9
200061a4:	f7fc fa12 	bl	200025cc <__aeabi_dmul>
200061a8:	a363      	add	r3, pc, #396	; (adr r3, 20006338 <__ieee754_exp+0x310>)
200061aa:	e9d3 2300 	ldrd	r2, r3, [r3]
200061ae:	f7fc f85b 	bl	20002268 <__adddf3>
200061b2:	4642      	mov	r2, r8
200061b4:	464b      	mov	r3, r9
200061b6:	f7fc fa09 	bl	200025cc <__aeabi_dmul>
200061ba:	4602      	mov	r2, r0
200061bc:	460b      	mov	r3, r1
200061be:	4620      	mov	r0, r4
200061c0:	4629      	mov	r1, r5
200061c2:	f7fc f84f 	bl	20002264 <__aeabi_dsub>
200061c6:	4680      	mov	r8, r0
200061c8:	4689      	mov	r9, r1
200061ca:	2e00      	cmp	r6, #0
200061cc:	d062      	beq.n	20006294 <__ieee754_exp+0x26c>
200061ce:	4620      	mov	r0, r4
200061d0:	4629      	mov	r1, r5
200061d2:	4642      	mov	r2, r8
200061d4:	464b      	mov	r3, r9
200061d6:	f7fc f9f9 	bl	200025cc <__aeabi_dmul>
200061da:	4642      	mov	r2, r8
200061dc:	464b      	mov	r3, r9
200061de:	4604      	mov	r4, r0
200061e0:	460d      	mov	r5, r1
200061e2:	2000      	movs	r0, #0
200061e4:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
200061e8:	f7fc f83c 	bl	20002264 <__aeabi_dsub>
200061ec:	4602      	mov	r2, r0
200061ee:	460b      	mov	r3, r1
200061f0:	4620      	mov	r0, r4
200061f2:	4629      	mov	r1, r5
200061f4:	f7fc fb14 	bl	20002820 <__aeabi_ddiv>
200061f8:	4602      	mov	r2, r0
200061fa:	460b      	mov	r3, r1
200061fc:	4650      	mov	r0, sl
200061fe:	4659      	mov	r1, fp
20006200:	f7fc f830 	bl	20002264 <__aeabi_dsub>
20006204:	e9dd 2300 	ldrd	r2, r3, [sp]
20006208:	f7fc f82c 	bl	20002264 <__aeabi_dsub>
2000620c:	460b      	mov	r3, r1
2000620e:	f240 0100 	movw	r1, #0
20006212:	4602      	mov	r2, r0
20006214:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
20006218:	2000      	movs	r0, #0
2000621a:	f7fc f823 	bl	20002264 <__aeabi_dsub>
2000621e:	f46f 737f 	mvn.w	r3, #1020	; 0x3fc
20006222:	429e      	cmp	r6, r3
20006224:	bfa4      	itt	ge
20006226:	4604      	movge	r4, r0
20006228:	eb01 5506 	addge.w	r5, r1, r6, lsl #20
2000622c:	f6bf af1f 	bge.w	2000606e <__ieee754_exp+0x46>
20006230:	f506 767a 	add.w	r6, r6, #1000	; 0x3e8
20006234:	2200      	movs	r2, #0
20006236:	f04f 73b8 	mov.w	r3, #24117248	; 0x1700000
2000623a:	eb01 5506 	add.w	r5, r1, r6, lsl #20
2000623e:	4629      	mov	r1, r5
20006240:	f7fc f9c4 	bl	200025cc <__aeabi_dmul>
20006244:	4604      	mov	r4, r0
20006246:	460d      	mov	r5, r1
20006248:	e711      	b.n	2000606e <__ieee754_exp+0x46>
2000624a:	f24a 23b1 	movw	r3, #41649	; 0xa2b1
2000624e:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
20006252:	429a      	cmp	r2, r3
20006254:	f63f af4a 	bhi.w	200060ec <__ieee754_exp+0xc4>
20006258:	f246 5438 	movw	r4, #25912	; 0x6538
2000625c:	427e      	negs	r6, r7
2000625e:	f2c2 0400 	movt	r4, #8192	; 0x2000
20006262:	1bf6      	subs	r6, r6, r7
20006264:	eb04 04c7 	add.w	r4, r4, r7, lsl #3
20006268:	3601      	adds	r6, #1
2000626a:	e9d4 2300 	ldrd	r2, r3, [r4]
2000626e:	f7fb fff9 	bl	20002264 <__aeabi_dsub>
20006272:	e9d4 ab04 	ldrd	sl, fp, [r4, #16]
20006276:	e9cd 0100 	strd	r0, r1, [sp]
2000627a:	e765      	b.n	20006148 <__ieee754_exp+0x120>
2000627c:	2600      	movs	r6, #0
2000627e:	e76b      	b.n	20006158 <__ieee754_exp+0x130>
20006280:	a119      	add	r1, pc, #100	; (adr r1, 200062e8 <__ieee754_exp+0x2c0>)
20006282:	e9d1 0100 	ldrd	r0, r1, [r1]
20006286:	4602      	mov	r2, r0
20006288:	460b      	mov	r3, r1
2000628a:	f7fc f99f 	bl	200025cc <__aeabi_dmul>
2000628e:	4604      	mov	r4, r0
20006290:	460d      	mov	r5, r1
20006292:	e6ec      	b.n	2000606e <__ieee754_exp+0x46>
20006294:	4620      	mov	r0, r4
20006296:	4629      	mov	r1, r5
20006298:	4642      	mov	r2, r8
2000629a:	464b      	mov	r3, r9
2000629c:	f7fc f996 	bl	200025cc <__aeabi_dmul>
200062a0:	2200      	movs	r2, #0
200062a2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
200062a6:	4606      	mov	r6, r0
200062a8:	460f      	mov	r7, r1
200062aa:	4640      	mov	r0, r8
200062ac:	4649      	mov	r1, r9
200062ae:	f7fb ffd9 	bl	20002264 <__aeabi_dsub>
200062b2:	4602      	mov	r2, r0
200062b4:	460b      	mov	r3, r1
200062b6:	4630      	mov	r0, r6
200062b8:	4639      	mov	r1, r7
200062ba:	f7fc fab1 	bl	20002820 <__aeabi_ddiv>
200062be:	4622      	mov	r2, r4
200062c0:	462b      	mov	r3, r5
200062c2:	f7fb ffcf 	bl	20002264 <__aeabi_dsub>
200062c6:	460b      	mov	r3, r1
200062c8:	f240 0100 	movw	r1, #0
200062cc:	4602      	mov	r2, r0
200062ce:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
200062d2:	2000      	movs	r0, #0
200062d4:	f7fb ffc6 	bl	20002264 <__aeabi_dsub>
200062d8:	4604      	mov	r4, r0
200062da:	460d      	mov	r5, r1
200062dc:	e6c7      	b.n	2000606e <__ieee754_exp+0x46>
200062de:	2400      	movs	r4, #0
200062e0:	2500      	movs	r5, #0
200062e2:	e6c4      	b.n	2000606e <__ieee754_exp+0x46>
200062e4:	f3af 8000 	nop.w
200062e8:	8800759c 	.word	0x8800759c
200062ec:	7e37e43c 	.word	0x7e37e43c
200062f0:	fefa39ef 	.word	0xfefa39ef
200062f4:	40862e42 	.word	0x40862e42
200062f8:	d52d3051 	.word	0xd52d3051
200062fc:	c0874910 	.word	0xc0874910
20006300:	652b82fe 	.word	0x652b82fe
20006304:	3ff71547 	.word	0x3ff71547
20006308:	fee00000 	.word	0xfee00000
2000630c:	3fe62e42 	.word	0x3fe62e42
20006310:	35793c76 	.word	0x35793c76
20006314:	3dea39ef 	.word	0x3dea39ef
20006318:	72bea4d0 	.word	0x72bea4d0
2000631c:	3e663769 	.word	0x3e663769
20006320:	c5d26bf1 	.word	0xc5d26bf1
20006324:	3ebbbd41 	.word	0x3ebbbd41
20006328:	af25de2c 	.word	0xaf25de2c
2000632c:	3f11566a 	.word	0x3f11566a
20006330:	16bebd93 	.word	0x16bebd93
20006334:	3f66c16c 	.word	0x3f66c16c
20006338:	5555553e 	.word	0x5555553e
2000633c:	3fc55555 	.word	0x3fc55555

20006340 <finite>:
20006340:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
20006344:	f101 4000 	add.w	r0, r1, #2147483648	; 0x80000000
20006348:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
2000634c:	0fc0      	lsrs	r0, r0, #31
2000634e:	4770      	bx	lr

20006350 <matherr>:
20006350:	2000      	movs	r0, #0
20006352:	4770      	bx	lr

20006354 <__aeabi_d2iz>:
20006354:	ea4f 0241 	mov.w	r2, r1, lsl #1
20006358:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
2000635c:	d215      	bcs.n	2000638a <__aeabi_d2iz+0x36>
2000635e:	d511      	bpl.n	20006384 <__aeabi_d2iz+0x30>
20006360:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
20006364:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
20006368:	d912      	bls.n	20006390 <__aeabi_d2iz+0x3c>
2000636a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
2000636e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
20006372:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
20006376:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
2000637a:	fa23 f002 	lsr.w	r0, r3, r2
2000637e:	bf18      	it	ne
20006380:	4240      	negne	r0, r0
20006382:	4770      	bx	lr
20006384:	f04f 0000 	mov.w	r0, #0
20006388:	4770      	bx	lr
2000638a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
2000638e:	d105      	bne.n	2000639c <__aeabi_d2iz+0x48>
20006390:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
20006394:	bf08      	it	eq
20006396:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
2000639a:	4770      	bx	lr
2000639c:	f04f 0000 	mov.w	r0, #0
200063a0:	4770      	bx	lr
200063a2:	bf00      	nop
200063a4:	6d2f2e2e 	.word	0x6d2f2e2e
200063a8:	2e6e6961 	.word	0x2e6e6961
200063ac:	00000063 	.word	0x00000063
200063b0:	00000030 	.word	0x00000030

200063b4 <__FUNCTION__.4469>:
200063b4:	72626146 495f6369 61485152 656c646e     Fabric_IRQHandle
200063c4:	00000072 6d2f2e2e 726f746f 6e6f635f     r...../motor_con
200063d4:	6c6f7274 0000632e 74617473 3d207375     trol.c..status =
200063e4:	0030203d                                = 0.

200063e8 <__FUNCTION__.4011>:
200063e8:	74697277 67655265 65747369 00003872     writeRegister8..

200063f8 <__FUNCTION__.3996>:
200063f8:	64616572 69676552 72657473 00000038     readRegister8...

20006408 <C.18.2663>:
20006408:	00025742 06010000 70616548 646e6120     BW......Heap and
20006418:	61747320 63206b63 696c6c6f 6e6f6973      stack collision
20006428:	0000000a                                ....

2000642c <C.18.2576>:
2000642c:	00000001 00000002 00000004 00000001     ................
2000643c:	7566202c 6974636e 203a6e6f 00000000     , function: ....
2000644c:	65737361 6f697472 2522206e 66202273     assertion "%s" f
2000645c:	656c6961 66203a64 20656c69 22732522     ailed: file "%s"
2000646c:	696c202c 2520656e 25732564 00000a73     , line %d%s%s...

2000647c <_global_impure_ptr>:
2000647c:	200065b0 00000043                       .e. C...

20006484 <blanks.3515>:
20006484:	20202020 20202020 20202020 20202020                     

20006494 <zeroes.3516>:
20006494:	30303030 30303030 30303030 30303030     0000000000000000
200064a4:	33323130 37363534 42413938 46454443     0123456789ABCDEF
200064b4:	00000000 33323130 37363534 62613938     ....0123456789ab
200064c4:	66656463 00000000 6c756e28 0000296c     cdef....(null)..

200064d4 <__sf_fake_stdin>:
	...

200064f4 <__sf_fake_stdout>:
	...

20006514 <__sf_fake_stderr>:
	...
20006534:	00707865                                exp.

20006538 <ln2HI>:
20006538:	fee00000 3fe62e42 fee00000 bfe62e42     ....B..?....B...

20006548 <ln2LO>:
20006548:	35793c76 3dea39ef 35793c76 bdea39ef     v<y5.9.=v<y5.9..

20006558 <halF>:
20006558:	00000000 3fe00000 00000000 bfe00000     .......?........

20006568 <_init>:
20006568:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
2000656a:	bf00      	nop
2000656c:	bcf8      	pop	{r3, r4, r5, r6, r7}
2000656e:	bc08      	pop	{r3}
20006570:	469e      	mov	lr, r3
20006572:	4770      	bx	lr

20006574 <_fini>:
20006574:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20006576:	bf00      	nop
20006578:	bcf8      	pop	{r3, r4, r5, r6, r7}
2000657a:	bc08      	pop	{r3}
2000657c:	469e      	mov	lr, r3
2000657e:	4770      	bx	lr

20006580 <__frame_dummy_init_array_entry>:
20006580:	0485 2000                                   ... 

20006584 <__do_global_dtors_aux_fini_array_entry>:
20006584:	0471 2000                                   q.. 
