<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SHUBv3_MLC_DatalogFusion_GUI: Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_dma.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript">var page_layout=1;</script>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
  $(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="side-nav" class="ui-resizable side-nav-resizable"><!-- do not remove this div, it is closed by doxygen! -->
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">SHUBv3_MLC_DatalogFusion_GUI<span id="projectnumber">&#160;0.2.6</span>
   </div>
   <div id="projectbrief">ISCA Lab, HMU</div>
  </td>
 </tr>
   <tr><td colspan="2">        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <span id="MSearchSelect"                onmouseover="return searchBox.OnSearchSelectShow()"                onmouseout="return searchBox.OnSearchSelectHide()">&#160;</span>
          <input type="text" id="MSearchField" value="" placeholder="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td></tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
</div><!-- top -->
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('stm32wlxx__ll__dma_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">stm32wlxx_ll_dma.h</div></div>
</div><!--header-->
<div class="contents">
<a href="stm32wlxx__ll__dma_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span> </div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment">/* Define to prevent recursive inclusion -------------------------------------*/</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="preprocessor">#ifndef STM32WLxx_LL_DMA_H</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="preprocessor">#define STM32WLxx_LL_DMA_H</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span> </div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span> </div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="comment">/* Includes ------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="preprocessor">#include &quot;<a class="code" href="stm32wlxx_8h.html">stm32wlxx.h</a>&quot;</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="preprocessor">#include &quot;<a class="code" href="stm32wlxx__ll__dmamux_8h.html">stm32wlxx_ll_dmamux.h</a>&quot;</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span> </div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="preprocessor">#if defined (DMA1) || defined (DMA2)</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span> </div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment">/* Private types -------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="comment">/* Private variables ---------------------------------------------------------*/</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="comment">/* Array used to get the DMA channel register offset versus channel index LL_DMA_CHANNEL_x */</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="keyword">static</span> <span class="keyword">const</span> uint8_t CHANNEL_OFFSET_TAB[] =</div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span>{</div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span>  (uint8_t)(<a class="code hl_define" href="group__Peripheral__memory__map.html#ga888dbc1608243badeb3554ffedc7364c">DMA1_Channel1_BASE</a> - <a class="code hl_define" href="group__Peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a>),</div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span>  (uint8_t)(<a class="code hl_define" href="group__Peripheral__memory__map.html#ga38a70090eef3687e83fa6ac0c6d22267">DMA1_Channel2_BASE</a> - <a class="code hl_define" href="group__Peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a>),</div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span>  (uint8_t)(<a class="code hl_define" href="group__Peripheral__memory__map.html#ga70b3d9f36ca9ce95b4e421c11154fe5d">DMA1_Channel3_BASE</a> - <a class="code hl_define" href="group__Peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a>),</div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span>  (uint8_t)(<a class="code hl_define" href="group__Peripheral__memory__map.html#ga1adc93cd0baf0897202c71110e045692">DMA1_Channel4_BASE</a> - <a class="code hl_define" href="group__Peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a>),</div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span>  (uint8_t)(<a class="code hl_define" href="group__Peripheral__memory__map.html#gac041a71cd6c1973964f847a68aa14478">DMA1_Channel5_BASE</a> - <a class="code hl_define" href="group__Peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a>),</div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span>  (uint8_t)(<a class="code hl_define" href="group__Peripheral__memory__map.html#ga896c2c7585dd8bc3969cf8561f689d2d">DMA1_Channel6_BASE</a> - <a class="code hl_define" href="group__Peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a>),</div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span>  (uint8_t)(<a class="code hl_define" href="group__Peripheral__memory__map.html#gaeee0d1f77d0db1db533016a09351166c">DMA1_Channel7_BASE</a> - <a class="code hl_define" href="group__Peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a>),</div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span>};</div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="comment">/* Private constants ---------------------------------------------------------*/</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span><span class="comment">/* Private macros ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span> </div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="preprocessor">#define __LL_DMA_INSTANCE_TO_DMAMUX_CHANNEL(__DMA_INSTANCE__)   \</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span><span class="preprocessor">(((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) ? 0 : LL_DMA_CHANNEL_7)</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span><span class="comment">/* Exported types ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span>{</div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span>  uint32_t PeriphOrM2MSrcAddress;  </div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span>  uint32_t MemoryOrM2MDstAddress;  </div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span>  uint32_t Direction;              </div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span>  uint32_t Mode;                   </div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span>  uint32_t PeriphOrM2MSrcIncMode;  </div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span>  uint32_t MemoryOrM2MDstIncMode;  </div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span>  uint32_t PeriphOrM2MSrcDataSize; </div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span>  uint32_t MemoryOrM2MDstDataSize; </div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span>  uint32_t NbData;                 </div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span>  uint32_t PeriphRequest;          </div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span>  uint32_t Priority;               </div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span>} LL_DMA_InitTypeDef;</div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="preprocessor">#endif </span><span class="comment">/*USE_FULL_LL_DRIVER*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span> </div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="comment">/* Exported constants --------------------------------------------------------*/</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="preprocessor">#define LL_DMA_IFCR_CGIF1                 DMA_IFCR_CGIF1        </span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span><span class="preprocessor">#define LL_DMA_IFCR_CTCIF1                DMA_IFCR_CTCIF1       </span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="preprocessor">#define LL_DMA_IFCR_CHTIF1                DMA_IFCR_CHTIF1       </span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="preprocessor">#define LL_DMA_IFCR_CTEIF1                DMA_IFCR_CTEIF1       </span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="preprocessor">#define LL_DMA_IFCR_CGIF2                 DMA_IFCR_CGIF2        </span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span><span class="preprocessor">#define LL_DMA_IFCR_CTCIF2                DMA_IFCR_CTCIF2       </span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><span class="preprocessor">#define LL_DMA_IFCR_CHTIF2                DMA_IFCR_CHTIF2       </span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span><span class="preprocessor">#define LL_DMA_IFCR_CTEIF2                DMA_IFCR_CTEIF2       </span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span><span class="preprocessor">#define LL_DMA_IFCR_CGIF3                 DMA_IFCR_CGIF3        </span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="preprocessor">#define LL_DMA_IFCR_CTCIF3                DMA_IFCR_CTCIF3       </span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="preprocessor">#define LL_DMA_IFCR_CHTIF3                DMA_IFCR_CHTIF3       </span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><span class="preprocessor">#define LL_DMA_IFCR_CTEIF3                DMA_IFCR_CTEIF3       </span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span><span class="preprocessor">#define LL_DMA_IFCR_CGIF4                 DMA_IFCR_CGIF4        </span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span><span class="preprocessor">#define LL_DMA_IFCR_CTCIF4                DMA_IFCR_CTCIF4       </span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><span class="preprocessor">#define LL_DMA_IFCR_CHTIF4                DMA_IFCR_CHTIF4       </span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="preprocessor">#define LL_DMA_IFCR_CTEIF4                DMA_IFCR_CTEIF4       </span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span><span class="preprocessor">#define LL_DMA_IFCR_CGIF5                 DMA_IFCR_CGIF5        </span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span><span class="preprocessor">#define LL_DMA_IFCR_CTCIF5                DMA_IFCR_CTCIF5       </span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="preprocessor">#define LL_DMA_IFCR_CHTIF5                DMA_IFCR_CHTIF5       </span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="preprocessor">#define LL_DMA_IFCR_CTEIF5                DMA_IFCR_CTEIF5       </span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="preprocessor">#define LL_DMA_IFCR_CGIF6                 DMA_IFCR_CGIF6        </span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span><span class="preprocessor">#define LL_DMA_IFCR_CTCIF6                DMA_IFCR_CTCIF6       </span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="preprocessor">#define LL_DMA_IFCR_CHTIF6                DMA_IFCR_CHTIF6       </span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="preprocessor">#define LL_DMA_IFCR_CTEIF6                DMA_IFCR_CTEIF6       </span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span><span class="preprocessor">#define LL_DMA_IFCR_CGIF7                 DMA_IFCR_CGIF7        </span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span><span class="preprocessor">#define LL_DMA_IFCR_CTCIF7                DMA_IFCR_CTCIF7       </span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span><span class="preprocessor">#define LL_DMA_IFCR_CHTIF7                DMA_IFCR_CHTIF7       </span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span><span class="preprocessor">#define LL_DMA_IFCR_CTEIF7                DMA_IFCR_CTEIF7       </span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span><span class="preprocessor">#define LL_DMA_ISR_GIF1                   DMA_ISR_GIF1          </span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span><span class="preprocessor">#define LL_DMA_ISR_TCIF1                  DMA_ISR_TCIF1         </span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span><span class="preprocessor">#define LL_DMA_ISR_HTIF1                  DMA_ISR_HTIF1         </span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span><span class="preprocessor">#define LL_DMA_ISR_TEIF1                  DMA_ISR_TEIF1         </span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span><span class="preprocessor">#define LL_DMA_ISR_GIF2                   DMA_ISR_GIF2          </span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span><span class="preprocessor">#define LL_DMA_ISR_TCIF2                  DMA_ISR_TCIF2         </span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span><span class="preprocessor">#define LL_DMA_ISR_HTIF2                  DMA_ISR_HTIF2         </span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span><span class="preprocessor">#define LL_DMA_ISR_TEIF2                  DMA_ISR_TEIF2         </span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span><span class="preprocessor">#define LL_DMA_ISR_GIF3                   DMA_ISR_GIF3          </span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span><span class="preprocessor">#define LL_DMA_ISR_TCIF3                  DMA_ISR_TCIF3         </span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span><span class="preprocessor">#define LL_DMA_ISR_HTIF3                  DMA_ISR_HTIF3         </span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span><span class="preprocessor">#define LL_DMA_ISR_TEIF3                  DMA_ISR_TEIF3         </span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span><span class="preprocessor">#define LL_DMA_ISR_GIF4                   DMA_ISR_GIF4          </span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span><span class="preprocessor">#define LL_DMA_ISR_TCIF4                  DMA_ISR_TCIF4         </span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span><span class="preprocessor">#define LL_DMA_ISR_HTIF4                  DMA_ISR_HTIF4         </span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span><span class="preprocessor">#define LL_DMA_ISR_TEIF4                  DMA_ISR_TEIF4         </span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span><span class="preprocessor">#define LL_DMA_ISR_GIF5                   DMA_ISR_GIF5          </span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span><span class="preprocessor">#define LL_DMA_ISR_TCIF5                  DMA_ISR_TCIF5         </span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span><span class="preprocessor">#define LL_DMA_ISR_HTIF5                  DMA_ISR_HTIF5         </span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span><span class="preprocessor">#define LL_DMA_ISR_TEIF5                  DMA_ISR_TEIF5         </span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span><span class="preprocessor">#define LL_DMA_ISR_GIF6                   DMA_ISR_GIF6          </span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span><span class="preprocessor">#define LL_DMA_ISR_TCIF6                  DMA_ISR_TCIF6         </span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span><span class="preprocessor">#define LL_DMA_ISR_HTIF6                  DMA_ISR_HTIF6         </span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span><span class="preprocessor">#define LL_DMA_ISR_TEIF6                  DMA_ISR_TEIF6         </span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span><span class="preprocessor">#define LL_DMA_ISR_GIF7                   DMA_ISR_GIF7          </span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span><span class="preprocessor">#define LL_DMA_ISR_TCIF7                  DMA_ISR_TCIF7         </span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span><span class="preprocessor">#define LL_DMA_ISR_HTIF7                  DMA_ISR_HTIF7         </span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span><span class="preprocessor">#define LL_DMA_ISR_TEIF7                  DMA_ISR_TEIF7         </span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span><span class="preprocessor">#define LL_DMA_CCR_TCIE                   DMA_CCR_TCIE          </span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span><span class="preprocessor">#define LL_DMA_CCR_HTIE                   DMA_CCR_HTIE          </span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span><span class="preprocessor">#define LL_DMA_CCR_TEIE                   DMA_CCR_TEIE          </span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span><span class="preprocessor">#define LL_DMA_CHANNEL_1                  0x00000000U </span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span><span class="preprocessor">#define LL_DMA_CHANNEL_2                  0x00000001U </span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span><span class="preprocessor">#define LL_DMA_CHANNEL_3                  0x00000002U </span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span><span class="preprocessor">#define LL_DMA_CHANNEL_4                  0x00000003U </span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span><span class="preprocessor">#define LL_DMA_CHANNEL_5                  0x00000004U </span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span><span class="preprocessor">#define LL_DMA_CHANNEL_6                  0x00000005U </span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span><span class="preprocessor">#define LL_DMA_CHANNEL_7                  0x00000006U </span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span><span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span><span class="preprocessor">#define LL_DMA_CHANNEL_ALL                0xFFFF0000U </span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span><span class="preprocessor">#endif </span><span class="comment">/*USE_FULL_LL_DRIVER*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span><span class="preprocessor">#define LL_DMA_DIRECTION_PERIPH_TO_MEMORY 0x00000000U             </span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span><span class="preprocessor">#define LL_DMA_DIRECTION_MEMORY_TO_PERIPH DMA_CCR_DIR             </span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span><span class="preprocessor">#define LL_DMA_DIRECTION_MEMORY_TO_MEMORY DMA_CCR_MEM2MEM         </span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span><span class="preprocessor">#define LL_DMA_MODE_NORMAL                0x00000000U             </span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span><span class="preprocessor">#define LL_DMA_MODE_CIRCULAR              DMA_CCR_CIRC            </span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span><span class="preprocessor">#define LL_DMA_PERIPH_INCREMENT           DMA_CCR_PINC            </span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span><span class="preprocessor">#define LL_DMA_PERIPH_NOINCREMENT         0x00000000U             </span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span><span class="preprocessor">#define LL_DMA_MEMORY_INCREMENT           DMA_CCR_MINC            </span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span><span class="preprocessor">#define LL_DMA_MEMORY_NOINCREMENT         0x00000000U             </span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span><span class="preprocessor">#define LL_DMA_PDATAALIGN_BYTE            0x00000000U             </span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span><span class="preprocessor">#define LL_DMA_PDATAALIGN_HALFWORD        DMA_CCR_PSIZE_0         </span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span><span class="preprocessor">#define LL_DMA_PDATAALIGN_WORD            DMA_CCR_PSIZE_1         </span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span><span class="preprocessor">#define LL_DMA_MDATAALIGN_BYTE            0x00000000U             </span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span><span class="preprocessor">#define LL_DMA_MDATAALIGN_HALFWORD        DMA_CCR_MSIZE_0         </span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span><span class="preprocessor">#define LL_DMA_MDATAALIGN_WORD            DMA_CCR_MSIZE_1         </span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span><span class="preprocessor">#define LL_DMA_PRIORITY_LOW               0x00000000U             </span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span><span class="preprocessor">#define LL_DMA_PRIORITY_MEDIUM            DMA_CCR_PL_0            </span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span><span class="preprocessor">#define LL_DMA_PRIORITY_HIGH              DMA_CCR_PL_1            </span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span><span class="preprocessor">#define LL_DMA_PRIORITY_VERYHIGH          DMA_CCR_PL              </span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span><span class="preprocessor">#if defined(DMA_CCR_SECM)</span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span><span class="preprocessor">#define LL_DMA_CHANNEL_NSEC               0x00000000U             </span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span><span class="preprocessor">#define LL_DMA_CHANNEL_SEC                DMA_CCR_SECM            </span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span><span class="preprocessor">#if defined (CORE_CM0PLUS)</span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span><span class="preprocessor">#define LL_DMA_CHANNEL_SRC_NSEC           0x00000000U             </span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span><span class="preprocessor">#define LL_DMA_CHANNEL_SRC_SEC            DMA_CCR_SSEC            </span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span><span class="preprocessor">#define LL_DMA_CHANNEL_DEST_NSEC          0x00000000U             </span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span><span class="preprocessor">#define LL_DMA_CHANNEL_DEST_SEC           DMA_CCR_DSEC            </span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span><span class="preprocessor">#endif </span><span class="comment">/* CORE_CM0PLUS */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span> </div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span><span class="preprocessor">#endif </span><span class="comment">/* DMA_CCR_SECM */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span><span class="preprocessor">#if defined(DMA_CCR_PRIV)</span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span><span class="preprocessor">#define LL_DMA_CHANNEL_NPRIV              0x00000000U             </span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span><span class="preprocessor">#define LL_DMA_CHANNEL_PRIV               DMA_CCR_PRIV            </span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span><span class="preprocessor">#endif </span><span class="comment">/* DMA_CCR_PRIV */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span><span class="comment">/* Exported macro ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span><span class="preprocessor">#define LL_DMA_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__-&gt;__REG__, (__VALUE__))</span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span> </div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span><span class="preprocessor">#define LL_DMA_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__-&gt;__REG__)</span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span><span class="preprocessor">#define __LL_DMA_GET_INSTANCE(__CHANNEL_INSTANCE__)   \</span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span><span class="preprocessor">(((uint32_t)(__CHANNEL_INSTANCE__) &gt; ((uint32_t)DMA1_Channel7)) ?  DMA2 : DMA1)</span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span> </div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span><span class="preprocessor">#define __LL_DMA_GET_CHANNEL(__CHANNEL_INSTANCE__)   \</span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span><span class="preprocessor">(((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel1)) ? LL_DMA_CHANNEL_1 : \</span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span><span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel1)) ? LL_DMA_CHANNEL_1 : \</span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span><span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel2)) ? LL_DMA_CHANNEL_2 : \</span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span><span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel2)) ? LL_DMA_CHANNEL_2 : \</span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span><span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel3)) ? LL_DMA_CHANNEL_3 : \</span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span><span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel3)) ? LL_DMA_CHANNEL_3 : \</span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span><span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel4)) ? LL_DMA_CHANNEL_4 : \</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span><span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel4)) ? LL_DMA_CHANNEL_4 : \</span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span><span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel5)) ? LL_DMA_CHANNEL_5 : \</span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span><span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel5)) ? LL_DMA_CHANNEL_5 : \</span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span><span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel6)) ? LL_DMA_CHANNEL_6 : \</span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span><span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel6)) ? LL_DMA_CHANNEL_6 : \</span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span><span class="preprocessor"> LL_DMA_CHANNEL_7)</span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span> </div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span><span class="preprocessor">#define __LL_DMA_GET_CHANNEL_INSTANCE(__DMA_INSTANCE__, __CHANNEL__)   \</span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span><span class="preprocessor">((((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_1))) ? DMA1_Channel1 : \</span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span><span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_1))) ? DMA2_Channel1 : \</span></div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span><span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_2))) ? DMA1_Channel2 : \</span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span><span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_2))) ? DMA2_Channel2 : \</span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span><span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_3))) ? DMA1_Channel3 : \</span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span><span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_3))) ? DMA2_Channel3 : \</span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span><span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_4))) ? DMA1_Channel4 : \</span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span><span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_4))) ? DMA2_Channel4 : \</span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span><span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_5))) ? DMA1_Channel5 : \</span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span><span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_5))) ? DMA2_Channel5 : \</span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span><span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_6))) ? DMA1_Channel6 : \</span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span><span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_6))) ? DMA2_Channel6 : \</span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span><span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_7))) ? DMA1_Channel7 : \</span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span><span class="preprocessor"> DMA2_Channel7)</span></div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span> </div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span><span class="comment">/* Exported functions --------------------------------------------------------*/</span></div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_EnableChannel(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span>{</div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span>  <a class="code hl_define" href="group__Exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(((<a class="code hl_struct" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))-&gt;CCR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gababa3817d21a78079be76bc26b2c10f2">DMA_CCR_EN</a>);</div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span>}</div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span> </div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_DisableChannel(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span>{</div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span>  <a class="code hl_define" href="group__Exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(((<a class="code hl_struct" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))-&gt;CCR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gababa3817d21a78079be76bc26b2c10f2">DMA_CCR_EN</a>);</div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span>}</div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span> </div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsEnabledChannel(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span>{</div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code hl_struct" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))-&gt;CCR,</div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span>                    <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gababa3817d21a78079be76bc26b2c10f2">DMA_CCR_EN</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gababa3817d21a78079be76bc26b2c10f2">DMA_CCR_EN</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span>}</div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span> </div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span><span class="preprocessor">#if defined(DMA_CCR_SECM)</span></div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span><span class="preprocessor">#if defined (CORE_CM0PLUS)</span></div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ConfigChannelSecure(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel, uint32_t Configuration)</div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span>{</div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span>  <a class="code hl_define" href="group__Exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(((<a class="code hl_struct" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + (uint32_t)(CHANNEL_OFFSET_TAB[Channel])))-&gt;CCR,</div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span>             <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaa73595c8299a35188251213dddb261b5">DMA_CCR_SECM</a> | <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga79ff558426966e8f3581f5ff53735f4f">DMA_CCR_SSEC</a> | <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaede73edbc55c257ee62052c5ce0bb580">DMA_CCR_DSEC</a>,</div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span>             Configuration);</div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span>}</div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span> </div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_GetConfigChannelSecure(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span>{</div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code hl_struct" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))-&gt;CCR,</div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span>                   <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaa73595c8299a35188251213dddb261b5">DMA_CCR_SECM</a> | <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga79ff558426966e8f3581f5ff53735f4f">DMA_CCR_SSEC</a> | <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaede73edbc55c257ee62052c5ce0bb580">DMA_CCR_DSEC</a>));</div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span>}</div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_GetConfigChannelSecure(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span>{</div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code hl_struct" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))-&gt;CCR,</div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span>                   <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaa73595c8299a35188251213dddb261b5">DMA_CCR_SECM</a>));</div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span>}</div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span><span class="preprocessor">#endif </span><span class="comment">/* CORE_CM0PLUS */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span> </div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span><span class="preprocessor">#endif </span><span class="comment">/* DMA_CCR_SECM */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ConfigTransfer(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel, uint32_t Configuration)</div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span>{</div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span>  <a class="code hl_define" href="group__Exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(((<a class="code hl_struct" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))-&gt;CCR,</div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno">  645</span>             <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga8f1ece172cf3c3e696b86d401d7345a2">DMA_CCR_DIR</a> | <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga5c87a41026384e25fe2312d03af76215">DMA_CCR_MEM2MEM</a> | <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga445471396e741418bcd6f63404f4052c">DMA_CCR_CIRC</a> | <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga028cb96357bd24868a74ee1134a35b7e">DMA_CCR_PINC</a> | <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaa189138f534283d876f654ec9474987e">DMA_CCR_MINC</a> | <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga1a8d824b9bff520523fccfbe57b07516">DMA_CCR_PSIZE</a> | <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga492495253fe3f05ea83dd3c3dbb5dddf">DMA_CCR_MSIZE</a> | <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga97726688157629243aa59bb60e33c284">DMA_CCR_PL</a>,</div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno">  646</span>             Configuration);</div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno">  647</span>}</div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span> </div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_SetDataTransferDirection(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel, uint32_t Direction)</div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span>{</div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno">  671</span>  <a class="code hl_define" href="group__Exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(((<a class="code hl_struct" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))-&gt;CCR,</div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno">  672</span>             <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga8f1ece172cf3c3e696b86d401d7345a2">DMA_CCR_DIR</a> | <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga5c87a41026384e25fe2312d03af76215">DMA_CCR_MEM2MEM</a>, Direction);</div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno">  673</span>}</div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno">  674</span> </div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_GetDataTransferDirection(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span>{</div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code hl_struct" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))-&gt;CCR,</div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span>                   <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga8f1ece172cf3c3e696b86d401d7345a2">DMA_CCR_DIR</a> | <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga5c87a41026384e25fe2312d03af76215">DMA_CCR_MEM2MEM</a>));</div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno">  698</span>}</div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno">  699</span> </div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_SetMode(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel, uint32_t Mode)</div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno">  720</span>{</div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno">  721</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno">  722</span>  <a class="code hl_define" href="group__Exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(((<a class="code hl_struct" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))-&gt;CCR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga445471396e741418bcd6f63404f4052c">DMA_CCR_CIRC</a>,</div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span>             Mode);</div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno">  724</span>}</div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno">  725</span> </div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno">  742</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_GetMode(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno">  743</span>{</div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno">  744</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno">  745</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code hl_struct" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))-&gt;CCR,</div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno">  746</span>                   <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga445471396e741418bcd6f63404f4052c">DMA_CCR_CIRC</a>));</div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno">  747</span>}</div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span> </div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno">  766</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_SetPeriphIncMode(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel, uint32_t PeriphOrM2MSrcIncMode)</div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno">  767</span>{</div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno">  768</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno">  769</span>  <a class="code hl_define" href="group__Exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(((<a class="code hl_struct" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))-&gt;CCR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga028cb96357bd24868a74ee1134a35b7e">DMA_CCR_PINC</a>,</div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno">  770</span>             PeriphOrM2MSrcIncMode);</div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno">  771</span>}</div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno">  772</span> </div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno">  789</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_GetPeriphIncMode(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno">  790</span>{</div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno">  791</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno">  792</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code hl_struct" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))-&gt;CCR,</div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno">  793</span>                   <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga028cb96357bd24868a74ee1134a35b7e">DMA_CCR_PINC</a>));</div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno">  794</span>}</div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno">  795</span> </div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno">  813</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_SetMemoryIncMode(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel, uint32_t MemoryOrM2MDstIncMode)</div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno">  814</span>{</div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno">  815</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno">  816</span>  <a class="code hl_define" href="group__Exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(((<a class="code hl_struct" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))-&gt;CCR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaa189138f534283d876f654ec9474987e">DMA_CCR_MINC</a>,</div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno">  817</span>             MemoryOrM2MDstIncMode);</div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno">  818</span>}</div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno">  819</span> </div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno">  836</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_GetMemoryIncMode(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno">  837</span>{</div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno">  838</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno">  839</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code hl_struct" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))-&gt;CCR,</div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno">  840</span>                   <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaa189138f534283d876f654ec9474987e">DMA_CCR_MINC</a>));</div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno">  841</span>}</div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno">  842</span> </div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno">  861</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_SetPeriphSize(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel, uint32_t PeriphOrM2MSrcDataSize)</div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno">  862</span>{</div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno">  863</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno">  864</span>  <a class="code hl_define" href="group__Exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(((<a class="code hl_struct" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))-&gt;CCR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga1a8d824b9bff520523fccfbe57b07516">DMA_CCR_PSIZE</a>,</div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno">  865</span>             PeriphOrM2MSrcDataSize);</div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno">  866</span>}</div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno">  867</span> </div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno">  885</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_GetPeriphSize(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno">  886</span>{</div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno">  887</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno">  888</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code hl_struct" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))-&gt;CCR,</div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno">  889</span>                   <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga1a8d824b9bff520523fccfbe57b07516">DMA_CCR_PSIZE</a>));</div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno">  890</span>}</div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno">  891</span> </div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno">  910</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_SetMemorySize(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel, uint32_t MemoryOrM2MDstDataSize)</div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno">  911</span>{</div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno">  912</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno">  913</span>  <a class="code hl_define" href="group__Exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(((<a class="code hl_struct" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))-&gt;CCR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga492495253fe3f05ea83dd3c3dbb5dddf">DMA_CCR_MSIZE</a>,</div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno">  914</span>             MemoryOrM2MDstDataSize);</div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno">  915</span>}</div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno">  916</span> </div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno">  934</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_GetMemorySize(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno">  935</span>{</div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno">  936</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno">  937</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code hl_struct" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))-&gt;CCR,</div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno">  938</span>                   <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga492495253fe3f05ea83dd3c3dbb5dddf">DMA_CCR_MSIZE</a>));</div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno">  939</span>}</div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno">  940</span> </div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno">  960</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_SetChannelPriorityLevel(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel, uint32_t Priority)</div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno">  961</span>{</div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno">  962</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno">  963</span>  <a class="code hl_define" href="group__Exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(((<a class="code hl_struct" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))-&gt;CCR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga97726688157629243aa59bb60e33c284">DMA_CCR_PL</a>,</div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno">  964</span>             Priority);</div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno">  965</span>}</div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno">  966</span> </div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno">  985</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_GetChannelPriorityLevel(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno">  986</span>{</div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno">  987</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno">  988</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code hl_struct" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))-&gt;CCR,</div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno">  989</span>                   <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga97726688157629243aa59bb60e33c284">DMA_CCR_PL</a>));</div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno">  990</span>}</div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno">  991</span> </div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno">  992</span><span class="preprocessor">#if defined(DMA_CCR_SECM)</span></div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno">  993</span><span class="preprocessor">#if defined (CORE_CM0PLUS)</span></div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"> 1008</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_EnableChannelSecure(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"> 1009</span>{</div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"> 1010</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"> 1011</span>  <a class="code hl_define" href="group__Exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(((<a class="code hl_struct" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))-&gt;CCR,  <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaa73595c8299a35188251213dddb261b5">DMA_CCR_SECM</a>);</div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"> 1012</span>}</div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"> 1013</span> </div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"> 1028</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_DisableChannelSecure(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"> 1029</span>{</div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"> 1030</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"> 1031</span>  <a class="code hl_define" href="group__Exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(((<a class="code hl_struct" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))-&gt;CCR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaa73595c8299a35188251213dddb261b5">DMA_CCR_SECM</a>);</div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"> 1032</span>}</div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"> 1033</span><span class="preprocessor">#endif </span><span class="comment">/* CORE_CM0PLUS */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"> 1034</span> </div>
<div class="line"><a id="l01049" name="l01049"></a><span class="lineno"> 1049</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsEnabledChannelSecure(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"> 1050</span>{</div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"> 1051</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"> 1052</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code hl_struct" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))-&gt;CCR,</div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"> 1053</span>                    <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaa73595c8299a35188251213dddb261b5">DMA_CCR_SECM</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaa73595c8299a35188251213dddb261b5">DMA_CCR_SECM</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"> 1054</span>}</div>
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"> 1055</span> </div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"> 1056</span><span class="preprocessor">#if defined (CORE_CM0PLUS)</span></div>
<div class="line"><a id="l01071" name="l01071"></a><span class="lineno"> 1071</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_EnableChannelSrcSecure(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l01072" name="l01072"></a><span class="lineno"> 1072</span>{</div>
<div class="line"><a id="l01073" name="l01073"></a><span class="lineno"> 1073</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l01074" name="l01074"></a><span class="lineno"> 1074</span>  <a class="code hl_define" href="group__Exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(((<a class="code hl_struct" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))-&gt;CCR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga79ff558426966e8f3581f5ff53735f4f">DMA_CCR_SSEC</a>);</div>
<div class="line"><a id="l01075" name="l01075"></a><span class="lineno"> 1075</span>}</div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"> 1076</span> </div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"> 1091</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_DisableChannelSrcSecure(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"> 1092</span>{</div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"> 1093</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"> 1094</span>  <a class="code hl_define" href="group__Exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(((<a class="code hl_struct" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))-&gt;CCR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga79ff558426966e8f3581f5ff53735f4f">DMA_CCR_SSEC</a>);</div>
<div class="line"><a id="l01095" name="l01095"></a><span class="lineno"> 1095</span>}</div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"> 1096</span> </div>
<div class="line"><a id="l01111" name="l01111"></a><span class="lineno"> 1111</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsEnabledChannelSrcSecure(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l01112" name="l01112"></a><span class="lineno"> 1112</span>{</div>
<div class="line"><a id="l01113" name="l01113"></a><span class="lineno"> 1113</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"> 1114</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code hl_struct" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))-&gt;CCR,</div>
<div class="line"><a id="l01115" name="l01115"></a><span class="lineno"> 1115</span>                    <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga79ff558426966e8f3581f5ff53735f4f">DMA_CCR_SSEC</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga79ff558426966e8f3581f5ff53735f4f">DMA_CCR_SSEC</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01116" name="l01116"></a><span class="lineno"> 1116</span>}</div>
<div class="line"><a id="l01117" name="l01117"></a><span class="lineno"> 1117</span> </div>
<div class="line"><a id="l01132" name="l01132"></a><span class="lineno"> 1132</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_EnableChannelDestSecure(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l01133" name="l01133"></a><span class="lineno"> 1133</span>{</div>
<div class="line"><a id="l01134" name="l01134"></a><span class="lineno"> 1134</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"> 1135</span>  <a class="code hl_define" href="group__Exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(((<a class="code hl_struct" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))-&gt;CCR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaede73edbc55c257ee62052c5ce0bb580">DMA_CCR_DSEC</a>);</div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"> 1136</span>}</div>
<div class="line"><a id="l01137" name="l01137"></a><span class="lineno"> 1137</span> </div>
<div class="line"><a id="l01152" name="l01152"></a><span class="lineno"> 1152</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_DisableChannelDestSecure(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l01153" name="l01153"></a><span class="lineno"> 1153</span>{</div>
<div class="line"><a id="l01154" name="l01154"></a><span class="lineno"> 1154</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l01155" name="l01155"></a><span class="lineno"> 1155</span>  <a class="code hl_define" href="group__Exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(((<a class="code hl_struct" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))-&gt;CCR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaede73edbc55c257ee62052c5ce0bb580">DMA_CCR_DSEC</a>);</div>
<div class="line"><a id="l01156" name="l01156"></a><span class="lineno"> 1156</span>}</div>
<div class="line"><a id="l01157" name="l01157"></a><span class="lineno"> 1157</span> </div>
<div class="line"><a id="l01172" name="l01172"></a><span class="lineno"> 1172</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsEnabledChannelDestSecure(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l01173" name="l01173"></a><span class="lineno"> 1173</span>{</div>
<div class="line"><a id="l01174" name="l01174"></a><span class="lineno"> 1174</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l01175" name="l01175"></a><span class="lineno"> 1175</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code hl_struct" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))-&gt;CCR,</div>
<div class="line"><a id="l01176" name="l01176"></a><span class="lineno"> 1176</span>                    <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaede73edbc55c257ee62052c5ce0bb580">DMA_CCR_DSEC</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaede73edbc55c257ee62052c5ce0bb580">DMA_CCR_DSEC</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01177" name="l01177"></a><span class="lineno"> 1177</span>}</div>
<div class="line"><a id="l01178" name="l01178"></a><span class="lineno"> 1178</span><span class="preprocessor">#endif </span><span class="comment">/* CORE_CM0PLUS */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01179" name="l01179"></a><span class="lineno"> 1179</span><span class="preprocessor">#endif </span><span class="comment">/* DMA_CCR_SECM */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01180" name="l01180"></a><span class="lineno"> 1180</span><span class="preprocessor">#if defined(DMA_CCR_PRIV)</span></div>
<div class="line"><a id="l01181" name="l01181"></a><span class="lineno"> 1181</span> </div>
<div class="line"><a id="l01196" name="l01196"></a><span class="lineno"> 1196</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_EnableChannelPrivilege(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l01197" name="l01197"></a><span class="lineno"> 1197</span>{</div>
<div class="line"><a id="l01198" name="l01198"></a><span class="lineno"> 1198</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l01199" name="l01199"></a><span class="lineno"> 1199</span>  <a class="code hl_define" href="group__Exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(((<a class="code hl_struct" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))-&gt;CCR,  <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaac522679169831df558bf1c30a1fa27d">DMA_CCR_PRIV</a>);</div>
<div class="line"><a id="l01200" name="l01200"></a><span class="lineno"> 1200</span>}</div>
<div class="line"><a id="l01201" name="l01201"></a><span class="lineno"> 1201</span> </div>
<div class="line"><a id="l01216" name="l01216"></a><span class="lineno"> 1216</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_DisableChannelPrivilege(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l01217" name="l01217"></a><span class="lineno"> 1217</span>{</div>
<div class="line"><a id="l01218" name="l01218"></a><span class="lineno"> 1218</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l01219" name="l01219"></a><span class="lineno"> 1219</span>  <a class="code hl_define" href="group__Exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(((<a class="code hl_struct" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))-&gt;CCR,  <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaac522679169831df558bf1c30a1fa27d">DMA_CCR_PRIV</a>);</div>
<div class="line"><a id="l01220" name="l01220"></a><span class="lineno"> 1220</span>}</div>
<div class="line"><a id="l01221" name="l01221"></a><span class="lineno"> 1221</span> </div>
<div class="line"><a id="l01236" name="l01236"></a><span class="lineno"> 1236</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsEnabledChannelPrivilege(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l01237" name="l01237"></a><span class="lineno"> 1237</span>{</div>
<div class="line"><a id="l01238" name="l01238"></a><span class="lineno"> 1238</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l01239" name="l01239"></a><span class="lineno"> 1239</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code hl_struct" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))-&gt;CCR,</div>
<div class="line"><a id="l01240" name="l01240"></a><span class="lineno"> 1240</span>                    <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaac522679169831df558bf1c30a1fa27d">DMA_CCR_PRIV</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaac522679169831df558bf1c30a1fa27d">DMA_CCR_PRIV</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01241" name="l01241"></a><span class="lineno"> 1241</span>}</div>
<div class="line"><a id="l01242" name="l01242"></a><span class="lineno"> 1242</span> </div>
<div class="line"><a id="l01243" name="l01243"></a><span class="lineno"> 1243</span><span class="preprocessor">#endif </span><span class="comment">/* DMA_CCR_PRIV */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01261" name="l01261"></a><span class="lineno"> 1261</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_SetDataLength(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel, uint32_t NbData)</div>
<div class="line"><a id="l01262" name="l01262"></a><span class="lineno"> 1262</span>{</div>
<div class="line"><a id="l01263" name="l01263"></a><span class="lineno"> 1263</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l01264" name="l01264"></a><span class="lineno"> 1264</span>  <a class="code hl_define" href="group__Exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(((<a class="code hl_struct" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))-&gt;CNDTR,</div>
<div class="line"><a id="l01265" name="l01265"></a><span class="lineno"> 1265</span>             <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gad42c0abbace3b816e7669e27b3676d2a">DMA_CNDTR_NDT</a>, NbData);</div>
<div class="line"><a id="l01266" name="l01266"></a><span class="lineno"> 1266</span>}</div>
<div class="line"><a id="l01267" name="l01267"></a><span class="lineno"> 1267</span> </div>
<div class="line"><a id="l01284" name="l01284"></a><span class="lineno"> 1284</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_GetDataLength(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l01285" name="l01285"></a><span class="lineno"> 1285</span>{</div>
<div class="line"><a id="l01286" name="l01286"></a><span class="lineno"> 1286</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l01287" name="l01287"></a><span class="lineno"> 1287</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code hl_struct" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))-&gt;CNDTR,</div>
<div class="line"><a id="l01288" name="l01288"></a><span class="lineno"> 1288</span>                   <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gad42c0abbace3b816e7669e27b3676d2a">DMA_CNDTR_NDT</a>));</div>
<div class="line"><a id="l01289" name="l01289"></a><span class="lineno"> 1289</span>}</div>
<div class="line"><a id="l01290" name="l01290"></a><span class="lineno"> 1290</span> </div>
<div class="line"><a id="l01314" name="l01314"></a><span class="lineno"> 1314</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ConfigAddresses(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel, uint32_t SrcAddress,</div>
<div class="line"><a id="l01315" name="l01315"></a><span class="lineno"> 1315</span>                                            uint32_t DstAddress, uint32_t Direction)</div>
<div class="line"><a id="l01316" name="l01316"></a><span class="lineno"> 1316</span>{</div>
<div class="line"><a id="l01317" name="l01317"></a><span class="lineno"> 1317</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l01318" name="l01318"></a><span class="lineno"> 1318</span>  <span class="comment">/* Direction Memory to Periph */</span></div>
<div class="line"><a id="l01319" name="l01319"></a><span class="lineno"> 1319</span>  <span class="keywordflow">if</span> (Direction == LL_DMA_DIRECTION_MEMORY_TO_PERIPH)</div>
<div class="line"><a id="l01320" name="l01320"></a><span class="lineno"> 1320</span>  {</div>
<div class="line"><a id="l01321" name="l01321"></a><span class="lineno"> 1321</span>    <a class="code hl_define" href="group__Exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(((<a class="code hl_struct" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))-&gt;CMAR, SrcAddress);</div>
<div class="line"><a id="l01322" name="l01322"></a><span class="lineno"> 1322</span>    <a class="code hl_define" href="group__Exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(((<a class="code hl_struct" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))-&gt;CPAR, DstAddress);</div>
<div class="line"><a id="l01323" name="l01323"></a><span class="lineno"> 1323</span>  }</div>
<div class="line"><a id="l01324" name="l01324"></a><span class="lineno"> 1324</span>  <span class="comment">/* Direction Periph to Memory and Memory to Memory */</span></div>
<div class="line"><a id="l01325" name="l01325"></a><span class="lineno"> 1325</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l01326" name="l01326"></a><span class="lineno"> 1326</span>  {</div>
<div class="line"><a id="l01327" name="l01327"></a><span class="lineno"> 1327</span>    <a class="code hl_define" href="group__Exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(((<a class="code hl_struct" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))-&gt;CPAR, SrcAddress);</div>
<div class="line"><a id="l01328" name="l01328"></a><span class="lineno"> 1328</span>    <a class="code hl_define" href="group__Exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(((<a class="code hl_struct" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))-&gt;CMAR, DstAddress);</div>
<div class="line"><a id="l01329" name="l01329"></a><span class="lineno"> 1329</span>  }</div>
<div class="line"><a id="l01330" name="l01330"></a><span class="lineno"> 1330</span>}</div>
<div class="line"><a id="l01331" name="l01331"></a><span class="lineno"> 1331</span> </div>
<div class="line"><a id="l01349" name="l01349"></a><span class="lineno"> 1349</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_SetMemoryAddress(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel, uint32_t MemoryAddress)</div>
<div class="line"><a id="l01350" name="l01350"></a><span class="lineno"> 1350</span>{</div>
<div class="line"><a id="l01351" name="l01351"></a><span class="lineno"> 1351</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l01352" name="l01352"></a><span class="lineno"> 1352</span>  <a class="code hl_define" href="group__Exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(((<a class="code hl_struct" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))-&gt;CMAR, MemoryAddress);</div>
<div class="line"><a id="l01353" name="l01353"></a><span class="lineno"> 1353</span>}</div>
<div class="line"><a id="l01354" name="l01354"></a><span class="lineno"> 1354</span> </div>
<div class="line"><a id="l01372" name="l01372"></a><span class="lineno"> 1372</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_SetPeriphAddress(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel, uint32_t PeriphAddress)</div>
<div class="line"><a id="l01373" name="l01373"></a><span class="lineno"> 1373</span>{</div>
<div class="line"><a id="l01374" name="l01374"></a><span class="lineno"> 1374</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l01375" name="l01375"></a><span class="lineno"> 1375</span>  <a class="code hl_define" href="group__Exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(((<a class="code hl_struct" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))-&gt;CPAR, PeriphAddress);</div>
<div class="line"><a id="l01376" name="l01376"></a><span class="lineno"> 1376</span>}</div>
<div class="line"><a id="l01377" name="l01377"></a><span class="lineno"> 1377</span> </div>
<div class="line"><a id="l01393" name="l01393"></a><span class="lineno"> 1393</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_GetMemoryAddress(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l01394" name="l01394"></a><span class="lineno"> 1394</span>{</div>
<div class="line"><a id="l01395" name="l01395"></a><span class="lineno"> 1395</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l01396" name="l01396"></a><span class="lineno"> 1396</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group__Exported__macros.html#gae7f188a4d26c9e713a48414783421071">READ_REG</a>(((<a class="code hl_struct" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))-&gt;CMAR));</div>
<div class="line"><a id="l01397" name="l01397"></a><span class="lineno"> 1397</span>}</div>
<div class="line"><a id="l01398" name="l01398"></a><span class="lineno"> 1398</span> </div>
<div class="line"><a id="l01414" name="l01414"></a><span class="lineno"> 1414</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_GetPeriphAddress(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l01415" name="l01415"></a><span class="lineno"> 1415</span>{</div>
<div class="line"><a id="l01416" name="l01416"></a><span class="lineno"> 1416</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l01417" name="l01417"></a><span class="lineno"> 1417</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group__Exported__macros.html#gae7f188a4d26c9e713a48414783421071">READ_REG</a>(((<a class="code hl_struct" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))-&gt;CPAR));</div>
<div class="line"><a id="l01418" name="l01418"></a><span class="lineno"> 1418</span>}</div>
<div class="line"><a id="l01419" name="l01419"></a><span class="lineno"> 1419</span> </div>
<div class="line"><a id="l01437" name="l01437"></a><span class="lineno"> 1437</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_SetM2MSrcAddress(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel, uint32_t MemoryAddress)</div>
<div class="line"><a id="l01438" name="l01438"></a><span class="lineno"> 1438</span>{</div>
<div class="line"><a id="l01439" name="l01439"></a><span class="lineno"> 1439</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l01440" name="l01440"></a><span class="lineno"> 1440</span>  <a class="code hl_define" href="group__Exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(((<a class="code hl_struct" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))-&gt;CPAR, MemoryAddress);</div>
<div class="line"><a id="l01441" name="l01441"></a><span class="lineno"> 1441</span>}</div>
<div class="line"><a id="l01442" name="l01442"></a><span class="lineno"> 1442</span> </div>
<div class="line"><a id="l01460" name="l01460"></a><span class="lineno"> 1460</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_SetM2MDstAddress(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel, uint32_t MemoryAddress)</div>
<div class="line"><a id="l01461" name="l01461"></a><span class="lineno"> 1461</span>{</div>
<div class="line"><a id="l01462" name="l01462"></a><span class="lineno"> 1462</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l01463" name="l01463"></a><span class="lineno"> 1463</span>  <a class="code hl_define" href="group__Exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(((<a class="code hl_struct" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))-&gt;CMAR, MemoryAddress);</div>
<div class="line"><a id="l01464" name="l01464"></a><span class="lineno"> 1464</span>}</div>
<div class="line"><a id="l01465" name="l01465"></a><span class="lineno"> 1465</span> </div>
<div class="line"><a id="l01481" name="l01481"></a><span class="lineno"> 1481</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_GetM2MSrcAddress(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l01482" name="l01482"></a><span class="lineno"> 1482</span>{</div>
<div class="line"><a id="l01483" name="l01483"></a><span class="lineno"> 1483</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l01484" name="l01484"></a><span class="lineno"> 1484</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group__Exported__macros.html#gae7f188a4d26c9e713a48414783421071">READ_REG</a>(((<a class="code hl_struct" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))-&gt;CPAR));</div>
<div class="line"><a id="l01485" name="l01485"></a><span class="lineno"> 1485</span>}</div>
<div class="line"><a id="l01486" name="l01486"></a><span class="lineno"> 1486</span> </div>
<div class="line"><a id="l01502" name="l01502"></a><span class="lineno"> 1502</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_GetM2MDstAddress(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l01503" name="l01503"></a><span class="lineno"> 1503</span>{</div>
<div class="line"><a id="l01504" name="l01504"></a><span class="lineno"> 1504</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l01505" name="l01505"></a><span class="lineno"> 1505</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group__Exported__macros.html#gae7f188a4d26c9e713a48414783421071">READ_REG</a>(((<a class="code hl_struct" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))-&gt;CMAR));</div>
<div class="line"><a id="l01506" name="l01506"></a><span class="lineno"> 1506</span>}</div>
<div class="line"><a id="l01507" name="l01507"></a><span class="lineno"> 1507</span> </div>
<div class="line"><a id="l01568" name="l01568"></a><span class="lineno"> 1568</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_SetPeriphRequest(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel, uint32_t Request)</div>
<div class="line"><a id="l01569" name="l01569"></a><span class="lineno"> 1569</span>{</div>
<div class="line"><a id="l01570" name="l01570"></a><span class="lineno"> 1570</span>  uint32_t dmamux_ccr_offset = ((((uint32_t)DMAx ^ (uint32_t)<a class="code hl_define" href="group__Peripheral__declaration.html#gacc16d2a5937f7585320a98f7f6b578f9">DMA1</a>) &gt;&gt; 10U) * 7U);</div>
<div class="line"><a id="l01571" name="l01571"></a><span class="lineno"> 1571</span>  <a class="code hl_define" href="group__Exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>((<a class="code hl_define" href="group__Peripheral__declaration.html#ga7672f776007b4a365bd34f2432142ab4">DMAMUX1_Channel0</a> + Channel + dmamux_ccr_offset)-&gt;CCR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga429e04913f0ea2ec973e5e82c0264766">DMAMUX_CxCR_DMAREQ_ID</a>, Request);</div>
<div class="line"><a id="l01572" name="l01572"></a><span class="lineno"> 1572</span>}</div>
<div class="line"><a id="l01573" name="l01573"></a><span class="lineno"> 1573</span> </div>
<div class="line"><a id="l01633" name="l01633"></a><span class="lineno"> 1633</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_GetPeriphRequest(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l01634" name="l01634"></a><span class="lineno"> 1634</span>{</div>
<div class="line"><a id="l01635" name="l01635"></a><span class="lineno"> 1635</span>  uint32_t dmamux_ccr_offset = ((((uint32_t)DMAx ^ (uint32_t)<a class="code hl_define" href="group__Peripheral__declaration.html#gacc16d2a5937f7585320a98f7f6b578f9">DMA1</a>) &gt;&gt; 10U) * 7U);</div>
<div class="line"><a id="l01636" name="l01636"></a><span class="lineno"> 1636</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>((<a class="code hl_define" href="group__Peripheral__declaration.html#ga7672f776007b4a365bd34f2432142ab4">DMAMUX1_Channel0</a> + Channel + dmamux_ccr_offset)-&gt;CCR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga429e04913f0ea2ec973e5e82c0264766">DMAMUX_CxCR_DMAREQ_ID</a>));</div>
<div class="line"><a id="l01637" name="l01637"></a><span class="lineno"> 1637</span>}</div>
<div class="line"><a id="l01638" name="l01638"></a><span class="lineno"> 1638</span> </div>
<div class="line"><a id="l01653" name="l01653"></a><span class="lineno"> 1653</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_GI1(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01654" name="l01654"></a><span class="lineno"> 1654</span>{</div>
<div class="line"><a id="l01655" name="l01655"></a><span class="lineno"> 1655</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code hl_variable" href="structDMA__TypeDef.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga3475228c998897d0f408a4c5da066186">DMA_ISR_GIF1</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga3475228c998897d0f408a4c5da066186">DMA_ISR_GIF1</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01656" name="l01656"></a><span class="lineno"> 1656</span>}</div>
<div class="line"><a id="l01657" name="l01657"></a><span class="lineno"> 1657</span> </div>
<div class="line"><a id="l01664" name="l01664"></a><span class="lineno"> 1664</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_GI2(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01665" name="l01665"></a><span class="lineno"> 1665</span>{</div>
<div class="line"><a id="l01666" name="l01666"></a><span class="lineno"> 1666</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code hl_variable" href="structDMA__TypeDef.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga44fa823dbb15b829621961efc60d6a95">DMA_ISR_GIF2</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga44fa823dbb15b829621961efc60d6a95">DMA_ISR_GIF2</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01667" name="l01667"></a><span class="lineno"> 1667</span>}</div>
<div class="line"><a id="l01668" name="l01668"></a><span class="lineno"> 1668</span> </div>
<div class="line"><a id="l01675" name="l01675"></a><span class="lineno"> 1675</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_GI3(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01676" name="l01676"></a><span class="lineno"> 1676</span>{</div>
<div class="line"><a id="l01677" name="l01677"></a><span class="lineno"> 1677</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code hl_variable" href="structDMA__TypeDef.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gacb0bd8fb0e580688c5cf617b618bbc17">DMA_ISR_GIF3</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gacb0bd8fb0e580688c5cf617b618bbc17">DMA_ISR_GIF3</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01678" name="l01678"></a><span class="lineno"> 1678</span>}</div>
<div class="line"><a id="l01679" name="l01679"></a><span class="lineno"> 1679</span> </div>
<div class="line"><a id="l01686" name="l01686"></a><span class="lineno"> 1686</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_GI4(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01687" name="l01687"></a><span class="lineno"> 1687</span>{</div>
<div class="line"><a id="l01688" name="l01688"></a><span class="lineno"> 1688</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code hl_variable" href="structDMA__TypeDef.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaf4f69823d44810c353af1f0a89eaf180">DMA_ISR_GIF4</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaf4f69823d44810c353af1f0a89eaf180">DMA_ISR_GIF4</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01689" name="l01689"></a><span class="lineno"> 1689</span>}</div>
<div class="line"><a id="l01690" name="l01690"></a><span class="lineno"> 1690</span> </div>
<div class="line"><a id="l01697" name="l01697"></a><span class="lineno"> 1697</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_GI5(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01698" name="l01698"></a><span class="lineno"> 1698</span>{</div>
<div class="line"><a id="l01699" name="l01699"></a><span class="lineno"> 1699</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code hl_variable" href="structDMA__TypeDef.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga83d4d9cba635d1e33e3477b773379cfd">DMA_ISR_GIF5</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga83d4d9cba635d1e33e3477b773379cfd">DMA_ISR_GIF5</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01700" name="l01700"></a><span class="lineno"> 1700</span>}</div>
<div class="line"><a id="l01701" name="l01701"></a><span class="lineno"> 1701</span> </div>
<div class="line"><a id="l01708" name="l01708"></a><span class="lineno"> 1708</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_GI6(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01709" name="l01709"></a><span class="lineno"> 1709</span>{</div>
<div class="line"><a id="l01710" name="l01710"></a><span class="lineno"> 1710</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code hl_variable" href="structDMA__TypeDef.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gac55f4836aa8e6cfc9bdcadfabf65b5d8">DMA_ISR_GIF6</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gac55f4836aa8e6cfc9bdcadfabf65b5d8">DMA_ISR_GIF6</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01711" name="l01711"></a><span class="lineno"> 1711</span>}</div>
<div class="line"><a id="l01712" name="l01712"></a><span class="lineno"> 1712</span> </div>
<div class="line"><a id="l01719" name="l01719"></a><span class="lineno"> 1719</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_GI7(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01720" name="l01720"></a><span class="lineno"> 1720</span>{</div>
<div class="line"><a id="l01721" name="l01721"></a><span class="lineno"> 1721</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code hl_variable" href="structDMA__TypeDef.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga86f178e879b2d8ceeea351e4750272dd">DMA_ISR_GIF7</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga86f178e879b2d8ceeea351e4750272dd">DMA_ISR_GIF7</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01722" name="l01722"></a><span class="lineno"> 1722</span>}</div>
<div class="line"><a id="l01723" name="l01723"></a><span class="lineno"> 1723</span> </div>
<div class="line"><a id="l01730" name="l01730"></a><span class="lineno"> 1730</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_TC1(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01731" name="l01731"></a><span class="lineno"> 1731</span>{</div>
<div class="line"><a id="l01732" name="l01732"></a><span class="lineno"> 1732</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code hl_variable" href="structDMA__TypeDef.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga1a1522414af27c7fff2cc27edac1d680">DMA_ISR_TCIF1</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga1a1522414af27c7fff2cc27edac1d680">DMA_ISR_TCIF1</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01733" name="l01733"></a><span class="lineno"> 1733</span>}</div>
<div class="line"><a id="l01734" name="l01734"></a><span class="lineno"> 1734</span> </div>
<div class="line"><a id="l01741" name="l01741"></a><span class="lineno"> 1741</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_TC2(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01742" name="l01742"></a><span class="lineno"> 1742</span>{</div>
<div class="line"><a id="l01743" name="l01743"></a><span class="lineno"> 1743</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code hl_variable" href="structDMA__TypeDef.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga631741eb4843eda3578808a3d8b527b2">DMA_ISR_TCIF2</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga631741eb4843eda3578808a3d8b527b2">DMA_ISR_TCIF2</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01744" name="l01744"></a><span class="lineno"> 1744</span>}</div>
<div class="line"><a id="l01745" name="l01745"></a><span class="lineno"> 1745</span> </div>
<div class="line"><a id="l01752" name="l01752"></a><span class="lineno"> 1752</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_TC3(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01753" name="l01753"></a><span class="lineno"> 1753</span>{</div>
<div class="line"><a id="l01754" name="l01754"></a><span class="lineno"> 1754</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code hl_variable" href="structDMA__TypeDef.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga28664595df654d9d8052fb6f9cc48495">DMA_ISR_TCIF3</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga28664595df654d9d8052fb6f9cc48495">DMA_ISR_TCIF3</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01755" name="l01755"></a><span class="lineno"> 1755</span>}</div>
<div class="line"><a id="l01756" name="l01756"></a><span class="lineno"> 1756</span> </div>
<div class="line"><a id="l01763" name="l01763"></a><span class="lineno"> 1763</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_TC4(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01764" name="l01764"></a><span class="lineno"> 1764</span>{</div>
<div class="line"><a id="l01765" name="l01765"></a><span class="lineno"> 1765</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code hl_variable" href="structDMA__TypeDef.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gad7d4e46949a35cf037a303bd65a0c87a">DMA_ISR_TCIF4</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gad7d4e46949a35cf037a303bd65a0c87a">DMA_ISR_TCIF4</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01766" name="l01766"></a><span class="lineno"> 1766</span>}</div>
<div class="line"><a id="l01767" name="l01767"></a><span class="lineno"> 1767</span> </div>
<div class="line"><a id="l01774" name="l01774"></a><span class="lineno"> 1774</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_TC5(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01775" name="l01775"></a><span class="lineno"> 1775</span>{</div>
<div class="line"><a id="l01776" name="l01776"></a><span class="lineno"> 1776</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code hl_variable" href="structDMA__TypeDef.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga5ea57d09f13edbd6ad8afe9465e0fa70">DMA_ISR_TCIF5</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga5ea57d09f13edbd6ad8afe9465e0fa70">DMA_ISR_TCIF5</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01777" name="l01777"></a><span class="lineno"> 1777</span>}</div>
<div class="line"><a id="l01778" name="l01778"></a><span class="lineno"> 1778</span> </div>
<div class="line"><a id="l01785" name="l01785"></a><span class="lineno"> 1785</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_TC6(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01786" name="l01786"></a><span class="lineno"> 1786</span>{</div>
<div class="line"><a id="l01787" name="l01787"></a><span class="lineno"> 1787</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code hl_variable" href="structDMA__TypeDef.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga2d76395cf6c6ef50e05c96d7ae723058">DMA_ISR_TCIF6</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga2d76395cf6c6ef50e05c96d7ae723058">DMA_ISR_TCIF6</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01788" name="l01788"></a><span class="lineno"> 1788</span>}</div>
<div class="line"><a id="l01789" name="l01789"></a><span class="lineno"> 1789</span> </div>
<div class="line"><a id="l01796" name="l01796"></a><span class="lineno"> 1796</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_TC7(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01797" name="l01797"></a><span class="lineno"> 1797</span>{</div>
<div class="line"><a id="l01798" name="l01798"></a><span class="lineno"> 1798</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code hl_variable" href="structDMA__TypeDef.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga4528af54928542c09502c01827418732">DMA_ISR_TCIF7</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga4528af54928542c09502c01827418732">DMA_ISR_TCIF7</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01799" name="l01799"></a><span class="lineno"> 1799</span>}</div>
<div class="line"><a id="l01800" name="l01800"></a><span class="lineno"> 1800</span> </div>
<div class="line"><a id="l01807" name="l01807"></a><span class="lineno"> 1807</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_HT1(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01808" name="l01808"></a><span class="lineno"> 1808</span>{</div>
<div class="line"><a id="l01809" name="l01809"></a><span class="lineno"> 1809</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code hl_variable" href="structDMA__TypeDef.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga5f83359698adf05854b55705f78d8a5c">DMA_ISR_HTIF1</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga5f83359698adf05854b55705f78d8a5c">DMA_ISR_HTIF1</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01810" name="l01810"></a><span class="lineno"> 1810</span>}</div>
<div class="line"><a id="l01811" name="l01811"></a><span class="lineno"> 1811</span> </div>
<div class="line"><a id="l01818" name="l01818"></a><span class="lineno"> 1818</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_HT2(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01819" name="l01819"></a><span class="lineno"> 1819</span>{</div>
<div class="line"><a id="l01820" name="l01820"></a><span class="lineno"> 1820</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code hl_variable" href="structDMA__TypeDef.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga8ee1947aef188f437f37d3ff444f8646">DMA_ISR_HTIF2</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga8ee1947aef188f437f37d3ff444f8646">DMA_ISR_HTIF2</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01821" name="l01821"></a><span class="lineno"> 1821</span>}</div>
<div class="line"><a id="l01822" name="l01822"></a><span class="lineno"> 1822</span> </div>
<div class="line"><a id="l01829" name="l01829"></a><span class="lineno"> 1829</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_HT3(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01830" name="l01830"></a><span class="lineno"> 1830</span>{</div>
<div class="line"><a id="l01831" name="l01831"></a><span class="lineno"> 1831</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code hl_variable" href="structDMA__TypeDef.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga53bb9a00737c52faffaaa91ff08b34a1">DMA_ISR_HTIF3</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga53bb9a00737c52faffaaa91ff08b34a1">DMA_ISR_HTIF3</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01832" name="l01832"></a><span class="lineno"> 1832</span>}</div>
<div class="line"><a id="l01833" name="l01833"></a><span class="lineno"> 1833</span> </div>
<div class="line"><a id="l01840" name="l01840"></a><span class="lineno"> 1840</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_HT4(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01841" name="l01841"></a><span class="lineno"> 1841</span>{</div>
<div class="line"><a id="l01842" name="l01842"></a><span class="lineno"> 1842</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code hl_variable" href="structDMA__TypeDef.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga684cf326c770f1ab21c604a5f62907ad">DMA_ISR_HTIF4</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga684cf326c770f1ab21c604a5f62907ad">DMA_ISR_HTIF4</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01843" name="l01843"></a><span class="lineno"> 1843</span>}</div>
<div class="line"><a id="l01844" name="l01844"></a><span class="lineno"> 1844</span> </div>
<div class="line"><a id="l01851" name="l01851"></a><span class="lineno"> 1851</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_HT5(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01852" name="l01852"></a><span class="lineno"> 1852</span>{</div>
<div class="line"><a id="l01853" name="l01853"></a><span class="lineno"> 1853</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code hl_variable" href="structDMA__TypeDef.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga3d1f2b8c82b1e20b4311af8ca9576736">DMA_ISR_HTIF5</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga3d1f2b8c82b1e20b4311af8ca9576736">DMA_ISR_HTIF5</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01854" name="l01854"></a><span class="lineno"> 1854</span>}</div>
<div class="line"><a id="l01855" name="l01855"></a><span class="lineno"> 1855</span> </div>
<div class="line"><a id="l01862" name="l01862"></a><span class="lineno"> 1862</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_HT6(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01863" name="l01863"></a><span class="lineno"> 1863</span>{</div>
<div class="line"><a id="l01864" name="l01864"></a><span class="lineno"> 1864</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code hl_variable" href="structDMA__TypeDef.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga41b6d9787aeff76a51581d9488b4604f">DMA_ISR_HTIF6</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga41b6d9787aeff76a51581d9488b4604f">DMA_ISR_HTIF6</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01865" name="l01865"></a><span class="lineno"> 1865</span>}</div>
<div class="line"><a id="l01866" name="l01866"></a><span class="lineno"> 1866</span> </div>
<div class="line"><a id="l01873" name="l01873"></a><span class="lineno"> 1873</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_HT7(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01874" name="l01874"></a><span class="lineno"> 1874</span>{</div>
<div class="line"><a id="l01875" name="l01875"></a><span class="lineno"> 1875</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code hl_variable" href="structDMA__TypeDef.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga769016c2b0bf22ff3ad6967b3dc0e2bb">DMA_ISR_HTIF7</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga769016c2b0bf22ff3ad6967b3dc0e2bb">DMA_ISR_HTIF7</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01876" name="l01876"></a><span class="lineno"> 1876</span>}</div>
<div class="line"><a id="l01877" name="l01877"></a><span class="lineno"> 1877</span> </div>
<div class="line"><a id="l01884" name="l01884"></a><span class="lineno"> 1884</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_TE1(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01885" name="l01885"></a><span class="lineno"> 1885</span>{</div>
<div class="line"><a id="l01886" name="l01886"></a><span class="lineno"> 1886</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code hl_variable" href="structDMA__TypeDef.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga26bfd55e965445ae253a5c5fa8f1769a">DMA_ISR_TEIF1</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga26bfd55e965445ae253a5c5fa8f1769a">DMA_ISR_TEIF1</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01887" name="l01887"></a><span class="lineno"> 1887</span>}</div>
<div class="line"><a id="l01888" name="l01888"></a><span class="lineno"> 1888</span> </div>
<div class="line"><a id="l01895" name="l01895"></a><span class="lineno"> 1895</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_TE2(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01896" name="l01896"></a><span class="lineno"> 1896</span>{</div>
<div class="line"><a id="l01897" name="l01897"></a><span class="lineno"> 1897</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code hl_variable" href="structDMA__TypeDef.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga5bcd07efcadd5fef598edec1cca70e38">DMA_ISR_TEIF2</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga5bcd07efcadd5fef598edec1cca70e38">DMA_ISR_TEIF2</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01898" name="l01898"></a><span class="lineno"> 1898</span>}</div>
<div class="line"><a id="l01899" name="l01899"></a><span class="lineno"> 1899</span> </div>
<div class="line"><a id="l01906" name="l01906"></a><span class="lineno"> 1906</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_TE3(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01907" name="l01907"></a><span class="lineno"> 1907</span>{</div>
<div class="line"><a id="l01908" name="l01908"></a><span class="lineno"> 1908</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code hl_variable" href="structDMA__TypeDef.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaa624379143a2535d7a60d87d59834d10">DMA_ISR_TEIF3</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaa624379143a2535d7a60d87d59834d10">DMA_ISR_TEIF3</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01909" name="l01909"></a><span class="lineno"> 1909</span>}</div>
<div class="line"><a id="l01910" name="l01910"></a><span class="lineno"> 1910</span> </div>
<div class="line"><a id="l01917" name="l01917"></a><span class="lineno"> 1917</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_TE4(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01918" name="l01918"></a><span class="lineno"> 1918</span>{</div>
<div class="line"><a id="l01919" name="l01919"></a><span class="lineno"> 1919</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code hl_variable" href="structDMA__TypeDef.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga12fcc1471918f3e7b293b2d825177253">DMA_ISR_TEIF4</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga12fcc1471918f3e7b293b2d825177253">DMA_ISR_TEIF4</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01920" name="l01920"></a><span class="lineno"> 1920</span>}</div>
<div class="line"><a id="l01921" name="l01921"></a><span class="lineno"> 1921</span> </div>
<div class="line"><a id="l01928" name="l01928"></a><span class="lineno"> 1928</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_TE5(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01929" name="l01929"></a><span class="lineno"> 1929</span>{</div>
<div class="line"><a id="l01930" name="l01930"></a><span class="lineno"> 1930</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code hl_variable" href="structDMA__TypeDef.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga42f9b12c4c80cbb7cd0f94f139c73de3">DMA_ISR_TEIF5</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga42f9b12c4c80cbb7cd0f94f139c73de3">DMA_ISR_TEIF5</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01931" name="l01931"></a><span class="lineno"> 1931</span>}</div>
<div class="line"><a id="l01932" name="l01932"></a><span class="lineno"> 1932</span> </div>
<div class="line"><a id="l01939" name="l01939"></a><span class="lineno"> 1939</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_TE6(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01940" name="l01940"></a><span class="lineno"> 1940</span>{</div>
<div class="line"><a id="l01941" name="l01941"></a><span class="lineno"> 1941</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code hl_variable" href="structDMA__TypeDef.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gae47d914969922381708ae06c1c71123a">DMA_ISR_TEIF6</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gae47d914969922381708ae06c1c71123a">DMA_ISR_TEIF6</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01942" name="l01942"></a><span class="lineno"> 1942</span>}</div>
<div class="line"><a id="l01943" name="l01943"></a><span class="lineno"> 1943</span> </div>
<div class="line"><a id="l01950" name="l01950"></a><span class="lineno"> 1950</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_TE7(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01951" name="l01951"></a><span class="lineno"> 1951</span>{</div>
<div class="line"><a id="l01952" name="l01952"></a><span class="lineno"> 1952</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code hl_variable" href="structDMA__TypeDef.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaf8333b3c78b7d0a07bd4b1e91e902b31">DMA_ISR_TEIF7</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaf8333b3c78b7d0a07bd4b1e91e902b31">DMA_ISR_TEIF7</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01953" name="l01953"></a><span class="lineno"> 1953</span>}</div>
<div class="line"><a id="l01954" name="l01954"></a><span class="lineno"> 1954</span> </div>
<div class="line"><a id="l01961" name="l01961"></a><span class="lineno"> 1961</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_GI1(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01962" name="l01962"></a><span class="lineno"> 1962</span>{</div>
<div class="line"><a id="l01963" name="l01963"></a><span class="lineno"> 1963</span>  <a class="code hl_define" href="group__Exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code hl_variable" href="structDMA__TypeDef.html#ac6f9d540fd6a21c0fbc7bfbbee9a8504">IFCR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga75ad797334d9fb70750ace14b16e0122">DMA_IFCR_CGIF1</a>);</div>
<div class="line"><a id="l01964" name="l01964"></a><span class="lineno"> 1964</span>}</div>
<div class="line"><a id="l01965" name="l01965"></a><span class="lineno"> 1965</span> </div>
<div class="line"><a id="l01972" name="l01972"></a><span class="lineno"> 1972</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_GI2(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01973" name="l01973"></a><span class="lineno"> 1973</span>{</div>
<div class="line"><a id="l01974" name="l01974"></a><span class="lineno"> 1974</span>  <a class="code hl_define" href="group__Exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code hl_variable" href="structDMA__TypeDef.html#ac6f9d540fd6a21c0fbc7bfbbee9a8504">IFCR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gab907e446bbf1e1400dc5fdbd929d0e5f">DMA_IFCR_CGIF2</a>);</div>
<div class="line"><a id="l01975" name="l01975"></a><span class="lineno"> 1975</span>}</div>
<div class="line"><a id="l01976" name="l01976"></a><span class="lineno"> 1976</span> </div>
<div class="line"><a id="l01983" name="l01983"></a><span class="lineno"> 1983</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_GI3(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01984" name="l01984"></a><span class="lineno"> 1984</span>{</div>
<div class="line"><a id="l01985" name="l01985"></a><span class="lineno"> 1985</span>  <a class="code hl_define" href="group__Exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code hl_variable" href="structDMA__TypeDef.html#ac6f9d540fd6a21c0fbc7bfbbee9a8504">IFCR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga0d98e88c334091e20e931372646a6b0d">DMA_IFCR_CGIF3</a>);</div>
<div class="line"><a id="l01986" name="l01986"></a><span class="lineno"> 1986</span>}</div>
<div class="line"><a id="l01987" name="l01987"></a><span class="lineno"> 1987</span> </div>
<div class="line"><a id="l01994" name="l01994"></a><span class="lineno"> 1994</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_GI4(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01995" name="l01995"></a><span class="lineno"> 1995</span>{</div>
<div class="line"><a id="l01996" name="l01996"></a><span class="lineno"> 1996</span>  <a class="code hl_define" href="group__Exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code hl_variable" href="structDMA__TypeDef.html#ac6f9d540fd6a21c0fbc7bfbbee9a8504">IFCR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga73d22139e4567c89e2afcb4aef71104c">DMA_IFCR_CGIF4</a>);</div>
<div class="line"><a id="l01997" name="l01997"></a><span class="lineno"> 1997</span>}</div>
<div class="line"><a id="l01998" name="l01998"></a><span class="lineno"> 1998</span> </div>
<div class="line"><a id="l02005" name="l02005"></a><span class="lineno"> 2005</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_GI5(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02006" name="l02006"></a><span class="lineno"> 2006</span>{</div>
<div class="line"><a id="l02007" name="l02007"></a><span class="lineno"> 2007</span>  <a class="code hl_define" href="group__Exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code hl_variable" href="structDMA__TypeDef.html#ac6f9d540fd6a21c0fbc7bfbbee9a8504">IFCR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga943245d2a8300854d53fd07bb957a6fc">DMA_IFCR_CGIF5</a>);</div>
<div class="line"><a id="l02008" name="l02008"></a><span class="lineno"> 2008</span>}</div>
<div class="line"><a id="l02009" name="l02009"></a><span class="lineno"> 2009</span> </div>
<div class="line"><a id="l02016" name="l02016"></a><span class="lineno"> 2016</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_GI6(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02017" name="l02017"></a><span class="lineno"> 2017</span>{</div>
<div class="line"><a id="l02018" name="l02018"></a><span class="lineno"> 2018</span>  <a class="code hl_define" href="group__Exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code hl_variable" href="structDMA__TypeDef.html#ac6f9d540fd6a21c0fbc7bfbbee9a8504">IFCR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga7fc61098c5cf9a7d53ddcb155e34c984">DMA_IFCR_CGIF6</a>);</div>
<div class="line"><a id="l02019" name="l02019"></a><span class="lineno"> 2019</span>}</div>
<div class="line"><a id="l02020" name="l02020"></a><span class="lineno"> 2020</span> </div>
<div class="line"><a id="l02027" name="l02027"></a><span class="lineno"> 2027</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_GI7(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02028" name="l02028"></a><span class="lineno"> 2028</span>{</div>
<div class="line"><a id="l02029" name="l02029"></a><span class="lineno"> 2029</span>  <a class="code hl_define" href="group__Exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code hl_variable" href="structDMA__TypeDef.html#ac6f9d540fd6a21c0fbc7bfbbee9a8504">IFCR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaad9f01dfeb289156448f5a5a0ad54099">DMA_IFCR_CGIF7</a>);</div>
<div class="line"><a id="l02030" name="l02030"></a><span class="lineno"> 2030</span>}</div>
<div class="line"><a id="l02031" name="l02031"></a><span class="lineno"> 2031</span> </div>
<div class="line"><a id="l02038" name="l02038"></a><span class="lineno"> 2038</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_TC1(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02039" name="l02039"></a><span class="lineno"> 2039</span>{</div>
<div class="line"><a id="l02040" name="l02040"></a><span class="lineno"> 2040</span>  <a class="code hl_define" href="group__Exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code hl_variable" href="structDMA__TypeDef.html#ac6f9d540fd6a21c0fbc7bfbbee9a8504">IFCR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga60085fa798cf77f80365839e7d88c8f1">DMA_IFCR_CTCIF1</a>);</div>
<div class="line"><a id="l02041" name="l02041"></a><span class="lineno"> 2041</span>}</div>
<div class="line"><a id="l02042" name="l02042"></a><span class="lineno"> 2042</span> </div>
<div class="line"><a id="l02049" name="l02049"></a><span class="lineno"> 2049</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_TC2(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02050" name="l02050"></a><span class="lineno"> 2050</span>{</div>
<div class="line"><a id="l02051" name="l02051"></a><span class="lineno"> 2051</span>  <a class="code hl_define" href="group__Exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code hl_variable" href="structDMA__TypeDef.html#ac6f9d540fd6a21c0fbc7bfbbee9a8504">IFCR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga8505b947a04834750e164dc320dfae09">DMA_IFCR_CTCIF2</a>);</div>
<div class="line"><a id="l02052" name="l02052"></a><span class="lineno"> 2052</span>}</div>
<div class="line"><a id="l02053" name="l02053"></a><span class="lineno"> 2053</span> </div>
<div class="line"><a id="l02060" name="l02060"></a><span class="lineno"> 2060</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_TC3(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02061" name="l02061"></a><span class="lineno"> 2061</span>{</div>
<div class="line"><a id="l02062" name="l02062"></a><span class="lineno"> 2062</span>  <a class="code hl_define" href="group__Exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code hl_variable" href="structDMA__TypeDef.html#ac6f9d540fd6a21c0fbc7bfbbee9a8504">IFCR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaccb4c0c5e0f2e01dec12ba366b83cb4d">DMA_IFCR_CTCIF3</a>);</div>
<div class="line"><a id="l02063" name="l02063"></a><span class="lineno"> 2063</span>}</div>
<div class="line"><a id="l02064" name="l02064"></a><span class="lineno"> 2064</span> </div>
<div class="line"><a id="l02071" name="l02071"></a><span class="lineno"> 2071</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_TC4(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02072" name="l02072"></a><span class="lineno"> 2072</span>{</div>
<div class="line"><a id="l02073" name="l02073"></a><span class="lineno"> 2073</span>  <a class="code hl_define" href="group__Exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code hl_variable" href="structDMA__TypeDef.html#ac6f9d540fd6a21c0fbc7bfbbee9a8504">IFCR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga34b431fd4e034f8333e44594712f75eb">DMA_IFCR_CTCIF4</a>);</div>
<div class="line"><a id="l02074" name="l02074"></a><span class="lineno"> 2074</span>}</div>
<div class="line"><a id="l02075" name="l02075"></a><span class="lineno"> 2075</span> </div>
<div class="line"><a id="l02082" name="l02082"></a><span class="lineno"> 2082</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_TC5(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02083" name="l02083"></a><span class="lineno"> 2083</span>{</div>
<div class="line"><a id="l02084" name="l02084"></a><span class="lineno"> 2084</span>  <a class="code hl_define" href="group__Exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code hl_variable" href="structDMA__TypeDef.html#ac6f9d540fd6a21c0fbc7bfbbee9a8504">IFCR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaae4c7d1d10beb535aec39de9a8bdc327">DMA_IFCR_CTCIF5</a>);</div>
<div class="line"><a id="l02085" name="l02085"></a><span class="lineno"> 2085</span>}</div>
<div class="line"><a id="l02086" name="l02086"></a><span class="lineno"> 2086</span> </div>
<div class="line"><a id="l02093" name="l02093"></a><span class="lineno"> 2093</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_TC6(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02094" name="l02094"></a><span class="lineno"> 2094</span>{</div>
<div class="line"><a id="l02095" name="l02095"></a><span class="lineno"> 2095</span>  <a class="code hl_define" href="group__Exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code hl_variable" href="structDMA__TypeDef.html#ac6f9d540fd6a21c0fbc7bfbbee9a8504">IFCR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gac3dca486df2f235aac8f3975f5f4ab75">DMA_IFCR_CTCIF6</a>);</div>
<div class="line"><a id="l02096" name="l02096"></a><span class="lineno"> 2096</span>}</div>
<div class="line"><a id="l02097" name="l02097"></a><span class="lineno"> 2097</span> </div>
<div class="line"><a id="l02104" name="l02104"></a><span class="lineno"> 2104</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_TC7(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02105" name="l02105"></a><span class="lineno"> 2105</span>{</div>
<div class="line"><a id="l02106" name="l02106"></a><span class="lineno"> 2106</span>  <a class="code hl_define" href="group__Exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code hl_variable" href="structDMA__TypeDef.html#ac6f9d540fd6a21c0fbc7bfbbee9a8504">IFCR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gac26181e8c2bd1fddc1e774cb7b621e5b">DMA_IFCR_CTCIF7</a>);</div>
<div class="line"><a id="l02107" name="l02107"></a><span class="lineno"> 2107</span>}</div>
<div class="line"><a id="l02108" name="l02108"></a><span class="lineno"> 2108</span> </div>
<div class="line"><a id="l02115" name="l02115"></a><span class="lineno"> 2115</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_HT1(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02116" name="l02116"></a><span class="lineno"> 2116</span>{</div>
<div class="line"><a id="l02117" name="l02117"></a><span class="lineno"> 2117</span>  <a class="code hl_define" href="group__Exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code hl_variable" href="structDMA__TypeDef.html#ac6f9d540fd6a21c0fbc7bfbbee9a8504">IFCR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga66e9aa2475130fbf63db304ceea019eb">DMA_IFCR_CHTIF1</a>);</div>
<div class="line"><a id="l02118" name="l02118"></a><span class="lineno"> 2118</span>}</div>
<div class="line"><a id="l02119" name="l02119"></a><span class="lineno"> 2119</span> </div>
<div class="line"><a id="l02126" name="l02126"></a><span class="lineno"> 2126</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_HT2(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02127" name="l02127"></a><span class="lineno"> 2127</span>{</div>
<div class="line"><a id="l02128" name="l02128"></a><span class="lineno"> 2128</span>  <a class="code hl_define" href="group__Exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code hl_variable" href="structDMA__TypeDef.html#ac6f9d540fd6a21c0fbc7bfbbee9a8504">IFCR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga3e769c78024a22b4d1f528ce03ccc760">DMA_IFCR_CHTIF2</a>);</div>
<div class="line"><a id="l02129" name="l02129"></a><span class="lineno"> 2129</span>}</div>
<div class="line"><a id="l02130" name="l02130"></a><span class="lineno"> 2130</span> </div>
<div class="line"><a id="l02137" name="l02137"></a><span class="lineno"> 2137</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_HT3(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02138" name="l02138"></a><span class="lineno"> 2138</span>{</div>
<div class="line"><a id="l02139" name="l02139"></a><span class="lineno"> 2139</span>  <a class="code hl_define" href="group__Exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code hl_variable" href="structDMA__TypeDef.html#ac6f9d540fd6a21c0fbc7bfbbee9a8504">IFCR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga2dea86ca2ec8aa945b840f2c1866e1f6">DMA_IFCR_CHTIF3</a>);</div>
<div class="line"><a id="l02140" name="l02140"></a><span class="lineno"> 2140</span>}</div>
<div class="line"><a id="l02141" name="l02141"></a><span class="lineno"> 2141</span> </div>
<div class="line"><a id="l02148" name="l02148"></a><span class="lineno"> 2148</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_HT4(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02149" name="l02149"></a><span class="lineno"> 2149</span>{</div>
<div class="line"><a id="l02150" name="l02150"></a><span class="lineno"> 2150</span>  <a class="code hl_define" href="group__Exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code hl_variable" href="structDMA__TypeDef.html#ac6f9d540fd6a21c0fbc7bfbbee9a8504">IFCR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga950664b81ec2d4d843f89ef102107d7b">DMA_IFCR_CHTIF4</a>);</div>
<div class="line"><a id="l02151" name="l02151"></a><span class="lineno"> 2151</span>}</div>
<div class="line"><a id="l02152" name="l02152"></a><span class="lineno"> 2152</span> </div>
<div class="line"><a id="l02159" name="l02159"></a><span class="lineno"> 2159</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_HT5(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02160" name="l02160"></a><span class="lineno"> 2160</span>{</div>
<div class="line"><a id="l02161" name="l02161"></a><span class="lineno"> 2161</span>  <a class="code hl_define" href="group__Exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code hl_variable" href="structDMA__TypeDef.html#ac6f9d540fd6a21c0fbc7bfbbee9a8504">IFCR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga3c23c727a4dbbc45a356c8418299275d">DMA_IFCR_CHTIF5</a>);</div>
<div class="line"><a id="l02162" name="l02162"></a><span class="lineno"> 2162</span>}</div>
<div class="line"><a id="l02163" name="l02163"></a><span class="lineno"> 2163</span> </div>
<div class="line"><a id="l02170" name="l02170"></a><span class="lineno"> 2170</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_HT6(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02171" name="l02171"></a><span class="lineno"> 2171</span>{</div>
<div class="line"><a id="l02172" name="l02172"></a><span class="lineno"> 2172</span>  <a class="code hl_define" href="group__Exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code hl_variable" href="structDMA__TypeDef.html#ac6f9d540fd6a21c0fbc7bfbbee9a8504">IFCR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gae67273db02ffd8f2bfe0a5c93e9282a4">DMA_IFCR_CHTIF6</a>);</div>
<div class="line"><a id="l02173" name="l02173"></a><span class="lineno"> 2173</span>}</div>
<div class="line"><a id="l02174" name="l02174"></a><span class="lineno"> 2174</span> </div>
<div class="line"><a id="l02181" name="l02181"></a><span class="lineno"> 2181</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_HT7(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02182" name="l02182"></a><span class="lineno"> 2182</span>{</div>
<div class="line"><a id="l02183" name="l02183"></a><span class="lineno"> 2183</span>  <a class="code hl_define" href="group__Exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code hl_variable" href="structDMA__TypeDef.html#ac6f9d540fd6a21c0fbc7bfbbee9a8504">IFCR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaa7378f7a26730bfd5c950b7c7efb9272">DMA_IFCR_CHTIF7</a>);</div>
<div class="line"><a id="l02184" name="l02184"></a><span class="lineno"> 2184</span>}</div>
<div class="line"><a id="l02185" name="l02185"></a><span class="lineno"> 2185</span> </div>
<div class="line"><a id="l02192" name="l02192"></a><span class="lineno"> 2192</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_TE1(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02193" name="l02193"></a><span class="lineno"> 2193</span>{</div>
<div class="line"><a id="l02194" name="l02194"></a><span class="lineno"> 2194</span>  <a class="code hl_define" href="group__Exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code hl_variable" href="structDMA__TypeDef.html#ac6f9d540fd6a21c0fbc7bfbbee9a8504">IFCR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga989699cace2fa87efa867b825c1deb29">DMA_IFCR_CTEIF1</a>);</div>
<div class="line"><a id="l02195" name="l02195"></a><span class="lineno"> 2195</span>}</div>
<div class="line"><a id="l02196" name="l02196"></a><span class="lineno"> 2196</span> </div>
<div class="line"><a id="l02203" name="l02203"></a><span class="lineno"> 2203</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_TE2(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02204" name="l02204"></a><span class="lineno"> 2204</span>{</div>
<div class="line"><a id="l02205" name="l02205"></a><span class="lineno"> 2205</span>  <a class="code hl_define" href="group__Exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code hl_variable" href="structDMA__TypeDef.html#ac6f9d540fd6a21c0fbc7bfbbee9a8504">IFCR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga4abb0afb7dbe362c150bf80c4c751a67">DMA_IFCR_CTEIF2</a>);</div>
<div class="line"><a id="l02206" name="l02206"></a><span class="lineno"> 2206</span>}</div>
<div class="line"><a id="l02207" name="l02207"></a><span class="lineno"> 2207</span> </div>
<div class="line"><a id="l02214" name="l02214"></a><span class="lineno"> 2214</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_TE3(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02215" name="l02215"></a><span class="lineno"> 2215</span>{</div>
<div class="line"><a id="l02216" name="l02216"></a><span class="lineno"> 2216</span>  <a class="code hl_define" href="group__Exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code hl_variable" href="structDMA__TypeDef.html#ac6f9d540fd6a21c0fbc7bfbbee9a8504">IFCR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga59bad79f1ae37b69b048834808e8d067">DMA_IFCR_CTEIF3</a>);</div>
<div class="line"><a id="l02217" name="l02217"></a><span class="lineno"> 2217</span>}</div>
<div class="line"><a id="l02218" name="l02218"></a><span class="lineno"> 2218</span> </div>
<div class="line"><a id="l02225" name="l02225"></a><span class="lineno"> 2225</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_TE4(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02226" name="l02226"></a><span class="lineno"> 2226</span>{</div>
<div class="line"><a id="l02227" name="l02227"></a><span class="lineno"> 2227</span>  <a class="code hl_define" href="group__Exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code hl_variable" href="structDMA__TypeDef.html#ac6f9d540fd6a21c0fbc7bfbbee9a8504">IFCR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga6fdda8f7f2507c1d3988c7310a35d46c">DMA_IFCR_CTEIF4</a>);</div>
<div class="line"><a id="l02228" name="l02228"></a><span class="lineno"> 2228</span>}</div>
<div class="line"><a id="l02229" name="l02229"></a><span class="lineno"> 2229</span> </div>
<div class="line"><a id="l02236" name="l02236"></a><span class="lineno"> 2236</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_TE5(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02237" name="l02237"></a><span class="lineno"> 2237</span>{</div>
<div class="line"><a id="l02238" name="l02238"></a><span class="lineno"> 2238</span>  <a class="code hl_define" href="group__Exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code hl_variable" href="structDMA__TypeDef.html#ac6f9d540fd6a21c0fbc7bfbbee9a8504">IFCR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga6ec6326d337a773b4ced9d8a680c05a9">DMA_IFCR_CTEIF5</a>);</div>
<div class="line"><a id="l02239" name="l02239"></a><span class="lineno"> 2239</span>}</div>
<div class="line"><a id="l02240" name="l02240"></a><span class="lineno"> 2240</span> </div>
<div class="line"><a id="l02247" name="l02247"></a><span class="lineno"> 2247</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_TE6(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02248" name="l02248"></a><span class="lineno"> 2248</span>{</div>
<div class="line"><a id="l02249" name="l02249"></a><span class="lineno"> 2249</span>  <a class="code hl_define" href="group__Exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code hl_variable" href="structDMA__TypeDef.html#ac6f9d540fd6a21c0fbc7bfbbee9a8504">IFCR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga1e523c5cbf5594ffe8540c317bce6933">DMA_IFCR_CTEIF6</a>);</div>
<div class="line"><a id="l02250" name="l02250"></a><span class="lineno"> 2250</span>}</div>
<div class="line"><a id="l02251" name="l02251"></a><span class="lineno"> 2251</span> </div>
<div class="line"><a id="l02258" name="l02258"></a><span class="lineno"> 2258</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_TE7(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02259" name="l02259"></a><span class="lineno"> 2259</span>{</div>
<div class="line"><a id="l02260" name="l02260"></a><span class="lineno"> 2260</span>  <a class="code hl_define" href="group__Exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code hl_variable" href="structDMA__TypeDef.html#ac6f9d540fd6a21c0fbc7bfbbee9a8504">IFCR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga4076bf1ed67fb39d4a0175e5943d5f2d">DMA_IFCR_CTEIF7</a>);</div>
<div class="line"><a id="l02261" name="l02261"></a><span class="lineno"> 2261</span>}</div>
<div class="line"><a id="l02262" name="l02262"></a><span class="lineno"> 2262</span> </div>
<div class="line"><a id="l02284" name="l02284"></a><span class="lineno"> 2284</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_EnableIT_TC(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l02285" name="l02285"></a><span class="lineno"> 2285</span>{</div>
<div class="line"><a id="l02286" name="l02286"></a><span class="lineno"> 2286</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l02287" name="l02287"></a><span class="lineno"> 2287</span>  <a class="code hl_define" href="group__Exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(((<a class="code hl_struct" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))-&gt;CCR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaaba9cd82cab0cca23de038e946f81c6a">DMA_CCR_TCIE</a>);</div>
<div class="line"><a id="l02288" name="l02288"></a><span class="lineno"> 2288</span>}</div>
<div class="line"><a id="l02289" name="l02289"></a><span class="lineno"> 2289</span> </div>
<div class="line"><a id="l02304" name="l02304"></a><span class="lineno"> 2304</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_EnableIT_HT(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l02305" name="l02305"></a><span class="lineno"> 2305</span>{</div>
<div class="line"><a id="l02306" name="l02306"></a><span class="lineno"> 2306</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l02307" name="l02307"></a><span class="lineno"> 2307</span>  <a class="code hl_define" href="group__Exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(((<a class="code hl_struct" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))-&gt;CCR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga0f0fae31377ab1d33e36cead97b1811b">DMA_CCR_HTIE</a>);</div>
<div class="line"><a id="l02308" name="l02308"></a><span class="lineno"> 2308</span>}</div>
<div class="line"><a id="l02309" name="l02309"></a><span class="lineno"> 2309</span> </div>
<div class="line"><a id="l02324" name="l02324"></a><span class="lineno"> 2324</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_EnableIT_TE(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l02325" name="l02325"></a><span class="lineno"> 2325</span>{</div>
<div class="line"><a id="l02326" name="l02326"></a><span class="lineno"> 2326</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l02327" name="l02327"></a><span class="lineno"> 2327</span>  <a class="code hl_define" href="group__Exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(((<a class="code hl_struct" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))-&gt;CCR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga3dd2204c9046500140e3c720fb5a415f">DMA_CCR_TEIE</a>);</div>
<div class="line"><a id="l02328" name="l02328"></a><span class="lineno"> 2328</span>}</div>
<div class="line"><a id="l02329" name="l02329"></a><span class="lineno"> 2329</span> </div>
<div class="line"><a id="l02344" name="l02344"></a><span class="lineno"> 2344</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_DisableIT_TC(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l02345" name="l02345"></a><span class="lineno"> 2345</span>{</div>
<div class="line"><a id="l02346" name="l02346"></a><span class="lineno"> 2346</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l02347" name="l02347"></a><span class="lineno"> 2347</span>  <a class="code hl_define" href="group__Exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(((<a class="code hl_struct" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))-&gt;CCR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaaba9cd82cab0cca23de038e946f81c6a">DMA_CCR_TCIE</a>);</div>
<div class="line"><a id="l02348" name="l02348"></a><span class="lineno"> 2348</span>}</div>
<div class="line"><a id="l02349" name="l02349"></a><span class="lineno"> 2349</span> </div>
<div class="line"><a id="l02364" name="l02364"></a><span class="lineno"> 2364</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_DisableIT_HT(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l02365" name="l02365"></a><span class="lineno"> 2365</span>{</div>
<div class="line"><a id="l02366" name="l02366"></a><span class="lineno"> 2366</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l02367" name="l02367"></a><span class="lineno"> 2367</span>  <a class="code hl_define" href="group__Exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(((<a class="code hl_struct" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))-&gt;CCR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga0f0fae31377ab1d33e36cead97b1811b">DMA_CCR_HTIE</a>);</div>
<div class="line"><a id="l02368" name="l02368"></a><span class="lineno"> 2368</span>}</div>
<div class="line"><a id="l02369" name="l02369"></a><span class="lineno"> 2369</span> </div>
<div class="line"><a id="l02384" name="l02384"></a><span class="lineno"> 2384</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_DisableIT_TE(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l02385" name="l02385"></a><span class="lineno"> 2385</span>{</div>
<div class="line"><a id="l02386" name="l02386"></a><span class="lineno"> 2386</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l02387" name="l02387"></a><span class="lineno"> 2387</span>  <a class="code hl_define" href="group__Exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(((<a class="code hl_struct" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))-&gt;CCR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga3dd2204c9046500140e3c720fb5a415f">DMA_CCR_TEIE</a>);</div>
<div class="line"><a id="l02388" name="l02388"></a><span class="lineno"> 2388</span>}</div>
<div class="line"><a id="l02389" name="l02389"></a><span class="lineno"> 2389</span> </div>
<div class="line"><a id="l02404" name="l02404"></a><span class="lineno"> 2404</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsEnabledIT_TC(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l02405" name="l02405"></a><span class="lineno"> 2405</span>{</div>
<div class="line"><a id="l02406" name="l02406"></a><span class="lineno"> 2406</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l02407" name="l02407"></a><span class="lineno"> 2407</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code hl_struct" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))-&gt;CCR,</div>
<div class="line"><a id="l02408" name="l02408"></a><span class="lineno"> 2408</span>                    <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaaba9cd82cab0cca23de038e946f81c6a">DMA_CCR_TCIE</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaaba9cd82cab0cca23de038e946f81c6a">DMA_CCR_TCIE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l02409" name="l02409"></a><span class="lineno"> 2409</span>}</div>
<div class="line"><a id="l02410" name="l02410"></a><span class="lineno"> 2410</span> </div>
<div class="line"><a id="l02425" name="l02425"></a><span class="lineno"> 2425</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsEnabledIT_HT(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l02426" name="l02426"></a><span class="lineno"> 2426</span>{</div>
<div class="line"><a id="l02427" name="l02427"></a><span class="lineno"> 2427</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l02428" name="l02428"></a><span class="lineno"> 2428</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code hl_struct" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))-&gt;CCR,</div>
<div class="line"><a id="l02429" name="l02429"></a><span class="lineno"> 2429</span>                    <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga0f0fae31377ab1d33e36cead97b1811b">DMA_CCR_HTIE</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga0f0fae31377ab1d33e36cead97b1811b">DMA_CCR_HTIE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l02430" name="l02430"></a><span class="lineno"> 2430</span>}</div>
<div class="line"><a id="l02431" name="l02431"></a><span class="lineno"> 2431</span> </div>
<div class="line"><a id="l02446" name="l02446"></a><span class="lineno"> 2446</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsEnabledIT_TE(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l02447" name="l02447"></a><span class="lineno"> 2447</span>{</div>
<div class="line"><a id="l02448" name="l02448"></a><span class="lineno"> 2448</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l02449" name="l02449"></a><span class="lineno"> 2449</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code hl_struct" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))-&gt;CCR,</div>
<div class="line"><a id="l02450" name="l02450"></a><span class="lineno"> 2450</span>                    <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga3dd2204c9046500140e3c720fb5a415f">DMA_CCR_TEIE</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga3dd2204c9046500140e3c720fb5a415f">DMA_CCR_TEIE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l02451" name="l02451"></a><span class="lineno"> 2451</span>}</div>
<div class="line"><a id="l02452" name="l02452"></a><span class="lineno"> 2452</span> </div>
<div class="line"><a id="l02457" name="l02457"></a><span class="lineno"> 2457</span><span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div>
<div class="line"><a id="l02461" name="l02461"></a><span class="lineno"> 2461</span><a class="code hl_enumeration" href="group__Exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> LL_DMA_Init(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel, LL_DMA_InitTypeDef *DMA_InitStruct);</div>
<div class="line"><a id="l02462" name="l02462"></a><span class="lineno"> 2462</span><a class="code hl_enumeration" href="group__Exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> LL_DMA_DeInit(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel);</div>
<div class="line"><a id="l02463" name="l02463"></a><span class="lineno"> 2463</span><span class="keywordtype">void</span> LL_DMA_StructInit(LL_DMA_InitTypeDef *DMA_InitStruct);</div>
<div class="line"><a id="l02464" name="l02464"></a><span class="lineno"> 2464</span> </div>
<div class="line"><a id="l02468" name="l02468"></a><span class="lineno"> 2468</span><span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02469" name="l02469"></a><span class="lineno"> 2469</span> </div>
<div class="line"><a id="l02478" name="l02478"></a><span class="lineno"> 2478</span><span class="preprocessor">#endif </span><span class="comment">/* DMA1 || DMA2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02479" name="l02479"></a><span class="lineno"> 2479</span> </div>
<div class="line"><a id="l02484" name="l02484"></a><span class="lineno"> 2484</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l02485" name="l02485"></a><span class="lineno"> 2485</span>}</div>
<div class="line"><a id="l02486" name="l02486"></a><span class="lineno"> 2486</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l02487" name="l02487"></a><span class="lineno"> 2487</span> </div>
<div class="line"><a id="l02488" name="l02488"></a><span class="lineno"> 2488</span><span class="preprocessor">#endif </span><span class="comment">/* STM32WLxx_LL_DMA_H */</span><span class="preprocessor"></span></div>
<div class="ttc" id="acmsis__armcc_8h_html_aba87361bfad2ae52cfe2f40c1a1dbf9c"><div class="ttname"><a href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a></div><div class="ttdeci">#define __STATIC_INLINE</div><div class="ttdef"><b>Definition</b> <a href="cmsis__armcc_8h_source.html#l00063">cmsis_armcc.h:63</a></div></div>
<div class="ttc" id="agroup__Exported__macros_html_ga133aae6fc0d41bffab39ab223a7001de"><div class="ttname"><a href="group__Exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a></div><div class="ttdeci">#define CLEAR_BIT(REG, BIT)</div><div class="ttdef"><b>Definition</b> <a href="stm32wlxx_8h_source.html#l00146">stm32wlxx.h:146</a></div></div>
<div class="ttc" id="agroup__Exported__macros_html_ga26474f43799fbade9cf300e21dd3a91a"><div class="ttname"><a href="group__Exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a></div><div class="ttdeci">#define SET_BIT(REG, BIT)</div><div class="ttdef"><b>Definition</b> <a href="stm32wlxx_8h_source.html#l00144">stm32wlxx.h:144</a></div></div>
<div class="ttc" id="agroup__Exported__macros_html_ga32f78bffcaf6d13023dcd7f05e0c4d57"><div class="ttname"><a href="group__Exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a></div><div class="ttdeci">#define WRITE_REG(REG, VAL)</div><div class="ttdef"><b>Definition</b> <a href="stm32wlxx_8h_source.html#l00152">stm32wlxx.h:152</a></div></div>
<div class="ttc" id="agroup__Exported__macros_html_ga6553c99f510c3bab8cc0a91602053247"><div class="ttname"><a href="group__Exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a></div><div class="ttdeci">#define MODIFY_REG(REG, CLEARMASK, SETMASK)</div><div class="ttdef"><b>Definition</b> <a href="stm32wlxx_8h_source.html#l00156">stm32wlxx.h:156</a></div></div>
<div class="ttc" id="agroup__Exported__macros_html_ga822bb1bb9710d5f2fa6396b84e583c33"><div class="ttname"><a href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a></div><div class="ttdeci">#define READ_BIT(REG, BIT)</div><div class="ttdef"><b>Definition</b> <a href="stm32wlxx_8h_source.html#l00148">stm32wlxx.h:148</a></div></div>
<div class="ttc" id="agroup__Exported__macros_html_gae7f188a4d26c9e713a48414783421071"><div class="ttname"><a href="group__Exported__macros.html#gae7f188a4d26c9e713a48414783421071">READ_REG</a></div><div class="ttdeci">#define READ_REG(REG)</div><div class="ttdef"><b>Definition</b> <a href="stm32wlxx_8h_source.html#l00154">stm32wlxx.h:154</a></div></div>
<div class="ttc" id="agroup__Exported__types_html_ga8333b96c67f83cba354b3407fcbb6ee8"><div class="ttname"><a href="group__Exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a></div><div class="ttdeci">ErrorStatus</div><div class="ttdef"><b>Definition</b> <a href="stm32wlxx_8h_source.html#l00130">stm32wlxx.h:131</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga028cb96357bd24868a74ee1134a35b7e"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga028cb96357bd24868a74ee1134a35b7e">DMA_CCR_PINC</a></div><div class="ttdeci">#define DMA_CCR_PINC</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l03047">stm32wl55xx.h:3047</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga0d98e88c334091e20e931372646a6b0d"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga0d98e88c334091e20e931372646a6b0d">DMA_IFCR_CGIF3</a></div><div class="ttdeci">#define DMA_IFCR_CGIF3</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l02967">stm32wl55xx.h:2967</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga0f0fae31377ab1d33e36cead97b1811b"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga0f0fae31377ab1d33e36cead97b1811b">DMA_CCR_HTIE</a></div><div class="ttdeci">#define DMA_CCR_HTIE</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l03035">stm32wl55xx.h:3035</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga12fcc1471918f3e7b293b2d825177253"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga12fcc1471918f3e7b293b2d825177253">DMA_ISR_TEIF4</a></div><div class="ttdeci">#define DMA_ISR_TEIF4</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l02902">stm32wl55xx.h:2902</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga1a1522414af27c7fff2cc27edac1d680"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga1a1522414af27c7fff2cc27edac1d680">DMA_ISR_TCIF1</a></div><div class="ttdeci">#define DMA_ISR_TCIF1</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l02860">stm32wl55xx.h:2860</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga1a8d824b9bff520523fccfbe57b07516"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga1a8d824b9bff520523fccfbe57b07516">DMA_CCR_PSIZE</a></div><div class="ttdeci">#define DMA_CCR_PSIZE</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l03054">stm32wl55xx.h:3054</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga1e523c5cbf5594ffe8540c317bce6933"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga1e523c5cbf5594ffe8540c317bce6933">DMA_IFCR_CTEIF6</a></div><div class="ttdeci">#define DMA_IFCR_CTEIF6</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l03012">stm32wl55xx.h:3012</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga26bfd55e965445ae253a5c5fa8f1769a"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga26bfd55e965445ae253a5c5fa8f1769a">DMA_ISR_TEIF1</a></div><div class="ttdeci">#define DMA_ISR_TEIF1</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l02866">stm32wl55xx.h:2866</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga28664595df654d9d8052fb6f9cc48495"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga28664595df654d9d8052fb6f9cc48495">DMA_ISR_TCIF3</a></div><div class="ttdeci">#define DMA_ISR_TCIF3</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l02884">stm32wl55xx.h:2884</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga2d76395cf6c6ef50e05c96d7ae723058"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga2d76395cf6c6ef50e05c96d7ae723058">DMA_ISR_TCIF6</a></div><div class="ttdeci">#define DMA_ISR_TCIF6</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l02920">stm32wl55xx.h:2920</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga2dea86ca2ec8aa945b840f2c1866e1f6"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga2dea86ca2ec8aa945b840f2c1866e1f6">DMA_IFCR_CHTIF3</a></div><div class="ttdeci">#define DMA_IFCR_CHTIF3</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l02973">stm32wl55xx.h:2973</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga3475228c998897d0f408a4c5da066186"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga3475228c998897d0f408a4c5da066186">DMA_ISR_GIF1</a></div><div class="ttdeci">#define DMA_ISR_GIF1</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l02857">stm32wl55xx.h:2857</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga34b431fd4e034f8333e44594712f75eb"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga34b431fd4e034f8333e44594712f75eb">DMA_IFCR_CTCIF4</a></div><div class="ttdeci">#define DMA_IFCR_CTCIF4</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l02982">stm32wl55xx.h:2982</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga3c23c727a4dbbc45a356c8418299275d"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga3c23c727a4dbbc45a356c8418299275d">DMA_IFCR_CHTIF5</a></div><div class="ttdeci">#define DMA_IFCR_CHTIF5</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l02997">stm32wl55xx.h:2997</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga3d1f2b8c82b1e20b4311af8ca9576736"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga3d1f2b8c82b1e20b4311af8ca9576736">DMA_ISR_HTIF5</a></div><div class="ttdeci">#define DMA_ISR_HTIF5</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l02911">stm32wl55xx.h:2911</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga3dd2204c9046500140e3c720fb5a415f"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga3dd2204c9046500140e3c720fb5a415f">DMA_CCR_TEIE</a></div><div class="ttdeci">#define DMA_CCR_TEIE</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l03038">stm32wl55xx.h:3038</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga3e769c78024a22b4d1f528ce03ccc760"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga3e769c78024a22b4d1f528ce03ccc760">DMA_IFCR_CHTIF2</a></div><div class="ttdeci">#define DMA_IFCR_CHTIF2</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l02961">stm32wl55xx.h:2961</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga4076bf1ed67fb39d4a0175e5943d5f2d"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga4076bf1ed67fb39d4a0175e5943d5f2d">DMA_IFCR_CTEIF7</a></div><div class="ttdeci">#define DMA_IFCR_CTEIF7</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l03024">stm32wl55xx.h:3024</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga41b6d9787aeff76a51581d9488b4604f"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga41b6d9787aeff76a51581d9488b4604f">DMA_ISR_HTIF6</a></div><div class="ttdeci">#define DMA_ISR_HTIF6</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l02923">stm32wl55xx.h:2923</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga429e04913f0ea2ec973e5e82c0264766"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga429e04913f0ea2ec973e5e82c0264766">DMAMUX_CxCR_DMAREQ_ID</a></div><div class="ttdeci">#define DMAMUX_CxCR_DMAREQ_ID</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l03110">stm32wl55xx.h:3110</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga42f9b12c4c80cbb7cd0f94f139c73de3"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga42f9b12c4c80cbb7cd0f94f139c73de3">DMA_ISR_TEIF5</a></div><div class="ttdeci">#define DMA_ISR_TEIF5</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l02914">stm32wl55xx.h:2914</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga445471396e741418bcd6f63404f4052c"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga445471396e741418bcd6f63404f4052c">DMA_CCR_CIRC</a></div><div class="ttdeci">#define DMA_CCR_CIRC</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l03044">stm32wl55xx.h:3044</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga44fa823dbb15b829621961efc60d6a95"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga44fa823dbb15b829621961efc60d6a95">DMA_ISR_GIF2</a></div><div class="ttdeci">#define DMA_ISR_GIF2</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l02869">stm32wl55xx.h:2869</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga4528af54928542c09502c01827418732"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga4528af54928542c09502c01827418732">DMA_ISR_TCIF7</a></div><div class="ttdeci">#define DMA_ISR_TCIF7</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l02932">stm32wl55xx.h:2932</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga492495253fe3f05ea83dd3c3dbb5dddf"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga492495253fe3f05ea83dd3c3dbb5dddf">DMA_CCR_MSIZE</a></div><div class="ttdeci">#define DMA_CCR_MSIZE</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l03060">stm32wl55xx.h:3060</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga4abb0afb7dbe362c150bf80c4c751a67"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga4abb0afb7dbe362c150bf80c4c751a67">DMA_IFCR_CTEIF2</a></div><div class="ttdeci">#define DMA_IFCR_CTEIF2</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l02964">stm32wl55xx.h:2964</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga53bb9a00737c52faffaaa91ff08b34a1"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga53bb9a00737c52faffaaa91ff08b34a1">DMA_ISR_HTIF3</a></div><div class="ttdeci">#define DMA_ISR_HTIF3</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l02887">stm32wl55xx.h:2887</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga59bad79f1ae37b69b048834808e8d067"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga59bad79f1ae37b69b048834808e8d067">DMA_IFCR_CTEIF3</a></div><div class="ttdeci">#define DMA_IFCR_CTEIF3</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l02976">stm32wl55xx.h:2976</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga5bcd07efcadd5fef598edec1cca70e38"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga5bcd07efcadd5fef598edec1cca70e38">DMA_ISR_TEIF2</a></div><div class="ttdeci">#define DMA_ISR_TEIF2</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l02878">stm32wl55xx.h:2878</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga5c87a41026384e25fe2312d03af76215"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga5c87a41026384e25fe2312d03af76215">DMA_CCR_MEM2MEM</a></div><div class="ttdeci">#define DMA_CCR_MEM2MEM</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l03072">stm32wl55xx.h:3072</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga5ea57d09f13edbd6ad8afe9465e0fa70"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga5ea57d09f13edbd6ad8afe9465e0fa70">DMA_ISR_TCIF5</a></div><div class="ttdeci">#define DMA_ISR_TCIF5</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l02908">stm32wl55xx.h:2908</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga5f83359698adf05854b55705f78d8a5c"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga5f83359698adf05854b55705f78d8a5c">DMA_ISR_HTIF1</a></div><div class="ttdeci">#define DMA_ISR_HTIF1</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l02863">stm32wl55xx.h:2863</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga60085fa798cf77f80365839e7d88c8f1"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga60085fa798cf77f80365839e7d88c8f1">DMA_IFCR_CTCIF1</a></div><div class="ttdeci">#define DMA_IFCR_CTCIF1</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l02946">stm32wl55xx.h:2946</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga631741eb4843eda3578808a3d8b527b2"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga631741eb4843eda3578808a3d8b527b2">DMA_ISR_TCIF2</a></div><div class="ttdeci">#define DMA_ISR_TCIF2</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l02872">stm32wl55xx.h:2872</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga66e9aa2475130fbf63db304ceea019eb"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga66e9aa2475130fbf63db304ceea019eb">DMA_IFCR_CHTIF1</a></div><div class="ttdeci">#define DMA_IFCR_CHTIF1</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l02949">stm32wl55xx.h:2949</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga684cf326c770f1ab21c604a5f62907ad"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga684cf326c770f1ab21c604a5f62907ad">DMA_ISR_HTIF4</a></div><div class="ttdeci">#define DMA_ISR_HTIF4</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l02899">stm32wl55xx.h:2899</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga6ec6326d337a773b4ced9d8a680c05a9"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga6ec6326d337a773b4ced9d8a680c05a9">DMA_IFCR_CTEIF5</a></div><div class="ttdeci">#define DMA_IFCR_CTEIF5</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l03000">stm32wl55xx.h:3000</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga6fdda8f7f2507c1d3988c7310a35d46c"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga6fdda8f7f2507c1d3988c7310a35d46c">DMA_IFCR_CTEIF4</a></div><div class="ttdeci">#define DMA_IFCR_CTEIF4</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l02988">stm32wl55xx.h:2988</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga73d22139e4567c89e2afcb4aef71104c"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga73d22139e4567c89e2afcb4aef71104c">DMA_IFCR_CGIF4</a></div><div class="ttdeci">#define DMA_IFCR_CGIF4</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l02979">stm32wl55xx.h:2979</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga75ad797334d9fb70750ace14b16e0122"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga75ad797334d9fb70750ace14b16e0122">DMA_IFCR_CGIF1</a></div><div class="ttdeci">#define DMA_IFCR_CGIF1</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l02943">stm32wl55xx.h:2943</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga769016c2b0bf22ff3ad6967b3dc0e2bb"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga769016c2b0bf22ff3ad6967b3dc0e2bb">DMA_ISR_HTIF7</a></div><div class="ttdeci">#define DMA_ISR_HTIF7</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l02935">stm32wl55xx.h:2935</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga79ff558426966e8f3581f5ff53735f4f"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga79ff558426966e8f3581f5ff53735f4f">DMA_CCR_SSEC</a></div><div class="ttdeci">#define DMA_CCR_SSEC</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l03079">stm32wl55xx.h:3079</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga7fc61098c5cf9a7d53ddcb155e34c984"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga7fc61098c5cf9a7d53ddcb155e34c984">DMA_IFCR_CGIF6</a></div><div class="ttdeci">#define DMA_IFCR_CGIF6</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l03003">stm32wl55xx.h:3003</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga83d4d9cba635d1e33e3477b773379cfd"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga83d4d9cba635d1e33e3477b773379cfd">DMA_ISR_GIF5</a></div><div class="ttdeci">#define DMA_ISR_GIF5</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l02905">stm32wl55xx.h:2905</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga8505b947a04834750e164dc320dfae09"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga8505b947a04834750e164dc320dfae09">DMA_IFCR_CTCIF2</a></div><div class="ttdeci">#define DMA_IFCR_CTCIF2</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l02958">stm32wl55xx.h:2958</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga86f178e879b2d8ceeea351e4750272dd"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga86f178e879b2d8ceeea351e4750272dd">DMA_ISR_GIF7</a></div><div class="ttdeci">#define DMA_ISR_GIF7</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l02929">stm32wl55xx.h:2929</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga8ee1947aef188f437f37d3ff444f8646"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga8ee1947aef188f437f37d3ff444f8646">DMA_ISR_HTIF2</a></div><div class="ttdeci">#define DMA_ISR_HTIF2</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l02875">stm32wl55xx.h:2875</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga8f1ece172cf3c3e696b86d401d7345a2"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga8f1ece172cf3c3e696b86d401d7345a2">DMA_CCR_DIR</a></div><div class="ttdeci">#define DMA_CCR_DIR</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l03041">stm32wl55xx.h:3041</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga943245d2a8300854d53fd07bb957a6fc"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga943245d2a8300854d53fd07bb957a6fc">DMA_IFCR_CGIF5</a></div><div class="ttdeci">#define DMA_IFCR_CGIF5</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l02991">stm32wl55xx.h:2991</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga950664b81ec2d4d843f89ef102107d7b"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga950664b81ec2d4d843f89ef102107d7b">DMA_IFCR_CHTIF4</a></div><div class="ttdeci">#define DMA_IFCR_CHTIF4</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l02985">stm32wl55xx.h:2985</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga97726688157629243aa59bb60e33c284"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga97726688157629243aa59bb60e33c284">DMA_CCR_PL</a></div><div class="ttdeci">#define DMA_CCR_PL</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l03066">stm32wl55xx.h:3066</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga989699cace2fa87efa867b825c1deb29"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga989699cace2fa87efa867b825c1deb29">DMA_IFCR_CTEIF1</a></div><div class="ttdeci">#define DMA_IFCR_CTEIF1</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l02952">stm32wl55xx.h:2952</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaa189138f534283d876f654ec9474987e"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaa189138f534283d876f654ec9474987e">DMA_CCR_MINC</a></div><div class="ttdeci">#define DMA_CCR_MINC</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l03050">stm32wl55xx.h:3050</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaa624379143a2535d7a60d87d59834d10"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaa624379143a2535d7a60d87d59834d10">DMA_ISR_TEIF3</a></div><div class="ttdeci">#define DMA_ISR_TEIF3</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l02890">stm32wl55xx.h:2890</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaa73595c8299a35188251213dddb261b5"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaa73595c8299a35188251213dddb261b5">DMA_CCR_SECM</a></div><div class="ttdeci">#define DMA_CCR_SECM</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l03076">stm32wl55xx.h:3076</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaa7378f7a26730bfd5c950b7c7efb9272"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaa7378f7a26730bfd5c950b7c7efb9272">DMA_IFCR_CHTIF7</a></div><div class="ttdeci">#define DMA_IFCR_CHTIF7</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l03021">stm32wl55xx.h:3021</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaaba9cd82cab0cca23de038e946f81c6a"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaaba9cd82cab0cca23de038e946f81c6a">DMA_CCR_TCIE</a></div><div class="ttdeci">#define DMA_CCR_TCIE</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l03032">stm32wl55xx.h:3032</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaac522679169831df558bf1c30a1fa27d"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaac522679169831df558bf1c30a1fa27d">DMA_CCR_PRIV</a></div><div class="ttdeci">#define DMA_CCR_PRIV</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l03085">stm32wl55xx.h:3085</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaad9f01dfeb289156448f5a5a0ad54099"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaad9f01dfeb289156448f5a5a0ad54099">DMA_IFCR_CGIF7</a></div><div class="ttdeci">#define DMA_IFCR_CGIF7</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l03015">stm32wl55xx.h:3015</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaae4c7d1d10beb535aec39de9a8bdc327"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaae4c7d1d10beb535aec39de9a8bdc327">DMA_IFCR_CTCIF5</a></div><div class="ttdeci">#define DMA_IFCR_CTCIF5</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l02994">stm32wl55xx.h:2994</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gab907e446bbf1e1400dc5fdbd929d0e5f"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gab907e446bbf1e1400dc5fdbd929d0e5f">DMA_IFCR_CGIF2</a></div><div class="ttdeci">#define DMA_IFCR_CGIF2</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l02955">stm32wl55xx.h:2955</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gababa3817d21a78079be76bc26b2c10f2"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gababa3817d21a78079be76bc26b2c10f2">DMA_CCR_EN</a></div><div class="ttdeci">#define DMA_CCR_EN</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l03029">stm32wl55xx.h:3029</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gac26181e8c2bd1fddc1e774cb7b621e5b"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gac26181e8c2bd1fddc1e774cb7b621e5b">DMA_IFCR_CTCIF7</a></div><div class="ttdeci">#define DMA_IFCR_CTCIF7</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l03018">stm32wl55xx.h:3018</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gac3dca486df2f235aac8f3975f5f4ab75"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gac3dca486df2f235aac8f3975f5f4ab75">DMA_IFCR_CTCIF6</a></div><div class="ttdeci">#define DMA_IFCR_CTCIF6</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l03006">stm32wl55xx.h:3006</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gac55f4836aa8e6cfc9bdcadfabf65b5d8"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gac55f4836aa8e6cfc9bdcadfabf65b5d8">DMA_ISR_GIF6</a></div><div class="ttdeci">#define DMA_ISR_GIF6</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l02917">stm32wl55xx.h:2917</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gacb0bd8fb0e580688c5cf617b618bbc17"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gacb0bd8fb0e580688c5cf617b618bbc17">DMA_ISR_GIF3</a></div><div class="ttdeci">#define DMA_ISR_GIF3</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l02881">stm32wl55xx.h:2881</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaccb4c0c5e0f2e01dec12ba366b83cb4d"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaccb4c0c5e0f2e01dec12ba366b83cb4d">DMA_IFCR_CTCIF3</a></div><div class="ttdeci">#define DMA_IFCR_CTCIF3</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l02970">stm32wl55xx.h:2970</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gad42c0abbace3b816e7669e27b3676d2a"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gad42c0abbace3b816e7669e27b3676d2a">DMA_CNDTR_NDT</a></div><div class="ttdeci">#define DMA_CNDTR_NDT</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l03090">stm32wl55xx.h:3090</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gad7d4e46949a35cf037a303bd65a0c87a"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gad7d4e46949a35cf037a303bd65a0c87a">DMA_ISR_TCIF4</a></div><div class="ttdeci">#define DMA_ISR_TCIF4</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l02896">stm32wl55xx.h:2896</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gae47d914969922381708ae06c1c71123a"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gae47d914969922381708ae06c1c71123a">DMA_ISR_TEIF6</a></div><div class="ttdeci">#define DMA_ISR_TEIF6</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l02926">stm32wl55xx.h:2926</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gae67273db02ffd8f2bfe0a5c93e9282a4"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gae67273db02ffd8f2bfe0a5c93e9282a4">DMA_IFCR_CHTIF6</a></div><div class="ttdeci">#define DMA_IFCR_CHTIF6</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l03009">stm32wl55xx.h:3009</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaede73edbc55c257ee62052c5ce0bb580"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaede73edbc55c257ee62052c5ce0bb580">DMA_CCR_DSEC</a></div><div class="ttdeci">#define DMA_CCR_DSEC</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l03082">stm32wl55xx.h:3082</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaf4f69823d44810c353af1f0a89eaf180"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaf4f69823d44810c353af1f0a89eaf180">DMA_ISR_GIF4</a></div><div class="ttdeci">#define DMA_ISR_GIF4</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l02893">stm32wl55xx.h:2893</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaf8333b3c78b7d0a07bd4b1e91e902b31"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaf8333b3c78b7d0a07bd4b1e91e902b31">DMA_ISR_TEIF7</a></div><div class="ttdeci">#define DMA_ISR_TEIF7</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l02938">stm32wl55xx.h:2938</a></div></div>
<div class="ttc" id="agroup__Peripheral__declaration_html_ga7672f776007b4a365bd34f2432142ab4"><div class="ttname"><a href="group__Peripheral__declaration.html#ga7672f776007b4a365bd34f2432142ab4">DMAMUX1_Channel0</a></div><div class="ttdeci">#define DMAMUX1_Channel0</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l01121">stm32wl55xx.h:1121</a></div></div>
<div class="ttc" id="agroup__Peripheral__declaration_html_gacc16d2a5937f7585320a98f7f6b578f9"><div class="ttname"><a href="group__Peripheral__declaration.html#gacc16d2a5937f7585320a98f7f6b578f9">DMA1</a></div><div class="ttdeci">#define DMA1</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l01102">stm32wl55xx.h:1102</a></div></div>
<div class="ttc" id="agroup__Peripheral__memory__map_html_ga1adc93cd0baf0897202c71110e045692"><div class="ttname"><a href="group__Peripheral__memory__map.html#ga1adc93cd0baf0897202c71110e045692">DMA1_Channel4_BASE</a></div><div class="ttdeci">#define DMA1_Channel4_BASE</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l00997">stm32wl55xx.h:997</a></div></div>
<div class="ttc" id="agroup__Peripheral__memory__map_html_ga38a70090eef3687e83fa6ac0c6d22267"><div class="ttname"><a href="group__Peripheral__memory__map.html#ga38a70090eef3687e83fa6ac0c6d22267">DMA1_Channel2_BASE</a></div><div class="ttdeci">#define DMA1_Channel2_BASE</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l00995">stm32wl55xx.h:995</a></div></div>
<div class="ttc" id="agroup__Peripheral__memory__map_html_ga70b3d9f36ca9ce95b4e421c11154fe5d"><div class="ttname"><a href="group__Peripheral__memory__map.html#ga70b3d9f36ca9ce95b4e421c11154fe5d">DMA1_Channel3_BASE</a></div><div class="ttdeci">#define DMA1_Channel3_BASE</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l00996">stm32wl55xx.h:996</a></div></div>
<div class="ttc" id="agroup__Peripheral__memory__map_html_ga888dbc1608243badeb3554ffedc7364c"><div class="ttname"><a href="group__Peripheral__memory__map.html#ga888dbc1608243badeb3554ffedc7364c">DMA1_Channel1_BASE</a></div><div class="ttdeci">#define DMA1_Channel1_BASE</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l00994">stm32wl55xx.h:994</a></div></div>
<div class="ttc" id="agroup__Peripheral__memory__map_html_ga896c2c7585dd8bc3969cf8561f689d2d"><div class="ttname"><a href="group__Peripheral__memory__map.html#ga896c2c7585dd8bc3969cf8561f689d2d">DMA1_Channel6_BASE</a></div><div class="ttdeci">#define DMA1_Channel6_BASE</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l00999">stm32wl55xx.h:999</a></div></div>
<div class="ttc" id="agroup__Peripheral__memory__map_html_gab2d8a917a0e4ea99a22ac6ebf279bc72"><div class="ttname"><a href="group__Peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a></div><div class="ttdeci">#define DMA1_BASE</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l00989">stm32wl55xx.h:989</a></div></div>
<div class="ttc" id="agroup__Peripheral__memory__map_html_gac041a71cd6c1973964f847a68aa14478"><div class="ttname"><a href="group__Peripheral__memory__map.html#gac041a71cd6c1973964f847a68aa14478">DMA1_Channel5_BASE</a></div><div class="ttdeci">#define DMA1_Channel5_BASE</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l00998">stm32wl55xx.h:998</a></div></div>
<div class="ttc" id="agroup__Peripheral__memory__map_html_gaeee0d1f77d0db1db533016a09351166c"><div class="ttname"><a href="group__Peripheral__memory__map.html#gaeee0d1f77d0db1db533016a09351166c">DMA1_Channel7_BASE</a></div><div class="ttdeci">#define DMA1_Channel7_BASE</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l01000">stm32wl55xx.h:1000</a></div></div>
<div class="ttc" id="astm32wlxx_8h_html"><div class="ttname"><a href="stm32wlxx_8h.html">stm32wlxx.h</a></div><div class="ttdoc">CMSIS STM32WLxx Device Peripheral Access Layer Header File.</div></div>
<div class="ttc" id="astm32wlxx__ll__dmamux_8h_html"><div class="ttname"><a href="stm32wlxx__ll__dmamux_8h.html">stm32wlxx_ll_dmamux.h</a></div><div class="ttdoc">Header file of DMAMUX LL module.</div></div>
<div class="ttc" id="astructDMA__Channel__TypeDef_html"><div class="ttname"><a href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a></div><div class="ttdoc">DMA Controller.</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l00366">stm32wl55xx.h:367</a></div></div>
<div class="ttc" id="astructDMA__TypeDef_html"><div class="ttname"><a href="structDMA__TypeDef.html">DMA_TypeDef</a></div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l00374">stm32wl55xx.h:375</a></div></div>
<div class="ttc" id="astructDMA__TypeDef_html_ab3c49a96815fcbee63d95e1e74f20e75"><div class="ttname"><a href="structDMA__TypeDef.html#ab3c49a96815fcbee63d95e1e74f20e75">DMA_TypeDef::ISR</a></div><div class="ttdeci">__IO uint32_t ISR</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l00376">stm32wl55xx.h:376</a></div></div>
<div class="ttc" id="astructDMA__TypeDef_html_ac6f9d540fd6a21c0fbc7bfbbee9a8504"><div class="ttname"><a href="structDMA__TypeDef.html#ac6f9d540fd6a21c0fbc7bfbbee9a8504">DMA_TypeDef::IFCR</a></div><div class="ttdeci">__IO uint32_t IFCR</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l00377">stm32wl55xx.h:377</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_60925fc218da8ca7908795bf5f624060.html">Drivers</a></li><li class="navelem"><a class="el" href="dir_28a6ecdd6f5d4685f8b62df88a393c2c.html">STM32WLxx_HAL_Driver</a></li><li class="navelem"><a class="el" href="dir_8edc0e14bdd6ecfbdb0e77d6b4c08eb4.html">Inc</a></li><li class="navelem"><a class="el" href="stm32wlxx__ll__dma_8h.html">stm32wlxx_ll_dma.h</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0 </li>
  </ul>
</div>
</body>
</html>
