\hypertarget{group___u_s_a_r_t___clock}{}\section{U\+S\+A\+RT Clock}
\label{group___u_s_a_r_t___clock}\index{U\+S\+A\+R\+T Clock@{U\+S\+A\+R\+T Clock}}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group___u_s_a_r_t___clock_ga7c889a9b9716214fc680eb75ca18c009}{U\+S\+A\+R\+T\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+I\+S\+A\+B\+LE}~(0x00000000\+U)
\item 
\#define \hyperlink{group___u_s_a_r_t___clock_gac055ca6ca9647277e3f89a5df9529730}{U\+S\+A\+R\+T\+\_\+\+C\+L\+O\+C\+K\+\_\+\+E\+N\+A\+B\+LE}~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_ga42a396cde02ffa0c4d3fd9817b6af853}{U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+C\+L\+K\+EN})
\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___u_s_a_r_t___clock_ga7c889a9b9716214fc680eb75ca18c009}\label{group___u_s_a_r_t___clock_ga7c889a9b9716214fc680eb75ca18c009}} 
\index{U\+S\+A\+R\+T Clock@{U\+S\+A\+R\+T Clock}!U\+S\+A\+R\+T\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+I\+S\+A\+B\+LE@{U\+S\+A\+R\+T\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+I\+S\+A\+B\+LE}}
\index{U\+S\+A\+R\+T\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+I\+S\+A\+B\+LE@{U\+S\+A\+R\+T\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+I\+S\+A\+B\+LE}!U\+S\+A\+R\+T Clock@{U\+S\+A\+R\+T Clock}}
\subsubsection{\texorpdfstring{U\+S\+A\+R\+T\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+I\+S\+A\+B\+LE}{USART\_CLOCK\_DISABLE}}
{\footnotesize\ttfamily \#define U\+S\+A\+R\+T\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+I\+S\+A\+B\+LE~(0x00000000\+U)}

U\+S\+A\+RT clock disable \mbox{\Hypertarget{group___u_s_a_r_t___clock_gac055ca6ca9647277e3f89a5df9529730}\label{group___u_s_a_r_t___clock_gac055ca6ca9647277e3f89a5df9529730}} 
\index{U\+S\+A\+R\+T Clock@{U\+S\+A\+R\+T Clock}!U\+S\+A\+R\+T\+\_\+\+C\+L\+O\+C\+K\+\_\+\+E\+N\+A\+B\+LE@{U\+S\+A\+R\+T\+\_\+\+C\+L\+O\+C\+K\+\_\+\+E\+N\+A\+B\+LE}}
\index{U\+S\+A\+R\+T\+\_\+\+C\+L\+O\+C\+K\+\_\+\+E\+N\+A\+B\+LE@{U\+S\+A\+R\+T\+\_\+\+C\+L\+O\+C\+K\+\_\+\+E\+N\+A\+B\+LE}!U\+S\+A\+R\+T Clock@{U\+S\+A\+R\+T Clock}}
\subsubsection{\texorpdfstring{U\+S\+A\+R\+T\+\_\+\+C\+L\+O\+C\+K\+\_\+\+E\+N\+A\+B\+LE}{USART\_CLOCK\_ENABLE}}
{\footnotesize\ttfamily \#define U\+S\+A\+R\+T\+\_\+\+C\+L\+O\+C\+K\+\_\+\+E\+N\+A\+B\+LE~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_ga42a396cde02ffa0c4d3fd9817b6af853}{U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+C\+L\+K\+EN})}

U\+S\+A\+RT clock enable 