# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do DE1_SoC_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Aaron\ Hong/Downloads/ee469\ lab1 {C:/Users/Aaron Hong/Downloads/ee469 lab1/fulladder32.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:50:37 on Apr 08,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Aaron Hong/Downloads/ee469 lab1" C:/Users/Aaron Hong/Downloads/ee469 lab1/fulladder32.sv 
# -- Compiling module fulladder32
# -- Compiling module fulladder4_testbench
# 
# Top level modules:
# 	fulladder4_testbench
# End time: 19:50:37 on Apr 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Aaron\ Hong/Downloads/ee469\ lab1 {C:/Users/Aaron Hong/Downloads/ee469 lab1/fulladder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:50:37 on Apr 08,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Aaron Hong/Downloads/ee469 lab1" C:/Users/Aaron Hong/Downloads/ee469 lab1/fulladder.sv 
# -- Compiling module fulladder
# -- Compiling module fulladder_testbench
# 
# Top level modules:
# 	fulladder_testbench
# End time: 19:50:37 on Apr 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Aaron\ Hong/Downloads/ee469\ lab1 {C:/Users/Aaron Hong/Downloads/ee469 lab1/alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:50:37 on Apr 08,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Aaron Hong/Downloads/ee469 lab1" C:/Users/Aaron Hong/Downloads/ee469 lab1/alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 19:50:37 on Apr 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.alu_testbench
# vsim work.alu_testbench 
# Start time: 19:50:39 on Apr 08,2023
# Loading sv_std.std
# Loading work.alu_testbench
# Loading work.alu
# Loading work.fulladder32
# Loading work.fulladder
# ** Warning: (vsim-3839) C:/Users/Aaron Hong/Downloads/ee469 lab1/alu.sv(63): Variable '/alu_testbench/Result', driven via a port connection, is multiply driven. See C:/Users/Aaron Hong/Downloads/ee469 lab1/alu.sv(48).
#    Time: 0 ps  Iteration: 0  Instance: /alu_testbench File: C:/Users/Aaron Hong/Downloads/ee469 lab1/alu.sv
# ** Warning: (vsim-3839) C:/Users/Aaron Hong/Downloads/ee469 lab1/alu.sv(63): Variable '/alu_testbench/ALUFlags', driven via a port connection, is multiply driven. See C:/Users/Aaron Hong/Downloads/ee469 lab1/alu.sv(48).
#    Time: 0 ps  Iteration: 0  Instance: /alu_testbench File: C:/Users/Aaron Hong/Downloads/ee469 lab1/alu.sv
add wave -position end sim:/alu_testbench/dut/*
run -all
# Break key hit
# Break in Module alu_testbench at C:/Users/Aaron Hong/Downloads/ee469 lab1/alu.sv line 56
# End time: 23:37:44 on Apr 09,2023, Elapsed time: 27:47:05
# Errors: 0, Warnings: 2
