library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;

entity Comparator_3bit is
    Port (
        A       : in  STD_LOGIC_VECTOR(2 downto 0);
        B       : in  STD_LOGIC_VECTOR(2 downto 0);
        A_gt_B  : out STD_LOGIC;
        A_lt_B  : out STD_LOGIC;
        A_eq_B  : out STD_LOGIC
    );
end Comparator_3bit;

architecture Behavioral of Comparator_3bit is
begin
    process(A, B)
        variable A_int, B_int : integer;
    begin
        -- Convert to unsigned integers
        A_int := to_integer(unsigned(A));
        B_int := to_integer(unsigned(B));

        -- Initialize all outputs to '0'
        A_gt_B <= '0';
        A_lt_B <= '0';
        A_eq_B <= '0';

        -- Comparison
        if A_int > B_int then
            A_gt_B <= '1';
        elsif A_int < B_int then
            A_lt_B <= '1';
        else
            A_eq_B <= '1';
        end if;
    end process;
end Behavioral;
