Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Thu Sep 26 19:43:39 2019
| Host         : pop-os running 64-bit Pop!_OS 18.04 LTS
| Command      : report_timing_summary -max_paths 10 -file mfp_nexys4_ddr_timing_summary_routed.rpt -pb mfp_nexys4_ddr_timing_summary_routed.pb -rpx mfp_nexys4_ddr_timing_summary_routed.rpx -warn_on_violation
| Design       : mfp_nexys4_ddr
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 475 register/latch pins with no clock driven by root clock pin: JB[4] (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1031 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 8145 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.366        0.000                      0                18087        0.032        0.000                      0                18087        3.000        0.000                       0                  8151  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
CLK100MHZ               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0    {0.000 10.000}     20.000          50.000          
clk_virt                {0.000 10.000}     20.000          50.000          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0_1  {0.000 10.000}     20.000          50.000          
tck                     {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          1.366        0.000                      0                18087        0.140        0.000                      0                18087        8.750        0.000                       0                  8147  
  clkfbout_clk_wiz_0                                                                                                                                                     17.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        1.371        0.000                      0                18087        0.140        0.000                      0                18087        8.750        0.000                       0                  8147  
  clkfbout_clk_wiz_0_1                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          1.366        0.000                      0                18087        0.032        0.000                      0                18087  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        1.366        0.000                      0                18087        0.032        0.000                      0                18087  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.366ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.366ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.960ns  (logic 4.686ns (26.091%)  route 13.274ns (73.909%))
  Logic Levels:           23  (CARRY4=4 LUT2=2 LUT3=1 LUT4=3 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.784ns = ( 18.216 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.243ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.804    -2.243    mfp_sys/top/cpu/core/mmu/tlb_dtlb/clk_out1
    SLICE_X23Y21         FDRE                                         r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y21         FDRE (Prop_fdre_C_Q)         0.419    -1.824 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/Q
                         net (fo=4, routed)           0.880    -0.944    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/utlbentry_pipe_out[53]
    SLICE_X23Y21         LUT5 (Prop_lut5_I3_O)        0.299    -0.645 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__5/O
                         net (fo=1, routed)           0.592    -0.053    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__5_n_0
    SLICE_X24Y21         LUT4 (Prop_lut4_I3_O)        0.124     0.071 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__5/O
                         net (fo=1, routed)           0.000     0.071    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0_0[0]
    SLICE_X24Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.603 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.603    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.717 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0/CO[3]
                         net (fo=7, routed)           1.139     1.856    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_2
    SLICE_X18Y22         LUT6 (Prop_lut6_I3_O)        0.124     1.980 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3/O
                         net (fo=22, routed)          0.794     2.774    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3_n_0
    SLICE_X17Y21         LUT6 (Prop_lut6_I3_O)        0.124     2.898 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__12/O
                         net (fo=1, routed)           0.403     3.302    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__12_n_0
    SLICE_X17Y21         LUT4 (Prop_lut4_I0_O)        0.124     3.426 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_1__38/O
                         net (fo=12, routed)          0.783     4.209    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[36]_0
    SLICE_X20Y22         LUT6 (Prop_lut6_I3_O)        0.124     4.333 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.333    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X20Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.865 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.865    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.022 f  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.595     5.617    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X26Y21         LUT3 (Prop_lut3_I0_O)        0.329     5.946 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__24/O
                         net (fo=2, routed)           0.449     6.395    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__24_n_0
    SLICE_X28Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.519 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.159     6.677    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X28Y21         LUT6 (Prop_lut6_I5_O)        0.124     6.801 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.444     7.245    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[0]_1
    SLICE_X30Y21         LUT4 (Prop_lut4_I3_O)        0.124     7.369 f  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.452     7.821    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_7
    SLICE_X30Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.945 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=44, routed)          0.841     8.786    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mmu_dcmode[0]
    SLICE_X34Y13         LUT2 (Prop_lut2_I1_O)        0.116     8.902 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[0]_i_1__358/O
                         net (fo=2, routed)           0.511     9.412    mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/dcc_excached
    SLICE_X30Y10         LUT6 (Prop_lut6_I5_O)        0.328     9.740 f  mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/q[55]_i_2__0/O
                         net (fo=4, routed)           0.882    10.622    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/biu_wtbf
    SLICE_X41Y13         LUT5 (Prop_lut5_I2_O)        0.124    10.746 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_4__91/O
                         net (fo=2, routed)           0.442    11.188    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q_reg[0]_3
    SLICE_X45Y13         LUT5 (Prop_lut5_I0_O)        0.124    11.312 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_11__16/O
                         net (fo=2, routed)           0.554    11.866    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_61
    SLICE_X45Y14         LUT6 (Prop_lut6_I4_O)        0.124    11.990 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_4__62/O
                         net (fo=7, routed)           0.720    12.710    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_1
    SLICE_X48Y18         LUT6 (Prop_lut6_I4_O)        0.124    12.834 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_1__306/O
                         net (fo=2, routed)           0.688    13.522    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/dsync_e
    SLICE_X48Y18         LUT6 (Prop_lut6_I3_O)        0.124    13.646 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/mem_reg_i_49/O
                         net (fo=8, routed)           0.943    14.590    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/dcc_dwstb
    SLICE_X61Y20         LUT2 (Prop_lut2_I0_O)        0.124    14.714 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/mem_reg_i_1__11/O
                         net (fo=2, routed)           1.004    15.717    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg_0[0]
    RAMB18_X2Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.754    18.216    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/clk_out1
    RAMB18_X2Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism             -0.493    17.723    
                         clock uncertainty           -0.108    17.615    
    RAMB18_X2Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    17.083    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         17.083    
                         arrival time                         -15.717    
  -------------------------------------------------------------------
                         slack                                  1.366    

Slack (MET) :             1.366ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.960ns  (logic 4.686ns (26.091%)  route 13.274ns (73.909%))
  Logic Levels:           23  (CARRY4=4 LUT2=2 LUT3=1 LUT4=3 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.784ns = ( 18.216 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.243ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.804    -2.243    mfp_sys/top/cpu/core/mmu/tlb_dtlb/clk_out1
    SLICE_X23Y21         FDRE                                         r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y21         FDRE (Prop_fdre_C_Q)         0.419    -1.824 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/Q
                         net (fo=4, routed)           0.880    -0.944    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/utlbentry_pipe_out[53]
    SLICE_X23Y21         LUT5 (Prop_lut5_I3_O)        0.299    -0.645 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__5/O
                         net (fo=1, routed)           0.592    -0.053    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__5_n_0
    SLICE_X24Y21         LUT4 (Prop_lut4_I3_O)        0.124     0.071 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__5/O
                         net (fo=1, routed)           0.000     0.071    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0_0[0]
    SLICE_X24Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.603 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.603    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.717 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0/CO[3]
                         net (fo=7, routed)           1.139     1.856    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_2
    SLICE_X18Y22         LUT6 (Prop_lut6_I3_O)        0.124     1.980 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3/O
                         net (fo=22, routed)          0.794     2.774    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3_n_0
    SLICE_X17Y21         LUT6 (Prop_lut6_I3_O)        0.124     2.898 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__12/O
                         net (fo=1, routed)           0.403     3.302    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__12_n_0
    SLICE_X17Y21         LUT4 (Prop_lut4_I0_O)        0.124     3.426 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_1__38/O
                         net (fo=12, routed)          0.783     4.209    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[36]_0
    SLICE_X20Y22         LUT6 (Prop_lut6_I3_O)        0.124     4.333 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.333    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X20Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.865 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.865    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.022 f  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.595     5.617    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X26Y21         LUT3 (Prop_lut3_I0_O)        0.329     5.946 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__24/O
                         net (fo=2, routed)           0.449     6.395    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__24_n_0
    SLICE_X28Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.519 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.159     6.677    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X28Y21         LUT6 (Prop_lut6_I5_O)        0.124     6.801 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.444     7.245    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[0]_1
    SLICE_X30Y21         LUT4 (Prop_lut4_I3_O)        0.124     7.369 f  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.452     7.821    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_7
    SLICE_X30Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.945 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=44, routed)          0.841     8.786    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mmu_dcmode[0]
    SLICE_X34Y13         LUT2 (Prop_lut2_I1_O)        0.116     8.902 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[0]_i_1__358/O
                         net (fo=2, routed)           0.511     9.412    mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/dcc_excached
    SLICE_X30Y10         LUT6 (Prop_lut6_I5_O)        0.328     9.740 f  mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/q[55]_i_2__0/O
                         net (fo=4, routed)           0.882    10.622    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/biu_wtbf
    SLICE_X41Y13         LUT5 (Prop_lut5_I2_O)        0.124    10.746 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_4__91/O
                         net (fo=2, routed)           0.442    11.188    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q_reg[0]_3
    SLICE_X45Y13         LUT5 (Prop_lut5_I0_O)        0.124    11.312 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_11__16/O
                         net (fo=2, routed)           0.554    11.866    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_61
    SLICE_X45Y14         LUT6 (Prop_lut6_I4_O)        0.124    11.990 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_4__62/O
                         net (fo=7, routed)           0.720    12.710    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_1
    SLICE_X48Y18         LUT6 (Prop_lut6_I4_O)        0.124    12.834 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_1__306/O
                         net (fo=2, routed)           0.688    13.522    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/dsync_e
    SLICE_X48Y18         LUT6 (Prop_lut6_I3_O)        0.124    13.646 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/mem_reg_i_49/O
                         net (fo=8, routed)           0.943    14.590    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/dcc_dwstb
    SLICE_X61Y20         LUT2 (Prop_lut2_I0_O)        0.124    14.714 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/mem_reg_i_1__11/O
                         net (fo=2, routed)           1.004    15.717    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg_0[0]
    RAMB18_X2Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.754    18.216    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/clk_out1
    RAMB18_X2Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism             -0.493    17.723    
                         clock uncertainty           -0.108    17.615    
    RAMB18_X2Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    17.083    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         17.083    
                         arrival time                         -15.717    
  -------------------------------------------------------------------
                         slack                                  1.366    

Slack (MET) :             1.440ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.838ns  (logic 4.686ns (26.270%)  route 13.152ns (73.730%))
  Logic Levels:           23  (CARRY4=4 LUT2=2 LUT3=1 LUT4=3 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.832ns = ( 18.168 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.243ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.804    -2.243    mfp_sys/top/cpu/core/mmu/tlb_dtlb/clk_out1
    SLICE_X23Y21         FDRE                                         r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y21         FDRE (Prop_fdre_C_Q)         0.419    -1.824 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/Q
                         net (fo=4, routed)           0.880    -0.944    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/utlbentry_pipe_out[53]
    SLICE_X23Y21         LUT5 (Prop_lut5_I3_O)        0.299    -0.645 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__5/O
                         net (fo=1, routed)           0.592    -0.053    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__5_n_0
    SLICE_X24Y21         LUT4 (Prop_lut4_I3_O)        0.124     0.071 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__5/O
                         net (fo=1, routed)           0.000     0.071    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0_0[0]
    SLICE_X24Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.603 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.603    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.717 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0/CO[3]
                         net (fo=7, routed)           1.139     1.856    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_2
    SLICE_X18Y22         LUT6 (Prop_lut6_I3_O)        0.124     1.980 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3/O
                         net (fo=22, routed)          0.794     2.774    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3_n_0
    SLICE_X17Y21         LUT6 (Prop_lut6_I3_O)        0.124     2.898 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__12/O
                         net (fo=1, routed)           0.403     3.302    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__12_n_0
    SLICE_X17Y21         LUT4 (Prop_lut4_I0_O)        0.124     3.426 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_1__38/O
                         net (fo=12, routed)          0.783     4.209    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[36]_0
    SLICE_X20Y22         LUT6 (Prop_lut6_I3_O)        0.124     4.333 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.333    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X20Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.865 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.865    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.022 f  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.595     5.617    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X26Y21         LUT3 (Prop_lut3_I0_O)        0.329     5.946 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__24/O
                         net (fo=2, routed)           0.449     6.395    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__24_n_0
    SLICE_X28Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.519 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.159     6.677    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X28Y21         LUT6 (Prop_lut6_I5_O)        0.124     6.801 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.444     7.245    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[0]_1
    SLICE_X30Y21         LUT4 (Prop_lut4_I3_O)        0.124     7.369 f  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.452     7.821    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_7
    SLICE_X30Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.945 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=44, routed)          0.841     8.786    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mmu_dcmode[0]
    SLICE_X34Y13         LUT2 (Prop_lut2_I1_O)        0.116     8.902 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[0]_i_1__358/O
                         net (fo=2, routed)           0.511     9.412    mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/dcc_excached
    SLICE_X30Y10         LUT6 (Prop_lut6_I5_O)        0.328     9.740 f  mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/q[55]_i_2__0/O
                         net (fo=4, routed)           0.882    10.622    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/biu_wtbf
    SLICE_X41Y13         LUT5 (Prop_lut5_I2_O)        0.124    10.746 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_4__91/O
                         net (fo=2, routed)           0.442    11.188    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q_reg[0]_3
    SLICE_X45Y13         LUT5 (Prop_lut5_I0_O)        0.124    11.312 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_11__16/O
                         net (fo=2, routed)           0.554    11.866    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_61
    SLICE_X45Y14         LUT6 (Prop_lut6_I4_O)        0.124    11.990 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_4__62/O
                         net (fo=7, routed)           0.720    12.710    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_1
    SLICE_X48Y18         LUT6 (Prop_lut6_I4_O)        0.124    12.834 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_1__306/O
                         net (fo=2, routed)           0.688    13.522    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/dsync_e
    SLICE_X48Y18         LUT6 (Prop_lut6_I3_O)        0.124    13.646 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/mem_reg_i_49/O
                         net (fo=8, routed)           1.144    14.790    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/dcc_dwstb
    SLICE_X63Y26         LUT2 (Prop_lut2_I0_O)        0.124    14.914 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/mem_reg_i_1__8/O
                         net (fo=2, routed)           0.681    15.595    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg_0[0]
    RAMB18_X1Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.706    18.168    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/clk_out1
    RAMB18_X1Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/CLKARDCLK
                         clock pessimism             -0.493    17.675    
                         clock uncertainty           -0.108    17.567    
    RAMB18_X1Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    17.035    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg
  -------------------------------------------------------------------
                         required time                         17.035    
                         arrival time                         -15.595    
  -------------------------------------------------------------------
                         slack                                  1.440    

Slack (MET) :             1.452ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.874ns  (logic 4.686ns (26.217%)  route 13.188ns (73.783%))
  Logic Levels:           23  (CARRY4=4 LUT2=2 LUT3=1 LUT4=3 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.784ns = ( 18.216 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.243ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.804    -2.243    mfp_sys/top/cpu/core/mmu/tlb_dtlb/clk_out1
    SLICE_X23Y21         FDRE                                         r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y21         FDRE (Prop_fdre_C_Q)         0.419    -1.824 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/Q
                         net (fo=4, routed)           0.880    -0.944    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/utlbentry_pipe_out[53]
    SLICE_X23Y21         LUT5 (Prop_lut5_I3_O)        0.299    -0.645 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__5/O
                         net (fo=1, routed)           0.592    -0.053    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__5_n_0
    SLICE_X24Y21         LUT4 (Prop_lut4_I3_O)        0.124     0.071 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__5/O
                         net (fo=1, routed)           0.000     0.071    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0_0[0]
    SLICE_X24Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.603 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.603    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.717 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0/CO[3]
                         net (fo=7, routed)           1.139     1.856    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_2
    SLICE_X18Y22         LUT6 (Prop_lut6_I3_O)        0.124     1.980 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3/O
                         net (fo=22, routed)          0.794     2.774    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3_n_0
    SLICE_X17Y21         LUT6 (Prop_lut6_I3_O)        0.124     2.898 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__12/O
                         net (fo=1, routed)           0.403     3.302    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__12_n_0
    SLICE_X17Y21         LUT4 (Prop_lut4_I0_O)        0.124     3.426 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_1__38/O
                         net (fo=12, routed)          0.783     4.209    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[36]_0
    SLICE_X20Y22         LUT6 (Prop_lut6_I3_O)        0.124     4.333 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.333    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X20Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.865 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.865    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.022 f  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.595     5.617    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X26Y21         LUT3 (Prop_lut3_I0_O)        0.329     5.946 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__24/O
                         net (fo=2, routed)           0.449     6.395    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__24_n_0
    SLICE_X28Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.519 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.159     6.677    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X28Y21         LUT6 (Prop_lut6_I5_O)        0.124     6.801 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.444     7.245    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[0]_1
    SLICE_X30Y21         LUT4 (Prop_lut4_I3_O)        0.124     7.369 f  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.452     7.821    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_7
    SLICE_X30Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.945 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=44, routed)          0.841     8.786    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mmu_dcmode[0]
    SLICE_X34Y13         LUT2 (Prop_lut2_I1_O)        0.116     8.902 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[0]_i_1__358/O
                         net (fo=2, routed)           0.511     9.412    mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/dcc_excached
    SLICE_X30Y10         LUT6 (Prop_lut6_I5_O)        0.328     9.740 f  mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/q[55]_i_2__0/O
                         net (fo=4, routed)           0.882    10.622    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/biu_wtbf
    SLICE_X41Y13         LUT5 (Prop_lut5_I2_O)        0.124    10.746 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_4__91/O
                         net (fo=2, routed)           0.442    11.188    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q_reg[0]_3
    SLICE_X45Y13         LUT5 (Prop_lut5_I0_O)        0.124    11.312 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_11__16/O
                         net (fo=2, routed)           0.554    11.866    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_61
    SLICE_X45Y14         LUT6 (Prop_lut6_I4_O)        0.124    11.990 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_4__62/O
                         net (fo=7, routed)           0.720    12.710    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_1
    SLICE_X48Y18         LUT6 (Prop_lut6_I4_O)        0.124    12.834 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_1__306/O
                         net (fo=2, routed)           0.688    13.522    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/dsync_e
    SLICE_X48Y18         LUT6 (Prop_lut6_I3_O)        0.124    13.646 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/mem_reg_i_49/O
                         net (fo=8, routed)           1.265    14.912    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/dcc_dwstb
    SLICE_X71Y20         LUT2 (Prop_lut2_I0_O)        0.124    15.036 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/mem_reg_i_9__7/O
                         net (fo=2, routed)           0.595    15.631    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg_0[0]
    RAMB18_X2Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.754    18.216    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/clk_out1
    RAMB18_X2Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/CLKARDCLK
                         clock pessimism             -0.493    17.723    
                         clock uncertainty           -0.108    17.615    
    RAMB18_X2Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    17.083    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         17.083    
                         arrival time                         -15.631    
  -------------------------------------------------------------------
                         slack                                  1.452    

Slack (MET) :             1.452ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.874ns  (logic 4.686ns (26.217%)  route 13.188ns (73.783%))
  Logic Levels:           23  (CARRY4=4 LUT2=2 LUT3=1 LUT4=3 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.784ns = ( 18.216 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.243ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.804    -2.243    mfp_sys/top/cpu/core/mmu/tlb_dtlb/clk_out1
    SLICE_X23Y21         FDRE                                         r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y21         FDRE (Prop_fdre_C_Q)         0.419    -1.824 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/Q
                         net (fo=4, routed)           0.880    -0.944    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/utlbentry_pipe_out[53]
    SLICE_X23Y21         LUT5 (Prop_lut5_I3_O)        0.299    -0.645 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__5/O
                         net (fo=1, routed)           0.592    -0.053    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__5_n_0
    SLICE_X24Y21         LUT4 (Prop_lut4_I3_O)        0.124     0.071 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__5/O
                         net (fo=1, routed)           0.000     0.071    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0_0[0]
    SLICE_X24Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.603 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.603    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.717 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0/CO[3]
                         net (fo=7, routed)           1.139     1.856    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_2
    SLICE_X18Y22         LUT6 (Prop_lut6_I3_O)        0.124     1.980 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3/O
                         net (fo=22, routed)          0.794     2.774    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3_n_0
    SLICE_X17Y21         LUT6 (Prop_lut6_I3_O)        0.124     2.898 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__12/O
                         net (fo=1, routed)           0.403     3.302    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__12_n_0
    SLICE_X17Y21         LUT4 (Prop_lut4_I0_O)        0.124     3.426 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_1__38/O
                         net (fo=12, routed)          0.783     4.209    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[36]_0
    SLICE_X20Y22         LUT6 (Prop_lut6_I3_O)        0.124     4.333 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.333    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X20Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.865 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.865    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.022 f  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.595     5.617    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X26Y21         LUT3 (Prop_lut3_I0_O)        0.329     5.946 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__24/O
                         net (fo=2, routed)           0.449     6.395    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__24_n_0
    SLICE_X28Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.519 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.159     6.677    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X28Y21         LUT6 (Prop_lut6_I5_O)        0.124     6.801 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.444     7.245    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[0]_1
    SLICE_X30Y21         LUT4 (Prop_lut4_I3_O)        0.124     7.369 f  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.452     7.821    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_7
    SLICE_X30Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.945 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=44, routed)          0.841     8.786    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mmu_dcmode[0]
    SLICE_X34Y13         LUT2 (Prop_lut2_I1_O)        0.116     8.902 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[0]_i_1__358/O
                         net (fo=2, routed)           0.511     9.412    mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/dcc_excached
    SLICE_X30Y10         LUT6 (Prop_lut6_I5_O)        0.328     9.740 f  mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/q[55]_i_2__0/O
                         net (fo=4, routed)           0.882    10.622    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/biu_wtbf
    SLICE_X41Y13         LUT5 (Prop_lut5_I2_O)        0.124    10.746 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_4__91/O
                         net (fo=2, routed)           0.442    11.188    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q_reg[0]_3
    SLICE_X45Y13         LUT5 (Prop_lut5_I0_O)        0.124    11.312 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_11__16/O
                         net (fo=2, routed)           0.554    11.866    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_61
    SLICE_X45Y14         LUT6 (Prop_lut6_I4_O)        0.124    11.990 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_4__62/O
                         net (fo=7, routed)           0.720    12.710    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_1
    SLICE_X48Y18         LUT6 (Prop_lut6_I4_O)        0.124    12.834 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_1__306/O
                         net (fo=2, routed)           0.688    13.522    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/dsync_e
    SLICE_X48Y18         LUT6 (Prop_lut6_I3_O)        0.124    13.646 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/mem_reg_i_49/O
                         net (fo=8, routed)           1.265    14.912    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/dcc_dwstb
    SLICE_X71Y20         LUT2 (Prop_lut2_I0_O)        0.124    15.036 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/mem_reg_i_9__7/O
                         net (fo=2, routed)           0.595    15.631    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg_0[0]
    RAMB18_X2Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.754    18.216    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/clk_out1
    RAMB18_X2Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/CLKARDCLK
                         clock pessimism             -0.493    17.723    
                         clock uncertainty           -0.108    17.615    
    RAMB18_X2Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    17.083    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         17.083    
                         arrival time                         -15.631    
  -------------------------------------------------------------------
                         slack                                  1.452    

Slack (MET) :             1.497ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.834ns  (logic 4.686ns (26.276%)  route 13.148ns (73.724%))
  Logic Levels:           23  (CARRY4=4 LUT2=2 LUT3=1 LUT4=3 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.779ns = ( 18.221 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.243ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.804    -2.243    mfp_sys/top/cpu/core/mmu/tlb_dtlb/clk_out1
    SLICE_X23Y21         FDRE                                         r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y21         FDRE (Prop_fdre_C_Q)         0.419    -1.824 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/Q
                         net (fo=4, routed)           0.880    -0.944    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/utlbentry_pipe_out[53]
    SLICE_X23Y21         LUT5 (Prop_lut5_I3_O)        0.299    -0.645 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__5/O
                         net (fo=1, routed)           0.592    -0.053    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__5_n_0
    SLICE_X24Y21         LUT4 (Prop_lut4_I3_O)        0.124     0.071 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__5/O
                         net (fo=1, routed)           0.000     0.071    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0_0[0]
    SLICE_X24Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.603 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.603    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.717 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0/CO[3]
                         net (fo=7, routed)           1.139     1.856    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_2
    SLICE_X18Y22         LUT6 (Prop_lut6_I3_O)        0.124     1.980 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3/O
                         net (fo=22, routed)          0.794     2.774    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3_n_0
    SLICE_X17Y21         LUT6 (Prop_lut6_I3_O)        0.124     2.898 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__12/O
                         net (fo=1, routed)           0.403     3.302    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__12_n_0
    SLICE_X17Y21         LUT4 (Prop_lut4_I0_O)        0.124     3.426 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_1__38/O
                         net (fo=12, routed)          0.783     4.209    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[36]_0
    SLICE_X20Y22         LUT6 (Prop_lut6_I3_O)        0.124     4.333 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.333    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X20Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.865 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.865    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.022 f  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.595     5.617    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X26Y21         LUT3 (Prop_lut3_I0_O)        0.329     5.946 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__24/O
                         net (fo=2, routed)           0.449     6.395    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__24_n_0
    SLICE_X28Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.519 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.159     6.677    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X28Y21         LUT6 (Prop_lut6_I5_O)        0.124     6.801 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.444     7.245    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[0]_1
    SLICE_X30Y21         LUT4 (Prop_lut4_I3_O)        0.124     7.369 f  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.452     7.821    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_7
    SLICE_X30Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.945 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=44, routed)          0.841     8.786    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mmu_dcmode[0]
    SLICE_X34Y13         LUT2 (Prop_lut2_I1_O)        0.116     8.902 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[0]_i_1__358/O
                         net (fo=2, routed)           0.511     9.412    mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/dcc_excached
    SLICE_X30Y10         LUT6 (Prop_lut6_I5_O)        0.328     9.740 f  mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/q[55]_i_2__0/O
                         net (fo=4, routed)           0.882    10.622    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/biu_wtbf
    SLICE_X41Y13         LUT5 (Prop_lut5_I2_O)        0.124    10.746 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_4__91/O
                         net (fo=2, routed)           0.442    11.188    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q_reg[0]_3
    SLICE_X45Y13         LUT5 (Prop_lut5_I0_O)        0.124    11.312 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_11__16/O
                         net (fo=2, routed)           0.554    11.866    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_61
    SLICE_X45Y14         LUT6 (Prop_lut6_I4_O)        0.124    11.990 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_4__62/O
                         net (fo=7, routed)           0.720    12.710    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_1
    SLICE_X48Y18         LUT6 (Prop_lut6_I4_O)        0.124    12.834 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_1__306/O
                         net (fo=2, routed)           0.688    13.522    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/dsync_e
    SLICE_X48Y18         LUT6 (Prop_lut6_I3_O)        0.124    13.646 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/mem_reg_i_49/O
                         net (fo=8, routed)           1.095    14.741    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/dcc_dwstb
    SLICE_X71Y17         LUT2 (Prop_lut2_I0_O)        0.124    14.865 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/mem_reg_i_1__9/O
                         net (fo=2, routed)           0.726    15.591    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg_0[0]
    RAMB18_X2Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.759    18.221    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/clk_out1
    RAMB18_X2Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism             -0.493    17.728    
                         clock uncertainty           -0.108    17.620    
    RAMB18_X2Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    17.088    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         17.088    
                         arrival time                         -15.591    
  -------------------------------------------------------------------
                         slack                                  1.497    

Slack (MET) :             1.512ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.555ns  (logic 4.679ns (26.653%)  route 12.876ns (73.347%))
  Logic Levels:           23  (CARRY4=4 LUT2=2 LUT3=1 LUT4=3 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.835ns = ( 18.165 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.243ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.804    -2.243    mfp_sys/top/cpu/core/mmu/tlb_dtlb/clk_out1
    SLICE_X23Y21         FDRE                                         r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y21         FDRE (Prop_fdre_C_Q)         0.419    -1.824 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/Q
                         net (fo=4, routed)           0.880    -0.944    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/utlbentry_pipe_out[53]
    SLICE_X23Y21         LUT5 (Prop_lut5_I3_O)        0.299    -0.645 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__5/O
                         net (fo=1, routed)           0.592    -0.053    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__5_n_0
    SLICE_X24Y21         LUT4 (Prop_lut4_I3_O)        0.124     0.071 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__5/O
                         net (fo=1, routed)           0.000     0.071    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0_0[0]
    SLICE_X24Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.603 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.603    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.717 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0/CO[3]
                         net (fo=7, routed)           1.139     1.856    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_2
    SLICE_X18Y22         LUT6 (Prop_lut6_I3_O)        0.124     1.980 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3/O
                         net (fo=22, routed)          0.794     2.774    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3_n_0
    SLICE_X17Y21         LUT6 (Prop_lut6_I3_O)        0.124     2.898 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__12/O
                         net (fo=1, routed)           0.403     3.302    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__12_n_0
    SLICE_X17Y21         LUT4 (Prop_lut4_I0_O)        0.124     3.426 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_1__38/O
                         net (fo=12, routed)          0.783     4.209    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[36]_0
    SLICE_X20Y22         LUT6 (Prop_lut6_I3_O)        0.124     4.333 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.333    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X20Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.865 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.865    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.022 f  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.595     5.617    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X26Y21         LUT3 (Prop_lut3_I0_O)        0.329     5.946 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__24/O
                         net (fo=2, routed)           0.449     6.395    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__24_n_0
    SLICE_X28Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.519 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.159     6.677    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X28Y21         LUT6 (Prop_lut6_I5_O)        0.124     6.801 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.444     7.245    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[0]_1
    SLICE_X30Y21         LUT4 (Prop_lut4_I3_O)        0.124     7.369 f  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.452     7.821    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_7
    SLICE_X30Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.945 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=44, routed)          0.841     8.786    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mmu_dcmode[0]
    SLICE_X34Y13         LUT2 (Prop_lut2_I1_O)        0.116     8.902 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[0]_i_1__358/O
                         net (fo=2, routed)           0.511     9.412    mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/dcc_excached
    SLICE_X30Y10         LUT6 (Prop_lut6_I5_O)        0.328     9.740 f  mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/q[55]_i_2__0/O
                         net (fo=4, routed)           0.882    10.622    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/biu_wtbf
    SLICE_X41Y13         LUT5 (Prop_lut5_I2_O)        0.124    10.746 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_4__91/O
                         net (fo=2, routed)           0.442    11.188    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q_reg[0]_3
    SLICE_X45Y13         LUT5 (Prop_lut5_I0_O)        0.124    11.312 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_11__16/O
                         net (fo=2, routed)           0.554    11.866    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_61
    SLICE_X45Y14         LUT6 (Prop_lut6_I4_O)        0.124    11.990 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_4__62/O
                         net (fo=7, routed)           0.720    12.710    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_1
    SLICE_X48Y18         LUT6 (Prop_lut6_I4_O)        0.124    12.834 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_1__306/O
                         net (fo=2, routed)           0.688    13.522    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/dsync_e
    SLICE_X48Y18         LUT6 (Prop_lut6_I3_O)        0.124    13.646 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/mem_reg_i_49/O
                         net (fo=8, routed)           0.943    14.590    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/dcc_dwstb
    SLICE_X61Y20         LUT2 (Prop_lut2_I0_O)        0.117    14.707 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/mem_reg_i_9__6/O
                         net (fo=2, routed)           0.606    15.312    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg_0[0]
    RAMB18_X1Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.703    18.165    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/clk_out1
    RAMB18_X1Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism             -0.493    17.672    
                         clock uncertainty           -0.108    17.564    
    RAMB18_X1Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.740    16.824    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         16.824    
                         arrival time                         -15.312    
  -------------------------------------------------------------------
                         slack                                  1.512    

Slack (MET) :             1.512ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.555ns  (logic 4.679ns (26.653%)  route 12.876ns (73.347%))
  Logic Levels:           23  (CARRY4=4 LUT2=2 LUT3=1 LUT4=3 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.835ns = ( 18.165 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.243ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.804    -2.243    mfp_sys/top/cpu/core/mmu/tlb_dtlb/clk_out1
    SLICE_X23Y21         FDRE                                         r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y21         FDRE (Prop_fdre_C_Q)         0.419    -1.824 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/Q
                         net (fo=4, routed)           0.880    -0.944    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/utlbentry_pipe_out[53]
    SLICE_X23Y21         LUT5 (Prop_lut5_I3_O)        0.299    -0.645 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__5/O
                         net (fo=1, routed)           0.592    -0.053    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__5_n_0
    SLICE_X24Y21         LUT4 (Prop_lut4_I3_O)        0.124     0.071 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__5/O
                         net (fo=1, routed)           0.000     0.071    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0_0[0]
    SLICE_X24Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.603 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.603    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.717 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0/CO[3]
                         net (fo=7, routed)           1.139     1.856    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_2
    SLICE_X18Y22         LUT6 (Prop_lut6_I3_O)        0.124     1.980 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3/O
                         net (fo=22, routed)          0.794     2.774    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3_n_0
    SLICE_X17Y21         LUT6 (Prop_lut6_I3_O)        0.124     2.898 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__12/O
                         net (fo=1, routed)           0.403     3.302    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__12_n_0
    SLICE_X17Y21         LUT4 (Prop_lut4_I0_O)        0.124     3.426 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_1__38/O
                         net (fo=12, routed)          0.783     4.209    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[36]_0
    SLICE_X20Y22         LUT6 (Prop_lut6_I3_O)        0.124     4.333 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.333    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X20Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.865 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.865    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.022 f  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.595     5.617    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X26Y21         LUT3 (Prop_lut3_I0_O)        0.329     5.946 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__24/O
                         net (fo=2, routed)           0.449     6.395    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__24_n_0
    SLICE_X28Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.519 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.159     6.677    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X28Y21         LUT6 (Prop_lut6_I5_O)        0.124     6.801 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.444     7.245    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[0]_1
    SLICE_X30Y21         LUT4 (Prop_lut4_I3_O)        0.124     7.369 f  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.452     7.821    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_7
    SLICE_X30Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.945 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=44, routed)          0.841     8.786    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mmu_dcmode[0]
    SLICE_X34Y13         LUT2 (Prop_lut2_I1_O)        0.116     8.902 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[0]_i_1__358/O
                         net (fo=2, routed)           0.511     9.412    mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/dcc_excached
    SLICE_X30Y10         LUT6 (Prop_lut6_I5_O)        0.328     9.740 f  mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/q[55]_i_2__0/O
                         net (fo=4, routed)           0.882    10.622    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/biu_wtbf
    SLICE_X41Y13         LUT5 (Prop_lut5_I2_O)        0.124    10.746 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_4__91/O
                         net (fo=2, routed)           0.442    11.188    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q_reg[0]_3
    SLICE_X45Y13         LUT5 (Prop_lut5_I0_O)        0.124    11.312 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_11__16/O
                         net (fo=2, routed)           0.554    11.866    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_61
    SLICE_X45Y14         LUT6 (Prop_lut6_I4_O)        0.124    11.990 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_4__62/O
                         net (fo=7, routed)           0.720    12.710    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_1
    SLICE_X48Y18         LUT6 (Prop_lut6_I4_O)        0.124    12.834 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_1__306/O
                         net (fo=2, routed)           0.688    13.522    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/dsync_e
    SLICE_X48Y18         LUT6 (Prop_lut6_I3_O)        0.124    13.646 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/mem_reg_i_49/O
                         net (fo=8, routed)           0.943    14.590    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/dcc_dwstb
    SLICE_X61Y20         LUT2 (Prop_lut2_I0_O)        0.117    14.707 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/mem_reg_i_9__6/O
                         net (fo=2, routed)           0.606    15.312    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg_0[0]
    RAMB18_X1Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.703    18.165    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/clk_out1
    RAMB18_X1Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism             -0.493    17.672    
                         clock uncertainty           -0.108    17.564    
    RAMB18_X1Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.740    16.824    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         16.824    
                         arrival time                         -15.312    
  -------------------------------------------------------------------
                         slack                                  1.512    

Slack (MET) :             1.560ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.771ns  (logic 4.686ns (26.369%)  route 13.085ns (73.631%))
  Logic Levels:           23  (CARRY4=4 LUT2=2 LUT3=1 LUT4=3 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.779ns = ( 18.221 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.243ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.804    -2.243    mfp_sys/top/cpu/core/mmu/tlb_dtlb/clk_out1
    SLICE_X23Y21         FDRE                                         r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y21         FDRE (Prop_fdre_C_Q)         0.419    -1.824 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/Q
                         net (fo=4, routed)           0.880    -0.944    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/utlbentry_pipe_out[53]
    SLICE_X23Y21         LUT5 (Prop_lut5_I3_O)        0.299    -0.645 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__5/O
                         net (fo=1, routed)           0.592    -0.053    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__5_n_0
    SLICE_X24Y21         LUT4 (Prop_lut4_I3_O)        0.124     0.071 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__5/O
                         net (fo=1, routed)           0.000     0.071    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0_0[0]
    SLICE_X24Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.603 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.603    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.717 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0/CO[3]
                         net (fo=7, routed)           1.139     1.856    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_2
    SLICE_X18Y22         LUT6 (Prop_lut6_I3_O)        0.124     1.980 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3/O
                         net (fo=22, routed)          0.794     2.774    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3_n_0
    SLICE_X17Y21         LUT6 (Prop_lut6_I3_O)        0.124     2.898 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__12/O
                         net (fo=1, routed)           0.403     3.302    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__12_n_0
    SLICE_X17Y21         LUT4 (Prop_lut4_I0_O)        0.124     3.426 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_1__38/O
                         net (fo=12, routed)          0.783     4.209    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[36]_0
    SLICE_X20Y22         LUT6 (Prop_lut6_I3_O)        0.124     4.333 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.333    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X20Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.865 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.865    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.022 f  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.595     5.617    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X26Y21         LUT3 (Prop_lut3_I0_O)        0.329     5.946 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__24/O
                         net (fo=2, routed)           0.449     6.395    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__24_n_0
    SLICE_X28Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.519 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.159     6.677    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X28Y21         LUT6 (Prop_lut6_I5_O)        0.124     6.801 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.444     7.245    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[0]_1
    SLICE_X30Y21         LUT4 (Prop_lut4_I3_O)        0.124     7.369 f  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.452     7.821    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_7
    SLICE_X30Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.945 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=44, routed)          0.841     8.786    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mmu_dcmode[0]
    SLICE_X34Y13         LUT2 (Prop_lut2_I1_O)        0.116     8.902 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[0]_i_1__358/O
                         net (fo=2, routed)           0.511     9.412    mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/dcc_excached
    SLICE_X30Y10         LUT6 (Prop_lut6_I5_O)        0.328     9.740 f  mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/q[55]_i_2__0/O
                         net (fo=4, routed)           0.882    10.622    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/biu_wtbf
    SLICE_X41Y13         LUT5 (Prop_lut5_I2_O)        0.124    10.746 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_4__91/O
                         net (fo=2, routed)           0.442    11.188    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q_reg[0]_3
    SLICE_X45Y13         LUT5 (Prop_lut5_I0_O)        0.124    11.312 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_11__16/O
                         net (fo=2, routed)           0.554    11.866    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_61
    SLICE_X45Y14         LUT6 (Prop_lut6_I4_O)        0.124    11.990 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_4__62/O
                         net (fo=7, routed)           0.720    12.710    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_1
    SLICE_X48Y18         LUT6 (Prop_lut6_I4_O)        0.124    12.834 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_1__306/O
                         net (fo=2, routed)           0.688    13.522    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/dsync_e
    SLICE_X48Y18         LUT6 (Prop_lut6_I3_O)        0.124    13.646 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/mem_reg_i_49/O
                         net (fo=8, routed)           1.123    14.769    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/dcc_dwstb
    SLICE_X71Y17         LUT2 (Prop_lut2_I0_O)        0.124    14.893 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/mem_reg_i_9__5/O
                         net (fo=2, routed)           0.636    15.528    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg_0[0]
    RAMB18_X2Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.759    18.221    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_out1
    RAMB18_X2Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism             -0.493    17.728    
                         clock uncertainty           -0.108    17.620    
    RAMB18_X2Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    17.088    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         17.088    
                         arrival time                         -15.528    
  -------------------------------------------------------------------
                         slack                                  1.560    

Slack (MET) :             1.566ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.712ns  (logic 4.686ns (26.457%)  route 13.026ns (73.543%))
  Logic Levels:           23  (CARRY4=4 LUT2=2 LUT3=1 LUT4=3 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.832ns = ( 18.168 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.243ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.804    -2.243    mfp_sys/top/cpu/core/mmu/tlb_dtlb/clk_out1
    SLICE_X23Y21         FDRE                                         r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y21         FDRE (Prop_fdre_C_Q)         0.419    -1.824 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/Q
                         net (fo=4, routed)           0.880    -0.944    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/utlbentry_pipe_out[53]
    SLICE_X23Y21         LUT5 (Prop_lut5_I3_O)        0.299    -0.645 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__5/O
                         net (fo=1, routed)           0.592    -0.053    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__5_n_0
    SLICE_X24Y21         LUT4 (Prop_lut4_I3_O)        0.124     0.071 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__5/O
                         net (fo=1, routed)           0.000     0.071    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0_0[0]
    SLICE_X24Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.603 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.603    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.717 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0/CO[3]
                         net (fo=7, routed)           1.139     1.856    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_2
    SLICE_X18Y22         LUT6 (Prop_lut6_I3_O)        0.124     1.980 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3/O
                         net (fo=22, routed)          0.794     2.774    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3_n_0
    SLICE_X17Y21         LUT6 (Prop_lut6_I3_O)        0.124     2.898 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__12/O
                         net (fo=1, routed)           0.403     3.302    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__12_n_0
    SLICE_X17Y21         LUT4 (Prop_lut4_I0_O)        0.124     3.426 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_1__38/O
                         net (fo=12, routed)          0.783     4.209    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[36]_0
    SLICE_X20Y22         LUT6 (Prop_lut6_I3_O)        0.124     4.333 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.333    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X20Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.865 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.865    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.022 f  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.595     5.617    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X26Y21         LUT3 (Prop_lut3_I0_O)        0.329     5.946 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__24/O
                         net (fo=2, routed)           0.449     6.395    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__24_n_0
    SLICE_X28Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.519 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.159     6.677    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X28Y21         LUT6 (Prop_lut6_I5_O)        0.124     6.801 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.444     7.245    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[0]_1
    SLICE_X30Y21         LUT4 (Prop_lut4_I3_O)        0.124     7.369 f  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.452     7.821    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_7
    SLICE_X30Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.945 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=44, routed)          0.841     8.786    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mmu_dcmode[0]
    SLICE_X34Y13         LUT2 (Prop_lut2_I1_O)        0.116     8.902 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[0]_i_1__358/O
                         net (fo=2, routed)           0.511     9.412    mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/dcc_excached
    SLICE_X30Y10         LUT6 (Prop_lut6_I5_O)        0.328     9.740 f  mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/q[55]_i_2__0/O
                         net (fo=4, routed)           0.882    10.622    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/biu_wtbf
    SLICE_X41Y13         LUT5 (Prop_lut5_I2_O)        0.124    10.746 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_4__91/O
                         net (fo=2, routed)           0.442    11.188    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q_reg[0]_3
    SLICE_X45Y13         LUT5 (Prop_lut5_I0_O)        0.124    11.312 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_11__16/O
                         net (fo=2, routed)           0.554    11.866    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_61
    SLICE_X45Y14         LUT6 (Prop_lut6_I4_O)        0.124    11.990 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_4__62/O
                         net (fo=7, routed)           0.720    12.710    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_1
    SLICE_X48Y18         LUT6 (Prop_lut6_I4_O)        0.124    12.834 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_1__306/O
                         net (fo=2, routed)           0.688    13.522    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/dsync_e
    SLICE_X48Y18         LUT6 (Prop_lut6_I3_O)        0.124    13.646 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/mem_reg_i_49/O
                         net (fo=8, routed)           0.873    14.519    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/dcc_dwstb
    SLICE_X60Y21         LUT2 (Prop_lut2_I0_O)        0.124    14.643 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/mem_reg_i_18__4/O
                         net (fo=2, routed)           0.826    15.469    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg_0[0]
    RAMB18_X1Y10         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.706    18.168    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/clk_out1
    RAMB18_X1Y10         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism             -0.493    17.675    
                         clock uncertainty           -0.108    17.567    
    RAMB18_X1Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    17.035    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         17.035    
                         arrival time                         -15.469    
  -------------------------------------------------------------------
                         slack                                  1.566    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_31_24_/cregister/cregister/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.633    -0.479    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_31_24_/cregister/cregister/clk_out1
    SLICE_X63Y9          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_31_24_/cregister/cregister/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.338 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_31_24_/cregister/cregister/q_reg[1]/Q
                         net (fo=1, routed)           0.087    -0.251    mfp_sys/top/cpu/core/dcc/fb/_sb_to_fb_stb_reg/q_reg[31]_1[1]
    SLICE_X62Y9          LUT6 (Prop_lut6_I2_O)        0.045    -0.206 r  mfp_sys/top/cpu/core/dcc/fb/_sb_to_fb_stb_reg/q[25]_i_1__52/O
                         net (fo=1, routed)           0.000    -0.206    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/D[25]
    SLICE_X62Y9          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.908    -0.244    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/clk_out1
    SLICE_X62Y9          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[25]/C
                         clock pessimism             -0.221    -0.466    
    SLICE_X62Y9          FDRE (Hold_fdre_C_D)         0.120    -0.346    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[25]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_7_0_/cregister/cregister/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.631    -0.481    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_7_0_/cregister/cregister/clk_out1
    SLICE_X51Y5          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_7_0_/cregister/cregister/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.340 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_7_0_/cregister/cregister/q_reg[3]/Q
                         net (fo=1, routed)           0.087    -0.253    mfp_sys/top/cpu/core/dcc/fb/_sb_to_fb_stb_reg/Q[3]
    SLICE_X50Y5          LUT6 (Prop_lut6_I2_O)        0.045    -0.208 r  mfp_sys/top/cpu/core/dcc/fb/_sb_to_fb_stb_reg/q[3]_i_1__118/O
                         net (fo=1, routed)           0.000    -0.208    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/D[3]
    SLICE_X50Y5          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.905    -0.247    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/clk_out1
    SLICE_X50Y5          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[3]/C
                         clock pessimism             -0.220    -0.468    
    SLICE_X50Y5          FDRE (Hold_fdre_C_D)         0.120    -0.348    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_31_24_/cregister/cregister/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.631    -0.481    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_31_24_/cregister/cregister/clk_out1
    SLICE_X61Y8          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_31_24_/cregister/cregister/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.340 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_31_24_/cregister/cregister/q_reg[2]/Q
                         net (fo=1, routed)           0.087    -0.253    mfp_sys/top/cpu/core/dcc/fb/_sb_to_fb_stb_reg/q_reg[31]_5[2]
    SLICE_X60Y8          LUT6 (Prop_lut6_I2_O)        0.045    -0.208 r  mfp_sys/top/cpu/core/dcc/fb/_sb_to_fb_stb_reg/q[26]_i_1__83/O
                         net (fo=1, routed)           0.000    -0.208    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/D[26]
    SLICE_X60Y8          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.906    -0.246    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/clk_out1
    SLICE_X60Y8          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[26]/C
                         clock pessimism             -0.221    -0.468    
    SLICE_X60Y8          FDRE (Hold_fdre_C_D)         0.120    -0.348    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[26]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.664    -0.448    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/clk_out1
    SLICE_X7Y16          FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.307 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[14]/Q
                         net (fo=1, routed)           0.087    -0.220    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg_n_0_[14]
    SLICE_X6Y16          LUT3 (Prop_lut3_I0_O)        0.045    -0.175 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q[14]_i_1__37/O
                         net (fo=1, routed)           0.000    -0.175    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/D[14]
    SLICE_X6Y16          FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.939    -0.213    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/clk_out1
    SLICE_X6Y16          FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[14]/C
                         clock pessimism             -0.221    -0.435    
    SLICE_X6Y16          FDRE (Hold_fdre_C_D)         0.120    -0.315    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[14]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 mfp_sys/top/udi/_rs_s1_31_0_/cregister/cregister/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/udi/_swp_lo_s2_31_0_/cregister/cregister/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.063%)  route 0.115ns (44.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.253ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.625    -0.487    mfp_sys/top/udi/_rs_s1_31_0_/cregister/cregister/clk_out1
    SLICE_X43Y29         FDRE                                         r  mfp_sys/top/udi/_rs_s1_31_0_/cregister/cregister/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.346 r  mfp_sys/top/udi/_rs_s1_31_0_/cregister/cregister/q_reg[8]/Q
                         net (fo=1, routed)           0.115    -0.231    mfp_sys/top/udi/_swp_lo_s2_31_0_/cregister/cregister/D[8]
    SLICE_X41Y29         FDRE                                         r  mfp_sys/top/udi/_swp_lo_s2_31_0_/cregister/cregister/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.899    -0.253    mfp_sys/top/udi/_swp_lo_s2_31_0_/cregister/cregister/clk_out1
    SLICE_X41Y29         FDRE                                         r  mfp_sys/top/udi/_swp_lo_s2_31_0_/cregister/cregister/q_reg[8]/C
                         clock pessimism             -0.197    -0.451    
    SLICE_X41Y29         FDRE (Hold_fdre_C_D)         0.078    -0.373    mfp_sys/top/udi/_swp_lo_s2_31_0_/cregister/cregister/q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_reg_55_0_/cregister/cregister/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.692%)  route 0.099ns (41.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.241ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.637    -0.475    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_reg_55_0_/cregister/cregister/clk_out1
    SLICE_X11Y14         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_reg_55_0_/cregister/cregister/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_reg_55_0_/cregister/cregister/q_reg[12]/Q
                         net (fo=2, routed)           0.099    -0.234    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[39]_1[12]
    SLICE_X10Y14         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.911    -0.241    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/clk_out1
    SLICE_X10Y14         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[12]/C
                         clock pessimism             -0.220    -0.462    
    SLICE_X10Y14         FDRE (Hold_fdre_C_D)         0.085    -0.377    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[12]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/biu/_HWRITE/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/HWRITE_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.189ns (65.556%)  route 0.099ns (34.444%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.237ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.640    -0.472    mfp_sys/top/cpu/core/biu/_HWRITE/clk_out1
    SLICE_X11Y7          FDRE                                         r  mfp_sys/top/cpu/core/biu/_HWRITE/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.331 r  mfp_sys/top/cpu/core/biu/_HWRITE/q_reg[0]/Q
                         net (fo=11, routed)          0.099    -0.231    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HWRITE
    SLICE_X10Y7          LUT3 (Prop_lut3_I2_O)        0.048    -0.183 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HWRITE_d_i_1/O
                         net (fo=1, routed)           0.000    -0.183    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/HWRITE_d_reg_0
    SLICE_X10Y7          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/HWRITE_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.915    -0.237    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/clk_out1
    SLICE_X10Y7          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/HWRITE_d_reg/C
                         clock pessimism             -0.221    -0.459    
    SLICE_X10Y7          FDRE (Hold_fdre_C_D)         0.131    -0.328    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/HWRITE_d_reg
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_23_16_/cregister/cregister/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.698%)  route 0.115ns (38.302%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.630    -0.482    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_23_16_/cregister/cregister/clk_out1
    SLICE_X55Y5          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_23_16_/cregister/cregister/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_23_16_/cregister/cregister/q_reg[5]/Q
                         net (fo=1, routed)           0.115    -0.225    mfp_sys/top/cpu/core/dcc/fb/_sb_to_fb_stb_reg/q_reg[23]_0[5]
    SLICE_X56Y6          LUT6 (Prop_lut6_I2_O)        0.045    -0.180 r  mfp_sys/top/cpu/core/dcc/fb/_sb_to_fb_stb_reg/q[21]_i_1__58/O
                         net (fo=1, routed)           0.000    -0.180    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/D[21]
    SLICE_X56Y6          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.905    -0.247    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/clk_out1
    SLICE_X56Y6          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[21]/C
                         clock pessimism             -0.197    -0.445    
    SLICE_X56Y6          FDRE (Hold_fdre_C_D)         0.120    -0.325    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[21]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 mfp_sys/top/udi/_rt_s1_31_0_/cregister/cregister/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/udi/_swp_lo_s2_31_0_/cregister/cregister/q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.777%)  route 0.116ns (45.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.253ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.625    -0.487    mfp_sys/top/udi/_rt_s1_31_0_/cregister/cregister/clk_out1
    SLICE_X43Y29         FDRE                                         r  mfp_sys/top/udi/_rt_s1_31_0_/cregister/cregister/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.346 r  mfp_sys/top/udi/_rt_s1_31_0_/cregister/cregister/q_reg[8]/Q
                         net (fo=1, routed)           0.116    -0.229    mfp_sys/top/udi/_swp_lo_s2_31_0_/cregister/cregister/D[24]
    SLICE_X41Y29         FDRE                                         r  mfp_sys/top/udi/_swp_lo_s2_31_0_/cregister/cregister/q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.899    -0.253    mfp_sys/top/udi/_swp_lo_s2_31_0_/cregister/cregister/clk_out1
    SLICE_X41Y29         FDRE                                         r  mfp_sys/top/udi/_swp_lo_s2_31_0_/cregister/cregister/q_reg[24]/C
                         clock pessimism             -0.197    -0.451    
    SLICE_X41Y29         FDRE (Hold_fdre_C_D)         0.076    -0.375    mfp_sys/top/udi/_swp_lo_s2_31_0_/cregister/cregister/q_reg[24]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 mfp_sys/top/udi/_rt_s1_31_0_/cregister/cregister/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/udi/_swp_lo_s2_31_0_/cregister/cregister/q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.978%)  route 0.115ns (45.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.250ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.629    -0.483    mfp_sys/top/udi/_rt_s1_31_0_/cregister/cregister/clk_out1
    SLICE_X35Y30         FDRE                                         r  mfp_sys/top/udi/_rt_s1_31_0_/cregister/cregister/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  mfp_sys/top/udi/_rt_s1_31_0_/cregister/cregister/q_reg[3]/Q
                         net (fo=1, routed)           0.115    -0.226    mfp_sys/top/udi/_swp_lo_s2_31_0_/cregister/cregister/D[19]
    SLICE_X33Y30         FDRE                                         r  mfp_sys/top/udi/_swp_lo_s2_31_0_/cregister/cregister/q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.902    -0.250    mfp_sys/top/udi/_swp_lo_s2_31_0_/cregister/cregister/clk_out1
    SLICE_X33Y30         FDRE                                         r  mfp_sys/top/udi/_swp_lo_s2_31_0_/cregister/cregister/q_reg[19]/C
                         clock pessimism             -0.197    -0.448    
    SLICE_X33Y30         FDRE (Hold_fdre_C_D)         0.076    -0.372    mfp_sys/top/udi/_swp_lo_s2_31_0_/cregister/cregister/q_reg[19]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.145    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y18    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y19    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y0     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y1     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X3Y16    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X3Y17    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y26    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y27    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y15    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y16    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_7/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y18    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y18    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y20    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y20    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y19    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y19    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y18    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y18    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y20    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y20    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y20    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y20    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y20    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y20    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y19    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y19    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y18    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y18    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y18    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y18    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17  clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y2  clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.371ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.371ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.960ns  (logic 4.686ns (26.091%)  route 13.274ns (73.909%))
  Logic Levels:           23  (CARRY4=4 LUT2=2 LUT3=1 LUT4=3 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.784ns = ( 18.216 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.243ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.804    -2.243    mfp_sys/top/cpu/core/mmu/tlb_dtlb/clk_out1
    SLICE_X23Y21         FDRE                                         r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y21         FDRE (Prop_fdre_C_Q)         0.419    -1.824 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/Q
                         net (fo=4, routed)           0.880    -0.944    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/utlbentry_pipe_out[53]
    SLICE_X23Y21         LUT5 (Prop_lut5_I3_O)        0.299    -0.645 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__5/O
                         net (fo=1, routed)           0.592    -0.053    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__5_n_0
    SLICE_X24Y21         LUT4 (Prop_lut4_I3_O)        0.124     0.071 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__5/O
                         net (fo=1, routed)           0.000     0.071    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0_0[0]
    SLICE_X24Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.603 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.603    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.717 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0/CO[3]
                         net (fo=7, routed)           1.139     1.856    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_2
    SLICE_X18Y22         LUT6 (Prop_lut6_I3_O)        0.124     1.980 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3/O
                         net (fo=22, routed)          0.794     2.774    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3_n_0
    SLICE_X17Y21         LUT6 (Prop_lut6_I3_O)        0.124     2.898 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__12/O
                         net (fo=1, routed)           0.403     3.302    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__12_n_0
    SLICE_X17Y21         LUT4 (Prop_lut4_I0_O)        0.124     3.426 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_1__38/O
                         net (fo=12, routed)          0.783     4.209    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[36]_0
    SLICE_X20Y22         LUT6 (Prop_lut6_I3_O)        0.124     4.333 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.333    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X20Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.865 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.865    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.022 f  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.595     5.617    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X26Y21         LUT3 (Prop_lut3_I0_O)        0.329     5.946 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__24/O
                         net (fo=2, routed)           0.449     6.395    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__24_n_0
    SLICE_X28Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.519 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.159     6.677    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X28Y21         LUT6 (Prop_lut6_I5_O)        0.124     6.801 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.444     7.245    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[0]_1
    SLICE_X30Y21         LUT4 (Prop_lut4_I3_O)        0.124     7.369 f  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.452     7.821    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_7
    SLICE_X30Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.945 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=44, routed)          0.841     8.786    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mmu_dcmode[0]
    SLICE_X34Y13         LUT2 (Prop_lut2_I1_O)        0.116     8.902 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[0]_i_1__358/O
                         net (fo=2, routed)           0.511     9.412    mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/dcc_excached
    SLICE_X30Y10         LUT6 (Prop_lut6_I5_O)        0.328     9.740 f  mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/q[55]_i_2__0/O
                         net (fo=4, routed)           0.882    10.622    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/biu_wtbf
    SLICE_X41Y13         LUT5 (Prop_lut5_I2_O)        0.124    10.746 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_4__91/O
                         net (fo=2, routed)           0.442    11.188    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q_reg[0]_3
    SLICE_X45Y13         LUT5 (Prop_lut5_I0_O)        0.124    11.312 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_11__16/O
                         net (fo=2, routed)           0.554    11.866    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_61
    SLICE_X45Y14         LUT6 (Prop_lut6_I4_O)        0.124    11.990 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_4__62/O
                         net (fo=7, routed)           0.720    12.710    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_1
    SLICE_X48Y18         LUT6 (Prop_lut6_I4_O)        0.124    12.834 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_1__306/O
                         net (fo=2, routed)           0.688    13.522    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/dsync_e
    SLICE_X48Y18         LUT6 (Prop_lut6_I3_O)        0.124    13.646 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/mem_reg_i_49/O
                         net (fo=8, routed)           0.943    14.590    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/dcc_dwstb
    SLICE_X61Y20         LUT2 (Prop_lut2_I0_O)        0.124    14.714 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/mem_reg_i_1__11/O
                         net (fo=2, routed)           1.004    15.717    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg_0[0]
    RAMB18_X2Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.754    18.216    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/clk_out1
    RAMB18_X2Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism             -0.493    17.723    
                         clock uncertainty           -0.103    17.620    
    RAMB18_X2Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    17.088    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         17.088    
                         arrival time                         -15.717    
  -------------------------------------------------------------------
                         slack                                  1.371    

Slack (MET) :             1.371ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.960ns  (logic 4.686ns (26.091%)  route 13.274ns (73.909%))
  Logic Levels:           23  (CARRY4=4 LUT2=2 LUT3=1 LUT4=3 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.784ns = ( 18.216 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.243ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.804    -2.243    mfp_sys/top/cpu/core/mmu/tlb_dtlb/clk_out1
    SLICE_X23Y21         FDRE                                         r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y21         FDRE (Prop_fdre_C_Q)         0.419    -1.824 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/Q
                         net (fo=4, routed)           0.880    -0.944    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/utlbentry_pipe_out[53]
    SLICE_X23Y21         LUT5 (Prop_lut5_I3_O)        0.299    -0.645 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__5/O
                         net (fo=1, routed)           0.592    -0.053    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__5_n_0
    SLICE_X24Y21         LUT4 (Prop_lut4_I3_O)        0.124     0.071 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__5/O
                         net (fo=1, routed)           0.000     0.071    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0_0[0]
    SLICE_X24Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.603 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.603    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.717 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0/CO[3]
                         net (fo=7, routed)           1.139     1.856    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_2
    SLICE_X18Y22         LUT6 (Prop_lut6_I3_O)        0.124     1.980 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3/O
                         net (fo=22, routed)          0.794     2.774    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3_n_0
    SLICE_X17Y21         LUT6 (Prop_lut6_I3_O)        0.124     2.898 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__12/O
                         net (fo=1, routed)           0.403     3.302    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__12_n_0
    SLICE_X17Y21         LUT4 (Prop_lut4_I0_O)        0.124     3.426 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_1__38/O
                         net (fo=12, routed)          0.783     4.209    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[36]_0
    SLICE_X20Y22         LUT6 (Prop_lut6_I3_O)        0.124     4.333 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.333    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X20Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.865 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.865    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.022 f  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.595     5.617    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X26Y21         LUT3 (Prop_lut3_I0_O)        0.329     5.946 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__24/O
                         net (fo=2, routed)           0.449     6.395    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__24_n_0
    SLICE_X28Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.519 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.159     6.677    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X28Y21         LUT6 (Prop_lut6_I5_O)        0.124     6.801 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.444     7.245    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[0]_1
    SLICE_X30Y21         LUT4 (Prop_lut4_I3_O)        0.124     7.369 f  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.452     7.821    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_7
    SLICE_X30Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.945 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=44, routed)          0.841     8.786    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mmu_dcmode[0]
    SLICE_X34Y13         LUT2 (Prop_lut2_I1_O)        0.116     8.902 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[0]_i_1__358/O
                         net (fo=2, routed)           0.511     9.412    mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/dcc_excached
    SLICE_X30Y10         LUT6 (Prop_lut6_I5_O)        0.328     9.740 f  mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/q[55]_i_2__0/O
                         net (fo=4, routed)           0.882    10.622    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/biu_wtbf
    SLICE_X41Y13         LUT5 (Prop_lut5_I2_O)        0.124    10.746 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_4__91/O
                         net (fo=2, routed)           0.442    11.188    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q_reg[0]_3
    SLICE_X45Y13         LUT5 (Prop_lut5_I0_O)        0.124    11.312 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_11__16/O
                         net (fo=2, routed)           0.554    11.866    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_61
    SLICE_X45Y14         LUT6 (Prop_lut6_I4_O)        0.124    11.990 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_4__62/O
                         net (fo=7, routed)           0.720    12.710    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_1
    SLICE_X48Y18         LUT6 (Prop_lut6_I4_O)        0.124    12.834 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_1__306/O
                         net (fo=2, routed)           0.688    13.522    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/dsync_e
    SLICE_X48Y18         LUT6 (Prop_lut6_I3_O)        0.124    13.646 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/mem_reg_i_49/O
                         net (fo=8, routed)           0.943    14.590    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/dcc_dwstb
    SLICE_X61Y20         LUT2 (Prop_lut2_I0_O)        0.124    14.714 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/mem_reg_i_1__11/O
                         net (fo=2, routed)           1.004    15.717    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg_0[0]
    RAMB18_X2Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.754    18.216    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/clk_out1
    RAMB18_X2Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism             -0.493    17.723    
                         clock uncertainty           -0.103    17.620    
    RAMB18_X2Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    17.088    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         17.088    
                         arrival time                         -15.717    
  -------------------------------------------------------------------
                         slack                                  1.371    

Slack (MET) :             1.445ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.838ns  (logic 4.686ns (26.270%)  route 13.152ns (73.730%))
  Logic Levels:           23  (CARRY4=4 LUT2=2 LUT3=1 LUT4=3 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.832ns = ( 18.168 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.243ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.804    -2.243    mfp_sys/top/cpu/core/mmu/tlb_dtlb/clk_out1
    SLICE_X23Y21         FDRE                                         r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y21         FDRE (Prop_fdre_C_Q)         0.419    -1.824 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/Q
                         net (fo=4, routed)           0.880    -0.944    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/utlbentry_pipe_out[53]
    SLICE_X23Y21         LUT5 (Prop_lut5_I3_O)        0.299    -0.645 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__5/O
                         net (fo=1, routed)           0.592    -0.053    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__5_n_0
    SLICE_X24Y21         LUT4 (Prop_lut4_I3_O)        0.124     0.071 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__5/O
                         net (fo=1, routed)           0.000     0.071    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0_0[0]
    SLICE_X24Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.603 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.603    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.717 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0/CO[3]
                         net (fo=7, routed)           1.139     1.856    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_2
    SLICE_X18Y22         LUT6 (Prop_lut6_I3_O)        0.124     1.980 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3/O
                         net (fo=22, routed)          0.794     2.774    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3_n_0
    SLICE_X17Y21         LUT6 (Prop_lut6_I3_O)        0.124     2.898 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__12/O
                         net (fo=1, routed)           0.403     3.302    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__12_n_0
    SLICE_X17Y21         LUT4 (Prop_lut4_I0_O)        0.124     3.426 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_1__38/O
                         net (fo=12, routed)          0.783     4.209    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[36]_0
    SLICE_X20Y22         LUT6 (Prop_lut6_I3_O)        0.124     4.333 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.333    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X20Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.865 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.865    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.022 f  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.595     5.617    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X26Y21         LUT3 (Prop_lut3_I0_O)        0.329     5.946 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__24/O
                         net (fo=2, routed)           0.449     6.395    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__24_n_0
    SLICE_X28Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.519 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.159     6.677    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X28Y21         LUT6 (Prop_lut6_I5_O)        0.124     6.801 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.444     7.245    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[0]_1
    SLICE_X30Y21         LUT4 (Prop_lut4_I3_O)        0.124     7.369 f  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.452     7.821    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_7
    SLICE_X30Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.945 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=44, routed)          0.841     8.786    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mmu_dcmode[0]
    SLICE_X34Y13         LUT2 (Prop_lut2_I1_O)        0.116     8.902 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[0]_i_1__358/O
                         net (fo=2, routed)           0.511     9.412    mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/dcc_excached
    SLICE_X30Y10         LUT6 (Prop_lut6_I5_O)        0.328     9.740 f  mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/q[55]_i_2__0/O
                         net (fo=4, routed)           0.882    10.622    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/biu_wtbf
    SLICE_X41Y13         LUT5 (Prop_lut5_I2_O)        0.124    10.746 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_4__91/O
                         net (fo=2, routed)           0.442    11.188    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q_reg[0]_3
    SLICE_X45Y13         LUT5 (Prop_lut5_I0_O)        0.124    11.312 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_11__16/O
                         net (fo=2, routed)           0.554    11.866    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_61
    SLICE_X45Y14         LUT6 (Prop_lut6_I4_O)        0.124    11.990 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_4__62/O
                         net (fo=7, routed)           0.720    12.710    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_1
    SLICE_X48Y18         LUT6 (Prop_lut6_I4_O)        0.124    12.834 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_1__306/O
                         net (fo=2, routed)           0.688    13.522    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/dsync_e
    SLICE_X48Y18         LUT6 (Prop_lut6_I3_O)        0.124    13.646 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/mem_reg_i_49/O
                         net (fo=8, routed)           1.144    14.790    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/dcc_dwstb
    SLICE_X63Y26         LUT2 (Prop_lut2_I0_O)        0.124    14.914 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/mem_reg_i_1__8/O
                         net (fo=2, routed)           0.681    15.595    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg_0[0]
    RAMB18_X1Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.706    18.168    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/clk_out1
    RAMB18_X1Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/CLKARDCLK
                         clock pessimism             -0.493    17.675    
                         clock uncertainty           -0.103    17.572    
    RAMB18_X1Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    17.040    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg
  -------------------------------------------------------------------
                         required time                         17.040    
                         arrival time                         -15.595    
  -------------------------------------------------------------------
                         slack                                  1.445    

Slack (MET) :             1.457ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.874ns  (logic 4.686ns (26.217%)  route 13.188ns (73.783%))
  Logic Levels:           23  (CARRY4=4 LUT2=2 LUT3=1 LUT4=3 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.784ns = ( 18.216 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.243ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.804    -2.243    mfp_sys/top/cpu/core/mmu/tlb_dtlb/clk_out1
    SLICE_X23Y21         FDRE                                         r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y21         FDRE (Prop_fdre_C_Q)         0.419    -1.824 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/Q
                         net (fo=4, routed)           0.880    -0.944    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/utlbentry_pipe_out[53]
    SLICE_X23Y21         LUT5 (Prop_lut5_I3_O)        0.299    -0.645 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__5/O
                         net (fo=1, routed)           0.592    -0.053    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__5_n_0
    SLICE_X24Y21         LUT4 (Prop_lut4_I3_O)        0.124     0.071 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__5/O
                         net (fo=1, routed)           0.000     0.071    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0_0[0]
    SLICE_X24Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.603 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.603    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.717 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0/CO[3]
                         net (fo=7, routed)           1.139     1.856    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_2
    SLICE_X18Y22         LUT6 (Prop_lut6_I3_O)        0.124     1.980 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3/O
                         net (fo=22, routed)          0.794     2.774    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3_n_0
    SLICE_X17Y21         LUT6 (Prop_lut6_I3_O)        0.124     2.898 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__12/O
                         net (fo=1, routed)           0.403     3.302    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__12_n_0
    SLICE_X17Y21         LUT4 (Prop_lut4_I0_O)        0.124     3.426 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_1__38/O
                         net (fo=12, routed)          0.783     4.209    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[36]_0
    SLICE_X20Y22         LUT6 (Prop_lut6_I3_O)        0.124     4.333 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.333    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X20Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.865 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.865    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.022 f  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.595     5.617    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X26Y21         LUT3 (Prop_lut3_I0_O)        0.329     5.946 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__24/O
                         net (fo=2, routed)           0.449     6.395    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__24_n_0
    SLICE_X28Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.519 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.159     6.677    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X28Y21         LUT6 (Prop_lut6_I5_O)        0.124     6.801 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.444     7.245    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[0]_1
    SLICE_X30Y21         LUT4 (Prop_lut4_I3_O)        0.124     7.369 f  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.452     7.821    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_7
    SLICE_X30Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.945 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=44, routed)          0.841     8.786    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mmu_dcmode[0]
    SLICE_X34Y13         LUT2 (Prop_lut2_I1_O)        0.116     8.902 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[0]_i_1__358/O
                         net (fo=2, routed)           0.511     9.412    mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/dcc_excached
    SLICE_X30Y10         LUT6 (Prop_lut6_I5_O)        0.328     9.740 f  mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/q[55]_i_2__0/O
                         net (fo=4, routed)           0.882    10.622    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/biu_wtbf
    SLICE_X41Y13         LUT5 (Prop_lut5_I2_O)        0.124    10.746 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_4__91/O
                         net (fo=2, routed)           0.442    11.188    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q_reg[0]_3
    SLICE_X45Y13         LUT5 (Prop_lut5_I0_O)        0.124    11.312 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_11__16/O
                         net (fo=2, routed)           0.554    11.866    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_61
    SLICE_X45Y14         LUT6 (Prop_lut6_I4_O)        0.124    11.990 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_4__62/O
                         net (fo=7, routed)           0.720    12.710    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_1
    SLICE_X48Y18         LUT6 (Prop_lut6_I4_O)        0.124    12.834 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_1__306/O
                         net (fo=2, routed)           0.688    13.522    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/dsync_e
    SLICE_X48Y18         LUT6 (Prop_lut6_I3_O)        0.124    13.646 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/mem_reg_i_49/O
                         net (fo=8, routed)           1.265    14.912    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/dcc_dwstb
    SLICE_X71Y20         LUT2 (Prop_lut2_I0_O)        0.124    15.036 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/mem_reg_i_9__7/O
                         net (fo=2, routed)           0.595    15.631    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg_0[0]
    RAMB18_X2Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.754    18.216    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/clk_out1
    RAMB18_X2Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/CLKARDCLK
                         clock pessimism             -0.493    17.723    
                         clock uncertainty           -0.103    17.620    
    RAMB18_X2Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    17.088    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         17.088    
                         arrival time                         -15.631    
  -------------------------------------------------------------------
                         slack                                  1.457    

Slack (MET) :             1.457ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.874ns  (logic 4.686ns (26.217%)  route 13.188ns (73.783%))
  Logic Levels:           23  (CARRY4=4 LUT2=2 LUT3=1 LUT4=3 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.784ns = ( 18.216 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.243ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.804    -2.243    mfp_sys/top/cpu/core/mmu/tlb_dtlb/clk_out1
    SLICE_X23Y21         FDRE                                         r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y21         FDRE (Prop_fdre_C_Q)         0.419    -1.824 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/Q
                         net (fo=4, routed)           0.880    -0.944    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/utlbentry_pipe_out[53]
    SLICE_X23Y21         LUT5 (Prop_lut5_I3_O)        0.299    -0.645 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__5/O
                         net (fo=1, routed)           0.592    -0.053    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__5_n_0
    SLICE_X24Y21         LUT4 (Prop_lut4_I3_O)        0.124     0.071 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__5/O
                         net (fo=1, routed)           0.000     0.071    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0_0[0]
    SLICE_X24Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.603 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.603    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.717 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0/CO[3]
                         net (fo=7, routed)           1.139     1.856    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_2
    SLICE_X18Y22         LUT6 (Prop_lut6_I3_O)        0.124     1.980 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3/O
                         net (fo=22, routed)          0.794     2.774    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3_n_0
    SLICE_X17Y21         LUT6 (Prop_lut6_I3_O)        0.124     2.898 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__12/O
                         net (fo=1, routed)           0.403     3.302    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__12_n_0
    SLICE_X17Y21         LUT4 (Prop_lut4_I0_O)        0.124     3.426 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_1__38/O
                         net (fo=12, routed)          0.783     4.209    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[36]_0
    SLICE_X20Y22         LUT6 (Prop_lut6_I3_O)        0.124     4.333 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.333    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X20Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.865 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.865    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.022 f  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.595     5.617    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X26Y21         LUT3 (Prop_lut3_I0_O)        0.329     5.946 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__24/O
                         net (fo=2, routed)           0.449     6.395    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__24_n_0
    SLICE_X28Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.519 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.159     6.677    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X28Y21         LUT6 (Prop_lut6_I5_O)        0.124     6.801 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.444     7.245    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[0]_1
    SLICE_X30Y21         LUT4 (Prop_lut4_I3_O)        0.124     7.369 f  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.452     7.821    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_7
    SLICE_X30Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.945 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=44, routed)          0.841     8.786    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mmu_dcmode[0]
    SLICE_X34Y13         LUT2 (Prop_lut2_I1_O)        0.116     8.902 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[0]_i_1__358/O
                         net (fo=2, routed)           0.511     9.412    mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/dcc_excached
    SLICE_X30Y10         LUT6 (Prop_lut6_I5_O)        0.328     9.740 f  mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/q[55]_i_2__0/O
                         net (fo=4, routed)           0.882    10.622    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/biu_wtbf
    SLICE_X41Y13         LUT5 (Prop_lut5_I2_O)        0.124    10.746 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_4__91/O
                         net (fo=2, routed)           0.442    11.188    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q_reg[0]_3
    SLICE_X45Y13         LUT5 (Prop_lut5_I0_O)        0.124    11.312 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_11__16/O
                         net (fo=2, routed)           0.554    11.866    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_61
    SLICE_X45Y14         LUT6 (Prop_lut6_I4_O)        0.124    11.990 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_4__62/O
                         net (fo=7, routed)           0.720    12.710    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_1
    SLICE_X48Y18         LUT6 (Prop_lut6_I4_O)        0.124    12.834 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_1__306/O
                         net (fo=2, routed)           0.688    13.522    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/dsync_e
    SLICE_X48Y18         LUT6 (Prop_lut6_I3_O)        0.124    13.646 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/mem_reg_i_49/O
                         net (fo=8, routed)           1.265    14.912    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/dcc_dwstb
    SLICE_X71Y20         LUT2 (Prop_lut2_I0_O)        0.124    15.036 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/mem_reg_i_9__7/O
                         net (fo=2, routed)           0.595    15.631    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg_0[0]
    RAMB18_X2Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.754    18.216    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/clk_out1
    RAMB18_X2Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/CLKARDCLK
                         clock pessimism             -0.493    17.723    
                         clock uncertainty           -0.103    17.620    
    RAMB18_X2Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    17.088    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         17.088    
                         arrival time                         -15.631    
  -------------------------------------------------------------------
                         slack                                  1.457    

Slack (MET) :             1.502ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.834ns  (logic 4.686ns (26.276%)  route 13.148ns (73.724%))
  Logic Levels:           23  (CARRY4=4 LUT2=2 LUT3=1 LUT4=3 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.779ns = ( 18.221 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.243ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.804    -2.243    mfp_sys/top/cpu/core/mmu/tlb_dtlb/clk_out1
    SLICE_X23Y21         FDRE                                         r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y21         FDRE (Prop_fdre_C_Q)         0.419    -1.824 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/Q
                         net (fo=4, routed)           0.880    -0.944    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/utlbentry_pipe_out[53]
    SLICE_X23Y21         LUT5 (Prop_lut5_I3_O)        0.299    -0.645 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__5/O
                         net (fo=1, routed)           0.592    -0.053    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__5_n_0
    SLICE_X24Y21         LUT4 (Prop_lut4_I3_O)        0.124     0.071 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__5/O
                         net (fo=1, routed)           0.000     0.071    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0_0[0]
    SLICE_X24Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.603 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.603    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.717 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0/CO[3]
                         net (fo=7, routed)           1.139     1.856    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_2
    SLICE_X18Y22         LUT6 (Prop_lut6_I3_O)        0.124     1.980 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3/O
                         net (fo=22, routed)          0.794     2.774    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3_n_0
    SLICE_X17Y21         LUT6 (Prop_lut6_I3_O)        0.124     2.898 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__12/O
                         net (fo=1, routed)           0.403     3.302    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__12_n_0
    SLICE_X17Y21         LUT4 (Prop_lut4_I0_O)        0.124     3.426 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_1__38/O
                         net (fo=12, routed)          0.783     4.209    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[36]_0
    SLICE_X20Y22         LUT6 (Prop_lut6_I3_O)        0.124     4.333 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.333    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X20Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.865 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.865    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.022 f  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.595     5.617    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X26Y21         LUT3 (Prop_lut3_I0_O)        0.329     5.946 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__24/O
                         net (fo=2, routed)           0.449     6.395    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__24_n_0
    SLICE_X28Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.519 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.159     6.677    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X28Y21         LUT6 (Prop_lut6_I5_O)        0.124     6.801 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.444     7.245    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[0]_1
    SLICE_X30Y21         LUT4 (Prop_lut4_I3_O)        0.124     7.369 f  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.452     7.821    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_7
    SLICE_X30Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.945 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=44, routed)          0.841     8.786    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mmu_dcmode[0]
    SLICE_X34Y13         LUT2 (Prop_lut2_I1_O)        0.116     8.902 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[0]_i_1__358/O
                         net (fo=2, routed)           0.511     9.412    mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/dcc_excached
    SLICE_X30Y10         LUT6 (Prop_lut6_I5_O)        0.328     9.740 f  mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/q[55]_i_2__0/O
                         net (fo=4, routed)           0.882    10.622    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/biu_wtbf
    SLICE_X41Y13         LUT5 (Prop_lut5_I2_O)        0.124    10.746 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_4__91/O
                         net (fo=2, routed)           0.442    11.188    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q_reg[0]_3
    SLICE_X45Y13         LUT5 (Prop_lut5_I0_O)        0.124    11.312 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_11__16/O
                         net (fo=2, routed)           0.554    11.866    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_61
    SLICE_X45Y14         LUT6 (Prop_lut6_I4_O)        0.124    11.990 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_4__62/O
                         net (fo=7, routed)           0.720    12.710    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_1
    SLICE_X48Y18         LUT6 (Prop_lut6_I4_O)        0.124    12.834 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_1__306/O
                         net (fo=2, routed)           0.688    13.522    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/dsync_e
    SLICE_X48Y18         LUT6 (Prop_lut6_I3_O)        0.124    13.646 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/mem_reg_i_49/O
                         net (fo=8, routed)           1.095    14.741    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/dcc_dwstb
    SLICE_X71Y17         LUT2 (Prop_lut2_I0_O)        0.124    14.865 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/mem_reg_i_1__9/O
                         net (fo=2, routed)           0.726    15.591    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg_0[0]
    RAMB18_X2Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.759    18.221    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/clk_out1
    RAMB18_X2Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism             -0.493    17.728    
                         clock uncertainty           -0.103    17.625    
    RAMB18_X2Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    17.093    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         17.093    
                         arrival time                         -15.591    
  -------------------------------------------------------------------
                         slack                                  1.502    

Slack (MET) :             1.517ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.555ns  (logic 4.679ns (26.653%)  route 12.876ns (73.347%))
  Logic Levels:           23  (CARRY4=4 LUT2=2 LUT3=1 LUT4=3 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.835ns = ( 18.165 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.243ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.804    -2.243    mfp_sys/top/cpu/core/mmu/tlb_dtlb/clk_out1
    SLICE_X23Y21         FDRE                                         r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y21         FDRE (Prop_fdre_C_Q)         0.419    -1.824 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/Q
                         net (fo=4, routed)           0.880    -0.944    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/utlbentry_pipe_out[53]
    SLICE_X23Y21         LUT5 (Prop_lut5_I3_O)        0.299    -0.645 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__5/O
                         net (fo=1, routed)           0.592    -0.053    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__5_n_0
    SLICE_X24Y21         LUT4 (Prop_lut4_I3_O)        0.124     0.071 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__5/O
                         net (fo=1, routed)           0.000     0.071    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0_0[0]
    SLICE_X24Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.603 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.603    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.717 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0/CO[3]
                         net (fo=7, routed)           1.139     1.856    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_2
    SLICE_X18Y22         LUT6 (Prop_lut6_I3_O)        0.124     1.980 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3/O
                         net (fo=22, routed)          0.794     2.774    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3_n_0
    SLICE_X17Y21         LUT6 (Prop_lut6_I3_O)        0.124     2.898 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__12/O
                         net (fo=1, routed)           0.403     3.302    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__12_n_0
    SLICE_X17Y21         LUT4 (Prop_lut4_I0_O)        0.124     3.426 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_1__38/O
                         net (fo=12, routed)          0.783     4.209    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[36]_0
    SLICE_X20Y22         LUT6 (Prop_lut6_I3_O)        0.124     4.333 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.333    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X20Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.865 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.865    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.022 f  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.595     5.617    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X26Y21         LUT3 (Prop_lut3_I0_O)        0.329     5.946 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__24/O
                         net (fo=2, routed)           0.449     6.395    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__24_n_0
    SLICE_X28Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.519 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.159     6.677    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X28Y21         LUT6 (Prop_lut6_I5_O)        0.124     6.801 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.444     7.245    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[0]_1
    SLICE_X30Y21         LUT4 (Prop_lut4_I3_O)        0.124     7.369 f  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.452     7.821    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_7
    SLICE_X30Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.945 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=44, routed)          0.841     8.786    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mmu_dcmode[0]
    SLICE_X34Y13         LUT2 (Prop_lut2_I1_O)        0.116     8.902 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[0]_i_1__358/O
                         net (fo=2, routed)           0.511     9.412    mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/dcc_excached
    SLICE_X30Y10         LUT6 (Prop_lut6_I5_O)        0.328     9.740 f  mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/q[55]_i_2__0/O
                         net (fo=4, routed)           0.882    10.622    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/biu_wtbf
    SLICE_X41Y13         LUT5 (Prop_lut5_I2_O)        0.124    10.746 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_4__91/O
                         net (fo=2, routed)           0.442    11.188    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q_reg[0]_3
    SLICE_X45Y13         LUT5 (Prop_lut5_I0_O)        0.124    11.312 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_11__16/O
                         net (fo=2, routed)           0.554    11.866    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_61
    SLICE_X45Y14         LUT6 (Prop_lut6_I4_O)        0.124    11.990 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_4__62/O
                         net (fo=7, routed)           0.720    12.710    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_1
    SLICE_X48Y18         LUT6 (Prop_lut6_I4_O)        0.124    12.834 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_1__306/O
                         net (fo=2, routed)           0.688    13.522    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/dsync_e
    SLICE_X48Y18         LUT6 (Prop_lut6_I3_O)        0.124    13.646 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/mem_reg_i_49/O
                         net (fo=8, routed)           0.943    14.590    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/dcc_dwstb
    SLICE_X61Y20         LUT2 (Prop_lut2_I0_O)        0.117    14.707 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/mem_reg_i_9__6/O
                         net (fo=2, routed)           0.606    15.312    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg_0[0]
    RAMB18_X1Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.703    18.165    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/clk_out1
    RAMB18_X1Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism             -0.493    17.672    
                         clock uncertainty           -0.103    17.569    
    RAMB18_X1Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.740    16.829    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         16.829    
                         arrival time                         -15.312    
  -------------------------------------------------------------------
                         slack                                  1.517    

Slack (MET) :             1.517ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.555ns  (logic 4.679ns (26.653%)  route 12.876ns (73.347%))
  Logic Levels:           23  (CARRY4=4 LUT2=2 LUT3=1 LUT4=3 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.835ns = ( 18.165 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.243ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.804    -2.243    mfp_sys/top/cpu/core/mmu/tlb_dtlb/clk_out1
    SLICE_X23Y21         FDRE                                         r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y21         FDRE (Prop_fdre_C_Q)         0.419    -1.824 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/Q
                         net (fo=4, routed)           0.880    -0.944    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/utlbentry_pipe_out[53]
    SLICE_X23Y21         LUT5 (Prop_lut5_I3_O)        0.299    -0.645 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__5/O
                         net (fo=1, routed)           0.592    -0.053    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__5_n_0
    SLICE_X24Y21         LUT4 (Prop_lut4_I3_O)        0.124     0.071 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__5/O
                         net (fo=1, routed)           0.000     0.071    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0_0[0]
    SLICE_X24Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.603 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.603    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.717 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0/CO[3]
                         net (fo=7, routed)           1.139     1.856    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_2
    SLICE_X18Y22         LUT6 (Prop_lut6_I3_O)        0.124     1.980 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3/O
                         net (fo=22, routed)          0.794     2.774    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3_n_0
    SLICE_X17Y21         LUT6 (Prop_lut6_I3_O)        0.124     2.898 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__12/O
                         net (fo=1, routed)           0.403     3.302    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__12_n_0
    SLICE_X17Y21         LUT4 (Prop_lut4_I0_O)        0.124     3.426 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_1__38/O
                         net (fo=12, routed)          0.783     4.209    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[36]_0
    SLICE_X20Y22         LUT6 (Prop_lut6_I3_O)        0.124     4.333 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.333    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X20Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.865 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.865    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.022 f  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.595     5.617    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X26Y21         LUT3 (Prop_lut3_I0_O)        0.329     5.946 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__24/O
                         net (fo=2, routed)           0.449     6.395    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__24_n_0
    SLICE_X28Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.519 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.159     6.677    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X28Y21         LUT6 (Prop_lut6_I5_O)        0.124     6.801 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.444     7.245    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[0]_1
    SLICE_X30Y21         LUT4 (Prop_lut4_I3_O)        0.124     7.369 f  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.452     7.821    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_7
    SLICE_X30Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.945 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=44, routed)          0.841     8.786    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mmu_dcmode[0]
    SLICE_X34Y13         LUT2 (Prop_lut2_I1_O)        0.116     8.902 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[0]_i_1__358/O
                         net (fo=2, routed)           0.511     9.412    mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/dcc_excached
    SLICE_X30Y10         LUT6 (Prop_lut6_I5_O)        0.328     9.740 f  mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/q[55]_i_2__0/O
                         net (fo=4, routed)           0.882    10.622    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/biu_wtbf
    SLICE_X41Y13         LUT5 (Prop_lut5_I2_O)        0.124    10.746 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_4__91/O
                         net (fo=2, routed)           0.442    11.188    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q_reg[0]_3
    SLICE_X45Y13         LUT5 (Prop_lut5_I0_O)        0.124    11.312 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_11__16/O
                         net (fo=2, routed)           0.554    11.866    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_61
    SLICE_X45Y14         LUT6 (Prop_lut6_I4_O)        0.124    11.990 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_4__62/O
                         net (fo=7, routed)           0.720    12.710    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_1
    SLICE_X48Y18         LUT6 (Prop_lut6_I4_O)        0.124    12.834 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_1__306/O
                         net (fo=2, routed)           0.688    13.522    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/dsync_e
    SLICE_X48Y18         LUT6 (Prop_lut6_I3_O)        0.124    13.646 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/mem_reg_i_49/O
                         net (fo=8, routed)           0.943    14.590    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/dcc_dwstb
    SLICE_X61Y20         LUT2 (Prop_lut2_I0_O)        0.117    14.707 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/mem_reg_i_9__6/O
                         net (fo=2, routed)           0.606    15.312    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg_0[0]
    RAMB18_X1Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.703    18.165    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/clk_out1
    RAMB18_X1Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism             -0.493    17.672    
                         clock uncertainty           -0.103    17.569    
    RAMB18_X1Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.740    16.829    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         16.829    
                         arrival time                         -15.312    
  -------------------------------------------------------------------
                         slack                                  1.517    

Slack (MET) :             1.565ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.771ns  (logic 4.686ns (26.369%)  route 13.085ns (73.631%))
  Logic Levels:           23  (CARRY4=4 LUT2=2 LUT3=1 LUT4=3 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.779ns = ( 18.221 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.243ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.804    -2.243    mfp_sys/top/cpu/core/mmu/tlb_dtlb/clk_out1
    SLICE_X23Y21         FDRE                                         r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y21         FDRE (Prop_fdre_C_Q)         0.419    -1.824 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/Q
                         net (fo=4, routed)           0.880    -0.944    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/utlbentry_pipe_out[53]
    SLICE_X23Y21         LUT5 (Prop_lut5_I3_O)        0.299    -0.645 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__5/O
                         net (fo=1, routed)           0.592    -0.053    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__5_n_0
    SLICE_X24Y21         LUT4 (Prop_lut4_I3_O)        0.124     0.071 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__5/O
                         net (fo=1, routed)           0.000     0.071    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0_0[0]
    SLICE_X24Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.603 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.603    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.717 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0/CO[3]
                         net (fo=7, routed)           1.139     1.856    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_2
    SLICE_X18Y22         LUT6 (Prop_lut6_I3_O)        0.124     1.980 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3/O
                         net (fo=22, routed)          0.794     2.774    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3_n_0
    SLICE_X17Y21         LUT6 (Prop_lut6_I3_O)        0.124     2.898 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__12/O
                         net (fo=1, routed)           0.403     3.302    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__12_n_0
    SLICE_X17Y21         LUT4 (Prop_lut4_I0_O)        0.124     3.426 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_1__38/O
                         net (fo=12, routed)          0.783     4.209    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[36]_0
    SLICE_X20Y22         LUT6 (Prop_lut6_I3_O)        0.124     4.333 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.333    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X20Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.865 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.865    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.022 f  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.595     5.617    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X26Y21         LUT3 (Prop_lut3_I0_O)        0.329     5.946 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__24/O
                         net (fo=2, routed)           0.449     6.395    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__24_n_0
    SLICE_X28Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.519 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.159     6.677    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X28Y21         LUT6 (Prop_lut6_I5_O)        0.124     6.801 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.444     7.245    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[0]_1
    SLICE_X30Y21         LUT4 (Prop_lut4_I3_O)        0.124     7.369 f  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.452     7.821    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_7
    SLICE_X30Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.945 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=44, routed)          0.841     8.786    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mmu_dcmode[0]
    SLICE_X34Y13         LUT2 (Prop_lut2_I1_O)        0.116     8.902 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[0]_i_1__358/O
                         net (fo=2, routed)           0.511     9.412    mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/dcc_excached
    SLICE_X30Y10         LUT6 (Prop_lut6_I5_O)        0.328     9.740 f  mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/q[55]_i_2__0/O
                         net (fo=4, routed)           0.882    10.622    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/biu_wtbf
    SLICE_X41Y13         LUT5 (Prop_lut5_I2_O)        0.124    10.746 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_4__91/O
                         net (fo=2, routed)           0.442    11.188    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q_reg[0]_3
    SLICE_X45Y13         LUT5 (Prop_lut5_I0_O)        0.124    11.312 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_11__16/O
                         net (fo=2, routed)           0.554    11.866    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_61
    SLICE_X45Y14         LUT6 (Prop_lut6_I4_O)        0.124    11.990 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_4__62/O
                         net (fo=7, routed)           0.720    12.710    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_1
    SLICE_X48Y18         LUT6 (Prop_lut6_I4_O)        0.124    12.834 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_1__306/O
                         net (fo=2, routed)           0.688    13.522    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/dsync_e
    SLICE_X48Y18         LUT6 (Prop_lut6_I3_O)        0.124    13.646 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/mem_reg_i_49/O
                         net (fo=8, routed)           1.123    14.769    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/dcc_dwstb
    SLICE_X71Y17         LUT2 (Prop_lut2_I0_O)        0.124    14.893 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/mem_reg_i_9__5/O
                         net (fo=2, routed)           0.636    15.528    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg_0[0]
    RAMB18_X2Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.759    18.221    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_out1
    RAMB18_X2Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism             -0.493    17.728    
                         clock uncertainty           -0.103    17.625    
    RAMB18_X2Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    17.093    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         17.093    
                         arrival time                         -15.528    
  -------------------------------------------------------------------
                         slack                                  1.565    

Slack (MET) :             1.571ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.712ns  (logic 4.686ns (26.457%)  route 13.026ns (73.543%))
  Logic Levels:           23  (CARRY4=4 LUT2=2 LUT3=1 LUT4=3 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.832ns = ( 18.168 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.243ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.804    -2.243    mfp_sys/top/cpu/core/mmu/tlb_dtlb/clk_out1
    SLICE_X23Y21         FDRE                                         r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y21         FDRE (Prop_fdre_C_Q)         0.419    -1.824 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/Q
                         net (fo=4, routed)           0.880    -0.944    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/utlbentry_pipe_out[53]
    SLICE_X23Y21         LUT5 (Prop_lut5_I3_O)        0.299    -0.645 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__5/O
                         net (fo=1, routed)           0.592    -0.053    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__5_n_0
    SLICE_X24Y21         LUT4 (Prop_lut4_I3_O)        0.124     0.071 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__5/O
                         net (fo=1, routed)           0.000     0.071    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0_0[0]
    SLICE_X24Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.603 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.603    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.717 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0/CO[3]
                         net (fo=7, routed)           1.139     1.856    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_2
    SLICE_X18Y22         LUT6 (Prop_lut6_I3_O)        0.124     1.980 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3/O
                         net (fo=22, routed)          0.794     2.774    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3_n_0
    SLICE_X17Y21         LUT6 (Prop_lut6_I3_O)        0.124     2.898 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__12/O
                         net (fo=1, routed)           0.403     3.302    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__12_n_0
    SLICE_X17Y21         LUT4 (Prop_lut4_I0_O)        0.124     3.426 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_1__38/O
                         net (fo=12, routed)          0.783     4.209    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[36]_0
    SLICE_X20Y22         LUT6 (Prop_lut6_I3_O)        0.124     4.333 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.333    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X20Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.865 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.865    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.022 f  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.595     5.617    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X26Y21         LUT3 (Prop_lut3_I0_O)        0.329     5.946 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__24/O
                         net (fo=2, routed)           0.449     6.395    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__24_n_0
    SLICE_X28Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.519 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.159     6.677    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X28Y21         LUT6 (Prop_lut6_I5_O)        0.124     6.801 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.444     7.245    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[0]_1
    SLICE_X30Y21         LUT4 (Prop_lut4_I3_O)        0.124     7.369 f  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.452     7.821    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_7
    SLICE_X30Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.945 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=44, routed)          0.841     8.786    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mmu_dcmode[0]
    SLICE_X34Y13         LUT2 (Prop_lut2_I1_O)        0.116     8.902 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[0]_i_1__358/O
                         net (fo=2, routed)           0.511     9.412    mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/dcc_excached
    SLICE_X30Y10         LUT6 (Prop_lut6_I5_O)        0.328     9.740 f  mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/q[55]_i_2__0/O
                         net (fo=4, routed)           0.882    10.622    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/biu_wtbf
    SLICE_X41Y13         LUT5 (Prop_lut5_I2_O)        0.124    10.746 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_4__91/O
                         net (fo=2, routed)           0.442    11.188    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q_reg[0]_3
    SLICE_X45Y13         LUT5 (Prop_lut5_I0_O)        0.124    11.312 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_11__16/O
                         net (fo=2, routed)           0.554    11.866    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_61
    SLICE_X45Y14         LUT6 (Prop_lut6_I4_O)        0.124    11.990 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_4__62/O
                         net (fo=7, routed)           0.720    12.710    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_1
    SLICE_X48Y18         LUT6 (Prop_lut6_I4_O)        0.124    12.834 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_1__306/O
                         net (fo=2, routed)           0.688    13.522    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/dsync_e
    SLICE_X48Y18         LUT6 (Prop_lut6_I3_O)        0.124    13.646 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/mem_reg_i_49/O
                         net (fo=8, routed)           0.873    14.519    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/dcc_dwstb
    SLICE_X60Y21         LUT2 (Prop_lut2_I0_O)        0.124    14.643 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/mem_reg_i_18__4/O
                         net (fo=2, routed)           0.826    15.469    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg_0[0]
    RAMB18_X1Y10         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.706    18.168    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/clk_out1
    RAMB18_X1Y10         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism             -0.493    17.675    
                         clock uncertainty           -0.103    17.572    
    RAMB18_X1Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    17.040    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         17.040    
                         arrival time                         -15.469    
  -------------------------------------------------------------------
                         slack                                  1.571    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_31_24_/cregister/cregister/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.633    -0.479    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_31_24_/cregister/cregister/clk_out1
    SLICE_X63Y9          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_31_24_/cregister/cregister/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.338 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_31_24_/cregister/cregister/q_reg[1]/Q
                         net (fo=1, routed)           0.087    -0.251    mfp_sys/top/cpu/core/dcc/fb/_sb_to_fb_stb_reg/q_reg[31]_1[1]
    SLICE_X62Y9          LUT6 (Prop_lut6_I2_O)        0.045    -0.206 r  mfp_sys/top/cpu/core/dcc/fb/_sb_to_fb_stb_reg/q[25]_i_1__52/O
                         net (fo=1, routed)           0.000    -0.206    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/D[25]
    SLICE_X62Y9          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.908    -0.244    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/clk_out1
    SLICE_X62Y9          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[25]/C
                         clock pessimism             -0.221    -0.466    
    SLICE_X62Y9          FDRE (Hold_fdre_C_D)         0.120    -0.346    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[25]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_7_0_/cregister/cregister/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.631    -0.481    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_7_0_/cregister/cregister/clk_out1
    SLICE_X51Y5          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_7_0_/cregister/cregister/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.340 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_7_0_/cregister/cregister/q_reg[3]/Q
                         net (fo=1, routed)           0.087    -0.253    mfp_sys/top/cpu/core/dcc/fb/_sb_to_fb_stb_reg/Q[3]
    SLICE_X50Y5          LUT6 (Prop_lut6_I2_O)        0.045    -0.208 r  mfp_sys/top/cpu/core/dcc/fb/_sb_to_fb_stb_reg/q[3]_i_1__118/O
                         net (fo=1, routed)           0.000    -0.208    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/D[3]
    SLICE_X50Y5          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.905    -0.247    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/clk_out1
    SLICE_X50Y5          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[3]/C
                         clock pessimism             -0.220    -0.468    
    SLICE_X50Y5          FDRE (Hold_fdre_C_D)         0.120    -0.348    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_31_24_/cregister/cregister/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.631    -0.481    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_31_24_/cregister/cregister/clk_out1
    SLICE_X61Y8          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_31_24_/cregister/cregister/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.340 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_31_24_/cregister/cregister/q_reg[2]/Q
                         net (fo=1, routed)           0.087    -0.253    mfp_sys/top/cpu/core/dcc/fb/_sb_to_fb_stb_reg/q_reg[31]_5[2]
    SLICE_X60Y8          LUT6 (Prop_lut6_I2_O)        0.045    -0.208 r  mfp_sys/top/cpu/core/dcc/fb/_sb_to_fb_stb_reg/q[26]_i_1__83/O
                         net (fo=1, routed)           0.000    -0.208    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/D[26]
    SLICE_X60Y8          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.906    -0.246    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/clk_out1
    SLICE_X60Y8          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[26]/C
                         clock pessimism             -0.221    -0.468    
    SLICE_X60Y8          FDRE (Hold_fdre_C_D)         0.120    -0.348    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[26]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.664    -0.448    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/clk_out1
    SLICE_X7Y16          FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.307 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[14]/Q
                         net (fo=1, routed)           0.087    -0.220    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg_n_0_[14]
    SLICE_X6Y16          LUT3 (Prop_lut3_I0_O)        0.045    -0.175 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q[14]_i_1__37/O
                         net (fo=1, routed)           0.000    -0.175    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/D[14]
    SLICE_X6Y16          FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.939    -0.213    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/clk_out1
    SLICE_X6Y16          FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[14]/C
                         clock pessimism             -0.221    -0.435    
    SLICE_X6Y16          FDRE (Hold_fdre_C_D)         0.120    -0.315    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[14]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 mfp_sys/top/udi/_rs_s1_31_0_/cregister/cregister/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/udi/_swp_lo_s2_31_0_/cregister/cregister/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.063%)  route 0.115ns (44.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.253ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.625    -0.487    mfp_sys/top/udi/_rs_s1_31_0_/cregister/cregister/clk_out1
    SLICE_X43Y29         FDRE                                         r  mfp_sys/top/udi/_rs_s1_31_0_/cregister/cregister/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.346 r  mfp_sys/top/udi/_rs_s1_31_0_/cregister/cregister/q_reg[8]/Q
                         net (fo=1, routed)           0.115    -0.231    mfp_sys/top/udi/_swp_lo_s2_31_0_/cregister/cregister/D[8]
    SLICE_X41Y29         FDRE                                         r  mfp_sys/top/udi/_swp_lo_s2_31_0_/cregister/cregister/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.899    -0.253    mfp_sys/top/udi/_swp_lo_s2_31_0_/cregister/cregister/clk_out1
    SLICE_X41Y29         FDRE                                         r  mfp_sys/top/udi/_swp_lo_s2_31_0_/cregister/cregister/q_reg[8]/C
                         clock pessimism             -0.197    -0.451    
    SLICE_X41Y29         FDRE (Hold_fdre_C_D)         0.078    -0.373    mfp_sys/top/udi/_swp_lo_s2_31_0_/cregister/cregister/q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_reg_55_0_/cregister/cregister/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.692%)  route 0.099ns (41.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.241ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.637    -0.475    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_reg_55_0_/cregister/cregister/clk_out1
    SLICE_X11Y14         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_reg_55_0_/cregister/cregister/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_reg_55_0_/cregister/cregister/q_reg[12]/Q
                         net (fo=2, routed)           0.099    -0.234    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[39]_1[12]
    SLICE_X10Y14         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.911    -0.241    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/clk_out1
    SLICE_X10Y14         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[12]/C
                         clock pessimism             -0.220    -0.462    
    SLICE_X10Y14         FDRE (Hold_fdre_C_D)         0.085    -0.377    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[12]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/biu/_HWRITE/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/HWRITE_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.189ns (65.556%)  route 0.099ns (34.444%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.237ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.640    -0.472    mfp_sys/top/cpu/core/biu/_HWRITE/clk_out1
    SLICE_X11Y7          FDRE                                         r  mfp_sys/top/cpu/core/biu/_HWRITE/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.331 r  mfp_sys/top/cpu/core/biu/_HWRITE/q_reg[0]/Q
                         net (fo=11, routed)          0.099    -0.231    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HWRITE
    SLICE_X10Y7          LUT3 (Prop_lut3_I2_O)        0.048    -0.183 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HWRITE_d_i_1/O
                         net (fo=1, routed)           0.000    -0.183    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/HWRITE_d_reg_0
    SLICE_X10Y7          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/HWRITE_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.915    -0.237    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/clk_out1
    SLICE_X10Y7          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/HWRITE_d_reg/C
                         clock pessimism             -0.221    -0.459    
    SLICE_X10Y7          FDRE (Hold_fdre_C_D)         0.131    -0.328    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/HWRITE_d_reg
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_23_16_/cregister/cregister/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.698%)  route 0.115ns (38.302%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.630    -0.482    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_23_16_/cregister/cregister/clk_out1
    SLICE_X55Y5          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_23_16_/cregister/cregister/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_23_16_/cregister/cregister/q_reg[5]/Q
                         net (fo=1, routed)           0.115    -0.225    mfp_sys/top/cpu/core/dcc/fb/_sb_to_fb_stb_reg/q_reg[23]_0[5]
    SLICE_X56Y6          LUT6 (Prop_lut6_I2_O)        0.045    -0.180 r  mfp_sys/top/cpu/core/dcc/fb/_sb_to_fb_stb_reg/q[21]_i_1__58/O
                         net (fo=1, routed)           0.000    -0.180    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/D[21]
    SLICE_X56Y6          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.905    -0.247    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/clk_out1
    SLICE_X56Y6          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[21]/C
                         clock pessimism             -0.197    -0.445    
    SLICE_X56Y6          FDRE (Hold_fdre_C_D)         0.120    -0.325    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[21]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 mfp_sys/top/udi/_rt_s1_31_0_/cregister/cregister/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/udi/_swp_lo_s2_31_0_/cregister/cregister/q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.777%)  route 0.116ns (45.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.253ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.625    -0.487    mfp_sys/top/udi/_rt_s1_31_0_/cregister/cregister/clk_out1
    SLICE_X43Y29         FDRE                                         r  mfp_sys/top/udi/_rt_s1_31_0_/cregister/cregister/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.346 r  mfp_sys/top/udi/_rt_s1_31_0_/cregister/cregister/q_reg[8]/Q
                         net (fo=1, routed)           0.116    -0.229    mfp_sys/top/udi/_swp_lo_s2_31_0_/cregister/cregister/D[24]
    SLICE_X41Y29         FDRE                                         r  mfp_sys/top/udi/_swp_lo_s2_31_0_/cregister/cregister/q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.899    -0.253    mfp_sys/top/udi/_swp_lo_s2_31_0_/cregister/cregister/clk_out1
    SLICE_X41Y29         FDRE                                         r  mfp_sys/top/udi/_swp_lo_s2_31_0_/cregister/cregister/q_reg[24]/C
                         clock pessimism             -0.197    -0.451    
    SLICE_X41Y29         FDRE (Hold_fdre_C_D)         0.076    -0.375    mfp_sys/top/udi/_swp_lo_s2_31_0_/cregister/cregister/q_reg[24]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 mfp_sys/top/udi/_rt_s1_31_0_/cregister/cregister/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/udi/_swp_lo_s2_31_0_/cregister/cregister/q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.978%)  route 0.115ns (45.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.250ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.629    -0.483    mfp_sys/top/udi/_rt_s1_31_0_/cregister/cregister/clk_out1
    SLICE_X35Y30         FDRE                                         r  mfp_sys/top/udi/_rt_s1_31_0_/cregister/cregister/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  mfp_sys/top/udi/_rt_s1_31_0_/cregister/cregister/q_reg[3]/Q
                         net (fo=1, routed)           0.115    -0.226    mfp_sys/top/udi/_swp_lo_s2_31_0_/cregister/cregister/D[19]
    SLICE_X33Y30         FDRE                                         r  mfp_sys/top/udi/_swp_lo_s2_31_0_/cregister/cregister/q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.902    -0.250    mfp_sys/top/udi/_swp_lo_s2_31_0_/cregister/cregister/clk_out1
    SLICE_X33Y30         FDRE                                         r  mfp_sys/top/udi/_swp_lo_s2_31_0_/cregister/cregister/q_reg[19]/C
                         clock pessimism             -0.197    -0.448    
    SLICE_X33Y30         FDRE (Hold_fdre_C_D)         0.076    -0.372    mfp_sys/top/udi/_swp_lo_s2_31_0_/cregister/cregister/q_reg[19]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.145    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y18    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y19    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y0     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y1     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X3Y16    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X3Y17    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y26    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y27    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y15    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y16    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_7/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y18    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y18    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y20    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y20    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y19    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y19    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y18    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y18    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y20    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y20    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y20    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y20    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y20    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y20    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y19    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y19    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y18    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y18    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y18    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y18    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17  clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y2  clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.366ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.366ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.960ns  (logic 4.686ns (26.091%)  route 13.274ns (73.909%))
  Logic Levels:           23  (CARRY4=4 LUT2=2 LUT3=1 LUT4=3 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.784ns = ( 18.216 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.243ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.804    -2.243    mfp_sys/top/cpu/core/mmu/tlb_dtlb/clk_out1
    SLICE_X23Y21         FDRE                                         r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y21         FDRE (Prop_fdre_C_Q)         0.419    -1.824 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/Q
                         net (fo=4, routed)           0.880    -0.944    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/utlbentry_pipe_out[53]
    SLICE_X23Y21         LUT5 (Prop_lut5_I3_O)        0.299    -0.645 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__5/O
                         net (fo=1, routed)           0.592    -0.053    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__5_n_0
    SLICE_X24Y21         LUT4 (Prop_lut4_I3_O)        0.124     0.071 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__5/O
                         net (fo=1, routed)           0.000     0.071    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0_0[0]
    SLICE_X24Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.603 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.603    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.717 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0/CO[3]
                         net (fo=7, routed)           1.139     1.856    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_2
    SLICE_X18Y22         LUT6 (Prop_lut6_I3_O)        0.124     1.980 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3/O
                         net (fo=22, routed)          0.794     2.774    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3_n_0
    SLICE_X17Y21         LUT6 (Prop_lut6_I3_O)        0.124     2.898 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__12/O
                         net (fo=1, routed)           0.403     3.302    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__12_n_0
    SLICE_X17Y21         LUT4 (Prop_lut4_I0_O)        0.124     3.426 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_1__38/O
                         net (fo=12, routed)          0.783     4.209    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[36]_0
    SLICE_X20Y22         LUT6 (Prop_lut6_I3_O)        0.124     4.333 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.333    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X20Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.865 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.865    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.022 f  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.595     5.617    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X26Y21         LUT3 (Prop_lut3_I0_O)        0.329     5.946 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__24/O
                         net (fo=2, routed)           0.449     6.395    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__24_n_0
    SLICE_X28Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.519 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.159     6.677    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X28Y21         LUT6 (Prop_lut6_I5_O)        0.124     6.801 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.444     7.245    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[0]_1
    SLICE_X30Y21         LUT4 (Prop_lut4_I3_O)        0.124     7.369 f  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.452     7.821    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_7
    SLICE_X30Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.945 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=44, routed)          0.841     8.786    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mmu_dcmode[0]
    SLICE_X34Y13         LUT2 (Prop_lut2_I1_O)        0.116     8.902 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[0]_i_1__358/O
                         net (fo=2, routed)           0.511     9.412    mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/dcc_excached
    SLICE_X30Y10         LUT6 (Prop_lut6_I5_O)        0.328     9.740 f  mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/q[55]_i_2__0/O
                         net (fo=4, routed)           0.882    10.622    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/biu_wtbf
    SLICE_X41Y13         LUT5 (Prop_lut5_I2_O)        0.124    10.746 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_4__91/O
                         net (fo=2, routed)           0.442    11.188    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q_reg[0]_3
    SLICE_X45Y13         LUT5 (Prop_lut5_I0_O)        0.124    11.312 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_11__16/O
                         net (fo=2, routed)           0.554    11.866    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_61
    SLICE_X45Y14         LUT6 (Prop_lut6_I4_O)        0.124    11.990 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_4__62/O
                         net (fo=7, routed)           0.720    12.710    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_1
    SLICE_X48Y18         LUT6 (Prop_lut6_I4_O)        0.124    12.834 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_1__306/O
                         net (fo=2, routed)           0.688    13.522    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/dsync_e
    SLICE_X48Y18         LUT6 (Prop_lut6_I3_O)        0.124    13.646 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/mem_reg_i_49/O
                         net (fo=8, routed)           0.943    14.590    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/dcc_dwstb
    SLICE_X61Y20         LUT2 (Prop_lut2_I0_O)        0.124    14.714 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/mem_reg_i_1__11/O
                         net (fo=2, routed)           1.004    15.717    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg_0[0]
    RAMB18_X2Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.754    18.216    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/clk_out1
    RAMB18_X2Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism             -0.493    17.723    
                         clock uncertainty           -0.108    17.615    
    RAMB18_X2Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    17.083    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         17.083    
                         arrival time                         -15.717    
  -------------------------------------------------------------------
                         slack                                  1.366    

Slack (MET) :             1.366ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.960ns  (logic 4.686ns (26.091%)  route 13.274ns (73.909%))
  Logic Levels:           23  (CARRY4=4 LUT2=2 LUT3=1 LUT4=3 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.784ns = ( 18.216 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.243ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.804    -2.243    mfp_sys/top/cpu/core/mmu/tlb_dtlb/clk_out1
    SLICE_X23Y21         FDRE                                         r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y21         FDRE (Prop_fdre_C_Q)         0.419    -1.824 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/Q
                         net (fo=4, routed)           0.880    -0.944    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/utlbentry_pipe_out[53]
    SLICE_X23Y21         LUT5 (Prop_lut5_I3_O)        0.299    -0.645 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__5/O
                         net (fo=1, routed)           0.592    -0.053    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__5_n_0
    SLICE_X24Y21         LUT4 (Prop_lut4_I3_O)        0.124     0.071 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__5/O
                         net (fo=1, routed)           0.000     0.071    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0_0[0]
    SLICE_X24Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.603 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.603    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.717 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0/CO[3]
                         net (fo=7, routed)           1.139     1.856    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_2
    SLICE_X18Y22         LUT6 (Prop_lut6_I3_O)        0.124     1.980 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3/O
                         net (fo=22, routed)          0.794     2.774    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3_n_0
    SLICE_X17Y21         LUT6 (Prop_lut6_I3_O)        0.124     2.898 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__12/O
                         net (fo=1, routed)           0.403     3.302    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__12_n_0
    SLICE_X17Y21         LUT4 (Prop_lut4_I0_O)        0.124     3.426 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_1__38/O
                         net (fo=12, routed)          0.783     4.209    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[36]_0
    SLICE_X20Y22         LUT6 (Prop_lut6_I3_O)        0.124     4.333 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.333    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X20Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.865 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.865    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.022 f  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.595     5.617    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X26Y21         LUT3 (Prop_lut3_I0_O)        0.329     5.946 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__24/O
                         net (fo=2, routed)           0.449     6.395    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__24_n_0
    SLICE_X28Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.519 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.159     6.677    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X28Y21         LUT6 (Prop_lut6_I5_O)        0.124     6.801 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.444     7.245    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[0]_1
    SLICE_X30Y21         LUT4 (Prop_lut4_I3_O)        0.124     7.369 f  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.452     7.821    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_7
    SLICE_X30Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.945 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=44, routed)          0.841     8.786    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mmu_dcmode[0]
    SLICE_X34Y13         LUT2 (Prop_lut2_I1_O)        0.116     8.902 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[0]_i_1__358/O
                         net (fo=2, routed)           0.511     9.412    mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/dcc_excached
    SLICE_X30Y10         LUT6 (Prop_lut6_I5_O)        0.328     9.740 f  mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/q[55]_i_2__0/O
                         net (fo=4, routed)           0.882    10.622    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/biu_wtbf
    SLICE_X41Y13         LUT5 (Prop_lut5_I2_O)        0.124    10.746 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_4__91/O
                         net (fo=2, routed)           0.442    11.188    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q_reg[0]_3
    SLICE_X45Y13         LUT5 (Prop_lut5_I0_O)        0.124    11.312 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_11__16/O
                         net (fo=2, routed)           0.554    11.866    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_61
    SLICE_X45Y14         LUT6 (Prop_lut6_I4_O)        0.124    11.990 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_4__62/O
                         net (fo=7, routed)           0.720    12.710    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_1
    SLICE_X48Y18         LUT6 (Prop_lut6_I4_O)        0.124    12.834 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_1__306/O
                         net (fo=2, routed)           0.688    13.522    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/dsync_e
    SLICE_X48Y18         LUT6 (Prop_lut6_I3_O)        0.124    13.646 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/mem_reg_i_49/O
                         net (fo=8, routed)           0.943    14.590    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/dcc_dwstb
    SLICE_X61Y20         LUT2 (Prop_lut2_I0_O)        0.124    14.714 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/mem_reg_i_1__11/O
                         net (fo=2, routed)           1.004    15.717    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg_0[0]
    RAMB18_X2Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.754    18.216    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/clk_out1
    RAMB18_X2Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism             -0.493    17.723    
                         clock uncertainty           -0.108    17.615    
    RAMB18_X2Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    17.083    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         17.083    
                         arrival time                         -15.717    
  -------------------------------------------------------------------
                         slack                                  1.366    

Slack (MET) :             1.440ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.838ns  (logic 4.686ns (26.270%)  route 13.152ns (73.730%))
  Logic Levels:           23  (CARRY4=4 LUT2=2 LUT3=1 LUT4=3 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.832ns = ( 18.168 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.243ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.804    -2.243    mfp_sys/top/cpu/core/mmu/tlb_dtlb/clk_out1
    SLICE_X23Y21         FDRE                                         r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y21         FDRE (Prop_fdre_C_Q)         0.419    -1.824 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/Q
                         net (fo=4, routed)           0.880    -0.944    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/utlbentry_pipe_out[53]
    SLICE_X23Y21         LUT5 (Prop_lut5_I3_O)        0.299    -0.645 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__5/O
                         net (fo=1, routed)           0.592    -0.053    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__5_n_0
    SLICE_X24Y21         LUT4 (Prop_lut4_I3_O)        0.124     0.071 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__5/O
                         net (fo=1, routed)           0.000     0.071    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0_0[0]
    SLICE_X24Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.603 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.603    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.717 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0/CO[3]
                         net (fo=7, routed)           1.139     1.856    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_2
    SLICE_X18Y22         LUT6 (Prop_lut6_I3_O)        0.124     1.980 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3/O
                         net (fo=22, routed)          0.794     2.774    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3_n_0
    SLICE_X17Y21         LUT6 (Prop_lut6_I3_O)        0.124     2.898 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__12/O
                         net (fo=1, routed)           0.403     3.302    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__12_n_0
    SLICE_X17Y21         LUT4 (Prop_lut4_I0_O)        0.124     3.426 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_1__38/O
                         net (fo=12, routed)          0.783     4.209    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[36]_0
    SLICE_X20Y22         LUT6 (Prop_lut6_I3_O)        0.124     4.333 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.333    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X20Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.865 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.865    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.022 f  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.595     5.617    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X26Y21         LUT3 (Prop_lut3_I0_O)        0.329     5.946 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__24/O
                         net (fo=2, routed)           0.449     6.395    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__24_n_0
    SLICE_X28Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.519 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.159     6.677    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X28Y21         LUT6 (Prop_lut6_I5_O)        0.124     6.801 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.444     7.245    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[0]_1
    SLICE_X30Y21         LUT4 (Prop_lut4_I3_O)        0.124     7.369 f  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.452     7.821    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_7
    SLICE_X30Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.945 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=44, routed)          0.841     8.786    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mmu_dcmode[0]
    SLICE_X34Y13         LUT2 (Prop_lut2_I1_O)        0.116     8.902 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[0]_i_1__358/O
                         net (fo=2, routed)           0.511     9.412    mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/dcc_excached
    SLICE_X30Y10         LUT6 (Prop_lut6_I5_O)        0.328     9.740 f  mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/q[55]_i_2__0/O
                         net (fo=4, routed)           0.882    10.622    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/biu_wtbf
    SLICE_X41Y13         LUT5 (Prop_lut5_I2_O)        0.124    10.746 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_4__91/O
                         net (fo=2, routed)           0.442    11.188    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q_reg[0]_3
    SLICE_X45Y13         LUT5 (Prop_lut5_I0_O)        0.124    11.312 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_11__16/O
                         net (fo=2, routed)           0.554    11.866    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_61
    SLICE_X45Y14         LUT6 (Prop_lut6_I4_O)        0.124    11.990 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_4__62/O
                         net (fo=7, routed)           0.720    12.710    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_1
    SLICE_X48Y18         LUT6 (Prop_lut6_I4_O)        0.124    12.834 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_1__306/O
                         net (fo=2, routed)           0.688    13.522    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/dsync_e
    SLICE_X48Y18         LUT6 (Prop_lut6_I3_O)        0.124    13.646 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/mem_reg_i_49/O
                         net (fo=8, routed)           1.144    14.790    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/dcc_dwstb
    SLICE_X63Y26         LUT2 (Prop_lut2_I0_O)        0.124    14.914 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/mem_reg_i_1__8/O
                         net (fo=2, routed)           0.681    15.595    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg_0[0]
    RAMB18_X1Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.706    18.168    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/clk_out1
    RAMB18_X1Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/CLKARDCLK
                         clock pessimism             -0.493    17.675    
                         clock uncertainty           -0.108    17.567    
    RAMB18_X1Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    17.035    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg
  -------------------------------------------------------------------
                         required time                         17.035    
                         arrival time                         -15.595    
  -------------------------------------------------------------------
                         slack                                  1.440    

Slack (MET) :             1.452ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.874ns  (logic 4.686ns (26.217%)  route 13.188ns (73.783%))
  Logic Levels:           23  (CARRY4=4 LUT2=2 LUT3=1 LUT4=3 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.784ns = ( 18.216 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.243ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.804    -2.243    mfp_sys/top/cpu/core/mmu/tlb_dtlb/clk_out1
    SLICE_X23Y21         FDRE                                         r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y21         FDRE (Prop_fdre_C_Q)         0.419    -1.824 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/Q
                         net (fo=4, routed)           0.880    -0.944    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/utlbentry_pipe_out[53]
    SLICE_X23Y21         LUT5 (Prop_lut5_I3_O)        0.299    -0.645 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__5/O
                         net (fo=1, routed)           0.592    -0.053    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__5_n_0
    SLICE_X24Y21         LUT4 (Prop_lut4_I3_O)        0.124     0.071 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__5/O
                         net (fo=1, routed)           0.000     0.071    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0_0[0]
    SLICE_X24Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.603 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.603    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.717 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0/CO[3]
                         net (fo=7, routed)           1.139     1.856    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_2
    SLICE_X18Y22         LUT6 (Prop_lut6_I3_O)        0.124     1.980 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3/O
                         net (fo=22, routed)          0.794     2.774    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3_n_0
    SLICE_X17Y21         LUT6 (Prop_lut6_I3_O)        0.124     2.898 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__12/O
                         net (fo=1, routed)           0.403     3.302    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__12_n_0
    SLICE_X17Y21         LUT4 (Prop_lut4_I0_O)        0.124     3.426 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_1__38/O
                         net (fo=12, routed)          0.783     4.209    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[36]_0
    SLICE_X20Y22         LUT6 (Prop_lut6_I3_O)        0.124     4.333 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.333    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X20Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.865 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.865    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.022 f  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.595     5.617    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X26Y21         LUT3 (Prop_lut3_I0_O)        0.329     5.946 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__24/O
                         net (fo=2, routed)           0.449     6.395    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__24_n_0
    SLICE_X28Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.519 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.159     6.677    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X28Y21         LUT6 (Prop_lut6_I5_O)        0.124     6.801 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.444     7.245    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[0]_1
    SLICE_X30Y21         LUT4 (Prop_lut4_I3_O)        0.124     7.369 f  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.452     7.821    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_7
    SLICE_X30Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.945 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=44, routed)          0.841     8.786    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mmu_dcmode[0]
    SLICE_X34Y13         LUT2 (Prop_lut2_I1_O)        0.116     8.902 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[0]_i_1__358/O
                         net (fo=2, routed)           0.511     9.412    mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/dcc_excached
    SLICE_X30Y10         LUT6 (Prop_lut6_I5_O)        0.328     9.740 f  mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/q[55]_i_2__0/O
                         net (fo=4, routed)           0.882    10.622    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/biu_wtbf
    SLICE_X41Y13         LUT5 (Prop_lut5_I2_O)        0.124    10.746 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_4__91/O
                         net (fo=2, routed)           0.442    11.188    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q_reg[0]_3
    SLICE_X45Y13         LUT5 (Prop_lut5_I0_O)        0.124    11.312 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_11__16/O
                         net (fo=2, routed)           0.554    11.866    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_61
    SLICE_X45Y14         LUT6 (Prop_lut6_I4_O)        0.124    11.990 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_4__62/O
                         net (fo=7, routed)           0.720    12.710    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_1
    SLICE_X48Y18         LUT6 (Prop_lut6_I4_O)        0.124    12.834 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_1__306/O
                         net (fo=2, routed)           0.688    13.522    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/dsync_e
    SLICE_X48Y18         LUT6 (Prop_lut6_I3_O)        0.124    13.646 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/mem_reg_i_49/O
                         net (fo=8, routed)           1.265    14.912    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/dcc_dwstb
    SLICE_X71Y20         LUT2 (Prop_lut2_I0_O)        0.124    15.036 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/mem_reg_i_9__7/O
                         net (fo=2, routed)           0.595    15.631    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg_0[0]
    RAMB18_X2Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.754    18.216    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/clk_out1
    RAMB18_X2Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/CLKARDCLK
                         clock pessimism             -0.493    17.723    
                         clock uncertainty           -0.108    17.615    
    RAMB18_X2Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    17.083    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         17.083    
                         arrival time                         -15.631    
  -------------------------------------------------------------------
                         slack                                  1.452    

Slack (MET) :             1.452ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.874ns  (logic 4.686ns (26.217%)  route 13.188ns (73.783%))
  Logic Levels:           23  (CARRY4=4 LUT2=2 LUT3=1 LUT4=3 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.784ns = ( 18.216 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.243ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.804    -2.243    mfp_sys/top/cpu/core/mmu/tlb_dtlb/clk_out1
    SLICE_X23Y21         FDRE                                         r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y21         FDRE (Prop_fdre_C_Q)         0.419    -1.824 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/Q
                         net (fo=4, routed)           0.880    -0.944    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/utlbentry_pipe_out[53]
    SLICE_X23Y21         LUT5 (Prop_lut5_I3_O)        0.299    -0.645 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__5/O
                         net (fo=1, routed)           0.592    -0.053    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__5_n_0
    SLICE_X24Y21         LUT4 (Prop_lut4_I3_O)        0.124     0.071 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__5/O
                         net (fo=1, routed)           0.000     0.071    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0_0[0]
    SLICE_X24Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.603 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.603    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.717 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0/CO[3]
                         net (fo=7, routed)           1.139     1.856    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_2
    SLICE_X18Y22         LUT6 (Prop_lut6_I3_O)        0.124     1.980 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3/O
                         net (fo=22, routed)          0.794     2.774    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3_n_0
    SLICE_X17Y21         LUT6 (Prop_lut6_I3_O)        0.124     2.898 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__12/O
                         net (fo=1, routed)           0.403     3.302    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__12_n_0
    SLICE_X17Y21         LUT4 (Prop_lut4_I0_O)        0.124     3.426 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_1__38/O
                         net (fo=12, routed)          0.783     4.209    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[36]_0
    SLICE_X20Y22         LUT6 (Prop_lut6_I3_O)        0.124     4.333 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.333    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X20Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.865 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.865    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.022 f  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.595     5.617    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X26Y21         LUT3 (Prop_lut3_I0_O)        0.329     5.946 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__24/O
                         net (fo=2, routed)           0.449     6.395    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__24_n_0
    SLICE_X28Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.519 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.159     6.677    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X28Y21         LUT6 (Prop_lut6_I5_O)        0.124     6.801 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.444     7.245    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[0]_1
    SLICE_X30Y21         LUT4 (Prop_lut4_I3_O)        0.124     7.369 f  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.452     7.821    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_7
    SLICE_X30Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.945 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=44, routed)          0.841     8.786    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mmu_dcmode[0]
    SLICE_X34Y13         LUT2 (Prop_lut2_I1_O)        0.116     8.902 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[0]_i_1__358/O
                         net (fo=2, routed)           0.511     9.412    mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/dcc_excached
    SLICE_X30Y10         LUT6 (Prop_lut6_I5_O)        0.328     9.740 f  mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/q[55]_i_2__0/O
                         net (fo=4, routed)           0.882    10.622    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/biu_wtbf
    SLICE_X41Y13         LUT5 (Prop_lut5_I2_O)        0.124    10.746 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_4__91/O
                         net (fo=2, routed)           0.442    11.188    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q_reg[0]_3
    SLICE_X45Y13         LUT5 (Prop_lut5_I0_O)        0.124    11.312 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_11__16/O
                         net (fo=2, routed)           0.554    11.866    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_61
    SLICE_X45Y14         LUT6 (Prop_lut6_I4_O)        0.124    11.990 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_4__62/O
                         net (fo=7, routed)           0.720    12.710    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_1
    SLICE_X48Y18         LUT6 (Prop_lut6_I4_O)        0.124    12.834 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_1__306/O
                         net (fo=2, routed)           0.688    13.522    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/dsync_e
    SLICE_X48Y18         LUT6 (Prop_lut6_I3_O)        0.124    13.646 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/mem_reg_i_49/O
                         net (fo=8, routed)           1.265    14.912    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/dcc_dwstb
    SLICE_X71Y20         LUT2 (Prop_lut2_I0_O)        0.124    15.036 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/mem_reg_i_9__7/O
                         net (fo=2, routed)           0.595    15.631    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg_0[0]
    RAMB18_X2Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.754    18.216    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/clk_out1
    RAMB18_X2Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/CLKARDCLK
                         clock pessimism             -0.493    17.723    
                         clock uncertainty           -0.108    17.615    
    RAMB18_X2Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    17.083    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         17.083    
                         arrival time                         -15.631    
  -------------------------------------------------------------------
                         slack                                  1.452    

Slack (MET) :             1.497ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.834ns  (logic 4.686ns (26.276%)  route 13.148ns (73.724%))
  Logic Levels:           23  (CARRY4=4 LUT2=2 LUT3=1 LUT4=3 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.779ns = ( 18.221 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.243ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.804    -2.243    mfp_sys/top/cpu/core/mmu/tlb_dtlb/clk_out1
    SLICE_X23Y21         FDRE                                         r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y21         FDRE (Prop_fdre_C_Q)         0.419    -1.824 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/Q
                         net (fo=4, routed)           0.880    -0.944    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/utlbentry_pipe_out[53]
    SLICE_X23Y21         LUT5 (Prop_lut5_I3_O)        0.299    -0.645 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__5/O
                         net (fo=1, routed)           0.592    -0.053    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__5_n_0
    SLICE_X24Y21         LUT4 (Prop_lut4_I3_O)        0.124     0.071 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__5/O
                         net (fo=1, routed)           0.000     0.071    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0_0[0]
    SLICE_X24Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.603 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.603    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.717 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0/CO[3]
                         net (fo=7, routed)           1.139     1.856    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_2
    SLICE_X18Y22         LUT6 (Prop_lut6_I3_O)        0.124     1.980 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3/O
                         net (fo=22, routed)          0.794     2.774    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3_n_0
    SLICE_X17Y21         LUT6 (Prop_lut6_I3_O)        0.124     2.898 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__12/O
                         net (fo=1, routed)           0.403     3.302    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__12_n_0
    SLICE_X17Y21         LUT4 (Prop_lut4_I0_O)        0.124     3.426 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_1__38/O
                         net (fo=12, routed)          0.783     4.209    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[36]_0
    SLICE_X20Y22         LUT6 (Prop_lut6_I3_O)        0.124     4.333 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.333    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X20Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.865 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.865    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.022 f  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.595     5.617    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X26Y21         LUT3 (Prop_lut3_I0_O)        0.329     5.946 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__24/O
                         net (fo=2, routed)           0.449     6.395    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__24_n_0
    SLICE_X28Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.519 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.159     6.677    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X28Y21         LUT6 (Prop_lut6_I5_O)        0.124     6.801 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.444     7.245    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[0]_1
    SLICE_X30Y21         LUT4 (Prop_lut4_I3_O)        0.124     7.369 f  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.452     7.821    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_7
    SLICE_X30Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.945 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=44, routed)          0.841     8.786    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mmu_dcmode[0]
    SLICE_X34Y13         LUT2 (Prop_lut2_I1_O)        0.116     8.902 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[0]_i_1__358/O
                         net (fo=2, routed)           0.511     9.412    mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/dcc_excached
    SLICE_X30Y10         LUT6 (Prop_lut6_I5_O)        0.328     9.740 f  mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/q[55]_i_2__0/O
                         net (fo=4, routed)           0.882    10.622    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/biu_wtbf
    SLICE_X41Y13         LUT5 (Prop_lut5_I2_O)        0.124    10.746 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_4__91/O
                         net (fo=2, routed)           0.442    11.188    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q_reg[0]_3
    SLICE_X45Y13         LUT5 (Prop_lut5_I0_O)        0.124    11.312 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_11__16/O
                         net (fo=2, routed)           0.554    11.866    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_61
    SLICE_X45Y14         LUT6 (Prop_lut6_I4_O)        0.124    11.990 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_4__62/O
                         net (fo=7, routed)           0.720    12.710    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_1
    SLICE_X48Y18         LUT6 (Prop_lut6_I4_O)        0.124    12.834 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_1__306/O
                         net (fo=2, routed)           0.688    13.522    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/dsync_e
    SLICE_X48Y18         LUT6 (Prop_lut6_I3_O)        0.124    13.646 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/mem_reg_i_49/O
                         net (fo=8, routed)           1.095    14.741    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/dcc_dwstb
    SLICE_X71Y17         LUT2 (Prop_lut2_I0_O)        0.124    14.865 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/mem_reg_i_1__9/O
                         net (fo=2, routed)           0.726    15.591    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg_0[0]
    RAMB18_X2Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.759    18.221    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/clk_out1
    RAMB18_X2Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism             -0.493    17.728    
                         clock uncertainty           -0.108    17.620    
    RAMB18_X2Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    17.088    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         17.088    
                         arrival time                         -15.591    
  -------------------------------------------------------------------
                         slack                                  1.497    

Slack (MET) :             1.512ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.555ns  (logic 4.679ns (26.653%)  route 12.876ns (73.347%))
  Logic Levels:           23  (CARRY4=4 LUT2=2 LUT3=1 LUT4=3 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.835ns = ( 18.165 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.243ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.804    -2.243    mfp_sys/top/cpu/core/mmu/tlb_dtlb/clk_out1
    SLICE_X23Y21         FDRE                                         r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y21         FDRE (Prop_fdre_C_Q)         0.419    -1.824 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/Q
                         net (fo=4, routed)           0.880    -0.944    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/utlbentry_pipe_out[53]
    SLICE_X23Y21         LUT5 (Prop_lut5_I3_O)        0.299    -0.645 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__5/O
                         net (fo=1, routed)           0.592    -0.053    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__5_n_0
    SLICE_X24Y21         LUT4 (Prop_lut4_I3_O)        0.124     0.071 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__5/O
                         net (fo=1, routed)           0.000     0.071    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0_0[0]
    SLICE_X24Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.603 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.603    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.717 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0/CO[3]
                         net (fo=7, routed)           1.139     1.856    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_2
    SLICE_X18Y22         LUT6 (Prop_lut6_I3_O)        0.124     1.980 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3/O
                         net (fo=22, routed)          0.794     2.774    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3_n_0
    SLICE_X17Y21         LUT6 (Prop_lut6_I3_O)        0.124     2.898 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__12/O
                         net (fo=1, routed)           0.403     3.302    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__12_n_0
    SLICE_X17Y21         LUT4 (Prop_lut4_I0_O)        0.124     3.426 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_1__38/O
                         net (fo=12, routed)          0.783     4.209    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[36]_0
    SLICE_X20Y22         LUT6 (Prop_lut6_I3_O)        0.124     4.333 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.333    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X20Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.865 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.865    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.022 f  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.595     5.617    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X26Y21         LUT3 (Prop_lut3_I0_O)        0.329     5.946 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__24/O
                         net (fo=2, routed)           0.449     6.395    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__24_n_0
    SLICE_X28Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.519 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.159     6.677    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X28Y21         LUT6 (Prop_lut6_I5_O)        0.124     6.801 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.444     7.245    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[0]_1
    SLICE_X30Y21         LUT4 (Prop_lut4_I3_O)        0.124     7.369 f  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.452     7.821    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_7
    SLICE_X30Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.945 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=44, routed)          0.841     8.786    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mmu_dcmode[0]
    SLICE_X34Y13         LUT2 (Prop_lut2_I1_O)        0.116     8.902 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[0]_i_1__358/O
                         net (fo=2, routed)           0.511     9.412    mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/dcc_excached
    SLICE_X30Y10         LUT6 (Prop_lut6_I5_O)        0.328     9.740 f  mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/q[55]_i_2__0/O
                         net (fo=4, routed)           0.882    10.622    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/biu_wtbf
    SLICE_X41Y13         LUT5 (Prop_lut5_I2_O)        0.124    10.746 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_4__91/O
                         net (fo=2, routed)           0.442    11.188    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q_reg[0]_3
    SLICE_X45Y13         LUT5 (Prop_lut5_I0_O)        0.124    11.312 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_11__16/O
                         net (fo=2, routed)           0.554    11.866    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_61
    SLICE_X45Y14         LUT6 (Prop_lut6_I4_O)        0.124    11.990 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_4__62/O
                         net (fo=7, routed)           0.720    12.710    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_1
    SLICE_X48Y18         LUT6 (Prop_lut6_I4_O)        0.124    12.834 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_1__306/O
                         net (fo=2, routed)           0.688    13.522    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/dsync_e
    SLICE_X48Y18         LUT6 (Prop_lut6_I3_O)        0.124    13.646 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/mem_reg_i_49/O
                         net (fo=8, routed)           0.943    14.590    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/dcc_dwstb
    SLICE_X61Y20         LUT2 (Prop_lut2_I0_O)        0.117    14.707 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/mem_reg_i_9__6/O
                         net (fo=2, routed)           0.606    15.312    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg_0[0]
    RAMB18_X1Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.703    18.165    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/clk_out1
    RAMB18_X1Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism             -0.493    17.672    
                         clock uncertainty           -0.108    17.564    
    RAMB18_X1Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.740    16.824    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         16.824    
                         arrival time                         -15.312    
  -------------------------------------------------------------------
                         slack                                  1.512    

Slack (MET) :             1.512ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.555ns  (logic 4.679ns (26.653%)  route 12.876ns (73.347%))
  Logic Levels:           23  (CARRY4=4 LUT2=2 LUT3=1 LUT4=3 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.835ns = ( 18.165 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.243ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.804    -2.243    mfp_sys/top/cpu/core/mmu/tlb_dtlb/clk_out1
    SLICE_X23Y21         FDRE                                         r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y21         FDRE (Prop_fdre_C_Q)         0.419    -1.824 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/Q
                         net (fo=4, routed)           0.880    -0.944    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/utlbentry_pipe_out[53]
    SLICE_X23Y21         LUT5 (Prop_lut5_I3_O)        0.299    -0.645 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__5/O
                         net (fo=1, routed)           0.592    -0.053    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__5_n_0
    SLICE_X24Y21         LUT4 (Prop_lut4_I3_O)        0.124     0.071 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__5/O
                         net (fo=1, routed)           0.000     0.071    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0_0[0]
    SLICE_X24Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.603 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.603    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.717 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0/CO[3]
                         net (fo=7, routed)           1.139     1.856    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_2
    SLICE_X18Y22         LUT6 (Prop_lut6_I3_O)        0.124     1.980 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3/O
                         net (fo=22, routed)          0.794     2.774    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3_n_0
    SLICE_X17Y21         LUT6 (Prop_lut6_I3_O)        0.124     2.898 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__12/O
                         net (fo=1, routed)           0.403     3.302    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__12_n_0
    SLICE_X17Y21         LUT4 (Prop_lut4_I0_O)        0.124     3.426 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_1__38/O
                         net (fo=12, routed)          0.783     4.209    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[36]_0
    SLICE_X20Y22         LUT6 (Prop_lut6_I3_O)        0.124     4.333 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.333    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X20Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.865 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.865    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.022 f  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.595     5.617    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X26Y21         LUT3 (Prop_lut3_I0_O)        0.329     5.946 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__24/O
                         net (fo=2, routed)           0.449     6.395    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__24_n_0
    SLICE_X28Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.519 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.159     6.677    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X28Y21         LUT6 (Prop_lut6_I5_O)        0.124     6.801 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.444     7.245    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[0]_1
    SLICE_X30Y21         LUT4 (Prop_lut4_I3_O)        0.124     7.369 f  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.452     7.821    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_7
    SLICE_X30Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.945 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=44, routed)          0.841     8.786    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mmu_dcmode[0]
    SLICE_X34Y13         LUT2 (Prop_lut2_I1_O)        0.116     8.902 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[0]_i_1__358/O
                         net (fo=2, routed)           0.511     9.412    mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/dcc_excached
    SLICE_X30Y10         LUT6 (Prop_lut6_I5_O)        0.328     9.740 f  mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/q[55]_i_2__0/O
                         net (fo=4, routed)           0.882    10.622    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/biu_wtbf
    SLICE_X41Y13         LUT5 (Prop_lut5_I2_O)        0.124    10.746 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_4__91/O
                         net (fo=2, routed)           0.442    11.188    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q_reg[0]_3
    SLICE_X45Y13         LUT5 (Prop_lut5_I0_O)        0.124    11.312 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_11__16/O
                         net (fo=2, routed)           0.554    11.866    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_61
    SLICE_X45Y14         LUT6 (Prop_lut6_I4_O)        0.124    11.990 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_4__62/O
                         net (fo=7, routed)           0.720    12.710    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_1
    SLICE_X48Y18         LUT6 (Prop_lut6_I4_O)        0.124    12.834 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_1__306/O
                         net (fo=2, routed)           0.688    13.522    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/dsync_e
    SLICE_X48Y18         LUT6 (Prop_lut6_I3_O)        0.124    13.646 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/mem_reg_i_49/O
                         net (fo=8, routed)           0.943    14.590    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/dcc_dwstb
    SLICE_X61Y20         LUT2 (Prop_lut2_I0_O)        0.117    14.707 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/mem_reg_i_9__6/O
                         net (fo=2, routed)           0.606    15.312    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg_0[0]
    RAMB18_X1Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.703    18.165    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/clk_out1
    RAMB18_X1Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism             -0.493    17.672    
                         clock uncertainty           -0.108    17.564    
    RAMB18_X1Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.740    16.824    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         16.824    
                         arrival time                         -15.312    
  -------------------------------------------------------------------
                         slack                                  1.512    

Slack (MET) :             1.560ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.771ns  (logic 4.686ns (26.369%)  route 13.085ns (73.631%))
  Logic Levels:           23  (CARRY4=4 LUT2=2 LUT3=1 LUT4=3 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.779ns = ( 18.221 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.243ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.804    -2.243    mfp_sys/top/cpu/core/mmu/tlb_dtlb/clk_out1
    SLICE_X23Y21         FDRE                                         r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y21         FDRE (Prop_fdre_C_Q)         0.419    -1.824 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/Q
                         net (fo=4, routed)           0.880    -0.944    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/utlbentry_pipe_out[53]
    SLICE_X23Y21         LUT5 (Prop_lut5_I3_O)        0.299    -0.645 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__5/O
                         net (fo=1, routed)           0.592    -0.053    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__5_n_0
    SLICE_X24Y21         LUT4 (Prop_lut4_I3_O)        0.124     0.071 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__5/O
                         net (fo=1, routed)           0.000     0.071    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0_0[0]
    SLICE_X24Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.603 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.603    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.717 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0/CO[3]
                         net (fo=7, routed)           1.139     1.856    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_2
    SLICE_X18Y22         LUT6 (Prop_lut6_I3_O)        0.124     1.980 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3/O
                         net (fo=22, routed)          0.794     2.774    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3_n_0
    SLICE_X17Y21         LUT6 (Prop_lut6_I3_O)        0.124     2.898 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__12/O
                         net (fo=1, routed)           0.403     3.302    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__12_n_0
    SLICE_X17Y21         LUT4 (Prop_lut4_I0_O)        0.124     3.426 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_1__38/O
                         net (fo=12, routed)          0.783     4.209    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[36]_0
    SLICE_X20Y22         LUT6 (Prop_lut6_I3_O)        0.124     4.333 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.333    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X20Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.865 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.865    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.022 f  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.595     5.617    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X26Y21         LUT3 (Prop_lut3_I0_O)        0.329     5.946 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__24/O
                         net (fo=2, routed)           0.449     6.395    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__24_n_0
    SLICE_X28Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.519 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.159     6.677    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X28Y21         LUT6 (Prop_lut6_I5_O)        0.124     6.801 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.444     7.245    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[0]_1
    SLICE_X30Y21         LUT4 (Prop_lut4_I3_O)        0.124     7.369 f  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.452     7.821    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_7
    SLICE_X30Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.945 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=44, routed)          0.841     8.786    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mmu_dcmode[0]
    SLICE_X34Y13         LUT2 (Prop_lut2_I1_O)        0.116     8.902 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[0]_i_1__358/O
                         net (fo=2, routed)           0.511     9.412    mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/dcc_excached
    SLICE_X30Y10         LUT6 (Prop_lut6_I5_O)        0.328     9.740 f  mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/q[55]_i_2__0/O
                         net (fo=4, routed)           0.882    10.622    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/biu_wtbf
    SLICE_X41Y13         LUT5 (Prop_lut5_I2_O)        0.124    10.746 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_4__91/O
                         net (fo=2, routed)           0.442    11.188    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q_reg[0]_3
    SLICE_X45Y13         LUT5 (Prop_lut5_I0_O)        0.124    11.312 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_11__16/O
                         net (fo=2, routed)           0.554    11.866    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_61
    SLICE_X45Y14         LUT6 (Prop_lut6_I4_O)        0.124    11.990 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_4__62/O
                         net (fo=7, routed)           0.720    12.710    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_1
    SLICE_X48Y18         LUT6 (Prop_lut6_I4_O)        0.124    12.834 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_1__306/O
                         net (fo=2, routed)           0.688    13.522    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/dsync_e
    SLICE_X48Y18         LUT6 (Prop_lut6_I3_O)        0.124    13.646 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/mem_reg_i_49/O
                         net (fo=8, routed)           1.123    14.769    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/dcc_dwstb
    SLICE_X71Y17         LUT2 (Prop_lut2_I0_O)        0.124    14.893 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/mem_reg_i_9__5/O
                         net (fo=2, routed)           0.636    15.528    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg_0[0]
    RAMB18_X2Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.759    18.221    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_out1
    RAMB18_X2Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism             -0.493    17.728    
                         clock uncertainty           -0.108    17.620    
    RAMB18_X2Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    17.088    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         17.088    
                         arrival time                         -15.528    
  -------------------------------------------------------------------
                         slack                                  1.560    

Slack (MET) :             1.566ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.712ns  (logic 4.686ns (26.457%)  route 13.026ns (73.543%))
  Logic Levels:           23  (CARRY4=4 LUT2=2 LUT3=1 LUT4=3 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.832ns = ( 18.168 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.243ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.804    -2.243    mfp_sys/top/cpu/core/mmu/tlb_dtlb/clk_out1
    SLICE_X23Y21         FDRE                                         r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y21         FDRE (Prop_fdre_C_Q)         0.419    -1.824 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/Q
                         net (fo=4, routed)           0.880    -0.944    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/utlbentry_pipe_out[53]
    SLICE_X23Y21         LUT5 (Prop_lut5_I3_O)        0.299    -0.645 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__5/O
                         net (fo=1, routed)           0.592    -0.053    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__5_n_0
    SLICE_X24Y21         LUT4 (Prop_lut4_I3_O)        0.124     0.071 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__5/O
                         net (fo=1, routed)           0.000     0.071    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0_0[0]
    SLICE_X24Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.603 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.603    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.717 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0/CO[3]
                         net (fo=7, routed)           1.139     1.856    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_2
    SLICE_X18Y22         LUT6 (Prop_lut6_I3_O)        0.124     1.980 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3/O
                         net (fo=22, routed)          0.794     2.774    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3_n_0
    SLICE_X17Y21         LUT6 (Prop_lut6_I3_O)        0.124     2.898 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__12/O
                         net (fo=1, routed)           0.403     3.302    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__12_n_0
    SLICE_X17Y21         LUT4 (Prop_lut4_I0_O)        0.124     3.426 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_1__38/O
                         net (fo=12, routed)          0.783     4.209    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[36]_0
    SLICE_X20Y22         LUT6 (Prop_lut6_I3_O)        0.124     4.333 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.333    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X20Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.865 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.865    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.022 f  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.595     5.617    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X26Y21         LUT3 (Prop_lut3_I0_O)        0.329     5.946 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__24/O
                         net (fo=2, routed)           0.449     6.395    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__24_n_0
    SLICE_X28Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.519 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.159     6.677    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X28Y21         LUT6 (Prop_lut6_I5_O)        0.124     6.801 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.444     7.245    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[0]_1
    SLICE_X30Y21         LUT4 (Prop_lut4_I3_O)        0.124     7.369 f  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.452     7.821    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_7
    SLICE_X30Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.945 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=44, routed)          0.841     8.786    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mmu_dcmode[0]
    SLICE_X34Y13         LUT2 (Prop_lut2_I1_O)        0.116     8.902 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[0]_i_1__358/O
                         net (fo=2, routed)           0.511     9.412    mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/dcc_excached
    SLICE_X30Y10         LUT6 (Prop_lut6_I5_O)        0.328     9.740 f  mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/q[55]_i_2__0/O
                         net (fo=4, routed)           0.882    10.622    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/biu_wtbf
    SLICE_X41Y13         LUT5 (Prop_lut5_I2_O)        0.124    10.746 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_4__91/O
                         net (fo=2, routed)           0.442    11.188    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q_reg[0]_3
    SLICE_X45Y13         LUT5 (Prop_lut5_I0_O)        0.124    11.312 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_11__16/O
                         net (fo=2, routed)           0.554    11.866    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_61
    SLICE_X45Y14         LUT6 (Prop_lut6_I4_O)        0.124    11.990 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_4__62/O
                         net (fo=7, routed)           0.720    12.710    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_1
    SLICE_X48Y18         LUT6 (Prop_lut6_I4_O)        0.124    12.834 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_1__306/O
                         net (fo=2, routed)           0.688    13.522    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/dsync_e
    SLICE_X48Y18         LUT6 (Prop_lut6_I3_O)        0.124    13.646 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/mem_reg_i_49/O
                         net (fo=8, routed)           0.873    14.519    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/dcc_dwstb
    SLICE_X60Y21         LUT2 (Prop_lut2_I0_O)        0.124    14.643 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/mem_reg_i_18__4/O
                         net (fo=2, routed)           0.826    15.469    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg_0[0]
    RAMB18_X1Y10         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.706    18.168    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/clk_out1
    RAMB18_X1Y10         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism             -0.493    17.675    
                         clock uncertainty           -0.108    17.567    
    RAMB18_X1Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    17.035    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         17.035    
                         arrival time                         -15.469    
  -------------------------------------------------------------------
                         slack                                  1.566    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_31_24_/cregister/cregister/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.633    -0.479    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_31_24_/cregister/cregister/clk_out1
    SLICE_X63Y9          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_31_24_/cregister/cregister/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.338 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_31_24_/cregister/cregister/q_reg[1]/Q
                         net (fo=1, routed)           0.087    -0.251    mfp_sys/top/cpu/core/dcc/fb/_sb_to_fb_stb_reg/q_reg[31]_1[1]
    SLICE_X62Y9          LUT6 (Prop_lut6_I2_O)        0.045    -0.206 r  mfp_sys/top/cpu/core/dcc/fb/_sb_to_fb_stb_reg/q[25]_i_1__52/O
                         net (fo=1, routed)           0.000    -0.206    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/D[25]
    SLICE_X62Y9          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.908    -0.244    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/clk_out1
    SLICE_X62Y9          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[25]/C
                         clock pessimism             -0.221    -0.466    
                         clock uncertainty            0.108    -0.358    
    SLICE_X62Y9          FDRE (Hold_fdre_C_D)         0.120    -0.238    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[25]
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_7_0_/cregister/cregister/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.631    -0.481    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_7_0_/cregister/cregister/clk_out1
    SLICE_X51Y5          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_7_0_/cregister/cregister/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.340 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_7_0_/cregister/cregister/q_reg[3]/Q
                         net (fo=1, routed)           0.087    -0.253    mfp_sys/top/cpu/core/dcc/fb/_sb_to_fb_stb_reg/Q[3]
    SLICE_X50Y5          LUT6 (Prop_lut6_I2_O)        0.045    -0.208 r  mfp_sys/top/cpu/core/dcc/fb/_sb_to_fb_stb_reg/q[3]_i_1__118/O
                         net (fo=1, routed)           0.000    -0.208    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/D[3]
    SLICE_X50Y5          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.905    -0.247    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/clk_out1
    SLICE_X50Y5          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[3]/C
                         clock pessimism             -0.220    -0.468    
                         clock uncertainty            0.108    -0.360    
    SLICE_X50Y5          FDRE (Hold_fdre_C_D)         0.120    -0.240    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_31_24_/cregister/cregister/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.631    -0.481    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_31_24_/cregister/cregister/clk_out1
    SLICE_X61Y8          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_31_24_/cregister/cregister/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.340 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_31_24_/cregister/cregister/q_reg[2]/Q
                         net (fo=1, routed)           0.087    -0.253    mfp_sys/top/cpu/core/dcc/fb/_sb_to_fb_stb_reg/q_reg[31]_5[2]
    SLICE_X60Y8          LUT6 (Prop_lut6_I2_O)        0.045    -0.208 r  mfp_sys/top/cpu/core/dcc/fb/_sb_to_fb_stb_reg/q[26]_i_1__83/O
                         net (fo=1, routed)           0.000    -0.208    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/D[26]
    SLICE_X60Y8          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.906    -0.246    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/clk_out1
    SLICE_X60Y8          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[26]/C
                         clock pessimism             -0.221    -0.468    
                         clock uncertainty            0.108    -0.360    
    SLICE_X60Y8          FDRE (Hold_fdre_C_D)         0.120    -0.240    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[26]
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.664    -0.448    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/clk_out1
    SLICE_X7Y16          FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.307 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[14]/Q
                         net (fo=1, routed)           0.087    -0.220    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg_n_0_[14]
    SLICE_X6Y16          LUT3 (Prop_lut3_I0_O)        0.045    -0.175 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q[14]_i_1__37/O
                         net (fo=1, routed)           0.000    -0.175    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/D[14]
    SLICE_X6Y16          FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.939    -0.213    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/clk_out1
    SLICE_X6Y16          FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[14]/C
                         clock pessimism             -0.221    -0.435    
                         clock uncertainty            0.108    -0.327    
    SLICE_X6Y16          FDRE (Hold_fdre_C_D)         0.120    -0.207    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[14]
  -------------------------------------------------------------------
                         required time                          0.207    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 mfp_sys/top/udi/_rs_s1_31_0_/cregister/cregister/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/udi/_swp_lo_s2_31_0_/cregister/cregister/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.063%)  route 0.115ns (44.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.253ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.625    -0.487    mfp_sys/top/udi/_rs_s1_31_0_/cregister/cregister/clk_out1
    SLICE_X43Y29         FDRE                                         r  mfp_sys/top/udi/_rs_s1_31_0_/cregister/cregister/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.346 r  mfp_sys/top/udi/_rs_s1_31_0_/cregister/cregister/q_reg[8]/Q
                         net (fo=1, routed)           0.115    -0.231    mfp_sys/top/udi/_swp_lo_s2_31_0_/cregister/cregister/D[8]
    SLICE_X41Y29         FDRE                                         r  mfp_sys/top/udi/_swp_lo_s2_31_0_/cregister/cregister/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.899    -0.253    mfp_sys/top/udi/_swp_lo_s2_31_0_/cregister/cregister/clk_out1
    SLICE_X41Y29         FDRE                                         r  mfp_sys/top/udi/_swp_lo_s2_31_0_/cregister/cregister/q_reg[8]/C
                         clock pessimism             -0.197    -0.451    
                         clock uncertainty            0.108    -0.343    
    SLICE_X41Y29         FDRE (Hold_fdre_C_D)         0.078    -0.265    mfp_sys/top/udi/_swp_lo_s2_31_0_/cregister/cregister/q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_reg_55_0_/cregister/cregister/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.692%)  route 0.099ns (41.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.241ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.637    -0.475    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_reg_55_0_/cregister/cregister/clk_out1
    SLICE_X11Y14         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_reg_55_0_/cregister/cregister/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_reg_55_0_/cregister/cregister/q_reg[12]/Q
                         net (fo=2, routed)           0.099    -0.234    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[39]_1[12]
    SLICE_X10Y14         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.911    -0.241    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/clk_out1
    SLICE_X10Y14         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[12]/C
                         clock pessimism             -0.220    -0.462    
                         clock uncertainty            0.108    -0.354    
    SLICE_X10Y14         FDRE (Hold_fdre_C_D)         0.085    -0.269    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[12]
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/biu/_HWRITE/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/HWRITE_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.189ns (65.556%)  route 0.099ns (34.444%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.237ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.640    -0.472    mfp_sys/top/cpu/core/biu/_HWRITE/clk_out1
    SLICE_X11Y7          FDRE                                         r  mfp_sys/top/cpu/core/biu/_HWRITE/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.331 r  mfp_sys/top/cpu/core/biu/_HWRITE/q_reg[0]/Q
                         net (fo=11, routed)          0.099    -0.231    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HWRITE
    SLICE_X10Y7          LUT3 (Prop_lut3_I2_O)        0.048    -0.183 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HWRITE_d_i_1/O
                         net (fo=1, routed)           0.000    -0.183    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/HWRITE_d_reg_0
    SLICE_X10Y7          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/HWRITE_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.915    -0.237    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/clk_out1
    SLICE_X10Y7          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/HWRITE_d_reg/C
                         clock pessimism             -0.221    -0.459    
                         clock uncertainty            0.108    -0.351    
    SLICE_X10Y7          FDRE (Hold_fdre_C_D)         0.131    -0.220    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/HWRITE_d_reg
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_23_16_/cregister/cregister/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.698%)  route 0.115ns (38.302%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.630    -0.482    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_23_16_/cregister/cregister/clk_out1
    SLICE_X55Y5          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_23_16_/cregister/cregister/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_23_16_/cregister/cregister/q_reg[5]/Q
                         net (fo=1, routed)           0.115    -0.225    mfp_sys/top/cpu/core/dcc/fb/_sb_to_fb_stb_reg/q_reg[23]_0[5]
    SLICE_X56Y6          LUT6 (Prop_lut6_I2_O)        0.045    -0.180 r  mfp_sys/top/cpu/core/dcc/fb/_sb_to_fb_stb_reg/q[21]_i_1__58/O
                         net (fo=1, routed)           0.000    -0.180    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/D[21]
    SLICE_X56Y6          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.905    -0.247    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/clk_out1
    SLICE_X56Y6          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[21]/C
                         clock pessimism             -0.197    -0.445    
                         clock uncertainty            0.108    -0.337    
    SLICE_X56Y6          FDRE (Hold_fdre_C_D)         0.120    -0.217    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[21]
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 mfp_sys/top/udi/_rt_s1_31_0_/cregister/cregister/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/udi/_swp_lo_s2_31_0_/cregister/cregister/q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.777%)  route 0.116ns (45.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.253ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.625    -0.487    mfp_sys/top/udi/_rt_s1_31_0_/cregister/cregister/clk_out1
    SLICE_X43Y29         FDRE                                         r  mfp_sys/top/udi/_rt_s1_31_0_/cregister/cregister/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.346 r  mfp_sys/top/udi/_rt_s1_31_0_/cregister/cregister/q_reg[8]/Q
                         net (fo=1, routed)           0.116    -0.229    mfp_sys/top/udi/_swp_lo_s2_31_0_/cregister/cregister/D[24]
    SLICE_X41Y29         FDRE                                         r  mfp_sys/top/udi/_swp_lo_s2_31_0_/cregister/cregister/q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.899    -0.253    mfp_sys/top/udi/_swp_lo_s2_31_0_/cregister/cregister/clk_out1
    SLICE_X41Y29         FDRE                                         r  mfp_sys/top/udi/_swp_lo_s2_31_0_/cregister/cregister/q_reg[24]/C
                         clock pessimism             -0.197    -0.451    
                         clock uncertainty            0.108    -0.343    
    SLICE_X41Y29         FDRE (Hold_fdre_C_D)         0.076    -0.267    mfp_sys/top/udi/_swp_lo_s2_31_0_/cregister/cregister/q_reg[24]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 mfp_sys/top/udi/_rt_s1_31_0_/cregister/cregister/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/udi/_swp_lo_s2_31_0_/cregister/cregister/q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.978%)  route 0.115ns (45.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.250ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.629    -0.483    mfp_sys/top/udi/_rt_s1_31_0_/cregister/cregister/clk_out1
    SLICE_X35Y30         FDRE                                         r  mfp_sys/top/udi/_rt_s1_31_0_/cregister/cregister/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  mfp_sys/top/udi/_rt_s1_31_0_/cregister/cregister/q_reg[3]/Q
                         net (fo=1, routed)           0.115    -0.226    mfp_sys/top/udi/_swp_lo_s2_31_0_/cregister/cregister/D[19]
    SLICE_X33Y30         FDRE                                         r  mfp_sys/top/udi/_swp_lo_s2_31_0_/cregister/cregister/q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.902    -0.250    mfp_sys/top/udi/_swp_lo_s2_31_0_/cregister/cregister/clk_out1
    SLICE_X33Y30         FDRE                                         r  mfp_sys/top/udi/_swp_lo_s2_31_0_/cregister/cregister/q_reg[19]/C
                         clock pessimism             -0.197    -0.448    
                         clock uncertainty            0.108    -0.340    
    SLICE_X33Y30         FDRE (Hold_fdre_C_D)         0.076    -0.264    mfp_sys/top/udi/_swp_lo_s2_31_0_/cregister/cregister/q_reg[19]
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.038    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.366ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.366ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.960ns  (logic 4.686ns (26.091%)  route 13.274ns (73.909%))
  Logic Levels:           23  (CARRY4=4 LUT2=2 LUT3=1 LUT4=3 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.784ns = ( 18.216 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.243ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.804    -2.243    mfp_sys/top/cpu/core/mmu/tlb_dtlb/clk_out1
    SLICE_X23Y21         FDRE                                         r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y21         FDRE (Prop_fdre_C_Q)         0.419    -1.824 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/Q
                         net (fo=4, routed)           0.880    -0.944    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/utlbentry_pipe_out[53]
    SLICE_X23Y21         LUT5 (Prop_lut5_I3_O)        0.299    -0.645 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__5/O
                         net (fo=1, routed)           0.592    -0.053    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__5_n_0
    SLICE_X24Y21         LUT4 (Prop_lut4_I3_O)        0.124     0.071 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__5/O
                         net (fo=1, routed)           0.000     0.071    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0_0[0]
    SLICE_X24Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.603 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.603    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.717 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0/CO[3]
                         net (fo=7, routed)           1.139     1.856    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_2
    SLICE_X18Y22         LUT6 (Prop_lut6_I3_O)        0.124     1.980 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3/O
                         net (fo=22, routed)          0.794     2.774    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3_n_0
    SLICE_X17Y21         LUT6 (Prop_lut6_I3_O)        0.124     2.898 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__12/O
                         net (fo=1, routed)           0.403     3.302    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__12_n_0
    SLICE_X17Y21         LUT4 (Prop_lut4_I0_O)        0.124     3.426 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_1__38/O
                         net (fo=12, routed)          0.783     4.209    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[36]_0
    SLICE_X20Y22         LUT6 (Prop_lut6_I3_O)        0.124     4.333 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.333    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X20Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.865 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.865    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.022 f  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.595     5.617    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X26Y21         LUT3 (Prop_lut3_I0_O)        0.329     5.946 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__24/O
                         net (fo=2, routed)           0.449     6.395    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__24_n_0
    SLICE_X28Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.519 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.159     6.677    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X28Y21         LUT6 (Prop_lut6_I5_O)        0.124     6.801 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.444     7.245    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[0]_1
    SLICE_X30Y21         LUT4 (Prop_lut4_I3_O)        0.124     7.369 f  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.452     7.821    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_7
    SLICE_X30Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.945 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=44, routed)          0.841     8.786    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mmu_dcmode[0]
    SLICE_X34Y13         LUT2 (Prop_lut2_I1_O)        0.116     8.902 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[0]_i_1__358/O
                         net (fo=2, routed)           0.511     9.412    mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/dcc_excached
    SLICE_X30Y10         LUT6 (Prop_lut6_I5_O)        0.328     9.740 f  mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/q[55]_i_2__0/O
                         net (fo=4, routed)           0.882    10.622    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/biu_wtbf
    SLICE_X41Y13         LUT5 (Prop_lut5_I2_O)        0.124    10.746 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_4__91/O
                         net (fo=2, routed)           0.442    11.188    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q_reg[0]_3
    SLICE_X45Y13         LUT5 (Prop_lut5_I0_O)        0.124    11.312 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_11__16/O
                         net (fo=2, routed)           0.554    11.866    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_61
    SLICE_X45Y14         LUT6 (Prop_lut6_I4_O)        0.124    11.990 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_4__62/O
                         net (fo=7, routed)           0.720    12.710    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_1
    SLICE_X48Y18         LUT6 (Prop_lut6_I4_O)        0.124    12.834 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_1__306/O
                         net (fo=2, routed)           0.688    13.522    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/dsync_e
    SLICE_X48Y18         LUT6 (Prop_lut6_I3_O)        0.124    13.646 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/mem_reg_i_49/O
                         net (fo=8, routed)           0.943    14.590    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/dcc_dwstb
    SLICE_X61Y20         LUT2 (Prop_lut2_I0_O)        0.124    14.714 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/mem_reg_i_1__11/O
                         net (fo=2, routed)           1.004    15.717    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg_0[0]
    RAMB18_X2Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.754    18.216    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/clk_out1
    RAMB18_X2Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism             -0.493    17.723    
                         clock uncertainty           -0.108    17.615    
    RAMB18_X2Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    17.083    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         17.083    
                         arrival time                         -15.717    
  -------------------------------------------------------------------
                         slack                                  1.366    

Slack (MET) :             1.366ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.960ns  (logic 4.686ns (26.091%)  route 13.274ns (73.909%))
  Logic Levels:           23  (CARRY4=4 LUT2=2 LUT3=1 LUT4=3 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.784ns = ( 18.216 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.243ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.804    -2.243    mfp_sys/top/cpu/core/mmu/tlb_dtlb/clk_out1
    SLICE_X23Y21         FDRE                                         r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y21         FDRE (Prop_fdre_C_Q)         0.419    -1.824 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/Q
                         net (fo=4, routed)           0.880    -0.944    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/utlbentry_pipe_out[53]
    SLICE_X23Y21         LUT5 (Prop_lut5_I3_O)        0.299    -0.645 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__5/O
                         net (fo=1, routed)           0.592    -0.053    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__5_n_0
    SLICE_X24Y21         LUT4 (Prop_lut4_I3_O)        0.124     0.071 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__5/O
                         net (fo=1, routed)           0.000     0.071    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0_0[0]
    SLICE_X24Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.603 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.603    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.717 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0/CO[3]
                         net (fo=7, routed)           1.139     1.856    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_2
    SLICE_X18Y22         LUT6 (Prop_lut6_I3_O)        0.124     1.980 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3/O
                         net (fo=22, routed)          0.794     2.774    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3_n_0
    SLICE_X17Y21         LUT6 (Prop_lut6_I3_O)        0.124     2.898 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__12/O
                         net (fo=1, routed)           0.403     3.302    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__12_n_0
    SLICE_X17Y21         LUT4 (Prop_lut4_I0_O)        0.124     3.426 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_1__38/O
                         net (fo=12, routed)          0.783     4.209    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[36]_0
    SLICE_X20Y22         LUT6 (Prop_lut6_I3_O)        0.124     4.333 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.333    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X20Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.865 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.865    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.022 f  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.595     5.617    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X26Y21         LUT3 (Prop_lut3_I0_O)        0.329     5.946 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__24/O
                         net (fo=2, routed)           0.449     6.395    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__24_n_0
    SLICE_X28Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.519 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.159     6.677    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X28Y21         LUT6 (Prop_lut6_I5_O)        0.124     6.801 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.444     7.245    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[0]_1
    SLICE_X30Y21         LUT4 (Prop_lut4_I3_O)        0.124     7.369 f  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.452     7.821    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_7
    SLICE_X30Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.945 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=44, routed)          0.841     8.786    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mmu_dcmode[0]
    SLICE_X34Y13         LUT2 (Prop_lut2_I1_O)        0.116     8.902 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[0]_i_1__358/O
                         net (fo=2, routed)           0.511     9.412    mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/dcc_excached
    SLICE_X30Y10         LUT6 (Prop_lut6_I5_O)        0.328     9.740 f  mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/q[55]_i_2__0/O
                         net (fo=4, routed)           0.882    10.622    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/biu_wtbf
    SLICE_X41Y13         LUT5 (Prop_lut5_I2_O)        0.124    10.746 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_4__91/O
                         net (fo=2, routed)           0.442    11.188    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q_reg[0]_3
    SLICE_X45Y13         LUT5 (Prop_lut5_I0_O)        0.124    11.312 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_11__16/O
                         net (fo=2, routed)           0.554    11.866    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_61
    SLICE_X45Y14         LUT6 (Prop_lut6_I4_O)        0.124    11.990 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_4__62/O
                         net (fo=7, routed)           0.720    12.710    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_1
    SLICE_X48Y18         LUT6 (Prop_lut6_I4_O)        0.124    12.834 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_1__306/O
                         net (fo=2, routed)           0.688    13.522    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/dsync_e
    SLICE_X48Y18         LUT6 (Prop_lut6_I3_O)        0.124    13.646 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/mem_reg_i_49/O
                         net (fo=8, routed)           0.943    14.590    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/dcc_dwstb
    SLICE_X61Y20         LUT2 (Prop_lut2_I0_O)        0.124    14.714 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/mem_reg_i_1__11/O
                         net (fo=2, routed)           1.004    15.717    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg_0[0]
    RAMB18_X2Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.754    18.216    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/clk_out1
    RAMB18_X2Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism             -0.493    17.723    
                         clock uncertainty           -0.108    17.615    
    RAMB18_X2Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    17.083    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         17.083    
                         arrival time                         -15.717    
  -------------------------------------------------------------------
                         slack                                  1.366    

Slack (MET) :             1.440ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.838ns  (logic 4.686ns (26.270%)  route 13.152ns (73.730%))
  Logic Levels:           23  (CARRY4=4 LUT2=2 LUT3=1 LUT4=3 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.832ns = ( 18.168 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.243ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.804    -2.243    mfp_sys/top/cpu/core/mmu/tlb_dtlb/clk_out1
    SLICE_X23Y21         FDRE                                         r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y21         FDRE (Prop_fdre_C_Q)         0.419    -1.824 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/Q
                         net (fo=4, routed)           0.880    -0.944    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/utlbentry_pipe_out[53]
    SLICE_X23Y21         LUT5 (Prop_lut5_I3_O)        0.299    -0.645 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__5/O
                         net (fo=1, routed)           0.592    -0.053    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__5_n_0
    SLICE_X24Y21         LUT4 (Prop_lut4_I3_O)        0.124     0.071 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__5/O
                         net (fo=1, routed)           0.000     0.071    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0_0[0]
    SLICE_X24Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.603 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.603    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.717 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0/CO[3]
                         net (fo=7, routed)           1.139     1.856    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_2
    SLICE_X18Y22         LUT6 (Prop_lut6_I3_O)        0.124     1.980 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3/O
                         net (fo=22, routed)          0.794     2.774    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3_n_0
    SLICE_X17Y21         LUT6 (Prop_lut6_I3_O)        0.124     2.898 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__12/O
                         net (fo=1, routed)           0.403     3.302    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__12_n_0
    SLICE_X17Y21         LUT4 (Prop_lut4_I0_O)        0.124     3.426 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_1__38/O
                         net (fo=12, routed)          0.783     4.209    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[36]_0
    SLICE_X20Y22         LUT6 (Prop_lut6_I3_O)        0.124     4.333 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.333    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X20Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.865 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.865    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.022 f  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.595     5.617    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X26Y21         LUT3 (Prop_lut3_I0_O)        0.329     5.946 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__24/O
                         net (fo=2, routed)           0.449     6.395    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__24_n_0
    SLICE_X28Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.519 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.159     6.677    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X28Y21         LUT6 (Prop_lut6_I5_O)        0.124     6.801 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.444     7.245    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[0]_1
    SLICE_X30Y21         LUT4 (Prop_lut4_I3_O)        0.124     7.369 f  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.452     7.821    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_7
    SLICE_X30Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.945 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=44, routed)          0.841     8.786    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mmu_dcmode[0]
    SLICE_X34Y13         LUT2 (Prop_lut2_I1_O)        0.116     8.902 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[0]_i_1__358/O
                         net (fo=2, routed)           0.511     9.412    mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/dcc_excached
    SLICE_X30Y10         LUT6 (Prop_lut6_I5_O)        0.328     9.740 f  mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/q[55]_i_2__0/O
                         net (fo=4, routed)           0.882    10.622    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/biu_wtbf
    SLICE_X41Y13         LUT5 (Prop_lut5_I2_O)        0.124    10.746 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_4__91/O
                         net (fo=2, routed)           0.442    11.188    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q_reg[0]_3
    SLICE_X45Y13         LUT5 (Prop_lut5_I0_O)        0.124    11.312 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_11__16/O
                         net (fo=2, routed)           0.554    11.866    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_61
    SLICE_X45Y14         LUT6 (Prop_lut6_I4_O)        0.124    11.990 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_4__62/O
                         net (fo=7, routed)           0.720    12.710    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_1
    SLICE_X48Y18         LUT6 (Prop_lut6_I4_O)        0.124    12.834 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_1__306/O
                         net (fo=2, routed)           0.688    13.522    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/dsync_e
    SLICE_X48Y18         LUT6 (Prop_lut6_I3_O)        0.124    13.646 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/mem_reg_i_49/O
                         net (fo=8, routed)           1.144    14.790    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/dcc_dwstb
    SLICE_X63Y26         LUT2 (Prop_lut2_I0_O)        0.124    14.914 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/mem_reg_i_1__8/O
                         net (fo=2, routed)           0.681    15.595    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg_0[0]
    RAMB18_X1Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.706    18.168    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/clk_out1
    RAMB18_X1Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/CLKARDCLK
                         clock pessimism             -0.493    17.675    
                         clock uncertainty           -0.108    17.567    
    RAMB18_X1Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    17.035    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg
  -------------------------------------------------------------------
                         required time                         17.035    
                         arrival time                         -15.595    
  -------------------------------------------------------------------
                         slack                                  1.440    

Slack (MET) :             1.452ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.874ns  (logic 4.686ns (26.217%)  route 13.188ns (73.783%))
  Logic Levels:           23  (CARRY4=4 LUT2=2 LUT3=1 LUT4=3 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.784ns = ( 18.216 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.243ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.804    -2.243    mfp_sys/top/cpu/core/mmu/tlb_dtlb/clk_out1
    SLICE_X23Y21         FDRE                                         r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y21         FDRE (Prop_fdre_C_Q)         0.419    -1.824 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/Q
                         net (fo=4, routed)           0.880    -0.944    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/utlbentry_pipe_out[53]
    SLICE_X23Y21         LUT5 (Prop_lut5_I3_O)        0.299    -0.645 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__5/O
                         net (fo=1, routed)           0.592    -0.053    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__5_n_0
    SLICE_X24Y21         LUT4 (Prop_lut4_I3_O)        0.124     0.071 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__5/O
                         net (fo=1, routed)           0.000     0.071    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0_0[0]
    SLICE_X24Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.603 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.603    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.717 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0/CO[3]
                         net (fo=7, routed)           1.139     1.856    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_2
    SLICE_X18Y22         LUT6 (Prop_lut6_I3_O)        0.124     1.980 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3/O
                         net (fo=22, routed)          0.794     2.774    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3_n_0
    SLICE_X17Y21         LUT6 (Prop_lut6_I3_O)        0.124     2.898 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__12/O
                         net (fo=1, routed)           0.403     3.302    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__12_n_0
    SLICE_X17Y21         LUT4 (Prop_lut4_I0_O)        0.124     3.426 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_1__38/O
                         net (fo=12, routed)          0.783     4.209    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[36]_0
    SLICE_X20Y22         LUT6 (Prop_lut6_I3_O)        0.124     4.333 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.333    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X20Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.865 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.865    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.022 f  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.595     5.617    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X26Y21         LUT3 (Prop_lut3_I0_O)        0.329     5.946 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__24/O
                         net (fo=2, routed)           0.449     6.395    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__24_n_0
    SLICE_X28Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.519 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.159     6.677    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X28Y21         LUT6 (Prop_lut6_I5_O)        0.124     6.801 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.444     7.245    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[0]_1
    SLICE_X30Y21         LUT4 (Prop_lut4_I3_O)        0.124     7.369 f  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.452     7.821    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_7
    SLICE_X30Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.945 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=44, routed)          0.841     8.786    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mmu_dcmode[0]
    SLICE_X34Y13         LUT2 (Prop_lut2_I1_O)        0.116     8.902 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[0]_i_1__358/O
                         net (fo=2, routed)           0.511     9.412    mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/dcc_excached
    SLICE_X30Y10         LUT6 (Prop_lut6_I5_O)        0.328     9.740 f  mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/q[55]_i_2__0/O
                         net (fo=4, routed)           0.882    10.622    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/biu_wtbf
    SLICE_X41Y13         LUT5 (Prop_lut5_I2_O)        0.124    10.746 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_4__91/O
                         net (fo=2, routed)           0.442    11.188    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q_reg[0]_3
    SLICE_X45Y13         LUT5 (Prop_lut5_I0_O)        0.124    11.312 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_11__16/O
                         net (fo=2, routed)           0.554    11.866    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_61
    SLICE_X45Y14         LUT6 (Prop_lut6_I4_O)        0.124    11.990 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_4__62/O
                         net (fo=7, routed)           0.720    12.710    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_1
    SLICE_X48Y18         LUT6 (Prop_lut6_I4_O)        0.124    12.834 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_1__306/O
                         net (fo=2, routed)           0.688    13.522    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/dsync_e
    SLICE_X48Y18         LUT6 (Prop_lut6_I3_O)        0.124    13.646 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/mem_reg_i_49/O
                         net (fo=8, routed)           1.265    14.912    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/dcc_dwstb
    SLICE_X71Y20         LUT2 (Prop_lut2_I0_O)        0.124    15.036 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/mem_reg_i_9__7/O
                         net (fo=2, routed)           0.595    15.631    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg_0[0]
    RAMB18_X2Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.754    18.216    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/clk_out1
    RAMB18_X2Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/CLKARDCLK
                         clock pessimism             -0.493    17.723    
                         clock uncertainty           -0.108    17.615    
    RAMB18_X2Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    17.083    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         17.083    
                         arrival time                         -15.631    
  -------------------------------------------------------------------
                         slack                                  1.452    

Slack (MET) :             1.452ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.874ns  (logic 4.686ns (26.217%)  route 13.188ns (73.783%))
  Logic Levels:           23  (CARRY4=4 LUT2=2 LUT3=1 LUT4=3 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.784ns = ( 18.216 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.243ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.804    -2.243    mfp_sys/top/cpu/core/mmu/tlb_dtlb/clk_out1
    SLICE_X23Y21         FDRE                                         r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y21         FDRE (Prop_fdre_C_Q)         0.419    -1.824 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/Q
                         net (fo=4, routed)           0.880    -0.944    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/utlbentry_pipe_out[53]
    SLICE_X23Y21         LUT5 (Prop_lut5_I3_O)        0.299    -0.645 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__5/O
                         net (fo=1, routed)           0.592    -0.053    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__5_n_0
    SLICE_X24Y21         LUT4 (Prop_lut4_I3_O)        0.124     0.071 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__5/O
                         net (fo=1, routed)           0.000     0.071    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0_0[0]
    SLICE_X24Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.603 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.603    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.717 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0/CO[3]
                         net (fo=7, routed)           1.139     1.856    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_2
    SLICE_X18Y22         LUT6 (Prop_lut6_I3_O)        0.124     1.980 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3/O
                         net (fo=22, routed)          0.794     2.774    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3_n_0
    SLICE_X17Y21         LUT6 (Prop_lut6_I3_O)        0.124     2.898 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__12/O
                         net (fo=1, routed)           0.403     3.302    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__12_n_0
    SLICE_X17Y21         LUT4 (Prop_lut4_I0_O)        0.124     3.426 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_1__38/O
                         net (fo=12, routed)          0.783     4.209    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[36]_0
    SLICE_X20Y22         LUT6 (Prop_lut6_I3_O)        0.124     4.333 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.333    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X20Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.865 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.865    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.022 f  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.595     5.617    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X26Y21         LUT3 (Prop_lut3_I0_O)        0.329     5.946 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__24/O
                         net (fo=2, routed)           0.449     6.395    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__24_n_0
    SLICE_X28Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.519 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.159     6.677    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X28Y21         LUT6 (Prop_lut6_I5_O)        0.124     6.801 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.444     7.245    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[0]_1
    SLICE_X30Y21         LUT4 (Prop_lut4_I3_O)        0.124     7.369 f  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.452     7.821    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_7
    SLICE_X30Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.945 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=44, routed)          0.841     8.786    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mmu_dcmode[0]
    SLICE_X34Y13         LUT2 (Prop_lut2_I1_O)        0.116     8.902 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[0]_i_1__358/O
                         net (fo=2, routed)           0.511     9.412    mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/dcc_excached
    SLICE_X30Y10         LUT6 (Prop_lut6_I5_O)        0.328     9.740 f  mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/q[55]_i_2__0/O
                         net (fo=4, routed)           0.882    10.622    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/biu_wtbf
    SLICE_X41Y13         LUT5 (Prop_lut5_I2_O)        0.124    10.746 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_4__91/O
                         net (fo=2, routed)           0.442    11.188    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q_reg[0]_3
    SLICE_X45Y13         LUT5 (Prop_lut5_I0_O)        0.124    11.312 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_11__16/O
                         net (fo=2, routed)           0.554    11.866    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_61
    SLICE_X45Y14         LUT6 (Prop_lut6_I4_O)        0.124    11.990 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_4__62/O
                         net (fo=7, routed)           0.720    12.710    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_1
    SLICE_X48Y18         LUT6 (Prop_lut6_I4_O)        0.124    12.834 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_1__306/O
                         net (fo=2, routed)           0.688    13.522    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/dsync_e
    SLICE_X48Y18         LUT6 (Prop_lut6_I3_O)        0.124    13.646 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/mem_reg_i_49/O
                         net (fo=8, routed)           1.265    14.912    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/dcc_dwstb
    SLICE_X71Y20         LUT2 (Prop_lut2_I0_O)        0.124    15.036 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/mem_reg_i_9__7/O
                         net (fo=2, routed)           0.595    15.631    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg_0[0]
    RAMB18_X2Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.754    18.216    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/clk_out1
    RAMB18_X2Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/CLKARDCLK
                         clock pessimism             -0.493    17.723    
                         clock uncertainty           -0.108    17.615    
    RAMB18_X2Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    17.083    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         17.083    
                         arrival time                         -15.631    
  -------------------------------------------------------------------
                         slack                                  1.452    

Slack (MET) :             1.497ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.834ns  (logic 4.686ns (26.276%)  route 13.148ns (73.724%))
  Logic Levels:           23  (CARRY4=4 LUT2=2 LUT3=1 LUT4=3 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.779ns = ( 18.221 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.243ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.804    -2.243    mfp_sys/top/cpu/core/mmu/tlb_dtlb/clk_out1
    SLICE_X23Y21         FDRE                                         r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y21         FDRE (Prop_fdre_C_Q)         0.419    -1.824 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/Q
                         net (fo=4, routed)           0.880    -0.944    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/utlbentry_pipe_out[53]
    SLICE_X23Y21         LUT5 (Prop_lut5_I3_O)        0.299    -0.645 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__5/O
                         net (fo=1, routed)           0.592    -0.053    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__5_n_0
    SLICE_X24Y21         LUT4 (Prop_lut4_I3_O)        0.124     0.071 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__5/O
                         net (fo=1, routed)           0.000     0.071    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0_0[0]
    SLICE_X24Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.603 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.603    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.717 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0/CO[3]
                         net (fo=7, routed)           1.139     1.856    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_2
    SLICE_X18Y22         LUT6 (Prop_lut6_I3_O)        0.124     1.980 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3/O
                         net (fo=22, routed)          0.794     2.774    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3_n_0
    SLICE_X17Y21         LUT6 (Prop_lut6_I3_O)        0.124     2.898 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__12/O
                         net (fo=1, routed)           0.403     3.302    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__12_n_0
    SLICE_X17Y21         LUT4 (Prop_lut4_I0_O)        0.124     3.426 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_1__38/O
                         net (fo=12, routed)          0.783     4.209    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[36]_0
    SLICE_X20Y22         LUT6 (Prop_lut6_I3_O)        0.124     4.333 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.333    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X20Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.865 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.865    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.022 f  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.595     5.617    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X26Y21         LUT3 (Prop_lut3_I0_O)        0.329     5.946 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__24/O
                         net (fo=2, routed)           0.449     6.395    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__24_n_0
    SLICE_X28Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.519 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.159     6.677    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X28Y21         LUT6 (Prop_lut6_I5_O)        0.124     6.801 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.444     7.245    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[0]_1
    SLICE_X30Y21         LUT4 (Prop_lut4_I3_O)        0.124     7.369 f  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.452     7.821    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_7
    SLICE_X30Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.945 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=44, routed)          0.841     8.786    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mmu_dcmode[0]
    SLICE_X34Y13         LUT2 (Prop_lut2_I1_O)        0.116     8.902 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[0]_i_1__358/O
                         net (fo=2, routed)           0.511     9.412    mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/dcc_excached
    SLICE_X30Y10         LUT6 (Prop_lut6_I5_O)        0.328     9.740 f  mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/q[55]_i_2__0/O
                         net (fo=4, routed)           0.882    10.622    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/biu_wtbf
    SLICE_X41Y13         LUT5 (Prop_lut5_I2_O)        0.124    10.746 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_4__91/O
                         net (fo=2, routed)           0.442    11.188    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q_reg[0]_3
    SLICE_X45Y13         LUT5 (Prop_lut5_I0_O)        0.124    11.312 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_11__16/O
                         net (fo=2, routed)           0.554    11.866    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_61
    SLICE_X45Y14         LUT6 (Prop_lut6_I4_O)        0.124    11.990 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_4__62/O
                         net (fo=7, routed)           0.720    12.710    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_1
    SLICE_X48Y18         LUT6 (Prop_lut6_I4_O)        0.124    12.834 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_1__306/O
                         net (fo=2, routed)           0.688    13.522    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/dsync_e
    SLICE_X48Y18         LUT6 (Prop_lut6_I3_O)        0.124    13.646 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/mem_reg_i_49/O
                         net (fo=8, routed)           1.095    14.741    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/dcc_dwstb
    SLICE_X71Y17         LUT2 (Prop_lut2_I0_O)        0.124    14.865 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/mem_reg_i_1__9/O
                         net (fo=2, routed)           0.726    15.591    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg_0[0]
    RAMB18_X2Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.759    18.221    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/clk_out1
    RAMB18_X2Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism             -0.493    17.728    
                         clock uncertainty           -0.108    17.620    
    RAMB18_X2Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    17.088    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         17.088    
                         arrival time                         -15.591    
  -------------------------------------------------------------------
                         slack                                  1.497    

Slack (MET) :             1.512ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.555ns  (logic 4.679ns (26.653%)  route 12.876ns (73.347%))
  Logic Levels:           23  (CARRY4=4 LUT2=2 LUT3=1 LUT4=3 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.835ns = ( 18.165 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.243ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.804    -2.243    mfp_sys/top/cpu/core/mmu/tlb_dtlb/clk_out1
    SLICE_X23Y21         FDRE                                         r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y21         FDRE (Prop_fdre_C_Q)         0.419    -1.824 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/Q
                         net (fo=4, routed)           0.880    -0.944    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/utlbentry_pipe_out[53]
    SLICE_X23Y21         LUT5 (Prop_lut5_I3_O)        0.299    -0.645 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__5/O
                         net (fo=1, routed)           0.592    -0.053    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__5_n_0
    SLICE_X24Y21         LUT4 (Prop_lut4_I3_O)        0.124     0.071 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__5/O
                         net (fo=1, routed)           0.000     0.071    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0_0[0]
    SLICE_X24Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.603 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.603    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.717 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0/CO[3]
                         net (fo=7, routed)           1.139     1.856    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_2
    SLICE_X18Y22         LUT6 (Prop_lut6_I3_O)        0.124     1.980 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3/O
                         net (fo=22, routed)          0.794     2.774    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3_n_0
    SLICE_X17Y21         LUT6 (Prop_lut6_I3_O)        0.124     2.898 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__12/O
                         net (fo=1, routed)           0.403     3.302    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__12_n_0
    SLICE_X17Y21         LUT4 (Prop_lut4_I0_O)        0.124     3.426 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_1__38/O
                         net (fo=12, routed)          0.783     4.209    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[36]_0
    SLICE_X20Y22         LUT6 (Prop_lut6_I3_O)        0.124     4.333 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.333    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X20Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.865 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.865    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.022 f  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.595     5.617    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X26Y21         LUT3 (Prop_lut3_I0_O)        0.329     5.946 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__24/O
                         net (fo=2, routed)           0.449     6.395    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__24_n_0
    SLICE_X28Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.519 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.159     6.677    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X28Y21         LUT6 (Prop_lut6_I5_O)        0.124     6.801 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.444     7.245    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[0]_1
    SLICE_X30Y21         LUT4 (Prop_lut4_I3_O)        0.124     7.369 f  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.452     7.821    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_7
    SLICE_X30Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.945 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=44, routed)          0.841     8.786    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mmu_dcmode[0]
    SLICE_X34Y13         LUT2 (Prop_lut2_I1_O)        0.116     8.902 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[0]_i_1__358/O
                         net (fo=2, routed)           0.511     9.412    mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/dcc_excached
    SLICE_X30Y10         LUT6 (Prop_lut6_I5_O)        0.328     9.740 f  mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/q[55]_i_2__0/O
                         net (fo=4, routed)           0.882    10.622    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/biu_wtbf
    SLICE_X41Y13         LUT5 (Prop_lut5_I2_O)        0.124    10.746 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_4__91/O
                         net (fo=2, routed)           0.442    11.188    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q_reg[0]_3
    SLICE_X45Y13         LUT5 (Prop_lut5_I0_O)        0.124    11.312 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_11__16/O
                         net (fo=2, routed)           0.554    11.866    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_61
    SLICE_X45Y14         LUT6 (Prop_lut6_I4_O)        0.124    11.990 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_4__62/O
                         net (fo=7, routed)           0.720    12.710    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_1
    SLICE_X48Y18         LUT6 (Prop_lut6_I4_O)        0.124    12.834 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_1__306/O
                         net (fo=2, routed)           0.688    13.522    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/dsync_e
    SLICE_X48Y18         LUT6 (Prop_lut6_I3_O)        0.124    13.646 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/mem_reg_i_49/O
                         net (fo=8, routed)           0.943    14.590    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/dcc_dwstb
    SLICE_X61Y20         LUT2 (Prop_lut2_I0_O)        0.117    14.707 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/mem_reg_i_9__6/O
                         net (fo=2, routed)           0.606    15.312    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg_0[0]
    RAMB18_X1Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.703    18.165    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/clk_out1
    RAMB18_X1Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism             -0.493    17.672    
                         clock uncertainty           -0.108    17.564    
    RAMB18_X1Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.740    16.824    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         16.824    
                         arrival time                         -15.312    
  -------------------------------------------------------------------
                         slack                                  1.512    

Slack (MET) :             1.512ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.555ns  (logic 4.679ns (26.653%)  route 12.876ns (73.347%))
  Logic Levels:           23  (CARRY4=4 LUT2=2 LUT3=1 LUT4=3 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.835ns = ( 18.165 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.243ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.804    -2.243    mfp_sys/top/cpu/core/mmu/tlb_dtlb/clk_out1
    SLICE_X23Y21         FDRE                                         r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y21         FDRE (Prop_fdre_C_Q)         0.419    -1.824 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/Q
                         net (fo=4, routed)           0.880    -0.944    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/utlbentry_pipe_out[53]
    SLICE_X23Y21         LUT5 (Prop_lut5_I3_O)        0.299    -0.645 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__5/O
                         net (fo=1, routed)           0.592    -0.053    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__5_n_0
    SLICE_X24Y21         LUT4 (Prop_lut4_I3_O)        0.124     0.071 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__5/O
                         net (fo=1, routed)           0.000     0.071    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0_0[0]
    SLICE_X24Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.603 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.603    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.717 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0/CO[3]
                         net (fo=7, routed)           1.139     1.856    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_2
    SLICE_X18Y22         LUT6 (Prop_lut6_I3_O)        0.124     1.980 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3/O
                         net (fo=22, routed)          0.794     2.774    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3_n_0
    SLICE_X17Y21         LUT6 (Prop_lut6_I3_O)        0.124     2.898 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__12/O
                         net (fo=1, routed)           0.403     3.302    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__12_n_0
    SLICE_X17Y21         LUT4 (Prop_lut4_I0_O)        0.124     3.426 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_1__38/O
                         net (fo=12, routed)          0.783     4.209    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[36]_0
    SLICE_X20Y22         LUT6 (Prop_lut6_I3_O)        0.124     4.333 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.333    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X20Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.865 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.865    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.022 f  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.595     5.617    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X26Y21         LUT3 (Prop_lut3_I0_O)        0.329     5.946 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__24/O
                         net (fo=2, routed)           0.449     6.395    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__24_n_0
    SLICE_X28Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.519 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.159     6.677    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X28Y21         LUT6 (Prop_lut6_I5_O)        0.124     6.801 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.444     7.245    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[0]_1
    SLICE_X30Y21         LUT4 (Prop_lut4_I3_O)        0.124     7.369 f  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.452     7.821    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_7
    SLICE_X30Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.945 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=44, routed)          0.841     8.786    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mmu_dcmode[0]
    SLICE_X34Y13         LUT2 (Prop_lut2_I1_O)        0.116     8.902 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[0]_i_1__358/O
                         net (fo=2, routed)           0.511     9.412    mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/dcc_excached
    SLICE_X30Y10         LUT6 (Prop_lut6_I5_O)        0.328     9.740 f  mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/q[55]_i_2__0/O
                         net (fo=4, routed)           0.882    10.622    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/biu_wtbf
    SLICE_X41Y13         LUT5 (Prop_lut5_I2_O)        0.124    10.746 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_4__91/O
                         net (fo=2, routed)           0.442    11.188    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q_reg[0]_3
    SLICE_X45Y13         LUT5 (Prop_lut5_I0_O)        0.124    11.312 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_11__16/O
                         net (fo=2, routed)           0.554    11.866    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_61
    SLICE_X45Y14         LUT6 (Prop_lut6_I4_O)        0.124    11.990 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_4__62/O
                         net (fo=7, routed)           0.720    12.710    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_1
    SLICE_X48Y18         LUT6 (Prop_lut6_I4_O)        0.124    12.834 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_1__306/O
                         net (fo=2, routed)           0.688    13.522    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/dsync_e
    SLICE_X48Y18         LUT6 (Prop_lut6_I3_O)        0.124    13.646 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/mem_reg_i_49/O
                         net (fo=8, routed)           0.943    14.590    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/dcc_dwstb
    SLICE_X61Y20         LUT2 (Prop_lut2_I0_O)        0.117    14.707 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/mem_reg_i_9__6/O
                         net (fo=2, routed)           0.606    15.312    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg_0[0]
    RAMB18_X1Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.703    18.165    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/clk_out1
    RAMB18_X1Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism             -0.493    17.672    
                         clock uncertainty           -0.108    17.564    
    RAMB18_X1Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.740    16.824    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         16.824    
                         arrival time                         -15.312    
  -------------------------------------------------------------------
                         slack                                  1.512    

Slack (MET) :             1.560ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.771ns  (logic 4.686ns (26.369%)  route 13.085ns (73.631%))
  Logic Levels:           23  (CARRY4=4 LUT2=2 LUT3=1 LUT4=3 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.779ns = ( 18.221 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.243ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.804    -2.243    mfp_sys/top/cpu/core/mmu/tlb_dtlb/clk_out1
    SLICE_X23Y21         FDRE                                         r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y21         FDRE (Prop_fdre_C_Q)         0.419    -1.824 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/Q
                         net (fo=4, routed)           0.880    -0.944    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/utlbentry_pipe_out[53]
    SLICE_X23Y21         LUT5 (Prop_lut5_I3_O)        0.299    -0.645 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__5/O
                         net (fo=1, routed)           0.592    -0.053    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__5_n_0
    SLICE_X24Y21         LUT4 (Prop_lut4_I3_O)        0.124     0.071 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__5/O
                         net (fo=1, routed)           0.000     0.071    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0_0[0]
    SLICE_X24Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.603 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.603    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.717 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0/CO[3]
                         net (fo=7, routed)           1.139     1.856    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_2
    SLICE_X18Y22         LUT6 (Prop_lut6_I3_O)        0.124     1.980 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3/O
                         net (fo=22, routed)          0.794     2.774    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3_n_0
    SLICE_X17Y21         LUT6 (Prop_lut6_I3_O)        0.124     2.898 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__12/O
                         net (fo=1, routed)           0.403     3.302    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__12_n_0
    SLICE_X17Y21         LUT4 (Prop_lut4_I0_O)        0.124     3.426 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_1__38/O
                         net (fo=12, routed)          0.783     4.209    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[36]_0
    SLICE_X20Y22         LUT6 (Prop_lut6_I3_O)        0.124     4.333 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.333    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X20Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.865 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.865    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.022 f  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.595     5.617    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X26Y21         LUT3 (Prop_lut3_I0_O)        0.329     5.946 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__24/O
                         net (fo=2, routed)           0.449     6.395    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__24_n_0
    SLICE_X28Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.519 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.159     6.677    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X28Y21         LUT6 (Prop_lut6_I5_O)        0.124     6.801 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.444     7.245    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[0]_1
    SLICE_X30Y21         LUT4 (Prop_lut4_I3_O)        0.124     7.369 f  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.452     7.821    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_7
    SLICE_X30Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.945 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=44, routed)          0.841     8.786    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mmu_dcmode[0]
    SLICE_X34Y13         LUT2 (Prop_lut2_I1_O)        0.116     8.902 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[0]_i_1__358/O
                         net (fo=2, routed)           0.511     9.412    mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/dcc_excached
    SLICE_X30Y10         LUT6 (Prop_lut6_I5_O)        0.328     9.740 f  mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/q[55]_i_2__0/O
                         net (fo=4, routed)           0.882    10.622    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/biu_wtbf
    SLICE_X41Y13         LUT5 (Prop_lut5_I2_O)        0.124    10.746 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_4__91/O
                         net (fo=2, routed)           0.442    11.188    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q_reg[0]_3
    SLICE_X45Y13         LUT5 (Prop_lut5_I0_O)        0.124    11.312 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_11__16/O
                         net (fo=2, routed)           0.554    11.866    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_61
    SLICE_X45Y14         LUT6 (Prop_lut6_I4_O)        0.124    11.990 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_4__62/O
                         net (fo=7, routed)           0.720    12.710    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_1
    SLICE_X48Y18         LUT6 (Prop_lut6_I4_O)        0.124    12.834 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_1__306/O
                         net (fo=2, routed)           0.688    13.522    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/dsync_e
    SLICE_X48Y18         LUT6 (Prop_lut6_I3_O)        0.124    13.646 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/mem_reg_i_49/O
                         net (fo=8, routed)           1.123    14.769    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/dcc_dwstb
    SLICE_X71Y17         LUT2 (Prop_lut2_I0_O)        0.124    14.893 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/mem_reg_i_9__5/O
                         net (fo=2, routed)           0.636    15.528    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg_0[0]
    RAMB18_X2Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.759    18.221    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_out1
    RAMB18_X2Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism             -0.493    17.728    
                         clock uncertainty           -0.108    17.620    
    RAMB18_X2Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    17.088    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         17.088    
                         arrival time                         -15.528    
  -------------------------------------------------------------------
                         slack                                  1.560    

Slack (MET) :             1.566ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.712ns  (logic 4.686ns (26.457%)  route 13.026ns (73.543%))
  Logic Levels:           23  (CARRY4=4 LUT2=2 LUT3=1 LUT4=3 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.832ns = ( 18.168 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.243ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.804    -2.243    mfp_sys/top/cpu/core/mmu/tlb_dtlb/clk_out1
    SLICE_X23Y21         FDRE                                         r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y21         FDRE (Prop_fdre_C_Q)         0.419    -1.824 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[53]/Q
                         net (fo=4, routed)           0.880    -0.944    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry2/utlbentry_pipe_out[53]
    SLICE_X23Y21         LUT5 (Prop_lut5_I3_O)        0.299    -0.645 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__5/O
                         net (fo=1, routed)           0.592    -0.053    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__5_n_0
    SLICE_X24Y21         LUT4 (Prop_lut4_I3_O)        0.124     0.071 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__5/O
                         net (fo=1, routed)           0.000     0.071    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0_0[0]
    SLICE_X24Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.603 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.603    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.717 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0/CO[3]
                         net (fo=7, routed)           1.139     1.856    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_2
    SLICE_X18Y22         LUT6 (Prop_lut6_I3_O)        0.124     1.980 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3/O
                         net (fo=22, routed)          0.794     2.774    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3_n_0
    SLICE_X17Y21         LUT6 (Prop_lut6_I3_O)        0.124     2.898 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__12/O
                         net (fo=1, routed)           0.403     3.302    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__12_n_0
    SLICE_X17Y21         LUT4 (Prop_lut4_I0_O)        0.124     3.426 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_1__38/O
                         net (fo=12, routed)          0.783     4.209    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[36]_0
    SLICE_X20Y22         LUT6 (Prop_lut6_I3_O)        0.124     4.333 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.333    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X20Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.865 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.865    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.022 f  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.595     5.617    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X26Y21         LUT3 (Prop_lut3_I0_O)        0.329     5.946 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__24/O
                         net (fo=2, routed)           0.449     6.395    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__24_n_0
    SLICE_X28Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.519 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.159     6.677    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X28Y21         LUT6 (Prop_lut6_I5_O)        0.124     6.801 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.444     7.245    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[0]_1
    SLICE_X30Y21         LUT4 (Prop_lut4_I3_O)        0.124     7.369 f  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.452     7.821    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_7
    SLICE_X30Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.945 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=44, routed)          0.841     8.786    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mmu_dcmode[0]
    SLICE_X34Y13         LUT2 (Prop_lut2_I1_O)        0.116     8.902 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[0]_i_1__358/O
                         net (fo=2, routed)           0.511     9.412    mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/dcc_excached
    SLICE_X30Y10         LUT6 (Prop_lut6_I5_O)        0.328     9.740 f  mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/q[55]_i_2__0/O
                         net (fo=4, routed)           0.882    10.622    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/biu_wtbf
    SLICE_X41Y13         LUT5 (Prop_lut5_I2_O)        0.124    10.746 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_4__91/O
                         net (fo=2, routed)           0.442    11.188    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q_reg[0]_3
    SLICE_X45Y13         LUT5 (Prop_lut5_I0_O)        0.124    11.312 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_11__16/O
                         net (fo=2, routed)           0.554    11.866    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_61
    SLICE_X45Y14         LUT6 (Prop_lut6_I4_O)        0.124    11.990 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_4__62/O
                         net (fo=7, routed)           0.720    12.710    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_1
    SLICE_X48Y18         LUT6 (Prop_lut6_I4_O)        0.124    12.834 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_1__306/O
                         net (fo=2, routed)           0.688    13.522    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/dsync_e
    SLICE_X48Y18         LUT6 (Prop_lut6_I3_O)        0.124    13.646 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/mem_reg_i_49/O
                         net (fo=8, routed)           0.873    14.519    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/dcc_dwstb
    SLICE_X60Y21         LUT2 (Prop_lut2_I0_O)        0.124    14.643 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/mem_reg_i_18__4/O
                         net (fo=2, routed)           0.826    15.469    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg_0[0]
    RAMB18_X1Y10         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.706    18.168    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/clk_out1
    RAMB18_X1Y10         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism             -0.493    17.675    
                         clock uncertainty           -0.108    17.567    
    RAMB18_X1Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    17.035    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         17.035    
                         arrival time                         -15.469    
  -------------------------------------------------------------------
                         slack                                  1.566    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_31_24_/cregister/cregister/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.633    -0.479    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_31_24_/cregister/cregister/clk_out1
    SLICE_X63Y9          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_31_24_/cregister/cregister/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.338 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_31_24_/cregister/cregister/q_reg[1]/Q
                         net (fo=1, routed)           0.087    -0.251    mfp_sys/top/cpu/core/dcc/fb/_sb_to_fb_stb_reg/q_reg[31]_1[1]
    SLICE_X62Y9          LUT6 (Prop_lut6_I2_O)        0.045    -0.206 r  mfp_sys/top/cpu/core/dcc/fb/_sb_to_fb_stb_reg/q[25]_i_1__52/O
                         net (fo=1, routed)           0.000    -0.206    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/D[25]
    SLICE_X62Y9          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.908    -0.244    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/clk_out1
    SLICE_X62Y9          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[25]/C
                         clock pessimism             -0.221    -0.466    
                         clock uncertainty            0.108    -0.358    
    SLICE_X62Y9          FDRE (Hold_fdre_C_D)         0.120    -0.238    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[25]
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_7_0_/cregister/cregister/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.631    -0.481    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_7_0_/cregister/cregister/clk_out1
    SLICE_X51Y5          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_7_0_/cregister/cregister/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.340 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_7_0_/cregister/cregister/q_reg[3]/Q
                         net (fo=1, routed)           0.087    -0.253    mfp_sys/top/cpu/core/dcc/fb/_sb_to_fb_stb_reg/Q[3]
    SLICE_X50Y5          LUT6 (Prop_lut6_I2_O)        0.045    -0.208 r  mfp_sys/top/cpu/core/dcc/fb/_sb_to_fb_stb_reg/q[3]_i_1__118/O
                         net (fo=1, routed)           0.000    -0.208    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/D[3]
    SLICE_X50Y5          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.905    -0.247    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/clk_out1
    SLICE_X50Y5          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[3]/C
                         clock pessimism             -0.220    -0.468    
                         clock uncertainty            0.108    -0.360    
    SLICE_X50Y5          FDRE (Hold_fdre_C_D)         0.120    -0.240    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_31_24_/cregister/cregister/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.631    -0.481    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_31_24_/cregister/cregister/clk_out1
    SLICE_X61Y8          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_31_24_/cregister/cregister/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.340 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_31_24_/cregister/cregister/q_reg[2]/Q
                         net (fo=1, routed)           0.087    -0.253    mfp_sys/top/cpu/core/dcc/fb/_sb_to_fb_stb_reg/q_reg[31]_5[2]
    SLICE_X60Y8          LUT6 (Prop_lut6_I2_O)        0.045    -0.208 r  mfp_sys/top/cpu/core/dcc/fb/_sb_to_fb_stb_reg/q[26]_i_1__83/O
                         net (fo=1, routed)           0.000    -0.208    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/D[26]
    SLICE_X60Y8          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.906    -0.246    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/clk_out1
    SLICE_X60Y8          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[26]/C
                         clock pessimism             -0.221    -0.468    
                         clock uncertainty            0.108    -0.360    
    SLICE_X60Y8          FDRE (Hold_fdre_C_D)         0.120    -0.240    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[26]
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.664    -0.448    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/clk_out1
    SLICE_X7Y16          FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.307 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[14]/Q
                         net (fo=1, routed)           0.087    -0.220    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg_n_0_[14]
    SLICE_X6Y16          LUT3 (Prop_lut3_I0_O)        0.045    -0.175 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q[14]_i_1__37/O
                         net (fo=1, routed)           0.000    -0.175    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/D[14]
    SLICE_X6Y16          FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.939    -0.213    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/clk_out1
    SLICE_X6Y16          FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[14]/C
                         clock pessimism             -0.221    -0.435    
                         clock uncertainty            0.108    -0.327    
    SLICE_X6Y16          FDRE (Hold_fdre_C_D)         0.120    -0.207    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[14]
  -------------------------------------------------------------------
                         required time                          0.207    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 mfp_sys/top/udi/_rs_s1_31_0_/cregister/cregister/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/udi/_swp_lo_s2_31_0_/cregister/cregister/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.063%)  route 0.115ns (44.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.253ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.625    -0.487    mfp_sys/top/udi/_rs_s1_31_0_/cregister/cregister/clk_out1
    SLICE_X43Y29         FDRE                                         r  mfp_sys/top/udi/_rs_s1_31_0_/cregister/cregister/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.346 r  mfp_sys/top/udi/_rs_s1_31_0_/cregister/cregister/q_reg[8]/Q
                         net (fo=1, routed)           0.115    -0.231    mfp_sys/top/udi/_swp_lo_s2_31_0_/cregister/cregister/D[8]
    SLICE_X41Y29         FDRE                                         r  mfp_sys/top/udi/_swp_lo_s2_31_0_/cregister/cregister/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.899    -0.253    mfp_sys/top/udi/_swp_lo_s2_31_0_/cregister/cregister/clk_out1
    SLICE_X41Y29         FDRE                                         r  mfp_sys/top/udi/_swp_lo_s2_31_0_/cregister/cregister/q_reg[8]/C
                         clock pessimism             -0.197    -0.451    
                         clock uncertainty            0.108    -0.343    
    SLICE_X41Y29         FDRE (Hold_fdre_C_D)         0.078    -0.265    mfp_sys/top/udi/_swp_lo_s2_31_0_/cregister/cregister/q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_reg_55_0_/cregister/cregister/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.692%)  route 0.099ns (41.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.241ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.637    -0.475    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_reg_55_0_/cregister/cregister/clk_out1
    SLICE_X11Y14         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_reg_55_0_/cregister/cregister/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_reg_55_0_/cregister/cregister/q_reg[12]/Q
                         net (fo=2, routed)           0.099    -0.234    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[39]_1[12]
    SLICE_X10Y14         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.911    -0.241    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/clk_out1
    SLICE_X10Y14         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[12]/C
                         clock pessimism             -0.220    -0.462    
                         clock uncertainty            0.108    -0.354    
    SLICE_X10Y14         FDRE (Hold_fdre_C_D)         0.085    -0.269    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[12]
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/biu/_HWRITE/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/HWRITE_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.189ns (65.556%)  route 0.099ns (34.444%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.237ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.640    -0.472    mfp_sys/top/cpu/core/biu/_HWRITE/clk_out1
    SLICE_X11Y7          FDRE                                         r  mfp_sys/top/cpu/core/biu/_HWRITE/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.331 r  mfp_sys/top/cpu/core/biu/_HWRITE/q_reg[0]/Q
                         net (fo=11, routed)          0.099    -0.231    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HWRITE
    SLICE_X10Y7          LUT3 (Prop_lut3_I2_O)        0.048    -0.183 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HWRITE_d_i_1/O
                         net (fo=1, routed)           0.000    -0.183    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/HWRITE_d_reg_0
    SLICE_X10Y7          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/HWRITE_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.915    -0.237    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/clk_out1
    SLICE_X10Y7          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/HWRITE_d_reg/C
                         clock pessimism             -0.221    -0.459    
                         clock uncertainty            0.108    -0.351    
    SLICE_X10Y7          FDRE (Hold_fdre_C_D)         0.131    -0.220    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/HWRITE_d_reg
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_23_16_/cregister/cregister/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.698%)  route 0.115ns (38.302%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.630    -0.482    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_23_16_/cregister/cregister/clk_out1
    SLICE_X55Y5          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_23_16_/cregister/cregister/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_23_16_/cregister/cregister/q_reg[5]/Q
                         net (fo=1, routed)           0.115    -0.225    mfp_sys/top/cpu/core/dcc/fb/_sb_to_fb_stb_reg/q_reg[23]_0[5]
    SLICE_X56Y6          LUT6 (Prop_lut6_I2_O)        0.045    -0.180 r  mfp_sys/top/cpu/core/dcc/fb/_sb_to_fb_stb_reg/q[21]_i_1__58/O
                         net (fo=1, routed)           0.000    -0.180    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/D[21]
    SLICE_X56Y6          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.905    -0.247    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/clk_out1
    SLICE_X56Y6          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[21]/C
                         clock pessimism             -0.197    -0.445    
                         clock uncertainty            0.108    -0.337    
    SLICE_X56Y6          FDRE (Hold_fdre_C_D)         0.120    -0.217    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[21]
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 mfp_sys/top/udi/_rt_s1_31_0_/cregister/cregister/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/udi/_swp_lo_s2_31_0_/cregister/cregister/q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.777%)  route 0.116ns (45.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.253ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.625    -0.487    mfp_sys/top/udi/_rt_s1_31_0_/cregister/cregister/clk_out1
    SLICE_X43Y29         FDRE                                         r  mfp_sys/top/udi/_rt_s1_31_0_/cregister/cregister/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.346 r  mfp_sys/top/udi/_rt_s1_31_0_/cregister/cregister/q_reg[8]/Q
                         net (fo=1, routed)           0.116    -0.229    mfp_sys/top/udi/_swp_lo_s2_31_0_/cregister/cregister/D[24]
    SLICE_X41Y29         FDRE                                         r  mfp_sys/top/udi/_swp_lo_s2_31_0_/cregister/cregister/q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.899    -0.253    mfp_sys/top/udi/_swp_lo_s2_31_0_/cregister/cregister/clk_out1
    SLICE_X41Y29         FDRE                                         r  mfp_sys/top/udi/_swp_lo_s2_31_0_/cregister/cregister/q_reg[24]/C
                         clock pessimism             -0.197    -0.451    
                         clock uncertainty            0.108    -0.343    
    SLICE_X41Y29         FDRE (Hold_fdre_C_D)         0.076    -0.267    mfp_sys/top/udi/_swp_lo_s2_31_0_/cregister/cregister/q_reg[24]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 mfp_sys/top/udi/_rt_s1_31_0_/cregister/cregister/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/udi/_swp_lo_s2_31_0_/cregister/cregister/q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.978%)  route 0.115ns (45.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.250ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.629    -0.483    mfp_sys/top/udi/_rt_s1_31_0_/cregister/cregister/clk_out1
    SLICE_X35Y30         FDRE                                         r  mfp_sys/top/udi/_rt_s1_31_0_/cregister/cregister/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  mfp_sys/top/udi/_rt_s1_31_0_/cregister/cregister/q_reg[3]/Q
                         net (fo=1, routed)           0.115    -0.226    mfp_sys/top/udi/_swp_lo_s2_31_0_/cregister/cregister/D[19]
    SLICE_X33Y30         FDRE                                         r  mfp_sys/top/udi/_swp_lo_s2_31_0_/cregister/cregister/q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.902    -0.250    mfp_sys/top/udi/_swp_lo_s2_31_0_/cregister/cregister/clk_out1
    SLICE_X33Y30         FDRE                                         r  mfp_sys/top/udi/_swp_lo_s2_31_0_/cregister/cregister/q_reg[19]/C
                         clock pessimism             -0.197    -0.448    
                         clock uncertainty            0.108    -0.340    
    SLICE_X33Y30         FDRE (Hold_fdre_C_D)         0.076    -0.264    mfp_sys/top/udi/_swp_lo_s2_31_0_/cregister/cregister/q_reg[19]
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.038    





