; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16

define void @triton_poi_fused_0(ptr addrspace(1) %0, ptr addrspace(1) %1, i32 %2, i32 %3) local_unnamed_addr !dbg !7 {
  %5 = tail call i32 asm "mov.u32 $0, %ctaid.y;", "=r"() #2, !dbg !10
  %6 = shl i32 %5, 4, !dbg !11
  %7 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %8 = lshr i32 %7, 4, !dbg !12
  %9 = and i32 %8, 7, !dbg !12
  %10 = shl i32 %7, 2, !dbg !12
  %11 = and i32 %10, 12, !dbg !12
  %12 = or disjoint i32 %6, %9, !dbg !13
  %13 = or disjoint i32 %12, 8, !dbg !13
  %14 = or disjoint i32 %6, %11, !dbg !13
  %15 = icmp slt i32 %12, 16, !dbg !14
  %16 = icmp slt i32 %13, 16, !dbg !14
  %17 = icmp slt i32 %14, 16, !dbg !14
  %18 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #2, !dbg !15
  %19 = shl i32 %18, 6, !dbg !16
  %20 = and i32 %10, 60, !dbg !17
  %21 = lshr i32 %7, 2, !dbg !17
  %22 = and i32 %21, 31, !dbg !17
  %23 = or disjoint i32 %22, 32, !dbg !17
  %24 = or disjoint i32 %19, %20, !dbg !18
  %25 = or disjoint i32 %19, %22, !dbg !18
  %26 = or disjoint i32 %19, %23, !dbg !18
  %27 = shl i32 %12, 16, !dbg !19
  %28 = shl i32 %13, 16, !dbg !19
  %29 = add i32 %24, %27, !dbg !20
  %30 = add i32 %24, %28, !dbg !20
  %31 = sext i32 %29 to i64, !dbg !21
  %32 = getelementptr float, ptr addrspace(1) %0, i64 %31, !dbg !21
  %33 = sext i32 %30 to i64, !dbg !21
  %34 = getelementptr float, ptr addrspace(1) %0, i64 %33, !dbg !21
  %35 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %32, i1 %15) #2, !dbg !22
  %36 = extractvalue { i32, i32, i32, i32 } %35, 0, !dbg !22
  %37 = extractvalue { i32, i32, i32, i32 } %35, 1, !dbg !22
  %38 = extractvalue { i32, i32, i32, i32 } %35, 2, !dbg !22
  %39 = extractvalue { i32, i32, i32, i32 } %35, 3, !dbg !22
  %40 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %34, i1 %16) #2, !dbg !22
  %41 = extractvalue { i32, i32, i32, i32 } %40, 0, !dbg !22
  %42 = extractvalue { i32, i32, i32, i32 } %40, 1, !dbg !22
  %43 = extractvalue { i32, i32, i32, i32 } %40, 2, !dbg !22
  %44 = extractvalue { i32, i32, i32, i32 } %40, 3, !dbg !22
  %45 = shl i32 %25, 2, !dbg !23
  %46 = shl i32 %26, 2, !dbg !23
  %47 = shl i32 %14, 16, !dbg !24
  %48 = add i32 %45, %47, !dbg !25
  %49 = add i32 %46, %47, !dbg !25
  %50 = sext i32 %48 to i64, !dbg !26
  %51 = getelementptr float, ptr addrspace(1) %1, i64 %50, !dbg !26
  %52 = sext i32 %49 to i64, !dbg !26
  %53 = getelementptr float, ptr addrspace(1) %1, i64 %52, !dbg !26
  %54 = shl i32 %7, 6, !dbg !27
  %55 = and i32 %54, 960, !dbg !27
  %56 = or disjoint i32 %55, %9, !dbg !27
  %57 = and i32 %10, 508, !dbg !27
  %58 = lshr exact i32 %55, 2, !dbg !27
  %59 = add nuw nsw i32 %58, %56, !dbg !27
  %60 = zext nneg i32 %59 to i64, !dbg !27
  %61 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %60, !dbg !27
  %62 = insertelement <1 x i32> poison, i32 %36, i64 0, !dbg !27
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %61, <1 x i32> %62, i1 true) #2, !dbg !27
  %63 = or disjoint i32 %56, 16, !dbg !27
  %64 = lshr i32 %63, 2, !dbg !27
  %65 = and i32 %64, 244, !dbg !27
  %66 = add nuw nsw i32 %65, %63, !dbg !27
  %67 = zext nneg i32 %66 to i64, !dbg !27
  %68 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %67, !dbg !27
  %69 = insertelement <1 x i32> poison, i32 %37, i64 0, !dbg !27
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %68, <1 x i32> %69, i1 true) #2, !dbg !27
  %70 = or disjoint i32 %56, 32, !dbg !27
  %71 = lshr i32 %70, 2, !dbg !27
  %72 = and i32 %71, 248, !dbg !27
  %73 = add nuw nsw i32 %72, %70, !dbg !27
  %74 = zext nneg i32 %73 to i64, !dbg !27
  %75 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %74, !dbg !27
  %76 = insertelement <1 x i32> poison, i32 %38, i64 0, !dbg !27
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %75, <1 x i32> %76, i1 true) #2, !dbg !27
  %77 = or disjoint i32 %56, 48, !dbg !27
  %78 = lshr i32 %77, 2, !dbg !27
  %79 = and i32 %78, 252, !dbg !27
  %80 = add nuw nsw i32 %79, %77, !dbg !27
  %81 = zext nneg i32 %80 to i64, !dbg !27
  %82 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %81, !dbg !27
  %83 = insertelement <1 x i32> poison, i32 %39, i64 0, !dbg !27
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %82, <1 x i32> %83, i1 true) #2, !dbg !27
  %84 = or disjoint i32 %56, 8, !dbg !27
  %85 = add nuw nsw i32 %84, %58, !dbg !27
  %86 = zext nneg i32 %85 to i64, !dbg !27
  %87 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %86, !dbg !27
  %88 = insertelement <1 x i32> poison, i32 %41, i64 0, !dbg !27
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %87, <1 x i32> %88, i1 true) #2, !dbg !27
  %89 = or disjoint i32 %56, 24, !dbg !27
  %90 = lshr i32 %89, 2, !dbg !27
  %91 = and i32 %90, 244, !dbg !27
  %92 = add nuw nsw i32 %91, %89, !dbg !27
  %93 = zext nneg i32 %92 to i64, !dbg !27
  %94 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %93, !dbg !27
  %95 = insertelement <1 x i32> poison, i32 %42, i64 0, !dbg !27
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %94, <1 x i32> %95, i1 true) #2, !dbg !27
  %96 = or disjoint i32 %56, 40, !dbg !27
  %97 = lshr i32 %96, 2, !dbg !27
  %98 = and i32 %97, 248, !dbg !27
  %99 = add nuw nsw i32 %98, %96, !dbg !27
  %100 = zext nneg i32 %99 to i64, !dbg !27
  %101 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %100, !dbg !27
  %102 = insertelement <1 x i32> poison, i32 %43, i64 0, !dbg !27
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %101, <1 x i32> %102, i1 true) #2, !dbg !27
  %103 = or disjoint i32 %56, 56, !dbg !27
  %104 = lshr i32 %103, 2, !dbg !27
  %105 = and i32 %104, 252, !dbg !27
  %106 = add nuw nsw i32 %105, %103, !dbg !27
  %107 = zext nneg i32 %106 to i64, !dbg !27
  %108 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %107, !dbg !27
  %109 = insertelement <1 x i32> poison, i32 %44, i64 0, !dbg !27
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %108, <1 x i32> %109, i1 true) #2, !dbg !27
  tail call void @llvm.nvvm.barrier0(), !dbg !27
  %110 = and i32 %7, 124, !dbg !27
  %111 = add nuw nsw i32 %57, %110, !dbg !27
  %112 = zext nneg i32 %111 to i64, !dbg !27
  %113 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %112, !dbg !27
  %114 = or disjoint i32 %57, 512, !dbg !27
  %115 = lshr exact i32 %114, 2, !dbg !27
  %116 = and i32 %115, 252, !dbg !27
  %117 = add nuw nsw i32 %116, %114, !dbg !27
  %118 = zext nneg i32 %117 to i64, !dbg !27
  %119 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %118, !dbg !27
  %120 = load <4 x i32>, ptr addrspace(3) %119, align 16, !dbg !27
  %.extract = load i32, ptr addrspace(3) %113, align 16, !dbg !27
  %121 = getelementptr inbounds i8, ptr addrspace(3) %113, i64 4, !dbg !27
  %.extract11 = load i32, ptr addrspace(3) %121, align 4, !dbg !27
  %122 = getelementptr inbounds i8, ptr addrspace(3) %113, i64 8, !dbg !27
  %.extract12 = load i32, ptr addrspace(3) %122, align 8, !dbg !27
  %123 = getelementptr inbounds i8, ptr addrspace(3) %113, i64 12, !dbg !27
  %.extract13 = load i32, ptr addrspace(3) %123, align 4, !dbg !27
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %.extract, i32 %.extract11, i32 %.extract12, i32 %.extract13, ptr addrspace(1) %51, i1 %17) #2, !dbg !27
  %.extract14 = extractelement <4 x i32> %120, i64 0, !dbg !27
  %.extract15 = extractelement <4 x i32> %120, i64 1, !dbg !27
  %.extract16 = extractelement <4 x i32> %120, i64 2, !dbg !27
  %.extract17 = extractelement <4 x i32> %120, i64 3, !dbg !27
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %.extract14, i32 %.extract15, i32 %.extract16, i32 %.extract17, ptr addrspace(1) %53, i1 %17) #2, !dbg !27
  ret void, !dbg !28
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #1

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind }
attributes #2 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "c6p6227ngb4ld4xo7yn7lnt7wef4m4lumfgmdddvtropqejbiyi5.py", directory: "inductor_cache/6p")
!4 = !{ptr @triton_poi_fused_0, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused_0, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused_0", linkageName: "triton_poi_fused_0", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 22, column: 28, scope: !7)
!11 = !DILocation(line: 22, column: 33, scope: !7)
!12 = !DILocation(line: 23, column: 44, scope: !7)
!13 = !DILocation(line: 23, column: 23, scope: !7)
!14 = !DILocation(line: 24, column: 21, scope: !7)
!15 = !DILocation(line: 25, column: 28, scope: !7)
!16 = !DILocation(line: 25, column: 33, scope: !7)
!17 = !DILocation(line: 26, column: 44, scope: !7)
!18 = !DILocation(line: 26, column: 23, scope: !7)
!19 = !DILocation(line: 32, column: 41, scope: !7)
!20 = !DILocation(line: 32, column: 35, scope: !7)
!21 = !DILocation(line: 32, column: 30, scope: !7)
!22 = !DILocation(line: 32, column: 46, scope: !7)
!23 = !DILocation(line: 33, column: 32, scope: !7)
!24 = !DILocation(line: 33, column: 44, scope: !7)
!25 = !DILocation(line: 33, column: 37, scope: !7)
!26 = !DILocation(line: 33, column: 25, scope: !7)
!27 = !DILocation(line: 33, column: 55, scope: !7)
!28 = !DILocation(line: 33, column: 4, scope: !7)
