-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2015.1
-- Copyright (C) 2015 Xilinx Inc. All rights reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity DCT_MAT_Multiply_Loop_LoadRow_proc is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    B_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    B_empty_n : IN STD_LOGIC;
    B_read : OUT STD_LOGIC;
    ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_6 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_7 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_8 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_9 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_10 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_11 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_12 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_13 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_14 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_15 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_16 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_17 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_18 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_19 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_20 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_21 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_22 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_23 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_24 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_25 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_26 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_27 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_28 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_29 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_30 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_31 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_32 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_33 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_34 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_35 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_36 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_37 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_38 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_39 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_40 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_41 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_42 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_43 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_44 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_45 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_46 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_47 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_48 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_49 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_50 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_51 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_52 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_53 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_54 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_55 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_56 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_57 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_58 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_59 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_60 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_61 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_62 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_63 : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of DCT_MAT_Multiply_Loop_LoadRow_proc is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_st1_fsm_0 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_ST_pp0_stg0_fsm_1 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_ST_st4_fsm_2 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv7_40 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (2 downto 0) := "001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_sig_cseq_ST_st1_fsm_0 : STD_LOGIC;
    signal ap_sig_bdd_22 : BOOLEAN;
    signal indvar_flatten_reg_68 : STD_LOGIC_VECTOR (6 downto 0);
    signal i_0_i_i_reg_79 : STD_LOGIC_VECTOR (3 downto 0);
    signal B_cached_1_1_1_reg_90 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_1_2_1_reg_102 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_1_3_1_reg_114 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_1_0_1_reg_126 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_1_4_1_reg_138 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_1_5_1_reg_150 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_0_7_1_reg_162 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_1_6_1_reg_174 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_1_7_1_reg_186 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_0_6_1_reg_198 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_2_0_1_reg_210 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_2_1_1_reg_222 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_0_5_1_reg_234 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_2_2_1_reg_246 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_2_3_1_reg_258 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_0_4_1_reg_270 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_2_4_1_reg_282 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_2_5_1_reg_294 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_0_3_1_reg_306 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_2_6_1_reg_318 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_2_7_1_reg_330 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_0_2_1_reg_342 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_3_0_1_reg_354 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_3_1_1_reg_366 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_0_1_1_reg_378 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_3_2_1_reg_390 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_3_3_1_reg_402 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_0_0_1_reg_414 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_3_4_1_reg_426 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_3_5_1_reg_438 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_5_1_1_reg_450 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_5_2_1_reg_462 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_5_0_1_reg_474 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_5_3_1_reg_486 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_5_4_1_reg_498 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_4_7_1_reg_510 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_5_5_1_reg_522 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_5_6_1_reg_534 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_4_6_1_reg_546 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_5_7_1_reg_558 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_6_0_1_reg_570 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_4_5_1_reg_582 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_6_1_1_reg_594 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_6_2_1_reg_606 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_4_4_1_reg_618 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_6_3_1_reg_630 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_6_4_1_reg_642 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_4_3_1_reg_654 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_6_5_1_reg_666 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_6_6_1_reg_678 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_4_2_1_reg_690 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_6_7_1_reg_702 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_7_0_1_reg_714 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_4_1_1_reg_726 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_7_1_1_reg_738 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_7_2_1_reg_750 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_4_0_1_reg_762 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_7_3_1_reg_774 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_7_4_1_reg_786 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_3_7_1_reg_798 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_7_5_1_reg_810 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_7_6_1_reg_822 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_3_6_1_reg_834 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_7_7_1_reg_846 : STD_LOGIC_VECTOR (31 downto 0);
    signal j_0_i_i_reg_858 : STD_LOGIC_VECTOR (3 downto 0);
    signal exitcond_flatten_fu_13606_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten_reg_14044 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_pp0_stg0_fsm_1 : STD_LOGIC;
    signal ap_sig_bdd_367 : BOOLEAN;
    signal ap_reg_ppiten_pp0_it0 : STD_LOGIC := '0';
    signal ap_sig_bdd_375 : BOOLEAN;
    signal ap_reg_ppiten_pp0_it1 : STD_LOGIC := '0';
    signal indvar_flatten_next_fu_13612_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal i_0_i_i_mid2_fu_13638_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal j_fu_13654_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_sig_bdd_395 : BOOLEAN;
    signal B_cached_1_1_2_phi_fu_873_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_1_2_2_phi_fu_1072_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_1_3_2_phi_fu_1271_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_1_0_2_phi_fu_1470_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_1_4_2_phi_fu_1669_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_1_5_2_phi_fu_1868_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_0_7_2_phi_fu_2067_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_1_6_2_phi_fu_2266_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_1_7_2_phi_fu_2465_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_0_6_2_phi_fu_2664_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_2_0_2_phi_fu_2863_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_2_1_2_phi_fu_3062_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_0_5_2_phi_fu_3261_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_2_2_2_phi_fu_3460_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_2_3_2_phi_fu_3659_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_0_4_2_phi_fu_3858_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_2_4_2_phi_fu_4057_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_2_5_2_phi_fu_4256_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_0_3_2_phi_fu_4455_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_2_6_2_phi_fu_4654_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_2_7_2_phi_fu_4853_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_0_2_2_phi_fu_5052_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_3_0_2_phi_fu_5251_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_3_1_2_phi_fu_5450_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_0_1_2_phi_fu_5649_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_3_2_2_phi_fu_5848_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_3_3_2_phi_fu_6047_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_0_0_2_phi_fu_6246_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_3_4_2_phi_fu_6445_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_3_5_2_phi_fu_6644_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_5_1_2_phi_fu_6843_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_5_2_2_phi_fu_7042_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_5_0_2_phi_fu_7241_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_5_3_2_phi_fu_7440_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_5_4_2_phi_fu_7639_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_4_7_2_phi_fu_7838_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_5_5_2_phi_fu_8037_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_5_6_2_phi_fu_8236_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_4_6_2_phi_fu_8435_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_5_7_2_phi_fu_8634_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_6_0_2_phi_fu_8833_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_4_5_2_phi_fu_9032_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_6_1_2_phi_fu_9231_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_6_2_2_phi_fu_9430_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_4_4_2_phi_fu_9629_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_6_3_2_phi_fu_9828_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_6_4_2_phi_fu_10027_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_4_3_2_phi_fu_10226_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_6_5_2_phi_fu_10425_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_6_6_2_phi_fu_10624_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_4_2_2_phi_fu_10823_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_6_7_2_phi_fu_11022_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_7_0_2_phi_fu_11221_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_4_1_2_phi_fu_11420_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_7_1_2_phi_fu_11619_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_7_2_2_phi_fu_11818_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_4_0_2_phi_fu_12017_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_7_3_2_phi_fu_12216_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_7_4_2_phi_fu_12415_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_3_7_2_phi_fu_12614_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_7_5_2_phi_fu_12813_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_7_6_2_phi_fu_13012_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_3_6_2_phi_fu_13211_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_7_7_2_phi_fu_13410_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_1_1_2_reg_869pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_13646_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_22_fu_13650_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_reg_phiprechg_B_cached_1_2_2_reg_1068pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_1_3_2_reg_1267pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_1_0_2_reg_1466pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_1_4_2_reg_1665pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_1_5_2_reg_1864pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_0_7_2_reg_2063pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_1_6_2_reg_2262pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_1_7_2_reg_2461pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_0_6_2_reg_2660pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_2_0_2_reg_2859pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_2_1_2_reg_3058pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_0_5_2_reg_3257pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_2_2_2_reg_3456pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_2_3_2_reg_3655pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_0_4_2_reg_3854pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_2_4_2_reg_4053pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_2_5_2_reg_4252pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_0_3_2_reg_4451pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_2_6_2_reg_4650pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_2_7_2_reg_4849pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_0_2_2_reg_5048pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_3_0_2_reg_5247pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_3_1_2_reg_5446pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_0_1_2_reg_5645pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_3_2_2_reg_5844pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_3_3_2_reg_6043pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_0_0_2_reg_6242pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_3_4_2_reg_6441pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_3_5_2_reg_6640pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_5_1_2_reg_6839pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_5_2_2_reg_7038pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_5_0_2_reg_7237pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_5_3_2_reg_7436pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_5_4_2_reg_7635pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_4_7_2_reg_7834pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_5_5_2_reg_8033pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_5_6_2_reg_8232pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_4_6_2_reg_8431pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_5_7_2_reg_8630pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_6_0_2_reg_8829pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_4_5_2_reg_9028pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_6_1_2_reg_9227pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_6_2_2_reg_9426pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_4_4_2_reg_9625pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_6_3_2_reg_9824pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_6_4_2_reg_10023pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_4_3_2_reg_10222pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_6_5_2_reg_10421pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_6_6_2_reg_10620pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_4_2_2_reg_10819pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_6_7_2_reg_11018pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_7_0_2_reg_11217pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_4_1_2_reg_11416pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_7_1_2_reg_11615pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_7_2_2_reg_11814pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_4_0_2_reg_12013pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_7_3_2_reg_12212pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_7_4_2_reg_12411pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_3_7_2_reg_12610pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_7_5_2_reg_12809pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_7_6_2_reg_13008pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_3_6_2_reg_13207pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_7_7_2_reg_13406pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal exitcond3_i_i4_fu_13618_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i2_fu_13632_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal j_0_i_i_mid2_fu_13624_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_sig_cseq_ST_st4_fsm_2 : STD_LOGIC;
    signal ap_sig_bdd_5150 : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (2 downto 0);


begin




    -- the current state (ap_CS_fsm) of the state machine. --
    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_st1_fsm_0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    -- ap_done_reg assign process. --
    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_continue)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_2)) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it0 assign process. --
    ap_reg_ppiten_pp0_it0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((ap_sig_bdd_375 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))) and not((exitcond_flatten_fu_13606_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_bdd_395))) then 
                    ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it1 assign process. --
    ap_reg_ppiten_pp0_it1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((ap_sig_bdd_375 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
                    ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
                elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_bdd_395))) then 
                    ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- i_0_i_i_reg_79 assign process. --
    i_0_i_i_reg_79_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_375 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
                i_0_i_i_reg_79 <= i_0_i_i_mid2_fu_13638_p3;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_bdd_395))) then 
                i_0_i_i_reg_79 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;

    -- indvar_flatten_reg_68 assign process. --
    indvar_flatten_reg_68_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((ap_sig_bdd_375 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))) and (exitcond_flatten_fu_13606_p2 = ap_const_lv1_0))) then 
                indvar_flatten_reg_68 <= indvar_flatten_next_fu_13612_p2;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_bdd_395))) then 
                indvar_flatten_reg_68 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    -- j_0_i_i_reg_858 assign process. --
    j_0_i_i_reg_858_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_375 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
                j_0_i_i_reg_858 <= j_fu_13654_p2;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_bdd_395))) then 
                j_0_i_i_reg_858 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_375 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then
                B_cached_0_0_1_reg_414 <= B_cached_0_0_2_phi_fu_6246_p128;
                B_cached_0_1_1_reg_378 <= B_cached_0_1_2_phi_fu_5649_p128;
                B_cached_0_2_1_reg_342 <= B_cached_0_2_2_phi_fu_5052_p128;
                B_cached_0_3_1_reg_306 <= B_cached_0_3_2_phi_fu_4455_p128;
                B_cached_0_4_1_reg_270 <= B_cached_0_4_2_phi_fu_3858_p128;
                B_cached_0_5_1_reg_234 <= B_cached_0_5_2_phi_fu_3261_p128;
                B_cached_0_6_1_reg_198 <= B_cached_0_6_2_phi_fu_2664_p128;
                B_cached_0_7_1_reg_162 <= B_cached_0_7_2_phi_fu_2067_p128;
                B_cached_1_0_1_reg_126 <= B_cached_1_0_2_phi_fu_1470_p128;
                B_cached_1_1_1_reg_90 <= B_cached_1_1_2_phi_fu_873_p128;
                B_cached_1_2_1_reg_102 <= B_cached_1_2_2_phi_fu_1072_p128;
                B_cached_1_3_1_reg_114 <= B_cached_1_3_2_phi_fu_1271_p128;
                B_cached_1_4_1_reg_138 <= B_cached_1_4_2_phi_fu_1669_p128;
                B_cached_1_5_1_reg_150 <= B_cached_1_5_2_phi_fu_1868_p128;
                B_cached_1_6_1_reg_174 <= B_cached_1_6_2_phi_fu_2266_p128;
                B_cached_1_7_1_reg_186 <= B_cached_1_7_2_phi_fu_2465_p128;
                B_cached_2_0_1_reg_210 <= B_cached_2_0_2_phi_fu_2863_p128;
                B_cached_2_1_1_reg_222 <= B_cached_2_1_2_phi_fu_3062_p128;
                B_cached_2_2_1_reg_246 <= B_cached_2_2_2_phi_fu_3460_p128;
                B_cached_2_3_1_reg_258 <= B_cached_2_3_2_phi_fu_3659_p128;
                B_cached_2_4_1_reg_282 <= B_cached_2_4_2_phi_fu_4057_p128;
                B_cached_2_5_1_reg_294 <= B_cached_2_5_2_phi_fu_4256_p128;
                B_cached_2_6_1_reg_318 <= B_cached_2_6_2_phi_fu_4654_p128;
                B_cached_2_7_1_reg_330 <= B_cached_2_7_2_phi_fu_4853_p128;
                B_cached_3_0_1_reg_354 <= B_cached_3_0_2_phi_fu_5251_p128;
                B_cached_3_1_1_reg_366 <= B_cached_3_1_2_phi_fu_5450_p128;
                B_cached_3_2_1_reg_390 <= B_cached_3_2_2_phi_fu_5848_p128;
                B_cached_3_3_1_reg_402 <= B_cached_3_3_2_phi_fu_6047_p128;
                B_cached_3_4_1_reg_426 <= B_cached_3_4_2_phi_fu_6445_p128;
                B_cached_3_5_1_reg_438 <= B_cached_3_5_2_phi_fu_6644_p128;
                B_cached_3_6_1_reg_834 <= B_cached_3_6_2_phi_fu_13211_p128;
                B_cached_3_7_1_reg_798 <= B_cached_3_7_2_phi_fu_12614_p128;
                B_cached_4_0_1_reg_762 <= B_cached_4_0_2_phi_fu_12017_p128;
                B_cached_4_1_1_reg_726 <= B_cached_4_1_2_phi_fu_11420_p128;
                B_cached_4_2_1_reg_690 <= B_cached_4_2_2_phi_fu_10823_p128;
                B_cached_4_3_1_reg_654 <= B_cached_4_3_2_phi_fu_10226_p128;
                B_cached_4_4_1_reg_618 <= B_cached_4_4_2_phi_fu_9629_p128;
                B_cached_4_5_1_reg_582 <= B_cached_4_5_2_phi_fu_9032_p128;
                B_cached_4_6_1_reg_546 <= B_cached_4_6_2_phi_fu_8435_p128;
                B_cached_4_7_1_reg_510 <= B_cached_4_7_2_phi_fu_7838_p128;
                B_cached_5_0_1_reg_474 <= B_cached_5_0_2_phi_fu_7241_p128;
                B_cached_5_1_1_reg_450 <= B_cached_5_1_2_phi_fu_6843_p128;
                B_cached_5_2_1_reg_462 <= B_cached_5_2_2_phi_fu_7042_p128;
                B_cached_5_3_1_reg_486 <= B_cached_5_3_2_phi_fu_7440_p128;
                B_cached_5_4_1_reg_498 <= B_cached_5_4_2_phi_fu_7639_p128;
                B_cached_5_5_1_reg_522 <= B_cached_5_5_2_phi_fu_8037_p128;
                B_cached_5_6_1_reg_534 <= B_cached_5_6_2_phi_fu_8236_p128;
                B_cached_5_7_1_reg_558 <= B_cached_5_7_2_phi_fu_8634_p128;
                B_cached_6_0_1_reg_570 <= B_cached_6_0_2_phi_fu_8833_p128;
                B_cached_6_1_1_reg_594 <= B_cached_6_1_2_phi_fu_9231_p128;
                B_cached_6_2_1_reg_606 <= B_cached_6_2_2_phi_fu_9430_p128;
                B_cached_6_3_1_reg_630 <= B_cached_6_3_2_phi_fu_9828_p128;
                B_cached_6_4_1_reg_642 <= B_cached_6_4_2_phi_fu_10027_p128;
                B_cached_6_5_1_reg_666 <= B_cached_6_5_2_phi_fu_10425_p128;
                B_cached_6_6_1_reg_678 <= B_cached_6_6_2_phi_fu_10624_p128;
                B_cached_6_7_1_reg_702 <= B_cached_6_7_2_phi_fu_11022_p128;
                B_cached_7_0_1_reg_714 <= B_cached_7_0_2_phi_fu_11221_p128;
                B_cached_7_1_1_reg_738 <= B_cached_7_1_2_phi_fu_11619_p128;
                B_cached_7_2_1_reg_750 <= B_cached_7_2_2_phi_fu_11818_p128;
                B_cached_7_3_1_reg_774 <= B_cached_7_3_2_phi_fu_12216_p128;
                B_cached_7_4_1_reg_786 <= B_cached_7_4_2_phi_fu_12415_p128;
                B_cached_7_5_1_reg_810 <= B_cached_7_5_2_phi_fu_12813_p128;
                B_cached_7_6_1_reg_822 <= B_cached_7_6_2_phi_fu_13012_p128;
                B_cached_7_7_1_reg_846 <= B_cached_7_7_2_phi_fu_13410_p128;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((ap_sig_bdd_375 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then
                exitcond_flatten_reg_14044 <= exitcond_flatten_fu_13606_p2;
            end if;
        end if;
    end process;

    -- the next state (ap_NS_fsm) of the state machine. --
    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it0, ap_sig_bdd_375, ap_reg_ppiten_pp0_it1, ap_sig_bdd_395)
    begin
        case ap_CS_fsm is
            when ap_ST_st1_fsm_0 => 
                if (not(ap_sig_bdd_395)) then
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_1;
                else
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                end if;
            when ap_ST_pp0_stg0_fsm_1 => 
                if (not(((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_375 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it0))))) then
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_1;
                elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_375 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it0)))) then
                    ap_NS_fsm <= ap_ST_st4_fsm_2;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_1;
                end if;
            when ap_ST_st4_fsm_2 => 
                ap_NS_fsm <= ap_ST_st1_fsm_0;
            when others =>  
                ap_NS_fsm <= "XXX";
        end case;
    end process;

    -- B_cached_0_0_2_phi_fu_6246_p128 assign process. --
    B_cached_0_0_2_phi_fu_6246_p128_assign_proc : process(B_dout, B_cached_0_0_1_reg_414, exitcond_flatten_reg_14044, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_13646_p1, tmp_22_fu_13650_p1, ap_reg_phiprechg_B_cached_0_0_2_reg_6242pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_22_fu_13650_p1))) then 
            B_cached_0_0_2_phi_fu_6246_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))))) then 
            B_cached_0_0_2_phi_fu_6246_p128 <= B_cached_0_0_1_reg_414;
        else 
            B_cached_0_0_2_phi_fu_6246_p128 <= ap_reg_phiprechg_B_cached_0_0_2_reg_6242pp0_it1;
        end if; 
    end process;


    -- B_cached_0_1_2_phi_fu_5649_p128 assign process. --
    B_cached_0_1_2_phi_fu_5649_p128_assign_proc : process(B_dout, B_cached_0_1_1_reg_378, exitcond_flatten_reg_14044, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_13646_p1, tmp_22_fu_13650_p1, ap_reg_phiprechg_B_cached_0_1_2_reg_5645pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_1))) then 
            B_cached_0_1_2_phi_fu_5649_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_22_fu_13650_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))))) then 
            B_cached_0_1_2_phi_fu_5649_p128 <= B_cached_0_1_1_reg_378;
        else 
            B_cached_0_1_2_phi_fu_5649_p128 <= ap_reg_phiprechg_B_cached_0_1_2_reg_5645pp0_it1;
        end if; 
    end process;


    -- B_cached_0_2_2_phi_fu_5052_p128 assign process. --
    B_cached_0_2_2_phi_fu_5052_p128_assign_proc : process(B_dout, B_cached_0_2_1_reg_342, exitcond_flatten_reg_14044, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_13646_p1, tmp_22_fu_13650_p1, ap_reg_phiprechg_B_cached_0_2_2_reg_5048pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_2))) then 
            B_cached_0_2_2_phi_fu_5052_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_22_fu_13650_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))))) then 
            B_cached_0_2_2_phi_fu_5052_p128 <= B_cached_0_2_1_reg_342;
        else 
            B_cached_0_2_2_phi_fu_5052_p128 <= ap_reg_phiprechg_B_cached_0_2_2_reg_5048pp0_it1;
        end if; 
    end process;


    -- B_cached_0_3_2_phi_fu_4455_p128 assign process. --
    B_cached_0_3_2_phi_fu_4455_p128_assign_proc : process(B_dout, B_cached_0_3_1_reg_306, exitcond_flatten_reg_14044, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_13646_p1, tmp_22_fu_13650_p1, ap_reg_phiprechg_B_cached_0_3_2_reg_4451pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_3))) then 
            B_cached_0_3_2_phi_fu_4455_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_22_fu_13650_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))))) then 
            B_cached_0_3_2_phi_fu_4455_p128 <= B_cached_0_3_1_reg_306;
        else 
            B_cached_0_3_2_phi_fu_4455_p128 <= ap_reg_phiprechg_B_cached_0_3_2_reg_4451pp0_it1;
        end if; 
    end process;


    -- B_cached_0_4_2_phi_fu_3858_p128 assign process. --
    B_cached_0_4_2_phi_fu_3858_p128_assign_proc : process(B_dout, B_cached_0_4_1_reg_270, exitcond_flatten_reg_14044, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_13646_p1, tmp_22_fu_13650_p1, ap_reg_phiprechg_B_cached_0_4_2_reg_3854pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_4))) then 
            B_cached_0_4_2_phi_fu_3858_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_22_fu_13650_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))))) then 
            B_cached_0_4_2_phi_fu_3858_p128 <= B_cached_0_4_1_reg_270;
        else 
            B_cached_0_4_2_phi_fu_3858_p128 <= ap_reg_phiprechg_B_cached_0_4_2_reg_3854pp0_it1;
        end if; 
    end process;


    -- B_cached_0_5_2_phi_fu_3261_p128 assign process. --
    B_cached_0_5_2_phi_fu_3261_p128_assign_proc : process(B_dout, B_cached_0_5_1_reg_234, exitcond_flatten_reg_14044, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_13646_p1, tmp_22_fu_13650_p1, ap_reg_phiprechg_B_cached_0_5_2_reg_3257pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_5))) then 
            B_cached_0_5_2_phi_fu_3261_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_22_fu_13650_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))))) then 
            B_cached_0_5_2_phi_fu_3261_p128 <= B_cached_0_5_1_reg_234;
        else 
            B_cached_0_5_2_phi_fu_3261_p128 <= ap_reg_phiprechg_B_cached_0_5_2_reg_3257pp0_it1;
        end if; 
    end process;


    -- B_cached_0_6_2_phi_fu_2664_p128 assign process. --
    B_cached_0_6_2_phi_fu_2664_p128_assign_proc : process(B_dout, B_cached_0_6_1_reg_198, exitcond_flatten_reg_14044, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_13646_p1, tmp_22_fu_13650_p1, ap_reg_phiprechg_B_cached_0_6_2_reg_2660pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_6))) then 
            B_cached_0_6_2_phi_fu_2664_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_22_fu_13650_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))))) then 
            B_cached_0_6_2_phi_fu_2664_p128 <= B_cached_0_6_1_reg_198;
        else 
            B_cached_0_6_2_phi_fu_2664_p128 <= ap_reg_phiprechg_B_cached_0_6_2_reg_2660pp0_it1;
        end if; 
    end process;


    -- B_cached_0_7_2_phi_fu_2067_p128 assign process. --
    B_cached_0_7_2_phi_fu_2067_p128_assign_proc : process(B_dout, B_cached_0_7_1_reg_162, exitcond_flatten_reg_14044, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_13646_p1, tmp_22_fu_13650_p1, ap_reg_phiprechg_B_cached_0_7_2_reg_2063pp0_it1)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_22_fu_13650_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))))) then 
            B_cached_0_7_2_phi_fu_2067_p128 <= B_cached_0_7_1_reg_162;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)))) then 
            B_cached_0_7_2_phi_fu_2067_p128 <= B_dout;
        else 
            B_cached_0_7_2_phi_fu_2067_p128 <= ap_reg_phiprechg_B_cached_0_7_2_reg_2063pp0_it1;
        end if; 
    end process;


    -- B_cached_1_0_2_phi_fu_1470_p128 assign process. --
    B_cached_1_0_2_phi_fu_1470_p128_assign_proc : process(B_dout, B_cached_1_0_1_reg_126, exitcond_flatten_reg_14044, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_13646_p1, tmp_22_fu_13650_p1, ap_reg_phiprechg_B_cached_1_0_2_reg_1466pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_1))) then 
            B_cached_1_0_2_phi_fu_1470_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_22_fu_13650_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))))) then 
            B_cached_1_0_2_phi_fu_1470_p128 <= B_cached_1_0_1_reg_126;
        else 
            B_cached_1_0_2_phi_fu_1470_p128 <= ap_reg_phiprechg_B_cached_1_0_2_reg_1466pp0_it1;
        end if; 
    end process;


    -- B_cached_1_1_2_phi_fu_873_p128 assign process. --
    B_cached_1_1_2_phi_fu_873_p128_assign_proc : process(B_dout, B_cached_1_1_1_reg_90, exitcond_flatten_reg_14044, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_phiprechg_B_cached_1_1_2_reg_869pp0_it1, tmp_fu_13646_p1, tmp_22_fu_13650_p1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_1))) then 
            B_cached_1_1_2_phi_fu_873_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_22_fu_13650_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))))) then 
            B_cached_1_1_2_phi_fu_873_p128 <= B_cached_1_1_1_reg_90;
        else 
            B_cached_1_1_2_phi_fu_873_p128 <= ap_reg_phiprechg_B_cached_1_1_2_reg_869pp0_it1;
        end if; 
    end process;


    -- B_cached_1_2_2_phi_fu_1072_p128 assign process. --
    B_cached_1_2_2_phi_fu_1072_p128_assign_proc : process(B_dout, B_cached_1_2_1_reg_102, exitcond_flatten_reg_14044, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_13646_p1, tmp_22_fu_13650_p1, ap_reg_phiprechg_B_cached_1_2_2_reg_1068pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_1))) then 
            B_cached_1_2_2_phi_fu_1072_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_22_fu_13650_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))))) then 
            B_cached_1_2_2_phi_fu_1072_p128 <= B_cached_1_2_1_reg_102;
        else 
            B_cached_1_2_2_phi_fu_1072_p128 <= ap_reg_phiprechg_B_cached_1_2_2_reg_1068pp0_it1;
        end if; 
    end process;


    -- B_cached_1_3_2_phi_fu_1271_p128 assign process. --
    B_cached_1_3_2_phi_fu_1271_p128_assign_proc : process(B_dout, B_cached_1_3_1_reg_114, exitcond_flatten_reg_14044, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_13646_p1, tmp_22_fu_13650_p1, ap_reg_phiprechg_B_cached_1_3_2_reg_1267pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_1))) then 
            B_cached_1_3_2_phi_fu_1271_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_22_fu_13650_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))))) then 
            B_cached_1_3_2_phi_fu_1271_p128 <= B_cached_1_3_1_reg_114;
        else 
            B_cached_1_3_2_phi_fu_1271_p128 <= ap_reg_phiprechg_B_cached_1_3_2_reg_1267pp0_it1;
        end if; 
    end process;


    -- B_cached_1_4_2_phi_fu_1669_p128 assign process. --
    B_cached_1_4_2_phi_fu_1669_p128_assign_proc : process(B_dout, B_cached_1_4_1_reg_138, exitcond_flatten_reg_14044, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_13646_p1, tmp_22_fu_13650_p1, ap_reg_phiprechg_B_cached_1_4_2_reg_1665pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_1))) then 
            B_cached_1_4_2_phi_fu_1669_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_22_fu_13650_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))))) then 
            B_cached_1_4_2_phi_fu_1669_p128 <= B_cached_1_4_1_reg_138;
        else 
            B_cached_1_4_2_phi_fu_1669_p128 <= ap_reg_phiprechg_B_cached_1_4_2_reg_1665pp0_it1;
        end if; 
    end process;


    -- B_cached_1_5_2_phi_fu_1868_p128 assign process. --
    B_cached_1_5_2_phi_fu_1868_p128_assign_proc : process(B_dout, B_cached_1_5_1_reg_150, exitcond_flatten_reg_14044, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_13646_p1, tmp_22_fu_13650_p1, ap_reg_phiprechg_B_cached_1_5_2_reg_1864pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_1))) then 
            B_cached_1_5_2_phi_fu_1868_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_22_fu_13650_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))))) then 
            B_cached_1_5_2_phi_fu_1868_p128 <= B_cached_1_5_1_reg_150;
        else 
            B_cached_1_5_2_phi_fu_1868_p128 <= ap_reg_phiprechg_B_cached_1_5_2_reg_1864pp0_it1;
        end if; 
    end process;


    -- B_cached_1_6_2_phi_fu_2266_p128 assign process. --
    B_cached_1_6_2_phi_fu_2266_p128_assign_proc : process(B_dout, B_cached_1_6_1_reg_174, exitcond_flatten_reg_14044, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_13646_p1, tmp_22_fu_13650_p1, ap_reg_phiprechg_B_cached_1_6_2_reg_2262pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_1))) then 
            B_cached_1_6_2_phi_fu_2266_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_22_fu_13650_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))))) then 
            B_cached_1_6_2_phi_fu_2266_p128 <= B_cached_1_6_1_reg_174;
        else 
            B_cached_1_6_2_phi_fu_2266_p128 <= ap_reg_phiprechg_B_cached_1_6_2_reg_2262pp0_it1;
        end if; 
    end process;


    -- B_cached_1_7_2_phi_fu_2465_p128 assign process. --
    B_cached_1_7_2_phi_fu_2465_p128_assign_proc : process(B_dout, B_cached_1_7_1_reg_186, exitcond_flatten_reg_14044, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_13646_p1, tmp_22_fu_13650_p1, ap_reg_phiprechg_B_cached_1_7_2_reg_2461pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_1))) then 
            B_cached_1_7_2_phi_fu_2465_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_22_fu_13650_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))))) then 
            B_cached_1_7_2_phi_fu_2465_p128 <= B_cached_1_7_1_reg_186;
        else 
            B_cached_1_7_2_phi_fu_2465_p128 <= ap_reg_phiprechg_B_cached_1_7_2_reg_2461pp0_it1;
        end if; 
    end process;


    -- B_cached_2_0_2_phi_fu_2863_p128 assign process. --
    B_cached_2_0_2_phi_fu_2863_p128_assign_proc : process(B_dout, B_cached_2_0_1_reg_210, exitcond_flatten_reg_14044, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_13646_p1, tmp_22_fu_13650_p1, ap_reg_phiprechg_B_cached_2_0_2_reg_2859pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_2))) then 
            B_cached_2_0_2_phi_fu_2863_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_22_fu_13650_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))))) then 
            B_cached_2_0_2_phi_fu_2863_p128 <= B_cached_2_0_1_reg_210;
        else 
            B_cached_2_0_2_phi_fu_2863_p128 <= ap_reg_phiprechg_B_cached_2_0_2_reg_2859pp0_it1;
        end if; 
    end process;


    -- B_cached_2_1_2_phi_fu_3062_p128 assign process. --
    B_cached_2_1_2_phi_fu_3062_p128_assign_proc : process(B_dout, B_cached_2_1_1_reg_222, exitcond_flatten_reg_14044, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_13646_p1, tmp_22_fu_13650_p1, ap_reg_phiprechg_B_cached_2_1_2_reg_3058pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_2))) then 
            B_cached_2_1_2_phi_fu_3062_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_22_fu_13650_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))))) then 
            B_cached_2_1_2_phi_fu_3062_p128 <= B_cached_2_1_1_reg_222;
        else 
            B_cached_2_1_2_phi_fu_3062_p128 <= ap_reg_phiprechg_B_cached_2_1_2_reg_3058pp0_it1;
        end if; 
    end process;


    -- B_cached_2_2_2_phi_fu_3460_p128 assign process. --
    B_cached_2_2_2_phi_fu_3460_p128_assign_proc : process(B_dout, B_cached_2_2_1_reg_246, exitcond_flatten_reg_14044, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_13646_p1, tmp_22_fu_13650_p1, ap_reg_phiprechg_B_cached_2_2_2_reg_3456pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_2))) then 
            B_cached_2_2_2_phi_fu_3460_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_22_fu_13650_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))))) then 
            B_cached_2_2_2_phi_fu_3460_p128 <= B_cached_2_2_1_reg_246;
        else 
            B_cached_2_2_2_phi_fu_3460_p128 <= ap_reg_phiprechg_B_cached_2_2_2_reg_3456pp0_it1;
        end if; 
    end process;


    -- B_cached_2_3_2_phi_fu_3659_p128 assign process. --
    B_cached_2_3_2_phi_fu_3659_p128_assign_proc : process(B_dout, B_cached_2_3_1_reg_258, exitcond_flatten_reg_14044, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_13646_p1, tmp_22_fu_13650_p1, ap_reg_phiprechg_B_cached_2_3_2_reg_3655pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_2))) then 
            B_cached_2_3_2_phi_fu_3659_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_22_fu_13650_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))))) then 
            B_cached_2_3_2_phi_fu_3659_p128 <= B_cached_2_3_1_reg_258;
        else 
            B_cached_2_3_2_phi_fu_3659_p128 <= ap_reg_phiprechg_B_cached_2_3_2_reg_3655pp0_it1;
        end if; 
    end process;


    -- B_cached_2_4_2_phi_fu_4057_p128 assign process. --
    B_cached_2_4_2_phi_fu_4057_p128_assign_proc : process(B_dout, B_cached_2_4_1_reg_282, exitcond_flatten_reg_14044, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_13646_p1, tmp_22_fu_13650_p1, ap_reg_phiprechg_B_cached_2_4_2_reg_4053pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_2))) then 
            B_cached_2_4_2_phi_fu_4057_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_22_fu_13650_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))))) then 
            B_cached_2_4_2_phi_fu_4057_p128 <= B_cached_2_4_1_reg_282;
        else 
            B_cached_2_4_2_phi_fu_4057_p128 <= ap_reg_phiprechg_B_cached_2_4_2_reg_4053pp0_it1;
        end if; 
    end process;


    -- B_cached_2_5_2_phi_fu_4256_p128 assign process. --
    B_cached_2_5_2_phi_fu_4256_p128_assign_proc : process(B_dout, B_cached_2_5_1_reg_294, exitcond_flatten_reg_14044, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_13646_p1, tmp_22_fu_13650_p1, ap_reg_phiprechg_B_cached_2_5_2_reg_4252pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_2))) then 
            B_cached_2_5_2_phi_fu_4256_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_22_fu_13650_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))))) then 
            B_cached_2_5_2_phi_fu_4256_p128 <= B_cached_2_5_1_reg_294;
        else 
            B_cached_2_5_2_phi_fu_4256_p128 <= ap_reg_phiprechg_B_cached_2_5_2_reg_4252pp0_it1;
        end if; 
    end process;


    -- B_cached_2_6_2_phi_fu_4654_p128 assign process. --
    B_cached_2_6_2_phi_fu_4654_p128_assign_proc : process(B_dout, B_cached_2_6_1_reg_318, exitcond_flatten_reg_14044, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_13646_p1, tmp_22_fu_13650_p1, ap_reg_phiprechg_B_cached_2_6_2_reg_4650pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_2))) then 
            B_cached_2_6_2_phi_fu_4654_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_22_fu_13650_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))))) then 
            B_cached_2_6_2_phi_fu_4654_p128 <= B_cached_2_6_1_reg_318;
        else 
            B_cached_2_6_2_phi_fu_4654_p128 <= ap_reg_phiprechg_B_cached_2_6_2_reg_4650pp0_it1;
        end if; 
    end process;


    -- B_cached_2_7_2_phi_fu_4853_p128 assign process. --
    B_cached_2_7_2_phi_fu_4853_p128_assign_proc : process(B_dout, B_cached_2_7_1_reg_330, exitcond_flatten_reg_14044, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_13646_p1, tmp_22_fu_13650_p1, ap_reg_phiprechg_B_cached_2_7_2_reg_4849pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_2))) then 
            B_cached_2_7_2_phi_fu_4853_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_22_fu_13650_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))))) then 
            B_cached_2_7_2_phi_fu_4853_p128 <= B_cached_2_7_1_reg_330;
        else 
            B_cached_2_7_2_phi_fu_4853_p128 <= ap_reg_phiprechg_B_cached_2_7_2_reg_4849pp0_it1;
        end if; 
    end process;


    -- B_cached_3_0_2_phi_fu_5251_p128 assign process. --
    B_cached_3_0_2_phi_fu_5251_p128_assign_proc : process(B_dout, B_cached_3_0_1_reg_354, exitcond_flatten_reg_14044, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_13646_p1, tmp_22_fu_13650_p1, ap_reg_phiprechg_B_cached_3_0_2_reg_5247pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_3))) then 
            B_cached_3_0_2_phi_fu_5251_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_22_fu_13650_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))))) then 
            B_cached_3_0_2_phi_fu_5251_p128 <= B_cached_3_0_1_reg_354;
        else 
            B_cached_3_0_2_phi_fu_5251_p128 <= ap_reg_phiprechg_B_cached_3_0_2_reg_5247pp0_it1;
        end if; 
    end process;


    -- B_cached_3_1_2_phi_fu_5450_p128 assign process. --
    B_cached_3_1_2_phi_fu_5450_p128_assign_proc : process(B_dout, B_cached_3_1_1_reg_366, exitcond_flatten_reg_14044, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_13646_p1, tmp_22_fu_13650_p1, ap_reg_phiprechg_B_cached_3_1_2_reg_5446pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_3))) then 
            B_cached_3_1_2_phi_fu_5450_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_22_fu_13650_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))))) then 
            B_cached_3_1_2_phi_fu_5450_p128 <= B_cached_3_1_1_reg_366;
        else 
            B_cached_3_1_2_phi_fu_5450_p128 <= ap_reg_phiprechg_B_cached_3_1_2_reg_5446pp0_it1;
        end if; 
    end process;


    -- B_cached_3_2_2_phi_fu_5848_p128 assign process. --
    B_cached_3_2_2_phi_fu_5848_p128_assign_proc : process(B_dout, B_cached_3_2_1_reg_390, exitcond_flatten_reg_14044, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_13646_p1, tmp_22_fu_13650_p1, ap_reg_phiprechg_B_cached_3_2_2_reg_5844pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_3))) then 
            B_cached_3_2_2_phi_fu_5848_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_22_fu_13650_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))))) then 
            B_cached_3_2_2_phi_fu_5848_p128 <= B_cached_3_2_1_reg_390;
        else 
            B_cached_3_2_2_phi_fu_5848_p128 <= ap_reg_phiprechg_B_cached_3_2_2_reg_5844pp0_it1;
        end if; 
    end process;


    -- B_cached_3_3_2_phi_fu_6047_p128 assign process. --
    B_cached_3_3_2_phi_fu_6047_p128_assign_proc : process(B_dout, B_cached_3_3_1_reg_402, exitcond_flatten_reg_14044, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_13646_p1, tmp_22_fu_13650_p1, ap_reg_phiprechg_B_cached_3_3_2_reg_6043pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_3))) then 
            B_cached_3_3_2_phi_fu_6047_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_22_fu_13650_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))))) then 
            B_cached_3_3_2_phi_fu_6047_p128 <= B_cached_3_3_1_reg_402;
        else 
            B_cached_3_3_2_phi_fu_6047_p128 <= ap_reg_phiprechg_B_cached_3_3_2_reg_6043pp0_it1;
        end if; 
    end process;


    -- B_cached_3_4_2_phi_fu_6445_p128 assign process. --
    B_cached_3_4_2_phi_fu_6445_p128_assign_proc : process(B_dout, B_cached_3_4_1_reg_426, exitcond_flatten_reg_14044, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_13646_p1, tmp_22_fu_13650_p1, ap_reg_phiprechg_B_cached_3_4_2_reg_6441pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_3))) then 
            B_cached_3_4_2_phi_fu_6445_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_22_fu_13650_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))))) then 
            B_cached_3_4_2_phi_fu_6445_p128 <= B_cached_3_4_1_reg_426;
        else 
            B_cached_3_4_2_phi_fu_6445_p128 <= ap_reg_phiprechg_B_cached_3_4_2_reg_6441pp0_it1;
        end if; 
    end process;


    -- B_cached_3_5_2_phi_fu_6644_p128 assign process. --
    B_cached_3_5_2_phi_fu_6644_p128_assign_proc : process(B_dout, B_cached_3_5_1_reg_438, exitcond_flatten_reg_14044, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_13646_p1, tmp_22_fu_13650_p1, ap_reg_phiprechg_B_cached_3_5_2_reg_6640pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_3))) then 
            B_cached_3_5_2_phi_fu_6644_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_22_fu_13650_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))))) then 
            B_cached_3_5_2_phi_fu_6644_p128 <= B_cached_3_5_1_reg_438;
        else 
            B_cached_3_5_2_phi_fu_6644_p128 <= ap_reg_phiprechg_B_cached_3_5_2_reg_6640pp0_it1;
        end if; 
    end process;


    -- B_cached_3_6_2_phi_fu_13211_p128 assign process. --
    B_cached_3_6_2_phi_fu_13211_p128_assign_proc : process(B_dout, B_cached_3_6_1_reg_834, exitcond_flatten_reg_14044, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_13646_p1, tmp_22_fu_13650_p1, ap_reg_phiprechg_B_cached_3_6_2_reg_13207pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_3))) then 
            B_cached_3_6_2_phi_fu_13211_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_22_fu_13650_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))))) then 
            B_cached_3_6_2_phi_fu_13211_p128 <= B_cached_3_6_1_reg_834;
        else 
            B_cached_3_6_2_phi_fu_13211_p128 <= ap_reg_phiprechg_B_cached_3_6_2_reg_13207pp0_it1;
        end if; 
    end process;


    -- B_cached_3_7_2_phi_fu_12614_p128 assign process. --
    B_cached_3_7_2_phi_fu_12614_p128_assign_proc : process(B_dout, B_cached_3_7_1_reg_798, exitcond_flatten_reg_14044, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_13646_p1, tmp_22_fu_13650_p1, ap_reg_phiprechg_B_cached_3_7_2_reg_12610pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_3))) then 
            B_cached_3_7_2_phi_fu_12614_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_22_fu_13650_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))))) then 
            B_cached_3_7_2_phi_fu_12614_p128 <= B_cached_3_7_1_reg_798;
        else 
            B_cached_3_7_2_phi_fu_12614_p128 <= ap_reg_phiprechg_B_cached_3_7_2_reg_12610pp0_it1;
        end if; 
    end process;


    -- B_cached_4_0_2_phi_fu_12017_p128 assign process. --
    B_cached_4_0_2_phi_fu_12017_p128_assign_proc : process(B_dout, B_cached_4_0_1_reg_762, exitcond_flatten_reg_14044, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_13646_p1, tmp_22_fu_13650_p1, ap_reg_phiprechg_B_cached_4_0_2_reg_12013pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_4))) then 
            B_cached_4_0_2_phi_fu_12017_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_22_fu_13650_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))))) then 
            B_cached_4_0_2_phi_fu_12017_p128 <= B_cached_4_0_1_reg_762;
        else 
            B_cached_4_0_2_phi_fu_12017_p128 <= ap_reg_phiprechg_B_cached_4_0_2_reg_12013pp0_it1;
        end if; 
    end process;


    -- B_cached_4_1_2_phi_fu_11420_p128 assign process. --
    B_cached_4_1_2_phi_fu_11420_p128_assign_proc : process(B_dout, B_cached_4_1_1_reg_726, exitcond_flatten_reg_14044, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_13646_p1, tmp_22_fu_13650_p1, ap_reg_phiprechg_B_cached_4_1_2_reg_11416pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_4))) then 
            B_cached_4_1_2_phi_fu_11420_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_22_fu_13650_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))))) then 
            B_cached_4_1_2_phi_fu_11420_p128 <= B_cached_4_1_1_reg_726;
        else 
            B_cached_4_1_2_phi_fu_11420_p128 <= ap_reg_phiprechg_B_cached_4_1_2_reg_11416pp0_it1;
        end if; 
    end process;


    -- B_cached_4_2_2_phi_fu_10823_p128 assign process. --
    B_cached_4_2_2_phi_fu_10823_p128_assign_proc : process(B_dout, B_cached_4_2_1_reg_690, exitcond_flatten_reg_14044, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_13646_p1, tmp_22_fu_13650_p1, ap_reg_phiprechg_B_cached_4_2_2_reg_10819pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_4))) then 
            B_cached_4_2_2_phi_fu_10823_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_22_fu_13650_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))))) then 
            B_cached_4_2_2_phi_fu_10823_p128 <= B_cached_4_2_1_reg_690;
        else 
            B_cached_4_2_2_phi_fu_10823_p128 <= ap_reg_phiprechg_B_cached_4_2_2_reg_10819pp0_it1;
        end if; 
    end process;


    -- B_cached_4_3_2_phi_fu_10226_p128 assign process. --
    B_cached_4_3_2_phi_fu_10226_p128_assign_proc : process(B_dout, B_cached_4_3_1_reg_654, exitcond_flatten_reg_14044, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_13646_p1, tmp_22_fu_13650_p1, ap_reg_phiprechg_B_cached_4_3_2_reg_10222pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_4))) then 
            B_cached_4_3_2_phi_fu_10226_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_22_fu_13650_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))))) then 
            B_cached_4_3_2_phi_fu_10226_p128 <= B_cached_4_3_1_reg_654;
        else 
            B_cached_4_3_2_phi_fu_10226_p128 <= ap_reg_phiprechg_B_cached_4_3_2_reg_10222pp0_it1;
        end if; 
    end process;


    -- B_cached_4_4_2_phi_fu_9629_p128 assign process. --
    B_cached_4_4_2_phi_fu_9629_p128_assign_proc : process(B_dout, B_cached_4_4_1_reg_618, exitcond_flatten_reg_14044, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_13646_p1, tmp_22_fu_13650_p1, ap_reg_phiprechg_B_cached_4_4_2_reg_9625pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_4))) then 
            B_cached_4_4_2_phi_fu_9629_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_22_fu_13650_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))))) then 
            B_cached_4_4_2_phi_fu_9629_p128 <= B_cached_4_4_1_reg_618;
        else 
            B_cached_4_4_2_phi_fu_9629_p128 <= ap_reg_phiprechg_B_cached_4_4_2_reg_9625pp0_it1;
        end if; 
    end process;


    -- B_cached_4_5_2_phi_fu_9032_p128 assign process. --
    B_cached_4_5_2_phi_fu_9032_p128_assign_proc : process(B_dout, B_cached_4_5_1_reg_582, exitcond_flatten_reg_14044, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_13646_p1, tmp_22_fu_13650_p1, ap_reg_phiprechg_B_cached_4_5_2_reg_9028pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_4))) then 
            B_cached_4_5_2_phi_fu_9032_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_22_fu_13650_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))))) then 
            B_cached_4_5_2_phi_fu_9032_p128 <= B_cached_4_5_1_reg_582;
        else 
            B_cached_4_5_2_phi_fu_9032_p128 <= ap_reg_phiprechg_B_cached_4_5_2_reg_9028pp0_it1;
        end if; 
    end process;


    -- B_cached_4_6_2_phi_fu_8435_p128 assign process. --
    B_cached_4_6_2_phi_fu_8435_p128_assign_proc : process(B_dout, B_cached_4_6_1_reg_546, exitcond_flatten_reg_14044, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_13646_p1, tmp_22_fu_13650_p1, ap_reg_phiprechg_B_cached_4_6_2_reg_8431pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_4))) then 
            B_cached_4_6_2_phi_fu_8435_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_22_fu_13650_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))))) then 
            B_cached_4_6_2_phi_fu_8435_p128 <= B_cached_4_6_1_reg_546;
        else 
            B_cached_4_6_2_phi_fu_8435_p128 <= ap_reg_phiprechg_B_cached_4_6_2_reg_8431pp0_it1;
        end if; 
    end process;


    -- B_cached_4_7_2_phi_fu_7838_p128 assign process. --
    B_cached_4_7_2_phi_fu_7838_p128_assign_proc : process(B_dout, B_cached_4_7_1_reg_510, exitcond_flatten_reg_14044, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_13646_p1, tmp_22_fu_13650_p1, ap_reg_phiprechg_B_cached_4_7_2_reg_7834pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_4))) then 
            B_cached_4_7_2_phi_fu_7838_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_22_fu_13650_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))))) then 
            B_cached_4_7_2_phi_fu_7838_p128 <= B_cached_4_7_1_reg_510;
        else 
            B_cached_4_7_2_phi_fu_7838_p128 <= ap_reg_phiprechg_B_cached_4_7_2_reg_7834pp0_it1;
        end if; 
    end process;


    -- B_cached_5_0_2_phi_fu_7241_p128 assign process. --
    B_cached_5_0_2_phi_fu_7241_p128_assign_proc : process(B_dout, B_cached_5_0_1_reg_474, exitcond_flatten_reg_14044, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_13646_p1, tmp_22_fu_13650_p1, ap_reg_phiprechg_B_cached_5_0_2_reg_7237pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_5))) then 
            B_cached_5_0_2_phi_fu_7241_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_22_fu_13650_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))))) then 
            B_cached_5_0_2_phi_fu_7241_p128 <= B_cached_5_0_1_reg_474;
        else 
            B_cached_5_0_2_phi_fu_7241_p128 <= ap_reg_phiprechg_B_cached_5_0_2_reg_7237pp0_it1;
        end if; 
    end process;


    -- B_cached_5_1_2_phi_fu_6843_p128 assign process. --
    B_cached_5_1_2_phi_fu_6843_p128_assign_proc : process(B_dout, B_cached_5_1_1_reg_450, exitcond_flatten_reg_14044, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_13646_p1, tmp_22_fu_13650_p1, ap_reg_phiprechg_B_cached_5_1_2_reg_6839pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_5))) then 
            B_cached_5_1_2_phi_fu_6843_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_22_fu_13650_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))))) then 
            B_cached_5_1_2_phi_fu_6843_p128 <= B_cached_5_1_1_reg_450;
        else 
            B_cached_5_1_2_phi_fu_6843_p128 <= ap_reg_phiprechg_B_cached_5_1_2_reg_6839pp0_it1;
        end if; 
    end process;


    -- B_cached_5_2_2_phi_fu_7042_p128 assign process. --
    B_cached_5_2_2_phi_fu_7042_p128_assign_proc : process(B_dout, B_cached_5_2_1_reg_462, exitcond_flatten_reg_14044, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_13646_p1, tmp_22_fu_13650_p1, ap_reg_phiprechg_B_cached_5_2_2_reg_7038pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_5))) then 
            B_cached_5_2_2_phi_fu_7042_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_22_fu_13650_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))))) then 
            B_cached_5_2_2_phi_fu_7042_p128 <= B_cached_5_2_1_reg_462;
        else 
            B_cached_5_2_2_phi_fu_7042_p128 <= ap_reg_phiprechg_B_cached_5_2_2_reg_7038pp0_it1;
        end if; 
    end process;


    -- B_cached_5_3_2_phi_fu_7440_p128 assign process. --
    B_cached_5_3_2_phi_fu_7440_p128_assign_proc : process(B_dout, B_cached_5_3_1_reg_486, exitcond_flatten_reg_14044, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_13646_p1, tmp_22_fu_13650_p1, ap_reg_phiprechg_B_cached_5_3_2_reg_7436pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_5))) then 
            B_cached_5_3_2_phi_fu_7440_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_22_fu_13650_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))))) then 
            B_cached_5_3_2_phi_fu_7440_p128 <= B_cached_5_3_1_reg_486;
        else 
            B_cached_5_3_2_phi_fu_7440_p128 <= ap_reg_phiprechg_B_cached_5_3_2_reg_7436pp0_it1;
        end if; 
    end process;


    -- B_cached_5_4_2_phi_fu_7639_p128 assign process. --
    B_cached_5_4_2_phi_fu_7639_p128_assign_proc : process(B_dout, B_cached_5_4_1_reg_498, exitcond_flatten_reg_14044, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_13646_p1, tmp_22_fu_13650_p1, ap_reg_phiprechg_B_cached_5_4_2_reg_7635pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_5))) then 
            B_cached_5_4_2_phi_fu_7639_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_22_fu_13650_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))))) then 
            B_cached_5_4_2_phi_fu_7639_p128 <= B_cached_5_4_1_reg_498;
        else 
            B_cached_5_4_2_phi_fu_7639_p128 <= ap_reg_phiprechg_B_cached_5_4_2_reg_7635pp0_it1;
        end if; 
    end process;


    -- B_cached_5_5_2_phi_fu_8037_p128 assign process. --
    B_cached_5_5_2_phi_fu_8037_p128_assign_proc : process(B_dout, B_cached_5_5_1_reg_522, exitcond_flatten_reg_14044, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_13646_p1, tmp_22_fu_13650_p1, ap_reg_phiprechg_B_cached_5_5_2_reg_8033pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_5))) then 
            B_cached_5_5_2_phi_fu_8037_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_22_fu_13650_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))))) then 
            B_cached_5_5_2_phi_fu_8037_p128 <= B_cached_5_5_1_reg_522;
        else 
            B_cached_5_5_2_phi_fu_8037_p128 <= ap_reg_phiprechg_B_cached_5_5_2_reg_8033pp0_it1;
        end if; 
    end process;


    -- B_cached_5_6_2_phi_fu_8236_p128 assign process. --
    B_cached_5_6_2_phi_fu_8236_p128_assign_proc : process(B_dout, B_cached_5_6_1_reg_534, exitcond_flatten_reg_14044, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_13646_p1, tmp_22_fu_13650_p1, ap_reg_phiprechg_B_cached_5_6_2_reg_8232pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_5))) then 
            B_cached_5_6_2_phi_fu_8236_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_22_fu_13650_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))))) then 
            B_cached_5_6_2_phi_fu_8236_p128 <= B_cached_5_6_1_reg_534;
        else 
            B_cached_5_6_2_phi_fu_8236_p128 <= ap_reg_phiprechg_B_cached_5_6_2_reg_8232pp0_it1;
        end if; 
    end process;


    -- B_cached_5_7_2_phi_fu_8634_p128 assign process. --
    B_cached_5_7_2_phi_fu_8634_p128_assign_proc : process(B_dout, B_cached_5_7_1_reg_558, exitcond_flatten_reg_14044, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_13646_p1, tmp_22_fu_13650_p1, ap_reg_phiprechg_B_cached_5_7_2_reg_8630pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_5))) then 
            B_cached_5_7_2_phi_fu_8634_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_22_fu_13650_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))))) then 
            B_cached_5_7_2_phi_fu_8634_p128 <= B_cached_5_7_1_reg_558;
        else 
            B_cached_5_7_2_phi_fu_8634_p128 <= ap_reg_phiprechg_B_cached_5_7_2_reg_8630pp0_it1;
        end if; 
    end process;


    -- B_cached_6_0_2_phi_fu_8833_p128 assign process. --
    B_cached_6_0_2_phi_fu_8833_p128_assign_proc : process(B_dout, B_cached_6_0_1_reg_570, exitcond_flatten_reg_14044, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_13646_p1, tmp_22_fu_13650_p1, ap_reg_phiprechg_B_cached_6_0_2_reg_8829pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_6))) then 
            B_cached_6_0_2_phi_fu_8833_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_22_fu_13650_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))))) then 
            B_cached_6_0_2_phi_fu_8833_p128 <= B_cached_6_0_1_reg_570;
        else 
            B_cached_6_0_2_phi_fu_8833_p128 <= ap_reg_phiprechg_B_cached_6_0_2_reg_8829pp0_it1;
        end if; 
    end process;


    -- B_cached_6_1_2_phi_fu_9231_p128 assign process. --
    B_cached_6_1_2_phi_fu_9231_p128_assign_proc : process(B_dout, B_cached_6_1_1_reg_594, exitcond_flatten_reg_14044, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_13646_p1, tmp_22_fu_13650_p1, ap_reg_phiprechg_B_cached_6_1_2_reg_9227pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_6))) then 
            B_cached_6_1_2_phi_fu_9231_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_22_fu_13650_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))))) then 
            B_cached_6_1_2_phi_fu_9231_p128 <= B_cached_6_1_1_reg_594;
        else 
            B_cached_6_1_2_phi_fu_9231_p128 <= ap_reg_phiprechg_B_cached_6_1_2_reg_9227pp0_it1;
        end if; 
    end process;


    -- B_cached_6_2_2_phi_fu_9430_p128 assign process. --
    B_cached_6_2_2_phi_fu_9430_p128_assign_proc : process(B_dout, B_cached_6_2_1_reg_606, exitcond_flatten_reg_14044, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_13646_p1, tmp_22_fu_13650_p1, ap_reg_phiprechg_B_cached_6_2_2_reg_9426pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_6))) then 
            B_cached_6_2_2_phi_fu_9430_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_22_fu_13650_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))))) then 
            B_cached_6_2_2_phi_fu_9430_p128 <= B_cached_6_2_1_reg_606;
        else 
            B_cached_6_2_2_phi_fu_9430_p128 <= ap_reg_phiprechg_B_cached_6_2_2_reg_9426pp0_it1;
        end if; 
    end process;


    -- B_cached_6_3_2_phi_fu_9828_p128 assign process. --
    B_cached_6_3_2_phi_fu_9828_p128_assign_proc : process(B_dout, B_cached_6_3_1_reg_630, exitcond_flatten_reg_14044, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_13646_p1, tmp_22_fu_13650_p1, ap_reg_phiprechg_B_cached_6_3_2_reg_9824pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_6))) then 
            B_cached_6_3_2_phi_fu_9828_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_22_fu_13650_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))))) then 
            B_cached_6_3_2_phi_fu_9828_p128 <= B_cached_6_3_1_reg_630;
        else 
            B_cached_6_3_2_phi_fu_9828_p128 <= ap_reg_phiprechg_B_cached_6_3_2_reg_9824pp0_it1;
        end if; 
    end process;


    -- B_cached_6_4_2_phi_fu_10027_p128 assign process. --
    B_cached_6_4_2_phi_fu_10027_p128_assign_proc : process(B_dout, B_cached_6_4_1_reg_642, exitcond_flatten_reg_14044, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_13646_p1, tmp_22_fu_13650_p1, ap_reg_phiprechg_B_cached_6_4_2_reg_10023pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_6))) then 
            B_cached_6_4_2_phi_fu_10027_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_22_fu_13650_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))))) then 
            B_cached_6_4_2_phi_fu_10027_p128 <= B_cached_6_4_1_reg_642;
        else 
            B_cached_6_4_2_phi_fu_10027_p128 <= ap_reg_phiprechg_B_cached_6_4_2_reg_10023pp0_it1;
        end if; 
    end process;


    -- B_cached_6_5_2_phi_fu_10425_p128 assign process. --
    B_cached_6_5_2_phi_fu_10425_p128_assign_proc : process(B_dout, B_cached_6_5_1_reg_666, exitcond_flatten_reg_14044, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_13646_p1, tmp_22_fu_13650_p1, ap_reg_phiprechg_B_cached_6_5_2_reg_10421pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_6))) then 
            B_cached_6_5_2_phi_fu_10425_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_22_fu_13650_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))))) then 
            B_cached_6_5_2_phi_fu_10425_p128 <= B_cached_6_5_1_reg_666;
        else 
            B_cached_6_5_2_phi_fu_10425_p128 <= ap_reg_phiprechg_B_cached_6_5_2_reg_10421pp0_it1;
        end if; 
    end process;


    -- B_cached_6_6_2_phi_fu_10624_p128 assign process. --
    B_cached_6_6_2_phi_fu_10624_p128_assign_proc : process(B_dout, B_cached_6_6_1_reg_678, exitcond_flatten_reg_14044, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_13646_p1, tmp_22_fu_13650_p1, ap_reg_phiprechg_B_cached_6_6_2_reg_10620pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_6))) then 
            B_cached_6_6_2_phi_fu_10624_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_22_fu_13650_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))))) then 
            B_cached_6_6_2_phi_fu_10624_p128 <= B_cached_6_6_1_reg_678;
        else 
            B_cached_6_6_2_phi_fu_10624_p128 <= ap_reg_phiprechg_B_cached_6_6_2_reg_10620pp0_it1;
        end if; 
    end process;


    -- B_cached_6_7_2_phi_fu_11022_p128 assign process. --
    B_cached_6_7_2_phi_fu_11022_p128_assign_proc : process(B_dout, B_cached_6_7_1_reg_702, exitcond_flatten_reg_14044, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_13646_p1, tmp_22_fu_13650_p1, ap_reg_phiprechg_B_cached_6_7_2_reg_11018pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_6))) then 
            B_cached_6_7_2_phi_fu_11022_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_22_fu_13650_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))))) then 
            B_cached_6_7_2_phi_fu_11022_p128 <= B_cached_6_7_1_reg_702;
        else 
            B_cached_6_7_2_phi_fu_11022_p128 <= ap_reg_phiprechg_B_cached_6_7_2_reg_11018pp0_it1;
        end if; 
    end process;


    -- B_cached_7_0_2_phi_fu_11221_p128 assign process. --
    B_cached_7_0_2_phi_fu_11221_p128_assign_proc : process(B_dout, B_cached_7_0_1_reg_714, exitcond_flatten_reg_14044, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_13646_p1, tmp_22_fu_13650_p1, ap_reg_phiprechg_B_cached_7_0_2_reg_11217pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0)))) then 
            B_cached_7_0_2_phi_fu_11221_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_22_fu_13650_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))))) then 
            B_cached_7_0_2_phi_fu_11221_p128 <= B_cached_7_0_1_reg_714;
        else 
            B_cached_7_0_2_phi_fu_11221_p128 <= ap_reg_phiprechg_B_cached_7_0_2_reg_11217pp0_it1;
        end if; 
    end process;


    -- B_cached_7_1_2_phi_fu_11619_p128 assign process. --
    B_cached_7_1_2_phi_fu_11619_p128_assign_proc : process(B_dout, B_cached_7_1_1_reg_738, exitcond_flatten_reg_14044, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_13646_p1, tmp_22_fu_13650_p1, ap_reg_phiprechg_B_cached_7_1_2_reg_11615pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0)))) then 
            B_cached_7_1_2_phi_fu_11619_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_22_fu_13650_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))))) then 
            B_cached_7_1_2_phi_fu_11619_p128 <= B_cached_7_1_1_reg_738;
        else 
            B_cached_7_1_2_phi_fu_11619_p128 <= ap_reg_phiprechg_B_cached_7_1_2_reg_11615pp0_it1;
        end if; 
    end process;


    -- B_cached_7_2_2_phi_fu_11818_p128 assign process. --
    B_cached_7_2_2_phi_fu_11818_p128_assign_proc : process(B_dout, B_cached_7_2_1_reg_750, exitcond_flatten_reg_14044, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_13646_p1, tmp_22_fu_13650_p1, ap_reg_phiprechg_B_cached_7_2_2_reg_11814pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0)))) then 
            B_cached_7_2_2_phi_fu_11818_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_22_fu_13650_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))))) then 
            B_cached_7_2_2_phi_fu_11818_p128 <= B_cached_7_2_1_reg_750;
        else 
            B_cached_7_2_2_phi_fu_11818_p128 <= ap_reg_phiprechg_B_cached_7_2_2_reg_11814pp0_it1;
        end if; 
    end process;


    -- B_cached_7_3_2_phi_fu_12216_p128 assign process. --
    B_cached_7_3_2_phi_fu_12216_p128_assign_proc : process(B_dout, B_cached_7_3_1_reg_774, exitcond_flatten_reg_14044, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_13646_p1, tmp_22_fu_13650_p1, ap_reg_phiprechg_B_cached_7_3_2_reg_12212pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0)))) then 
            B_cached_7_3_2_phi_fu_12216_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_22_fu_13650_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))))) then 
            B_cached_7_3_2_phi_fu_12216_p128 <= B_cached_7_3_1_reg_774;
        else 
            B_cached_7_3_2_phi_fu_12216_p128 <= ap_reg_phiprechg_B_cached_7_3_2_reg_12212pp0_it1;
        end if; 
    end process;


    -- B_cached_7_4_2_phi_fu_12415_p128 assign process. --
    B_cached_7_4_2_phi_fu_12415_p128_assign_proc : process(B_dout, B_cached_7_4_1_reg_786, exitcond_flatten_reg_14044, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_13646_p1, tmp_22_fu_13650_p1, ap_reg_phiprechg_B_cached_7_4_2_reg_12411pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0)))) then 
            B_cached_7_4_2_phi_fu_12415_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_22_fu_13650_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))))) then 
            B_cached_7_4_2_phi_fu_12415_p128 <= B_cached_7_4_1_reg_786;
        else 
            B_cached_7_4_2_phi_fu_12415_p128 <= ap_reg_phiprechg_B_cached_7_4_2_reg_12411pp0_it1;
        end if; 
    end process;


    -- B_cached_7_5_2_phi_fu_12813_p128 assign process. --
    B_cached_7_5_2_phi_fu_12813_p128_assign_proc : process(B_dout, B_cached_7_5_1_reg_810, exitcond_flatten_reg_14044, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_13646_p1, tmp_22_fu_13650_p1, ap_reg_phiprechg_B_cached_7_5_2_reg_12809pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0)))) then 
            B_cached_7_5_2_phi_fu_12813_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_22_fu_13650_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))))) then 
            B_cached_7_5_2_phi_fu_12813_p128 <= B_cached_7_5_1_reg_810;
        else 
            B_cached_7_5_2_phi_fu_12813_p128 <= ap_reg_phiprechg_B_cached_7_5_2_reg_12809pp0_it1;
        end if; 
    end process;


    -- B_cached_7_6_2_phi_fu_13012_p128 assign process. --
    B_cached_7_6_2_phi_fu_13012_p128_assign_proc : process(B_dout, B_cached_7_6_1_reg_822, exitcond_flatten_reg_14044, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_13646_p1, tmp_22_fu_13650_p1, ap_reg_phiprechg_B_cached_7_6_2_reg_13008pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0)))) then 
            B_cached_7_6_2_phi_fu_13012_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_22_fu_13650_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))))) then 
            B_cached_7_6_2_phi_fu_13012_p128 <= B_cached_7_6_1_reg_822;
        else 
            B_cached_7_6_2_phi_fu_13012_p128 <= ap_reg_phiprechg_B_cached_7_6_2_reg_13008pp0_it1;
        end if; 
    end process;


    -- B_cached_7_7_2_phi_fu_13410_p128 assign process. --
    B_cached_7_7_2_phi_fu_13410_p128_assign_proc : process(B_dout, B_cached_7_7_1_reg_846, exitcond_flatten_reg_14044, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_13646_p1, tmp_22_fu_13650_p1, ap_reg_phiprechg_B_cached_7_7_2_reg_13406pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0)))) then 
            B_cached_7_7_2_phi_fu_13410_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_22_fu_13650_p1 = ap_const_lv3_6)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_5)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_4)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_3)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_2)) and not((tmp_22_fu_13650_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_22_fu_13650_p1)) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (tmp_22_fu_13650_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_13646_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_22_fu_13650_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and (tmp_fu_13646_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_6) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_5) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_4) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_3) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_2) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_22_fu_13650_p1 = ap_const_lv3_1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_22_fu_13650_p1) and not((tmp_fu_13646_p1 = ap_const_lv3_6)) and not((tmp_fu_13646_p1 = ap_const_lv3_5)) and not((tmp_fu_13646_p1 = ap_const_lv3_4)) and not((tmp_fu_13646_p1 = ap_const_lv3_3)) and not((tmp_fu_13646_p1 = ap_const_lv3_2)) and not((tmp_fu_13646_p1 = ap_const_lv3_1)) and not((tmp_fu_13646_p1 = ap_const_lv3_0))))) then 
            B_cached_7_7_2_phi_fu_13410_p128 <= B_cached_7_7_1_reg_846;
        else 
            B_cached_7_7_2_phi_fu_13410_p128 <= ap_reg_phiprechg_B_cached_7_7_2_reg_13406pp0_it1;
        end if; 
    end process;


    -- B_read assign process. --
    B_read_assign_proc : process(exitcond_flatten_reg_14044, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_375, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_14044 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_375 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            B_read <= ap_const_logic_1;
        else 
            B_read <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_done assign process. --
    ap_done_assign_proc : process(ap_done_reg, ap_sig_cseq_ST_st4_fsm_2)
    begin
        if (((ap_const_logic_1 = ap_done_reg) or (ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_2))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_idle assign process. --
    ap_idle_assign_proc : process(ap_start, ap_sig_cseq_ST_st1_fsm_0)
    begin
        if ((not((ap_const_logic_1 = ap_start)) and (ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_ready assign process. --
    ap_ready_assign_proc : process(ap_sig_cseq_ST_st4_fsm_2)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_2)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_reg_phiprechg_B_cached_0_0_2_reg_6242pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_0_1_2_reg_5645pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_0_2_2_reg_5048pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_0_3_2_reg_4451pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_0_4_2_reg_3854pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_0_5_2_reg_3257pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_0_6_2_reg_2660pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_0_7_2_reg_2063pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_1_0_2_reg_1466pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_1_1_2_reg_869pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_1_2_2_reg_1068pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_1_3_2_reg_1267pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_1_4_2_reg_1665pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_1_5_2_reg_1864pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_1_6_2_reg_2262pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_1_7_2_reg_2461pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_2_0_2_reg_2859pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_2_1_2_reg_3058pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_2_2_2_reg_3456pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_2_3_2_reg_3655pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_2_4_2_reg_4053pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_2_5_2_reg_4252pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_2_6_2_reg_4650pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_2_7_2_reg_4849pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_3_0_2_reg_5247pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_3_1_2_reg_5446pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_3_2_2_reg_5844pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_3_3_2_reg_6043pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_3_4_2_reg_6441pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_3_5_2_reg_6640pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_3_6_2_reg_13207pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_3_7_2_reg_12610pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_4_0_2_reg_12013pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_4_1_2_reg_11416pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_4_2_2_reg_10819pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_4_3_2_reg_10222pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_4_4_2_reg_9625pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_4_5_2_reg_9028pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_4_6_2_reg_8431pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_4_7_2_reg_7834pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_5_0_2_reg_7237pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_5_1_2_reg_6839pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_5_2_2_reg_7038pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_5_3_2_reg_7436pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_5_4_2_reg_7635pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_5_5_2_reg_8033pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_5_6_2_reg_8232pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_5_7_2_reg_8630pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_6_0_2_reg_8829pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_6_1_2_reg_9227pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_6_2_2_reg_9426pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_6_3_2_reg_9824pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_6_4_2_reg_10023pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_6_5_2_reg_10421pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_6_6_2_reg_10620pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_6_7_2_reg_11018pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_7_0_2_reg_11217pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_7_1_2_reg_11615pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_7_2_2_reg_11814pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_7_3_2_reg_12212pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_7_4_2_reg_12411pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_7_5_2_reg_12809pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_7_6_2_reg_13008pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_7_7_2_reg_13406pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_return_0 <= B_cached_0_0_1_reg_414;
    ap_return_1 <= B_cached_0_1_1_reg_378;
    ap_return_10 <= B_cached_1_2_1_reg_102;
    ap_return_11 <= B_cached_1_3_1_reg_114;
    ap_return_12 <= B_cached_1_4_1_reg_138;
    ap_return_13 <= B_cached_1_5_1_reg_150;
    ap_return_14 <= B_cached_1_6_1_reg_174;
    ap_return_15 <= B_cached_1_7_1_reg_186;
    ap_return_16 <= B_cached_2_0_1_reg_210;
    ap_return_17 <= B_cached_2_1_1_reg_222;
    ap_return_18 <= B_cached_2_2_1_reg_246;
    ap_return_19 <= B_cached_2_3_1_reg_258;
    ap_return_2 <= B_cached_0_2_1_reg_342;
    ap_return_20 <= B_cached_2_4_1_reg_282;
    ap_return_21 <= B_cached_2_5_1_reg_294;
    ap_return_22 <= B_cached_2_6_1_reg_318;
    ap_return_23 <= B_cached_2_7_1_reg_330;
    ap_return_24 <= B_cached_3_0_1_reg_354;
    ap_return_25 <= B_cached_3_1_1_reg_366;
    ap_return_26 <= B_cached_3_2_1_reg_390;
    ap_return_27 <= B_cached_3_3_1_reg_402;
    ap_return_28 <= B_cached_3_4_1_reg_426;
    ap_return_29 <= B_cached_3_5_1_reg_438;
    ap_return_3 <= B_cached_0_3_1_reg_306;
    ap_return_30 <= B_cached_3_6_1_reg_834;
    ap_return_31 <= B_cached_3_7_1_reg_798;
    ap_return_32 <= B_cached_4_0_1_reg_762;
    ap_return_33 <= B_cached_4_1_1_reg_726;
    ap_return_34 <= B_cached_4_2_1_reg_690;
    ap_return_35 <= B_cached_4_3_1_reg_654;
    ap_return_36 <= B_cached_4_4_1_reg_618;
    ap_return_37 <= B_cached_4_5_1_reg_582;
    ap_return_38 <= B_cached_4_6_1_reg_546;
    ap_return_39 <= B_cached_4_7_1_reg_510;
    ap_return_4 <= B_cached_0_4_1_reg_270;
    ap_return_40 <= B_cached_5_0_1_reg_474;
    ap_return_41 <= B_cached_5_1_1_reg_450;
    ap_return_42 <= B_cached_5_2_1_reg_462;
    ap_return_43 <= B_cached_5_3_1_reg_486;
    ap_return_44 <= B_cached_5_4_1_reg_498;
    ap_return_45 <= B_cached_5_5_1_reg_522;
    ap_return_46 <= B_cached_5_6_1_reg_534;
    ap_return_47 <= B_cached_5_7_1_reg_558;
    ap_return_48 <= B_cached_6_0_1_reg_570;
    ap_return_49 <= B_cached_6_1_1_reg_594;
    ap_return_5 <= B_cached_0_5_1_reg_234;
    ap_return_50 <= B_cached_6_2_1_reg_606;
    ap_return_51 <= B_cached_6_3_1_reg_630;
    ap_return_52 <= B_cached_6_4_1_reg_642;
    ap_return_53 <= B_cached_6_5_1_reg_666;
    ap_return_54 <= B_cached_6_6_1_reg_678;
    ap_return_55 <= B_cached_6_7_1_reg_702;
    ap_return_56 <= B_cached_7_0_1_reg_714;
    ap_return_57 <= B_cached_7_1_1_reg_738;
    ap_return_58 <= B_cached_7_2_1_reg_750;
    ap_return_59 <= B_cached_7_3_1_reg_774;
    ap_return_6 <= B_cached_0_6_1_reg_198;
    ap_return_60 <= B_cached_7_4_1_reg_786;
    ap_return_61 <= B_cached_7_5_1_reg_810;
    ap_return_62 <= B_cached_7_6_1_reg_822;
    ap_return_63 <= B_cached_7_7_1_reg_846;
    ap_return_7 <= B_cached_0_7_1_reg_162;
    ap_return_8 <= B_cached_1_0_1_reg_126;
    ap_return_9 <= B_cached_1_1_1_reg_90;

    -- ap_sig_bdd_22 assign process. --
    ap_sig_bdd_22_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_22 <= (ap_CS_fsm(0 downto 0) = ap_const_lv1_1);
    end process;


    -- ap_sig_bdd_367 assign process. --
    ap_sig_bdd_367_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_367 <= (ap_const_lv1_1 = ap_CS_fsm(1 downto 1));
    end process;


    -- ap_sig_bdd_375 assign process. --
    ap_sig_bdd_375_assign_proc : process(B_empty_n, exitcond_flatten_reg_14044)
    begin
                ap_sig_bdd_375 <= ((B_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_14044 = ap_const_lv1_0));
    end process;


    -- ap_sig_bdd_395 assign process. --
    ap_sig_bdd_395_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_sig_bdd_395 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    -- ap_sig_bdd_5150 assign process. --
    ap_sig_bdd_5150_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_5150 <= (ap_const_lv1_1 = ap_CS_fsm(2 downto 2));
    end process;


    -- ap_sig_cseq_ST_pp0_stg0_fsm_1 assign process. --
    ap_sig_cseq_ST_pp0_stg0_fsm_1_assign_proc : process(ap_sig_bdd_367)
    begin
        if (ap_sig_bdd_367) then 
            ap_sig_cseq_ST_pp0_stg0_fsm_1 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg0_fsm_1 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st1_fsm_0 assign process. --
    ap_sig_cseq_ST_st1_fsm_0_assign_proc : process(ap_sig_bdd_22)
    begin
        if (ap_sig_bdd_22) then 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st4_fsm_2 assign process. --
    ap_sig_cseq_ST_st4_fsm_2_assign_proc : process(ap_sig_bdd_5150)
    begin
        if (ap_sig_bdd_5150) then 
            ap_sig_cseq_ST_st4_fsm_2 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st4_fsm_2 <= ap_const_logic_0;
        end if; 
    end process;

    exitcond3_i_i4_fu_13618_p2 <= "1" when (j_0_i_i_reg_858 = ap_const_lv4_8) else "0";
    exitcond_flatten_fu_13606_p2 <= "1" when (indvar_flatten_reg_68 = ap_const_lv7_40) else "0";
    i2_fu_13632_p2 <= std_logic_vector(unsigned(ap_const_lv4_1) + unsigned(i_0_i_i_reg_79));
    i_0_i_i_mid2_fu_13638_p3 <= 
        i2_fu_13632_p2 when (exitcond3_i_i4_fu_13618_p2(0) = '1') else 
        i_0_i_i_reg_79;
    indvar_flatten_next_fu_13612_p2 <= std_logic_vector(unsigned(indvar_flatten_reg_68) + unsigned(ap_const_lv7_1));
    j_0_i_i_mid2_fu_13624_p3 <= 
        ap_const_lv4_0 when (exitcond3_i_i4_fu_13618_p2(0) = '1') else 
        j_0_i_i_reg_858;
    j_fu_13654_p2 <= std_logic_vector(unsigned(j_0_i_i_mid2_fu_13624_p3) + unsigned(ap_const_lv4_1));
    tmp_22_fu_13650_p1 <= j_0_i_i_mid2_fu_13624_p3(3 - 1 downto 0);
    tmp_fu_13646_p1 <= i_0_i_i_mid2_fu_13638_p3(3 - 1 downto 0);
end behav;
