<upload files>

ESP32-S3 prerelease version 0.3

https://raw.githubusercontent.com/ESP32DE/draftdocs/main/espressif/ESP32-S3/esp32-S3-V0.3En.pdf

ESP Product Selector

ESP32-S3 is a low-power MCU-based SoC that supports 2.4 GHz Wi-Fi and Bluetooth® Low Energy (Bluetooth LE).

ESP32-S3 has a complete Wi-Fi subsystem and a Bluetooth LE subsystem, State-of-the-art power and RF performance. 

S3 provides a rich set of peripheral interfaces, and supports ultra-low-powerapplications. 

Different security features allow the device to meet stringent security requirements.



Features:

Block Diagram:

![image](https://user-images.githubusercontent.com/16070445/110311971-ccda1180-8004-11eb-96cc-502e3625cc66.png)

    Core: Xtensa® single-dual 32-bit LX7 CPU, frequency up to 240MHz
    Memories:
        384 KB of ROM
        512 KB of SRAM
        16 KB of RTCSRAM
    Working Voltage: 2.3 V to 3.6 V
    Up to 44 GPIOs
    2*12-bit ADC (up to 20 channels)
    Communication interfaces
        2 I2C interfaces
        2 I2S interface
        4 SPI interfaces
        3 UART interfaces
        1 USB OTG interface
    Security:
        4096 bit OTP
        AES, SHA, RSA, ECC, RNG
        Secure Boot, Flash Encryption, Digital signature, HMAC module
    Extended temperature range: -40 to 125 °C





