$date
  Thu Oct 18 11:30:50 2018
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module textio $end
$upscope $end
$scope module pf_testbench $end
$var reg 1 ! clk $end
$var reg 32 " a_file[31:0] $end
$var reg 32 # b_file[31:0] $end
$var reg 32 $ z_file[31:0] $end
$var reg 32 % z_del[31:0] $end
$var reg 32 & z_dut[31:0] $end
$var integer 32 ' ciclos $end
$var integer 32 ( errores $end
$var reg 32 ) z_del_aux[31:0] $end
$scope module dut $end
$var reg 1 * clk $end
$var reg 32 + a[31:0] $end
$var reg 32 , b[31:0] $end
$var reg 32 - s[31:0] $end
$upscope $end
$scope module del $end
$var reg 1 . clk $end
$var reg 32 / a[31:0] $end
$var reg 32 0 b[31:0] $end
$comment aux is not handled $end
$scope module gen_retardo(0) $end
$scope module sin_retardo $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
b00000000000000000000000000000000 "
b00000000000000000000000000000000 #
b00000000000000000000000000000000 $
b00000000000000000000000000000000 %
b00000000100000000000000000000000 &
b0 '
b0 (
b00000000000000000000000000000000 )
0*
b00000000000000000000000000000000 +
b00000000000000000000000000000000 ,
b00000000100000000000000000000000 -
0.
b00000000000000000000000000000000 /
b00000000000000000000000000000000 0
