$date
	Mon Nov 14 05:32:29 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module main_tb $end
$scope module inst $end
$var wire 1 ! I $end
$var wire 1 " O $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0"
0!
$end
#1
1"
1!
