$date
	Sat Aug  1 14:00:58 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module ejemplo $end
$var wire 1 ! out $end
$var wire 1 " w1 $end
$var wire 1 # w2 $end
$var wire 1 $ w3 $end
$var reg 1 % A $end
$var reg 1 & B $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0&
0%
0$
0#
1"
0!
$end
#1
1!
1#
1&
#2
0!
0#
0"
0&
1%
#3
1!
1$
1&
#4
