

================================================================
== Vitis HLS Report for 'FIR_HLS'
================================================================
* Date:           Mon Nov 10 23:02:12 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        Transposed_FIR_HLS
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.870 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      396|      396|  3.960 us|  3.960 us|  397|  397|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.07>
ST_1 : Operation 5 [1/1] (0.07ns)   --->   "%x_n = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %input_r" [FIR_HLS.cpp:11]   --->   Operation 5 'read' 'x_n' <Predicate = true> <Delay = 0.07> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.59> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 6 [2/2] (1.23ns)   --->   "%H_accu_FIR_load = load i32 0" [FIR_HLS.cpp:18->FIR_HLS.cpp:11]   --->   Operation 6 'load' 'H_accu_FIR_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>

State 2 <SV = 1> <Delay = 3.84>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln18 = sext i16 %x_n" [FIR_HLS.cpp:18->FIR_HLS.cpp:11]   --->   Operation 7 'sext' 'sext_ln18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_accu_FIR_load = load i32 0" [FIR_HLS.cpp:18->FIR_HLS.cpp:11]   --->   Operation 8 'load' 'H_accu_FIR_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_2 : Operation 9 [1/1] (2.38ns)   --->   "%mul_ln18 = mul i25 %sext_ln18, i25 33554154" [FIR_HLS.cpp:18->FIR_HLS.cpp:11]   --->   Operation 9 'mul' 'mul_ln18' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln18_1 = sext i25 %mul_ln18" [FIR_HLS.cpp:18->FIR_HLS.cpp:11]   --->   Operation 10 'sext' 'sext_ln18_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.01ns)   --->   "%add_ln18 = add i32 %sext_ln18_1, i32 %H_accu_FIR_load" [FIR_HLS.cpp:18->FIR_HLS.cpp:11]   --->   Operation 11 'add' 'add_ln18' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%y = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln18, i32 16, i32 31" [FIR_HLS.cpp:18->FIR_HLS.cpp:11]   --->   Operation 12 'partselect' 'y' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [2/2] (0.45ns)   --->   "%write_ln11 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %output_r, i16 %y" [FIR_HLS.cpp:11]   --->   Operation 13 'write' 'write_ln11' <Predicate = true> <Delay = 0.45> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.59> <Adapter> <Opcode : 'read' 'write'>

State 3 <SV = 2> <Delay = 0.45>
ST_3 : Operation 14 [2/2] (0.00ns)   --->   "%call_ln11 = call void @FIR_HLS_Pipeline_VITIS_LOOP_20_1, i16 %x_n, i14 %b_FIR, i32 %H_accu_FIR" [FIR_HLS.cpp:11]   --->   Operation 14 'call' 'call_ln11' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 15 [1/2] (0.45ns)   --->   "%write_ln11 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %output_r, i16 %y" [FIR_HLS.cpp:11]   --->   Operation 15 'write' 'write_ln11' <Predicate = true> <Delay = 0.45> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.59> <Adapter> <Opcode : 'read' 'write'>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 16 [1/1] (0.00ns)   --->   "%spectopmodule_ln6 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [FIR_HLS.cpp:6]   --->   Operation 16 'spectopmodule' 'spectopmodule_ln6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln6 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0" [FIR_HLS.cpp:6]   --->   Operation 17 'specinterface' 'specinterface_ln6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_r, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_r"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_r, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_r"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 22 [1/2] (0.00ns)   --->   "%call_ln11 = call void @FIR_HLS_Pipeline_VITIS_LOOP_20_1, i16 %x_n, i14 %b_FIR, i32 %H_accu_FIR" [FIR_HLS.cpp:11]   --->   Operation 22 'call' 'call_ln11' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%ret_ln12 = ret" [FIR_HLS.cpp:12]   --->   Operation 23 'ret' 'ret_ln12' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.079ns
The critical path consists of the following:
	axis read operation ('x_n', FIR_HLS.cpp:11) on port 'input_r' (FIR_HLS.cpp:11) [11]  (0.079 ns)

 <State 2>: 3.849ns
The critical path consists of the following:
	'mul' operation 25 bit ('mul_ln18', FIR_HLS.cpp:18->FIR_HLS.cpp:11) [15]  (2.380 ns)
	'add' operation 32 bit ('add_ln18', FIR_HLS.cpp:18->FIR_HLS.cpp:11) [17]  (1.016 ns)
	axis write operation ('write_ln11', FIR_HLS.cpp:11) on port 'output_r' (FIR_HLS.cpp:11) [19]  (0.453 ns)

 <State 3>: 0.453ns
The critical path consists of the following:
	axis write operation ('write_ln11', FIR_HLS.cpp:11) on port 'output_r' (FIR_HLS.cpp:11) [19]  (0.453 ns)

 <State 4>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
