

================================================================
== Vitis HLS Report for 'axil_conv2D_Pipeline_loop_k'
================================================================
* Date:           Wed May 21 15:43:58 2025

* Version:        2024.1.2 (Build 5096458 on Sep  5 2024)
* Project:        axil_conv2D
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.270 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |       19|       19|  0.190 us|  0.190 us|   12|   12|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_k  |       17|       17|        12|          3|          1|     3|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 3, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.28>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%acc = alloca i32 1" [../../lab1_files/hls/axil_conv2D.cpp:31]   --->   Operation 15 'alloca' 'acc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%k = alloca i32 1" [../../lab1_files/hls/axil_conv2D.cpp:35]   --->   Operation 16 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln30_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %zext_ln30"   --->   Operation 17 'read' 'zext_ln30_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %i"   --->   Operation 18 'read' 'i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp = read i21 @_ssdm_op_Read.ap_auto.i21, i21 %empty"   --->   Operation 19 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln30_cast = zext i7 %zext_ln30_read"   --->   Operation 20 'zext' 'zext_ln30_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %weights, i64 666, i64 207, i64 1"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %image_in, i64 666, i64 207, i64 1"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %weights, void @empty_2, i32 0, i32 0, void @empty_12, i32 1, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %image_in, void @empty_2, i32 0, i32 0, void @empty_12, i32 1, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln35 = store i2 0, i2 %k" [../../lab1_files/hls/axil_conv2D.cpp:35]   --->   Operation 25 'store' 'store_ln35' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln31 = store i21 %tmp, i21 %acc" [../../lab1_files/hls/axil_conv2D.cpp:31]   --->   Operation 26 'store' 'store_ln31' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop_x"   --->   Operation 27 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%k_1 = load i2 %k" [../../lab1_files/hls/axil_conv2D.cpp:35]   --->   Operation 28 'load' 'k_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.56ns)   --->   "%icmp_ln35 = icmp_eq  i2 %k_1, i2 3" [../../lab1_files/hls/axil_conv2D.cpp:35]   --->   Operation 29 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %icmp_ln35, void %loop_x.split, void %for.end43_ifconv.exitStub" [../../lab1_files/hls/axil_conv2D.cpp:35]   --->   Operation 30 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln40_1 = zext i2 %k_1" [../../lab1_files/hls/axil_conv2D.cpp:40]   --->   Operation 31 'zext' 'zext_ln40_1' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.65ns) (grouped into DSP with root node image_1d_idx)   --->   "%add_ln40 = add i7 %zext_ln40_1, i7 %i_read" [../../lab1_files/hls/axil_conv2D.cpp:40]   --->   Operation 32 'add' 'add_ln40' <Predicate = (!icmp_ln35)> <Delay = 1.65> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into DSP with root node image_1d_idx)   --->   "%zext_ln40_2 = zext i7 %add_ln40" [../../lab1_files/hls/axil_conv2D.cpp:40]   --->   Operation 33 'zext' 'zext_ln40_2' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 34 [3/3] (1.05ns) (grouped into DSP with root node image_1d_idx)   --->   "%mul_ln40 = mul i13 %zext_ln40_2, i13 88" [../../lab1_files/hls/axil_conv2D.cpp:40]   --->   Operation 34 'mul' 'mul_ln40' <Predicate = (!icmp_ln35)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 1.05>
ST_2 : Operation 35 [2/3] (1.05ns) (grouped into DSP with root node image_1d_idx)   --->   "%mul_ln40 = mul i13 %zext_ln40_2, i13 88" [../../lab1_files/hls/axil_conv2D.cpp:40]   --->   Operation 35 'mul' 'mul_ln40' <Predicate = (!icmp_ln35)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 3.15>
ST_3 : Operation 36 [1/1] (1.56ns)   --->   "%add_ln35 = add i2 %k_1, i2 1" [../../lab1_files/hls/axil_conv2D.cpp:35]   --->   Operation 36 'add' 'add_ln35' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/3] (0.00ns) (grouped into DSP with root node image_1d_idx)   --->   "%mul_ln40 = mul i13 %zext_ln40_2, i13 88" [../../lab1_files/hls/axil_conv2D.cpp:40]   --->   Operation 37 'mul' 'mul_ln40' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 38 [2/2] (2.10ns) (root node of the DSP)   --->   "%image_1d_idx = add i13 %mul_ln40, i13 %zext_ln30_cast" [../../lab1_files/hls/axil_conv2D.cpp:40]   --->   Operation 38 'add' 'image_1d_idx' <Predicate = (!icmp_ln35)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln35 = store i2 %add_ln35, i2 %k" [../../lab1_files/hls/axil_conv2D.cpp:35]   --->   Operation 39 'store' 'store_ln35' <Predicate = (!icmp_ln35)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 5.35>
ST_4 : Operation 40 [1/2] (2.10ns) (root node of the DSP)   --->   "%image_1d_idx = add i13 %mul_ln40, i13 %zext_ln30_cast" [../../lab1_files/hls/axil_conv2D.cpp:40]   --->   Operation 40 'add' 'image_1d_idx' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %image_1d_idx, i32 2, i32 12" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 41 'partselect' 'lshr_ln1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i11 %lshr_ln1" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 42 'zext' 'zext_ln44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln44 = trunc i13 %image_1d_idx" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 43 'trunc' 'trunc_ln44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%image_in_addr = getelementptr i32 %image_in, i64 0, i64 %zext_ln44" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 44 'getelementptr' 'image_in_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [2/2] (3.25ns)   --->   "%image_in_load = load i11 %image_in_addr" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 45 'load' 'image_in_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1936> <RAM>

State 5 <SV = 4> <Delay = 5.79>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i2 %k_1" [../../lab1_files/hls/axil_conv2D.cpp:35]   --->   Operation 46 'zext' 'zext_ln35' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %k_1, i2 0" [../../lab1_files/hls/axil_conv2D.cpp:39]   --->   Operation 47 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (1.73ns)   --->   "%sub_ln39 = sub i4 %p_shl, i4 %zext_ln35" [../../lab1_files/hls/axil_conv2D.cpp:39]   --->   Operation 48 'sub' 'sub_ln39' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln40 = trunc i4 %sub_ln39" [../../lab1_files/hls/axil_conv2D.cpp:40]   --->   Operation 49 'trunc' 'trunc_ln40' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/2] (3.25ns)   --->   "%image_in_load = load i11 %image_in_addr" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 50 'load' 'image_in_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1936> <RAM>
ST_5 : Operation 51 [1/1] (1.73ns)   --->   "%add_ln42_2 = add i4 %sub_ln39, i4 2" [../../lab1_files/hls/axil_conv2D.cpp:42]   --->   Operation 51 'add' 'add_ln42_2' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln42_2 = zext i4 %add_ln42_2" [../../lab1_files/hls/axil_conv2D.cpp:42]   --->   Operation 52 'zext' 'zext_ln42_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (1.67ns)   --->   "%image_1d_idx_2 = add i13 %image_1d_idx, i13 2" [../../lab1_files/hls/axil_conv2D.cpp:42]   --->   Operation 53 'add' 'image_1d_idx_2' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%lshr_ln44_4 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %image_1d_idx_2, i32 2, i32 12" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 54 'partselect' 'lshr_ln44_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln44_5 = zext i11 %lshr_ln44_4" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 55 'zext' 'zext_ln44_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln44_4 = trunc i13 %image_1d_idx_2" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 56 'trunc' 'trunc_ln44_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%image_in_addr_2 = getelementptr i32 %image_in, i64 0, i64 %zext_ln44_5" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 57 'getelementptr' 'image_in_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [2/2] (3.25ns)   --->   "%image_in_load_2 = load i11 %image_in_addr_2" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 58 'load' 'image_in_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1936> <RAM>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%weights_addr_2 = getelementptr i8 %weights, i64 0, i64 %zext_ln42_2" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 59 'getelementptr' 'weights_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [2/2] (2.32ns)   --->   "%weights_load_2 = load i4 %weights_addr_2" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 60 'load' 'weights_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 9> <RAM>

State 6 <SV = 5> <Delay = 4.93>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln44, i3 0" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 61 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln44_1 = zext i5 %shl_ln1" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 62 'zext' 'zext_ln44_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (4.42ns)   --->   "%lshr_ln44 = lshr i32 %image_in_load, i32 %zext_ln44_1" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 63 'lshr' 'lshr_ln44' <Predicate = true> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln44_1 = trunc i32 %lshr_ln44" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 64 'trunc' 'trunc_ln44_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (1.65ns)   --->   "%add_ln42 = add i3 %trunc_ln40, i3 1" [../../lab1_files/hls/axil_conv2D.cpp:42]   --->   Operation 65 'add' 'add_ln42' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln42_1 = zext i3 %add_ln42" [../../lab1_files/hls/axil_conv2D.cpp:42]   --->   Operation 66 'zext' 'zext_ln42_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (1.67ns)   --->   "%image_1d_idx_1 = add i13 %image_1d_idx, i13 1" [../../lab1_files/hls/axil_conv2D.cpp:42]   --->   Operation 67 'add' 'image_1d_idx_1' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%lshr_ln44_2 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %image_1d_idx_1, i32 2, i32 12" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 68 'partselect' 'lshr_ln44_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln44_2 = zext i11 %lshr_ln44_2" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 69 'zext' 'zext_ln44_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln44_2 = trunc i13 %image_1d_idx_1" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 70 'trunc' 'trunc_ln44_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%image_in_addr_1 = getelementptr i32 %image_in, i64 0, i64 %zext_ln44_2" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 71 'getelementptr' 'image_in_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [2/2] (3.25ns)   --->   "%image_in_load_1 = load i11 %image_in_addr_1" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 72 'load' 'image_in_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1936> <RAM>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%weights_addr_1 = getelementptr i8 %weights, i64 0, i64 %zext_ln42_1" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 73 'getelementptr' 'weights_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [2/2] (2.32ns)   --->   "%weights_load_1 = load i4 %weights_addr_1" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 74 'load' 'weights_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 9> <RAM>
ST_6 : Operation 75 [1/2] (3.25ns)   --->   "%image_in_load_2 = load i11 %image_in_addr_2" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 75 'load' 'image_in_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1936> <RAM>
ST_6 : Operation 76 [1/2] (2.32ns)   --->   "%weights_load_2 = load i4 %weights_addr_2" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 76 'load' 'weights_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 9> <RAM>

State 7 <SV = 6> <Delay = 4.42>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i4 %sub_ln39" [../../lab1_files/hls/axil_conv2D.cpp:40]   --->   Operation 77 'zext' 'zext_ln40' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%weights_addr = getelementptr i8 %weights, i64 0, i64 %zext_ln40" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 78 'getelementptr' 'weights_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 79 [2/2] (2.32ns)   --->   "%weights_load = load i4 %weights_addr" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 79 'load' 'weights_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 9> <RAM>
ST_7 : Operation 80 [1/2] (3.25ns)   --->   "%image_in_load_1 = load i11 %image_in_addr_1" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 80 'load' 'image_in_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1936> <RAM>
ST_7 : Operation 81 [1/2] (2.32ns)   --->   "%weights_load_1 = load i4 %weights_addr_1" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 81 'load' 'weights_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 9> <RAM>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%shl_ln44_2 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln44_4, i3 0" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 82 'bitconcatenate' 'shl_ln44_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln44_6 = zext i5 %shl_ln44_2" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 83 'zext' 'zext_ln44_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (4.42ns)   --->   "%lshr_ln44_3 = lshr i32 %image_in_load_2, i32 %zext_ln44_6" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 84 'lshr' 'lshr_ln44_3' <Predicate = true> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln44_5 = trunc i32 %lshr_ln44_3" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 85 'trunc' 'trunc_ln44_5' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 4.42>
ST_8 : Operation 86 [1/2] (2.32ns)   --->   "%weights_load = load i4 %weights_addr" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 86 'load' 'weights_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 9> <RAM>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%shl_ln44_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln44_2, i3 0" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 87 'bitconcatenate' 'shl_ln44_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln44_3 = zext i5 %shl_ln44_1" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 88 'zext' 'zext_ln44_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (4.42ns)   --->   "%lshr_ln44_1 = lshr i32 %image_in_load_1, i32 %zext_ln44_3" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 89 'lshr' 'lshr_ln44_1' <Predicate = true> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln44_3 = trunc i32 %lshr_ln44_1" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 90 'trunc' 'trunc_ln44_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln44_3 = sext i8 %weights_load_2" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 91 'sext' 'sext_ln44_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln44_7 = zext i8 %trunc_ln44_5" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 92 'zext' 'zext_ln44_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [3/3] (1.05ns) (grouped into DSP with root node add_ln44)   --->   "%mul_ln44_2 = mul i16 %zext_ln44_7, i16 %sext_ln44_3" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 93 'mul' 'mul_ln44_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 1.58>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln44 = sext i8 %weights_load" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 94 'sext' 'sext_ln44' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i8 %trunc_ln44_1" [../../lab1_files/hls/axil_conv2D.cpp:42]   --->   Operation 95 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 96 [3/3] (1.05ns) (grouped into DSP with root node add_ln44_1)   --->   "%mul_ln44 = mul i16 %zext_ln42, i16 %sext_ln44" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 96 'mul' 'mul_ln44' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 97 [2/3] (1.05ns) (grouped into DSP with root node add_ln44)   --->   "%mul_ln44_2 = mul i16 %zext_ln44_7, i16 %sext_ln44_3" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 97 'mul' 'mul_ln44_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 120 [1/1] (0.00ns)   --->   "%acc_load = load i21 %acc"   --->   Operation 120 'load' 'acc_load' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_9 : Operation 121 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i21P0A, i21 %acc_1_out, i21 %acc_load"   --->   Operation 121 'write' 'write_ln0' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_9 : Operation 122 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 122 'ret' 'ret_ln0' <Predicate = (icmp_ln35)> <Delay = 1.58>

State 10 <SV = 9> <Delay = 6.27>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln44_1 = sext i8 %weights_load_1" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 98 'sext' 'sext_ln44_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln44_4 = zext i8 %trunc_ln44_3" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 99 'zext' 'zext_ln44_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 100 [2/3] (1.05ns) (grouped into DSP with root node add_ln44_1)   --->   "%mul_ln44 = mul i16 %zext_ln42, i16 %sext_ln44" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 100 'mul' 'mul_ln44' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 101 [1/1] (4.17ns)   --->   "%mul_ln44_1 = mul i16 %zext_ln44_4, i16 %sext_ln44_1" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 101 'mul' 'mul_ln44_1' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln42 = sext i16 %mul_ln44_1" [../../lab1_files/hls/axil_conv2D.cpp:42]   --->   Operation 102 'sext' 'sext_ln42' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 103 [1/3] (0.00ns) (grouped into DSP with root node add_ln44)   --->   "%mul_ln44_2 = mul i16 %zext_ln44_7, i16 %sext_ln44_3" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 103 'mul' 'mul_ln44_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 104 [1/1] (0.00ns) (grouped into DSP with root node add_ln44)   --->   "%sext_ln44_4 = sext i16 %mul_ln44_2" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 104 'sext' 'sext_ln44_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 105 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln44 = add i17 %sext_ln42, i17 %sext_ln44_4" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 105 'add' 'add_ln44' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 4.20>
ST_11 : Operation 106 [1/3] (0.00ns) (grouped into DSP with root node add_ln44_1)   --->   "%mul_ln44 = mul i16 %zext_ln42, i16 %sext_ln44" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 106 'mul' 'mul_ln44' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 107 [1/1] (0.00ns) (grouped into DSP with root node add_ln44_1)   --->   "%sext_ln44_2 = sext i16 %mul_ln44" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 107 'sext' 'sext_ln44_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 108 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln44 = add i17 %sext_ln42, i17 %sext_ln44_4" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 108 'add' 'add_ln44' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln44_5 = sext i17 %add_ln44" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 109 'sext' 'sext_ln44_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 110 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln44_1 = add i18 %sext_ln44_5, i18 %sext_ln44_2" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 110 'add' 'add_ln44_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 5.91>
ST_12 : Operation 111 [1/1] (0.00ns)   --->   "%acc_load_1 = load i21 %acc" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 111 'load' 'acc_load_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 112 [1/1] (0.00ns)   --->   "%specpipeline_ln36 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12" [../../lab1_files/hls/axil_conv2D.cpp:36]   --->   Operation 112 'specpipeline' 'specpipeline_ln36' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 113 [1/1] (0.00ns)   --->   "%speclooptripcount_ln31 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [../../lab1_files/hls/axil_conv2D.cpp:31]   --->   Operation 113 'speclooptripcount' 'speclooptripcount_ln31' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 114 [1/1] (0.00ns)   --->   "%specloopname_ln35 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [../../lab1_files/hls/axil_conv2D.cpp:35]   --->   Operation 114 'specloopname' 'specloopname_ln35' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 115 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln44_1 = add i18 %sext_ln44_5, i18 %sext_ln44_2" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 115 'add' 'add_ln44_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln44_6 = sext i18 %add_ln44_1" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 116 'sext' 'sext_ln44_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 117 [1/1] (2.22ns)   --->   "%acc_1 = add i21 %acc_load_1, i21 %sext_ln44_6" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 117 'add' 'acc_1' <Predicate = true> <Delay = 2.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 118 [1/1] (1.58ns)   --->   "%store_ln31 = store i21 %acc_1, i21 %acc" [../../lab1_files/hls/axil_conv2D.cpp:31]   --->   Operation 118 'store' 'store_ln31' <Predicate = true> <Delay = 1.58>
ST_12 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln35 = br void %loop_x" [../../lab1_files/hls/axil_conv2D.cpp:35]   --->   Operation 119 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.288ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln35', ../../lab1_files/hls/axil_conv2D.cpp:35) of constant 0 on local variable 'k', ../../lab1_files/hls/axil_conv2D.cpp:35 [17]  (1.588 ns)
	'load' operation 2 bit ('k', ../../lab1_files/hls/axil_conv2D.cpp:35) on local variable 'k', ../../lab1_files/hls/axil_conv2D.cpp:35 [21]  (0.000 ns)
	'add' operation 7 bit of DSP[39] ('add_ln40', ../../lab1_files/hls/axil_conv2D.cpp:40) [36]  (1.650 ns)
	'mul' operation 13 bit of DSP[39] ('mul_ln40', ../../lab1_files/hls/axil_conv2D.cpp:40) [38]  (1.050 ns)

 <State 2>: 1.050ns
The critical path consists of the following:
	'mul' operation 13 bit of DSP[39] ('mul_ln40', ../../lab1_files/hls/axil_conv2D.cpp:40) [38]  (1.050 ns)

 <State 3>: 3.153ns
The critical path consists of the following:
	'add' operation 2 bit ('add_ln35', ../../lab1_files/hls/axil_conv2D.cpp:35) [23]  (1.565 ns)
	'store' operation 0 bit ('store_ln35', ../../lab1_files/hls/axil_conv2D.cpp:35) of variable 'add_ln35', ../../lab1_files/hls/axil_conv2D.cpp:35 on local variable 'k', ../../lab1_files/hls/axil_conv2D.cpp:35 [96]  (1.588 ns)

 <State 4>: 5.354ns
The critical path consists of the following:
	'add' operation 13 bit of DSP[39] ('image_1d_idx', ../../lab1_files/hls/axil_conv2D.cpp:40) [39]  (2.100 ns)
	'getelementptr' operation 11 bit ('image_in_addr', ../../lab1_files/hls/axil_conv2D.cpp:44) [45]  (0.000 ns)
	'load' operation 32 bit ('image_in_load', ../../lab1_files/hls/axil_conv2D.cpp:44) on array 'image_in' [46]  (3.254 ns)

 <State 5>: 5.792ns
The critical path consists of the following:
	'sub' operation 4 bit ('sub_ln39', ../../lab1_files/hls/axil_conv2D.cpp:39) [32]  (1.735 ns)
	'add' operation 4 bit ('add_ln42_2', ../../lab1_files/hls/axil_conv2D.cpp:42) [73]  (1.735 ns)
	'getelementptr' operation 4 bit ('weights_addr_2', ../../lab1_files/hls/axil_conv2D.cpp:44) [85]  (0.000 ns)
	'load' operation 8 bit ('weights_load_2', ../../lab1_files/hls/axil_conv2D.cpp:44) on array 'weights' [86]  (2.322 ns)

 <State 6>: 4.934ns
The critical path consists of the following:
	'add' operation 13 bit ('image_1d_idx', ../../lab1_files/hls/axil_conv2D.cpp:42) [55]  (1.679 ns)
	'getelementptr' operation 11 bit ('image_in_addr_1', ../../lab1_files/hls/axil_conv2D.cpp:44) [61]  (0.000 ns)
	'load' operation 32 bit ('image_in_load_1', ../../lab1_files/hls/axil_conv2D.cpp:44) on array 'image_in' [62]  (3.254 ns)

 <State 7>: 4.420ns
The critical path consists of the following:
	'lshr' operation 32 bit ('lshr_ln44_3', ../../lab1_files/hls/axil_conv2D.cpp:44) [83]  (4.420 ns)

 <State 8>: 4.420ns
The critical path consists of the following:
	'lshr' operation 32 bit ('lshr_ln44_1', ../../lab1_files/hls/axil_conv2D.cpp:44) [63]  (4.420 ns)

 <State 9>: 1.588ns
The critical path consists of the following:

 <State 10>: 6.270ns
The critical path consists of the following:
	'mul' operation 16 bit ('mul_ln44_1', ../../lab1_files/hls/axil_conv2D.cpp:44) [71]  (4.170 ns)
	'add' operation 17 bit of DSP[91] ('add_ln44', ../../lab1_files/hls/axil_conv2D.cpp:44) [91]  (2.100 ns)

 <State 11>: 4.200ns
The critical path consists of the following:
	'add' operation 17 bit of DSP[91] ('add_ln44', ../../lab1_files/hls/axil_conv2D.cpp:44) [91]  (2.100 ns)
	'add' operation 18 bit of DSP[93] ('add_ln44_1', ../../lab1_files/hls/axil_conv2D.cpp:44) [93]  (2.100 ns)

 <State 12>: 5.913ns
The critical path consists of the following:
	'add' operation 18 bit of DSP[93] ('add_ln44_1', ../../lab1_files/hls/axil_conv2D.cpp:44) [93]  (2.100 ns)
	'add' operation 21 bit ('acc', ../../lab1_files/hls/axil_conv2D.cpp:44) [95]  (2.225 ns)
	'store' operation 0 bit ('store_ln31', ../../lab1_files/hls/axil_conv2D.cpp:31) of variable 'acc', ../../lab1_files/hls/axil_conv2D.cpp:44 on local variable 'acc', ../../lab1_files/hls/axil_conv2D.cpp:31 [97]  (1.588 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
