{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1493410412099 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1493410412107 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 28 14:13:32 2017 " "Processing started: Fri Apr 28 14:13:32 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1493410412107 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493410412107 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 10M08 -c 10M08 " "Command: quartus_map --read_settings_files=on --write_settings_files=off 10M08 -c 10M08" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493410412107 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1493410412409 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1493410412410 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "OV9712.vhd " "Can't analyze file -- file OV9712.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1493410419286 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "global_types.vhd " "Can't analyze file -- file global_types.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1493410419288 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ora_math.vhd " "Can't analyze file -- file ora_math.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1493410419289 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ora_types.vhd " "Can't analyze file -- file ora_types.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1493410419291 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ora_constants.vhd " "Can't analyze file -- file ora_constants.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1493410419293 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ora.vhd " "Can't analyze file -- file ora.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1493410419294 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "uart.vhd " "Can't analyze file -- file uart.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1493410419296 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "i2c_master.vhd " "Can't analyze file -- file i2c_master.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1493410419297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file c8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 C8_Project-gbehaviour " "Found design unit 1: C8_Project-gbehaviour" {  } { { "C8.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08 - Stripped/C8.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493410419819 ""} { "Info" "ISGN_ENTITY_NAME" "1 C8_Project " "Found entity 1: C8_Project" {  } { { "C8.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08 - Stripped/C8.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493410419819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493410419819 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "global_constants.vhd " "Can't analyze file -- file global_constants.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1493410419821 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_COMPILED_IN_LIBRARY" "global_constants work C8.vhd(11) " "VHDL Use Clause error at C8.vhd(11): design library \"work\" does not contain primary unit \"global_constants\". Verify that the primary unit exists in the library and has been successfully compiled." {  } { { "C8.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08 - Stripped/C8.vhd" 11 0 0 } }  } 0 10481 "VHDL Use Clause error at %3!s!: design library \"%2!s!\" does not contain primary unit \"%1!s!\". Verify that the primary unit exists in the library and has been successfully compiled." 0 0 "Analysis & Synthesis" 0 -1 1493410419822 ""}
{ "Error" "EVRFX_VHDL_2031_UNCONVERTED" "C8.vhd(11) " "VHDL error at C8.vhd(11): selected name in use clause is not an expanded name" {  } { { "C8.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08 - Stripped/C8.vhd" 11 0 0 } }  } 0 10800 "VHDL error at %1!s!: selected name in use clause is not an expanded name" 0 0 "Analysis & Synthesis" 0 -1 1493410419822 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_COMPILED_IN_LIBRARY" "global_types work C8.vhd(12) " "VHDL Use Clause error at C8.vhd(12): design library \"work\" does not contain primary unit \"global_types\". Verify that the primary unit exists in the library and has been successfully compiled." {  } { { "C8.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08 - Stripped/C8.vhd" 12 0 0 } }  } 0 10481 "VHDL Use Clause error at %3!s!: design library \"%2!s!\" does not contain primary unit \"%1!s!\". Verify that the primary unit exists in the library and has been successfully compiled." 0 0 "Analysis & Synthesis" 0 -1 1493410419822 ""}
{ "Error" "EVRFX_VHDL_2031_UNCONVERTED" "C8.vhd(12) " "VHDL error at C8.vhd(12): selected name in use clause is not an expanded name" {  } { { "C8.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08 - Stripped/C8.vhd" 12 0 0 } }  } 0 10800 "VHDL error at %1!s!: selected name in use clause is not an expanded name" 0 0 "Analysis & Synthesis" 0 -1 1493410419822 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_COMPILED_IN_LIBRARY" "OV9712 work C8.vhd(15) " "VHDL Use Clause error at C8.vhd(15): design library \"work\" does not contain primary unit \"OV9712\". Verify that the primary unit exists in the library and has been successfully compiled." {  } { { "C8.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08 - Stripped/C8.vhd" 15 0 0 } }  } 0 10481 "VHDL Use Clause error at %3!s!: design library \"%2!s!\" does not contain primary unit \"%1!s!\". Verify that the primary unit exists in the library and has been successfully compiled." 0 0 "Analysis & Synthesis" 0 -1 1493410419822 ""}
{ "Error" "EVRFX_VHDL_2031_UNCONVERTED" "C8.vhd(15) " "VHDL error at C8.vhd(15): selected name in use clause is not an expanded name" {  } { { "C8.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08 - Stripped/C8.vhd" 15 0 0 } }  } 0 10800 "VHDL error at %1!s!: selected name in use clause is not an expanded name" 0 0 "Analysis & Synthesis" 0 -1 1493410419822 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_COMPILED_IN_LIBRARY" "ora_constants work C8.vhd(18) " "VHDL Use Clause error at C8.vhd(18): design library \"work\" does not contain primary unit \"ora_constants\". Verify that the primary unit exists in the library and has been successfully compiled." {  } { { "C8.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08 - Stripped/C8.vhd" 18 0 0 } }  } 0 10481 "VHDL Use Clause error at %3!s!: design library \"%2!s!\" does not contain primary unit \"%1!s!\". Verify that the primary unit exists in the library and has been successfully compiled." 0 0 "Analysis & Synthesis" 0 -1 1493410419822 ""}
{ "Error" "EVRFX_VHDL_2031_UNCONVERTED" "C8.vhd(18) " "VHDL error at C8.vhd(18): selected name in use clause is not an expanded name" {  } { { "C8.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08 - Stripped/C8.vhd" 18 0 0 } }  } 0 10800 "VHDL error at %1!s!: selected name in use clause is not an expanded name" 0 0 "Analysis & Synthesis" 0 -1 1493410419822 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_COMPILED_IN_LIBRARY" "ora_types work C8.vhd(19) " "VHDL Use Clause error at C8.vhd(19): design library \"work\" does not contain primary unit \"ora_types\". Verify that the primary unit exists in the library and has been successfully compiled." {  } { { "C8.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08 - Stripped/C8.vhd" 19 0 0 } }  } 0 10481 "VHDL Use Clause error at %3!s!: design library \"%2!s!\" does not contain primary unit \"%1!s!\". Verify that the primary unit exists in the library and has been successfully compiled." 0 0 "Analysis & Synthesis" 0 -1 1493410419822 ""}
{ "Error" "EVRFX_VHDL_2031_UNCONVERTED" "C8.vhd(19) " "VHDL error at C8.vhd(19): selected name in use clause is not an expanded name" {  } { { "C8.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08 - Stripped/C8.vhd" 19 0 0 } }  } 0 10800 "VHDL error at %1!s!: selected name in use clause is not an expanded name" 0 0 "Analysis & Synthesis" 0 -1 1493410419822 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_COMPILED_IN_LIBRARY" "ora_math work C8.vhd(20) " "VHDL Use Clause error at C8.vhd(20): design library \"work\" does not contain primary unit \"ora_math\". Verify that the primary unit exists in the library and has been successfully compiled." {  } { { "C8.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08 - Stripped/C8.vhd" 20 0 0 } }  } 0 10481 "VHDL Use Clause error at %3!s!: design library \"%2!s!\" does not contain primary unit \"%1!s!\". Verify that the primary unit exists in the library and has been successfully compiled." 0 0 "Analysis & Synthesis" 0 -1 1493410419822 ""}
{ "Error" "EVRFX_VHDL_2031_UNCONVERTED" "C8.vhd(20) " "VHDL error at C8.vhd(20): selected name in use clause is not an expanded name" {  } { { "C8.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08 - Stripped/C8.vhd" 20 0 0 } }  } 0 10800 "VHDL error at %1!s!: selected name in use clause is not an expanded name" 0 0 "Analysis & Synthesis" 0 -1 1493410419822 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 12 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 12 errors, 10 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "670 " "Peak virtual memory: 670 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1493410419902 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Apr 28 14:13:39 2017 " "Processing ended: Fri Apr 28 14:13:39 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1493410419902 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1493410419902 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1493410419902 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1493410419902 ""}
