[{"DBLP title": "Framework for quantifying and managing accuracy in stochastic circuit design.", "DBLP authors": ["Florian Neugebauer", "Ilia Polian", "John P. Hayes"], "year": 2017, "MAG papers": [{"PaperId": 2612910926, "PaperTitle": "framework for quantifying and managing accuracy in stochastic circuit design", "Year": 2017, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of passau": 2.0, "university of michigan": 1.0}}], "source": "ES"}, {"DBLP title": "Energy-efficient approximate multiplier design using bit significance-driven logic compression.", "DBLP authors": ["Issa Qiqieh", "Rishad A. Shafik", "Ghaith Tarawneh", "Danil Sokolov", "Alex Yakovlev"], "year": 2017, "MAG papers": [{"PaperId": 2560114385, "PaperTitle": "energy efficient approximate multiplier design using bit significance driven logic compression", "Year": 2017, "CitationCount": 25, "EstimatedCitation": 60, "Affiliations": {"newcastle university": 5.0}}], "source": "ES"}, {"DBLP title": "Energy-efficient hybrid stochastic-binary neural networks for near-sensor computing.", "DBLP authors": ["Vincent T. Lee", "Armin Alaghi", "John P. Hayes", "Visvesh Sathe", "Luis Ceze"], "year": 2017, "MAG papers": [{"PaperId": 2963671426, "PaperTitle": "energy efficient hybrid stochastic binary neural networks for near sensor computing", "Year": 2017, "CitationCount": 45, "EstimatedCitation": 79, "Affiliations": {"university of washington": 4.0, "university of michigan": 1.0}}, {"PaperId": 2613566721, "PaperTitle": "energy efficient hybrid stochastic binary neural networks for near sensor computing", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 8, "Affiliations": {"university of washington": 4.0, "university of michigan": 1.0}}], "source": "ES"}, {"DBLP title": "Accelerator-friendly neural-network training: Learning variations and defects in RRAM crossbar.", "DBLP authors": ["Lerong Chen", "Jiawen Li", "Yiran Chen", "Qiuping Deng", "Jiyuan Shen", "Xiaoyao Liang", "Li Jiang"], "year": 2017, "MAG papers": [{"PaperId": 2612375349, "PaperTitle": "accelerator friendly neural network training learning variations and defects in rram crossbar", "Year": 2017, "CitationCount": 107, "EstimatedCitation": 130, "Affiliations": {"shanghai jiao tong university": 5.0, "university of pittsburgh": 1.0}}], "source": "ES"}, {"DBLP title": "Shared last-level cache management for GPGPUs with hybrid main memory.", "DBLP authors": ["Guan Wang", "Xiaojun Cai", "Lei Ju", "Chuanqi Zang", "Mengying Zhao", "Zhiping Jia"], "year": 2017, "MAG papers": [{"PaperId": 2612865073, "PaperTitle": "shared last level cache management for gpgpus with hybrid main memory", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"shandong university": 6.0}}], "source": "ES"}, {"DBLP title": "Effective cache bank placement for GPUs.", "DBLP authors": ["Mohammad Sadrosadati", "Amirhossein Mirhosseini", "Shahin Roozkhosh", "Hazhir Bakhishi", "Hamid Sarbazi-Azad"], "year": 2017, "MAG papers": [{"PaperId": 2613509467, "PaperTitle": "effective cache bank placement for gpus", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"sharif university of technology": 4.0, "university of michigan": 1.0}}], "source": "ES"}, {"DBLP title": "Soft error-aware architectural exploration for designing reliability adaptive cache hierarchies in multi-cores.", "DBLP authors": ["Arun Subramaniyan", "Semeen Rehman", "Muhammad Shafique", "Akash Kumar", "J\u00f6rg Henkel"], "year": 2017, "MAG papers": [{"PaperId": 2612565054, "PaperTitle": "soft error aware architectural exploration for designing reliability adaptive cache hierarchies in multi cores", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"vienna university of technology": 1.0, "karlsruhe institute of technology": 1.0, "dresden university of technology": 2.0, "university of michigan": 1.0}}], "source": "ES"}, {"DBLP title": "GATSim: Abstract timing simulation of GPUs.", "DBLP authors": ["Kishore Punniyamurthy", "Behzad Boroujerdian", "Andreas Gerstlauer"], "year": 2017, "MAG papers": [{"PaperId": 2612541187, "PaperTitle": "gatsim abstract timing simulation of gpus", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of texas at austin": 3.0}}], "source": "ES"}, {"DBLP title": "MeSAP: A fast analytic power model for DRAM memories.", "DBLP authors": ["Sandeep Poddar", "Rik Jongerius", "Leandro Fiorin", "Giovanni Mariani", "Gero Dittmann", "Andreea Anghel", "Henk Corporaal"], "year": 2017, "MAG papers": [{"PaperId": 2612658166, "PaperTitle": "mesap a fast analytic power model for dram memories", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"ibm": 6.0, "eindhoven university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "AFEC: An analytical framework for evaluating cache performance in out-of-order processors.", "DBLP authors": ["Kecheng Ji", "Ming Ling", "Qin Wang", "Longxing Shi", "Jianping Pan"], "year": 2017, "MAG papers": [{"PaperId": 2613067490, "PaperTitle": "afec an analytical framework for evaluating cache performance in out of order processors", "Year": 2017, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"southeast university": 4.0, "university of victoria": 1.0}}], "source": "ES"}, {"DBLP title": "Reliability assessment of fault tolerant routing algorithms in networks-on-chip: An analytic approach.", "DBLP authors": ["Sadia Moriam", "Gerhard P. Fettweis"], "year": 2017, "MAG papers": [{"PaperId": 2613374736, "PaperTitle": "reliability assessment of fault tolerant routing algorithms in networks on chip an analytic approach", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"vodafone": 2.0}}], "source": "ES"}, {"DBLP title": "Online monitoring and adaptive routing for aging mitigation in NoCs.", "DBLP authors": ["Zana Ghaderi", "Ayed Alqahtani", "Nader Bagherzadeh"], "year": 2017, "MAG papers": [{"PaperId": 2613974288, "PaperTitle": "online monitoring and adaptive routing for aging mitigation in nocs", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of california irvine": 3.0}}], "source": "ES"}, {"DBLP title": "eBSP: Managing NoC traffic for BSP workloads on the 16-core Adapteva Epiphany-III processor.", "DBLP authors": ["Siddhartha", "Nachiket Kapre"], "year": 2017, "MAG papers": [{"PaperId": 2612472790, "PaperTitle": "ebsp managing noc traffic for bsp workloads on the 16 core adapteva epiphany iii processor", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"nanyang technological university": 1.0, "university of waterloo": 1.0}}], "source": "ES"}, {"DBLP title": "On the limits of machine learning-based test: A calibrated mixed-signal system case study.", "DBLP authors": ["Manuel J. Barragan", "Gildas L\u00e9ger", "Antonio J. Gin\u00e9s", "Eduardo J. Peral\u00edas", "Adoraci\u00f3n Rueda"], "year": 2017, "MAG papers": [{"PaperId": 2599923142, "PaperTitle": "on the limits of machine learning based test a calibrated mixed signal system case study", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of seville": 4.0, "university of grenoble": 1.0}}], "source": "ES"}, {"DBLP title": "An extension of Cohn's sensitivity theorem to mismatch analysis of 1-port resistor networks.", "DBLP authors": ["Sebastien Cliquennois"], "year": 2017, "MAG papers": [{"PaperId": 2613424569, "PaperTitle": "an extension of cohn s sensitivity theorem to mismatch analysis of 1 port resistor networks", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"stmicroelectronics": 1.0}}], "source": "ES"}, {"DBLP title": "Testing microfluidic Fully Programmable Valve Arrays (FPVAs).", "DBLP authors": ["Chunfeng Liu", "Bing Li", "Bhargab B. Bhattacharya", "Krishnendu Chakrabarty", "Tsung-Yi Ho", "Ulf Schlichtmann"], "year": 2017, "MAG papers": [{"PaperId": 2613742119, "PaperTitle": "testing microfluidic fully programmable valve arrays fpvas", "Year": 2017, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"technische universitat munchen": 3.0, "national tsing hua university": 1.0, "duke university": 1.0, "indian statistical institute": 1.0}}, {"PaperId": 2952834390, "PaperTitle": "testing microfluidic fully programmable valve arrays fpvas", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"indian statistical institute": 1.0, "technische universitat munchen": 3.0, "national tsing hua university": 1.0, "duke university": 1.0}}], "source": "ES"}, {"DBLP title": "HARPA: Tackling physically induced performance variability.", "DBLP authors": ["Nikolaos Zompakis", "Michail Noltsis", "Lorena Ndreu", "Zacharias Hadjilambrou", "Panayiotis Englezakis", "Panagiota Nikolaou", "Antoni Portero", "Simone Libutti", "Giuseppe Massari", "Federico Sassi", "Alessandro Bacchini", "Chrysostomos Nicopoulos", "Yiannakis Sazeides", "Radim Vavr\u00edk", "Martin Golasowski", "Jiri Sevc\u00edk", "V\u00edt Vondr\u00e1k", "Francky Catthoor", "William Fornaciari", "Dimitrios Soudris"], "year": 2017, "MAG papers": [{"PaperId": 2612615472, "PaperTitle": "harpa tackling physically induced performance variability", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"imec": 1.0, "university of cyprus": 6.0, "polytechnic university of milan": 3.0}}], "source": "ES"}, {"DBLP title": "Dynamic software randomisation: Lessons learnec from an aerospace case study.", "DBLP authors": ["Fabrice Cros", "Leonidas Kosmidis", "Franck Wartel", "David Morales", "Jaume Abella", "Ian Broster", "Francisco J. Cazorla"], "year": 2017, "MAG papers": [{"PaperId": 2613470986, "PaperTitle": "dynamic software randomisation lessons learnec from an aerospace case study", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"barcelona supercomputing center": 4.0, "airbus defence and space": 2.0}}], "source": "ES"}, {"DBLP title": "READEX: Linking two ends of the computing continuum to improve energy-efficiency in dynamic applications.", "DBLP authors": ["Per Gunnar Kjeldsberg", "Andreas Gocht", "Michael Gerndt", "Lubomir Riha", "Joseph Schuchart", "Umbreen Sabir Mian"], "year": 2017, "MAG papers": [{"PaperId": 2612394488, "PaperTitle": "readex linking two ends of the computing continuum to improve energy efficiency in dynamic applications", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"dresden university of technology": 2.0, "norwegian university of science and technology": 1.0, "technische universitat munchen": 1.0, "university of stuttgart": 1.0}}], "source": "ES"}, {"DBLP title": "BASTION: Board and SoC test instrumentation for ageing and no failure found.", "DBLP authors": ["Artur Jutman", "Christophe Lotz", "Erik Larsson", "Matteo Sonza Reorda", "Maksim Jenihhin", "Jaan Raik", "Hans G. Kerkhoff", "Rene Krenz-Baath", "Piet Engelke"], "year": 2017, "MAG papers": [{"PaperId": 2613498509, "PaperTitle": "bastion board and soc test instrumentation for ageing and no failure found", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"infineon technologies": 1.0, "aster": 1.0, "university of twente": 1.0, "lund university": 1.0, "polytechnic university of turin": 1.0, "hamm ag": 1.0}}], "source": "ES"}, {"DBLP title": "RETHINK big: European roadmap for hardware anc networking optimizations for big data.", "DBLP authors": ["Gina Alioto", "Paul M. Carpenter", "Adri\u00e1n Cristal", "Osman S. Unsal", "Marcus Leich", "Christophe Avare"], "year": 2017, "MAG papers": [{"PaperId": 2612133008, "PaperTitle": "rethink big european roadmap for hardware anc networking optimizations for big data", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"barcelona supercomputing center": 4.0, "technical university of berlin": 1.0}}], "source": "ES"}, {"DBLP title": "Energy-quality scalable adaptive VLSI circuits and systems beyond approximate computing.", "DBLP authors": ["Massimo Alioto"], "year": 2017, "MAG papers": [{"PaperId": 2613883010, "PaperTitle": "energy quality scalable adaptive vlsi circuits and systems beyond approximate computing", "Year": 2017, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"national university of singapore": 1.0}}], "source": "ES"}, {"DBLP title": "Beyond-CMOS non-Boolean logic benchmarking: Insights and future directions.", "DBLP authors": ["Chenyun Pan", "Azad Naeemi"], "year": 2017, "MAG papers": [{"PaperId": 2613161998, "PaperTitle": "beyond cmos non boolean logic benchmarking insights and future directions", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"georgia institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Understanding the design of IBM neurosynaptic system and its tradeoffs: A user perspective.", "DBLP authors": ["Hsin-Pai Cheng", "Wei Wen", "Chunpeng Wu", "Sicheng Li", "Hai Helen Li", "Yiran Chen"], "year": 2017, "MAG papers": [{"PaperId": 2612701173, "PaperTitle": "understanding the design of ibm neurosynaptic system and its tradeoffs a user perspective", "Year": 2017, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"university of pittsburgh": 6.0}}], "source": "ES"}, {"DBLP title": "Cellular neural network friendly convolutional neural networks - CNNs with CNNs.", "DBLP authors": ["Andr\u00e1s Horv\u00e1th", "Michael Hillmer", "Qiuwen Lou", "Xiaobo Sharon Hu", "Michael T. Niemier"], "year": 2017, "MAG papers": [{"PaperId": 2612915522, "PaperTitle": "cellular neural network friendly convolutional neural networks cnns with cnns", "Year": 2017, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"university of notre dame": 4.0, "pazmany peter catholic university": 1.0}}], "source": "ES"}, {"DBLP title": "Algebraic fault analysis of SHA-3.", "DBLP authors": ["Pei Luo", "Konstantinos Athanasiou", "Yunsi Fei", "Thomas Wahl"], "year": 2017, "MAG papers": [{"PaperId": 2950886277, "PaperTitle": "algebraic fault analysis of sha 3", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2612869109, "PaperTitle": "algebraic fault analysis of sha 3", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"northeastern university": 4.0}}], "source": "ES"}, {"DBLP title": "Evaluating coherence-exploiting hardware Trojan.", "DBLP authors": ["Minsu Kim", "Sunhee Kong", "Boeui Hong", "Lei Xu", "Weidong Shi", "Taeweon Suh"], "year": 2017, "MAG papers": [{"PaperId": 2613917512, "PaperTitle": "evaluating coherence exploiting hardware trojan", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of houston": 2.0, "korea university": 4.0}}], "source": "ES"}, {"DBLP title": "Hardware Trojan detection based on correlated path delays in defiance of variations with spatial correlations.", "DBLP authors": ["Fatma Nur Esirci", "Alp Arslan Bayrakci"], "year": 2017, "MAG papers": [{"PaperId": 2613438915, "PaperTitle": "hardware trojan detection based on correlated path delays in defiance of variations with spatial correlations", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"gebze institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Malware detection using machine learning based analysis of virtual memory access patterns.", "DBLP authors": ["Zhixing Xu", "Sayak Ray", "Pramod Subramanyan", "Sharad Malik"], "year": 2017, "MAG papers": [{"PaperId": 2612449038, "PaperTitle": "malware detection using machine learning based analysis of virtual memory access patterns", "Year": 2017, "CitationCount": 51, "EstimatedCitation": 80, "Affiliations": {"princeton university": 3.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "Optimizing temperature guardbands.", "DBLP authors": ["Hussam Amrouch", "Behnam Khaleghi", "J\u00f6rg Henkel"], "year": 2017, "MAG papers": [{"PaperId": 2613754741, "PaperTitle": "optimizing temperature guardbands", "Year": 2017, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"karlsruhe institute of technology": 2.0, "sharif university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "The hidden cost of functional approximation against careful data sizing - A case study.", "DBLP authors": ["Benjamin Barrois", "Olivier Sentieys", "Daniel M\u00e9nard"], "year": 2017, "MAG papers": [{"PaperId": 2567480418, "PaperTitle": "the hidden cost of functional approximation against careful data sizing a case study", "Year": 2017, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"university of rennes": 1.0, "intelligence and national security alliance": 1.0, "french institute for research in computer science and automation": 1.0}}], "source": "ES"}, {"DBLP title": "High-level synthesis of approximate hardware under joint precision and voltage scaling.", "DBLP authors": ["Seogoo Lee", "Lizy K. John", "Andreas Gerstlauer"], "year": 2017, "MAG papers": [{"PaperId": 2613817144, "PaperTitle": "high level synthesis of approximate hardware under joint precision and voltage scaling", "Year": 2017, "CitationCount": 44, "EstimatedCitation": 55, "Affiliations": {"university of texas at austin": 3.0}}], "source": "ES"}, {"DBLP title": "Approximate computing for spiking neural networks.", "DBLP authors": ["Sanchari Sen", "Swagath Venkataramani", "Anand Raghunathan"], "year": 2017, "MAG papers": [{"PaperId": 2612662066, "PaperTitle": "approximate computing for spiking neural networks", "Year": 2017, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"purdue university": 3.0}}], "source": "ES"}, {"DBLP title": "Adaptive weight compression for memory-efficient neural networks.", "DBLP authors": ["Jong Hwan Ko", "Duckhwan Kim", "Taesik Na", "Jaeha Kung", "Saibal Mukhopadhyay"], "year": 2017, "MAG papers": [{"PaperId": 2613543507, "PaperTitle": "adaptive weight compression for memory efficient neural networks", "Year": 2017, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"georgia institute of technology": 5.0}}], "source": "ES"}, {"DBLP title": "Fast, low power evaluation of elementary functions using radial basis function networks.", "DBLP authors": ["Parami Wijesinghe", "Chamika M. Liyanagedera", "Kaushik Roy"], "year": 2017, "MAG papers": [{"PaperId": 2612515977, "PaperTitle": "fast low power evaluation of elementary functions using radial basis function networks", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"purdue university": 3.0}}], "source": "ES"}, {"DBLP title": "Charka: A reliability-aware test scheme for diagnosis of channel shorts beyond mesh NoCs.", "DBLP authors": ["Biswajit Bhowmik", "Jatindra Kumar Deka", "Santosh Biswas"], "year": 2017, "MAG papers": [{"PaperId": 2613221640, "PaperTitle": "charka a reliability aware test scheme for diagnosis of channel shorts beyond mesh nocs", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"indian institute of technology guwahati": 3.0}}], "source": "ES"}, {"DBLP title": "Recovery-aware proactive TSV repair for electromigration in 3D ICs.", "DBLP authors": ["Shengcheng Wang", "Hengyang Zhao", "Sheldon X.-D. Tan", "Mehdi Baradaran Tahoori"], "year": 2017, "MAG papers": [{"PaperId": 2612022394, "PaperTitle": "recovery aware proactive tsv repair for electromigration in 3d ics", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of california riverside": 2.0, "karlsruhe institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Near-optimal metastability-containing sorting networks.", "DBLP authors": ["Johannes Bund", "Christoph Lenzen", "Moti Medina"], "year": 2017, "MAG papers": [{"PaperId": 2596840088, "PaperTitle": "near optimal metastability containing sorting networks", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"ben gurion university of the negev": 1.0, "max planck society": 1.0}}], "source": "ES"}, {"DBLP title": "The concept of unschedulability core for optimizing priority assignment in real-time systems.", "DBLP authors": ["Yecheng Zhao", "Haibo Zeng"], "year": 2017, "MAG papers": [{"PaperId": 2612908633, "PaperTitle": "the concept of unschedulability core for optimizing priority assignment in real time systems", "Year": 2017, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"virginia tech": 2.0}}], "source": "ES"}, {"DBLP title": "Utilization difference based partitioned scheduling of mixed-criticality systems.", "DBLP authors": ["Saravanan Ramanathan", "Arvind Easwaran"], "year": 2017, "MAG papers": [{"PaperId": 3101640649, "PaperTitle": "utilization difference based partitioned scheduling of mixed criticality systems", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"nanyang technological university": 2.0}}], "source": "ES"}, {"DBLP title": "Schedulability using native non-preemptive groups on an AUTOSAR/OSEK platform with caches.", "DBLP authors": ["Leo Hatvani", "Reinder J. Bril", "Sebastian Altmeyer"], "year": 2017, "MAG papers": [{"PaperId": 2613992228, "PaperTitle": "schedulability using native non preemptive groups on an autosar osek platform with caches", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of amsterdam": 1.0, "eindhoven university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Structural design optimization for deep convolutional neural networks using stochastic computing.", "DBLP authors": ["Zhe Li", "Ao Ren", "Ji Li", "Qinru Qiu", "Bo Yuan", "Jeffrey Draper", "Yanzhi Wang"], "year": 2017, "MAG papers": [{"PaperId": 2612565436, "PaperTitle": "structural design optimization for deep convolutional neural networks using stochastic computing", "Year": 2017, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"syracuse university": 4.0, "information sciences institute": 1.0, "city university of new york": 1.0, "university of southern california": 1.0}}], "source": "ES"}, {"DBLP title": "ApproxQA: A unified quality assurance framework for approximate computing.", "DBLP authors": ["Ting Wang", "Qian Zhang", "Qiang Xu"], "year": 2017, "MAG papers": [{"PaperId": 2613865238, "PaperTitle": "approxqa a unified quality assurance framework for approximate computing", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"the chinese university of hong kong": 3.0}}], "source": "ES"}, {"DBLP title": "EvoApproxSb: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods.", "DBLP authors": ["Vojtech Mrazek", "Radek Hrbacek", "Zdenek Vas\u00edcek", "Luk\u00e1s Sekanina"], "year": 2017, "MAG papers": [{"PaperId": 2612139336, "PaperTitle": "evoapproxsb library of approximate adders and multipliers for circuit design and benchmarking of approximation methods", "Year": 2017, "CitationCount": 117, "EstimatedCitation": 149, "Affiliations": {"brno university of technology": 4.0}}], "source": "ES"}, {"DBLP title": "Droop mitigating last level cache architecture for STTRAM.", "DBLP authors": ["Radha Krishna Aluru", "Swaroop Ghosh"], "year": 2017, "MAG papers": [{"PaperId": 2612571136, "PaperTitle": "droop mitigating last level cache architecture for sttram", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of south florida": 1.0, "pennsylvania state university": 1.0}}], "source": "ES"}, {"DBLP title": "Modeling instruction cache and instruction buffer for performance estimation of VLIW architectures using native simulation.", "DBLP authors": ["Omayma Matoussi", "Fr\u00e9d\u00e9ric P\u00e9trot"], "year": 2017, "MAG papers": [{"PaperId": 2613504015, "PaperTitle": "modeling instruction cache and instruction buffer for performance estimation of vliw architectures using native simulation", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of grenoble": 2.0}}], "source": "ES"}, {"DBLP title": "Analog fault testing through abstraction.", "DBLP authors": ["Enrico Fraccaroli", "Franco Fummi"], "year": 2017, "MAG papers": [{"PaperId": 2612538664, "PaperTitle": "analog fault testing through abstraction", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of verona": 2.0}}], "source": "ES"}, {"DBLP title": "BISCC: Efficient pre through post silicon validation of mixed-signal/RF systems using built in state consistency checking.", "DBLP authors": ["Sabyasachi Deyati", "Barry John Muldrey", "Abhijit Chatterjee"], "year": 2017, "MAG papers": [{"PaperId": 2613449720, "PaperTitle": "biscc efficient pre through post silicon validation of mixed signal rf systems using built in state consistency checking", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"georgia institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Computing with nano-crossbar arrays: Logic synthesis and fault tolerance.", "DBLP authors": ["Mustafa Altun", "Valentina Ciriani", "Mehdi Baradaran Tahoori"], "year": 2017, "MAG papers": [{"PaperId": 2612070384, "PaperTitle": "computing with nano crossbar arrays logic synthesis and fault tolerance", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of milan": 1.0, "karlsruhe institute of technology": 1.0, "istanbul technical university": 1.0}}], "source": "ES"}, {"DBLP title": "SecureCloud: Secure big data processing in untrusted clouds.", "DBLP authors": ["Florian Kelbert", "Franz Gregor", "Rafael Pires", "Stefan K\u00f6psell", "Marcelo Pasin", "Aurelien Havet", "Valerio Schiavoni", "Pascal Felber", "Christof Fetzer", "Peter R. Pietzuch"], "year": 2017, "MAG papers": [{"PaperId": 3105926382, "PaperTitle": "securecloud secure big data processing in untrusted clouds", "Year": 2017, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"imperial college london": 2.0, "dresden university of technology": 3.0}}], "source": "ES"}, {"DBLP title": "WCET-aware parallelization of model-based applications for multi-cores: The ARGO approach.", "DBLP authors": ["Steven Derrien", "Isabelle Puaut", "Panayiotis Alefragis", "Marcus Bednara", "Harald Bucher", "Cl\u00e9ment David", "Yann Debray", "Umut Durak", "Imen Fassi", "Christian Ferdinand", "Damien Hardy", "Angeliki Kritikakou", "Gerard K. Rauwerda", "Simon Reder", "Martin Sicks", "Timo Stripf", "Kim Sunesen", "Timon D. ter Braak", "Nikolaos S. Voros", "J\u00fcrgen Becker"], "year": 2017, "MAG papers": [{"PaperId": 2612001880, "PaperTitle": "wcet aware parallelization of model based applications for multi cores the argo approach", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of rennes": 5.0, "german aerospace center": 1.0, "american hotel lodging educational institute": 2.0, "karlsruhe institute of technology": 4.0}}], "source": "ES"}, {"DBLP title": "Exploring the unknown through successive generations of low power and low resource versatile agents.", "DBLP authors": ["Martin Andraud", "G\u00f6nen\u00e7 Berkol", "Jaro De Roose", "Santosh Gannavarapu", "Haoming Xin", "Eugenio Cantatore", "Pieter J. A. Harpe", "Marian Verhelst", "Peter G. M. Baltus"], "year": 2017, "MAG papers": [{"PaperId": 2613223400, "PaperTitle": "exploring the unknown through successive generations of low power and low resource versatile agents", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"eindhoven university of technology": 6.0, "katholieke universiteit leuven": 3.0}}], "source": "ES"}, {"DBLP title": "Power profiling of microcontroller's instruction set for runtime hardware Trojans detection without golden circuit models.", "DBLP authors": ["Faiq Khalid Lodhi", "Syed Rafay Hasan", "Osman Hasan", "Falah R. Awwad"], "year": 2017, "MAG papers": [{"PaperId": 2612667056, "PaperTitle": "power profiling of microcontroller s instruction set for runtime hardware trojans detection without golden circuit models", "Year": 2017, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"university of the sciences": 2.0, "tennessee technological university": 1.0, "united arab emirates university": 1.0}}], "source": "ES"}, {"DBLP title": "Accounting for systematic errors in approximate computing.", "DBLP authors": ["Martin Bruestel", "Akash Kumar"], "year": 2017, "MAG papers": [{"PaperId": 2612905448, "PaperTitle": "accounting for systematic errors in approximate computing", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"dresden university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Gaussian mixture error estimation for approximate circuits.", "DBLP authors": ["Amin Ghasemazar", "Mieszko Lis"], "year": 2017, "MAG papers": [{"PaperId": 2612865963, "PaperTitle": "gaussian mixture error estimation for approximate circuits", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of british columbia": 2.0}}], "source": "ES"}, {"DBLP title": "Enhancing symbolic system synthesis through ASPmT with partial assignment evaluation.", "DBLP authors": ["Kai Neubauer", "Philipp Wanko", "Torsten Schaub", "Christian Haubelt"], "year": 2017, "MAG papers": [{"PaperId": 2613166649, "PaperTitle": "enhancing symbolic system synthesis through aspmt with partial assignment evaluation", "Year": 2017, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"university of potsdam": 2.0, "university of rostock": 2.0}}], "source": "ES"}, {"DBLP title": "3DFAR: A three-dimensional fabric for reliable multi-core processors.", "DBLP authors": ["Javad Bagherzadeh", "Valeria Bertacco"], "year": 2017, "MAG papers": [{"PaperId": 2612193361, "PaperTitle": "3dfar a three dimensional fabric for reliable multi core processors", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of michigan": 2.0}}], "source": "ES"}, {"DBLP title": "Evaluating impact of human errors on the availability of data storage systems.", "DBLP authors": ["Mostafa Kishani", "Reza Eftekhari", "Hossein Asadi"], "year": 2017, "MAG papers": [{"PaperId": 2613378351, "PaperTitle": "evaluating impact of human errors on the availability of data storage systems", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"sharif university of technology": 3.0}}], "source": "ES"}, {"DBLP title": "GPUguard: Towards supporting a predictable execution model for heterogeneous SoC.", "DBLP authors": ["Bj\u00f6rn Forsberg", "Andrea Marongiu", "Luca Benini"], "year": 2017, "MAG papers": [{"PaperId": 2612004223, "PaperTitle": "gpuguard towards supporting a predictable execution model for heterogeneous soc", "Year": 2017, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"eth zurich": 3.0}}], "source": "ES"}, {"DBLP title": "A non-intrusive, operating system independent spinlock profiler for embedded multicore systems.", "DBLP authors": ["Lin Li", "Philipp Wagner", "Albrecht Mayer", "Thomas Wild", "Andreas Herkersdorf"], "year": 2017, "MAG papers": [{"PaperId": 2612490150, "PaperTitle": "a non intrusive operating system independent spinlock profiler for embedded multicore systems", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"technische universitat munchen": 3.0, "infineon technologies": 2.0}}], "source": "ES"}, {"DBLP title": "Energy-performance optimized design of silicon photonic interconnection networks for high-performance computing.", "DBLP authors": ["Meisam Bahadori", "S\u00e9bastien Rumley", "Robert P. Polster", "Alexander Gazman", "Matt Traverso", "Mark Webster", "Kaushik Patel", "Keren Bergman"], "year": 2017, "MAG papers": [{"PaperId": 2613587951, "PaperTitle": "energy performance optimized design of silicon photonic interconnection networks for high performance computing", "Year": 2017, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"cisco systems inc": 3.0, "columbia university": 5.0}}], "source": "ES"}, {"DBLP title": "Rapid growth of IP traffic is driving adoption of silicon photonics in data centers.", "DBLP authors": ["Kaushik Patel"], "year": 2017, "MAG papers": [{"PaperId": 2612377050, "PaperTitle": "rapid growth of ip traffic is driving adoption of silicon photonics in data centers", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"cisco systems inc": 1.0}}], "source": "ES"}, {"DBLP title": "Exploiting transistor-level reconfiguration to optimize combinational circuits.", "DBLP authors": ["Michael Raitza", "Akash Kumar", "Marcus V\u00f6lp", "Dennis Walter", "Jens Trommer", "Thomas Mikolajick", "Walter M. Weber"], "year": 2017, "MAG papers": [{"PaperId": 2587608034, "PaperTitle": "exploiting transistor level reconfiguration to optimize combinational circuits", "Year": 2017, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"dresden university of technology": 3.0, "university of luxembourg": 1.0}}], "source": "ES"}, {"DBLP title": "Automatic place-and-route of emerging LED-driven wires within a monolithically-integrated CMOS-III-V process.", "DBLP authors": ["Tushar Krishna", "Arya Balachandran", "Siau Ben Chiah", "Li Zhang", "Bing Wang", "Cong Wang", "Kenneth Eng-Kian Lee", "J\u00fcrgen Michel", "Li-Shiuan Peh"], "year": 2017, "MAG papers": [{"PaperId": 2612968985, "PaperTitle": "automatic place and route of emerging led driven wires within a monolithically integrated cmos iii v process", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"georgia institute of technology": 1.0, "nanyang technological university": 3.0}}], "source": "ES"}, {"DBLP title": "A tunable magnetic skyrmion neuron cluster for energy efficient artificial neural network.", "DBLP authors": ["Zhezhi He", "Deliang Fan"], "year": 2017, "MAG papers": [{"PaperId": 2613234995, "PaperTitle": "a tunable magnetic skyrmion neuron cluster for energy efficient artificial neural network", "Year": 2017, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"university of central florida": 2.0}}], "source": "ES"}, {"DBLP title": "STAxCache: An approximate, energy efficient STT-MRAM cache.", "DBLP authors": ["Ashish Ranjan", "Swagath Venkataramani", "Zoha Pajouhi", "Rangharajan Venkatesan", "Kaushik Roy", "Anand Raghunathan"], "year": 2017, "MAG papers": [{"PaperId": 2612832886, "PaperTitle": "staxcache an approximate energy efficient stt mram cache", "Year": 2017, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"purdue university": 5.0, "nvidia": 1.0}}], "source": "ES"}, {"DBLP title": "Rethinking on-chip DRAM cache for simultaneous performance and energy optimization.", "DBLP authors": ["Fazal Hameed", "Jer\u00f3nimo Castrill\u00f3n"], "year": 2017, "MAG papers": [{"PaperId": 2613079001, "PaperTitle": "rethinking on chip dram cache for simultaneous performance and energy optimization", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"dresden university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "An energy-efficient memory hierarchy for multi-issue processors.", "DBLP authors": ["Tiago T. Jost", "Gabriel L. Nazar", "Luigi Carro"], "year": 2017, "MAG papers": [{"PaperId": 2613167362, "PaperTitle": "an energy efficient memory hierarchy for multi issue processors", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"universidade federal do rio grande do sul": 3.0}}], "source": "ES"}, {"DBLP title": "Mapping granularity adaptive FTL based on flash page re-programming.", "DBLP authors": ["Yazhi Feng", "Dan Feng", "Chenye Yu", "Wei Tong", "Jingning Liu"], "year": 2017, "MAG papers": [{"PaperId": 2612618807, "PaperTitle": "mapping granularity adaptive ftl based on flash page re programming", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"huazhong university of science and technology": 5.0}}], "source": "ES"}, {"DBLP title": "Data flow testing for virtual prototypes.", "DBLP authors": ["Muhammad Hassan", "Vladimir Herdt", "Hoang M. Le", "Mingsong Chen", "Daniel Gro\u00dfe", "Rolf Drechsler"], "year": 2017, "MAG papers": [{"PaperId": 2612987433, "PaperTitle": "data flow testing for virtual prototypes", "Year": 2017, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of bremen": 5.0, "east china normal university": 1.0}}], "source": "ES"}, {"DBLP title": "MINIME-validator: Validating hardware with synthetic parallel testcases.", "DBLP authors": ["Alper Sen", "Etem Deniz", "Brian Kahne"], "year": 2017, "MAG papers": [{"PaperId": 2612934070, "PaperTitle": "minime validator validating hardware with synthetic parallel testcases", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"nxp semiconductors": 1.0, "bogazici university": 2.0}}], "source": "ES"}, {"DBLP title": "Cost-effective analysis of post-silicon functional coverage events.", "DBLP authors": ["Farimah Farahmandi", "Ronny Morad", "Avi Ziv", "Ziv Nevo", "Prabhat Mishra"], "year": 2017, "MAG papers": [{"PaperId": 2613999959, "PaperTitle": "cost effective analysis of post silicon functional coverage events", "Year": 2017, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"ibm": 3.0, "university of florida": 2.0}}], "source": "ES"}, {"DBLP title": "Towards exascale computing with heterogeneous architectures.", "DBLP authors": ["Kenneth O'Brien", "Lorenzo Di Tucci", "Gianluca Durelli", "Michaela Blott"], "year": 2017, "MAG papers": [{"PaperId": 2613626030, "PaperTitle": "towards exascale computing with heterogeneous architectures", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"xilinx": 3.0, "polytechnic university of milan": 1.0}}], "source": "ES"}, {"DBLP title": "From exaflop to exaflow.", "DBLP authors": ["Tobias Becker", "Pavel Burovskiy", "Anna Maria Nestorov", "Hristina Palikareva", "Enrico Reggiani", "Georgi Gaydadjiev"], "year": 2017, "MAG papers": [{"PaperId": 2612112922, "PaperTitle": "from exaflop to exaflow", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"polytechnic university of milan": 2.0}}], "source": "ES"}, {"DBLP title": "Heterogeneous exascale supercomputing: The role of CAD in the exaFPGA project.", "DBLP authors": ["Marco Rabozzi", "Giuseppe Natale", "Emanuele Del Sozzo", "Alberto Scolari", "Luca Stornaiuolo", "Marco D. Santambrogio"], "year": 2017, "MAG papers": [{"PaperId": 2611982830, "PaperTitle": "heterogeneous exascale supercomputing the role of cad in the exafpga project", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"polytechnic university of milan": 6.0}}], "source": "ES"}, {"DBLP title": "An open reconfigurable research platform as stepping stone to exascale high-performance computing.", "DBLP authors": ["Dirk Stroobandt", "Catalin Bogdan Ciobanu", "Marco D. Santambrogio", "Gabriel Figueiredo", "Andreas Brokalakis", "Dionisios N. Pnevmatikatos", "Michael H\u00fcbner", "Tobias Becker", "Alex J. W. Thom"], "year": 2017, "MAG papers": [{"PaperId": 2613252900, "PaperTitle": "an open reconfigurable research platform as stepping stone to exascale high performance computing", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"ghent university": 1.0, "polytechnic university of milan": 1.0, "university of cambridge": 1.0, "imperial college london": 1.0, "ruhr university bochum": 1.0}}], "source": "ES"}, {"DBLP title": "Fast and waveform-accurate hazard-aware SAT-based TSOF ATPG.", "DBLP authors": ["Jan Burchard", "Dominik Erb", "Adit D. Singh", "Sudhakar M. Reddy", "Bernd Becker"], "year": 2017, "MAG papers": [{"PaperId": 2613251226, "PaperTitle": "fast and waveform accurate hazard aware sat based tsof atpg", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of freiburg": 3.0, "university of iowa": 1.0, "auburn university": 1.0}}], "source": "ES"}, {"DBLP title": "Fault diagnosis of arbiter physical unclonable function.", "DBLP authors": ["Jing Ye", "Qingli Quo", "Yu Hu", "Xiaowei Li"], "year": 2017, "MAG papers": [{"PaperId": 2613494712, "PaperTitle": "fault diagnosis of arbiter physical unclonable function", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"chinese academy of sciences": 4.0}}], "source": "ES"}, {"DBLP title": "FPGA-based failure mode testing and analysis for MLC NAND flash memory.", "DBLP authors": ["Meng Zhang", "Fei Wu", "He Huang", "Qian Xia", "Jian Zhou", "Changsheng Xie"], "year": 2017, "MAG papers": [{"PaperId": 2612517079, "PaperTitle": "fpga based failure mode testing and analysis for mlc nand flash memory", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"huazhong university of science and technology": 6.0}}], "source": "ES"}, {"DBLP title": "Robust neuromorphic computing in the presence of process variation.", "DBLP authors": ["Ali BanaGozar", "Mohammad Ali Maleki", "Mehdi Kamal", "Ali Afzali-Kusha", "Massoud Pedram"], "year": 2017, "MAG papers": [{"PaperId": 2613011164, "PaperTitle": "robust neuromorphic computing in the presence of process variation", "Year": 2017, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of tehran": 4.0, "university of southern california": 1.0}}], "source": "ES"}, {"DBLP title": "An on-line framework for improving reliability of real-time systems on \"big-little\" type MPSoCs.", "DBLP authors": ["Yue Ma", "Thidapat Chantem", "Robert P. Dick", "Shige Wang", "Xiaobo Sharon Hu"], "year": 2017, "MAG papers": [{"PaperId": 2612636374, "PaperTitle": "an on line framework for improving reliability of real time systems on big little type mpsocs", "Year": 2017, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"university of michigan": 1.0, "university of notre dame": 2.0, "virginia tech": 1.0, "general motors": 1.0}}], "source": "ES"}, {"DBLP title": "Application performance improvement by exploiting process variability on FPGA devices.", "DBLP authors": ["Konstantinos Maragos", "George Lentaris", "Dimitrios Soudris", "Kostas Siozios", "Vasilis F. Pavlidis"], "year": 2017, "MAG papers": [{"PaperId": 2612881234, "PaperTitle": "application performance improvement by exploiting process variability on fpga devices", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"national technical university of athens": 3.0, "aristotle university of thessaloniki": 1.0, "university of manchester": 1.0}}], "source": "ES"}, {"DBLP title": "Make it reversible: Efficient embedding of non-reversible functions.", "DBLP authors": ["Alwin Zulehner", "Robert Wille"], "year": 2017, "MAG papers": [{"PaperId": 2612206497, "PaperTitle": "make it reversible efficient embedding of non reversible functions", "Year": 2017, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"johannes kepler university of linz": 2.0}}], "source": "ES"}, {"DBLP title": "QX: A high-performance quantum computer simulation platform.", "DBLP authors": ["Nader Khammassi", "Imran Ashraf", "Xiang Fu", "Carmen G. Almud\u00e9ver", "Koen Bertels"], "year": 2017, "MAG papers": [{"PaperId": 2613048740, "PaperTitle": "qx a high performance quantum computer simulation platform", "Year": 2017, "CitationCount": 59, "EstimatedCitation": 76, "Affiliations": {"delft university of technology": 5.0}}], "source": "ES"}, {"DBLP title": "Design automation and design space exploration for quantum computers.", "DBLP authors": ["Mathias Soeken", "Martin Roetteler", "Nathan Wiebe", "Giovanni De Micheli"], "year": 2017, "MAG papers": [{"PaperId": 2560531073, "PaperTitle": "design automation and design space exploration for quantum computers", "Year": 2017, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"microsoft": 2.0, "ecole polytechnique federale de lausanne": 2.0}}], "source": "ES"}, {"DBLP title": "Pushing the limits of voltage over-scaling for error-resilient applications.", "DBLP authors": ["Rengarajan Ragavan", "Benjamin Barrois", "C\u00e9dric Killian", "Olivier Sentieys"], "year": 2017, "MAG papers": [{"PaperId": 2612315906, "PaperTitle": "pushing the limits of voltage over scaling for error resilient applications", "Year": 2017, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"french institute for research in computer science and automation": 1.0, "university of rennes": 3.0}}], "source": "ES"}, {"DBLP title": "Combining structural and timing errors in overclocked inexact speculative adders.", "DBLP authors": ["Xun Jiao", "Vincent Camus", "Mattia Cacciotti", "Yu Jiang", "Christian C. Enz", "Rajesh K. Gupta"], "year": 2017, "MAG papers": [{"PaperId": 2613892790, "PaperTitle": "combining structural and timing errors in overclocked inexact speculative adders", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"ecole polytechnique federale de lausanne": 3.0, "university of california san diego": 2.0, "tsinghua university": 1.0}}], "source": "ES"}, {"DBLP title": "DVAFS: Trading computational accuracy for energy through dynamic-voltage-accuracy-frequency-scaling.", "DBLP authors": ["Bert Moons", "Roel Uytterhoeven", "Wim Dehaene", "Marian Verhelst"], "year": 2017, "MAG papers": [{"PaperId": 2613779579, "PaperTitle": "dvafs trading computational accuracy for energy through dynamic voltage accuracy frequency scaling", "Year": 2017, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"katholieke universiteit leuven": 4.0}}], "source": "ES"}, {"DBLP title": "Exploiting computation skip to reduce energy consumption by approximate computing, an HEVC encoder case study.", "DBLP authors": ["Alexandre Mercat", "Justine Bonnot", "Maxime Pelcat", "Wassim Hamidouche", "Daniel M\u00e9nard"], "year": 2017, "MAG papers": [{"PaperId": 2612128003, "PaperTitle": "exploiting computation skip to reduce energy consumption by approximate computing an hevc encoder case study", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"centre national de la recherche scientifique": 5.0}}], "source": "ES"}, {"DBLP title": "Location detection for navigation using IMUs with a map through coarse-grained machine learning.", "DBLP authors": ["E. J. Jose Gonzalez", "Chen Luo", "Anshumali Shrivastava", "Krishna V. Palem", "Yongshik Moon", "Soonhyun Noh", "Daedong Park", "Seongsoo Hong"], "year": 2017, "MAG papers": [{"PaperId": 2612424632, "PaperTitle": "location detection for navigation using imus with a map through coarse grained machine learning", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"rice university": 4.0, "seoul national university": 4.0}}], "source": "ES"}, {"DBLP title": "Performance impacts and limitations of hardware memory access trace collection.", "DBLP authors": ["Nicholas C. Doyle", "Eric Matthews", "Graham M. Holland", "Alexandra Fedorova", "Lesley Shannon"], "year": 2017, "MAG papers": [{"PaperId": 2612343211, "PaperTitle": "performance impacts and limitations of hardware memory access trace collection", "Year": 2017, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"simon fraser university": 4.0, "university of british columbia": 1.0}}], "source": "ES"}, {"DBLP title": "Context-sensitive timing automata for fast source level simulation.", "DBLP authors": ["Sebastian Ottlik", "Christoph Gerum", "Alexander Viehl", "Wolfgang Rosenstiel", "Oliver Bringmann"], "year": 2017, "MAG papers": [{"PaperId": 2612272418, "PaperTitle": "context sensitive timing automata for fast source level simulation", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of tubingen": 1.0, "center for information technology": 4.0}}], "source": "ES"}, {"DBLP title": "MARS: A flexible real-time streaming platform for testing automation systems.", "DBLP authors": ["Raphael Eidenbenz", "Alexandra Moga", "Thanikesavan Sivanthi", "Carsten Franke"], "year": 2017, "MAG papers": [{"PaperId": 2613078346, "PaperTitle": "mars a flexible real time streaming platform for testing automation systems", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "SERD: A simulation framework for estimation of system level reliability degradation.", "DBLP authors": ["Saurav Kumar Ghosh", "Soumyajit Dey"], "year": 2017, "MAG papers": [{"PaperId": 2612498281, "PaperTitle": "serd a simulation framework for estimation of system level reliability degradation", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"indian institute of technology kharagpur": 2.0}}], "source": "ES"}, {"DBLP title": "Magnetic tunnel junction enabled all-spin stochastic spiking neural network.", "DBLP authors": ["Gopalakrishnan Srinivasan", "Abhronil Sengupta", "Kaushik Roy"], "year": 2017, "MAG papers": [{"PaperId": 2611984215, "PaperTitle": "magnetic tunnel junction enabled all spin stochastic spiking neural network", "Year": 2017, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"purdue university": 3.0}}], "source": "ES"}, {"DBLP title": "Embedded systems to high performance computing using STT-MRAM.", "DBLP authors": ["Sophiane Senni", "Thibaud Delobelle", "Odilia Coi", "Pierre-Yves Peneau", "Lionel Torres", "Abdoulaye Gamati\u00e9", "Pascal Benoit", "Gilles Sassatelli"], "year": 2017, "MAG papers": [{"PaperId": 2612442815, "PaperTitle": "embedded systems to high performance computing using stt mram", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of montpellier": 8.0}}], "source": "ES"}, {"DBLP title": "Voltage-controlled MRAM for working memory: Perspectives and challenges.", "DBLP authors": ["Wang Kang", "Liang Chang", "Youguang Zhang", "Weisheng Zhao"], "year": 2017, "MAG papers": [{"PaperId": 2613758857, "PaperTitle": "voltage controlled mram for working memory perspectives and challenges", "Year": 2017, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"beihang university": 4.0}}], "source": "ES"}, {"DBLP title": "Three-terminal MTJ-based nonvolatile logic circuits with self-terminated writing mechanism for ultra-low-power VLSI processor.", "DBLP authors": ["Takahiro Hanyu", "Daisuke Suzuki", "Naoya Onizawa", "Masanori Natsui"], "year": 2017, "MAG papers": [{"PaperId": 2612886984, "PaperTitle": "three terminal mtj based nonvolatile logic circuits with self terminated writing mechanism for ultra low power vlsi processor", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"tohoku university": 4.0}}], "source": "ES"}, {"DBLP title": "Opportunistic write for fast and reliable STT-MRAM.", "DBLP authors": ["Nour Sayed", "Mojtaba Ebrahimi", "Rajendra Bishnoi", "Mehdi Baradaran Tahoori"], "year": 2017, "MAG papers": [{"PaperId": 2612472683, "PaperTitle": "opportunistic write for fast and reliable stt mram", "Year": 2017, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"karlsruhe institute of technology": 4.0}}], "source": "ES"}, {"DBLP title": "Fault clustering technique for 3D memory BISR.", "DBLP authors": ["Tianjian Li", "Yan Han", "Xiaoyao Liang", "Hsien-Hsin S. Lee", "Li Jiang"], "year": 2017, "MAG papers": [{"PaperId": 2613509972, "PaperTitle": "fault clustering technique for 3d memory bisr", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"shanghai jiao tong university": 4.0, "tsmc": 1.0}}], "source": "ES"}, {"DBLP title": "Architectural evaluations on TSV redundancy for reliability enhancement.", "DBLP authors": ["Yen-Hao Chen", "Chien-Pang Chiu", "Russell Barnes", "TingTing Hwang"], "year": 2017, "MAG papers": [{"PaperId": 2612034060, "PaperTitle": "architectural evaluations on tsv redundancy for reliability enhancement", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"national tsing hua university": 3.0, "university of california santa barbara": 1.0}}], "source": "ES"}, {"DBLP title": "Reusing trace buffers to enhance cache performance.", "DBLP authors": ["Neetu Jindal", "Preeti Ranjan Panda", "Smruti R. Sarangi"], "year": 2017, "MAG papers": [{"PaperId": 2612453836, "PaperTitle": "reusing trace buffers to enhance cache performance", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"indian institute of technology delhi": 3.0}}], "source": "ES"}, {"DBLP title": "Optimization of retargeting for IEEE 1149.1 TAP controllers with embedded compression.", "DBLP authors": ["Sebastian Huhn", "Stephan Eggersgl\u00fc\u00df", "Krishnendu Chakrabarty", "Rolf Drechsler"], "year": 2017, "MAG papers": [{"PaperId": 2612081530, "PaperTitle": "optimization of retargeting for ieee 1149 1 tap controllers with embedded compression", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"duke university": 1.0, "university of bremen": 3.0}}], "source": "ES"}, {"DBLP title": "Bounding deadline misses in weakly-hard real-time systems with task dependencies.", "DBLP authors": ["Zain Alabedin Haj Hammadeh", "Rolf Ernst", "Sophie Quinton", "Rafik Henia", "Laurent Rioux"], "year": 2017, "MAG papers": [{"PaperId": 2612908556, "PaperTitle": "bounding deadline misses in weakly hard real time systems with task dependencies", "Year": 2017, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"braunschweig university of technology": 2.0, "french institute for research in computer science and automation": 1.0}}], "source": "ES"}, {"DBLP title": "Real-time communication analysis for Networks-on-Chip with backpressure.", "DBLP authors": ["Sebastian Tobuschat", "Rolf Ernst"], "year": 2017, "MAG papers": [{"PaperId": 2612202780, "PaperTitle": "real time communication analysis for networks on chip with backpressure", "Year": 2017, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"braunschweig university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Probabilistic schedulability analysis for fixed priority mixed criticality real-time systems.", "DBLP authors": ["Yasmina Abdedda\u00efm", "Dorin Maxim"], "year": 2017, "MAG papers": [{"PaperId": 2612429302, "PaperTitle": "probabilistic schedulability analysis for fixed priority mixed criticality real time systems", "Year": 2017, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of paris": 1.0, "university of lorraine": 1.0}}], "source": "ES"}, {"DBLP title": "Compact modeling and circuit-level simulation of silicon nanophotonic interconnects.", "DBLP authors": ["Rui Wu", "Yuyang Wang", "Zeyu Zhang", "Chong Zhang", "Clint L. Schow", "John E. Bowers", "Kwang-Ting Cheng"], "year": 2017, "MAG papers": [{"PaperId": 2613768192, "PaperTitle": "compact modeling and circuit level simulation of silicon nanophotonic interconnects", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of california santa barbara": 7.0}}], "source": "ES"}, {"DBLP title": "A true random number generator based on parallel STT-MTJs.", "DBLP authors": ["Yuanzhuo Qu", "Jie Han", "Bruce F. Cockburn", "Witold Pedrycz", "Yue Zhang", "Weisheng Zhao"], "year": 2017, "MAG papers": [{"PaperId": 2612444462, "PaperTitle": "a true random number generator based on parallel stt mtjs", "Year": 2017, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"beihang university": 2.0, "university of alberta": 4.0}}], "source": "ES"}, {"DBLP title": "Enabling area efficient RF ICs through monolithic 3D integration.", "DBLP authors": ["Panagiotis Chaourani", "Per-Erik Hellstr\u00f6m", "Saul Rodriguez", "Raul Onet", "Ana Rusu"], "year": 2017, "MAG papers": [{"PaperId": 2612899845, "PaperTitle": "enabling area efficient rf ics through monolithic 3d integration", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"royal institute of technology": 5.0}}], "source": "ES"}, {"DBLP title": "Reconfigurable threshold logic gates using optoelectronic capacitors.", "DBLP authors": ["Ragh Kuttappa", "Lunal Khuon", "Bahram Nabet", "Baris Taskin"], "year": 2017, "MAG papers": [{"PaperId": 2613165906, "PaperTitle": "reconfigurable threshold logic gates using optoelectronic capacitors", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"drexel university": 4.0}}], "source": "ES"}, {"DBLP title": "i-BEP: A non-redundant and high-concurrency memory persistency model.", "DBLP authors": ["Yuanchao Xu", "Zeyi Hou", "Junfeng Yan", "Lu Yang", "Hu Wan"], "year": 2017, "MAG papers": [{"PaperId": 2612762127, "PaperTitle": "i bep a non redundant and high concurrency memory persistency model", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"capital normal university": 5.0}}], "source": "ES"}, {"DBLP title": "SPMS: Strand based persistent memory system.", "DBLP authors": ["Shuo Li", "Peng Wang", "Nong Xiao", "Guangyu Sun", "Fang Liu"], "year": 2017, "MAG papers": [{"PaperId": 2614027403, "PaperTitle": "spms strand based persistent memory system", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"peking university": 2.0, "national university of defense technology": 2.0, "sun yat sen university": 1.0}}], "source": "ES"}, {"DBLP title": "Architecting high-speed command schedulers for open-row real-time SDRAM controllers.", "DBLP authors": ["Leonardo Ecco", "Rolf Ernst"], "year": 2017, "MAG papers": [{"PaperId": 2612605597, "PaperTitle": "architecting high speed command schedulers for open row real time sdram controllers", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"braunschweig university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Automatic equivalence checking for SystemC-TLM 2.0 models against their formal specifications.", "DBLP authors": ["Mehran Goli", "Jannis Stoppe", "Rolf Drechsler"], "year": 2017, "MAG papers": [{"PaperId": 2612875731, "PaperTitle": "automatic equivalence checking for systemc tlm 2 0 models against their formal specifications", "Year": 2017, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"university of bremen": 3.0}}], "source": "ES"}, {"DBLP title": "Head-mounted sensors and wearable computing for automatic tunnel vision assessment.", "DBLP authors": ["Yuchao Ma", "Hassan Ghasemzadeh"], "year": 2017, "MAG papers": [{"PaperId": 2612329986, "PaperTitle": "head mounted sensors and wearable computing for automatic tunnel vision assessment", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"washington state university": 2.0}}], "source": "ES"}, {"DBLP title": "RetroDMR: Troubleshooting non-deterministic faults with retrospective DMR.", "DBLP authors": ["Ting Wang", "Yannan Liu", "Qiang Xu", "Zhaobo Zhang", "Zhiyuan Wang", "Xinli Gu"], "year": 2017, "MAG papers": [{"PaperId": 2612262716, "PaperTitle": "retrodmr troubleshooting non deterministic faults with retrospective dmr", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"huawei": 3.0, "the chinese university of hong kong": 3.0}}], "source": "ES"}, {"DBLP title": "Critical path - Oriented & thermal aware X-filling for high un-modeled defect coverage.", "DBLP authors": ["Fotios Vartziotis", "Xrysovalantis Kavousianos"], "year": 2017, "MAG papers": [{"PaperId": 2613270191, "PaperTitle": "critical path oriented thermal aware x filling for high un modeled defect coverage", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of ioannina": 2.0}}], "source": "ES"}, {"DBLP title": "A comprehensive methodology for stress procedures evaluation and comparison for Burn-In of automotive SoC.", "DBLP authors": ["Davide Appello", "Paolo Bernardi", "G. Giacopelli", "Alessandro Motta", "Alberto Pagani", "Giorgio Pollaccia", "C. Rabbi", "Marco Restifo", "P. Ruberg", "Ernesto S\u00e1nchez", "C. M. Villa", "Federico Venini"], "year": 2017, "MAG papers": [{"PaperId": 2613613142, "PaperTitle": "a comprehensive methodology for stress procedures evaluation and comparison for burn in of automotive soc", "Year": 2017, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"stmicroelectronics": 7.0, "polytechnic university of turin": 4.0, "tallinn university": 1.0}}], "source": "ES"}, {"DBLP title": "Energy efficient stochastic computing with Sobol sequences.", "DBLP authors": ["Siting Liu", "Jie Han"], "year": 2017, "MAG papers": [{"PaperId": 2614053718, "PaperTitle": "energy efficient stochastic computing with sobol sequences", "Year": 2017, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"university of alberta": 2.0}}], "source": "ES"}, {"DBLP title": "Logic analysis and verification of n-input genetic logic circuits.", "DBLP authors": ["Hasan Baig", "Jan Madsen"], "year": 2017, "MAG papers": [{"PaperId": 2613851192, "PaperTitle": "logic analysis and verification of n input genetic logic circuits", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"technical university of denmark": 2.0}}], "source": "ES"}, {"DBLP title": "A novel way to efficiently simulate complex full systems incorporating hardware accelerators.", "DBLP authors": ["Nikolaos Tampouratzis", "Konstantinos Georgopoulos", "Yannis Papaefstathiou"], "year": 2017, "MAG papers": [{"PaperId": 2612744970, "PaperTitle": "a novel way to efficiently simulate complex full systems incorporating hardware accelerators", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"technical university of crete": 2.0}}], "source": "ES"}, {"DBLP title": "Automatic abstraction of multi-discipline analog models for efficient functional simulation.", "DBLP authors": ["Enrico Fraccaroli", "Michele Lora", "Franco Fummi"], "year": 2017, "MAG papers": [{"PaperId": 2613094640, "PaperTitle": "automatic abstraction of multi discipline analog models for efficient functional simulation", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of verona": 3.0}}], "source": "ES"}, {"DBLP title": "Novel magnetic burn-in for retention testing of STTRAM.", "DBLP authors": ["Mohammad Nasim Imtiaz Khan", "Anirudh Srikant Iyengar", "Swaroop Ghosh"], "year": 2017, "MAG papers": [{"PaperId": 2613827881, "PaperTitle": "novel magnetic burn in for retention testing of sttram", "Year": 2017, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"pennsylvania state university": 3.0}}], "source": "ES"}, {"DBLP title": "Automatic construction of models for analytic system-level design space exploration problems.", "DBLP authors": ["Seyed-Hosein Attarzadeh-Niaki", "Ingo Sander"], "year": 2017, "MAG papers": [{"PaperId": 2613892116, "PaperTitle": "automatic construction of models for analytic system level design space exploration problems", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"royal institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Security in the Internet of Things: A challenge of scale.", "DBLP authors": ["Patrick Schaumont"], "year": 2017, "MAG papers": [{"PaperId": 2612447780, "PaperTitle": "security in the internet of things a challenge of scale", "Year": 2017, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"virginia tech": 1.0}}], "source": "ES"}, {"DBLP title": "Sensitized path PUF: A lightweight embedded physical unclonable function.", "DBLP authors": ["Matthias Sauer", "Pascal Raiola", "Linus Feiten", "Bernd Becker", "Ulrich R\u00fchrmair", "Ilia Polian"], "year": 2017, "MAG papers": [{"PaperId": 2613560680, "PaperTitle": "sensitized path puf a lightweight embedded physical unclonable function", "Year": 2017, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of passau": 1.0, "university of freiburg": 4.0, "ruhr university bochum": 1.0}}], "source": "ES"}, {"DBLP title": "Temperature aware phase/frequency detector-basec RO-PUFs exploiting bulk-controlled oscillators.", "DBLP authors": ["Sha Tao", "Elena Dubrova"], "year": 2017, "MAG papers": [{"PaperId": 2612181814, "PaperTitle": "temperature aware phase frequency detector basec ro pufs exploiting bulk controlled oscillators", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"royal institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "ChaCha20-Poly1305 authenticated encryption for high-speed embedded IoT applications.", "DBLP authors": ["Fabrizio De Santis", "Andreas Schauer", "Georg Sigl"], "year": 2017, "MAG papers": [{"PaperId": 2612854510, "PaperTitle": "chacha20 poly1305 authenticated encryption for high speed embedded iot applications", "Year": 2017, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"technische universitat munchen": 3.0}}], "source": "ES"}, {"DBLP title": "Towards post-quantum security for IoT endpoints with NTRU.", "DBLP authors": ["Oscar M. Guillen", "Thomas P\u00f6ppelmann", "Jose Maria Bermudo Mera", "Elena Fuentes Bongenaar", "Georg Sigl", "Johanna Sep\u00falveda"], "year": 2017, "MAG papers": [{"PaperId": 2613976703, "PaperTitle": "towards post quantum security for iot endpoints with ntru", "Year": 2017, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"technische universitat munchen": 4.0, "radboud university nijmegen": 1.0, "infineon technologies": 1.0}}], "source": "ES"}, {"DBLP title": "Automating the pipeline of arithmetic datapaths.", "DBLP authors": ["Matei Istoan", "Florent de Dinechin"], "year": 2017, "MAG papers": [{"PaperId": 2525382741, "PaperTitle": "automating the pipeline of arithmetic datapaths", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"institut national des sciences appliquees de lyon": 2.0}}], "source": "ES"}, {"DBLP title": "Operand size reconfiguration for big data processing in memory.", "DBLP authors": ["Paulo C. Santos", "Geraldo F. Oliveira", "Diego G. Tom\u00e9", "Marco A. Z. Alves", "Eduardo C. de Almeida", "Luigi Carro"], "year": 2017, "MAG papers": [{"PaperId": 2612389039, "PaperTitle": "operand size reconfiguration for big data processing in memory", "Year": 2017, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"federal university of parana": 3.0, "universidade federal do rio grande do sul": 3.0}}], "source": "ES"}, {"DBLP title": "Architectural optimizations for high performance and energy efficient Smith-Waterman implementation on FPGAs using OpenCL.", "DBLP authors": ["Lorenzo Di Tucci", "Kenneth O'Brien", "Michaela Blott", "Marco D. Santambrogio"], "year": 2017, "MAG papers": [{"PaperId": 2613537099, "PaperTitle": "architectural optimizations for high performance and energy efficient smith waterman implementation on fpgas using opencl", "Year": 2017, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": {"polytechnic university of milan": 2.0, "xilinx": 2.0}}], "source": "ES"}, {"DBLP title": "Memristor for computing: Myth or reality?", "DBLP authors": ["Said Hamdioui", "Shahar Kvatinsky", "Gert Cauwenberghs", "Lei Xie", "Nimrod Wald", "Siddharth Joshi", "Hesham Mostafa Elsayed", "Henk Corporaal", "Koen Bertels"], "year": 2017, "MAG papers": [{"PaperId": 2613051255, "PaperTitle": "memristor for computing myth or reality", "Year": 2017, "CitationCount": 58, "EstimatedCitation": 83, "Affiliations": {"technion israel institute of technology": 2.0, "delft university of technology": 3.0, "university of california san diego": 3.0, "eindhoven university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Cross-layer design of reconfigurable cyber-physical systems.", "DBLP authors": ["Michael Masin", "Francesca Palumbo", "Hans Myrhaug", "J. A. de Oliveira Filho", "M. Pastena", "Maxime Pelcat", "Luigi Raffo", "Francesco Regazzoni", "A. A. Sanchez", "Antonella Toffetti", "Eduardo de la Torre", "Katiuscia Zedda"], "year": 2017, "MAG papers": [{"PaperId": 2613030384, "PaperTitle": "cross layer design of reconfigurable cyber physical systems", "Year": 2017, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"intelligence and national security alliance": 1.0, "ibm": 1.0, "netherlands organisation for applied scientific research": 1.0, "thales group": 1.0}}], "source": "ES"}, {"DBLP title": "INSPEX: Design and integration of a portable/wearable smart spatial exploration system.", "DBLP authors": ["Suzanne Lesecq", "Julie Foucault", "Francois Birot", "Hugues de Chaumont", "Carl Jackson", "Marc Correvon", "P. Heck", "Richard Banach", "Andrea Di Matteo", "Vincenza Di Palma", "John Barrett", "Susan Rea", "Jean-Marc Van Gyseghem", "Cian O'Murchu", "Alan Mathewson"], "year": 2017, "MAG papers": [{"PaperId": 2613620017, "PaperTitle": "inspex design and integration of a portable wearable smart spatial exploration system", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"cork institute of technology": 2.0, "tyndall national institute": 2.0, "universite de namur": 1.0, "stmicroelectronics": 2.0, "university of grenoble": 2.0, "university of manchester": 1.0}}], "source": "ES"}, {"DBLP title": "Near-optimal deployment of dataflow applications on many-core platforms with real-time guarantees.", "DBLP authors": ["Stefanos Skalistis", "Alena Simalatsar"], "year": 2017, "MAG papers": [{"PaperId": 2613181081, "PaperTitle": "near optimal deployment of dataflow applications on many core platforms with real time guarantees", "Year": 2017, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"ecole polytechnique federale de lausanne": 2.0}}], "source": "ES"}, {"DBLP title": "Simulating preemptive scheduling with timing-aware blocks in Simulink.", "DBLP authors": ["Andreas Naderlinger"], "year": 2017, "MAG papers": [{"PaperId": 2612543015, "PaperTitle": "simulating preemptive scheduling with timing aware blocks in simulink", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of salzburg": 1.0}}], "source": "ES"}, {"DBLP title": "Online workload monitoring with the feedback of actual execution time for real-time systems.", "DBLP authors": ["Biao Hu", "Kai Huang", "Gang Chen", "Long Cheng", "Alois C. Knoll"], "year": 2017, "MAG papers": [{"PaperId": 2612394874, "PaperTitle": "online workload monitoring with the feedback of actual execution time for real time systems", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"sun yat sen university": 1.0}}], "source": "ES"}, {"DBLP title": "Automated synthesis of compact crossbars for sneak-path based in-memory computing.", "DBLP authors": ["Dwaipayan Chakraborty", "Sumit Kumar Jha"], "year": 2017, "MAG papers": [{"PaperId": 2612936968, "PaperTitle": "automated synthesis of compact crossbars for sneak path based in memory computing", "Year": 2017, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"university of central florida": 2.0}}], "source": "ES"}, {"DBLP title": "Hybrid spiking-based multi-layered self-learning neuromorphic system based on memristor crossbar arrays.", "DBLP authors": ["Amr M. Hassan", "Chaofei Yang", "Chenchen Liu", "Hai Helen Li", "Yiran Chen"], "year": 2017, "MAG papers": [{"PaperId": 2612269878, "PaperTitle": "hybrid spiking based multi layered self learning neuromorphic system based on memristor crossbar arrays", "Year": 2017, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"university of pittsburgh": 5.0}}], "source": "ES"}, {"DBLP title": "ReVAMP: ReRAM based VLIW architecture for in-memory computing.", "DBLP authors": ["Debjyoti Bhattacharjee", "Rajeswari Devadoss", "Anupam Chattopadhyay"], "year": 2017, "MAG papers": [{"PaperId": 2612905056, "PaperTitle": "revamp reram based vliw architecture for in memory computing", "Year": 2017, "CitationCount": 40, "EstimatedCitation": 62, "Affiliations": {"nanyang technological university": 3.0}}], "source": "ES"}, {"DBLP title": "Accurate private/shared classification of memory accesses: A run-time analysis system for the LEON3 multi-core processor.", "DBLP authors": ["Nam Ho", "Ishraq Ibne Ashraf", "Paul Kaufmann", "Marco Platzner"], "year": 2017, "MAG papers": [{"PaperId": 2613374437, "PaperTitle": "accurate private shared classification of memory accesses a run time analysis system for the leon3 multi core processor", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of paderborn": 4.0}}], "source": "ES"}, {"DBLP title": "Design of a low power, relative timing based asynchronous MSP430 microprocessor.", "DBLP authors": ["Dipanjan Bhadra", "Kenneth S. Stevens"], "year": 2017, "MAG papers": [{"PaperId": 2612108027, "PaperTitle": "design of a low power relative timing based asynchronous msp430 microprocessor", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of utah": 2.0}}], "source": "ES"}, {"DBLP title": "A coordinated multi-agent reinforcement learning approach to multi-level cache co-partitioning.", "DBLP authors": ["Rahul Jain", "Preeti Ranjan Panda", "Sreenivas Subramoney"], "year": 2017, "MAG papers": [{"PaperId": 2612625122, "PaperTitle": "a coordinated multi agent reinforcement learning approach to multi level cache co partitioning", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"techno india": 1.0, "indian institute of technology delhi": 2.0}}], "source": "ES"}, {"DBLP title": "GPIOCP: Timing-accurate general purpose I/O controller for many-core real-time systems.", "DBLP authors": ["Zhe Jiang", "Neil C. Audsley"], "year": 2017, "MAG papers": [{"PaperId": 2613597972, "PaperTitle": "gpiocp timing accurate general purpose i o controller for many core real time systems", "Year": 2017, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of york": 2.0}}], "source": "ES"}, {"DBLP title": "An algorithm to find optimum support-reducing decompositions for index generation functions.", "DBLP authors": ["Tsutomu Sasao", "Kyu Matsuura", "Yukihiro Iguchi"], "year": 2017, "MAG papers": [{"PaperId": 2612882223, "PaperTitle": "an algorithm to find optimum support reducing decompositions for index generation functions", "Year": 2017, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"meiji university": 3.0}}], "source": "ES"}, {"DBLP title": "Taking one-to-one mappings for granted: Advanced logic design of encoder circuits.", "DBLP authors": ["Alwin Zulehner", "Robert Wille"], "year": 2017, "MAG papers": [{"PaperId": 2612845845, "PaperTitle": "taking one to one mappings for granted advanced logic design of encoder circuits", "Year": 2017, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"johannes kepler university of linz": 2.0}}], "source": "ES"}, {"DBLP title": "Analysis of short-circuit conditions in logic circuits.", "DBLP authors": ["Jo\u00e3o Afonso", "Jos\u00e9 Monteiro"], "year": 2017, "MAG papers": [{"PaperId": 2613121348, "PaperTitle": "analysis of short circuit conditions in logic circuits", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"inesc id": 2.0}}], "source": "ES"}, {"DBLP title": "Busy man's synthesis: Combinational delay optimization with SAT.", "DBLP authors": ["Mathias Soeken", "Giovanni De Micheli", "Alan Mishchenko"], "year": 2017, "MAG papers": [{"PaperId": 2590761278, "PaperTitle": "busy man s synthesis combinational delay optimization with sat", "Year": 2017, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"ecole polytechnique federale de lausanne": 2.0, "university of california berkeley": 1.0}}], "source": "ES"}, {"DBLP title": "The engineering challenges in quantum computing.", "DBLP authors": ["Carmen G. Almud\u00e9ver", "Lingling Lao", "Xiang Fu", "Nader Khammassi", "Imran Ashraf", "Dan Iorga", "Savvas Varsamopoulos", "Christopher Eichler", "A. Wallraff", "Lotte Geck", "Andre Kruth", "Joachim Knoch", "Hendrik Bluhm", "Koen Bertels"], "year": 2017, "MAG papers": [{"PaperId": 2612118928, "PaperTitle": "the engineering challenges in quantum computing", "Year": 2017, "CitationCount": 38, "EstimatedCitation": 59, "Affiliations": {"rwth aachen university": 2.0, "forschungszentrum julich": 2.0, "delft university of technology": 8.0, "eth zurich": 2.0}}], "source": "ES"}, {"DBLP title": "MVP ECC : Manufacturing process variation aware unequal protection ECC for memory reliability.", "DBLP authors": ["Seung-Yeob Lee", "Joon-Sung Yang"], "year": 2017, "MAG papers": [{"PaperId": 2613381833, "PaperTitle": "mvp ecc manufacturing process variation aware unequal protection ecc for memory reliability", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"sungkyunkwan university": 2.0}}], "source": "ES"}, {"DBLP title": "Analyzing the effects of peripheral circuit aging of embedded SRAM architectures.", "DBLP authors": ["Josef Kinseher", "Leonhard Heis", "Ilia Polian"], "year": 2017, "MAG papers": [{"PaperId": 2613010563, "PaperTitle": "analyzing the effects of peripheral circuit aging of embedded sram architectures", "Year": 2017, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"university of passau": 1.0, "intel": 2.0}}], "source": "ES"}, {"DBLP title": "Mitigation of sense amplifier degradation using input switching.", "DBLP authors": ["Daniel Kraak", "Innocent Agbo", "Mottaqiallah Taouil", "Said Hamdioui", "Pieter Weckx", "Stefan Cosemans", "Francky Catthoor", "Wim Dehaene"], "year": 2017, "MAG papers": [{"PaperId": 2614087650, "PaperTitle": "mitigation of sense amplifier degradation using input switching", "Year": 2017, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"delft university of technology": 4.0, "katholieke universiteit leuven": 4.0}}], "source": "ES"}, {"DBLP title": "Scalable probabilistic power budgeting for many-cores.", "DBLP authors": ["Anuj Pathania", "Heba Khdr", "Muhammad Shafique", "Tulika Mitra", "J\u00f6rg Henkel"], "year": 2017, "MAG papers": [{"PaperId": 2613894698, "PaperTitle": "scalable probabilistic power budgeting for many cores", "Year": 2017, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"karlsruhe institute of technology": 3.0, "national university of singapore": 1.0, "vienna university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Exploiting sporadic servers to provide budget scheduling for ARINC653 based real-time virtualization environments.", "DBLP authors": ["Matthias Beckert", "Kai Bjorn Gemlau", "Rolf Ernst"], "year": 2017, "MAG papers": [{"PaperId": 2612546159, "PaperTitle": "exploiting sporadic servers to provide budget scheduling for arinc653 based real time virtualization environments", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"braunschweig university of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Programming and analysing scenario-aware dataflow on a multi-processor platform.", "DBLP authors": ["Reinier van Kampenhout", "Sander Stuijk", "Kees Goossens"], "year": 2017, "MAG papers": [{"PaperId": 2613897057, "PaperTitle": "programming and analysing scenario aware dataflow on a multi processor platform", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"eindhoven university of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Leveraging aging effect to improve SRAM-based true random number generators.", "DBLP authors": ["Saman Kiamehr", "Mohammad Saber Golanbari", "Mehdi Baradaran Tahoori"], "year": 2017, "MAG papers": [{"PaperId": 2613204521, "PaperTitle": "leveraging aging effect to improve sram based true random number generators", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"karlsruhe institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Design automation for obfuscated circuits with multiple viable functions.", "DBLP authors": ["Shahrzad Keshavarz", "Christof Paar", "Daniel E. Holcomb"], "year": 2017, "MAG papers": [{"PaperId": 2952697098, "PaperTitle": "design automation for obfuscated circuits with multiple viable functions", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of massachusetts amherst": 2.0, "ruhr university bochum": 1.0}}, {"PaperId": 2592134250, "PaperTitle": "design automation for obfuscated circuits with multiple viable functions", "Year": 2017, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of massachusetts amherst": 2.0, "ruhr university bochum": 1.0}}], "source": "ES"}, {"DBLP title": "Double MAC: Doubling the performance of convolutional neural networks on modern FPGAs.", "DBLP authors": ["Dong Nguyen", "Daewoo Kim", "Jongeun Lee"], "year": 2017, "MAG papers": [{"PaperId": 2613938013, "PaperTitle": "double mac doubling the performance of convolutional neural networks on modern fpgas", "Year": 2017, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"ulsan national institute of science and technology": 3.0}}], "source": "ES"}, {"DBLP title": "BITMAN: A tool and API for FPGA bitstream manipulations.", "DBLP authors": ["Khoa Dang Pham", "Edson L. Horta", "Dirk Koch"], "year": 2017, "MAG papers": [{"PaperId": 2612354329, "PaperTitle": "bitman a tool and api for fpga bitstream manipulations", "Year": 2017, "CitationCount": 48, "EstimatedCitation": 81, "Affiliations": {"university of manchester": 3.0}}], "source": "ES"}, {"DBLP title": "A generic topology selection method for analog circuits with embedded circuit sizing demonstrated on the OTA example.", "DBLP authors": ["Andreas Gerlach", "J\u00fcrgen Scheible", "Thoralf Rosahl", "Frank-Thomas Eitrich"], "year": 2017, "MAG papers": [{"PaperId": 2612175543, "PaperTitle": "a generic topology selection method for analog circuits with embedded circuit sizing demonstrated on the ota example", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"bosch": 4.0}}], "source": "ES"}, {"DBLP title": "Latency analysis of homogeneous synchronous dataflow graphs using timed automata.", "DBLP authors": ["Guus Kuiper", "Marco Jan Gerrit Bekooij"], "year": 2017, "MAG papers": [{"PaperId": 2612733816, "PaperTitle": "latency analysis of homogeneous synchronous dataflow graphs using timed automata", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of twente": 2.0}}], "source": "ES"}, {"DBLP title": "COVERT: Counter OVErflow ReducTion for efficient encryption of non-volatlle memories.", "DBLP authors": ["Shivam Swami", "Kartik Mohanram"], "year": 2017, "MAG papers": [{"PaperId": 2614094595, "PaperTitle": "covert counter overflow reduction for efficient encryption of non volatlle memories", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of pittsburgh": 2.0}}], "source": "ES"}, {"DBLP title": "A wear-leveling-aware counter mode for data encryption in non-volatile memories.", "DBLP authors": ["Fangting Huang", "Dan Feng", "Yu Hua", "Wen Zhou"], "year": 2017, "MAG papers": [{"PaperId": 2613935737, "PaperTitle": "a wear leveling aware counter mode for data encryption in non volatile memories", "Year": 2017, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"huazhong university of science and technology": 4.0}}], "source": "ES"}, {"DBLP title": "Tunnel FET based refresh-free-DRAM.", "DBLP authors": ["Navneet Gupta", "Adam Makosiej", "Andrei Vladimirescu", "Amara Amara", "Costin Anghel"], "year": 2017, "MAG papers": [{"PaperId": 2611574572, "PaperTitle": "tunnel fet based refresh free dram", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"institut superieur d electronique de paris": 4.0, "commissariat a l energie atomique et aux energies alternatives": 1.0}}], "source": "ES"}, {"DBLP title": "A hardware implementation of the MCAS synchronization primitive.", "DBLP authors": ["Srishty Patel", "Rajshekar Kalayappan", "Ishani Mahajan", "Smruti R. Sarangi"], "year": 2017, "MAG papers": [{"PaperId": 2613118994, "PaperTitle": "a hardware implementation of the mcas synchronization primitive", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"indian institute of technology delhi": 4.0}}], "source": "ES"}, {"DBLP title": "BandiTS: Dynamic timing speculation using multi-armed bandit based optimization.", "DBLP authors": ["Jeff Jun Zhang", "Siddharth Garg"], "year": 2017, "MAG papers": [{"PaperId": 2612732564, "PaperTitle": "bandits dynamic timing speculation using multi armed bandit based optimization", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"new york university": 2.0}}], "source": "ES"}, {"DBLP title": "Design and implementation of a fair credit-based bandwidth sharing scheme for buses.", "DBLP authors": ["Mladen Slijepcevic", "Carles Hern\u00e1ndez", "Jaume Abella", "Francisco J. Cazorla"], "year": 2017, "MAG papers": [{"PaperId": 2612634551, "PaperTitle": "design and implementation of a fair credit based bandwidth sharing scheme for buses", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"barcelona supercomputing center": 3.0}}], "source": "ES"}, {"DBLP title": "Technology mapping with all spin logic.", "DBLP authors": ["Boyu Zhang", "Azadeh Davoodi"], "year": 2017, "MAG papers": [{"PaperId": 2613415298, "PaperTitle": "technology mapping with all spin logic", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of wisconsin madison": 2.0}}], "source": "ES"}, {"DBLP title": "A new method to identify threshold logic functions.", "DBLP authors": ["Seyed Nima Mozaffari", "Spyros Tragoudas", "Themistoklis Haniotakis"], "year": 2017, "MAG papers": [{"PaperId": 2613917999, "PaperTitle": "a new method to identify threshold logic functions", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"southern illinois university carbondale": 3.0}}], "source": "ES"}, {"DBLP title": "A bridging fault model for line coverage in the presence of undetected transition faults.", "DBLP authors": ["Irith Pomeranz"], "year": 2017, "MAG papers": [{"PaperId": 2612477900, "PaperTitle": "a bridging fault model for line coverage in the presence of undetected transition faults", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"purdue university": 1.0}}], "source": "ES"}, {"DBLP title": "CHRT: A criticality- and heterogeneity-aware runtime system for task-parallel applications.", "DBLP authors": ["Myeonggyun Han", "Jinsu Park", "Woongki Baek"], "year": 2017, "MAG papers": [{"PaperId": 2612780444, "PaperTitle": "chrt a criticality and heterogeneity aware runtime system for task parallel applications", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"ulsan national institute of science and technology": 3.0}}], "source": "ES"}, {"DBLP title": "MobiXen: Porting Xen on Android devices for mobile virtualization.", "DBLP authors": ["Yaozu Dong", "Jianguo Yao", "Haibing Guan", "R. Ananth Krishna", "Yunhong Jiang"], "year": 2017, "MAG papers": [{"PaperId": 2613981825, "PaperTitle": "mobixen porting xen on android devices for mobile virtualization", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"shanghai jiao tong university": 3.0, "intel": 2.0}}], "source": "ES"}, {"DBLP title": "Optimisation opportunities and evaluation for GPGPU applications on low-end mobile GPUs.", "DBLP authors": ["Matina Maria Trompouki", "Leonidas Kosmidis"], "year": 2017, "MAG papers": [{"PaperId": 2613001687, "PaperTitle": "optimisation opportunities and evaluation for gpgpu applications on low end mobile gpus", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"barcelona supercomputing center": 1.0, "polytechnic university of catalonia": 1.0}}], "source": "ES"}, {"DBLP title": "Ultra-low power and dependability for IoT devices (Invited paper for IoT technologies).", "DBLP authors": ["J\u00f6rg Henkel", "Santiago Pagani", "Hussam Amrouch", "Lars Bauer", "Farzad Samie"], "year": 2017, "MAG papers": [{"PaperId": 2612572606, "PaperTitle": "ultra low power and dependability for iot devices invited paper for iot technologies", "Year": 2017, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"karlsruhe institute of technology": 5.0}}], "source": "ES"}, {"DBLP title": "Energy-driven computing: Rethinking the design of energy harvesting systems.", "DBLP authors": ["Geoff V. Merrett", "Bashir M. Al-Hashimi"], "year": 2017, "MAG papers": [{"PaperId": 2580656927, "PaperTitle": "energy driven computing rethinking the design of energy harvesting systems", "Year": 2017, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"university of southampton": 2.0}}], "source": "ES"}, {"DBLP title": "Nonvolatile processors: Why is it trending?", "DBLP authors": ["Fang Su", "Kaisheng Ma", "Xueqing Li", "Tongda Wu", "Yongpan Liu", "Vijaykrishnan Narayanan"], "year": 2017, "MAG papers": [{"PaperId": 2613996477, "PaperTitle": "nonvolatile processors why is it trending", "Year": 2017, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"pennsylvania state university": 3.0, "tsinghua university": 3.0}}], "source": "ES"}, {"DBLP title": "Advanced spintronic memory and logic for non-volatile processors.", "DBLP authors": ["Robert Perricone", "Ibrahim Ahmed", "Zhaoxin Liang", "Meghna G. Mankalale", "Xiaobo Sharon Hu", "Chris H. Kim", "Michael T. Niemier", "Sachin S. Sapatnekar", "Jianping Wang"], "year": 2017, "MAG papers": [{"PaperId": 2612333299, "PaperTitle": "advanced spintronic memory and logic for non volatile processors", "Year": 2017, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"university of minnesota": 6.0, "university of notre dame": 3.0}}], "source": "ES"}, {"DBLP title": "Automatic generation of formally-proven tamper-resistant Galois-field multipliers based on generalized masking scheme.", "DBLP authors": ["Rei Ueno", "Naofumi Homma", "Sumio Morioka", "Takafumi Aoki"], "year": 2017, "MAG papers": [{"PaperId": 2613028984, "PaperTitle": "automatic generation of formally proven tamper resistant galois field multipliers based on generalized masking scheme", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"tohoku university": 3.0}}], "source": "ES"}, {"DBLP title": "SCAM: Secured content addressable memory based on homomorphic encryption.", "DBLP authors": ["Song Bian", "Masayuki Hiromoto", "Takashi Sato"], "year": 2017, "MAG papers": [{"PaperId": 2612769338, "PaperTitle": "scam secured content addressable memory based on homomorphic encryption", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"kyoto university": 3.0}}], "source": "ES"}, {"DBLP title": "SPARX - A side-channel protected processor for ARX-based cryptography.", "DBLP authors": ["Florian Bache", "Tobias Schneider", "Amir Moradi", "Tim Giineysu"], "year": 2017, "MAG papers": [{"PaperId": 2612549777, "PaperTitle": "sparx a side channel protected processor for arx based cryptography", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"ruhr university bochum": 2.0, "university of bremen": 2.0}}], "source": "ES"}, {"DBLP title": "Adaptive compressed sensing at the fingertip of Internet-of-Things sensors: An ultra-low power activity recognition.", "DBLP authors": ["Ramin Fallahzadeh", "Josu\u00e9 Pag\u00e1n Ortiz", "Hassan Ghasemzadeh"], "year": 2017, "MAG papers": [{"PaperId": 2612341813, "PaperTitle": "adaptive compressed sensing at the fingertip of internet of things sensors an ultra low power activity recognition", "Year": 2017, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"washington state university": 2.0, "complutense university of madrid": 1.0}}], "source": "ES"}, {"DBLP title": "A Zynq-based dynamically reconfigurable high density myoelectric prosthesis controller.", "DBLP authors": ["Alexander Boschmann", "Georg Thombansen", "Linus Witschen", "Alex Wiens", "Marco Platzner"], "year": 2017, "MAG papers": [{"PaperId": 2613647708, "PaperTitle": "a zynq based dynamically reconfigurable high density myoelectric prosthesis controller", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of paderborn": 5.0}}], "source": "ES"}, {"DBLP title": "Microwatt end-to-End digital neural signal processing systems for motor intention decoding.", "DBLP authors": ["Zhewei Jiang", "Chisung Bae", "Joonseong Kang", "Sang Joon Kim", "Mingoo Seok"], "year": 2017, "MAG papers": [{"PaperId": 2614004363, "PaperTitle": "microwatt end to end digital neural signal processing systems for motor intention decoding", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"columbia university": 2.0, "samsung": 3.0}}], "source": "ES"}, {"DBLP title": "An embedded system remotely driving mechanical devices by P300 brain activity.", "DBLP authors": ["Daniela De Venuto", "Valerio F. Annese", "Giovanni Mezzina"], "year": 2017, "MAG papers": [{"PaperId": 2612713706, "PaperTitle": "an embedded system remotely driving mechanical devices by p300 brain activity", "Year": 2017, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"instituto politecnico nacional": 3.0}}], "source": "ES"}, {"DBLP title": "Revamping timing error resilience to tackle choke points at NTC systems.", "DBLP authors": ["Aatreyi Bal", "Shamik Saha", "Sanghamitra Roy", "Koushik Chakraborty"], "year": 2017, "MAG papers": [{"PaperId": 2613369427, "PaperTitle": "revamping timing error resilience to tackle choke points at ntc systems", "Year": 2017, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"utah state university": 4.0}}], "source": "ES"}, {"DBLP title": "Efficient neural network acceleration on GPGPU using content addressable memory.", "DBLP authors": ["Mohsen Imani", "Daniel Peroni", "Yeseong Kim", "Abbas Rahimi", "Tajana Rosing"], "year": 2017, "MAG papers": [{"PaperId": 2587527900, "PaperTitle": "efficient neural network acceleration on gpgpu using content addressable memory", "Year": 2017, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"university of california san diego": 4.0, "university of california berkeley": 1.0}}], "source": "ES"}, {"DBLP title": "Chain-NN: An energy-efficient 1D chain architecture for accelerating deep convolutional neural networks.", "DBLP authors": ["Shihao Wang", "Dajiang Zhou", "Xushen Han", "Takeshi Yoshimura"], "year": 2017, "MAG papers": [{"PaperId": 2952434909, "PaperTitle": "chain nn an energy efficient 1d chain architecture for accelerating deep convolutional neural networks", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"waseda university": 4.0}}, {"PaperId": 2591982329, "PaperTitle": "chain nn an energy efficient 1d chain architecture for accelerating deep convolutional neural networks", "Year": 2017, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"waseda university": 4.0}}], "source": "ES"}, {"DBLP title": "Continuous learning of HPC infrastructure models using big data analytics and in-memory processing tools.", "DBLP authors": ["Francesco Beneventi", "Andrea Bartolini", "Carlo Cavazzoni", "Luca Benini"], "year": 2017, "MAG papers": [{"PaperId": 2613685344, "PaperTitle": "continuous learning of hpc infrastructure models using big data analytics and in memory processing tools", "Year": 2017, "CitationCount": 42, "EstimatedCitation": 61, "Affiliations": {"university of bologna": 3.0}}], "source": "ES"}, {"DBLP title": "Self-aware computing systems: From psychology to engineering.", "DBLP authors": ["Peter R. Lewis"], "year": 2017, "MAG papers": [{"PaperId": 2606511685, "PaperTitle": "self aware computing systems from psychology to engineering", "Year": 2017, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"aston university": 1.0}}], "source": "ES"}, {"DBLP title": "Self-awareness in autonomous automotive systems.", "DBLP authors": ["Johannes Schlatow", "Mischa M\u00f6stl", "Rolf Ernst", "Marcus Nolte", "Inga Jatzkowski", "Markus Maurer", "Christian Herber", "Andreas Herkersdorf"], "year": 2017, "MAG papers": [{"PaperId": 2613682588, "PaperTitle": "self awareness in autonomous automotive systems", "Year": 2017, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"technische universitat munchen": 2.0, "braunschweig university of technology": 6.0}}], "source": "ES"}, {"DBLP title": "Self-awareness in remote health monitoring systems using wearable electronics.", "DBLP authors": ["Arman Anzanpour", "Iman Azimi", "Maximilian Gotzinger", "Amir M. Rahmani", "Nima Taherinejad", "Pasi Liljeberg", "Axel Jantsch", "Nikil D. Dutt"], "year": 2017, "MAG papers": [{"PaperId": 2612502572, "PaperTitle": "self awareness in remote health monitoring systems using wearable electronics", "Year": 2017, "CitationCount": 31, "EstimatedCitation": 57, "Affiliations": {"information technology university": 4.0, "vienna university of technology": 3.0, "university of california irvine": 1.0}}], "source": "ES"}, {"DBLP title": "Hardware-accelerated dynamic binary translation.", "DBLP authors": ["Simon Rokicki", "Erven Rohou", "Steven Derrien"], "year": 2017, "MAG papers": [{"PaperId": 2597096012, "PaperTitle": "hardware accelerated dynamic binary translation", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"french institute for research in computer science and automation": 1.0, "university of rennes": 2.0}}], "source": "ES"}, {"DBLP title": "Superword level parallelism aware word length optimization.", "DBLP authors": ["Ali Hassan El Moussawi", "Steven Derrien"], "year": 2017, "MAG papers": [{"PaperId": 2606595195, "PaperTitle": "superword level parallelism aware word length optimization", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of rennes": 2.0}}], "source": "ES"}, {"DBLP title": "Schedulability-aware SPM Allocation for preemptive hard real-time systems with arbitrary activation patterns.", "DBLP authors": ["Arno Luppold", "Heiko Falk"], "year": 2017, "MAG papers": [{"PaperId": 2613037015, "PaperTitle": "schedulability aware spm allocation for preemptive hard real time systems with arbitrary activation patterns", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"hamburg university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "A Log-aware Synergized scheme for page-level FTL design.", "DBLP authors": ["Chu Li", "Dan Feng", "Yu Hua", "Fang Wang", "Chuntao Jiang", "Wei Zhou"], "year": 2017, "MAG papers": [{"PaperId": 2614068755, "PaperTitle": "a log aware synergized scheme for page level ftl design", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"huazhong university of science and technology": 5.0, "illinois institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "MALRU: Miss-penalty aware LRU-based cache replacement for hybrid memory systems.", "DBLP authors": ["Di Chen", "Hai Jin", "Xiaofei Liao", "Haikun Liu", "Rentong Guo", "Dong Liu"], "year": 2017, "MAG papers": [{"PaperId": 2612907783, "PaperTitle": "malru miss penalty aware lru based cache replacement for hybrid memory systems", "Year": 2017, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"huazhong university of science and technology": 6.0}}], "source": "ES"}, {"DBLP title": "Endurance management for resistive Logic-In-Memory computing architectures.", "DBLP authors": ["Saeideh Shirinzadeh", "Mathias Soeken", "Pierre-Emmanuel Gaillardon", "Giovanni De Micheli", "Rolf Drechsler"], "year": 2017, "MAG papers": [{"PaperId": 2592304361, "PaperTitle": "endurance management for resistive logic in memory computing architectures", "Year": 2017, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"university of bremen": 2.0, "ecole polytechnique federale de lausanne": 2.0, "university of utah": 1.0}}], "source": "ES"}, {"DBLP title": "Live together or Die Alone: Block cooperation to extend lifetime of resistive memories.", "DBLP authors": ["Mohammad Khavari Tavana", "Amir Kavyan Ziabari", "David R. Kaeli"], "year": 2017, "MAG papers": [{"PaperId": 2613082707, "PaperTitle": "live together or die alone block cooperation to extend lifetime of resistive memories", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"northeastern university": 3.0}}], "source": "ES"}, {"DBLP title": "Secure Cyber-Physical Systems: Current trends, tools and open research problems.", "DBLP authors": ["Anupam Chattopadhyay", "Alok Prakash", "Muhammad Shafique"], "year": 2017, "MAG papers": [{"PaperId": 2612577136, "PaperTitle": "secure cyber physical systems current trends tools and open research problems", "Year": 2017, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"nanyang technological university": 2.0, "vienna university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Don't fall into a trap: Physical side-channel analysis of ChaCha20-Poly1305.", "DBLP authors": ["Bernhard Jungk", "Shivam Bhasin"], "year": 2017, "MAG papers": [{"PaperId": 2612613213, "PaperTitle": "don t fall into a trap physical side channel analysis of chacha20 poly1305", "Year": 2017, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"nanyang technological university": 2.0}}], "source": "ES"}, {"DBLP title": "The RowHammer problem and other issues we may face as memory becomes denser.", "DBLP authors": ["Onur Mutlu"], "year": 2017, "MAG papers": [{"PaperId": 2593313312, "PaperTitle": "the rowhammer problem and other issues we may face as memory becomes denser", "Year": 2017, "CitationCount": 86, "EstimatedCitation": 101, "Affiliations": {"eth zurich": 1.0}}, {"PaperId": 2951929711, "PaperTitle": "the rowhammer problem and other issues we may face as memory becomes denser", "Year": 2017, "CitationCount": 16, "EstimatedCitation": 18, "Affiliations": {"eth zurich": 1.0}}], "source": "ES"}, {"DBLP title": "Compromising FPGA SoCs using malicious hardware blocks.", "DBLP authors": ["Nisha Jacob", "Carsten Rolfes", "Andreas Zankl", "Johann Heyszl", "Georg Sigl"], "year": 2017, "MAG papers": [{"PaperId": 2613091199, "PaperTitle": "compromising fpga socs using malicious hardware blocks", "Year": 2017, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"fraunhofer society": 5.0}}], "source": "ES"}, {"DBLP title": "Analyzing security breaches of countermeasures throughout the refinement process in hardware design flow.", "DBLP authors": ["Jean-Luc Danger", "Sylvain Guilley", "Philippe Nguyen", "Robert Nguyen", "Youssef Souissi"], "year": 2017, "MAG papers": [{"PaperId": 2612521132, "PaperTitle": "analyzing security breaches of countermeasures throughout the refinement process in hardware design flow", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Automatic operating point distillation for hybrid mapping methodologies.", "DBLP authors": ["Behnaz Pourmohseni", "Michael Gla\u00df", "J\u00fcrgen Teich"], "year": 2017, "MAG papers": [{"PaperId": 2612466794, "PaperTitle": "automatic operating point distillation for hybrid mapping methodologies", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of erlangen nuremberg": 2.0, "university of ulm": 1.0}}], "source": "ES"}, {"DBLP title": "Design Space exploration of FPGA-based accelerators with multi-level parallelism.", "DBLP authors": ["Guanwen Zhong", "Alok Prakash", "Siqi Wang", "Yun Liang", "Tulika Mitra", "Sma\u00efl Niar"], "year": 2017, "MAG papers": [{"PaperId": 2612563559, "PaperTitle": "design space exploration of fpga based accelerators with multi level parallelism", "Year": 2017, "CitationCount": 39, "EstimatedCitation": 39, "Affiliations": {"national university of singapore": 3.0, "peking university": 1.0, "nanyang technological university": 1.0}}], "source": "ES"}, {"DBLP title": "Design space exploration of FPGA accelerators for convolutional neural networks.", "DBLP authors": ["Atul Rahman", "Sangyun Oh", "Jongeun Lee", "Kiyoung Choi"], "year": 2017, "MAG papers": [{"PaperId": 2612090114, "PaperTitle": "design space exploration of fpga accelerators for convolutional neural networks", "Year": 2017, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"samsung": 1.0, "seoul national university": 1.0, "ulsan national institute of science and technology": 2.0}}], "source": "ES"}, {"DBLP title": "A slack-based approach to efficiently deploy radix 8 booth multipliers.", "DBLP authors": ["Alberto A. Del Barrio", "Rom\u00e1n Hermida"], "year": 2017, "MAG papers": [{"PaperId": 2612111274, "PaperTitle": "a slack based approach to efficiently deploy radix 8 booth multipliers", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"complutense university of madrid": 2.0}}], "source": "ES"}, {"DBLP title": "Measurement and validation of energy harvesting IoT devices.", "DBLP authors": ["Lukas Sigrist", "Andres Gomez", "Roman Lim", "Stefan Lippuner", "Matthias Leubin", "Lothar Thiele"], "year": 2017, "MAG papers": [{"PaperId": 2612174122, "PaperTitle": "measurement and validation of energy harvesting iot devices", "Year": 2017, "CitationCount": 38, "EstimatedCitation": 50, "Affiliations": {"eth zurich": 6.0}}], "source": "ES"}, {"DBLP title": "A methodology for the design of dynamic accuracy operators by runtime back bias.", "DBLP authors": ["Daniele Jahier Pagliari", "Yves Durand", "David Coriat", "Anca Molnos", "Edith Beign\u00e9", "Enrico Macii", "Massimo Poncino"], "year": 2017, "MAG papers": [{"PaperId": 2613905610, "PaperTitle": "a methodology for the design of dynamic accuracy operators by runtime back bias", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"polytechnic university of turin": 3.0}}], "source": "ES"}, {"DBLP title": "A scan-chain based state retention methodology for IoT processors operating on intermittent energy.", "DBLP authors": ["Pascal Alexander Hager", "Hamed Fatemi", "Jos\u00e9 Pineda de Gyvez", "Luca Benini"], "year": 2017, "MAG papers": [{"PaperId": 2612244209, "PaperTitle": "a scan chain based state retention methodology for iot processors operating on intermittent energy", "Year": 2017, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"eth zurich": 2.0, "nxp semiconductors": 2.0}}], "source": "ES"}, {"DBLP title": "A circuit-equivalent battery model accounting for the dependency on load frequency.", "DBLP authors": ["Yukai Chen", "Enrico Macii", "Massimo Poncino"], "year": 2017, "MAG papers": [{"PaperId": 2613728023, "PaperTitle": "a circuit equivalent battery model accounting for the dependency on load frequency", "Year": 2017, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"polytechnic university of turin": 3.0}}], "source": "ES"}, {"DBLP title": "SLoT: A supervised learning model to predict dynamic timing errors of functional units.", "DBLP authors": ["Xun Jiao", "Yu Jiang", "Abbas Rahimi", "Rajesh K. Gupta"], "year": 2017, "MAG papers": [{"PaperId": 2613791011, "PaperTitle": "slot a supervised learning model to predict dynamic timing errors of functional units", "Year": 2017, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"university of california san diego": 2.0, "university of california berkeley": 1.0, "tsinghua university": 1.0}}], "source": "ES"}, {"DBLP title": "Exploiting data-dependence and Flip-Flop asymmetry for zero-overhead system soft error mitigation.", "DBLP authors": ["Vikas Chandra", "Liangzhen Lai"], "year": 2017, "MAG papers": [{"PaperId": 2612549260, "PaperTitle": "exploiting data dependence and flip flop asymmetry for zero overhead system soft error mitigation", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Subgradient based multiple-starting-point algorithm for non-smooth optimization of analog circuits.", "DBLP authors": ["Wenlong Lv", "Fan Yang", "Changhao Yan", "Dian Zhou", "Xuan Zeng"], "year": 2017, "MAG papers": [{"PaperId": 2612924526, "PaperTitle": "subgradient based multiple starting point algorithm for non smooth optimization of analog circuits", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"fudan university": 5.0}}], "source": "ES"}, {"DBLP title": "Efficient yield optimization method using a variable K-Means algorithm for analog IC sizing.", "DBLP authors": ["Ant\u00f3nio Canelas", "Ricardo Martins", "Ricardo Povoa", "Nuno Louren\u00e7o", "Nuno Horta"], "year": 2017, "MAG papers": [{"PaperId": 2612009360, "PaperTitle": "efficient yield optimization method using a variable k means algorithm for analog ic sizing", "Year": 2017, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"instituto superior tecnico": 5.0}}], "source": "ES"}, {"DBLP title": "An efficient leakage-aware thermal simulation approach for 3D-ICs using corrected linearized model and algebraic multigrid.", "DBLP authors": ["Chao Yan", "Hengliang Zhu", "Dian Zhou", "Xuan Zeng"], "year": 2017, "MAG papers": [{"PaperId": 2612935358, "PaperTitle": "an efficient leakage aware thermal simulation approach for 3d ics using corrected linearized model and algebraic multigrid", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"fudan university": 3.0, "university of texas at dallas": 1.0}}], "source": "ES"}, {"DBLP title": "A thermally-aware energy minimization methodology for global interconnects.", "DBLP authors": ["Soheil Nazar Shahsavani", "Alireza Shafaei", "Shahin Nazarian", "Massoud Pedram"], "year": 2017, "MAG papers": [{"PaperId": 2612343002, "PaperTitle": "a thermally aware energy minimization methodology for global interconnects", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of southern california": 4.0}}], "source": "ES"}, {"DBLP title": "Analysis and optimization of variable-latency designs in the presence of timing variability.", "DBLP authors": ["Chang-Lin Tsai", "Chao-Wei Cheng", "Ning-Chi Huang", "Kai-Chiang Wu"], "year": 2017, "MAG papers": [{"PaperId": 2613115383, "PaperTitle": "analysis and optimization of variable latency designs in the presence of timing variability", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national chiao tung university": 4.0}}], "source": "ES"}, {"DBLP title": "1024-Channel 3D ultrasound digital beamformer in a single 5W FPGA.", "DBLP authors": ["Federico Angiolini", "Aya Ibrahim", "William Andrew Simon", "Ahmet Caner Yuzuguler", "Marcel Arditi", "Jean-Philippe Thiran", "Giovanni De Micheli"], "year": 2017, "MAG papers": [{"PaperId": 2613182265, "PaperTitle": "1024 channel 3d ultrasound digital beamformer in a single 5w fpga", "Year": 2017, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"ecole polytechnique federale de lausanne": 7.0}}], "source": "ES"}, {"DBLP title": "LAANT: A library to automatically optimize EDP for OpenMP applications.", "DBLP authors": ["Arthur Francisco Lorenzon", "Jeckson Dellagostin Souza", "Antonio Carlos Schneider Beck"], "year": 2017, "MAG papers": [{"PaperId": 2611995383, "PaperTitle": "laant a library to automatically optimize edp for openmp applications", "Year": 2017, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"universidade federal do rio grande do sul": 3.0}}], "source": "ES"}, {"DBLP title": "Improving the accuracy of the leakage power estimation of embedded CPUs.", "DBLP authors": ["Ting-Wu Chin", "Shiao-Li Tsao", "Kuo-Wei Hung", "Pei-Shu Huang"], "year": 2017, "MAG papers": [{"PaperId": 2612015261, "PaperTitle": "improving the accuracy of the leakage power estimation of embedded cpus", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"national chiao tung university": 4.0}}], "source": "ES"}, {"DBLP title": "Schedule-aware loop parallelization for embedded MPSoCs by exploiting parallel slack.", "DBLP authors": ["Miguel Angel Aguilar", "Rainer Leupers", "Gerd Ascheid", "Nikolaos Kavvadias", "Liam Fitzpatrick"], "year": 2017, "MAG papers": [{"PaperId": 2613430556, "PaperTitle": "schedule aware loop parallelization for embedded mpsocs by exploiting parallel slack", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"rwth aachen university": 3.0}}], "source": "ES"}, {"DBLP title": "Reducing code management overhead in software-managed multicores.", "DBLP authors": ["Jian Cai", "Yooseong Kim", "Youngbin Kim", "Aviral Shrivastava", "Kyoungwoo Lee"], "year": 2017, "MAG papers": [{"PaperId": 2613633642, "PaperTitle": "reducing code management overhead in software managed multicores", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"yonsei university": 2.0, "arizona state university": 3.0}}], "source": "ES"}, {"DBLP title": "Performance evaluation and optimization of HBM-Enabled GPU for data-intensive applications.", "DBLP authors": ["Maohua Zhu", "Youwei Zhuo", "Chao Wang", "Wenguang Chen", "Yuan Xie"], "year": 2017, "MAG papers": [{"PaperId": 2612094091, "PaperTitle": "performance evaluation and optimization of hbm enabled gpu for data intensive applications", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"tsinghua university": 1.0, "university of southern california": 1.0, "university of science and technology of china": 1.0, "university of california santa barbara": 2.0}}], "source": "ES"}, {"DBLP title": "DAC: Dedup-assisted compression scheme for improving lifetime of NAND storage systems.", "DBLP authors": ["Jisung Park", "Sungjin Lee", "Jihong Kim"], "year": 2017, "MAG papers": [{"PaperId": 2612649108, "PaperTitle": "dac dedup assisted compression scheme for improving lifetime of nand storage systems", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"seoul national university": 2.0, "inha university": 1.0}}], "source": "ES"}, {"DBLP title": "Lifetime adaptive ECC in NAND flash page management.", "DBLP authors": ["Shunzhuo Wang", "Fei Wu", "Zhonghai Lu", "You Zhou", "Qin Xiong", "Meng Zhang", "Changsheng Xie"], "year": 2017, "MAG papers": [{"PaperId": 2613039739, "PaperTitle": "lifetime adaptive ecc in nand flash page management", "Year": 2017, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"royal institute of technology": 1.0, "huazhong university of science and technology": 6.0}}], "source": "ES"}, {"DBLP title": "3D-DPE: A 3D high-bandwidth dot-product engine for high-performance neuromorphic computing.", "DBLP authors": ["Miguel Angel Lastras-Monta\u00f1o", "Bhaswar Chakrabarti", "Dmitri B. Strukov", "Kwang-Ting Cheng"], "year": 2017, "MAG papers": [{"PaperId": 2611970761, "PaperTitle": "3d dpe a 3d high bandwidth dot product engine for high performance neuromorphic computing", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of california santa barbara": 4.0}}], "source": "ES"}, {"DBLP title": "A schedulability test for software migration on multicore system.", "DBLP authors": ["Jung-Eun Kim", "Richard M. Bradford", "Tarek F. Abdelzaher", "Lui Sha"], "year": 2017, "MAG papers": [{"PaperId": 2612225613, "PaperTitle": "a schedulability test for software migration on multicore system", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of illinois at urbana champaign": 3.0, "rockwell collins": 1.0}}], "source": "ES"}, {"DBLP title": "Adaptive power delivery system management for many-core processors with on/off-chip voltage regulators.", "DBLP authors": ["Haoran Li", "Jiang Xu", "Zhe Wang", "Peng Yang", "Rafael K. V. Maeda", "Zhongyuan Tian"], "year": 2017, "MAG papers": [{"PaperId": 2612055717, "PaperTitle": "adaptive power delivery system management for many core processors with on off chip voltage regulators", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"hong kong university of science and technology": 6.0}}], "source": "ES"}, {"DBLP title": "Flying and decoupling capacitance optimization for area-constrained on-chip switched-capacitor voltage regulators.", "DBLP authors": ["Xiaoyang Mi", "Hesam Fathi Moghadam", "Jae-sun Seo"], "year": 2017, "MAG papers": [{"PaperId": 2612913805, "PaperTitle": "flying and decoupling capacitance optimization for area constrained on chip switched capacitor voltage regulators", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"oracle corporation": 1.0, "arizona state university": 2.0}}], "source": "ES"}, {"DBLP title": "Enhancing analog yield optimization for variation-aware circuits sizing.", "DBLP authors": ["Ons Lahiouel", "Mohamed H. Zaki", "Sofi\u00e8ne Tahar"], "year": 2017, "MAG papers": [{"PaperId": 2612618797, "PaperTitle": "enhancing analog yield optimization for variation aware circuits sizing", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"concordia university": 3.0}}], "source": "ES"}, {"DBLP title": "A new sampling technique for Monte Carlo-based statistical circuit analysis.", "DBLP authors": ["Hiwa Mahmoudi", "Horst Zimmermann"], "year": 2017, "MAG papers": [{"PaperId": 2613861827, "PaperTitle": "a new sampling technique for monte carlo based statistical circuit analysis", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"vienna university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Automatic technology migration of analog IC designs using generic cell libraries.", "DBLP authors": ["Jose Cachaco", "Nuno Machado", "Nuno Louren\u00e7o", "Jorge Guilherme", "Nuno Horta"], "year": 2017, "MAG papers": [{"PaperId": 2612866790, "PaperTitle": "automatic technology migration of analog ic designs using generic cell libraries", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"instituto politecnico nacional": 1.0, "instituto superior tecnico": 4.0}}], "source": "ES"}, {"DBLP title": "Noise-sensitive feedback loop identification in linear time-varying analog circuits.", "DBLP authors": ["Ang Li", "Peng Li", "Tingwen Huang", "Edgar S\u00e1nchez-Sinencio"], "year": 2017, "MAG papers": [{"PaperId": 2612079546, "PaperTitle": "noise sensitive feedback loop identification in linear time varying analog circuits", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"texas a m university": 3.0, "texas a m university at qatar": 1.0}}], "source": "ES"}, {"DBLP title": "CAnDy-TM: Comparative analysis of dynamic thermal management in many-cores using model checking.", "DBLP authors": ["Syed Ali Asadullah Bukhari", "Faiq Khalid Lodhi", "Osman Hasan", "Muhammad Shafique", "J\u00f6rg Henkel"], "year": 2017, "MAG papers": [{"PaperId": 2613136668, "PaperTitle": "candy tm comparative analysis of dynamic thermal management in many cores using model checking", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"karlsruhe institute of technology": 1.0, "university of the sciences": 3.0, "vienna university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Power pre-characterized meshing algorithm for finite element thermal analysis of integrated circuits.", "DBLP authors": ["Shohdy Abdelkader", "Alaa ELRouby", "Mohamed Dessouky"], "year": 2017, "MAG papers": [{"PaperId": 2613554909, "PaperTitle": "power pre characterized meshing algorithm for finite element thermal analysis of integrated circuits", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"mentor graphics": 2.0, "yildirim beyazit university": 1.0}}], "source": "ES"}, {"DBLP title": "An optimal approach for low-power migraine prediction models in the state-of-the-art wireless monitoring devices.", "DBLP authors": ["Josu\u00e9 Pag\u00e1n", "Ramin Fallahzadeh", "Hassan Ghasemzadeh", "Jos\u00e9 Manuel Moya", "Jos\u00e9 Luis Risco-Mart\u00edn", "Jos\u00e9 L. Ayala"], "year": 2017, "MAG papers": [{"PaperId": 2613816513, "PaperTitle": "an optimal approach for low power migraine prediction models in the state of the art wireless monitoring devices", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"complutense university of madrid": 3.0, "washington state university": 2.0, "technical university of madrid": 1.0}}], "source": "ES"}, {"DBLP title": "Wave pipelining for majority-based beyond-CMOS technologies.", "DBLP authors": ["Odysseas Zografos", "A. De Meester", "Eleonora Testa", "Mathias Soeken", "Pierre-Emmanuel Gaillardon", "Giovanni De Micheli", "Luca Gaetano Amar\u00f9", "Praveen Raghavan", "Francky Catthoor", "Rudy Lauwereins"], "year": 2017, "MAG papers": [{"PaperId": 2613690774, "PaperTitle": "wave pipelining for majority based beyond cmos technologies", "Year": 2017, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"ecole polytechnique federale de lausanne": 3.0, "university of utah": 1.0, "katholieke universiteit leuven": 5.0, "synopsys": 1.0}}], "source": "ES"}, {"DBLP title": "Design automation for quantum architectures.", "DBLP authors": ["Martin R\u00f6tteler", "Krysta M. Svore", "Dave Wecker", "Nathan Wiebe"], "year": 2017, "MAG papers": [{"PaperId": 2612376810, "PaperTitle": "design automation for quantum architectures", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"microsoft": 4.0}}], "source": "ES"}, {"DBLP title": "Side-channel plaintext-recovery attacks on leakage-resilient encryption.", "DBLP authors": ["Thomas Unterluggauer", "Mario Werner", "Stefan Mangard"], "year": 2017, "MAG papers": [{"PaperId": 2612458895, "PaperTitle": "side channel plaintext recovery attacks on leakage resilient encryption", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"graz university of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Static power side-channel analysis of a threshold implementation prototype chip.", "DBLP authors": ["Thorben Moos", "Amir Moradi", "Bastian Richter"], "year": 2017, "MAG papers": [{"PaperId": 2613609759, "PaperTitle": "static power side channel analysis of a threshold implementation prototype chip", "Year": 2017, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"ruhr university bochum": 3.0}}], "source": "ES"}, {"DBLP title": "Side-channel power analysis of XTS-AES.", "DBLP authors": ["Chao Luo", "Yunsi Fei", "A. Adam Ding"], "year": 2017, "MAG papers": [{"PaperId": 2613673407, "PaperTitle": "side channel power analysis of xts aes", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"northeastern university": 3.0}}], "source": "ES"}, {"DBLP title": "A field programmable transistor array featuring single-cycle partial/full dynamic reconfiguration.", "DBLP authors": ["Jingxiang Tian", "Gaurav Rajavendra Reddy", "Jiajia Wang", "William Swartz", "Yiorgos Makris", "Carl Sechen"], "year": 2017, "MAG papers": [{"PaperId": 2613876246, "PaperTitle": "a field programmable transistor array featuring single cycle partial full dynamic reconfiguration", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of texas at dallas": 6.0}}], "source": "ES"}, {"DBLP title": "A power gating switch box architecture in routing network of SRAM-based FPGAs in dark silicon era.", "DBLP authors": ["Zeinab Seifoori", "Behnam Khaleghi", "Hossein Asadi"], "year": 2017, "MAG papers": [{"PaperId": 2612407642, "PaperTitle": "a power gating switch box architecture in routing network of sram based fpgas in dark silicon era", "Year": 2017, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"sharif university of technology": 3.0}}], "source": "ES"}, {"DBLP title": "A static-placement, dynamic-issue framework for CGRA loop accelerator.", "DBLP authors": ["Zhongyuan Zhao", "Weiguang Sheng", "Weifeng He", "Zhigang Mao", "Zhaoshi Li"], "year": 2017, "MAG papers": [{"PaperId": 2613059780, "PaperTitle": "a static placement dynamic issue framework for cgra loop accelerator", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"tsinghua university": 1.0, "shanghai jiao tong university": 4.0}}], "source": "ES"}, {"DBLP title": "Machine learning enabled power-aware Network-on-Chip design.", "DBLP authors": ["Dominic DiTomaso", "Md. Ashif I. Sikder", "Avinash Karanth Kodi", "Ahmed Louri"], "year": 2017, "MAG papers": [{"PaperId": 2614016220, "PaperTitle": "machine learning enabled power aware network on chip design", "Year": 2017, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"ohio university": 3.0, "george washington university": 1.0}}], "source": "ES"}, {"DBLP title": "Performance evaluation and design trade-offs for wireless-enabled SMART NoC.", "DBLP authors": ["Karthi Duraisamy", "Partha Pratim Pande"], "year": 2017, "MAG papers": [{"PaperId": 2612108914, "PaperTitle": "performance evaluation and design trade offs for wireless enabled smart noc", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"washington state university": 2.0}}], "source": "ES"}, {"DBLP title": "Robust TSV-based 3D NoC design to counteract electromigration and crosstalk noise.", "DBLP authors": ["Sourav Das", "Janardhan Rao Doppa", "Partha Pratim Pande", "Krishnendu Chakrabarty"], "year": 2017, "MAG papers": [{"PaperId": 2613841645, "PaperTitle": "robust tsv based 3d noc design to counteract electromigration and crosstalk noise", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"washington state university": 3.0, "duke university": 1.0}}], "source": "ES"}, {"DBLP title": "Mixed-criticality processing pipelines.", "DBLP authors": ["Dionisio de Niz", "Bj\u00f6rn Andersson", "Hyoseung Kim", "Mark H. Klein", "Linh Thi Xuan Phan", "Raj Rajkumar"], "year": 2017, "MAG papers": [{"PaperId": 2612077275, "PaperTitle": "mixed criticality processing pipelines", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"carnegie mellon university": 4.0, "university of california riverside": 1.0, "university of pennsylvania": 1.0}}], "source": "ES"}, {"DBLP title": "Performance and energy aware wavelength allocation on ring-based WDM 3D optical NoC.", "DBLP authors": ["Jiating Luo", "A. Elantably", "Van-Dung Pham", "C\u00e9dric Killian", "Daniel Chillet", "S\u00e9bastien Le Beux", "Olivier Sentieys", "Ian O'Connor"], "year": 2017, "MAG papers": [{"PaperId": 2611188251, "PaperTitle": "performance and energy aware wavelength allocation on ring based wdm 3d optical noc", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of rennes": 6.0, "ecole centrale de lyon": 2.0}}], "source": "ES"}, {"DBLP title": "Exploiting special-purpose function approximation for hardware-efficient QR-decomposition.", "DBLP authors": ["Jochen Rust", "Steffen Paul"], "year": 2017, "MAG papers": [{"PaperId": 2613444906, "PaperTitle": "exploiting special purpose function approximation for hardware efficient qr decomposition", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of bremen": 2.0}}], "source": "ES"}, {"DBLP title": "Embracing approximate computing for energy-efficient motion estimation in high efficiency video coding.", "DBLP authors": ["Walaa El-Harouni", "Semeen Rehman", "Bharath Srinivas Prabakaran", "Akash Kumar", "Rehan Hafiz", "Muhammad Shafique"], "year": 2017, "MAG papers": [{"PaperId": 2612141006, "PaperTitle": "embracing approximate computing for energy efficient motion estimation in high efficiency video coding", "Year": 2017, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"vienna university of technology": 2.0, "university of the sciences": 1.0, "dresden university of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Hardware architecture of Bidirectional Long Short-Term Memory Neural Network for Optical Character Recognition.", "DBLP authors": ["Vladimir Rybalkin", "Norbert Wehn", "Mohammad Reza Yousefi", "Didier Stricker"], "year": 2017, "MAG papers": [{"PaperId": 2611966310, "PaperTitle": "hardware architecture of bidirectional long short term memory neural network for optical character recognition", "Year": 2017, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"german research centre for artificial intelligence": 2.0, "kaiserslautern university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "MoDNN: Local distributed mobile computing system for Deep Neural Network.", "DBLP authors": ["Jiachen Mao", "Xiang Chen", "Kent W. Nixon", "Christopher D. Krieger", "Yiran Chen"], "year": 2017, "MAG papers": [{"PaperId": 2612193523, "PaperTitle": "modnn local distributed mobile computing system for deep neural network", "Year": 2017, "CitationCount": 119, "EstimatedCitation": 142, "Affiliations": {"george mason university": 1.0, "university of pittsburgh": 3.0, "university of maryland college park": 1.0}}], "source": "ES"}, {"DBLP title": "Energy-adaptive scheduling of imprecise computation tasks for QoS optimization in real-Time MPSoC systems.", "DBLP authors": ["Junlong Zhou", "Jianming Yan", "Tongquan Wei", "Mingsong Chen", "Xiaobo Sharon Hu"], "year": 2017, "MAG papers": [{"PaperId": 2613401654, "PaperTitle": "energy adaptive scheduling of imprecise computation tasks for qos optimization in real time mpsoc systems", "Year": 2017, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"east china normal university": 4.0, "university of notre dame": 1.0}}], "source": "ES"}, {"DBLP title": "Fix the leak! an information leakage aware secured cyber-physical manufacturing system.", "DBLP authors": ["Sujit Rokka Chhetri", "Sina Faezi", "Mohammad Abdullah Al Faruque"], "year": 2017, "MAG papers": [{"PaperId": 2613116324, "PaperTitle": "fix the leak an information leakage aware secured cyber physical manufacturing system", "Year": 2017, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"university of california irvine": 3.0}}], "source": "ES"}, {"DBLP title": "Efficient drone hijacking detection using onboard motion sensors.", "DBLP authors": ["Zhiwei Feng", "Nan Guan", "Mingsong Lv", "Weichen Liu", "Qingxu Deng", "Xue Liu", "Wang Yi"], "year": 2017, "MAG papers": [{"PaperId": 2612030603, "PaperTitle": "efficient drone hijacking detection using onboard motion sensors", "Year": 2017, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"northeastern university": 3.0, "hong kong polytechnic university": 1.0, "uppsala university": 1.0, "chongqing university": 1.0}}], "source": "ES"}, {"DBLP title": "Reconfigurable embedded systems applications for versatile biomedical measurements.", "DBLP authors": ["Luca Cerina", "Marco D. Santambrogio"], "year": 2017, "MAG papers": [{"PaperId": 2613560113, "PaperTitle": "reconfigurable embedded systems applications for versatile biomedical measurements", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"polytechnic university of milan": 2.0}}], "source": "ES"}, {"DBLP title": "Ultra low power microelectronics for wearable and medical devices.", "DBLP authors": ["Pierre-Fran\u00e7ois R\u00fcedi", "A. Bishof", "Marcin K. Augustyniak", "Pascal Persechini", "Jean-Luc Nagel", "Marc Pons", "St\u00e9phane Emery", "Olivier Ch\u00e9telat"], "year": 2017, "MAG papers": [{"PaperId": 2613085090, "PaperTitle": "ultra low power microelectronics for wearable and medical devices", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Design challenges for wearable EMG applications.", "DBLP authors": ["Bojan Milosevic", "Simone Benatti", "Elisabetta Farella"], "year": 2017, "MAG papers": [{"PaperId": 2613447605, "PaperTitle": "design challenges for wearable emg applications", "Year": 2017, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"university of bologna": 2.0}}], "source": "ES"}, {"DBLP title": "Hybrid VC-MTJ/CMOS non-volatile stochastic logic for efficient computing.", "DBLP authors": ["Shaodi Wang", "Saptadeep Pal", "Tianmu Li", "Andrew Pan", "Cecile Grezes", "Pedram Khalili Amiri", "Kang L. Wang", "Puneet Gupta"], "year": 2017, "MAG papers": [{"PaperId": 2613124046, "PaperTitle": "hybrid vc mtj cmos non volatile stochastic logic for efficient computing", "Year": 2017, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of california los angeles": 8.0}}], "source": "ES"}, {"DBLP title": "Design and benchmarking of ferroelectric FET based TCAM.", "DBLP authors": ["Xunzhao Yin", "Michael T. Niemier", "Xiaobo Sharon Hu"], "year": 2017, "MAG papers": [{"PaperId": 2613103714, "PaperTitle": "design and benchmarking of ferroelectric fet based tcam", "Year": 2017, "CitationCount": 45, "EstimatedCitation": 56, "Affiliations": {"university of notre dame": 3.0}}], "source": "ES"}, {"DBLP title": "Leveraging access port positions to accelerate page table walk in DWM-based main memory.", "DBLP authors": ["Hoda Aghaei Khouzani", "Pouya Fotouhi", "Chengmo Yang", "Guang R. Gao"], "year": 2017, "MAG papers": [{"PaperId": 2612646960, "PaperTitle": "leveraging access port positions to accelerate page table walk in dwm based main memory", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of delaware": 4.0}}], "source": "ES"}, {"DBLP title": "VAET-STT: A variation aware estimator tool for STT-MRAM based memories.", "DBLP authors": ["Sarath Mohanachandran Nair", "Rajendra Bishnoi", "Mohammad Saber Golanbari", "Fabian Oboril", "Mehdi Baradaran Tahoori"], "year": 2017, "MAG papers": [{"PaperId": 2613254698, "PaperTitle": "vaet stt a variation aware estimator tool for stt mram based memories", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"karlsruhe institute of technology": 5.0}}], "source": "ES"}, {"DBLP title": "A novel zero weight/activation-aware hardware architecture of convolutional neural network.", "DBLP authors": ["Dongyoung Kim", "Junwhan Ahn", "Sungjoo Yoo"], "year": 2017, "MAG papers": [{"PaperId": 2613119772, "PaperTitle": "a novel zero weight activation aware hardware architecture of convolutional neural network", "Year": 2017, "CitationCount": 48, "EstimatedCitation": 48, "Affiliations": {"seoul national university": 3.0}}], "source": "ES"}, {"DBLP title": "A Mechanism for energy-efficient reuse of decoding and scheduling of x86 instruction streams.", "DBLP authors": ["Marcelo Brandalero", "Antonio Carlos Schneider Beck"], "year": 2017, "MAG papers": [{"PaperId": 2612816569, "PaperTitle": "a mechanism for energy efficient reuse of decoding and scheduling of x86 instruction streams", "Year": 2017, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"universidade federal do rio grande do sul": 2.0}}], "source": "ES"}, {"DBLP title": "Understanding the impact of precision quantization on the accuracy and energy of neural networks.", "DBLP authors": ["Soheil Hashemi", "Nicholas Anthony", "Hokchhay Tann", "R. Iris Bahar", "Sherief Reda"], "year": 2017, "MAG papers": [{"PaperId": 2563860341, "PaperTitle": "understanding the impact of precision quantization on the accuracy and energy of neural networks", "Year": 2017, "CitationCount": 78, "EstimatedCitation": 94, "Affiliations": {"brown university": 5.0}}], "source": "ES"}, {"DBLP title": "Big vs little core for energy-efficient Hadoop computing.", "DBLP authors": ["Maria Malik", "Katayoun Neshatpour", "Tinoosh Mohsenin", "Avesta Sasan", "Houman Homayoun"], "year": 2017, "MAG papers": [{"PaperId": 2613215347, "PaperTitle": "big vs little core for energy efficient hadoop computing", "Year": 2017, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"george mason university": 4.0, "university of maryland baltimore county": 1.0}}], "source": "ES"}, {"DBLP title": "Quantifying error: Extending static timing analysis with probabilistic transitions.", "DBLP authors": ["Kevin E. Murray", "Andrea Suardi", "Vaughn Betz", "George A. Constantinides"], "year": 2017, "MAG papers": [{"PaperId": 2560534857, "PaperTitle": "quantifying error extending static timing analysis with probabilistic transitions", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of toronto": 2.0, "imperial college london": 2.0}}], "source": "ES"}, {"DBLP title": "On refining standard cell placement for self-aligned double patterning.", "DBLP authors": ["Ye-Hong Chen", "Sheng-He Wang", "Ting-Chi Wang"], "year": 2017, "MAG papers": [{"PaperId": 2612414884, "PaperTitle": "on refining standard cell placement for self aligned double patterning", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national tsing hua university": 3.0}}], "source": "ES"}, {"DBLP title": "Cut mask optimization for multi-patterning directed self-assembly lithography.", "DBLP authors": ["Wachirawit Ponghiran", "Seongbo Shim", "Youngsoo Shin"], "year": 2017, "MAG papers": [{"PaperId": 2580549732, "PaperTitle": "cut mask optimization for multi patterning directed self assembly lithography", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"kaist": 3.0}}], "source": "ES"}, {"DBLP title": "Clock data compensation aware clock tree synthesis in digital circuits with adaptive clock generation.", "DBLP authors": ["Taesik Na", "Jong Hwan Ko", "Saibal Mukhopadhyay"], "year": 2017, "MAG papers": [{"PaperId": 2612066875, "PaperTitle": "clock data compensation aware clock tree synthesis in digital circuits with adaptive clock generation", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"georgia institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "On reducing busy waiting in autosar via task-release-delta-based runnable reordering.", "DBLP authors": ["Robert Hoettger", "Burkhard Igel", "Olaf Spinczyk"], "year": 2017, "MAG papers": [{"PaperId": 2613995719, "PaperTitle": "on reducing busy waiting in autosar via task release delta based runnable reordering", "Year": 2017, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"technical university of dortmund": 1.0}}], "source": "ES"}, {"DBLP title": "Power neutral performance scaling for energy harvesting MP-SoCs.", "DBLP authors": ["Benjamin J. Fletcher", "Domenico Balsamo", "Geoff V. Merrett"], "year": 2017, "MAG papers": [{"PaperId": 2560173520, "PaperTitle": "power neutral performance scaling for energy harvesting mp socs", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of southampton": 3.0}}], "source": "ES"}, {"DBLP title": "Efficient decentralized active balancing strategy for smart battery cells.", "DBLP authors": ["Nitin Shivaraman", "Arvind Easwaran", "Sebastian Steinhorst"], "year": 2017, "MAG papers": [{"PaperId": 2612187096, "PaperTitle": "efficient decentralized active balancing strategy for smart battery cells", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"nanyang technological university": 2.0}}], "source": "ES"}, {"DBLP title": "WULoRa: An energy efficient IoT end-node for energy harvesting and heterogeneous communication.", "DBLP authors": ["Michele Magno", "Fay\u00e7al Ait Aoudia", "Matthieu Gautier", "Olivier Berder", "Luca Benini"], "year": 2017, "MAG papers": [{"PaperId": 2612106600, "PaperTitle": "wulora an energy efficient iot end node for energy harvesting and heterogeneous communication", "Year": 2017, "CitationCount": 29, "EstimatedCitation": 56, "Affiliations": {"university of rennes": 3.0, "eth zurich": 2.0}}], "source": "ES"}, {"DBLP title": "Characterization of stack behavior under soft errors.", "DBLP authors": ["Junchi Ma", "Yun Wang"], "year": 2017, "MAG papers": [{"PaperId": 2613555295, "PaperTitle": "characterization of stack behavior under soft errors", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"southeast university": 2.0}}], "source": "ES"}, {"DBLP title": "Multi-armed bandits for efficient lifetime estimation in MPSoC design.", "DBLP authors": ["Calvin Ma", "Aditya Mahajan", "Brett H. Meyer"], "year": 2017, "MAG papers": [{"PaperId": 2613496886, "PaperTitle": "multi armed bandits for efficient lifetime estimation in mpsoc design", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"mcgill university": 3.0}}], "source": "ES"}, {"DBLP title": "Hardware-based on-line intrusion detection via system call routine fingerprinting.", "DBLP authors": ["Liwei Zhou", "Yiorgos Makris"], "year": 2017, "MAG papers": [{"PaperId": 2612306117, "PaperTitle": "hardware based on line intrusion detection via system call routine fingerprinting", "Year": 2017, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of texas at dallas": 2.0}}], "source": "ES"}, {"DBLP title": "Static netlist verification for IBM high-frequency processors using a tree-grammar.", "DBLP authors": ["Christoph J\u00e4schke", "Ulla Herter", "Claudia Wolkober", "Carsten Schmitt", "Christian G. Zoellin"], "year": 2017, "MAG papers": [{"PaperId": 2612520347, "PaperTitle": "static netlist verification for ibm high frequency processors using a tree grammar", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"ibm": 5.0}}], "source": "ES"}, {"DBLP title": "Reverse engineering of irreducible polynomials in GF(2m) arithmetic.", "DBLP authors": ["Cunxi Yu", "Daniel E. Holcomb", "Maciej J. Ciesielski"], "year": 2017, "MAG papers": [], "source": null}, {"DBLP title": "Formal specification and dependability analysis of optical communication networks.", "DBLP authors": ["Umair Siddique", "Khaza Anuarul Hoque", "Taylor T. Johnson"], "year": 2017, "MAG papers": [{"PaperId": 2612044773, "PaperTitle": "formal specification and dependability analysis of optical communication networks", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"vanderbilt university": 1.0, "mcmaster university": 1.0, "university of oxford": 1.0}}], "source": "ES"}, {"DBLP title": "An evolutionary approach to runtime variability mapping and mitigation on a multi-reconfigurable architecture.", "DBLP authors": ["Simon J. Bale", "Pedro B. Campos", "Martin A. Trefzer", "James Alfred Walker", "Andy M. Tyrrell"], "year": 2017, "MAG papers": [{"PaperId": 2612024618, "PaperTitle": "an evolutionary approach to runtime variability mapping and mitigation on a multi reconfigurable architecture", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of york": 5.0}}], "source": "ES"}, {"DBLP title": "Towards low power approximate DCT architecture for HEVC standard.", "DBLP authors": ["Zdenek Vas\u00edcek", "Vojtech Mrazek", "Luk\u00e1s Sekanina"], "year": 2017, "MAG papers": [{"PaperId": 2614052397, "PaperTitle": "towards low power approximate dct architecture for hevc standard", "Year": 2017, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"brno university of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Semantic driven hierarchical learning for energy-efficient image classification.", "DBLP authors": ["Priyadarshini Panda", "Kaushik Roy"], "year": 2017, "MAG papers": [{"PaperId": 2613048230, "PaperTitle": "semantic driven hierarchical learning for energy efficient image classification", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"purdue university": 2.0}}], "source": "ES"}, {"DBLP title": "Machine learning for run-time energy optimisation in many-core systems.", "DBLP authors": ["Dwaipayan Biswas", "Vibishna Balagopal", "Rishad A. Shafik", "Bashir M. Al-Hashimi", "Geoff V. Merrett"], "year": 2017, "MAG papers": [{"PaperId": 2580198630, "PaperTitle": "machine learning for run time energy optimisation in many core systems", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"newcastle university": 1.0, "university of southampton": 4.0}}], "source": "ES"}, {"DBLP title": "An evolutionary approach to hardware encryption and Trojan-horse mitigation.", "DBLP authors": ["Andrea Marcelli", "Marco Restifo", "Ernesto S\u00e1nchez", "Giovanni Squillero"], "year": 2017, "MAG papers": [{"PaperId": 2612634319, "PaperTitle": "an evolutionary approach to hardware encryption and trojan horse mitigation", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"instituto politecnico nacional": 4.0}}], "source": "ES"}, {"DBLP title": "Formal model for system-level power management design.", "DBLP authors": ["Mirela Simonovic", "Vojin Zivojnovic", "Lazar Saranovac"], "year": 2017, "MAG papers": [{"PaperId": 2613154419, "PaperTitle": "formal model for system level power management design", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of belgrade": 3.0}}], "source": "ES"}, {"DBLP title": "Extending memory capacity of neural associative memory based on recursive synaptic bit reuse.", "DBLP authors": ["Tianchan Guan", "Xiaoyang Zeng", "Mingoo Seok"], "year": 2017, "MAG papers": [{"PaperId": 2612743662, "PaperTitle": "extending memory capacity of neural associative memory based on recursive synaptic bit reuse", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"columbia university": 1.0, "fudan university": 2.0}}], "source": "ES"}, {"DBLP title": "Anomalies in scheduling control applications and design complexity.", "DBLP authors": ["Amir Aminifar", "Enrico Bini"], "year": 2017, "MAG papers": [{"PaperId": 2586470358, "PaperTitle": "anomalies in scheduling control applications and design complexity", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of turin": 1.0, "ecole polytechnique federale de lausanne": 1.0}}], "source": "ES"}, {"DBLP title": "Contract-based integration of automotive control software.", "DBLP authors": ["Tobias Sehnke", "Matthias Schultalbers", "Rolf Ernst"], "year": 2017, "MAG papers": [{"PaperId": 2613373992, "PaperTitle": "contract based integration of automotive control software", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"braunschweig university of technology": 1.0, "iav": 2.0}}], "source": "ES"}, {"DBLP title": "Modeling and integrating physical environment assumptions in medical cyber-physical system design.", "DBLP authors": ["Zhicheng Fu", "Chunhui Guo", "Shangping Ren", "Yu Jiang", "Lui Sha"], "year": 2017, "MAG papers": [{"PaperId": 2613814223, "PaperTitle": "modeling and integrating physical environment assumptions in medical cyber physical system design", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"illinois institute of technology": 3.0, "tsinghua university": 1.0, "university of illinois at urbana champaign": 1.0}}], "source": "ES"}, {"DBLP title": "A utility-driven data transmission optimization strategy in large scale cyber-physical systems.", "DBLP authors": ["Soumi Chattopadhyay", "Ansuman Banerjee", "Bei Yu"], "year": 2017, "MAG papers": [{"PaperId": 2613304335, "PaperTitle": "a utility driven data transmission optimization strategy in large scale cyber physical systems", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"the chinese university of hong kong": 1.0, "indian statistical institute": 2.0}}], "source": "ES"}, {"DBLP title": "Protect non-volatile memory from wear-out attack based on timing difference of row buffer hit/miss.", "DBLP authors": ["Haiyu Mao", "Xian Zhang", "Guangyu Sun", "Jiwu Shu"], "year": 2017, "MAG papers": [{"PaperId": 2613071236, "PaperTitle": "protect non volatile memory from wear out attack based on timing difference of row buffer hit miss", "Year": 2017, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"tsinghua university": 2.0, "peking university": 2.0}}], "source": "ES"}, {"DBLP title": "Effects of cell shapes on the routability of Digital Microfluidic Biochips.", "DBLP authors": ["Leonard Schneider", "Oliver Kesz\u00f6cze", "Jannis Stoppe", "Rolf Drechsler"], "year": 2017, "MAG papers": [{"PaperId": 2613149632, "PaperTitle": "effects of cell shapes on the routability of digital microfluidic biochips", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of bremen": 4.0}}], "source": "ES"}, {"DBLP title": "LESS: Big data sketching and Encryption on low power platform.", "DBLP authors": ["Amey M. Kulkarni", "Colin Shea", "Houman Homayoun", "Tinoosh Mohsenin"], "year": 2017, "MAG papers": [{"PaperId": 2612114349, "PaperTitle": "less big data sketching and encryption on low power platform", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of maryland baltimore county": 3.0, "george mason university": 1.0}}], "source": "ES"}, {"DBLP title": "TruncApp: A truncation-based approximate divider for energy efficient DSP applications.", "DBLP authors": ["Shaghayegh Vahdat", "Mehdi Kamal", "Ali Afzali-Kusha", "Massoud Pedram", "Zainalabedin Navabi"], "year": 2017, "MAG papers": [{"PaperId": 2613107232, "PaperTitle": "truncapp a truncation based approximate divider for energy efficient dsp applications", "Year": 2017, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"university of tehran": 4.0, "university of southern california": 1.0}}], "source": "ES"}, {"DBLP title": "Timing-aware wire width optimization for SADP process.", "DBLP authors": ["Youngsoo Song", "Sangmin Kim", "Youngsoo Shin"], "year": 2017, "MAG papers": [{"PaperId": 2603792277, "PaperTitle": "timing aware wire width optimization for sadp process", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"kaist": 3.0}}], "source": "ES"}, {"DBLP title": "Formal timing analysis of non-scheduled traffic in automotive scheduled TSN networks.", "DBLP authors": ["Fedor Smirnov", "Michael Gla\u00df", "Felix Reimann", "J\u00fcrgen Teich"], "year": 2017, "MAG papers": [{"PaperId": 2613668398, "PaperTitle": "formal timing analysis of non scheduled traffic in automotive scheduled tsn networks", "Year": 2017, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"audi": 1.0, "university of ulm": 1.0, "university of erlangen nuremberg": 2.0}}], "source": "ES"}, {"DBLP title": "Ultra low-power visual odometry for nano-scale unmanned aerial vehicles.", "DBLP authors": ["Daniele Palossi", "Andrea Marongiu", "Luca Benini"], "year": 2017, "MAG papers": [{"PaperId": 2612277919, "PaperTitle": "ultra low power visual odometry for nano scale unmanned aerial vehicles", "Year": 2017, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"eth zurich": 3.0}}], "source": "ES"}, {"DBLP title": "Long range wireless sensing powered by plant-microbial fuel cell.", "DBLP authors": ["Maurizio Rossi", "Pietro Tosato", "Luca Gemma", "Luca Torquati", "Cristian Catania", "Sergio Camalo", "Davide Brunelli"], "year": 2017, "MAG papers": [{"PaperId": 2613460093, "PaperTitle": "long range wireless sensing powered by plant microbial fuel cell", "Year": 2017, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of trento": 7.0}}], "source": "ES"}, {"DBLP title": "On the cooperative automatic lane change: Speed synchronization and automatic \"courtesy\".", "DBLP authors": ["Alexandre Lombard", "Florent Perronnet", "Abdeljalil Abbas-Turki", "Abdellah El Moudni"], "year": 2017, "MAG papers": [{"PaperId": 2613448379, "PaperTitle": "on the cooperative automatic lane change speed synchronization and automatic courtesy", "Year": 2017, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"universite de technologie de belfort montbeliard": 4.0}}], "source": "ES"}, {"DBLP title": "Evaluating matrix representations for error-tolerant computing.", "DBLP authors": ["Pareesa Ameneh Golnari", "Sharad Malik"], "year": 2017, "MAG papers": [{"PaperId": 2613609777, "PaperTitle": "evaluating matrix representations for error tolerant computing", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"princeton university": 2.0}}], "source": "ES"}, {"DBLP title": "Simulation-based design procedure for sub 1V CMOS current reference.", "DBLP authors": ["Dmitry Osipov", "Steffen Paul"], "year": 2017, "MAG papers": [{"PaperId": 2612592117, "PaperTitle": "simulation based design procedure for sub 1v cmos current reference", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of bremen": 2.0}}], "source": "ES"}, {"DBLP title": "Fast architecture-level synthesis of fault-tolerant flow-based microfluidic biochips.", "DBLP authors": ["Wei-Lun Huang", "Ankur Gupta", "Sudip Roy", "Tsung-Yi Ho", "Paul Pop"], "year": 2017, "MAG papers": [{"PaperId": 2613909344, "PaperTitle": "fast architecture level synthesis of fault tolerant flow based microfluidic biochips", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"technical university of denmark": 1.0, "national tsing hua university": 2.0, "indian institute of technology roorkee": 2.0}}], "source": "ES"}, {"DBLP title": "CoSyn: Efficient single-cell analysis using a hybrid microfluidic platform.", "DBLP authors": ["Mohamed Ibrahim", "Krishnendu Chakrabarty", "Ulf Schlichtmann"], "year": 2017, "MAG papers": [{"PaperId": 2553993537, "PaperTitle": "cosyn efficient single cell analysis using a hybrid microfluidic platform", "Year": 2017, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"duke university": 2.0, "technische universitat munchen": 1.0}}], "source": "ES"}, {"DBLP title": "Verification of networked Labs-on-Chip architectures.", "DBLP authors": ["Andreas Grimmer", "Werner Haselmayr", "Andreas Springer", "Robert Wille"], "year": 2017, "MAG papers": [{"PaperId": 2611969498, "PaperTitle": "verification of networked labs on chip architectures", "Year": 2017, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"johannes kepler university of linz": 4.0}}], "source": "ES"}, {"DBLP title": "Synthesis of activation-parallel convolution structures for neuromorphic architectures.", "DBLP authors": ["Seban Kim", "Jaeyong Chung"], "year": 2017, "MAG papers": [{"PaperId": 2611984406, "PaperTitle": "synthesis of activation parallel convolution structures for neuromorphic architectures", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"incheon national university": 2.0}}], "source": "ES"}, {"DBLP title": "Register transfer level information flow tracking for provably secure hardware design.", "DBLP authors": ["Armaiti Ardeshiricham", "Wei Hu", "Joshua Marxen", "Ryan Kastner"], "year": 2017, "MAG papers": [{"PaperId": 2614052576, "PaperTitle": "register transfer level information flow tracking for provably secure hardware design", "Year": 2017, "CitationCount": 48, "EstimatedCitation": 69, "Affiliations": {"university of california san diego": 4.0}}], "source": "ES"}, {"DBLP title": "Dude, is my code constant time?", "DBLP authors": ["Oscar Reparaz", "Josep Balasch", "Ingrid Verbauwhede"], "year": 2017, "MAG papers": [{"PaperId": 2597472572, "PaperTitle": "dude is my code constant time", "Year": 2017, "CitationCount": 36, "EstimatedCitation": 76, "Affiliations": {"katholieke universiteit leuven": 3.0}}], "source": "ES"}, {"DBLP title": "Information flow tracking in analog/mixed-signal designs through proof-carrying hardware IP.", "DBLP authors": ["Mohammad-Mahdi Bidmeshki", "Angelos Antonopoulos", "Yiorgos Makris"], "year": 2017, "MAG papers": [{"PaperId": 2613933964, "PaperTitle": "information flow tracking in analog mixed signal designs through proof carrying hardware ip", "Year": 2017, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of texas at dallas": 3.0}}], "source": "ES"}, {"DBLP title": "Sampling-based binary-level cross-platform performance estimation.", "DBLP authors": ["Xinnian Zheng", "Haris Vikalo", "Shuang Song", "Lizy K. John", "Andreas Gerstlauer"], "year": 2017, "MAG papers": [{"PaperId": 2612052631, "PaperTitle": "sampling based binary level cross platform performance estimation", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of texas at austin": 5.0}}], "source": "ES"}, {"DBLP title": "A layered formal framework for modeling of cyber-physical systems.", "DBLP authors": ["George Ungureanu", "Ingo Sander"], "year": 2017, "MAG papers": [{"PaperId": 2613665609, "PaperTitle": "a layered formal framework for modeling of cyber physical systems", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"royal institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Efficient synchronization methods for LET-based applications on a Multi-Processor System on Chip.", "DBLP authors": ["Gabriela Breaban", "Sander Stuijk", "Kees Goossens"], "year": 2017, "MAG papers": [{"PaperId": 2613479787, "PaperTitle": "efficient synchronization methods for let based applications on a multi processor system on chip", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"eindhoven university of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Physics-based electromigration modeling and assessment for multi-segment interconnects in power grid networks.", "DBLP authors": ["Xiaoyi Wang", "Hongyu Wang", "Jian He", "Sheldon X.-D. Tan", "Yici Cai", "Shengqi Yang"], "year": 2017, "MAG papers": [{"PaperId": 2613570260, "PaperTitle": "physics based electromigration modeling and assessment for multi segment interconnects in power grid networks", "Year": 2017, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"beijing university of technology": 4.0, "tsinghua university": 1.0, "university of california riverside": 1.0}}], "source": "ES"}, {"DBLP title": "A fast leakage aware thermal simulator for 3D chips.", "DBLP authors": ["Hameedah Sultan", "Smruti R. Sarangi"], "year": 2017, "MAG papers": [{"PaperId": 2613887601, "PaperTitle": "a fast leakage aware thermal simulator for 3d chips", "Year": 2017, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"indian institutes of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Blind identification of power sources in processors.", "DBLP authors": ["Sherief Reda", "Adel Belouchrani"], "year": 2017, "MAG papers": [{"PaperId": 2611989251, "PaperTitle": "blind identification of power sources in processors", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"brown university": 1.0, "ecole normale superieure": 1.0}}], "source": "ES"}, {"DBLP title": "Fast low power rule checking for multiple power domain design.", "DBLP authors": ["Chien-Pang Lu", "Iris Hui-Ru Jiang"], "year": 2017, "MAG papers": [{"PaperId": 2612708970, "PaperTitle": "fast low power rule checking for multiple power domain design", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"national chiao tung university": 1.0, "mediatek": 1.0}}], "source": "ES"}, {"DBLP title": "Benefits of asynchronous control for analog electronics: Multiphase buck case study.", "DBLP authors": ["Danil Sokolov", "Vladimir Dubikhin", "Victor Khomenko", "David Lloyd", "Andrey Mokhov", "Alex Yakovlev"], "year": 2017, "MAG papers": [{"PaperId": 2560771452, "PaperTitle": "benefits of asynchronous control for analog electronics multiphase buck case study", "Year": 2017, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"newcastle university": 5.0}}], "source": "ES"}, {"DBLP title": "High-density MOM capacitor array with novel mortise-tenon structure for low-power SAR ADC.", "DBLP authors": ["Nai-Chen Chen", "Pang-Yen Chou", "Helmut E. Graeb", "Mark Po-Hung Lin"], "year": 2017, "MAG papers": [{"PaperId": 2613339586, "PaperTitle": "high density mom capacitor array with novel mortise tenon structure for low power sar adc", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"national chung cheng university": 2.0, "technische universitat munchen": 2.0}}], "source": "ES"}, {"DBLP title": "Adaptive interference rejection in Human Body Communication using variable duty cycle integrating DDR receiver.", "DBLP authors": ["Shovan Maity", "Debayan Das", "Shreyas Sen"], "year": 2017, "MAG papers": [{"PaperId": 2612542224, "PaperTitle": "adaptive interference rejection in human body communication using variable duty cycle integrating ddr receiver", "Year": 2017, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"purdue university": 3.0}}], "source": "ES"}, {"DBLP title": "Efficient storage management for aged file systems on persistent memory.", "DBLP authors": ["Kaisheng Zeng", "Youyou Lu", "Hu Wan", "Jiwu Shu"], "year": 2017, "MAG papers": [{"PaperId": 2612064579, "PaperTitle": "efficient storage management for aged file systems on persistent memory", "Year": 2017, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"tsinghua university": 3.0, "capital normal university": 1.0}}], "source": "ES"}, {"DBLP title": "LookNN: Neural network with no multiplication.", "DBLP authors": ["Mohammad Samragh Razlighi", "Mohsen Imani", "Farinaz Koushanfar", "Tajana Rosing"], "year": 2017, "MAG papers": [{"PaperId": 2611289746, "PaperTitle": "looknn neural network with no multiplication", "Year": 2017, "CitationCount": 62, "EstimatedCitation": 78, "Affiliations": {"university of california san diego": 4.0}}], "source": "ES"}, {"DBLP title": "Pegasus: Efficient data transfers for PGAS languages on non-cache-coherent many-cores.", "DBLP authors": ["Manuel Mohr", "Carsten Tradowsky"], "year": 2017, "MAG papers": [{"PaperId": 2613318832, "PaperTitle": "pegasus efficient data transfers for pgas languages on non cache coherent many cores", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"karlsruhe institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Digital-microfluidic biochips for quantitative analysis: Bridging the Gap between microfluidics and microbiology.", "DBLP authors": ["Mohamed Ibrahim", "Krishnendu Chakrabarty"], "year": 2017, "MAG papers": [{"PaperId": 2612351933, "PaperTitle": "digital microfluidic biochips for quantitative analysis bridging the gap between microfluidics and microbiology", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"duke university": 2.0}}], "source": "ES"}, {"DBLP title": "The case for semi-automated design of microfluidic very large scale integration (mVLSI) chips.", "DBLP authors": ["Jeffrey McDaniel", "William H. Grover", "Philip Brisk"], "year": 2017, "MAG papers": [{"PaperId": 2612310301, "PaperTitle": "the case for semi automated design of microfluidic very large scale integration mvlsi chips", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of california riverside": 3.0}}], "source": "ES"}, {"DBLP title": "Synthesis of on-chip control circuits for mVLSI biochips.", "DBLP authors": ["Seetal Potluri", "Alexander Schneider", "Martin Horslev-Petersen", "Paul Pop", "Jan Madsen"], "year": 2017, "MAG papers": [{"PaperId": 2612007068, "PaperTitle": "synthesis of on chip control circuits for mvlsi biochips", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"technical university of denmark": 4.0, "xilinx": 1.0}}], "source": "ES"}, {"DBLP title": "Scheduling and optimization of genetic logic circuits on flow-based microfluidic biochips.", "DBLP authors": ["Yu-Jhih Chen", "Sumit Sharma", "Sudip Roy", "Tsung-Yi Ho"], "year": 2017, "MAG papers": [{"PaperId": 2612491493, "PaperTitle": "scheduling and optimization of genetic logic circuits on flow based microfluidic biochips", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"indian institute of technology roorkee": 2.0, "national tsing hua university": 2.0}}], "source": "ES"}]