ARM GAS  /tmp/cc9u08r7.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.MX_GPIO_Init,"ax",%progbits
  20              		.align	1
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	MX_GPIO_Init:
  26              	.LFB137:
  27              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2023 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** 
  25:Core/Src/main.c **** /* USER CODE END Includes */
  26:Core/Src/main.c **** 
  27:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  29:Core/Src/main.c **** 
  30:Core/Src/main.c **** /* USER CODE END PTD */
  31:Core/Src/main.c **** 
ARM GAS  /tmp/cc9u08r7.s 			page 2


  32:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/main.c **** /* USER CODE BEGIN PD */
  34:Core/Src/main.c **** /* USER CODE END PD */
  35:Core/Src/main.c **** 
  36:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  37:Core/Src/main.c **** /* USER CODE BEGIN PM */
  38:Core/Src/main.c **** 
  39:Core/Src/main.c **** /* USER CODE END PM */
  40:Core/Src/main.c **** 
  41:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  42:Core/Src/main.c **** FDCAN_HandleTypeDef hfdcan1;
  43:Core/Src/main.c **** 
  44:Core/Src/main.c **** TIM_HandleTypeDef htim1;
  45:Core/Src/main.c **** TIM_HandleTypeDef htim4;
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** /* USER CODE BEGIN PV */
  48:Core/Src/main.c **** //FDCAN_RxHeaderTypeDef RxHeader;
  49:Core/Src/main.c **** FDCAN_TxHeaderTypeDef TxHeader;
  50:Core/Src/main.c **** //uint8_t RxData[8];
  51:Core/Src/main.c **** uint8_t TxData[8];
  52:Core/Src/main.c **** /* USER CODE END PV */
  53:Core/Src/main.c **** 
  54:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  55:Core/Src/main.c **** void SystemClock_Config(void);
  56:Core/Src/main.c **** static void MX_GPIO_Init(void);
  57:Core/Src/main.c **** static void MX_FDCAN1_Init(void);
  58:Core/Src/main.c **** static void MX_TIM4_Init(void);
  59:Core/Src/main.c **** static void MX_TIM1_Init(void);
  60:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  61:Core/Src/main.c **** /* USER CODE END PFP */
  62:Core/Src/main.c **** 
  63:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  64:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  65:Core/Src/main.c **** /* USER CODE END 0 */
  66:Core/Src/main.c **** 
  67:Core/Src/main.c **** /**
  68:Core/Src/main.c ****   * @brief  The application entry point.
  69:Core/Src/main.c ****   * @retval int
  70:Core/Src/main.c ****   */
  71:Core/Src/main.c **** int main(void)
  72:Core/Src/main.c **** {
  73:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  74:Core/Src/main.c ****   /* USER CODE END 1 */
  75:Core/Src/main.c **** 
  76:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  77:Core/Src/main.c **** 
  78:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  79:Core/Src/main.c ****   HAL_Init();
  80:Core/Src/main.c **** 
  81:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  82:Core/Src/main.c ****   /* USER CODE END Init */
  83:Core/Src/main.c **** 
  84:Core/Src/main.c ****   /* Configure the system clock */
  85:Core/Src/main.c ****   SystemClock_Config();
  86:Core/Src/main.c **** 
  87:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  88:Core/Src/main.c ****   /* USER CODE END SysInit */
ARM GAS  /tmp/cc9u08r7.s 			page 3


  89:Core/Src/main.c **** 
  90:Core/Src/main.c ****   /* Initialize all configured peripherals */
  91:Core/Src/main.c ****   MX_GPIO_Init();
  92:Core/Src/main.c ****   MX_FDCAN1_Init();
  93:Core/Src/main.c ****   MX_TIM4_Init();
  94:Core/Src/main.c ****   MX_TIM1_Init();
  95:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
  96:Core/Src/main.c ****   //Defining variables
  97:Core/Src/main.c **** 
  98:Core/Src/main.c ****   uint16_t digital_word = 0x0000;
  99:Core/Src/main.c **** 
 100:Core/Src/main.c ****   //Starting timers
 101:Core/Src/main.c ****   HAL_TIM_Base_Start_IT(&htim1);
 102:Core/Src/main.c ****   HAL_TIM_Base_Start_IT(&htim4);
 103:Core/Src/main.c **** 
 104:Core/Src/main.c ****   //Starting DMA
 105:Core/Src/main.c ****   /* USER CODE END 2 */
 106:Core/Src/main.c **** 
 107:Core/Src/main.c ****   /* Infinite loop */
 108:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 109:Core/Src/main.c ****   while (1)
 110:Core/Src/main.c ****   {
 111:Core/Src/main.c ****     /* USER CODE END WHILE */
 112:Core/Src/main.c **** 	//Connectors from right to left mapped to bits 0 through 7. J6 (last connector on the left) is unu
 113:Core/Src/main.c **** 	//| MSB:J10 | J12 | J7 | J9 | J11 | J13 | J5 | J8:LSB |
 114:Core/Src/main.c **** 	digital_word = 0x0000;
 115:Core/Src/main.c **** 	digital_word = digital_word |  HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13); 	//PB6, J8
 116:Core/Src/main.c **** 	digital_word = digital_word | (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_14)) <<1; 		//PB5, J5
 117:Core/Src/main.c **** 	digital_word = digital_word | (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_15)) <<2; 	//PB4, J13
 118:Core/Src/main.c **** 	digital_word = digital_word | (HAL_GPIO_ReadPin(GPIOF, GPIO_PIN_1)) <<3; 	//PB3, J11
 119:Core/Src/main.c **** 	digital_word = digital_word | (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0)) <<4; 	//PB2, J9
 120:Core/Src/main.c **** 	digital_word = digital_word | (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_1)) <<5; 	//PB1, J7
 121:Core/Src/main.c **** 	digital_word = digital_word | (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_7)) <<6; 	//PB9, J12
 122:Core/Src/main.c **** 	digital_word = digital_word | (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_0)) <<7; 	//PB8, J10
 123:Core/Src/main.c **** 
 124:Core/Src/main.c **** 	//Defining CAN message to be sent
 125:Core/Src/main.c **** 	//TxData[0] = analog2_half2;//analog2 upper 4 bits
 126:Core/Src/main.c **** 	//TxData[1] = analog2_half1;//analog2 lower 8 bits
 127:Core/Src/main.c **** 	//TxData[2] = analog1_half2;//analog1 upper 4 bits
 128:Core/Src/main.c **** 	//TxData[3] = analog1_half1;//analog1 lower 8 bits
 129:Core/Src/main.c **** 	TxData[4] = digital_word; //Digital input Byte
 130:Core/Src/main.c **** 	TxData[5] = 0x00;
 131:Core/Src/main.c **** 	TxData[6] = 0x00;
 132:Core/Src/main.c **** 	TxData[7] = 0x00;
 133:Core/Src/main.c **** 
 134:Core/Src/main.c **** 	//Toggling indicator output (debug)
 135:Core/Src/main.c **** 	//HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 136:Core/Src/main.c **** 	//HAL_Delay(8);
 137:Core/Src/main.c ****   }
 138:Core/Src/main.c ****   /* USER CODE END 3 */
 139:Core/Src/main.c **** }
 140:Core/Src/main.c **** 
 141:Core/Src/main.c **** /**
 142:Core/Src/main.c ****   * @brief System Clock Configuration
 143:Core/Src/main.c ****   * @retval None
 144:Core/Src/main.c ****   */
 145:Core/Src/main.c **** void SystemClock_Config(void)
ARM GAS  /tmp/cc9u08r7.s 			page 4


 146:Core/Src/main.c **** {
 147:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 148:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 149:Core/Src/main.c **** 
 150:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 151:Core/Src/main.c ****   */
 152:Core/Src/main.c ****   HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 153:Core/Src/main.c **** 
 154:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 155:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 156:Core/Src/main.c ****   */
 157:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 158:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 159:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 160:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 161:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 162:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 163:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 10;
 164:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 165:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV8;
 166:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 167:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 168:Core/Src/main.c ****   {
 169:Core/Src/main.c ****     Error_Handler();
 170:Core/Src/main.c ****   }
 171:Core/Src/main.c **** 
 172:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 173:Core/Src/main.c ****   */
 174:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 175:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 176:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 177:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 178:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 179:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 180:Core/Src/main.c **** 
 181:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 182:Core/Src/main.c ****   {
 183:Core/Src/main.c ****     Error_Handler();
 184:Core/Src/main.c ****   }
 185:Core/Src/main.c **** }
 186:Core/Src/main.c **** 
 187:Core/Src/main.c **** /**
 188:Core/Src/main.c ****   * @brief FDCAN1 Initialization Function
 189:Core/Src/main.c ****   * @param None
 190:Core/Src/main.c ****   * @retval None
 191:Core/Src/main.c ****   */
 192:Core/Src/main.c **** static void MX_FDCAN1_Init(void)
 193:Core/Src/main.c **** {
 194:Core/Src/main.c **** 
 195:Core/Src/main.c ****   /* USER CODE BEGIN FDCAN1_Init 0 */
 196:Core/Src/main.c ****   /* USER CODE END FDCAN1_Init 0 */
 197:Core/Src/main.c **** 
 198:Core/Src/main.c ****   /* USER CODE BEGIN FDCAN1_Init 1 */
 199:Core/Src/main.c ****   /* USER CODE END FDCAN1_Init 1 */
 200:Core/Src/main.c ****   hfdcan1.Instance = FDCAN1;
 201:Core/Src/main.c ****   hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 202:Core/Src/main.c ****   hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
ARM GAS  /tmp/cc9u08r7.s 			page 5


 203:Core/Src/main.c ****   hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 204:Core/Src/main.c ****   hfdcan1.Init.AutoRetransmission = DISABLE;
 205:Core/Src/main.c ****   hfdcan1.Init.TransmitPause = DISABLE;
 206:Core/Src/main.c ****   hfdcan1.Init.ProtocolException = DISABLE;
 207:Core/Src/main.c ****   hfdcan1.Init.NominalPrescaler = 1;
 208:Core/Src/main.c ****   hfdcan1.Init.NominalSyncJumpWidth = 3;
 209:Core/Src/main.c ****   hfdcan1.Init.NominalTimeSeg1 = 16;
 210:Core/Src/main.c ****   hfdcan1.Init.NominalTimeSeg2 = 3;
 211:Core/Src/main.c ****   hfdcan1.Init.DataPrescaler = 1;
 212:Core/Src/main.c ****   hfdcan1.Init.DataSyncJumpWidth = 3;
 213:Core/Src/main.c ****   hfdcan1.Init.DataTimeSeg1 = 16;
 214:Core/Src/main.c ****   hfdcan1.Init.DataTimeSeg2 = 3;
 215:Core/Src/main.c ****   hfdcan1.Init.StdFiltersNbr = 0;
 216:Core/Src/main.c ****   hfdcan1.Init.ExtFiltersNbr = 0;
 217:Core/Src/main.c ****   hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 218:Core/Src/main.c ****   if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 219:Core/Src/main.c ****   {
 220:Core/Src/main.c ****     Error_Handler();
 221:Core/Src/main.c ****   }
 222:Core/Src/main.c ****   /* USER CODE BEGIN FDCAN1_Init 2 */
 223:Core/Src/main.c ****   FDCAN_FilterTypeDef sFilterConfig;
 224:Core/Src/main.c **** 
 225:Core/Src/main.c ****     /* Configure Rx filter */
 226:Core/Src/main.c ****     sFilterConfig.IdType = FDCAN_STANDARD_ID;
 227:Core/Src/main.c ****     sFilterConfig.FilterIndex = 0;
 228:Core/Src/main.c ****     sFilterConfig.FilterType = FDCAN_FILTER_MASK;
 229:Core/Src/main.c ****     sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 230:Core/Src/main.c ****     sFilterConfig.FilterID1 = 0x321;
 231:Core/Src/main.c ****     sFilterConfig.FilterID2 = 0x7FF;
 232:Core/Src/main.c ****     if (HAL_FDCAN_ConfigFilter(&hfdcan1, &sFilterConfig) != HAL_OK)
 233:Core/Src/main.c ****     {
 234:Core/Src/main.c ****       Error_Handler();
 235:Core/Src/main.c ****     }
 236:Core/Src/main.c **** 
 237:Core/Src/main.c ****     /* Configure global filter:
 238:Core/Src/main.c ****        Filter all remote frames with STD and EXT ID
 239:Core/Src/main.c ****        Reject non matching frames with STD ID and EXT ID */
 240:Core/Src/main.c ****     if (HAL_FDCAN_ConfigGlobalFilter(&hfdcan1, FDCAN_REJECT, FDCAN_REJECT, FDCAN_FILTER_REMOTE, FDC
 241:Core/Src/main.c ****     {
 242:Core/Src/main.c ****       Error_Handler();
 243:Core/Src/main.c ****     }
 244:Core/Src/main.c **** 
 245:Core/Src/main.c ****     /* Start the FDCAN module */
 246:Core/Src/main.c ****     if (HAL_FDCAN_Start(&hfdcan1) != HAL_OK)
 247:Core/Src/main.c ****     {
 248:Core/Src/main.c ****       Error_Handler();
 249:Core/Src/main.c ****     }
 250:Core/Src/main.c **** 
 251:Core/Src/main.c ****     if (HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK)
 252:Core/Src/main.c ****     {
 253:Core/Src/main.c ****       Error_Handler();
 254:Core/Src/main.c ****     }
 255:Core/Src/main.c **** 
 256:Core/Src/main.c ****     /* Prepare Tx Header */
 257:Core/Src/main.c ****     TxHeader.Identifier = 0x400; //Determines ID of CAN message
 258:Core/Src/main.c ****     TxHeader.IdType = FDCAN_STANDARD_ID;
 259:Core/Src/main.c ****     TxHeader.TxFrameType = FDCAN_DATA_FRAME;
ARM GAS  /tmp/cc9u08r7.s 			page 6


 260:Core/Src/main.c ****     TxHeader.DataLength = FDCAN_DLC_BYTES_8; //Specifies the number of data bytes to be transmitted
 261:Core/Src/main.c ****     TxHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 262:Core/Src/main.c ****     TxHeader.BitRateSwitch = FDCAN_BRS_OFF;
 263:Core/Src/main.c ****     TxHeader.FDFormat = FDCAN_CLASSIC_CAN;
 264:Core/Src/main.c ****     TxHeader.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 265:Core/Src/main.c ****     TxHeader.MessageMarker = 0;
 266:Core/Src/main.c ****   /* USER CODE END FDCAN1_Init 2 */
 267:Core/Src/main.c **** 
 268:Core/Src/main.c **** }
 269:Core/Src/main.c **** 
 270:Core/Src/main.c **** /**
 271:Core/Src/main.c ****   * @brief TIM1 Initialization Function
 272:Core/Src/main.c ****   * @param None
 273:Core/Src/main.c ****   * @retval None
 274:Core/Src/main.c ****   */
 275:Core/Src/main.c **** static void MX_TIM1_Init(void)
 276:Core/Src/main.c **** {
 277:Core/Src/main.c **** 
 278:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 0 */
 279:Core/Src/main.c **** 
 280:Core/Src/main.c ****   /* USER CODE END TIM1_Init 0 */
 281:Core/Src/main.c **** 
 282:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 283:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 284:Core/Src/main.c **** 
 285:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 1 */
 286:Core/Src/main.c **** 
 287:Core/Src/main.c ****   /* USER CODE END TIM1_Init 1 */
 288:Core/Src/main.c ****   htim1.Instance = TIM1;
 289:Core/Src/main.c ****   htim1.Init.Prescaler = 0;
 290:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 291:Core/Src/main.c ****   htim1.Init.Period = 1599;
 292:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 293:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
 294:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 295:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 296:Core/Src/main.c ****   {
 297:Core/Src/main.c ****     Error_Handler();
 298:Core/Src/main.c ****   }
 299:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 300:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 301:Core/Src/main.c ****   {
 302:Core/Src/main.c ****     Error_Handler();
 303:Core/Src/main.c ****   }
 304:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 305:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_UPDATE;
 306:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 307:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 308:Core/Src/main.c ****   {
 309:Core/Src/main.c ****     Error_Handler();
 310:Core/Src/main.c ****   }
 311:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 2 */
 312:Core/Src/main.c **** 
 313:Core/Src/main.c ****   /* USER CODE END TIM1_Init 2 */
 314:Core/Src/main.c **** 
 315:Core/Src/main.c **** }
 316:Core/Src/main.c **** 
ARM GAS  /tmp/cc9u08r7.s 			page 7


 317:Core/Src/main.c **** /**
 318:Core/Src/main.c ****   * @brief TIM4 Initialization Function
 319:Core/Src/main.c ****   * @param None
 320:Core/Src/main.c ****   * @retval None
 321:Core/Src/main.c ****   */
 322:Core/Src/main.c **** static void MX_TIM4_Init(void)
 323:Core/Src/main.c **** {
 324:Core/Src/main.c **** 
 325:Core/Src/main.c ****   /* USER CODE BEGIN TIM4_Init 0 */
 326:Core/Src/main.c **** 
 327:Core/Src/main.c ****   /* USER CODE END TIM4_Init 0 */
 328:Core/Src/main.c **** 
 329:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 330:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 331:Core/Src/main.c **** 
 332:Core/Src/main.c ****   /* USER CODE BEGIN TIM4_Init 1 */
 333:Core/Src/main.c **** 
 334:Core/Src/main.c ****   /* USER CODE END TIM4_Init 1 */
 335:Core/Src/main.c ****   htim4.Instance = TIM4;
 336:Core/Src/main.c ****   htim4.Init.Prescaler = 100 - 1;
 337:Core/Src/main.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 338:Core/Src/main.c ****   htim4.Init.Period = 1279;
 339:Core/Src/main.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 340:Core/Src/main.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 341:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 342:Core/Src/main.c ****   {
 343:Core/Src/main.c ****     Error_Handler();
 344:Core/Src/main.c ****   }
 345:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 346:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 347:Core/Src/main.c ****   {
 348:Core/Src/main.c ****     Error_Handler();
 349:Core/Src/main.c ****   }
 350:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 351:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 352:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 353:Core/Src/main.c ****   {
 354:Core/Src/main.c ****     Error_Handler();
 355:Core/Src/main.c ****   }
 356:Core/Src/main.c ****   /* USER CODE BEGIN TIM4_Init 2 */
 357:Core/Src/main.c ****   /* USER CODE END TIM4_Init 2 */
 358:Core/Src/main.c **** 
 359:Core/Src/main.c **** }
 360:Core/Src/main.c **** 
 361:Core/Src/main.c **** /**
 362:Core/Src/main.c ****   * @brief GPIO Initialization Function
 363:Core/Src/main.c ****   * @param None
 364:Core/Src/main.c ****   * @retval None
 365:Core/Src/main.c ****   */
 366:Core/Src/main.c **** static void MX_GPIO_Init(void)
 367:Core/Src/main.c **** {
  28              		.loc 1 367 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 40
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 10B5     		push	{r4, lr}
  33              	.LCFI0:
ARM GAS  /tmp/cc9u08r7.s 			page 8


  34              		.cfi_def_cfa_offset 8
  35              		.cfi_offset 4, -8
  36              		.cfi_offset 14, -4
  37 0002 8AB0     		sub	sp, sp, #40
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 48
 368:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  40              		.loc 1 368 3 view .LVU1
  41              		.loc 1 368 20 is_stmt 0 view .LVU2
  42 0004 0024     		movs	r4, #0
  43 0006 0594     		str	r4, [sp, #20]
  44 0008 0694     		str	r4, [sp, #24]
  45 000a 0794     		str	r4, [sp, #28]
  46 000c 0894     		str	r4, [sp, #32]
  47 000e 0994     		str	r4, [sp, #36]
 369:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_1 */
 370:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_1 */
 371:Core/Src/main.c **** 
 372:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 373:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  48              		.loc 1 373 3 is_stmt 1 view .LVU3
  49              	.LBB4:
  50              		.loc 1 373 3 view .LVU4
  51              		.loc 1 373 3 view .LVU5
  52 0010 234B     		ldr	r3, .L3
  53 0012 DA6C     		ldr	r2, [r3, #76]
  54 0014 42F00402 		orr	r2, r2, #4
  55 0018 DA64     		str	r2, [r3, #76]
  56              		.loc 1 373 3 view .LVU6
  57 001a DA6C     		ldr	r2, [r3, #76]
  58 001c 02F00402 		and	r2, r2, #4
  59 0020 0192     		str	r2, [sp, #4]
  60              		.loc 1 373 3 view .LVU7
  61 0022 019A     		ldr	r2, [sp, #4]
  62              	.LBE4:
  63              		.loc 1 373 3 view .LVU8
 374:Core/Src/main.c ****   __HAL_RCC_GPIOF_CLK_ENABLE();
  64              		.loc 1 374 3 view .LVU9
  65              	.LBB5:
  66              		.loc 1 374 3 view .LVU10
  67              		.loc 1 374 3 view .LVU11
  68 0024 DA6C     		ldr	r2, [r3, #76]
  69 0026 42F02002 		orr	r2, r2, #32
  70 002a DA64     		str	r2, [r3, #76]
  71              		.loc 1 374 3 view .LVU12
  72 002c DA6C     		ldr	r2, [r3, #76]
  73 002e 02F02002 		and	r2, r2, #32
  74 0032 0292     		str	r2, [sp, #8]
  75              		.loc 1 374 3 view .LVU13
  76 0034 029A     		ldr	r2, [sp, #8]
  77              	.LBE5:
  78              		.loc 1 374 3 view .LVU14
 375:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  79              		.loc 1 375 3 view .LVU15
  80              	.LBB6:
  81              		.loc 1 375 3 view .LVU16
  82              		.loc 1 375 3 view .LVU17
ARM GAS  /tmp/cc9u08r7.s 			page 9


  83 0036 DA6C     		ldr	r2, [r3, #76]
  84 0038 42F00102 		orr	r2, r2, #1
  85 003c DA64     		str	r2, [r3, #76]
  86              		.loc 1 375 3 view .LVU18
  87 003e DA6C     		ldr	r2, [r3, #76]
  88 0040 02F00102 		and	r2, r2, #1
  89 0044 0392     		str	r2, [sp, #12]
  90              		.loc 1 375 3 view .LVU19
  91 0046 039A     		ldr	r2, [sp, #12]
  92              	.LBE6:
  93              		.loc 1 375 3 view .LVU20
 376:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  94              		.loc 1 376 3 view .LVU21
  95              	.LBB7:
  96              		.loc 1 376 3 view .LVU22
  97              		.loc 1 376 3 view .LVU23
  98 0048 DA6C     		ldr	r2, [r3, #76]
  99 004a 42F00202 		orr	r2, r2, #2
 100 004e DA64     		str	r2, [r3, #76]
 101              		.loc 1 376 3 view .LVU24
 102 0050 DB6C     		ldr	r3, [r3, #76]
 103 0052 03F00203 		and	r3, r3, #2
 104 0056 0493     		str	r3, [sp, #16]
 105              		.loc 1 376 3 view .LVU25
 106 0058 049B     		ldr	r3, [sp, #16]
 107              	.LBE7:
 108              		.loc 1 376 3 view .LVU26
 377:Core/Src/main.c **** 
 378:Core/Src/main.c ****   /*Configure GPIO pins : PC13 PB5_Pin PB4_Pin */
 379:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_13|PB5_Pin|PB4_Pin;
 109              		.loc 1 379 3 view .LVU27
 110              		.loc 1 379 23 is_stmt 0 view .LVU28
 111 005a 4FF46043 		mov	r3, #57344
 112 005e 0593     		str	r3, [sp, #20]
 380:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 113              		.loc 1 380 3 is_stmt 1 view .LVU29
 381:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 114              		.loc 1 381 3 view .LVU30
 382:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 115              		.loc 1 382 3 view .LVU31
 116 0060 05A9     		add	r1, sp, #20
 117 0062 1048     		ldr	r0, .L3+4
 118 0064 FFF7FEFF 		bl	HAL_GPIO_Init
 119              	.LVL0:
 383:Core/Src/main.c **** 
 384:Core/Src/main.c ****   /*Configure GPIO pin : PB3_Pin */
 385:Core/Src/main.c ****   GPIO_InitStruct.Pin = PB3_Pin;
 120              		.loc 1 385 3 view .LVU32
 121              		.loc 1 385 23 is_stmt 0 view .LVU33
 122 0068 0223     		movs	r3, #2
 123 006a 0593     		str	r3, [sp, #20]
 386:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 124              		.loc 1 386 3 is_stmt 1 view .LVU34
 125              		.loc 1 386 24 is_stmt 0 view .LVU35
 126 006c 0694     		str	r4, [sp, #24]
 387:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 127              		.loc 1 387 3 is_stmt 1 view .LVU36
ARM GAS  /tmp/cc9u08r7.s 			page 10


 128              		.loc 1 387 24 is_stmt 0 view .LVU37
 129 006e 0794     		str	r4, [sp, #28]
 388:Core/Src/main.c ****   HAL_GPIO_Init(PB3_GPIO_Port, &GPIO_InitStruct);
 130              		.loc 1 388 3 is_stmt 1 view .LVU38
 131 0070 05A9     		add	r1, sp, #20
 132 0072 0D48     		ldr	r0, .L3+8
 133 0074 FFF7FEFF 		bl	HAL_GPIO_Init
 134              	.LVL1:
 389:Core/Src/main.c **** 
 390:Core/Src/main.c ****   /*Configure GPIO pins : PB2_Pin PB1_Pin PA5 PA6
 391:Core/Src/main.c ****                            PB9_Pin */
 392:Core/Src/main.c ****   GPIO_InitStruct.Pin = PB2_Pin|PB1_Pin|GPIO_PIN_5|GPIO_PIN_6
 135              		.loc 1 392 3 view .LVU39
 136              		.loc 1 392 23 is_stmt 0 view .LVU40
 137 0078 E323     		movs	r3, #227
 138 007a 0593     		str	r3, [sp, #20]
 393:Core/Src/main.c ****                           |PB9_Pin;
 394:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 139              		.loc 1 394 3 is_stmt 1 view .LVU41
 140              		.loc 1 394 24 is_stmt 0 view .LVU42
 141 007c 0694     		str	r4, [sp, #24]
 395:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 142              		.loc 1 395 3 is_stmt 1 view .LVU43
 143              		.loc 1 395 24 is_stmt 0 view .LVU44
 144 007e 0794     		str	r4, [sp, #28]
 396:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 145              		.loc 1 396 3 is_stmt 1 view .LVU45
 146 0080 05A9     		add	r1, sp, #20
 147 0082 4FF09040 		mov	r0, #1207959552
 148 0086 FFF7FEFF 		bl	HAL_GPIO_Init
 149              	.LVL2:
 397:Core/Src/main.c **** 
 398:Core/Src/main.c ****   /*Configure GPIO pins : PB8_Pin PB7_Pin */
 399:Core/Src/main.c ****   GPIO_InitStruct.Pin = PB8_Pin|PB7_Pin;
 150              		.loc 1 399 3 view .LVU46
 151              		.loc 1 399 23 is_stmt 0 view .LVU47
 152 008a 0323     		movs	r3, #3
 153 008c 0593     		str	r3, [sp, #20]
 400:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 154              		.loc 1 400 3 is_stmt 1 view .LVU48
 155              		.loc 1 400 24 is_stmt 0 view .LVU49
 156 008e 0694     		str	r4, [sp, #24]
 401:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 157              		.loc 1 401 3 is_stmt 1 view .LVU50
 158              		.loc 1 401 24 is_stmt 0 view .LVU51
 159 0090 0794     		str	r4, [sp, #28]
 402:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 160              		.loc 1 402 3 is_stmt 1 view .LVU52
 161 0092 05A9     		add	r1, sp, #20
 162 0094 0548     		ldr	r0, .L3+12
 163 0096 FFF7FEFF 		bl	HAL_GPIO_Init
 164              	.LVL3:
 403:Core/Src/main.c **** 
 404:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_2 */
 405:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_2 */
 406:Core/Src/main.c **** }
 165              		.loc 1 406 1 is_stmt 0 view .LVU53
ARM GAS  /tmp/cc9u08r7.s 			page 11


 166 009a 0AB0     		add	sp, sp, #40
 167              	.LCFI2:
 168              		.cfi_def_cfa_offset 8
 169              		@ sp needed
 170 009c 10BD     		pop	{r4, pc}
 171              	.L4:
 172 009e 00BF     		.align	2
 173              	.L3:
 174 00a0 00100240 		.word	1073876992
 175 00a4 00080048 		.word	1207961600
 176 00a8 00140048 		.word	1207964672
 177 00ac 00040048 		.word	1207960576
 178              		.cfi_endproc
 179              	.LFE137:
 181              		.section	.text.HAL_TIM_PeriodElapsedCallback,"ax",%progbits
 182              		.align	1
 183              		.global	HAL_TIM_PeriodElapsedCallback
 184              		.syntax unified
 185              		.thumb
 186              		.thumb_func
 188              	HAL_TIM_PeriodElapsedCallback:
 189              	.LVL4:
 190              	.LFB138:
 407:Core/Src/main.c **** 
 408:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 409:Core/Src/main.c **** 
 410:Core/Src/main.c **** //updates the CAN TX FIFO precisely every 8ms
 411:Core/Src/main.c **** void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 412:Core/Src/main.c **** {
 191              		.loc 1 412 1 is_stmt 1 view -0
 192              		.cfi_startproc
 193              		@ args = 0, pretend = 0, frame = 0
 194              		@ frame_needed = 0, uses_anonymous_args = 0
 195              		.loc 1 412 1 is_stmt 0 view .LVU55
 196 0000 08B5     		push	{r3, lr}
 197              	.LCFI3:
 198              		.cfi_def_cfa_offset 8
 199              		.cfi_offset 3, -8
 200              		.cfi_offset 14, -4
 413:Core/Src/main.c **** 	//Checks that the interrupt was generated by clock 4
 414:Core/Src/main.c **** 	if(htim == &htim4)
 201              		.loc 1 414 2 is_stmt 1 view .LVU56
 202              		.loc 1 414 4 is_stmt 0 view .LVU57
 203 0002 054B     		ldr	r3, .L9
 204 0004 8342     		cmp	r3, r0
 205 0006 00D0     		beq	.L8
 206              	.LVL5:
 207              	.L5:
 415:Core/Src/main.c **** 	{
 416:Core/Src/main.c **** 		//Adds another message to the CAN FIFO every 8ms
 417:Core/Src/main.c **** 		HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &TxHeader, TxData);
 418:Core/Src/main.c **** 	}
 419:Core/Src/main.c **** 	if(htim == &htim1)
 420:Core/Src/main.c **** 	{
 421:Core/Src/main.c **** 		//HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 422:Core/Src/main.c **** 	}
 423:Core/Src/main.c **** }
ARM GAS  /tmp/cc9u08r7.s 			page 12


 208              		.loc 1 423 1 view .LVU58
 209 0008 08BD     		pop	{r3, pc}
 210              	.LVL6:
 211              	.L8:
 417:Core/Src/main.c **** 	}
 212              		.loc 1 417 3 is_stmt 1 view .LVU59
 213 000a 044A     		ldr	r2, .L9+4
 214 000c 0449     		ldr	r1, .L9+8
 215 000e 0548     		ldr	r0, .L9+12
 216              	.LVL7:
 417:Core/Src/main.c **** 	}
 217              		.loc 1 417 3 is_stmt 0 view .LVU60
 218 0010 FFF7FEFF 		bl	HAL_FDCAN_AddMessageToTxFifoQ
 219              	.LVL8:
 419:Core/Src/main.c **** 	{
 220              		.loc 1 419 2 is_stmt 1 view .LVU61
 422:Core/Src/main.c **** }
 221              		.loc 1 422 2 view .LVU62
 222              		.loc 1 423 1 is_stmt 0 view .LVU63
 223 0014 F8E7     		b	.L5
 224              	.L10:
 225 0016 00BF     		.align	2
 226              	.L9:
 227 0018 00000000 		.word	.LANCHOR0
 228 001c 00000000 		.word	.LANCHOR1
 229 0020 00000000 		.word	.LANCHOR2
 230 0024 00000000 		.word	.LANCHOR3
 231              		.cfi_endproc
 232              	.LFE138:
 234              		.section	.text.Error_Handler,"ax",%progbits
 235              		.align	1
 236              		.global	Error_Handler
 237              		.syntax unified
 238              		.thumb
 239              		.thumb_func
 241              	Error_Handler:
 242              	.LFB139:
 424:Core/Src/main.c **** /* USER CODE END 4 */
 425:Core/Src/main.c **** 
 426:Core/Src/main.c **** /**
 427:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 428:Core/Src/main.c ****   * @retval None
 429:Core/Src/main.c ****   */
 430:Core/Src/main.c **** void Error_Handler(void)
 431:Core/Src/main.c **** {
 243              		.loc 1 431 1 is_stmt 1 view -0
 244              		.cfi_startproc
 245              		@ Volatile: function does not return.
 246              		@ args = 0, pretend = 0, frame = 0
 247              		@ frame_needed = 0, uses_anonymous_args = 0
 248              		@ link register save eliminated.
 432:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 433:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 434:Core/Src/main.c ****   __disable_irq();
 249              		.loc 1 434 3 view .LVU65
 250              	.LBB8:
 251              	.LBI8:
ARM GAS  /tmp/cc9u08r7.s 			page 13


 252              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
ARM GAS  /tmp/cc9u08r7.s 			page 14


  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
ARM GAS  /tmp/cc9u08r7.s 			page 15


 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
ARM GAS  /tmp/cc9u08r7.s 			page 16


 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 253              		.loc 2 207 27 view .LVU66
 254              	.LBB9:
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 255              		.loc 2 209 3 view .LVU67
 256              		.syntax unified
 257              	@ 209 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 258 0000 72B6     		cpsid i
 259              	@ 0 "" 2
 260              		.thumb
 261              		.syntax unified
 262              	.L12:
 263              	.LBE9:
 264              	.LBE8:
 435:Core/Src/main.c ****   while (1)
 265              		.loc 1 435 3 discriminator 1 view .LVU68
 436:Core/Src/main.c ****   {
 437:Core/Src/main.c ****   }
 266              		.loc 1 437 3 discriminator 1 view .LVU69
 435:Core/Src/main.c ****   while (1)
ARM GAS  /tmp/cc9u08r7.s 			page 17


 267              		.loc 1 435 9 discriminator 1 view .LVU70
 268 0002 FEE7     		b	.L12
 269              		.cfi_endproc
 270              	.LFE139:
 272              		.section	.text.MX_FDCAN1_Init,"ax",%progbits
 273              		.align	1
 274              		.syntax unified
 275              		.thumb
 276              		.thumb_func
 278              	MX_FDCAN1_Init:
 279              	.LFB134:
 193:Core/Src/main.c **** 
 280              		.loc 1 193 1 view -0
 281              		.cfi_startproc
 282              		@ args = 0, pretend = 0, frame = 24
 283              		@ frame_needed = 0, uses_anonymous_args = 0
 284 0000 10B5     		push	{r4, lr}
 285              	.LCFI4:
 286              		.cfi_def_cfa_offset 8
 287              		.cfi_offset 4, -8
 288              		.cfi_offset 14, -4
 289 0002 88B0     		sub	sp, sp, #32
 290              	.LCFI5:
 291              		.cfi_def_cfa_offset 40
 200:Core/Src/main.c ****   hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 292              		.loc 1 200 3 view .LVU72
 200:Core/Src/main.c ****   hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 293              		.loc 1 200 20 is_stmt 0 view .LVU73
 294 0004 2D48     		ldr	r0, .L25
 295 0006 2E4B     		ldr	r3, .L25+4
 296 0008 0360     		str	r3, [r0]
 201:Core/Src/main.c ****   hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 297              		.loc 1 201 3 is_stmt 1 view .LVU74
 201:Core/Src/main.c ****   hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 298              		.loc 1 201 29 is_stmt 0 view .LVU75
 299 000a 0023     		movs	r3, #0
 300 000c 4360     		str	r3, [r0, #4]
 202:Core/Src/main.c ****   hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 301              		.loc 1 202 3 is_stmt 1 view .LVU76
 202:Core/Src/main.c ****   hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 302              		.loc 1 202 28 is_stmt 0 view .LVU77
 303 000e 8360     		str	r3, [r0, #8]
 203:Core/Src/main.c ****   hfdcan1.Init.AutoRetransmission = DISABLE;
 304              		.loc 1 203 3 is_stmt 1 view .LVU78
 203:Core/Src/main.c ****   hfdcan1.Init.AutoRetransmission = DISABLE;
 305              		.loc 1 203 21 is_stmt 0 view .LVU79
 306 0010 C360     		str	r3, [r0, #12]
 204:Core/Src/main.c ****   hfdcan1.Init.TransmitPause = DISABLE;
 307              		.loc 1 204 3 is_stmt 1 view .LVU80
 204:Core/Src/main.c ****   hfdcan1.Init.TransmitPause = DISABLE;
 308              		.loc 1 204 35 is_stmt 0 view .LVU81
 309 0012 0374     		strb	r3, [r0, #16]
 205:Core/Src/main.c ****   hfdcan1.Init.ProtocolException = DISABLE;
 310              		.loc 1 205 3 is_stmt 1 view .LVU82
 205:Core/Src/main.c ****   hfdcan1.Init.ProtocolException = DISABLE;
 311              		.loc 1 205 30 is_stmt 0 view .LVU83
 312 0014 4374     		strb	r3, [r0, #17]
ARM GAS  /tmp/cc9u08r7.s 			page 18


 206:Core/Src/main.c ****   hfdcan1.Init.NominalPrescaler = 1;
 313              		.loc 1 206 3 is_stmt 1 view .LVU84
 206:Core/Src/main.c ****   hfdcan1.Init.NominalPrescaler = 1;
 314              		.loc 1 206 34 is_stmt 0 view .LVU85
 315 0016 8374     		strb	r3, [r0, #18]
 207:Core/Src/main.c ****   hfdcan1.Init.NominalSyncJumpWidth = 3;
 316              		.loc 1 207 3 is_stmt 1 view .LVU86
 207:Core/Src/main.c ****   hfdcan1.Init.NominalSyncJumpWidth = 3;
 317              		.loc 1 207 33 is_stmt 0 view .LVU87
 318 0018 0124     		movs	r4, #1
 319 001a 4461     		str	r4, [r0, #20]
 208:Core/Src/main.c ****   hfdcan1.Init.NominalTimeSeg1 = 16;
 320              		.loc 1 208 3 is_stmt 1 view .LVU88
 208:Core/Src/main.c ****   hfdcan1.Init.NominalTimeSeg1 = 16;
 321              		.loc 1 208 37 is_stmt 0 view .LVU89
 322 001c 0322     		movs	r2, #3
 323 001e 8261     		str	r2, [r0, #24]
 209:Core/Src/main.c ****   hfdcan1.Init.NominalTimeSeg2 = 3;
 324              		.loc 1 209 3 is_stmt 1 view .LVU90
 209:Core/Src/main.c ****   hfdcan1.Init.NominalTimeSeg2 = 3;
 325              		.loc 1 209 32 is_stmt 0 view .LVU91
 326 0020 1021     		movs	r1, #16
 327 0022 C161     		str	r1, [r0, #28]
 210:Core/Src/main.c ****   hfdcan1.Init.DataPrescaler = 1;
 328              		.loc 1 210 3 is_stmt 1 view .LVU92
 210:Core/Src/main.c ****   hfdcan1.Init.DataPrescaler = 1;
 329              		.loc 1 210 32 is_stmt 0 view .LVU93
 330 0024 0262     		str	r2, [r0, #32]
 211:Core/Src/main.c ****   hfdcan1.Init.DataSyncJumpWidth = 3;
 331              		.loc 1 211 3 is_stmt 1 view .LVU94
 211:Core/Src/main.c ****   hfdcan1.Init.DataSyncJumpWidth = 3;
 332              		.loc 1 211 30 is_stmt 0 view .LVU95
 333 0026 4462     		str	r4, [r0, #36]
 212:Core/Src/main.c ****   hfdcan1.Init.DataTimeSeg1 = 16;
 334              		.loc 1 212 3 is_stmt 1 view .LVU96
 212:Core/Src/main.c ****   hfdcan1.Init.DataTimeSeg1 = 16;
 335              		.loc 1 212 34 is_stmt 0 view .LVU97
 336 0028 8262     		str	r2, [r0, #40]
 213:Core/Src/main.c ****   hfdcan1.Init.DataTimeSeg2 = 3;
 337              		.loc 1 213 3 is_stmt 1 view .LVU98
 213:Core/Src/main.c ****   hfdcan1.Init.DataTimeSeg2 = 3;
 338              		.loc 1 213 29 is_stmt 0 view .LVU99
 339 002a C162     		str	r1, [r0, #44]
 214:Core/Src/main.c ****   hfdcan1.Init.StdFiltersNbr = 0;
 340              		.loc 1 214 3 is_stmt 1 view .LVU100
 214:Core/Src/main.c ****   hfdcan1.Init.StdFiltersNbr = 0;
 341              		.loc 1 214 29 is_stmt 0 view .LVU101
 342 002c 0263     		str	r2, [r0, #48]
 215:Core/Src/main.c ****   hfdcan1.Init.ExtFiltersNbr = 0;
 343              		.loc 1 215 3 is_stmt 1 view .LVU102
 215:Core/Src/main.c ****   hfdcan1.Init.ExtFiltersNbr = 0;
 344              		.loc 1 215 30 is_stmt 0 view .LVU103
 345 002e 4363     		str	r3, [r0, #52]
 216:Core/Src/main.c ****   hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 346              		.loc 1 216 3 is_stmt 1 view .LVU104
 216:Core/Src/main.c ****   hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 347              		.loc 1 216 30 is_stmt 0 view .LVU105
ARM GAS  /tmp/cc9u08r7.s 			page 19


 348 0030 8363     		str	r3, [r0, #56]
 217:Core/Src/main.c ****   if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 349              		.loc 1 217 3 is_stmt 1 view .LVU106
 217:Core/Src/main.c ****   if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 350              		.loc 1 217 32 is_stmt 0 view .LVU107
 351 0032 C363     		str	r3, [r0, #60]
 218:Core/Src/main.c ****   {
 352              		.loc 1 218 3 is_stmt 1 view .LVU108
 218:Core/Src/main.c ****   {
 353              		.loc 1 218 7 is_stmt 0 view .LVU109
 354 0034 FFF7FEFF 		bl	HAL_FDCAN_Init
 355              	.LVL9:
 218:Core/Src/main.c ****   {
 356              		.loc 1 218 6 view .LVU110
 357 0038 0028     		cmp	r0, #0
 358 003a 34D1     		bne	.L20
 223:Core/Src/main.c **** 
 359              		.loc 1 223 3 is_stmt 1 view .LVU111
 226:Core/Src/main.c ****     sFilterConfig.FilterIndex = 0;
 360              		.loc 1 226 5 view .LVU112
 226:Core/Src/main.c ****     sFilterConfig.FilterIndex = 0;
 361              		.loc 1 226 26 is_stmt 0 view .LVU113
 362 003c 0023     		movs	r3, #0
 363 003e 0293     		str	r3, [sp, #8]
 227:Core/Src/main.c ****     sFilterConfig.FilterType = FDCAN_FILTER_MASK;
 364              		.loc 1 227 5 is_stmt 1 view .LVU114
 227:Core/Src/main.c ****     sFilterConfig.FilterType = FDCAN_FILTER_MASK;
 365              		.loc 1 227 31 is_stmt 0 view .LVU115
 366 0040 0393     		str	r3, [sp, #12]
 228:Core/Src/main.c ****     sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 367              		.loc 1 228 5 is_stmt 1 view .LVU116
 228:Core/Src/main.c ****     sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 368              		.loc 1 228 30 is_stmt 0 view .LVU117
 369 0042 0223     		movs	r3, #2
 370 0044 0493     		str	r3, [sp, #16]
 229:Core/Src/main.c ****     sFilterConfig.FilterID1 = 0x321;
 371              		.loc 1 229 5 is_stmt 1 view .LVU118
 229:Core/Src/main.c ****     sFilterConfig.FilterID1 = 0x321;
 372              		.loc 1 229 32 is_stmt 0 view .LVU119
 373 0046 0123     		movs	r3, #1
 374 0048 0593     		str	r3, [sp, #20]
 230:Core/Src/main.c ****     sFilterConfig.FilterID2 = 0x7FF;
 375              		.loc 1 230 5 is_stmt 1 view .LVU120
 230:Core/Src/main.c ****     sFilterConfig.FilterID2 = 0x7FF;
 376              		.loc 1 230 29 is_stmt 0 view .LVU121
 377 004a 40F22133 		movw	r3, #801
 378 004e 0693     		str	r3, [sp, #24]
 231:Core/Src/main.c ****     if (HAL_FDCAN_ConfigFilter(&hfdcan1, &sFilterConfig) != HAL_OK)
 379              		.loc 1 231 5 is_stmt 1 view .LVU122
 231:Core/Src/main.c ****     if (HAL_FDCAN_ConfigFilter(&hfdcan1, &sFilterConfig) != HAL_OK)
 380              		.loc 1 231 29 is_stmt 0 view .LVU123
 381 0050 40F2FF73 		movw	r3, #2047
 382 0054 0793     		str	r3, [sp, #28]
 232:Core/Src/main.c ****     {
 383              		.loc 1 232 5 is_stmt 1 view .LVU124
 232:Core/Src/main.c ****     {
 384              		.loc 1 232 9 is_stmt 0 view .LVU125
ARM GAS  /tmp/cc9u08r7.s 			page 20


 385 0056 02A9     		add	r1, sp, #8
 386 0058 1848     		ldr	r0, .L25
 387 005a FFF7FEFF 		bl	HAL_FDCAN_ConfigFilter
 388              	.LVL10:
 232:Core/Src/main.c ****     {
 389              		.loc 1 232 8 view .LVU126
 390 005e 20BB     		cbnz	r0, .L21
 240:Core/Src/main.c ****     {
 391              		.loc 1 240 5 is_stmt 1 view .LVU127
 240:Core/Src/main.c ****     {
 392              		.loc 1 240 9 is_stmt 0 view .LVU128
 393 0060 0023     		movs	r3, #0
 394 0062 0093     		str	r3, [sp]
 395 0064 0222     		movs	r2, #2
 396 0066 1146     		mov	r1, r2
 397 0068 1448     		ldr	r0, .L25
 398 006a FFF7FEFF 		bl	HAL_FDCAN_ConfigGlobalFilter
 399              	.LVL11:
 240:Core/Src/main.c ****     {
 400              		.loc 1 240 8 view .LVU129
 401 006e F0B9     		cbnz	r0, .L22
 246:Core/Src/main.c ****     {
 402              		.loc 1 246 5 is_stmt 1 view .LVU130
 246:Core/Src/main.c ****     {
 403              		.loc 1 246 9 is_stmt 0 view .LVU131
 404 0070 1248     		ldr	r0, .L25
 405 0072 FFF7FEFF 		bl	HAL_FDCAN_Start
 406              	.LVL12:
 246:Core/Src/main.c ****     {
 407              		.loc 1 246 8 view .LVU132
 408 0076 E0B9     		cbnz	r0, .L23
 251:Core/Src/main.c ****     {
 409              		.loc 1 251 5 is_stmt 1 view .LVU133
 251:Core/Src/main.c ****     {
 410              		.loc 1 251 9 is_stmt 0 view .LVU134
 411 0078 0022     		movs	r2, #0
 412 007a 0121     		movs	r1, #1
 413 007c 0F48     		ldr	r0, .L25
 414 007e FFF7FEFF 		bl	HAL_FDCAN_ActivateNotification
 415              	.LVL13:
 251:Core/Src/main.c ****     {
 416              		.loc 1 251 8 view .LVU135
 417 0082 C0B9     		cbnz	r0, .L24
 257:Core/Src/main.c ****     TxHeader.IdType = FDCAN_STANDARD_ID;
 418              		.loc 1 257 5 is_stmt 1 view .LVU136
 257:Core/Src/main.c ****     TxHeader.IdType = FDCAN_STANDARD_ID;
 419              		.loc 1 257 25 is_stmt 0 view .LVU137
 420 0084 0F4B     		ldr	r3, .L25+8
 421 0086 4FF48062 		mov	r2, #1024
 422 008a 1A60     		str	r2, [r3]
 258:Core/Src/main.c ****     TxHeader.TxFrameType = FDCAN_DATA_FRAME;
 423              		.loc 1 258 5 is_stmt 1 view .LVU138
 258:Core/Src/main.c ****     TxHeader.TxFrameType = FDCAN_DATA_FRAME;
 424              		.loc 1 258 21 is_stmt 0 view .LVU139
 425 008c 0022     		movs	r2, #0
 426 008e 5A60     		str	r2, [r3, #4]
 259:Core/Src/main.c ****     TxHeader.DataLength = FDCAN_DLC_BYTES_8; //Specifies the number of data bytes to be transmitted
ARM GAS  /tmp/cc9u08r7.s 			page 21


 427              		.loc 1 259 5 is_stmt 1 view .LVU140
 259:Core/Src/main.c ****     TxHeader.DataLength = FDCAN_DLC_BYTES_8; //Specifies the number of data bytes to be transmitted
 428              		.loc 1 259 26 is_stmt 0 view .LVU141
 429 0090 9A60     		str	r2, [r3, #8]
 260:Core/Src/main.c ****     TxHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 430              		.loc 1 260 5 is_stmt 1 view .LVU142
 260:Core/Src/main.c ****     TxHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 431              		.loc 1 260 25 is_stmt 0 view .LVU143
 432 0092 4FF40021 		mov	r1, #524288
 433 0096 D960     		str	r1, [r3, #12]
 261:Core/Src/main.c ****     TxHeader.BitRateSwitch = FDCAN_BRS_OFF;
 434              		.loc 1 261 5 is_stmt 1 view .LVU144
 261:Core/Src/main.c ****     TxHeader.BitRateSwitch = FDCAN_BRS_OFF;
 435              		.loc 1 261 34 is_stmt 0 view .LVU145
 436 0098 1A61     		str	r2, [r3, #16]
 262:Core/Src/main.c ****     TxHeader.FDFormat = FDCAN_CLASSIC_CAN;
 437              		.loc 1 262 5 is_stmt 1 view .LVU146
 262:Core/Src/main.c ****     TxHeader.FDFormat = FDCAN_CLASSIC_CAN;
 438              		.loc 1 262 28 is_stmt 0 view .LVU147
 439 009a 5A61     		str	r2, [r3, #20]
 263:Core/Src/main.c ****     TxHeader.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 440              		.loc 1 263 5 is_stmt 1 view .LVU148
 263:Core/Src/main.c ****     TxHeader.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 441              		.loc 1 263 23 is_stmt 0 view .LVU149
 442 009c 9A61     		str	r2, [r3, #24]
 264:Core/Src/main.c ****     TxHeader.MessageMarker = 0;
 443              		.loc 1 264 5 is_stmt 1 view .LVU150
 264:Core/Src/main.c ****     TxHeader.MessageMarker = 0;
 444              		.loc 1 264 33 is_stmt 0 view .LVU151
 445 009e DA61     		str	r2, [r3, #28]
 265:Core/Src/main.c ****   /* USER CODE END FDCAN1_Init 2 */
 446              		.loc 1 265 5 is_stmt 1 view .LVU152
 265:Core/Src/main.c ****   /* USER CODE END FDCAN1_Init 2 */
 447              		.loc 1 265 28 is_stmt 0 view .LVU153
 448 00a0 1A62     		str	r2, [r3, #32]
 268:Core/Src/main.c **** 
 449              		.loc 1 268 1 view .LVU154
 450 00a2 08B0     		add	sp, sp, #32
 451              	.LCFI6:
 452              		.cfi_remember_state
 453              		.cfi_def_cfa_offset 8
 454              		@ sp needed
 455 00a4 10BD     		pop	{r4, pc}
 456              	.L20:
 457              	.LCFI7:
 458              		.cfi_restore_state
 220:Core/Src/main.c ****   }
 459              		.loc 1 220 5 is_stmt 1 view .LVU155
 460 00a6 FFF7FEFF 		bl	Error_Handler
 461              	.LVL14:
 462              	.L21:
 234:Core/Src/main.c ****     }
 463              		.loc 1 234 7 view .LVU156
 464 00aa FFF7FEFF 		bl	Error_Handler
 465              	.LVL15:
 466              	.L22:
 242:Core/Src/main.c ****     }
ARM GAS  /tmp/cc9u08r7.s 			page 22


 467              		.loc 1 242 7 view .LVU157
 468 00ae FFF7FEFF 		bl	Error_Handler
 469              	.LVL16:
 470              	.L23:
 248:Core/Src/main.c ****     }
 471              		.loc 1 248 7 view .LVU158
 472 00b2 FFF7FEFF 		bl	Error_Handler
 473              	.LVL17:
 474              	.L24:
 253:Core/Src/main.c ****     }
 475              		.loc 1 253 7 view .LVU159
 476 00b6 FFF7FEFF 		bl	Error_Handler
 477              	.LVL18:
 478              	.L26:
 479 00ba 00BF     		.align	2
 480              	.L25:
 481 00bc 00000000 		.word	.LANCHOR3
 482 00c0 00640040 		.word	1073767424
 483 00c4 00000000 		.word	.LANCHOR2
 484              		.cfi_endproc
 485              	.LFE134:
 487              		.section	.text.MX_TIM4_Init,"ax",%progbits
 488              		.align	1
 489              		.syntax unified
 490              		.thumb
 491              		.thumb_func
 493              	MX_TIM4_Init:
 494              	.LFB136:
 323:Core/Src/main.c **** 
 495              		.loc 1 323 1 view -0
 496              		.cfi_startproc
 497              		@ args = 0, pretend = 0, frame = 32
 498              		@ frame_needed = 0, uses_anonymous_args = 0
 499 0000 00B5     		push	{lr}
 500              	.LCFI8:
 501              		.cfi_def_cfa_offset 4
 502              		.cfi_offset 14, -4
 503 0002 89B0     		sub	sp, sp, #36
 504              	.LCFI9:
 505              		.cfi_def_cfa_offset 40
 329:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 506              		.loc 1 329 3 view .LVU161
 329:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 507              		.loc 1 329 26 is_stmt 0 view .LVU162
 508 0004 0023     		movs	r3, #0
 509 0006 0493     		str	r3, [sp, #16]
 510 0008 0593     		str	r3, [sp, #20]
 511 000a 0693     		str	r3, [sp, #24]
 512 000c 0793     		str	r3, [sp, #28]
 330:Core/Src/main.c **** 
 513              		.loc 1 330 3 is_stmt 1 view .LVU163
 330:Core/Src/main.c **** 
 514              		.loc 1 330 27 is_stmt 0 view .LVU164
 515 000e 0193     		str	r3, [sp, #4]
 516 0010 0293     		str	r3, [sp, #8]
 517 0012 0393     		str	r3, [sp, #12]
 335:Core/Src/main.c ****   htim4.Init.Prescaler = 100 - 1;
ARM GAS  /tmp/cc9u08r7.s 			page 23


 518              		.loc 1 335 3 is_stmt 1 view .LVU165
 335:Core/Src/main.c ****   htim4.Init.Prescaler = 100 - 1;
 519              		.loc 1 335 18 is_stmt 0 view .LVU166
 520 0014 1348     		ldr	r0, .L35
 521 0016 144A     		ldr	r2, .L35+4
 522 0018 0260     		str	r2, [r0]
 336:Core/Src/main.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 523              		.loc 1 336 3 is_stmt 1 view .LVU167
 336:Core/Src/main.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 524              		.loc 1 336 24 is_stmt 0 view .LVU168
 525 001a 6322     		movs	r2, #99
 526 001c 4260     		str	r2, [r0, #4]
 337:Core/Src/main.c ****   htim4.Init.Period = 1279;
 527              		.loc 1 337 3 is_stmt 1 view .LVU169
 337:Core/Src/main.c ****   htim4.Init.Period = 1279;
 528              		.loc 1 337 26 is_stmt 0 view .LVU170
 529 001e 8360     		str	r3, [r0, #8]
 338:Core/Src/main.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 530              		.loc 1 338 3 is_stmt 1 view .LVU171
 338:Core/Src/main.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 531              		.loc 1 338 21 is_stmt 0 view .LVU172
 532 0020 40F2FF42 		movw	r2, #1279
 533 0024 C260     		str	r2, [r0, #12]
 339:Core/Src/main.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 534              		.loc 1 339 3 is_stmt 1 view .LVU173
 339:Core/Src/main.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 535              		.loc 1 339 28 is_stmt 0 view .LVU174
 536 0026 0361     		str	r3, [r0, #16]
 340:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 537              		.loc 1 340 3 is_stmt 1 view .LVU175
 340:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 538              		.loc 1 340 32 is_stmt 0 view .LVU176
 539 0028 8361     		str	r3, [r0, #24]
 341:Core/Src/main.c ****   {
 540              		.loc 1 341 3 is_stmt 1 view .LVU177
 341:Core/Src/main.c ****   {
 541              		.loc 1 341 7 is_stmt 0 view .LVU178
 542 002a FFF7FEFF 		bl	HAL_TIM_Base_Init
 543              	.LVL19:
 341:Core/Src/main.c ****   {
 544              		.loc 1 341 6 view .LVU179
 545 002e 98B9     		cbnz	r0, .L32
 345:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 546              		.loc 1 345 3 is_stmt 1 view .LVU180
 345:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 547              		.loc 1 345 34 is_stmt 0 view .LVU181
 548 0030 4FF48053 		mov	r3, #4096
 549 0034 0493     		str	r3, [sp, #16]
 346:Core/Src/main.c ****   {
 550              		.loc 1 346 3 is_stmt 1 view .LVU182
 346:Core/Src/main.c ****   {
 551              		.loc 1 346 7 is_stmt 0 view .LVU183
 552 0036 04A9     		add	r1, sp, #16
 553 0038 0A48     		ldr	r0, .L35
 554 003a FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 555              	.LVL20:
 346:Core/Src/main.c ****   {
ARM GAS  /tmp/cc9u08r7.s 			page 24


 556              		.loc 1 346 6 view .LVU184
 557 003e 68B9     		cbnz	r0, .L33
 350:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 558              		.loc 1 350 3 is_stmt 1 view .LVU185
 350:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 559              		.loc 1 350 37 is_stmt 0 view .LVU186
 560 0040 2023     		movs	r3, #32
 561 0042 0193     		str	r3, [sp, #4]
 351:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 562              		.loc 1 351 3 is_stmt 1 view .LVU187
 351:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 563              		.loc 1 351 33 is_stmt 0 view .LVU188
 564 0044 0023     		movs	r3, #0
 565 0046 0393     		str	r3, [sp, #12]
 352:Core/Src/main.c ****   {
 566              		.loc 1 352 3 is_stmt 1 view .LVU189
 352:Core/Src/main.c ****   {
 567              		.loc 1 352 7 is_stmt 0 view .LVU190
 568 0048 01A9     		add	r1, sp, #4
 569 004a 0648     		ldr	r0, .L35
 570 004c FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 571              	.LVL21:
 352:Core/Src/main.c ****   {
 572              		.loc 1 352 6 view .LVU191
 573 0050 30B9     		cbnz	r0, .L34
 359:Core/Src/main.c **** 
 574              		.loc 1 359 1 view .LVU192
 575 0052 09B0     		add	sp, sp, #36
 576              	.LCFI10:
 577              		.cfi_remember_state
 578              		.cfi_def_cfa_offset 4
 579              		@ sp needed
 580 0054 5DF804FB 		ldr	pc, [sp], #4
 581              	.L32:
 582              	.LCFI11:
 583              		.cfi_restore_state
 343:Core/Src/main.c ****   }
 584              		.loc 1 343 5 is_stmt 1 view .LVU193
 585 0058 FFF7FEFF 		bl	Error_Handler
 586              	.LVL22:
 587              	.L33:
 348:Core/Src/main.c ****   }
 588              		.loc 1 348 5 view .LVU194
 589 005c FFF7FEFF 		bl	Error_Handler
 590              	.LVL23:
 591              	.L34:
 354:Core/Src/main.c ****   }
 592              		.loc 1 354 5 view .LVU195
 593 0060 FFF7FEFF 		bl	Error_Handler
 594              	.LVL24:
 595              	.L36:
 596              		.align	2
 597              	.L35:
 598 0064 00000000 		.word	.LANCHOR0
 599 0068 00080040 		.word	1073743872
 600              		.cfi_endproc
 601              	.LFE136:
ARM GAS  /tmp/cc9u08r7.s 			page 25


 603              		.section	.text.MX_TIM1_Init,"ax",%progbits
 604              		.align	1
 605              		.syntax unified
 606              		.thumb
 607              		.thumb_func
 609              	MX_TIM1_Init:
 610              	.LFB135:
 276:Core/Src/main.c **** 
 611              		.loc 1 276 1 view -0
 612              		.cfi_startproc
 613              		@ args = 0, pretend = 0, frame = 32
 614              		@ frame_needed = 0, uses_anonymous_args = 0
 615 0000 00B5     		push	{lr}
 616              	.LCFI12:
 617              		.cfi_def_cfa_offset 4
 618              		.cfi_offset 14, -4
 619 0002 89B0     		sub	sp, sp, #36
 620              	.LCFI13:
 621              		.cfi_def_cfa_offset 40
 282:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 622              		.loc 1 282 3 view .LVU197
 282:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 623              		.loc 1 282 26 is_stmt 0 view .LVU198
 624 0004 0023     		movs	r3, #0
 625 0006 0493     		str	r3, [sp, #16]
 626 0008 0593     		str	r3, [sp, #20]
 627 000a 0693     		str	r3, [sp, #24]
 628 000c 0793     		str	r3, [sp, #28]
 283:Core/Src/main.c **** 
 629              		.loc 1 283 3 is_stmt 1 view .LVU199
 283:Core/Src/main.c **** 
 630              		.loc 1 283 27 is_stmt 0 view .LVU200
 631 000e 0193     		str	r3, [sp, #4]
 632 0010 0293     		str	r3, [sp, #8]
 633 0012 0393     		str	r3, [sp, #12]
 288:Core/Src/main.c ****   htim1.Init.Prescaler = 0;
 634              		.loc 1 288 3 is_stmt 1 view .LVU201
 288:Core/Src/main.c ****   htim1.Init.Prescaler = 0;
 635              		.loc 1 288 18 is_stmt 0 view .LVU202
 636 0014 1548     		ldr	r0, .L45
 637 0016 164A     		ldr	r2, .L45+4
 638 0018 0260     		str	r2, [r0]
 289:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 639              		.loc 1 289 3 is_stmt 1 view .LVU203
 289:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 640              		.loc 1 289 24 is_stmt 0 view .LVU204
 641 001a 4360     		str	r3, [r0, #4]
 290:Core/Src/main.c ****   htim1.Init.Period = 1599;
 642              		.loc 1 290 3 is_stmt 1 view .LVU205
 290:Core/Src/main.c ****   htim1.Init.Period = 1599;
 643              		.loc 1 290 26 is_stmt 0 view .LVU206
 644 001c 8360     		str	r3, [r0, #8]
 291:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 645              		.loc 1 291 3 is_stmt 1 view .LVU207
 291:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 646              		.loc 1 291 21 is_stmt 0 view .LVU208
 647 001e 40F23F62 		movw	r2, #1599
ARM GAS  /tmp/cc9u08r7.s 			page 26


 648 0022 C260     		str	r2, [r0, #12]
 292:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
 649              		.loc 1 292 3 is_stmt 1 view .LVU209
 292:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
 650              		.loc 1 292 28 is_stmt 0 view .LVU210
 651 0024 0361     		str	r3, [r0, #16]
 293:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 652              		.loc 1 293 3 is_stmt 1 view .LVU211
 293:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 653              		.loc 1 293 32 is_stmt 0 view .LVU212
 654 0026 4361     		str	r3, [r0, #20]
 294:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 655              		.loc 1 294 3 is_stmt 1 view .LVU213
 294:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 656              		.loc 1 294 32 is_stmt 0 view .LVU214
 657 0028 8361     		str	r3, [r0, #24]
 295:Core/Src/main.c ****   {
 658              		.loc 1 295 3 is_stmt 1 view .LVU215
 295:Core/Src/main.c ****   {
 659              		.loc 1 295 7 is_stmt 0 view .LVU216
 660 002a FFF7FEFF 		bl	HAL_TIM_Base_Init
 661              	.LVL25:
 295:Core/Src/main.c ****   {
 662              		.loc 1 295 6 view .LVU217
 663 002e B0B9     		cbnz	r0, .L42
 299:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 664              		.loc 1 299 3 is_stmt 1 view .LVU218
 299:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 665              		.loc 1 299 34 is_stmt 0 view .LVU219
 666 0030 4FF48053 		mov	r3, #4096
 667 0034 0493     		str	r3, [sp, #16]
 300:Core/Src/main.c ****   {
 668              		.loc 1 300 3 is_stmt 1 view .LVU220
 300:Core/Src/main.c ****   {
 669              		.loc 1 300 7 is_stmt 0 view .LVU221
 670 0036 04A9     		add	r1, sp, #16
 671 0038 0C48     		ldr	r0, .L45
 672 003a FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 673              	.LVL26:
 300:Core/Src/main.c ****   {
 674              		.loc 1 300 6 view .LVU222
 675 003e 80B9     		cbnz	r0, .L43
 304:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_UPDATE;
 676              		.loc 1 304 3 is_stmt 1 view .LVU223
 304:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_UPDATE;
 677              		.loc 1 304 37 is_stmt 0 view .LVU224
 678 0040 2023     		movs	r3, #32
 679 0042 0193     		str	r3, [sp, #4]
 305:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 680              		.loc 1 305 3 is_stmt 1 view .LVU225
 305:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 681              		.loc 1 305 38 is_stmt 0 view .LVU226
 682 0044 4FF40013 		mov	r3, #2097152
 683 0048 0293     		str	r3, [sp, #8]
 306:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 684              		.loc 1 306 3 is_stmt 1 view .LVU227
 306:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
ARM GAS  /tmp/cc9u08r7.s 			page 27


 685              		.loc 1 306 33 is_stmt 0 view .LVU228
 686 004a 0023     		movs	r3, #0
 687 004c 0393     		str	r3, [sp, #12]
 307:Core/Src/main.c ****   {
 688              		.loc 1 307 3 is_stmt 1 view .LVU229
 307:Core/Src/main.c ****   {
 689              		.loc 1 307 7 is_stmt 0 view .LVU230
 690 004e 01A9     		add	r1, sp, #4
 691 0050 0648     		ldr	r0, .L45
 692 0052 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 693              	.LVL27:
 307:Core/Src/main.c ****   {
 694              		.loc 1 307 6 view .LVU231
 695 0056 30B9     		cbnz	r0, .L44
 315:Core/Src/main.c **** 
 696              		.loc 1 315 1 view .LVU232
 697 0058 09B0     		add	sp, sp, #36
 698              	.LCFI14:
 699              		.cfi_remember_state
 700              		.cfi_def_cfa_offset 4
 701              		@ sp needed
 702 005a 5DF804FB 		ldr	pc, [sp], #4
 703              	.L42:
 704              	.LCFI15:
 705              		.cfi_restore_state
 297:Core/Src/main.c ****   }
 706              		.loc 1 297 5 is_stmt 1 view .LVU233
 707 005e FFF7FEFF 		bl	Error_Handler
 708              	.LVL28:
 709              	.L43:
 302:Core/Src/main.c ****   }
 710              		.loc 1 302 5 view .LVU234
 711 0062 FFF7FEFF 		bl	Error_Handler
 712              	.LVL29:
 713              	.L44:
 309:Core/Src/main.c ****   }
 714              		.loc 1 309 5 view .LVU235
 715 0066 FFF7FEFF 		bl	Error_Handler
 716              	.LVL30:
 717              	.L46:
 718 006a 00BF     		.align	2
 719              	.L45:
 720 006c 00000000 		.word	.LANCHOR4
 721 0070 002C0140 		.word	1073818624
 722              		.cfi_endproc
 723              	.LFE135:
 725              		.section	.text.SystemClock_Config,"ax",%progbits
 726              		.align	1
 727              		.global	SystemClock_Config
 728              		.syntax unified
 729              		.thumb
 730              		.thumb_func
 732              	SystemClock_Config:
 733              	.LFB133:
 146:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 734              		.loc 1 146 1 view -0
 735              		.cfi_startproc
ARM GAS  /tmp/cc9u08r7.s 			page 28


 736              		@ args = 0, pretend = 0, frame = 80
 737              		@ frame_needed = 0, uses_anonymous_args = 0
 738 0000 00B5     		push	{lr}
 739              	.LCFI16:
 740              		.cfi_def_cfa_offset 4
 741              		.cfi_offset 14, -4
 742 0002 95B0     		sub	sp, sp, #84
 743              	.LCFI17:
 744              		.cfi_def_cfa_offset 88
 147:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 745              		.loc 1 147 3 view .LVU237
 147:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 746              		.loc 1 147 22 is_stmt 0 view .LVU238
 747 0004 3822     		movs	r2, #56
 748 0006 0021     		movs	r1, #0
 749 0008 06A8     		add	r0, sp, #24
 750 000a FFF7FEFF 		bl	memset
 751              	.LVL31:
 148:Core/Src/main.c **** 
 752              		.loc 1 148 3 is_stmt 1 view .LVU239
 148:Core/Src/main.c **** 
 753              		.loc 1 148 22 is_stmt 0 view .LVU240
 754 000e 0023     		movs	r3, #0
 755 0010 0193     		str	r3, [sp, #4]
 756 0012 0293     		str	r3, [sp, #8]
 757 0014 0393     		str	r3, [sp, #12]
 758 0016 0493     		str	r3, [sp, #16]
 759 0018 0593     		str	r3, [sp, #20]
 152:Core/Src/main.c **** 
 760              		.loc 1 152 3 is_stmt 1 view .LVU241
 761 001a 4FF40070 		mov	r0, #512
 762 001e FFF7FEFF 		bl	HAL_PWREx_ControlVoltageScaling
 763              	.LVL32:
 157:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 764              		.loc 1 157 3 view .LVU242
 157:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 765              		.loc 1 157 36 is_stmt 0 view .LVU243
 766 0022 0223     		movs	r3, #2
 767 0024 0693     		str	r3, [sp, #24]
 158:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 768              		.loc 1 158 3 is_stmt 1 view .LVU244
 158:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 769              		.loc 1 158 30 is_stmt 0 view .LVU245
 770 0026 4FF48072 		mov	r2, #256
 771 002a 0992     		str	r2, [sp, #36]
 159:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 772              		.loc 1 159 3 is_stmt 1 view .LVU246
 159:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 773              		.loc 1 159 41 is_stmt 0 view .LVU247
 774 002c 4022     		movs	r2, #64
 775 002e 0A92     		str	r2, [sp, #40]
 160:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 776              		.loc 1 160 3 is_stmt 1 view .LVU248
 160:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 777              		.loc 1 160 34 is_stmt 0 view .LVU249
 778 0030 0D93     		str	r3, [sp, #52]
 161:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
ARM GAS  /tmp/cc9u08r7.s 			page 29


 779              		.loc 1 161 3 is_stmt 1 view .LVU250
 161:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 780              		.loc 1 161 35 is_stmt 0 view .LVU251
 781 0032 0E93     		str	r3, [sp, #56]
 162:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 10;
 782              		.loc 1 162 3 is_stmt 1 view .LVU252
 162:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 10;
 783              		.loc 1 162 30 is_stmt 0 view .LVU253
 784 0034 0122     		movs	r2, #1
 785 0036 0F92     		str	r2, [sp, #60]
 163:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 786              		.loc 1 163 3 is_stmt 1 view .LVU254
 163:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 787              		.loc 1 163 30 is_stmt 0 view .LVU255
 788 0038 0A22     		movs	r2, #10
 789 003a 1092     		str	r2, [sp, #64]
 164:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV8;
 790              		.loc 1 164 3 is_stmt 1 view .LVU256
 164:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV8;
 791              		.loc 1 164 30 is_stmt 0 view .LVU257
 792 003c 1193     		str	r3, [sp, #68]
 165:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 793              		.loc 1 165 3 is_stmt 1 view .LVU258
 165:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 794              		.loc 1 165 30 is_stmt 0 view .LVU259
 795 003e 0822     		movs	r2, #8
 796 0040 1292     		str	r2, [sp, #72]
 166:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 797              		.loc 1 166 3 is_stmt 1 view .LVU260
 166:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 798              		.loc 1 166 30 is_stmt 0 view .LVU261
 799 0042 1393     		str	r3, [sp, #76]
 167:Core/Src/main.c ****   {
 800              		.loc 1 167 3 is_stmt 1 view .LVU262
 167:Core/Src/main.c ****   {
 801              		.loc 1 167 7 is_stmt 0 view .LVU263
 802 0044 06A8     		add	r0, sp, #24
 803 0046 FFF7FEFF 		bl	HAL_RCC_OscConfig
 804              	.LVL33:
 167:Core/Src/main.c ****   {
 805              		.loc 1 167 6 view .LVU264
 806 004a 70B9     		cbnz	r0, .L51
 174:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 807              		.loc 1 174 3 is_stmt 1 view .LVU265
 174:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 808              		.loc 1 174 31 is_stmt 0 view .LVU266
 809 004c 0F23     		movs	r3, #15
 810 004e 0193     		str	r3, [sp, #4]
 176:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 811              		.loc 1 176 3 is_stmt 1 view .LVU267
 176:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 812              		.loc 1 176 34 is_stmt 0 view .LVU268
 813 0050 0123     		movs	r3, #1
 814 0052 0293     		str	r3, [sp, #8]
 177:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 815              		.loc 1 177 3 is_stmt 1 view .LVU269
 177:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
ARM GAS  /tmp/cc9u08r7.s 			page 30


 816              		.loc 1 177 35 is_stmt 0 view .LVU270
 817 0054 0021     		movs	r1, #0
 818 0056 0391     		str	r1, [sp, #12]
 178:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 819              		.loc 1 178 3 is_stmt 1 view .LVU271
 178:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 820              		.loc 1 178 36 is_stmt 0 view .LVU272
 821 0058 0491     		str	r1, [sp, #16]
 179:Core/Src/main.c **** 
 822              		.loc 1 179 3 is_stmt 1 view .LVU273
 179:Core/Src/main.c **** 
 823              		.loc 1 179 36 is_stmt 0 view .LVU274
 824 005a 0591     		str	r1, [sp, #20]
 181:Core/Src/main.c ****   {
 825              		.loc 1 181 3 is_stmt 1 view .LVU275
 181:Core/Src/main.c ****   {
 826              		.loc 1 181 7 is_stmt 0 view .LVU276
 827 005c 01A8     		add	r0, sp, #4
 828 005e FFF7FEFF 		bl	HAL_RCC_ClockConfig
 829              	.LVL34:
 181:Core/Src/main.c ****   {
 830              		.loc 1 181 6 view .LVU277
 831 0062 20B9     		cbnz	r0, .L52
 185:Core/Src/main.c **** 
 832              		.loc 1 185 1 view .LVU278
 833 0064 15B0     		add	sp, sp, #84
 834              	.LCFI18:
 835              		.cfi_remember_state
 836              		.cfi_def_cfa_offset 4
 837              		@ sp needed
 838 0066 5DF804FB 		ldr	pc, [sp], #4
 839              	.L51:
 840              	.LCFI19:
 841              		.cfi_restore_state
 169:Core/Src/main.c ****   }
 842              		.loc 1 169 5 is_stmt 1 view .LVU279
 843 006a FFF7FEFF 		bl	Error_Handler
 844              	.LVL35:
 845              	.L52:
 183:Core/Src/main.c ****   }
 846              		.loc 1 183 5 view .LVU280
 847 006e FFF7FEFF 		bl	Error_Handler
 848              	.LVL36:
 849              		.cfi_endproc
 850              	.LFE133:
 852              		.section	.text.main,"ax",%progbits
 853              		.align	1
 854              		.global	main
 855              		.syntax unified
 856              		.thumb
 857              		.thumb_func
 859              	main:
 860              	.LFB132:
  72:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 861              		.loc 1 72 1 view -0
 862              		.cfi_startproc
 863              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/cc9u08r7.s 			page 31


 864              		@ frame_needed = 0, uses_anonymous_args = 0
 865 0000 38B5     		push	{r3, r4, r5, lr}
 866              	.LCFI20:
 867              		.cfi_def_cfa_offset 16
 868              		.cfi_offset 3, -16
 869              		.cfi_offset 4, -12
 870              		.cfi_offset 5, -8
 871              		.cfi_offset 14, -4
  79:Core/Src/main.c **** 
 872              		.loc 1 79 3 view .LVU282
 873 0002 FFF7FEFF 		bl	HAL_Init
 874              	.LVL37:
  85:Core/Src/main.c **** 
 875              		.loc 1 85 3 view .LVU283
 876 0006 FFF7FEFF 		bl	SystemClock_Config
 877              	.LVL38:
  91:Core/Src/main.c ****   MX_FDCAN1_Init();
 878              		.loc 1 91 3 view .LVU284
 879 000a FFF7FEFF 		bl	MX_GPIO_Init
 880              	.LVL39:
  92:Core/Src/main.c ****   MX_TIM4_Init();
 881              		.loc 1 92 3 view .LVU285
 882 000e FFF7FEFF 		bl	MX_FDCAN1_Init
 883              	.LVL40:
  93:Core/Src/main.c ****   MX_TIM1_Init();
 884              		.loc 1 93 3 view .LVU286
 885 0012 FFF7FEFF 		bl	MX_TIM4_Init
 886              	.LVL41:
  94:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 887              		.loc 1 94 3 view .LVU287
 888 0016 FFF7FEFF 		bl	MX_TIM1_Init
 889              	.LVL42:
  98:Core/Src/main.c **** 
 890              		.loc 1 98 3 view .LVU288
 101:Core/Src/main.c ****   HAL_TIM_Base_Start_IT(&htim4);
 891              		.loc 1 101 3 view .LVU289
 892 001a 2448     		ldr	r0, .L56
 893 001c FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 894              	.LVL43:
 102:Core/Src/main.c **** 
 895              		.loc 1 102 3 view .LVU290
 896 0020 2348     		ldr	r0, .L56+4
 897 0022 FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 898              	.LVL44:
 899              	.L54:
 109:Core/Src/main.c ****   {
 900              		.loc 1 109 3 discriminator 1 view .LVU291
 114:Core/Src/main.c **** 	digital_word = digital_word |  HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13); 	//PB6, J8
 901              		.loc 1 114 2 discriminator 1 view .LVU292
 115:Core/Src/main.c **** 	digital_word = digital_word | (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_14)) <<1; 		//PB5, J5
 902              		.loc 1 115 2 discriminator 1 view .LVU293
 115:Core/Src/main.c **** 	digital_word = digital_word | (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_14)) <<1; 		//PB5, J5
 903              		.loc 1 115 33 is_stmt 0 discriminator 1 view .LVU294
 904 0026 234D     		ldr	r5, .L56+8
 905 0028 4FF40051 		mov	r1, #8192
 906 002c 2846     		mov	r0, r5
 907 002e FFF7FEFF 		bl	HAL_GPIO_ReadPin
ARM GAS  /tmp/cc9u08r7.s 			page 32


 908              	.LVL45:
 909 0032 0446     		mov	r4, r0
 910              	.LVL46:
 116:Core/Src/main.c **** 	digital_word = digital_word | (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_15)) <<2; 	//PB4, J13
 911              		.loc 1 116 2 is_stmt 1 discriminator 1 view .LVU295
 116:Core/Src/main.c **** 	digital_word = digital_word | (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_15)) <<2; 	//PB4, J13
 912              		.loc 1 116 33 is_stmt 0 discriminator 1 view .LVU296
 913 0034 4FF48041 		mov	r1, #16384
 914 0038 2846     		mov	r0, r5
 915 003a FFF7FEFF 		bl	HAL_GPIO_ReadPin
 916              	.LVL47:
 116:Core/Src/main.c **** 	digital_word = digital_word | (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_15)) <<2; 	//PB4, J13
 917              		.loc 1 116 30 discriminator 1 view .LVU297
 918 003e 44EA4004 		orr	r4, r4, r0, lsl #1
 919              	.LVL48:
 116:Core/Src/main.c **** 	digital_word = digital_word | (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_15)) <<2; 	//PB4, J13
 920              		.loc 1 116 30 discriminator 1 view .LVU298
 921 0042 24B2     		sxth	r4, r4
 922              	.LVL49:
 117:Core/Src/main.c **** 	digital_word = digital_word | (HAL_GPIO_ReadPin(GPIOF, GPIO_PIN_1)) <<3; 	//PB3, J11
 923              		.loc 1 117 2 is_stmt 1 discriminator 1 view .LVU299
 117:Core/Src/main.c **** 	digital_word = digital_word | (HAL_GPIO_ReadPin(GPIOF, GPIO_PIN_1)) <<3; 	//PB3, J11
 924              		.loc 1 117 33 is_stmt 0 discriminator 1 view .LVU300
 925 0044 4FF40041 		mov	r1, #32768
 926 0048 2846     		mov	r0, r5
 927 004a FFF7FEFF 		bl	HAL_GPIO_ReadPin
 928              	.LVL50:
 117:Core/Src/main.c **** 	digital_word = digital_word | (HAL_GPIO_ReadPin(GPIOF, GPIO_PIN_1)) <<3; 	//PB3, J11
 929              		.loc 1 117 30 discriminator 1 view .LVU301
 930 004e 44EA8004 		orr	r4, r4, r0, lsl #2
 931              	.LVL51:
 117:Core/Src/main.c **** 	digital_word = digital_word | (HAL_GPIO_ReadPin(GPIOF, GPIO_PIN_1)) <<3; 	//PB3, J11
 932              		.loc 1 117 30 discriminator 1 view .LVU302
 933 0052 24B2     		sxth	r4, r4
 934              	.LVL52:
 118:Core/Src/main.c **** 	digital_word = digital_word | (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0)) <<4; 	//PB2, J9
 935              		.loc 1 118 2 is_stmt 1 discriminator 1 view .LVU303
 118:Core/Src/main.c **** 	digital_word = digital_word | (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0)) <<4; 	//PB2, J9
 936              		.loc 1 118 33 is_stmt 0 discriminator 1 view .LVU304
 937 0054 0221     		movs	r1, #2
 938 0056 1848     		ldr	r0, .L56+12
 939 0058 FFF7FEFF 		bl	HAL_GPIO_ReadPin
 940              	.LVL53:
 118:Core/Src/main.c **** 	digital_word = digital_word | (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0)) <<4; 	//PB2, J9
 941              		.loc 1 118 30 discriminator 1 view .LVU305
 942 005c 44EAC004 		orr	r4, r4, r0, lsl #3
 943              	.LVL54:
 118:Core/Src/main.c **** 	digital_word = digital_word | (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0)) <<4; 	//PB2, J9
 944              		.loc 1 118 30 discriminator 1 view .LVU306
 945 0060 24B2     		sxth	r4, r4
 946              	.LVL55:
 119:Core/Src/main.c **** 	digital_word = digital_word | (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_1)) <<5; 	//PB1, J7
 947              		.loc 1 119 2 is_stmt 1 discriminator 1 view .LVU307
 119:Core/Src/main.c **** 	digital_word = digital_word | (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_1)) <<5; 	//PB1, J7
 948              		.loc 1 119 33 is_stmt 0 discriminator 1 view .LVU308
 949 0062 0121     		movs	r1, #1
 950 0064 4FF09040 		mov	r0, #1207959552
ARM GAS  /tmp/cc9u08r7.s 			page 33


 951 0068 FFF7FEFF 		bl	HAL_GPIO_ReadPin
 952              	.LVL56:
 119:Core/Src/main.c **** 	digital_word = digital_word | (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_1)) <<5; 	//PB1, J7
 953              		.loc 1 119 30 discriminator 1 view .LVU309
 954 006c 44EA0014 		orr	r4, r4, r0, lsl #4
 955              	.LVL57:
 119:Core/Src/main.c **** 	digital_word = digital_word | (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_1)) <<5; 	//PB1, J7
 956              		.loc 1 119 30 discriminator 1 view .LVU310
 957 0070 24B2     		sxth	r4, r4
 958              	.LVL58:
 120:Core/Src/main.c **** 	digital_word = digital_word | (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_7)) <<6; 	//PB9, J12
 959              		.loc 1 120 2 is_stmt 1 discriminator 1 view .LVU311
 120:Core/Src/main.c **** 	digital_word = digital_word | (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_7)) <<6; 	//PB9, J12
 960              		.loc 1 120 33 is_stmt 0 discriminator 1 view .LVU312
 961 0072 0221     		movs	r1, #2
 962 0074 4FF09040 		mov	r0, #1207959552
 963 0078 FFF7FEFF 		bl	HAL_GPIO_ReadPin
 964              	.LVL59:
 120:Core/Src/main.c **** 	digital_word = digital_word | (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_7)) <<6; 	//PB9, J12
 965              		.loc 1 120 30 discriminator 1 view .LVU313
 966 007c 44EA4014 		orr	r4, r4, r0, lsl #5
 967              	.LVL60:
 120:Core/Src/main.c **** 	digital_word = digital_word | (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_7)) <<6; 	//PB9, J12
 968              		.loc 1 120 30 discriminator 1 view .LVU314
 969 0080 24B2     		sxth	r4, r4
 970              	.LVL61:
 121:Core/Src/main.c **** 	digital_word = digital_word | (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_0)) <<7; 	//PB8, J10
 971              		.loc 1 121 2 is_stmt 1 discriminator 1 view .LVU315
 121:Core/Src/main.c **** 	digital_word = digital_word | (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_0)) <<7; 	//PB8, J10
 972              		.loc 1 121 33 is_stmt 0 discriminator 1 view .LVU316
 973 0082 8021     		movs	r1, #128
 974 0084 4FF09040 		mov	r0, #1207959552
 975 0088 FFF7FEFF 		bl	HAL_GPIO_ReadPin
 976              	.LVL62:
 121:Core/Src/main.c **** 	digital_word = digital_word | (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_0)) <<7; 	//PB8, J10
 977              		.loc 1 121 30 discriminator 1 view .LVU317
 978 008c 44EA8014 		orr	r4, r4, r0, lsl #6
 979              	.LVL63:
 121:Core/Src/main.c **** 	digital_word = digital_word | (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_0)) <<7; 	//PB8, J10
 980              		.loc 1 121 30 discriminator 1 view .LVU318
 981 0090 24B2     		sxth	r4, r4
 982              	.LVL64:
 122:Core/Src/main.c **** 
 983              		.loc 1 122 2 is_stmt 1 discriminator 1 view .LVU319
 122:Core/Src/main.c **** 
 984              		.loc 1 122 33 is_stmt 0 discriminator 1 view .LVU320
 985 0092 0121     		movs	r1, #1
 986 0094 0948     		ldr	r0, .L56+16
 987 0096 FFF7FEFF 		bl	HAL_GPIO_ReadPin
 988              	.LVL65:
 122:Core/Src/main.c **** 
 989              		.loc 1 122 30 discriminator 1 view .LVU321
 990 009a 44EAC014 		orr	r4, r4, r0, lsl #7
 991              	.LVL66:
 129:Core/Src/main.c **** 	TxData[5] = 0x00;
 992              		.loc 1 129 2 is_stmt 1 discriminator 1 view .LVU322
 129:Core/Src/main.c **** 	TxData[5] = 0x00;
ARM GAS  /tmp/cc9u08r7.s 			page 34


 993              		.loc 1 129 12 is_stmt 0 discriminator 1 view .LVU323
 994 009e 084B     		ldr	r3, .L56+20
 995 00a0 1C71     		strb	r4, [r3, #4]
 130:Core/Src/main.c **** 	TxData[6] = 0x00;
 996              		.loc 1 130 2 is_stmt 1 discriminator 1 view .LVU324
 130:Core/Src/main.c **** 	TxData[6] = 0x00;
 997              		.loc 1 130 12 is_stmt 0 discriminator 1 view .LVU325
 998 00a2 0022     		movs	r2, #0
 999 00a4 5A71     		strb	r2, [r3, #5]
 131:Core/Src/main.c **** 	TxData[7] = 0x00;
 1000              		.loc 1 131 2 is_stmt 1 discriminator 1 view .LVU326
 131:Core/Src/main.c **** 	TxData[7] = 0x00;
 1001              		.loc 1 131 12 is_stmt 0 discriminator 1 view .LVU327
 1002 00a6 9A71     		strb	r2, [r3, #6]
 132:Core/Src/main.c **** 
 1003              		.loc 1 132 2 is_stmt 1 discriminator 1 view .LVU328
 132:Core/Src/main.c **** 
 1004              		.loc 1 132 12 is_stmt 0 discriminator 1 view .LVU329
 1005 00a8 DA71     		strb	r2, [r3, #7]
 109:Core/Src/main.c ****   {
 1006              		.loc 1 109 9 is_stmt 1 discriminator 1 view .LVU330
 1007 00aa BCE7     		b	.L54
 1008              	.L57:
 1009              		.align	2
 1010              	.L56:
 1011 00ac 00000000 		.word	.LANCHOR4
 1012 00b0 00000000 		.word	.LANCHOR0
 1013 00b4 00080048 		.word	1207961600
 1014 00b8 00140048 		.word	1207964672
 1015 00bc 00040048 		.word	1207960576
 1016 00c0 00000000 		.word	.LANCHOR1
 1017              		.cfi_endproc
 1018              	.LFE132:
 1020              		.global	TxData
 1021              		.global	TxHeader
 1022              		.global	htim4
 1023              		.global	htim1
 1024              		.global	hfdcan1
 1025              		.section	.bss.TxData,"aw",%nobits
 1026              		.align	2
 1027              		.set	.LANCHOR1,. + 0
 1030              	TxData:
 1031 0000 00000000 		.space	8
 1031      00000000 
 1032              		.section	.bss.TxHeader,"aw",%nobits
 1033              		.align	2
 1034              		.set	.LANCHOR2,. + 0
 1037              	TxHeader:
 1038 0000 00000000 		.space	36
 1038      00000000 
 1038      00000000 
 1038      00000000 
 1038      00000000 
 1039              		.section	.bss.hfdcan1,"aw",%nobits
 1040              		.align	2
 1041              		.set	.LANCHOR3,. + 0
 1044              	hfdcan1:
ARM GAS  /tmp/cc9u08r7.s 			page 35


 1045 0000 00000000 		.space	100
 1045      00000000 
 1045      00000000 
 1045      00000000 
 1045      00000000 
 1046              		.section	.bss.htim1,"aw",%nobits
 1047              		.align	2
 1048              		.set	.LANCHOR4,. + 0
 1051              	htim1:
 1052 0000 00000000 		.space	76
 1052      00000000 
 1052      00000000 
 1052      00000000 
 1052      00000000 
 1053              		.section	.bss.htim4,"aw",%nobits
 1054              		.align	2
 1055              		.set	.LANCHOR0,. + 0
 1058              	htim4:
 1059 0000 00000000 		.space	76
 1059      00000000 
 1059      00000000 
 1059      00000000 
 1059      00000000 
 1060              		.text
 1061              	.Letext0:
 1062              		.file 3 "/home/dev/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/machine/_default_types.h"
 1063              		.file 4 "/home/dev/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/_stdint.h"
 1064              		.file 5 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g431xx.h"
 1065              		.file 6 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g4xx.h"
 1066              		.file 7 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_def.h"
 1067              		.file 8 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_rcc.h"
 1068              		.file 9 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_gpio.h"
 1069              		.file 10 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_dma.h"
 1070              		.file 11 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_fdcan.h"
 1071              		.file 12 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_tim.h"
 1072              		.file 13 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_tim_ex.h"
 1073              		.file 14 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_pwr_ex.h"
 1074              		.file 15 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal.h"
 1075              		.file 16 "<built-in>"
ARM GAS  /tmp/cc9u08r7.s 			page 36


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
     /tmp/cc9u08r7.s:20     .text.MX_GPIO_Init:0000000000000000 $t
     /tmp/cc9u08r7.s:25     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
     /tmp/cc9u08r7.s:174    .text.MX_GPIO_Init:00000000000000a0 $d
     /tmp/cc9u08r7.s:182    .text.HAL_TIM_PeriodElapsedCallback:0000000000000000 $t
     /tmp/cc9u08r7.s:188    .text.HAL_TIM_PeriodElapsedCallback:0000000000000000 HAL_TIM_PeriodElapsedCallback
     /tmp/cc9u08r7.s:227    .text.HAL_TIM_PeriodElapsedCallback:0000000000000018 $d
     /tmp/cc9u08r7.s:235    .text.Error_Handler:0000000000000000 $t
     /tmp/cc9u08r7.s:241    .text.Error_Handler:0000000000000000 Error_Handler
     /tmp/cc9u08r7.s:273    .text.MX_FDCAN1_Init:0000000000000000 $t
     /tmp/cc9u08r7.s:278    .text.MX_FDCAN1_Init:0000000000000000 MX_FDCAN1_Init
     /tmp/cc9u08r7.s:481    .text.MX_FDCAN1_Init:00000000000000bc $d
     /tmp/cc9u08r7.s:488    .text.MX_TIM4_Init:0000000000000000 $t
     /tmp/cc9u08r7.s:493    .text.MX_TIM4_Init:0000000000000000 MX_TIM4_Init
     /tmp/cc9u08r7.s:598    .text.MX_TIM4_Init:0000000000000064 $d
     /tmp/cc9u08r7.s:604    .text.MX_TIM1_Init:0000000000000000 $t
     /tmp/cc9u08r7.s:609    .text.MX_TIM1_Init:0000000000000000 MX_TIM1_Init
     /tmp/cc9u08r7.s:720    .text.MX_TIM1_Init:000000000000006c $d
     /tmp/cc9u08r7.s:726    .text.SystemClock_Config:0000000000000000 $t
     /tmp/cc9u08r7.s:732    .text.SystemClock_Config:0000000000000000 SystemClock_Config
     /tmp/cc9u08r7.s:853    .text.main:0000000000000000 $t
     /tmp/cc9u08r7.s:859    .text.main:0000000000000000 main
     /tmp/cc9u08r7.s:1011   .text.main:00000000000000ac $d
     /tmp/cc9u08r7.s:1030   .bss.TxData:0000000000000000 TxData
     /tmp/cc9u08r7.s:1037   .bss.TxHeader:0000000000000000 TxHeader
     /tmp/cc9u08r7.s:1058   .bss.htim4:0000000000000000 htim4
     /tmp/cc9u08r7.s:1051   .bss.htim1:0000000000000000 htim1
     /tmp/cc9u08r7.s:1044   .bss.hfdcan1:0000000000000000 hfdcan1
     /tmp/cc9u08r7.s:1026   .bss.TxData:0000000000000000 $d
     /tmp/cc9u08r7.s:1033   .bss.TxHeader:0000000000000000 $d
     /tmp/cc9u08r7.s:1040   .bss.hfdcan1:0000000000000000 $d
     /tmp/cc9u08r7.s:1047   .bss.htim1:0000000000000000 $d
     /tmp/cc9u08r7.s:1054   .bss.htim4:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_FDCAN_AddMessageToTxFifoQ
HAL_FDCAN_Init
HAL_FDCAN_ConfigFilter
HAL_FDCAN_ConfigGlobalFilter
HAL_FDCAN_Start
HAL_FDCAN_ActivateNotification
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIMEx_MasterConfigSynchronization
memset
HAL_PWREx_ControlVoltageScaling
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
HAL_TIM_Base_Start_IT
HAL_GPIO_ReadPin
