--- verilog_synth
+++ uhdm_synth
@@ -1,6 +1,6 @@
 /* Generated by Yosys 0.55+46 (git sha1 aa1daa702, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3) */
-(* dynports =  1  *)
 (* top =  1  *)
+(* dynports =  1  *)
 (* src = "dut.sv:1.1-32.10" *)
 module mul_signed_async(clk, rst, en, a, b, p);
 wire _000_;
@@ -316,26 +316,28 @@
 (* force_downto = 32'd1 *)
 (* src = "/home/alain/uhdm2rtlil/out/current/bin/../share/yosys/techmap.v:270.26-270.27" *)
 wire [13:0] _292_;
-(* src = "dut.sv:7.31-7.32" *)
+(* src = "dut.sv:1.40-1.41" *)
 input [7:0] a;
 wire [7:0] a;
+(* \reg  = 32'd1 *)
 (* src = "dut.sv:11.24-11.29" *)
 wire [7:0] a_reg;
-(* src = "dut.sv:8.31-8.32" *)
+(* src = "dut.sv:1.43-1.44" *)
 input [5:0] b;
 wire [5:0] b;
+(* \reg  = 32'd1 *)
 (* src = "dut.sv:12.24-12.29" *)
 wire [5:0] b_reg;
-(* src = "dut.sv:6.23-6.26" *)
+(* src = "dut.sv:1.26-1.29" *)
 input clk;
 wire clk;
-(* src = "dut.sv:6.33-6.35" *)
+(* src = "dut.sv:1.36-1.38" *)
 input en;
 wire en;
-(* src = "dut.sv:9.33-9.34" *)
+(* src = "dut.sv:1.46-1.47" *)
 output [13:0] p;
 wire [13:0] p;
-(* src = "dut.sv:6.28-6.31" *)
+(* src = "dut.sv:1.31-1.34" *)
 input rst;
 wire rst;
 \$_OR_  _293_ (
@@ -1834,230 +1836,286 @@
 .B(_120_),
 .Y(_122_)
 );
+(* \"has_async_reset"  = 32'd1 *)
+(* \always_ff  = 32'd1 *)
 (* src = "dut.sv:18.5-30.8" *)
-\$_DFFE_PP0P_  \a_reg_reg[1]  /* _593_ */ (
-.C(clk),
-.D(a[1]),
-.E(en),
-.Q(a_reg[1]),
-.R(rst)
-);
-(* src = "dut.sv:18.5-30.8" *)
-\$_DFFE_PP0P_  \a_reg_reg[2]  /* _594_ */ (
-.C(clk),
-.D(a[2]),
-.E(en),
-.Q(a_reg[2]),
-.R(rst)
-);
-(* src = "dut.sv:18.5-30.8" *)
-\$_DFFE_PP0P_  \a_reg_reg[3]  /* _595_ */ (
-.C(clk),
-.D(a[3]),
-.E(en),
-.Q(a_reg[3]),
-.R(rst)
-);
-(* src = "dut.sv:18.5-30.8" *)
-\$_DFFE_PP0P_  \a_reg_reg[4]  /* _596_ */ (
-.C(clk),
-.D(a[4]),
-.E(en),
-.Q(a_reg[4]),
-.R(rst)
-);
-(* src = "dut.sv:18.5-30.8" *)
-\$_DFFE_PP0P_  \a_reg_reg[5]  /* _597_ */ (
-.C(clk),
-.D(a[5]),
-.E(en),
-.Q(a_reg[5]),
-.R(rst)
-);
-(* src = "dut.sv:18.5-30.8" *)
-\$_DFFE_PP0P_  \a_reg_reg[6]  /* _598_ */ (
-.C(clk),
-.D(a[6]),
-.E(en),
-.Q(a_reg[6]),
-.R(rst)
-);
-(* src = "dut.sv:18.5-30.8" *)
-\$_DFFE_PP0P_  \a_reg_reg[7]  /* _599_ */ (
-.C(clk),
-.D(a[7]),
-.E(en),
-.Q(a_reg[7]),
-.R(rst)
-);
-(* src = "dut.sv:18.5-30.8" *)
-\$_DFFE_PP0P_  \b_reg_reg[0]  /* _600_ */ (
-.C(clk),
-.D(b[0]),
-.E(en),
-.Q(b_reg[0]),
-.R(rst)
-);
-(* src = "dut.sv:18.5-30.8" *)
-\$_DFFE_PP0P_  \b_reg_reg[1]  /* _601_ */ (
+\$_DFFE_PP0P_  \b_reg_reg[1]  /* _593_ */ (
 .C(clk),
 .D(b[1]),
 .E(en),
 .Q(b_reg[1]),
 .R(rst)
 );
+(* \"has_async_reset"  = 32'd1 *)
+(* \always_ff  = 32'd1 *)
 (* src = "dut.sv:18.5-30.8" *)
-\$_DFFE_PP0P_  \b_reg_reg[2]  /* _602_ */ (
+\$_DFFE_PP0P_  \b_reg_reg[2]  /* _594_ */ (
 .C(clk),
 .D(b[2]),
 .E(en),
 .Q(b_reg[2]),
 .R(rst)
 );
+(* \"has_async_reset"  = 32'd1 *)
+(* \always_ff  = 32'd1 *)
 (* src = "dut.sv:18.5-30.8" *)
-\$_DFFE_PP0P_  \b_reg_reg[3]  /* _603_ */ (
+\$_DFFE_PP0P_  \b_reg_reg[3]  /* _595_ */ (
 .C(clk),
 .D(b[3]),
 .E(en),
 .Q(b_reg[3]),
 .R(rst)
 );
+(* \"has_async_reset"  = 32'd1 *)
+(* \always_ff  = 32'd1 *)
 (* src = "dut.sv:18.5-30.8" *)
-\$_DFFE_PP0P_  \b_reg_reg[4]  /* _604_ */ (
+\$_DFFE_PP0P_  \b_reg_reg[4]  /* _596_ */ (
 .C(clk),
 .D(b[4]),
 .E(en),
 .Q(b_reg[4]),
 .R(rst)
 );
+(* \"has_async_reset"  = 32'd1 *)
+(* \always_ff  = 32'd1 *)
 (* src = "dut.sv:18.5-30.8" *)
-\$_DFFE_PP0P_  \b_reg_reg[5]  /* _605_ */ (
+\$_DFFE_PP0P_  \b_reg_reg[5]  /* _597_ */ (
 .C(clk),
 .D(b[5]),
 .E(en),
 .Q(b_reg[5]),
 .R(rst)
 );
+(* \"has_async_reset"  = 32'd1 *)
+(* \always_ff  = 32'd1 *)
 (* src = "dut.sv:18.5-30.8" *)
-\$_DFFE_PP0P_  \p_reg[0]  /* _606_ */ (
+\$_DFFE_PP0P_  \p_reg[0]  /* _598_ */ (
 .C(clk),
 .D(_286_[0]),
 .E(en),
 .Q(p[0]),
 .R(rst)
 );
+(* \"has_async_reset"  = 32'd1 *)
+(* \always_ff  = 32'd1 *)
 (* src = "dut.sv:18.5-30.8" *)
-\$_DFFE_PP0P_  \p_reg[1]  /* _607_ */ (
+\$_DFFE_PP0P_  \p_reg[1]  /* _599_ */ (
 .C(clk),
 .D(_287_[1]),
 .E(en),
 .Q(p[1]),
 .R(rst)
 );
+(* \"has_async_reset"  = 32'd1 *)
+(* \always_ff  = 32'd1 *)
 (* src = "dut.sv:18.5-30.8" *)
-\$_DFFE_PP0P_  \p_reg[2]  /* _608_ */ (
+\$_DFFE_PP0P_  \p_reg[2]  /* _600_ */ (
 .C(clk),
 .D(_288_[2]),
 .E(en),
 .Q(p[2]),
 .R(rst)
 );
+(* \"has_async_reset"  = 32'd1 *)
+(* \always_ff  = 32'd1 *)
 (* src = "dut.sv:18.5-30.8" *)
-\$_DFFE_PP0P_  \p_reg[3]  /* _609_ */ (
+\$_DFFE_PP0P_  \p_reg[3]  /* _601_ */ (
 .C(clk),
 .D(_289_[3]),
 .E(en),
 .Q(p[3]),
 .R(rst)
 );
+(* \"has_async_reset"  = 32'd1 *)
+(* \always_ff  = 32'd1 *)
 (* src = "dut.sv:18.5-30.8" *)
-\$_DFFE_PP0P_  \p_reg[4]  /* _610_ */ (
+\$_DFFE_PP0P_  \p_reg[4]  /* _602_ */ (
 .C(clk),
 .D(_290_[4]),
 .E(en),
 .Q(p[4]),
 .R(rst)
 );
+(* \"has_async_reset"  = 32'd1 *)
+(* \always_ff  = 32'd1 *)
 (* src = "dut.sv:18.5-30.8" *)
-\$_DFFE_PP0P_  \p_reg[5]  /* _611_ */ (
+\$_DFFE_PP0P_  \p_reg[5]  /* _603_ */ (
 .C(clk),
 .D(_291_[5]),
 .E(en),
 .Q(p[5]),
 .R(rst)
 );
+(* \"has_async_reset"  = 32'd1 *)
+(* \always_ff  = 32'd1 *)
 (* src = "dut.sv:18.5-30.8" *)
-\$_DFFE_PP0P_  \p_reg[6]  /* _612_ */ (
+\$_DFFE_PP0P_  \p_reg[6]  /* _604_ */ (
 .C(clk),
 .D(_292_[6]),
 .E(en),
 .Q(p[6]),
 .R(rst)
 );
+(* \"has_async_reset"  = 32'd1 *)
+(* \always_ff  = 32'd1 *)
 (* src = "dut.sv:18.5-30.8" *)
-\$_DFFE_PP0P_  \p_reg[7]  /* _613_ */ (
+\$_DFFE_PP0P_  \p_reg[7]  /* _605_ */ (
 .C(clk),
 .D(_292_[7]),
 .E(en),
 .Q(p[7]),
 .R(rst)
 );
+(* \"has_async_reset"  = 32'd1 *)
+(* \always_ff  = 32'd1 *)
 (* src = "dut.sv:18.5-30.8" *)
-\$_DFFE_PP0P_  \p_reg[8]  /* _614_ */ (
+\$_DFFE_PP0P_  \p_reg[8]  /* _606_ */ (
 .C(clk),
 .D(_292_[8]),
 .E(en),
 .Q(p[8]),
 .R(rst)
 );
+(* \"has_async_reset"  = 32'd1 *)
+(* \always_ff  = 32'd1 *)
 (* src = "dut.sv:18.5-30.8" *)
-\$_DFFE_PP0P_  \p_reg[9]  /* _615_ */ (
+\$_DFFE_PP0P_  \p_reg[9]  /* _607_ */ (
 .C(clk),
 .D(_292_[9]),
 .E(en),
 .Q(p[9]),
 .R(rst)
 );
+(* \"has_async_reset"  = 32'd1 *)
+(* \always_ff  = 32'd1 *)
 (* src = "dut.sv:18.5-30.8" *)
-\$_DFFE_PP0P_  \p_reg[10]  /* _616_ */ (
+\$_DFFE_PP0P_  \p_reg[10]  /* _608_ */ (
 .C(clk),
 .D(_292_[10]),
 .E(en),
 .Q(p[10]),
 .R(rst)
 );
+(* \"has_async_reset"  = 32'd1 *)
+(* \always_ff  = 32'd1 *)
 (* src = "dut.sv:18.5-30.8" *)
-\$_DFFE_PP0P_  \p_reg[11]  /* _617_ */ (
+\$_DFFE_PP0P_  \p_reg[11]  /* _609_ */ (
 .C(clk),
 .D(_292_[11]),
 .E(en),
 .Q(p[11]),
 .R(rst)
 );
+(* \"has_async_reset"  = 32'd1 *)
+(* \always_ff  = 32'd1 *)
 (* src = "dut.sv:18.5-30.8" *)
-\$_DFFE_PP0P_  \p_reg[12]  /* _618_ */ (
+\$_DFFE_PP0P_  \p_reg[12]  /* _610_ */ (
 .C(clk),
 .D(_292_[12]),
 .E(en),
 .Q(p[12]),
 .R(rst)
 );
+(* \"has_async_reset"  = 32'd1 *)
+(* \always_ff  = 32'd1 *)
 (* src = "dut.sv:18.5-30.8" *)
-\$_DFFE_PP0P_  \p_reg[13]  /* _619_ */ (
+\$_DFFE_PP0P_  \p_reg[13]  /* _611_ */ (
 .C(clk),
 .D(_292_[13]),
 .E(en),
 .Q(p[13]),
 .R(rst)
 );
+(* \"has_async_reset"  = 32'd1 *)
+(* \always_ff  = 32'd1 *)
 (* src = "dut.sv:18.5-30.8" *)
-\$_DFFE_PP0P_  \a_reg_reg[0]  /* _620_ */ (
+\$_DFFE_PP0P_  \a_reg_reg[0]  /* _612_ */ (
 .C(clk),
 .D(a[0]),
 .E(en),
 .Q(a_reg[0]),
 .R(rst)
 );
+(* \"has_async_reset"  = 32'd1 *)
+(* \always_ff  = 32'd1 *)
+(* src = "dut.sv:18.5-30.8" *)
+\$_DFFE_PP0P_  \a_reg_reg[1]  /* _613_ */ (
+.C(clk),
+.D(a[1]),
+.E(en),
+.Q(a_reg[1]),
+.R(rst)
+);
+(* \"has_async_reset"  = 32'd1 *)
+(* \always_ff  = 32'd1 *)
+(* src = "dut.sv:18.5-30.8" *)
+\$_DFFE_PP0P_  \a_reg_reg[2]  /* _614_ */ (
+.C(clk),
+.D(a[2]),
+.E(en),
+.Q(a_reg[2]),
+.R(rst)
+);
+(* \"has_async_reset"  = 32'd1 *)
+(* \always_ff  = 32'd1 *)
+(* src = "dut.sv:18.5-30.8" *)
+\$_DFFE_PP0P_  \a_reg_reg[3]  /* _615_ */ (
+.C(clk),
+.D(a[3]),
+.E(en),
+.Q(a_reg[3]),
+.R(rst)
+);
+(* \"has_async_reset"  = 32'd1 *)
+(* \always_ff  = 32'd1 *)
+(* src = "dut.sv:18.5-30.8" *)
+\$_DFFE_PP0P_  \a_reg_reg[4]  /* _616_ */ (
+.C(clk),
+.D(a[4]),
+.E(en),
+.Q(a_reg[4]),
+.R(rst)
+);
+(* \"has_async_reset"  = 32'd1 *)
+(* \always_ff  = 32'd1 *)
+(* src = "dut.sv:18.5-30.8" *)
+\$_DFFE_PP0P_  \a_reg_reg[5]  /* _617_ */ (
+.C(clk),
+.D(a[5]),
+.E(en),
+.Q(a_reg[5]),
+.R(rst)
+);
+(* \"has_async_reset"  = 32'd1 *)
+(* \always_ff  = 32'd1 *)
+(* src = "dut.sv:18.5-30.8" *)
+\$_DFFE_PP0P_  \a_reg_reg[6]  /* _618_ */ (
+.C(clk),
+.D(a[6]),
+.E(en),
+.Q(a_reg[6]),
+.R(rst)
+);
+(* \"has_async_reset"  = 32'd1 *)
+(* \always_ff  = 32'd1 *)
+(* src = "dut.sv:18.5-30.8" *)
+\$_DFFE_PP0P_  \a_reg_reg[7]  /* _619_ */ (
+.C(clk),
+.D(a[7]),
+.E(en),
+.Q(a_reg[7]),
+.R(rst)
+);
+(* \"has_async_reset"  = 32'd1 *)
+(* \always_ff  = 32'd1 *)
+(* src = "dut.sv:18.5-30.8" *)
+\$_DFFE_PP0P_  \b_reg_reg[0]  /* _620_ */ (
+.C(clk),
+.D(b[0]),
+.E(en),
+.Q(b_reg[0]),
+.R(rst)
+);
 assign { _286_[12:7], _286_[5] } = { _286_[13], _286_[13], _286_[13], _286_[13], _286_[13], _286_[13], b_reg[5] };
 assign { _287_[12:9], _287_[0] } = { _287_[13], _287_[13], _287_[13], _287_[13], _286_[0] };
 assign { _288_[12], _288_[1:0] } = { _288_[13], _287_[1], _286_[0] };
