<?xml version="1.0" encoding="utf-8"?><!DOCTYPE nta PUBLIC '-//Uppaal Team//DTD Flat System 1.1//EN' 'http://www.it.uu.se/research/group/darts/uppaal/flat-1_1.dtd'>
<nta><declaration> clock x_28;
clock x_30;
clock x_32;
clock x_34;
clock x_36;
clock T;
bool Ii_RtoB_ACK1;
bool Ii_RtoB_ACK0;
bool Ii_FULL;
bool Ii_nEMPTY;
bool Ii_StoB_REQ0;
bool Ii_StoB_REQ1;
bool Icontrollable_BtoR_REQ0;
bool Icontrollable_BtoR_REQ1;
bool Icontrollable_BtoS_ACK0;
bool Icontrollable_BtoS_ACK1;
bool Icontrollable_SLC0;
bool Icontrollable_ENQ;
bool Icontrollable_DEQ;
bool Ln29;
bool Lreg_stateG7_0_out;
bool Lreg_controllable_BtoR_REQ1_out;
bool Lreg_i_RtoB_ACK1_out;
bool Lsys_fair0done_out;
bool Lreg_controllable_BtoS_ACK0_out;
bool Lenv_fair1done_out;
bool Lreg_i_nEMPTY_out;
bool Lreg_nstateG7_1_out;
bool Lreg_controllable_BtoS_ACK1_out;
bool Lreg_controllable_SLC0_out;
bool Lsys_fair1done_out;
bool Lenv_fair0done_out;
bool Lreg_controllable_ENQ_out;
bool Lreg_i_FULL_out;
bool Lreg_stateG12_out;
bool Lfair_cnt0_out;
bool Lfair_cnt1_out;
bool Lreg_controllable_DEQ_out;
bool Lenv_safe_err_happened_out;
bool Lreg_i_StoB_REQ1_out;
bool Lreg_i_RtoB_ACK0_out;
bool Lsys_fair2done_out;
bool Lreg_controllable_BtoR_REQ0_out;
bool Lreg_i_StoB_REQ0_out;
</declaration>
<template><name>Circuit</name>
<location id="loc0"><name>Init</name>
<urgent/>
</location>
<location id="loc2"><name>JustSetIi_RtoB_ACK1</name>
<urgent/>
</location>
<location id="loc3"><name>JustSetIi_RtoB_ACK0</name>
<urgent/>
</location>
<location id="loc4"><name>JustSetIi_FULL</name>
<urgent/>
</location>
<location id="loc5"><name>JustSetIi_nEMPTY</name>
<urgent/>
</location>
<location id="loc6"><name>JustSetIi_StoB_REQ0</name>
<urgent/>
</location>
<location id="loc7"><name>JustSetIi_StoB_REQ1</name>
<urgent/>
</location>
<location id="loc8"><name>JustSetIcontrollable_BtoR_REQ0</name>
<urgent/>
</location>
<location id="loc9"><name>JustSetIcontrollable_BtoR_REQ1</name>
<urgent/>
</location>
<location id="loc10"><name>JustSetIcontrollable_BtoS_ACK0</name>
<urgent/>
</location>
<location id="loc11"><name>JustSetIcontrollable_BtoS_ACK1</name>
<urgent/>
</location>
<location id="loc12"><name>JustSetIcontrollable_SLC0</name>
<urgent/>
</location>
<location id="loc13"><name>JustSetIcontrollable_ENQ</name>
<urgent/>
</location>
<location id="loc14"><name>JustSetIcontrollable_DEQ</name>
<urgent/>
</location>
<location id="loc15"><name>UpdatedLn29</name>
<urgent/>
</location>
<location id="loc16"><name>UpdatedLn29_becomes0</name>
<label kind="invariant">x_28 &lt;= 1000</label>
</location>
<location id="loc17"><name>UpdatedLn29_becomes1</name>
<label kind="invariant">x_28 &lt;= 1500</label>
</location>
<location id="loc18"><name>UpdatedLreg_stateG7_0_out</name>
<urgent/>
</location>
<location id="loc19"><name>UpdatedLreg_stateG7_0_out_becomes0</name>
<label kind="invariant">x_30 &lt;= 500</label>
</location>
<location id="loc20"><name>UpdatedLreg_stateG7_0_out_becomes1</name>
<label kind="invariant">x_30 &lt;= 2000</label>
</location>
<location id="loc21"><name>UpdatedLreg_controllable_BtoR_REQ1_out</name>
<urgent/>
</location>
<location id="loc22"><name>UpdatedLreg_controllable_BtoR_REQ1_out_becomes0</name>
<label kind="invariant">x_32 &lt;= 2000</label>
</location>
<location id="loc23"><name>UpdatedLreg_controllable_BtoR_REQ1_out_becomes1</name>
<label kind="invariant">x_32 &lt;= 3000</label>
</location>
<location id="loc24"><name>UpdatedLreg_i_RtoB_ACK1_out</name>
<urgent/>
</location>
<location id="loc25"><name>UpdatedLreg_i_RtoB_ACK1_out_becomes0</name>
<label kind="invariant">x_34 &lt;= 3000</label>
</location>
<location id="loc26"><name>UpdatedLreg_i_RtoB_ACK1_out_becomes1</name>
<label kind="invariant">x_34 &lt;= 0</label>
</location>
<location id="loc27"><name>UpdatedLsys_fair0done_out</name>
<urgent/>
</location>
<location id="loc28"><name>UpdatedLsys_fair0done_out_becomes0</name>
<label kind="invariant">x_36 &lt;= 2500</label>
</location>
<location id="loc29"><name>UpdatedLsys_fair0done_out_becomes1</name>
<label kind="invariant">x_36 &lt;= 0</label>
</location>
<location id="loc1"><name>dead</name>
</location>
<init ref="loc0"/>
<transition>
<source ref="loc0"/><target ref="loc2"/>
<label kind="assignment">Ii_RtoB_ACK1 := 0</label>
</transition>
<transition>
<source ref="loc0"/><target ref="loc2"/>
<label kind="assignment">Ii_RtoB_ACK1 := 1</label>
</transition>
<transition>
<source ref="loc2"/><target ref="loc3"/>
<label kind="assignment">Ii_RtoB_ACK0 := 0</label>
</transition>
<transition>
<source ref="loc2"/><target ref="loc3"/>
<label kind="assignment">Ii_RtoB_ACK0 := 1</label>
</transition>
<transition>
<source ref="loc3"/><target ref="loc4"/>
<label kind="assignment">Ii_FULL := 0</label>
</transition>
<transition>
<source ref="loc3"/><target ref="loc4"/>
<label kind="assignment">Ii_FULL := 1</label>
</transition>
<transition>
<source ref="loc4"/><target ref="loc5"/>
<label kind="assignment">Ii_nEMPTY := 0</label>
</transition>
<transition>
<source ref="loc4"/><target ref="loc5"/>
<label kind="assignment">Ii_nEMPTY := 1</label>
</transition>
<transition>
<source ref="loc5"/><target ref="loc6"/>
<label kind="assignment">Ii_StoB_REQ0 := 0</label>
</transition>
<transition>
<source ref="loc5"/><target ref="loc6"/>
<label kind="assignment">Ii_StoB_REQ0 := 1</label>
</transition>
<transition>
<source ref="loc6"/><target ref="loc7"/>
<label kind="assignment">Ii_StoB_REQ1 := 0</label>
</transition>
<transition>
<source ref="loc6"/><target ref="loc7"/>
<label kind="assignment">Ii_StoB_REQ1 := 1</label>
</transition>
<transition>
<source ref="loc7"/><target ref="loc8"/>
<label kind="assignment">Icontrollable_BtoR_REQ0 := 0</label>
</transition>
<transition>
<source ref="loc7"/><target ref="loc8"/>
<label kind="assignment">Icontrollable_BtoR_REQ0 := 1</label>
</transition>
<transition>
<source ref="loc8"/><target ref="loc9"/>
<label kind="assignment">Icontrollable_BtoR_REQ1 := 0</label>
</transition>
<transition>
<source ref="loc8"/><target ref="loc9"/>
<label kind="assignment">Icontrollable_BtoR_REQ1 := 1</label>
</transition>
<transition>
<source ref="loc9"/><target ref="loc10"/>
<label kind="assignment">Icontrollable_BtoS_ACK0 := 0</label>
</transition>
<transition>
<source ref="loc9"/><target ref="loc10"/>
<label kind="assignment">Icontrollable_BtoS_ACK0 := 1</label>
</transition>
<transition>
<source ref="loc10"/><target ref="loc11"/>
<label kind="assignment">Icontrollable_BtoS_ACK1 := 0</label>
</transition>
<transition>
<source ref="loc10"/><target ref="loc11"/>
<label kind="assignment">Icontrollable_BtoS_ACK1 := 1</label>
</transition>
<transition>
<source ref="loc11"/><target ref="loc12"/>
<label kind="assignment">Icontrollable_SLC0 := 0</label>
</transition>
<transition>
<source ref="loc11"/><target ref="loc12"/>
<label kind="assignment">Icontrollable_SLC0 := 1</label>
</transition>
<transition>
<source ref="loc12"/><target ref="loc13"/>
<label kind="assignment">Icontrollable_ENQ := 0</label>
</transition>
<transition>
<source ref="loc12"/><target ref="loc13"/>
<label kind="assignment">Icontrollable_ENQ := 1</label>
</transition>
<transition>
<source ref="loc13"/><target ref="loc14"/>
<label kind="assignment">Icontrollable_DEQ := 0</label>
</transition>
<transition>
<source ref="loc13"/><target ref="loc14"/>
<label kind="assignment">Icontrollable_DEQ := 1</label>
</transition>
<transition>
<source ref="loc14"/><target ref="loc15"/>
<label kind="guard">Ln29 == 1</label>
</transition>
<transition>
<source ref="loc14"/><target ref="loc15"/>
<label kind="guard">Ln29 == 1 &amp;&amp; Ln29 != 1 &amp;&amp; x_28 &gt;= 1000</label>
</transition>
<transition>
<source ref="loc14"/><target ref="loc15"/>
<label kind="guard">Ln29 == 0 &amp;&amp; Ln29 != 1 &amp;&amp; x_28 &gt;= 1500</label>
</transition>
<transition>
<source ref="loc14"/><target ref="loc16"/>
<label kind="guard">Ln29 == 1 &amp;&amp; Ln29 != 1 &amp;&amp; x_28 &lt; 1000</label>
</transition>
<transition>
<source ref="loc16"/><target ref="loc15"/>
<label kind="assignment">x_28:=0, Ln29 := 1</label>
<label kind="guard">x_28 &gt;= 1000</label>
</transition>
<transition>
<source ref="loc14"/><target ref="loc17"/>
<label kind="guard">Ln29 == 0 &amp;&amp; Ln29 != 1 &amp;&amp; x_28 &lt; 1500</label>
</transition>
<transition>
<source ref="loc17"/><target ref="loc15"/>
<label kind="assignment">x_28:=0, Ln29 := 1</label>
<label kind="guard">x_28 &gt;= 1500</label>
</transition>
<transition>
<source ref="loc15"/><target ref="loc18"/>
<label kind="guard">Lreg_stateG7_0_out == (!(!(!((Lreg_controllable_BtoR_REQ1_out) &amp;&amp; (Ln29)) &amp;&amp; !((Lreg_controllable_BtoR_REQ0_out) &amp;&amp; (Ln29))) &amp;&amp; !((Lreg_stateG7_0_out) &amp;&amp; (Ln29))) &amp;&amp; (!((!((Lreg_nstateG7_1_out) &amp;&amp; (Ln29)) &amp;&amp; ((Lreg_controllable_BtoR_REQ0_out) &amp;&amp; (Ln29))) &amp;&amp; !((Lreg_controllable_BtoR_REQ1_out) &amp;&amp; (Ln29))) &amp;&amp; !((((Lreg_nstateG7_1_out) &amp;&amp; (Ln29)) &amp;&amp; !((Lreg_controllable_BtoR_REQ0_out) &amp;&amp; (Ln29))) &amp;&amp; ((Lreg_controllable_BtoR_REQ1_out) &amp;&amp; (Ln29)))))</label>
</transition>
<transition>
<source ref="loc15"/><target ref="loc18"/>
<label kind="guard">Lreg_stateG7_0_out == 1 &amp;&amp; Lreg_stateG7_0_out != (!(!(!((Lreg_controllable_BtoR_REQ1_out) &amp;&amp; (Ln29)) &amp;&amp; !((Lreg_controllable_BtoR_REQ0_out) &amp;&amp; (Ln29))) &amp;&amp; !((Lreg_stateG7_0_out) &amp;&amp; (Ln29))) &amp;&amp; (!((!((Lreg_nstateG7_1_out) &amp;&amp; (Ln29)) &amp;&amp; ((Lreg_controllable_BtoR_REQ0_out) &amp;&amp; (Ln29))) &amp;&amp; !((Lreg_controllable_BtoR_REQ1_out) &amp;&amp; (Ln29))) &amp;&amp; !((((Lreg_nstateG7_1_out) &amp;&amp; (Ln29)) &amp;&amp; !((Lreg_controllable_BtoR_REQ0_out) &amp;&amp; (Ln29))) &amp;&amp; ((Lreg_controllable_BtoR_REQ1_out) &amp;&amp; (Ln29))))) &amp;&amp; x_30 &gt;= 500</label>
</transition>
<transition>
<source ref="loc15"/><target ref="loc18"/>
<label kind="guard">Lreg_stateG7_0_out == 0 &amp;&amp; Lreg_stateG7_0_out != (!(!(!((Lreg_controllable_BtoR_REQ1_out) &amp;&amp; (Ln29)) &amp;&amp; !((Lreg_controllable_BtoR_REQ0_out) &amp;&amp; (Ln29))) &amp;&amp; !((Lreg_stateG7_0_out) &amp;&amp; (Ln29))) &amp;&amp; (!((!((Lreg_nstateG7_1_out) &amp;&amp; (Ln29)) &amp;&amp; ((Lreg_controllable_BtoR_REQ0_out) &amp;&amp; (Ln29))) &amp;&amp; !((Lreg_controllable_BtoR_REQ1_out) &amp;&amp; (Ln29))) &amp;&amp; !((((Lreg_nstateG7_1_out) &amp;&amp; (Ln29)) &amp;&amp; !((Lreg_controllable_BtoR_REQ0_out) &amp;&amp; (Ln29))) &amp;&amp; ((Lreg_controllable_BtoR_REQ1_out) &amp;&amp; (Ln29))))) &amp;&amp; x_30 &gt;= 2000</label>
</transition>
<transition>
<source ref="loc15"/><target ref="loc19"/>
<label kind="guard">Lreg_stateG7_0_out == 1 &amp;&amp; Lreg_stateG7_0_out != (!(!(!((Lreg_controllable_BtoR_REQ1_out) &amp;&amp; (Ln29)) &amp;&amp; !((Lreg_controllable_BtoR_REQ0_out) &amp;&amp; (Ln29))) &amp;&amp; !((Lreg_stateG7_0_out) &amp;&amp; (Ln29))) &amp;&amp; (!((!((Lreg_nstateG7_1_out) &amp;&amp; (Ln29)) &amp;&amp; ((Lreg_controllable_BtoR_REQ0_out) &amp;&amp; (Ln29))) &amp;&amp; !((Lreg_controllable_BtoR_REQ1_out) &amp;&amp; (Ln29))) &amp;&amp; !((((Lreg_nstateG7_1_out) &amp;&amp; (Ln29)) &amp;&amp; !((Lreg_controllable_BtoR_REQ0_out) &amp;&amp; (Ln29))) &amp;&amp; ((Lreg_controllable_BtoR_REQ1_out) &amp;&amp; (Ln29))))) &amp;&amp; x_30 &lt; 500</label>
</transition>
<transition>
<source ref="loc19"/><target ref="loc18"/>
<label kind="assignment">x_30:=0, Lreg_stateG7_0_out := (!(!(!((Lreg_controllable_BtoR_REQ1_out) &amp;&amp; (Ln29)) &amp;&amp; !((Lreg_controllable_BtoR_REQ0_out) &amp;&amp; (Ln29))) &amp;&amp; !((Lreg_stateG7_0_out) &amp;&amp; (Ln29))) &amp;&amp; (!((!((Lreg_nstateG7_1_out) &amp;&amp; (Ln29)) &amp;&amp; ((Lreg_controllable_BtoR_REQ0_out) &amp;&amp; (Ln29))) &amp;&amp; !((Lreg_controllable_BtoR_REQ1_out) &amp;&amp; (Ln29))) &amp;&amp; !((((Lreg_nstateG7_1_out) &amp;&amp; (Ln29)) &amp;&amp; !((Lreg_controllable_BtoR_REQ0_out) &amp;&amp; (Ln29))) &amp;&amp; ((Lreg_controllable_BtoR_REQ1_out) &amp;&amp; (Ln29)))))</label>
<label kind="guard">x_30 &gt;= 500</label>
</transition>
<transition>
<source ref="loc15"/><target ref="loc20"/>
<label kind="guard">Lreg_stateG7_0_out == 0 &amp;&amp; Lreg_stateG7_0_out != (!(!(!((Lreg_controllable_BtoR_REQ1_out) &amp;&amp; (Ln29)) &amp;&amp; !((Lreg_controllable_BtoR_REQ0_out) &amp;&amp; (Ln29))) &amp;&amp; !((Lreg_stateG7_0_out) &amp;&amp; (Ln29))) &amp;&amp; (!((!((Lreg_nstateG7_1_out) &amp;&amp; (Ln29)) &amp;&amp; ((Lreg_controllable_BtoR_REQ0_out) &amp;&amp; (Ln29))) &amp;&amp; !((Lreg_controllable_BtoR_REQ1_out) &amp;&amp; (Ln29))) &amp;&amp; !((((Lreg_nstateG7_1_out) &amp;&amp; (Ln29)) &amp;&amp; !((Lreg_controllable_BtoR_REQ0_out) &amp;&amp; (Ln29))) &amp;&amp; ((Lreg_controllable_BtoR_REQ1_out) &amp;&amp; (Ln29))))) &amp;&amp; x_30 &lt; 2000</label>
</transition>
<transition>
<source ref="loc20"/><target ref="loc18"/>
<label kind="assignment">x_30:=0, Lreg_stateG7_0_out := (!(!(!((Lreg_controllable_BtoR_REQ1_out) &amp;&amp; (Ln29)) &amp;&amp; !((Lreg_controllable_BtoR_REQ0_out) &amp;&amp; (Ln29))) &amp;&amp; !((Lreg_stateG7_0_out) &amp;&amp; (Ln29))) &amp;&amp; (!((!((Lreg_nstateG7_1_out) &amp;&amp; (Ln29)) &amp;&amp; ((Lreg_controllable_BtoR_REQ0_out) &amp;&amp; (Ln29))) &amp;&amp; !((Lreg_controllable_BtoR_REQ1_out) &amp;&amp; (Ln29))) &amp;&amp; !((((Lreg_nstateG7_1_out) &amp;&amp; (Ln29)) &amp;&amp; !((Lreg_controllable_BtoR_REQ0_out) &amp;&amp; (Ln29))) &amp;&amp; ((Lreg_controllable_BtoR_REQ1_out) &amp;&amp; (Ln29)))))</label>
<label kind="guard">x_30 &gt;= 2000</label>
</transition>
<transition>
<source ref="loc18"/><target ref="loc21"/>
<label kind="guard">Lreg_controllable_BtoR_REQ1_out == (Icontrollable_BtoR_REQ1)</label>
</transition>
<transition>
<source ref="loc18"/><target ref="loc21"/>
<label kind="guard">Lreg_controllable_BtoR_REQ1_out == 1 &amp;&amp; Lreg_controllable_BtoR_REQ1_out != (Icontrollable_BtoR_REQ1) &amp;&amp; x_32 &gt;= 2000</label>
</transition>
<transition>
<source ref="loc18"/><target ref="loc21"/>
<label kind="guard">Lreg_controllable_BtoR_REQ1_out == 0 &amp;&amp; Lreg_controllable_BtoR_REQ1_out != (Icontrollable_BtoR_REQ1) &amp;&amp; x_32 &gt;= 3000</label>
</transition>
<transition>
<source ref="loc18"/><target ref="loc22"/>
<label kind="guard">Lreg_controllable_BtoR_REQ1_out == 1 &amp;&amp; Lreg_controllable_BtoR_REQ1_out != (Icontrollable_BtoR_REQ1) &amp;&amp; x_32 &lt; 2000</label>
</transition>
<transition>
<source ref="loc22"/><target ref="loc21"/>
<label kind="assignment">x_32:=0, Lreg_controllable_BtoR_REQ1_out := (Icontrollable_BtoR_REQ1)</label>
<label kind="guard">x_32 &gt;= 2000</label>
</transition>
<transition>
<source ref="loc18"/><target ref="loc23"/>
<label kind="guard">Lreg_controllable_BtoR_REQ1_out == 0 &amp;&amp; Lreg_controllable_BtoR_REQ1_out != (Icontrollable_BtoR_REQ1) &amp;&amp; x_32 &lt; 3000</label>
</transition>
<transition>
<source ref="loc23"/><target ref="loc21"/>
<label kind="assignment">x_32:=0, Lreg_controllable_BtoR_REQ1_out := (Icontrollable_BtoR_REQ1)</label>
<label kind="guard">x_32 &gt;= 3000</label>
</transition>
<transition>
<source ref="loc21"/><target ref="loc24"/>
<label kind="guard">Lreg_i_RtoB_ACK1_out == (Ii_RtoB_ACK1)</label>
</transition>
<transition>
<source ref="loc21"/><target ref="loc24"/>
<label kind="guard">Lreg_i_RtoB_ACK1_out == 1 &amp;&amp; Lreg_i_RtoB_ACK1_out != (Ii_RtoB_ACK1) &amp;&amp; x_34 &gt;= 3000</label>
</transition>
<transition>
<source ref="loc21"/><target ref="loc24"/>
<label kind="guard">Lreg_i_RtoB_ACK1_out == 0 &amp;&amp; Lreg_i_RtoB_ACK1_out != (Ii_RtoB_ACK1) &amp;&amp; x_34 &gt;= 0</label>
</transition>
<transition>
<source ref="loc21"/><target ref="loc25"/>
<label kind="guard">Lreg_i_RtoB_ACK1_out == 1 &amp;&amp; Lreg_i_RtoB_ACK1_out != (Ii_RtoB_ACK1) &amp;&amp; x_34 &lt; 3000</label>
</transition>
<transition>
<source ref="loc25"/><target ref="loc24"/>
<label kind="assignment">x_34:=0, Lreg_i_RtoB_ACK1_out := (Ii_RtoB_ACK1)</label>
<label kind="guard">x_34 &gt;= 3000</label>
</transition>
<transition>
<source ref="loc21"/><target ref="loc26"/>
<label kind="guard">Lreg_i_RtoB_ACK1_out == 0 &amp;&amp; Lreg_i_RtoB_ACK1_out != (Ii_RtoB_ACK1) &amp;&amp; x_34 &lt; 0</label>
</transition>
<transition>
<source ref="loc26"/><target ref="loc24"/>
<label kind="assignment">x_34:=0, Lreg_i_RtoB_ACK1_out := (Ii_RtoB_ACK1)</label>
<label kind="guard">x_34 &gt;= 0</label>
</transition>
<transition>
<source ref="loc24"/><target ref="loc27"/>
<label kind="guard">Lsys_fair0done_out == (!(!(!((Lsys_fair2done_out) &amp;&amp; (Ln29)) &amp;&amp; ((Lreg_stateG12_out) &amp;&amp; (Ln29))) &amp;&amp; (!(!((Lsys_fair1done_out) &amp;&amp; (Ln29)) &amp;&amp; !(!((Ii_StoB_REQ1) &amp;&amp; !(Icontrollable_BtoS_ACK1)) &amp;&amp; !(!(Ii_StoB_REQ1) &amp;&amp; (Icontrollable_BtoS_ACK1)))) &amp;&amp; !(!(!((Ii_StoB_REQ0) &amp;&amp; !(Icontrollable_BtoS_ACK0)) &amp;&amp; !(!(Ii_StoB_REQ0) &amp;&amp; (Icontrollable_BtoS_ACK0))) &amp;&amp; !((Lsys_fair0done_out) &amp;&amp; (Ln29))))) &amp;&amp; !(!(!((Ii_StoB_REQ0) &amp;&amp; !(Icontrollable_BtoS_ACK0)) &amp;&amp; !(!(Ii_StoB_REQ0) &amp;&amp; (Icontrollable_BtoS_ACK0))) &amp;&amp; !((Lsys_fair0done_out) &amp;&amp; (Ln29))))</label>
</transition>
<transition>
<source ref="loc24"/><target ref="loc27"/>
<label kind="guard">Lsys_fair0done_out == 1 &amp;&amp; Lsys_fair0done_out != (!(!(!((Lsys_fair2done_out) &amp;&amp; (Ln29)) &amp;&amp; ((Lreg_stateG12_out) &amp;&amp; (Ln29))) &amp;&amp; (!(!((Lsys_fair1done_out) &amp;&amp; (Ln29)) &amp;&amp; !(!((Ii_StoB_REQ1) &amp;&amp; !(Icontrollable_BtoS_ACK1)) &amp;&amp; !(!(Ii_StoB_REQ1) &amp;&amp; (Icontrollable_BtoS_ACK1)))) &amp;&amp; !(!(!((Ii_StoB_REQ0) &amp;&amp; !(Icontrollable_BtoS_ACK0)) &amp;&amp; !(!(Ii_StoB_REQ0) &amp;&amp; (Icontrollable_BtoS_ACK0))) &amp;&amp; !((Lsys_fair0done_out) &amp;&amp; (Ln29))))) &amp;&amp; !(!(!((Ii_StoB_REQ0) &amp;&amp; !(Icontrollable_BtoS_ACK0)) &amp;&amp; !(!(Ii_StoB_REQ0) &amp;&amp; (Icontrollable_BtoS_ACK0))) &amp;&amp; !((Lsys_fair0done_out) &amp;&amp; (Ln29)))) &amp;&amp; x_36 &gt;= 2500</label>
</transition>
<transition>
<source ref="loc24"/><target ref="loc27"/>
<label kind="guard">Lsys_fair0done_out == 0 &amp;&amp; Lsys_fair0done_out != (!(!(!((Lsys_fair2done_out) &amp;&amp; (Ln29)) &amp;&amp; ((Lreg_stateG12_out) &amp;&amp; (Ln29))) &amp;&amp; (!(!((Lsys_fair1done_out) &amp;&amp; (Ln29)) &amp;&amp; !(!((Ii_StoB_REQ1) &amp;&amp; !(Icontrollable_BtoS_ACK1)) &amp;&amp; !(!(Ii_StoB_REQ1) &amp;&amp; (Icontrollable_BtoS_ACK1)))) &amp;&amp; !(!(!((Ii_StoB_REQ0) &amp;&amp; !(Icontrollable_BtoS_ACK0)) &amp;&amp; !(!(Ii_StoB_REQ0) &amp;&amp; (Icontrollable_BtoS_ACK0))) &amp;&amp; !((Lsys_fair0done_out) &amp;&amp; (Ln29))))) &amp;&amp; !(!(!((Ii_StoB_REQ0) &amp;&amp; !(Icontrollable_BtoS_ACK0)) &amp;&amp; !(!(Ii_StoB_REQ0) &amp;&amp; (Icontrollable_BtoS_ACK0))) &amp;&amp; !((Lsys_fair0done_out) &amp;&amp; (Ln29)))) &amp;&amp; x_36 &gt;= 0</label>
</transition>
<transition>
<source ref="loc24"/><target ref="loc28"/>
<label kind="guard">Lsys_fair0done_out == 1 &amp;&amp; Lsys_fair0done_out != (!(!(!((Lsys_fair2done_out) &amp;&amp; (Ln29)) &amp;&amp; ((Lreg_stateG12_out) &amp;&amp; (Ln29))) &amp;&amp; (!(!((Lsys_fair1done_out) &amp;&amp; (Ln29)) &amp;&amp; !(!((Ii_StoB_REQ1) &amp;&amp; !(Icontrollable_BtoS_ACK1)) &amp;&amp; !(!(Ii_StoB_REQ1) &amp;&amp; (Icontrollable_BtoS_ACK1)))) &amp;&amp; !(!(!((Ii_StoB_REQ0) &amp;&amp; !(Icontrollable_BtoS_ACK0)) &amp;&amp; !(!(Ii_StoB_REQ0) &amp;&amp; (Icontrollable_BtoS_ACK0))) &amp;&amp; !((Lsys_fair0done_out) &amp;&amp; (Ln29))))) &amp;&amp; !(!(!((Ii_StoB_REQ0) &amp;&amp; !(Icontrollable_BtoS_ACK0)) &amp;&amp; !(!(Ii_StoB_REQ0) &amp;&amp; (Icontrollable_BtoS_ACK0))) &amp;&amp; !((Lsys_fair0done_out) &amp;&amp; (Ln29)))) &amp;&amp; x_36 &lt; 2500</label>
</transition>
<transition>
<source ref="loc28"/><target ref="loc27"/>
<label kind="assignment">x_36:=0, Lsys_fair0done_out := (!(!(!((Lsys_fair2done_out) &amp;&amp; (Ln29)) &amp;&amp; ((Lreg_stateG12_out) &amp;&amp; (Ln29))) &amp;&amp; (!(!((Lsys_fair1done_out) &amp;&amp; (Ln29)) &amp;&amp; !(!((Ii_StoB_REQ1) &amp;&amp; !(Icontrollable_BtoS_ACK1)) &amp;&amp; !(!(Ii_StoB_REQ1) &amp;&amp; (Icontrollable_BtoS_ACK1)))) &amp;&amp; !(!(!((Ii_StoB_REQ0) &amp;&amp; !(Icontrollable_BtoS_ACK0)) &amp;&amp; !(!(Ii_StoB_REQ0) &amp;&amp; (Icontrollable_BtoS_ACK0))) &amp;&amp; !((Lsys_fair0done_out) &amp;&amp; (Ln29))))) &amp;&amp; !(!(!((Ii_StoB_REQ0) &amp;&amp; !(Icontrollable_BtoS_ACK0)) &amp;&amp; !(!(Ii_StoB_REQ0) &amp;&amp; (Icontrollable_BtoS_ACK0))) &amp;&amp; !((Lsys_fair0done_out) &amp;&amp; (Ln29))))</label>
<label kind="guard">x_36 &gt;= 2500</label>
</transition>
<transition>
<source ref="loc24"/><target ref="loc29"/>
<label kind="guard">Lsys_fair0done_out == 0 &amp;&amp; Lsys_fair0done_out != (!(!(!((Lsys_fair2done_out) &amp;&amp; (Ln29)) &amp;&amp; ((Lreg_stateG12_out) &amp;&amp; (Ln29))) &amp;&amp; (!(!((Lsys_fair1done_out) &amp;&amp; (Ln29)) &amp;&amp; !(!((Ii_StoB_REQ1) &amp;&amp; !(Icontrollable_BtoS_ACK1)) &amp;&amp; !(!(Ii_StoB_REQ1) &amp;&amp; (Icontrollable_BtoS_ACK1)))) &amp;&amp; !(!(!((Ii_StoB_REQ0) &amp;&amp; !(Icontrollable_BtoS_ACK0)) &amp;&amp; !(!(Ii_StoB_REQ0) &amp;&amp; (Icontrollable_BtoS_ACK0))) &amp;&amp; !((Lsys_fair0done_out) &amp;&amp; (Ln29))))) &amp;&amp; !(!(!((Ii_StoB_REQ0) &amp;&amp; !(Icontrollable_BtoS_ACK0)) &amp;&amp; !(!(Ii_StoB_REQ0) &amp;&amp; (Icontrollable_BtoS_ACK0))) &amp;&amp; !((Lsys_fair0done_out) &amp;&amp; (Ln29)))) &amp;&amp; x_36 &lt; 0</label>
</transition>
<transition>
<source ref="loc29"/><target ref="loc27"/>
<label kind="assignment">x_36:=0, Lsys_fair0done_out := (!(!(!((Lsys_fair2done_out) &amp;&amp; (Ln29)) &amp;&amp; ((Lreg_stateG12_out) &amp;&amp; (Ln29))) &amp;&amp; (!(!((Lsys_fair1done_out) &amp;&amp; (Ln29)) &amp;&amp; !(!((Ii_StoB_REQ1) &amp;&amp; !(Icontrollable_BtoS_ACK1)) &amp;&amp; !(!(Ii_StoB_REQ1) &amp;&amp; (Icontrollable_BtoS_ACK1)))) &amp;&amp; !(!(!((Ii_StoB_REQ0) &amp;&amp; !(Icontrollable_BtoS_ACK0)) &amp;&amp; !(!(Ii_StoB_REQ0) &amp;&amp; (Icontrollable_BtoS_ACK0))) &amp;&amp; !((Lsys_fair0done_out) &amp;&amp; (Ln29))))) &amp;&amp; !(!(!((Ii_StoB_REQ0) &amp;&amp; !(Icontrollable_BtoS_ACK0)) &amp;&amp; !(!(Ii_StoB_REQ0) &amp;&amp; (Icontrollable_BtoS_ACK0))) &amp;&amp; !((Lsys_fair0done_out) &amp;&amp; (Ln29))))</label>
<label kind="guard">x_36 &gt;= 0</label>
</transition>
<transition>
<source ref="loc27"/><target ref="loc0"/>
<label kind="assignment">T:=0</label>
<label kind="guard">T &lt;= 2500</label>
</transition>
<transition>
<source ref="loc27"/><target ref="loc1"/>
<label kind="guard">T &gt;2500</label>
</transition>
</template>
<instantiation></instantiation>
<system>system Circuit;</system>
</nta>
