 
****************************************
Report : qor
Design : SCC_8LC_decoder
Version: Q-2019.12-SP5-5
Date   : Mon Sep 11 16:36:43 2023
****************************************


  Timing Path Group 'vclk'
  -----------------------------------
  Levels of Logic:              21.00
  Critical Path Length:          0.52
  Critical Path Slack:          -0.02
  Critical Path Clk Period:      0.50
  Total Negative Slack:         -0.89
  No. of Violating Paths:       64.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:               1573
  Buf/Inv Cell Count:             372
  Buf Cell Count:                  48
  Inv Cell Count:                 324
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      1573
  Sequential Cell Count:            0
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     2656.919975
  Noncombinational Area:     0.000000
  Buf/Inv Area:            431.255997
  Total Buffer Area:           109.03
  Total Inverter Area:         322.22
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:              2656.919975
  Design Area:            2656.919975


  Design Rules
  -----------------------------------
  Total Number of Nets:          1645
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: SALserver01

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    1.37
  Logic Optimization:                122.45
  Mapping Optimization:              299.19
  -----------------------------------------
  Overall Compile Time:              452.57
  Overall Compile Wall Clock Time:   453.63

  --------------------------------------------------------------------

  Design  WNS: 0.02  TNS: 0.89  Number of Violating Paths: 64


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
