<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SURF: base/fifo/rtl/FifoMux.vhd Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">SURF
   &#160;<span id="projectnumber">1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('FifoMux_8vhd_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">FifoMux.vhd</div>  </div>
</div><!--header-->
<div class="contents">
<a href="FifoMux_8vhd.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="keyword">-------------------------------------------------------------------------------</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="keyword">-- File       : FifoMux.vhd</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="keyword">-- Company    : SLAC National Accelerator Laboratory</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="keyword">-- Created    : 2013-07-24</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="keyword">-- Last update: 2015-01-14</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="keyword">-------------------------------------------------------------------------------</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="keyword">-- Description: Resizing FIFO module</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="keyword">-------------------------------------------------------------------------------</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="keyword">-- This file is part of &#39;SLAC Firmware Standard Library&#39;.</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="keyword">-- It is subject to the license terms in the LICENSE.txt file found in the </span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="keyword">-- top-level directory of this distribution and at: </span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="keyword">--    https://confluence.slac.stanford.edu/display/ppareg/LICENSE.html. </span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="keyword">-- No part of &#39;SLAC Firmware Standard Library&#39;, including this file, </span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="keyword">-- may be copied, modified, propagated, or distributed except according to </span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="keyword">-- the terms contained in the LICENSE.txt file.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="keyword">-------------------------------------------------------------------------------</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;</div><div class="line"><a name="l00018"></a><span class="lineno"><a class="line" href="classFifoMux.html#a0a6af6eef40212dbaf130d57ce711256">   18</a></span>&#160;<span class="vhdlkeyword">library </span><span class="keywordflow">ieee</span>;</div><div class="line"><a name="l00019"></a><span class="lineno"><a class="line" href="classFifoMux.html#acd03516902501cd1c7296a98e22c6fcb">   19</a></span>&#160;<span class="vhdlkeyword">use </span><a class="code" href="classFifoCascade.html#a0a6af6eef40212dbaf130d57ce711256">ieee</a>.std_logic_1164.<span class="keywordflow">all</span>;</div><div class="line"><a name="l00020"></a><span class="lineno"><a class="line" href="classFifoMux.html#a2edc34402b573437d5f25fa90ba4013e">   20</a></span>&#160;<span class="vhdlkeyword">use </span><a class="code" href="classFifoCascade.html#a0a6af6eef40212dbaf130d57ce711256">ieee</a>.numeric_std.<span class="keywordflow">all</span>;</div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;</div><div class="line"><a name="l00022"></a><span class="lineno"><a class="line" href="classFifoMux.html#af2fe75efbe0a68c3fb806bb88b1a81ba">   22</a></span>&#160;<span class="vhdlkeyword">use </span>work.<a class="code" href="classStdRtlPkg.html">StdRtlPkg</a>.<span class="keywordflow">all</span>;</div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;</div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="keyword">--! @see entity </span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="keyword"> --! @ingroup base_fifo</span></div><div class="line"><a name="l00026"></a><span class="lineno"><a class="line" href="classFifoMux.html">   26</a></span>&#160;<span class="keywordflow">entity </span><a class="code" href="classFifoMux.html">FifoMux</a> <span class="keywordflow">is</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;   <span class="keywordflow">generic</span> <span class="vhdlchar">(</span></div><div class="line"><a name="l00028"></a><span class="lineno"><a class="line" href="classFifoMux.html#a67a837684e4f18c2d236ac1d053b419b">   28</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoMux.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a></span>              <span class="vhdlchar">:</span> <span class="comment">time</span>                       <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="vhdlchar">ns</span>;</div><div class="line"><a name="l00029"></a><span class="lineno"><a class="line" href="classFifoMux.html#a24fa51d1acdad2c64854f911eb24df97">   29</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoMux.html#a24fa51d1acdad2c64854f911eb24df97">CASCADE_SIZE_G</a></span>     <span class="vhdlchar">:</span> <span class="comment">integer</span> <span class="keywordflow">range</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">to</span> <span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">2</span><span class="vhdlchar">*</span><span class="vhdlchar">*</span><span class="vhdllogic"></span><span class="vhdllogic">24</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span>;<span class="keyword">  -- number of FIFOs to cascade (if set to 1, then no FIFO cascading)</span></div><div class="line"><a name="l00030"></a><span class="lineno"><a class="line" href="classFifoMux.html#ae7095f4ff69cac6c7c336f2240117381">   30</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoMux.html#ae7095f4ff69cac6c7c336f2240117381">LAST_STAGE_ASYNC_G</a></span> <span class="vhdlchar">:</span> <span class="comment">boolean</span>                    <span class="vhdlchar">:=</span> <span class="vhdlchar">true</span>;<span class="keyword">  -- if set to true, the last stage will be the ASYNC FIFO</span></div><div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="classFifoMux.html#a8a9f56ec06b173cf46dc7160fd7c1f30">   31</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoMux.html#a8a9f56ec06b173cf46dc7160fd7c1f30">RST_POLARITY_G</a></span>     <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>                         <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;<span class="keyword">  -- &#39;1&#39; for active high rst, &#39;0&#39; for active low</span></div><div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="classFifoMux.html#a123a3d9a6e9648e763d21c0281ee7ecd">   32</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoMux.html#a123a3d9a6e9648e763d21c0281ee7ecd">RST_ASYNC_G</a></span>        <span class="vhdlchar">:</span> <span class="comment">boolean</span>                    <span class="vhdlchar">:=</span> <span class="vhdlchar">false</span>;</div><div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="classFifoMux.html#a74265af003d7cd4b0443ced520ac6722">   33</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoMux.html#a74265af003d7cd4b0443ced520ac6722">GEN_SYNC_FIFO_G</a></span>    <span class="vhdlchar">:</span> <span class="comment">boolean</span>                    <span class="vhdlchar">:=</span> <span class="vhdlchar">false</span>;</div><div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="classFifoMux.html#a1c9465c9431492ec79ab48827b02c46f">   34</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoMux.html#a1c9465c9431492ec79ab48827b02c46f">BRAM_EN_G</a></span>          <span class="vhdlchar">:</span> <span class="comment">boolean</span>                    <span class="vhdlchar">:=</span> <span class="vhdlchar">true</span>;</div><div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="classFifoMux.html#a1ed184adaec9154e94358792a90e0618">   35</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoMux.html#a1ed184adaec9154e94358792a90e0618">FWFT_EN_G</a></span>          <span class="vhdlchar">:</span> <span class="comment">boolean</span>                    <span class="vhdlchar">:=</span> <span class="vhdlchar">true</span>;</div><div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="classFifoMux.html#a7a8db7e7131ac4fe84ceeb9010cb34c7">   36</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoMux.html#a7a8db7e7131ac4fe84ceeb9010cb34c7">USE_DSP48_G</a></span>        <span class="vhdlchar">:</span> <span class="comment">string</span>                     <span class="vhdlchar">:=</span> <span class="keyword">&quot;no&quot;</span>;</div><div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="classFifoMux.html#a1669478a44dab111adcd8bbceb192b02">   37</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoMux.html#a1669478a44dab111adcd8bbceb192b02">ALTERA_SYN_G</a></span>       <span class="vhdlchar">:</span> <span class="comment">boolean</span>                    <span class="vhdlchar">:=</span> <span class="vhdlchar">false</span>;</div><div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="classFifoMux.html#a19f5205f8fd4959c02e7b32fe19bbbc7">   38</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoMux.html#a19f5205f8fd4959c02e7b32fe19bbbc7">ALTERA_RAM_G</a></span>       <span class="vhdlchar">:</span> <span class="comment">string</span>                     <span class="vhdlchar">:=</span> <span class="keyword">&quot;M9K&quot;</span>;</div><div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="classFifoMux.html#adb189c82e573abb099bff16ab4b87de8">   39</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoMux.html#adb189c82e573abb099bff16ab4b87de8">USE_BUILT_IN_G</a></span>     <span class="vhdlchar">:</span> <span class="comment">boolean</span>                    <span class="vhdlchar">:=</span> <span class="vhdlchar">false</span>;<span class="keyword">  -- If set to true, this module is only Xilinx compatible only!!!</span></div><div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="classFifoMux.html#ad73f3e1bc362541946cf886a1bf2c994">   40</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoMux.html#ad73f3e1bc362541946cf886a1bf2c994">XIL_DEVICE_G</a></span>       <span class="vhdlchar">:</span> <span class="comment">string</span>                     <span class="vhdlchar">:=</span> <span class="keyword">&quot;7SERIES&quot;</span>;<span class="keyword">  -- Xilinx only generic parameter    </span></div><div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="classFifoMux.html#a679052ea3c06e78e1226fcab1eb05fd6">   41</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoMux.html#a679052ea3c06e78e1226fcab1eb05fd6">SYNC_STAGES_G</a></span>      <span class="vhdlchar">:</span> <span class="comment">integer</span> <span class="keywordflow">range</span> <span class="vhdllogic"></span><span class="vhdllogic">3</span> <span class="keywordflow">to</span> <span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">2</span><span class="vhdlchar">*</span><span class="vhdlchar">*</span><span class="vhdllogic"></span><span class="vhdllogic">24</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">3</span>;</div><div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="classFifoMux.html#a690564d64aa8e37d3ffa7aa2c377f50e">   42</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoMux.html#a690564d64aa8e37d3ffa7aa2c377f50e">PIPE_STAGES_G</a></span>      <span class="vhdlchar">:</span> <span class="comment">natural</span> <span class="keywordflow">range</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span> <span class="keywordflow">to</span> <span class="vhdllogic"></span><span class="vhdllogic">16</span>      <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>;</div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="classFifoMux.html#a6b70cfc38d51766ca4894a6e06572540">   43</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoMux.html#a6b70cfc38d51766ca4894a6e06572540">WR_DATA_WIDTH_G</a></span>    <span class="vhdlchar">:</span> <span class="comment">integer</span> <span class="keywordflow">range</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">to</span> <span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">2</span><span class="vhdlchar">*</span><span class="vhdlchar">*</span><span class="vhdllogic"></span><span class="vhdllogic">24</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">64</span>;</div><div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="classFifoMux.html#a3384b3a30b881cd013e86f271cd24e29">   44</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoMux.html#a3384b3a30b881cd013e86f271cd24e29">RD_DATA_WIDTH_G</a></span>    <span class="vhdlchar">:</span> <span class="comment">integer</span> <span class="keywordflow">range</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">to</span> <span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">2</span><span class="vhdlchar">*</span><span class="vhdlchar">*</span><span class="vhdllogic"></span><span class="vhdllogic">24</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">16</span>;</div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="classFifoMux.html#aa55f253c72389fd998ad7d509094e715">   45</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoMux.html#aa55f253c72389fd998ad7d509094e715">LITTLE_ENDIAN_G</a></span>    <span class="vhdlchar">:</span> <span class="comment">boolean</span>                    <span class="vhdlchar">:=</span> <span class="vhdlchar">false</span>;</div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="classFifoMux.html#a65468ed75be723da7c614808556a2d6a">   46</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoMux.html#a65468ed75be723da7c614808556a2d6a">ADDR_WIDTH_G</a></span>       <span class="vhdlchar">:</span> <span class="comment">integer</span> <span class="keywordflow">range</span> <span class="vhdllogic"></span><span class="vhdllogic">4</span> <span class="keywordflow">to</span> <span class="vhdllogic"></span><span class="vhdllogic">48</span>      <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">10</span>;</div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="classFifoMux.html#ada00bcbb3416fb22f6faca63b14c7204">   47</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoMux.html#ada00bcbb3416fb22f6faca63b14c7204">INIT_G</a></span>             <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span>                        <span class="vhdlchar">:=</span> <span class="vhdllogic">&quot;0&quot;</span>;</div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="classFifoMux.html#a97a338d38d19ba2a6f5c6b285b4446ca">   48</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoMux.html#a97a338d38d19ba2a6f5c6b285b4446ca">FULL_THRES_G</a></span>       <span class="vhdlchar">:</span> <span class="comment">integer</span> <span class="keywordflow">range</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">to</span> <span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">2</span><span class="vhdlchar">*</span><span class="vhdlchar">*</span><span class="vhdllogic"></span><span class="vhdllogic">24</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span>;</div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="classFifoMux.html#a696e413cf631bea13e4955f0163248e4">   49</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoMux.html#a696e413cf631bea13e4955f0163248e4">EMPTY_THRES_G</a></span>      <span class="vhdlchar">:</span> <span class="comment">integer</span> <span class="keywordflow">range</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">to</span> <span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">2</span><span class="vhdlchar">*</span><span class="vhdlchar">*</span><span class="vhdllogic"></span><span class="vhdllogic">24</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;   <span class="keywordflow">port</span> <span class="vhdlchar">(</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="keyword">      -- Resets</span></div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="classFifoMux.html#a259ed46e9599b8818b73ef2eb0bcb7e9">   52</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoMux.html#a259ed46e9599b8818b73ef2eb0bcb7e9">rst</a></span>           <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span> <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;<span class="keyword">    --  Reset</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="keyword">      --Write Ports (wr_clk domain)</span></div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="classFifoMux.html#af8ef8ae6d1b2afb01afa90df5f9e005e">   54</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoMux.html#af8ef8ae6d1b2afb01afa90df5f9e005e">wr_clk</a></span>        <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="classFifoMux.html#a421be43cbfb30a3fcf43014ad4443f97">   55</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoMux.html#a421be43cbfb30a3fcf43014ad4443f97">wr_en</a></span>         <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span> <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="classFifoMux.html#a28a7d7b09728270f1e7f27036d1459a8">   56</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoMux.html#a28a7d7b09728270f1e7f27036d1459a8">din</a></span>           <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoMux.html#a6b70cfc38d51766ca4894a6e06572540">WR_DATA_WIDTH_G</a></span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="classFifoMux.html#a74f95aef8ee1db86d6875f2e218fb99c">   57</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoMux.html#a74f95aef8ee1db86d6875f2e218fb99c">wr_data_count</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoMux.html#a65468ed75be723da7c614808556a2d6a">ADDR_WIDTH_G</a></span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="classFifoMux.html#a3196b3b4e0d7f57ea5fab706647b1fa4">   58</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoMux.html#a3196b3b4e0d7f57ea5fab706647b1fa4">wr_ack</a></span>        <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="classFifoMux.html#a6d911b9f06ce1e3a958bda21558461f2">   59</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoMux.html#a6d911b9f06ce1e3a958bda21558461f2">overflow</a></span>      <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="classFifoMux.html#ae2c18b79f6fdc1e6463a661bb572b143">   60</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoMux.html#ae2c18b79f6fdc1e6463a661bb572b143">prog_full</a></span>     <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="classFifoMux.html#a5aa26d6e89a28af8e3faa4ded7760ab4">   61</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoMux.html#a5aa26d6e89a28af8e3faa4ded7760ab4">almost_full</a></span>   <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="classFifoMux.html#a8645252baa9610da0b1ecf73811d25ae">   62</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoMux.html#a8645252baa9610da0b1ecf73811d25ae">full</a></span>          <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="classFifoMux.html#ad49e024c069590599462689c5687eda9">   63</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoMux.html#ad49e024c069590599462689c5687eda9">not_full</a></span>      <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="keyword">      --Read Ports (rd_clk domain)</span></div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="classFifoMux.html#a400db103e7b52fb031db1b515eeafdaa">   65</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoMux.html#a400db103e7b52fb031db1b515eeafdaa">rd_clk</a></span>        <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;<span class="keyword">           --unused if GEN_SYNC_FIFO_G = true</span></div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="classFifoMux.html#ab02a7abccc53822c22241ed9c14bf63e">   66</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoMux.html#ab02a7abccc53822c22241ed9c14bf63e">rd_en</a></span>         <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span> <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="classFifoMux.html#aa99d824e76c8a1e1d76ea5d41f4888cb">   67</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoMux.html#aa99d824e76c8a1e1d76ea5d41f4888cb">dout</a></span>          <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoMux.html#a3384b3a30b881cd013e86f271cd24e29">RD_DATA_WIDTH_G</a></span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="classFifoMux.html#a2501bf62a456c839ab23abd2f3725a89">   68</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoMux.html#a2501bf62a456c839ab23abd2f3725a89">rd_data_count</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoMux.html#a65468ed75be723da7c614808556a2d6a">ADDR_WIDTH_G</a></span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="classFifoMux.html#aa8c0b99c4da49a0e85f6369f29047d02">   69</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoMux.html#aa8c0b99c4da49a0e85f6369f29047d02">valid</a></span>         <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="classFifoMux.html#a0fea2afc66f82ad0e2ee9f5264a8e6f2">   70</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoMux.html#a0fea2afc66f82ad0e2ee9f5264a8e6f2">underflow</a></span>     <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="classFifoMux.html#aff8f3db1739eaf4fd0c3559a76289a02">   71</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoMux.html#aff8f3db1739eaf4fd0c3559a76289a02">prog_empty</a></span>    <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="classFifoMux.html#a6fc3d2fc0b982113cb6bc04938b8d163">   72</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoMux.html#a6fc3d2fc0b982113cb6bc04938b8d163">almost_empty</a></span>  <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="classFifoMux.html#a2e14a1ebf09cbd9af7e90604e9cac8cd">   73</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoMux.html#a2e14a1ebf09cbd9af7e90604e9cac8cd">empty</a></span>         <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="keywordflow">end</span> <span class="vhdlchar">FifoMux</span>;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="keywordflow">architecture</span> rtl <span class="keywordflow">of</span> <a class="code" href="classFifoMux.html">FifoMux</a> is</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;   <span class="keywordflow">constant</span> <span class="vhdlchar">FIFO_DATA_WIDTH_C</span> <span class="vhdlchar">:</span> <span class="comment">integer</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">ite</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoMux.html#a6b70cfc38d51766ca4894a6e06572540">WR_DATA_WIDTH_G</a></span> <span class="vhdlchar">&gt;</span> <span class="vhdlchar"><a class="code" href="classFifoMux.html#a3384b3a30b881cd013e86f271cd24e29">RD_DATA_WIDTH_G</a></span><span class="vhdlchar">,</span> <span class="vhdlchar"><a class="code" href="classFifoMux.html#a6b70cfc38d51766ca4894a6e06572540">WR_DATA_WIDTH_G</a></span><span class="vhdlchar">,</span> <span class="vhdlchar"><a class="code" href="classFifoMux.html#a3384b3a30b881cd013e86f271cd24e29">RD_DATA_WIDTH_G</a></span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="keyword">   ----------------</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="keyword">   -- Write Signals</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="keyword">   ----------------</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;   <span class="keywordflow">constant</span> <span class="vhdlchar">WR_LOGIC_EN_C</span> <span class="vhdlchar">:</span> <span class="comment">boolean</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoMux.html#a6b70cfc38d51766ca4894a6e06572540">WR_DATA_WIDTH_G</a></span> <span class="vhdlchar">&lt;</span> <span class="vhdlchar"><a class="code" href="classFifoMux.html#a3384b3a30b881cd013e86f271cd24e29">RD_DATA_WIDTH_G</a></span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;   <span class="keywordflow">constant</span> <span class="vhdlchar">WR_SIZE_C</span>     <span class="vhdlchar">:</span> <span class="comment">integer</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">ite</span><span class="vhdlchar">(</span><span class="vhdlchar">WR_LOGIC_EN_C</span><span class="vhdlchar">,</span> <span class="vhdlchar"><a class="code" href="classFifoMux.html#a3384b3a30b881cd013e86f271cd24e29">RD_DATA_WIDTH_G</a></span> <span class="vhdlchar">/</span> <span class="vhdlchar"><a class="code" href="classFifoMux.html#a6b70cfc38d51766ca4894a6e06572540">WR_DATA_WIDTH_G</a></span><span class="vhdlchar">,</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;   <span class="keywordflow">type</span> <span class="vhdlchar">WrDataArray</span> <span class="keywordflow">is</span> <span class="keywordflow">array</span> <span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span> <span class="keywordflow">to</span> <span class="vhdlchar">WR_SIZE_C</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">)</span> <span class="keywordflow">of</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoMux.html#a6b70cfc38d51766ca4894a6e06572540">WR_DATA_WIDTH_G</a></span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;   <span class="keywordflow">type</span> <span class="vhdlchar">WrRegType</span> <span class="keywordflow">is</span> <span class="keywordflow">record</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;      <span class="vhdlchar">count</span>  <span class="vhdlchar">:</span> <span class="comment">unsigned</span><span class="vhdlchar">(</span><span class="vhdlchar">bitSize</span><span class="vhdlchar">(</span><span class="vhdlchar">WR_SIZE_C</span><span class="vhdlchar">)</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;      <span class="vhdlchar">wrData</span> <span class="vhdlchar">:</span> <span class="vhdlchar">WrDataArray</span>;</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;      <span class="vhdlchar">wrEn</span>   <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;   <span class="keywordflow">end</span> <span class="keywordflow">record</span> <span class="vhdlchar">WrRegType</span>;</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;   <span class="keywordflow">constant</span> <span class="vhdlchar">WR_REG_INIT_C</span> <span class="vhdlchar">:</span> <span class="vhdlchar">WrRegType</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">(</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;      <span class="vhdlchar">count</span>  <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;      <span class="vhdlchar">wrData</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;      <span class="vhdlchar">wrEn</span>   <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;   <span class="keywordflow">signal</span> <span class="vhdlchar">wrR</span><span class="vhdlchar">,</span> <span class="vhdlchar">wrRin</span> <span class="vhdlchar">:</span> <span class="vhdlchar">WrRegType</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">WR_REG_INIT_C</span>;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;   <span class="keywordflow">signal</span> <span class="vhdlchar">fifo_din</span>   <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdlchar">FIFO_DATA_WIDTH_C</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;   <span class="keywordflow">signal</span> <span class="vhdlchar">fifo_wr_en</span> <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;   <span class="keywordflow">signal</span> <span class="vhdlchar">wrRst</span>      <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="keyword">   ---------------</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="keyword">   -- Read Signals</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="keyword">   ---------------</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;   <span class="keywordflow">constant</span> <span class="vhdlchar">RD_LOGIC_EN_C</span> <span class="vhdlchar">:</span> <span class="comment">boolean</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoMux.html#a3384b3a30b881cd013e86f271cd24e29">RD_DATA_WIDTH_G</a></span> <span class="vhdlchar">&lt;</span> <span class="vhdlchar"><a class="code" href="classFifoMux.html#a6b70cfc38d51766ca4894a6e06572540">WR_DATA_WIDTH_G</a></span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;   <span class="keywordflow">constant</span> <span class="vhdlchar">RD_SIZE_C</span>     <span class="vhdlchar">:</span> <span class="comment">integer</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">ite</span><span class="vhdlchar">(</span><span class="vhdlchar">RD_LOGIC_EN_C</span><span class="vhdlchar">,</span> <span class="vhdlchar"><a class="code" href="classFifoMux.html#a6b70cfc38d51766ca4894a6e06572540">WR_DATA_WIDTH_G</a></span> <span class="vhdlchar">/</span> <span class="vhdlchar"><a class="code" href="classFifoMux.html#a3384b3a30b881cd013e86f271cd24e29">RD_DATA_WIDTH_G</a></span><span class="vhdlchar">,</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;   <span class="keywordflow">type</span> <span class="vhdlchar">RdRegType</span> <span class="keywordflow">is</span> <span class="keywordflow">record</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;      <span class="vhdlchar">count</span> <span class="vhdlchar">:</span> <span class="comment">unsigned</span><span class="vhdlchar">(</span><span class="vhdlchar">bitSize</span><span class="vhdlchar">(</span><span class="vhdlchar">RD_SIZE_C</span><span class="vhdlchar">)</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;   <span class="keywordflow">end</span> <span class="keywordflow">record</span> <span class="vhdlchar">RdRegType</span>;</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;   <span class="keywordflow">constant</span> <span class="vhdlchar">RD_REG_INIT_C</span> <span class="vhdlchar">:</span> <span class="vhdlchar">RdRegType</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">(</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;      <span class="vhdlchar">count</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;   <span class="keywordflow">type</span> <span class="vhdlchar">RdDataArray</span> <span class="keywordflow">is</span> <span class="keywordflow">array</span> <span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span> <span class="keywordflow">to</span> <span class="vhdlchar">RD_SIZE_C</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">)</span> <span class="keywordflow">of</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoMux.html#a3384b3a30b881cd013e86f271cd24e29">RD_DATA_WIDTH_G</a></span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;   <span class="keywordflow">signal</span> <span class="vhdlchar">rdR</span><span class="vhdlchar">,</span> <span class="vhdlchar">rdRin</span>   <span class="vhdlchar">:</span> <span class="vhdlchar">RdRegType</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">RD_REG_INIT_C</span>;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;   <span class="keywordflow">signal</span> <span class="vhdlchar">fifo_dout</span>    <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdlchar">FIFO_DATA_WIDTH_C</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;   <span class="keywordflow">signal</span> <span class="vhdlchar">fifo_rd_data</span> <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoMux.html#a3384b3a30b881cd013e86f271cd24e29">RD_DATA_WIDTH_G</a></span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;   <span class="keywordflow">signal</span> <span class="vhdlchar">fifo_valid</span>   <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;   <span class="keywordflow">signal</span> <span class="vhdlchar">fifo_rd_en</span>   <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;   <span class="keywordflow">signal</span> <span class="vhdlchar">fifo_empty</span>   <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;   <span class="keywordflow">signal</span> <span class="vhdlchar">rdRst</span>        <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="vhdlkeyword">begin</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;   <span class="keywordflow">assert</span> <span class="vhdlchar">(</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoMux.html#a6b70cfc38d51766ca4894a6e06572540">WR_DATA_WIDTH_G</a></span> <span class="vhdlchar">&gt;=</span> <span class="vhdlchar"><a class="code" href="classFifoMux.html#a3384b3a30b881cd013e86f271cd24e29">RD_DATA_WIDTH_G</a></span> <span class="keywordflow">and</span> <span class="vhdlchar"><a class="code" href="classFifoMux.html#a6b70cfc38d51766ca4894a6e06572540">WR_DATA_WIDTH_G</a></span> <span class="keywordflow">mod</span> <span class="vhdlchar"><a class="code" href="classFifoMux.html#a3384b3a30b881cd013e86f271cd24e29">RD_DATA_WIDTH_G</a></span> <span class="vhdlchar">=</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="keywordflow">or</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;           <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoMux.html#a3384b3a30b881cd013e86f271cd24e29">RD_DATA_WIDTH_G</a></span> <span class="vhdlchar">&gt;</span> <span class="vhdlchar"><a class="code" href="classFifoMux.html#a6b70cfc38d51766ca4894a6e06572540">WR_DATA_WIDTH_G</a></span> <span class="keywordflow">and</span> <span class="vhdlchar"><a class="code" href="classFifoMux.html#a3384b3a30b881cd013e86f271cd24e29">RD_DATA_WIDTH_G</a></span> <span class="keywordflow">mod</span> <span class="vhdlchar"><a class="code" href="classFifoMux.html#a6b70cfc38d51766ca4894a6e06572540">WR_DATA_WIDTH_G</a></span> <span class="vhdlchar">=</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;      <span class="keywordflow">report</span> <span class="keyword">&quot;FifoMux: Data widths must be even number multiples of each other&quot;</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;      <span class="keywordflow">severity</span> <span class="vhdlchar">failure</span>;</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;   <span class="keywordflow">assert</span> <span class="vhdlchar">(</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoMux.html#a1ed184adaec9154e94358792a90e0618">FWFT_EN_G</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">false</span> <span class="keywordflow">and</span> <span class="vhdlchar"><a class="code" href="classFifoMux.html#a3384b3a30b881cd013e86f271cd24e29">RD_DATA_WIDTH_G</a></span> <span class="vhdlchar">&gt;=</span> <span class="vhdlchar"><a class="code" href="classFifoMux.html#a6b70cfc38d51766ca4894a6e06572540">WR_DATA_WIDTH_G</a></span><span class="vhdlchar">)</span> <span class="keywordflow">or</span> <span class="vhdlchar"><a class="code" href="classFifoMux.html#a1ed184adaec9154e94358792a90e0618">FWFT_EN_G</a></span><span class="vhdlchar">)</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;      <span class="keywordflow">report</span> <span class="keyword">&quot;FifoMux: non-FWFT mode can only be used if the read width is &gt;= the write data width&quot;</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;      <span class="keywordflow">severity</span> <span class="vhdlchar">failure</span>;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="keyword">   --------------</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="keyword">   -- Write Logic</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="keyword">   --------------</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;   wrComb : <span class="keywordflow">process</span> (<a class="code" href="classFifoMux.html#a28a7d7b09728270f1e7f27036d1459a8">din</a>, wrR, <a class="code" href="classFifoMux.html#a421be43cbfb30a3fcf43014ad4443f97">wr_en</a>) <span class="keywordflow">is</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;      <span class="keywordflow">variable</span> <span class="vhdlchar">v</span>     <span class="vhdlchar">:</span> <span class="vhdlchar">WrRegType</span>;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;      <span class="keywordflow">variable</span> <span class="vhdlchar">index</span> <span class="vhdlchar">:</span> <span class="comment">integer</span>;</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;      <span class="keywordflow">variable</span> <span class="vhdlkeyword">high</span>  <span class="vhdlchar">:</span> <span class="comment">integer</span>;</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;      <span class="keywordflow">variable</span> <span class="vhdlkeyword">low</span>   <span class="vhdlchar">:</span> <span class="comment">integer</span>;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="vhdlkeyword">   begin</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;      <span class="vhdlchar">v</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">wrR</span>;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;      <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">wrEn</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;      <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoMux.html#a421be43cbfb30a3fcf43014ad4443f97">wr_en</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;         <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">wrData</span><span class="vhdlchar">(</span><span class="vhdlchar">to_integer</span><span class="vhdlchar">(</span><span class="vhdlchar">wrR</span><span class="vhdlchar">.</span><span class="vhdlchar">count</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="vhdlchar"><a class="code" href="classFifoMux.html#a28a7d7b09728270f1e7f27036d1459a8">din</a></span>;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;         <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">count</span>                         <span class="vhdlchar">:=</span> <span class="vhdlchar">wrR</span><span class="vhdlchar">.</span><span class="vhdlchar">count</span> <span class="vhdlchar">+</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span>;</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;         <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar">wrR</span><span class="vhdlchar">.</span><span class="vhdlchar">count</span> <span class="vhdlchar">=</span> <span class="vhdlchar">WR_SIZE_C</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;            <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">count</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;            <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">wrEn</span>  <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;         <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;      <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;      <span class="vhdlchar">wrRin</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">v</span>;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;      <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoMux.html#a3384b3a30b881cd013e86f271cd24e29">RD_DATA_WIDTH_G</a></span> <span class="vhdlchar">&gt;</span> <span class="vhdlchar"><a class="code" href="classFifoMux.html#a6b70cfc38d51766ca4894a6e06572540">WR_DATA_WIDTH_G</a></span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;         <span class="keywordflow">for</span> <span class="vhdlchar">i</span> <span class="keywordflow">in</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span> <span class="keywordflow">to</span> <span class="vhdlchar">WR_SIZE_C</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">loop</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;            <span class="vhdlchar">index</span>                     <span class="vhdlchar">:=</span> <span class="vhdlchar">ite</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoMux.html#aa55f253c72389fd998ad7d509094e715">LITTLE_ENDIAN_G</a></span><span class="vhdlchar">,</span> <span class="vhdlchar">i</span><span class="vhdlchar">,</span> <span class="vhdlchar">WR_SIZE_C</span><span class="vhdlchar">-</span><span class="vhdllogic">1-</span><span class="vhdlchar">i</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;            <span class="vhdlkeyword">high</span>                      <span class="vhdlchar">:=</span> <span class="vhdlchar">index</span> <span class="vhdlchar">*</span> <span class="vhdlchar"><a class="code" href="classFifoMux.html#a6b70cfc38d51766ca4894a6e06572540">WR_DATA_WIDTH_G</a></span> <span class="vhdlchar">+</span> <span class="vhdlchar"><a class="code" href="classFifoMux.html#a6b70cfc38d51766ca4894a6e06572540">WR_DATA_WIDTH_G</a></span> <span class="vhdlchar">-</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span>;</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;            <span class="vhdlkeyword">low</span>                       <span class="vhdlchar">:=</span> <span class="vhdlchar">index</span> <span class="vhdlchar">*</span> <span class="vhdlchar"><a class="code" href="classFifoMux.html#a6b70cfc38d51766ca4894a6e06572540">WR_DATA_WIDTH_G</a></span>;</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;            <span class="vhdlchar">fifo_din</span><span class="vhdlchar">(</span><span class="vhdlkeyword">high</span> <span class="keywordflow">downto</span> <span class="vhdlkeyword">low</span><span class="vhdlchar">)</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">wrR</span><span class="vhdlchar">.</span><span class="vhdlchar">wrData</span><span class="vhdlchar">(</span><span class="vhdlchar">i</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;         <span class="keywordflow">end</span> <span class="keywordflow">loop</span>;</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;         <span class="vhdlchar">fifo_wr_en</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">wrR</span><span class="vhdlchar">.</span><span class="vhdlchar">wrEn</span>;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;      <span class="keywordflow">else</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;         <span class="vhdlchar">fifo_din</span>   <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="classFifoMux.html#a28a7d7b09728270f1e7f27036d1459a8">din</a></span>;</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;         <span class="vhdlchar">fifo_wr_en</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="classFifoMux.html#a421be43cbfb30a3fcf43014ad4443f97">wr_en</a></span>;</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;      <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;   <span class="keywordflow">end</span> <span class="keywordflow">process</span> <span class="vhdlchar">wrComb</span>;</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;   wrSeq : <span class="keywordflow">process</span> (<a class="code" href="classFifoMux.html#a259ed46e9599b8818b73ef2eb0bcb7e9">rst</a>, <a class="code" href="classFifoMux.html#af8ef8ae6d1b2afb01afa90df5f9e005e">wr_clk</a>) <span class="keywordflow">is</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="vhdlkeyword">   begin</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;      <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoMux.html#a123a3d9a6e9648e763d21c0281ee7ecd">RST_ASYNC_G</a></span> <span class="keywordflow">and</span> <span class="vhdlchar"><a class="code" href="classFifoMux.html#a259ed46e9599b8818b73ef2eb0bcb7e9">rst</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar"><a class="code" href="classFifoMux.html#a8a9f56ec06b173cf46dc7160fd7c1f30">RST_POLARITY_G</a></span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;         <span class="vhdlchar">wrR</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">WR_REG_INIT_C</span> <span class="keywordflow">after</span> <span class="vhdlchar"><a class="code" href="classFifoMux.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a></span>;</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;      <span class="keywordflow">elsif</span> <span class="vhdlchar">(</span><span class="vhdlchar">rising_edge</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoMux.html#af8ef8ae6d1b2afb01afa90df5f9e005e">wr_clk</a></span><span class="vhdlchar">)</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;         <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoMux.html#a123a3d9a6e9648e763d21c0281ee7ecd">RST_ASYNC_G</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">false</span> <span class="keywordflow">and</span> <span class="vhdlchar"><a class="code" href="classFifoMux.html#a259ed46e9599b8818b73ef2eb0bcb7e9">rst</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar"><a class="code" href="classFifoMux.html#a8a9f56ec06b173cf46dc7160fd7c1f30">RST_POLARITY_G</a></span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;            <span class="vhdlchar">wrR</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">WR_REG_INIT_C</span> <span class="keywordflow">after</span> <span class="vhdlchar"><a class="code" href="classFifoMux.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a></span>;</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;         <span class="keywordflow">else</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;            <span class="vhdlchar">wrR</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">wrRin</span> <span class="keywordflow">after</span> <span class="vhdlchar"><a class="code" href="classFifoMux.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a></span>;</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;         <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;      <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;   <span class="keywordflow">end</span> <span class="keywordflow">process</span> <span class="vhdlchar">wrSeq</span>;</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="keyword">   -------------</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="keyword">   -- Read logic</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="keyword">   -------------</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="keyword">   -- Module reset should be driven by wr_clk</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="keyword">   -- Must synchronize it over to the rd_clk</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;   RstSync_RdRst : <span class="keywordflow">entity</span> work.<a class="code" href="classRstSync.html">RstSync</a></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;      <span class="keywordflow">generic</span> <span class="keywordflow">map</span> (</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;         <a class="code" href="classRstSync.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a>          =&gt; <a class="code" href="classFifoMux.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a>,</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;         <a class="code" href="classRstSync.html#a9853aeaa6ff0c04943987631b5840ce9">IN_POLARITY_G</a>  =&gt; <a class="code" href="classFifoMux.html#a8a9f56ec06b173cf46dc7160fd7c1f30">RST_POLARITY_G</a>,</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;         <a class="code" href="classRstSync.html#a6f5184f05b7d36459251e1194e5c6120">OUT_POLARITY_G</a> =&gt; <a class="code" href="classFifoMux.html#a8a9f56ec06b173cf46dc7160fd7c1f30">RST_POLARITY_G</a><span class="vhdlchar">)</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;      <span class="keywordflow">port</span> <span class="keywordflow">map</span> (</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;         <a class="code" href="classRstSync.html#a8562dfa3c7970041e8fb901d9c0e4ecf">clk</a>      =&gt; <a class="code" href="classFifoMux.html#a400db103e7b52fb031db1b515eeafdaa">rd_clk</a>,</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;         <a class="code" href="classRstSync.html#a0b77bcaee35051972dce96190e2ea3c5">asyncRst</a> =&gt; <a class="code" href="classFifoMux.html#a259ed46e9599b8818b73ef2eb0bcb7e9">rst</a>,</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;         <a class="code" href="classRstSync.html#a37b285ea08f8e21fa5048c3d21416f02">syncRst</a>  =&gt; rdRst<span class="vhdlchar">)</span>;</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;   rdComb : <span class="keywordflow">process</span> (fifo_dout, fifo_empty, fifo_valid, rdR, <a class="code" href="classFifoMux.html#ab02a7abccc53822c22241ed9c14bf63e">rd_en</a>) <span class="keywordflow">is</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;      <span class="keywordflow">variable</span> <span class="vhdlchar">v</span>      <span class="vhdlchar">:</span> <span class="vhdlchar">RdRegType</span>;</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;      <span class="keywordflow">variable</span> <span class="vhdlchar">rdData</span> <span class="vhdlchar">:</span> <span class="vhdlchar">RdDataArray</span>;</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;      <span class="keywordflow">variable</span> <span class="vhdlchar">index</span>  <span class="vhdlchar">:</span> <span class="comment">integer</span>;</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;      <span class="keywordflow">variable</span> <span class="vhdlkeyword">high</span>   <span class="vhdlchar">:</span> <span class="comment">integer</span>;</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;      <span class="keywordflow">variable</span> <span class="vhdlkeyword">low</span>    <span class="vhdlchar">:</span> <span class="comment">integer</span>;</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="vhdlkeyword">   begin</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;      <span class="vhdlchar">v</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">rdR</span>;</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="keyword">      --check for normal read</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;      <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoMux.html#ab02a7abccc53822c22241ed9c14bf63e">rd_en</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">and</span> <span class="vhdlchar">fifo_valid</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;         <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">count</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">rdR</span><span class="vhdlchar">.</span><span class="vhdlchar">count</span> <span class="vhdlchar">+</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span>;</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;         <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar">rdR</span><span class="vhdlchar">.</span><span class="vhdlchar">count</span> <span class="vhdlchar">=</span> <span class="vhdlchar">RD_SIZE_C</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;            <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">count</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;         <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;      <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="keyword">      -- Separate fifo_dout into an array of RD_DATA_WIDTH_G sized vectors</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;      <span class="keywordflow">for</span> <span class="vhdlchar">i</span> <span class="keywordflow">in</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span> <span class="keywordflow">to</span> <span class="vhdlchar">RD_SIZE_C</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">loop</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;         <span class="vhdlchar">index</span>     <span class="vhdlchar">:=</span> <span class="vhdlchar">ite</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoMux.html#aa55f253c72389fd998ad7d509094e715">LITTLE_ENDIAN_G</a></span><span class="vhdlchar">,</span> <span class="vhdlchar">i</span><span class="vhdlchar">,</span> <span class="vhdlchar">RD_SIZE_C</span><span class="vhdlchar">-</span><span class="vhdllogic">1-</span><span class="vhdlchar">i</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;         <span class="vhdlkeyword">high</span>      <span class="vhdlchar">:=</span> <span class="vhdlchar">index</span> <span class="vhdlchar">*</span> <span class="vhdlchar"><a class="code" href="classFifoMux.html#a3384b3a30b881cd013e86f271cd24e29">RD_DATA_WIDTH_G</a></span> <span class="vhdlchar">+</span> <span class="vhdlchar"><a class="code" href="classFifoMux.html#a3384b3a30b881cd013e86f271cd24e29">RD_DATA_WIDTH_G</a></span> <span class="vhdlchar">-</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span>;</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;         <span class="vhdlkeyword">low</span>       <span class="vhdlchar">:=</span> <span class="vhdlchar">index</span> <span class="vhdlchar">*</span> <span class="vhdlchar"><a class="code" href="classFifoMux.html#a3384b3a30b881cd013e86f271cd24e29">RD_DATA_WIDTH_G</a></span>;</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;         <span class="vhdlchar">rdData</span><span class="vhdlchar">(</span><span class="vhdlchar">i</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">fifo_dout</span><span class="vhdlchar">(</span><span class="vhdlkeyword">high</span> <span class="keywordflow">downto</span> <span class="vhdlkeyword">low</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;      <span class="keywordflow">end</span> <span class="keywordflow">loop</span>;</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;      <span class="vhdlchar">rdRin</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">v</span>;</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;      <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoMux.html#a3384b3a30b881cd013e86f271cd24e29">RD_DATA_WIDTH_G</a></span> <span class="vhdlchar">&lt;</span> <span class="vhdlchar"><a class="code" href="classFifoMux.html#a6b70cfc38d51766ca4894a6e06572540">WR_DATA_WIDTH_G</a></span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;         <span class="vhdlchar">fifo_rd_en</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">toSl</span><span class="vhdlchar">(</span><span class="vhdlchar">rdR</span><span class="vhdlchar">.</span><span class="vhdlchar">count</span> <span class="vhdlchar">=</span> <span class="vhdlchar">(</span><span class="vhdlchar">RD_SIZE_C</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;         <span class="vhdlchar"><a class="code" href="classFifoMux.html#aa99d824e76c8a1e1d76ea5d41f4888cb">dout</a></span>       <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">rdData</span><span class="vhdlchar">(</span><span class="vhdlchar">to_integer</span><span class="vhdlchar">(</span><span class="vhdlchar">rdR</span><span class="vhdlchar">.</span><span class="vhdlchar">count</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;         <span class="vhdlchar"><a class="code" href="classFifoMux.html#aa8c0b99c4da49a0e85f6369f29047d02">valid</a></span>      <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">fifo_valid</span>;</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;         <span class="vhdlchar"><a class="code" href="classFifoMux.html#a2e14a1ebf09cbd9af7e90604e9cac8cd">empty</a></span>      <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">fifo_empty</span>;</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;      <span class="keywordflow">else</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;         <span class="vhdlchar">fifo_rd_en</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="classFifoMux.html#ab02a7abccc53822c22241ed9c14bf63e">rd_en</a></span>;</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;         <span class="vhdlchar"><a class="code" href="classFifoMux.html#aa99d824e76c8a1e1d76ea5d41f4888cb">dout</a></span>       <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">fifo_dout</span>;</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;         <span class="vhdlchar"><a class="code" href="classFifoMux.html#aa8c0b99c4da49a0e85f6369f29047d02">valid</a></span>      <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">fifo_valid</span>;</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;         <span class="vhdlchar"><a class="code" href="classFifoMux.html#a2e14a1ebf09cbd9af7e90604e9cac8cd">empty</a></span>      <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">fifo_empty</span>;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;      <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;      </div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;   <span class="keywordflow">end</span> <span class="keywordflow">process</span> <span class="vhdlchar">rdComb</span>;</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="keyword">   -- If fifo is asynchronous, must use async reset on rd side.</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;   rdSeq : <span class="keywordflow">process</span> (rdRst, <a class="code" href="classFifoMux.html#a400db103e7b52fb031db1b515eeafdaa">rd_clk</a>) <span class="keywordflow">is</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="vhdlkeyword">   begin</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;      <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoMux.html#a74265af003d7cd4b0443ced520ac6722">GEN_SYNC_FIFO_G</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">false</span> <span class="keywordflow">and</span> <span class="vhdlchar">rdRst</span> <span class="vhdlchar">=</span> <span class="vhdlchar"><a class="code" href="classFifoMux.html#a8a9f56ec06b173cf46dc7160fd7c1f30">RST_POLARITY_G</a></span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;         <span class="vhdlchar">rdR</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">RD_REG_INIT_C</span> <span class="keywordflow">after</span> <span class="vhdlchar"><a class="code" href="classFifoMux.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a></span>;</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;      <span class="keywordflow">elsif</span> <span class="vhdlchar">(</span><span class="vhdlchar">rising_edge</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoMux.html#a400db103e7b52fb031db1b515eeafdaa">rd_clk</a></span><span class="vhdlchar">)</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;         <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoMux.html#a74265af003d7cd4b0443ced520ac6722">GEN_SYNC_FIFO_G</a></span> <span class="keywordflow">and</span> <span class="vhdlchar"><a class="code" href="classFifoMux.html#a123a3d9a6e9648e763d21c0281ee7ecd">RST_ASYNC_G</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">false</span> <span class="keywordflow">and</span> <span class="vhdlchar">rdRst</span> <span class="vhdlchar">=</span> <span class="vhdlchar"><a class="code" href="classFifoMux.html#a8a9f56ec06b173cf46dc7160fd7c1f30">RST_POLARITY_G</a></span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;            <span class="vhdlchar">rdR</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">RD_REG_INIT_C</span> <span class="keywordflow">after</span> <span class="vhdlchar"><a class="code" href="classFifoMux.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a></span>;</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;         <span class="keywordflow">else</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;            <span class="vhdlchar">rdR</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">rdRin</span> <span class="keywordflow">after</span> <span class="vhdlchar"><a class="code" href="classFifoMux.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a></span>;</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;         <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;      <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;   <span class="keywordflow">end</span> <span class="keywordflow">process</span> <span class="vhdlchar">rdSeq</span>;</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="keyword">   --------</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="keyword">   -- Fifo</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="keyword">   --------</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;   FifoCascade_Inst : <span class="keywordflow">entity</span> work.<a class="code" href="classFifoCascade.html">FifoCascade</a></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;      <span class="keywordflow">generic</span> <span class="keywordflow">map</span> (</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;         <a class="code" href="classFifoCascade.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a>              =&gt; <a class="code" href="classFifoMux.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a>,</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;         <a class="code" href="classFifoCascade.html#a24fa51d1acdad2c64854f911eb24df97">CASCADE_SIZE_G</a>     =&gt; <a class="code" href="classFifoMux.html#a24fa51d1acdad2c64854f911eb24df97">CASCADE_SIZE_G</a>,</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;         <a class="code" href="classFifoCascade.html#ae7095f4ff69cac6c7c336f2240117381">LAST_STAGE_ASYNC_G</a> =&gt; <a class="code" href="classFifoMux.html#ae7095f4ff69cac6c7c336f2240117381">LAST_STAGE_ASYNC_G</a>,</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;         <a class="code" href="classFifoCascade.html#a8a9f56ec06b173cf46dc7160fd7c1f30">RST_POLARITY_G</a>     =&gt; <a class="code" href="classFifoMux.html#a8a9f56ec06b173cf46dc7160fd7c1f30">RST_POLARITY_G</a>,</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;         <a class="code" href="classFifoCascade.html#a123a3d9a6e9648e763d21c0281ee7ecd">RST_ASYNC_G</a>        =&gt; <a class="code" href="classFifoMux.html#a123a3d9a6e9648e763d21c0281ee7ecd">RST_ASYNC_G</a>,</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;         <a class="code" href="classFifoCascade.html#a74265af003d7cd4b0443ced520ac6722">GEN_SYNC_FIFO_G</a>    =&gt; <a class="code" href="classFifoMux.html#a74265af003d7cd4b0443ced520ac6722">GEN_SYNC_FIFO_G</a>,</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;         <a class="code" href="classFifoCascade.html#a1c9465c9431492ec79ab48827b02c46f">BRAM_EN_G</a>          =&gt; <a class="code" href="classFifoMux.html#a1c9465c9431492ec79ab48827b02c46f">BRAM_EN_G</a>,</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;         <a class="code" href="classFifoCascade.html#ac9d0fd649bb09079eb97e0431bab5b80">FWFT_EN_G</a>          =&gt; <a class="code" href="classFifoMux.html#a1ed184adaec9154e94358792a90e0618">FWFT_EN_G</a>,</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;         <a class="code" href="classFifoCascade.html#a7a8db7e7131ac4fe84ceeb9010cb34c7">USE_DSP48_G</a>        =&gt; <a class="code" href="classFifoMux.html#a7a8db7e7131ac4fe84ceeb9010cb34c7">USE_DSP48_G</a>,</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;         <a class="code" href="classFifoCascade.html#a1669478a44dab111adcd8bbceb192b02">ALTERA_SYN_G</a>       =&gt; <a class="code" href="classFifoMux.html#a1669478a44dab111adcd8bbceb192b02">ALTERA_SYN_G</a>,</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;         <a class="code" href="classFifoCascade.html#a19f5205f8fd4959c02e7b32fe19bbbc7">ALTERA_RAM_G</a>       =&gt; <a class="code" href="classFifoMux.html#a19f5205f8fd4959c02e7b32fe19bbbc7">ALTERA_RAM_G</a>,</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;         <a class="code" href="classFifoCascade.html#adb189c82e573abb099bff16ab4b87de8">USE_BUILT_IN_G</a>     =&gt; <a class="code" href="classFifoMux.html#adb189c82e573abb099bff16ab4b87de8">USE_BUILT_IN_G</a>,</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;         <a class="code" href="classFifoCascade.html#ad73f3e1bc362541946cf886a1bf2c994">XIL_DEVICE_G</a>       =&gt; <a class="code" href="classFifoMux.html#ad73f3e1bc362541946cf886a1bf2c994">XIL_DEVICE_G</a>,</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;         <a class="code" href="classFifoCascade.html#a679052ea3c06e78e1226fcab1eb05fd6">SYNC_STAGES_G</a>      =&gt; <a class="code" href="classFifoMux.html#a679052ea3c06e78e1226fcab1eb05fd6">SYNC_STAGES_G</a>,</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;         <a class="code" href="classFifoCascade.html#a690564d64aa8e37d3ffa7aa2c377f50e">PIPE_STAGES_G</a>      =&gt; <a class="code" href="classFifoMux.html#a690564d64aa8e37d3ffa7aa2c377f50e">PIPE_STAGES_G</a>,</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;         <a class="code" href="classFifoCascade.html#a04b2b321f81f02681a52c6c7d92ff12e">DATA_WIDTH_G</a>       =&gt; FIFO_DATA_WIDTH_C,</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;         <a class="code" href="classFifoCascade.html#a044e22c333a2863fdd2ea8574ed77879">ADDR_WIDTH_G</a>       =&gt; <a class="code" href="classFifoMux.html#a65468ed75be723da7c614808556a2d6a">ADDR_WIDTH_G</a>,</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;         <a class="code" href="classFifoCascade.html#ada00bcbb3416fb22f6faca63b14c7204">INIT_G</a>             =&gt; <a class="code" href="classFifoMux.html#ada00bcbb3416fb22f6faca63b14c7204">INIT_G</a>,</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;         <a class="code" href="classFifoCascade.html#a97a338d38d19ba2a6f5c6b285b4446ca">FULL_THRES_G</a>       =&gt; <a class="code" href="classFifoMux.html#a97a338d38d19ba2a6f5c6b285b4446ca">FULL_THRES_G</a>,</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;         <a class="code" href="classFifoCascade.html#a696e413cf631bea13e4955f0163248e4">EMPTY_THRES_G</a>      =&gt; <a class="code" href="classFifoMux.html#a696e413cf631bea13e4955f0163248e4">EMPTY_THRES_G</a><span class="vhdlchar">)</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;      <span class="keywordflow">port</span> <span class="keywordflow">map</span> (</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;         <a class="code" href="classFifoCascade.html#a259ed46e9599b8818b73ef2eb0bcb7e9">rst</a>           =&gt; <a class="code" href="classFifoMux.html#a259ed46e9599b8818b73ef2eb0bcb7e9">rst</a>,</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;         <a class="code" href="classFifoCascade.html#af8ef8ae6d1b2afb01afa90df5f9e005e">wr_clk</a>        =&gt; <a class="code" href="classFifoMux.html#af8ef8ae6d1b2afb01afa90df5f9e005e">wr_clk</a>,</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;         <a class="code" href="classFifoCascade.html#a421be43cbfb30a3fcf43014ad4443f97">wr_en</a>         =&gt; fifo_wr_en,</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;         <a class="code" href="classFifoCascade.html#a608847e226c256a47ee2713644710553">din</a>           =&gt; fifo_din,</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;         <a class="code" href="classFifoCascade.html#a74f95aef8ee1db86d6875f2e218fb99c">wr_data_count</a> =&gt; <a class="code" href="classFifoMux.html#a74f95aef8ee1db86d6875f2e218fb99c">wr_data_count</a>,</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;         <a class="code" href="classFifoCascade.html#a3196b3b4e0d7f57ea5fab706647b1fa4">wr_ack</a>        =&gt; <a class="code" href="classFifoMux.html#a3196b3b4e0d7f57ea5fab706647b1fa4">wr_ack</a>,</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;         <a class="code" href="classFifoCascade.html#a6d911b9f06ce1e3a958bda21558461f2">overflow</a>      =&gt; <a class="code" href="classFifoMux.html#a6d911b9f06ce1e3a958bda21558461f2">overflow</a>,</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;         <a class="code" href="classFifoCascade.html#ae2c18b79f6fdc1e6463a661bb572b143">prog_full</a>     =&gt; <a class="code" href="classFifoMux.html#ae2c18b79f6fdc1e6463a661bb572b143">prog_full</a>,</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;         <a class="code" href="classFifoCascade.html#a5aa26d6e89a28af8e3faa4ded7760ab4">almost_full</a>   =&gt; <a class="code" href="classFifoMux.html#a5aa26d6e89a28af8e3faa4ded7760ab4">almost_full</a>,</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;         <a class="code" href="classFifoCascade.html#a8645252baa9610da0b1ecf73811d25ae">full</a>          =&gt; <a class="code" href="classFifoMux.html#a8645252baa9610da0b1ecf73811d25ae">full</a>,</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;         <a class="code" href="classFifoCascade.html#ad49e024c069590599462689c5687eda9">not_full</a>      =&gt; <a class="code" href="classFifoMux.html#ad49e024c069590599462689c5687eda9">not_full</a>,</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;         <a class="code" href="classFifoCascade.html#a400db103e7b52fb031db1b515eeafdaa">rd_clk</a>        =&gt; <a class="code" href="classFifoMux.html#a400db103e7b52fb031db1b515eeafdaa">rd_clk</a>,</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;         <a class="code" href="classFifoCascade.html#ab02a7abccc53822c22241ed9c14bf63e">rd_en</a>         =&gt; fifo_rd_en,</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;         <a class="code" href="classFifoCascade.html#a3580807ae0fa575fe47dc6704c55e259">dout</a>          =&gt; fifo_dout,</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;         <a class="code" href="classFifoCascade.html#a2501bf62a456c839ab23abd2f3725a89">rd_data_count</a> =&gt; <a class="code" href="classFifoMux.html#a2501bf62a456c839ab23abd2f3725a89">rd_data_count</a>,</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;         <a class="code" href="classFifoCascade.html#aa8c0b99c4da49a0e85f6369f29047d02">valid</a>         =&gt; fifo_valid,</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;         <a class="code" href="classFifoCascade.html#a0fea2afc66f82ad0e2ee9f5264a8e6f2">underflow</a>     =&gt; <a class="code" href="classFifoMux.html#a0fea2afc66f82ad0e2ee9f5264a8e6f2">underflow</a>,</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;         <a class="code" href="classFifoCascade.html#aff8f3db1739eaf4fd0c3559a76289a02">prog_empty</a>    =&gt; <a class="code" href="classFifoMux.html#aff8f3db1739eaf4fd0c3559a76289a02">prog_empty</a>,</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;         <a class="code" href="classFifoCascade.html#a6fc3d2fc0b982113cb6bc04938b8d163">almost_empty</a>  =&gt; <a class="code" href="classFifoMux.html#a6fc3d2fc0b982113cb6bc04938b8d163">almost_empty</a>,</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;         <a class="code" href="classFifoCascade.html#a2e14a1ebf09cbd9af7e90604e9cac8cd">empty</a>         =&gt; fifo_empty<span class="vhdlchar">)</span>;</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="keywordflow">end</span> <span class="keywordflow">architecture</span> <span class="vhdlchar">rtl</span>;</div><div class="ttc" id="classFifoCascade_html_a5aa26d6e89a28af8e3faa4ded7760ab4"><div class="ttname"><a href="classFifoCascade.html#a5aa26d6e89a28af8e3faa4ded7760ab4">FifoCascade.almost_full</a></div><div class="ttdeci">out almost_fullsl  </div><div class="ttdef"><b>Definition:</b> <a href="FifoCascade_8vhd_source.html#l00059">FifoCascade.vhd:59</a></div></div>
<div class="ttc" id="classFifoMux_html_a3384b3a30b881cd013e86f271cd24e29"><div class="ttname"><a href="classFifoMux.html#a3384b3a30b881cd013e86f271cd24e29">FifoMux.RD_DATA_WIDTH_G</a></div><div class="ttdeci">RD_DATA_WIDTH_Ginteger   range  1 to ( 2** 24):= 16</div><div class="ttdef"><b>Definition:</b> <a href="FifoMux_8vhd_source.html#l00044">FifoMux.vhd:44</a></div></div>
<div class="ttc" id="classFifoCascade_html_a19f5205f8fd4959c02e7b32fe19bbbc7"><div class="ttname"><a href="classFifoCascade.html#a19f5205f8fd4959c02e7b32fe19bbbc7">FifoCascade.ALTERA_RAM_G</a></div><div class="ttdeci">ALTERA_RAM_Gstring  :=   &quot;M9K&quot;</div><div class="ttdef"><b>Definition:</b> <a href="FifoCascade_8vhd_source.html#l00038">FifoCascade.vhd:38</a></div></div>
<div class="ttc" id="classFifoCascade_html_aa8c0b99c4da49a0e85f6369f29047d02"><div class="ttname"><a href="classFifoCascade.html#aa8c0b99c4da49a0e85f6369f29047d02">FifoCascade.valid</a></div><div class="ttdeci">out validsl  </div><div class="ttdef"><b>Definition:</b> <a href="FifoCascade_8vhd_source.html#l00068">FifoCascade.vhd:68</a></div></div>
<div class="ttc" id="classFifoCascade_html_a3580807ae0fa575fe47dc6704c55e259"><div class="ttname"><a href="classFifoCascade.html#a3580807ae0fa575fe47dc6704c55e259">FifoCascade.dout</a></div><div class="ttdeci">out doutslv(   DATA_WIDTH_G- 1 downto  0)  </div><div class="ttdef"><b>Definition:</b> <a href="FifoCascade_8vhd_source.html#l00066">FifoCascade.vhd:66</a></div></div>
<div class="ttc" id="classFifoMux_html_aa99d824e76c8a1e1d76ea5d41f4888cb"><div class="ttname"><a href="classFifoMux.html#aa99d824e76c8a1e1d76ea5d41f4888cb">FifoMux.dout</a></div><div class="ttdeci">out doutslv(   RD_DATA_WIDTH_G- 1 downto  0)  </div><div class="ttdef"><b>Definition:</b> <a href="FifoMux_8vhd_source.html#l00067">FifoMux.vhd:67</a></div></div>
<div class="ttc" id="classFifoCascade_html_ad73f3e1bc362541946cf886a1bf2c994"><div class="ttname"><a href="classFifoCascade.html#ad73f3e1bc362541946cf886a1bf2c994">FifoCascade.XIL_DEVICE_G</a></div><div class="ttdeci">XIL_DEVICE_Gstring  :=   &quot;7SERIES&quot;</div><div class="ttdef"><b>Definition:</b> <a href="FifoCascade_8vhd_source.html#l00040">FifoCascade.vhd:40</a></div></div>
<div class="ttc" id="classRstSync_html_a37b285ea08f8e21fa5048c3d21416f02"><div class="ttname"><a href="classRstSync.html#a37b285ea08f8e21fa5048c3d21416f02">RstSync.syncRst</a></div><div class="ttdeci">out syncRstsl  </div><div class="ttdef"><b>Definition:</b> <a href="RstSync_8vhd_source.html#l00036">RstSync.vhd:36</a></div></div>
<div class="ttc" id="classFifoMux_html_a6d911b9f06ce1e3a958bda21558461f2"><div class="ttname"><a href="classFifoMux.html#a6d911b9f06ce1e3a958bda21558461f2">FifoMux.overflow</a></div><div class="ttdeci">out overflowsl  </div><div class="ttdef"><b>Definition:</b> <a href="FifoMux_8vhd_source.html#l00059">FifoMux.vhd:59</a></div></div>
<div class="ttc" id="classRstSync_html_a9853aeaa6ff0c04943987631b5840ce9"><div class="ttname"><a href="classRstSync.html#a9853aeaa6ff0c04943987631b5840ce9">RstSync.IN_POLARITY_G</a></div><div class="ttdeci">IN_POLARITY_Gsl  := '1'</div><div class="ttdef"><b>Definition:</b> <a href="RstSync_8vhd_source.html#l00028">RstSync.vhd:28</a></div></div>
<div class="ttc" id="classFifoCascade_html_a123a3d9a6e9648e763d21c0281ee7ecd"><div class="ttname"><a href="classFifoCascade.html#a123a3d9a6e9648e763d21c0281ee7ecd">FifoCascade.RST_ASYNC_G</a></div><div class="ttdeci">RST_ASYNC_Gboolean  :=   false</div><div class="ttdef"><b>Definition:</b> <a href="FifoCascade_8vhd_source.html#l00032">FifoCascade.vhd:32</a></div></div>
<div class="ttc" id="classFifoCascade_html_a6fc3d2fc0b982113cb6bc04938b8d163"><div class="ttname"><a href="classFifoCascade.html#a6fc3d2fc0b982113cb6bc04938b8d163">FifoCascade.almost_empty</a></div><div class="ttdeci">out almost_emptysl  </div><div class="ttdef"><b>Definition:</b> <a href="FifoCascade_8vhd_source.html#l00071">FifoCascade.vhd:71</a></div></div>
<div class="ttc" id="classFifoMux_html_af8ef8ae6d1b2afb01afa90df5f9e005e"><div class="ttname"><a href="classFifoMux.html#af8ef8ae6d1b2afb01afa90df5f9e005e">FifoMux.wr_clk</a></div><div class="ttdeci">in wr_clksl  </div><div class="ttdef"><b>Definition:</b> <a href="FifoMux_8vhd_source.html#l00054">FifoMux.vhd:54</a></div></div>
<div class="ttc" id="classFifoMux_html_a28a7d7b09728270f1e7f27036d1459a8"><div class="ttname"><a href="classFifoMux.html#a28a7d7b09728270f1e7f27036d1459a8">FifoMux.din</a></div><div class="ttdeci">in dinslv(   WR_DATA_WIDTH_G- 1 downto  0)  </div><div class="ttdef"><b>Definition:</b> <a href="FifoMux_8vhd_source.html#l00056">FifoMux.vhd:56</a></div></div>
<div class="ttc" id="classFifoCascade_html_ada00bcbb3416fb22f6faca63b14c7204"><div class="ttname"><a href="classFifoCascade.html#ada00bcbb3416fb22f6faca63b14c7204">FifoCascade.INIT_G</a></div><div class="ttdeci">INIT_Gslv  :=   &quot;0&quot;</div><div class="ttdef"><b>Definition:</b> <a href="FifoCascade_8vhd_source.html#l00045">FifoCascade.vhd:45</a></div></div>
<div class="ttc" id="classStdRtlPkg_html_a520db08c77a39b20e2cf83ef7e5d7a0a"><div class="ttname"><a href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">StdRtlPkg.sl</a></div><div class="ttdeci">std_logic   sl</div><div class="ttdef"><b>Definition:</b> <a href="StdRtlPkg_8vhd_source.html#l00028">StdRtlPkg.vhd:28</a></div></div>
<div class="ttc" id="classFifoCascade_html_a1c9465c9431492ec79ab48827b02c46f"><div class="ttname"><a href="classFifoCascade.html#a1c9465c9431492ec79ab48827b02c46f">FifoCascade.BRAM_EN_G</a></div><div class="ttdeci">BRAM_EN_Gboolean  :=   true</div><div class="ttdef"><b>Definition:</b> <a href="FifoCascade_8vhd_source.html#l00034">FifoCascade.vhd:34</a></div></div>
<div class="ttc" id="classFifoMux_html_a421be43cbfb30a3fcf43014ad4443f97"><div class="ttname"><a href="classFifoMux.html#a421be43cbfb30a3fcf43014ad4443f97">FifoMux.wr_en</a></div><div class="ttdeci">in wr_ensl  := '0'</div><div class="ttdef"><b>Definition:</b> <a href="FifoMux_8vhd_source.html#l00055">FifoMux.vhd:55</a></div></div>
<div class="ttc" id="classFifoCascade_html_a608847e226c256a47ee2713644710553"><div class="ttname"><a href="classFifoCascade.html#a608847e226c256a47ee2713644710553">FifoCascade.din</a></div><div class="ttdeci">in dinslv(   DATA_WIDTH_G- 1 downto  0)  </div><div class="ttdef"><b>Definition:</b> <a href="FifoCascade_8vhd_source.html#l00054">FifoCascade.vhd:54</a></div></div>
<div class="ttc" id="classFifoMux_html_a679052ea3c06e78e1226fcab1eb05fd6"><div class="ttname"><a href="classFifoMux.html#a679052ea3c06e78e1226fcab1eb05fd6">FifoMux.SYNC_STAGES_G</a></div><div class="ttdeci">SYNC_STAGES_Ginteger   range  3 to ( 2** 24):= 3</div><div class="ttdef"><b>Definition:</b> <a href="FifoMux_8vhd_source.html#l00041">FifoMux.vhd:41</a></div></div>
<div class="ttc" id="classFifoMux_html_aa8c0b99c4da49a0e85f6369f29047d02"><div class="ttname"><a href="classFifoMux.html#aa8c0b99c4da49a0e85f6369f29047d02">FifoMux.valid</a></div><div class="ttdeci">out validsl  </div><div class="ttdef"><b>Definition:</b> <a href="FifoMux_8vhd_source.html#l00069">FifoMux.vhd:69</a></div></div>
<div class="ttc" id="classFifoMux_html_a74265af003d7cd4b0443ced520ac6722"><div class="ttname"><a href="classFifoMux.html#a74265af003d7cd4b0443ced520ac6722">FifoMux.GEN_SYNC_FIFO_G</a></div><div class="ttdeci">GEN_SYNC_FIFO_Gboolean  :=   false</div><div class="ttdef"><b>Definition:</b> <a href="FifoMux_8vhd_source.html#l00033">FifoMux.vhd:33</a></div></div>
<div class="ttc" id="classFifoCascade_html_a400db103e7b52fb031db1b515eeafdaa"><div class="ttname"><a href="classFifoCascade.html#a400db103e7b52fb031db1b515eeafdaa">FifoCascade.rd_clk</a></div><div class="ttdeci">in rd_clksl  </div><div class="ttdef"><b>Definition:</b> <a href="FifoCascade_8vhd_source.html#l00064">FifoCascade.vhd:64</a></div></div>
<div class="ttc" id="classFifoCascade_html_ae2c18b79f6fdc1e6463a661bb572b143"><div class="ttname"><a href="classFifoCascade.html#ae2c18b79f6fdc1e6463a661bb572b143">FifoCascade.prog_full</a></div><div class="ttdeci">out prog_fullsl  </div><div class="ttdef"><b>Definition:</b> <a href="FifoCascade_8vhd_source.html#l00058">FifoCascade.vhd:58</a></div></div>
<div class="ttc" id="classFifoCascade_html_a690564d64aa8e37d3ffa7aa2c377f50e"><div class="ttname"><a href="classFifoCascade.html#a690564d64aa8e37d3ffa7aa2c377f50e">FifoCascade.PIPE_STAGES_G</a></div><div class="ttdeci">PIPE_STAGES_Gnatural   range  0 to  16:= 0</div><div class="ttdef"><b>Definition:</b> <a href="FifoCascade_8vhd_source.html#l00042">FifoCascade.vhd:42</a></div></div>
<div class="ttc" id="classFifoMux_html_adb189c82e573abb099bff16ab4b87de8"><div class="ttname"><a href="classFifoMux.html#adb189c82e573abb099bff16ab4b87de8">FifoMux.USE_BUILT_IN_G</a></div><div class="ttdeci">USE_BUILT_IN_Gboolean  :=   false</div><div class="ttdef"><b>Definition:</b> <a href="FifoMux_8vhd_source.html#l00039">FifoMux.vhd:39</a></div></div>
<div class="ttc" id="classFifoMux_html_a24fa51d1acdad2c64854f911eb24df97"><div class="ttname"><a href="classFifoMux.html#a24fa51d1acdad2c64854f911eb24df97">FifoMux.CASCADE_SIZE_G</a></div><div class="ttdeci">CASCADE_SIZE_Ginteger   range  1 to ( 2** 24):= 1</div><div class="ttdef"><b>Definition:</b> <a href="FifoMux_8vhd_source.html#l00029">FifoMux.vhd:29</a></div></div>
<div class="ttc" id="classFifoMux_html_a6fc3d2fc0b982113cb6bc04938b8d163"><div class="ttname"><a href="classFifoMux.html#a6fc3d2fc0b982113cb6bc04938b8d163">FifoMux.almost_empty</a></div><div class="ttdeci">out almost_emptysl  </div><div class="ttdef"><b>Definition:</b> <a href="FifoMux_8vhd_source.html#l00072">FifoMux.vhd:72</a></div></div>
<div class="ttc" id="classFifoCascade_html_a696e413cf631bea13e4955f0163248e4"><div class="ttname"><a href="classFifoCascade.html#a696e413cf631bea13e4955f0163248e4">FifoCascade.EMPTY_THRES_G</a></div><div class="ttdeci">EMPTY_THRES_Ginteger   range  1 to ( 2** 24):= 1</div><div class="ttdef"><b>Definition:</b> <a href="FifoCascade_8vhd_source.html#l00047">FifoCascade.vhd:47</a></div></div>
<div class="ttc" id="classFifoMux_html_ad49e024c069590599462689c5687eda9"><div class="ttname"><a href="classFifoMux.html#ad49e024c069590599462689c5687eda9">FifoMux.not_full</a></div><div class="ttdeci">out not_fullsl  </div><div class="ttdef"><b>Definition:</b> <a href="FifoMux_8vhd_source.html#l00063">FifoMux.vhd:63</a></div></div>
<div class="ttc" id="classFifoMux_html_a74f95aef8ee1db86d6875f2e218fb99c"><div class="ttname"><a href="classFifoMux.html#a74f95aef8ee1db86d6875f2e218fb99c">FifoMux.wr_data_count</a></div><div class="ttdeci">out wr_data_countslv(   ADDR_WIDTH_G- 1 downto  0)  </div><div class="ttdef"><b>Definition:</b> <a href="FifoMux_8vhd_source.html#l00057">FifoMux.vhd:57</a></div></div>
<div class="ttc" id="classRstSync_html_a0b77bcaee35051972dce96190e2ea3c5"><div class="ttname"><a href="classRstSync.html#a0b77bcaee35051972dce96190e2ea3c5">RstSync.asyncRst</a></div><div class="ttdeci">in asyncRstsl  </div><div class="ttdef"><b>Definition:</b> <a href="RstSync_8vhd_source.html#l00035">RstSync.vhd:35</a></div></div>
<div class="ttc" id="classFifoMux_html_ae2c18b79f6fdc1e6463a661bb572b143"><div class="ttname"><a href="classFifoMux.html#ae2c18b79f6fdc1e6463a661bb572b143">FifoMux.prog_full</a></div><div class="ttdeci">out prog_fullsl  </div><div class="ttdef"><b>Definition:</b> <a href="FifoMux_8vhd_source.html#l00060">FifoMux.vhd:60</a></div></div>
<div class="ttc" id="classFifoCascade_html_a1669478a44dab111adcd8bbceb192b02"><div class="ttname"><a href="classFifoCascade.html#a1669478a44dab111adcd8bbceb192b02">FifoCascade.ALTERA_SYN_G</a></div><div class="ttdeci">ALTERA_SYN_Gboolean  :=   false</div><div class="ttdef"><b>Definition:</b> <a href="FifoCascade_8vhd_source.html#l00037">FifoCascade.vhd:37</a></div></div>
<div class="ttc" id="classFifoMux_html_a0fea2afc66f82ad0e2ee9f5264a8e6f2"><div class="ttname"><a href="classFifoMux.html#a0fea2afc66f82ad0e2ee9f5264a8e6f2">FifoMux.underflow</a></div><div class="ttdeci">out underflowsl  </div><div class="ttdef"><b>Definition:</b> <a href="FifoMux_8vhd_source.html#l00070">FifoMux.vhd:70</a></div></div>
<div class="ttc" id="classFifoMux_html_a8a9f56ec06b173cf46dc7160fd7c1f30"><div class="ttname"><a href="classFifoMux.html#a8a9f56ec06b173cf46dc7160fd7c1f30">FifoMux.RST_POLARITY_G</a></div><div class="ttdeci">RST_POLARITY_Gsl  := '1'</div><div class="ttdef"><b>Definition:</b> <a href="FifoMux_8vhd_source.html#l00031">FifoMux.vhd:31</a></div></div>
<div class="ttc" id="classFifoMux_html_a6b70cfc38d51766ca4894a6e06572540"><div class="ttname"><a href="classFifoMux.html#a6b70cfc38d51766ca4894a6e06572540">FifoMux.WR_DATA_WIDTH_G</a></div><div class="ttdeci">WR_DATA_WIDTH_Ginteger   range  1 to ( 2** 24):= 64</div><div class="ttdef"><b>Definition:</b> <a href="FifoMux_8vhd_source.html#l00043">FifoMux.vhd:43</a></div></div>
<div class="ttc" id="classFifoMux_html_a123a3d9a6e9648e763d21c0281ee7ecd"><div class="ttname"><a href="classFifoMux.html#a123a3d9a6e9648e763d21c0281ee7ecd">FifoMux.RST_ASYNC_G</a></div><div class="ttdeci">RST_ASYNC_Gboolean  :=   false</div><div class="ttdef"><b>Definition:</b> <a href="FifoMux_8vhd_source.html#l00032">FifoMux.vhd:32</a></div></div>
<div class="ttc" id="classRstSync_html_a8562dfa3c7970041e8fb901d9c0e4ecf"><div class="ttname"><a href="classRstSync.html#a8562dfa3c7970041e8fb901d9c0e4ecf">RstSync.clk</a></div><div class="ttdeci">in clksl  </div><div class="ttdef"><b>Definition:</b> <a href="RstSync_8vhd_source.html#l00034">RstSync.vhd:34</a></div></div>
<div class="ttc" id="classFifoMux_html_a690564d64aa8e37d3ffa7aa2c377f50e"><div class="ttname"><a href="classFifoMux.html#a690564d64aa8e37d3ffa7aa2c377f50e">FifoMux.PIPE_STAGES_G</a></div><div class="ttdeci">PIPE_STAGES_Gnatural   range  0 to  16:= 0</div><div class="ttdef"><b>Definition:</b> <a href="FifoMux_8vhd_source.html#l00042">FifoMux.vhd:42</a></div></div>
<div class="ttc" id="classRstSync_html_a6f5184f05b7d36459251e1194e5c6120"><div class="ttname"><a href="classRstSync.html#a6f5184f05b7d36459251e1194e5c6120">RstSync.OUT_POLARITY_G</a></div><div class="ttdeci">OUT_POLARITY_Gsl  := '1'</div><div class="ttdef"><b>Definition:</b> <a href="RstSync_8vhd_source.html#l00029">RstSync.vhd:29</a></div></div>
<div class="ttc" id="classFifoCascade_html_ab02a7abccc53822c22241ed9c14bf63e"><div class="ttname"><a href="classFifoCascade.html#ab02a7abccc53822c22241ed9c14bf63e">FifoCascade.rd_en</a></div><div class="ttdeci">in rd_ensl  := '0'</div><div class="ttdef"><b>Definition:</b> <a href="FifoCascade_8vhd_source.html#l00065">FifoCascade.vhd:65</a></div></div>
<div class="ttc" id="classFifoCascade_html_a3196b3b4e0d7f57ea5fab706647b1fa4"><div class="ttname"><a href="classFifoCascade.html#a3196b3b4e0d7f57ea5fab706647b1fa4">FifoCascade.wr_ack</a></div><div class="ttdeci">out wr_acksl  </div><div class="ttdef"><b>Definition:</b> <a href="FifoCascade_8vhd_source.html#l00056">FifoCascade.vhd:56</a></div></div>
<div class="ttc" id="classFifoMux_html_ae7095f4ff69cac6c7c336f2240117381"><div class="ttname"><a href="classFifoMux.html#ae7095f4ff69cac6c7c336f2240117381">FifoMux.LAST_STAGE_ASYNC_G</a></div><div class="ttdeci">LAST_STAGE_ASYNC_Gboolean  :=   true</div><div class="ttdef"><b>Definition:</b> <a href="FifoMux_8vhd_source.html#l00030">FifoMux.vhd:30</a></div></div>
<div class="ttc" id="classFifoCascade_html_a259ed46e9599b8818b73ef2eb0bcb7e9"><div class="ttname"><a href="classFifoCascade.html#a259ed46e9599b8818b73ef2eb0bcb7e9">FifoCascade.rst</a></div><div class="ttdeci">in rstsl  := '0'</div><div class="ttdef"><b>Definition:</b> <a href="FifoCascade_8vhd_source.html#l00050">FifoCascade.vhd:50</a></div></div>
<div class="ttc" id="classFifoMux_html_a67a837684e4f18c2d236ac1d053b419b"><div class="ttname"><a href="classFifoMux.html#a67a837684e4f18c2d236ac1d053b419b">FifoMux.TPD_G</a></div><div class="ttdeci">TPD_Gtime  :=  1 ns</div><div class="ttdef"><b>Definition:</b> <a href="FifoMux_8vhd_source.html#l00028">FifoMux.vhd:28</a></div></div>
<div class="ttc" id="classRstSync_html"><div class="ttname"><a href="classRstSync.html">RstSync</a></div><div class="ttdef"><b>Definition:</b> <a href="RstSync_8vhd_source.html#l00025">RstSync.vhd:25</a></div></div>
<div class="ttc" id="classFifoMux_html_a19f5205f8fd4959c02e7b32fe19bbbc7"><div class="ttname"><a href="classFifoMux.html#a19f5205f8fd4959c02e7b32fe19bbbc7">FifoMux.ALTERA_RAM_G</a></div><div class="ttdeci">ALTERA_RAM_Gstring  :=   &quot;M9K&quot;</div><div class="ttdef"><b>Definition:</b> <a href="FifoMux_8vhd_source.html#l00038">FifoMux.vhd:38</a></div></div>
<div class="ttc" id="classFifoCascade_html_af8ef8ae6d1b2afb01afa90df5f9e005e"><div class="ttname"><a href="classFifoCascade.html#af8ef8ae6d1b2afb01afa90df5f9e005e">FifoCascade.wr_clk</a></div><div class="ttdeci">in wr_clksl  </div><div class="ttdef"><b>Definition:</b> <a href="FifoCascade_8vhd_source.html#l00052">FifoCascade.vhd:52</a></div></div>
<div class="ttc" id="classFifoCascade_html_a6d911b9f06ce1e3a958bda21558461f2"><div class="ttname"><a href="classFifoCascade.html#a6d911b9f06ce1e3a958bda21558461f2">FifoCascade.overflow</a></div><div class="ttdeci">out overflowsl  </div><div class="ttdef"><b>Definition:</b> <a href="FifoCascade_8vhd_source.html#l00057">FifoCascade.vhd:57</a></div></div>
<div class="ttc" id="classFifoMux_html"><div class="ttname"><a href="classFifoMux.html">FifoMux</a></div><div class="ttdef"><b>Definition:</b> <a href="FifoMux_8vhd_source.html#l00026">FifoMux.vhd:26</a></div></div>
<div class="ttc" id="classFifoCascade_html_a97a338d38d19ba2a6f5c6b285b4446ca"><div class="ttname"><a href="classFifoCascade.html#a97a338d38d19ba2a6f5c6b285b4446ca">FifoCascade.FULL_THRES_G</a></div><div class="ttdeci">FULL_THRES_Ginteger   range  1 to ( 2** 24):= 1</div><div class="ttdef"><b>Definition:</b> <a href="FifoCascade_8vhd_source.html#l00046">FifoCascade.vhd:46</a></div></div>
<div class="ttc" id="classFifoMux_html_a1669478a44dab111adcd8bbceb192b02"><div class="ttname"><a href="classFifoMux.html#a1669478a44dab111adcd8bbceb192b02">FifoMux.ALTERA_SYN_G</a></div><div class="ttdeci">ALTERA_SYN_Gboolean  :=   false</div><div class="ttdef"><b>Definition:</b> <a href="FifoMux_8vhd_source.html#l00037">FifoMux.vhd:37</a></div></div>
<div class="ttc" id="classFifoCascade_html_a679052ea3c06e78e1226fcab1eb05fd6"><div class="ttname"><a href="classFifoCascade.html#a679052ea3c06e78e1226fcab1eb05fd6">FifoCascade.SYNC_STAGES_G</a></div><div class="ttdeci">SYNC_STAGES_Ginteger   range  3 to ( 2** 24):= 3</div><div class="ttdef"><b>Definition:</b> <a href="FifoCascade_8vhd_source.html#l00041">FifoCascade.vhd:41</a></div></div>
<div class="ttc" id="classFifoMux_html_ad73f3e1bc362541946cf886a1bf2c994"><div class="ttname"><a href="classFifoMux.html#ad73f3e1bc362541946cf886a1bf2c994">FifoMux.XIL_DEVICE_G</a></div><div class="ttdeci">XIL_DEVICE_Gstring  :=   &quot;7SERIES&quot;</div><div class="ttdef"><b>Definition:</b> <a href="FifoMux_8vhd_source.html#l00040">FifoMux.vhd:40</a></div></div>
<div class="ttc" id="classFifoMux_html_a1ed184adaec9154e94358792a90e0618"><div class="ttname"><a href="classFifoMux.html#a1ed184adaec9154e94358792a90e0618">FifoMux.FWFT_EN_G</a></div><div class="ttdeci">FWFT_EN_Gboolean  :=   true</div><div class="ttdef"><b>Definition:</b> <a href="FifoMux_8vhd_source.html#l00035">FifoMux.vhd:35</a></div></div>
<div class="ttc" id="classFifoMux_html_a2e14a1ebf09cbd9af7e90604e9cac8cd"><div class="ttname"><a href="classFifoMux.html#a2e14a1ebf09cbd9af7e90604e9cac8cd">FifoMux.empty</a></div><div class="ttdeci">out emptysl  </div><div class="ttdef"><b>Definition:</b> <a href="FifoMux_8vhd_source.html#l00073">FifoMux.vhd:73</a></div></div>
<div class="ttc" id="classFifoMux_html_a3196b3b4e0d7f57ea5fab706647b1fa4"><div class="ttname"><a href="classFifoMux.html#a3196b3b4e0d7f57ea5fab706647b1fa4">FifoMux.wr_ack</a></div><div class="ttdeci">out wr_acksl  </div><div class="ttdef"><b>Definition:</b> <a href="FifoMux_8vhd_source.html#l00058">FifoMux.vhd:58</a></div></div>
<div class="ttc" id="classFifoMux_html_a400db103e7b52fb031db1b515eeafdaa"><div class="ttname"><a href="classFifoMux.html#a400db103e7b52fb031db1b515eeafdaa">FifoMux.rd_clk</a></div><div class="ttdeci">in rd_clksl  </div><div class="ttdef"><b>Definition:</b> <a href="FifoMux_8vhd_source.html#l00065">FifoMux.vhd:65</a></div></div>
<div class="ttc" id="classFifoMux_html_a259ed46e9599b8818b73ef2eb0bcb7e9"><div class="ttname"><a href="classFifoMux.html#a259ed46e9599b8818b73ef2eb0bcb7e9">FifoMux.rst</a></div><div class="ttdeci">in rstsl  := '0'</div><div class="ttdef"><b>Definition:</b> <a href="FifoMux_8vhd_source.html#l00052">FifoMux.vhd:52</a></div></div>
<div class="ttc" id="classRstSync_html_a67a837684e4f18c2d236ac1d053b419b"><div class="ttname"><a href="classRstSync.html#a67a837684e4f18c2d236ac1d053b419b">RstSync.TPD_G</a></div><div class="ttdeci">TPD_Gtime  :=  1 ns</div><div class="ttdef"><b>Definition:</b> <a href="RstSync_8vhd_source.html#l00027">RstSync.vhd:27</a></div></div>
<div class="ttc" id="classFifoMux_html_a65468ed75be723da7c614808556a2d6a"><div class="ttname"><a href="classFifoMux.html#a65468ed75be723da7c614808556a2d6a">FifoMux.ADDR_WIDTH_G</a></div><div class="ttdeci">ADDR_WIDTH_Ginteger   range  4 to  48:= 10</div><div class="ttdef"><b>Definition:</b> <a href="FifoMux_8vhd_source.html#l00046">FifoMux.vhd:46</a></div></div>
<div class="ttc" id="classFifoCascade_html_a421be43cbfb30a3fcf43014ad4443f97"><div class="ttname"><a href="classFifoCascade.html#a421be43cbfb30a3fcf43014ad4443f97">FifoCascade.wr_en</a></div><div class="ttdeci">in wr_ensl  := '0'</div><div class="ttdef"><b>Definition:</b> <a href="FifoCascade_8vhd_source.html#l00053">FifoCascade.vhd:53</a></div></div>
<div class="ttc" id="classFifoCascade_html_a8645252baa9610da0b1ecf73811d25ae"><div class="ttname"><a href="classFifoCascade.html#a8645252baa9610da0b1ecf73811d25ae">FifoCascade.full</a></div><div class="ttdeci">out fullsl  </div><div class="ttdef"><b>Definition:</b> <a href="FifoCascade_8vhd_source.html#l00060">FifoCascade.vhd:60</a></div></div>
<div class="ttc" id="classFifoCascade_html_a74265af003d7cd4b0443ced520ac6722"><div class="ttname"><a href="classFifoCascade.html#a74265af003d7cd4b0443ced520ac6722">FifoCascade.GEN_SYNC_FIFO_G</a></div><div class="ttdeci">GEN_SYNC_FIFO_Gboolean  :=   false</div><div class="ttdef"><b>Definition:</b> <a href="FifoCascade_8vhd_source.html#l00033">FifoCascade.vhd:33</a></div></div>
<div class="ttc" id="classFifoMux_html_aff8f3db1739eaf4fd0c3559a76289a02"><div class="ttname"><a href="classFifoMux.html#aff8f3db1739eaf4fd0c3559a76289a02">FifoMux.prog_empty</a></div><div class="ttdeci">out prog_emptysl  </div><div class="ttdef"><b>Definition:</b> <a href="FifoMux_8vhd_source.html#l00071">FifoMux.vhd:71</a></div></div>
<div class="ttc" id="classFifoCascade_html_a67a837684e4f18c2d236ac1d053b419b"><div class="ttname"><a href="classFifoCascade.html#a67a837684e4f18c2d236ac1d053b419b">FifoCascade.TPD_G</a></div><div class="ttdeci">TPD_Gtime  :=  1 ns</div><div class="ttdef"><b>Definition:</b> <a href="FifoCascade_8vhd_source.html#l00028">FifoCascade.vhd:28</a></div></div>
<div class="ttc" id="classFifoMux_html_ada00bcbb3416fb22f6faca63b14c7204"><div class="ttname"><a href="classFifoMux.html#ada00bcbb3416fb22f6faca63b14c7204">FifoMux.INIT_G</a></div><div class="ttdeci">INIT_Gslv  :=   &quot;0&quot;</div><div class="ttdef"><b>Definition:</b> <a href="FifoMux_8vhd_source.html#l00047">FifoMux.vhd:47</a></div></div>
<div class="ttc" id="classFifoCascade_html_a7a8db7e7131ac4fe84ceeb9010cb34c7"><div class="ttname"><a href="classFifoCascade.html#a7a8db7e7131ac4fe84ceeb9010cb34c7">FifoCascade.USE_DSP48_G</a></div><div class="ttdeci">USE_DSP48_Gstring  :=   &quot;no&quot;</div><div class="ttdef"><b>Definition:</b> <a href="FifoCascade_8vhd_source.html#l00036">FifoCascade.vhd:36</a></div></div>
<div class="ttc" id="classFifoCascade_html_ae7095f4ff69cac6c7c336f2240117381"><div class="ttname"><a href="classFifoCascade.html#ae7095f4ff69cac6c7c336f2240117381">FifoCascade.LAST_STAGE_ASYNC_G</a></div><div class="ttdeci">LAST_STAGE_ASYNC_Gboolean  :=   true</div><div class="ttdef"><b>Definition:</b> <a href="FifoCascade_8vhd_source.html#l00030">FifoCascade.vhd:30</a></div></div>
<div class="ttc" id="classFifoCascade_html_a044e22c333a2863fdd2ea8574ed77879"><div class="ttname"><a href="classFifoCascade.html#a044e22c333a2863fdd2ea8574ed77879">FifoCascade.ADDR_WIDTH_G</a></div><div class="ttdeci">ADDR_WIDTH_Ginteger   range  4 to  48:= 4</div><div class="ttdef"><b>Definition:</b> <a href="FifoCascade_8vhd_source.html#l00044">FifoCascade.vhd:44</a></div></div>
<div class="ttc" id="classFifoCascade_html_a0a6af6eef40212dbaf130d57ce711256"><div class="ttname"><a href="classFifoCascade.html#a0a6af6eef40212dbaf130d57ce711256">FifoCascade.ieee</a></div><div class="ttdeci">_library_ ieeeieee</div><div class="ttdef"><b>Definition:</b> <a href="FifoCascade_8vhd_source.html#l00018">FifoCascade.vhd:18</a></div></div>
<div class="ttc" id="classFifoMux_html_a97a338d38d19ba2a6f5c6b285b4446ca"><div class="ttname"><a href="classFifoMux.html#a97a338d38d19ba2a6f5c6b285b4446ca">FifoMux.FULL_THRES_G</a></div><div class="ttdeci">FULL_THRES_Ginteger   range  1 to ( 2** 24):= 1</div><div class="ttdef"><b>Definition:</b> <a href="FifoMux_8vhd_source.html#l00048">FifoMux.vhd:48</a></div></div>
<div class="ttc" id="classFifoMux_html_aa55f253c72389fd998ad7d509094e715"><div class="ttname"><a href="classFifoMux.html#aa55f253c72389fd998ad7d509094e715">FifoMux.LITTLE_ENDIAN_G</a></div><div class="ttdeci">LITTLE_ENDIAN_Gboolean  :=   false</div><div class="ttdef"><b>Definition:</b> <a href="FifoMux_8vhd_source.html#l00045">FifoMux.vhd:45</a></div></div>
<div class="ttc" id="classFifoMux_html_a7a8db7e7131ac4fe84ceeb9010cb34c7"><div class="ttname"><a href="classFifoMux.html#a7a8db7e7131ac4fe84ceeb9010cb34c7">FifoMux.USE_DSP48_G</a></div><div class="ttdeci">USE_DSP48_Gstring  :=   &quot;no&quot;</div><div class="ttdef"><b>Definition:</b> <a href="FifoMux_8vhd_source.html#l00036">FifoMux.vhd:36</a></div></div>
<div class="ttc" id="classFifoCascade_html_adb189c82e573abb099bff16ab4b87de8"><div class="ttname"><a href="classFifoCascade.html#adb189c82e573abb099bff16ab4b87de8">FifoCascade.USE_BUILT_IN_G</a></div><div class="ttdeci">USE_BUILT_IN_Gboolean  :=   false</div><div class="ttdef"><b>Definition:</b> <a href="FifoCascade_8vhd_source.html#l00039">FifoCascade.vhd:39</a></div></div>
<div class="ttc" id="classFifoCascade_html_ac9d0fd649bb09079eb97e0431bab5b80"><div class="ttname"><a href="classFifoCascade.html#ac9d0fd649bb09079eb97e0431bab5b80">FifoCascade.FWFT_EN_G</a></div><div class="ttdeci">FWFT_EN_Gboolean  :=   false</div><div class="ttdef"><b>Definition:</b> <a href="FifoCascade_8vhd_source.html#l00035">FifoCascade.vhd:35</a></div></div>
<div class="ttc" id="classFifoMux_html_a1c9465c9431492ec79ab48827b02c46f"><div class="ttname"><a href="classFifoMux.html#a1c9465c9431492ec79ab48827b02c46f">FifoMux.BRAM_EN_G</a></div><div class="ttdeci">BRAM_EN_Gboolean  :=   true</div><div class="ttdef"><b>Definition:</b> <a href="FifoMux_8vhd_source.html#l00034">FifoMux.vhd:34</a></div></div>
<div class="ttc" id="classFifoCascade_html_ad49e024c069590599462689c5687eda9"><div class="ttname"><a href="classFifoCascade.html#ad49e024c069590599462689c5687eda9">FifoCascade.not_full</a></div><div class="ttdeci">out not_fullsl  </div><div class="ttdef"><b>Definition:</b> <a href="FifoCascade_8vhd_source.html#l00061">FifoCascade.vhd:61</a></div></div>
<div class="ttc" id="classFifoMux_html_ab02a7abccc53822c22241ed9c14bf63e"><div class="ttname"><a href="classFifoMux.html#ab02a7abccc53822c22241ed9c14bf63e">FifoMux.rd_en</a></div><div class="ttdeci">in rd_ensl  := '0'</div><div class="ttdef"><b>Definition:</b> <a href="FifoMux_8vhd_source.html#l00066">FifoMux.vhd:66</a></div></div>
<div class="ttc" id="classFifoCascade_html_a04b2b321f81f02681a52c6c7d92ff12e"><div class="ttname"><a href="classFifoCascade.html#a04b2b321f81f02681a52c6c7d92ff12e">FifoCascade.DATA_WIDTH_G</a></div><div class="ttdeci">DATA_WIDTH_Ginteger   range  1 to ( 2** 24):= 16</div><div class="ttdef"><b>Definition:</b> <a href="FifoCascade_8vhd_source.html#l00043">FifoCascade.vhd:43</a></div></div>
<div class="ttc" id="classFifoMux_html_a2501bf62a456c839ab23abd2f3725a89"><div class="ttname"><a href="classFifoMux.html#a2501bf62a456c839ab23abd2f3725a89">FifoMux.rd_data_count</a></div><div class="ttdeci">out rd_data_countslv(   ADDR_WIDTH_G- 1 downto  0)  </div><div class="ttdef"><b>Definition:</b> <a href="FifoMux_8vhd_source.html#l00068">FifoMux.vhd:68</a></div></div>
<div class="ttc" id="classFifoCascade_html_a2e14a1ebf09cbd9af7e90604e9cac8cd"><div class="ttname"><a href="classFifoCascade.html#a2e14a1ebf09cbd9af7e90604e9cac8cd">FifoCascade.empty</a></div><div class="ttdeci">out emptysl  </div><div class="ttdef"><b>Definition:</b> <a href="FifoCascade_8vhd_source.html#l00072">FifoCascade.vhd:72</a></div></div>
<div class="ttc" id="classStdRtlPkg_html"><div class="ttname"><a href="classStdRtlPkg.html">StdRtlPkg</a></div><div class="ttdef"><b>Definition:</b> <a href="StdRtlPkg_8vhd_source.html#l00023">StdRtlPkg.vhd:23</a></div></div>
<div class="ttc" id="classFifoMux_html_a8645252baa9610da0b1ecf73811d25ae"><div class="ttname"><a href="classFifoMux.html#a8645252baa9610da0b1ecf73811d25ae">FifoMux.full</a></div><div class="ttdeci">out fullsl  </div><div class="ttdef"><b>Definition:</b> <a href="FifoMux_8vhd_source.html#l00062">FifoMux.vhd:62</a></div></div>
<div class="ttc" id="classFifoCascade_html_a0fea2afc66f82ad0e2ee9f5264a8e6f2"><div class="ttname"><a href="classFifoCascade.html#a0fea2afc66f82ad0e2ee9f5264a8e6f2">FifoCascade.underflow</a></div><div class="ttdeci">out underflowsl  </div><div class="ttdef"><b>Definition:</b> <a href="FifoCascade_8vhd_source.html#l00069">FifoCascade.vhd:69</a></div></div>
<div class="ttc" id="classFifoMux_html_a5aa26d6e89a28af8e3faa4ded7760ab4"><div class="ttname"><a href="classFifoMux.html#a5aa26d6e89a28af8e3faa4ded7760ab4">FifoMux.almost_full</a></div><div class="ttdeci">out almost_fullsl  </div><div class="ttdef"><b>Definition:</b> <a href="FifoMux_8vhd_source.html#l00061">FifoMux.vhd:61</a></div></div>
<div class="ttc" id="classFifoCascade_html_a24fa51d1acdad2c64854f911eb24df97"><div class="ttname"><a href="classFifoCascade.html#a24fa51d1acdad2c64854f911eb24df97">FifoCascade.CASCADE_SIZE_G</a></div><div class="ttdeci">CASCADE_SIZE_Ginteger   range  1 to ( 2** 24):= 1</div><div class="ttdef"><b>Definition:</b> <a href="FifoCascade_8vhd_source.html#l00029">FifoCascade.vhd:29</a></div></div>
<div class="ttc" id="classFifoCascade_html_aff8f3db1739eaf4fd0c3559a76289a02"><div class="ttname"><a href="classFifoCascade.html#aff8f3db1739eaf4fd0c3559a76289a02">FifoCascade.prog_empty</a></div><div class="ttdeci">out prog_emptysl  </div><div class="ttdef"><b>Definition:</b> <a href="FifoCascade_8vhd_source.html#l00070">FifoCascade.vhd:70</a></div></div>
<div class="ttc" id="classFifoCascade_html_a74f95aef8ee1db86d6875f2e218fb99c"><div class="ttname"><a href="classFifoCascade.html#a74f95aef8ee1db86d6875f2e218fb99c">FifoCascade.wr_data_count</a></div><div class="ttdeci">out wr_data_countslv(   ADDR_WIDTH_G- 1 downto  0)  </div><div class="ttdef"><b>Definition:</b> <a href="FifoCascade_8vhd_source.html#l00055">FifoCascade.vhd:55</a></div></div>
<div class="ttc" id="classFifoMux_html_a696e413cf631bea13e4955f0163248e4"><div class="ttname"><a href="classFifoMux.html#a696e413cf631bea13e4955f0163248e4">FifoMux.EMPTY_THRES_G</a></div><div class="ttdeci">EMPTY_THRES_Ginteger   range  1 to ( 2** 24):= 1</div><div class="ttdef"><b>Definition:</b> <a href="FifoMux_8vhd_source.html#l00049">FifoMux.vhd:49</a></div></div>
<div class="ttc" id="classFifoCascade_html_a8a9f56ec06b173cf46dc7160fd7c1f30"><div class="ttname"><a href="classFifoCascade.html#a8a9f56ec06b173cf46dc7160fd7c1f30">FifoCascade.RST_POLARITY_G</a></div><div class="ttdeci">RST_POLARITY_Gsl  := '1'</div><div class="ttdef"><b>Definition:</b> <a href="FifoCascade_8vhd_source.html#l00031">FifoCascade.vhd:31</a></div></div>
<div class="ttc" id="classStdRtlPkg_html_ac9bfc8d5c7862c8d34daeaedb44e1d8a"><div class="ttname"><a href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">StdRtlPkg.slv</a></div><div class="ttdeci">std_logic_vector   slv</div><div class="ttdef"><b>Definition:</b> <a href="StdRtlPkg_8vhd_source.html#l00029">StdRtlPkg.vhd:29</a></div></div>
<div class="ttc" id="classFifoCascade_html_a2501bf62a456c839ab23abd2f3725a89"><div class="ttname"><a href="classFifoCascade.html#a2501bf62a456c839ab23abd2f3725a89">FifoCascade.rd_data_count</a></div><div class="ttdeci">out rd_data_countslv(   ADDR_WIDTH_G- 1 downto  0)  </div><div class="ttdef"><b>Definition:</b> <a href="FifoCascade_8vhd_source.html#l00067">FifoCascade.vhd:67</a></div></div>
<div class="ttc" id="classFifoCascade_html"><div class="ttname"><a href="classFifoCascade.html">FifoCascade</a></div><div class="ttdef"><b>Definition:</b> <a href="FifoCascade_8vhd_source.html#l00026">FifoCascade.vhd:26</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_e914ee4d4a44400f1fdb170cb4ead18a.html">base</a></li><li class="navelem"><a class="el" href="dir_0f04a6cc626503d3cc7ede2198ee7a67.html">fifo</a></li><li class="navelem"><a class="el" href="dir_13dfeeed9d436b3a79c94c8aae99fd82.html">rtl</a></li><li class="navelem"><a class="el" href="FifoMux_8vhd.html">FifoMux.vhd</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
