# D_FlipFlop_Verilog
A D (or Delay) Flip Flop is a digital electronic circuit used to delay the change of state of its output signal (Q) until the next rising edge of a clock timing input signal occurs.
## Truth Table
![image](https://user-images.githubusercontent.com/82794748/115248552-67ba2580-a145-11eb-8c99-a8785bb63d01.png)
## RTL Schematic
![image](https://user-images.githubusercontent.com/82794748/115248623-7b658c00-a145-11eb-9ce4-2b8af711f22e.png)
## Waveform (Output)
![image](https://user-images.githubusercontent.com/82794748/115248742-9506d380-a145-11eb-9574-8cdd2f293a6f.png)
