# do lab1_conjunctor.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:08:32 on Oct 24,2024
# vlog -work work lab1_conjunctor.vo 
# -- Compiling module Schem_1_1
# -- Compiling module hard_block
# 
# Top level modules:
# 	Schem_1_1
# End time: 14:08:32 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:08:33 on Oct 24,2024
# vlog -work work Otchet_1.vwf.vt 
# -- Compiling module Schem_1_1_vlg_vec_tst
# 
# Top level modules:
# 	Schem_1_1_vlg_vec_tst
# End time: 14:08:34 on Oct 24,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.Schem_1_1_vlg_vec_tst 
# Start time: 14:08:34 on Oct 24,2024
# Loading work.Schem_1_1_vlg_vec_tst
# Loading work.Schem_1_1
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# after#24
# ** Note: $finish    : Otchet_1.vwf.vt(49)
#    Time: 1 us  Iteration: 0  Instance: /Schem_1_1_vlg_vec_tst
# End time: 14:08:35 on Oct 24,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
