// Seed: 3995092284
module module_0;
  tri1  id_1;
  logic id_2 = -1;
  assign id_2 = (-1'd0 == -1);
  assign id_1 = -1;
endmodule
module module_0 #(
    parameter id_0  = 32'd51,
    parameter id_1  = 32'd35,
    parameter id_10 = 32'd34,
    parameter id_12 = 32'd39,
    parameter id_16 = 32'd92,
    parameter id_2  = 32'd15,
    parameter id_9  = 32'd27
) (
    input tri0 _id_0,
    input tri1 module_1,
    input tri _id_2,
    input tri0 id_3,
    output wand id_4,
    input wor id_5,
    input tri id_6,
    input wand id_7,
    input supply1 id_8,
    output uwire _id_9
    , id_14,
    output supply0 _id_10,
    output tri0 id_11,
    input tri1 _id_12
);
  logic [id_10 : 1] id_15 = -1;
  assign id_4 = id_5;
  logic [id_12  -  id_2 : id_10] _id_16 = id_12 + id_14;
  union {
    logic [-1 : id_9]   id_17;
    logic [id_0 : id_1] id_18;
  } id_19;
  ;
  assign id_19.id_18 = id_19.id_17[-1=={1-id_16{-1'b0}}];
  wire id_20, id_21, id_22, id_23;
  assign id_19.id_18 = -1;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
