
I2CLightSensor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004760  080000bc  080000bc  000010bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000012c  0800481c  0800481c  0000581c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004948  08004948  0000600c  2**0
                  CONTENTS
  4 .ARM          00000008  08004948  08004948  00005948  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004950  08004950  0000600c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004950  08004950  00005950  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004954  08004954  00005954  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08004958  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000110  2000000c  08004964  0000600c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000011c  08004964  0000611c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000600c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e5af  00000000  00000000  00006034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002122  00000000  00000000  000145e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b80  00000000  00000000  00016708  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000008fa  00000000  00000000  00017288  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017896  00000000  00000000  00017b82  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000fe91  00000000  00000000  0002f418  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00095c28  00000000  00000000  0003f2a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d4ed1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002aa0  00000000  00000000  000d4f14  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006a  00000000  00000000  000d79b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	@ (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	@ (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	@ (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	2000000c 	.word	0x2000000c
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08004804 	.word	0x08004804

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	@ (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	@ (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	@ (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			@ (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000010 	.word	0x20000010
 8000100:	08004804 	.word	0x08004804

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	@ 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f8f0 	bl	80003ec <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			@ (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__divsi3>:
 8000218:	4603      	mov	r3, r0
 800021a:	430b      	orrs	r3, r1
 800021c:	d47f      	bmi.n	800031e <__divsi3+0x106>
 800021e:	2200      	movs	r2, #0
 8000220:	0843      	lsrs	r3, r0, #1
 8000222:	428b      	cmp	r3, r1
 8000224:	d374      	bcc.n	8000310 <__divsi3+0xf8>
 8000226:	0903      	lsrs	r3, r0, #4
 8000228:	428b      	cmp	r3, r1
 800022a:	d35f      	bcc.n	80002ec <__divsi3+0xd4>
 800022c:	0a03      	lsrs	r3, r0, #8
 800022e:	428b      	cmp	r3, r1
 8000230:	d344      	bcc.n	80002bc <__divsi3+0xa4>
 8000232:	0b03      	lsrs	r3, r0, #12
 8000234:	428b      	cmp	r3, r1
 8000236:	d328      	bcc.n	800028a <__divsi3+0x72>
 8000238:	0c03      	lsrs	r3, r0, #16
 800023a:	428b      	cmp	r3, r1
 800023c:	d30d      	bcc.n	800025a <__divsi3+0x42>
 800023e:	22ff      	movs	r2, #255	@ 0xff
 8000240:	0209      	lsls	r1, r1, #8
 8000242:	ba12      	rev	r2, r2
 8000244:	0c03      	lsrs	r3, r0, #16
 8000246:	428b      	cmp	r3, r1
 8000248:	d302      	bcc.n	8000250 <__divsi3+0x38>
 800024a:	1212      	asrs	r2, r2, #8
 800024c:	0209      	lsls	r1, r1, #8
 800024e:	d065      	beq.n	800031c <__divsi3+0x104>
 8000250:	0b03      	lsrs	r3, r0, #12
 8000252:	428b      	cmp	r3, r1
 8000254:	d319      	bcc.n	800028a <__divsi3+0x72>
 8000256:	e000      	b.n	800025a <__divsi3+0x42>
 8000258:	0a09      	lsrs	r1, r1, #8
 800025a:	0bc3      	lsrs	r3, r0, #15
 800025c:	428b      	cmp	r3, r1
 800025e:	d301      	bcc.n	8000264 <__divsi3+0x4c>
 8000260:	03cb      	lsls	r3, r1, #15
 8000262:	1ac0      	subs	r0, r0, r3
 8000264:	4152      	adcs	r2, r2
 8000266:	0b83      	lsrs	r3, r0, #14
 8000268:	428b      	cmp	r3, r1
 800026a:	d301      	bcc.n	8000270 <__divsi3+0x58>
 800026c:	038b      	lsls	r3, r1, #14
 800026e:	1ac0      	subs	r0, r0, r3
 8000270:	4152      	adcs	r2, r2
 8000272:	0b43      	lsrs	r3, r0, #13
 8000274:	428b      	cmp	r3, r1
 8000276:	d301      	bcc.n	800027c <__divsi3+0x64>
 8000278:	034b      	lsls	r3, r1, #13
 800027a:	1ac0      	subs	r0, r0, r3
 800027c:	4152      	adcs	r2, r2
 800027e:	0b03      	lsrs	r3, r0, #12
 8000280:	428b      	cmp	r3, r1
 8000282:	d301      	bcc.n	8000288 <__divsi3+0x70>
 8000284:	030b      	lsls	r3, r1, #12
 8000286:	1ac0      	subs	r0, r0, r3
 8000288:	4152      	adcs	r2, r2
 800028a:	0ac3      	lsrs	r3, r0, #11
 800028c:	428b      	cmp	r3, r1
 800028e:	d301      	bcc.n	8000294 <__divsi3+0x7c>
 8000290:	02cb      	lsls	r3, r1, #11
 8000292:	1ac0      	subs	r0, r0, r3
 8000294:	4152      	adcs	r2, r2
 8000296:	0a83      	lsrs	r3, r0, #10
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x88>
 800029c:	028b      	lsls	r3, r1, #10
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0a43      	lsrs	r3, r0, #9
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x94>
 80002a8:	024b      	lsls	r3, r1, #9
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0a03      	lsrs	r3, r0, #8
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0xa0>
 80002b4:	020b      	lsls	r3, r1, #8
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	d2cd      	bcs.n	8000258 <__divsi3+0x40>
 80002bc:	09c3      	lsrs	r3, r0, #7
 80002be:	428b      	cmp	r3, r1
 80002c0:	d301      	bcc.n	80002c6 <__divsi3+0xae>
 80002c2:	01cb      	lsls	r3, r1, #7
 80002c4:	1ac0      	subs	r0, r0, r3
 80002c6:	4152      	adcs	r2, r2
 80002c8:	0983      	lsrs	r3, r0, #6
 80002ca:	428b      	cmp	r3, r1
 80002cc:	d301      	bcc.n	80002d2 <__divsi3+0xba>
 80002ce:	018b      	lsls	r3, r1, #6
 80002d0:	1ac0      	subs	r0, r0, r3
 80002d2:	4152      	adcs	r2, r2
 80002d4:	0943      	lsrs	r3, r0, #5
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d301      	bcc.n	80002de <__divsi3+0xc6>
 80002da:	014b      	lsls	r3, r1, #5
 80002dc:	1ac0      	subs	r0, r0, r3
 80002de:	4152      	adcs	r2, r2
 80002e0:	0903      	lsrs	r3, r0, #4
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d301      	bcc.n	80002ea <__divsi3+0xd2>
 80002e6:	010b      	lsls	r3, r1, #4
 80002e8:	1ac0      	subs	r0, r0, r3
 80002ea:	4152      	adcs	r2, r2
 80002ec:	08c3      	lsrs	r3, r0, #3
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d301      	bcc.n	80002f6 <__divsi3+0xde>
 80002f2:	00cb      	lsls	r3, r1, #3
 80002f4:	1ac0      	subs	r0, r0, r3
 80002f6:	4152      	adcs	r2, r2
 80002f8:	0883      	lsrs	r3, r0, #2
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xea>
 80002fe:	008b      	lsls	r3, r1, #2
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0843      	lsrs	r3, r0, #1
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xf6>
 800030a:	004b      	lsls	r3, r1, #1
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	1a41      	subs	r1, r0, r1
 8000312:	d200      	bcs.n	8000316 <__divsi3+0xfe>
 8000314:	4601      	mov	r1, r0
 8000316:	4152      	adcs	r2, r2
 8000318:	4610      	mov	r0, r2
 800031a:	4770      	bx	lr
 800031c:	e05d      	b.n	80003da <__divsi3+0x1c2>
 800031e:	0fca      	lsrs	r2, r1, #31
 8000320:	d000      	beq.n	8000324 <__divsi3+0x10c>
 8000322:	4249      	negs	r1, r1
 8000324:	1003      	asrs	r3, r0, #32
 8000326:	d300      	bcc.n	800032a <__divsi3+0x112>
 8000328:	4240      	negs	r0, r0
 800032a:	4053      	eors	r3, r2
 800032c:	2200      	movs	r2, #0
 800032e:	469c      	mov	ip, r3
 8000330:	0903      	lsrs	r3, r0, #4
 8000332:	428b      	cmp	r3, r1
 8000334:	d32d      	bcc.n	8000392 <__divsi3+0x17a>
 8000336:	0a03      	lsrs	r3, r0, #8
 8000338:	428b      	cmp	r3, r1
 800033a:	d312      	bcc.n	8000362 <__divsi3+0x14a>
 800033c:	22fc      	movs	r2, #252	@ 0xfc
 800033e:	0189      	lsls	r1, r1, #6
 8000340:	ba12      	rev	r2, r2
 8000342:	0a03      	lsrs	r3, r0, #8
 8000344:	428b      	cmp	r3, r1
 8000346:	d30c      	bcc.n	8000362 <__divsi3+0x14a>
 8000348:	0189      	lsls	r1, r1, #6
 800034a:	1192      	asrs	r2, r2, #6
 800034c:	428b      	cmp	r3, r1
 800034e:	d308      	bcc.n	8000362 <__divsi3+0x14a>
 8000350:	0189      	lsls	r1, r1, #6
 8000352:	1192      	asrs	r2, r2, #6
 8000354:	428b      	cmp	r3, r1
 8000356:	d304      	bcc.n	8000362 <__divsi3+0x14a>
 8000358:	0189      	lsls	r1, r1, #6
 800035a:	d03a      	beq.n	80003d2 <__divsi3+0x1ba>
 800035c:	1192      	asrs	r2, r2, #6
 800035e:	e000      	b.n	8000362 <__divsi3+0x14a>
 8000360:	0989      	lsrs	r1, r1, #6
 8000362:	09c3      	lsrs	r3, r0, #7
 8000364:	428b      	cmp	r3, r1
 8000366:	d301      	bcc.n	800036c <__divsi3+0x154>
 8000368:	01cb      	lsls	r3, r1, #7
 800036a:	1ac0      	subs	r0, r0, r3
 800036c:	4152      	adcs	r2, r2
 800036e:	0983      	lsrs	r3, r0, #6
 8000370:	428b      	cmp	r3, r1
 8000372:	d301      	bcc.n	8000378 <__divsi3+0x160>
 8000374:	018b      	lsls	r3, r1, #6
 8000376:	1ac0      	subs	r0, r0, r3
 8000378:	4152      	adcs	r2, r2
 800037a:	0943      	lsrs	r3, r0, #5
 800037c:	428b      	cmp	r3, r1
 800037e:	d301      	bcc.n	8000384 <__divsi3+0x16c>
 8000380:	014b      	lsls	r3, r1, #5
 8000382:	1ac0      	subs	r0, r0, r3
 8000384:	4152      	adcs	r2, r2
 8000386:	0903      	lsrs	r3, r0, #4
 8000388:	428b      	cmp	r3, r1
 800038a:	d301      	bcc.n	8000390 <__divsi3+0x178>
 800038c:	010b      	lsls	r3, r1, #4
 800038e:	1ac0      	subs	r0, r0, r3
 8000390:	4152      	adcs	r2, r2
 8000392:	08c3      	lsrs	r3, r0, #3
 8000394:	428b      	cmp	r3, r1
 8000396:	d301      	bcc.n	800039c <__divsi3+0x184>
 8000398:	00cb      	lsls	r3, r1, #3
 800039a:	1ac0      	subs	r0, r0, r3
 800039c:	4152      	adcs	r2, r2
 800039e:	0883      	lsrs	r3, r0, #2
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x190>
 80003a4:	008b      	lsls	r3, r1, #2
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	d2d9      	bcs.n	8000360 <__divsi3+0x148>
 80003ac:	0843      	lsrs	r3, r0, #1
 80003ae:	428b      	cmp	r3, r1
 80003b0:	d301      	bcc.n	80003b6 <__divsi3+0x19e>
 80003b2:	004b      	lsls	r3, r1, #1
 80003b4:	1ac0      	subs	r0, r0, r3
 80003b6:	4152      	adcs	r2, r2
 80003b8:	1a41      	subs	r1, r0, r1
 80003ba:	d200      	bcs.n	80003be <__divsi3+0x1a6>
 80003bc:	4601      	mov	r1, r0
 80003be:	4663      	mov	r3, ip
 80003c0:	4152      	adcs	r2, r2
 80003c2:	105b      	asrs	r3, r3, #1
 80003c4:	4610      	mov	r0, r2
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x1b4>
 80003c8:	4240      	negs	r0, r0
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	d500      	bpl.n	80003d0 <__divsi3+0x1b8>
 80003ce:	4249      	negs	r1, r1
 80003d0:	4770      	bx	lr
 80003d2:	4663      	mov	r3, ip
 80003d4:	105b      	asrs	r3, r3, #1
 80003d6:	d300      	bcc.n	80003da <__divsi3+0x1c2>
 80003d8:	4240      	negs	r0, r0
 80003da:	b501      	push	{r0, lr}
 80003dc:	2000      	movs	r0, #0
 80003de:	f000 f805 	bl	80003ec <__aeabi_idiv0>
 80003e2:	bd02      	pop	{r1, pc}

080003e4 <__aeabi_idivmod>:
 80003e4:	2900      	cmp	r1, #0
 80003e6:	d0f8      	beq.n	80003da <__divsi3+0x1c2>
 80003e8:	e716      	b.n	8000218 <__divsi3>
 80003ea:	4770      	bx	lr

080003ec <__aeabi_idiv0>:
 80003ec:	4770      	bx	lr
 80003ee:	46c0      	nop			@ (mov r8, r8)

080003f0 <__aeabi_cfrcmple>:
 80003f0:	4684      	mov	ip, r0
 80003f2:	0008      	movs	r0, r1
 80003f4:	4661      	mov	r1, ip
 80003f6:	e7ff      	b.n	80003f8 <__aeabi_cfcmpeq>

080003f8 <__aeabi_cfcmpeq>:
 80003f8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80003fa:	f000 facf 	bl	800099c <__lesf2>
 80003fe:	2800      	cmp	r0, #0
 8000400:	d401      	bmi.n	8000406 <__aeabi_cfcmpeq+0xe>
 8000402:	2100      	movs	r1, #0
 8000404:	42c8      	cmn	r0, r1
 8000406:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000408 <__aeabi_fcmpeq>:
 8000408:	b510      	push	{r4, lr}
 800040a:	f000 fa4f 	bl	80008ac <__eqsf2>
 800040e:	4240      	negs	r0, r0
 8000410:	3001      	adds	r0, #1
 8000412:	bd10      	pop	{r4, pc}

08000414 <__aeabi_fcmplt>:
 8000414:	b510      	push	{r4, lr}
 8000416:	f000 fac1 	bl	800099c <__lesf2>
 800041a:	2800      	cmp	r0, #0
 800041c:	db01      	blt.n	8000422 <__aeabi_fcmplt+0xe>
 800041e:	2000      	movs	r0, #0
 8000420:	bd10      	pop	{r4, pc}
 8000422:	2001      	movs	r0, #1
 8000424:	bd10      	pop	{r4, pc}
 8000426:	46c0      	nop			@ (mov r8, r8)

08000428 <__aeabi_fcmple>:
 8000428:	b510      	push	{r4, lr}
 800042a:	f000 fab7 	bl	800099c <__lesf2>
 800042e:	2800      	cmp	r0, #0
 8000430:	dd01      	ble.n	8000436 <__aeabi_fcmple+0xe>
 8000432:	2000      	movs	r0, #0
 8000434:	bd10      	pop	{r4, pc}
 8000436:	2001      	movs	r0, #1
 8000438:	bd10      	pop	{r4, pc}
 800043a:	46c0      	nop			@ (mov r8, r8)

0800043c <__aeabi_fcmpgt>:
 800043c:	b510      	push	{r4, lr}
 800043e:	f000 fa5d 	bl	80008fc <__gesf2>
 8000442:	2800      	cmp	r0, #0
 8000444:	dc01      	bgt.n	800044a <__aeabi_fcmpgt+0xe>
 8000446:	2000      	movs	r0, #0
 8000448:	bd10      	pop	{r4, pc}
 800044a:	2001      	movs	r0, #1
 800044c:	bd10      	pop	{r4, pc}
 800044e:	46c0      	nop			@ (mov r8, r8)

08000450 <__aeabi_fcmpge>:
 8000450:	b510      	push	{r4, lr}
 8000452:	f000 fa53 	bl	80008fc <__gesf2>
 8000456:	2800      	cmp	r0, #0
 8000458:	da01      	bge.n	800045e <__aeabi_fcmpge+0xe>
 800045a:	2000      	movs	r0, #0
 800045c:	bd10      	pop	{r4, pc}
 800045e:	2001      	movs	r0, #1
 8000460:	bd10      	pop	{r4, pc}
 8000462:	46c0      	nop			@ (mov r8, r8)

08000464 <__aeabi_uldivmod>:
 8000464:	2b00      	cmp	r3, #0
 8000466:	d111      	bne.n	800048c <__aeabi_uldivmod+0x28>
 8000468:	2a00      	cmp	r2, #0
 800046a:	d10f      	bne.n	800048c <__aeabi_uldivmod+0x28>
 800046c:	2900      	cmp	r1, #0
 800046e:	d100      	bne.n	8000472 <__aeabi_uldivmod+0xe>
 8000470:	2800      	cmp	r0, #0
 8000472:	d002      	beq.n	800047a <__aeabi_uldivmod+0x16>
 8000474:	2100      	movs	r1, #0
 8000476:	43c9      	mvns	r1, r1
 8000478:	0008      	movs	r0, r1
 800047a:	b407      	push	{r0, r1, r2}
 800047c:	4802      	ldr	r0, [pc, #8]	@ (8000488 <__aeabi_uldivmod+0x24>)
 800047e:	a102      	add	r1, pc, #8	@ (adr r1, 8000488 <__aeabi_uldivmod+0x24>)
 8000480:	1840      	adds	r0, r0, r1
 8000482:	9002      	str	r0, [sp, #8]
 8000484:	bd03      	pop	{r0, r1, pc}
 8000486:	46c0      	nop			@ (mov r8, r8)
 8000488:	ffffff65 	.word	0xffffff65
 800048c:	b403      	push	{r0, r1}
 800048e:	4668      	mov	r0, sp
 8000490:	b501      	push	{r0, lr}
 8000492:	9802      	ldr	r0, [sp, #8]
 8000494:	f000 f81e 	bl	80004d4 <__udivmoddi4>
 8000498:	9b01      	ldr	r3, [sp, #4]
 800049a:	469e      	mov	lr, r3
 800049c:	b002      	add	sp, #8
 800049e:	bc0c      	pop	{r2, r3}
 80004a0:	4770      	bx	lr
 80004a2:	46c0      	nop			@ (mov r8, r8)

080004a4 <__aeabi_f2uiz>:
 80004a4:	219e      	movs	r1, #158	@ 0x9e
 80004a6:	b510      	push	{r4, lr}
 80004a8:	05c9      	lsls	r1, r1, #23
 80004aa:	1c04      	adds	r4, r0, #0
 80004ac:	f7ff ffd0 	bl	8000450 <__aeabi_fcmpge>
 80004b0:	2800      	cmp	r0, #0
 80004b2:	d103      	bne.n	80004bc <__aeabi_f2uiz+0x18>
 80004b4:	1c20      	adds	r0, r4, #0
 80004b6:	f000 fda1 	bl	8000ffc <__aeabi_f2iz>
 80004ba:	bd10      	pop	{r4, pc}
 80004bc:	219e      	movs	r1, #158	@ 0x9e
 80004be:	1c20      	adds	r0, r4, #0
 80004c0:	05c9      	lsls	r1, r1, #23
 80004c2:	f000 fbf7 	bl	8000cb4 <__aeabi_fsub>
 80004c6:	f000 fd99 	bl	8000ffc <__aeabi_f2iz>
 80004ca:	2380      	movs	r3, #128	@ 0x80
 80004cc:	061b      	lsls	r3, r3, #24
 80004ce:	469c      	mov	ip, r3
 80004d0:	4460      	add	r0, ip
 80004d2:	e7f2      	b.n	80004ba <__aeabi_f2uiz+0x16>

080004d4 <__udivmoddi4>:
 80004d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004d6:	4657      	mov	r7, sl
 80004d8:	464e      	mov	r6, r9
 80004da:	4645      	mov	r5, r8
 80004dc:	46de      	mov	lr, fp
 80004de:	b5e0      	push	{r5, r6, r7, lr}
 80004e0:	0004      	movs	r4, r0
 80004e2:	000d      	movs	r5, r1
 80004e4:	4692      	mov	sl, r2
 80004e6:	4699      	mov	r9, r3
 80004e8:	b083      	sub	sp, #12
 80004ea:	428b      	cmp	r3, r1
 80004ec:	d830      	bhi.n	8000550 <__udivmoddi4+0x7c>
 80004ee:	d02d      	beq.n	800054c <__udivmoddi4+0x78>
 80004f0:	4649      	mov	r1, r9
 80004f2:	4650      	mov	r0, sl
 80004f4:	f000 fe4e 	bl	8001194 <__clzdi2>
 80004f8:	0029      	movs	r1, r5
 80004fa:	0006      	movs	r6, r0
 80004fc:	0020      	movs	r0, r4
 80004fe:	f000 fe49 	bl	8001194 <__clzdi2>
 8000502:	1a33      	subs	r3, r6, r0
 8000504:	4698      	mov	r8, r3
 8000506:	3b20      	subs	r3, #32
 8000508:	d434      	bmi.n	8000574 <__udivmoddi4+0xa0>
 800050a:	469b      	mov	fp, r3
 800050c:	4653      	mov	r3, sl
 800050e:	465a      	mov	r2, fp
 8000510:	4093      	lsls	r3, r2
 8000512:	4642      	mov	r2, r8
 8000514:	001f      	movs	r7, r3
 8000516:	4653      	mov	r3, sl
 8000518:	4093      	lsls	r3, r2
 800051a:	001e      	movs	r6, r3
 800051c:	42af      	cmp	r7, r5
 800051e:	d83b      	bhi.n	8000598 <__udivmoddi4+0xc4>
 8000520:	42af      	cmp	r7, r5
 8000522:	d100      	bne.n	8000526 <__udivmoddi4+0x52>
 8000524:	e079      	b.n	800061a <__udivmoddi4+0x146>
 8000526:	465b      	mov	r3, fp
 8000528:	1ba4      	subs	r4, r4, r6
 800052a:	41bd      	sbcs	r5, r7
 800052c:	2b00      	cmp	r3, #0
 800052e:	da00      	bge.n	8000532 <__udivmoddi4+0x5e>
 8000530:	e076      	b.n	8000620 <__udivmoddi4+0x14c>
 8000532:	2200      	movs	r2, #0
 8000534:	2300      	movs	r3, #0
 8000536:	9200      	str	r2, [sp, #0]
 8000538:	9301      	str	r3, [sp, #4]
 800053a:	2301      	movs	r3, #1
 800053c:	465a      	mov	r2, fp
 800053e:	4093      	lsls	r3, r2
 8000540:	9301      	str	r3, [sp, #4]
 8000542:	2301      	movs	r3, #1
 8000544:	4642      	mov	r2, r8
 8000546:	4093      	lsls	r3, r2
 8000548:	9300      	str	r3, [sp, #0]
 800054a:	e029      	b.n	80005a0 <__udivmoddi4+0xcc>
 800054c:	4282      	cmp	r2, r0
 800054e:	d9cf      	bls.n	80004f0 <__udivmoddi4+0x1c>
 8000550:	2200      	movs	r2, #0
 8000552:	2300      	movs	r3, #0
 8000554:	9200      	str	r2, [sp, #0]
 8000556:	9301      	str	r3, [sp, #4]
 8000558:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800055a:	2b00      	cmp	r3, #0
 800055c:	d001      	beq.n	8000562 <__udivmoddi4+0x8e>
 800055e:	601c      	str	r4, [r3, #0]
 8000560:	605d      	str	r5, [r3, #4]
 8000562:	9800      	ldr	r0, [sp, #0]
 8000564:	9901      	ldr	r1, [sp, #4]
 8000566:	b003      	add	sp, #12
 8000568:	bcf0      	pop	{r4, r5, r6, r7}
 800056a:	46bb      	mov	fp, r7
 800056c:	46b2      	mov	sl, r6
 800056e:	46a9      	mov	r9, r5
 8000570:	46a0      	mov	r8, r4
 8000572:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000574:	4642      	mov	r2, r8
 8000576:	469b      	mov	fp, r3
 8000578:	2320      	movs	r3, #32
 800057a:	1a9b      	subs	r3, r3, r2
 800057c:	4652      	mov	r2, sl
 800057e:	40da      	lsrs	r2, r3
 8000580:	4641      	mov	r1, r8
 8000582:	0013      	movs	r3, r2
 8000584:	464a      	mov	r2, r9
 8000586:	408a      	lsls	r2, r1
 8000588:	0017      	movs	r7, r2
 800058a:	4642      	mov	r2, r8
 800058c:	431f      	orrs	r7, r3
 800058e:	4653      	mov	r3, sl
 8000590:	4093      	lsls	r3, r2
 8000592:	001e      	movs	r6, r3
 8000594:	42af      	cmp	r7, r5
 8000596:	d9c3      	bls.n	8000520 <__udivmoddi4+0x4c>
 8000598:	2200      	movs	r2, #0
 800059a:	2300      	movs	r3, #0
 800059c:	9200      	str	r2, [sp, #0]
 800059e:	9301      	str	r3, [sp, #4]
 80005a0:	4643      	mov	r3, r8
 80005a2:	2b00      	cmp	r3, #0
 80005a4:	d0d8      	beq.n	8000558 <__udivmoddi4+0x84>
 80005a6:	07fb      	lsls	r3, r7, #31
 80005a8:	0872      	lsrs	r2, r6, #1
 80005aa:	431a      	orrs	r2, r3
 80005ac:	4646      	mov	r6, r8
 80005ae:	087b      	lsrs	r3, r7, #1
 80005b0:	e00e      	b.n	80005d0 <__udivmoddi4+0xfc>
 80005b2:	42ab      	cmp	r3, r5
 80005b4:	d101      	bne.n	80005ba <__udivmoddi4+0xe6>
 80005b6:	42a2      	cmp	r2, r4
 80005b8:	d80c      	bhi.n	80005d4 <__udivmoddi4+0x100>
 80005ba:	1aa4      	subs	r4, r4, r2
 80005bc:	419d      	sbcs	r5, r3
 80005be:	2001      	movs	r0, #1
 80005c0:	1924      	adds	r4, r4, r4
 80005c2:	416d      	adcs	r5, r5
 80005c4:	2100      	movs	r1, #0
 80005c6:	3e01      	subs	r6, #1
 80005c8:	1824      	adds	r4, r4, r0
 80005ca:	414d      	adcs	r5, r1
 80005cc:	2e00      	cmp	r6, #0
 80005ce:	d006      	beq.n	80005de <__udivmoddi4+0x10a>
 80005d0:	42ab      	cmp	r3, r5
 80005d2:	d9ee      	bls.n	80005b2 <__udivmoddi4+0xde>
 80005d4:	3e01      	subs	r6, #1
 80005d6:	1924      	adds	r4, r4, r4
 80005d8:	416d      	adcs	r5, r5
 80005da:	2e00      	cmp	r6, #0
 80005dc:	d1f8      	bne.n	80005d0 <__udivmoddi4+0xfc>
 80005de:	9800      	ldr	r0, [sp, #0]
 80005e0:	9901      	ldr	r1, [sp, #4]
 80005e2:	465b      	mov	r3, fp
 80005e4:	1900      	adds	r0, r0, r4
 80005e6:	4169      	adcs	r1, r5
 80005e8:	2b00      	cmp	r3, #0
 80005ea:	db24      	blt.n	8000636 <__udivmoddi4+0x162>
 80005ec:	002b      	movs	r3, r5
 80005ee:	465a      	mov	r2, fp
 80005f0:	4644      	mov	r4, r8
 80005f2:	40d3      	lsrs	r3, r2
 80005f4:	002a      	movs	r2, r5
 80005f6:	40e2      	lsrs	r2, r4
 80005f8:	001c      	movs	r4, r3
 80005fa:	465b      	mov	r3, fp
 80005fc:	0015      	movs	r5, r2
 80005fe:	2b00      	cmp	r3, #0
 8000600:	db2a      	blt.n	8000658 <__udivmoddi4+0x184>
 8000602:	0026      	movs	r6, r4
 8000604:	409e      	lsls	r6, r3
 8000606:	0033      	movs	r3, r6
 8000608:	0026      	movs	r6, r4
 800060a:	4647      	mov	r7, r8
 800060c:	40be      	lsls	r6, r7
 800060e:	0032      	movs	r2, r6
 8000610:	1a80      	subs	r0, r0, r2
 8000612:	4199      	sbcs	r1, r3
 8000614:	9000      	str	r0, [sp, #0]
 8000616:	9101      	str	r1, [sp, #4]
 8000618:	e79e      	b.n	8000558 <__udivmoddi4+0x84>
 800061a:	42a3      	cmp	r3, r4
 800061c:	d8bc      	bhi.n	8000598 <__udivmoddi4+0xc4>
 800061e:	e782      	b.n	8000526 <__udivmoddi4+0x52>
 8000620:	4642      	mov	r2, r8
 8000622:	2320      	movs	r3, #32
 8000624:	2100      	movs	r1, #0
 8000626:	1a9b      	subs	r3, r3, r2
 8000628:	2200      	movs	r2, #0
 800062a:	9100      	str	r1, [sp, #0]
 800062c:	9201      	str	r2, [sp, #4]
 800062e:	2201      	movs	r2, #1
 8000630:	40da      	lsrs	r2, r3
 8000632:	9201      	str	r2, [sp, #4]
 8000634:	e785      	b.n	8000542 <__udivmoddi4+0x6e>
 8000636:	4642      	mov	r2, r8
 8000638:	2320      	movs	r3, #32
 800063a:	1a9b      	subs	r3, r3, r2
 800063c:	002a      	movs	r2, r5
 800063e:	4646      	mov	r6, r8
 8000640:	409a      	lsls	r2, r3
 8000642:	0023      	movs	r3, r4
 8000644:	40f3      	lsrs	r3, r6
 8000646:	4644      	mov	r4, r8
 8000648:	4313      	orrs	r3, r2
 800064a:	002a      	movs	r2, r5
 800064c:	40e2      	lsrs	r2, r4
 800064e:	001c      	movs	r4, r3
 8000650:	465b      	mov	r3, fp
 8000652:	0015      	movs	r5, r2
 8000654:	2b00      	cmp	r3, #0
 8000656:	dad4      	bge.n	8000602 <__udivmoddi4+0x12e>
 8000658:	4642      	mov	r2, r8
 800065a:	002f      	movs	r7, r5
 800065c:	2320      	movs	r3, #32
 800065e:	0026      	movs	r6, r4
 8000660:	4097      	lsls	r7, r2
 8000662:	1a9b      	subs	r3, r3, r2
 8000664:	40de      	lsrs	r6, r3
 8000666:	003b      	movs	r3, r7
 8000668:	4333      	orrs	r3, r6
 800066a:	e7cd      	b.n	8000608 <__udivmoddi4+0x134>

0800066c <__aeabi_fdiv>:
 800066c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800066e:	464f      	mov	r7, r9
 8000670:	4646      	mov	r6, r8
 8000672:	46d6      	mov	lr, sl
 8000674:	0244      	lsls	r4, r0, #9
 8000676:	b5c0      	push	{r6, r7, lr}
 8000678:	0047      	lsls	r7, r0, #1
 800067a:	1c0e      	adds	r6, r1, #0
 800067c:	0a64      	lsrs	r4, r4, #9
 800067e:	0e3f      	lsrs	r7, r7, #24
 8000680:	0fc5      	lsrs	r5, r0, #31
 8000682:	2f00      	cmp	r7, #0
 8000684:	d03c      	beq.n	8000700 <__aeabi_fdiv+0x94>
 8000686:	2fff      	cmp	r7, #255	@ 0xff
 8000688:	d042      	beq.n	8000710 <__aeabi_fdiv+0xa4>
 800068a:	2300      	movs	r3, #0
 800068c:	2280      	movs	r2, #128	@ 0x80
 800068e:	4699      	mov	r9, r3
 8000690:	469a      	mov	sl, r3
 8000692:	00e4      	lsls	r4, r4, #3
 8000694:	04d2      	lsls	r2, r2, #19
 8000696:	4314      	orrs	r4, r2
 8000698:	3f7f      	subs	r7, #127	@ 0x7f
 800069a:	0273      	lsls	r3, r6, #9
 800069c:	0a5b      	lsrs	r3, r3, #9
 800069e:	4698      	mov	r8, r3
 80006a0:	0073      	lsls	r3, r6, #1
 80006a2:	0e1b      	lsrs	r3, r3, #24
 80006a4:	0ff6      	lsrs	r6, r6, #31
 80006a6:	2b00      	cmp	r3, #0
 80006a8:	d01b      	beq.n	80006e2 <__aeabi_fdiv+0x76>
 80006aa:	2bff      	cmp	r3, #255	@ 0xff
 80006ac:	d013      	beq.n	80006d6 <__aeabi_fdiv+0x6a>
 80006ae:	4642      	mov	r2, r8
 80006b0:	2180      	movs	r1, #128	@ 0x80
 80006b2:	00d2      	lsls	r2, r2, #3
 80006b4:	04c9      	lsls	r1, r1, #19
 80006b6:	4311      	orrs	r1, r2
 80006b8:	4688      	mov	r8, r1
 80006ba:	2000      	movs	r0, #0
 80006bc:	3b7f      	subs	r3, #127	@ 0x7f
 80006be:	0029      	movs	r1, r5
 80006c0:	1aff      	subs	r7, r7, r3
 80006c2:	464b      	mov	r3, r9
 80006c4:	4071      	eors	r1, r6
 80006c6:	b2c9      	uxtb	r1, r1
 80006c8:	2b0f      	cmp	r3, #15
 80006ca:	d900      	bls.n	80006ce <__aeabi_fdiv+0x62>
 80006cc:	e0b5      	b.n	800083a <__aeabi_fdiv+0x1ce>
 80006ce:	4a74      	ldr	r2, [pc, #464]	@ (80008a0 <__aeabi_fdiv+0x234>)
 80006d0:	009b      	lsls	r3, r3, #2
 80006d2:	58d3      	ldr	r3, [r2, r3]
 80006d4:	469f      	mov	pc, r3
 80006d6:	4643      	mov	r3, r8
 80006d8:	2b00      	cmp	r3, #0
 80006da:	d13f      	bne.n	800075c <__aeabi_fdiv+0xf0>
 80006dc:	3fff      	subs	r7, #255	@ 0xff
 80006de:	3302      	adds	r3, #2
 80006e0:	e003      	b.n	80006ea <__aeabi_fdiv+0x7e>
 80006e2:	4643      	mov	r3, r8
 80006e4:	2b00      	cmp	r3, #0
 80006e6:	d12d      	bne.n	8000744 <__aeabi_fdiv+0xd8>
 80006e8:	2301      	movs	r3, #1
 80006ea:	0029      	movs	r1, r5
 80006ec:	464a      	mov	r2, r9
 80006ee:	4071      	eors	r1, r6
 80006f0:	b2c9      	uxtb	r1, r1
 80006f2:	431a      	orrs	r2, r3
 80006f4:	2a0e      	cmp	r2, #14
 80006f6:	d838      	bhi.n	800076a <__aeabi_fdiv+0xfe>
 80006f8:	486a      	ldr	r0, [pc, #424]	@ (80008a4 <__aeabi_fdiv+0x238>)
 80006fa:	0092      	lsls	r2, r2, #2
 80006fc:	5882      	ldr	r2, [r0, r2]
 80006fe:	4697      	mov	pc, r2
 8000700:	2c00      	cmp	r4, #0
 8000702:	d113      	bne.n	800072c <__aeabi_fdiv+0xc0>
 8000704:	2304      	movs	r3, #4
 8000706:	4699      	mov	r9, r3
 8000708:	3b03      	subs	r3, #3
 800070a:	2700      	movs	r7, #0
 800070c:	469a      	mov	sl, r3
 800070e:	e7c4      	b.n	800069a <__aeabi_fdiv+0x2e>
 8000710:	2c00      	cmp	r4, #0
 8000712:	d105      	bne.n	8000720 <__aeabi_fdiv+0xb4>
 8000714:	2308      	movs	r3, #8
 8000716:	4699      	mov	r9, r3
 8000718:	3b06      	subs	r3, #6
 800071a:	27ff      	movs	r7, #255	@ 0xff
 800071c:	469a      	mov	sl, r3
 800071e:	e7bc      	b.n	800069a <__aeabi_fdiv+0x2e>
 8000720:	230c      	movs	r3, #12
 8000722:	4699      	mov	r9, r3
 8000724:	3b09      	subs	r3, #9
 8000726:	27ff      	movs	r7, #255	@ 0xff
 8000728:	469a      	mov	sl, r3
 800072a:	e7b6      	b.n	800069a <__aeabi_fdiv+0x2e>
 800072c:	0020      	movs	r0, r4
 800072e:	f000 fd13 	bl	8001158 <__clzsi2>
 8000732:	2776      	movs	r7, #118	@ 0x76
 8000734:	1f43      	subs	r3, r0, #5
 8000736:	409c      	lsls	r4, r3
 8000738:	2300      	movs	r3, #0
 800073a:	427f      	negs	r7, r7
 800073c:	4699      	mov	r9, r3
 800073e:	469a      	mov	sl, r3
 8000740:	1a3f      	subs	r7, r7, r0
 8000742:	e7aa      	b.n	800069a <__aeabi_fdiv+0x2e>
 8000744:	4640      	mov	r0, r8
 8000746:	f000 fd07 	bl	8001158 <__clzsi2>
 800074a:	4642      	mov	r2, r8
 800074c:	1f43      	subs	r3, r0, #5
 800074e:	409a      	lsls	r2, r3
 8000750:	2376      	movs	r3, #118	@ 0x76
 8000752:	425b      	negs	r3, r3
 8000754:	1a1b      	subs	r3, r3, r0
 8000756:	4690      	mov	r8, r2
 8000758:	2000      	movs	r0, #0
 800075a:	e7b0      	b.n	80006be <__aeabi_fdiv+0x52>
 800075c:	2303      	movs	r3, #3
 800075e:	464a      	mov	r2, r9
 8000760:	431a      	orrs	r2, r3
 8000762:	4691      	mov	r9, r2
 8000764:	2003      	movs	r0, #3
 8000766:	33fc      	adds	r3, #252	@ 0xfc
 8000768:	e7a9      	b.n	80006be <__aeabi_fdiv+0x52>
 800076a:	000d      	movs	r5, r1
 800076c:	20ff      	movs	r0, #255	@ 0xff
 800076e:	2200      	movs	r2, #0
 8000770:	05c0      	lsls	r0, r0, #23
 8000772:	07ed      	lsls	r5, r5, #31
 8000774:	4310      	orrs	r0, r2
 8000776:	4328      	orrs	r0, r5
 8000778:	bce0      	pop	{r5, r6, r7}
 800077a:	46ba      	mov	sl, r7
 800077c:	46b1      	mov	r9, r6
 800077e:	46a8      	mov	r8, r5
 8000780:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000782:	000d      	movs	r5, r1
 8000784:	2000      	movs	r0, #0
 8000786:	2200      	movs	r2, #0
 8000788:	e7f2      	b.n	8000770 <__aeabi_fdiv+0x104>
 800078a:	4653      	mov	r3, sl
 800078c:	2b02      	cmp	r3, #2
 800078e:	d0ed      	beq.n	800076c <__aeabi_fdiv+0x100>
 8000790:	2b03      	cmp	r3, #3
 8000792:	d033      	beq.n	80007fc <__aeabi_fdiv+0x190>
 8000794:	46a0      	mov	r8, r4
 8000796:	2b01      	cmp	r3, #1
 8000798:	d105      	bne.n	80007a6 <__aeabi_fdiv+0x13a>
 800079a:	2000      	movs	r0, #0
 800079c:	2200      	movs	r2, #0
 800079e:	e7e7      	b.n	8000770 <__aeabi_fdiv+0x104>
 80007a0:	0035      	movs	r5, r6
 80007a2:	2803      	cmp	r0, #3
 80007a4:	d07a      	beq.n	800089c <__aeabi_fdiv+0x230>
 80007a6:	003b      	movs	r3, r7
 80007a8:	337f      	adds	r3, #127	@ 0x7f
 80007aa:	2b00      	cmp	r3, #0
 80007ac:	dd2d      	ble.n	800080a <__aeabi_fdiv+0x19e>
 80007ae:	4642      	mov	r2, r8
 80007b0:	0752      	lsls	r2, r2, #29
 80007b2:	d007      	beq.n	80007c4 <__aeabi_fdiv+0x158>
 80007b4:	220f      	movs	r2, #15
 80007b6:	4641      	mov	r1, r8
 80007b8:	400a      	ands	r2, r1
 80007ba:	2a04      	cmp	r2, #4
 80007bc:	d002      	beq.n	80007c4 <__aeabi_fdiv+0x158>
 80007be:	2204      	movs	r2, #4
 80007c0:	4694      	mov	ip, r2
 80007c2:	44e0      	add	r8, ip
 80007c4:	4642      	mov	r2, r8
 80007c6:	0112      	lsls	r2, r2, #4
 80007c8:	d505      	bpl.n	80007d6 <__aeabi_fdiv+0x16a>
 80007ca:	4642      	mov	r2, r8
 80007cc:	4b36      	ldr	r3, [pc, #216]	@ (80008a8 <__aeabi_fdiv+0x23c>)
 80007ce:	401a      	ands	r2, r3
 80007d0:	003b      	movs	r3, r7
 80007d2:	4690      	mov	r8, r2
 80007d4:	3380      	adds	r3, #128	@ 0x80
 80007d6:	2bfe      	cmp	r3, #254	@ 0xfe
 80007d8:	dcc8      	bgt.n	800076c <__aeabi_fdiv+0x100>
 80007da:	4642      	mov	r2, r8
 80007dc:	0192      	lsls	r2, r2, #6
 80007de:	0a52      	lsrs	r2, r2, #9
 80007e0:	b2d8      	uxtb	r0, r3
 80007e2:	e7c5      	b.n	8000770 <__aeabi_fdiv+0x104>
 80007e4:	2280      	movs	r2, #128	@ 0x80
 80007e6:	2500      	movs	r5, #0
 80007e8:	20ff      	movs	r0, #255	@ 0xff
 80007ea:	03d2      	lsls	r2, r2, #15
 80007ec:	e7c0      	b.n	8000770 <__aeabi_fdiv+0x104>
 80007ee:	2280      	movs	r2, #128	@ 0x80
 80007f0:	03d2      	lsls	r2, r2, #15
 80007f2:	4214      	tst	r4, r2
 80007f4:	d002      	beq.n	80007fc <__aeabi_fdiv+0x190>
 80007f6:	4643      	mov	r3, r8
 80007f8:	4213      	tst	r3, r2
 80007fa:	d049      	beq.n	8000890 <__aeabi_fdiv+0x224>
 80007fc:	2280      	movs	r2, #128	@ 0x80
 80007fe:	03d2      	lsls	r2, r2, #15
 8000800:	4322      	orrs	r2, r4
 8000802:	0252      	lsls	r2, r2, #9
 8000804:	20ff      	movs	r0, #255	@ 0xff
 8000806:	0a52      	lsrs	r2, r2, #9
 8000808:	e7b2      	b.n	8000770 <__aeabi_fdiv+0x104>
 800080a:	2201      	movs	r2, #1
 800080c:	1ad3      	subs	r3, r2, r3
 800080e:	2b1b      	cmp	r3, #27
 8000810:	dcc3      	bgt.n	800079a <__aeabi_fdiv+0x12e>
 8000812:	4642      	mov	r2, r8
 8000814:	40da      	lsrs	r2, r3
 8000816:	4643      	mov	r3, r8
 8000818:	379e      	adds	r7, #158	@ 0x9e
 800081a:	40bb      	lsls	r3, r7
 800081c:	1e59      	subs	r1, r3, #1
 800081e:	418b      	sbcs	r3, r1
 8000820:	431a      	orrs	r2, r3
 8000822:	0753      	lsls	r3, r2, #29
 8000824:	d004      	beq.n	8000830 <__aeabi_fdiv+0x1c4>
 8000826:	230f      	movs	r3, #15
 8000828:	4013      	ands	r3, r2
 800082a:	2b04      	cmp	r3, #4
 800082c:	d000      	beq.n	8000830 <__aeabi_fdiv+0x1c4>
 800082e:	3204      	adds	r2, #4
 8000830:	0153      	lsls	r3, r2, #5
 8000832:	d529      	bpl.n	8000888 <__aeabi_fdiv+0x21c>
 8000834:	2001      	movs	r0, #1
 8000836:	2200      	movs	r2, #0
 8000838:	e79a      	b.n	8000770 <__aeabi_fdiv+0x104>
 800083a:	4642      	mov	r2, r8
 800083c:	0163      	lsls	r3, r4, #5
 800083e:	0155      	lsls	r5, r2, #5
 8000840:	42ab      	cmp	r3, r5
 8000842:	d215      	bcs.n	8000870 <__aeabi_fdiv+0x204>
 8000844:	201b      	movs	r0, #27
 8000846:	2200      	movs	r2, #0
 8000848:	3f01      	subs	r7, #1
 800084a:	2601      	movs	r6, #1
 800084c:	001c      	movs	r4, r3
 800084e:	0052      	lsls	r2, r2, #1
 8000850:	005b      	lsls	r3, r3, #1
 8000852:	2c00      	cmp	r4, #0
 8000854:	db01      	blt.n	800085a <__aeabi_fdiv+0x1ee>
 8000856:	429d      	cmp	r5, r3
 8000858:	d801      	bhi.n	800085e <__aeabi_fdiv+0x1f2>
 800085a:	1b5b      	subs	r3, r3, r5
 800085c:	4332      	orrs	r2, r6
 800085e:	3801      	subs	r0, #1
 8000860:	2800      	cmp	r0, #0
 8000862:	d1f3      	bne.n	800084c <__aeabi_fdiv+0x1e0>
 8000864:	1e58      	subs	r0, r3, #1
 8000866:	4183      	sbcs	r3, r0
 8000868:	4313      	orrs	r3, r2
 800086a:	4698      	mov	r8, r3
 800086c:	000d      	movs	r5, r1
 800086e:	e79a      	b.n	80007a6 <__aeabi_fdiv+0x13a>
 8000870:	201a      	movs	r0, #26
 8000872:	2201      	movs	r2, #1
 8000874:	1b5b      	subs	r3, r3, r5
 8000876:	e7e8      	b.n	800084a <__aeabi_fdiv+0x1de>
 8000878:	3b02      	subs	r3, #2
 800087a:	425a      	negs	r2, r3
 800087c:	4153      	adcs	r3, r2
 800087e:	425b      	negs	r3, r3
 8000880:	0035      	movs	r5, r6
 8000882:	2200      	movs	r2, #0
 8000884:	b2d8      	uxtb	r0, r3
 8000886:	e773      	b.n	8000770 <__aeabi_fdiv+0x104>
 8000888:	0192      	lsls	r2, r2, #6
 800088a:	2000      	movs	r0, #0
 800088c:	0a52      	lsrs	r2, r2, #9
 800088e:	e76f      	b.n	8000770 <__aeabi_fdiv+0x104>
 8000890:	431a      	orrs	r2, r3
 8000892:	0252      	lsls	r2, r2, #9
 8000894:	0035      	movs	r5, r6
 8000896:	20ff      	movs	r0, #255	@ 0xff
 8000898:	0a52      	lsrs	r2, r2, #9
 800089a:	e769      	b.n	8000770 <__aeabi_fdiv+0x104>
 800089c:	4644      	mov	r4, r8
 800089e:	e7ad      	b.n	80007fc <__aeabi_fdiv+0x190>
 80008a0:	08004844 	.word	0x08004844
 80008a4:	08004884 	.word	0x08004884
 80008a8:	f7ffffff 	.word	0xf7ffffff

080008ac <__eqsf2>:
 80008ac:	b570      	push	{r4, r5, r6, lr}
 80008ae:	0042      	lsls	r2, r0, #1
 80008b0:	024e      	lsls	r6, r1, #9
 80008b2:	004c      	lsls	r4, r1, #1
 80008b4:	0245      	lsls	r5, r0, #9
 80008b6:	0a6d      	lsrs	r5, r5, #9
 80008b8:	0e12      	lsrs	r2, r2, #24
 80008ba:	0fc3      	lsrs	r3, r0, #31
 80008bc:	0a76      	lsrs	r6, r6, #9
 80008be:	0e24      	lsrs	r4, r4, #24
 80008c0:	0fc9      	lsrs	r1, r1, #31
 80008c2:	2aff      	cmp	r2, #255	@ 0xff
 80008c4:	d010      	beq.n	80008e8 <__eqsf2+0x3c>
 80008c6:	2cff      	cmp	r4, #255	@ 0xff
 80008c8:	d00c      	beq.n	80008e4 <__eqsf2+0x38>
 80008ca:	2001      	movs	r0, #1
 80008cc:	42a2      	cmp	r2, r4
 80008ce:	d10a      	bne.n	80008e6 <__eqsf2+0x3a>
 80008d0:	42b5      	cmp	r5, r6
 80008d2:	d108      	bne.n	80008e6 <__eqsf2+0x3a>
 80008d4:	428b      	cmp	r3, r1
 80008d6:	d00f      	beq.n	80008f8 <__eqsf2+0x4c>
 80008d8:	2a00      	cmp	r2, #0
 80008da:	d104      	bne.n	80008e6 <__eqsf2+0x3a>
 80008dc:	0028      	movs	r0, r5
 80008de:	1e43      	subs	r3, r0, #1
 80008e0:	4198      	sbcs	r0, r3
 80008e2:	e000      	b.n	80008e6 <__eqsf2+0x3a>
 80008e4:	2001      	movs	r0, #1
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	2001      	movs	r0, #1
 80008ea:	2cff      	cmp	r4, #255	@ 0xff
 80008ec:	d1fb      	bne.n	80008e6 <__eqsf2+0x3a>
 80008ee:	4335      	orrs	r5, r6
 80008f0:	d1f9      	bne.n	80008e6 <__eqsf2+0x3a>
 80008f2:	404b      	eors	r3, r1
 80008f4:	0018      	movs	r0, r3
 80008f6:	e7f6      	b.n	80008e6 <__eqsf2+0x3a>
 80008f8:	2000      	movs	r0, #0
 80008fa:	e7f4      	b.n	80008e6 <__eqsf2+0x3a>

080008fc <__gesf2>:
 80008fc:	b530      	push	{r4, r5, lr}
 80008fe:	0042      	lsls	r2, r0, #1
 8000900:	0244      	lsls	r4, r0, #9
 8000902:	024d      	lsls	r5, r1, #9
 8000904:	0fc3      	lsrs	r3, r0, #31
 8000906:	0048      	lsls	r0, r1, #1
 8000908:	0a64      	lsrs	r4, r4, #9
 800090a:	0e12      	lsrs	r2, r2, #24
 800090c:	0a6d      	lsrs	r5, r5, #9
 800090e:	0e00      	lsrs	r0, r0, #24
 8000910:	0fc9      	lsrs	r1, r1, #31
 8000912:	2aff      	cmp	r2, #255	@ 0xff
 8000914:	d019      	beq.n	800094a <__gesf2+0x4e>
 8000916:	28ff      	cmp	r0, #255	@ 0xff
 8000918:	d00b      	beq.n	8000932 <__gesf2+0x36>
 800091a:	2a00      	cmp	r2, #0
 800091c:	d11e      	bne.n	800095c <__gesf2+0x60>
 800091e:	2800      	cmp	r0, #0
 8000920:	d10b      	bne.n	800093a <__gesf2+0x3e>
 8000922:	2d00      	cmp	r5, #0
 8000924:	d027      	beq.n	8000976 <__gesf2+0x7a>
 8000926:	2c00      	cmp	r4, #0
 8000928:	d134      	bne.n	8000994 <__gesf2+0x98>
 800092a:	2900      	cmp	r1, #0
 800092c:	d02f      	beq.n	800098e <__gesf2+0x92>
 800092e:	0008      	movs	r0, r1
 8000930:	bd30      	pop	{r4, r5, pc}
 8000932:	2d00      	cmp	r5, #0
 8000934:	d128      	bne.n	8000988 <__gesf2+0x8c>
 8000936:	2a00      	cmp	r2, #0
 8000938:	d101      	bne.n	800093e <__gesf2+0x42>
 800093a:	2c00      	cmp	r4, #0
 800093c:	d0f5      	beq.n	800092a <__gesf2+0x2e>
 800093e:	428b      	cmp	r3, r1
 8000940:	d107      	bne.n	8000952 <__gesf2+0x56>
 8000942:	2b00      	cmp	r3, #0
 8000944:	d023      	beq.n	800098e <__gesf2+0x92>
 8000946:	0018      	movs	r0, r3
 8000948:	e7f2      	b.n	8000930 <__gesf2+0x34>
 800094a:	2c00      	cmp	r4, #0
 800094c:	d11c      	bne.n	8000988 <__gesf2+0x8c>
 800094e:	28ff      	cmp	r0, #255	@ 0xff
 8000950:	d014      	beq.n	800097c <__gesf2+0x80>
 8000952:	1e58      	subs	r0, r3, #1
 8000954:	2302      	movs	r3, #2
 8000956:	4018      	ands	r0, r3
 8000958:	3801      	subs	r0, #1
 800095a:	e7e9      	b.n	8000930 <__gesf2+0x34>
 800095c:	2800      	cmp	r0, #0
 800095e:	d0f8      	beq.n	8000952 <__gesf2+0x56>
 8000960:	428b      	cmp	r3, r1
 8000962:	d1f6      	bne.n	8000952 <__gesf2+0x56>
 8000964:	4282      	cmp	r2, r0
 8000966:	dcf4      	bgt.n	8000952 <__gesf2+0x56>
 8000968:	dbeb      	blt.n	8000942 <__gesf2+0x46>
 800096a:	42ac      	cmp	r4, r5
 800096c:	d8f1      	bhi.n	8000952 <__gesf2+0x56>
 800096e:	2000      	movs	r0, #0
 8000970:	42ac      	cmp	r4, r5
 8000972:	d2dd      	bcs.n	8000930 <__gesf2+0x34>
 8000974:	e7e5      	b.n	8000942 <__gesf2+0x46>
 8000976:	2c00      	cmp	r4, #0
 8000978:	d0da      	beq.n	8000930 <__gesf2+0x34>
 800097a:	e7ea      	b.n	8000952 <__gesf2+0x56>
 800097c:	2d00      	cmp	r5, #0
 800097e:	d103      	bne.n	8000988 <__gesf2+0x8c>
 8000980:	428b      	cmp	r3, r1
 8000982:	d1e6      	bne.n	8000952 <__gesf2+0x56>
 8000984:	2000      	movs	r0, #0
 8000986:	e7d3      	b.n	8000930 <__gesf2+0x34>
 8000988:	2002      	movs	r0, #2
 800098a:	4240      	negs	r0, r0
 800098c:	e7d0      	b.n	8000930 <__gesf2+0x34>
 800098e:	2001      	movs	r0, #1
 8000990:	4240      	negs	r0, r0
 8000992:	e7cd      	b.n	8000930 <__gesf2+0x34>
 8000994:	428b      	cmp	r3, r1
 8000996:	d0e8      	beq.n	800096a <__gesf2+0x6e>
 8000998:	e7db      	b.n	8000952 <__gesf2+0x56>
 800099a:	46c0      	nop			@ (mov r8, r8)

0800099c <__lesf2>:
 800099c:	b530      	push	{r4, r5, lr}
 800099e:	0042      	lsls	r2, r0, #1
 80009a0:	0244      	lsls	r4, r0, #9
 80009a2:	024d      	lsls	r5, r1, #9
 80009a4:	0fc3      	lsrs	r3, r0, #31
 80009a6:	0048      	lsls	r0, r1, #1
 80009a8:	0a64      	lsrs	r4, r4, #9
 80009aa:	0e12      	lsrs	r2, r2, #24
 80009ac:	0a6d      	lsrs	r5, r5, #9
 80009ae:	0e00      	lsrs	r0, r0, #24
 80009b0:	0fc9      	lsrs	r1, r1, #31
 80009b2:	2aff      	cmp	r2, #255	@ 0xff
 80009b4:	d01a      	beq.n	80009ec <__lesf2+0x50>
 80009b6:	28ff      	cmp	r0, #255	@ 0xff
 80009b8:	d00e      	beq.n	80009d8 <__lesf2+0x3c>
 80009ba:	2a00      	cmp	r2, #0
 80009bc:	d11e      	bne.n	80009fc <__lesf2+0x60>
 80009be:	2800      	cmp	r0, #0
 80009c0:	d10e      	bne.n	80009e0 <__lesf2+0x44>
 80009c2:	2d00      	cmp	r5, #0
 80009c4:	d02a      	beq.n	8000a1c <__lesf2+0x80>
 80009c6:	2c00      	cmp	r4, #0
 80009c8:	d00c      	beq.n	80009e4 <__lesf2+0x48>
 80009ca:	428b      	cmp	r3, r1
 80009cc:	d01d      	beq.n	8000a0a <__lesf2+0x6e>
 80009ce:	1e58      	subs	r0, r3, #1
 80009d0:	2302      	movs	r3, #2
 80009d2:	4018      	ands	r0, r3
 80009d4:	3801      	subs	r0, #1
 80009d6:	e010      	b.n	80009fa <__lesf2+0x5e>
 80009d8:	2d00      	cmp	r5, #0
 80009da:	d10d      	bne.n	80009f8 <__lesf2+0x5c>
 80009dc:	2a00      	cmp	r2, #0
 80009de:	d120      	bne.n	8000a22 <__lesf2+0x86>
 80009e0:	2c00      	cmp	r4, #0
 80009e2:	d11e      	bne.n	8000a22 <__lesf2+0x86>
 80009e4:	2900      	cmp	r1, #0
 80009e6:	d023      	beq.n	8000a30 <__lesf2+0x94>
 80009e8:	0008      	movs	r0, r1
 80009ea:	e006      	b.n	80009fa <__lesf2+0x5e>
 80009ec:	2c00      	cmp	r4, #0
 80009ee:	d103      	bne.n	80009f8 <__lesf2+0x5c>
 80009f0:	28ff      	cmp	r0, #255	@ 0xff
 80009f2:	d1ec      	bne.n	80009ce <__lesf2+0x32>
 80009f4:	2d00      	cmp	r5, #0
 80009f6:	d017      	beq.n	8000a28 <__lesf2+0x8c>
 80009f8:	2002      	movs	r0, #2
 80009fa:	bd30      	pop	{r4, r5, pc}
 80009fc:	2800      	cmp	r0, #0
 80009fe:	d0e6      	beq.n	80009ce <__lesf2+0x32>
 8000a00:	428b      	cmp	r3, r1
 8000a02:	d1e4      	bne.n	80009ce <__lesf2+0x32>
 8000a04:	4282      	cmp	r2, r0
 8000a06:	dce2      	bgt.n	80009ce <__lesf2+0x32>
 8000a08:	db04      	blt.n	8000a14 <__lesf2+0x78>
 8000a0a:	42ac      	cmp	r4, r5
 8000a0c:	d8df      	bhi.n	80009ce <__lesf2+0x32>
 8000a0e:	2000      	movs	r0, #0
 8000a10:	42ac      	cmp	r4, r5
 8000a12:	d2f2      	bcs.n	80009fa <__lesf2+0x5e>
 8000a14:	2b00      	cmp	r3, #0
 8000a16:	d00b      	beq.n	8000a30 <__lesf2+0x94>
 8000a18:	0018      	movs	r0, r3
 8000a1a:	e7ee      	b.n	80009fa <__lesf2+0x5e>
 8000a1c:	2c00      	cmp	r4, #0
 8000a1e:	d0ec      	beq.n	80009fa <__lesf2+0x5e>
 8000a20:	e7d5      	b.n	80009ce <__lesf2+0x32>
 8000a22:	428b      	cmp	r3, r1
 8000a24:	d1d3      	bne.n	80009ce <__lesf2+0x32>
 8000a26:	e7f5      	b.n	8000a14 <__lesf2+0x78>
 8000a28:	2000      	movs	r0, #0
 8000a2a:	428b      	cmp	r3, r1
 8000a2c:	d0e5      	beq.n	80009fa <__lesf2+0x5e>
 8000a2e:	e7ce      	b.n	80009ce <__lesf2+0x32>
 8000a30:	2001      	movs	r0, #1
 8000a32:	4240      	negs	r0, r0
 8000a34:	e7e1      	b.n	80009fa <__lesf2+0x5e>
 8000a36:	46c0      	nop			@ (mov r8, r8)

08000a38 <__aeabi_fmul>:
 8000a38:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000a3a:	464f      	mov	r7, r9
 8000a3c:	4646      	mov	r6, r8
 8000a3e:	46d6      	mov	lr, sl
 8000a40:	0243      	lsls	r3, r0, #9
 8000a42:	0a5b      	lsrs	r3, r3, #9
 8000a44:	0045      	lsls	r5, r0, #1
 8000a46:	b5c0      	push	{r6, r7, lr}
 8000a48:	4699      	mov	r9, r3
 8000a4a:	1c0f      	adds	r7, r1, #0
 8000a4c:	0e2d      	lsrs	r5, r5, #24
 8000a4e:	0fc6      	lsrs	r6, r0, #31
 8000a50:	2d00      	cmp	r5, #0
 8000a52:	d100      	bne.n	8000a56 <__aeabi_fmul+0x1e>
 8000a54:	e088      	b.n	8000b68 <__aeabi_fmul+0x130>
 8000a56:	2dff      	cmp	r5, #255	@ 0xff
 8000a58:	d100      	bne.n	8000a5c <__aeabi_fmul+0x24>
 8000a5a:	e08d      	b.n	8000b78 <__aeabi_fmul+0x140>
 8000a5c:	2280      	movs	r2, #128	@ 0x80
 8000a5e:	00db      	lsls	r3, r3, #3
 8000a60:	04d2      	lsls	r2, r2, #19
 8000a62:	431a      	orrs	r2, r3
 8000a64:	2300      	movs	r3, #0
 8000a66:	4691      	mov	r9, r2
 8000a68:	4698      	mov	r8, r3
 8000a6a:	469a      	mov	sl, r3
 8000a6c:	3d7f      	subs	r5, #127	@ 0x7f
 8000a6e:	027c      	lsls	r4, r7, #9
 8000a70:	007b      	lsls	r3, r7, #1
 8000a72:	0a64      	lsrs	r4, r4, #9
 8000a74:	0e1b      	lsrs	r3, r3, #24
 8000a76:	0fff      	lsrs	r7, r7, #31
 8000a78:	2b00      	cmp	r3, #0
 8000a7a:	d068      	beq.n	8000b4e <__aeabi_fmul+0x116>
 8000a7c:	2bff      	cmp	r3, #255	@ 0xff
 8000a7e:	d021      	beq.n	8000ac4 <__aeabi_fmul+0x8c>
 8000a80:	2280      	movs	r2, #128	@ 0x80
 8000a82:	00e4      	lsls	r4, r4, #3
 8000a84:	04d2      	lsls	r2, r2, #19
 8000a86:	4314      	orrs	r4, r2
 8000a88:	4642      	mov	r2, r8
 8000a8a:	3b7f      	subs	r3, #127	@ 0x7f
 8000a8c:	195b      	adds	r3, r3, r5
 8000a8e:	2100      	movs	r1, #0
 8000a90:	1c5d      	adds	r5, r3, #1
 8000a92:	2a0a      	cmp	r2, #10
 8000a94:	dc2e      	bgt.n	8000af4 <__aeabi_fmul+0xbc>
 8000a96:	407e      	eors	r6, r7
 8000a98:	4642      	mov	r2, r8
 8000a9a:	2a02      	cmp	r2, #2
 8000a9c:	dc23      	bgt.n	8000ae6 <__aeabi_fmul+0xae>
 8000a9e:	3a01      	subs	r2, #1
 8000aa0:	2a01      	cmp	r2, #1
 8000aa2:	d900      	bls.n	8000aa6 <__aeabi_fmul+0x6e>
 8000aa4:	e0bd      	b.n	8000c22 <__aeabi_fmul+0x1ea>
 8000aa6:	2902      	cmp	r1, #2
 8000aa8:	d06e      	beq.n	8000b88 <__aeabi_fmul+0x150>
 8000aaa:	2901      	cmp	r1, #1
 8000aac:	d12c      	bne.n	8000b08 <__aeabi_fmul+0xd0>
 8000aae:	2000      	movs	r0, #0
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	05c0      	lsls	r0, r0, #23
 8000ab4:	07f6      	lsls	r6, r6, #31
 8000ab6:	4310      	orrs	r0, r2
 8000ab8:	4330      	orrs	r0, r6
 8000aba:	bce0      	pop	{r5, r6, r7}
 8000abc:	46ba      	mov	sl, r7
 8000abe:	46b1      	mov	r9, r6
 8000ac0:	46a8      	mov	r8, r5
 8000ac2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000ac4:	002b      	movs	r3, r5
 8000ac6:	33ff      	adds	r3, #255	@ 0xff
 8000ac8:	2c00      	cmp	r4, #0
 8000aca:	d065      	beq.n	8000b98 <__aeabi_fmul+0x160>
 8000acc:	2203      	movs	r2, #3
 8000ace:	4641      	mov	r1, r8
 8000ad0:	4311      	orrs	r1, r2
 8000ad2:	0032      	movs	r2, r6
 8000ad4:	3501      	adds	r5, #1
 8000ad6:	4688      	mov	r8, r1
 8000ad8:	407a      	eors	r2, r7
 8000ada:	35ff      	adds	r5, #255	@ 0xff
 8000adc:	290a      	cmp	r1, #10
 8000ade:	dd00      	ble.n	8000ae2 <__aeabi_fmul+0xaa>
 8000ae0:	e0d8      	b.n	8000c94 <__aeabi_fmul+0x25c>
 8000ae2:	0016      	movs	r6, r2
 8000ae4:	2103      	movs	r1, #3
 8000ae6:	4640      	mov	r0, r8
 8000ae8:	2201      	movs	r2, #1
 8000aea:	4082      	lsls	r2, r0
 8000aec:	20a6      	movs	r0, #166	@ 0xa6
 8000aee:	00c0      	lsls	r0, r0, #3
 8000af0:	4202      	tst	r2, r0
 8000af2:	d020      	beq.n	8000b36 <__aeabi_fmul+0xfe>
 8000af4:	4653      	mov	r3, sl
 8000af6:	2b02      	cmp	r3, #2
 8000af8:	d046      	beq.n	8000b88 <__aeabi_fmul+0x150>
 8000afa:	2b03      	cmp	r3, #3
 8000afc:	d100      	bne.n	8000b00 <__aeabi_fmul+0xc8>
 8000afe:	e0bb      	b.n	8000c78 <__aeabi_fmul+0x240>
 8000b00:	4651      	mov	r1, sl
 8000b02:	464c      	mov	r4, r9
 8000b04:	2901      	cmp	r1, #1
 8000b06:	d0d2      	beq.n	8000aae <__aeabi_fmul+0x76>
 8000b08:	002b      	movs	r3, r5
 8000b0a:	337f      	adds	r3, #127	@ 0x7f
 8000b0c:	2b00      	cmp	r3, #0
 8000b0e:	dd70      	ble.n	8000bf2 <__aeabi_fmul+0x1ba>
 8000b10:	0762      	lsls	r2, r4, #29
 8000b12:	d004      	beq.n	8000b1e <__aeabi_fmul+0xe6>
 8000b14:	220f      	movs	r2, #15
 8000b16:	4022      	ands	r2, r4
 8000b18:	2a04      	cmp	r2, #4
 8000b1a:	d000      	beq.n	8000b1e <__aeabi_fmul+0xe6>
 8000b1c:	3404      	adds	r4, #4
 8000b1e:	0122      	lsls	r2, r4, #4
 8000b20:	d503      	bpl.n	8000b2a <__aeabi_fmul+0xf2>
 8000b22:	4b63      	ldr	r3, [pc, #396]	@ (8000cb0 <__aeabi_fmul+0x278>)
 8000b24:	401c      	ands	r4, r3
 8000b26:	002b      	movs	r3, r5
 8000b28:	3380      	adds	r3, #128	@ 0x80
 8000b2a:	2bfe      	cmp	r3, #254	@ 0xfe
 8000b2c:	dc2c      	bgt.n	8000b88 <__aeabi_fmul+0x150>
 8000b2e:	01a2      	lsls	r2, r4, #6
 8000b30:	0a52      	lsrs	r2, r2, #9
 8000b32:	b2d8      	uxtb	r0, r3
 8000b34:	e7bd      	b.n	8000ab2 <__aeabi_fmul+0x7a>
 8000b36:	2090      	movs	r0, #144	@ 0x90
 8000b38:	0080      	lsls	r0, r0, #2
 8000b3a:	4202      	tst	r2, r0
 8000b3c:	d127      	bne.n	8000b8e <__aeabi_fmul+0x156>
 8000b3e:	38b9      	subs	r0, #185	@ 0xb9
 8000b40:	38ff      	subs	r0, #255	@ 0xff
 8000b42:	4210      	tst	r0, r2
 8000b44:	d06d      	beq.n	8000c22 <__aeabi_fmul+0x1ea>
 8000b46:	003e      	movs	r6, r7
 8000b48:	46a1      	mov	r9, r4
 8000b4a:	468a      	mov	sl, r1
 8000b4c:	e7d2      	b.n	8000af4 <__aeabi_fmul+0xbc>
 8000b4e:	2c00      	cmp	r4, #0
 8000b50:	d141      	bne.n	8000bd6 <__aeabi_fmul+0x19e>
 8000b52:	2301      	movs	r3, #1
 8000b54:	4642      	mov	r2, r8
 8000b56:	431a      	orrs	r2, r3
 8000b58:	4690      	mov	r8, r2
 8000b5a:	002b      	movs	r3, r5
 8000b5c:	4642      	mov	r2, r8
 8000b5e:	2101      	movs	r1, #1
 8000b60:	1c5d      	adds	r5, r3, #1
 8000b62:	2a0a      	cmp	r2, #10
 8000b64:	dd97      	ble.n	8000a96 <__aeabi_fmul+0x5e>
 8000b66:	e7c5      	b.n	8000af4 <__aeabi_fmul+0xbc>
 8000b68:	2b00      	cmp	r3, #0
 8000b6a:	d126      	bne.n	8000bba <__aeabi_fmul+0x182>
 8000b6c:	2304      	movs	r3, #4
 8000b6e:	4698      	mov	r8, r3
 8000b70:	3b03      	subs	r3, #3
 8000b72:	2500      	movs	r5, #0
 8000b74:	469a      	mov	sl, r3
 8000b76:	e77a      	b.n	8000a6e <__aeabi_fmul+0x36>
 8000b78:	2b00      	cmp	r3, #0
 8000b7a:	d118      	bne.n	8000bae <__aeabi_fmul+0x176>
 8000b7c:	2308      	movs	r3, #8
 8000b7e:	4698      	mov	r8, r3
 8000b80:	3b06      	subs	r3, #6
 8000b82:	25ff      	movs	r5, #255	@ 0xff
 8000b84:	469a      	mov	sl, r3
 8000b86:	e772      	b.n	8000a6e <__aeabi_fmul+0x36>
 8000b88:	20ff      	movs	r0, #255	@ 0xff
 8000b8a:	2200      	movs	r2, #0
 8000b8c:	e791      	b.n	8000ab2 <__aeabi_fmul+0x7a>
 8000b8e:	2280      	movs	r2, #128	@ 0x80
 8000b90:	2600      	movs	r6, #0
 8000b92:	20ff      	movs	r0, #255	@ 0xff
 8000b94:	03d2      	lsls	r2, r2, #15
 8000b96:	e78c      	b.n	8000ab2 <__aeabi_fmul+0x7a>
 8000b98:	4641      	mov	r1, r8
 8000b9a:	2202      	movs	r2, #2
 8000b9c:	3501      	adds	r5, #1
 8000b9e:	4311      	orrs	r1, r2
 8000ba0:	4688      	mov	r8, r1
 8000ba2:	35ff      	adds	r5, #255	@ 0xff
 8000ba4:	290a      	cmp	r1, #10
 8000ba6:	dca5      	bgt.n	8000af4 <__aeabi_fmul+0xbc>
 8000ba8:	2102      	movs	r1, #2
 8000baa:	407e      	eors	r6, r7
 8000bac:	e774      	b.n	8000a98 <__aeabi_fmul+0x60>
 8000bae:	230c      	movs	r3, #12
 8000bb0:	4698      	mov	r8, r3
 8000bb2:	3b09      	subs	r3, #9
 8000bb4:	25ff      	movs	r5, #255	@ 0xff
 8000bb6:	469a      	mov	sl, r3
 8000bb8:	e759      	b.n	8000a6e <__aeabi_fmul+0x36>
 8000bba:	0018      	movs	r0, r3
 8000bbc:	f000 facc 	bl	8001158 <__clzsi2>
 8000bc0:	464a      	mov	r2, r9
 8000bc2:	1f43      	subs	r3, r0, #5
 8000bc4:	2576      	movs	r5, #118	@ 0x76
 8000bc6:	409a      	lsls	r2, r3
 8000bc8:	2300      	movs	r3, #0
 8000bca:	426d      	negs	r5, r5
 8000bcc:	4691      	mov	r9, r2
 8000bce:	4698      	mov	r8, r3
 8000bd0:	469a      	mov	sl, r3
 8000bd2:	1a2d      	subs	r5, r5, r0
 8000bd4:	e74b      	b.n	8000a6e <__aeabi_fmul+0x36>
 8000bd6:	0020      	movs	r0, r4
 8000bd8:	f000 fabe 	bl	8001158 <__clzsi2>
 8000bdc:	4642      	mov	r2, r8
 8000bde:	1f43      	subs	r3, r0, #5
 8000be0:	409c      	lsls	r4, r3
 8000be2:	1a2b      	subs	r3, r5, r0
 8000be4:	3b76      	subs	r3, #118	@ 0x76
 8000be6:	2100      	movs	r1, #0
 8000be8:	1c5d      	adds	r5, r3, #1
 8000bea:	2a0a      	cmp	r2, #10
 8000bec:	dc00      	bgt.n	8000bf0 <__aeabi_fmul+0x1b8>
 8000bee:	e752      	b.n	8000a96 <__aeabi_fmul+0x5e>
 8000bf0:	e780      	b.n	8000af4 <__aeabi_fmul+0xbc>
 8000bf2:	2201      	movs	r2, #1
 8000bf4:	1ad3      	subs	r3, r2, r3
 8000bf6:	2b1b      	cmp	r3, #27
 8000bf8:	dd00      	ble.n	8000bfc <__aeabi_fmul+0x1c4>
 8000bfa:	e758      	b.n	8000aae <__aeabi_fmul+0x76>
 8000bfc:	359e      	adds	r5, #158	@ 0x9e
 8000bfe:	0022      	movs	r2, r4
 8000c00:	40ac      	lsls	r4, r5
 8000c02:	40da      	lsrs	r2, r3
 8000c04:	1e63      	subs	r3, r4, #1
 8000c06:	419c      	sbcs	r4, r3
 8000c08:	4322      	orrs	r2, r4
 8000c0a:	0753      	lsls	r3, r2, #29
 8000c0c:	d004      	beq.n	8000c18 <__aeabi_fmul+0x1e0>
 8000c0e:	230f      	movs	r3, #15
 8000c10:	4013      	ands	r3, r2
 8000c12:	2b04      	cmp	r3, #4
 8000c14:	d000      	beq.n	8000c18 <__aeabi_fmul+0x1e0>
 8000c16:	3204      	adds	r2, #4
 8000c18:	0153      	lsls	r3, r2, #5
 8000c1a:	d537      	bpl.n	8000c8c <__aeabi_fmul+0x254>
 8000c1c:	2001      	movs	r0, #1
 8000c1e:	2200      	movs	r2, #0
 8000c20:	e747      	b.n	8000ab2 <__aeabi_fmul+0x7a>
 8000c22:	0c21      	lsrs	r1, r4, #16
 8000c24:	464a      	mov	r2, r9
 8000c26:	0424      	lsls	r4, r4, #16
 8000c28:	0c24      	lsrs	r4, r4, #16
 8000c2a:	0027      	movs	r7, r4
 8000c2c:	0c10      	lsrs	r0, r2, #16
 8000c2e:	0412      	lsls	r2, r2, #16
 8000c30:	0c12      	lsrs	r2, r2, #16
 8000c32:	4344      	muls	r4, r0
 8000c34:	4357      	muls	r7, r2
 8000c36:	4348      	muls	r0, r1
 8000c38:	4351      	muls	r1, r2
 8000c3a:	0c3a      	lsrs	r2, r7, #16
 8000c3c:	1909      	adds	r1, r1, r4
 8000c3e:	1852      	adds	r2, r2, r1
 8000c40:	4294      	cmp	r4, r2
 8000c42:	d903      	bls.n	8000c4c <__aeabi_fmul+0x214>
 8000c44:	2180      	movs	r1, #128	@ 0x80
 8000c46:	0249      	lsls	r1, r1, #9
 8000c48:	468c      	mov	ip, r1
 8000c4a:	4460      	add	r0, ip
 8000c4c:	043f      	lsls	r7, r7, #16
 8000c4e:	0411      	lsls	r1, r2, #16
 8000c50:	0c3f      	lsrs	r7, r7, #16
 8000c52:	19c9      	adds	r1, r1, r7
 8000c54:	018c      	lsls	r4, r1, #6
 8000c56:	1e67      	subs	r7, r4, #1
 8000c58:	41bc      	sbcs	r4, r7
 8000c5a:	0c12      	lsrs	r2, r2, #16
 8000c5c:	0e89      	lsrs	r1, r1, #26
 8000c5e:	1812      	adds	r2, r2, r0
 8000c60:	430c      	orrs	r4, r1
 8000c62:	0192      	lsls	r2, r2, #6
 8000c64:	4314      	orrs	r4, r2
 8000c66:	0112      	lsls	r2, r2, #4
 8000c68:	d50e      	bpl.n	8000c88 <__aeabi_fmul+0x250>
 8000c6a:	2301      	movs	r3, #1
 8000c6c:	0862      	lsrs	r2, r4, #1
 8000c6e:	401c      	ands	r4, r3
 8000c70:	4314      	orrs	r4, r2
 8000c72:	e749      	b.n	8000b08 <__aeabi_fmul+0xd0>
 8000c74:	003e      	movs	r6, r7
 8000c76:	46a1      	mov	r9, r4
 8000c78:	2280      	movs	r2, #128	@ 0x80
 8000c7a:	464b      	mov	r3, r9
 8000c7c:	03d2      	lsls	r2, r2, #15
 8000c7e:	431a      	orrs	r2, r3
 8000c80:	0252      	lsls	r2, r2, #9
 8000c82:	20ff      	movs	r0, #255	@ 0xff
 8000c84:	0a52      	lsrs	r2, r2, #9
 8000c86:	e714      	b.n	8000ab2 <__aeabi_fmul+0x7a>
 8000c88:	001d      	movs	r5, r3
 8000c8a:	e73d      	b.n	8000b08 <__aeabi_fmul+0xd0>
 8000c8c:	0192      	lsls	r2, r2, #6
 8000c8e:	2000      	movs	r0, #0
 8000c90:	0a52      	lsrs	r2, r2, #9
 8000c92:	e70e      	b.n	8000ab2 <__aeabi_fmul+0x7a>
 8000c94:	290f      	cmp	r1, #15
 8000c96:	d1ed      	bne.n	8000c74 <__aeabi_fmul+0x23c>
 8000c98:	2280      	movs	r2, #128	@ 0x80
 8000c9a:	464b      	mov	r3, r9
 8000c9c:	03d2      	lsls	r2, r2, #15
 8000c9e:	4213      	tst	r3, r2
 8000ca0:	d0ea      	beq.n	8000c78 <__aeabi_fmul+0x240>
 8000ca2:	4214      	tst	r4, r2
 8000ca4:	d1e8      	bne.n	8000c78 <__aeabi_fmul+0x240>
 8000ca6:	003e      	movs	r6, r7
 8000ca8:	20ff      	movs	r0, #255	@ 0xff
 8000caa:	4322      	orrs	r2, r4
 8000cac:	e701      	b.n	8000ab2 <__aeabi_fmul+0x7a>
 8000cae:	46c0      	nop			@ (mov r8, r8)
 8000cb0:	f7ffffff 	.word	0xf7ffffff

08000cb4 <__aeabi_fsub>:
 8000cb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000cb6:	4647      	mov	r7, r8
 8000cb8:	46ce      	mov	lr, r9
 8000cba:	024e      	lsls	r6, r1, #9
 8000cbc:	0243      	lsls	r3, r0, #9
 8000cbe:	0045      	lsls	r5, r0, #1
 8000cc0:	0a72      	lsrs	r2, r6, #9
 8000cc2:	0fc4      	lsrs	r4, r0, #31
 8000cc4:	0048      	lsls	r0, r1, #1
 8000cc6:	b580      	push	{r7, lr}
 8000cc8:	4694      	mov	ip, r2
 8000cca:	0a5f      	lsrs	r7, r3, #9
 8000ccc:	0e2d      	lsrs	r5, r5, #24
 8000cce:	099b      	lsrs	r3, r3, #6
 8000cd0:	0e00      	lsrs	r0, r0, #24
 8000cd2:	0fc9      	lsrs	r1, r1, #31
 8000cd4:	09b6      	lsrs	r6, r6, #6
 8000cd6:	28ff      	cmp	r0, #255	@ 0xff
 8000cd8:	d024      	beq.n	8000d24 <__aeabi_fsub+0x70>
 8000cda:	2201      	movs	r2, #1
 8000cdc:	4051      	eors	r1, r2
 8000cde:	1a2a      	subs	r2, r5, r0
 8000ce0:	428c      	cmp	r4, r1
 8000ce2:	d00f      	beq.n	8000d04 <__aeabi_fsub+0x50>
 8000ce4:	2a00      	cmp	r2, #0
 8000ce6:	dc00      	bgt.n	8000cea <__aeabi_fsub+0x36>
 8000ce8:	e16a      	b.n	8000fc0 <__aeabi_fsub+0x30c>
 8000cea:	2800      	cmp	r0, #0
 8000cec:	d135      	bne.n	8000d5a <__aeabi_fsub+0xa6>
 8000cee:	2e00      	cmp	r6, #0
 8000cf0:	d100      	bne.n	8000cf4 <__aeabi_fsub+0x40>
 8000cf2:	e0a2      	b.n	8000e3a <__aeabi_fsub+0x186>
 8000cf4:	1e51      	subs	r1, r2, #1
 8000cf6:	2a01      	cmp	r2, #1
 8000cf8:	d100      	bne.n	8000cfc <__aeabi_fsub+0x48>
 8000cfa:	e124      	b.n	8000f46 <__aeabi_fsub+0x292>
 8000cfc:	2aff      	cmp	r2, #255	@ 0xff
 8000cfe:	d021      	beq.n	8000d44 <__aeabi_fsub+0x90>
 8000d00:	000a      	movs	r2, r1
 8000d02:	e02f      	b.n	8000d64 <__aeabi_fsub+0xb0>
 8000d04:	2a00      	cmp	r2, #0
 8000d06:	dc00      	bgt.n	8000d0a <__aeabi_fsub+0x56>
 8000d08:	e167      	b.n	8000fda <__aeabi_fsub+0x326>
 8000d0a:	2800      	cmp	r0, #0
 8000d0c:	d05e      	beq.n	8000dcc <__aeabi_fsub+0x118>
 8000d0e:	2dff      	cmp	r5, #255	@ 0xff
 8000d10:	d018      	beq.n	8000d44 <__aeabi_fsub+0x90>
 8000d12:	2180      	movs	r1, #128	@ 0x80
 8000d14:	04c9      	lsls	r1, r1, #19
 8000d16:	430e      	orrs	r6, r1
 8000d18:	2a1b      	cmp	r2, #27
 8000d1a:	dc00      	bgt.n	8000d1e <__aeabi_fsub+0x6a>
 8000d1c:	e076      	b.n	8000e0c <__aeabi_fsub+0x158>
 8000d1e:	002a      	movs	r2, r5
 8000d20:	3301      	adds	r3, #1
 8000d22:	e032      	b.n	8000d8a <__aeabi_fsub+0xd6>
 8000d24:	002a      	movs	r2, r5
 8000d26:	3aff      	subs	r2, #255	@ 0xff
 8000d28:	4691      	mov	r9, r2
 8000d2a:	2e00      	cmp	r6, #0
 8000d2c:	d042      	beq.n	8000db4 <__aeabi_fsub+0x100>
 8000d2e:	428c      	cmp	r4, r1
 8000d30:	d055      	beq.n	8000dde <__aeabi_fsub+0x12a>
 8000d32:	464a      	mov	r2, r9
 8000d34:	2a00      	cmp	r2, #0
 8000d36:	d100      	bne.n	8000d3a <__aeabi_fsub+0x86>
 8000d38:	e09c      	b.n	8000e74 <__aeabi_fsub+0x1c0>
 8000d3a:	2d00      	cmp	r5, #0
 8000d3c:	d100      	bne.n	8000d40 <__aeabi_fsub+0x8c>
 8000d3e:	e077      	b.n	8000e30 <__aeabi_fsub+0x17c>
 8000d40:	000c      	movs	r4, r1
 8000d42:	0033      	movs	r3, r6
 8000d44:	08db      	lsrs	r3, r3, #3
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	d100      	bne.n	8000d4c <__aeabi_fsub+0x98>
 8000d4a:	e06e      	b.n	8000e2a <__aeabi_fsub+0x176>
 8000d4c:	2280      	movs	r2, #128	@ 0x80
 8000d4e:	03d2      	lsls	r2, r2, #15
 8000d50:	4313      	orrs	r3, r2
 8000d52:	025b      	lsls	r3, r3, #9
 8000d54:	20ff      	movs	r0, #255	@ 0xff
 8000d56:	0a5b      	lsrs	r3, r3, #9
 8000d58:	e024      	b.n	8000da4 <__aeabi_fsub+0xf0>
 8000d5a:	2dff      	cmp	r5, #255	@ 0xff
 8000d5c:	d0f2      	beq.n	8000d44 <__aeabi_fsub+0x90>
 8000d5e:	2180      	movs	r1, #128	@ 0x80
 8000d60:	04c9      	lsls	r1, r1, #19
 8000d62:	430e      	orrs	r6, r1
 8000d64:	2101      	movs	r1, #1
 8000d66:	2a1b      	cmp	r2, #27
 8000d68:	dc08      	bgt.n	8000d7c <__aeabi_fsub+0xc8>
 8000d6a:	0031      	movs	r1, r6
 8000d6c:	2020      	movs	r0, #32
 8000d6e:	40d1      	lsrs	r1, r2
 8000d70:	1a82      	subs	r2, r0, r2
 8000d72:	4096      	lsls	r6, r2
 8000d74:	0032      	movs	r2, r6
 8000d76:	1e50      	subs	r0, r2, #1
 8000d78:	4182      	sbcs	r2, r0
 8000d7a:	4311      	orrs	r1, r2
 8000d7c:	1a5b      	subs	r3, r3, r1
 8000d7e:	015a      	lsls	r2, r3, #5
 8000d80:	d460      	bmi.n	8000e44 <__aeabi_fsub+0x190>
 8000d82:	2107      	movs	r1, #7
 8000d84:	002a      	movs	r2, r5
 8000d86:	4019      	ands	r1, r3
 8000d88:	d057      	beq.n	8000e3a <__aeabi_fsub+0x186>
 8000d8a:	210f      	movs	r1, #15
 8000d8c:	4019      	ands	r1, r3
 8000d8e:	2904      	cmp	r1, #4
 8000d90:	d000      	beq.n	8000d94 <__aeabi_fsub+0xe0>
 8000d92:	3304      	adds	r3, #4
 8000d94:	0159      	lsls	r1, r3, #5
 8000d96:	d550      	bpl.n	8000e3a <__aeabi_fsub+0x186>
 8000d98:	1c50      	adds	r0, r2, #1
 8000d9a:	2afe      	cmp	r2, #254	@ 0xfe
 8000d9c:	d045      	beq.n	8000e2a <__aeabi_fsub+0x176>
 8000d9e:	019b      	lsls	r3, r3, #6
 8000da0:	b2c0      	uxtb	r0, r0
 8000da2:	0a5b      	lsrs	r3, r3, #9
 8000da4:	05c0      	lsls	r0, r0, #23
 8000da6:	4318      	orrs	r0, r3
 8000da8:	07e4      	lsls	r4, r4, #31
 8000daa:	4320      	orrs	r0, r4
 8000dac:	bcc0      	pop	{r6, r7}
 8000dae:	46b9      	mov	r9, r7
 8000db0:	46b0      	mov	r8, r6
 8000db2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000db4:	2201      	movs	r2, #1
 8000db6:	4051      	eors	r1, r2
 8000db8:	428c      	cmp	r4, r1
 8000dba:	d1ba      	bne.n	8000d32 <__aeabi_fsub+0x7e>
 8000dbc:	464a      	mov	r2, r9
 8000dbe:	2a00      	cmp	r2, #0
 8000dc0:	d010      	beq.n	8000de4 <__aeabi_fsub+0x130>
 8000dc2:	2d00      	cmp	r5, #0
 8000dc4:	d100      	bne.n	8000dc8 <__aeabi_fsub+0x114>
 8000dc6:	e098      	b.n	8000efa <__aeabi_fsub+0x246>
 8000dc8:	2300      	movs	r3, #0
 8000dca:	e7bb      	b.n	8000d44 <__aeabi_fsub+0x90>
 8000dcc:	2e00      	cmp	r6, #0
 8000dce:	d034      	beq.n	8000e3a <__aeabi_fsub+0x186>
 8000dd0:	1e51      	subs	r1, r2, #1
 8000dd2:	2a01      	cmp	r2, #1
 8000dd4:	d06e      	beq.n	8000eb4 <__aeabi_fsub+0x200>
 8000dd6:	2aff      	cmp	r2, #255	@ 0xff
 8000dd8:	d0b4      	beq.n	8000d44 <__aeabi_fsub+0x90>
 8000dda:	000a      	movs	r2, r1
 8000ddc:	e79c      	b.n	8000d18 <__aeabi_fsub+0x64>
 8000dde:	2a00      	cmp	r2, #0
 8000de0:	d000      	beq.n	8000de4 <__aeabi_fsub+0x130>
 8000de2:	e088      	b.n	8000ef6 <__aeabi_fsub+0x242>
 8000de4:	20fe      	movs	r0, #254	@ 0xfe
 8000de6:	1c6a      	adds	r2, r5, #1
 8000de8:	4210      	tst	r0, r2
 8000dea:	d000      	beq.n	8000dee <__aeabi_fsub+0x13a>
 8000dec:	e092      	b.n	8000f14 <__aeabi_fsub+0x260>
 8000dee:	2d00      	cmp	r5, #0
 8000df0:	d000      	beq.n	8000df4 <__aeabi_fsub+0x140>
 8000df2:	e0a4      	b.n	8000f3e <__aeabi_fsub+0x28a>
 8000df4:	2b00      	cmp	r3, #0
 8000df6:	d100      	bne.n	8000dfa <__aeabi_fsub+0x146>
 8000df8:	e0cb      	b.n	8000f92 <__aeabi_fsub+0x2de>
 8000dfa:	2e00      	cmp	r6, #0
 8000dfc:	d000      	beq.n	8000e00 <__aeabi_fsub+0x14c>
 8000dfe:	e0ca      	b.n	8000f96 <__aeabi_fsub+0x2e2>
 8000e00:	2200      	movs	r2, #0
 8000e02:	08db      	lsrs	r3, r3, #3
 8000e04:	025b      	lsls	r3, r3, #9
 8000e06:	0a5b      	lsrs	r3, r3, #9
 8000e08:	b2d0      	uxtb	r0, r2
 8000e0a:	e7cb      	b.n	8000da4 <__aeabi_fsub+0xf0>
 8000e0c:	0031      	movs	r1, r6
 8000e0e:	2020      	movs	r0, #32
 8000e10:	40d1      	lsrs	r1, r2
 8000e12:	1a82      	subs	r2, r0, r2
 8000e14:	4096      	lsls	r6, r2
 8000e16:	0032      	movs	r2, r6
 8000e18:	1e50      	subs	r0, r2, #1
 8000e1a:	4182      	sbcs	r2, r0
 8000e1c:	430a      	orrs	r2, r1
 8000e1e:	189b      	adds	r3, r3, r2
 8000e20:	015a      	lsls	r2, r3, #5
 8000e22:	d5ae      	bpl.n	8000d82 <__aeabi_fsub+0xce>
 8000e24:	1c6a      	adds	r2, r5, #1
 8000e26:	2dfe      	cmp	r5, #254	@ 0xfe
 8000e28:	d14a      	bne.n	8000ec0 <__aeabi_fsub+0x20c>
 8000e2a:	20ff      	movs	r0, #255	@ 0xff
 8000e2c:	2300      	movs	r3, #0
 8000e2e:	e7b9      	b.n	8000da4 <__aeabi_fsub+0xf0>
 8000e30:	22ff      	movs	r2, #255	@ 0xff
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	d14b      	bne.n	8000ece <__aeabi_fsub+0x21a>
 8000e36:	000c      	movs	r4, r1
 8000e38:	0033      	movs	r3, r6
 8000e3a:	08db      	lsrs	r3, r3, #3
 8000e3c:	2aff      	cmp	r2, #255	@ 0xff
 8000e3e:	d100      	bne.n	8000e42 <__aeabi_fsub+0x18e>
 8000e40:	e781      	b.n	8000d46 <__aeabi_fsub+0x92>
 8000e42:	e7df      	b.n	8000e04 <__aeabi_fsub+0x150>
 8000e44:	019f      	lsls	r7, r3, #6
 8000e46:	09bf      	lsrs	r7, r7, #6
 8000e48:	0038      	movs	r0, r7
 8000e4a:	f000 f985 	bl	8001158 <__clzsi2>
 8000e4e:	3805      	subs	r0, #5
 8000e50:	4087      	lsls	r7, r0
 8000e52:	4285      	cmp	r5, r0
 8000e54:	dc21      	bgt.n	8000e9a <__aeabi_fsub+0x1e6>
 8000e56:	003b      	movs	r3, r7
 8000e58:	2120      	movs	r1, #32
 8000e5a:	1b42      	subs	r2, r0, r5
 8000e5c:	3201      	adds	r2, #1
 8000e5e:	40d3      	lsrs	r3, r2
 8000e60:	1a8a      	subs	r2, r1, r2
 8000e62:	4097      	lsls	r7, r2
 8000e64:	1e7a      	subs	r2, r7, #1
 8000e66:	4197      	sbcs	r7, r2
 8000e68:	2200      	movs	r2, #0
 8000e6a:	433b      	orrs	r3, r7
 8000e6c:	0759      	lsls	r1, r3, #29
 8000e6e:	d000      	beq.n	8000e72 <__aeabi_fsub+0x1be>
 8000e70:	e78b      	b.n	8000d8a <__aeabi_fsub+0xd6>
 8000e72:	e78f      	b.n	8000d94 <__aeabi_fsub+0xe0>
 8000e74:	20fe      	movs	r0, #254	@ 0xfe
 8000e76:	1c6a      	adds	r2, r5, #1
 8000e78:	4210      	tst	r0, r2
 8000e7a:	d112      	bne.n	8000ea2 <__aeabi_fsub+0x1ee>
 8000e7c:	2d00      	cmp	r5, #0
 8000e7e:	d152      	bne.n	8000f26 <__aeabi_fsub+0x272>
 8000e80:	2b00      	cmp	r3, #0
 8000e82:	d07c      	beq.n	8000f7e <__aeabi_fsub+0x2ca>
 8000e84:	2e00      	cmp	r6, #0
 8000e86:	d0bb      	beq.n	8000e00 <__aeabi_fsub+0x14c>
 8000e88:	1b9a      	subs	r2, r3, r6
 8000e8a:	0150      	lsls	r0, r2, #5
 8000e8c:	d400      	bmi.n	8000e90 <__aeabi_fsub+0x1dc>
 8000e8e:	e08b      	b.n	8000fa8 <__aeabi_fsub+0x2f4>
 8000e90:	2401      	movs	r4, #1
 8000e92:	2200      	movs	r2, #0
 8000e94:	1af3      	subs	r3, r6, r3
 8000e96:	400c      	ands	r4, r1
 8000e98:	e7e8      	b.n	8000e6c <__aeabi_fsub+0x1b8>
 8000e9a:	4b56      	ldr	r3, [pc, #344]	@ (8000ff4 <__aeabi_fsub+0x340>)
 8000e9c:	1a2a      	subs	r2, r5, r0
 8000e9e:	403b      	ands	r3, r7
 8000ea0:	e7e4      	b.n	8000e6c <__aeabi_fsub+0x1b8>
 8000ea2:	1b9f      	subs	r7, r3, r6
 8000ea4:	017a      	lsls	r2, r7, #5
 8000ea6:	d446      	bmi.n	8000f36 <__aeabi_fsub+0x282>
 8000ea8:	2f00      	cmp	r7, #0
 8000eaa:	d1cd      	bne.n	8000e48 <__aeabi_fsub+0x194>
 8000eac:	2400      	movs	r4, #0
 8000eae:	2000      	movs	r0, #0
 8000eb0:	2300      	movs	r3, #0
 8000eb2:	e777      	b.n	8000da4 <__aeabi_fsub+0xf0>
 8000eb4:	199b      	adds	r3, r3, r6
 8000eb6:	2501      	movs	r5, #1
 8000eb8:	3201      	adds	r2, #1
 8000eba:	0159      	lsls	r1, r3, #5
 8000ebc:	d400      	bmi.n	8000ec0 <__aeabi_fsub+0x20c>
 8000ebe:	e760      	b.n	8000d82 <__aeabi_fsub+0xce>
 8000ec0:	2101      	movs	r1, #1
 8000ec2:	484d      	ldr	r0, [pc, #308]	@ (8000ff8 <__aeabi_fsub+0x344>)
 8000ec4:	4019      	ands	r1, r3
 8000ec6:	085b      	lsrs	r3, r3, #1
 8000ec8:	4003      	ands	r3, r0
 8000eca:	430b      	orrs	r3, r1
 8000ecc:	e7ce      	b.n	8000e6c <__aeabi_fsub+0x1b8>
 8000ece:	1e57      	subs	r7, r2, #1
 8000ed0:	2a01      	cmp	r2, #1
 8000ed2:	d05a      	beq.n	8000f8a <__aeabi_fsub+0x2d6>
 8000ed4:	000c      	movs	r4, r1
 8000ed6:	2aff      	cmp	r2, #255	@ 0xff
 8000ed8:	d033      	beq.n	8000f42 <__aeabi_fsub+0x28e>
 8000eda:	2201      	movs	r2, #1
 8000edc:	2f1b      	cmp	r7, #27
 8000ede:	dc07      	bgt.n	8000ef0 <__aeabi_fsub+0x23c>
 8000ee0:	2120      	movs	r1, #32
 8000ee2:	1bc9      	subs	r1, r1, r7
 8000ee4:	001a      	movs	r2, r3
 8000ee6:	408b      	lsls	r3, r1
 8000ee8:	40fa      	lsrs	r2, r7
 8000eea:	1e59      	subs	r1, r3, #1
 8000eec:	418b      	sbcs	r3, r1
 8000eee:	431a      	orrs	r2, r3
 8000ef0:	0005      	movs	r5, r0
 8000ef2:	1ab3      	subs	r3, r6, r2
 8000ef4:	e743      	b.n	8000d7e <__aeabi_fsub+0xca>
 8000ef6:	2d00      	cmp	r5, #0
 8000ef8:	d123      	bne.n	8000f42 <__aeabi_fsub+0x28e>
 8000efa:	22ff      	movs	r2, #255	@ 0xff
 8000efc:	2b00      	cmp	r3, #0
 8000efe:	d09b      	beq.n	8000e38 <__aeabi_fsub+0x184>
 8000f00:	1e51      	subs	r1, r2, #1
 8000f02:	2a01      	cmp	r2, #1
 8000f04:	d0d6      	beq.n	8000eb4 <__aeabi_fsub+0x200>
 8000f06:	2aff      	cmp	r2, #255	@ 0xff
 8000f08:	d01b      	beq.n	8000f42 <__aeabi_fsub+0x28e>
 8000f0a:	291b      	cmp	r1, #27
 8000f0c:	dd2c      	ble.n	8000f68 <__aeabi_fsub+0x2b4>
 8000f0e:	0002      	movs	r2, r0
 8000f10:	1c73      	adds	r3, r6, #1
 8000f12:	e73a      	b.n	8000d8a <__aeabi_fsub+0xd6>
 8000f14:	2aff      	cmp	r2, #255	@ 0xff
 8000f16:	d088      	beq.n	8000e2a <__aeabi_fsub+0x176>
 8000f18:	199b      	adds	r3, r3, r6
 8000f1a:	085b      	lsrs	r3, r3, #1
 8000f1c:	0759      	lsls	r1, r3, #29
 8000f1e:	d000      	beq.n	8000f22 <__aeabi_fsub+0x26e>
 8000f20:	e733      	b.n	8000d8a <__aeabi_fsub+0xd6>
 8000f22:	08db      	lsrs	r3, r3, #3
 8000f24:	e76e      	b.n	8000e04 <__aeabi_fsub+0x150>
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	d110      	bne.n	8000f4c <__aeabi_fsub+0x298>
 8000f2a:	2e00      	cmp	r6, #0
 8000f2c:	d043      	beq.n	8000fb6 <__aeabi_fsub+0x302>
 8000f2e:	2401      	movs	r4, #1
 8000f30:	0033      	movs	r3, r6
 8000f32:	400c      	ands	r4, r1
 8000f34:	e706      	b.n	8000d44 <__aeabi_fsub+0x90>
 8000f36:	2401      	movs	r4, #1
 8000f38:	1af7      	subs	r7, r6, r3
 8000f3a:	400c      	ands	r4, r1
 8000f3c:	e784      	b.n	8000e48 <__aeabi_fsub+0x194>
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	d104      	bne.n	8000f4c <__aeabi_fsub+0x298>
 8000f42:	0033      	movs	r3, r6
 8000f44:	e6fe      	b.n	8000d44 <__aeabi_fsub+0x90>
 8000f46:	2501      	movs	r5, #1
 8000f48:	1b9b      	subs	r3, r3, r6
 8000f4a:	e718      	b.n	8000d7e <__aeabi_fsub+0xca>
 8000f4c:	2e00      	cmp	r6, #0
 8000f4e:	d100      	bne.n	8000f52 <__aeabi_fsub+0x29e>
 8000f50:	e6f8      	b.n	8000d44 <__aeabi_fsub+0x90>
 8000f52:	2280      	movs	r2, #128	@ 0x80
 8000f54:	03d2      	lsls	r2, r2, #15
 8000f56:	4297      	cmp	r7, r2
 8000f58:	d304      	bcc.n	8000f64 <__aeabi_fsub+0x2b0>
 8000f5a:	4594      	cmp	ip, r2
 8000f5c:	d202      	bcs.n	8000f64 <__aeabi_fsub+0x2b0>
 8000f5e:	2401      	movs	r4, #1
 8000f60:	0033      	movs	r3, r6
 8000f62:	400c      	ands	r4, r1
 8000f64:	08db      	lsrs	r3, r3, #3
 8000f66:	e6f1      	b.n	8000d4c <__aeabi_fsub+0x98>
 8000f68:	001a      	movs	r2, r3
 8000f6a:	2520      	movs	r5, #32
 8000f6c:	40ca      	lsrs	r2, r1
 8000f6e:	1a69      	subs	r1, r5, r1
 8000f70:	408b      	lsls	r3, r1
 8000f72:	1e59      	subs	r1, r3, #1
 8000f74:	418b      	sbcs	r3, r1
 8000f76:	4313      	orrs	r3, r2
 8000f78:	0005      	movs	r5, r0
 8000f7a:	199b      	adds	r3, r3, r6
 8000f7c:	e750      	b.n	8000e20 <__aeabi_fsub+0x16c>
 8000f7e:	2e00      	cmp	r6, #0
 8000f80:	d094      	beq.n	8000eac <__aeabi_fsub+0x1f8>
 8000f82:	2401      	movs	r4, #1
 8000f84:	0033      	movs	r3, r6
 8000f86:	400c      	ands	r4, r1
 8000f88:	e73a      	b.n	8000e00 <__aeabi_fsub+0x14c>
 8000f8a:	000c      	movs	r4, r1
 8000f8c:	2501      	movs	r5, #1
 8000f8e:	1af3      	subs	r3, r6, r3
 8000f90:	e6f5      	b.n	8000d7e <__aeabi_fsub+0xca>
 8000f92:	0033      	movs	r3, r6
 8000f94:	e734      	b.n	8000e00 <__aeabi_fsub+0x14c>
 8000f96:	199b      	adds	r3, r3, r6
 8000f98:	2200      	movs	r2, #0
 8000f9a:	0159      	lsls	r1, r3, #5
 8000f9c:	d5c1      	bpl.n	8000f22 <__aeabi_fsub+0x26e>
 8000f9e:	4a15      	ldr	r2, [pc, #84]	@ (8000ff4 <__aeabi_fsub+0x340>)
 8000fa0:	4013      	ands	r3, r2
 8000fa2:	08db      	lsrs	r3, r3, #3
 8000fa4:	2201      	movs	r2, #1
 8000fa6:	e72d      	b.n	8000e04 <__aeabi_fsub+0x150>
 8000fa8:	2a00      	cmp	r2, #0
 8000faa:	d100      	bne.n	8000fae <__aeabi_fsub+0x2fa>
 8000fac:	e77e      	b.n	8000eac <__aeabi_fsub+0x1f8>
 8000fae:	0013      	movs	r3, r2
 8000fb0:	2200      	movs	r2, #0
 8000fb2:	08db      	lsrs	r3, r3, #3
 8000fb4:	e726      	b.n	8000e04 <__aeabi_fsub+0x150>
 8000fb6:	2380      	movs	r3, #128	@ 0x80
 8000fb8:	2400      	movs	r4, #0
 8000fba:	20ff      	movs	r0, #255	@ 0xff
 8000fbc:	03db      	lsls	r3, r3, #15
 8000fbe:	e6f1      	b.n	8000da4 <__aeabi_fsub+0xf0>
 8000fc0:	2a00      	cmp	r2, #0
 8000fc2:	d100      	bne.n	8000fc6 <__aeabi_fsub+0x312>
 8000fc4:	e756      	b.n	8000e74 <__aeabi_fsub+0x1c0>
 8000fc6:	1b47      	subs	r7, r0, r5
 8000fc8:	003a      	movs	r2, r7
 8000fca:	2d00      	cmp	r5, #0
 8000fcc:	d100      	bne.n	8000fd0 <__aeabi_fsub+0x31c>
 8000fce:	e730      	b.n	8000e32 <__aeabi_fsub+0x17e>
 8000fd0:	2280      	movs	r2, #128	@ 0x80
 8000fd2:	04d2      	lsls	r2, r2, #19
 8000fd4:	000c      	movs	r4, r1
 8000fd6:	4313      	orrs	r3, r2
 8000fd8:	e77f      	b.n	8000eda <__aeabi_fsub+0x226>
 8000fda:	2a00      	cmp	r2, #0
 8000fdc:	d100      	bne.n	8000fe0 <__aeabi_fsub+0x32c>
 8000fde:	e701      	b.n	8000de4 <__aeabi_fsub+0x130>
 8000fe0:	1b41      	subs	r1, r0, r5
 8000fe2:	2d00      	cmp	r5, #0
 8000fe4:	d101      	bne.n	8000fea <__aeabi_fsub+0x336>
 8000fe6:	000a      	movs	r2, r1
 8000fe8:	e788      	b.n	8000efc <__aeabi_fsub+0x248>
 8000fea:	2280      	movs	r2, #128	@ 0x80
 8000fec:	04d2      	lsls	r2, r2, #19
 8000fee:	4313      	orrs	r3, r2
 8000ff0:	e78b      	b.n	8000f0a <__aeabi_fsub+0x256>
 8000ff2:	46c0      	nop			@ (mov r8, r8)
 8000ff4:	fbffffff 	.word	0xfbffffff
 8000ff8:	7dffffff 	.word	0x7dffffff

08000ffc <__aeabi_f2iz>:
 8000ffc:	0241      	lsls	r1, r0, #9
 8000ffe:	0042      	lsls	r2, r0, #1
 8001000:	0fc3      	lsrs	r3, r0, #31
 8001002:	0a49      	lsrs	r1, r1, #9
 8001004:	2000      	movs	r0, #0
 8001006:	0e12      	lsrs	r2, r2, #24
 8001008:	2a7e      	cmp	r2, #126	@ 0x7e
 800100a:	dd03      	ble.n	8001014 <__aeabi_f2iz+0x18>
 800100c:	2a9d      	cmp	r2, #157	@ 0x9d
 800100e:	dd02      	ble.n	8001016 <__aeabi_f2iz+0x1a>
 8001010:	4a09      	ldr	r2, [pc, #36]	@ (8001038 <__aeabi_f2iz+0x3c>)
 8001012:	1898      	adds	r0, r3, r2
 8001014:	4770      	bx	lr
 8001016:	2080      	movs	r0, #128	@ 0x80
 8001018:	0400      	lsls	r0, r0, #16
 800101a:	4301      	orrs	r1, r0
 800101c:	2a95      	cmp	r2, #149	@ 0x95
 800101e:	dc07      	bgt.n	8001030 <__aeabi_f2iz+0x34>
 8001020:	2096      	movs	r0, #150	@ 0x96
 8001022:	1a82      	subs	r2, r0, r2
 8001024:	40d1      	lsrs	r1, r2
 8001026:	4248      	negs	r0, r1
 8001028:	2b00      	cmp	r3, #0
 800102a:	d1f3      	bne.n	8001014 <__aeabi_f2iz+0x18>
 800102c:	0008      	movs	r0, r1
 800102e:	e7f1      	b.n	8001014 <__aeabi_f2iz+0x18>
 8001030:	3a96      	subs	r2, #150	@ 0x96
 8001032:	4091      	lsls	r1, r2
 8001034:	e7f7      	b.n	8001026 <__aeabi_f2iz+0x2a>
 8001036:	46c0      	nop			@ (mov r8, r8)
 8001038:	7fffffff 	.word	0x7fffffff

0800103c <__aeabi_i2f>:
 800103c:	b570      	push	{r4, r5, r6, lr}
 800103e:	2800      	cmp	r0, #0
 8001040:	d013      	beq.n	800106a <__aeabi_i2f+0x2e>
 8001042:	17c3      	asrs	r3, r0, #31
 8001044:	18c5      	adds	r5, r0, r3
 8001046:	405d      	eors	r5, r3
 8001048:	0fc4      	lsrs	r4, r0, #31
 800104a:	0028      	movs	r0, r5
 800104c:	f000 f884 	bl	8001158 <__clzsi2>
 8001050:	239e      	movs	r3, #158	@ 0x9e
 8001052:	0001      	movs	r1, r0
 8001054:	1a1b      	subs	r3, r3, r0
 8001056:	2b96      	cmp	r3, #150	@ 0x96
 8001058:	dc0f      	bgt.n	800107a <__aeabi_i2f+0x3e>
 800105a:	2808      	cmp	r0, #8
 800105c:	d034      	beq.n	80010c8 <__aeabi_i2f+0x8c>
 800105e:	3908      	subs	r1, #8
 8001060:	408d      	lsls	r5, r1
 8001062:	026d      	lsls	r5, r5, #9
 8001064:	0a6d      	lsrs	r5, r5, #9
 8001066:	b2d8      	uxtb	r0, r3
 8001068:	e002      	b.n	8001070 <__aeabi_i2f+0x34>
 800106a:	2400      	movs	r4, #0
 800106c:	2000      	movs	r0, #0
 800106e:	2500      	movs	r5, #0
 8001070:	05c0      	lsls	r0, r0, #23
 8001072:	4328      	orrs	r0, r5
 8001074:	07e4      	lsls	r4, r4, #31
 8001076:	4320      	orrs	r0, r4
 8001078:	bd70      	pop	{r4, r5, r6, pc}
 800107a:	2b99      	cmp	r3, #153	@ 0x99
 800107c:	dc16      	bgt.n	80010ac <__aeabi_i2f+0x70>
 800107e:	1f42      	subs	r2, r0, #5
 8001080:	2805      	cmp	r0, #5
 8001082:	d000      	beq.n	8001086 <__aeabi_i2f+0x4a>
 8001084:	4095      	lsls	r5, r2
 8001086:	002a      	movs	r2, r5
 8001088:	4811      	ldr	r0, [pc, #68]	@ (80010d0 <__aeabi_i2f+0x94>)
 800108a:	4002      	ands	r2, r0
 800108c:	076e      	lsls	r6, r5, #29
 800108e:	d009      	beq.n	80010a4 <__aeabi_i2f+0x68>
 8001090:	260f      	movs	r6, #15
 8001092:	4035      	ands	r5, r6
 8001094:	2d04      	cmp	r5, #4
 8001096:	d005      	beq.n	80010a4 <__aeabi_i2f+0x68>
 8001098:	3204      	adds	r2, #4
 800109a:	0155      	lsls	r5, r2, #5
 800109c:	d502      	bpl.n	80010a4 <__aeabi_i2f+0x68>
 800109e:	239f      	movs	r3, #159	@ 0x9f
 80010a0:	4002      	ands	r2, r0
 80010a2:	1a5b      	subs	r3, r3, r1
 80010a4:	0192      	lsls	r2, r2, #6
 80010a6:	0a55      	lsrs	r5, r2, #9
 80010a8:	b2d8      	uxtb	r0, r3
 80010aa:	e7e1      	b.n	8001070 <__aeabi_i2f+0x34>
 80010ac:	2205      	movs	r2, #5
 80010ae:	1a12      	subs	r2, r2, r0
 80010b0:	0028      	movs	r0, r5
 80010b2:	40d0      	lsrs	r0, r2
 80010b4:	0002      	movs	r2, r0
 80010b6:	0008      	movs	r0, r1
 80010b8:	301b      	adds	r0, #27
 80010ba:	4085      	lsls	r5, r0
 80010bc:	0028      	movs	r0, r5
 80010be:	1e45      	subs	r5, r0, #1
 80010c0:	41a8      	sbcs	r0, r5
 80010c2:	4302      	orrs	r2, r0
 80010c4:	0015      	movs	r5, r2
 80010c6:	e7de      	b.n	8001086 <__aeabi_i2f+0x4a>
 80010c8:	026d      	lsls	r5, r5, #9
 80010ca:	2096      	movs	r0, #150	@ 0x96
 80010cc:	0a6d      	lsrs	r5, r5, #9
 80010ce:	e7cf      	b.n	8001070 <__aeabi_i2f+0x34>
 80010d0:	fbffffff 	.word	0xfbffffff

080010d4 <__aeabi_ui2f>:
 80010d4:	b570      	push	{r4, r5, r6, lr}
 80010d6:	1e04      	subs	r4, r0, #0
 80010d8:	d00e      	beq.n	80010f8 <__aeabi_ui2f+0x24>
 80010da:	f000 f83d 	bl	8001158 <__clzsi2>
 80010de:	239e      	movs	r3, #158	@ 0x9e
 80010e0:	0001      	movs	r1, r0
 80010e2:	1a1b      	subs	r3, r3, r0
 80010e4:	2b96      	cmp	r3, #150	@ 0x96
 80010e6:	dc0c      	bgt.n	8001102 <__aeabi_ui2f+0x2e>
 80010e8:	2808      	cmp	r0, #8
 80010ea:	d02f      	beq.n	800114c <__aeabi_ui2f+0x78>
 80010ec:	3908      	subs	r1, #8
 80010ee:	408c      	lsls	r4, r1
 80010f0:	0264      	lsls	r4, r4, #9
 80010f2:	0a64      	lsrs	r4, r4, #9
 80010f4:	b2d8      	uxtb	r0, r3
 80010f6:	e001      	b.n	80010fc <__aeabi_ui2f+0x28>
 80010f8:	2000      	movs	r0, #0
 80010fa:	2400      	movs	r4, #0
 80010fc:	05c0      	lsls	r0, r0, #23
 80010fe:	4320      	orrs	r0, r4
 8001100:	bd70      	pop	{r4, r5, r6, pc}
 8001102:	2b99      	cmp	r3, #153	@ 0x99
 8001104:	dc16      	bgt.n	8001134 <__aeabi_ui2f+0x60>
 8001106:	1f42      	subs	r2, r0, #5
 8001108:	2805      	cmp	r0, #5
 800110a:	d000      	beq.n	800110e <__aeabi_ui2f+0x3a>
 800110c:	4094      	lsls	r4, r2
 800110e:	0022      	movs	r2, r4
 8001110:	4810      	ldr	r0, [pc, #64]	@ (8001154 <__aeabi_ui2f+0x80>)
 8001112:	4002      	ands	r2, r0
 8001114:	0765      	lsls	r5, r4, #29
 8001116:	d009      	beq.n	800112c <__aeabi_ui2f+0x58>
 8001118:	250f      	movs	r5, #15
 800111a:	402c      	ands	r4, r5
 800111c:	2c04      	cmp	r4, #4
 800111e:	d005      	beq.n	800112c <__aeabi_ui2f+0x58>
 8001120:	3204      	adds	r2, #4
 8001122:	0154      	lsls	r4, r2, #5
 8001124:	d502      	bpl.n	800112c <__aeabi_ui2f+0x58>
 8001126:	239f      	movs	r3, #159	@ 0x9f
 8001128:	4002      	ands	r2, r0
 800112a:	1a5b      	subs	r3, r3, r1
 800112c:	0192      	lsls	r2, r2, #6
 800112e:	0a54      	lsrs	r4, r2, #9
 8001130:	b2d8      	uxtb	r0, r3
 8001132:	e7e3      	b.n	80010fc <__aeabi_ui2f+0x28>
 8001134:	0002      	movs	r2, r0
 8001136:	0020      	movs	r0, r4
 8001138:	321b      	adds	r2, #27
 800113a:	4090      	lsls	r0, r2
 800113c:	0002      	movs	r2, r0
 800113e:	1e50      	subs	r0, r2, #1
 8001140:	4182      	sbcs	r2, r0
 8001142:	2005      	movs	r0, #5
 8001144:	1a40      	subs	r0, r0, r1
 8001146:	40c4      	lsrs	r4, r0
 8001148:	4314      	orrs	r4, r2
 800114a:	e7e0      	b.n	800110e <__aeabi_ui2f+0x3a>
 800114c:	0264      	lsls	r4, r4, #9
 800114e:	2096      	movs	r0, #150	@ 0x96
 8001150:	0a64      	lsrs	r4, r4, #9
 8001152:	e7d3      	b.n	80010fc <__aeabi_ui2f+0x28>
 8001154:	fbffffff 	.word	0xfbffffff

08001158 <__clzsi2>:
 8001158:	211c      	movs	r1, #28
 800115a:	2301      	movs	r3, #1
 800115c:	041b      	lsls	r3, r3, #16
 800115e:	4298      	cmp	r0, r3
 8001160:	d301      	bcc.n	8001166 <__clzsi2+0xe>
 8001162:	0c00      	lsrs	r0, r0, #16
 8001164:	3910      	subs	r1, #16
 8001166:	0a1b      	lsrs	r3, r3, #8
 8001168:	4298      	cmp	r0, r3
 800116a:	d301      	bcc.n	8001170 <__clzsi2+0x18>
 800116c:	0a00      	lsrs	r0, r0, #8
 800116e:	3908      	subs	r1, #8
 8001170:	091b      	lsrs	r3, r3, #4
 8001172:	4298      	cmp	r0, r3
 8001174:	d301      	bcc.n	800117a <__clzsi2+0x22>
 8001176:	0900      	lsrs	r0, r0, #4
 8001178:	3904      	subs	r1, #4
 800117a:	a202      	add	r2, pc, #8	@ (adr r2, 8001184 <__clzsi2+0x2c>)
 800117c:	5c10      	ldrb	r0, [r2, r0]
 800117e:	1840      	adds	r0, r0, r1
 8001180:	4770      	bx	lr
 8001182:	46c0      	nop			@ (mov r8, r8)
 8001184:	02020304 	.word	0x02020304
 8001188:	01010101 	.word	0x01010101
	...

08001194 <__clzdi2>:
 8001194:	b510      	push	{r4, lr}
 8001196:	2900      	cmp	r1, #0
 8001198:	d103      	bne.n	80011a2 <__clzdi2+0xe>
 800119a:	f7ff ffdd 	bl	8001158 <__clzsi2>
 800119e:	3020      	adds	r0, #32
 80011a0:	e002      	b.n	80011a8 <__clzdi2+0x14>
 80011a2:	0008      	movs	r0, r1
 80011a4:	f7ff ffd8 	bl	8001158 <__clzsi2>
 80011a8:	bd10      	pop	{r4, pc}
 80011aa:	46c0      	nop			@ (mov r8, r8)

080011ac <BH1750_WriteCmd>:

// -----------------------------------------------------------------------------
// Local helper to write a one-byte command
// -----------------------------------------------------------------------------
static HAL_StatusTypeDef BH1750_WriteCmd(BH1750 *dev, uint8_t cmd)
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	b084      	sub	sp, #16
 80011b0:	af02      	add	r7, sp, #8
 80011b2:	6078      	str	r0, [r7, #4]
 80011b4:	000a      	movs	r2, r1
 80011b6:	1cfb      	adds	r3, r7, #3
 80011b8:	701a      	strb	r2, [r3, #0]
    return HAL_I2C_Master_Transmit(dev->i2c, dev->addr, &cmd, 1, HAL_MAX_DELAY);
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	6818      	ldr	r0, [r3, #0]
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	8899      	ldrh	r1, [r3, #4]
 80011c2:	1cfa      	adds	r2, r7, #3
 80011c4:	2301      	movs	r3, #1
 80011c6:	425b      	negs	r3, r3
 80011c8:	9300      	str	r3, [sp, #0]
 80011ca:	2301      	movs	r3, #1
 80011cc:	f000 ff82 	bl	80020d4 <HAL_I2C_Master_Transmit>
 80011d0:	0003      	movs	r3, r0
}
 80011d2:	0018      	movs	r0, r3
 80011d4:	46bd      	mov	sp, r7
 80011d6:	b002      	add	sp, #8
 80011d8:	bd80      	pop	{r7, pc}

080011da <BH1750_Init>:
// -----------------------------------------------------------------------------
// Initialize the BH1750
// -----------------------------------------------------------------------------
HAL_StatusTypeDef BH1750_Init(BH1750 *dev, I2C_HandleTypeDef *i2c,
                              uint8_t highAddress)
{
 80011da:	b580      	push	{r7, lr}
 80011dc:	b084      	sub	sp, #16
 80011de:	af00      	add	r7, sp, #0
 80011e0:	60f8      	str	r0, [r7, #12]
 80011e2:	60b9      	str	r1, [r7, #8]
 80011e4:	1dfb      	adds	r3, r7, #7
 80011e6:	701a      	strb	r2, [r3, #0]
    dev->i2c  = i2c;
 80011e8:	68fb      	ldr	r3, [r7, #12]
 80011ea:	68ba      	ldr	r2, [r7, #8]
 80011ec:	601a      	str	r2, [r3, #0]
    dev->addr = highAddress ? BH1750_ADDR_HIGH : BH1750_ADDR_LOW;
 80011ee:	1dfb      	adds	r3, r7, #7
 80011f0:	781b      	ldrb	r3, [r3, #0]
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d001      	beq.n	80011fa <BH1750_Init+0x20>
 80011f6:	22b8      	movs	r2, #184	@ 0xb8
 80011f8:	e000      	b.n	80011fc <BH1750_Init+0x22>
 80011fa:	2246      	movs	r2, #70	@ 0x46
 80011fc:	68fb      	ldr	r3, [r7, #12]
 80011fe:	809a      	strh	r2, [r3, #4]
    dev->mtreg = 69;  // Default per datasheet (typical 120ms)
 8001200:	68fb      	ldr	r3, [r7, #12]
 8001202:	2245      	movs	r2, #69	@ 0x45
 8001204:	71da      	strb	r2, [r3, #7]

    // Power on
    if (BH1750_WriteCmd(dev, BH1750_CMD_POWER_ON) != HAL_OK)
 8001206:	68fb      	ldr	r3, [r7, #12]
 8001208:	2101      	movs	r1, #1
 800120a:	0018      	movs	r0, r3
 800120c:	f7ff ffce 	bl	80011ac <BH1750_WriteCmd>
 8001210:	1e03      	subs	r3, r0, #0
 8001212:	d001      	beq.n	8001218 <BH1750_Init+0x3e>
        return HAL_ERROR;
 8001214:	2301      	movs	r3, #1
 8001216:	e013      	b.n	8001240 <BH1750_Init+0x66>

    // Reset data register (requires power-on)
    if (BH1750_WriteCmd(dev, BH1750_CMD_RESET) != HAL_OK)
 8001218:	68fb      	ldr	r3, [r7, #12]
 800121a:	2107      	movs	r1, #7
 800121c:	0018      	movs	r0, r3
 800121e:	f7ff ffc5 	bl	80011ac <BH1750_WriteCmd>
 8001222:	1e03      	subs	r3, r0, #0
 8001224:	d001      	beq.n	800122a <BH1750_Init+0x50>
        return HAL_ERROR;
 8001226:	2301      	movs	r3, #1
 8001228:	e00a      	b.n	8001240 <BH1750_Init+0x66>

    // Default measurement mode
    dev->mode = BH1750_CONT_H_RES;
 800122a:	68fb      	ldr	r3, [r7, #12]
 800122c:	2210      	movs	r2, #16
 800122e:	719a      	strb	r2, [r3, #6]
    return BH1750_SetMode(dev, dev->mode);
 8001230:	68fb      	ldr	r3, [r7, #12]
 8001232:	799a      	ldrb	r2, [r3, #6]
 8001234:	68fb      	ldr	r3, [r7, #12]
 8001236:	0011      	movs	r1, r2
 8001238:	0018      	movs	r0, r3
 800123a:	f000 f805 	bl	8001248 <BH1750_SetMode>
 800123e:	0003      	movs	r3, r0
}
 8001240:	0018      	movs	r0, r3
 8001242:	46bd      	mov	sp, r7
 8001244:	b004      	add	sp, #16
 8001246:	bd80      	pop	{r7, pc}

08001248 <BH1750_SetMode>:

// -----------------------------------------------------------------------------
// Set measurement mode
// -----------------------------------------------------------------------------
HAL_StatusTypeDef BH1750_SetMode(BH1750 *dev, BH1750_Mode mode)
{
 8001248:	b580      	push	{r7, lr}
 800124a:	b082      	sub	sp, #8
 800124c:	af00      	add	r7, sp, #0
 800124e:	6078      	str	r0, [r7, #4]
 8001250:	000a      	movs	r2, r1
 8001252:	1cfb      	adds	r3, r7, #3
 8001254:	701a      	strb	r2, [r3, #0]
    dev->mode = mode;
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	1cfa      	adds	r2, r7, #3
 800125a:	7812      	ldrb	r2, [r2, #0]
 800125c:	719a      	strb	r2, [r3, #6]
    return BH1750_WriteCmd(dev, (uint8_t)mode);
 800125e:	1cfb      	adds	r3, r7, #3
 8001260:	781a      	ldrb	r2, [r3, #0]
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	0011      	movs	r1, r2
 8001266:	0018      	movs	r0, r3
 8001268:	f7ff ffa0 	bl	80011ac <BH1750_WriteCmd>
 800126c:	0003      	movs	r3, r0
}
 800126e:	0018      	movs	r0, r3
 8001270:	46bd      	mov	sp, r7
 8001272:	b002      	add	sp, #8
 8001274:	bd80      	pop	{r7, pc}

08001276 <BH1750_SetMTreg>:

// -----------------------------------------------------------------------------
// Set measurement time (MTreg)  valid range 31254
// -----------------------------------------------------------------------------
HAL_StatusTypeDef BH1750_SetMTreg(BH1750 *dev, uint8_t mtreg)
{
 8001276:	b580      	push	{r7, lr}
 8001278:	b084      	sub	sp, #16
 800127a:	af00      	add	r7, sp, #0
 800127c:	6078      	str	r0, [r7, #4]
 800127e:	000a      	movs	r2, r1
 8001280:	1cfb      	adds	r3, r7, #3
 8001282:	701a      	strb	r2, [r3, #0]
    if (mtreg < 31 || mtreg > 254)
 8001284:	1cfb      	adds	r3, r7, #3
 8001286:	781b      	ldrb	r3, [r3, #0]
 8001288:	2b1e      	cmp	r3, #30
 800128a:	d903      	bls.n	8001294 <BH1750_SetMTreg+0x1e>
 800128c:	1cfb      	adds	r3, r7, #3
 800128e:	781b      	ldrb	r3, [r3, #0]
 8001290:	2bff      	cmp	r3, #255	@ 0xff
 8001292:	d101      	bne.n	8001298 <BH1750_SetMTreg+0x22>
        return HAL_ERROR;
 8001294:	2301      	movs	r3, #1
 8001296:	e030      	b.n	80012fa <BH1750_SetMTreg+0x84>

    dev->mtreg = mtreg;
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	1cfa      	adds	r2, r7, #3
 800129c:	7812      	ldrb	r2, [r2, #0]
 800129e:	71da      	strb	r2, [r3, #7]

    uint8_t high = 0x40 | (mtreg >> 5);
 80012a0:	1cfb      	adds	r3, r7, #3
 80012a2:	781b      	ldrb	r3, [r3, #0]
 80012a4:	095b      	lsrs	r3, r3, #5
 80012a6:	b2da      	uxtb	r2, r3
 80012a8:	200f      	movs	r0, #15
 80012aa:	183b      	adds	r3, r7, r0
 80012ac:	2140      	movs	r1, #64	@ 0x40
 80012ae:	430a      	orrs	r2, r1
 80012b0:	701a      	strb	r2, [r3, #0]
    uint8_t low  = 0x60 | (mtreg & 0x1F);
 80012b2:	1cfb      	adds	r3, r7, #3
 80012b4:	781b      	ldrb	r3, [r3, #0]
 80012b6:	b25b      	sxtb	r3, r3
 80012b8:	221f      	movs	r2, #31
 80012ba:	4013      	ands	r3, r2
 80012bc:	b25b      	sxtb	r3, r3
 80012be:	2260      	movs	r2, #96	@ 0x60
 80012c0:	4313      	orrs	r3, r2
 80012c2:	b25a      	sxtb	r2, r3
 80012c4:	230e      	movs	r3, #14
 80012c6:	18fb      	adds	r3, r7, r3
 80012c8:	701a      	strb	r2, [r3, #0]

    if (BH1750_WriteCmd(dev, high) != HAL_OK)
 80012ca:	183b      	adds	r3, r7, r0
 80012cc:	781a      	ldrb	r2, [r3, #0]
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	0011      	movs	r1, r2
 80012d2:	0018      	movs	r0, r3
 80012d4:	f7ff ff6a 	bl	80011ac <BH1750_WriteCmd>
 80012d8:	1e03      	subs	r3, r0, #0
 80012da:	d001      	beq.n	80012e0 <BH1750_SetMTreg+0x6a>
        return HAL_ERROR;
 80012dc:	2301      	movs	r3, #1
 80012de:	e00c      	b.n	80012fa <BH1750_SetMTreg+0x84>

    if (BH1750_WriteCmd(dev, low) != HAL_OK)
 80012e0:	230e      	movs	r3, #14
 80012e2:	18fb      	adds	r3, r7, r3
 80012e4:	781a      	ldrb	r2, [r3, #0]
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	0011      	movs	r1, r2
 80012ea:	0018      	movs	r0, r3
 80012ec:	f7ff ff5e 	bl	80011ac <BH1750_WriteCmd>
 80012f0:	1e03      	subs	r3, r0, #0
 80012f2:	d001      	beq.n	80012f8 <BH1750_SetMTreg+0x82>
        return HAL_ERROR;
 80012f4:	2301      	movs	r3, #1
 80012f6:	e000      	b.n	80012fa <BH1750_SetMTreg+0x84>

    return HAL_OK;
 80012f8:	2300      	movs	r3, #0
}
 80012fa:	0018      	movs	r0, r3
 80012fc:	46bd      	mov	sp, r7
 80012fe:	b004      	add	sp, #16
 8001300:	bd80      	pop	{r7, pc}
	...

08001304 <BH1750_ReadLux>:

// -----------------------------------------------------------------------------
// Read lux from sensor
// -----------------------------------------------------------------------------
HAL_StatusTypeDef BH1750_ReadLux(BH1750 *dev, float *lux)
{
 8001304:	b590      	push	{r4, r7, lr}
 8001306:	b089      	sub	sp, #36	@ 0x24
 8001308:	af02      	add	r7, sp, #8
 800130a:	6078      	str	r0, [r7, #4]
 800130c:	6039      	str	r1, [r7, #0]
    uint8_t raw[2];
    uint16_t value;

    // Determine required measurement time
    uint32_t wait_ms = (dev->mtreg * 120) / 69; // Scale per datasheet
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	79db      	ldrb	r3, [r3, #7]
 8001312:	001a      	movs	r2, r3
 8001314:	0013      	movs	r3, r2
 8001316:	011b      	lsls	r3, r3, #4
 8001318:	1a9b      	subs	r3, r3, r2
 800131a:	00db      	lsls	r3, r3, #3
 800131c:	2145      	movs	r1, #69	@ 0x45
 800131e:	0018      	movs	r0, r3
 8001320:	f7fe ff7a 	bl	8000218 <__divsi3>
 8001324:	0003      	movs	r3, r0
 8001326:	617b      	str	r3, [r7, #20]

    // Continuous mode: delay only for first read
    // One-time modes require startdelayread
    if ((dev->mode & 0x20) == 0x20) {
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	799b      	ldrb	r3, [r3, #6]
 800132c:	001a      	movs	r2, r3
 800132e:	2320      	movs	r3, #32
 8001330:	4013      	ands	r3, r2
 8001332:	d00a      	beq.n	800134a <BH1750_ReadLux+0x46>
        // One-time mode  issue mode command
        if (BH1750_WriteCmd(dev, dev->mode) != HAL_OK)
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	799a      	ldrb	r2, [r3, #6]
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	0011      	movs	r1, r2
 800133c:	0018      	movs	r0, r3
 800133e:	f7ff ff35 	bl	80011ac <BH1750_WriteCmd>
 8001342:	1e03      	subs	r3, r0, #0
 8001344:	d001      	beq.n	800134a <BH1750_ReadLux+0x46>
            return HAL_ERROR;
 8001346:	2301      	movs	r3, #1
 8001348:	e040      	b.n	80013cc <BH1750_ReadLux+0xc8>
    }

    HAL_Delay(wait_ms);
 800134a:	697b      	ldr	r3, [r7, #20]
 800134c:	0018      	movs	r0, r3
 800134e:	f000 fbdf 	bl	8001b10 <HAL_Delay>

    if (HAL_I2C_Master_Receive(dev->i2c, dev->addr, raw, 2, HAL_MAX_DELAY) != HAL_OK)
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	6818      	ldr	r0, [r3, #0]
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	8899      	ldrh	r1, [r3, #4]
 800135a:	2308      	movs	r3, #8
 800135c:	18fa      	adds	r2, r7, r3
 800135e:	2301      	movs	r3, #1
 8001360:	425b      	negs	r3, r3
 8001362:	9300      	str	r3, [sp, #0]
 8001364:	2302      	movs	r3, #2
 8001366:	f000 ffdf 	bl	8002328 <HAL_I2C_Master_Receive>
 800136a:	1e03      	subs	r3, r0, #0
 800136c:	d001      	beq.n	8001372 <BH1750_ReadLux+0x6e>
        return HAL_ERROR;
 800136e:	2301      	movs	r3, #1
 8001370:	e02c      	b.n	80013cc <BH1750_ReadLux+0xc8>

    value = (raw[0] << 8) | raw[1];
 8001372:	2108      	movs	r1, #8
 8001374:	187b      	adds	r3, r7, r1
 8001376:	781b      	ldrb	r3, [r3, #0]
 8001378:	021b      	lsls	r3, r3, #8
 800137a:	b21a      	sxth	r2, r3
 800137c:	187b      	adds	r3, r7, r1
 800137e:	785b      	ldrb	r3, [r3, #1]
 8001380:	b21b      	sxth	r3, r3
 8001382:	4313      	orrs	r3, r2
 8001384:	b21a      	sxth	r2, r3
 8001386:	2412      	movs	r4, #18
 8001388:	193b      	adds	r3, r7, r4
 800138a:	801a      	strh	r2, [r3, #0]

    // Convert to lux with MTreg scaling
    // 1 lx = (value / 1.2) * (69 / MTreg)
    float ratio = 69.0f / (float)dev->mtreg;
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	79db      	ldrb	r3, [r3, #7]
 8001390:	0018      	movs	r0, r3
 8001392:	f7ff fe9f 	bl	80010d4 <__aeabi_ui2f>
 8001396:	1c03      	adds	r3, r0, #0
 8001398:	1c19      	adds	r1, r3, #0
 800139a:	480e      	ldr	r0, [pc, #56]	@ (80013d4 <BH1750_ReadLux+0xd0>)
 800139c:	f7ff f966 	bl	800066c <__aeabi_fdiv>
 80013a0:	1c03      	adds	r3, r0, #0
 80013a2:	60fb      	str	r3, [r7, #12]
    *lux = (value / 1.2f) * ratio;
 80013a4:	193b      	adds	r3, r7, r4
 80013a6:	881b      	ldrh	r3, [r3, #0]
 80013a8:	0018      	movs	r0, r3
 80013aa:	f7ff fe47 	bl	800103c <__aeabi_i2f>
 80013ae:	1c03      	adds	r3, r0, #0
 80013b0:	4909      	ldr	r1, [pc, #36]	@ (80013d8 <BH1750_ReadLux+0xd4>)
 80013b2:	1c18      	adds	r0, r3, #0
 80013b4:	f7ff f95a 	bl	800066c <__aeabi_fdiv>
 80013b8:	1c03      	adds	r3, r0, #0
 80013ba:	68f9      	ldr	r1, [r7, #12]
 80013bc:	1c18      	adds	r0, r3, #0
 80013be:	f7ff fb3b 	bl	8000a38 <__aeabi_fmul>
 80013c2:	1c03      	adds	r3, r0, #0
 80013c4:	1c1a      	adds	r2, r3, #0
 80013c6:	683b      	ldr	r3, [r7, #0]
 80013c8:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 80013ca:	2300      	movs	r3, #0
}
 80013cc:	0018      	movs	r0, r3
 80013ce:	46bd      	mov	sp, r7
 80013d0:	b007      	add	sp, #28
 80013d2:	bd90      	pop	{r4, r7, pc}
 80013d4:	428a0000 	.word	0x428a0000
 80013d8:	3f99999a 	.word	0x3f99999a

080013dc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	b082      	sub	sp, #8
 80013e0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80013e2:	f000 fb0f 	bl	8001a04 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80013e6:	f000 f841 	bl	800146c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80013ea:	f000 f915 	bl	8001618 <MX_GPIO_Init>
  MX_I2C1_Init();
 80013ee:	f000 f885 	bl	80014fc <MX_I2C1_Init>
  MX_USART2_UART_Init();
 80013f2:	f000 f8c3 	bl	800157c <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  BH1750_Init(&light, &hi2c1, 0); // 0 = low address
 80013f6:	4917      	ldr	r1, [pc, #92]	@ (8001454 <main+0x78>)
 80013f8:	4b17      	ldr	r3, [pc, #92]	@ (8001458 <main+0x7c>)
 80013fa:	2200      	movs	r2, #0
 80013fc:	0018      	movs	r0, r3
 80013fe:	f7ff feec 	bl	80011da <BH1750_Init>

  // Optional: Change integration time
  BH1750_SetMTreg(&light, 120);
 8001402:	4b15      	ldr	r3, [pc, #84]	@ (8001458 <main+0x7c>)
 8001404:	2178      	movs	r1, #120	@ 0x78
 8001406:	0018      	movs	r0, r3
 8001408:	f7ff ff35 	bl	8001276 <BH1750_SetMTreg>
  float lux;
  HAL_UART_Print("Starting:\r\n");
 800140c:	4b13      	ldr	r3, [pc, #76]	@ (800145c <main+0x80>)
 800140e:	0018      	movs	r0, r3
 8001410:	f000 f92c 	bl	800166c <HAL_UART_Print>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
      if (BH1750_ReadLux(&light, &lux) == HAL_OK)
 8001414:	1d3a      	adds	r2, r7, #4
 8001416:	4b10      	ldr	r3, [pc, #64]	@ (8001458 <main+0x7c>)
 8001418:	0011      	movs	r1, r2
 800141a:	0018      	movs	r0, r3
 800141c:	f7ff ff72 	bl	8001304 <BH1750_ReadLux>
 8001420:	1e03      	subs	r3, r0, #0
 8001422:	d10d      	bne.n	8001440 <main+0x64>
      {
    	  HAL_UART_Print("Value: ");
 8001424:	4b0e      	ldr	r3, [pc, #56]	@ (8001460 <main+0x84>)
 8001426:	0018      	movs	r0, r3
 8001428:	f000 f920 	bl	800166c <HAL_UART_Print>
    	  HAL_UART_PrintFloat(lux, 2);
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	2102      	movs	r1, #2
 8001430:	1c18      	adds	r0, r3, #0
 8001432:	f000 f931 	bl	8001698 <HAL_UART_PrintFloat>
    	  HAL_UART_Print("\r\n");
 8001436:	4b0b      	ldr	r3, [pc, #44]	@ (8001464 <main+0x88>)
 8001438:	0018      	movs	r0, r3
 800143a:	f000 f917 	bl	800166c <HAL_UART_Print>
 800143e:	e003      	b.n	8001448 <main+0x6c>

      }
      else{
    	  HAL_UART_Print("Failed Read\r\n");
 8001440:	4b09      	ldr	r3, [pc, #36]	@ (8001468 <main+0x8c>)
 8001442:	0018      	movs	r0, r3
 8001444:	f000 f912 	bl	800166c <HAL_UART_Print>

      }
      HAL_Delay(500);
 8001448:	23fa      	movs	r3, #250	@ 0xfa
 800144a:	005b      	lsls	r3, r3, #1
 800144c:	0018      	movs	r0, r3
 800144e:	f000 fb5f 	bl	8001b10 <HAL_Delay>
      if (BH1750_ReadLux(&light, &lux) == HAL_OK)
 8001452:	e7df      	b.n	8001414 <main+0x38>
 8001454:	20000028 	.word	0x20000028
 8001458:	20000110 	.word	0x20000110
 800145c:	0800481c 	.word	0x0800481c
 8001460:	08004828 	.word	0x08004828
 8001464:	08004830 	.word	0x08004830
 8001468:	08004834 	.word	0x08004834

0800146c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800146c:	b590      	push	{r4, r7, lr}
 800146e:	b093      	sub	sp, #76	@ 0x4c
 8001470:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001472:	2410      	movs	r4, #16
 8001474:	193b      	adds	r3, r7, r4
 8001476:	0018      	movs	r0, r3
 8001478:	2338      	movs	r3, #56	@ 0x38
 800147a:	001a      	movs	r2, r3
 800147c:	2100      	movs	r1, #0
 800147e:	f003 f995 	bl	80047ac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001482:	003b      	movs	r3, r7
 8001484:	0018      	movs	r0, r3
 8001486:	2310      	movs	r3, #16
 8001488:	001a      	movs	r2, r3
 800148a:	2100      	movs	r1, #0
 800148c:	f003 f98e 	bl	80047ac <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001490:	2380      	movs	r3, #128	@ 0x80
 8001492:	009b      	lsls	r3, r3, #2
 8001494:	0018      	movs	r0, r3
 8001496:	f001 fbbb 	bl	8002c10 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800149a:	193b      	adds	r3, r7, r4
 800149c:	2202      	movs	r2, #2
 800149e:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80014a0:	193b      	adds	r3, r7, r4
 80014a2:	2280      	movs	r2, #128	@ 0x80
 80014a4:	0052      	lsls	r2, r2, #1
 80014a6:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80014a8:	193b      	adds	r3, r7, r4
 80014aa:	2200      	movs	r2, #0
 80014ac:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80014ae:	193b      	adds	r3, r7, r4
 80014b0:	2240      	movs	r2, #64	@ 0x40
 80014b2:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80014b4:	193b      	adds	r3, r7, r4
 80014b6:	2200      	movs	r2, #0
 80014b8:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80014ba:	193b      	adds	r3, r7, r4
 80014bc:	0018      	movs	r0, r3
 80014be:	f001 fbf3 	bl	8002ca8 <HAL_RCC_OscConfig>
 80014c2:	1e03      	subs	r3, r0, #0
 80014c4:	d001      	beq.n	80014ca <SystemClock_Config+0x5e>
  {
    Error_Handler();
 80014c6:	f000 f969 	bl	800179c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80014ca:	003b      	movs	r3, r7
 80014cc:	2207      	movs	r2, #7
 80014ce:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80014d0:	003b      	movs	r3, r7
 80014d2:	2200      	movs	r2, #0
 80014d4:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80014d6:	003b      	movs	r3, r7
 80014d8:	2200      	movs	r2, #0
 80014da:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80014dc:	003b      	movs	r3, r7
 80014de:	2200      	movs	r2, #0
 80014e0:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80014e2:	003b      	movs	r3, r7
 80014e4:	2100      	movs	r1, #0
 80014e6:	0018      	movs	r0, r3
 80014e8:	f001 fef8 	bl	80032dc <HAL_RCC_ClockConfig>
 80014ec:	1e03      	subs	r3, r0, #0
 80014ee:	d001      	beq.n	80014f4 <SystemClock_Config+0x88>
  {
    Error_Handler();
 80014f0:	f000 f954 	bl	800179c <Error_Handler>
  }
}
 80014f4:	46c0      	nop			@ (mov r8, r8)
 80014f6:	46bd      	mov	sp, r7
 80014f8:	b013      	add	sp, #76	@ 0x4c
 80014fa:	bd90      	pop	{r4, r7, pc}

080014fc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001500:	4b1b      	ldr	r3, [pc, #108]	@ (8001570 <MX_I2C1_Init+0x74>)
 8001502:	4a1c      	ldr	r2, [pc, #112]	@ (8001574 <MX_I2C1_Init+0x78>)
 8001504:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00503D58;
 8001506:	4b1a      	ldr	r3, [pc, #104]	@ (8001570 <MX_I2C1_Init+0x74>)
 8001508:	4a1b      	ldr	r2, [pc, #108]	@ (8001578 <MX_I2C1_Init+0x7c>)
 800150a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800150c:	4b18      	ldr	r3, [pc, #96]	@ (8001570 <MX_I2C1_Init+0x74>)
 800150e:	2200      	movs	r2, #0
 8001510:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001512:	4b17      	ldr	r3, [pc, #92]	@ (8001570 <MX_I2C1_Init+0x74>)
 8001514:	2201      	movs	r2, #1
 8001516:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001518:	4b15      	ldr	r3, [pc, #84]	@ (8001570 <MX_I2C1_Init+0x74>)
 800151a:	2200      	movs	r2, #0
 800151c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800151e:	4b14      	ldr	r3, [pc, #80]	@ (8001570 <MX_I2C1_Init+0x74>)
 8001520:	2200      	movs	r2, #0
 8001522:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001524:	4b12      	ldr	r3, [pc, #72]	@ (8001570 <MX_I2C1_Init+0x74>)
 8001526:	2200      	movs	r2, #0
 8001528:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800152a:	4b11      	ldr	r3, [pc, #68]	@ (8001570 <MX_I2C1_Init+0x74>)
 800152c:	2200      	movs	r2, #0
 800152e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001530:	4b0f      	ldr	r3, [pc, #60]	@ (8001570 <MX_I2C1_Init+0x74>)
 8001532:	2200      	movs	r2, #0
 8001534:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001536:	4b0e      	ldr	r3, [pc, #56]	@ (8001570 <MX_I2C1_Init+0x74>)
 8001538:	0018      	movs	r0, r3
 800153a:	f000 fd25 	bl	8001f88 <HAL_I2C_Init>
 800153e:	1e03      	subs	r3, r0, #0
 8001540:	d001      	beq.n	8001546 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001542:	f000 f92b 	bl	800179c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001546:	4b0a      	ldr	r3, [pc, #40]	@ (8001570 <MX_I2C1_Init+0x74>)
 8001548:	2100      	movs	r1, #0
 800154a:	0018      	movs	r0, r3
 800154c:	f001 fac8 	bl	8002ae0 <HAL_I2CEx_ConfigAnalogFilter>
 8001550:	1e03      	subs	r3, r0, #0
 8001552:	d001      	beq.n	8001558 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001554:	f000 f922 	bl	800179c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001558:	4b05      	ldr	r3, [pc, #20]	@ (8001570 <MX_I2C1_Init+0x74>)
 800155a:	2100      	movs	r1, #0
 800155c:	0018      	movs	r0, r3
 800155e:	f001 fb0b 	bl	8002b78 <HAL_I2CEx_ConfigDigitalFilter>
 8001562:	1e03      	subs	r3, r0, #0
 8001564:	d001      	beq.n	800156a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001566:	f000 f919 	bl	800179c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800156a:	46c0      	nop			@ (mov r8, r8)
 800156c:	46bd      	mov	sp, r7
 800156e:	bd80      	pop	{r7, pc}
 8001570:	20000028 	.word	0x20000028
 8001574:	40005400 	.word	0x40005400
 8001578:	00503d58 	.word	0x00503d58

0800157c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001580:	4b23      	ldr	r3, [pc, #140]	@ (8001610 <MX_USART2_UART_Init+0x94>)
 8001582:	4a24      	ldr	r2, [pc, #144]	@ (8001614 <MX_USART2_UART_Init+0x98>)
 8001584:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001586:	4b22      	ldr	r3, [pc, #136]	@ (8001610 <MX_USART2_UART_Init+0x94>)
 8001588:	22e1      	movs	r2, #225	@ 0xe1
 800158a:	0252      	lsls	r2, r2, #9
 800158c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800158e:	4b20      	ldr	r3, [pc, #128]	@ (8001610 <MX_USART2_UART_Init+0x94>)
 8001590:	2200      	movs	r2, #0
 8001592:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001594:	4b1e      	ldr	r3, [pc, #120]	@ (8001610 <MX_USART2_UART_Init+0x94>)
 8001596:	2200      	movs	r2, #0
 8001598:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800159a:	4b1d      	ldr	r3, [pc, #116]	@ (8001610 <MX_USART2_UART_Init+0x94>)
 800159c:	2200      	movs	r2, #0
 800159e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80015a0:	4b1b      	ldr	r3, [pc, #108]	@ (8001610 <MX_USART2_UART_Init+0x94>)
 80015a2:	220c      	movs	r2, #12
 80015a4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80015a6:	4b1a      	ldr	r3, [pc, #104]	@ (8001610 <MX_USART2_UART_Init+0x94>)
 80015a8:	2200      	movs	r2, #0
 80015aa:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80015ac:	4b18      	ldr	r3, [pc, #96]	@ (8001610 <MX_USART2_UART_Init+0x94>)
 80015ae:	2200      	movs	r2, #0
 80015b0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80015b2:	4b17      	ldr	r3, [pc, #92]	@ (8001610 <MX_USART2_UART_Init+0x94>)
 80015b4:	2200      	movs	r2, #0
 80015b6:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80015b8:	4b15      	ldr	r3, [pc, #84]	@ (8001610 <MX_USART2_UART_Init+0x94>)
 80015ba:	2200      	movs	r2, #0
 80015bc:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80015be:	4b14      	ldr	r3, [pc, #80]	@ (8001610 <MX_USART2_UART_Init+0x94>)
 80015c0:	2200      	movs	r2, #0
 80015c2:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80015c4:	4b12      	ldr	r3, [pc, #72]	@ (8001610 <MX_USART2_UART_Init+0x94>)
 80015c6:	0018      	movs	r0, r3
 80015c8:	f002 f9ea 	bl	80039a0 <HAL_UART_Init>
 80015cc:	1e03      	subs	r3, r0, #0
 80015ce:	d001      	beq.n	80015d4 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 80015d0:	f000 f8e4 	bl	800179c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80015d4:	4b0e      	ldr	r3, [pc, #56]	@ (8001610 <MX_USART2_UART_Init+0x94>)
 80015d6:	2100      	movs	r1, #0
 80015d8:	0018      	movs	r0, r3
 80015da:	f003 f807 	bl	80045ec <HAL_UARTEx_SetTxFifoThreshold>
 80015de:	1e03      	subs	r3, r0, #0
 80015e0:	d001      	beq.n	80015e6 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 80015e2:	f000 f8db 	bl	800179c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80015e6:	4b0a      	ldr	r3, [pc, #40]	@ (8001610 <MX_USART2_UART_Init+0x94>)
 80015e8:	2100      	movs	r1, #0
 80015ea:	0018      	movs	r0, r3
 80015ec:	f003 f83e 	bl	800466c <HAL_UARTEx_SetRxFifoThreshold>
 80015f0:	1e03      	subs	r3, r0, #0
 80015f2:	d001      	beq.n	80015f8 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 80015f4:	f000 f8d2 	bl	800179c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80015f8:	4b05      	ldr	r3, [pc, #20]	@ (8001610 <MX_USART2_UART_Init+0x94>)
 80015fa:	0018      	movs	r0, r3
 80015fc:	f002 ffbc 	bl	8004578 <HAL_UARTEx_DisableFifoMode>
 8001600:	1e03      	subs	r3, r0, #0
 8001602:	d001      	beq.n	8001608 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8001604:	f000 f8ca 	bl	800179c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001608:	46c0      	nop			@ (mov r8, r8)
 800160a:	46bd      	mov	sp, r7
 800160c:	bd80      	pop	{r7, pc}
 800160e:	46c0      	nop			@ (mov r8, r8)
 8001610:	2000007c 	.word	0x2000007c
 8001614:	40004400 	.word	0x40004400

08001618 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	b082      	sub	sp, #8
 800161c:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800161e:	4b08      	ldr	r3, [pc, #32]	@ (8001640 <MX_GPIO_Init+0x28>)
 8001620:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001622:	4b07      	ldr	r3, [pc, #28]	@ (8001640 <MX_GPIO_Init+0x28>)
 8001624:	2101      	movs	r1, #1
 8001626:	430a      	orrs	r2, r1
 8001628:	635a      	str	r2, [r3, #52]	@ 0x34
 800162a:	4b05      	ldr	r3, [pc, #20]	@ (8001640 <MX_GPIO_Init+0x28>)
 800162c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800162e:	2201      	movs	r2, #1
 8001630:	4013      	ands	r3, r2
 8001632:	607b      	str	r3, [r7, #4]
 8001634:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001636:	46c0      	nop			@ (mov r8, r8)
 8001638:	46bd      	mov	sp, r7
 800163a:	b002      	add	sp, #8
 800163c:	bd80      	pop	{r7, pc}
 800163e:	46c0      	nop			@ (mov r8, r8)
 8001640:	40021000 	.word	0x40021000

08001644 <HAL_UART_PrintChar>:

/* USER CODE BEGIN 4 */
void HAL_UART_PrintChar(char c)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	b082      	sub	sp, #8
 8001648:	af00      	add	r7, sp, #0
 800164a:	0002      	movs	r2, r0
 800164c:	1dfb      	adds	r3, r7, #7
 800164e:	701a      	strb	r2, [r3, #0]
    HAL_UART_Transmit(&huart2, (uint8_t*)&c, 1, HAL_MAX_DELAY);
 8001650:	2301      	movs	r3, #1
 8001652:	425b      	negs	r3, r3
 8001654:	1df9      	adds	r1, r7, #7
 8001656:	4804      	ldr	r0, [pc, #16]	@ (8001668 <HAL_UART_PrintChar+0x24>)
 8001658:	2201      	movs	r2, #1
 800165a:	f002 f9f7 	bl	8003a4c <HAL_UART_Transmit>
}
 800165e:	46c0      	nop			@ (mov r8, r8)
 8001660:	46bd      	mov	sp, r7
 8001662:	b002      	add	sp, #8
 8001664:	bd80      	pop	{r7, pc}
 8001666:	46c0      	nop			@ (mov r8, r8)
 8001668:	2000007c 	.word	0x2000007c

0800166c <HAL_UART_Print>:

void HAL_UART_Print(const char *s)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	b082      	sub	sp, #8
 8001670:	af00      	add	r7, sp, #0
 8001672:	6078      	str	r0, [r7, #4]
    while (*s)
 8001674:	e006      	b.n	8001684 <HAL_UART_Print+0x18>
        HAL_UART_PrintChar(*s++);
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	1c5a      	adds	r2, r3, #1
 800167a:	607a      	str	r2, [r7, #4]
 800167c:	781b      	ldrb	r3, [r3, #0]
 800167e:	0018      	movs	r0, r3
 8001680:	f7ff ffe0 	bl	8001644 <HAL_UART_PrintChar>
    while (*s)
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	781b      	ldrb	r3, [r3, #0]
 8001688:	2b00      	cmp	r3, #0
 800168a:	d1f4      	bne.n	8001676 <HAL_UART_Print+0xa>
}
 800168c:	46c0      	nop			@ (mov r8, r8)
 800168e:	46c0      	nop			@ (mov r8, r8)
 8001690:	46bd      	mov	sp, r7
 8001692:	b002      	add	sp, #8
 8001694:	bd80      	pop	{r7, pc}
	...

08001698 <HAL_UART_PrintFloat>:
void HAL_UART_PrintFloat(float value, uint8_t decimals)
{
 8001698:	b580      	push	{r7, lr}
 800169a:	b08a      	sub	sp, #40	@ 0x28
 800169c:	af00      	add	r7, sp, #0
 800169e:	6078      	str	r0, [r7, #4]
 80016a0:	000a      	movs	r2, r1
 80016a2:	1cfb      	adds	r3, r7, #3
 80016a4:	701a      	strb	r2, [r3, #0]
    // Handle negative numbers
    if (value < 0) {
 80016a6:	2100      	movs	r1, #0
 80016a8:	6878      	ldr	r0, [r7, #4]
 80016aa:	f7fe feb3 	bl	8000414 <__aeabi_fcmplt>
 80016ae:	1e03      	subs	r3, r0, #0
 80016b0:	d007      	beq.n	80016c2 <HAL_UART_PrintFloat+0x2a>
        HAL_UART_PrintChar('-');
 80016b2:	202d      	movs	r0, #45	@ 0x2d
 80016b4:	f7ff ffc6 	bl	8001644 <HAL_UART_PrintChar>
        value = -value;
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	2280      	movs	r2, #128	@ 0x80
 80016bc:	0612      	lsls	r2, r2, #24
 80016be:	4053      	eors	r3, r2
 80016c0:	607b      	str	r3, [r7, #4]
    }

    // Extract integer part
    uint32_t intPart = (uint32_t)value;
 80016c2:	6878      	ldr	r0, [r7, #4]
 80016c4:	f7fe feee 	bl	80004a4 <__aeabi_f2uiz>
 80016c8:	0003      	movs	r3, r0
 80016ca:	627b      	str	r3, [r7, #36]	@ 0x24

    // Extract fractional part
    float fpart = value - (float)intPart;
 80016cc:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80016ce:	f7ff fd01 	bl	80010d4 <__aeabi_ui2f>
 80016d2:	1c03      	adds	r3, r0, #0
 80016d4:	1c19      	adds	r1, r3, #0
 80016d6:	6878      	ldr	r0, [r7, #4]
 80016d8:	f7ff faec 	bl	8000cb4 <__aeabi_fsub>
 80016dc:	1c03      	adds	r3, r0, #0
 80016de:	623b      	str	r3, [r7, #32]

    // Print integer part manually
    char buffer[12];
    int i = 0;
 80016e0:	2300      	movs	r3, #0
 80016e2:	61fb      	str	r3, [r7, #28]

    do {
        buffer[i++] = (intPart % 10) + '0';
 80016e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016e6:	210a      	movs	r1, #10
 80016e8:	0018      	movs	r0, r3
 80016ea:	f7fe fd91 	bl	8000210 <__aeabi_uidivmod>
 80016ee:	000b      	movs	r3, r1
 80016f0:	b2da      	uxtb	r2, r3
 80016f2:	69fb      	ldr	r3, [r7, #28]
 80016f4:	1c59      	adds	r1, r3, #1
 80016f6:	61f9      	str	r1, [r7, #28]
 80016f8:	3230      	adds	r2, #48	@ 0x30
 80016fa:	b2d1      	uxtb	r1, r2
 80016fc:	2208      	movs	r2, #8
 80016fe:	18ba      	adds	r2, r7, r2
 8001700:	54d1      	strb	r1, [r2, r3]
        intPart /= 10;
 8001702:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001704:	210a      	movs	r1, #10
 8001706:	0018      	movs	r0, r3
 8001708:	f7fe fcfc 	bl	8000104 <__udivsi3>
 800170c:	0003      	movs	r3, r0
 800170e:	627b      	str	r3, [r7, #36]	@ 0x24
    } while (intPart > 0);
 8001710:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001712:	2b00      	cmp	r3, #0
 8001714:	d1e6      	bne.n	80016e4 <HAL_UART_PrintFloat+0x4c>

    // Print in correct order
    while (i > 0) {
 8001716:	e00a      	b.n	800172e <HAL_UART_PrintFloat+0x96>
        HAL_UART_PrintChar(buffer[--i]);
 8001718:	69fb      	ldr	r3, [r7, #28]
 800171a:	3b01      	subs	r3, #1
 800171c:	61fb      	str	r3, [r7, #28]
 800171e:	2308      	movs	r3, #8
 8001720:	18fa      	adds	r2, r7, r3
 8001722:	69fb      	ldr	r3, [r7, #28]
 8001724:	18d3      	adds	r3, r2, r3
 8001726:	781b      	ldrb	r3, [r3, #0]
 8001728:	0018      	movs	r0, r3
 800172a:	f7ff ff8b 	bl	8001644 <HAL_UART_PrintChar>
    while (i > 0) {
 800172e:	69fb      	ldr	r3, [r7, #28]
 8001730:	2b00      	cmp	r3, #0
 8001732:	dcf1      	bgt.n	8001718 <HAL_UART_PrintFloat+0x80>
    }

    // Decimal point
    if (decimals > 0) {
 8001734:	1cfb      	adds	r3, r7, #3
 8001736:	781b      	ldrb	r3, [r3, #0]
 8001738:	2b00      	cmp	r3, #0
 800173a:	d029      	beq.n	8001790 <HAL_UART_PrintFloat+0xf8>
        HAL_UART_PrintChar('.');
 800173c:	202e      	movs	r0, #46	@ 0x2e
 800173e:	f7ff ff81 	bl	8001644 <HAL_UART_PrintChar>

        // Multiply out fractional digits
        for (int d = 0; d < decimals; d++) {
 8001742:	2300      	movs	r3, #0
 8001744:	61bb      	str	r3, [r7, #24]
 8001746:	e01e      	b.n	8001786 <HAL_UART_PrintFloat+0xee>
            fpart *= 10.0f;
 8001748:	4913      	ldr	r1, [pc, #76]	@ (8001798 <HAL_UART_PrintFloat+0x100>)
 800174a:	6a38      	ldr	r0, [r7, #32]
 800174c:	f7ff f974 	bl	8000a38 <__aeabi_fmul>
 8001750:	1c03      	adds	r3, r0, #0
 8001752:	623b      	str	r3, [r7, #32]
            int digit = (int)fpart;
 8001754:	6a38      	ldr	r0, [r7, #32]
 8001756:	f7ff fc51 	bl	8000ffc <__aeabi_f2iz>
 800175a:	0003      	movs	r3, r0
 800175c:	617b      	str	r3, [r7, #20]
            HAL_UART_PrintChar('0' + digit);
 800175e:	697b      	ldr	r3, [r7, #20]
 8001760:	b2db      	uxtb	r3, r3
 8001762:	3330      	adds	r3, #48	@ 0x30
 8001764:	b2db      	uxtb	r3, r3
 8001766:	0018      	movs	r0, r3
 8001768:	f7ff ff6c 	bl	8001644 <HAL_UART_PrintChar>
            fpart -= digit;
 800176c:	6978      	ldr	r0, [r7, #20]
 800176e:	f7ff fc65 	bl	800103c <__aeabi_i2f>
 8001772:	1c03      	adds	r3, r0, #0
 8001774:	1c19      	adds	r1, r3, #0
 8001776:	6a38      	ldr	r0, [r7, #32]
 8001778:	f7ff fa9c 	bl	8000cb4 <__aeabi_fsub>
 800177c:	1c03      	adds	r3, r0, #0
 800177e:	623b      	str	r3, [r7, #32]
        for (int d = 0; d < decimals; d++) {
 8001780:	69bb      	ldr	r3, [r7, #24]
 8001782:	3301      	adds	r3, #1
 8001784:	61bb      	str	r3, [r7, #24]
 8001786:	1cfb      	adds	r3, r7, #3
 8001788:	781b      	ldrb	r3, [r3, #0]
 800178a:	69ba      	ldr	r2, [r7, #24]
 800178c:	429a      	cmp	r2, r3
 800178e:	dbdb      	blt.n	8001748 <HAL_UART_PrintFloat+0xb0>
        }
    }
}
 8001790:	46c0      	nop			@ (mov r8, r8)
 8001792:	46bd      	mov	sp, r7
 8001794:	b00a      	add	sp, #40	@ 0x28
 8001796:	bd80      	pop	{r7, pc}
 8001798:	41200000 	.word	0x41200000

0800179c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800179c:	b580      	push	{r7, lr}
 800179e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80017a0:	b672      	cpsid	i
}
 80017a2:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80017a4:	46c0      	nop			@ (mov r8, r8)
 80017a6:	e7fd      	b.n	80017a4 <Error_Handler+0x8>

080017a8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80017a8:	b580      	push	{r7, lr}
 80017aa:	b082      	sub	sp, #8
 80017ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017ae:	4b0f      	ldr	r3, [pc, #60]	@ (80017ec <HAL_MspInit+0x44>)
 80017b0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80017b2:	4b0e      	ldr	r3, [pc, #56]	@ (80017ec <HAL_MspInit+0x44>)
 80017b4:	2101      	movs	r1, #1
 80017b6:	430a      	orrs	r2, r1
 80017b8:	641a      	str	r2, [r3, #64]	@ 0x40
 80017ba:	4b0c      	ldr	r3, [pc, #48]	@ (80017ec <HAL_MspInit+0x44>)
 80017bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017be:	2201      	movs	r2, #1
 80017c0:	4013      	ands	r3, r2
 80017c2:	607b      	str	r3, [r7, #4]
 80017c4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80017c6:	4b09      	ldr	r3, [pc, #36]	@ (80017ec <HAL_MspInit+0x44>)
 80017c8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80017ca:	4b08      	ldr	r3, [pc, #32]	@ (80017ec <HAL_MspInit+0x44>)
 80017cc:	2180      	movs	r1, #128	@ 0x80
 80017ce:	0549      	lsls	r1, r1, #21
 80017d0:	430a      	orrs	r2, r1
 80017d2:	63da      	str	r2, [r3, #60]	@ 0x3c
 80017d4:	4b05      	ldr	r3, [pc, #20]	@ (80017ec <HAL_MspInit+0x44>)
 80017d6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80017d8:	2380      	movs	r3, #128	@ 0x80
 80017da:	055b      	lsls	r3, r3, #21
 80017dc:	4013      	ands	r3, r2
 80017de:	603b      	str	r3, [r7, #0]
 80017e0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80017e2:	46c0      	nop			@ (mov r8, r8)
 80017e4:	46bd      	mov	sp, r7
 80017e6:	b002      	add	sp, #8
 80017e8:	bd80      	pop	{r7, pc}
 80017ea:	46c0      	nop			@ (mov r8, r8)
 80017ec:	40021000 	.word	0x40021000

080017f0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80017f0:	b590      	push	{r4, r7, lr}
 80017f2:	b097      	sub	sp, #92	@ 0x5c
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017f8:	2344      	movs	r3, #68	@ 0x44
 80017fa:	18fb      	adds	r3, r7, r3
 80017fc:	0018      	movs	r0, r3
 80017fe:	2314      	movs	r3, #20
 8001800:	001a      	movs	r2, r3
 8001802:	2100      	movs	r1, #0
 8001804:	f002 ffd2 	bl	80047ac <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001808:	2410      	movs	r4, #16
 800180a:	193b      	adds	r3, r7, r4
 800180c:	0018      	movs	r0, r3
 800180e:	2334      	movs	r3, #52	@ 0x34
 8001810:	001a      	movs	r2, r3
 8001812:	2100      	movs	r1, #0
 8001814:	f002 ffca 	bl	80047ac <memset>
  if(hi2c->Instance==I2C1)
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	4a23      	ldr	r2, [pc, #140]	@ (80018ac <HAL_I2C_MspInit+0xbc>)
 800181e:	4293      	cmp	r3, r2
 8001820:	d13f      	bne.n	80018a2 <HAL_I2C_MspInit+0xb2>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001822:	193b      	adds	r3, r7, r4
 8001824:	2220      	movs	r2, #32
 8001826:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001828:	193b      	adds	r3, r7, r4
 800182a:	2200      	movs	r2, #0
 800182c:	611a      	str	r2, [r3, #16]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800182e:	193b      	adds	r3, r7, r4
 8001830:	0018      	movs	r0, r3
 8001832:	f001 fefd 	bl	8003630 <HAL_RCCEx_PeriphCLKConfig>
 8001836:	1e03      	subs	r3, r0, #0
 8001838:	d001      	beq.n	800183e <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 800183a:	f7ff ffaf 	bl	800179c <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800183e:	4b1c      	ldr	r3, [pc, #112]	@ (80018b0 <HAL_I2C_MspInit+0xc0>)
 8001840:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001842:	4b1b      	ldr	r3, [pc, #108]	@ (80018b0 <HAL_I2C_MspInit+0xc0>)
 8001844:	2101      	movs	r1, #1
 8001846:	430a      	orrs	r2, r1
 8001848:	635a      	str	r2, [r3, #52]	@ 0x34
 800184a:	4b19      	ldr	r3, [pc, #100]	@ (80018b0 <HAL_I2C_MspInit+0xc0>)
 800184c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800184e:	2201      	movs	r2, #1
 8001850:	4013      	ands	r3, r2
 8001852:	60fb      	str	r3, [r7, #12]
 8001854:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001856:	2144      	movs	r1, #68	@ 0x44
 8001858:	187b      	adds	r3, r7, r1
 800185a:	22c0      	movs	r2, #192	@ 0xc0
 800185c:	00d2      	lsls	r2, r2, #3
 800185e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001860:	187b      	adds	r3, r7, r1
 8001862:	2212      	movs	r2, #18
 8001864:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001866:	187b      	adds	r3, r7, r1
 8001868:	2200      	movs	r2, #0
 800186a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800186c:	187b      	adds	r3, r7, r1
 800186e:	2200      	movs	r2, #0
 8001870:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 8001872:	187b      	adds	r3, r7, r1
 8001874:	2206      	movs	r2, #6
 8001876:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001878:	187a      	adds	r2, r7, r1
 800187a:	23a0      	movs	r3, #160	@ 0xa0
 800187c:	05db      	lsls	r3, r3, #23
 800187e:	0011      	movs	r1, r2
 8001880:	0018      	movs	r0, r3
 8001882:	f000 fa1d 	bl	8001cc0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001886:	4b0a      	ldr	r3, [pc, #40]	@ (80018b0 <HAL_I2C_MspInit+0xc0>)
 8001888:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800188a:	4b09      	ldr	r3, [pc, #36]	@ (80018b0 <HAL_I2C_MspInit+0xc0>)
 800188c:	2180      	movs	r1, #128	@ 0x80
 800188e:	0389      	lsls	r1, r1, #14
 8001890:	430a      	orrs	r2, r1
 8001892:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001894:	4b06      	ldr	r3, [pc, #24]	@ (80018b0 <HAL_I2C_MspInit+0xc0>)
 8001896:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001898:	2380      	movs	r3, #128	@ 0x80
 800189a:	039b      	lsls	r3, r3, #14
 800189c:	4013      	ands	r3, r2
 800189e:	60bb      	str	r3, [r7, #8]
 80018a0:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 80018a2:	46c0      	nop			@ (mov r8, r8)
 80018a4:	46bd      	mov	sp, r7
 80018a6:	b017      	add	sp, #92	@ 0x5c
 80018a8:	bd90      	pop	{r4, r7, pc}
 80018aa:	46c0      	nop			@ (mov r8, r8)
 80018ac:	40005400 	.word	0x40005400
 80018b0:	40021000 	.word	0x40021000

080018b4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80018b4:	b590      	push	{r4, r7, lr}
 80018b6:	b097      	sub	sp, #92	@ 0x5c
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018bc:	2344      	movs	r3, #68	@ 0x44
 80018be:	18fb      	adds	r3, r7, r3
 80018c0:	0018      	movs	r0, r3
 80018c2:	2314      	movs	r3, #20
 80018c4:	001a      	movs	r2, r3
 80018c6:	2100      	movs	r1, #0
 80018c8:	f002 ff70 	bl	80047ac <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80018cc:	2410      	movs	r4, #16
 80018ce:	193b      	adds	r3, r7, r4
 80018d0:	0018      	movs	r0, r3
 80018d2:	2334      	movs	r3, #52	@ 0x34
 80018d4:	001a      	movs	r2, r3
 80018d6:	2100      	movs	r1, #0
 80018d8:	f002 ff68 	bl	80047ac <memset>
  if(huart->Instance==USART2)
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	4a22      	ldr	r2, [pc, #136]	@ (800196c <HAL_UART_MspInit+0xb8>)
 80018e2:	4293      	cmp	r3, r2
 80018e4:	d13e      	bne.n	8001964 <HAL_UART_MspInit+0xb0>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80018e6:	193b      	adds	r3, r7, r4
 80018e8:	2202      	movs	r2, #2
 80018ea:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80018ec:	193b      	adds	r3, r7, r4
 80018ee:	2200      	movs	r2, #0
 80018f0:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80018f2:	193b      	adds	r3, r7, r4
 80018f4:	0018      	movs	r0, r3
 80018f6:	f001 fe9b 	bl	8003630 <HAL_RCCEx_PeriphCLKConfig>
 80018fa:	1e03      	subs	r3, r0, #0
 80018fc:	d001      	beq.n	8001902 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80018fe:	f7ff ff4d 	bl	800179c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001902:	4b1b      	ldr	r3, [pc, #108]	@ (8001970 <HAL_UART_MspInit+0xbc>)
 8001904:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001906:	4b1a      	ldr	r3, [pc, #104]	@ (8001970 <HAL_UART_MspInit+0xbc>)
 8001908:	2180      	movs	r1, #128	@ 0x80
 800190a:	0289      	lsls	r1, r1, #10
 800190c:	430a      	orrs	r2, r1
 800190e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001910:	4b17      	ldr	r3, [pc, #92]	@ (8001970 <HAL_UART_MspInit+0xbc>)
 8001912:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001914:	2380      	movs	r3, #128	@ 0x80
 8001916:	029b      	lsls	r3, r3, #10
 8001918:	4013      	ands	r3, r2
 800191a:	60fb      	str	r3, [r7, #12]
 800191c:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800191e:	4b14      	ldr	r3, [pc, #80]	@ (8001970 <HAL_UART_MspInit+0xbc>)
 8001920:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001922:	4b13      	ldr	r3, [pc, #76]	@ (8001970 <HAL_UART_MspInit+0xbc>)
 8001924:	2101      	movs	r1, #1
 8001926:	430a      	orrs	r2, r1
 8001928:	635a      	str	r2, [r3, #52]	@ 0x34
 800192a:	4b11      	ldr	r3, [pc, #68]	@ (8001970 <HAL_UART_MspInit+0xbc>)
 800192c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800192e:	2201      	movs	r2, #1
 8001930:	4013      	ands	r3, r2
 8001932:	60bb      	str	r3, [r7, #8]
 8001934:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001936:	2144      	movs	r1, #68	@ 0x44
 8001938:	187b      	adds	r3, r7, r1
 800193a:	220c      	movs	r2, #12
 800193c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800193e:	187b      	adds	r3, r7, r1
 8001940:	2202      	movs	r2, #2
 8001942:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001944:	187b      	adds	r3, r7, r1
 8001946:	2200      	movs	r2, #0
 8001948:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800194a:	187b      	adds	r3, r7, r1
 800194c:	2200      	movs	r2, #0
 800194e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8001950:	187b      	adds	r3, r7, r1
 8001952:	2201      	movs	r2, #1
 8001954:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001956:	187a      	adds	r2, r7, r1
 8001958:	23a0      	movs	r3, #160	@ 0xa0
 800195a:	05db      	lsls	r3, r3, #23
 800195c:	0011      	movs	r1, r2
 800195e:	0018      	movs	r0, r3
 8001960:	f000 f9ae 	bl	8001cc0 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8001964:	46c0      	nop			@ (mov r8, r8)
 8001966:	46bd      	mov	sp, r7
 8001968:	b017      	add	sp, #92	@ 0x5c
 800196a:	bd90      	pop	{r4, r7, pc}
 800196c:	40004400 	.word	0x40004400
 8001970:	40021000 	.word	0x40021000

08001974 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001974:	b580      	push	{r7, lr}
 8001976:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001978:	46c0      	nop			@ (mov r8, r8)
 800197a:	e7fd      	b.n	8001978 <NMI_Handler+0x4>

0800197c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800197c:	b580      	push	{r7, lr}
 800197e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001980:	46c0      	nop			@ (mov r8, r8)
 8001982:	e7fd      	b.n	8001980 <HardFault_Handler+0x4>

08001984 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001984:	b580      	push	{r7, lr}
 8001986:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001988:	46c0      	nop			@ (mov r8, r8)
 800198a:	46bd      	mov	sp, r7
 800198c:	bd80      	pop	{r7, pc}

0800198e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800198e:	b580      	push	{r7, lr}
 8001990:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001992:	46c0      	nop			@ (mov r8, r8)
 8001994:	46bd      	mov	sp, r7
 8001996:	bd80      	pop	{r7, pc}

08001998 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001998:	b580      	push	{r7, lr}
 800199a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800199c:	f000 f89c 	bl	8001ad8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80019a0:	46c0      	nop			@ (mov r8, r8)
 80019a2:	46bd      	mov	sp, r7
 80019a4:	bd80      	pop	{r7, pc}

080019a6 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80019a6:	b580      	push	{r7, lr}
 80019a8:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80019aa:	46c0      	nop			@ (mov r8, r8)
 80019ac:	46bd      	mov	sp, r7
 80019ae:	bd80      	pop	{r7, pc}

080019b0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80019b0:	480d      	ldr	r0, [pc, #52]	@ (80019e8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80019b2:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80019b4:	f7ff fff7 	bl	80019a6 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80019b8:	480c      	ldr	r0, [pc, #48]	@ (80019ec <LoopForever+0x6>)
  ldr r1, =_edata
 80019ba:	490d      	ldr	r1, [pc, #52]	@ (80019f0 <LoopForever+0xa>)
  ldr r2, =_sidata
 80019bc:	4a0d      	ldr	r2, [pc, #52]	@ (80019f4 <LoopForever+0xe>)
  movs r3, #0
 80019be:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80019c0:	e002      	b.n	80019c8 <LoopCopyDataInit>

080019c2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80019c2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80019c4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80019c6:	3304      	adds	r3, #4

080019c8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80019c8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80019ca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80019cc:	d3f9      	bcc.n	80019c2 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80019ce:	4a0a      	ldr	r2, [pc, #40]	@ (80019f8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80019d0:	4c0a      	ldr	r4, [pc, #40]	@ (80019fc <LoopForever+0x16>)
  movs r3, #0
 80019d2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80019d4:	e001      	b.n	80019da <LoopFillZerobss>

080019d6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80019d6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80019d8:	3204      	adds	r2, #4

080019da <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80019da:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80019dc:	d3fb      	bcc.n	80019d6 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80019de:	f002 feed 	bl	80047bc <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 80019e2:	f7ff fcfb 	bl	80013dc <main>

080019e6 <LoopForever>:

LoopForever:
  b LoopForever
 80019e6:	e7fe      	b.n	80019e6 <LoopForever>
  ldr   r0, =_estack
 80019e8:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 80019ec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80019f0:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80019f4:	08004958 	.word	0x08004958
  ldr r2, =_sbss
 80019f8:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80019fc:	2000011c 	.word	0x2000011c

08001a00 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001a00:	e7fe      	b.n	8001a00 <ADC1_COMP_IRQHandler>
	...

08001a04 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a04:	b580      	push	{r7, lr}
 8001a06:	b082      	sub	sp, #8
 8001a08:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001a0a:	1dfb      	adds	r3, r7, #7
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001a10:	4b0b      	ldr	r3, [pc, #44]	@ (8001a40 <HAL_Init+0x3c>)
 8001a12:	681a      	ldr	r2, [r3, #0]
 8001a14:	4b0a      	ldr	r3, [pc, #40]	@ (8001a40 <HAL_Init+0x3c>)
 8001a16:	2180      	movs	r1, #128	@ 0x80
 8001a18:	0049      	lsls	r1, r1, #1
 8001a1a:	430a      	orrs	r2, r1
 8001a1c:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001a1e:	2003      	movs	r0, #3
 8001a20:	f000 f810 	bl	8001a44 <HAL_InitTick>
 8001a24:	1e03      	subs	r3, r0, #0
 8001a26:	d003      	beq.n	8001a30 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8001a28:	1dfb      	adds	r3, r7, #7
 8001a2a:	2201      	movs	r2, #1
 8001a2c:	701a      	strb	r2, [r3, #0]
 8001a2e:	e001      	b.n	8001a34 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8001a30:	f7ff feba 	bl	80017a8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001a34:	1dfb      	adds	r3, r7, #7
 8001a36:	781b      	ldrb	r3, [r3, #0]
}
 8001a38:	0018      	movs	r0, r3
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	b002      	add	sp, #8
 8001a3e:	bd80      	pop	{r7, pc}
 8001a40:	40022000 	.word	0x40022000

08001a44 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a44:	b590      	push	{r4, r7, lr}
 8001a46:	b085      	sub	sp, #20
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001a4c:	230f      	movs	r3, #15
 8001a4e:	18fb      	adds	r3, r7, r3
 8001a50:	2200      	movs	r2, #0
 8001a52:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8001a54:	4b1d      	ldr	r3, [pc, #116]	@ (8001acc <HAL_InitTick+0x88>)
 8001a56:	781b      	ldrb	r3, [r3, #0]
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d02b      	beq.n	8001ab4 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8001a5c:	4b1c      	ldr	r3, [pc, #112]	@ (8001ad0 <HAL_InitTick+0x8c>)
 8001a5e:	681c      	ldr	r4, [r3, #0]
 8001a60:	4b1a      	ldr	r3, [pc, #104]	@ (8001acc <HAL_InitTick+0x88>)
 8001a62:	781b      	ldrb	r3, [r3, #0]
 8001a64:	0019      	movs	r1, r3
 8001a66:	23fa      	movs	r3, #250	@ 0xfa
 8001a68:	0098      	lsls	r0, r3, #2
 8001a6a:	f7fe fb4b 	bl	8000104 <__udivsi3>
 8001a6e:	0003      	movs	r3, r0
 8001a70:	0019      	movs	r1, r3
 8001a72:	0020      	movs	r0, r4
 8001a74:	f7fe fb46 	bl	8000104 <__udivsi3>
 8001a78:	0003      	movs	r3, r0
 8001a7a:	0018      	movs	r0, r3
 8001a7c:	f000 f913 	bl	8001ca6 <HAL_SYSTICK_Config>
 8001a80:	1e03      	subs	r3, r0, #0
 8001a82:	d112      	bne.n	8001aaa <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	2b03      	cmp	r3, #3
 8001a88:	d80a      	bhi.n	8001aa0 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001a8a:	6879      	ldr	r1, [r7, #4]
 8001a8c:	2301      	movs	r3, #1
 8001a8e:	425b      	negs	r3, r3
 8001a90:	2200      	movs	r2, #0
 8001a92:	0018      	movs	r0, r3
 8001a94:	f000 f8f2 	bl	8001c7c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001a98:	4b0e      	ldr	r3, [pc, #56]	@ (8001ad4 <HAL_InitTick+0x90>)
 8001a9a:	687a      	ldr	r2, [r7, #4]
 8001a9c:	601a      	str	r2, [r3, #0]
 8001a9e:	e00d      	b.n	8001abc <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8001aa0:	230f      	movs	r3, #15
 8001aa2:	18fb      	adds	r3, r7, r3
 8001aa4:	2201      	movs	r2, #1
 8001aa6:	701a      	strb	r2, [r3, #0]
 8001aa8:	e008      	b.n	8001abc <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001aaa:	230f      	movs	r3, #15
 8001aac:	18fb      	adds	r3, r7, r3
 8001aae:	2201      	movs	r2, #1
 8001ab0:	701a      	strb	r2, [r3, #0]
 8001ab2:	e003      	b.n	8001abc <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001ab4:	230f      	movs	r3, #15
 8001ab6:	18fb      	adds	r3, r7, r3
 8001ab8:	2201      	movs	r2, #1
 8001aba:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8001abc:	230f      	movs	r3, #15
 8001abe:	18fb      	adds	r3, r7, r3
 8001ac0:	781b      	ldrb	r3, [r3, #0]
}
 8001ac2:	0018      	movs	r0, r3
 8001ac4:	46bd      	mov	sp, r7
 8001ac6:	b005      	add	sp, #20
 8001ac8:	bd90      	pop	{r4, r7, pc}
 8001aca:	46c0      	nop			@ (mov r8, r8)
 8001acc:	20000008 	.word	0x20000008
 8001ad0:	20000000 	.word	0x20000000
 8001ad4:	20000004 	.word	0x20000004

08001ad8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001adc:	4b05      	ldr	r3, [pc, #20]	@ (8001af4 <HAL_IncTick+0x1c>)
 8001ade:	781b      	ldrb	r3, [r3, #0]
 8001ae0:	001a      	movs	r2, r3
 8001ae2:	4b05      	ldr	r3, [pc, #20]	@ (8001af8 <HAL_IncTick+0x20>)
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	18d2      	adds	r2, r2, r3
 8001ae8:	4b03      	ldr	r3, [pc, #12]	@ (8001af8 <HAL_IncTick+0x20>)
 8001aea:	601a      	str	r2, [r3, #0]
}
 8001aec:	46c0      	nop			@ (mov r8, r8)
 8001aee:	46bd      	mov	sp, r7
 8001af0:	bd80      	pop	{r7, pc}
 8001af2:	46c0      	nop			@ (mov r8, r8)
 8001af4:	20000008 	.word	0x20000008
 8001af8:	20000118 	.word	0x20000118

08001afc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	af00      	add	r7, sp, #0
  return uwTick;
 8001b00:	4b02      	ldr	r3, [pc, #8]	@ (8001b0c <HAL_GetTick+0x10>)
 8001b02:	681b      	ldr	r3, [r3, #0]
}
 8001b04:	0018      	movs	r0, r3
 8001b06:	46bd      	mov	sp, r7
 8001b08:	bd80      	pop	{r7, pc}
 8001b0a:	46c0      	nop			@ (mov r8, r8)
 8001b0c:	20000118 	.word	0x20000118

08001b10 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	b084      	sub	sp, #16
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001b18:	f7ff fff0 	bl	8001afc <HAL_GetTick>
 8001b1c:	0003      	movs	r3, r0
 8001b1e:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	3301      	adds	r3, #1
 8001b28:	d005      	beq.n	8001b36 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001b2a:	4b0a      	ldr	r3, [pc, #40]	@ (8001b54 <HAL_Delay+0x44>)
 8001b2c:	781b      	ldrb	r3, [r3, #0]
 8001b2e:	001a      	movs	r2, r3
 8001b30:	68fb      	ldr	r3, [r7, #12]
 8001b32:	189b      	adds	r3, r3, r2
 8001b34:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001b36:	46c0      	nop			@ (mov r8, r8)
 8001b38:	f7ff ffe0 	bl	8001afc <HAL_GetTick>
 8001b3c:	0002      	movs	r2, r0
 8001b3e:	68bb      	ldr	r3, [r7, #8]
 8001b40:	1ad3      	subs	r3, r2, r3
 8001b42:	68fa      	ldr	r2, [r7, #12]
 8001b44:	429a      	cmp	r2, r3
 8001b46:	d8f7      	bhi.n	8001b38 <HAL_Delay+0x28>
  {
  }
}
 8001b48:	46c0      	nop			@ (mov r8, r8)
 8001b4a:	46c0      	nop			@ (mov r8, r8)
 8001b4c:	46bd      	mov	sp, r7
 8001b4e:	b004      	add	sp, #16
 8001b50:	bd80      	pop	{r7, pc}
 8001b52:	46c0      	nop			@ (mov r8, r8)
 8001b54:	20000008 	.word	0x20000008

08001b58 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b58:	b590      	push	{r4, r7, lr}
 8001b5a:	b083      	sub	sp, #12
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	0002      	movs	r2, r0
 8001b60:	6039      	str	r1, [r7, #0]
 8001b62:	1dfb      	adds	r3, r7, #7
 8001b64:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001b66:	1dfb      	adds	r3, r7, #7
 8001b68:	781b      	ldrb	r3, [r3, #0]
 8001b6a:	2b7f      	cmp	r3, #127	@ 0x7f
 8001b6c:	d828      	bhi.n	8001bc0 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001b6e:	4a2f      	ldr	r2, [pc, #188]	@ (8001c2c <__NVIC_SetPriority+0xd4>)
 8001b70:	1dfb      	adds	r3, r7, #7
 8001b72:	781b      	ldrb	r3, [r3, #0]
 8001b74:	b25b      	sxtb	r3, r3
 8001b76:	089b      	lsrs	r3, r3, #2
 8001b78:	33c0      	adds	r3, #192	@ 0xc0
 8001b7a:	009b      	lsls	r3, r3, #2
 8001b7c:	589b      	ldr	r3, [r3, r2]
 8001b7e:	1dfa      	adds	r2, r7, #7
 8001b80:	7812      	ldrb	r2, [r2, #0]
 8001b82:	0011      	movs	r1, r2
 8001b84:	2203      	movs	r2, #3
 8001b86:	400a      	ands	r2, r1
 8001b88:	00d2      	lsls	r2, r2, #3
 8001b8a:	21ff      	movs	r1, #255	@ 0xff
 8001b8c:	4091      	lsls	r1, r2
 8001b8e:	000a      	movs	r2, r1
 8001b90:	43d2      	mvns	r2, r2
 8001b92:	401a      	ands	r2, r3
 8001b94:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001b96:	683b      	ldr	r3, [r7, #0]
 8001b98:	019b      	lsls	r3, r3, #6
 8001b9a:	22ff      	movs	r2, #255	@ 0xff
 8001b9c:	401a      	ands	r2, r3
 8001b9e:	1dfb      	adds	r3, r7, #7
 8001ba0:	781b      	ldrb	r3, [r3, #0]
 8001ba2:	0018      	movs	r0, r3
 8001ba4:	2303      	movs	r3, #3
 8001ba6:	4003      	ands	r3, r0
 8001ba8:	00db      	lsls	r3, r3, #3
 8001baa:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001bac:	481f      	ldr	r0, [pc, #124]	@ (8001c2c <__NVIC_SetPriority+0xd4>)
 8001bae:	1dfb      	adds	r3, r7, #7
 8001bb0:	781b      	ldrb	r3, [r3, #0]
 8001bb2:	b25b      	sxtb	r3, r3
 8001bb4:	089b      	lsrs	r3, r3, #2
 8001bb6:	430a      	orrs	r2, r1
 8001bb8:	33c0      	adds	r3, #192	@ 0xc0
 8001bba:	009b      	lsls	r3, r3, #2
 8001bbc:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001bbe:	e031      	b.n	8001c24 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001bc0:	4a1b      	ldr	r2, [pc, #108]	@ (8001c30 <__NVIC_SetPriority+0xd8>)
 8001bc2:	1dfb      	adds	r3, r7, #7
 8001bc4:	781b      	ldrb	r3, [r3, #0]
 8001bc6:	0019      	movs	r1, r3
 8001bc8:	230f      	movs	r3, #15
 8001bca:	400b      	ands	r3, r1
 8001bcc:	3b08      	subs	r3, #8
 8001bce:	089b      	lsrs	r3, r3, #2
 8001bd0:	3306      	adds	r3, #6
 8001bd2:	009b      	lsls	r3, r3, #2
 8001bd4:	18d3      	adds	r3, r2, r3
 8001bd6:	3304      	adds	r3, #4
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	1dfa      	adds	r2, r7, #7
 8001bdc:	7812      	ldrb	r2, [r2, #0]
 8001bde:	0011      	movs	r1, r2
 8001be0:	2203      	movs	r2, #3
 8001be2:	400a      	ands	r2, r1
 8001be4:	00d2      	lsls	r2, r2, #3
 8001be6:	21ff      	movs	r1, #255	@ 0xff
 8001be8:	4091      	lsls	r1, r2
 8001bea:	000a      	movs	r2, r1
 8001bec:	43d2      	mvns	r2, r2
 8001bee:	401a      	ands	r2, r3
 8001bf0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001bf2:	683b      	ldr	r3, [r7, #0]
 8001bf4:	019b      	lsls	r3, r3, #6
 8001bf6:	22ff      	movs	r2, #255	@ 0xff
 8001bf8:	401a      	ands	r2, r3
 8001bfa:	1dfb      	adds	r3, r7, #7
 8001bfc:	781b      	ldrb	r3, [r3, #0]
 8001bfe:	0018      	movs	r0, r3
 8001c00:	2303      	movs	r3, #3
 8001c02:	4003      	ands	r3, r0
 8001c04:	00db      	lsls	r3, r3, #3
 8001c06:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001c08:	4809      	ldr	r0, [pc, #36]	@ (8001c30 <__NVIC_SetPriority+0xd8>)
 8001c0a:	1dfb      	adds	r3, r7, #7
 8001c0c:	781b      	ldrb	r3, [r3, #0]
 8001c0e:	001c      	movs	r4, r3
 8001c10:	230f      	movs	r3, #15
 8001c12:	4023      	ands	r3, r4
 8001c14:	3b08      	subs	r3, #8
 8001c16:	089b      	lsrs	r3, r3, #2
 8001c18:	430a      	orrs	r2, r1
 8001c1a:	3306      	adds	r3, #6
 8001c1c:	009b      	lsls	r3, r3, #2
 8001c1e:	18c3      	adds	r3, r0, r3
 8001c20:	3304      	adds	r3, #4
 8001c22:	601a      	str	r2, [r3, #0]
}
 8001c24:	46c0      	nop			@ (mov r8, r8)
 8001c26:	46bd      	mov	sp, r7
 8001c28:	b003      	add	sp, #12
 8001c2a:	bd90      	pop	{r4, r7, pc}
 8001c2c:	e000e100 	.word	0xe000e100
 8001c30:	e000ed00 	.word	0xe000ed00

08001c34 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	b082      	sub	sp, #8
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	1e5a      	subs	r2, r3, #1
 8001c40:	2380      	movs	r3, #128	@ 0x80
 8001c42:	045b      	lsls	r3, r3, #17
 8001c44:	429a      	cmp	r2, r3
 8001c46:	d301      	bcc.n	8001c4c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001c48:	2301      	movs	r3, #1
 8001c4a:	e010      	b.n	8001c6e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c4c:	4b0a      	ldr	r3, [pc, #40]	@ (8001c78 <SysTick_Config+0x44>)
 8001c4e:	687a      	ldr	r2, [r7, #4]
 8001c50:	3a01      	subs	r2, #1
 8001c52:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001c54:	2301      	movs	r3, #1
 8001c56:	425b      	negs	r3, r3
 8001c58:	2103      	movs	r1, #3
 8001c5a:	0018      	movs	r0, r3
 8001c5c:	f7ff ff7c 	bl	8001b58 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c60:	4b05      	ldr	r3, [pc, #20]	@ (8001c78 <SysTick_Config+0x44>)
 8001c62:	2200      	movs	r2, #0
 8001c64:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c66:	4b04      	ldr	r3, [pc, #16]	@ (8001c78 <SysTick_Config+0x44>)
 8001c68:	2207      	movs	r2, #7
 8001c6a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001c6c:	2300      	movs	r3, #0
}
 8001c6e:	0018      	movs	r0, r3
 8001c70:	46bd      	mov	sp, r7
 8001c72:	b002      	add	sp, #8
 8001c74:	bd80      	pop	{r7, pc}
 8001c76:	46c0      	nop			@ (mov r8, r8)
 8001c78:	e000e010 	.word	0xe000e010

08001c7c <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c7c:	b580      	push	{r7, lr}
 8001c7e:	b084      	sub	sp, #16
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	60b9      	str	r1, [r7, #8]
 8001c84:	607a      	str	r2, [r7, #4]
 8001c86:	210f      	movs	r1, #15
 8001c88:	187b      	adds	r3, r7, r1
 8001c8a:	1c02      	adds	r2, r0, #0
 8001c8c:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8001c8e:	68ba      	ldr	r2, [r7, #8]
 8001c90:	187b      	adds	r3, r7, r1
 8001c92:	781b      	ldrb	r3, [r3, #0]
 8001c94:	b25b      	sxtb	r3, r3
 8001c96:	0011      	movs	r1, r2
 8001c98:	0018      	movs	r0, r3
 8001c9a:	f7ff ff5d 	bl	8001b58 <__NVIC_SetPriority>
}
 8001c9e:	46c0      	nop			@ (mov r8, r8)
 8001ca0:	46bd      	mov	sp, r7
 8001ca2:	b004      	add	sp, #16
 8001ca4:	bd80      	pop	{r7, pc}

08001ca6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001ca6:	b580      	push	{r7, lr}
 8001ca8:	b082      	sub	sp, #8
 8001caa:	af00      	add	r7, sp, #0
 8001cac:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	0018      	movs	r0, r3
 8001cb2:	f7ff ffbf 	bl	8001c34 <SysTick_Config>
 8001cb6:	0003      	movs	r3, r0
}
 8001cb8:	0018      	movs	r0, r3
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	b002      	add	sp, #8
 8001cbe:	bd80      	pop	{r7, pc}

08001cc0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001cc0:	b580      	push	{r7, lr}
 8001cc2:	b086      	sub	sp, #24
 8001cc4:	af00      	add	r7, sp, #0
 8001cc6:	6078      	str	r0, [r7, #4]
 8001cc8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001cca:	2300      	movs	r3, #0
 8001ccc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001cce:	e147      	b.n	8001f60 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001cd0:	683b      	ldr	r3, [r7, #0]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	2101      	movs	r1, #1
 8001cd6:	697a      	ldr	r2, [r7, #20]
 8001cd8:	4091      	lsls	r1, r2
 8001cda:	000a      	movs	r2, r1
 8001cdc:	4013      	ands	r3, r2
 8001cde:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d100      	bne.n	8001ce8 <HAL_GPIO_Init+0x28>
 8001ce6:	e138      	b.n	8001f5a <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001ce8:	683b      	ldr	r3, [r7, #0]
 8001cea:	685b      	ldr	r3, [r3, #4]
 8001cec:	2203      	movs	r2, #3
 8001cee:	4013      	ands	r3, r2
 8001cf0:	2b01      	cmp	r3, #1
 8001cf2:	d005      	beq.n	8001d00 <HAL_GPIO_Init+0x40>
 8001cf4:	683b      	ldr	r3, [r7, #0]
 8001cf6:	685b      	ldr	r3, [r3, #4]
 8001cf8:	2203      	movs	r2, #3
 8001cfa:	4013      	ands	r3, r2
 8001cfc:	2b02      	cmp	r3, #2
 8001cfe:	d130      	bne.n	8001d62 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	689b      	ldr	r3, [r3, #8]
 8001d04:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001d06:	697b      	ldr	r3, [r7, #20]
 8001d08:	005b      	lsls	r3, r3, #1
 8001d0a:	2203      	movs	r2, #3
 8001d0c:	409a      	lsls	r2, r3
 8001d0e:	0013      	movs	r3, r2
 8001d10:	43da      	mvns	r2, r3
 8001d12:	693b      	ldr	r3, [r7, #16]
 8001d14:	4013      	ands	r3, r2
 8001d16:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001d18:	683b      	ldr	r3, [r7, #0]
 8001d1a:	68da      	ldr	r2, [r3, #12]
 8001d1c:	697b      	ldr	r3, [r7, #20]
 8001d1e:	005b      	lsls	r3, r3, #1
 8001d20:	409a      	lsls	r2, r3
 8001d22:	0013      	movs	r3, r2
 8001d24:	693a      	ldr	r2, [r7, #16]
 8001d26:	4313      	orrs	r3, r2
 8001d28:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	693a      	ldr	r2, [r7, #16]
 8001d2e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	685b      	ldr	r3, [r3, #4]
 8001d34:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001d36:	2201      	movs	r2, #1
 8001d38:	697b      	ldr	r3, [r7, #20]
 8001d3a:	409a      	lsls	r2, r3
 8001d3c:	0013      	movs	r3, r2
 8001d3e:	43da      	mvns	r2, r3
 8001d40:	693b      	ldr	r3, [r7, #16]
 8001d42:	4013      	ands	r3, r2
 8001d44:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001d46:	683b      	ldr	r3, [r7, #0]
 8001d48:	685b      	ldr	r3, [r3, #4]
 8001d4a:	091b      	lsrs	r3, r3, #4
 8001d4c:	2201      	movs	r2, #1
 8001d4e:	401a      	ands	r2, r3
 8001d50:	697b      	ldr	r3, [r7, #20]
 8001d52:	409a      	lsls	r2, r3
 8001d54:	0013      	movs	r3, r2
 8001d56:	693a      	ldr	r2, [r7, #16]
 8001d58:	4313      	orrs	r3, r2
 8001d5a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	693a      	ldr	r2, [r7, #16]
 8001d60:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001d62:	683b      	ldr	r3, [r7, #0]
 8001d64:	685b      	ldr	r3, [r3, #4]
 8001d66:	2203      	movs	r2, #3
 8001d68:	4013      	ands	r3, r2
 8001d6a:	2b03      	cmp	r3, #3
 8001d6c:	d017      	beq.n	8001d9e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	68db      	ldr	r3, [r3, #12]
 8001d72:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001d74:	697b      	ldr	r3, [r7, #20]
 8001d76:	005b      	lsls	r3, r3, #1
 8001d78:	2203      	movs	r2, #3
 8001d7a:	409a      	lsls	r2, r3
 8001d7c:	0013      	movs	r3, r2
 8001d7e:	43da      	mvns	r2, r3
 8001d80:	693b      	ldr	r3, [r7, #16]
 8001d82:	4013      	ands	r3, r2
 8001d84:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001d86:	683b      	ldr	r3, [r7, #0]
 8001d88:	689a      	ldr	r2, [r3, #8]
 8001d8a:	697b      	ldr	r3, [r7, #20]
 8001d8c:	005b      	lsls	r3, r3, #1
 8001d8e:	409a      	lsls	r2, r3
 8001d90:	0013      	movs	r3, r2
 8001d92:	693a      	ldr	r2, [r7, #16]
 8001d94:	4313      	orrs	r3, r2
 8001d96:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	693a      	ldr	r2, [r7, #16]
 8001d9c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001d9e:	683b      	ldr	r3, [r7, #0]
 8001da0:	685b      	ldr	r3, [r3, #4]
 8001da2:	2203      	movs	r2, #3
 8001da4:	4013      	ands	r3, r2
 8001da6:	2b02      	cmp	r3, #2
 8001da8:	d123      	bne.n	8001df2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001daa:	697b      	ldr	r3, [r7, #20]
 8001dac:	08da      	lsrs	r2, r3, #3
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	3208      	adds	r2, #8
 8001db2:	0092      	lsls	r2, r2, #2
 8001db4:	58d3      	ldr	r3, [r2, r3]
 8001db6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001db8:	697b      	ldr	r3, [r7, #20]
 8001dba:	2207      	movs	r2, #7
 8001dbc:	4013      	ands	r3, r2
 8001dbe:	009b      	lsls	r3, r3, #2
 8001dc0:	220f      	movs	r2, #15
 8001dc2:	409a      	lsls	r2, r3
 8001dc4:	0013      	movs	r3, r2
 8001dc6:	43da      	mvns	r2, r3
 8001dc8:	693b      	ldr	r3, [r7, #16]
 8001dca:	4013      	ands	r3, r2
 8001dcc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001dce:	683b      	ldr	r3, [r7, #0]
 8001dd0:	691a      	ldr	r2, [r3, #16]
 8001dd2:	697b      	ldr	r3, [r7, #20]
 8001dd4:	2107      	movs	r1, #7
 8001dd6:	400b      	ands	r3, r1
 8001dd8:	009b      	lsls	r3, r3, #2
 8001dda:	409a      	lsls	r2, r3
 8001ddc:	0013      	movs	r3, r2
 8001dde:	693a      	ldr	r2, [r7, #16]
 8001de0:	4313      	orrs	r3, r2
 8001de2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001de4:	697b      	ldr	r3, [r7, #20]
 8001de6:	08da      	lsrs	r2, r3, #3
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	3208      	adds	r2, #8
 8001dec:	0092      	lsls	r2, r2, #2
 8001dee:	6939      	ldr	r1, [r7, #16]
 8001df0:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001df8:	697b      	ldr	r3, [r7, #20]
 8001dfa:	005b      	lsls	r3, r3, #1
 8001dfc:	2203      	movs	r2, #3
 8001dfe:	409a      	lsls	r2, r3
 8001e00:	0013      	movs	r3, r2
 8001e02:	43da      	mvns	r2, r3
 8001e04:	693b      	ldr	r3, [r7, #16]
 8001e06:	4013      	ands	r3, r2
 8001e08:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001e0a:	683b      	ldr	r3, [r7, #0]
 8001e0c:	685b      	ldr	r3, [r3, #4]
 8001e0e:	2203      	movs	r2, #3
 8001e10:	401a      	ands	r2, r3
 8001e12:	697b      	ldr	r3, [r7, #20]
 8001e14:	005b      	lsls	r3, r3, #1
 8001e16:	409a      	lsls	r2, r3
 8001e18:	0013      	movs	r3, r2
 8001e1a:	693a      	ldr	r2, [r7, #16]
 8001e1c:	4313      	orrs	r3, r2
 8001e1e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	693a      	ldr	r2, [r7, #16]
 8001e24:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001e26:	683b      	ldr	r3, [r7, #0]
 8001e28:	685a      	ldr	r2, [r3, #4]
 8001e2a:	23c0      	movs	r3, #192	@ 0xc0
 8001e2c:	029b      	lsls	r3, r3, #10
 8001e2e:	4013      	ands	r3, r2
 8001e30:	d100      	bne.n	8001e34 <HAL_GPIO_Init+0x174>
 8001e32:	e092      	b.n	8001f5a <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8001e34:	4a50      	ldr	r2, [pc, #320]	@ (8001f78 <HAL_GPIO_Init+0x2b8>)
 8001e36:	697b      	ldr	r3, [r7, #20]
 8001e38:	089b      	lsrs	r3, r3, #2
 8001e3a:	3318      	adds	r3, #24
 8001e3c:	009b      	lsls	r3, r3, #2
 8001e3e:	589b      	ldr	r3, [r3, r2]
 8001e40:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8001e42:	697b      	ldr	r3, [r7, #20]
 8001e44:	2203      	movs	r2, #3
 8001e46:	4013      	ands	r3, r2
 8001e48:	00db      	lsls	r3, r3, #3
 8001e4a:	220f      	movs	r2, #15
 8001e4c:	409a      	lsls	r2, r3
 8001e4e:	0013      	movs	r3, r2
 8001e50:	43da      	mvns	r2, r3
 8001e52:	693b      	ldr	r3, [r7, #16]
 8001e54:	4013      	ands	r3, r2
 8001e56:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8001e58:	687a      	ldr	r2, [r7, #4]
 8001e5a:	23a0      	movs	r3, #160	@ 0xa0
 8001e5c:	05db      	lsls	r3, r3, #23
 8001e5e:	429a      	cmp	r2, r3
 8001e60:	d013      	beq.n	8001e8a <HAL_GPIO_Init+0x1ca>
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	4a45      	ldr	r2, [pc, #276]	@ (8001f7c <HAL_GPIO_Init+0x2bc>)
 8001e66:	4293      	cmp	r3, r2
 8001e68:	d00d      	beq.n	8001e86 <HAL_GPIO_Init+0x1c6>
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	4a44      	ldr	r2, [pc, #272]	@ (8001f80 <HAL_GPIO_Init+0x2c0>)
 8001e6e:	4293      	cmp	r3, r2
 8001e70:	d007      	beq.n	8001e82 <HAL_GPIO_Init+0x1c2>
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	4a43      	ldr	r2, [pc, #268]	@ (8001f84 <HAL_GPIO_Init+0x2c4>)
 8001e76:	4293      	cmp	r3, r2
 8001e78:	d101      	bne.n	8001e7e <HAL_GPIO_Init+0x1be>
 8001e7a:	2303      	movs	r3, #3
 8001e7c:	e006      	b.n	8001e8c <HAL_GPIO_Init+0x1cc>
 8001e7e:	2305      	movs	r3, #5
 8001e80:	e004      	b.n	8001e8c <HAL_GPIO_Init+0x1cc>
 8001e82:	2302      	movs	r3, #2
 8001e84:	e002      	b.n	8001e8c <HAL_GPIO_Init+0x1cc>
 8001e86:	2301      	movs	r3, #1
 8001e88:	e000      	b.n	8001e8c <HAL_GPIO_Init+0x1cc>
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	697a      	ldr	r2, [r7, #20]
 8001e8e:	2103      	movs	r1, #3
 8001e90:	400a      	ands	r2, r1
 8001e92:	00d2      	lsls	r2, r2, #3
 8001e94:	4093      	lsls	r3, r2
 8001e96:	693a      	ldr	r2, [r7, #16]
 8001e98:	4313      	orrs	r3, r2
 8001e9a:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8001e9c:	4936      	ldr	r1, [pc, #216]	@ (8001f78 <HAL_GPIO_Init+0x2b8>)
 8001e9e:	697b      	ldr	r3, [r7, #20]
 8001ea0:	089b      	lsrs	r3, r3, #2
 8001ea2:	3318      	adds	r3, #24
 8001ea4:	009b      	lsls	r3, r3, #2
 8001ea6:	693a      	ldr	r2, [r7, #16]
 8001ea8:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001eaa:	4b33      	ldr	r3, [pc, #204]	@ (8001f78 <HAL_GPIO_Init+0x2b8>)
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	43da      	mvns	r2, r3
 8001eb4:	693b      	ldr	r3, [r7, #16]
 8001eb6:	4013      	ands	r3, r2
 8001eb8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001eba:	683b      	ldr	r3, [r7, #0]
 8001ebc:	685a      	ldr	r2, [r3, #4]
 8001ebe:	2380      	movs	r3, #128	@ 0x80
 8001ec0:	035b      	lsls	r3, r3, #13
 8001ec2:	4013      	ands	r3, r2
 8001ec4:	d003      	beq.n	8001ece <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8001ec6:	693a      	ldr	r2, [r7, #16]
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	4313      	orrs	r3, r2
 8001ecc:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001ece:	4b2a      	ldr	r3, [pc, #168]	@ (8001f78 <HAL_GPIO_Init+0x2b8>)
 8001ed0:	693a      	ldr	r2, [r7, #16]
 8001ed2:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8001ed4:	4b28      	ldr	r3, [pc, #160]	@ (8001f78 <HAL_GPIO_Init+0x2b8>)
 8001ed6:	685b      	ldr	r3, [r3, #4]
 8001ed8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	43da      	mvns	r2, r3
 8001ede:	693b      	ldr	r3, [r7, #16]
 8001ee0:	4013      	ands	r3, r2
 8001ee2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001ee4:	683b      	ldr	r3, [r7, #0]
 8001ee6:	685a      	ldr	r2, [r3, #4]
 8001ee8:	2380      	movs	r3, #128	@ 0x80
 8001eea:	039b      	lsls	r3, r3, #14
 8001eec:	4013      	ands	r3, r2
 8001eee:	d003      	beq.n	8001ef8 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8001ef0:	693a      	ldr	r2, [r7, #16]
 8001ef2:	68fb      	ldr	r3, [r7, #12]
 8001ef4:	4313      	orrs	r3, r2
 8001ef6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001ef8:	4b1f      	ldr	r3, [pc, #124]	@ (8001f78 <HAL_GPIO_Init+0x2b8>)
 8001efa:	693a      	ldr	r2, [r7, #16]
 8001efc:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001efe:	4a1e      	ldr	r2, [pc, #120]	@ (8001f78 <HAL_GPIO_Init+0x2b8>)
 8001f00:	2384      	movs	r3, #132	@ 0x84
 8001f02:	58d3      	ldr	r3, [r2, r3]
 8001f04:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	43da      	mvns	r2, r3
 8001f0a:	693b      	ldr	r3, [r7, #16]
 8001f0c:	4013      	ands	r3, r2
 8001f0e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001f10:	683b      	ldr	r3, [r7, #0]
 8001f12:	685a      	ldr	r2, [r3, #4]
 8001f14:	2380      	movs	r3, #128	@ 0x80
 8001f16:	029b      	lsls	r3, r3, #10
 8001f18:	4013      	ands	r3, r2
 8001f1a:	d003      	beq.n	8001f24 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8001f1c:	693a      	ldr	r2, [r7, #16]
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	4313      	orrs	r3, r2
 8001f22:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001f24:	4914      	ldr	r1, [pc, #80]	@ (8001f78 <HAL_GPIO_Init+0x2b8>)
 8001f26:	2284      	movs	r2, #132	@ 0x84
 8001f28:	693b      	ldr	r3, [r7, #16]
 8001f2a:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8001f2c:	4a12      	ldr	r2, [pc, #72]	@ (8001f78 <HAL_GPIO_Init+0x2b8>)
 8001f2e:	2380      	movs	r3, #128	@ 0x80
 8001f30:	58d3      	ldr	r3, [r2, r3]
 8001f32:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	43da      	mvns	r2, r3
 8001f38:	693b      	ldr	r3, [r7, #16]
 8001f3a:	4013      	ands	r3, r2
 8001f3c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001f3e:	683b      	ldr	r3, [r7, #0]
 8001f40:	685a      	ldr	r2, [r3, #4]
 8001f42:	2380      	movs	r3, #128	@ 0x80
 8001f44:	025b      	lsls	r3, r3, #9
 8001f46:	4013      	ands	r3, r2
 8001f48:	d003      	beq.n	8001f52 <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8001f4a:	693a      	ldr	r2, [r7, #16]
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	4313      	orrs	r3, r2
 8001f50:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001f52:	4909      	ldr	r1, [pc, #36]	@ (8001f78 <HAL_GPIO_Init+0x2b8>)
 8001f54:	2280      	movs	r2, #128	@ 0x80
 8001f56:	693b      	ldr	r3, [r7, #16]
 8001f58:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8001f5a:	697b      	ldr	r3, [r7, #20]
 8001f5c:	3301      	adds	r3, #1
 8001f5e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001f60:	683b      	ldr	r3, [r7, #0]
 8001f62:	681a      	ldr	r2, [r3, #0]
 8001f64:	697b      	ldr	r3, [r7, #20]
 8001f66:	40da      	lsrs	r2, r3
 8001f68:	1e13      	subs	r3, r2, #0
 8001f6a:	d000      	beq.n	8001f6e <HAL_GPIO_Init+0x2ae>
 8001f6c:	e6b0      	b.n	8001cd0 <HAL_GPIO_Init+0x10>
  }
}
 8001f6e:	46c0      	nop			@ (mov r8, r8)
 8001f70:	46c0      	nop			@ (mov r8, r8)
 8001f72:	46bd      	mov	sp, r7
 8001f74:	b006      	add	sp, #24
 8001f76:	bd80      	pop	{r7, pc}
 8001f78:	40021800 	.word	0x40021800
 8001f7c:	50000400 	.word	0x50000400
 8001f80:	50000800 	.word	0x50000800
 8001f84:	50000c00 	.word	0x50000c00

08001f88 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	b082      	sub	sp, #8
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d101      	bne.n	8001f9a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001f96:	2301      	movs	r3, #1
 8001f98:	e08f      	b.n	80020ba <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	2241      	movs	r2, #65	@ 0x41
 8001f9e:	5c9b      	ldrb	r3, [r3, r2]
 8001fa0:	b2db      	uxtb	r3, r3
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d107      	bne.n	8001fb6 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	2240      	movs	r2, #64	@ 0x40
 8001faa:	2100      	movs	r1, #0
 8001fac:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	0018      	movs	r0, r3
 8001fb2:	f7ff fc1d 	bl	80017f0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	2241      	movs	r2, #65	@ 0x41
 8001fba:	2124      	movs	r1, #36	@ 0x24
 8001fbc:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	681a      	ldr	r2, [r3, #0]
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	2101      	movs	r1, #1
 8001fca:	438a      	bics	r2, r1
 8001fcc:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	685a      	ldr	r2, [r3, #4]
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	493b      	ldr	r1, [pc, #236]	@ (80020c4 <HAL_I2C_Init+0x13c>)
 8001fd8:	400a      	ands	r2, r1
 8001fda:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	689a      	ldr	r2, [r3, #8]
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	4938      	ldr	r1, [pc, #224]	@ (80020c8 <HAL_I2C_Init+0x140>)
 8001fe8:	400a      	ands	r2, r1
 8001fea:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	68db      	ldr	r3, [r3, #12]
 8001ff0:	2b01      	cmp	r3, #1
 8001ff2:	d108      	bne.n	8002006 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	689a      	ldr	r2, [r3, #8]
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	2180      	movs	r1, #128	@ 0x80
 8001ffe:	0209      	lsls	r1, r1, #8
 8002000:	430a      	orrs	r2, r1
 8002002:	609a      	str	r2, [r3, #8]
 8002004:	e007      	b.n	8002016 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	689a      	ldr	r2, [r3, #8]
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	2184      	movs	r1, #132	@ 0x84
 8002010:	0209      	lsls	r1, r1, #8
 8002012:	430a      	orrs	r2, r1
 8002014:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	68db      	ldr	r3, [r3, #12]
 800201a:	2b02      	cmp	r3, #2
 800201c:	d109      	bne.n	8002032 <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	685a      	ldr	r2, [r3, #4]
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	2180      	movs	r1, #128	@ 0x80
 800202a:	0109      	lsls	r1, r1, #4
 800202c:	430a      	orrs	r2, r1
 800202e:	605a      	str	r2, [r3, #4]
 8002030:	e007      	b.n	8002042 <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	685a      	ldr	r2, [r3, #4]
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	4923      	ldr	r1, [pc, #140]	@ (80020cc <HAL_I2C_Init+0x144>)
 800203e:	400a      	ands	r2, r1
 8002040:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	685a      	ldr	r2, [r3, #4]
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	4920      	ldr	r1, [pc, #128]	@ (80020d0 <HAL_I2C_Init+0x148>)
 800204e:	430a      	orrs	r2, r1
 8002050:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	68da      	ldr	r2, [r3, #12]
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	491a      	ldr	r1, [pc, #104]	@ (80020c8 <HAL_I2C_Init+0x140>)
 800205e:	400a      	ands	r2, r1
 8002060:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	691a      	ldr	r2, [r3, #16]
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	695b      	ldr	r3, [r3, #20]
 800206a:	431a      	orrs	r2, r3
 800206c:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	699b      	ldr	r3, [r3, #24]
 8002072:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	430a      	orrs	r2, r1
 800207a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	69d9      	ldr	r1, [r3, #28]
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	6a1a      	ldr	r2, [r3, #32]
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	430a      	orrs	r2, r1
 800208a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	681a      	ldr	r2, [r3, #0]
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	2101      	movs	r1, #1
 8002098:	430a      	orrs	r2, r1
 800209a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	2200      	movs	r2, #0
 80020a0:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	2241      	movs	r2, #65	@ 0x41
 80020a6:	2120      	movs	r1, #32
 80020a8:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	2200      	movs	r2, #0
 80020ae:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	2242      	movs	r2, #66	@ 0x42
 80020b4:	2100      	movs	r1, #0
 80020b6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80020b8:	2300      	movs	r3, #0
}
 80020ba:	0018      	movs	r0, r3
 80020bc:	46bd      	mov	sp, r7
 80020be:	b002      	add	sp, #8
 80020c0:	bd80      	pop	{r7, pc}
 80020c2:	46c0      	nop			@ (mov r8, r8)
 80020c4:	f0ffffff 	.word	0xf0ffffff
 80020c8:	ffff7fff 	.word	0xffff7fff
 80020cc:	fffff7ff 	.word	0xfffff7ff
 80020d0:	02008000 	.word	0x02008000

080020d4 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 80020d4:	b590      	push	{r4, r7, lr}
 80020d6:	b089      	sub	sp, #36	@ 0x24
 80020d8:	af02      	add	r7, sp, #8
 80020da:	60f8      	str	r0, [r7, #12]
 80020dc:	0008      	movs	r0, r1
 80020de:	607a      	str	r2, [r7, #4]
 80020e0:	0019      	movs	r1, r3
 80020e2:	230a      	movs	r3, #10
 80020e4:	18fb      	adds	r3, r7, r3
 80020e6:	1c02      	adds	r2, r0, #0
 80020e8:	801a      	strh	r2, [r3, #0]
 80020ea:	2308      	movs	r3, #8
 80020ec:	18fb      	adds	r3, r7, r3
 80020ee:	1c0a      	adds	r2, r1, #0
 80020f0:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	2241      	movs	r2, #65	@ 0x41
 80020f6:	5c9b      	ldrb	r3, [r3, r2]
 80020f8:	b2db      	uxtb	r3, r3
 80020fa:	2b20      	cmp	r3, #32
 80020fc:	d000      	beq.n	8002100 <HAL_I2C_Master_Transmit+0x2c>
 80020fe:	e10a      	b.n	8002316 <HAL_I2C_Master_Transmit+0x242>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	2240      	movs	r2, #64	@ 0x40
 8002104:	5c9b      	ldrb	r3, [r3, r2]
 8002106:	2b01      	cmp	r3, #1
 8002108:	d101      	bne.n	800210e <HAL_I2C_Master_Transmit+0x3a>
 800210a:	2302      	movs	r3, #2
 800210c:	e104      	b.n	8002318 <HAL_I2C_Master_Transmit+0x244>
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	2240      	movs	r2, #64	@ 0x40
 8002112:	2101      	movs	r1, #1
 8002114:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002116:	f7ff fcf1 	bl	8001afc <HAL_GetTick>
 800211a:	0003      	movs	r3, r0
 800211c:	613b      	str	r3, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800211e:	2380      	movs	r3, #128	@ 0x80
 8002120:	0219      	lsls	r1, r3, #8
 8002122:	68f8      	ldr	r0, [r7, #12]
 8002124:	693b      	ldr	r3, [r7, #16]
 8002126:	9300      	str	r3, [sp, #0]
 8002128:	2319      	movs	r3, #25
 800212a:	2201      	movs	r2, #1
 800212c:	f000 fa26 	bl	800257c <I2C_WaitOnFlagUntilTimeout>
 8002130:	1e03      	subs	r3, r0, #0
 8002132:	d001      	beq.n	8002138 <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 8002134:	2301      	movs	r3, #1
 8002136:	e0ef      	b.n	8002318 <HAL_I2C_Master_Transmit+0x244>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	2241      	movs	r2, #65	@ 0x41
 800213c:	2121      	movs	r1, #33	@ 0x21
 800213e:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	2242      	movs	r2, #66	@ 0x42
 8002144:	2110      	movs	r1, #16
 8002146:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	2200      	movs	r2, #0
 800214c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	687a      	ldr	r2, [r7, #4]
 8002152:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	2208      	movs	r2, #8
 8002158:	18ba      	adds	r2, r7, r2
 800215a:	8812      	ldrh	r2, [r2, #0]
 800215c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	2200      	movs	r2, #0
 8002162:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002168:	b29b      	uxth	r3, r3
 800216a:	2bff      	cmp	r3, #255	@ 0xff
 800216c:	d906      	bls.n	800217c <HAL_I2C_Master_Transmit+0xa8>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	22ff      	movs	r2, #255	@ 0xff
 8002172:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8002174:	2380      	movs	r3, #128	@ 0x80
 8002176:	045b      	lsls	r3, r3, #17
 8002178:	617b      	str	r3, [r7, #20]
 800217a:	e007      	b.n	800218c <HAL_I2C_Master_Transmit+0xb8>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002180:	b29a      	uxth	r2, r3
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8002186:	2380      	movs	r3, #128	@ 0x80
 8002188:	049b      	lsls	r3, r3, #18
 800218a:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002190:	2b00      	cmp	r3, #0
 8002192:	d027      	beq.n	80021e4 <HAL_I2C_Master_Transmit+0x110>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002198:	781a      	ldrb	r2, [r3, #0]
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021a4:	1c5a      	adds	r2, r3, #1
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80021ae:	b29b      	uxth	r3, r3
 80021b0:	3b01      	subs	r3, #1
 80021b2:	b29a      	uxth	r2, r3
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80021bc:	3b01      	subs	r3, #1
 80021be:	b29a      	uxth	r2, r3
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80021c8:	b2db      	uxtb	r3, r3
 80021ca:	3301      	adds	r3, #1
 80021cc:	b2da      	uxtb	r2, r3
 80021ce:	697c      	ldr	r4, [r7, #20]
 80021d0:	230a      	movs	r3, #10
 80021d2:	18fb      	adds	r3, r7, r3
 80021d4:	8819      	ldrh	r1, [r3, #0]
 80021d6:	68f8      	ldr	r0, [r7, #12]
 80021d8:	4b51      	ldr	r3, [pc, #324]	@ (8002320 <HAL_I2C_Master_Transmit+0x24c>)
 80021da:	9300      	str	r3, [sp, #0]
 80021dc:	0023      	movs	r3, r4
 80021de:	f000 fc45 	bl	8002a6c <I2C_TransferConfig>
 80021e2:	e06f      	b.n	80022c4 <HAL_I2C_Master_Transmit+0x1f0>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80021e8:	b2da      	uxtb	r2, r3
 80021ea:	697c      	ldr	r4, [r7, #20]
 80021ec:	230a      	movs	r3, #10
 80021ee:	18fb      	adds	r3, r7, r3
 80021f0:	8819      	ldrh	r1, [r3, #0]
 80021f2:	68f8      	ldr	r0, [r7, #12]
 80021f4:	4b4a      	ldr	r3, [pc, #296]	@ (8002320 <HAL_I2C_Master_Transmit+0x24c>)
 80021f6:	9300      	str	r3, [sp, #0]
 80021f8:	0023      	movs	r3, r4
 80021fa:	f000 fc37 	bl	8002a6c <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 80021fe:	e061      	b.n	80022c4 <HAL_I2C_Master_Transmit+0x1f0>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002200:	693a      	ldr	r2, [r7, #16]
 8002202:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	0018      	movs	r0, r3
 8002208:	f000 fa10 	bl	800262c <I2C_WaitOnTXISFlagUntilTimeout>
 800220c:	1e03      	subs	r3, r0, #0
 800220e:	d001      	beq.n	8002214 <HAL_I2C_Master_Transmit+0x140>
      {
        return HAL_ERROR;
 8002210:	2301      	movs	r3, #1
 8002212:	e081      	b.n	8002318 <HAL_I2C_Master_Transmit+0x244>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002218:	781a      	ldrb	r2, [r3, #0]
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002224:	1c5a      	adds	r2, r3, #1
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800222e:	b29b      	uxth	r3, r3
 8002230:	3b01      	subs	r3, #1
 8002232:	b29a      	uxth	r2, r3
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800223c:	3b01      	subs	r3, #1
 800223e:	b29a      	uxth	r2, r3
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002248:	b29b      	uxth	r3, r3
 800224a:	2b00      	cmp	r3, #0
 800224c:	d03a      	beq.n	80022c4 <HAL_I2C_Master_Transmit+0x1f0>
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002252:	2b00      	cmp	r3, #0
 8002254:	d136      	bne.n	80022c4 <HAL_I2C_Master_Transmit+0x1f0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002256:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002258:	68f8      	ldr	r0, [r7, #12]
 800225a:	693b      	ldr	r3, [r7, #16]
 800225c:	9300      	str	r3, [sp, #0]
 800225e:	0013      	movs	r3, r2
 8002260:	2200      	movs	r2, #0
 8002262:	2180      	movs	r1, #128	@ 0x80
 8002264:	f000 f98a 	bl	800257c <I2C_WaitOnFlagUntilTimeout>
 8002268:	1e03      	subs	r3, r0, #0
 800226a:	d001      	beq.n	8002270 <HAL_I2C_Master_Transmit+0x19c>
        {
          return HAL_ERROR;
 800226c:	2301      	movs	r3, #1
 800226e:	e053      	b.n	8002318 <HAL_I2C_Master_Transmit+0x244>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002274:	b29b      	uxth	r3, r3
 8002276:	2bff      	cmp	r3, #255	@ 0xff
 8002278:	d911      	bls.n	800229e <HAL_I2C_Master_Transmit+0x1ca>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	22ff      	movs	r2, #255	@ 0xff
 800227e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002284:	b2da      	uxtb	r2, r3
 8002286:	2380      	movs	r3, #128	@ 0x80
 8002288:	045c      	lsls	r4, r3, #17
 800228a:	230a      	movs	r3, #10
 800228c:	18fb      	adds	r3, r7, r3
 800228e:	8819      	ldrh	r1, [r3, #0]
 8002290:	68f8      	ldr	r0, [r7, #12]
 8002292:	2300      	movs	r3, #0
 8002294:	9300      	str	r3, [sp, #0]
 8002296:	0023      	movs	r3, r4
 8002298:	f000 fbe8 	bl	8002a6c <I2C_TransferConfig>
 800229c:	e012      	b.n	80022c4 <HAL_I2C_Master_Transmit+0x1f0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80022a2:	b29a      	uxth	r2, r3
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80022ac:	b2da      	uxtb	r2, r3
 80022ae:	2380      	movs	r3, #128	@ 0x80
 80022b0:	049c      	lsls	r4, r3, #18
 80022b2:	230a      	movs	r3, #10
 80022b4:	18fb      	adds	r3, r7, r3
 80022b6:	8819      	ldrh	r1, [r3, #0]
 80022b8:	68f8      	ldr	r0, [r7, #12]
 80022ba:	2300      	movs	r3, #0
 80022bc:	9300      	str	r3, [sp, #0]
 80022be:	0023      	movs	r3, r4
 80022c0:	f000 fbd4 	bl	8002a6c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80022c8:	b29b      	uxth	r3, r3
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d198      	bne.n	8002200 <HAL_I2C_Master_Transmit+0x12c>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80022ce:	693a      	ldr	r2, [r7, #16]
 80022d0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	0018      	movs	r0, r3
 80022d6:	f000 f9ef 	bl	80026b8 <I2C_WaitOnSTOPFlagUntilTimeout>
 80022da:	1e03      	subs	r3, r0, #0
 80022dc:	d001      	beq.n	80022e2 <HAL_I2C_Master_Transmit+0x20e>
    {
      return HAL_ERROR;
 80022de:	2301      	movs	r3, #1
 80022e0:	e01a      	b.n	8002318 <HAL_I2C_Master_Transmit+0x244>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	2220      	movs	r2, #32
 80022e8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	685a      	ldr	r2, [r3, #4]
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	490b      	ldr	r1, [pc, #44]	@ (8002324 <HAL_I2C_Master_Transmit+0x250>)
 80022f6:	400a      	ands	r2, r1
 80022f8:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	2241      	movs	r2, #65	@ 0x41
 80022fe:	2120      	movs	r1, #32
 8002300:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	2242      	movs	r2, #66	@ 0x42
 8002306:	2100      	movs	r1, #0
 8002308:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	2240      	movs	r2, #64	@ 0x40
 800230e:	2100      	movs	r1, #0
 8002310:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002312:	2300      	movs	r3, #0
 8002314:	e000      	b.n	8002318 <HAL_I2C_Master_Transmit+0x244>
  }
  else
  {
    return HAL_BUSY;
 8002316:	2302      	movs	r3, #2
  }
}
 8002318:	0018      	movs	r0, r3
 800231a:	46bd      	mov	sp, r7
 800231c:	b007      	add	sp, #28
 800231e:	bd90      	pop	{r4, r7, pc}
 8002320:	80002000 	.word	0x80002000
 8002324:	fe00e800 	.word	0xfe00e800

08002328 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8002328:	b590      	push	{r4, r7, lr}
 800232a:	b089      	sub	sp, #36	@ 0x24
 800232c:	af02      	add	r7, sp, #8
 800232e:	60f8      	str	r0, [r7, #12]
 8002330:	0008      	movs	r0, r1
 8002332:	607a      	str	r2, [r7, #4]
 8002334:	0019      	movs	r1, r3
 8002336:	230a      	movs	r3, #10
 8002338:	18fb      	adds	r3, r7, r3
 800233a:	1c02      	adds	r2, r0, #0
 800233c:	801a      	strh	r2, [r3, #0]
 800233e:	2308      	movs	r3, #8
 8002340:	18fb      	adds	r3, r7, r3
 8002342:	1c0a      	adds	r2, r1, #0
 8002344:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	2241      	movs	r2, #65	@ 0x41
 800234a:	5c9b      	ldrb	r3, [r3, r2]
 800234c:	b2db      	uxtb	r3, r3
 800234e:	2b20      	cmp	r3, #32
 8002350:	d000      	beq.n	8002354 <HAL_I2C_Master_Receive+0x2c>
 8002352:	e0e8      	b.n	8002526 <HAL_I2C_Master_Receive+0x1fe>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	2240      	movs	r2, #64	@ 0x40
 8002358:	5c9b      	ldrb	r3, [r3, r2]
 800235a:	2b01      	cmp	r3, #1
 800235c:	d101      	bne.n	8002362 <HAL_I2C_Master_Receive+0x3a>
 800235e:	2302      	movs	r3, #2
 8002360:	e0e2      	b.n	8002528 <HAL_I2C_Master_Receive+0x200>
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	2240      	movs	r2, #64	@ 0x40
 8002366:	2101      	movs	r1, #1
 8002368:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800236a:	f7ff fbc7 	bl	8001afc <HAL_GetTick>
 800236e:	0003      	movs	r3, r0
 8002370:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002372:	2380      	movs	r3, #128	@ 0x80
 8002374:	0219      	lsls	r1, r3, #8
 8002376:	68f8      	ldr	r0, [r7, #12]
 8002378:	697b      	ldr	r3, [r7, #20]
 800237a:	9300      	str	r3, [sp, #0]
 800237c:	2319      	movs	r3, #25
 800237e:	2201      	movs	r2, #1
 8002380:	f000 f8fc 	bl	800257c <I2C_WaitOnFlagUntilTimeout>
 8002384:	1e03      	subs	r3, r0, #0
 8002386:	d001      	beq.n	800238c <HAL_I2C_Master_Receive+0x64>
    {
      return HAL_ERROR;
 8002388:	2301      	movs	r3, #1
 800238a:	e0cd      	b.n	8002528 <HAL_I2C_Master_Receive+0x200>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	2241      	movs	r2, #65	@ 0x41
 8002390:	2122      	movs	r1, #34	@ 0x22
 8002392:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	2242      	movs	r2, #66	@ 0x42
 8002398:	2110      	movs	r1, #16
 800239a:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	2200      	movs	r2, #0
 80023a0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	687a      	ldr	r2, [r7, #4]
 80023a6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	2208      	movs	r2, #8
 80023ac:	18ba      	adds	r2, r7, r2
 80023ae:	8812      	ldrh	r2, [r2, #0]
 80023b0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	2200      	movs	r2, #0
 80023b6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80023bc:	b29b      	uxth	r3, r3
 80023be:	2bff      	cmp	r3, #255	@ 0xff
 80023c0:	d911      	bls.n	80023e6 <HAL_I2C_Master_Receive+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	22ff      	movs	r2, #255	@ 0xff
 80023c6:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80023cc:	b2da      	uxtb	r2, r3
 80023ce:	2380      	movs	r3, #128	@ 0x80
 80023d0:	045c      	lsls	r4, r3, #17
 80023d2:	230a      	movs	r3, #10
 80023d4:	18fb      	adds	r3, r7, r3
 80023d6:	8819      	ldrh	r1, [r3, #0]
 80023d8:	68f8      	ldr	r0, [r7, #12]
 80023da:	4b55      	ldr	r3, [pc, #340]	@ (8002530 <HAL_I2C_Master_Receive+0x208>)
 80023dc:	9300      	str	r3, [sp, #0]
 80023de:	0023      	movs	r3, r4
 80023e0:	f000 fb44 	bl	8002a6c <I2C_TransferConfig>
 80023e4:	e076      	b.n	80024d4 <HAL_I2C_Master_Receive+0x1ac>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80023ea:	b29a      	uxth	r2, r3
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80023f4:	b2da      	uxtb	r2, r3
 80023f6:	2380      	movs	r3, #128	@ 0x80
 80023f8:	049c      	lsls	r4, r3, #18
 80023fa:	230a      	movs	r3, #10
 80023fc:	18fb      	adds	r3, r7, r3
 80023fe:	8819      	ldrh	r1, [r3, #0]
 8002400:	68f8      	ldr	r0, [r7, #12]
 8002402:	4b4b      	ldr	r3, [pc, #300]	@ (8002530 <HAL_I2C_Master_Receive+0x208>)
 8002404:	9300      	str	r3, [sp, #0]
 8002406:	0023      	movs	r3, r4
 8002408:	f000 fb30 	bl	8002a6c <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 800240c:	e062      	b.n	80024d4 <HAL_I2C_Master_Receive+0x1ac>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800240e:	697a      	ldr	r2, [r7, #20]
 8002410:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	0018      	movs	r0, r3
 8002416:	f000 f993 	bl	8002740 <I2C_WaitOnRXNEFlagUntilTimeout>
 800241a:	1e03      	subs	r3, r0, #0
 800241c:	d001      	beq.n	8002422 <HAL_I2C_Master_Receive+0xfa>
      {
        return HAL_ERROR;
 800241e:	2301      	movs	r3, #1
 8002420:	e082      	b.n	8002528 <HAL_I2C_Master_Receive+0x200>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800242c:	b2d2      	uxtb	r2, r2
 800242e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002434:	1c5a      	adds	r2, r3, #1
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800243e:	3b01      	subs	r3, #1
 8002440:	b29a      	uxth	r2, r3
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800244a:	b29b      	uxth	r3, r3
 800244c:	3b01      	subs	r3, #1
 800244e:	b29a      	uxth	r2, r3
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002458:	b29b      	uxth	r3, r3
 800245a:	2b00      	cmp	r3, #0
 800245c:	d03a      	beq.n	80024d4 <HAL_I2C_Master_Receive+0x1ac>
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002462:	2b00      	cmp	r3, #0
 8002464:	d136      	bne.n	80024d4 <HAL_I2C_Master_Receive+0x1ac>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002466:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002468:	68f8      	ldr	r0, [r7, #12]
 800246a:	697b      	ldr	r3, [r7, #20]
 800246c:	9300      	str	r3, [sp, #0]
 800246e:	0013      	movs	r3, r2
 8002470:	2200      	movs	r2, #0
 8002472:	2180      	movs	r1, #128	@ 0x80
 8002474:	f000 f882 	bl	800257c <I2C_WaitOnFlagUntilTimeout>
 8002478:	1e03      	subs	r3, r0, #0
 800247a:	d001      	beq.n	8002480 <HAL_I2C_Master_Receive+0x158>
        {
          return HAL_ERROR;
 800247c:	2301      	movs	r3, #1
 800247e:	e053      	b.n	8002528 <HAL_I2C_Master_Receive+0x200>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002484:	b29b      	uxth	r3, r3
 8002486:	2bff      	cmp	r3, #255	@ 0xff
 8002488:	d911      	bls.n	80024ae <HAL_I2C_Master_Receive+0x186>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	22ff      	movs	r2, #255	@ 0xff
 800248e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002494:	b2da      	uxtb	r2, r3
 8002496:	2380      	movs	r3, #128	@ 0x80
 8002498:	045c      	lsls	r4, r3, #17
 800249a:	230a      	movs	r3, #10
 800249c:	18fb      	adds	r3, r7, r3
 800249e:	8819      	ldrh	r1, [r3, #0]
 80024a0:	68f8      	ldr	r0, [r7, #12]
 80024a2:	2300      	movs	r3, #0
 80024a4:	9300      	str	r3, [sp, #0]
 80024a6:	0023      	movs	r3, r4
 80024a8:	f000 fae0 	bl	8002a6c <I2C_TransferConfig>
 80024ac:	e012      	b.n	80024d4 <HAL_I2C_Master_Receive+0x1ac>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80024b2:	b29a      	uxth	r2, r3
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80024bc:	b2da      	uxtb	r2, r3
 80024be:	2380      	movs	r3, #128	@ 0x80
 80024c0:	049c      	lsls	r4, r3, #18
 80024c2:	230a      	movs	r3, #10
 80024c4:	18fb      	adds	r3, r7, r3
 80024c6:	8819      	ldrh	r1, [r3, #0]
 80024c8:	68f8      	ldr	r0, [r7, #12]
 80024ca:	2300      	movs	r3, #0
 80024cc:	9300      	str	r3, [sp, #0]
 80024ce:	0023      	movs	r3, r4
 80024d0:	f000 facc 	bl	8002a6c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80024d8:	b29b      	uxth	r3, r3
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d197      	bne.n	800240e <HAL_I2C_Master_Receive+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80024de:	697a      	ldr	r2, [r7, #20]
 80024e0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	0018      	movs	r0, r3
 80024e6:	f000 f8e7 	bl	80026b8 <I2C_WaitOnSTOPFlagUntilTimeout>
 80024ea:	1e03      	subs	r3, r0, #0
 80024ec:	d001      	beq.n	80024f2 <HAL_I2C_Master_Receive+0x1ca>
    {
      return HAL_ERROR;
 80024ee:	2301      	movs	r3, #1
 80024f0:	e01a      	b.n	8002528 <HAL_I2C_Master_Receive+0x200>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	2220      	movs	r2, #32
 80024f8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	685a      	ldr	r2, [r3, #4]
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	490b      	ldr	r1, [pc, #44]	@ (8002534 <HAL_I2C_Master_Receive+0x20c>)
 8002506:	400a      	ands	r2, r1
 8002508:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	2241      	movs	r2, #65	@ 0x41
 800250e:	2120      	movs	r1, #32
 8002510:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	2242      	movs	r2, #66	@ 0x42
 8002516:	2100      	movs	r1, #0
 8002518:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	2240      	movs	r2, #64	@ 0x40
 800251e:	2100      	movs	r1, #0
 8002520:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002522:	2300      	movs	r3, #0
 8002524:	e000      	b.n	8002528 <HAL_I2C_Master_Receive+0x200>
  }
  else
  {
    return HAL_BUSY;
 8002526:	2302      	movs	r3, #2
  }
}
 8002528:	0018      	movs	r0, r3
 800252a:	46bd      	mov	sp, r7
 800252c:	b007      	add	sp, #28
 800252e:	bd90      	pop	{r4, r7, pc}
 8002530:	80002400 	.word	0x80002400
 8002534:	fe00e800 	.word	0xfe00e800

08002538 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002538:	b580      	push	{r7, lr}
 800253a:	b082      	sub	sp, #8
 800253c:	af00      	add	r7, sp, #0
 800253e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	699b      	ldr	r3, [r3, #24]
 8002546:	2202      	movs	r2, #2
 8002548:	4013      	ands	r3, r2
 800254a:	2b02      	cmp	r3, #2
 800254c:	d103      	bne.n	8002556 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	2200      	movs	r2, #0
 8002554:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	699b      	ldr	r3, [r3, #24]
 800255c:	2201      	movs	r2, #1
 800255e:	4013      	ands	r3, r2
 8002560:	2b01      	cmp	r3, #1
 8002562:	d007      	beq.n	8002574 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	699a      	ldr	r2, [r3, #24]
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	2101      	movs	r1, #1
 8002570:	430a      	orrs	r2, r1
 8002572:	619a      	str	r2, [r3, #24]
  }
}
 8002574:	46c0      	nop			@ (mov r8, r8)
 8002576:	46bd      	mov	sp, r7
 8002578:	b002      	add	sp, #8
 800257a:	bd80      	pop	{r7, pc}

0800257c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800257c:	b580      	push	{r7, lr}
 800257e:	b084      	sub	sp, #16
 8002580:	af00      	add	r7, sp, #0
 8002582:	60f8      	str	r0, [r7, #12]
 8002584:	60b9      	str	r1, [r7, #8]
 8002586:	603b      	str	r3, [r7, #0]
 8002588:	1dfb      	adds	r3, r7, #7
 800258a:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800258c:	e03a      	b.n	8002604 <I2C_WaitOnFlagUntilTimeout+0x88>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800258e:	69ba      	ldr	r2, [r7, #24]
 8002590:	6839      	ldr	r1, [r7, #0]
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	0018      	movs	r0, r3
 8002596:	f000 f971 	bl	800287c <I2C_IsErrorOccurred>
 800259a:	1e03      	subs	r3, r0, #0
 800259c:	d001      	beq.n	80025a2 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800259e:	2301      	movs	r3, #1
 80025a0:	e040      	b.n	8002624 <I2C_WaitOnFlagUntilTimeout+0xa8>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80025a2:	683b      	ldr	r3, [r7, #0]
 80025a4:	3301      	adds	r3, #1
 80025a6:	d02d      	beq.n	8002604 <I2C_WaitOnFlagUntilTimeout+0x88>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80025a8:	f7ff faa8 	bl	8001afc <HAL_GetTick>
 80025ac:	0002      	movs	r2, r0
 80025ae:	69bb      	ldr	r3, [r7, #24]
 80025b0:	1ad3      	subs	r3, r2, r3
 80025b2:	683a      	ldr	r2, [r7, #0]
 80025b4:	429a      	cmp	r2, r3
 80025b6:	d302      	bcc.n	80025be <I2C_WaitOnFlagUntilTimeout+0x42>
 80025b8:	683b      	ldr	r3, [r7, #0]
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d122      	bne.n	8002604 <I2C_WaitOnFlagUntilTimeout+0x88>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	699b      	ldr	r3, [r3, #24]
 80025c4:	68ba      	ldr	r2, [r7, #8]
 80025c6:	4013      	ands	r3, r2
 80025c8:	68ba      	ldr	r2, [r7, #8]
 80025ca:	1ad3      	subs	r3, r2, r3
 80025cc:	425a      	negs	r2, r3
 80025ce:	4153      	adcs	r3, r2
 80025d0:	b2db      	uxtb	r3, r3
 80025d2:	001a      	movs	r2, r3
 80025d4:	1dfb      	adds	r3, r7, #7
 80025d6:	781b      	ldrb	r3, [r3, #0]
 80025d8:	429a      	cmp	r2, r3
 80025da:	d113      	bne.n	8002604 <I2C_WaitOnFlagUntilTimeout+0x88>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025e0:	2220      	movs	r2, #32
 80025e2:	431a      	orrs	r2, r3
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	2241      	movs	r2, #65	@ 0x41
 80025ec:	2120      	movs	r1, #32
 80025ee:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	2242      	movs	r2, #66	@ 0x42
 80025f4:	2100      	movs	r1, #0
 80025f6:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	2240      	movs	r2, #64	@ 0x40
 80025fc:	2100      	movs	r1, #0
 80025fe:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 8002600:	2301      	movs	r3, #1
 8002602:	e00f      	b.n	8002624 <I2C_WaitOnFlagUntilTimeout+0xa8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	699b      	ldr	r3, [r3, #24]
 800260a:	68ba      	ldr	r2, [r7, #8]
 800260c:	4013      	ands	r3, r2
 800260e:	68ba      	ldr	r2, [r7, #8]
 8002610:	1ad3      	subs	r3, r2, r3
 8002612:	425a      	negs	r2, r3
 8002614:	4153      	adcs	r3, r2
 8002616:	b2db      	uxtb	r3, r3
 8002618:	001a      	movs	r2, r3
 800261a:	1dfb      	adds	r3, r7, #7
 800261c:	781b      	ldrb	r3, [r3, #0]
 800261e:	429a      	cmp	r2, r3
 8002620:	d0b5      	beq.n	800258e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002622:	2300      	movs	r3, #0
}
 8002624:	0018      	movs	r0, r3
 8002626:	46bd      	mov	sp, r7
 8002628:	b004      	add	sp, #16
 800262a:	bd80      	pop	{r7, pc}

0800262c <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800262c:	b580      	push	{r7, lr}
 800262e:	b084      	sub	sp, #16
 8002630:	af00      	add	r7, sp, #0
 8002632:	60f8      	str	r0, [r7, #12]
 8002634:	60b9      	str	r1, [r7, #8]
 8002636:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002638:	e032      	b.n	80026a0 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800263a:	687a      	ldr	r2, [r7, #4]
 800263c:	68b9      	ldr	r1, [r7, #8]
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	0018      	movs	r0, r3
 8002642:	f000 f91b 	bl	800287c <I2C_IsErrorOccurred>
 8002646:	1e03      	subs	r3, r0, #0
 8002648:	d001      	beq.n	800264e <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800264a:	2301      	movs	r3, #1
 800264c:	e030      	b.n	80026b0 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800264e:	68bb      	ldr	r3, [r7, #8]
 8002650:	3301      	adds	r3, #1
 8002652:	d025      	beq.n	80026a0 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002654:	f7ff fa52 	bl	8001afc <HAL_GetTick>
 8002658:	0002      	movs	r2, r0
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	1ad3      	subs	r3, r2, r3
 800265e:	68ba      	ldr	r2, [r7, #8]
 8002660:	429a      	cmp	r2, r3
 8002662:	d302      	bcc.n	800266a <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8002664:	68bb      	ldr	r3, [r7, #8]
 8002666:	2b00      	cmp	r3, #0
 8002668:	d11a      	bne.n	80026a0 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	699b      	ldr	r3, [r3, #24]
 8002670:	2202      	movs	r2, #2
 8002672:	4013      	ands	r3, r2
 8002674:	2b02      	cmp	r3, #2
 8002676:	d013      	beq.n	80026a0 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800267c:	2220      	movs	r2, #32
 800267e:	431a      	orrs	r2, r3
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	2241      	movs	r2, #65	@ 0x41
 8002688:	2120      	movs	r1, #32
 800268a:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	2242      	movs	r2, #66	@ 0x42
 8002690:	2100      	movs	r1, #0
 8002692:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	2240      	movs	r2, #64	@ 0x40
 8002698:	2100      	movs	r1, #0
 800269a:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 800269c:	2301      	movs	r3, #1
 800269e:	e007      	b.n	80026b0 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	699b      	ldr	r3, [r3, #24]
 80026a6:	2202      	movs	r2, #2
 80026a8:	4013      	ands	r3, r2
 80026aa:	2b02      	cmp	r3, #2
 80026ac:	d1c5      	bne.n	800263a <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80026ae:	2300      	movs	r3, #0
}
 80026b0:	0018      	movs	r0, r3
 80026b2:	46bd      	mov	sp, r7
 80026b4:	b004      	add	sp, #16
 80026b6:	bd80      	pop	{r7, pc}

080026b8 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80026b8:	b580      	push	{r7, lr}
 80026ba:	b084      	sub	sp, #16
 80026bc:	af00      	add	r7, sp, #0
 80026be:	60f8      	str	r0, [r7, #12]
 80026c0:	60b9      	str	r1, [r7, #8]
 80026c2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80026c4:	e02f      	b.n	8002726 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80026c6:	687a      	ldr	r2, [r7, #4]
 80026c8:	68b9      	ldr	r1, [r7, #8]
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	0018      	movs	r0, r3
 80026ce:	f000 f8d5 	bl	800287c <I2C_IsErrorOccurred>
 80026d2:	1e03      	subs	r3, r0, #0
 80026d4:	d001      	beq.n	80026da <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80026d6:	2301      	movs	r3, #1
 80026d8:	e02d      	b.n	8002736 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80026da:	f7ff fa0f 	bl	8001afc <HAL_GetTick>
 80026de:	0002      	movs	r2, r0
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	1ad3      	subs	r3, r2, r3
 80026e4:	68ba      	ldr	r2, [r7, #8]
 80026e6:	429a      	cmp	r2, r3
 80026e8:	d302      	bcc.n	80026f0 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80026ea:	68bb      	ldr	r3, [r7, #8]
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d11a      	bne.n	8002726 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	699b      	ldr	r3, [r3, #24]
 80026f6:	2220      	movs	r2, #32
 80026f8:	4013      	ands	r3, r2
 80026fa:	2b20      	cmp	r3, #32
 80026fc:	d013      	beq.n	8002726 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002702:	2220      	movs	r2, #32
 8002704:	431a      	orrs	r2, r3
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	2241      	movs	r2, #65	@ 0x41
 800270e:	2120      	movs	r1, #32
 8002710:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	2242      	movs	r2, #66	@ 0x42
 8002716:	2100      	movs	r1, #0
 8002718:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	2240      	movs	r2, #64	@ 0x40
 800271e:	2100      	movs	r1, #0
 8002720:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8002722:	2301      	movs	r3, #1
 8002724:	e007      	b.n	8002736 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	699b      	ldr	r3, [r3, #24]
 800272c:	2220      	movs	r2, #32
 800272e:	4013      	ands	r3, r2
 8002730:	2b20      	cmp	r3, #32
 8002732:	d1c8      	bne.n	80026c6 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002734:	2300      	movs	r3, #0
}
 8002736:	0018      	movs	r0, r3
 8002738:	46bd      	mov	sp, r7
 800273a:	b004      	add	sp, #16
 800273c:	bd80      	pop	{r7, pc}
	...

08002740 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002740:	b580      	push	{r7, lr}
 8002742:	b086      	sub	sp, #24
 8002744:	af00      	add	r7, sp, #0
 8002746:	60f8      	str	r0, [r7, #12]
 8002748:	60b9      	str	r1, [r7, #8]
 800274a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800274c:	2317      	movs	r3, #23
 800274e:	18fb      	adds	r3, r7, r3
 8002750:	2200      	movs	r2, #0
 8002752:	701a      	strb	r2, [r3, #0]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8002754:	e07b      	b.n	800284e <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002756:	687a      	ldr	r2, [r7, #4]
 8002758:	68b9      	ldr	r1, [r7, #8]
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	0018      	movs	r0, r3
 800275e:	f000 f88d 	bl	800287c <I2C_IsErrorOccurred>
 8002762:	1e03      	subs	r3, r0, #0
 8002764:	d003      	beq.n	800276e <I2C_WaitOnRXNEFlagUntilTimeout+0x2e>
    {
      status = HAL_ERROR;
 8002766:	2317      	movs	r3, #23
 8002768:	18fb      	adds	r3, r7, r3
 800276a:	2201      	movs	r2, #1
 800276c:	701a      	strb	r2, [r3, #0]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	699b      	ldr	r3, [r3, #24]
 8002774:	2220      	movs	r2, #32
 8002776:	4013      	ands	r3, r2
 8002778:	2b20      	cmp	r3, #32
 800277a:	d140      	bne.n	80027fe <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
 800277c:	2117      	movs	r1, #23
 800277e:	187b      	adds	r3, r7, r1
 8002780:	781b      	ldrb	r3, [r3, #0]
 8002782:	2b00      	cmp	r3, #0
 8002784:	d13b      	bne.n	80027fe <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	699b      	ldr	r3, [r3, #24]
 800278c:	2204      	movs	r2, #4
 800278e:	4013      	ands	r3, r2
 8002790:	2b04      	cmp	r3, #4
 8002792:	d106      	bne.n	80027a2 <I2C_WaitOnRXNEFlagUntilTimeout+0x62>
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002798:	2b00      	cmp	r3, #0
 800279a:	d002      	beq.n	80027a2 <I2C_WaitOnRXNEFlagUntilTimeout+0x62>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 800279c:	187b      	adds	r3, r7, r1
 800279e:	2200      	movs	r2, #0
 80027a0:	701a      	strb	r2, [r3, #0]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	699b      	ldr	r3, [r3, #24]
 80027a8:	2210      	movs	r2, #16
 80027aa:	4013      	ands	r3, r2
 80027ac:	2b10      	cmp	r3, #16
 80027ae:	d123      	bne.n	80027f8 <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	2210      	movs	r2, #16
 80027b6:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	2204      	movs	r2, #4
 80027bc:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	2220      	movs	r2, #32
 80027c4:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	685a      	ldr	r2, [r3, #4]
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	4929      	ldr	r1, [pc, #164]	@ (8002878 <I2C_WaitOnRXNEFlagUntilTimeout+0x138>)
 80027d2:	400a      	ands	r2, r1
 80027d4:	605a      	str	r2, [r3, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	2241      	movs	r2, #65	@ 0x41
 80027da:	2120      	movs	r1, #32
 80027dc:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	2242      	movs	r2, #66	@ 0x42
 80027e2:	2100      	movs	r1, #0
 80027e4:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	2240      	movs	r2, #64	@ 0x40
 80027ea:	2100      	movs	r1, #0
 80027ec:	5499      	strb	r1, [r3, r2]

        status = HAL_ERROR;
 80027ee:	2317      	movs	r3, #23
 80027f0:	18fb      	adds	r3, r7, r3
 80027f2:	2201      	movs	r2, #1
 80027f4:	701a      	strb	r2, [r3, #0]
 80027f6:	e002      	b.n	80027fe <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	2200      	movs	r2, #0
 80027fc:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 80027fe:	f7ff f97d 	bl	8001afc <HAL_GetTick>
 8002802:	0002      	movs	r2, r0
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	1ad3      	subs	r3, r2, r3
 8002808:	68ba      	ldr	r2, [r7, #8]
 800280a:	429a      	cmp	r2, r3
 800280c:	d302      	bcc.n	8002814 <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>
 800280e:	68bb      	ldr	r3, [r7, #8]
 8002810:	2b00      	cmp	r3, #0
 8002812:	d11c      	bne.n	800284e <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
 8002814:	2017      	movs	r0, #23
 8002816:	183b      	adds	r3, r7, r0
 8002818:	781b      	ldrb	r3, [r3, #0]
 800281a:	2b00      	cmp	r3, #0
 800281c:	d117      	bne.n	800284e <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	699b      	ldr	r3, [r3, #24]
 8002824:	2204      	movs	r2, #4
 8002826:	4013      	ands	r3, r2
 8002828:	2b04      	cmp	r3, #4
 800282a:	d010      	beq.n	800284e <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002830:	2220      	movs	r2, #32
 8002832:	431a      	orrs	r2, r3
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	2241      	movs	r2, #65	@ 0x41
 800283c:	2120      	movs	r1, #32
 800283e:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	2240      	movs	r2, #64	@ 0x40
 8002844:	2100      	movs	r1, #0
 8002846:	5499      	strb	r1, [r3, r2]

        status = HAL_ERROR;
 8002848:	183b      	adds	r3, r7, r0
 800284a:	2201      	movs	r2, #1
 800284c:	701a      	strb	r2, [r3, #0]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	699b      	ldr	r3, [r3, #24]
 8002854:	2204      	movs	r2, #4
 8002856:	4013      	ands	r3, r2
 8002858:	2b04      	cmp	r3, #4
 800285a:	d005      	beq.n	8002868 <I2C_WaitOnRXNEFlagUntilTimeout+0x128>
 800285c:	2317      	movs	r3, #23
 800285e:	18fb      	adds	r3, r7, r3
 8002860:	781b      	ldrb	r3, [r3, #0]
 8002862:	2b00      	cmp	r3, #0
 8002864:	d100      	bne.n	8002868 <I2C_WaitOnRXNEFlagUntilTimeout+0x128>
 8002866:	e776      	b.n	8002756 <I2C_WaitOnRXNEFlagUntilTimeout+0x16>
      }
    }
  }
  return status;
 8002868:	2317      	movs	r3, #23
 800286a:	18fb      	adds	r3, r7, r3
 800286c:	781b      	ldrb	r3, [r3, #0]
}
 800286e:	0018      	movs	r0, r3
 8002870:	46bd      	mov	sp, r7
 8002872:	b006      	add	sp, #24
 8002874:	bd80      	pop	{r7, pc}
 8002876:	46c0      	nop			@ (mov r8, r8)
 8002878:	fe00e800 	.word	0xfe00e800

0800287c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800287c:	b580      	push	{r7, lr}
 800287e:	b08a      	sub	sp, #40	@ 0x28
 8002880:	af00      	add	r7, sp, #0
 8002882:	60f8      	str	r0, [r7, #12]
 8002884:	60b9      	str	r1, [r7, #8]
 8002886:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002888:	2327      	movs	r3, #39	@ 0x27
 800288a:	18fb      	adds	r3, r7, r3
 800288c:	2200      	movs	r2, #0
 800288e:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	699b      	ldr	r3, [r3, #24]
 8002896:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8002898:	2300      	movs	r3, #0
 800289a:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80028a0:	69bb      	ldr	r3, [r7, #24]
 80028a2:	2210      	movs	r2, #16
 80028a4:	4013      	ands	r3, r2
 80028a6:	d100      	bne.n	80028aa <I2C_IsErrorOccurred+0x2e>
 80028a8:	e079      	b.n	800299e <I2C_IsErrorOccurred+0x122>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	2210      	movs	r2, #16
 80028b0:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80028b2:	e057      	b.n	8002964 <I2C_IsErrorOccurred+0xe8>
 80028b4:	2227      	movs	r2, #39	@ 0x27
 80028b6:	18bb      	adds	r3, r7, r2
 80028b8:	18ba      	adds	r2, r7, r2
 80028ba:	7812      	ldrb	r2, [r2, #0]
 80028bc:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80028be:	68bb      	ldr	r3, [r7, #8]
 80028c0:	3301      	adds	r3, #1
 80028c2:	d04f      	beq.n	8002964 <I2C_IsErrorOccurred+0xe8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80028c4:	f7ff f91a 	bl	8001afc <HAL_GetTick>
 80028c8:	0002      	movs	r2, r0
 80028ca:	69fb      	ldr	r3, [r7, #28]
 80028cc:	1ad3      	subs	r3, r2, r3
 80028ce:	68ba      	ldr	r2, [r7, #8]
 80028d0:	429a      	cmp	r2, r3
 80028d2:	d302      	bcc.n	80028da <I2C_IsErrorOccurred+0x5e>
 80028d4:	68bb      	ldr	r3, [r7, #8]
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d144      	bne.n	8002964 <I2C_IsErrorOccurred+0xe8>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	685a      	ldr	r2, [r3, #4]
 80028e0:	2380      	movs	r3, #128	@ 0x80
 80028e2:	01db      	lsls	r3, r3, #7
 80028e4:	4013      	ands	r3, r2
 80028e6:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80028e8:	2013      	movs	r0, #19
 80028ea:	183b      	adds	r3, r7, r0
 80028ec:	68fa      	ldr	r2, [r7, #12]
 80028ee:	2142      	movs	r1, #66	@ 0x42
 80028f0:	5c52      	ldrb	r2, [r2, r1]
 80028f2:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	699a      	ldr	r2, [r3, #24]
 80028fa:	2380      	movs	r3, #128	@ 0x80
 80028fc:	021b      	lsls	r3, r3, #8
 80028fe:	401a      	ands	r2, r3
 8002900:	2380      	movs	r3, #128	@ 0x80
 8002902:	021b      	lsls	r3, r3, #8
 8002904:	429a      	cmp	r2, r3
 8002906:	d126      	bne.n	8002956 <I2C_IsErrorOccurred+0xda>
 8002908:	697a      	ldr	r2, [r7, #20]
 800290a:	2380      	movs	r3, #128	@ 0x80
 800290c:	01db      	lsls	r3, r3, #7
 800290e:	429a      	cmp	r2, r3
 8002910:	d021      	beq.n	8002956 <I2C_IsErrorOccurred+0xda>
              (tmp1 != I2C_CR2_STOP) && \
 8002912:	183b      	adds	r3, r7, r0
 8002914:	781b      	ldrb	r3, [r3, #0]
 8002916:	2b20      	cmp	r3, #32
 8002918:	d01d      	beq.n	8002956 <I2C_IsErrorOccurred+0xda>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	685a      	ldr	r2, [r3, #4]
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	2180      	movs	r1, #128	@ 0x80
 8002926:	01c9      	lsls	r1, r1, #7
 8002928:	430a      	orrs	r2, r1
 800292a:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800292c:	f7ff f8e6 	bl	8001afc <HAL_GetTick>
 8002930:	0003      	movs	r3, r0
 8002932:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002934:	e00f      	b.n	8002956 <I2C_IsErrorOccurred+0xda>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002936:	f7ff f8e1 	bl	8001afc <HAL_GetTick>
 800293a:	0002      	movs	r2, r0
 800293c:	69fb      	ldr	r3, [r7, #28]
 800293e:	1ad3      	subs	r3, r2, r3
 8002940:	2b19      	cmp	r3, #25
 8002942:	d908      	bls.n	8002956 <I2C_IsErrorOccurred+0xda>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002944:	6a3b      	ldr	r3, [r7, #32]
 8002946:	2220      	movs	r2, #32
 8002948:	4313      	orrs	r3, r2
 800294a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800294c:	2327      	movs	r3, #39	@ 0x27
 800294e:	18fb      	adds	r3, r7, r3
 8002950:	2201      	movs	r2, #1
 8002952:	701a      	strb	r2, [r3, #0]

              break;
 8002954:	e006      	b.n	8002964 <I2C_IsErrorOccurred+0xe8>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	699b      	ldr	r3, [r3, #24]
 800295c:	2220      	movs	r2, #32
 800295e:	4013      	ands	r3, r2
 8002960:	2b20      	cmp	r3, #32
 8002962:	d1e8      	bne.n	8002936 <I2C_IsErrorOccurred+0xba>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	699b      	ldr	r3, [r3, #24]
 800296a:	2220      	movs	r2, #32
 800296c:	4013      	ands	r3, r2
 800296e:	2b20      	cmp	r3, #32
 8002970:	d004      	beq.n	800297c <I2C_IsErrorOccurred+0x100>
 8002972:	2327      	movs	r3, #39	@ 0x27
 8002974:	18fb      	adds	r3, r7, r3
 8002976:	781b      	ldrb	r3, [r3, #0]
 8002978:	2b00      	cmp	r3, #0
 800297a:	d09b      	beq.n	80028b4 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800297c:	2327      	movs	r3, #39	@ 0x27
 800297e:	18fb      	adds	r3, r7, r3
 8002980:	781b      	ldrb	r3, [r3, #0]
 8002982:	2b00      	cmp	r3, #0
 8002984:	d103      	bne.n	800298e <I2C_IsErrorOccurred+0x112>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	2220      	movs	r2, #32
 800298c:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800298e:	6a3b      	ldr	r3, [r7, #32]
 8002990:	2204      	movs	r2, #4
 8002992:	4313      	orrs	r3, r2
 8002994:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002996:	2327      	movs	r3, #39	@ 0x27
 8002998:	18fb      	adds	r3, r7, r3
 800299a:	2201      	movs	r2, #1
 800299c:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	699b      	ldr	r3, [r3, #24]
 80029a4:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80029a6:	69ba      	ldr	r2, [r7, #24]
 80029a8:	2380      	movs	r3, #128	@ 0x80
 80029aa:	005b      	lsls	r3, r3, #1
 80029ac:	4013      	ands	r3, r2
 80029ae:	d00c      	beq.n	80029ca <I2C_IsErrorOccurred+0x14e>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80029b0:	6a3b      	ldr	r3, [r7, #32]
 80029b2:	2201      	movs	r2, #1
 80029b4:	4313      	orrs	r3, r2
 80029b6:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	2280      	movs	r2, #128	@ 0x80
 80029be:	0052      	lsls	r2, r2, #1
 80029c0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80029c2:	2327      	movs	r3, #39	@ 0x27
 80029c4:	18fb      	adds	r3, r7, r3
 80029c6:	2201      	movs	r2, #1
 80029c8:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80029ca:	69ba      	ldr	r2, [r7, #24]
 80029cc:	2380      	movs	r3, #128	@ 0x80
 80029ce:	00db      	lsls	r3, r3, #3
 80029d0:	4013      	ands	r3, r2
 80029d2:	d00c      	beq.n	80029ee <I2C_IsErrorOccurred+0x172>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80029d4:	6a3b      	ldr	r3, [r7, #32]
 80029d6:	2208      	movs	r2, #8
 80029d8:	4313      	orrs	r3, r2
 80029da:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	2280      	movs	r2, #128	@ 0x80
 80029e2:	00d2      	lsls	r2, r2, #3
 80029e4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80029e6:	2327      	movs	r3, #39	@ 0x27
 80029e8:	18fb      	adds	r3, r7, r3
 80029ea:	2201      	movs	r2, #1
 80029ec:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80029ee:	69ba      	ldr	r2, [r7, #24]
 80029f0:	2380      	movs	r3, #128	@ 0x80
 80029f2:	009b      	lsls	r3, r3, #2
 80029f4:	4013      	ands	r3, r2
 80029f6:	d00c      	beq.n	8002a12 <I2C_IsErrorOccurred+0x196>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80029f8:	6a3b      	ldr	r3, [r7, #32]
 80029fa:	2202      	movs	r2, #2
 80029fc:	4313      	orrs	r3, r2
 80029fe:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	2280      	movs	r2, #128	@ 0x80
 8002a06:	0092      	lsls	r2, r2, #2
 8002a08:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002a0a:	2327      	movs	r3, #39	@ 0x27
 8002a0c:	18fb      	adds	r3, r7, r3
 8002a0e:	2201      	movs	r2, #1
 8002a10:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 8002a12:	2327      	movs	r3, #39	@ 0x27
 8002a14:	18fb      	adds	r3, r7, r3
 8002a16:	781b      	ldrb	r3, [r3, #0]
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d01d      	beq.n	8002a58 <I2C_IsErrorOccurred+0x1dc>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	0018      	movs	r0, r3
 8002a20:	f7ff fd8a 	bl	8002538 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	685a      	ldr	r2, [r3, #4]
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	490e      	ldr	r1, [pc, #56]	@ (8002a68 <I2C_IsErrorOccurred+0x1ec>)
 8002a30:	400a      	ands	r2, r1
 8002a32:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002a38:	6a3b      	ldr	r3, [r7, #32]
 8002a3a:	431a      	orrs	r2, r3
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	2241      	movs	r2, #65	@ 0x41
 8002a44:	2120      	movs	r1, #32
 8002a46:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	2242      	movs	r2, #66	@ 0x42
 8002a4c:	2100      	movs	r1, #0
 8002a4e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	2240      	movs	r2, #64	@ 0x40
 8002a54:	2100      	movs	r1, #0
 8002a56:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8002a58:	2327      	movs	r3, #39	@ 0x27
 8002a5a:	18fb      	adds	r3, r7, r3
 8002a5c:	781b      	ldrb	r3, [r3, #0]
}
 8002a5e:	0018      	movs	r0, r3
 8002a60:	46bd      	mov	sp, r7
 8002a62:	b00a      	add	sp, #40	@ 0x28
 8002a64:	bd80      	pop	{r7, pc}
 8002a66:	46c0      	nop			@ (mov r8, r8)
 8002a68:	fe00e800 	.word	0xfe00e800

08002a6c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002a6c:	b590      	push	{r4, r7, lr}
 8002a6e:	b087      	sub	sp, #28
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	60f8      	str	r0, [r7, #12]
 8002a74:	0008      	movs	r0, r1
 8002a76:	0011      	movs	r1, r2
 8002a78:	607b      	str	r3, [r7, #4]
 8002a7a:	240a      	movs	r4, #10
 8002a7c:	193b      	adds	r3, r7, r4
 8002a7e:	1c02      	adds	r2, r0, #0
 8002a80:	801a      	strh	r2, [r3, #0]
 8002a82:	2009      	movs	r0, #9
 8002a84:	183b      	adds	r3, r7, r0
 8002a86:	1c0a      	adds	r2, r1, #0
 8002a88:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002a8a:	193b      	adds	r3, r7, r4
 8002a8c:	881b      	ldrh	r3, [r3, #0]
 8002a8e:	059b      	lsls	r3, r3, #22
 8002a90:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002a92:	183b      	adds	r3, r7, r0
 8002a94:	781b      	ldrb	r3, [r3, #0]
 8002a96:	0419      	lsls	r1, r3, #16
 8002a98:	23ff      	movs	r3, #255	@ 0xff
 8002a9a:	041b      	lsls	r3, r3, #16
 8002a9c:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002a9e:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002aa4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002aa6:	4313      	orrs	r3, r2
 8002aa8:	005b      	lsls	r3, r3, #1
 8002aaa:	085b      	lsrs	r3, r3, #1
 8002aac:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	685b      	ldr	r3, [r3, #4]
 8002ab4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002ab6:	0d51      	lsrs	r1, r2, #21
 8002ab8:	2280      	movs	r2, #128	@ 0x80
 8002aba:	00d2      	lsls	r2, r2, #3
 8002abc:	400a      	ands	r2, r1
 8002abe:	4907      	ldr	r1, [pc, #28]	@ (8002adc <I2C_TransferConfig+0x70>)
 8002ac0:	430a      	orrs	r2, r1
 8002ac2:	43d2      	mvns	r2, r2
 8002ac4:	401a      	ands	r2, r3
 8002ac6:	0011      	movs	r1, r2
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	697a      	ldr	r2, [r7, #20]
 8002ace:	430a      	orrs	r2, r1
 8002ad0:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002ad2:	46c0      	nop			@ (mov r8, r8)
 8002ad4:	46bd      	mov	sp, r7
 8002ad6:	b007      	add	sp, #28
 8002ad8:	bd90      	pop	{r4, r7, pc}
 8002ada:	46c0      	nop			@ (mov r8, r8)
 8002adc:	03ff63ff 	.word	0x03ff63ff

08002ae0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002ae0:	b580      	push	{r7, lr}
 8002ae2:	b082      	sub	sp, #8
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	6078      	str	r0, [r7, #4]
 8002ae8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	2241      	movs	r2, #65	@ 0x41
 8002aee:	5c9b      	ldrb	r3, [r3, r2]
 8002af0:	b2db      	uxtb	r3, r3
 8002af2:	2b20      	cmp	r3, #32
 8002af4:	d138      	bne.n	8002b68 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	2240      	movs	r2, #64	@ 0x40
 8002afa:	5c9b      	ldrb	r3, [r3, r2]
 8002afc:	2b01      	cmp	r3, #1
 8002afe:	d101      	bne.n	8002b04 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002b00:	2302      	movs	r3, #2
 8002b02:	e032      	b.n	8002b6a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	2240      	movs	r2, #64	@ 0x40
 8002b08:	2101      	movs	r1, #1
 8002b0a:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	2241      	movs	r2, #65	@ 0x41
 8002b10:	2124      	movs	r1, #36	@ 0x24
 8002b12:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	681a      	ldr	r2, [r3, #0]
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	2101      	movs	r1, #1
 8002b20:	438a      	bics	r2, r1
 8002b22:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	681a      	ldr	r2, [r3, #0]
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	4911      	ldr	r1, [pc, #68]	@ (8002b74 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8002b30:	400a      	ands	r2, r1
 8002b32:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	6819      	ldr	r1, [r3, #0]
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	683a      	ldr	r2, [r7, #0]
 8002b40:	430a      	orrs	r2, r1
 8002b42:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	681a      	ldr	r2, [r3, #0]
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	2101      	movs	r1, #1
 8002b50:	430a      	orrs	r2, r1
 8002b52:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	2241      	movs	r2, #65	@ 0x41
 8002b58:	2120      	movs	r1, #32
 8002b5a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	2240      	movs	r2, #64	@ 0x40
 8002b60:	2100      	movs	r1, #0
 8002b62:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002b64:	2300      	movs	r3, #0
 8002b66:	e000      	b.n	8002b6a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002b68:	2302      	movs	r3, #2
  }
}
 8002b6a:	0018      	movs	r0, r3
 8002b6c:	46bd      	mov	sp, r7
 8002b6e:	b002      	add	sp, #8
 8002b70:	bd80      	pop	{r7, pc}
 8002b72:	46c0      	nop			@ (mov r8, r8)
 8002b74:	ffffefff 	.word	0xffffefff

08002b78 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002b78:	b580      	push	{r7, lr}
 8002b7a:	b084      	sub	sp, #16
 8002b7c:	af00      	add	r7, sp, #0
 8002b7e:	6078      	str	r0, [r7, #4]
 8002b80:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	2241      	movs	r2, #65	@ 0x41
 8002b86:	5c9b      	ldrb	r3, [r3, r2]
 8002b88:	b2db      	uxtb	r3, r3
 8002b8a:	2b20      	cmp	r3, #32
 8002b8c:	d139      	bne.n	8002c02 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	2240      	movs	r2, #64	@ 0x40
 8002b92:	5c9b      	ldrb	r3, [r3, r2]
 8002b94:	2b01      	cmp	r3, #1
 8002b96:	d101      	bne.n	8002b9c <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002b98:	2302      	movs	r3, #2
 8002b9a:	e033      	b.n	8002c04 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	2240      	movs	r2, #64	@ 0x40
 8002ba0:	2101      	movs	r1, #1
 8002ba2:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	2241      	movs	r2, #65	@ 0x41
 8002ba8:	2124      	movs	r1, #36	@ 0x24
 8002baa:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	681a      	ldr	r2, [r3, #0]
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	2101      	movs	r1, #1
 8002bb8:	438a      	bics	r2, r1
 8002bba:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	4a11      	ldr	r2, [pc, #68]	@ (8002c0c <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8002bc8:	4013      	ands	r3, r2
 8002bca:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002bcc:	683b      	ldr	r3, [r7, #0]
 8002bce:	021b      	lsls	r3, r3, #8
 8002bd0:	68fa      	ldr	r2, [r7, #12]
 8002bd2:	4313      	orrs	r3, r2
 8002bd4:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	68fa      	ldr	r2, [r7, #12]
 8002bdc:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	681a      	ldr	r2, [r3, #0]
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	2101      	movs	r1, #1
 8002bea:	430a      	orrs	r2, r1
 8002bec:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	2241      	movs	r2, #65	@ 0x41
 8002bf2:	2120      	movs	r1, #32
 8002bf4:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	2240      	movs	r2, #64	@ 0x40
 8002bfa:	2100      	movs	r1, #0
 8002bfc:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002bfe:	2300      	movs	r3, #0
 8002c00:	e000      	b.n	8002c04 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002c02:	2302      	movs	r3, #2
  }
}
 8002c04:	0018      	movs	r0, r3
 8002c06:	46bd      	mov	sp, r7
 8002c08:	b004      	add	sp, #16
 8002c0a:	bd80      	pop	{r7, pc}
 8002c0c:	fffff0ff 	.word	0xfffff0ff

08002c10 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002c10:	b580      	push	{r7, lr}
 8002c12:	b084      	sub	sp, #16
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8002c18:	4b19      	ldr	r3, [pc, #100]	@ (8002c80 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	4a19      	ldr	r2, [pc, #100]	@ (8002c84 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8002c1e:	4013      	ands	r3, r2
 8002c20:	0019      	movs	r1, r3
 8002c22:	4b17      	ldr	r3, [pc, #92]	@ (8002c80 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8002c24:	687a      	ldr	r2, [r7, #4]
 8002c26:	430a      	orrs	r2, r1
 8002c28:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002c2a:	687a      	ldr	r2, [r7, #4]
 8002c2c:	2380      	movs	r3, #128	@ 0x80
 8002c2e:	009b      	lsls	r3, r3, #2
 8002c30:	429a      	cmp	r2, r3
 8002c32:	d11f      	bne.n	8002c74 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8002c34:	4b14      	ldr	r3, [pc, #80]	@ (8002c88 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8002c36:	681a      	ldr	r2, [r3, #0]
 8002c38:	0013      	movs	r3, r2
 8002c3a:	005b      	lsls	r3, r3, #1
 8002c3c:	189b      	adds	r3, r3, r2
 8002c3e:	005b      	lsls	r3, r3, #1
 8002c40:	4912      	ldr	r1, [pc, #72]	@ (8002c8c <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8002c42:	0018      	movs	r0, r3
 8002c44:	f7fd fa5e 	bl	8000104 <__udivsi3>
 8002c48:	0003      	movs	r3, r0
 8002c4a:	3301      	adds	r3, #1
 8002c4c:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002c4e:	e008      	b.n	8002c62 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d003      	beq.n	8002c5e <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	3b01      	subs	r3, #1
 8002c5a:	60fb      	str	r3, [r7, #12]
 8002c5c:	e001      	b.n	8002c62 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8002c5e:	2303      	movs	r3, #3
 8002c60:	e009      	b.n	8002c76 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002c62:	4b07      	ldr	r3, [pc, #28]	@ (8002c80 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8002c64:	695a      	ldr	r2, [r3, #20]
 8002c66:	2380      	movs	r3, #128	@ 0x80
 8002c68:	00db      	lsls	r3, r3, #3
 8002c6a:	401a      	ands	r2, r3
 8002c6c:	2380      	movs	r3, #128	@ 0x80
 8002c6e:	00db      	lsls	r3, r3, #3
 8002c70:	429a      	cmp	r2, r3
 8002c72:	d0ed      	beq.n	8002c50 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8002c74:	2300      	movs	r3, #0
}
 8002c76:	0018      	movs	r0, r3
 8002c78:	46bd      	mov	sp, r7
 8002c7a:	b004      	add	sp, #16
 8002c7c:	bd80      	pop	{r7, pc}
 8002c7e:	46c0      	nop			@ (mov r8, r8)
 8002c80:	40007000 	.word	0x40007000
 8002c84:	fffff9ff 	.word	0xfffff9ff
 8002c88:	20000000 	.word	0x20000000
 8002c8c:	000f4240 	.word	0x000f4240

08002c90 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8002c90:	b580      	push	{r7, lr}
 8002c92:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8002c94:	4b03      	ldr	r3, [pc, #12]	@ (8002ca4 <LL_RCC_GetAPB1Prescaler+0x14>)
 8002c96:	689a      	ldr	r2, [r3, #8]
 8002c98:	23e0      	movs	r3, #224	@ 0xe0
 8002c9a:	01db      	lsls	r3, r3, #7
 8002c9c:	4013      	ands	r3, r2
}
 8002c9e:	0018      	movs	r0, r3
 8002ca0:	46bd      	mov	sp, r7
 8002ca2:	bd80      	pop	{r7, pc}
 8002ca4:	40021000 	.word	0x40021000

08002ca8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002ca8:	b580      	push	{r7, lr}
 8002caa:	b088      	sub	sp, #32
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d101      	bne.n	8002cba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002cb6:	2301      	movs	r3, #1
 8002cb8:	e2fe      	b.n	80032b8 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	2201      	movs	r2, #1
 8002cc0:	4013      	ands	r3, r2
 8002cc2:	d100      	bne.n	8002cc6 <HAL_RCC_OscConfig+0x1e>
 8002cc4:	e07c      	b.n	8002dc0 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002cc6:	4bc3      	ldr	r3, [pc, #780]	@ (8002fd4 <HAL_RCC_OscConfig+0x32c>)
 8002cc8:	689b      	ldr	r3, [r3, #8]
 8002cca:	2238      	movs	r2, #56	@ 0x38
 8002ccc:	4013      	ands	r3, r2
 8002cce:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002cd0:	4bc0      	ldr	r3, [pc, #768]	@ (8002fd4 <HAL_RCC_OscConfig+0x32c>)
 8002cd2:	68db      	ldr	r3, [r3, #12]
 8002cd4:	2203      	movs	r2, #3
 8002cd6:	4013      	ands	r3, r2
 8002cd8:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8002cda:	69bb      	ldr	r3, [r7, #24]
 8002cdc:	2b10      	cmp	r3, #16
 8002cde:	d102      	bne.n	8002ce6 <HAL_RCC_OscConfig+0x3e>
 8002ce0:	697b      	ldr	r3, [r7, #20]
 8002ce2:	2b03      	cmp	r3, #3
 8002ce4:	d002      	beq.n	8002cec <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8002ce6:	69bb      	ldr	r3, [r7, #24]
 8002ce8:	2b08      	cmp	r3, #8
 8002cea:	d10b      	bne.n	8002d04 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002cec:	4bb9      	ldr	r3, [pc, #740]	@ (8002fd4 <HAL_RCC_OscConfig+0x32c>)
 8002cee:	681a      	ldr	r2, [r3, #0]
 8002cf0:	2380      	movs	r3, #128	@ 0x80
 8002cf2:	029b      	lsls	r3, r3, #10
 8002cf4:	4013      	ands	r3, r2
 8002cf6:	d062      	beq.n	8002dbe <HAL_RCC_OscConfig+0x116>
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	685b      	ldr	r3, [r3, #4]
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d15e      	bne.n	8002dbe <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8002d00:	2301      	movs	r3, #1
 8002d02:	e2d9      	b.n	80032b8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	685a      	ldr	r2, [r3, #4]
 8002d08:	2380      	movs	r3, #128	@ 0x80
 8002d0a:	025b      	lsls	r3, r3, #9
 8002d0c:	429a      	cmp	r2, r3
 8002d0e:	d107      	bne.n	8002d20 <HAL_RCC_OscConfig+0x78>
 8002d10:	4bb0      	ldr	r3, [pc, #704]	@ (8002fd4 <HAL_RCC_OscConfig+0x32c>)
 8002d12:	681a      	ldr	r2, [r3, #0]
 8002d14:	4baf      	ldr	r3, [pc, #700]	@ (8002fd4 <HAL_RCC_OscConfig+0x32c>)
 8002d16:	2180      	movs	r1, #128	@ 0x80
 8002d18:	0249      	lsls	r1, r1, #9
 8002d1a:	430a      	orrs	r2, r1
 8002d1c:	601a      	str	r2, [r3, #0]
 8002d1e:	e020      	b.n	8002d62 <HAL_RCC_OscConfig+0xba>
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	685a      	ldr	r2, [r3, #4]
 8002d24:	23a0      	movs	r3, #160	@ 0xa0
 8002d26:	02db      	lsls	r3, r3, #11
 8002d28:	429a      	cmp	r2, r3
 8002d2a:	d10e      	bne.n	8002d4a <HAL_RCC_OscConfig+0xa2>
 8002d2c:	4ba9      	ldr	r3, [pc, #676]	@ (8002fd4 <HAL_RCC_OscConfig+0x32c>)
 8002d2e:	681a      	ldr	r2, [r3, #0]
 8002d30:	4ba8      	ldr	r3, [pc, #672]	@ (8002fd4 <HAL_RCC_OscConfig+0x32c>)
 8002d32:	2180      	movs	r1, #128	@ 0x80
 8002d34:	02c9      	lsls	r1, r1, #11
 8002d36:	430a      	orrs	r2, r1
 8002d38:	601a      	str	r2, [r3, #0]
 8002d3a:	4ba6      	ldr	r3, [pc, #664]	@ (8002fd4 <HAL_RCC_OscConfig+0x32c>)
 8002d3c:	681a      	ldr	r2, [r3, #0]
 8002d3e:	4ba5      	ldr	r3, [pc, #660]	@ (8002fd4 <HAL_RCC_OscConfig+0x32c>)
 8002d40:	2180      	movs	r1, #128	@ 0x80
 8002d42:	0249      	lsls	r1, r1, #9
 8002d44:	430a      	orrs	r2, r1
 8002d46:	601a      	str	r2, [r3, #0]
 8002d48:	e00b      	b.n	8002d62 <HAL_RCC_OscConfig+0xba>
 8002d4a:	4ba2      	ldr	r3, [pc, #648]	@ (8002fd4 <HAL_RCC_OscConfig+0x32c>)
 8002d4c:	681a      	ldr	r2, [r3, #0]
 8002d4e:	4ba1      	ldr	r3, [pc, #644]	@ (8002fd4 <HAL_RCC_OscConfig+0x32c>)
 8002d50:	49a1      	ldr	r1, [pc, #644]	@ (8002fd8 <HAL_RCC_OscConfig+0x330>)
 8002d52:	400a      	ands	r2, r1
 8002d54:	601a      	str	r2, [r3, #0]
 8002d56:	4b9f      	ldr	r3, [pc, #636]	@ (8002fd4 <HAL_RCC_OscConfig+0x32c>)
 8002d58:	681a      	ldr	r2, [r3, #0]
 8002d5a:	4b9e      	ldr	r3, [pc, #632]	@ (8002fd4 <HAL_RCC_OscConfig+0x32c>)
 8002d5c:	499f      	ldr	r1, [pc, #636]	@ (8002fdc <HAL_RCC_OscConfig+0x334>)
 8002d5e:	400a      	ands	r2, r1
 8002d60:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	685b      	ldr	r3, [r3, #4]
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d014      	beq.n	8002d94 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d6a:	f7fe fec7 	bl	8001afc <HAL_GetTick>
 8002d6e:	0003      	movs	r3, r0
 8002d70:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002d72:	e008      	b.n	8002d86 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002d74:	f7fe fec2 	bl	8001afc <HAL_GetTick>
 8002d78:	0002      	movs	r2, r0
 8002d7a:	693b      	ldr	r3, [r7, #16]
 8002d7c:	1ad3      	subs	r3, r2, r3
 8002d7e:	2b64      	cmp	r3, #100	@ 0x64
 8002d80:	d901      	bls.n	8002d86 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8002d82:	2303      	movs	r3, #3
 8002d84:	e298      	b.n	80032b8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002d86:	4b93      	ldr	r3, [pc, #588]	@ (8002fd4 <HAL_RCC_OscConfig+0x32c>)
 8002d88:	681a      	ldr	r2, [r3, #0]
 8002d8a:	2380      	movs	r3, #128	@ 0x80
 8002d8c:	029b      	lsls	r3, r3, #10
 8002d8e:	4013      	ands	r3, r2
 8002d90:	d0f0      	beq.n	8002d74 <HAL_RCC_OscConfig+0xcc>
 8002d92:	e015      	b.n	8002dc0 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d94:	f7fe feb2 	bl	8001afc <HAL_GetTick>
 8002d98:	0003      	movs	r3, r0
 8002d9a:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002d9c:	e008      	b.n	8002db0 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002d9e:	f7fe fead 	bl	8001afc <HAL_GetTick>
 8002da2:	0002      	movs	r2, r0
 8002da4:	693b      	ldr	r3, [r7, #16]
 8002da6:	1ad3      	subs	r3, r2, r3
 8002da8:	2b64      	cmp	r3, #100	@ 0x64
 8002daa:	d901      	bls.n	8002db0 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8002dac:	2303      	movs	r3, #3
 8002dae:	e283      	b.n	80032b8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002db0:	4b88      	ldr	r3, [pc, #544]	@ (8002fd4 <HAL_RCC_OscConfig+0x32c>)
 8002db2:	681a      	ldr	r2, [r3, #0]
 8002db4:	2380      	movs	r3, #128	@ 0x80
 8002db6:	029b      	lsls	r3, r3, #10
 8002db8:	4013      	ands	r3, r2
 8002dba:	d1f0      	bne.n	8002d9e <HAL_RCC_OscConfig+0xf6>
 8002dbc:	e000      	b.n	8002dc0 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002dbe:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	2202      	movs	r2, #2
 8002dc6:	4013      	ands	r3, r2
 8002dc8:	d100      	bne.n	8002dcc <HAL_RCC_OscConfig+0x124>
 8002dca:	e099      	b.n	8002f00 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002dcc:	4b81      	ldr	r3, [pc, #516]	@ (8002fd4 <HAL_RCC_OscConfig+0x32c>)
 8002dce:	689b      	ldr	r3, [r3, #8]
 8002dd0:	2238      	movs	r2, #56	@ 0x38
 8002dd2:	4013      	ands	r3, r2
 8002dd4:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002dd6:	4b7f      	ldr	r3, [pc, #508]	@ (8002fd4 <HAL_RCC_OscConfig+0x32c>)
 8002dd8:	68db      	ldr	r3, [r3, #12]
 8002dda:	2203      	movs	r2, #3
 8002ddc:	4013      	ands	r3, r2
 8002dde:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8002de0:	69bb      	ldr	r3, [r7, #24]
 8002de2:	2b10      	cmp	r3, #16
 8002de4:	d102      	bne.n	8002dec <HAL_RCC_OscConfig+0x144>
 8002de6:	697b      	ldr	r3, [r7, #20]
 8002de8:	2b02      	cmp	r3, #2
 8002dea:	d002      	beq.n	8002df2 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8002dec:	69bb      	ldr	r3, [r7, #24]
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d135      	bne.n	8002e5e <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002df2:	4b78      	ldr	r3, [pc, #480]	@ (8002fd4 <HAL_RCC_OscConfig+0x32c>)
 8002df4:	681a      	ldr	r2, [r3, #0]
 8002df6:	2380      	movs	r3, #128	@ 0x80
 8002df8:	00db      	lsls	r3, r3, #3
 8002dfa:	4013      	ands	r3, r2
 8002dfc:	d005      	beq.n	8002e0a <HAL_RCC_OscConfig+0x162>
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	68db      	ldr	r3, [r3, #12]
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d101      	bne.n	8002e0a <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8002e06:	2301      	movs	r3, #1
 8002e08:	e256      	b.n	80032b8 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e0a:	4b72      	ldr	r3, [pc, #456]	@ (8002fd4 <HAL_RCC_OscConfig+0x32c>)
 8002e0c:	685b      	ldr	r3, [r3, #4]
 8002e0e:	4a74      	ldr	r2, [pc, #464]	@ (8002fe0 <HAL_RCC_OscConfig+0x338>)
 8002e10:	4013      	ands	r3, r2
 8002e12:	0019      	movs	r1, r3
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	695b      	ldr	r3, [r3, #20]
 8002e18:	021a      	lsls	r2, r3, #8
 8002e1a:	4b6e      	ldr	r3, [pc, #440]	@ (8002fd4 <HAL_RCC_OscConfig+0x32c>)
 8002e1c:	430a      	orrs	r2, r1
 8002e1e:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002e20:	69bb      	ldr	r3, [r7, #24]
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d112      	bne.n	8002e4c <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002e26:	4b6b      	ldr	r3, [pc, #428]	@ (8002fd4 <HAL_RCC_OscConfig+0x32c>)
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	4a6e      	ldr	r2, [pc, #440]	@ (8002fe4 <HAL_RCC_OscConfig+0x33c>)
 8002e2c:	4013      	ands	r3, r2
 8002e2e:	0019      	movs	r1, r3
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	691a      	ldr	r2, [r3, #16]
 8002e34:	4b67      	ldr	r3, [pc, #412]	@ (8002fd4 <HAL_RCC_OscConfig+0x32c>)
 8002e36:	430a      	orrs	r2, r1
 8002e38:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8002e3a:	4b66      	ldr	r3, [pc, #408]	@ (8002fd4 <HAL_RCC_OscConfig+0x32c>)
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	0adb      	lsrs	r3, r3, #11
 8002e40:	2207      	movs	r2, #7
 8002e42:	4013      	ands	r3, r2
 8002e44:	4a68      	ldr	r2, [pc, #416]	@ (8002fe8 <HAL_RCC_OscConfig+0x340>)
 8002e46:	40da      	lsrs	r2, r3
 8002e48:	4b68      	ldr	r3, [pc, #416]	@ (8002fec <HAL_RCC_OscConfig+0x344>)
 8002e4a:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002e4c:	4b68      	ldr	r3, [pc, #416]	@ (8002ff0 <HAL_RCC_OscConfig+0x348>)
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	0018      	movs	r0, r3
 8002e52:	f7fe fdf7 	bl	8001a44 <HAL_InitTick>
 8002e56:	1e03      	subs	r3, r0, #0
 8002e58:	d051      	beq.n	8002efe <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8002e5a:	2301      	movs	r3, #1
 8002e5c:	e22c      	b.n	80032b8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	68db      	ldr	r3, [r3, #12]
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d030      	beq.n	8002ec8 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002e66:	4b5b      	ldr	r3, [pc, #364]	@ (8002fd4 <HAL_RCC_OscConfig+0x32c>)
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	4a5e      	ldr	r2, [pc, #376]	@ (8002fe4 <HAL_RCC_OscConfig+0x33c>)
 8002e6c:	4013      	ands	r3, r2
 8002e6e:	0019      	movs	r1, r3
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	691a      	ldr	r2, [r3, #16]
 8002e74:	4b57      	ldr	r3, [pc, #348]	@ (8002fd4 <HAL_RCC_OscConfig+0x32c>)
 8002e76:	430a      	orrs	r2, r1
 8002e78:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8002e7a:	4b56      	ldr	r3, [pc, #344]	@ (8002fd4 <HAL_RCC_OscConfig+0x32c>)
 8002e7c:	681a      	ldr	r2, [r3, #0]
 8002e7e:	4b55      	ldr	r3, [pc, #340]	@ (8002fd4 <HAL_RCC_OscConfig+0x32c>)
 8002e80:	2180      	movs	r1, #128	@ 0x80
 8002e82:	0049      	lsls	r1, r1, #1
 8002e84:	430a      	orrs	r2, r1
 8002e86:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e88:	f7fe fe38 	bl	8001afc <HAL_GetTick>
 8002e8c:	0003      	movs	r3, r0
 8002e8e:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002e90:	e008      	b.n	8002ea4 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002e92:	f7fe fe33 	bl	8001afc <HAL_GetTick>
 8002e96:	0002      	movs	r2, r0
 8002e98:	693b      	ldr	r3, [r7, #16]
 8002e9a:	1ad3      	subs	r3, r2, r3
 8002e9c:	2b02      	cmp	r3, #2
 8002e9e:	d901      	bls.n	8002ea4 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8002ea0:	2303      	movs	r3, #3
 8002ea2:	e209      	b.n	80032b8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002ea4:	4b4b      	ldr	r3, [pc, #300]	@ (8002fd4 <HAL_RCC_OscConfig+0x32c>)
 8002ea6:	681a      	ldr	r2, [r3, #0]
 8002ea8:	2380      	movs	r3, #128	@ 0x80
 8002eaa:	00db      	lsls	r3, r3, #3
 8002eac:	4013      	ands	r3, r2
 8002eae:	d0f0      	beq.n	8002e92 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002eb0:	4b48      	ldr	r3, [pc, #288]	@ (8002fd4 <HAL_RCC_OscConfig+0x32c>)
 8002eb2:	685b      	ldr	r3, [r3, #4]
 8002eb4:	4a4a      	ldr	r2, [pc, #296]	@ (8002fe0 <HAL_RCC_OscConfig+0x338>)
 8002eb6:	4013      	ands	r3, r2
 8002eb8:	0019      	movs	r1, r3
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	695b      	ldr	r3, [r3, #20]
 8002ebe:	021a      	lsls	r2, r3, #8
 8002ec0:	4b44      	ldr	r3, [pc, #272]	@ (8002fd4 <HAL_RCC_OscConfig+0x32c>)
 8002ec2:	430a      	orrs	r2, r1
 8002ec4:	605a      	str	r2, [r3, #4]
 8002ec6:	e01b      	b.n	8002f00 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8002ec8:	4b42      	ldr	r3, [pc, #264]	@ (8002fd4 <HAL_RCC_OscConfig+0x32c>)
 8002eca:	681a      	ldr	r2, [r3, #0]
 8002ecc:	4b41      	ldr	r3, [pc, #260]	@ (8002fd4 <HAL_RCC_OscConfig+0x32c>)
 8002ece:	4949      	ldr	r1, [pc, #292]	@ (8002ff4 <HAL_RCC_OscConfig+0x34c>)
 8002ed0:	400a      	ands	r2, r1
 8002ed2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ed4:	f7fe fe12 	bl	8001afc <HAL_GetTick>
 8002ed8:	0003      	movs	r3, r0
 8002eda:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002edc:	e008      	b.n	8002ef0 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002ede:	f7fe fe0d 	bl	8001afc <HAL_GetTick>
 8002ee2:	0002      	movs	r2, r0
 8002ee4:	693b      	ldr	r3, [r7, #16]
 8002ee6:	1ad3      	subs	r3, r2, r3
 8002ee8:	2b02      	cmp	r3, #2
 8002eea:	d901      	bls.n	8002ef0 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8002eec:	2303      	movs	r3, #3
 8002eee:	e1e3      	b.n	80032b8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002ef0:	4b38      	ldr	r3, [pc, #224]	@ (8002fd4 <HAL_RCC_OscConfig+0x32c>)
 8002ef2:	681a      	ldr	r2, [r3, #0]
 8002ef4:	2380      	movs	r3, #128	@ 0x80
 8002ef6:	00db      	lsls	r3, r3, #3
 8002ef8:	4013      	ands	r3, r2
 8002efa:	d1f0      	bne.n	8002ede <HAL_RCC_OscConfig+0x236>
 8002efc:	e000      	b.n	8002f00 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002efe:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	2208      	movs	r2, #8
 8002f06:	4013      	ands	r3, r2
 8002f08:	d047      	beq.n	8002f9a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8002f0a:	4b32      	ldr	r3, [pc, #200]	@ (8002fd4 <HAL_RCC_OscConfig+0x32c>)
 8002f0c:	689b      	ldr	r3, [r3, #8]
 8002f0e:	2238      	movs	r2, #56	@ 0x38
 8002f10:	4013      	ands	r3, r2
 8002f12:	2b18      	cmp	r3, #24
 8002f14:	d10a      	bne.n	8002f2c <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8002f16:	4b2f      	ldr	r3, [pc, #188]	@ (8002fd4 <HAL_RCC_OscConfig+0x32c>)
 8002f18:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f1a:	2202      	movs	r2, #2
 8002f1c:	4013      	ands	r3, r2
 8002f1e:	d03c      	beq.n	8002f9a <HAL_RCC_OscConfig+0x2f2>
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	699b      	ldr	r3, [r3, #24]
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d138      	bne.n	8002f9a <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8002f28:	2301      	movs	r3, #1
 8002f2a:	e1c5      	b.n	80032b8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	699b      	ldr	r3, [r3, #24]
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d019      	beq.n	8002f68 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8002f34:	4b27      	ldr	r3, [pc, #156]	@ (8002fd4 <HAL_RCC_OscConfig+0x32c>)
 8002f36:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002f38:	4b26      	ldr	r3, [pc, #152]	@ (8002fd4 <HAL_RCC_OscConfig+0x32c>)
 8002f3a:	2101      	movs	r1, #1
 8002f3c:	430a      	orrs	r2, r1
 8002f3e:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f40:	f7fe fddc 	bl	8001afc <HAL_GetTick>
 8002f44:	0003      	movs	r3, r0
 8002f46:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002f48:	e008      	b.n	8002f5c <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002f4a:	f7fe fdd7 	bl	8001afc <HAL_GetTick>
 8002f4e:	0002      	movs	r2, r0
 8002f50:	693b      	ldr	r3, [r7, #16]
 8002f52:	1ad3      	subs	r3, r2, r3
 8002f54:	2b02      	cmp	r3, #2
 8002f56:	d901      	bls.n	8002f5c <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8002f58:	2303      	movs	r3, #3
 8002f5a:	e1ad      	b.n	80032b8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002f5c:	4b1d      	ldr	r3, [pc, #116]	@ (8002fd4 <HAL_RCC_OscConfig+0x32c>)
 8002f5e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f60:	2202      	movs	r2, #2
 8002f62:	4013      	ands	r3, r2
 8002f64:	d0f1      	beq.n	8002f4a <HAL_RCC_OscConfig+0x2a2>
 8002f66:	e018      	b.n	8002f9a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8002f68:	4b1a      	ldr	r3, [pc, #104]	@ (8002fd4 <HAL_RCC_OscConfig+0x32c>)
 8002f6a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002f6c:	4b19      	ldr	r3, [pc, #100]	@ (8002fd4 <HAL_RCC_OscConfig+0x32c>)
 8002f6e:	2101      	movs	r1, #1
 8002f70:	438a      	bics	r2, r1
 8002f72:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f74:	f7fe fdc2 	bl	8001afc <HAL_GetTick>
 8002f78:	0003      	movs	r3, r0
 8002f7a:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002f7c:	e008      	b.n	8002f90 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002f7e:	f7fe fdbd 	bl	8001afc <HAL_GetTick>
 8002f82:	0002      	movs	r2, r0
 8002f84:	693b      	ldr	r3, [r7, #16]
 8002f86:	1ad3      	subs	r3, r2, r3
 8002f88:	2b02      	cmp	r3, #2
 8002f8a:	d901      	bls.n	8002f90 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8002f8c:	2303      	movs	r3, #3
 8002f8e:	e193      	b.n	80032b8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002f90:	4b10      	ldr	r3, [pc, #64]	@ (8002fd4 <HAL_RCC_OscConfig+0x32c>)
 8002f92:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f94:	2202      	movs	r2, #2
 8002f96:	4013      	ands	r3, r2
 8002f98:	d1f1      	bne.n	8002f7e <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	2204      	movs	r2, #4
 8002fa0:	4013      	ands	r3, r2
 8002fa2:	d100      	bne.n	8002fa6 <HAL_RCC_OscConfig+0x2fe>
 8002fa4:	e0c6      	b.n	8003134 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002fa6:	231f      	movs	r3, #31
 8002fa8:	18fb      	adds	r3, r7, r3
 8002faa:	2200      	movs	r2, #0
 8002fac:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8002fae:	4b09      	ldr	r3, [pc, #36]	@ (8002fd4 <HAL_RCC_OscConfig+0x32c>)
 8002fb0:	689b      	ldr	r3, [r3, #8]
 8002fb2:	2238      	movs	r2, #56	@ 0x38
 8002fb4:	4013      	ands	r3, r2
 8002fb6:	2b20      	cmp	r3, #32
 8002fb8:	d11e      	bne.n	8002ff8 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8002fba:	4b06      	ldr	r3, [pc, #24]	@ (8002fd4 <HAL_RCC_OscConfig+0x32c>)
 8002fbc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fbe:	2202      	movs	r2, #2
 8002fc0:	4013      	ands	r3, r2
 8002fc2:	d100      	bne.n	8002fc6 <HAL_RCC_OscConfig+0x31e>
 8002fc4:	e0b6      	b.n	8003134 <HAL_RCC_OscConfig+0x48c>
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	689b      	ldr	r3, [r3, #8]
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d000      	beq.n	8002fd0 <HAL_RCC_OscConfig+0x328>
 8002fce:	e0b1      	b.n	8003134 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8002fd0:	2301      	movs	r3, #1
 8002fd2:	e171      	b.n	80032b8 <HAL_RCC_OscConfig+0x610>
 8002fd4:	40021000 	.word	0x40021000
 8002fd8:	fffeffff 	.word	0xfffeffff
 8002fdc:	fffbffff 	.word	0xfffbffff
 8002fe0:	ffff80ff 	.word	0xffff80ff
 8002fe4:	ffffc7ff 	.word	0xffffc7ff
 8002fe8:	00f42400 	.word	0x00f42400
 8002fec:	20000000 	.word	0x20000000
 8002ff0:	20000004 	.word	0x20000004
 8002ff4:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002ff8:	4bb1      	ldr	r3, [pc, #708]	@ (80032c0 <HAL_RCC_OscConfig+0x618>)
 8002ffa:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002ffc:	2380      	movs	r3, #128	@ 0x80
 8002ffe:	055b      	lsls	r3, r3, #21
 8003000:	4013      	ands	r3, r2
 8003002:	d101      	bne.n	8003008 <HAL_RCC_OscConfig+0x360>
 8003004:	2301      	movs	r3, #1
 8003006:	e000      	b.n	800300a <HAL_RCC_OscConfig+0x362>
 8003008:	2300      	movs	r3, #0
 800300a:	2b00      	cmp	r3, #0
 800300c:	d011      	beq.n	8003032 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 800300e:	4bac      	ldr	r3, [pc, #688]	@ (80032c0 <HAL_RCC_OscConfig+0x618>)
 8003010:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003012:	4bab      	ldr	r3, [pc, #684]	@ (80032c0 <HAL_RCC_OscConfig+0x618>)
 8003014:	2180      	movs	r1, #128	@ 0x80
 8003016:	0549      	lsls	r1, r1, #21
 8003018:	430a      	orrs	r2, r1
 800301a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800301c:	4ba8      	ldr	r3, [pc, #672]	@ (80032c0 <HAL_RCC_OscConfig+0x618>)
 800301e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003020:	2380      	movs	r3, #128	@ 0x80
 8003022:	055b      	lsls	r3, r3, #21
 8003024:	4013      	ands	r3, r2
 8003026:	60fb      	str	r3, [r7, #12]
 8003028:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 800302a:	231f      	movs	r3, #31
 800302c:	18fb      	adds	r3, r7, r3
 800302e:	2201      	movs	r2, #1
 8003030:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003032:	4ba4      	ldr	r3, [pc, #656]	@ (80032c4 <HAL_RCC_OscConfig+0x61c>)
 8003034:	681a      	ldr	r2, [r3, #0]
 8003036:	2380      	movs	r3, #128	@ 0x80
 8003038:	005b      	lsls	r3, r3, #1
 800303a:	4013      	ands	r3, r2
 800303c:	d11a      	bne.n	8003074 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800303e:	4ba1      	ldr	r3, [pc, #644]	@ (80032c4 <HAL_RCC_OscConfig+0x61c>)
 8003040:	681a      	ldr	r2, [r3, #0]
 8003042:	4ba0      	ldr	r3, [pc, #640]	@ (80032c4 <HAL_RCC_OscConfig+0x61c>)
 8003044:	2180      	movs	r1, #128	@ 0x80
 8003046:	0049      	lsls	r1, r1, #1
 8003048:	430a      	orrs	r2, r1
 800304a:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 800304c:	f7fe fd56 	bl	8001afc <HAL_GetTick>
 8003050:	0003      	movs	r3, r0
 8003052:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003054:	e008      	b.n	8003068 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003056:	f7fe fd51 	bl	8001afc <HAL_GetTick>
 800305a:	0002      	movs	r2, r0
 800305c:	693b      	ldr	r3, [r7, #16]
 800305e:	1ad3      	subs	r3, r2, r3
 8003060:	2b02      	cmp	r3, #2
 8003062:	d901      	bls.n	8003068 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8003064:	2303      	movs	r3, #3
 8003066:	e127      	b.n	80032b8 <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003068:	4b96      	ldr	r3, [pc, #600]	@ (80032c4 <HAL_RCC_OscConfig+0x61c>)
 800306a:	681a      	ldr	r2, [r3, #0]
 800306c:	2380      	movs	r3, #128	@ 0x80
 800306e:	005b      	lsls	r3, r3, #1
 8003070:	4013      	ands	r3, r2
 8003072:	d0f0      	beq.n	8003056 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	689b      	ldr	r3, [r3, #8]
 8003078:	2b01      	cmp	r3, #1
 800307a:	d106      	bne.n	800308a <HAL_RCC_OscConfig+0x3e2>
 800307c:	4b90      	ldr	r3, [pc, #576]	@ (80032c0 <HAL_RCC_OscConfig+0x618>)
 800307e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003080:	4b8f      	ldr	r3, [pc, #572]	@ (80032c0 <HAL_RCC_OscConfig+0x618>)
 8003082:	2101      	movs	r1, #1
 8003084:	430a      	orrs	r2, r1
 8003086:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003088:	e01c      	b.n	80030c4 <HAL_RCC_OscConfig+0x41c>
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	689b      	ldr	r3, [r3, #8]
 800308e:	2b05      	cmp	r3, #5
 8003090:	d10c      	bne.n	80030ac <HAL_RCC_OscConfig+0x404>
 8003092:	4b8b      	ldr	r3, [pc, #556]	@ (80032c0 <HAL_RCC_OscConfig+0x618>)
 8003094:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003096:	4b8a      	ldr	r3, [pc, #552]	@ (80032c0 <HAL_RCC_OscConfig+0x618>)
 8003098:	2104      	movs	r1, #4
 800309a:	430a      	orrs	r2, r1
 800309c:	65da      	str	r2, [r3, #92]	@ 0x5c
 800309e:	4b88      	ldr	r3, [pc, #544]	@ (80032c0 <HAL_RCC_OscConfig+0x618>)
 80030a0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80030a2:	4b87      	ldr	r3, [pc, #540]	@ (80032c0 <HAL_RCC_OscConfig+0x618>)
 80030a4:	2101      	movs	r1, #1
 80030a6:	430a      	orrs	r2, r1
 80030a8:	65da      	str	r2, [r3, #92]	@ 0x5c
 80030aa:	e00b      	b.n	80030c4 <HAL_RCC_OscConfig+0x41c>
 80030ac:	4b84      	ldr	r3, [pc, #528]	@ (80032c0 <HAL_RCC_OscConfig+0x618>)
 80030ae:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80030b0:	4b83      	ldr	r3, [pc, #524]	@ (80032c0 <HAL_RCC_OscConfig+0x618>)
 80030b2:	2101      	movs	r1, #1
 80030b4:	438a      	bics	r2, r1
 80030b6:	65da      	str	r2, [r3, #92]	@ 0x5c
 80030b8:	4b81      	ldr	r3, [pc, #516]	@ (80032c0 <HAL_RCC_OscConfig+0x618>)
 80030ba:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80030bc:	4b80      	ldr	r3, [pc, #512]	@ (80032c0 <HAL_RCC_OscConfig+0x618>)
 80030be:	2104      	movs	r1, #4
 80030c0:	438a      	bics	r2, r1
 80030c2:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	689b      	ldr	r3, [r3, #8]
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d014      	beq.n	80030f6 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030cc:	f7fe fd16 	bl	8001afc <HAL_GetTick>
 80030d0:	0003      	movs	r3, r0
 80030d2:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80030d4:	e009      	b.n	80030ea <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80030d6:	f7fe fd11 	bl	8001afc <HAL_GetTick>
 80030da:	0002      	movs	r2, r0
 80030dc:	693b      	ldr	r3, [r7, #16]
 80030de:	1ad3      	subs	r3, r2, r3
 80030e0:	4a79      	ldr	r2, [pc, #484]	@ (80032c8 <HAL_RCC_OscConfig+0x620>)
 80030e2:	4293      	cmp	r3, r2
 80030e4:	d901      	bls.n	80030ea <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 80030e6:	2303      	movs	r3, #3
 80030e8:	e0e6      	b.n	80032b8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80030ea:	4b75      	ldr	r3, [pc, #468]	@ (80032c0 <HAL_RCC_OscConfig+0x618>)
 80030ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030ee:	2202      	movs	r2, #2
 80030f0:	4013      	ands	r3, r2
 80030f2:	d0f0      	beq.n	80030d6 <HAL_RCC_OscConfig+0x42e>
 80030f4:	e013      	b.n	800311e <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030f6:	f7fe fd01 	bl	8001afc <HAL_GetTick>
 80030fa:	0003      	movs	r3, r0
 80030fc:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80030fe:	e009      	b.n	8003114 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003100:	f7fe fcfc 	bl	8001afc <HAL_GetTick>
 8003104:	0002      	movs	r2, r0
 8003106:	693b      	ldr	r3, [r7, #16]
 8003108:	1ad3      	subs	r3, r2, r3
 800310a:	4a6f      	ldr	r2, [pc, #444]	@ (80032c8 <HAL_RCC_OscConfig+0x620>)
 800310c:	4293      	cmp	r3, r2
 800310e:	d901      	bls.n	8003114 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8003110:	2303      	movs	r3, #3
 8003112:	e0d1      	b.n	80032b8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003114:	4b6a      	ldr	r3, [pc, #424]	@ (80032c0 <HAL_RCC_OscConfig+0x618>)
 8003116:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003118:	2202      	movs	r2, #2
 800311a:	4013      	ands	r3, r2
 800311c:	d1f0      	bne.n	8003100 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 800311e:	231f      	movs	r3, #31
 8003120:	18fb      	adds	r3, r7, r3
 8003122:	781b      	ldrb	r3, [r3, #0]
 8003124:	2b01      	cmp	r3, #1
 8003126:	d105      	bne.n	8003134 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8003128:	4b65      	ldr	r3, [pc, #404]	@ (80032c0 <HAL_RCC_OscConfig+0x618>)
 800312a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800312c:	4b64      	ldr	r3, [pc, #400]	@ (80032c0 <HAL_RCC_OscConfig+0x618>)
 800312e:	4967      	ldr	r1, [pc, #412]	@ (80032cc <HAL_RCC_OscConfig+0x624>)
 8003130:	400a      	ands	r2, r1
 8003132:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	69db      	ldr	r3, [r3, #28]
 8003138:	2b00      	cmp	r3, #0
 800313a:	d100      	bne.n	800313e <HAL_RCC_OscConfig+0x496>
 800313c:	e0bb      	b.n	80032b6 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800313e:	4b60      	ldr	r3, [pc, #384]	@ (80032c0 <HAL_RCC_OscConfig+0x618>)
 8003140:	689b      	ldr	r3, [r3, #8]
 8003142:	2238      	movs	r2, #56	@ 0x38
 8003144:	4013      	ands	r3, r2
 8003146:	2b10      	cmp	r3, #16
 8003148:	d100      	bne.n	800314c <HAL_RCC_OscConfig+0x4a4>
 800314a:	e07b      	b.n	8003244 <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	69db      	ldr	r3, [r3, #28]
 8003150:	2b02      	cmp	r3, #2
 8003152:	d156      	bne.n	8003202 <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003154:	4b5a      	ldr	r3, [pc, #360]	@ (80032c0 <HAL_RCC_OscConfig+0x618>)
 8003156:	681a      	ldr	r2, [r3, #0]
 8003158:	4b59      	ldr	r3, [pc, #356]	@ (80032c0 <HAL_RCC_OscConfig+0x618>)
 800315a:	495d      	ldr	r1, [pc, #372]	@ (80032d0 <HAL_RCC_OscConfig+0x628>)
 800315c:	400a      	ands	r2, r1
 800315e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003160:	f7fe fccc 	bl	8001afc <HAL_GetTick>
 8003164:	0003      	movs	r3, r0
 8003166:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003168:	e008      	b.n	800317c <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800316a:	f7fe fcc7 	bl	8001afc <HAL_GetTick>
 800316e:	0002      	movs	r2, r0
 8003170:	693b      	ldr	r3, [r7, #16]
 8003172:	1ad3      	subs	r3, r2, r3
 8003174:	2b02      	cmp	r3, #2
 8003176:	d901      	bls.n	800317c <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8003178:	2303      	movs	r3, #3
 800317a:	e09d      	b.n	80032b8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800317c:	4b50      	ldr	r3, [pc, #320]	@ (80032c0 <HAL_RCC_OscConfig+0x618>)
 800317e:	681a      	ldr	r2, [r3, #0]
 8003180:	2380      	movs	r3, #128	@ 0x80
 8003182:	049b      	lsls	r3, r3, #18
 8003184:	4013      	ands	r3, r2
 8003186:	d1f0      	bne.n	800316a <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003188:	4b4d      	ldr	r3, [pc, #308]	@ (80032c0 <HAL_RCC_OscConfig+0x618>)
 800318a:	68db      	ldr	r3, [r3, #12]
 800318c:	4a51      	ldr	r2, [pc, #324]	@ (80032d4 <HAL_RCC_OscConfig+0x62c>)
 800318e:	4013      	ands	r3, r2
 8003190:	0019      	movs	r1, r3
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	6a1a      	ldr	r2, [r3, #32]
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800319a:	431a      	orrs	r2, r3
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031a0:	021b      	lsls	r3, r3, #8
 80031a2:	431a      	orrs	r2, r3
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031a8:	431a      	orrs	r2, r3
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031ae:	431a      	orrs	r2, r3
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80031b4:	431a      	orrs	r2, r3
 80031b6:	4b42      	ldr	r3, [pc, #264]	@ (80032c0 <HAL_RCC_OscConfig+0x618>)
 80031b8:	430a      	orrs	r2, r1
 80031ba:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80031bc:	4b40      	ldr	r3, [pc, #256]	@ (80032c0 <HAL_RCC_OscConfig+0x618>)
 80031be:	681a      	ldr	r2, [r3, #0]
 80031c0:	4b3f      	ldr	r3, [pc, #252]	@ (80032c0 <HAL_RCC_OscConfig+0x618>)
 80031c2:	2180      	movs	r1, #128	@ 0x80
 80031c4:	0449      	lsls	r1, r1, #17
 80031c6:	430a      	orrs	r2, r1
 80031c8:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 80031ca:	4b3d      	ldr	r3, [pc, #244]	@ (80032c0 <HAL_RCC_OscConfig+0x618>)
 80031cc:	68da      	ldr	r2, [r3, #12]
 80031ce:	4b3c      	ldr	r3, [pc, #240]	@ (80032c0 <HAL_RCC_OscConfig+0x618>)
 80031d0:	2180      	movs	r1, #128	@ 0x80
 80031d2:	0549      	lsls	r1, r1, #21
 80031d4:	430a      	orrs	r2, r1
 80031d6:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031d8:	f7fe fc90 	bl	8001afc <HAL_GetTick>
 80031dc:	0003      	movs	r3, r0
 80031de:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80031e0:	e008      	b.n	80031f4 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80031e2:	f7fe fc8b 	bl	8001afc <HAL_GetTick>
 80031e6:	0002      	movs	r2, r0
 80031e8:	693b      	ldr	r3, [r7, #16]
 80031ea:	1ad3      	subs	r3, r2, r3
 80031ec:	2b02      	cmp	r3, #2
 80031ee:	d901      	bls.n	80031f4 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 80031f0:	2303      	movs	r3, #3
 80031f2:	e061      	b.n	80032b8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80031f4:	4b32      	ldr	r3, [pc, #200]	@ (80032c0 <HAL_RCC_OscConfig+0x618>)
 80031f6:	681a      	ldr	r2, [r3, #0]
 80031f8:	2380      	movs	r3, #128	@ 0x80
 80031fa:	049b      	lsls	r3, r3, #18
 80031fc:	4013      	ands	r3, r2
 80031fe:	d0f0      	beq.n	80031e2 <HAL_RCC_OscConfig+0x53a>
 8003200:	e059      	b.n	80032b6 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003202:	4b2f      	ldr	r3, [pc, #188]	@ (80032c0 <HAL_RCC_OscConfig+0x618>)
 8003204:	681a      	ldr	r2, [r3, #0]
 8003206:	4b2e      	ldr	r3, [pc, #184]	@ (80032c0 <HAL_RCC_OscConfig+0x618>)
 8003208:	4931      	ldr	r1, [pc, #196]	@ (80032d0 <HAL_RCC_OscConfig+0x628>)
 800320a:	400a      	ands	r2, r1
 800320c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800320e:	f7fe fc75 	bl	8001afc <HAL_GetTick>
 8003212:	0003      	movs	r3, r0
 8003214:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003216:	e008      	b.n	800322a <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003218:	f7fe fc70 	bl	8001afc <HAL_GetTick>
 800321c:	0002      	movs	r2, r0
 800321e:	693b      	ldr	r3, [r7, #16]
 8003220:	1ad3      	subs	r3, r2, r3
 8003222:	2b02      	cmp	r3, #2
 8003224:	d901      	bls.n	800322a <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 8003226:	2303      	movs	r3, #3
 8003228:	e046      	b.n	80032b8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800322a:	4b25      	ldr	r3, [pc, #148]	@ (80032c0 <HAL_RCC_OscConfig+0x618>)
 800322c:	681a      	ldr	r2, [r3, #0]
 800322e:	2380      	movs	r3, #128	@ 0x80
 8003230:	049b      	lsls	r3, r3, #18
 8003232:	4013      	ands	r3, r2
 8003234:	d1f0      	bne.n	8003218 <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8003236:	4b22      	ldr	r3, [pc, #136]	@ (80032c0 <HAL_RCC_OscConfig+0x618>)
 8003238:	68da      	ldr	r2, [r3, #12]
 800323a:	4b21      	ldr	r3, [pc, #132]	@ (80032c0 <HAL_RCC_OscConfig+0x618>)
 800323c:	4926      	ldr	r1, [pc, #152]	@ (80032d8 <HAL_RCC_OscConfig+0x630>)
 800323e:	400a      	ands	r2, r1
 8003240:	60da      	str	r2, [r3, #12]
 8003242:	e038      	b.n	80032b6 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	69db      	ldr	r3, [r3, #28]
 8003248:	2b01      	cmp	r3, #1
 800324a:	d101      	bne.n	8003250 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 800324c:	2301      	movs	r3, #1
 800324e:	e033      	b.n	80032b8 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8003250:	4b1b      	ldr	r3, [pc, #108]	@ (80032c0 <HAL_RCC_OscConfig+0x618>)
 8003252:	68db      	ldr	r3, [r3, #12]
 8003254:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003256:	697b      	ldr	r3, [r7, #20]
 8003258:	2203      	movs	r2, #3
 800325a:	401a      	ands	r2, r3
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	6a1b      	ldr	r3, [r3, #32]
 8003260:	429a      	cmp	r2, r3
 8003262:	d126      	bne.n	80032b2 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003264:	697b      	ldr	r3, [r7, #20]
 8003266:	2270      	movs	r2, #112	@ 0x70
 8003268:	401a      	ands	r2, r3
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800326e:	429a      	cmp	r2, r3
 8003270:	d11f      	bne.n	80032b2 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003272:	697a      	ldr	r2, [r7, #20]
 8003274:	23fe      	movs	r3, #254	@ 0xfe
 8003276:	01db      	lsls	r3, r3, #7
 8003278:	401a      	ands	r2, r3
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800327e:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003280:	429a      	cmp	r2, r3
 8003282:	d116      	bne.n	80032b2 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003284:	697a      	ldr	r2, [r7, #20]
 8003286:	23f8      	movs	r3, #248	@ 0xf8
 8003288:	039b      	lsls	r3, r3, #14
 800328a:	401a      	ands	r2, r3
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003290:	429a      	cmp	r2, r3
 8003292:	d10e      	bne.n	80032b2 <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8003294:	697a      	ldr	r2, [r7, #20]
 8003296:	23e0      	movs	r3, #224	@ 0xe0
 8003298:	051b      	lsls	r3, r3, #20
 800329a:	401a      	ands	r2, r3
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80032a0:	429a      	cmp	r2, r3
 80032a2:	d106      	bne.n	80032b2 <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 80032a4:	697b      	ldr	r3, [r7, #20]
 80032a6:	0f5b      	lsrs	r3, r3, #29
 80032a8:	075a      	lsls	r2, r3, #29
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80032ae:	429a      	cmp	r2, r3
 80032b0:	d001      	beq.n	80032b6 <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 80032b2:	2301      	movs	r3, #1
 80032b4:	e000      	b.n	80032b8 <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 80032b6:	2300      	movs	r3, #0
}
 80032b8:	0018      	movs	r0, r3
 80032ba:	46bd      	mov	sp, r7
 80032bc:	b008      	add	sp, #32
 80032be:	bd80      	pop	{r7, pc}
 80032c0:	40021000 	.word	0x40021000
 80032c4:	40007000 	.word	0x40007000
 80032c8:	00001388 	.word	0x00001388
 80032cc:	efffffff 	.word	0xefffffff
 80032d0:	feffffff 	.word	0xfeffffff
 80032d4:	11c1808c 	.word	0x11c1808c
 80032d8:	eefefffc 	.word	0xeefefffc

080032dc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80032dc:	b580      	push	{r7, lr}
 80032de:	b084      	sub	sp, #16
 80032e0:	af00      	add	r7, sp, #0
 80032e2:	6078      	str	r0, [r7, #4]
 80032e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d101      	bne.n	80032f0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80032ec:	2301      	movs	r3, #1
 80032ee:	e0e9      	b.n	80034c4 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80032f0:	4b76      	ldr	r3, [pc, #472]	@ (80034cc <HAL_RCC_ClockConfig+0x1f0>)
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	2207      	movs	r2, #7
 80032f6:	4013      	ands	r3, r2
 80032f8:	683a      	ldr	r2, [r7, #0]
 80032fa:	429a      	cmp	r2, r3
 80032fc:	d91e      	bls.n	800333c <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80032fe:	4b73      	ldr	r3, [pc, #460]	@ (80034cc <HAL_RCC_ClockConfig+0x1f0>)
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	2207      	movs	r2, #7
 8003304:	4393      	bics	r3, r2
 8003306:	0019      	movs	r1, r3
 8003308:	4b70      	ldr	r3, [pc, #448]	@ (80034cc <HAL_RCC_ClockConfig+0x1f0>)
 800330a:	683a      	ldr	r2, [r7, #0]
 800330c:	430a      	orrs	r2, r1
 800330e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003310:	f7fe fbf4 	bl	8001afc <HAL_GetTick>
 8003314:	0003      	movs	r3, r0
 8003316:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003318:	e009      	b.n	800332e <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800331a:	f7fe fbef 	bl	8001afc <HAL_GetTick>
 800331e:	0002      	movs	r2, r0
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	1ad3      	subs	r3, r2, r3
 8003324:	4a6a      	ldr	r2, [pc, #424]	@ (80034d0 <HAL_RCC_ClockConfig+0x1f4>)
 8003326:	4293      	cmp	r3, r2
 8003328:	d901      	bls.n	800332e <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800332a:	2303      	movs	r3, #3
 800332c:	e0ca      	b.n	80034c4 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800332e:	4b67      	ldr	r3, [pc, #412]	@ (80034cc <HAL_RCC_ClockConfig+0x1f0>)
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	2207      	movs	r2, #7
 8003334:	4013      	ands	r3, r2
 8003336:	683a      	ldr	r2, [r7, #0]
 8003338:	429a      	cmp	r2, r3
 800333a:	d1ee      	bne.n	800331a <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	2202      	movs	r2, #2
 8003342:	4013      	ands	r3, r2
 8003344:	d015      	beq.n	8003372 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	2204      	movs	r2, #4
 800334c:	4013      	ands	r3, r2
 800334e:	d006      	beq.n	800335e <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8003350:	4b60      	ldr	r3, [pc, #384]	@ (80034d4 <HAL_RCC_ClockConfig+0x1f8>)
 8003352:	689a      	ldr	r2, [r3, #8]
 8003354:	4b5f      	ldr	r3, [pc, #380]	@ (80034d4 <HAL_RCC_ClockConfig+0x1f8>)
 8003356:	21e0      	movs	r1, #224	@ 0xe0
 8003358:	01c9      	lsls	r1, r1, #7
 800335a:	430a      	orrs	r2, r1
 800335c:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800335e:	4b5d      	ldr	r3, [pc, #372]	@ (80034d4 <HAL_RCC_ClockConfig+0x1f8>)
 8003360:	689b      	ldr	r3, [r3, #8]
 8003362:	4a5d      	ldr	r2, [pc, #372]	@ (80034d8 <HAL_RCC_ClockConfig+0x1fc>)
 8003364:	4013      	ands	r3, r2
 8003366:	0019      	movs	r1, r3
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	689a      	ldr	r2, [r3, #8]
 800336c:	4b59      	ldr	r3, [pc, #356]	@ (80034d4 <HAL_RCC_ClockConfig+0x1f8>)
 800336e:	430a      	orrs	r2, r1
 8003370:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	2201      	movs	r2, #1
 8003378:	4013      	ands	r3, r2
 800337a:	d057      	beq.n	800342c <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	685b      	ldr	r3, [r3, #4]
 8003380:	2b01      	cmp	r3, #1
 8003382:	d107      	bne.n	8003394 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003384:	4b53      	ldr	r3, [pc, #332]	@ (80034d4 <HAL_RCC_ClockConfig+0x1f8>)
 8003386:	681a      	ldr	r2, [r3, #0]
 8003388:	2380      	movs	r3, #128	@ 0x80
 800338a:	029b      	lsls	r3, r3, #10
 800338c:	4013      	ands	r3, r2
 800338e:	d12b      	bne.n	80033e8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003390:	2301      	movs	r3, #1
 8003392:	e097      	b.n	80034c4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	685b      	ldr	r3, [r3, #4]
 8003398:	2b02      	cmp	r3, #2
 800339a:	d107      	bne.n	80033ac <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800339c:	4b4d      	ldr	r3, [pc, #308]	@ (80034d4 <HAL_RCC_ClockConfig+0x1f8>)
 800339e:	681a      	ldr	r2, [r3, #0]
 80033a0:	2380      	movs	r3, #128	@ 0x80
 80033a2:	049b      	lsls	r3, r3, #18
 80033a4:	4013      	ands	r3, r2
 80033a6:	d11f      	bne.n	80033e8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80033a8:	2301      	movs	r3, #1
 80033aa:	e08b      	b.n	80034c4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	685b      	ldr	r3, [r3, #4]
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d107      	bne.n	80033c4 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80033b4:	4b47      	ldr	r3, [pc, #284]	@ (80034d4 <HAL_RCC_ClockConfig+0x1f8>)
 80033b6:	681a      	ldr	r2, [r3, #0]
 80033b8:	2380      	movs	r3, #128	@ 0x80
 80033ba:	00db      	lsls	r3, r3, #3
 80033bc:	4013      	ands	r3, r2
 80033be:	d113      	bne.n	80033e8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80033c0:	2301      	movs	r3, #1
 80033c2:	e07f      	b.n	80034c4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	685b      	ldr	r3, [r3, #4]
 80033c8:	2b03      	cmp	r3, #3
 80033ca:	d106      	bne.n	80033da <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80033cc:	4b41      	ldr	r3, [pc, #260]	@ (80034d4 <HAL_RCC_ClockConfig+0x1f8>)
 80033ce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80033d0:	2202      	movs	r2, #2
 80033d2:	4013      	ands	r3, r2
 80033d4:	d108      	bne.n	80033e8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80033d6:	2301      	movs	r3, #1
 80033d8:	e074      	b.n	80034c4 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80033da:	4b3e      	ldr	r3, [pc, #248]	@ (80034d4 <HAL_RCC_ClockConfig+0x1f8>)
 80033dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033de:	2202      	movs	r2, #2
 80033e0:	4013      	ands	r3, r2
 80033e2:	d101      	bne.n	80033e8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80033e4:	2301      	movs	r3, #1
 80033e6:	e06d      	b.n	80034c4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80033e8:	4b3a      	ldr	r3, [pc, #232]	@ (80034d4 <HAL_RCC_ClockConfig+0x1f8>)
 80033ea:	689b      	ldr	r3, [r3, #8]
 80033ec:	2207      	movs	r2, #7
 80033ee:	4393      	bics	r3, r2
 80033f0:	0019      	movs	r1, r3
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	685a      	ldr	r2, [r3, #4]
 80033f6:	4b37      	ldr	r3, [pc, #220]	@ (80034d4 <HAL_RCC_ClockConfig+0x1f8>)
 80033f8:	430a      	orrs	r2, r1
 80033fa:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80033fc:	f7fe fb7e 	bl	8001afc <HAL_GetTick>
 8003400:	0003      	movs	r3, r0
 8003402:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003404:	e009      	b.n	800341a <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003406:	f7fe fb79 	bl	8001afc <HAL_GetTick>
 800340a:	0002      	movs	r2, r0
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	1ad3      	subs	r3, r2, r3
 8003410:	4a2f      	ldr	r2, [pc, #188]	@ (80034d0 <HAL_RCC_ClockConfig+0x1f4>)
 8003412:	4293      	cmp	r3, r2
 8003414:	d901      	bls.n	800341a <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8003416:	2303      	movs	r3, #3
 8003418:	e054      	b.n	80034c4 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800341a:	4b2e      	ldr	r3, [pc, #184]	@ (80034d4 <HAL_RCC_ClockConfig+0x1f8>)
 800341c:	689b      	ldr	r3, [r3, #8]
 800341e:	2238      	movs	r2, #56	@ 0x38
 8003420:	401a      	ands	r2, r3
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	685b      	ldr	r3, [r3, #4]
 8003426:	00db      	lsls	r3, r3, #3
 8003428:	429a      	cmp	r2, r3
 800342a:	d1ec      	bne.n	8003406 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800342c:	4b27      	ldr	r3, [pc, #156]	@ (80034cc <HAL_RCC_ClockConfig+0x1f0>)
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	2207      	movs	r2, #7
 8003432:	4013      	ands	r3, r2
 8003434:	683a      	ldr	r2, [r7, #0]
 8003436:	429a      	cmp	r2, r3
 8003438:	d21e      	bcs.n	8003478 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800343a:	4b24      	ldr	r3, [pc, #144]	@ (80034cc <HAL_RCC_ClockConfig+0x1f0>)
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	2207      	movs	r2, #7
 8003440:	4393      	bics	r3, r2
 8003442:	0019      	movs	r1, r3
 8003444:	4b21      	ldr	r3, [pc, #132]	@ (80034cc <HAL_RCC_ClockConfig+0x1f0>)
 8003446:	683a      	ldr	r2, [r7, #0]
 8003448:	430a      	orrs	r2, r1
 800344a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800344c:	f7fe fb56 	bl	8001afc <HAL_GetTick>
 8003450:	0003      	movs	r3, r0
 8003452:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003454:	e009      	b.n	800346a <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003456:	f7fe fb51 	bl	8001afc <HAL_GetTick>
 800345a:	0002      	movs	r2, r0
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	1ad3      	subs	r3, r2, r3
 8003460:	4a1b      	ldr	r2, [pc, #108]	@ (80034d0 <HAL_RCC_ClockConfig+0x1f4>)
 8003462:	4293      	cmp	r3, r2
 8003464:	d901      	bls.n	800346a <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8003466:	2303      	movs	r3, #3
 8003468:	e02c      	b.n	80034c4 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800346a:	4b18      	ldr	r3, [pc, #96]	@ (80034cc <HAL_RCC_ClockConfig+0x1f0>)
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	2207      	movs	r2, #7
 8003470:	4013      	ands	r3, r2
 8003472:	683a      	ldr	r2, [r7, #0]
 8003474:	429a      	cmp	r2, r3
 8003476:	d1ee      	bne.n	8003456 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	2204      	movs	r2, #4
 800347e:	4013      	ands	r3, r2
 8003480:	d009      	beq.n	8003496 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8003482:	4b14      	ldr	r3, [pc, #80]	@ (80034d4 <HAL_RCC_ClockConfig+0x1f8>)
 8003484:	689b      	ldr	r3, [r3, #8]
 8003486:	4a15      	ldr	r2, [pc, #84]	@ (80034dc <HAL_RCC_ClockConfig+0x200>)
 8003488:	4013      	ands	r3, r2
 800348a:	0019      	movs	r1, r3
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	68da      	ldr	r2, [r3, #12]
 8003490:	4b10      	ldr	r3, [pc, #64]	@ (80034d4 <HAL_RCC_ClockConfig+0x1f8>)
 8003492:	430a      	orrs	r2, r1
 8003494:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8003496:	f000 f829 	bl	80034ec <HAL_RCC_GetSysClockFreq>
 800349a:	0001      	movs	r1, r0
 800349c:	4b0d      	ldr	r3, [pc, #52]	@ (80034d4 <HAL_RCC_ClockConfig+0x1f8>)
 800349e:	689b      	ldr	r3, [r3, #8]
 80034a0:	0a1b      	lsrs	r3, r3, #8
 80034a2:	220f      	movs	r2, #15
 80034a4:	401a      	ands	r2, r3
 80034a6:	4b0e      	ldr	r3, [pc, #56]	@ (80034e0 <HAL_RCC_ClockConfig+0x204>)
 80034a8:	0092      	lsls	r2, r2, #2
 80034aa:	58d3      	ldr	r3, [r2, r3]
 80034ac:	221f      	movs	r2, #31
 80034ae:	4013      	ands	r3, r2
 80034b0:	000a      	movs	r2, r1
 80034b2:	40da      	lsrs	r2, r3
 80034b4:	4b0b      	ldr	r3, [pc, #44]	@ (80034e4 <HAL_RCC_ClockConfig+0x208>)
 80034b6:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80034b8:	4b0b      	ldr	r3, [pc, #44]	@ (80034e8 <HAL_RCC_ClockConfig+0x20c>)
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	0018      	movs	r0, r3
 80034be:	f7fe fac1 	bl	8001a44 <HAL_InitTick>
 80034c2:	0003      	movs	r3, r0
}
 80034c4:	0018      	movs	r0, r3
 80034c6:	46bd      	mov	sp, r7
 80034c8:	b004      	add	sp, #16
 80034ca:	bd80      	pop	{r7, pc}
 80034cc:	40022000 	.word	0x40022000
 80034d0:	00001388 	.word	0x00001388
 80034d4:	40021000 	.word	0x40021000
 80034d8:	fffff0ff 	.word	0xfffff0ff
 80034dc:	ffff8fff 	.word	0xffff8fff
 80034e0:	080048c0 	.word	0x080048c0
 80034e4:	20000000 	.word	0x20000000
 80034e8:	20000004 	.word	0x20000004

080034ec <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80034ec:	b580      	push	{r7, lr}
 80034ee:	b086      	sub	sp, #24
 80034f0:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80034f2:	4b3c      	ldr	r3, [pc, #240]	@ (80035e4 <HAL_RCC_GetSysClockFreq+0xf8>)
 80034f4:	689b      	ldr	r3, [r3, #8]
 80034f6:	2238      	movs	r2, #56	@ 0x38
 80034f8:	4013      	ands	r3, r2
 80034fa:	d10f      	bne.n	800351c <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 80034fc:	4b39      	ldr	r3, [pc, #228]	@ (80035e4 <HAL_RCC_GetSysClockFreq+0xf8>)
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	0adb      	lsrs	r3, r3, #11
 8003502:	2207      	movs	r2, #7
 8003504:	4013      	ands	r3, r2
 8003506:	2201      	movs	r2, #1
 8003508:	409a      	lsls	r2, r3
 800350a:	0013      	movs	r3, r2
 800350c:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 800350e:	6839      	ldr	r1, [r7, #0]
 8003510:	4835      	ldr	r0, [pc, #212]	@ (80035e8 <HAL_RCC_GetSysClockFreq+0xfc>)
 8003512:	f7fc fdf7 	bl	8000104 <__udivsi3>
 8003516:	0003      	movs	r3, r0
 8003518:	613b      	str	r3, [r7, #16]
 800351a:	e05d      	b.n	80035d8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800351c:	4b31      	ldr	r3, [pc, #196]	@ (80035e4 <HAL_RCC_GetSysClockFreq+0xf8>)
 800351e:	689b      	ldr	r3, [r3, #8]
 8003520:	2238      	movs	r2, #56	@ 0x38
 8003522:	4013      	ands	r3, r2
 8003524:	2b08      	cmp	r3, #8
 8003526:	d102      	bne.n	800352e <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003528:	4b30      	ldr	r3, [pc, #192]	@ (80035ec <HAL_RCC_GetSysClockFreq+0x100>)
 800352a:	613b      	str	r3, [r7, #16]
 800352c:	e054      	b.n	80035d8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800352e:	4b2d      	ldr	r3, [pc, #180]	@ (80035e4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003530:	689b      	ldr	r3, [r3, #8]
 8003532:	2238      	movs	r2, #56	@ 0x38
 8003534:	4013      	ands	r3, r2
 8003536:	2b10      	cmp	r3, #16
 8003538:	d138      	bne.n	80035ac <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800353a:	4b2a      	ldr	r3, [pc, #168]	@ (80035e4 <HAL_RCC_GetSysClockFreq+0xf8>)
 800353c:	68db      	ldr	r3, [r3, #12]
 800353e:	2203      	movs	r2, #3
 8003540:	4013      	ands	r3, r2
 8003542:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003544:	4b27      	ldr	r3, [pc, #156]	@ (80035e4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003546:	68db      	ldr	r3, [r3, #12]
 8003548:	091b      	lsrs	r3, r3, #4
 800354a:	2207      	movs	r2, #7
 800354c:	4013      	ands	r3, r2
 800354e:	3301      	adds	r3, #1
 8003550:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	2b03      	cmp	r3, #3
 8003556:	d10d      	bne.n	8003574 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003558:	68b9      	ldr	r1, [r7, #8]
 800355a:	4824      	ldr	r0, [pc, #144]	@ (80035ec <HAL_RCC_GetSysClockFreq+0x100>)
 800355c:	f7fc fdd2 	bl	8000104 <__udivsi3>
 8003560:	0003      	movs	r3, r0
 8003562:	0019      	movs	r1, r3
 8003564:	4b1f      	ldr	r3, [pc, #124]	@ (80035e4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003566:	68db      	ldr	r3, [r3, #12]
 8003568:	0a1b      	lsrs	r3, r3, #8
 800356a:	227f      	movs	r2, #127	@ 0x7f
 800356c:	4013      	ands	r3, r2
 800356e:	434b      	muls	r3, r1
 8003570:	617b      	str	r3, [r7, #20]
        break;
 8003572:	e00d      	b.n	8003590 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8003574:	68b9      	ldr	r1, [r7, #8]
 8003576:	481c      	ldr	r0, [pc, #112]	@ (80035e8 <HAL_RCC_GetSysClockFreq+0xfc>)
 8003578:	f7fc fdc4 	bl	8000104 <__udivsi3>
 800357c:	0003      	movs	r3, r0
 800357e:	0019      	movs	r1, r3
 8003580:	4b18      	ldr	r3, [pc, #96]	@ (80035e4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003582:	68db      	ldr	r3, [r3, #12]
 8003584:	0a1b      	lsrs	r3, r3, #8
 8003586:	227f      	movs	r2, #127	@ 0x7f
 8003588:	4013      	ands	r3, r2
 800358a:	434b      	muls	r3, r1
 800358c:	617b      	str	r3, [r7, #20]
        break;
 800358e:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8003590:	4b14      	ldr	r3, [pc, #80]	@ (80035e4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003592:	68db      	ldr	r3, [r3, #12]
 8003594:	0f5b      	lsrs	r3, r3, #29
 8003596:	2207      	movs	r2, #7
 8003598:	4013      	ands	r3, r2
 800359a:	3301      	adds	r3, #1
 800359c:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 800359e:	6879      	ldr	r1, [r7, #4]
 80035a0:	6978      	ldr	r0, [r7, #20]
 80035a2:	f7fc fdaf 	bl	8000104 <__udivsi3>
 80035a6:	0003      	movs	r3, r0
 80035a8:	613b      	str	r3, [r7, #16]
 80035aa:	e015      	b.n	80035d8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80035ac:	4b0d      	ldr	r3, [pc, #52]	@ (80035e4 <HAL_RCC_GetSysClockFreq+0xf8>)
 80035ae:	689b      	ldr	r3, [r3, #8]
 80035b0:	2238      	movs	r2, #56	@ 0x38
 80035b2:	4013      	ands	r3, r2
 80035b4:	2b20      	cmp	r3, #32
 80035b6:	d103      	bne.n	80035c0 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 80035b8:	2380      	movs	r3, #128	@ 0x80
 80035ba:	021b      	lsls	r3, r3, #8
 80035bc:	613b      	str	r3, [r7, #16]
 80035be:	e00b      	b.n	80035d8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80035c0:	4b08      	ldr	r3, [pc, #32]	@ (80035e4 <HAL_RCC_GetSysClockFreq+0xf8>)
 80035c2:	689b      	ldr	r3, [r3, #8]
 80035c4:	2238      	movs	r2, #56	@ 0x38
 80035c6:	4013      	ands	r3, r2
 80035c8:	2b18      	cmp	r3, #24
 80035ca:	d103      	bne.n	80035d4 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 80035cc:	23fa      	movs	r3, #250	@ 0xfa
 80035ce:	01db      	lsls	r3, r3, #7
 80035d0:	613b      	str	r3, [r7, #16]
 80035d2:	e001      	b.n	80035d8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 80035d4:	2300      	movs	r3, #0
 80035d6:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80035d8:	693b      	ldr	r3, [r7, #16]
}
 80035da:	0018      	movs	r0, r3
 80035dc:	46bd      	mov	sp, r7
 80035de:	b006      	add	sp, #24
 80035e0:	bd80      	pop	{r7, pc}
 80035e2:	46c0      	nop			@ (mov r8, r8)
 80035e4:	40021000 	.word	0x40021000
 80035e8:	00f42400 	.word	0x00f42400
 80035ec:	007a1200 	.word	0x007a1200

080035f0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80035f0:	b580      	push	{r7, lr}
 80035f2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80035f4:	4b02      	ldr	r3, [pc, #8]	@ (8003600 <HAL_RCC_GetHCLKFreq+0x10>)
 80035f6:	681b      	ldr	r3, [r3, #0]
}
 80035f8:	0018      	movs	r0, r3
 80035fa:	46bd      	mov	sp, r7
 80035fc:	bd80      	pop	{r7, pc}
 80035fe:	46c0      	nop			@ (mov r8, r8)
 8003600:	20000000 	.word	0x20000000

08003604 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003604:	b5b0      	push	{r4, r5, r7, lr}
 8003606:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8003608:	f7ff fff2 	bl	80035f0 <HAL_RCC_GetHCLKFreq>
 800360c:	0004      	movs	r4, r0
 800360e:	f7ff fb3f 	bl	8002c90 <LL_RCC_GetAPB1Prescaler>
 8003612:	0003      	movs	r3, r0
 8003614:	0b1a      	lsrs	r2, r3, #12
 8003616:	4b05      	ldr	r3, [pc, #20]	@ (800362c <HAL_RCC_GetPCLK1Freq+0x28>)
 8003618:	0092      	lsls	r2, r2, #2
 800361a:	58d3      	ldr	r3, [r2, r3]
 800361c:	221f      	movs	r2, #31
 800361e:	4013      	ands	r3, r2
 8003620:	40dc      	lsrs	r4, r3
 8003622:	0023      	movs	r3, r4
}
 8003624:	0018      	movs	r0, r3
 8003626:	46bd      	mov	sp, r7
 8003628:	bdb0      	pop	{r4, r5, r7, pc}
 800362a:	46c0      	nop			@ (mov r8, r8)
 800362c:	08004900 	.word	0x08004900

08003630 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003630:	b580      	push	{r7, lr}
 8003632:	b086      	sub	sp, #24
 8003634:	af00      	add	r7, sp, #0
 8003636:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8003638:	2313      	movs	r3, #19
 800363a:	18fb      	adds	r3, r7, r3
 800363c:	2200      	movs	r2, #0
 800363e:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003640:	2312      	movs	r3, #18
 8003642:	18fb      	adds	r3, r7, r3
 8003644:	2200      	movs	r2, #0
 8003646:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681a      	ldr	r2, [r3, #0]
 800364c:	2380      	movs	r3, #128	@ 0x80
 800364e:	029b      	lsls	r3, r3, #10
 8003650:	4013      	ands	r3, r2
 8003652:	d100      	bne.n	8003656 <HAL_RCCEx_PeriphCLKConfig+0x26>
 8003654:	e0a3      	b.n	800379e <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003656:	2011      	movs	r0, #17
 8003658:	183b      	adds	r3, r7, r0
 800365a:	2200      	movs	r2, #0
 800365c:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800365e:	4bc3      	ldr	r3, [pc, #780]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003660:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003662:	2380      	movs	r3, #128	@ 0x80
 8003664:	055b      	lsls	r3, r3, #21
 8003666:	4013      	ands	r3, r2
 8003668:	d110      	bne.n	800368c <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800366a:	4bc0      	ldr	r3, [pc, #768]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800366c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800366e:	4bbf      	ldr	r3, [pc, #764]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003670:	2180      	movs	r1, #128	@ 0x80
 8003672:	0549      	lsls	r1, r1, #21
 8003674:	430a      	orrs	r2, r1
 8003676:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003678:	4bbc      	ldr	r3, [pc, #752]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800367a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800367c:	2380      	movs	r3, #128	@ 0x80
 800367e:	055b      	lsls	r3, r3, #21
 8003680:	4013      	ands	r3, r2
 8003682:	60bb      	str	r3, [r7, #8]
 8003684:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003686:	183b      	adds	r3, r7, r0
 8003688:	2201      	movs	r2, #1
 800368a:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800368c:	4bb8      	ldr	r3, [pc, #736]	@ (8003970 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 800368e:	681a      	ldr	r2, [r3, #0]
 8003690:	4bb7      	ldr	r3, [pc, #732]	@ (8003970 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8003692:	2180      	movs	r1, #128	@ 0x80
 8003694:	0049      	lsls	r1, r1, #1
 8003696:	430a      	orrs	r2, r1
 8003698:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800369a:	f7fe fa2f 	bl	8001afc <HAL_GetTick>
 800369e:	0003      	movs	r3, r0
 80036a0:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80036a2:	e00b      	b.n	80036bc <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80036a4:	f7fe fa2a 	bl	8001afc <HAL_GetTick>
 80036a8:	0002      	movs	r2, r0
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	1ad3      	subs	r3, r2, r3
 80036ae:	2b02      	cmp	r3, #2
 80036b0:	d904      	bls.n	80036bc <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 80036b2:	2313      	movs	r3, #19
 80036b4:	18fb      	adds	r3, r7, r3
 80036b6:	2203      	movs	r2, #3
 80036b8:	701a      	strb	r2, [r3, #0]
        break;
 80036ba:	e005      	b.n	80036c8 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80036bc:	4bac      	ldr	r3, [pc, #688]	@ (8003970 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80036be:	681a      	ldr	r2, [r3, #0]
 80036c0:	2380      	movs	r3, #128	@ 0x80
 80036c2:	005b      	lsls	r3, r3, #1
 80036c4:	4013      	ands	r3, r2
 80036c6:	d0ed      	beq.n	80036a4 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 80036c8:	2313      	movs	r3, #19
 80036ca:	18fb      	adds	r3, r7, r3
 80036cc:	781b      	ldrb	r3, [r3, #0]
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d154      	bne.n	800377c <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80036d2:	4ba6      	ldr	r3, [pc, #664]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80036d4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80036d6:	23c0      	movs	r3, #192	@ 0xc0
 80036d8:	009b      	lsls	r3, r3, #2
 80036da:	4013      	ands	r3, r2
 80036dc:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80036de:	697b      	ldr	r3, [r7, #20]
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d019      	beq.n	8003718 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036e8:	697a      	ldr	r2, [r7, #20]
 80036ea:	429a      	cmp	r2, r3
 80036ec:	d014      	beq.n	8003718 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80036ee:	4b9f      	ldr	r3, [pc, #636]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80036f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036f2:	4aa0      	ldr	r2, [pc, #640]	@ (8003974 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80036f4:	4013      	ands	r3, r2
 80036f6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80036f8:	4b9c      	ldr	r3, [pc, #624]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80036fa:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80036fc:	4b9b      	ldr	r3, [pc, #620]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80036fe:	2180      	movs	r1, #128	@ 0x80
 8003700:	0249      	lsls	r1, r1, #9
 8003702:	430a      	orrs	r2, r1
 8003704:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003706:	4b99      	ldr	r3, [pc, #612]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003708:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800370a:	4b98      	ldr	r3, [pc, #608]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800370c:	499a      	ldr	r1, [pc, #616]	@ (8003978 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 800370e:	400a      	ands	r2, r1
 8003710:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003712:	4b96      	ldr	r3, [pc, #600]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003714:	697a      	ldr	r2, [r7, #20]
 8003716:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003718:	697b      	ldr	r3, [r7, #20]
 800371a:	2201      	movs	r2, #1
 800371c:	4013      	ands	r3, r2
 800371e:	d016      	beq.n	800374e <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003720:	f7fe f9ec 	bl	8001afc <HAL_GetTick>
 8003724:	0003      	movs	r3, r0
 8003726:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003728:	e00c      	b.n	8003744 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800372a:	f7fe f9e7 	bl	8001afc <HAL_GetTick>
 800372e:	0002      	movs	r2, r0
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	1ad3      	subs	r3, r2, r3
 8003734:	4a91      	ldr	r2, [pc, #580]	@ (800397c <HAL_RCCEx_PeriphCLKConfig+0x34c>)
 8003736:	4293      	cmp	r3, r2
 8003738:	d904      	bls.n	8003744 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 800373a:	2313      	movs	r3, #19
 800373c:	18fb      	adds	r3, r7, r3
 800373e:	2203      	movs	r2, #3
 8003740:	701a      	strb	r2, [r3, #0]
            break;
 8003742:	e004      	b.n	800374e <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003744:	4b89      	ldr	r3, [pc, #548]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003746:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003748:	2202      	movs	r2, #2
 800374a:	4013      	ands	r3, r2
 800374c:	d0ed      	beq.n	800372a <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 800374e:	2313      	movs	r3, #19
 8003750:	18fb      	adds	r3, r7, r3
 8003752:	781b      	ldrb	r3, [r3, #0]
 8003754:	2b00      	cmp	r3, #0
 8003756:	d10a      	bne.n	800376e <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003758:	4b84      	ldr	r3, [pc, #528]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800375a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800375c:	4a85      	ldr	r2, [pc, #532]	@ (8003974 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 800375e:	4013      	ands	r3, r2
 8003760:	0019      	movs	r1, r3
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003766:	4b81      	ldr	r3, [pc, #516]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003768:	430a      	orrs	r2, r1
 800376a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800376c:	e00c      	b.n	8003788 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800376e:	2312      	movs	r3, #18
 8003770:	18fb      	adds	r3, r7, r3
 8003772:	2213      	movs	r2, #19
 8003774:	18ba      	adds	r2, r7, r2
 8003776:	7812      	ldrb	r2, [r2, #0]
 8003778:	701a      	strb	r2, [r3, #0]
 800377a:	e005      	b.n	8003788 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800377c:	2312      	movs	r3, #18
 800377e:	18fb      	adds	r3, r7, r3
 8003780:	2213      	movs	r2, #19
 8003782:	18ba      	adds	r2, r7, r2
 8003784:	7812      	ldrb	r2, [r2, #0]
 8003786:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003788:	2311      	movs	r3, #17
 800378a:	18fb      	adds	r3, r7, r3
 800378c:	781b      	ldrb	r3, [r3, #0]
 800378e:	2b01      	cmp	r3, #1
 8003790:	d105      	bne.n	800379e <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003792:	4b76      	ldr	r3, [pc, #472]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003794:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003796:	4b75      	ldr	r3, [pc, #468]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003798:	4979      	ldr	r1, [pc, #484]	@ (8003980 <HAL_RCCEx_PeriphCLKConfig+0x350>)
 800379a:	400a      	ands	r2, r1
 800379c:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	2201      	movs	r2, #1
 80037a4:	4013      	ands	r3, r2
 80037a6:	d009      	beq.n	80037bc <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80037a8:	4b70      	ldr	r3, [pc, #448]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80037aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037ac:	2203      	movs	r2, #3
 80037ae:	4393      	bics	r3, r2
 80037b0:	0019      	movs	r1, r3
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	685a      	ldr	r2, [r3, #4]
 80037b6:	4b6d      	ldr	r3, [pc, #436]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80037b8:	430a      	orrs	r2, r1
 80037ba:	655a      	str	r2, [r3, #84]	@ 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	2202      	movs	r2, #2
 80037c2:	4013      	ands	r3, r2
 80037c4:	d009      	beq.n	80037da <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80037c6:	4b69      	ldr	r3, [pc, #420]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80037c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037ca:	220c      	movs	r2, #12
 80037cc:	4393      	bics	r3, r2
 80037ce:	0019      	movs	r1, r3
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	689a      	ldr	r2, [r3, #8]
 80037d4:	4b65      	ldr	r3, [pc, #404]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80037d6:	430a      	orrs	r2, r1
 80037d8:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	2210      	movs	r2, #16
 80037e0:	4013      	ands	r3, r2
 80037e2:	d009      	beq.n	80037f8 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80037e4:	4b61      	ldr	r3, [pc, #388]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80037e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037e8:	4a66      	ldr	r2, [pc, #408]	@ (8003984 <HAL_RCCEx_PeriphCLKConfig+0x354>)
 80037ea:	4013      	ands	r3, r2
 80037ec:	0019      	movs	r1, r3
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	68da      	ldr	r2, [r3, #12]
 80037f2:	4b5e      	ldr	r3, [pc, #376]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80037f4:	430a      	orrs	r2, r1
 80037f6:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681a      	ldr	r2, [r3, #0]
 80037fc:	2380      	movs	r3, #128	@ 0x80
 80037fe:	009b      	lsls	r3, r3, #2
 8003800:	4013      	ands	r3, r2
 8003802:	d009      	beq.n	8003818 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003804:	4b59      	ldr	r3, [pc, #356]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003806:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003808:	4a5f      	ldr	r2, [pc, #380]	@ (8003988 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800380a:	4013      	ands	r3, r2
 800380c:	0019      	movs	r1, r3
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	699a      	ldr	r2, [r3, #24]
 8003812:	4b56      	ldr	r3, [pc, #344]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003814:	430a      	orrs	r2, r1
 8003816:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681a      	ldr	r2, [r3, #0]
 800381c:	2380      	movs	r3, #128	@ 0x80
 800381e:	00db      	lsls	r3, r3, #3
 8003820:	4013      	ands	r3, r2
 8003822:	d009      	beq.n	8003838 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003824:	4b51      	ldr	r3, [pc, #324]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003826:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003828:	4a58      	ldr	r2, [pc, #352]	@ (800398c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800382a:	4013      	ands	r3, r2
 800382c:	0019      	movs	r1, r3
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	69da      	ldr	r2, [r3, #28]
 8003832:	4b4e      	ldr	r3, [pc, #312]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003834:	430a      	orrs	r2, r1
 8003836:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	2220      	movs	r2, #32
 800383e:	4013      	ands	r3, r2
 8003840:	d009      	beq.n	8003856 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003842:	4b4a      	ldr	r3, [pc, #296]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003844:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003846:	4a52      	ldr	r2, [pc, #328]	@ (8003990 <HAL_RCCEx_PeriphCLKConfig+0x360>)
 8003848:	4013      	ands	r3, r2
 800384a:	0019      	movs	r1, r3
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	691a      	ldr	r2, [r3, #16]
 8003850:	4b46      	ldr	r3, [pc, #280]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003852:	430a      	orrs	r2, r1
 8003854:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681a      	ldr	r2, [r3, #0]
 800385a:	2380      	movs	r3, #128	@ 0x80
 800385c:	01db      	lsls	r3, r3, #7
 800385e:	4013      	ands	r3, r2
 8003860:	d015      	beq.n	800388e <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003862:	4b42      	ldr	r3, [pc, #264]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003864:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003866:	009b      	lsls	r3, r3, #2
 8003868:	0899      	lsrs	r1, r3, #2
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	6a1a      	ldr	r2, [r3, #32]
 800386e:	4b3f      	ldr	r3, [pc, #252]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003870:	430a      	orrs	r2, r1
 8003872:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	6a1a      	ldr	r2, [r3, #32]
 8003878:	2380      	movs	r3, #128	@ 0x80
 800387a:	05db      	lsls	r3, r3, #23
 800387c:	429a      	cmp	r2, r3
 800387e:	d106      	bne.n	800388e <HAL_RCCEx_PeriphCLKConfig+0x25e>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8003880:	4b3a      	ldr	r3, [pc, #232]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003882:	68da      	ldr	r2, [r3, #12]
 8003884:	4b39      	ldr	r3, [pc, #228]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003886:	2180      	movs	r1, #128	@ 0x80
 8003888:	0249      	lsls	r1, r1, #9
 800388a:	430a      	orrs	r2, r1
 800388c:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681a      	ldr	r2, [r3, #0]
 8003892:	2380      	movs	r3, #128	@ 0x80
 8003894:	031b      	lsls	r3, r3, #12
 8003896:	4013      	ands	r3, r2
 8003898:	d009      	beq.n	80038ae <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800389a:	4b34      	ldr	r3, [pc, #208]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800389c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800389e:	2240      	movs	r2, #64	@ 0x40
 80038a0:	4393      	bics	r3, r2
 80038a2:	0019      	movs	r1, r3
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80038a8:	4b30      	ldr	r3, [pc, #192]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80038aa:	430a      	orrs	r2, r1
 80038ac:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681a      	ldr	r2, [r3, #0]
 80038b2:	2380      	movs	r3, #128	@ 0x80
 80038b4:	039b      	lsls	r3, r3, #14
 80038b6:	4013      	ands	r3, r2
 80038b8:	d016      	beq.n	80038e8 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80038ba:	4b2c      	ldr	r3, [pc, #176]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80038bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80038be:	4a35      	ldr	r2, [pc, #212]	@ (8003994 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80038c0:	4013      	ands	r3, r2
 80038c2:	0019      	movs	r1, r3
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80038c8:	4b28      	ldr	r3, [pc, #160]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80038ca:	430a      	orrs	r2, r1
 80038cc:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80038d2:	2380      	movs	r3, #128	@ 0x80
 80038d4:	03db      	lsls	r3, r3, #15
 80038d6:	429a      	cmp	r2, r3
 80038d8:	d106      	bne.n	80038e8 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80038da:	4b24      	ldr	r3, [pc, #144]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80038dc:	68da      	ldr	r2, [r3, #12]
 80038de:	4b23      	ldr	r3, [pc, #140]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80038e0:	2180      	movs	r1, #128	@ 0x80
 80038e2:	0449      	lsls	r1, r1, #17
 80038e4:	430a      	orrs	r2, r1
 80038e6:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681a      	ldr	r2, [r3, #0]
 80038ec:	2380      	movs	r3, #128	@ 0x80
 80038ee:	03db      	lsls	r3, r3, #15
 80038f0:	4013      	ands	r3, r2
 80038f2:	d016      	beq.n	8003922 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 80038f4:	4b1d      	ldr	r3, [pc, #116]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80038f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80038f8:	4a27      	ldr	r2, [pc, #156]	@ (8003998 <HAL_RCCEx_PeriphCLKConfig+0x368>)
 80038fa:	4013      	ands	r3, r2
 80038fc:	0019      	movs	r1, r3
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003902:	4b1a      	ldr	r3, [pc, #104]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003904:	430a      	orrs	r2, r1
 8003906:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800390c:	2380      	movs	r3, #128	@ 0x80
 800390e:	045b      	lsls	r3, r3, #17
 8003910:	429a      	cmp	r2, r3
 8003912:	d106      	bne.n	8003922 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8003914:	4b15      	ldr	r3, [pc, #84]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003916:	68da      	ldr	r2, [r3, #12]
 8003918:	4b14      	ldr	r3, [pc, #80]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800391a:	2180      	movs	r1, #128	@ 0x80
 800391c:	0449      	lsls	r1, r1, #17
 800391e:	430a      	orrs	r2, r1
 8003920:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681a      	ldr	r2, [r3, #0]
 8003926:	2380      	movs	r3, #128	@ 0x80
 8003928:	011b      	lsls	r3, r3, #4
 800392a:	4013      	ands	r3, r2
 800392c:	d016      	beq.n	800395c <HAL_RCCEx_PeriphCLKConfig+0x32c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 800392e:	4b0f      	ldr	r3, [pc, #60]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003930:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003932:	4a1a      	ldr	r2, [pc, #104]	@ (800399c <HAL_RCCEx_PeriphCLKConfig+0x36c>)
 8003934:	4013      	ands	r3, r2
 8003936:	0019      	movs	r1, r3
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	695a      	ldr	r2, [r3, #20]
 800393c:	4b0b      	ldr	r3, [pc, #44]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800393e:	430a      	orrs	r2, r1
 8003940:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	695a      	ldr	r2, [r3, #20]
 8003946:	2380      	movs	r3, #128	@ 0x80
 8003948:	01db      	lsls	r3, r3, #7
 800394a:	429a      	cmp	r2, r3
 800394c:	d106      	bne.n	800395c <HAL_RCCEx_PeriphCLKConfig+0x32c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800394e:	4b07      	ldr	r3, [pc, #28]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003950:	68da      	ldr	r2, [r3, #12]
 8003952:	4b06      	ldr	r3, [pc, #24]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003954:	2180      	movs	r1, #128	@ 0x80
 8003956:	0249      	lsls	r1, r1, #9
 8003958:	430a      	orrs	r2, r1
 800395a:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 800395c:	2312      	movs	r3, #18
 800395e:	18fb      	adds	r3, r7, r3
 8003960:	781b      	ldrb	r3, [r3, #0]
}
 8003962:	0018      	movs	r0, r3
 8003964:	46bd      	mov	sp, r7
 8003966:	b006      	add	sp, #24
 8003968:	bd80      	pop	{r7, pc}
 800396a:	46c0      	nop			@ (mov r8, r8)
 800396c:	40021000 	.word	0x40021000
 8003970:	40007000 	.word	0x40007000
 8003974:	fffffcff 	.word	0xfffffcff
 8003978:	fffeffff 	.word	0xfffeffff
 800397c:	00001388 	.word	0x00001388
 8003980:	efffffff 	.word	0xefffffff
 8003984:	fffff3ff 	.word	0xfffff3ff
 8003988:	fff3ffff 	.word	0xfff3ffff
 800398c:	ffcfffff 	.word	0xffcfffff
 8003990:	ffffcfff 	.word	0xffffcfff
 8003994:	ffbfffff 	.word	0xffbfffff
 8003998:	feffffff 	.word	0xfeffffff
 800399c:	ffff3fff 	.word	0xffff3fff

080039a0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80039a0:	b580      	push	{r7, lr}
 80039a2:	b082      	sub	sp, #8
 80039a4:	af00      	add	r7, sp, #0
 80039a6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d101      	bne.n	80039b2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80039ae:	2301      	movs	r3, #1
 80039b0:	e046      	b.n	8003a40 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	2288      	movs	r2, #136	@ 0x88
 80039b6:	589b      	ldr	r3, [r3, r2]
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d107      	bne.n	80039cc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	2284      	movs	r2, #132	@ 0x84
 80039c0:	2100      	movs	r1, #0
 80039c2:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	0018      	movs	r0, r3
 80039c8:	f7fd ff74 	bl	80018b4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	2288      	movs	r2, #136	@ 0x88
 80039d0:	2124      	movs	r1, #36	@ 0x24
 80039d2:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	681a      	ldr	r2, [r3, #0]
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	2101      	movs	r1, #1
 80039e0:	438a      	bics	r2, r1
 80039e2:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d003      	beq.n	80039f4 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	0018      	movs	r0, r3
 80039f0:	f000 fb8e 	bl	8004110 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	0018      	movs	r0, r3
 80039f8:	f000 f8cc 	bl	8003b94 <UART_SetConfig>
 80039fc:	0003      	movs	r3, r0
 80039fe:	2b01      	cmp	r3, #1
 8003a00:	d101      	bne.n	8003a06 <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 8003a02:	2301      	movs	r3, #1
 8003a04:	e01c      	b.n	8003a40 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	685a      	ldr	r2, [r3, #4]
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	490d      	ldr	r1, [pc, #52]	@ (8003a48 <HAL_UART_Init+0xa8>)
 8003a12:	400a      	ands	r2, r1
 8003a14:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	689a      	ldr	r2, [r3, #8]
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	212a      	movs	r1, #42	@ 0x2a
 8003a22:	438a      	bics	r2, r1
 8003a24:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	681a      	ldr	r2, [r3, #0]
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	2101      	movs	r1, #1
 8003a32:	430a      	orrs	r2, r1
 8003a34:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	0018      	movs	r0, r3
 8003a3a:	f000 fc1d 	bl	8004278 <UART_CheckIdleState>
 8003a3e:	0003      	movs	r3, r0
}
 8003a40:	0018      	movs	r0, r3
 8003a42:	46bd      	mov	sp, r7
 8003a44:	b002      	add	sp, #8
 8003a46:	bd80      	pop	{r7, pc}
 8003a48:	ffffb7ff 	.word	0xffffb7ff

08003a4c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003a4c:	b580      	push	{r7, lr}
 8003a4e:	b08a      	sub	sp, #40	@ 0x28
 8003a50:	af02      	add	r7, sp, #8
 8003a52:	60f8      	str	r0, [r7, #12]
 8003a54:	60b9      	str	r1, [r7, #8]
 8003a56:	603b      	str	r3, [r7, #0]
 8003a58:	1dbb      	adds	r3, r7, #6
 8003a5a:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	2288      	movs	r2, #136	@ 0x88
 8003a60:	589b      	ldr	r3, [r3, r2]
 8003a62:	2b20      	cmp	r3, #32
 8003a64:	d000      	beq.n	8003a68 <HAL_UART_Transmit+0x1c>
 8003a66:	e090      	b.n	8003b8a <HAL_UART_Transmit+0x13e>
  {
    if ((pData == NULL) || (Size == 0U))
 8003a68:	68bb      	ldr	r3, [r7, #8]
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d003      	beq.n	8003a76 <HAL_UART_Transmit+0x2a>
 8003a6e:	1dbb      	adds	r3, r7, #6
 8003a70:	881b      	ldrh	r3, [r3, #0]
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d101      	bne.n	8003a7a <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 8003a76:	2301      	movs	r3, #1
 8003a78:	e088      	b.n	8003b8c <HAL_UART_Transmit+0x140>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	689a      	ldr	r2, [r3, #8]
 8003a7e:	2380      	movs	r3, #128	@ 0x80
 8003a80:	015b      	lsls	r3, r3, #5
 8003a82:	429a      	cmp	r2, r3
 8003a84:	d109      	bne.n	8003a9a <HAL_UART_Transmit+0x4e>
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	691b      	ldr	r3, [r3, #16]
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d105      	bne.n	8003a9a <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8003a8e:	68bb      	ldr	r3, [r7, #8]
 8003a90:	2201      	movs	r2, #1
 8003a92:	4013      	ands	r3, r2
 8003a94:	d001      	beq.n	8003a9a <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 8003a96:	2301      	movs	r3, #1
 8003a98:	e078      	b.n	8003b8c <HAL_UART_Transmit+0x140>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	2290      	movs	r2, #144	@ 0x90
 8003a9e:	2100      	movs	r1, #0
 8003aa0:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	2288      	movs	r2, #136	@ 0x88
 8003aa6:	2121      	movs	r1, #33	@ 0x21
 8003aa8:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003aaa:	f7fe f827 	bl	8001afc <HAL_GetTick>
 8003aae:	0003      	movs	r3, r0
 8003ab0:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	1dba      	adds	r2, r7, #6
 8003ab6:	2154      	movs	r1, #84	@ 0x54
 8003ab8:	8812      	ldrh	r2, [r2, #0]
 8003aba:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	1dba      	adds	r2, r7, #6
 8003ac0:	2156      	movs	r1, #86	@ 0x56
 8003ac2:	8812      	ldrh	r2, [r2, #0]
 8003ac4:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	689a      	ldr	r2, [r3, #8]
 8003aca:	2380      	movs	r3, #128	@ 0x80
 8003acc:	015b      	lsls	r3, r3, #5
 8003ace:	429a      	cmp	r2, r3
 8003ad0:	d108      	bne.n	8003ae4 <HAL_UART_Transmit+0x98>
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	691b      	ldr	r3, [r3, #16]
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d104      	bne.n	8003ae4 <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 8003ada:	2300      	movs	r3, #0
 8003adc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003ade:	68bb      	ldr	r3, [r7, #8]
 8003ae0:	61bb      	str	r3, [r7, #24]
 8003ae2:	e003      	b.n	8003aec <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 8003ae4:	68bb      	ldr	r3, [r7, #8]
 8003ae6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003ae8:	2300      	movs	r3, #0
 8003aea:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003aec:	e030      	b.n	8003b50 <HAL_UART_Transmit+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003aee:	697a      	ldr	r2, [r7, #20]
 8003af0:	68f8      	ldr	r0, [r7, #12]
 8003af2:	683b      	ldr	r3, [r7, #0]
 8003af4:	9300      	str	r3, [sp, #0]
 8003af6:	0013      	movs	r3, r2
 8003af8:	2200      	movs	r2, #0
 8003afa:	2180      	movs	r1, #128	@ 0x80
 8003afc:	f000 fc66 	bl	80043cc <UART_WaitOnFlagUntilTimeout>
 8003b00:	1e03      	subs	r3, r0, #0
 8003b02:	d005      	beq.n	8003b10 <HAL_UART_Transmit+0xc4>
      {

        huart->gState = HAL_UART_STATE_READY;
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	2288      	movs	r2, #136	@ 0x88
 8003b08:	2120      	movs	r1, #32
 8003b0a:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003b0c:	2303      	movs	r3, #3
 8003b0e:	e03d      	b.n	8003b8c <HAL_UART_Transmit+0x140>
      }
      if (pdata8bits == NULL)
 8003b10:	69fb      	ldr	r3, [r7, #28]
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d10b      	bne.n	8003b2e <HAL_UART_Transmit+0xe2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003b16:	69bb      	ldr	r3, [r7, #24]
 8003b18:	881b      	ldrh	r3, [r3, #0]
 8003b1a:	001a      	movs	r2, r3
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	05d2      	lsls	r2, r2, #23
 8003b22:	0dd2      	lsrs	r2, r2, #23
 8003b24:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8003b26:	69bb      	ldr	r3, [r7, #24]
 8003b28:	3302      	adds	r3, #2
 8003b2a:	61bb      	str	r3, [r7, #24]
 8003b2c:	e007      	b.n	8003b3e <HAL_UART_Transmit+0xf2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003b2e:	69fb      	ldr	r3, [r7, #28]
 8003b30:	781a      	ldrb	r2, [r3, #0]
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8003b38:	69fb      	ldr	r3, [r7, #28]
 8003b3a:	3301      	adds	r3, #1
 8003b3c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	2256      	movs	r2, #86	@ 0x56
 8003b42:	5a9b      	ldrh	r3, [r3, r2]
 8003b44:	b29b      	uxth	r3, r3
 8003b46:	3b01      	subs	r3, #1
 8003b48:	b299      	uxth	r1, r3
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	2256      	movs	r2, #86	@ 0x56
 8003b4e:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	2256      	movs	r2, #86	@ 0x56
 8003b54:	5a9b      	ldrh	r3, [r3, r2]
 8003b56:	b29b      	uxth	r3, r3
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d1c8      	bne.n	8003aee <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003b5c:	697a      	ldr	r2, [r7, #20]
 8003b5e:	68f8      	ldr	r0, [r7, #12]
 8003b60:	683b      	ldr	r3, [r7, #0]
 8003b62:	9300      	str	r3, [sp, #0]
 8003b64:	0013      	movs	r3, r2
 8003b66:	2200      	movs	r2, #0
 8003b68:	2140      	movs	r1, #64	@ 0x40
 8003b6a:	f000 fc2f 	bl	80043cc <UART_WaitOnFlagUntilTimeout>
 8003b6e:	1e03      	subs	r3, r0, #0
 8003b70:	d005      	beq.n	8003b7e <HAL_UART_Transmit+0x132>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	2288      	movs	r2, #136	@ 0x88
 8003b76:	2120      	movs	r1, #32
 8003b78:	5099      	str	r1, [r3, r2]

      return HAL_TIMEOUT;
 8003b7a:	2303      	movs	r3, #3
 8003b7c:	e006      	b.n	8003b8c <HAL_UART_Transmit+0x140>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	2288      	movs	r2, #136	@ 0x88
 8003b82:	2120      	movs	r1, #32
 8003b84:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8003b86:	2300      	movs	r3, #0
 8003b88:	e000      	b.n	8003b8c <HAL_UART_Transmit+0x140>
  }
  else
  {
    return HAL_BUSY;
 8003b8a:	2302      	movs	r3, #2
  }
}
 8003b8c:	0018      	movs	r0, r3
 8003b8e:	46bd      	mov	sp, r7
 8003b90:	b008      	add	sp, #32
 8003b92:	bd80      	pop	{r7, pc}

08003b94 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003b94:	b5b0      	push	{r4, r5, r7, lr}
 8003b96:	b090      	sub	sp, #64	@ 0x40
 8003b98:	af00      	add	r7, sp, #0
 8003b9a:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003b9c:	231a      	movs	r3, #26
 8003b9e:	2220      	movs	r2, #32
 8003ba0:	189b      	adds	r3, r3, r2
 8003ba2:	19db      	adds	r3, r3, r7
 8003ba4:	2200      	movs	r2, #0
 8003ba6:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003ba8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003baa:	689a      	ldr	r2, [r3, #8]
 8003bac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bae:	691b      	ldr	r3, [r3, #16]
 8003bb0:	431a      	orrs	r2, r3
 8003bb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bb4:	695b      	ldr	r3, [r3, #20]
 8003bb6:	431a      	orrs	r2, r3
 8003bb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bba:	69db      	ldr	r3, [r3, #28]
 8003bbc:	4313      	orrs	r3, r2
 8003bbe:	63fb      	str	r3, [r7, #60]	@ 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003bc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	4aaf      	ldr	r2, [pc, #700]	@ (8003e84 <UART_SetConfig+0x2f0>)
 8003bc8:	4013      	ands	r3, r2
 8003bca:	0019      	movs	r1, r3
 8003bcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bce:	681a      	ldr	r2, [r3, #0]
 8003bd0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003bd2:	430b      	orrs	r3, r1
 8003bd4:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003bd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	685b      	ldr	r3, [r3, #4]
 8003bdc:	4aaa      	ldr	r2, [pc, #680]	@ (8003e88 <UART_SetConfig+0x2f4>)
 8003bde:	4013      	ands	r3, r2
 8003be0:	0018      	movs	r0, r3
 8003be2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003be4:	68d9      	ldr	r1, [r3, #12]
 8003be6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003be8:	681a      	ldr	r2, [r3, #0]
 8003bea:	0003      	movs	r3, r0
 8003bec:	430b      	orrs	r3, r1
 8003bee:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003bf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bf2:	699b      	ldr	r3, [r3, #24]
 8003bf4:	63fb      	str	r3, [r7, #60]	@ 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003bf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	4aa4      	ldr	r2, [pc, #656]	@ (8003e8c <UART_SetConfig+0x2f8>)
 8003bfc:	4293      	cmp	r3, r2
 8003bfe:	d004      	beq.n	8003c0a <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003c00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c02:	6a1b      	ldr	r3, [r3, #32]
 8003c04:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003c06:	4313      	orrs	r3, r2
 8003c08:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003c0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	689b      	ldr	r3, [r3, #8]
 8003c10:	4a9f      	ldr	r2, [pc, #636]	@ (8003e90 <UART_SetConfig+0x2fc>)
 8003c12:	4013      	ands	r3, r2
 8003c14:	0019      	movs	r1, r3
 8003c16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c18:	681a      	ldr	r2, [r3, #0]
 8003c1a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003c1c:	430b      	orrs	r3, r1
 8003c1e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8003c20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c26:	220f      	movs	r2, #15
 8003c28:	4393      	bics	r3, r2
 8003c2a:	0018      	movs	r0, r3
 8003c2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c2e:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8003c30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c32:	681a      	ldr	r2, [r3, #0]
 8003c34:	0003      	movs	r3, r0
 8003c36:	430b      	orrs	r3, r1
 8003c38:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003c3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	4a95      	ldr	r2, [pc, #596]	@ (8003e94 <UART_SetConfig+0x300>)
 8003c40:	4293      	cmp	r3, r2
 8003c42:	d131      	bne.n	8003ca8 <UART_SetConfig+0x114>
 8003c44:	4b94      	ldr	r3, [pc, #592]	@ (8003e98 <UART_SetConfig+0x304>)
 8003c46:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c48:	2203      	movs	r2, #3
 8003c4a:	4013      	ands	r3, r2
 8003c4c:	2b03      	cmp	r3, #3
 8003c4e:	d01d      	beq.n	8003c8c <UART_SetConfig+0xf8>
 8003c50:	d823      	bhi.n	8003c9a <UART_SetConfig+0x106>
 8003c52:	2b02      	cmp	r3, #2
 8003c54:	d00c      	beq.n	8003c70 <UART_SetConfig+0xdc>
 8003c56:	d820      	bhi.n	8003c9a <UART_SetConfig+0x106>
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d002      	beq.n	8003c62 <UART_SetConfig+0xce>
 8003c5c:	2b01      	cmp	r3, #1
 8003c5e:	d00e      	beq.n	8003c7e <UART_SetConfig+0xea>
 8003c60:	e01b      	b.n	8003c9a <UART_SetConfig+0x106>
 8003c62:	231b      	movs	r3, #27
 8003c64:	2220      	movs	r2, #32
 8003c66:	189b      	adds	r3, r3, r2
 8003c68:	19db      	adds	r3, r3, r7
 8003c6a:	2200      	movs	r2, #0
 8003c6c:	701a      	strb	r2, [r3, #0]
 8003c6e:	e0b4      	b.n	8003dda <UART_SetConfig+0x246>
 8003c70:	231b      	movs	r3, #27
 8003c72:	2220      	movs	r2, #32
 8003c74:	189b      	adds	r3, r3, r2
 8003c76:	19db      	adds	r3, r3, r7
 8003c78:	2202      	movs	r2, #2
 8003c7a:	701a      	strb	r2, [r3, #0]
 8003c7c:	e0ad      	b.n	8003dda <UART_SetConfig+0x246>
 8003c7e:	231b      	movs	r3, #27
 8003c80:	2220      	movs	r2, #32
 8003c82:	189b      	adds	r3, r3, r2
 8003c84:	19db      	adds	r3, r3, r7
 8003c86:	2204      	movs	r2, #4
 8003c88:	701a      	strb	r2, [r3, #0]
 8003c8a:	e0a6      	b.n	8003dda <UART_SetConfig+0x246>
 8003c8c:	231b      	movs	r3, #27
 8003c8e:	2220      	movs	r2, #32
 8003c90:	189b      	adds	r3, r3, r2
 8003c92:	19db      	adds	r3, r3, r7
 8003c94:	2208      	movs	r2, #8
 8003c96:	701a      	strb	r2, [r3, #0]
 8003c98:	e09f      	b.n	8003dda <UART_SetConfig+0x246>
 8003c9a:	231b      	movs	r3, #27
 8003c9c:	2220      	movs	r2, #32
 8003c9e:	189b      	adds	r3, r3, r2
 8003ca0:	19db      	adds	r3, r3, r7
 8003ca2:	2210      	movs	r2, #16
 8003ca4:	701a      	strb	r2, [r3, #0]
 8003ca6:	e098      	b.n	8003dda <UART_SetConfig+0x246>
 8003ca8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	4a7b      	ldr	r2, [pc, #492]	@ (8003e9c <UART_SetConfig+0x308>)
 8003cae:	4293      	cmp	r3, r2
 8003cb0:	d131      	bne.n	8003d16 <UART_SetConfig+0x182>
 8003cb2:	4b79      	ldr	r3, [pc, #484]	@ (8003e98 <UART_SetConfig+0x304>)
 8003cb4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003cb6:	220c      	movs	r2, #12
 8003cb8:	4013      	ands	r3, r2
 8003cba:	2b0c      	cmp	r3, #12
 8003cbc:	d01d      	beq.n	8003cfa <UART_SetConfig+0x166>
 8003cbe:	d823      	bhi.n	8003d08 <UART_SetConfig+0x174>
 8003cc0:	2b08      	cmp	r3, #8
 8003cc2:	d00c      	beq.n	8003cde <UART_SetConfig+0x14a>
 8003cc4:	d820      	bhi.n	8003d08 <UART_SetConfig+0x174>
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d002      	beq.n	8003cd0 <UART_SetConfig+0x13c>
 8003cca:	2b04      	cmp	r3, #4
 8003ccc:	d00e      	beq.n	8003cec <UART_SetConfig+0x158>
 8003cce:	e01b      	b.n	8003d08 <UART_SetConfig+0x174>
 8003cd0:	231b      	movs	r3, #27
 8003cd2:	2220      	movs	r2, #32
 8003cd4:	189b      	adds	r3, r3, r2
 8003cd6:	19db      	adds	r3, r3, r7
 8003cd8:	2200      	movs	r2, #0
 8003cda:	701a      	strb	r2, [r3, #0]
 8003cdc:	e07d      	b.n	8003dda <UART_SetConfig+0x246>
 8003cde:	231b      	movs	r3, #27
 8003ce0:	2220      	movs	r2, #32
 8003ce2:	189b      	adds	r3, r3, r2
 8003ce4:	19db      	adds	r3, r3, r7
 8003ce6:	2202      	movs	r2, #2
 8003ce8:	701a      	strb	r2, [r3, #0]
 8003cea:	e076      	b.n	8003dda <UART_SetConfig+0x246>
 8003cec:	231b      	movs	r3, #27
 8003cee:	2220      	movs	r2, #32
 8003cf0:	189b      	adds	r3, r3, r2
 8003cf2:	19db      	adds	r3, r3, r7
 8003cf4:	2204      	movs	r2, #4
 8003cf6:	701a      	strb	r2, [r3, #0]
 8003cf8:	e06f      	b.n	8003dda <UART_SetConfig+0x246>
 8003cfa:	231b      	movs	r3, #27
 8003cfc:	2220      	movs	r2, #32
 8003cfe:	189b      	adds	r3, r3, r2
 8003d00:	19db      	adds	r3, r3, r7
 8003d02:	2208      	movs	r2, #8
 8003d04:	701a      	strb	r2, [r3, #0]
 8003d06:	e068      	b.n	8003dda <UART_SetConfig+0x246>
 8003d08:	231b      	movs	r3, #27
 8003d0a:	2220      	movs	r2, #32
 8003d0c:	189b      	adds	r3, r3, r2
 8003d0e:	19db      	adds	r3, r3, r7
 8003d10:	2210      	movs	r2, #16
 8003d12:	701a      	strb	r2, [r3, #0]
 8003d14:	e061      	b.n	8003dda <UART_SetConfig+0x246>
 8003d16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	4a61      	ldr	r2, [pc, #388]	@ (8003ea0 <UART_SetConfig+0x30c>)
 8003d1c:	4293      	cmp	r3, r2
 8003d1e:	d106      	bne.n	8003d2e <UART_SetConfig+0x19a>
 8003d20:	231b      	movs	r3, #27
 8003d22:	2220      	movs	r2, #32
 8003d24:	189b      	adds	r3, r3, r2
 8003d26:	19db      	adds	r3, r3, r7
 8003d28:	2200      	movs	r2, #0
 8003d2a:	701a      	strb	r2, [r3, #0]
 8003d2c:	e055      	b.n	8003dda <UART_SetConfig+0x246>
 8003d2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	4a5c      	ldr	r2, [pc, #368]	@ (8003ea4 <UART_SetConfig+0x310>)
 8003d34:	4293      	cmp	r3, r2
 8003d36:	d106      	bne.n	8003d46 <UART_SetConfig+0x1b2>
 8003d38:	231b      	movs	r3, #27
 8003d3a:	2220      	movs	r2, #32
 8003d3c:	189b      	adds	r3, r3, r2
 8003d3e:	19db      	adds	r3, r3, r7
 8003d40:	2200      	movs	r2, #0
 8003d42:	701a      	strb	r2, [r3, #0]
 8003d44:	e049      	b.n	8003dda <UART_SetConfig+0x246>
 8003d46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	4a50      	ldr	r2, [pc, #320]	@ (8003e8c <UART_SetConfig+0x2f8>)
 8003d4c:	4293      	cmp	r3, r2
 8003d4e:	d13e      	bne.n	8003dce <UART_SetConfig+0x23a>
 8003d50:	4b51      	ldr	r3, [pc, #324]	@ (8003e98 <UART_SetConfig+0x304>)
 8003d52:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003d54:	23c0      	movs	r3, #192	@ 0xc0
 8003d56:	011b      	lsls	r3, r3, #4
 8003d58:	4013      	ands	r3, r2
 8003d5a:	22c0      	movs	r2, #192	@ 0xc0
 8003d5c:	0112      	lsls	r2, r2, #4
 8003d5e:	4293      	cmp	r3, r2
 8003d60:	d027      	beq.n	8003db2 <UART_SetConfig+0x21e>
 8003d62:	22c0      	movs	r2, #192	@ 0xc0
 8003d64:	0112      	lsls	r2, r2, #4
 8003d66:	4293      	cmp	r3, r2
 8003d68:	d82a      	bhi.n	8003dc0 <UART_SetConfig+0x22c>
 8003d6a:	2280      	movs	r2, #128	@ 0x80
 8003d6c:	0112      	lsls	r2, r2, #4
 8003d6e:	4293      	cmp	r3, r2
 8003d70:	d011      	beq.n	8003d96 <UART_SetConfig+0x202>
 8003d72:	2280      	movs	r2, #128	@ 0x80
 8003d74:	0112      	lsls	r2, r2, #4
 8003d76:	4293      	cmp	r3, r2
 8003d78:	d822      	bhi.n	8003dc0 <UART_SetConfig+0x22c>
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d004      	beq.n	8003d88 <UART_SetConfig+0x1f4>
 8003d7e:	2280      	movs	r2, #128	@ 0x80
 8003d80:	00d2      	lsls	r2, r2, #3
 8003d82:	4293      	cmp	r3, r2
 8003d84:	d00e      	beq.n	8003da4 <UART_SetConfig+0x210>
 8003d86:	e01b      	b.n	8003dc0 <UART_SetConfig+0x22c>
 8003d88:	231b      	movs	r3, #27
 8003d8a:	2220      	movs	r2, #32
 8003d8c:	189b      	adds	r3, r3, r2
 8003d8e:	19db      	adds	r3, r3, r7
 8003d90:	2200      	movs	r2, #0
 8003d92:	701a      	strb	r2, [r3, #0]
 8003d94:	e021      	b.n	8003dda <UART_SetConfig+0x246>
 8003d96:	231b      	movs	r3, #27
 8003d98:	2220      	movs	r2, #32
 8003d9a:	189b      	adds	r3, r3, r2
 8003d9c:	19db      	adds	r3, r3, r7
 8003d9e:	2202      	movs	r2, #2
 8003da0:	701a      	strb	r2, [r3, #0]
 8003da2:	e01a      	b.n	8003dda <UART_SetConfig+0x246>
 8003da4:	231b      	movs	r3, #27
 8003da6:	2220      	movs	r2, #32
 8003da8:	189b      	adds	r3, r3, r2
 8003daa:	19db      	adds	r3, r3, r7
 8003dac:	2204      	movs	r2, #4
 8003dae:	701a      	strb	r2, [r3, #0]
 8003db0:	e013      	b.n	8003dda <UART_SetConfig+0x246>
 8003db2:	231b      	movs	r3, #27
 8003db4:	2220      	movs	r2, #32
 8003db6:	189b      	adds	r3, r3, r2
 8003db8:	19db      	adds	r3, r3, r7
 8003dba:	2208      	movs	r2, #8
 8003dbc:	701a      	strb	r2, [r3, #0]
 8003dbe:	e00c      	b.n	8003dda <UART_SetConfig+0x246>
 8003dc0:	231b      	movs	r3, #27
 8003dc2:	2220      	movs	r2, #32
 8003dc4:	189b      	adds	r3, r3, r2
 8003dc6:	19db      	adds	r3, r3, r7
 8003dc8:	2210      	movs	r2, #16
 8003dca:	701a      	strb	r2, [r3, #0]
 8003dcc:	e005      	b.n	8003dda <UART_SetConfig+0x246>
 8003dce:	231b      	movs	r3, #27
 8003dd0:	2220      	movs	r2, #32
 8003dd2:	189b      	adds	r3, r3, r2
 8003dd4:	19db      	adds	r3, r3, r7
 8003dd6:	2210      	movs	r2, #16
 8003dd8:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003dda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	4a2b      	ldr	r2, [pc, #172]	@ (8003e8c <UART_SetConfig+0x2f8>)
 8003de0:	4293      	cmp	r3, r2
 8003de2:	d000      	beq.n	8003de6 <UART_SetConfig+0x252>
 8003de4:	e0a9      	b.n	8003f3a <UART_SetConfig+0x3a6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003de6:	231b      	movs	r3, #27
 8003de8:	2220      	movs	r2, #32
 8003dea:	189b      	adds	r3, r3, r2
 8003dec:	19db      	adds	r3, r3, r7
 8003dee:	781b      	ldrb	r3, [r3, #0]
 8003df0:	2b08      	cmp	r3, #8
 8003df2:	d015      	beq.n	8003e20 <UART_SetConfig+0x28c>
 8003df4:	dc18      	bgt.n	8003e28 <UART_SetConfig+0x294>
 8003df6:	2b04      	cmp	r3, #4
 8003df8:	d00d      	beq.n	8003e16 <UART_SetConfig+0x282>
 8003dfa:	dc15      	bgt.n	8003e28 <UART_SetConfig+0x294>
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d002      	beq.n	8003e06 <UART_SetConfig+0x272>
 8003e00:	2b02      	cmp	r3, #2
 8003e02:	d005      	beq.n	8003e10 <UART_SetConfig+0x27c>
 8003e04:	e010      	b.n	8003e28 <UART_SetConfig+0x294>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003e06:	f7ff fbfd 	bl	8003604 <HAL_RCC_GetPCLK1Freq>
 8003e0a:	0003      	movs	r3, r0
 8003e0c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003e0e:	e014      	b.n	8003e3a <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003e10:	4b25      	ldr	r3, [pc, #148]	@ (8003ea8 <UART_SetConfig+0x314>)
 8003e12:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003e14:	e011      	b.n	8003e3a <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003e16:	f7ff fb69 	bl	80034ec <HAL_RCC_GetSysClockFreq>
 8003e1a:	0003      	movs	r3, r0
 8003e1c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003e1e:	e00c      	b.n	8003e3a <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003e20:	2380      	movs	r3, #128	@ 0x80
 8003e22:	021b      	lsls	r3, r3, #8
 8003e24:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003e26:	e008      	b.n	8003e3a <UART_SetConfig+0x2a6>
      default:
        pclk = 0U;
 8003e28:	2300      	movs	r3, #0
 8003e2a:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8003e2c:	231a      	movs	r3, #26
 8003e2e:	2220      	movs	r2, #32
 8003e30:	189b      	adds	r3, r3, r2
 8003e32:	19db      	adds	r3, r3, r7
 8003e34:	2201      	movs	r2, #1
 8003e36:	701a      	strb	r2, [r3, #0]
        break;
 8003e38:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003e3a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d100      	bne.n	8003e42 <UART_SetConfig+0x2ae>
 8003e40:	e14b      	b.n	80040da <UART_SetConfig+0x546>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8003e42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e44:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003e46:	4b19      	ldr	r3, [pc, #100]	@ (8003eac <UART_SetConfig+0x318>)
 8003e48:	0052      	lsls	r2, r2, #1
 8003e4a:	5ad3      	ldrh	r3, [r2, r3]
 8003e4c:	0019      	movs	r1, r3
 8003e4e:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8003e50:	f7fc f958 	bl	8000104 <__udivsi3>
 8003e54:	0003      	movs	r3, r0
 8003e56:	62bb      	str	r3, [r7, #40]	@ 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003e58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e5a:	685a      	ldr	r2, [r3, #4]
 8003e5c:	0013      	movs	r3, r2
 8003e5e:	005b      	lsls	r3, r3, #1
 8003e60:	189b      	adds	r3, r3, r2
 8003e62:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003e64:	429a      	cmp	r2, r3
 8003e66:	d305      	bcc.n	8003e74 <UART_SetConfig+0x2e0>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8003e68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e6a:	685b      	ldr	r3, [r3, #4]
 8003e6c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003e6e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003e70:	429a      	cmp	r2, r3
 8003e72:	d91d      	bls.n	8003eb0 <UART_SetConfig+0x31c>
      {
        ret = HAL_ERROR;
 8003e74:	231a      	movs	r3, #26
 8003e76:	2220      	movs	r2, #32
 8003e78:	189b      	adds	r3, r3, r2
 8003e7a:	19db      	adds	r3, r3, r7
 8003e7c:	2201      	movs	r2, #1
 8003e7e:	701a      	strb	r2, [r3, #0]
 8003e80:	e12b      	b.n	80040da <UART_SetConfig+0x546>
 8003e82:	46c0      	nop			@ (mov r8, r8)
 8003e84:	cfff69f3 	.word	0xcfff69f3
 8003e88:	ffffcfff 	.word	0xffffcfff
 8003e8c:	40008000 	.word	0x40008000
 8003e90:	11fff4ff 	.word	0x11fff4ff
 8003e94:	40013800 	.word	0x40013800
 8003e98:	40021000 	.word	0x40021000
 8003e9c:	40004400 	.word	0x40004400
 8003ea0:	40004800 	.word	0x40004800
 8003ea4:	40004c00 	.word	0x40004c00
 8003ea8:	00f42400 	.word	0x00f42400
 8003eac:	08004920 	.word	0x08004920
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003eb0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003eb2:	61bb      	str	r3, [r7, #24]
 8003eb4:	2300      	movs	r3, #0
 8003eb6:	61fb      	str	r3, [r7, #28]
 8003eb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003eba:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003ebc:	4b92      	ldr	r3, [pc, #584]	@ (8004108 <UART_SetConfig+0x574>)
 8003ebe:	0052      	lsls	r2, r2, #1
 8003ec0:	5ad3      	ldrh	r3, [r2, r3]
 8003ec2:	613b      	str	r3, [r7, #16]
 8003ec4:	2300      	movs	r3, #0
 8003ec6:	617b      	str	r3, [r7, #20]
 8003ec8:	693a      	ldr	r2, [r7, #16]
 8003eca:	697b      	ldr	r3, [r7, #20]
 8003ecc:	69b8      	ldr	r0, [r7, #24]
 8003ece:	69f9      	ldr	r1, [r7, #28]
 8003ed0:	f7fc fac8 	bl	8000464 <__aeabi_uldivmod>
 8003ed4:	0002      	movs	r2, r0
 8003ed6:	000b      	movs	r3, r1
 8003ed8:	0e11      	lsrs	r1, r2, #24
 8003eda:	021d      	lsls	r5, r3, #8
 8003edc:	430d      	orrs	r5, r1
 8003ede:	0214      	lsls	r4, r2, #8
 8003ee0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ee2:	685b      	ldr	r3, [r3, #4]
 8003ee4:	085b      	lsrs	r3, r3, #1
 8003ee6:	60bb      	str	r3, [r7, #8]
 8003ee8:	2300      	movs	r3, #0
 8003eea:	60fb      	str	r3, [r7, #12]
 8003eec:	68b8      	ldr	r0, [r7, #8]
 8003eee:	68f9      	ldr	r1, [r7, #12]
 8003ef0:	1900      	adds	r0, r0, r4
 8003ef2:	4169      	adcs	r1, r5
 8003ef4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ef6:	685b      	ldr	r3, [r3, #4]
 8003ef8:	603b      	str	r3, [r7, #0]
 8003efa:	2300      	movs	r3, #0
 8003efc:	607b      	str	r3, [r7, #4]
 8003efe:	683a      	ldr	r2, [r7, #0]
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	f7fc faaf 	bl	8000464 <__aeabi_uldivmod>
 8003f06:	0002      	movs	r2, r0
 8003f08:	000b      	movs	r3, r1
 8003f0a:	0013      	movs	r3, r2
 8003f0c:	633b      	str	r3, [r7, #48]	@ 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003f0e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003f10:	23c0      	movs	r3, #192	@ 0xc0
 8003f12:	009b      	lsls	r3, r3, #2
 8003f14:	429a      	cmp	r2, r3
 8003f16:	d309      	bcc.n	8003f2c <UART_SetConfig+0x398>
 8003f18:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003f1a:	2380      	movs	r3, #128	@ 0x80
 8003f1c:	035b      	lsls	r3, r3, #13
 8003f1e:	429a      	cmp	r2, r3
 8003f20:	d204      	bcs.n	8003f2c <UART_SetConfig+0x398>
        {
          huart->Instance->BRR = usartdiv;
 8003f22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003f28:	60da      	str	r2, [r3, #12]
 8003f2a:	e0d6      	b.n	80040da <UART_SetConfig+0x546>
        }
        else
        {
          ret = HAL_ERROR;
 8003f2c:	231a      	movs	r3, #26
 8003f2e:	2220      	movs	r2, #32
 8003f30:	189b      	adds	r3, r3, r2
 8003f32:	19db      	adds	r3, r3, r7
 8003f34:	2201      	movs	r2, #1
 8003f36:	701a      	strb	r2, [r3, #0]
 8003f38:	e0cf      	b.n	80040da <UART_SetConfig+0x546>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003f3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f3c:	69da      	ldr	r2, [r3, #28]
 8003f3e:	2380      	movs	r3, #128	@ 0x80
 8003f40:	021b      	lsls	r3, r3, #8
 8003f42:	429a      	cmp	r2, r3
 8003f44:	d000      	beq.n	8003f48 <UART_SetConfig+0x3b4>
 8003f46:	e070      	b.n	800402a <UART_SetConfig+0x496>
  {
    switch (clocksource)
 8003f48:	231b      	movs	r3, #27
 8003f4a:	2220      	movs	r2, #32
 8003f4c:	189b      	adds	r3, r3, r2
 8003f4e:	19db      	adds	r3, r3, r7
 8003f50:	781b      	ldrb	r3, [r3, #0]
 8003f52:	2b08      	cmp	r3, #8
 8003f54:	d015      	beq.n	8003f82 <UART_SetConfig+0x3ee>
 8003f56:	dc18      	bgt.n	8003f8a <UART_SetConfig+0x3f6>
 8003f58:	2b04      	cmp	r3, #4
 8003f5a:	d00d      	beq.n	8003f78 <UART_SetConfig+0x3e4>
 8003f5c:	dc15      	bgt.n	8003f8a <UART_SetConfig+0x3f6>
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d002      	beq.n	8003f68 <UART_SetConfig+0x3d4>
 8003f62:	2b02      	cmp	r3, #2
 8003f64:	d005      	beq.n	8003f72 <UART_SetConfig+0x3de>
 8003f66:	e010      	b.n	8003f8a <UART_SetConfig+0x3f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003f68:	f7ff fb4c 	bl	8003604 <HAL_RCC_GetPCLK1Freq>
 8003f6c:	0003      	movs	r3, r0
 8003f6e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003f70:	e014      	b.n	8003f9c <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003f72:	4b66      	ldr	r3, [pc, #408]	@ (800410c <UART_SetConfig+0x578>)
 8003f74:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003f76:	e011      	b.n	8003f9c <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003f78:	f7ff fab8 	bl	80034ec <HAL_RCC_GetSysClockFreq>
 8003f7c:	0003      	movs	r3, r0
 8003f7e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003f80:	e00c      	b.n	8003f9c <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003f82:	2380      	movs	r3, #128	@ 0x80
 8003f84:	021b      	lsls	r3, r3, #8
 8003f86:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003f88:	e008      	b.n	8003f9c <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 8003f8a:	2300      	movs	r3, #0
 8003f8c:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8003f8e:	231a      	movs	r3, #26
 8003f90:	2220      	movs	r2, #32
 8003f92:	189b      	adds	r3, r3, r2
 8003f94:	19db      	adds	r3, r3, r7
 8003f96:	2201      	movs	r2, #1
 8003f98:	701a      	strb	r2, [r3, #0]
        break;
 8003f9a:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003f9c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d100      	bne.n	8003fa4 <UART_SetConfig+0x410>
 8003fa2:	e09a      	b.n	80040da <UART_SetConfig+0x546>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003fa4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fa6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003fa8:	4b57      	ldr	r3, [pc, #348]	@ (8004108 <UART_SetConfig+0x574>)
 8003faa:	0052      	lsls	r2, r2, #1
 8003fac:	5ad3      	ldrh	r3, [r2, r3]
 8003fae:	0019      	movs	r1, r3
 8003fb0:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8003fb2:	f7fc f8a7 	bl	8000104 <__udivsi3>
 8003fb6:	0003      	movs	r3, r0
 8003fb8:	005a      	lsls	r2, r3, #1
 8003fba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fbc:	685b      	ldr	r3, [r3, #4]
 8003fbe:	085b      	lsrs	r3, r3, #1
 8003fc0:	18d2      	adds	r2, r2, r3
 8003fc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fc4:	685b      	ldr	r3, [r3, #4]
 8003fc6:	0019      	movs	r1, r3
 8003fc8:	0010      	movs	r0, r2
 8003fca:	f7fc f89b 	bl	8000104 <__udivsi3>
 8003fce:	0003      	movs	r3, r0
 8003fd0:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003fd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003fd4:	2b0f      	cmp	r3, #15
 8003fd6:	d921      	bls.n	800401c <UART_SetConfig+0x488>
 8003fd8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003fda:	2380      	movs	r3, #128	@ 0x80
 8003fdc:	025b      	lsls	r3, r3, #9
 8003fde:	429a      	cmp	r2, r3
 8003fe0:	d21c      	bcs.n	800401c <UART_SetConfig+0x488>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003fe2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003fe4:	b29a      	uxth	r2, r3
 8003fe6:	200e      	movs	r0, #14
 8003fe8:	2420      	movs	r4, #32
 8003fea:	1903      	adds	r3, r0, r4
 8003fec:	19db      	adds	r3, r3, r7
 8003fee:	210f      	movs	r1, #15
 8003ff0:	438a      	bics	r2, r1
 8003ff2:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003ff4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ff6:	085b      	lsrs	r3, r3, #1
 8003ff8:	b29b      	uxth	r3, r3
 8003ffa:	2207      	movs	r2, #7
 8003ffc:	4013      	ands	r3, r2
 8003ffe:	b299      	uxth	r1, r3
 8004000:	1903      	adds	r3, r0, r4
 8004002:	19db      	adds	r3, r3, r7
 8004004:	1902      	adds	r2, r0, r4
 8004006:	19d2      	adds	r2, r2, r7
 8004008:	8812      	ldrh	r2, [r2, #0]
 800400a:	430a      	orrs	r2, r1
 800400c:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800400e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	1902      	adds	r2, r0, r4
 8004014:	19d2      	adds	r2, r2, r7
 8004016:	8812      	ldrh	r2, [r2, #0]
 8004018:	60da      	str	r2, [r3, #12]
 800401a:	e05e      	b.n	80040da <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 800401c:	231a      	movs	r3, #26
 800401e:	2220      	movs	r2, #32
 8004020:	189b      	adds	r3, r3, r2
 8004022:	19db      	adds	r3, r3, r7
 8004024:	2201      	movs	r2, #1
 8004026:	701a      	strb	r2, [r3, #0]
 8004028:	e057      	b.n	80040da <UART_SetConfig+0x546>
      }
    }
  }
  else
  {
    switch (clocksource)
 800402a:	231b      	movs	r3, #27
 800402c:	2220      	movs	r2, #32
 800402e:	189b      	adds	r3, r3, r2
 8004030:	19db      	adds	r3, r3, r7
 8004032:	781b      	ldrb	r3, [r3, #0]
 8004034:	2b08      	cmp	r3, #8
 8004036:	d015      	beq.n	8004064 <UART_SetConfig+0x4d0>
 8004038:	dc18      	bgt.n	800406c <UART_SetConfig+0x4d8>
 800403a:	2b04      	cmp	r3, #4
 800403c:	d00d      	beq.n	800405a <UART_SetConfig+0x4c6>
 800403e:	dc15      	bgt.n	800406c <UART_SetConfig+0x4d8>
 8004040:	2b00      	cmp	r3, #0
 8004042:	d002      	beq.n	800404a <UART_SetConfig+0x4b6>
 8004044:	2b02      	cmp	r3, #2
 8004046:	d005      	beq.n	8004054 <UART_SetConfig+0x4c0>
 8004048:	e010      	b.n	800406c <UART_SetConfig+0x4d8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800404a:	f7ff fadb 	bl	8003604 <HAL_RCC_GetPCLK1Freq>
 800404e:	0003      	movs	r3, r0
 8004050:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004052:	e014      	b.n	800407e <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004054:	4b2d      	ldr	r3, [pc, #180]	@ (800410c <UART_SetConfig+0x578>)
 8004056:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004058:	e011      	b.n	800407e <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800405a:	f7ff fa47 	bl	80034ec <HAL_RCC_GetSysClockFreq>
 800405e:	0003      	movs	r3, r0
 8004060:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004062:	e00c      	b.n	800407e <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004064:	2380      	movs	r3, #128	@ 0x80
 8004066:	021b      	lsls	r3, r3, #8
 8004068:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800406a:	e008      	b.n	800407e <UART_SetConfig+0x4ea>
      default:
        pclk = 0U;
 800406c:	2300      	movs	r3, #0
 800406e:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8004070:	231a      	movs	r3, #26
 8004072:	2220      	movs	r2, #32
 8004074:	189b      	adds	r3, r3, r2
 8004076:	19db      	adds	r3, r3, r7
 8004078:	2201      	movs	r2, #1
 800407a:	701a      	strb	r2, [r3, #0]
        break;
 800407c:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 800407e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004080:	2b00      	cmp	r3, #0
 8004082:	d02a      	beq.n	80040da <UART_SetConfig+0x546>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004084:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004086:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004088:	4b1f      	ldr	r3, [pc, #124]	@ (8004108 <UART_SetConfig+0x574>)
 800408a:	0052      	lsls	r2, r2, #1
 800408c:	5ad3      	ldrh	r3, [r2, r3]
 800408e:	0019      	movs	r1, r3
 8004090:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8004092:	f7fc f837 	bl	8000104 <__udivsi3>
 8004096:	0003      	movs	r3, r0
 8004098:	001a      	movs	r2, r3
 800409a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800409c:	685b      	ldr	r3, [r3, #4]
 800409e:	085b      	lsrs	r3, r3, #1
 80040a0:	18d2      	adds	r2, r2, r3
 80040a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040a4:	685b      	ldr	r3, [r3, #4]
 80040a6:	0019      	movs	r1, r3
 80040a8:	0010      	movs	r0, r2
 80040aa:	f7fc f82b 	bl	8000104 <__udivsi3>
 80040ae:	0003      	movs	r3, r0
 80040b0:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80040b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040b4:	2b0f      	cmp	r3, #15
 80040b6:	d90a      	bls.n	80040ce <UART_SetConfig+0x53a>
 80040b8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80040ba:	2380      	movs	r3, #128	@ 0x80
 80040bc:	025b      	lsls	r3, r3, #9
 80040be:	429a      	cmp	r2, r3
 80040c0:	d205      	bcs.n	80040ce <UART_SetConfig+0x53a>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80040c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040c4:	b29a      	uxth	r2, r3
 80040c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	60da      	str	r2, [r3, #12]
 80040cc:	e005      	b.n	80040da <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 80040ce:	231a      	movs	r3, #26
 80040d0:	2220      	movs	r2, #32
 80040d2:	189b      	adds	r3, r3, r2
 80040d4:	19db      	adds	r3, r3, r7
 80040d6:	2201      	movs	r2, #1
 80040d8:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80040da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040dc:	226a      	movs	r2, #106	@ 0x6a
 80040de:	2101      	movs	r1, #1
 80040e0:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 80040e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040e4:	2268      	movs	r2, #104	@ 0x68
 80040e6:	2101      	movs	r1, #1
 80040e8:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80040ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040ec:	2200      	movs	r2, #0
 80040ee:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80040f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040f2:	2200      	movs	r2, #0
 80040f4:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80040f6:	231a      	movs	r3, #26
 80040f8:	2220      	movs	r2, #32
 80040fa:	189b      	adds	r3, r3, r2
 80040fc:	19db      	adds	r3, r3, r7
 80040fe:	781b      	ldrb	r3, [r3, #0]
}
 8004100:	0018      	movs	r0, r3
 8004102:	46bd      	mov	sp, r7
 8004104:	b010      	add	sp, #64	@ 0x40
 8004106:	bdb0      	pop	{r4, r5, r7, pc}
 8004108:	08004920 	.word	0x08004920
 800410c:	00f42400 	.word	0x00f42400

08004110 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004110:	b580      	push	{r7, lr}
 8004112:	b082      	sub	sp, #8
 8004114:	af00      	add	r7, sp, #0
 8004116:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800411c:	2208      	movs	r2, #8
 800411e:	4013      	ands	r3, r2
 8004120:	d00b      	beq.n	800413a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	685b      	ldr	r3, [r3, #4]
 8004128:	4a4a      	ldr	r2, [pc, #296]	@ (8004254 <UART_AdvFeatureConfig+0x144>)
 800412a:	4013      	ands	r3, r2
 800412c:	0019      	movs	r1, r3
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	430a      	orrs	r2, r1
 8004138:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800413e:	2201      	movs	r2, #1
 8004140:	4013      	ands	r3, r2
 8004142:	d00b      	beq.n	800415c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	685b      	ldr	r3, [r3, #4]
 800414a:	4a43      	ldr	r2, [pc, #268]	@ (8004258 <UART_AdvFeatureConfig+0x148>)
 800414c:	4013      	ands	r3, r2
 800414e:	0019      	movs	r1, r3
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	430a      	orrs	r2, r1
 800415a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004160:	2202      	movs	r2, #2
 8004162:	4013      	ands	r3, r2
 8004164:	d00b      	beq.n	800417e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	685b      	ldr	r3, [r3, #4]
 800416c:	4a3b      	ldr	r2, [pc, #236]	@ (800425c <UART_AdvFeatureConfig+0x14c>)
 800416e:	4013      	ands	r3, r2
 8004170:	0019      	movs	r1, r3
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	430a      	orrs	r2, r1
 800417c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004182:	2204      	movs	r2, #4
 8004184:	4013      	ands	r3, r2
 8004186:	d00b      	beq.n	80041a0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	685b      	ldr	r3, [r3, #4]
 800418e:	4a34      	ldr	r2, [pc, #208]	@ (8004260 <UART_AdvFeatureConfig+0x150>)
 8004190:	4013      	ands	r3, r2
 8004192:	0019      	movs	r1, r3
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	430a      	orrs	r2, r1
 800419e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041a4:	2210      	movs	r2, #16
 80041a6:	4013      	ands	r3, r2
 80041a8:	d00b      	beq.n	80041c2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	689b      	ldr	r3, [r3, #8]
 80041b0:	4a2c      	ldr	r2, [pc, #176]	@ (8004264 <UART_AdvFeatureConfig+0x154>)
 80041b2:	4013      	ands	r3, r2
 80041b4:	0019      	movs	r1, r3
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	430a      	orrs	r2, r1
 80041c0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041c6:	2220      	movs	r2, #32
 80041c8:	4013      	ands	r3, r2
 80041ca:	d00b      	beq.n	80041e4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	689b      	ldr	r3, [r3, #8]
 80041d2:	4a25      	ldr	r2, [pc, #148]	@ (8004268 <UART_AdvFeatureConfig+0x158>)
 80041d4:	4013      	ands	r3, r2
 80041d6:	0019      	movs	r1, r3
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	430a      	orrs	r2, r1
 80041e2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041e8:	2240      	movs	r2, #64	@ 0x40
 80041ea:	4013      	ands	r3, r2
 80041ec:	d01d      	beq.n	800422a <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	685b      	ldr	r3, [r3, #4]
 80041f4:	4a1d      	ldr	r2, [pc, #116]	@ (800426c <UART_AdvFeatureConfig+0x15c>)
 80041f6:	4013      	ands	r3, r2
 80041f8:	0019      	movs	r1, r3
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	430a      	orrs	r2, r1
 8004204:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800420a:	2380      	movs	r3, #128	@ 0x80
 800420c:	035b      	lsls	r3, r3, #13
 800420e:	429a      	cmp	r2, r3
 8004210:	d10b      	bne.n	800422a <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	685b      	ldr	r3, [r3, #4]
 8004218:	4a15      	ldr	r2, [pc, #84]	@ (8004270 <UART_AdvFeatureConfig+0x160>)
 800421a:	4013      	ands	r3, r2
 800421c:	0019      	movs	r1, r3
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	430a      	orrs	r2, r1
 8004228:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800422e:	2280      	movs	r2, #128	@ 0x80
 8004230:	4013      	ands	r3, r2
 8004232:	d00b      	beq.n	800424c <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	685b      	ldr	r3, [r3, #4]
 800423a:	4a0e      	ldr	r2, [pc, #56]	@ (8004274 <UART_AdvFeatureConfig+0x164>)
 800423c:	4013      	ands	r3, r2
 800423e:	0019      	movs	r1, r3
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	430a      	orrs	r2, r1
 800424a:	605a      	str	r2, [r3, #4]
  }
}
 800424c:	46c0      	nop			@ (mov r8, r8)
 800424e:	46bd      	mov	sp, r7
 8004250:	b002      	add	sp, #8
 8004252:	bd80      	pop	{r7, pc}
 8004254:	ffff7fff 	.word	0xffff7fff
 8004258:	fffdffff 	.word	0xfffdffff
 800425c:	fffeffff 	.word	0xfffeffff
 8004260:	fffbffff 	.word	0xfffbffff
 8004264:	ffffefff 	.word	0xffffefff
 8004268:	ffffdfff 	.word	0xffffdfff
 800426c:	ffefffff 	.word	0xffefffff
 8004270:	ff9fffff 	.word	0xff9fffff
 8004274:	fff7ffff 	.word	0xfff7ffff

08004278 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004278:	b580      	push	{r7, lr}
 800427a:	b092      	sub	sp, #72	@ 0x48
 800427c:	af02      	add	r7, sp, #8
 800427e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	2290      	movs	r2, #144	@ 0x90
 8004284:	2100      	movs	r1, #0
 8004286:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004288:	f7fd fc38 	bl	8001afc <HAL_GetTick>
 800428c:	0003      	movs	r3, r0
 800428e:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	2208      	movs	r2, #8
 8004298:	4013      	ands	r3, r2
 800429a:	2b08      	cmp	r3, #8
 800429c:	d12d      	bne.n	80042fa <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800429e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80042a0:	2280      	movs	r2, #128	@ 0x80
 80042a2:	0391      	lsls	r1, r2, #14
 80042a4:	6878      	ldr	r0, [r7, #4]
 80042a6:	4a47      	ldr	r2, [pc, #284]	@ (80043c4 <UART_CheckIdleState+0x14c>)
 80042a8:	9200      	str	r2, [sp, #0]
 80042aa:	2200      	movs	r2, #0
 80042ac:	f000 f88e 	bl	80043cc <UART_WaitOnFlagUntilTimeout>
 80042b0:	1e03      	subs	r3, r0, #0
 80042b2:	d022      	beq.n	80042fa <UART_CheckIdleState+0x82>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80042b4:	f3ef 8310 	mrs	r3, PRIMASK
 80042b8:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 80042ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80042bc:	63bb      	str	r3, [r7, #56]	@ 0x38
 80042be:	2301      	movs	r3, #1
 80042c0:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80042c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042c4:	f383 8810 	msr	PRIMASK, r3
}
 80042c8:	46c0      	nop			@ (mov r8, r8)
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	681a      	ldr	r2, [r3, #0]
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	2180      	movs	r1, #128	@ 0x80
 80042d6:	438a      	bics	r2, r1
 80042d8:	601a      	str	r2, [r3, #0]
 80042da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80042dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80042de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80042e0:	f383 8810 	msr	PRIMASK, r3
}
 80042e4:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	2288      	movs	r2, #136	@ 0x88
 80042ea:	2120      	movs	r1, #32
 80042ec:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	2284      	movs	r2, #132	@ 0x84
 80042f2:	2100      	movs	r1, #0
 80042f4:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80042f6:	2303      	movs	r3, #3
 80042f8:	e060      	b.n	80043bc <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	2204      	movs	r2, #4
 8004302:	4013      	ands	r3, r2
 8004304:	2b04      	cmp	r3, #4
 8004306:	d146      	bne.n	8004396 <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004308:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800430a:	2280      	movs	r2, #128	@ 0x80
 800430c:	03d1      	lsls	r1, r2, #15
 800430e:	6878      	ldr	r0, [r7, #4]
 8004310:	4a2c      	ldr	r2, [pc, #176]	@ (80043c4 <UART_CheckIdleState+0x14c>)
 8004312:	9200      	str	r2, [sp, #0]
 8004314:	2200      	movs	r2, #0
 8004316:	f000 f859 	bl	80043cc <UART_WaitOnFlagUntilTimeout>
 800431a:	1e03      	subs	r3, r0, #0
 800431c:	d03b      	beq.n	8004396 <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800431e:	f3ef 8310 	mrs	r3, PRIMASK
 8004322:	60fb      	str	r3, [r7, #12]
  return(result);
 8004324:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004326:	637b      	str	r3, [r7, #52]	@ 0x34
 8004328:	2301      	movs	r3, #1
 800432a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800432c:	693b      	ldr	r3, [r7, #16]
 800432e:	f383 8810 	msr	PRIMASK, r3
}
 8004332:	46c0      	nop			@ (mov r8, r8)
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	681a      	ldr	r2, [r3, #0]
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	4922      	ldr	r1, [pc, #136]	@ (80043c8 <UART_CheckIdleState+0x150>)
 8004340:	400a      	ands	r2, r1
 8004342:	601a      	str	r2, [r3, #0]
 8004344:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004346:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004348:	697b      	ldr	r3, [r7, #20]
 800434a:	f383 8810 	msr	PRIMASK, r3
}
 800434e:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004350:	f3ef 8310 	mrs	r3, PRIMASK
 8004354:	61bb      	str	r3, [r7, #24]
  return(result);
 8004356:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004358:	633b      	str	r3, [r7, #48]	@ 0x30
 800435a:	2301      	movs	r3, #1
 800435c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800435e:	69fb      	ldr	r3, [r7, #28]
 8004360:	f383 8810 	msr	PRIMASK, r3
}
 8004364:	46c0      	nop			@ (mov r8, r8)
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	689a      	ldr	r2, [r3, #8]
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	2101      	movs	r1, #1
 8004372:	438a      	bics	r2, r1
 8004374:	609a      	str	r2, [r3, #8]
 8004376:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004378:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800437a:	6a3b      	ldr	r3, [r7, #32]
 800437c:	f383 8810 	msr	PRIMASK, r3
}
 8004380:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	228c      	movs	r2, #140	@ 0x8c
 8004386:	2120      	movs	r1, #32
 8004388:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	2284      	movs	r2, #132	@ 0x84
 800438e:	2100      	movs	r1, #0
 8004390:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004392:	2303      	movs	r3, #3
 8004394:	e012      	b.n	80043bc <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	2288      	movs	r2, #136	@ 0x88
 800439a:	2120      	movs	r1, #32
 800439c:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	228c      	movs	r2, #140	@ 0x8c
 80043a2:	2120      	movs	r1, #32
 80043a4:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	2200      	movs	r2, #0
 80043aa:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	2200      	movs	r2, #0
 80043b0:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	2284      	movs	r2, #132	@ 0x84
 80043b6:	2100      	movs	r1, #0
 80043b8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80043ba:	2300      	movs	r3, #0
}
 80043bc:	0018      	movs	r0, r3
 80043be:	46bd      	mov	sp, r7
 80043c0:	b010      	add	sp, #64	@ 0x40
 80043c2:	bd80      	pop	{r7, pc}
 80043c4:	01ffffff 	.word	0x01ffffff
 80043c8:	fffffedf 	.word	0xfffffedf

080043cc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80043cc:	b580      	push	{r7, lr}
 80043ce:	b084      	sub	sp, #16
 80043d0:	af00      	add	r7, sp, #0
 80043d2:	60f8      	str	r0, [r7, #12]
 80043d4:	60b9      	str	r1, [r7, #8]
 80043d6:	603b      	str	r3, [r7, #0]
 80043d8:	1dfb      	adds	r3, r7, #7
 80043da:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80043dc:	e051      	b.n	8004482 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80043de:	69bb      	ldr	r3, [r7, #24]
 80043e0:	3301      	adds	r3, #1
 80043e2:	d04e      	beq.n	8004482 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80043e4:	f7fd fb8a 	bl	8001afc <HAL_GetTick>
 80043e8:	0002      	movs	r2, r0
 80043ea:	683b      	ldr	r3, [r7, #0]
 80043ec:	1ad3      	subs	r3, r2, r3
 80043ee:	69ba      	ldr	r2, [r7, #24]
 80043f0:	429a      	cmp	r2, r3
 80043f2:	d302      	bcc.n	80043fa <UART_WaitOnFlagUntilTimeout+0x2e>
 80043f4:	69bb      	ldr	r3, [r7, #24]
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d101      	bne.n	80043fe <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 80043fa:	2303      	movs	r3, #3
 80043fc:	e051      	b.n	80044a2 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	2204      	movs	r2, #4
 8004406:	4013      	ands	r3, r2
 8004408:	d03b      	beq.n	8004482 <UART_WaitOnFlagUntilTimeout+0xb6>
 800440a:	68bb      	ldr	r3, [r7, #8]
 800440c:	2b80      	cmp	r3, #128	@ 0x80
 800440e:	d038      	beq.n	8004482 <UART_WaitOnFlagUntilTimeout+0xb6>
 8004410:	68bb      	ldr	r3, [r7, #8]
 8004412:	2b40      	cmp	r3, #64	@ 0x40
 8004414:	d035      	beq.n	8004482 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	69db      	ldr	r3, [r3, #28]
 800441c:	2208      	movs	r2, #8
 800441e:	4013      	ands	r3, r2
 8004420:	2b08      	cmp	r3, #8
 8004422:	d111      	bne.n	8004448 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	2208      	movs	r2, #8
 800442a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	0018      	movs	r0, r3
 8004430:	f000 f83c 	bl	80044ac <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	2290      	movs	r2, #144	@ 0x90
 8004438:	2108      	movs	r1, #8
 800443a:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	2284      	movs	r2, #132	@ 0x84
 8004440:	2100      	movs	r1, #0
 8004442:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8004444:	2301      	movs	r3, #1
 8004446:	e02c      	b.n	80044a2 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	69da      	ldr	r2, [r3, #28]
 800444e:	2380      	movs	r3, #128	@ 0x80
 8004450:	011b      	lsls	r3, r3, #4
 8004452:	401a      	ands	r2, r3
 8004454:	2380      	movs	r3, #128	@ 0x80
 8004456:	011b      	lsls	r3, r3, #4
 8004458:	429a      	cmp	r2, r3
 800445a:	d112      	bne.n	8004482 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	2280      	movs	r2, #128	@ 0x80
 8004462:	0112      	lsls	r2, r2, #4
 8004464:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	0018      	movs	r0, r3
 800446a:	f000 f81f 	bl	80044ac <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	2290      	movs	r2, #144	@ 0x90
 8004472:	2120      	movs	r1, #32
 8004474:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	2284      	movs	r2, #132	@ 0x84
 800447a:	2100      	movs	r1, #0
 800447c:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800447e:	2303      	movs	r3, #3
 8004480:	e00f      	b.n	80044a2 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	69db      	ldr	r3, [r3, #28]
 8004488:	68ba      	ldr	r2, [r7, #8]
 800448a:	4013      	ands	r3, r2
 800448c:	68ba      	ldr	r2, [r7, #8]
 800448e:	1ad3      	subs	r3, r2, r3
 8004490:	425a      	negs	r2, r3
 8004492:	4153      	adcs	r3, r2
 8004494:	b2db      	uxtb	r3, r3
 8004496:	001a      	movs	r2, r3
 8004498:	1dfb      	adds	r3, r7, #7
 800449a:	781b      	ldrb	r3, [r3, #0]
 800449c:	429a      	cmp	r2, r3
 800449e:	d09e      	beq.n	80043de <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80044a0:	2300      	movs	r3, #0
}
 80044a2:	0018      	movs	r0, r3
 80044a4:	46bd      	mov	sp, r7
 80044a6:	b004      	add	sp, #16
 80044a8:	bd80      	pop	{r7, pc}
	...

080044ac <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80044ac:	b580      	push	{r7, lr}
 80044ae:	b08e      	sub	sp, #56	@ 0x38
 80044b0:	af00      	add	r7, sp, #0
 80044b2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80044b4:	f3ef 8310 	mrs	r3, PRIMASK
 80044b8:	617b      	str	r3, [r7, #20]
  return(result);
 80044ba:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80044bc:	637b      	str	r3, [r7, #52]	@ 0x34
 80044be:	2301      	movs	r3, #1
 80044c0:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80044c2:	69bb      	ldr	r3, [r7, #24]
 80044c4:	f383 8810 	msr	PRIMASK, r3
}
 80044c8:	46c0      	nop			@ (mov r8, r8)
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	681a      	ldr	r2, [r3, #0]
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	4926      	ldr	r1, [pc, #152]	@ (8004570 <UART_EndRxTransfer+0xc4>)
 80044d6:	400a      	ands	r2, r1
 80044d8:	601a      	str	r2, [r3, #0]
 80044da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80044dc:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80044de:	69fb      	ldr	r3, [r7, #28]
 80044e0:	f383 8810 	msr	PRIMASK, r3
}
 80044e4:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80044e6:	f3ef 8310 	mrs	r3, PRIMASK
 80044ea:	623b      	str	r3, [r7, #32]
  return(result);
 80044ec:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80044ee:	633b      	str	r3, [r7, #48]	@ 0x30
 80044f0:	2301      	movs	r3, #1
 80044f2:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80044f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044f6:	f383 8810 	msr	PRIMASK, r3
}
 80044fa:	46c0      	nop			@ (mov r8, r8)
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	689a      	ldr	r2, [r3, #8]
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	491b      	ldr	r1, [pc, #108]	@ (8004574 <UART_EndRxTransfer+0xc8>)
 8004508:	400a      	ands	r2, r1
 800450a:	609a      	str	r2, [r3, #8]
 800450c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800450e:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004510:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004512:	f383 8810 	msr	PRIMASK, r3
}
 8004516:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800451c:	2b01      	cmp	r3, #1
 800451e:	d118      	bne.n	8004552 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004520:	f3ef 8310 	mrs	r3, PRIMASK
 8004524:	60bb      	str	r3, [r7, #8]
  return(result);
 8004526:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004528:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800452a:	2301      	movs	r3, #1
 800452c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	f383 8810 	msr	PRIMASK, r3
}
 8004534:	46c0      	nop			@ (mov r8, r8)
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	681a      	ldr	r2, [r3, #0]
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	2110      	movs	r1, #16
 8004542:	438a      	bics	r2, r1
 8004544:	601a      	str	r2, [r3, #0]
 8004546:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004548:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800454a:	693b      	ldr	r3, [r7, #16]
 800454c:	f383 8810 	msr	PRIMASK, r3
}
 8004550:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	228c      	movs	r2, #140	@ 0x8c
 8004556:	2120      	movs	r1, #32
 8004558:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	2200      	movs	r2, #0
 800455e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	2200      	movs	r2, #0
 8004564:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8004566:	46c0      	nop			@ (mov r8, r8)
 8004568:	46bd      	mov	sp, r7
 800456a:	b00e      	add	sp, #56	@ 0x38
 800456c:	bd80      	pop	{r7, pc}
 800456e:	46c0      	nop			@ (mov r8, r8)
 8004570:	fffffedf 	.word	0xfffffedf
 8004574:	effffffe 	.word	0xeffffffe

08004578 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8004578:	b580      	push	{r7, lr}
 800457a:	b084      	sub	sp, #16
 800457c:	af00      	add	r7, sp, #0
 800457e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	2284      	movs	r2, #132	@ 0x84
 8004584:	5c9b      	ldrb	r3, [r3, r2]
 8004586:	2b01      	cmp	r3, #1
 8004588:	d101      	bne.n	800458e <HAL_UARTEx_DisableFifoMode+0x16>
 800458a:	2302      	movs	r3, #2
 800458c:	e027      	b.n	80045de <HAL_UARTEx_DisableFifoMode+0x66>
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	2284      	movs	r2, #132	@ 0x84
 8004592:	2101      	movs	r1, #1
 8004594:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	2288      	movs	r2, #136	@ 0x88
 800459a:	2124      	movs	r1, #36	@ 0x24
 800459c:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	681a      	ldr	r2, [r3, #0]
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	2101      	movs	r1, #1
 80045b2:	438a      	bics	r2, r1
 80045b4:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	4a0b      	ldr	r2, [pc, #44]	@ (80045e8 <HAL_UARTEx_DisableFifoMode+0x70>)
 80045ba:	4013      	ands	r3, r2
 80045bc:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	2200      	movs	r2, #0
 80045c2:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	68fa      	ldr	r2, [r7, #12]
 80045ca:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	2288      	movs	r2, #136	@ 0x88
 80045d0:	2120      	movs	r1, #32
 80045d2:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	2284      	movs	r2, #132	@ 0x84
 80045d8:	2100      	movs	r1, #0
 80045da:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80045dc:	2300      	movs	r3, #0
}
 80045de:	0018      	movs	r0, r3
 80045e0:	46bd      	mov	sp, r7
 80045e2:	b004      	add	sp, #16
 80045e4:	bd80      	pop	{r7, pc}
 80045e6:	46c0      	nop			@ (mov r8, r8)
 80045e8:	dfffffff 	.word	0xdfffffff

080045ec <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80045ec:	b580      	push	{r7, lr}
 80045ee:	b084      	sub	sp, #16
 80045f0:	af00      	add	r7, sp, #0
 80045f2:	6078      	str	r0, [r7, #4]
 80045f4:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	2284      	movs	r2, #132	@ 0x84
 80045fa:	5c9b      	ldrb	r3, [r3, r2]
 80045fc:	2b01      	cmp	r3, #1
 80045fe:	d101      	bne.n	8004604 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8004600:	2302      	movs	r3, #2
 8004602:	e02e      	b.n	8004662 <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	2284      	movs	r2, #132	@ 0x84
 8004608:	2101      	movs	r1, #1
 800460a:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	2288      	movs	r2, #136	@ 0x88
 8004610:	2124      	movs	r1, #36	@ 0x24
 8004612:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	681a      	ldr	r2, [r3, #0]
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	2101      	movs	r1, #1
 8004628:	438a      	bics	r2, r1
 800462a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	689b      	ldr	r3, [r3, #8]
 8004632:	00db      	lsls	r3, r3, #3
 8004634:	08d9      	lsrs	r1, r3, #3
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	683a      	ldr	r2, [r7, #0]
 800463c:	430a      	orrs	r2, r1
 800463e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	0018      	movs	r0, r3
 8004644:	f000 f854 	bl	80046f0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	68fa      	ldr	r2, [r7, #12]
 800464e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	2288      	movs	r2, #136	@ 0x88
 8004654:	2120      	movs	r1, #32
 8004656:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	2284      	movs	r2, #132	@ 0x84
 800465c:	2100      	movs	r1, #0
 800465e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004660:	2300      	movs	r3, #0
}
 8004662:	0018      	movs	r0, r3
 8004664:	46bd      	mov	sp, r7
 8004666:	b004      	add	sp, #16
 8004668:	bd80      	pop	{r7, pc}
	...

0800466c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800466c:	b580      	push	{r7, lr}
 800466e:	b084      	sub	sp, #16
 8004670:	af00      	add	r7, sp, #0
 8004672:	6078      	str	r0, [r7, #4]
 8004674:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	2284      	movs	r2, #132	@ 0x84
 800467a:	5c9b      	ldrb	r3, [r3, r2]
 800467c:	2b01      	cmp	r3, #1
 800467e:	d101      	bne.n	8004684 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8004680:	2302      	movs	r3, #2
 8004682:	e02f      	b.n	80046e4 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	2284      	movs	r2, #132	@ 0x84
 8004688:	2101      	movs	r1, #1
 800468a:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	2288      	movs	r2, #136	@ 0x88
 8004690:	2124      	movs	r1, #36	@ 0x24
 8004692:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	681a      	ldr	r2, [r3, #0]
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	2101      	movs	r1, #1
 80046a8:	438a      	bics	r2, r1
 80046aa:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	689b      	ldr	r3, [r3, #8]
 80046b2:	4a0e      	ldr	r2, [pc, #56]	@ (80046ec <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 80046b4:	4013      	ands	r3, r2
 80046b6:	0019      	movs	r1, r3
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	683a      	ldr	r2, [r7, #0]
 80046be:	430a      	orrs	r2, r1
 80046c0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	0018      	movs	r0, r3
 80046c6:	f000 f813 	bl	80046f0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	68fa      	ldr	r2, [r7, #12]
 80046d0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	2288      	movs	r2, #136	@ 0x88
 80046d6:	2120      	movs	r1, #32
 80046d8:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	2284      	movs	r2, #132	@ 0x84
 80046de:	2100      	movs	r1, #0
 80046e0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80046e2:	2300      	movs	r3, #0
}
 80046e4:	0018      	movs	r0, r3
 80046e6:	46bd      	mov	sp, r7
 80046e8:	b004      	add	sp, #16
 80046ea:	bd80      	pop	{r7, pc}
 80046ec:	f1ffffff 	.word	0xf1ffffff

080046f0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80046f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80046f2:	b085      	sub	sp, #20
 80046f4:	af00      	add	r7, sp, #0
 80046f6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d108      	bne.n	8004712 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	226a      	movs	r2, #106	@ 0x6a
 8004704:	2101      	movs	r1, #1
 8004706:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	2268      	movs	r2, #104	@ 0x68
 800470c:	2101      	movs	r1, #1
 800470e:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8004710:	e043      	b.n	800479a <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8004712:	260f      	movs	r6, #15
 8004714:	19bb      	adds	r3, r7, r6
 8004716:	2208      	movs	r2, #8
 8004718:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800471a:	200e      	movs	r0, #14
 800471c:	183b      	adds	r3, r7, r0
 800471e:	2208      	movs	r2, #8
 8004720:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	689b      	ldr	r3, [r3, #8]
 8004728:	0e5b      	lsrs	r3, r3, #25
 800472a:	b2da      	uxtb	r2, r3
 800472c:	240d      	movs	r4, #13
 800472e:	193b      	adds	r3, r7, r4
 8004730:	2107      	movs	r1, #7
 8004732:	400a      	ands	r2, r1
 8004734:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	689b      	ldr	r3, [r3, #8]
 800473c:	0f5b      	lsrs	r3, r3, #29
 800473e:	b2da      	uxtb	r2, r3
 8004740:	250c      	movs	r5, #12
 8004742:	197b      	adds	r3, r7, r5
 8004744:	2107      	movs	r1, #7
 8004746:	400a      	ands	r2, r1
 8004748:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800474a:	183b      	adds	r3, r7, r0
 800474c:	781b      	ldrb	r3, [r3, #0]
 800474e:	197a      	adds	r2, r7, r5
 8004750:	7812      	ldrb	r2, [r2, #0]
 8004752:	4914      	ldr	r1, [pc, #80]	@ (80047a4 <UARTEx_SetNbDataToProcess+0xb4>)
 8004754:	5c8a      	ldrb	r2, [r1, r2]
 8004756:	435a      	muls	r2, r3
 8004758:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 800475a:	197b      	adds	r3, r7, r5
 800475c:	781b      	ldrb	r3, [r3, #0]
 800475e:	4a12      	ldr	r2, [pc, #72]	@ (80047a8 <UARTEx_SetNbDataToProcess+0xb8>)
 8004760:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004762:	0019      	movs	r1, r3
 8004764:	f7fb fd58 	bl	8000218 <__divsi3>
 8004768:	0003      	movs	r3, r0
 800476a:	b299      	uxth	r1, r3
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	226a      	movs	r2, #106	@ 0x6a
 8004770:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004772:	19bb      	adds	r3, r7, r6
 8004774:	781b      	ldrb	r3, [r3, #0]
 8004776:	193a      	adds	r2, r7, r4
 8004778:	7812      	ldrb	r2, [r2, #0]
 800477a:	490a      	ldr	r1, [pc, #40]	@ (80047a4 <UARTEx_SetNbDataToProcess+0xb4>)
 800477c:	5c8a      	ldrb	r2, [r1, r2]
 800477e:	435a      	muls	r2, r3
 8004780:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 8004782:	193b      	adds	r3, r7, r4
 8004784:	781b      	ldrb	r3, [r3, #0]
 8004786:	4a08      	ldr	r2, [pc, #32]	@ (80047a8 <UARTEx_SetNbDataToProcess+0xb8>)
 8004788:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800478a:	0019      	movs	r1, r3
 800478c:	f7fb fd44 	bl	8000218 <__divsi3>
 8004790:	0003      	movs	r3, r0
 8004792:	b299      	uxth	r1, r3
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	2268      	movs	r2, #104	@ 0x68
 8004798:	5299      	strh	r1, [r3, r2]
}
 800479a:	46c0      	nop			@ (mov r8, r8)
 800479c:	46bd      	mov	sp, r7
 800479e:	b005      	add	sp, #20
 80047a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80047a2:	46c0      	nop			@ (mov r8, r8)
 80047a4:	08004938 	.word	0x08004938
 80047a8:	08004940 	.word	0x08004940

080047ac <memset>:
 80047ac:	0003      	movs	r3, r0
 80047ae:	1882      	adds	r2, r0, r2
 80047b0:	4293      	cmp	r3, r2
 80047b2:	d100      	bne.n	80047b6 <memset+0xa>
 80047b4:	4770      	bx	lr
 80047b6:	7019      	strb	r1, [r3, #0]
 80047b8:	3301      	adds	r3, #1
 80047ba:	e7f9      	b.n	80047b0 <memset+0x4>

080047bc <__libc_init_array>:
 80047bc:	b570      	push	{r4, r5, r6, lr}
 80047be:	2600      	movs	r6, #0
 80047c0:	4c0c      	ldr	r4, [pc, #48]	@ (80047f4 <__libc_init_array+0x38>)
 80047c2:	4d0d      	ldr	r5, [pc, #52]	@ (80047f8 <__libc_init_array+0x3c>)
 80047c4:	1b64      	subs	r4, r4, r5
 80047c6:	10a4      	asrs	r4, r4, #2
 80047c8:	42a6      	cmp	r6, r4
 80047ca:	d109      	bne.n	80047e0 <__libc_init_array+0x24>
 80047cc:	2600      	movs	r6, #0
 80047ce:	f000 f819 	bl	8004804 <_init>
 80047d2:	4c0a      	ldr	r4, [pc, #40]	@ (80047fc <__libc_init_array+0x40>)
 80047d4:	4d0a      	ldr	r5, [pc, #40]	@ (8004800 <__libc_init_array+0x44>)
 80047d6:	1b64      	subs	r4, r4, r5
 80047d8:	10a4      	asrs	r4, r4, #2
 80047da:	42a6      	cmp	r6, r4
 80047dc:	d105      	bne.n	80047ea <__libc_init_array+0x2e>
 80047de:	bd70      	pop	{r4, r5, r6, pc}
 80047e0:	00b3      	lsls	r3, r6, #2
 80047e2:	58eb      	ldr	r3, [r5, r3]
 80047e4:	4798      	blx	r3
 80047e6:	3601      	adds	r6, #1
 80047e8:	e7ee      	b.n	80047c8 <__libc_init_array+0xc>
 80047ea:	00b3      	lsls	r3, r6, #2
 80047ec:	58eb      	ldr	r3, [r5, r3]
 80047ee:	4798      	blx	r3
 80047f0:	3601      	adds	r6, #1
 80047f2:	e7f2      	b.n	80047da <__libc_init_array+0x1e>
 80047f4:	08004950 	.word	0x08004950
 80047f8:	08004950 	.word	0x08004950
 80047fc:	08004954 	.word	0x08004954
 8004800:	08004950 	.word	0x08004950

08004804 <_init>:
 8004804:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004806:	46c0      	nop			@ (mov r8, r8)
 8004808:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800480a:	bc08      	pop	{r3}
 800480c:	469e      	mov	lr, r3
 800480e:	4770      	bx	lr

08004810 <_fini>:
 8004810:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004812:	46c0      	nop			@ (mov r8, r8)
 8004814:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004816:	bc08      	pop	{r3}
 8004818:	469e      	mov	lr, r3
 800481a:	4770      	bx	lr
