Z_DECELMIN_DCMISOSI_B_NAME = Z_DECELMIN_DMTOISODLY_DELAY;
Z_DECELMIN_DECELMIN_B_NAME = Z_DECELMIN_DECELTMP_OR;
Z_DECELMIN_DECELTMP_OR = Z_DECELMIN_DM_CORE_LATCH1 || Z_DECELMIN_DM_FMS_LATCH1;
Z_DECELMIN_DMCORE1_OUT_1 = (double)Z_DECELMIN_DM_CORE_FIRST_ALM;
Z_DECELMIN_DMFMS1_OUT_1 = (double)Z_DECELMIN_DM_FMS_FIRST_ALM;
Z_DECELMIN_DMHORNTMP_OR = Z_DECELMIN_DM_CORE_HORN || Z_DECELMIN_DM_FMS_HORN;
DELAY_FUNCTION(1 , 0 , 0 , Z_DECELMIN_ISODM_AND,&Z_DECELMIN_DMTOISODLY_DELAY,&Z_DECELMIN_DMTOISODLY_R_TIME);
LATCH1_FUNCTION(0 , 1 , CDP NULL CURRENT SHIFT , DM_CORE #001 , DM_CORE #002 , DM_CORE #003 , DM_CORE #004 , DM_CORE #005 , DM_CORE #006 , DM_CORE #007 , DM_CORE #008 , DM_CORE #009 , DM_CORE #010 , DM_CORE #011 , DM_CORE #012 , DM_CORE #013 , DM_CORE #014 , DM_CORE #015 , DM_CORE #016 , DM_CORE #017 , DM_CORE #018 , DM_CORE #019 , DM_CORE #020 , DM_CORE #021 , DM_CORE #022 , DM_CORE #023 , DM_CORE #024 , DM_CORE #025 , DM_CORE #026 , DM_CORE #027 , DM_CORE #028 , DM_CORE #029 , DM_CORE #030 , DM_CORE #031 , DM_CORE #032 , DM_CORE #033 , DM_CORE #034 , DM_CORE #035 , DM_CORE #036 , DM_CORE #037 , DM_CORE #038 , DM_CORE #039 , DM_CORE #040 , DM_CORE #041 , DM_CORE #042 , DM_CORE #043 , DM_CORE #044 , DM_CORE #045 , DM_CORE #046 , DM_CORE #047 , DM_CORE #048 , DM_CORE #049 , DM_CORE #050 , DM_CORE #051 , DM_CORE #052 , DM_CORE #053 , DM_CORE #054 , DM_CORE #055 , DM_CORE #056 , DM_CORE #057 , DM_CORE #058 , DM_CORE #059 , DM_CORE #060 , DM_CORE #061 , DM_CORE #062 , DM_CORE #063 , DM_CORE #064 , DM_CORE #065 , DM_CORE #066 , DM_CORE #067 , DM_CORE #068 , DM_CORE #069 , DM_CORE #070 , DM_CORE #071 , DM_CORE #072 , DM_CORE #073 , DM_CORE #074 , DM_CORE #075 , DM_CORE SPARE , DM_CORE SPARE , DM_CORE SPARE , DM_CORE SPARE , DM_CORE SPARE , DM_CORE SPARE , DM_CORE SPARE , DM_CORE SPARE , DM_CORE SPARE , DM_CORE SPARE , DM_CORE SPARE , DM_CORE SPARE , DM_CORE SPARE , DM_CORE SPARE , DM_CORE SPARE , DM_CORE SPARE , DM_CORE SPARE , DM_CORE SPARE , DM_CORE SPARE , DM_CORE SPARE , DM_CORE SPARE , DM_CORE SPARE , DM_CORE SPARE , DM_CORE SPARE , DM_CORE SPARE , DM_CORE SPARE , DM_CORE SPARE , F_TFALARM_TFLP10_DM_B_NAME , F_TFALARM_TFLP15_DM_B_NAME , FALSE , FALSE , FALSE , FALSE , FALSE , FALSE , FALSE , FALSE , FALSE , FALSE , FALSE , FALSE , FALSE , FALSE , FALSE , FALSE , FALSE , FALSE , FALSE , FALSE , FALSE , FALSE , FALSE , FALSE , FALSE , FALSE , FALSE , FALSE , FALSE , FALSE , FALSE , FALSE , FALSE , FALSE , FALSE , FALSE , FALSE , FALSE , FALSE , FALSE , FALSE , FALSE , FALSE , FALSE , FALSE , HI GAS TEMPERATURE , HI PILOT TEMP AB MODE , HI PILOT TEMP ABC MODE , I_P25_P25LOSSDM_B_NAME , I_P48_P48LOSSDM_B_NAME , I_PTB_PTBDFDM_B_NAME , I_PTB_PTBLOSSDM_B_NAME , I_T2_T2LOSSDM_B_NAME , I_T25_T25LOSSDM_B_NAME , I_TGS_TGSHIDM_B_NAME , I_TLUB_TAGBHIDM_B_NAME , I_TLUB_TAGBLOSSDM_B_NAME , I_TLUB_TGBAHIDM_B_NAME , I_TLUB_TGBALOSSDM_B_NAME , I_TLUB_TGBBHIDM_B_NAME , I_TLUB_TGBBLOSSDM_B_NAME , I_TLUB_TGBCHIDM_B_NAME , I_TLUB_TGBCLOSSDM_B_NAME , I_TLUB_TGBDHIDM_B_NAME , I_TLUB_TGBDLOSSDM_B_NAME , I_TLUB_TGBEHIDM_B_NAME , I_TLUB_TGBELOSSDM_B_NAME , I_TLUB_TLUBLOSSDM_B_NAME , IFACE_CORE_Z_DECMINLD , IGV NULL CURRENT SHIFT , O_IGV_IGVNSDM_B_NAME , O_VBV_VBVDRFLDM_B_NAME , O_VBV_VBVFBFLDM_B_NAME , O_VBV_VBVNSDM_B_NAME , O_VBV_VBVPOSDM_B_NAME , O_VSV_VSVNSDM_B_NAME , P_TBCTST_PTBASEDM_B_NAME , P_TBCTST_PTBERRDM_B_NAME , P25 A&B SENSORS FAILED , P48 SENSOR FAILED , PTB A&B SENSORS FAILED , PTB A&B SENSORS HI DIFF , PTB DMD VS FDBK ERROR , PTB DMD VS SCHED ERROR , RESET_ACKN_B_NAME , RESET_MIN_RESET_B_NAME , SECOND RING LOGIC , SPARE , ST8 NULL CURRENT SHIFT , T2 A&B SENSORS FAILED , T25 A&B SENSORS FAILED , T48 4 SENSORS FAILED , T48 ABC SENSORS FAILED , T48 BCD SENSORS FAILED , T48 CDE SENSORS FAILED , T48 DEF SENSORS FAILED , T48 EFG SENSORS FAILED , T48 FGH SENSORS FAILED , T48 GHA SENSORS FAILED , T48 HAB SENSORS FAILED , TAGB A&B SENSORS FAILED , TAGB OVERTEMPERATURE , TBV A&B FDBKS FAILED , TBV DMD VS FDBK ERROR , TBV DRIVER/TQ MTR FAULT , TBV NULL CURRENT SHIFT , TGBA A&B SENSORS FAILED , TGBA OVERTEMPERATURE , TGBB A&B SENSORS FAILED , TGBB OVERTEMPERATURE , TGBC A&B SENSORS FAILED , TGBC OVERTEMPERATURE , TGBD A&B SENSORS FAILED , TGBD OVERTEMPERATURE , TGBE A&B SENSORS FAILED , TGBE OVERTEMPERATURE , TLUB A&B SENSORS FAILED , VBV A&B FDBKS FAILED , VBV A&B FDBKS HI DIFF , VBV DMD VS FDBK ERROR , VBV DRIVER/TQ MTR FAULT , VBV NULL CURRENT SHIFT , VSV NULL CURRENT SHIFT,&Z_DECELMIN_DM_CORE_ALM_NO_1,&Z_DECELMIN_DM_CORE_ALM_NO_10,&Z_DECELMIN_DM_CORE_ALM_NO_11,&Z_DECELMIN_DM_CORE_ALM_NO_12,&Z_DECELMIN_DM_CORE_ALM_NO_13,&Z_DECELMIN_DM_CORE_ALM_NO_14,&Z_DECELMIN_DM_CORE_ALM_NO_15,&Z_DECELMIN_DM_CORE_ALM_NO_16,&Z_DECELMIN_DM_CORE_ALM_NO_17,&Z_DECELMIN_DM_CORE_ALM_NO_18,&Z_DECELMIN_DM_CORE_ALM_NO_19,&Z_DECELMIN_DM_CORE_ALM_NO_2,&Z_DECELMIN_DM_CORE_ALM_NO_20,&Z_DECELMIN_DM_CORE_ALM_NO_21,&Z_DECELMIN_DM_CORE_ALM_NO_22,&Z_DECELMIN_DM_CORE_ALM_NO_23,&Z_DECELMIN_DM_CORE_ALM_NO_24,&Z_DECELMIN_DM_CORE_ALM_NO_25,&Z_DECELMIN_DM_CORE_ALM_NO_26,&Z_DECELMIN_DM_CORE_ALM_NO_27,&Z_DECELMIN_DM_CORE_ALM_NO_28,&Z_DECELMIN_DM_CORE_ALM_NO_29,&Z_DECELMIN_DM_CORE_ALM_NO_3,&Z_DECELMIN_DM_CORE_ALM_NO_30,&Z_DECELMIN_DM_CORE_ALM_NO_31,&Z_DECELMIN_DM_CORE_ALM_NO_32,&Z_DECELMIN_DM_CORE_ALM_NO_33,&Z_DECELMIN_DM_CORE_ALM_NO_34,&Z_DECELMIN_DM_CORE_ALM_NO_35,&Z_DECELMIN_DM_CORE_ALM_NO_36,&Z_DECELMIN_DM_CORE_ALM_NO_37,&Z_DECELMIN_DM_CORE_ALM_NO_38,&Z_DECELMIN_DM_CORE_ALM_NO_39,&Z_DECELMIN_DM_CORE_ALM_NO_4,&Z_DECELMIN_DM_CORE_ALM_NO_40,&Z_DECELMIN_DM_CORE_ALM_NO_41,&Z_DECELMIN_DM_CORE_ALM_NO_42,&Z_DECELMIN_DM_CORE_ALM_NO_43,&Z_DECELMIN_DM_CORE_ALM_NO_44,&Z_DECELMIN_DM_CORE_ALM_NO_45,&Z_DECELMIN_DM_CORE_ALM_NO_46,&Z_DECELMIN_DM_CORE_ALM_NO_47,&Z_DECELMIN_DM_CORE_ALM_NO_48,&Z_DECELMIN_DM_CORE_ALM_NO_49,&Z_DECELMIN_DM_CORE_ALM_NO_5,&Z_DECELMIN_DM_CORE_ALM_NO_50,&Z_DECELMIN_DM_CORE_ALM_NO_51,&Z_DECELMIN_DM_CORE_ALM_NO_52,&Z_DECELMIN_DM_CORE_ALM_NO_53,&Z_DECELMIN_DM_CORE_ALM_NO_54,&Z_DECELMIN_DM_CORE_ALM_NO_55,&Z_DECELMIN_DM_CORE_ALM_NO_56,&Z_DECELMIN_DM_CORE_ALM_NO_57,&Z_DECELMIN_DM_CORE_ALM_NO_58,&Z_DECELMIN_DM_CORE_ALM_NO_59,&Z_DECELMIN_DM_CORE_ALM_NO_6,&Z_DECELMIN_DM_CORE_ALM_NO_60,&Z_DECELMIN_DM_CORE_ALM_NO_61,&Z_DECELMIN_DM_CORE_ALM_NO_62,&Z_DECELMIN_DM_CORE_ALM_NO_63,&Z_DECELMIN_DM_CORE_ALM_NO_64,&Z_DECELMIN_DM_CORE_ALM_NO_65,&Z_DECELMIN_DM_CORE_ALM_NO_66,&Z_DECELMIN_DM_CORE_ALM_NO_67,&Z_DECELMIN_DM_CORE_ALM_NO_68,&Z_DECELMIN_DM_CORE_ALM_NO_69,&Z_DECELMIN_DM_CORE_ALM_NO_7,&Z_DECELMIN_DM_CORE_ALM_NO_70,&Z_DECELMIN_DM_CORE_ALM_NO_71,&Z_DECELMIN_DM_CORE_ALM_NO_72,&Z_DECELMIN_DM_CORE_ALM_NO_73,&Z_DECELMIN_DM_CORE_ALM_NO_74,&Z_DECELMIN_DM_CORE_ALM_NO_75,&Z_DECELMIN_DM_CORE_ALM_NO_8,&Z_DECELMIN_DM_CORE_ALM_NO_9,&Z_DECELMIN_DM_CORE_FIRST_ALM,&Z_DECELMIN_DM_CORE_HORN,&Z_DECELMIN_DM_CORE_LATCH1,&Z_DECELMIN_DM_CORE_SEL_1,&Z_DECELMIN_DM_CORE_SEL_10,&Z_DECELMIN_DM_CORE_SEL_11,&Z_DECELMIN_DM_CORE_SEL_12,&Z_DECELMIN_DM_CORE_SEL_13,&Z_DECELMIN_DM_CORE_SEL_14,&Z_DECELMIN_DM_CORE_SEL_15,&Z_DECELMIN_DM_CORE_SEL_16,&Z_DECELMIN_DM_CORE_SEL_17,&Z_DECELMIN_DM_CORE_SEL_18,&Z_DECELMIN_DM_CORE_SEL_19,&Z_DECELMIN_DM_CORE_SEL_2,&Z_DECELMIN_DM_CORE_SEL_20,&Z_DECELMIN_DM_CORE_SEL_21,&Z_DECELMIN_DM_CORE_SEL_22,&Z_DECELMIN_DM_CORE_SEL_23,&Z_DECELMIN_DM_CORE_SEL_24,&Z_DECELMIN_DM_CORE_SEL_25,&Z_DECELMIN_DM_CORE_SEL_26,&Z_DECELMIN_DM_CORE_SEL_27,&Z_DECELMIN_DM_CORE_SEL_28,&Z_DECELMIN_DM_CORE_SEL_29,&Z_DECELMIN_DM_CORE_SEL_3,&Z_DECELMIN_DM_CORE_SEL_30,&Z_DECELMIN_DM_CORE_SEL_31,&Z_DECELMIN_DM_CORE_SEL_32,&Z_DECELMIN_DM_CORE_SEL_33,&Z_DECELMIN_DM_CORE_SEL_34,&Z_DECELMIN_DM_CORE_SEL_35,&Z_DECELMIN_DM_CORE_SEL_36,&Z_DECELMIN_DM_CORE_SEL_37,&Z_DECELMIN_DM_CORE_SEL_38,&Z_DECELMIN_DM_CORE_SEL_39,&Z_DECELMIN_DM_CORE_SEL_4,&Z_DECELMIN_DM_CORE_SEL_40,&Z_DECELMIN_DM_CORE_SEL_41,&Z_DECELMIN_DM_CORE_SEL_42,&Z_DECELMIN_DM_CORE_SEL_43,&Z_DECELMIN_DM_CORE_SEL_44,&Z_DECELMIN_DM_CORE_SEL_45,&Z_DECELMIN_DM_CORE_SEL_46,&Z_DECELMIN_DM_CORE_SEL_47,&Z_DECELMIN_DM_CORE_SEL_48,&Z_DECELMIN_DM_CORE_SEL_49,&Z_DECELMIN_DM_CORE_SEL_5,&Z_DECELMIN_DM_CORE_SEL_50,&Z_DECELMIN_DM_CORE_SEL_51,&Z_DECELMIN_DM_CORE_SEL_52,&Z_DECELMIN_DM_CORE_SEL_53,&Z_DECELMIN_DM_CORE_SEL_54,&Z_DECELMIN_DM_CORE_SEL_55,&Z_DECELMIN_DM_CORE_SEL_56,&Z_DECELMIN_DM_CORE_SEL_57,&Z_DECELMIN_DM_CORE_SEL_58,&Z_DECELMIN_DM_CORE_SEL_59,&Z_DECELMIN_DM_CORE_SEL_6,&Z_DECELMIN_DM_CORE_SEL_60,&Z_DECELMIN_DM_CORE_SEL_61,&Z_DECELMIN_DM_CORE_SEL_62,&Z_DECELMIN_DM_CORE_SEL_63,&Z_DECELMIN_DM_CORE_SEL_64,&Z_DECELMIN_DM_CORE_SEL_65,&Z_DECELMIN_DM_CORE_SEL_66,&Z_DECELMIN_DM_CORE_SEL_67,&Z_DECELMIN_DM_CORE_SEL_68,&Z_DECELMIN_DM_CORE_SEL_69,&Z_DECELMIN_DM_CORE_SEL_7,&Z_DECELMIN_DM_CORE_SEL_70,&Z_DECELMIN_DM_CORE_SEL_71,&Z_DECELMIN_DM_CORE_SEL_72,&Z_DECELMIN_DM_CORE_SEL_73,&Z_DECELMIN_DM_CORE_SEL_74,&Z_DECELMIN_DM_CORE_SEL_75,&Z_DECELMIN_DM_CORE_SEL_8,&Z_DECELMIN_DM_CORE_SEL_9);
Z_DECELMIN_DM_CORE_1_A_NAME = Z_DECELMIN_DMCORE1_OUT_1;
LATCH1_FUNCTION(0 , 1 , DM_FMS #001 , DM_FMS #002 , DM_FMS #003 , DM_FMS #004 , DM_FMS #005 , DM_FMS #006 , DM_FMS #007 , DM_FMS #008 , DM_FMS #009 , DM_FMS #010 , DM_FMS #011 , DM_FMS #012 , DM_FMS #013 , DM_FMS #014 , DM_FMS #015 , DM_FMS #016 , DM_FMS #017 , DM_FMS #018 , DM_FMS #019 , DM_FMS #020 , DM_FMS #021 , DM_FMS #022 , DM_FMS #023 , DM_FMS #024 , DM_FMS #025 , DM_FMS SPARE , DM_FMS SPARE , DM_FMS SPARE , DM_FMS SPARE , DM_FMS SPARE , DM_FMS SPARE , DM_FMS SPARE , DM_FMS SPARE , DM_FMS SPARE , DM_FMS SPARE , DM_FMS SPARE , DM_FMS SPARE , DM_FMS SPARE , DM_FMS SPARE , DM_FMS SPARE , DM_FMS SPARE , DM_FMS SPARE , DM_FMS SPARE , DM_FMS SPARE , DM_FMS SPARE , DM_FMS SPARE , DM_FMS SPARE , DM_FMS SPARE , DM_FMS SPARE , FALSE , FALSE , FALSE , FALSE , FALSE , FALSE , FALSE , FALSE , FALSE , FALSE , FALSE , FALSE , FALSE , FALSE , FALSE , FALSE , FALSE , FALSE , FALSE , FALSE , FALSE , FALSE , FALSE , FALSE , FALSE , I_GP1_GP1LOWDM_B_NAME , LOW GAS SUPPLY PRESSURE , RESET_ACKN_B_NAME , RESET_MIN_RESET_B_NAME,&Z_DECELMIN_DM_FMS_ALM_NO_1,&Z_DECELMIN_DM_FMS_ALM_NO_10,&Z_DECELMIN_DM_FMS_ALM_NO_11,&Z_DECELMIN_DM_FMS_ALM_NO_12,&Z_DECELMIN_DM_FMS_ALM_NO_13,&Z_DECELMIN_DM_FMS_ALM_NO_14,&Z_DECELMIN_DM_FMS_ALM_NO_15,&Z_DECELMIN_DM_FMS_ALM_NO_16,&Z_DECELMIN_DM_FMS_ALM_NO_17,&Z_DECELMIN_DM_FMS_ALM_NO_18,&Z_DECELMIN_DM_FMS_ALM_NO_19,&Z_DECELMIN_DM_FMS_ALM_NO_2,&Z_DECELMIN_DM_FMS_ALM_NO_20,&Z_DECELMIN_DM_FMS_ALM_NO_21,&Z_DECELMIN_DM_FMS_ALM_NO_22,&Z_DECELMIN_DM_FMS_ALM_NO_23,&Z_DECELMIN_DM_FMS_ALM_NO_24,&Z_DECELMIN_DM_FMS_ALM_NO_25,&Z_DECELMIN_DM_FMS_ALM_NO_3,&Z_DECELMIN_DM_FMS_ALM_NO_4,&Z_DECELMIN_DM_FMS_ALM_NO_5,&Z_DECELMIN_DM_FMS_ALM_NO_6,&Z_DECELMIN_DM_FMS_ALM_NO_7,&Z_DECELMIN_DM_FMS_ALM_NO_8,&Z_DECELMIN_DM_FMS_ALM_NO_9,&Z_DECELMIN_DM_FMS_FIRST_ALM,&Z_DECELMIN_DM_FMS_HORN,&Z_DECELMIN_DM_FMS_LATCH1,&Z_DECELMIN_DM_FMS_SEL_1,&Z_DECELMIN_DM_FMS_SEL_10,&Z_DECELMIN_DM_FMS_SEL_11,&Z_DECELMIN_DM_FMS_SEL_12,&Z_DECELMIN_DM_FMS_SEL_13,&Z_DECELMIN_DM_FMS_SEL_14,&Z_DECELMIN_DM_FMS_SEL_15,&Z_DECELMIN_DM_FMS_SEL_16,&Z_DECELMIN_DM_FMS_SEL_17,&Z_DECELMIN_DM_FMS_SEL_18,&Z_DECELMIN_DM_FMS_SEL_19,&Z_DECELMIN_DM_FMS_SEL_2,&Z_DECELMIN_DM_FMS_SEL_20,&Z_DECELMIN_DM_FMS_SEL_21,&Z_DECELMIN_DM_FMS_SEL_22,&Z_DECELMIN_DM_FMS_SEL_23,&Z_DECELMIN_DM_FMS_SEL_24,&Z_DECELMIN_DM_FMS_SEL_25,&Z_DECELMIN_DM_FMS_SEL_3,&Z_DECELMIN_DM_FMS_SEL_4,&Z_DECELMIN_DM_FMS_SEL_5,&Z_DECELMIN_DM_FMS_SEL_6,&Z_DECELMIN_DM_FMS_SEL_7,&Z_DECELMIN_DM_FMS_SEL_8,&Z_DECELMIN_DM_FMS_SEL_9);
Z_DECELMIN_DM_FMS_1_A_NAME = Z_DECELMIN_DMFMS1_OUT_1;
Z_DECELMIN_DM_HORN_B_NAME = Z_DECELMIN_DMHORNTMP_OR;
Z_DECELMIN_ISOCH_NOT =! IFACE_CORE_Z_SWGRID;
Z_DECELMIN_ISODM_AND = IFACE_CORE_Z_BREAKER && Z_DECELMIN_DM_CORE_LATCH1 && Z_DECELMIN_ISOCH_NOT;
