{ "Info" "IDMS_INIT_MSG_DB" "" "Initialized Quartus Message Database" {  } {  } 0 21958 "Initialized Quartus Message Database" 0 0 "Design Software" 0 -1 0 ""}
{ "Info" "0" "" "Analyzing source files" {  } {  } 0 0 "Analyzing source files" 0 0 "0" 0 0 1699469629078 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_compare/altera_fp_functions_1917/synth/dspba_library_package.vhd D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/dspba_library_package.vhd " "File \"D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_compare/altera_fp_functions_1917/synth/dspba_library_package.vhd\" is a duplicate of already analyzed file \"D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/dspba_library_package.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1699469629086 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_compare/altera_fp_functions_1917/synth/dspba_library.vhd D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/dspba_library.vhd " "File \"D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_compare/altera_fp_functions_1917/synth/dspba_library.vhd\" is a duplicate of already analyzed file \"D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/dspba_library.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1699469629087 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_State.h ElementAdditionCutBipolar_F.sv(3) " "Verilog HDL info at ElementAdditionCutBipolar_F.sv(3): analyzing included file D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_State.h" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 3 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1699469630131 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "S_COMP', expecting '\}' or '\",\" ElementAdditionCutBipolar_State.h(11) " "Verilog HDL syntax error at ElementAdditionCutBipolar_State.h(11) near text S_COMP', expecting '\}' or '\",\"" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_State.h" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_State.h" 11 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1699469630167 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "\}', expecting '<identifier> ElementAdditionCutBipolar_State.h(13) " "Verilog HDL syntax error at ElementAdditionCutBipolar_State.h(13) near text \}', expecting '<identifier>" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_State.h" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_State.h" 13 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1699469630172 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv ElementAdditionCutBipolar_F.sv(3) " "Verilog HDL info at ElementAdditionCutBipolar_F.sv(3): back to file 'D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv'" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 3 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1699469630196 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "S_IDLE ElementAdditionCutBipolar_F.sv(109) " "Verilog HDL error at ElementAdditionCutBipolar_F.sv(109): object \"S_IDLE\" is not declared" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 109 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1699469630205 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "S_DATA_WAIT_0 ElementAdditionCutBipolar_F.sv(119) " "Verilog HDL error at ElementAdditionCutBipolar_F.sv(119): object \"S_DATA_WAIT_0\" is not declared" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 119 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1699469630209 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "S_IDLE ElementAdditionCutBipolar_F.sv(121) " "Verilog HDL error at ElementAdditionCutBipolar_F.sv(121): object \"S_IDLE\" is not declared" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 121 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1699469630209 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "S_DATA_WAIT_0 ElementAdditionCutBipolar_F.sv(126) " "Verilog HDL error at ElementAdditionCutBipolar_F.sv(126): object \"S_DATA_WAIT_0\" is not declared" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 126 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1699469630209 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "S_FPADD_0 ElementAdditionCutBipolar_F.sv(135) " "Verilog HDL error at ElementAdditionCutBipolar_F.sv(135): object \"S_FPADD_0\" is not declared" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 135 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1699469630209 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "S_FPADD_0 ElementAdditionCutBipolar_F.sv(139) " "Verilog HDL error at ElementAdditionCutBipolar_F.sv(139): object \"S_FPADD_0\" is not declared" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 139 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1699469630209 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "S_FPADD_1 ElementAdditionCutBipolar_F.sv(144) " "Verilog HDL error at ElementAdditionCutBipolar_F.sv(144): object \"S_FPADD_1\" is not declared" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 144 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1699469630209 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "S_FPADD_1 ElementAdditionCutBipolar_F.sv(147) " "Verilog HDL error at ElementAdditionCutBipolar_F.sv(147): object \"S_FPADD_1\" is not declared" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 147 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1699469630210 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "S_FPADD_2 ElementAdditionCutBipolar_F.sv(150) " "Verilog HDL error at ElementAdditionCutBipolar_F.sv(150): object \"S_FPADD_2\" is not declared" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 150 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1699469630210 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "S_FPADD_2 ElementAdditionCutBipolar_F.sv(154) " "Verilog HDL error at ElementAdditionCutBipolar_F.sv(154): object \"S_FPADD_2\" is not declared" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 154 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1699469630210 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "S_COMP ElementAdditionCutBipolar_F.sv(157) " "Verilog HDL error at ElementAdditionCutBipolar_F.sv(157): object \"S_COMP\" is not declared" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 157 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1699469630210 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "S_COMP ElementAdditionCutBipolar_F.sv(161) " "Verilog HDL error at ElementAdditionCutBipolar_F.sv(161): object \"S_COMP\" is not declared" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 161 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1699469630210 ""}
{ "Error" "EVRFX2_VERI_DESIGN_UNIT_IGNORED" "module ElementAdditionCutBipolar_F ElementAdditionCutBipolar_F.sv(184) " "Verilog HDL error at ElementAdditionCutBipolar_F.sv(184): module \"ElementAdditionCutBipolar_F\" ignored due to previous errors" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 184 0 0 0 } }  } 0 13363 "Verilog HDL error at %3!s!: %1!s! \"%2!s!\" ignored due to previous errors" 0 0 "Design Software" 0 -1 1699469630210 ""}
{ "Error" "0" "" "Failed to elaborate design: " {  } {  } 0 0 "Failed to elaborate design: " 0 0 "0" 0 0 1699469630269 ""}
