Analysis & Synthesis report for ProjetoB5quarta
Tue Jun 20 00:17:50 2023
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |Toplevel|SD_dataflow:sd_df|sd_r_fifo_state
 11. State Machine - |Toplevel|SD_dataflow:sd_df|sd_w_fifo_state
 12. State Machine - |Toplevel|SD_dataflow:sd_df|block_reader_state
 13. State Machine - |Toplevel|SD_dataflow:sd_df|detector_borda:borda_read|EA
 14. State Machine - |Toplevel|SD_dataflow:sd_df|detector_borda:dec_busy|EA
 15. State Machine - |Toplevel|SD_dataflow:sd_df|detector_borda:dec_st_read|EA
 16. State Machine - |Toplevel|SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|estado
 17. State Machine - |Toplevel|SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|estado
 18. State Machine - |Toplevel|SD_dataflow:sd_df|SdCardCtrl:sd_cartao|rtnState_v
 19. State Machine - |Toplevel|SD_dataflow:sd_df|SdCardCtrl:sd_cartao|state_v
 20. State Machine - |Toplevel|detector_borda:\bordabotgen:3:bordabot0|EA
 21. State Machine - |Toplevel|detector_borda:\bordabotgen:2:bordabot0|EA
 22. State Machine - |Toplevel|detector_borda:\bordabotgen:1:bordabot0|EA
 23. State Machine - |Toplevel|detector_borda:\bordabotgen:0:bordabot0|EA
 24. Registers Protected by Synthesis
 25. Registers Removed During Synthesis
 26. General Register Statistics
 27. Inverted Register Statistics
 28. Multiplexer Restructuring Statistics (Restructuring Performed)
 29. Source assignments for SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated
 30. Source assignments for SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|a_graycounter_ov6:rdptr_g1p
 31. Source assignments for SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|a_graycounter_kdc:wrptr_g1p
 32. Source assignments for SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|altsyncram_o8d1:fifo_ram
 33. Source assignments for SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp
 34. Source assignments for SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12
 35. Source assignments for SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp
 36. Source assignments for SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15
 37. Source assignments for SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated
 38. Source assignments for SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|a_graycounter_ov6:rdptr_g1p
 39. Source assignments for SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|a_graycounter_kdc:wrptr_g1p
 40. Source assignments for SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|altsyncram_o8d1:fifo_ram
 41. Source assignments for SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp
 42. Source assignments for SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12
 43. Source assignments for SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp
 44. Source assignments for SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15
 45. Source assignments for sld_signaltap:auto_signaltap_0
 46. Parameter Settings for User Entity Instance: vga_sync:vga_s|ClockVGA:clk_vga|ClockVGA_0002:clockvga_inst|altera_pll:altera_pll_i
 47. Parameter Settings for User Entity Instance: detector_borda:\bordabotgen:0:bordabot0
 48. Parameter Settings for User Entity Instance: detector_borda:\bordabotgen:1:bordabot0
 49. Parameter Settings for User Entity Instance: detector_borda:\bordabotgen:2:bordabot0
 50. Parameter Settings for User Entity Instance: detector_borda:\bordabotgen:3:bordabot0
 51. Parameter Settings for User Entity Instance: SD_dataflow:sd_df|SdCardCtrl:sd_cartao
 52. Parameter Settings for User Entity Instance: SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component
 53. Parameter Settings for User Entity Instance: SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component
 54. Parameter Settings for User Entity Instance: SD_dataflow:sd_df|detector_borda:dec_st_read
 55. Parameter Settings for User Entity Instance: SD_dataflow:sd_df|detector_borda:dec_busy
 56. Parameter Settings for User Entity Instance: SD_dataflow:sd_df|detector_borda:borda_read
 57. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 58. Port Connectivity Checks: "SD_dataflow:sd_df|detector_borda:borda_read"
 59. Port Connectivity Checks: "SD_dataflow:sd_df|detector_borda:dec_busy"
 60. Port Connectivity Checks: "SD_dataflow:sd_df|detector_borda:dec_st_read"
 61. Port Connectivity Checks: "SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2"
 62. Port Connectivity Checks: "SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1"
 63. Port Connectivity Checks: "SD_dataflow:sd_df|SdCardCtrl:sd_cartao"
 64. Port Connectivity Checks: "SD_dataflow:sd_df"
 65. Port Connectivity Checks: "detector_borda:\bordabotgen:3:bordabot0"
 66. Port Connectivity Checks: "detector_borda:\bordabotgen:2:bordabot0"
 67. Port Connectivity Checks: "vga_sync:vga_s|ClockVGA:clk_vga"
 68. Signal Tap Logic Analyzer Settings
 69. Post-Synthesis Netlist Statistics for Top Partition
 70. Elapsed Time Per Partition
 71. Connections to In-System Debugging Instance "auto_signaltap_0"
 72. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Jun 20 00:17:49 2023       ;
; Quartus Prime Version           ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                   ; ProjetoB5quarta                             ;
; Top-level Entity Name           ; Toplevel                                    ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 1147                                        ;
; Total pins                      ; 127                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 1,081,344                                   ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; Toplevel           ; ProjetoB5quarta    ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                             ; 3                  ;                    ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 3           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 3           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                             ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+
; Toplevel.vhd                                                       ; yes             ; User VHDL File                               ; E:/LABDIG/PROJETO/7/Projeto B5 quarta/Toplevel.vhd                                                       ;             ;
; VGA_Sync.vhd                                                       ; yes             ; User VHDL File                               ; E:/LABDIG/PROJETO/7/Projeto B5 quarta/VGA_Sync.vhd                                                       ;             ;
; DetectorBorda.vhd                                                  ; yes             ; User VHDL File                               ; E:/LABDIG/PROJETO/7/Projeto B5 quarta/DetectorBorda.vhd                                                  ;             ;
; Rom.vhd                                                            ; yes             ; User VHDL File                               ; E:/LABDIG/PROJETO/7/Projeto B5 quarta/Rom.vhd                                                            ;             ;
; XESS_Common.vhd                                                    ; yes             ; User VHDL File                               ; E:/LABDIG/PROJETO/7/Projeto B5 quarta/XESS_Common.vhd                                                    ; XESS        ;
; XESS_SDCard.vhd                                                    ; yes             ; User VHDL File                               ; E:/LABDIG/PROJETO/7/Projeto B5 quarta/XESS_SDCard.vhd                                                    ; XESS        ;
; Hex_7Seg.vhd                                                       ; yes             ; User VHDL File                               ; E:/LABDIG/PROJETO/7/Projeto B5 quarta/Hex_7Seg.vhd                                                       ;             ;
; ClockVGA.vhd                                                       ; yes             ; User Wizard-Generated File                   ; E:/LABDIG/PROJETO/7/Projeto B5 quarta/ClockVGA.vhd                                                       ; ClockVGA    ;
; ClockVGA/ClockVGA_0002.v                                           ; yes             ; User Verilog HDL File                        ; E:/LABDIG/PROJETO/7/Projeto B5 quarta/ClockVGA/ClockVGA_0002.v                                           ; ClockVGA    ;
; SD_FIFO_NEW.vhd                                                    ; yes             ; User VHDL File                               ; E:/LABDIG/PROJETO/7/Projeto B5 quarta/SD_FIFO_NEW.vhd                                                    ;             ;
; FIFO_16x1K.vhd                                                     ; yes             ; User Wizard-Generated File                   ; E:/LABDIG/PROJETO/7/Projeto B5 quarta/FIFO_16x1K.vhd                                                     ;             ;
; SD_Dataflow.vhd                                                    ; yes             ; User VHDL File                               ; E:/LABDIG/PROJETO/7/Projeto B5 quarta/SD_Dataflow.vhd                                                    ;             ;
; altera_pll.v                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v                                      ;             ;
; dcfifo_mixed_widths.tdf                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf                           ;             ;
; db/dcfifo_paq1.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; E:/LABDIG/PROJETO/7/Projeto B5 quarta/db/dcfifo_paq1.tdf                                                 ;             ;
; db/a_graycounter_ov6.tdf                                           ; yes             ; Auto-Generated Megafunction                  ; E:/LABDIG/PROJETO/7/Projeto B5 quarta/db/a_graycounter_ov6.tdf                                           ;             ;
; db/a_graycounter_kdc.tdf                                           ; yes             ; Auto-Generated Megafunction                  ; E:/LABDIG/PROJETO/7/Projeto B5 quarta/db/a_graycounter_kdc.tdf                                           ;             ;
; db/altsyncram_o8d1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; E:/LABDIG/PROJETO/7/Projeto B5 quarta/db/altsyncram_o8d1.tdf                                             ;             ;
; db/alt_synch_pipe_9pl.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; E:/LABDIG/PROJETO/7/Projeto B5 quarta/db/alt_synch_pipe_9pl.tdf                                          ;             ;
; db/dffpipe_qe9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; E:/LABDIG/PROJETO/7/Projeto B5 quarta/db/dffpipe_qe9.tdf                                                 ;             ;
; db/alt_synch_pipe_apl.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; E:/LABDIG/PROJETO/7/Projeto B5 quarta/db/alt_synch_pipe_apl.tdf                                          ;             ;
; db/dffpipe_re9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; E:/LABDIG/PROJETO/7/Projeto B5 quarta/db/dffpipe_re9.tdf                                                 ;             ;
; db/cmpr_a06.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/LABDIG/PROJETO/7/Projeto B5 quarta/db/cmpr_a06.tdf                                                    ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                 ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                            ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_ela_control.vhd                               ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                  ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_constant.inc                                  ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dffeea.inc                                        ;             ;
; aglobal201.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                    ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                     ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                      ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                            ;             ;
; sld_gap_detector.vhd                                               ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_gap_detector.vhd                              ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                    ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                             ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                       ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                    ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                     ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                                        ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                                        ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                                      ;             ;
; db/altsyncram_uk84.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; E:/LABDIG/PROJETO/7/Projeto B5 quarta/db/altsyncram_uk84.tdf                                             ;             ;
; db/decode_tma.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; E:/LABDIG/PROJETO/7/Projeto B5 quarta/db/decode_tma.tdf                                                  ;             ;
; db/mux_dhb.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; E:/LABDIG/PROJETO/7/Projeto B5 quarta/db/mux_dhb.tdf                                                     ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.tdf                                      ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/memmodes.inc                                    ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_hdffe.inc                                       ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                               ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.inc                                    ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf                                       ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/muxlut.inc                                        ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/bypassff.inc                                      ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift.inc                                      ;             ;
; db/mux_glc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; E:/LABDIG/PROJETO/7/Projeto B5 quarta/db/mux_glc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.tdf                                    ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/declut.inc                                        ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_compare.inc                                   ;             ;
; db/decode_vnf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; E:/LABDIG/PROJETO/7/Projeto B5 quarta/db/decode_vnf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.tdf                                   ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                   ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cmpconst.inc                                      ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.inc                                   ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                           ;             ;
; db/cntr_h7i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/LABDIG/PROJETO/7/Projeto B5 quarta/db/cntr_h7i.tdf                                                    ;             ;
; db/cntr_85j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/LABDIG/PROJETO/7/Projeto B5 quarta/db/cntr_85j.tdf                                                    ;             ;
; db/cntr_49i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/LABDIG/PROJETO/7/Projeto B5 quarta/db/cntr_49i.tdf                                                    ;             ;
; db/cmpr_e9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/LABDIG/PROJETO/7/Projeto B5 quarta/db/cmpr_e9c.tdf                                                    ;             ;
; db/cntr_kri.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/LABDIG/PROJETO/7/Projeto B5 quarta/db/cntr_kri.tdf                                                    ;             ;
; db/cmpr_99c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/LABDIG/PROJETO/7/Projeto B5 quarta/db/cmpr_99c.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                    ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                     ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                 ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_hub.vhd                                       ; altera_sld  ;
; db/ip/sld4242f273/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; E:/LABDIG/PROJETO/7/Projeto B5 quarta/db/ip/sld4242f273/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld4242f273/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; E:/LABDIG/PROJETO/7/Projeto B5 quarta/db/ip/sld4242f273/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld4242f273/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; E:/LABDIG/PROJETO/7/Projeto B5 quarta/db/ip/sld4242f273/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld4242f273/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; E:/LABDIG/PROJETO/7/Projeto B5 quarta/db/ip/sld4242f273/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld4242f273/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; E:/LABDIG/PROJETO/7/Projeto B5 quarta/db/ip/sld4242f273/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld4242f273/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; E:/LABDIG/PROJETO/7/Projeto B5 quarta/db/ip/sld4242f273/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                  ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimate of Logic utilization (ALMs needed) ; 734                      ;
;                                             ;                          ;
; Combinational ALUT usage for logic          ; 940                      ;
;     -- 7 input functions                    ; 3                        ;
;     -- 6 input functions                    ; 276                      ;
;     -- 5 input functions                    ; 145                      ;
;     -- 4 input functions                    ; 154                      ;
;     -- <=3 input functions                  ; 362                      ;
;                                             ;                          ;
; Dedicated logic registers                   ; 1147                     ;
;                                             ;                          ;
; I/O pins                                    ; 127                      ;
; Total MLAB memory bits                      ; 0                        ;
; Total block memory bits                     ; 1081344                  ;
;                                             ;                          ;
; Total DSP Blocks                            ; 0                        ;
;                                             ;                          ;
; Total PLLs                                  ; 1                        ;
;     -- PLLs                                 ; 1                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 512                      ;
; Total fan-out                               ; 12787                    ;
; Average fan-out                             ; 5.01                     ;
+---------------------------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                  ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |Toplevel                                                                                                                               ; 940 (26)            ; 1147 (11)                 ; 1081344           ; 0          ; 127  ; 0            ; |Toplevel                                                                                                                                                                                                                                                                                                                                            ; Toplevel                          ; work         ;
;    |HEX2Seg:H2|                                                                                                                         ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|HEX2Seg:H2                                                                                                                                                                                                                                                                                                                                 ; HEX2Seg                           ; work         ;
;    |HEX2Seg:H3|                                                                                                                         ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|HEX2Seg:H3                                                                                                                                                                                                                                                                                                                                 ; HEX2Seg                           ; work         ;
;    |HEX2Seg:H4|                                                                                                                         ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|HEX2Seg:H4                                                                                                                                                                                                                                                                                                                                 ; HEX2Seg                           ; work         ;
;    |HEX2Seg:H5|                                                                                                                         ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|HEX2Seg:H5                                                                                                                                                                                                                                                                                                                                 ; HEX2Seg                           ; work         ;
;    |SD_dataflow:sd_df|                                                                                                                  ; 425 (63)            ; 445 (51)                  ; 32768             ; 0          ; 0    ; 0            ; |Toplevel|SD_dataflow:sd_df                                                                                                                                                                                                                                                                                                                          ; SD_dataflow                       ; work         ;
;       |SD_FIFO_16x1K:SD_FIFO_1|                                                                                                         ; 58 (8)              ; 129 (24)                  ; 16384             ; 0          ; 0    ; 0            ; |Toplevel|SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1                                                                                                                                                                                                                                                                                                  ; SD_FIFO_16x1K                     ; work         ;
;          |FIFO_16x1K:fifo_1|                                                                                                            ; 50 (0)              ; 105 (0)                   ; 16384             ; 0          ; 0    ; 0            ; |Toplevel|SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1                                                                                                                                                                                                                                                                                ; FIFO_16x1K                        ; work         ;
;             |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                                                                         ; 50 (0)              ; 105 (0)                   ; 16384             ; 0          ; 0    ; 0            ; |Toplevel|SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                                                                                                              ; dcfifo_mixed_widths               ; work         ;
;                |dcfifo_paq1:auto_generated|                                                                                             ; 50 (5)              ; 105 (33)                  ; 16384             ; 0          ; 0    ; 0            ; |Toplevel|SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated                                                                                                                                                                                                   ; dcfifo_paq1                       ; work         ;
;                   |a_graycounter_kdc:wrptr_g1p|                                                                                         ; 17 (17)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|a_graycounter_kdc:wrptr_g1p                                                                                                                                                                       ; a_graycounter_kdc                 ; work         ;
;                   |a_graycounter_ov6:rdptr_g1p|                                                                                         ; 19 (19)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|a_graycounter_ov6:rdptr_g1p                                                                                                                                                                       ; a_graycounter_ov6                 ; work         ;
;                   |alt_synch_pipe_9pl:rs_dgwp|                                                                                          ; 0 (0)               ; 22 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp                                                                                                                                                                        ; alt_synch_pipe_9pl                ; work         ;
;                      |dffpipe_qe9:dffpipe12|                                                                                            ; 0 (0)               ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12                                                                                                                                                  ; dffpipe_qe9                       ; work         ;
;                   |alt_synch_pipe_apl:ws_dgrp|                                                                                          ; 0 (0)               ; 22 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp                                                                                                                                                                        ; alt_synch_pipe_apl                ; work         ;
;                      |dffpipe_re9:dffpipe15|                                                                                            ; 0 (0)               ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15                                                                                                                                                  ; dffpipe_re9                       ; work         ;
;                   |altsyncram_o8d1:fifo_ram|                                                                                            ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |Toplevel|SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|altsyncram_o8d1:fifo_ram                                                                                                                                                                          ; altsyncram_o8d1                   ; work         ;
;                   |cmpr_a06:rdempty_eq_comp|                                                                                            ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|cmpr_a06:rdempty_eq_comp                                                                                                                                                                          ; cmpr_a06                          ; work         ;
;                   |cmpr_a06:wrfull_eq_comp|                                                                                             ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|cmpr_a06:wrfull_eq_comp                                                                                                                                                                           ; cmpr_a06                          ; work         ;
;       |SD_FIFO_16x1K:SD_FIFO_2|                                                                                                         ; 58 (8)              ; 129 (24)                  ; 16384             ; 0          ; 0    ; 0            ; |Toplevel|SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2                                                                                                                                                                                                                                                                                                  ; SD_FIFO_16x1K                     ; work         ;
;          |FIFO_16x1K:fifo_1|                                                                                                            ; 50 (0)              ; 105 (0)                   ; 16384             ; 0          ; 0    ; 0            ; |Toplevel|SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1                                                                                                                                                                                                                                                                                ; FIFO_16x1K                        ; work         ;
;             |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                                                                         ; 50 (0)              ; 105 (0)                   ; 16384             ; 0          ; 0    ; 0            ; |Toplevel|SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                                                                                                              ; dcfifo_mixed_widths               ; work         ;
;                |dcfifo_paq1:auto_generated|                                                                                             ; 50 (5)              ; 105 (33)                  ; 16384             ; 0          ; 0    ; 0            ; |Toplevel|SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated                                                                                                                                                                                                   ; dcfifo_paq1                       ; work         ;
;                   |a_graycounter_kdc:wrptr_g1p|                                                                                         ; 17 (17)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|a_graycounter_kdc:wrptr_g1p                                                                                                                                                                       ; a_graycounter_kdc                 ; work         ;
;                   |a_graycounter_ov6:rdptr_g1p|                                                                                         ; 19 (19)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|a_graycounter_ov6:rdptr_g1p                                                                                                                                                                       ; a_graycounter_ov6                 ; work         ;
;                   |alt_synch_pipe_9pl:rs_dgwp|                                                                                          ; 0 (0)               ; 22 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp                                                                                                                                                                        ; alt_synch_pipe_9pl                ; work         ;
;                      |dffpipe_qe9:dffpipe12|                                                                                            ; 0 (0)               ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12                                                                                                                                                  ; dffpipe_qe9                       ; work         ;
;                   |alt_synch_pipe_apl:ws_dgrp|                                                                                          ; 0 (0)               ; 22 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp                                                                                                                                                                        ; alt_synch_pipe_apl                ; work         ;
;                      |dffpipe_re9:dffpipe15|                                                                                            ; 0 (0)               ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15                                                                                                                                                  ; dffpipe_re9                       ; work         ;
;                   |altsyncram_o8d1:fifo_ram|                                                                                            ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |Toplevel|SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|altsyncram_o8d1:fifo_ram                                                                                                                                                                          ; altsyncram_o8d1                   ; work         ;
;                   |cmpr_a06:rdempty_eq_comp|                                                                                            ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|cmpr_a06:rdempty_eq_comp                                                                                                                                                                          ; cmpr_a06                          ; work         ;
;                   |cmpr_a06:wrfull_eq_comp|                                                                                             ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|cmpr_a06:wrfull_eq_comp                                                                                                                                                                           ; cmpr_a06                          ; work         ;
;       |SdCardCtrl:sd_cartao|                                                                                                            ; 237 (237)           ; 127 (127)                 ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|SD_dataflow:sd_df|SdCardCtrl:sd_cartao                                                                                                                                                                                                                                                                                                     ; SdCardCtrl                        ; xess         ;
;       |detector_borda:borda_read|                                                                                                       ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|SD_dataflow:sd_df|detector_borda:borda_read                                                                                                                                                                                                                                                                                                ; detector_borda                    ; work         ;
;       |detector_borda:dec_busy|                                                                                                         ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|SD_dataflow:sd_df|detector_borda:dec_busy                                                                                                                                                                                                                                                                                                  ; detector_borda                    ; work         ;
;       |detector_borda:dec_st_read|                                                                                                      ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|SD_dataflow:sd_df|detector_borda:dec_st_read                                                                                                                                                                                                                                                                                               ; detector_borda                    ; work         ;
;    |detector_borda:\bordabotgen:0:bordabot0|                                                                                            ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|detector_borda:\bordabotgen:0:bordabot0                                                                                                                                                                                                                                                                                                    ; detector_borda                    ; work         ;
;    |detector_borda:\bordabotgen:1:bordabot0|                                                                                            ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|detector_borda:\bordabotgen:1:bordabot0                                                                                                                                                                                                                                                                                                    ; detector_borda                    ; work         ;
;    |rom_linha:rl|                                                                                                                       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|rom_linha:rl                                                                                                                                                                                                                                                                                                                               ; rom_linha                         ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 92 (1)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 91 (0)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 91 (0)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 91 (1)              ; 90 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 90 (0)              ; 85 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 90 (57)             ; 85 (57)                   ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 15 (15)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 319 (2)             ; 568 (8)                   ; 1048576           ; 0          ; 0    ; 0            ; |Toplevel|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 317 (0)             ; 560 (0)                   ; 1048576           ; 0          ; 0    ; 0            ; |Toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 317 (67)            ; 560 (168)                 ; 1048576           ; 0          ; 0    ; 0            ; |Toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 106 (106)                 ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                   ; decode_vnf                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 21 (0)              ; 4 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_uk84:auto_generated|                                                                                         ; 21 (0)              ; 4 (4)                     ; 1048576           ; 0          ; 0    ; 0            ; |Toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_uk84:auto_generated                                                                                                                                                 ; altsyncram_uk84                   ; work         ;
;                   |decode_tma:decode2|                                                                                                  ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_uk84:auto_generated|decode_tma:decode2                                                                                                                              ; decode_tma                        ; work         ;
;                   |mux_dhb:mux3|                                                                                                        ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_uk84:auto_generated|mux_dhb:mux3                                                                                                                                    ; mux_dhb                           ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 97 (97)             ; 94 (94)                   ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 4 (2)               ; 26 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:\storage_on_enable_bit:trigger_condition_deserialize|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_on_enable_bit:trigger_condition_deserialize                                                                                                                                  ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 1 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 1 (0)               ; 2 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 1 (1)               ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_gap_detector:\stp_non_zero_ram_gen:gap_detect_on:gap_detector|                                                         ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_gap_detector:\stp_non_zero_ram_gen:gap_detect_on:gap_detector                                                                                                                                                              ; sld_gap_detector                  ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 84 (9)              ; 105 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 3 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_h7i:auto_generated|                                                                                             ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_h7i:auto_generated                                                             ; cntr_h7i                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 17 (0)              ; 17 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_85j:auto_generated|                                                                                             ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_85j:auto_generated                                                                                      ; cntr_85j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 8 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_49i:auto_generated|                                                                                             ; 8 (8)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_49i:auto_generated                                                                            ; cntr_49i                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                               ; cntr_kri                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 43 (43)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
;    |vga_sync:vga_s|                                                                                                                     ; 43 (43)             ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|vga_sync:vga_s                                                                                                                                                                                                                                                                                                                             ; vga_sync                          ; work         ;
;       |ClockVGA:clk_vga|                                                                                                                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|vga_sync:vga_s|ClockVGA:clk_vga                                                                                                                                                                                                                                                                                                            ; ClockVGA                          ; clockvga     ;
;          |ClockVGA_0002:clockvga_inst|                                                                                                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|vga_sync:vga_s|ClockVGA:clk_vga|ClockVGA_0002:clockvga_inst                                                                                                                                                                                                                                                                                ; ClockVGA_0002                     ; ClockVGA     ;
;             |altera_pll:altera_pll_i|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|vga_sync:vga_s|ClockVGA:clk_vga|ClockVGA_0002:clockvga_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                        ; altera_pll                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|altsyncram_o8d1:fifo_ram|ALTSYNCRAM                          ; AUTO ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384   ; None ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|altsyncram_o8d1:fifo_ram|ALTSYNCRAM                          ; AUTO ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384   ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_uk84:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 131072       ; 8            ; 131072       ; 8            ; 1048576 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                           ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                               ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Toplevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Toplevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Toplevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Toplevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Toplevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; FIFO         ; 20.1    ; N/A          ; N/A          ; |Toplevel|SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1                                                                                                                                                                                                         ; FIFO_16x1K.vhd  ;
; Altera ; FIFO         ; 20.1    ; N/A          ; N/A          ; |Toplevel|SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1                                                                                                                                                                                                         ; FIFO_16x1K.vhd  ;
; Altera ; altera_pll   ; 20.1    ; N/A          ; N/A          ; |Toplevel|vga_sync:vga_s|ClockVGA:clk_vga                                                                                                                                                                                                                                     ; ClockVGA.vhd    ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Toplevel|SD_dataflow:sd_df|sd_r_fifo_state                                                                  ;
+--------------------------+----------------------+--------------------------+--------------------------+----------------------+
; Name                     ; sd_r_fifo_state.idle ; sd_r_fifo_state.reading2 ; sd_r_fifo_state.reading1 ; sd_r_fifo_state.init ;
+--------------------------+----------------------+--------------------------+--------------------------+----------------------+
; sd_r_fifo_state.init     ; 0                    ; 0                        ; 0                        ; 0                    ;
; sd_r_fifo_state.reading1 ; 0                    ; 0                        ; 1                        ; 1                    ;
; sd_r_fifo_state.reading2 ; 0                    ; 1                        ; 0                        ; 1                    ;
; sd_r_fifo_state.idle     ; 1                    ; 0                        ; 0                        ; 1                    ;
+--------------------------+----------------------+--------------------------+--------------------------+----------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------+
; State Machine - |Toplevel|SD_dataflow:sd_df|sd_w_fifo_state                                           ;
+--------------------------+----------------------+--------------------------+--------------------------+
; Name                     ; sd_w_fifo_state.idle ; sd_w_fifo_state.filling2 ; sd_w_fifo_state.filling1 ;
+--------------------------+----------------------+--------------------------+--------------------------+
; sd_w_fifo_state.filling1 ; 0                    ; 0                        ; 0                        ;
; sd_w_fifo_state.filling2 ; 0                    ; 1                        ; 1                        ;
; sd_w_fifo_state.idle     ; 1                    ; 0                        ; 1                        ;
+--------------------------+----------------------+--------------------------+--------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------+
; State Machine - |Toplevel|SD_dataflow:sd_df|block_reader_state                                                   ;
+-----------------------------+----------------------------+-----------------------------+-------------------------+
; Name                        ; block_reader_state.ask_blk ; block_reader_state.counting ; block_reader_state.idle ;
+-----------------------------+----------------------------+-----------------------------+-------------------------+
; block_reader_state.idle     ; 0                          ; 0                           ; 0                       ;
; block_reader_state.counting ; 0                          ; 1                           ; 1                       ;
; block_reader_state.ask_blk  ; 1                          ; 0                           ; 1                       ;
+-----------------------------+----------------------------+-----------------------------+-------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------+
; State Machine - |Toplevel|SD_dataflow:sd_df|detector_borda:borda_read|EA ;
+-----------------+-----------------+---------+----------------------------+
; Name            ; EA.Waiting_Fall ; EA.Work ; EA.Waiting_Rise            ;
+-----------------+-----------------+---------+----------------------------+
; EA.Waiting_Rise ; 0               ; 0       ; 0                          ;
; EA.Work         ; 0               ; 1       ; 1                          ;
; EA.Waiting_Fall ; 1               ; 0       ; 1                          ;
+-----------------+-----------------+---------+----------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------+
; State Machine - |Toplevel|SD_dataflow:sd_df|detector_borda:dec_busy|EA ;
+-----------------+-----------------+---------+--------------------------+
; Name            ; EA.Waiting_Fall ; EA.Work ; EA.Waiting_Rise          ;
+-----------------+-----------------+---------+--------------------------+
; EA.Waiting_Rise ; 0               ; 0       ; 0                        ;
; EA.Work         ; 0               ; 1       ; 1                        ;
; EA.Waiting_Fall ; 1               ; 0       ; 1                        ;
+-----------------+-----------------+---------+--------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------+
; State Machine - |Toplevel|SD_dataflow:sd_df|detector_borda:dec_st_read|EA ;
+-----------------+-----------------+---------+-----------------------------+
; Name            ; EA.Waiting_Fall ; EA.Work ; EA.Waiting_Rise             ;
+-----------------+-----------------+---------+-----------------------------+
; EA.Waiting_Rise ; 0               ; 0       ; 0                           ;
; EA.Work         ; 0               ; 1       ; 1                           ;
; EA.Waiting_Fall ; 1               ; 0       ; 1                           ;
+-----------------+-----------------+---------+-----------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------+
; State Machine - |Toplevel|SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|estado                                  ;
+----------------+--------------+-------------+--------------+--------------+----------------+----------------+
; Name           ; estado.dump2 ; estado.dump ; estado.byte2 ; estado.byte1 ; estado.espera2 ; estado.espera1 ;
+----------------+--------------+-------------+--------------+--------------+----------------+----------------+
; estado.espera1 ; 0            ; 0           ; 0            ; 0            ; 0              ; 0              ;
; estado.espera2 ; 0            ; 0           ; 0            ; 0            ; 1              ; 1              ;
; estado.byte1   ; 0            ; 0           ; 0            ; 1            ; 0              ; 1              ;
; estado.byte2   ; 0            ; 0           ; 1            ; 0            ; 0              ; 1              ;
; estado.dump    ; 0            ; 1           ; 0            ; 0            ; 0              ; 1              ;
; estado.dump2   ; 1            ; 0           ; 0            ; 0            ; 0              ; 1              ;
+----------------+--------------+-------------+--------------+--------------+----------------+----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------+
; State Machine - |Toplevel|SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|estado                                  ;
+----------------+--------------+-------------+--------------+--------------+----------------+----------------+
; Name           ; estado.dump2 ; estado.dump ; estado.byte2 ; estado.byte1 ; estado.espera2 ; estado.espera1 ;
+----------------+--------------+-------------+--------------+--------------+----------------+----------------+
; estado.espera1 ; 0            ; 0           ; 0            ; 0            ; 0              ; 0              ;
; estado.espera2 ; 0            ; 0           ; 0            ; 0            ; 1              ; 1              ;
; estado.byte1   ; 0            ; 0           ; 0            ; 1            ; 0              ; 1              ;
; estado.byte2   ; 0            ; 0           ; 1            ; 0            ; 0              ; 1              ;
; estado.dump    ; 0            ; 1           ; 0            ; 0            ; 0              ; 1              ;
; estado.dump2   ; 1            ; 0           ; 0            ; 0            ; 0              ; 1              ;
+----------------+--------------+-------------+--------------+--------------+----------------+----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Toplevel|SD_dataflow:sd_df|SdCardCtrl:sd_cartao|rtnState_v                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------------------+-------------------------+-----------------------+---------------------+--------------------+-----------------------------+--------------------+---------------------+--------------------+-------------------+-------------------+-----------------------------+--------------------------------+-----------------------+-----------------------+------------------------------+----------------------+------------------------------+----------------------+-----------------------+
; Name                           ; rtnState_v.REPORT_ERROR ; rtnState_v.PULSE_SCLK ; rtnState_v.DESELECT ; rtnState_v.RX_BITS ; rtnState_v.GET_CMD_RESPONSE ; rtnState_v.TX_BITS ; rtnState_v.START_TX ; rtnState_v.WR_WAIT ; rtnState_v.WR_BLK ; rtnState_v.RD_BLK ; rtnState_v.WAIT_FOR_HOST_RW ; rtnState_v.CHK_ACMD41_RESPONSE ; rtnState_v.SEND_CMD41 ; rtnState_v.SEND_CMD55 ; rtnState_v.GET_CMD8_RESPONSE ; rtnState_v.SEND_CMD8 ; rtnState_v.CHK_CMD0_RESPONSE ; rtnState_v.SEND_CMD0 ; rtnState_v.START_INIT ;
+--------------------------------+-------------------------+-----------------------+---------------------+--------------------+-----------------------------+--------------------+---------------------+--------------------+-------------------+-------------------+-----------------------------+--------------------------------+-----------------------+-----------------------+------------------------------+----------------------+------------------------------+----------------------+-----------------------+
; rtnState_v.START_INIT          ; 0                       ; 0                     ; 0                   ; 0                  ; 0                           ; 0                  ; 0                   ; 0                  ; 0                 ; 0                 ; 0                           ; 0                              ; 0                     ; 0                     ; 0                            ; 0                    ; 0                            ; 0                    ; 0                     ;
; rtnState_v.SEND_CMD0           ; 0                       ; 0                     ; 0                   ; 0                  ; 0                           ; 0                  ; 0                   ; 0                  ; 0                 ; 0                 ; 0                           ; 0                              ; 0                     ; 0                     ; 0                            ; 0                    ; 0                            ; 1                    ; 1                     ;
; rtnState_v.CHK_CMD0_RESPONSE   ; 0                       ; 0                     ; 0                   ; 0                  ; 0                           ; 0                  ; 0                   ; 0                  ; 0                 ; 0                 ; 0                           ; 0                              ; 0                     ; 0                     ; 0                            ; 0                    ; 1                            ; 0                    ; 1                     ;
; rtnState_v.SEND_CMD8           ; 0                       ; 0                     ; 0                   ; 0                  ; 0                           ; 0                  ; 0                   ; 0                  ; 0                 ; 0                 ; 0                           ; 0                              ; 0                     ; 0                     ; 0                            ; 1                    ; 0                            ; 0                    ; 1                     ;
; rtnState_v.GET_CMD8_RESPONSE   ; 0                       ; 0                     ; 0                   ; 0                  ; 0                           ; 0                  ; 0                   ; 0                  ; 0                 ; 0                 ; 0                           ; 0                              ; 0                     ; 0                     ; 1                            ; 0                    ; 0                            ; 0                    ; 1                     ;
; rtnState_v.SEND_CMD55          ; 0                       ; 0                     ; 0                   ; 0                  ; 0                           ; 0                  ; 0                   ; 0                  ; 0                 ; 0                 ; 0                           ; 0                              ; 0                     ; 1                     ; 0                            ; 0                    ; 0                            ; 0                    ; 1                     ;
; rtnState_v.SEND_CMD41          ; 0                       ; 0                     ; 0                   ; 0                  ; 0                           ; 0                  ; 0                   ; 0                  ; 0                 ; 0                 ; 0                           ; 0                              ; 1                     ; 0                     ; 0                            ; 0                    ; 0                            ; 0                    ; 1                     ;
; rtnState_v.CHK_ACMD41_RESPONSE ; 0                       ; 0                     ; 0                   ; 0                  ; 0                           ; 0                  ; 0                   ; 0                  ; 0                 ; 0                 ; 0                           ; 1                              ; 0                     ; 0                     ; 0                            ; 0                    ; 0                            ; 0                    ; 1                     ;
; rtnState_v.WAIT_FOR_HOST_RW    ; 0                       ; 0                     ; 0                   ; 0                  ; 0                           ; 0                  ; 0                   ; 0                  ; 0                 ; 0                 ; 1                           ; 0                              ; 0                     ; 0                     ; 0                            ; 0                    ; 0                            ; 0                    ; 1                     ;
; rtnState_v.RD_BLK              ; 0                       ; 0                     ; 0                   ; 0                  ; 0                           ; 0                  ; 0                   ; 0                  ; 0                 ; 1                 ; 0                           ; 0                              ; 0                     ; 0                     ; 0                            ; 0                    ; 0                            ; 0                    ; 1                     ;
; rtnState_v.WR_BLK              ; 0                       ; 0                     ; 0                   ; 0                  ; 0                           ; 0                  ; 0                   ; 0                  ; 1                 ; 0                 ; 0                           ; 0                              ; 0                     ; 0                     ; 0                            ; 0                    ; 0                            ; 0                    ; 1                     ;
; rtnState_v.WR_WAIT             ; 0                       ; 0                     ; 0                   ; 0                  ; 0                           ; 0                  ; 0                   ; 1                  ; 0                 ; 0                 ; 0                           ; 0                              ; 0                     ; 0                     ; 0                            ; 0                    ; 0                            ; 0                    ; 1                     ;
; rtnState_v.START_TX            ; 0                       ; 0                     ; 0                   ; 0                  ; 0                           ; 0                  ; 1                   ; 0                  ; 0                 ; 0                 ; 0                           ; 0                              ; 0                     ; 0                     ; 0                            ; 0                    ; 0                            ; 0                    ; 1                     ;
; rtnState_v.TX_BITS             ; 0                       ; 0                     ; 0                   ; 0                  ; 0                           ; 1                  ; 0                   ; 0                  ; 0                 ; 0                 ; 0                           ; 0                              ; 0                     ; 0                     ; 0                            ; 0                    ; 0                            ; 0                    ; 1                     ;
; rtnState_v.GET_CMD_RESPONSE    ; 0                       ; 0                     ; 0                   ; 0                  ; 1                           ; 0                  ; 0                   ; 0                  ; 0                 ; 0                 ; 0                           ; 0                              ; 0                     ; 0                     ; 0                            ; 0                    ; 0                            ; 0                    ; 1                     ;
; rtnState_v.RX_BITS             ; 0                       ; 0                     ; 0                   ; 1                  ; 0                           ; 0                  ; 0                   ; 0                  ; 0                 ; 0                 ; 0                           ; 0                              ; 0                     ; 0                     ; 0                            ; 0                    ; 0                            ; 0                    ; 1                     ;
; rtnState_v.DESELECT            ; 0                       ; 0                     ; 1                   ; 0                  ; 0                           ; 0                  ; 0                   ; 0                  ; 0                 ; 0                 ; 0                           ; 0                              ; 0                     ; 0                     ; 0                            ; 0                    ; 0                            ; 0                    ; 1                     ;
; rtnState_v.PULSE_SCLK          ; 0                       ; 1                     ; 0                   ; 0                  ; 0                           ; 0                  ; 0                   ; 0                  ; 0                 ; 0                 ; 0                           ; 0                              ; 0                     ; 0                     ; 0                            ; 0                    ; 0                            ; 0                    ; 1                     ;
; rtnState_v.REPORT_ERROR        ; 1                       ; 0                     ; 0                   ; 0                  ; 0                           ; 0                  ; 0                   ; 0                  ; 0                 ; 0                 ; 0                           ; 0                              ; 0                     ; 0                     ; 0                            ; 0                    ; 0                            ; 0                    ; 1                     ;
+--------------------------------+-------------------------+-----------------------+---------------------+--------------------+-----------------------------+--------------------+---------------------+--------------------+-------------------+-------------------+-----------------------------+--------------------------------+-----------------------+-----------------------+------------------------------+----------------------+------------------------------+----------------------+-----------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Toplevel|SD_dataflow:sd_df|SdCardCtrl:sd_cartao|state_v                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+----------------------+--------------------+------------------+-----------------+--------------------------+-----------------+------------------+-----------------+----------------+----------------+--------------------------+-----------------------------+--------------------+--------------------+---------------------------+-------------------+---------------------------+-------------------+--------------------+
; Name                        ; state_v.REPORT_ERROR ; state_v.PULSE_SCLK ; state_v.DESELECT ; state_v.RX_BITS ; state_v.GET_CMD_RESPONSE ; state_v.TX_BITS ; state_v.START_TX ; state_v.WR_WAIT ; state_v.WR_BLK ; state_v.RD_BLK ; state_v.WAIT_FOR_HOST_RW ; state_v.CHK_ACMD41_RESPONSE ; state_v.SEND_CMD41 ; state_v.SEND_CMD55 ; state_v.GET_CMD8_RESPONSE ; state_v.SEND_CMD8 ; state_v.CHK_CMD0_RESPONSE ; state_v.SEND_CMD0 ; state_v.START_INIT ;
+-----------------------------+----------------------+--------------------+------------------+-----------------+--------------------------+-----------------+------------------+-----------------+----------------+----------------+--------------------------+-----------------------------+--------------------+--------------------+---------------------------+-------------------+---------------------------+-------------------+--------------------+
; state_v.START_INIT          ; 0                    ; 0                  ; 0                ; 0               ; 0                        ; 0               ; 0                ; 0               ; 0              ; 0              ; 0                        ; 0                           ; 0                  ; 0                  ; 0                         ; 0                 ; 0                         ; 0                 ; 0                  ;
; state_v.SEND_CMD0           ; 0                    ; 0                  ; 0                ; 0               ; 0                        ; 0               ; 0                ; 0               ; 0              ; 0              ; 0                        ; 0                           ; 0                  ; 0                  ; 0                         ; 0                 ; 0                         ; 1                 ; 1                  ;
; state_v.CHK_CMD0_RESPONSE   ; 0                    ; 0                  ; 0                ; 0               ; 0                        ; 0               ; 0                ; 0               ; 0              ; 0              ; 0                        ; 0                           ; 0                  ; 0                  ; 0                         ; 0                 ; 1                         ; 0                 ; 1                  ;
; state_v.SEND_CMD8           ; 0                    ; 0                  ; 0                ; 0               ; 0                        ; 0               ; 0                ; 0               ; 0              ; 0              ; 0                        ; 0                           ; 0                  ; 0                  ; 0                         ; 1                 ; 0                         ; 0                 ; 1                  ;
; state_v.GET_CMD8_RESPONSE   ; 0                    ; 0                  ; 0                ; 0               ; 0                        ; 0               ; 0                ; 0               ; 0              ; 0              ; 0                        ; 0                           ; 0                  ; 0                  ; 1                         ; 0                 ; 0                         ; 0                 ; 1                  ;
; state_v.SEND_CMD55          ; 0                    ; 0                  ; 0                ; 0               ; 0                        ; 0               ; 0                ; 0               ; 0              ; 0              ; 0                        ; 0                           ; 0                  ; 1                  ; 0                         ; 0                 ; 0                         ; 0                 ; 1                  ;
; state_v.SEND_CMD41          ; 0                    ; 0                  ; 0                ; 0               ; 0                        ; 0               ; 0                ; 0               ; 0              ; 0              ; 0                        ; 0                           ; 1                  ; 0                  ; 0                         ; 0                 ; 0                         ; 0                 ; 1                  ;
; state_v.CHK_ACMD41_RESPONSE ; 0                    ; 0                  ; 0                ; 0               ; 0                        ; 0               ; 0                ; 0               ; 0              ; 0              ; 0                        ; 1                           ; 0                  ; 0                  ; 0                         ; 0                 ; 0                         ; 0                 ; 1                  ;
; state_v.WAIT_FOR_HOST_RW    ; 0                    ; 0                  ; 0                ; 0               ; 0                        ; 0               ; 0                ; 0               ; 0              ; 0              ; 1                        ; 0                           ; 0                  ; 0                  ; 0                         ; 0                 ; 0                         ; 0                 ; 1                  ;
; state_v.RD_BLK              ; 0                    ; 0                  ; 0                ; 0               ; 0                        ; 0               ; 0                ; 0               ; 0              ; 1              ; 0                        ; 0                           ; 0                  ; 0                  ; 0                         ; 0                 ; 0                         ; 0                 ; 1                  ;
; state_v.WR_BLK              ; 0                    ; 0                  ; 0                ; 0               ; 0                        ; 0               ; 0                ; 0               ; 1              ; 0              ; 0                        ; 0                           ; 0                  ; 0                  ; 0                         ; 0                 ; 0                         ; 0                 ; 1                  ;
; state_v.WR_WAIT             ; 0                    ; 0                  ; 0                ; 0               ; 0                        ; 0               ; 0                ; 1               ; 0              ; 0              ; 0                        ; 0                           ; 0                  ; 0                  ; 0                         ; 0                 ; 0                         ; 0                 ; 1                  ;
; state_v.START_TX            ; 0                    ; 0                  ; 0                ; 0               ; 0                        ; 0               ; 1                ; 0               ; 0              ; 0              ; 0                        ; 0                           ; 0                  ; 0                  ; 0                         ; 0                 ; 0                         ; 0                 ; 1                  ;
; state_v.TX_BITS             ; 0                    ; 0                  ; 0                ; 0               ; 0                        ; 1               ; 0                ; 0               ; 0              ; 0              ; 0                        ; 0                           ; 0                  ; 0                  ; 0                         ; 0                 ; 0                         ; 0                 ; 1                  ;
; state_v.GET_CMD_RESPONSE    ; 0                    ; 0                  ; 0                ; 0               ; 1                        ; 0               ; 0                ; 0               ; 0              ; 0              ; 0                        ; 0                           ; 0                  ; 0                  ; 0                         ; 0                 ; 0                         ; 0                 ; 1                  ;
; state_v.RX_BITS             ; 0                    ; 0                  ; 0                ; 1               ; 0                        ; 0               ; 0                ; 0               ; 0              ; 0              ; 0                        ; 0                           ; 0                  ; 0                  ; 0                         ; 0                 ; 0                         ; 0                 ; 1                  ;
; state_v.DESELECT            ; 0                    ; 0                  ; 1                ; 0               ; 0                        ; 0               ; 0                ; 0               ; 0              ; 0              ; 0                        ; 0                           ; 0                  ; 0                  ; 0                         ; 0                 ; 0                         ; 0                 ; 1                  ;
; state_v.PULSE_SCLK          ; 0                    ; 1                  ; 0                ; 0               ; 0                        ; 0               ; 0                ; 0               ; 0              ; 0              ; 0                        ; 0                           ; 0                  ; 0                  ; 0                         ; 0                 ; 0                         ; 0                 ; 1                  ;
; state_v.REPORT_ERROR        ; 1                    ; 0                  ; 0                ; 0               ; 0                        ; 0               ; 0                ; 0               ; 0              ; 0              ; 0                        ; 0                           ; 0                  ; 0                  ; 0                         ; 0                 ; 0                         ; 0                 ; 1                  ;
+-----------------------------+----------------------+--------------------+------------------+-----------------+--------------------------+-----------------+------------------+-----------------+----------------+----------------+--------------------------+-----------------------------+--------------------+--------------------+---------------------------+-------------------+---------------------------+-------------------+--------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------+
; State Machine - |Toplevel|detector_borda:\bordabotgen:3:bordabot0|EA ;
+-----------------+-----------------+---------+------------------------+
; Name            ; EA.Waiting_Fall ; EA.Work ; EA.Waiting_Rise        ;
+-----------------+-----------------+---------+------------------------+
; EA.Waiting_Rise ; 0               ; 0       ; 0                      ;
; EA.Work         ; 0               ; 1       ; 1                      ;
; EA.Waiting_Fall ; 1               ; 0       ; 1                      ;
+-----------------+-----------------+---------+------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------+
; State Machine - |Toplevel|detector_borda:\bordabotgen:2:bordabot0|EA ;
+-----------------+-----------------+---------+------------------------+
; Name            ; EA.Waiting_Fall ; EA.Work ; EA.Waiting_Rise        ;
+-----------------+-----------------+---------+------------------------+
; EA.Waiting_Rise ; 0               ; 0       ; 0                      ;
; EA.Work         ; 0               ; 1       ; 1                      ;
; EA.Waiting_Fall ; 1               ; 0       ; 1                      ;
+-----------------+-----------------+---------+------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------+
; State Machine - |Toplevel|detector_borda:\bordabotgen:1:bordabot0|EA ;
+-----------------+-----------------+---------+------------------------+
; Name            ; EA.Waiting_Fall ; EA.Work ; EA.Waiting_Rise        ;
+-----------------+-----------------+---------+------------------------+
; EA.Waiting_Rise ; 0               ; 0       ; 0                      ;
; EA.Work         ; 0               ; 1       ; 1                      ;
; EA.Waiting_Fall ; 1               ; 0       ; 1                      ;
+-----------------+-----------------+---------+------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------+
; State Machine - |Toplevel|detector_borda:\bordabotgen:0:bordabot0|EA ;
+-----------------+-----------------+---------+------------------------+
; Name            ; EA.Waiting_Fall ; EA.Work ; EA.Waiting_Rise        ;
+-----------------+-----------------+---------+------------------------+
; EA.Waiting_Rise ; 0               ; 0       ; 0                      ;
; EA.Work         ; 0               ; 1       ; 1                      ;
; EA.Waiting_Fall ; 1               ; 0       ; 1                      ;
+-----------------+-----------------+---------+------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                         ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe17a[10] ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe17a[8]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe17a[9]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe17a[6]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe17a[7]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe17a[4]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe17a[5]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe17a[2]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe17a[3]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe17a[0]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe17a[1]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe17a[10] ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe17a[8]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe17a[9]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe17a[6]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe17a[7]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe17a[4]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe17a[5]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe17a[2]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe17a[3]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe17a[0]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe17a[1]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe16a[10] ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe16a[8]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe16a[9]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe16a[6]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe16a[7]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe16a[4]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe16a[5]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe16a[2]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe16a[3]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe16a[0]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe16a[1]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe16a[10] ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe16a[8]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe16a[9]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe16a[6]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe16a[7]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe16a[4]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe16a[5]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe16a[2]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe16a[3]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe16a[0]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe16a[1]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[10] ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[8]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[9]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[6]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[7]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[4]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[5]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[2]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[3]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[0]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[1]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[10] ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[8]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[9]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[6]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[7]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[4]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[5]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[2]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[3]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[0]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[1]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[10] ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[8]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[9]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[6]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[7]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[4]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[5]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[2]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[3]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[0]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[1]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[10] ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[8]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[9]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[6]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[7]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[4]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[5]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[2]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[3]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[0]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[1]  ; yes                                                              ; yes                                        ;
; Total number of protected registers is 88                                                                                                                                                             ;                                                                  ;                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                          ;
+--------------------------------------------------------------------+------------------------------------------------------------------------+
; Register name                                                      ; Reason for Removal                                                     ;
+--------------------------------------------------------------------+------------------------------------------------------------------------+
; SD_dataflow:sd_df|SdCardCtrl:sd_cartao|addr_v[0..31]               ; Lost fanout                                                            ;
; SD_dataflow:sd_df|SdCardCtrl:sd_cartao|clkDivider_v[0]             ; Stuck at GND due to stuck port data_in                                 ;
; SD_dataflow:sd_df|SdCardCtrl:sd_cartao|clkDivider_v[3..5]          ; Merged with SD_dataflow:sd_df|SdCardCtrl:sd_cartao|clkDivider_v[2]     ;
; detector_borda:\bordabotgen:3:bordabot0|EA.Waiting_Rise            ; Lost fanout                                                            ;
; detector_borda:\bordabotgen:3:bordabot0|EA.Work                    ; Lost fanout                                                            ;
; detector_borda:\bordabotgen:3:bordabot0|EA.Waiting_Fall            ; Lost fanout                                                            ;
; detector_borda:\bordabotgen:2:bordabot0|EA.Waiting_Rise            ; Lost fanout                                                            ;
; detector_borda:\bordabotgen:2:bordabot0|EA.Work                    ; Lost fanout                                                            ;
; detector_borda:\bordabotgen:2:bordabot0|EA.Waiting_Fall            ; Lost fanout                                                            ;
; SD_dataflow:sd_df|SdCardCtrl:sd_cartao|rtnState_v.GET_CMD_RESPONSE ; Merged with SD_dataflow:sd_df|SdCardCtrl:sd_cartao|rtnState_v.DESELECT ;
; SD_dataflow:sd_df|SdCardCtrl:sd_cartao|rtnState_v.PULSE_SCLK       ; Merged with SD_dataflow:sd_df|SdCardCtrl:sd_cartao|rtnState_v.DESELECT ;
; SD_dataflow:sd_df|SdCardCtrl:sd_cartao|rtnState_v.REPORT_ERROR     ; Merged with SD_dataflow:sd_df|SdCardCtrl:sd_cartao|rtnState_v.DESELECT ;
; SD_dataflow:sd_df|SdCardCtrl:sd_cartao|rtnState_v.RX_BITS          ; Merged with SD_dataflow:sd_df|SdCardCtrl:sd_cartao|rtnState_v.DESELECT ;
; SD_dataflow:sd_df|SdCardCtrl:sd_cartao|rtnState_v.SEND_CMD8        ; Merged with SD_dataflow:sd_df|SdCardCtrl:sd_cartao|rtnState_v.DESELECT ;
; SD_dataflow:sd_df|SdCardCtrl:sd_cartao|rtnState_v.START_TX         ; Merged with SD_dataflow:sd_df|SdCardCtrl:sd_cartao|rtnState_v.DESELECT ;
; SD_dataflow:sd_df|SdCardCtrl:sd_cartao|rtnState_v.TX_BITS          ; Merged with SD_dataflow:sd_df|SdCardCtrl:sd_cartao|rtnState_v.DESELECT ;
; SD_dataflow:sd_df|SdCardCtrl:sd_cartao|rtnState_v.DESELECT         ; Stuck at GND due to stuck port data_in                                 ;
; SD_dataflow:sd_df|clock_count[13..18]                              ; Lost fanout                                                            ;
; SD_dataflow:sd_df|SdCardCtrl:sd_cartao|tx_v[0]                     ; Stuck at VCC due to stuck port data_in                                 ;
; Total Number of Removed Registers = 57                             ;                                                                        ;
+--------------------------------------------------------------------+------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1147  ;
; Number of registers using Synchronous Clear  ; 166   ;
; Number of registers using Synchronous Load   ; 209   ;
; Number of registers using Asynchronous Clear ; 508   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 646   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; SD_dataflow:sd_df|last_read                                                                                                                                                                                                                                                                                                     ; 4       ;
; count_px_l[10]                                                                                                                                                                                                                                                                                                                  ; 2       ;
; count_px_l[9]                                                                                                                                                                                                                                                                                                                   ; 2       ;
; count_px_l[3]                                                                                                                                                                                                                                                                                                                   ; 3       ;
; count_px_l[4]                                                                                                                                                                                                                                                                                                                   ; 3       ;
; count_px_l[5]                                                                                                                                                                                                                                                                                                                   ; 3       ;
; count_px_l[6]                                                                                                                                                                                                                                                                                                                   ; 3       ;
; count_px_l[8]                                                                                                                                                                                                                                                                                                                   ; 2       ;
; count_px_l[7]                                                                                                                                                                                                                                                                                                                   ; 2       ;
; count_px_l[0]                                                                                                                                                                                                                                                                                                                   ; 2       ;
; count_px_l[2]                                                                                                                                                                                                                                                                                                                   ; 2       ;
; count_px_l[1]                                                                                                                                                                                                                                                                                                                   ; 2       ;
; SD_dataflow:sd_df|last_written                                                                                                                                                                                                                                                                                                  ; 6       ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|a_graycounter_kdc:wrptr_g1p|counter8a0                                                                                                                                                 ; 9       ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|a_graycounter_kdc:wrptr_g1p|counter8a0                                                                                                                                                 ; 9       ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|a_graycounter_ov6:rdptr_g1p|counter5a0                                                                                                                                                 ; 10      ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|a_graycounter_ov6:rdptr_g1p|counter5a0                                                                                                                                                 ; 10      ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|a_graycounter_kdc:wrptr_g1p|parity9                                                                                                                                                    ; 2       ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|a_graycounter_kdc:wrptr_g1p|parity9                                                                                                                                                    ; 2       ;
; SD_dataflow:sd_df|SdCardCtrl:sd_cartao|mosi_o                                                                                                                                                                                                                                                                                   ; 2       ;
; SD_dataflow:sd_df|SdCardCtrl:sd_cartao|cs_bo                                                                                                                                                                                                                                                                                    ; 2       ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|a_graycounter_ov6:rdptr_g1p|parity6                                                                                                                                                    ; 2       ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|a_graycounter_ov6:rdptr_g1p|parity6                                                                                                                                                    ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[15]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[16]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[13]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[14]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 42                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Toplevel|SD_dataflow:sd_df|sd_out[1]                                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |Toplevel|SD_dataflow:sd_df|SdCardCtrl:sd_cartao|rx_v[5]             ;
; 7:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |Toplevel|SD_dataflow:sd_df|SdCardCtrl:sd_cartao|sclkPhaseTimer_v[2] ;
; 7:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |Toplevel|SD_dataflow:sd_df|SdCardCtrl:sd_cartao|byteCnt_v[3]        ;
; 7:1                ; 26 bits   ; 104 LEs       ; 26 LEs               ; 78 LEs                 ; Yes        ; |Toplevel|SD_dataflow:sd_df|SdCardCtrl:sd_cartao|tx_v[31]            ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Toplevel|SD_dataflow:sd_df|SdCardCtrl:sd_cartao|tx_v[17]            ;
; 8:1                ; 6 bits    ; 30 LEs        ; 12 LEs               ; 18 LEs                 ; Yes        ; |Toplevel|SD_dataflow:sd_df|SdCardCtrl:sd_cartao|tx_v[4]             ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |Toplevel|SD_dataflow:sd_df|SdCardCtrl:sd_cartao|tx_v[3]             ;
; 13:1               ; 2 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Toplevel|SD_dataflow:sd_df|SdCardCtrl:sd_cartao|tx_v[47]            ;
; 14:1               ; 3 bits    ; 27 LEs        ; 15 LEs               ; 12 LEs                 ; Yes        ; |Toplevel|SD_dataflow:sd_df|SdCardCtrl:sd_cartao|tx_v[41]            ;
; 14:1               ; 2 bits    ; 18 LEs        ; 10 LEs               ; 8 LEs                  ; Yes        ; |Toplevel|SD_dataflow:sd_df|SdCardCtrl:sd_cartao|tx_v[40]            ;
; 22:1               ; 2 bits    ; 28 LEs        ; 10 LEs               ; 18 LEs                 ; Yes        ; |Toplevel|SD_dataflow:sd_df|SdCardCtrl:sd_cartao|bitCnt_v[0]         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Toplevel|SD_dataflow:sd_df|detector_borda:borda_read|EA             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Toplevel|SD_dataflow:sd_df|detector_borda:dec_busy|EA               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Toplevel|SD_dataflow:sd_df|detector_borda:dec_st_read|EA            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Toplevel|detector_borda:\bordabotgen:3:bordabot0|EA                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Toplevel|detector_borda:\bordabotgen:2:bordabot0|EA                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Toplevel|detector_borda:\bordabotgen:1:bordabot0|EA                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Toplevel|detector_borda:\bordabotgen:0:bordabot0|EA                 ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Toplevel|SD_dataflow:sd_df|SdCardCtrl:sd_cartao|rtnState_v          ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |Toplevel|SD_dataflow:sd_df|Selector3                                ;
; 7:1                ; 9 bits    ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; No         ; |Toplevel|SD_dataflow:sd_df|SdCardCtrl:sd_cartao|rtnState_v          ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; No         ; |Toplevel|SD_dataflow:sd_df|SdCardCtrl:sd_cartao|rtnState_v          ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |Toplevel|SD_dataflow:sd_df|SdCardCtrl:sd_cartao|rtnState_v          ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; No         ; |Toplevel|SD_dataflow:sd_df|sd_w_fifo_state.idle                     ;
; 9:1                ; 4 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |Toplevel|SD_dataflow:sd_df|sd_r_fifo_state.reading2                 ;
; 16:1               ; 8 bits    ; 80 LEs        ; 32 LEs               ; 48 LEs                 ; No         ; |Toplevel|SD_dataflow:sd_df|SdCardCtrl:sd_cartao|state_v             ;
; 17:1               ; 2 bits    ; 22 LEs        ; 8 LEs                ; 14 LEs                 ; No         ; |Toplevel|SD_dataflow:sd_df|SdCardCtrl:sd_cartao|state_v             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                       ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                                        ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                                        ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                                        ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                                  ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|a_graycounter_ov6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                          ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                                     ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|a_graycounter_kdc:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                          ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                                     ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|altsyncram_o8d1:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                            ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                            ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                       ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                                        ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                                        ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                                        ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                                  ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|a_graycounter_ov6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                          ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                                     ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|a_graycounter_kdc:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                          ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                                     ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|altsyncram_o8d1:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                            ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                            ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_sync:vga_s|ClockVGA:clk_vga|ClockVGA_0002:clockvga_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                             ;
+--------------------------------------+------------------------+------------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                           ;
; fractional_vco_multiplier            ; false                  ; String                                                           ;
; pll_type                             ; General                ; String                                                           ;
; pll_subtype                          ; General                ; String                                                           ;
; number_of_clocks                     ; 1                      ; Signed Integer                                                   ;
; operation_mode                       ; direct                 ; String                                                           ;
; deserialization_factor               ; 4                      ; Signed Integer                                                   ;
; data_rate                            ; 0                      ; Signed Integer                                                   ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                   ;
; output_clock_frequency0              ; 85.500000 MHz          ; String                                                           ;
; phase_shift0                         ; 0 ps                   ; String                                                           ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                   ;
; output_clock_frequency1              ; 0 MHz                  ; String                                                           ;
; phase_shift1                         ; 0 ps                   ; String                                                           ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                   ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                           ;
; phase_shift2                         ; 0 ps                   ; String                                                           ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                   ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                           ;
; phase_shift3                         ; 0 ps                   ; String                                                           ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                   ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                           ;
; phase_shift4                         ; 0 ps                   ; String                                                           ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                   ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                           ;
; phase_shift5                         ; 0 ps                   ; String                                                           ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                   ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                           ;
; phase_shift6                         ; 0 ps                   ; String                                                           ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                   ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                           ;
; phase_shift7                         ; 0 ps                   ; String                                                           ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                   ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                           ;
; phase_shift8                         ; 0 ps                   ; String                                                           ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                   ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                           ;
; phase_shift9                         ; 0 ps                   ; String                                                           ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                   ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                           ;
; phase_shift10                        ; 0 ps                   ; String                                                           ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                   ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                           ;
; phase_shift11                        ; 0 ps                   ; String                                                           ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                   ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                           ;
; phase_shift12                        ; 0 ps                   ; String                                                           ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                   ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                           ;
; phase_shift13                        ; 0 ps                   ; String                                                           ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                   ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                           ;
; phase_shift14                        ; 0 ps                   ; String                                                           ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                   ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                           ;
; phase_shift15                        ; 0 ps                   ; String                                                           ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                   ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                           ;
; phase_shift16                        ; 0 ps                   ; String                                                           ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                   ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                           ;
; phase_shift17                        ; 0 ps                   ; String                                                           ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                   ;
; clock_name_0                         ;                        ; String                                                           ;
; clock_name_1                         ;                        ; String                                                           ;
; clock_name_2                         ;                        ; String                                                           ;
; clock_name_3                         ;                        ; String                                                           ;
; clock_name_4                         ;                        ; String                                                           ;
; clock_name_5                         ;                        ; String                                                           ;
; clock_name_6                         ;                        ; String                                                           ;
; clock_name_7                         ;                        ; String                                                           ;
; clock_name_8                         ;                        ; String                                                           ;
; clock_name_global_0                  ; false                  ; String                                                           ;
; clock_name_global_1                  ; false                  ; String                                                           ;
; clock_name_global_2                  ; false                  ; String                                                           ;
; clock_name_global_3                  ; false                  ; String                                                           ;
; clock_name_global_4                  ; false                  ; String                                                           ;
; clock_name_global_5                  ; false                  ; String                                                           ;
; clock_name_global_6                  ; false                  ; String                                                           ;
; clock_name_global_7                  ; false                  ; String                                                           ;
; clock_name_global_8                  ; false                  ; String                                                           ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                   ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                   ;
; m_cnt_bypass_en                      ; false                  ; String                                                           ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                           ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                   ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                   ;
; n_cnt_bypass_en                      ; false                  ; String                                                           ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                           ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                   ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                   ;
; c_cnt_bypass_en0                     ; false                  ; String                                                           ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                           ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                           ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                   ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                   ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                   ;
; c_cnt_bypass_en1                     ; false                  ; String                                                           ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                           ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                           ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                   ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                   ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                   ;
; c_cnt_bypass_en2                     ; false                  ; String                                                           ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                           ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                           ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                   ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                   ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                   ;
; c_cnt_bypass_en3                     ; false                  ; String                                                           ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                           ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                           ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                   ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                   ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                   ;
; c_cnt_bypass_en4                     ; false                  ; String                                                           ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                           ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                           ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                   ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                   ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                   ;
; c_cnt_bypass_en5                     ; false                  ; String                                                           ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                           ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                           ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                   ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                   ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                   ;
; c_cnt_bypass_en6                     ; false                  ; String                                                           ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                           ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                           ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                   ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                   ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                   ;
; c_cnt_bypass_en7                     ; false                  ; String                                                           ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                           ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                           ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                   ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                   ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                   ;
; c_cnt_bypass_en8                     ; false                  ; String                                                           ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                           ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                           ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                   ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                   ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                   ;
; c_cnt_bypass_en9                     ; false                  ; String                                                           ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                           ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                           ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                   ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                   ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                   ;
; c_cnt_bypass_en10                    ; false                  ; String                                                           ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                           ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                           ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                   ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                   ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                   ;
; c_cnt_bypass_en11                    ; false                  ; String                                                           ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                           ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                           ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                   ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                   ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                   ;
; c_cnt_bypass_en12                    ; false                  ; String                                                           ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                           ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                           ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                   ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                   ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                   ;
; c_cnt_bypass_en13                    ; false                  ; String                                                           ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                           ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                           ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                   ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                   ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                   ;
; c_cnt_bypass_en14                    ; false                  ; String                                                           ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                           ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                           ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                   ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                   ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                   ;
; c_cnt_bypass_en15                    ; false                  ; String                                                           ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                           ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                           ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                   ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                   ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                   ;
; c_cnt_bypass_en16                    ; false                  ; String                                                           ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                           ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                           ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                   ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                   ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                   ;
; c_cnt_bypass_en17                    ; false                  ; String                                                           ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                           ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                           ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                   ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                   ;
; pll_slf_rst                          ; false                  ; String                                                           ;
; pll_bw_sel                           ; low                    ; String                                                           ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                           ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                   ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                   ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                   ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                   ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                           ;
; mimic_fbclk_type                     ; gclk                   ; String                                                           ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                           ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                           ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                           ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                   ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                           ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                           ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                           ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                           ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                           ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                           ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                   ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                           ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                           ;
+--------------------------------------+------------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: detector_borda:\bordabotgen:0:bordabot0 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; subida         ; false ; Enumerated                                                  ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: detector_borda:\bordabotgen:1:bordabot0 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; subida         ; false ; Enumerated                                                  ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: detector_borda:\bordabotgen:2:bordabot0 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; subida         ; false ; Enumerated                                                  ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: detector_borda:\bordabotgen:3:bordabot0 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; subida         ; false ; Enumerated                                                  ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SD_dataflow:sd_df|SdCardCtrl:sd_cartao ;
+-----------------+-----------+-------------------------------------------------------+
; Parameter Name  ; Value     ; Type                                                  ;
+-----------------+-----------+-------------------------------------------------------+
; freq_g          ; 50.0      ; Signed Float                                          ;
; init_spi_freq_g ; 0.4       ; Signed Float                                          ;
; spi_freq_g      ; 10.0      ; Signed Float                                          ;
; block_size_g    ; 512       ; Signed Integer                                        ;
; card_type_g     ; SD_CARD_E ; Enumerated                                            ;
+-----------------+-----------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+-------------------------------------------+-------------+--------------------------------------------------------------------------------------------------+
; Parameter Name                            ; Value       ; Type                                                                                             ;
+-------------------------------------------+-------------+--------------------------------------------------------------------------------------------------+
; ACF_DISABLE_EMBEDDED_TIMING_CONSTRAINT    ; FALSE       ; Untyped                                                                                          ;
; ACF_DISABLE_MLAB_RAM_USE                  ; FALSE       ; Untyped                                                                                          ;
; ADD_RAM_OUTPUT_REGISTER                   ; OFF         ; Untyped                                                                                          ;
; ADD_USEDW_MSB_BIT                         ; OFF         ; Untyped                                                                                          ;
; CLOCKS_ARE_SYNCHRONIZED                   ; FALSE       ; Untyped                                                                                          ;
; DELAY_RDUSEDW                             ; 1           ; Untyped                                                                                          ;
; DELAY_WRUSEDW                             ; 1           ; Untyped                                                                                          ;
; DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT ; FALSE       ; Untyped                                                                                          ;
; ENABLE_ECC                                ; FALSE       ; Untyped                                                                                          ;
; LPM_NUMWORDS                              ; 1024        ; Signed Integer                                                                                   ;
; LPM_SHOWAHEAD                             ; OFF         ; Untyped                                                                                          ;
; LPM_WIDTH                                 ; 16          ; Signed Integer                                                                                   ;
; LPM_WIDTH_R                               ; 16          ; Signed Integer                                                                                   ;
; LPM_WIDTHU                                ; 10          ; Signed Integer                                                                                   ;
; LPM_WIDTHU_R                              ; 10          ; Signed Integer                                                                                   ;
; MAXIMIZE_SPEED                            ; 5           ; Untyped                                                                                          ;
; OVERFLOW_CHECKING                         ; ON          ; Untyped                                                                                          ;
; RAM_BLOCK_TYPE                            ; AUTO        ; Untyped                                                                                          ;
; RDSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                                                   ;
; READ_ACLR_SYNCH                           ; OFF         ; Untyped                                                                                          ;
; UNDERFLOW_CHECKING                        ; ON          ; Untyped                                                                                          ;
; USE_EAB                                   ; ON          ; Untyped                                                                                          ;
; WRITE_ACLR_SYNCH                          ; OFF         ; Untyped                                                                                          ;
; WRSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                                                   ;
; CBXI_PARAMETER                            ; dcfifo_paq1 ; Untyped                                                                                          ;
+-------------------------------------------+-------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+-------------------------------------------+-------------+--------------------------------------------------------------------------------------------------+
; Parameter Name                            ; Value       ; Type                                                                                             ;
+-------------------------------------------+-------------+--------------------------------------------------------------------------------------------------+
; ACF_DISABLE_EMBEDDED_TIMING_CONSTRAINT    ; FALSE       ; Untyped                                                                                          ;
; ACF_DISABLE_MLAB_RAM_USE                  ; FALSE       ; Untyped                                                                                          ;
; ADD_RAM_OUTPUT_REGISTER                   ; OFF         ; Untyped                                                                                          ;
; ADD_USEDW_MSB_BIT                         ; OFF         ; Untyped                                                                                          ;
; CLOCKS_ARE_SYNCHRONIZED                   ; FALSE       ; Untyped                                                                                          ;
; DELAY_RDUSEDW                             ; 1           ; Untyped                                                                                          ;
; DELAY_WRUSEDW                             ; 1           ; Untyped                                                                                          ;
; DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT ; FALSE       ; Untyped                                                                                          ;
; ENABLE_ECC                                ; FALSE       ; Untyped                                                                                          ;
; LPM_NUMWORDS                              ; 1024        ; Signed Integer                                                                                   ;
; LPM_SHOWAHEAD                             ; OFF         ; Untyped                                                                                          ;
; LPM_WIDTH                                 ; 16          ; Signed Integer                                                                                   ;
; LPM_WIDTH_R                               ; 16          ; Signed Integer                                                                                   ;
; LPM_WIDTHU                                ; 10          ; Signed Integer                                                                                   ;
; LPM_WIDTHU_R                              ; 10          ; Signed Integer                                                                                   ;
; MAXIMIZE_SPEED                            ; 5           ; Untyped                                                                                          ;
; OVERFLOW_CHECKING                         ; ON          ; Untyped                                                                                          ;
; RAM_BLOCK_TYPE                            ; AUTO        ; Untyped                                                                                          ;
; RDSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                                                   ;
; READ_ACLR_SYNCH                           ; OFF         ; Untyped                                                                                          ;
; UNDERFLOW_CHECKING                        ; ON          ; Untyped                                                                                          ;
; USE_EAB                                   ; ON          ; Untyped                                                                                          ;
; WRITE_ACLR_SYNCH                          ; OFF         ; Untyped                                                                                          ;
; WRSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                                                   ;
; CBXI_PARAMETER                            ; dcfifo_paq1 ; Untyped                                                                                          ;
+-------------------------------------------+-------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SD_dataflow:sd_df|detector_borda:dec_st_read ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; subida         ; true  ; Enumerated                                                       ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SD_dataflow:sd_df|detector_borda:dec_busy ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; subida         ; false ; Enumerated                                                    ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SD_dataflow:sd_df|detector_borda:borda_read ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; subida         ; false ; Enumerated                                                      ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                        ;
+-------------------------------------------------+-------------------------------------+----------------+
; Parameter Name                                  ; Value                               ; Type           ;
+-------------------------------------------------+-------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                       ; String         ;
; sld_node_info                                   ; 805334528                           ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                     ; String         ;
; SLD_IP_VERSION                                  ; 6                                   ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                   ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                   ; Signed Integer ;
; sld_data_bits                                   ; 7                                   ; Untyped        ;
; sld_trigger_bits                                ; 1                                   ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                  ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                               ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                               ; Signed Integer ;
; sld_incremental_routing                         ; 1                                   ; Untyped        ;
; sld_sample_depth                                ; 131072                              ; Untyped        ;
; sld_segment_size                                ; 131072                              ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                ; Untyped        ;
; sld_state_bits                                  ; 11                                  ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                   ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                   ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                   ; Signed Integer ;
; sld_trigger_level                               ; 1                                   ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                   ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                   ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                   ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                   ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                   ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                            ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                   ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                   ; Untyped        ;
; sld_ram_pipeline                                ; 1                                   ; Untyped        ;
; sld_counter_pipeline                            ; 0                                   ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                   ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                ; String         ;
; sld_inversion_mask_length                       ; 35                                  ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                   ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd           ; String         ;
; sld_state_flow_use_generated                    ; 0                                   ; Untyped        ;
; sld_current_resource_width                      ; 1                                   ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                 ; Untyped        ;
; sld_storage_qualifier_bits                      ; 7                                   ; Untyped        ;
; sld_storage_qualifier_gap_record                ; 1                                   ; Untyped        ;
; sld_storage_qualifier_mode                      ; PORT                                ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                   ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 1                                   ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                               ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                   ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                   ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                   ; Signed Integer ;
+-------------------------------------------------+-------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "SD_dataflow:sd_df|detector_borda:borda_read" ;
+------+-------+----------+-----------------------------------------------+
; Port ; Type  ; Severity ; Details                                       ;
+------+-------+----------+-----------------------------------------------+
; rst  ; Input ; Info     ; Stuck at VCC                                  ;
+------+-------+----------+-----------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "SD_dataflow:sd_df|detector_borda:dec_busy" ;
+------+-------+----------+---------------------------------------------+
; Port ; Type  ; Severity ; Details                                     ;
+------+-------+----------+---------------------------------------------+
; rst  ; Input ; Info     ; Stuck at VCC                                ;
+------+-------+----------+---------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "SD_dataflow:sd_df|detector_borda:dec_st_read" ;
+------+-------+----------+------------------------------------------------+
; Port ; Type  ; Severity ; Details                                        ;
+------+-------+----------+------------------------------------------------+
; rst  ; Input ; Info     ; Stuck at VCC                                   ;
+------+-------+----------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2"                                            ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; w_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; f_we   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1"                                            ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; w_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SD_dataflow:sd_df|SdCardCtrl:sd_cartao"                                                       ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; wr_i           ; Input  ; Info     ; Stuck at GND                                                                        ;
; continue_i     ; Input  ; Info     ; Stuck at GND                                                                        ;
; addr_i[31..11] ; Input  ; Info     ; Stuck at GND                                                                        ;
; addr_i[8..0]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; data_i         ; Input  ; Info     ; Stuck at GND                                                                        ;
; error_o        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SD_dataflow:sd_df"                                                                  ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; f2e  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; f2f  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; lr   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; lw   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; bs   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "detector_borda:\bordabotgen:3:bordabot0"                                              ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; update ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "detector_borda:\bordabotgen:2:bordabot0"                                              ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; update ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_sync:vga_s|ClockVGA:clk_vga"                                                      ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; rst    ; Input  ; Info     ; Stuck at GND                                                                        ;
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 1                   ; 7                ; 131072       ; 1        ; input port             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 489                         ;
;     CLR               ; 184                         ;
;     CLR SCLR          ; 12                          ;
;     ENA               ; 109                         ;
;     ENA CLR           ; 70                          ;
;     ENA CLR SCLR      ; 12                          ;
;     ENA SCLR          ; 9                           ;
;     ENA SLD           ; 42                          ;
;     SCLR              ; 2                           ;
;     SLD               ; 1                           ;
;     plain             ; 48                          ;
; arriav_io_obuf        ; 41                          ;
; arriav_lcell_comb     ; 534                         ;
;     arith             ; 65                          ;
;         1 data inputs ; 63                          ;
;         2 data inputs ; 2                           ;
;     extend            ; 2                           ;
;         7 data inputs ; 2                           ;
;     normal            ; 467                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 16                          ;
;         2 data inputs ; 41                          ;
;         3 data inputs ; 67                          ;
;         4 data inputs ; 108                         ;
;         5 data inputs ; 84                          ;
;         6 data inputs ; 149                         ;
; boundary_port         ; 135                         ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 4.00                        ;
; Average LUT depth     ; 2.03                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                           ;
+--------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------+---------+
; Name                                       ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                ; Details ;
+--------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------+---------+
; SD_dataflow:sd_df|clock_count[12]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SD_dataflow:sd_df|clock_count[12]                ; N/A     ;
; SD_dataflow:sd_df|ena                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DIPs[9]                                          ; N/A     ;
; SD_dataflow:sd_df|last_read                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SD_dataflow:sd_df|last_read~_wirecell            ; N/A     ;
; SD_dataflow:sd_df|last_written             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SD_dataflow:sd_df|last_written~_wirecell         ; N/A     ;
; SD_dataflow:sd_df|sd_r_fifo_state.idle     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SD_dataflow:sd_df|sd_r_fifo_state.idle           ; N/A     ;
; SD_dataflow:sd_df|sd_r_fifo_state.init     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SD_dataflow:sd_df|sd_r_fifo_state.init~_wirecell ; N/A     ;
; SD_dataflow:sd_df|sd_r_fifo_state.reading1 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SD_dataflow:sd_df|sd_r_fifo_state.reading1       ; N/A     ;
; SD_dataflow:sd_df|sd_r_fifo_state.reading2 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SD_dataflow:sd_df|sd_r_fifo_state.reading2       ; N/A     ;
; SD_dataflow:sd_df|sd_r_fifo_state.reading2 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SD_dataflow:sd_df|sd_r_fifo_state.reading2       ; N/A     ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND              ; N/A     ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND              ; N/A     ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND              ; N/A     ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND              ; N/A     ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND              ; N/A     ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND              ; N/A     ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND              ; N/A     ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND              ; N/A     ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND              ; N/A     ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND              ; N/A     ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND              ; N/A     ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND              ; N/A     ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND              ; N/A     ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND              ; N/A     ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND              ; N/A     ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND              ; N/A     ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND              ; N/A     ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC              ; N/A     ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC              ; N/A     ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC              ; N/A     ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC              ; N/A     ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC              ; N/A     ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC              ; N/A     ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC              ; N/A     ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC              ; N/A     ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC              ; N/A     ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC              ; N/A     ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC              ; N/A     ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC              ; N/A     ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC              ; N/A     ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC              ; N/A     ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC              ; N/A     ;
+--------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Tue Jun 20 00:16:49 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ProjetoB5quarta -c ProjetoB5quarta
Info (20032): Parallel compilation is enabled and will use up to 3 processors
Info (12021): Found 2 design units, including 1 entities, in source file toplevel.vhd
    Info (12022): Found design unit 1: Toplevel-rtl File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Toplevel.vhd Line: 32
    Info (12023): Found entity 1: Toplevel File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Toplevel.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file vga_sync.vhd
    Info (12022): Found design unit 1: vga_sync-arch File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/VGA_Sync.vhd Line: 16
    Info (12023): Found entity 1: vga_sync File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/VGA_Sync.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file detectorborda.vhd
    Info (12022): Found design unit 1: detector_borda-rlt File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/DetectorBorda.vhd Line: 17
    Info (12023): Found entity 1: detector_borda File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/DetectorBorda.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file rom.vhd
    Info (12022): Found design unit 1: rom_linha-arch File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Rom.vhd Line: 12
    Info (12023): Found entity 1: rom_linha File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Rom.vhd Line: 5
Info (12021): Found 2 design units, including 0 entities, in source file xess_common.vhd
    Info (12022): Found design unit 1: CommonPckg (xess) File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/XESS_Common.vhd Line: 29
    Info (12022): Found design unit 2: CommonPckg-body File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/XESS_Common.vhd Line: 75
Info (12021): Found 3 design units, including 1 entities, in source file xess_sdcard.vhd
    Info (12022): Found design unit 1: SdCardPckg (xess) File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/XESS_SDCard.vhd Line: 118
    Info (12022): Found design unit 2: SdCardCtrl-arch File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/XESS_SDCard.vhd Line: 196
    Info (12023): Found entity 1: SdCardCtrl File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/XESS_SDCard.vhd Line: 164
Info (12021): Found 2 design units, including 1 entities, in source file hex_7seg.vhd
    Info (12022): Found design unit 1: HEX2Seg-Behavioral File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Hex_7Seg.vhd Line: 15
    Info (12023): Found entity 1: HEX2Seg File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Hex_7Seg.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file clockvga.vhd
    Info (12022): Found design unit 1: ClockVGA-rtl File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/ClockVGA.vhd Line: 20
    Info (12023): Found entity 1: ClockVGA File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/ClockVGA.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file clockvga/clockvga_0002.v
    Info (12023): Found entity 1: ClockVGA_0002 File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/ClockVGA/ClockVGA_0002.v Line: 2
Info (12021): Found 2 design units, including 1 entities, in source file sd_fifo.vhd
    Info (12022): Found design unit 1: SD_FIFO_512-rtl File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/SD_FIFO.vhd Line: 17
    Info (12023): Found entity 1: SD_FIFO_512 File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/SD_FIFO.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file sd_fifo_big.vhd
    Info (12022): Found design unit 1: SD_FIFO_16384-rtl File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/SD_FIFO_BIG.vhd Line: 18
    Info (12023): Found entity 1: SD_FIFO_16384 File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/SD_FIFO_BIG.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file blk_reader.vhd
    Info (12022): Found design unit 1: BLK_READER-rtl File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/BLK_READER.vhd Line: 15
    Info (12023): Found entity 1: BLK_READER File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/BLK_READER.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file ram_sd.vhd
    Info (12022): Found design unit 1: ram_sd-SYN File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Ram_SD.vhd Line: 55
    Info (12023): Found entity 1: Ram_SD File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Ram_SD.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file sd_fifo_new.vhd
    Info (12022): Found design unit 1: SD_FIFO_16x1K-rtl File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/SD_FIFO_NEW.vhd Line: 23
    Info (12023): Found entity 1: SD_FIFO_16x1K File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/SD_FIFO_NEW.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file fifo_16x1k.vhd
    Info (12022): Found design unit 1: fifo_16x1k-SYN File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/FIFO_16x1K.vhd Line: 59
    Info (12023): Found entity 1: FIFO_16x1K File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/FIFO_16x1K.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file sd_dataflow.vhd
    Info (12022): Found design unit 1: SD_dataflow-behaviorial File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/SD_Dataflow.vhd Line: 37
    Info (12023): Found entity 1: SD_dataflow File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/SD_Dataflow.vhd Line: 7
Info (12127): Elaborating entity "Toplevel" for the top level hierarchy
Warning (10873): Using initial value X (don't care) for net "LEDs[8..0]" at Toplevel.vhd(17) File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Toplevel.vhd Line: 17
Info (12128): Elaborating entity "vga_sync" for hierarchy "vga_sync:vga_s" File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Toplevel.vhd Line: 113
Info (12128): Elaborating entity "ClockVGA" for hierarchy "vga_sync:vga_s|ClockVGA:clk_vga" File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/VGA_Sync.vhd Line: 68
Info (12128): Elaborating entity "ClockVGA_0002" for hierarchy "vga_sync:vga_s|ClockVGA:clk_vga|ClockVGA_0002:clockvga_inst" File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/ClockVGA.vhd Line: 32
Info (12128): Elaborating entity "altera_pll" for hierarchy "vga_sync:vga_s|ClockVGA:clk_vga|ClockVGA_0002:clockvga_inst|altera_pll:altera_pll_i" File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/ClockVGA/ClockVGA_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "vga_sync:vga_s|ClockVGA:clk_vga|ClockVGA_0002:clockvga_inst|altera_pll:altera_pll_i" File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/ClockVGA/ClockVGA_0002.v Line: 85
Info (12133): Instantiated megafunction "vga_sync:vga_s|ClockVGA:clk_vga|ClockVGA_0002:clockvga_inst|altera_pll:altera_pll_i" with the following parameter: File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/ClockVGA/ClockVGA_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "85.500000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "rom_linha" for hierarchy "rom_linha:rl" File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Toplevel.vhd Line: 152
Info (12128): Elaborating entity "detector_borda" for hierarchy "detector_borda:\bordabotgen:0:bordabot0" File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Toplevel.vhd Line: 163
Info (12128): Elaborating entity "SD_dataflow" for hierarchy "SD_dataflow:sd_df" File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Toplevel.vhd Line: 177
Warning (10036): Verilog HDL or VHDL warning at SD_Dataflow.vhd(135): object "fifo1_q" assigned a value but never read File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/SD_Dataflow.vhd Line: 135
Warning (10036): Verilog HDL or VHDL warning at SD_Dataflow.vhd(136): object "fifo2_q" assigned a value but never read File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/SD_Dataflow.vhd Line: 136
Warning (10492): VHDL Process Statement warning at SD_Dataflow.vhd(298): signal "ena" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/SD_Dataflow.vhd Line: 298
Warning (10492): VHDL Process Statement warning at SD_Dataflow.vhd(348): signal "ena" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/SD_Dataflow.vhd Line: 348
Info (12128): Elaborating entity "SdCardCtrl" for hierarchy "SD_dataflow:sd_df|SdCardCtrl:sd_cartao" File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/SD_Dataflow.vhd Line: 175
Info (12128): Elaborating entity "SD_FIFO_16x1K" for hierarchy "SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1" File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/SD_Dataflow.vhd Line: 203
Warning (10492): VHDL Process Statement warning at SD_FIFO_NEW.vhd(56): signal "we" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/SD_FIFO_NEW.vhd Line: 56
Info (12128): Elaborating entity "FIFO_16x1K" for hierarchy "SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1" File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/SD_FIFO_NEW.vhd Line: 94
Info (12128): Elaborating entity "dcfifo_mixed_widths" for hierarchy "SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component" File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/FIFO_16x1K.vhd Line: 103
Info (12130): Elaborated megafunction instantiation "SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component" File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/FIFO_16x1K.vhd Line: 103
Info (12133): Instantiated megafunction "SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter: File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/FIFO_16x1K.vhd Line: 103
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo_mixed_widths"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "lpm_widthu_r" = "10"
    Info (12134): Parameter "lpm_width_r" = "16"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_paq1.tdf
    Info (12023): Found entity 1: dcfifo_paq1 File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/db/dcfifo_paq1.tdf Line: 37
Info (12128): Elaborating entity "dcfifo_paq1" for hierarchy "SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf Line: 79
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_ov6.tdf
    Info (12023): Found entity 1: a_graycounter_ov6 File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/db/a_graycounter_ov6.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_ov6" for hierarchy "SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|a_graycounter_ov6:rdptr_g1p" File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/db/dcfifo_paq1.tdf Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_kdc.tdf
    Info (12023): Found entity 1: a_graycounter_kdc File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/db/a_graycounter_kdc.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_kdc" for hierarchy "SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|a_graycounter_kdc:wrptr_g1p" File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/db/dcfifo_paq1.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_o8d1.tdf
    Info (12023): Found entity 1: altsyncram_o8d1 File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/db/altsyncram_o8d1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_o8d1" for hierarchy "SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|altsyncram_o8d1:fifo_ram" File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/db/dcfifo_paq1.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9pl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_9pl File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/db/alt_synch_pipe_9pl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_9pl" for hierarchy "SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp" File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/db/dcfifo_paq1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info (12023): Found entity 1: dffpipe_qe9 File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/db/dffpipe_qe9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_qe9" for hierarchy "SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12" File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/db/alt_synch_pipe_9pl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_apl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_apl File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/db/alt_synch_pipe_apl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_apl" for hierarchy "SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp" File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/db/dcfifo_paq1.tdf Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf
    Info (12023): Found entity 1: dffpipe_re9 File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/db/dffpipe_re9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_re9" for hierarchy "SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15" File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/db/alt_synch_pipe_apl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_a06.tdf
    Info (12023): Found entity 1: cmpr_a06 File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/db/cmpr_a06.tdf Line: 23
Info (12128): Elaborating entity "cmpr_a06" for hierarchy "SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|cmpr_a06:rdempty_eq_comp" File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/db/dcfifo_paq1.tdf Line: 61
Info (12128): Elaborating entity "detector_borda" for hierarchy "SD_dataflow:sd_df|detector_borda:dec_st_read" File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/SD_Dataflow.vhd Line: 246
Info (12128): Elaborating entity "HEX2Seg" for hierarchy "HEX2Seg:H5" File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Toplevel.vhd Line: 209
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_uk84.tdf
    Info (12023): Found entity 1: altsyncram_uk84 File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/db/altsyncram_uk84.tdf Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_tma.tdf
    Info (12023): Found entity 1: decode_tma File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/db/decode_tma.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_dhb.tdf
    Info (12023): Found entity 1: mux_dhb File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/db/mux_dhb.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_glc.tdf
    Info (12023): Found entity 1: mux_glc File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/db/mux_glc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/db/decode_vnf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_h7i.tdf
    Info (12023): Found entity 1: cntr_h7i File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/db/cntr_h7i.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_85j.tdf
    Info (12023): Found entity 1: cntr_85j File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/db/cntr_85j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_49i.tdf
    Info (12023): Found entity 1: cntr_49i File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/db/cntr_49i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_e9c.tdf
    Info (12023): Found entity 1: cmpr_e9c File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/db/cmpr_e9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/db/cntr_kri.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/db/cmpr_99c.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2023.06.20.00:17:27 Progress: Loading sld4242f273/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4242f273/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/db/ip/sld4242f273/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4242f273/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/db/ip/sld4242f273/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4242f273/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/db/ip/sld4242f273/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4242f273/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/db/ip/sld4242f273/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld4242f273/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/db/ip/sld4242f273/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/db/ip/sld4242f273/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4242f273/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/db/ip/sld4242f273/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[0]" and its non-tri-state driver. File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Toplevel.vhd Line: 20
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[1]" and its non-tri-state driver. File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Toplevel.vhd Line: 20
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[2]" and its non-tri-state driver. File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Toplevel.vhd Line: 20
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[3]" and its non-tri-state driver. File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Toplevel.vhd Line: 20
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[12]" and its non-tri-state driver. File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Toplevel.vhd Line: 20
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[13]" and its non-tri-state driver. File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Toplevel.vhd Line: 20
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[14]" and its non-tri-state driver. File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Toplevel.vhd Line: 20
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[15]" and its non-tri-state driver. File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Toplevel.vhd Line: 20
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[16]" and its non-tri-state driver. File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Toplevel.vhd Line: 20
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[17]" and its non-tri-state driver. File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Toplevel.vhd Line: 20
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[18]" and its non-tri-state driver. File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Toplevel.vhd Line: 20
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[19]" and its non-tri-state driver. File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Toplevel.vhd Line: 20
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[20]" and its non-tri-state driver. File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Toplevel.vhd Line: 20
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[21]" and its non-tri-state driver. File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Toplevel.vhd Line: 20
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[22]" and its non-tri-state driver. File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Toplevel.vhd Line: 20
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[23]" and its non-tri-state driver. File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Toplevel.vhd Line: 20
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[24]" and its non-tri-state driver. File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Toplevel.vhd Line: 20
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[25]" and its non-tri-state driver. File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Toplevel.vhd Line: 20
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[26]" and its non-tri-state driver. File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Toplevel.vhd Line: 20
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[27]" and its non-tri-state driver. File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Toplevel.vhd Line: 20
    Warning (13035): Inserted always-enabled tri-state buffer between "SD_CMD" and its non-tri-state driver. File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Toplevel.vhd Line: 27
    Warning (13035): Inserted always-enabled tri-state buffer between "SD_DAT[3]" and its non-tri-state driver. File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Toplevel.vhd Line: 28
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "SD_DAT[0]" has no driver File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Toplevel.vhd Line: 28
    Warning (13040): bidirectional pin "SD_DAT[1]" has no driver File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Toplevel.vhd Line: 28
    Warning (13040): bidirectional pin "SD_DAT[2]" has no driver File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Toplevel.vhd Line: 28
    Warning (13040): bidirectional pin "GPIO[4]" has no driver File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Toplevel.vhd Line: 20
    Warning (13040): bidirectional pin "GPIO[5]" has no driver File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Toplevel.vhd Line: 20
    Warning (13040): bidirectional pin "GPIO[6]" has no driver File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Toplevel.vhd Line: 20
    Warning (13040): bidirectional pin "GPIO[7]" has no driver File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Toplevel.vhd Line: 20
    Warning (13040): bidirectional pin "GPIO[8]" has no driver File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Toplevel.vhd Line: 20
    Warning (13040): bidirectional pin "GPIO[9]" has no driver File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Toplevel.vhd Line: 20
    Warning (13040): bidirectional pin "GPIO[10]" has no driver File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Toplevel.vhd Line: 20
    Warning (13040): bidirectional pin "GPIO[11]" has no driver File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Toplevel.vhd Line: 20
    Warning (13040): bidirectional pin "GPIO[28]" has no driver File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Toplevel.vhd Line: 20
    Warning (13040): bidirectional pin "GPIO[29]" has no driver File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Toplevel.vhd Line: 20
    Warning (13040): bidirectional pin "GPIO[30]" has no driver File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Toplevel.vhd Line: 20
    Warning (13040): bidirectional pin "GPIO[31]" has no driver File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Toplevel.vhd Line: 20
    Warning (13040): bidirectional pin "GPIO[32]" has no driver File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Toplevel.vhd Line: 20
    Warning (13040): bidirectional pin "GPIO[33]" has no driver File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Toplevel.vhd Line: 20
    Warning (13040): bidirectional pin "GPIO[34]" has no driver File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Toplevel.vhd Line: 20
    Warning (13040): bidirectional pin "GPIO[35]" has no driver File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Toplevel.vhd Line: 20
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO[0]~synth" File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Toplevel.vhd Line: 20
    Warning (13010): Node "GPIO[1]~synth" File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Toplevel.vhd Line: 20
    Warning (13010): Node "GPIO[2]~synth" File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Toplevel.vhd Line: 20
    Warning (13010): Node "GPIO[3]~synth" File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Toplevel.vhd Line: 20
    Warning (13010): Node "GPIO[12]~synth" File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Toplevel.vhd Line: 20
    Warning (13010): Node "GPIO[13]~synth" File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Toplevel.vhd Line: 20
    Warning (13010): Node "GPIO[14]~synth" File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Toplevel.vhd Line: 20
    Warning (13010): Node "GPIO[15]~synth" File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Toplevel.vhd Line: 20
    Warning (13010): Node "GPIO[16]~synth" File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Toplevel.vhd Line: 20
    Warning (13010): Node "GPIO[17]~synth" File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Toplevel.vhd Line: 20
    Warning (13010): Node "GPIO[18]~synth" File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Toplevel.vhd Line: 20
    Warning (13010): Node "GPIO[19]~synth" File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Toplevel.vhd Line: 20
    Warning (13010): Node "GPIO[20]~synth" File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Toplevel.vhd Line: 20
    Warning (13010): Node "GPIO[21]~synth" File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Toplevel.vhd Line: 20
    Warning (13010): Node "GPIO[22]~synth" File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Toplevel.vhd Line: 20
    Warning (13010): Node "GPIO[23]~synth" File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Toplevel.vhd Line: 20
    Warning (13010): Node "GPIO[24]~synth" File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Toplevel.vhd Line: 20
    Warning (13010): Node "GPIO[25]~synth" File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Toplevel.vhd Line: 20
    Warning (13010): Node "GPIO[26]~synth" File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Toplevel.vhd Line: 20
    Warning (13010): Node "GPIO[27]~synth" File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Toplevel.vhd Line: 20
    Warning (13010): Node "SD_CMD~synth" File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Toplevel.vhd Line: 27
    Warning (13010): Node "SD_DAT[3]~synth" File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Toplevel.vhd Line: 28
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "hex0[0]" is stuck at VCC File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Toplevel.vhd Line: 11
    Warning (13410): Pin "hex0[1]" is stuck at VCC File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Toplevel.vhd Line: 11
    Warning (13410): Pin "hex0[2]" is stuck at VCC File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Toplevel.vhd Line: 11
    Warning (13410): Pin "hex0[3]" is stuck at VCC File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Toplevel.vhd Line: 11
    Warning (13410): Pin "hex0[4]" is stuck at VCC File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Toplevel.vhd Line: 11
    Warning (13410): Pin "hex0[5]" is stuck at VCC File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Toplevel.vhd Line: 11
    Warning (13410): Pin "hex0[6]" is stuck at VCC File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Toplevel.vhd Line: 11
    Warning (13410): Pin "hex1[0]" is stuck at VCC File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Toplevel.vhd Line: 12
    Warning (13410): Pin "hex1[1]" is stuck at VCC File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Toplevel.vhd Line: 12
    Warning (13410): Pin "hex1[2]" is stuck at VCC File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Toplevel.vhd Line: 12
    Warning (13410): Pin "hex1[3]" is stuck at VCC File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Toplevel.vhd Line: 12
    Warning (13410): Pin "hex1[4]" is stuck at VCC File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Toplevel.vhd Line: 12
    Warning (13410): Pin "hex1[5]" is stuck at VCC File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Toplevel.vhd Line: 12
    Warning (13410): Pin "hex1[6]" is stuck at VCC File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Toplevel.vhd Line: 12
    Warning (13410): Pin "LEDs[0]" is stuck at GND File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Toplevel.vhd Line: 17
    Warning (13410): Pin "LEDs[1]" is stuck at GND File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Toplevel.vhd Line: 17
    Warning (13410): Pin "LEDs[2]" is stuck at GND File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Toplevel.vhd Line: 17
    Warning (13410): Pin "LEDs[3]" is stuck at GND File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Toplevel.vhd Line: 17
    Warning (13410): Pin "LEDs[4]" is stuck at GND File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Toplevel.vhd Line: 17
    Warning (13410): Pin "LEDs[5]" is stuck at GND File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Toplevel.vhd Line: 17
    Warning (13410): Pin "LEDs[6]" is stuck at GND File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Toplevel.vhd Line: 17
    Warning (13410): Pin "LEDs[7]" is stuck at GND File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Toplevel.vhd Line: 17
    Warning (13410): Pin "LEDs[8]" is stuck at GND File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Toplevel.vhd Line: 17
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register count_px_l[10] will power up to High File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Toplevel.vhd Line: 127
    Critical Warning (18010): Register count_px_l[9] will power up to High File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Toplevel.vhd Line: 127
    Critical Warning (18010): Register count_px_l[3] will power up to High File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Toplevel.vhd Line: 127
    Critical Warning (18010): Register count_px_l[4] will power up to High File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Toplevel.vhd Line: 127
    Critical Warning (18010): Register count_px_l[5] will power up to High File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Toplevel.vhd Line: 127
    Critical Warning (18010): Register count_px_l[6] will power up to High File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Toplevel.vhd Line: 127
    Critical Warning (18010): Register count_px_l[8] will power up to High File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Toplevel.vhd Line: 127
    Critical Warning (18010): Register count_px_l[7] will power up to High File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Toplevel.vhd Line: 127
    Critical Warning (18010): Register count_px_l[0] will power up to High File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Toplevel.vhd Line: 127
    Critical Warning (18010): Register count_px_l[2] will power up to High File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Toplevel.vhd Line: 127
    Critical Warning (18010): Register count_px_l[1] will power up to High File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Toplevel.vhd Line: 127
Info (17049): 44 registers lost all their fanouts during netlist optimizations.
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 41 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 12 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance vga_sync:vga_s|ClockVGA:clk_vga|ClockVGA_0002:clockvga_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning (21074): Design contains 11 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clks[3]" File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Toplevel.vhd Line: 10
    Warning (15610): No output dependent on input pin "DIPs[0]" File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Toplevel.vhd Line: 18
    Warning (15610): No output dependent on input pin "DIPs[1]" File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Toplevel.vhd Line: 18
    Warning (15610): No output dependent on input pin "DIPs[2]" File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Toplevel.vhd Line: 18
    Warning (15610): No output dependent on input pin "DIPs[3]" File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Toplevel.vhd Line: 18
    Warning (15610): No output dependent on input pin "DIPs[4]" File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Toplevel.vhd Line: 18
    Warning (15610): No output dependent on input pin "DIPs[5]" File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Toplevel.vhd Line: 18
    Warning (15610): No output dependent on input pin "DIPs[6]" File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Toplevel.vhd Line: 18
    Warning (15610): No output dependent on input pin "DIPs[7]" File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Toplevel.vhd Line: 18
    Warning (15610): No output dependent on input pin "DIPs[8]" File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Toplevel.vhd Line: 18
    Warning (15610): No output dependent on input pin "KEYs[3]" File: E:/LABDIG/PROJETO/7/Projeto B5 quarta/Toplevel.vhd Line: 19
Info (21057): Implemented 1921 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 22 input pins
    Info (21059): Implemented 68 output pins
    Info (21060): Implemented 41 bidirectional pins
    Info (21061): Implemented 1628 logic cells
    Info (21064): Implemented 160 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 121 warnings
    Info: Peak virtual memory: 4936 megabytes
    Info: Processing ended: Tue Jun 20 00:17:51 2023
    Info: Elapsed time: 00:01:02
    Info: Total CPU time (on all processors): 00:00:56


