// Seed: 2536008756
module module_0 (
    input supply0 id_0,
    input tri id_1,
    input wor id_2,
    output tri id_3,
    input tri1 id_4,
    output supply0 id_5,
    output tri0 id_6
);
endmodule
macromodule module_1 (
    output wor id_0,
    input supply0 id_1,
    input wire id_2,
    input wand id_3,
    output wand id_4,
    output logic id_5#(
        .id_8 (-1),
        .id_9 (-1),
        .id_10(id_8 + 1'b0),
        .id_11(1)
    ),
    output tri0 id_6
);
  wire id_12;
  wire id_13;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_1,
      id_4,
      id_1,
      id_6,
      id_6
  );
  always id_5 <= -1;
endmodule
