#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Mar  9 16:45:02 2021
# Process ID: 26440
# Current directory: D:/UNL_Spring_2021/CSCE_436/Lecture_19/Lecture_19/Lecture_19.runs/design_1_my_counter_ip_0_0_synth_1
# Command line: vivado.exe -log design_1_my_counter_ip_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_my_counter_ip_0_0.tcl
# Log file: D:/UNL_Spring_2021/CSCE_436/Lecture_19/Lecture_19/Lecture_19.runs/design_1_my_counter_ip_0_0_synth_1/design_1_my_counter_ip_0_0.vds
# Journal file: D:/UNL_Spring_2021/CSCE_436/Lecture_19/Lecture_19/Lecture_19.runs/design_1_my_counter_ip_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_my_counter_ip_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/UNL_Spring_2021/CSCE_436/Lecture_19/ip_repo/my_counter_ip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top design_1_my_counter_ip_0_0 -part xc7a200tsbg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 24976 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 883.512 ; gain = 178.902
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_my_counter_ip_0_0' [d:/UNL_Spring_2021/CSCE_436/Lecture_19/Lecture_19/Lecture_19.srcs/sources_1/bd/design_1/ip/design_1_my_counter_ip_0_0/synth/design_1_my_counter_ip_0_0.vhd:83]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'my_counter_ip_v1_0' declared at 'd:/UNL_Spring_2021/CSCE_436/Lecture_19/Lecture_19/Lecture_19.srcs/sources_1/bd/design_1/ipshared/e049/hdl/my_counter_ip_v1_0.vhd:5' bound to instance 'U0' of component 'my_counter_ip_v1_0' [d:/UNL_Spring_2021/CSCE_436/Lecture_19/Lecture_19/Lecture_19.srcs/sources_1/bd/design_1/ip/design_1_my_counter_ip_0_0/synth/design_1_my_counter_ip_0_0.vhd:148]
INFO: [Synth 8-638] synthesizing module 'my_counter_ip_v1_0' [d:/UNL_Spring_2021/CSCE_436/Lecture_19/Lecture_19/Lecture_19.srcs/sources_1/bd/design_1/ipshared/e049/hdl/my_counter_ip_v1_0.vhd:51]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'my_counter_ip_v1_0_S00_AXI' declared at 'd:/UNL_Spring_2021/CSCE_436/Lecture_19/Lecture_19/Lecture_19.srcs/sources_1/bd/design_1/ipshared/e049/hdl/my_counter_ip_v1_0_S00_AXI.vhd:5' bound to instance 'my_counter_ip_v1_0_S00_AXI_inst' of component 'my_counter_ip_v1_0_S00_AXI' [d:/UNL_Spring_2021/CSCE_436/Lecture_19/Lecture_19/Lecture_19.srcs/sources_1/bd/design_1/ipshared/e049/hdl/my_counter_ip_v1_0.vhd:89]
INFO: [Synth 8-638] synthesizing module 'my_counter_ip_v1_0_S00_AXI' [d:/UNL_Spring_2021/CSCE_436/Lecture_19/Lecture_19/Lecture_19.srcs/sources_1/bd/design_1/ipshared/e049/hdl/my_counter_ip_v1_0_S00_AXI.vhd:87]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-226] default block is never used [d:/UNL_Spring_2021/CSCE_436/Lecture_19/Lecture_19/Lecture_19.srcs/sources_1/bd/design_1/ipshared/e049/hdl/my_counter_ip_v1_0_S00_AXI.vhd:294]
INFO: [Synth 8-226] default block is never used [d:/UNL_Spring_2021/CSCE_436/Lecture_19/Lecture_19/Lecture_19.srcs/sources_1/bd/design_1/ipshared/e049/hdl/my_counter_ip_v1_0_S00_AXI.vhd:676]
ERROR: [Synth 8-690] width mismatch in assignment; target has 32 bits, source has 29 bits [d:/UNL_Spring_2021/CSCE_436/Lecture_19/Lecture_19/Lecture_19.srcs/sources_1/bd/design_1/ipshared/e049/hdl/my_counter_ip_v1_0_S00_AXI.vhd:682]
WARNING: [Synth 8-614] signal 'Q' is read in the process but is not in the sensitivity list [d:/UNL_Spring_2021/CSCE_436/Lecture_19/Lecture_19/Lecture_19.srcs/sources_1/bd/design_1/ipshared/e049/hdl/my_counter_ip_v1_0_S00_AXI.vhd:671]
WARNING: [Synth 8-614] signal 'roll_S' is read in the process but is not in the sensitivity list [d:/UNL_Spring_2021/CSCE_436/Lecture_19/Lecture_19/Lecture_19.srcs/sources_1/bd/design_1/ipshared/e049/hdl/my_counter_ip_v1_0_S00_AXI.vhd:671]
ERROR: [Synth 8-285] failed synthesizing module 'my_counter_ip_v1_0_S00_AXI' [d:/UNL_Spring_2021/CSCE_436/Lecture_19/Lecture_19/Lecture_19.srcs/sources_1/bd/design_1/ipshared/e049/hdl/my_counter_ip_v1_0_S00_AXI.vhd:87]
ERROR: [Synth 8-285] failed synthesizing module 'my_counter_ip_v1_0' [d:/UNL_Spring_2021/CSCE_436/Lecture_19/Lecture_19/Lecture_19.srcs/sources_1/bd/design_1/ipshared/e049/hdl/my_counter_ip_v1_0.vhd:51]
ERROR: [Synth 8-285] failed synthesizing module 'design_1_my_counter_ip_0_0' [d:/UNL_Spring_2021/CSCE_436/Lecture_19/Lecture_19/Lecture_19.srcs/sources_1/bd/design_1/ip/design_1_my_counter_ip_0_0/synth/design_1_my_counter_ip_0_0.vhd:83]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 949.469 ; gain = 244.859
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
13 Infos, 2 Warnings, 0 Critical Warnings and 5 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Tue Mar  9 16:45:21 2021...
