Warning: Could not read any link_library files. The link_library setting {"*", "stdcells-wc.db", "stdcells-bc.db", "dw_foundation.sldb"} may be invalid. (UID-349)

  Loading design 'fsm'
Warning: Layer 'metal1' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal2' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal3' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal4' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal5' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal6' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal7' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal8' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal9' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal10' is missing the optional 'edge capacitance' attribute. (PSYN-101)




Information: The design has 5 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Information: Layer metal7 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal8 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal10 is ignored for resistance and capacitance computation. (RCEX-019)
Error: Initialization of the detail route TLU+ RC model failed. (RCEX-030)
Error: Extraction failed. (RCEX-205)
Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Warning: Clock network timing may not be up-to-date since only 0.000000 percentage of clock nets are routed. (TIM-233)
 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 50
Design : fsm
Version: T-2022.03-SP3
Date   : Tue May 16 23:07:53 2023
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: fast   Library: NangateOpenCellLibrary

Information: Percent of Arnoldi-based delays =  0.00%

  Startpoint: A (input port clocked by clk)
  Endpoint: Output2_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: Inputs
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  A (in)                                   0.08       0.18 r
  U58/ZN (OAI21_X1)                        0.06       0.24 f
  Output2_reg/D (DFF_X1)                   0.01       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.05       0.05
  clock uncertainty                        0.01       0.06
  Output2_reg/CK (DFF_X1)                  0.00       0.06 r
  library hold time                        0.02       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.17


  Startpoint: Reset (input port clocked by clk)
  Endpoint: Output1_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: Inputs
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  Reset (in)                               0.03       0.13 r
  U41/ZN (NOR2_X1)                         0.04       0.17 f
  U44/ZN (INV_X1)                          0.06       0.23 r
  U60/ZN (AOI21_X1)                        0.04       0.27 f
  Output1_reg/D (DFF_X1)                   0.01       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.05       0.05
  clock uncertainty                        0.01       0.06
  Output1_reg/CK (DFF_X1)                  0.00       0.06 r
  library hold time                        0.02       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.20


  Startpoint: B (input port clocked by clk)
  Endpoint: Status_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: Inputs
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  B (in)                                   0.06       0.16 r
  U57/ZN (NAND3_X1)                        0.08       0.25 f
  U64/ZN (NAND3_X1)                        0.06       0.31 r
  Status_reg_1_/D (DFF_X1)                 0.01       0.32 r
  data arrival time                                   0.32

  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.05       0.05
  clock uncertainty                        0.01       0.06
  Status_reg_1_/CK (DFF_X1)                0.00       0.06 r
  library hold time                        0.05       0.10
  data required time                                  0.10
  -----------------------------------------------------------
  data required time                                  0.10
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.21


  Startpoint: A (input port clocked by clk)
  Endpoint: Status_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: Inputs
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  A (in)                                   0.08       0.18 r
  U47/ZN (INV_X1)                          0.06       0.24 f
  U63/ZN (OAI22_X1)                        0.11       0.35 r
  Status_reg_0_/D (DFF_X1)                 0.01       0.36 r
  data arrival time                                   0.36

  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.05       0.05
  clock uncertainty                        0.01       0.06
  Status_reg_0_/CK (DFF_X1)                0.00       0.06 r
  library hold time                        0.06       0.12
  data required time                                  0.12
  -----------------------------------------------------------
  data required time                                  0.12
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.24


  Startpoint: Reset (input port clocked by clk)
  Endpoint: ps_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: Inputs
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  Reset (in)                               0.03       0.13 f
  U51/ZN (INV_X1)                          0.04       0.17 r
  U52/ZN (AND3_X1)                         0.10       0.27 r
  U53/Z (MUX2_X1)                          0.09       0.36 r
  ps_reg_2_/D (DFF_X1)                     0.01       0.36 r
  data arrival time                                   0.36

  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.05       0.05
  clock uncertainty                        0.01       0.06
  ps_reg_2_/CK (DFF_X1)                    0.00       0.06 r
  library hold time                        0.04       0.10
  data required time                                  0.10
  -----------------------------------------------------------
  data required time                                  0.10
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.26


  Startpoint: B (input port clocked by clk)
  Endpoint: ps_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: Inputs
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  B (in)                                   0.06       0.16 f
  U40/ZN (AOI21_X1)                        0.11       0.26 r
  U42/ZN (OAI21_X1)                        0.05       0.32 f
  U43/ZN (INV_X1)                          0.04       0.35 r
  U46/Z (MUX2_X1)                          0.08       0.44 r
  ps_reg_0_/D (DFF_X1)                     0.01       0.44 r
  data arrival time                                   0.44

  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.05       0.05
  clock uncertainty                        0.01       0.06
  ps_reg_0_/CK (DFF_X1)                    0.00       0.06 r
  library hold time                        0.04       0.10
  data required time                                  0.10
  -----------------------------------------------------------
  data required time                                  0.10
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.34


  Startpoint: Output1_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Output1 (output port clocked by clk)
  Path Group: Outputs
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.04       0.04
  Output1_reg/CK (DFF_X1)                  0.00       0.04 r
  Output1_reg/Q (DFF_X1)                   0.27       0.31 f
  Output1 (out)                            0.13       0.43 f
  data arrival time                                   0.43

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  output external delay                   -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: Status_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Status[0] (output port clocked by clk)
  Path Group: Outputs
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.04       0.04
  Status_reg_0_/CK (DFF_X1)                0.00       0.04 r
  Status_reg_0_/Q (DFF_X1)                 0.27       0.31 f
  Status[0] (out)                          0.13       0.43 f
  data arrival time                                   0.43

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  output external delay                   -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: Output2_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Output2 (output port clocked by clk)
  Path Group: Outputs
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.04       0.04
  Output2_reg/CK (DFF_X1)                  0.00       0.04 r
  Output2_reg/Q (DFF_X1)                   0.27       0.31 f
  Output2 (out)                            0.13       0.43 f
  data arrival time                                   0.43

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  output external delay                   -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: Status_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Status[1] (output port clocked by clk)
  Path Group: Outputs
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.04       0.04
  Status_reg_1_/CK (DFF_X1)                0.00       0.04 r
  Status_reg_1_/Q (DFF_X1)                 0.28       0.32 f
  Status[1] (out)                          0.16       0.48 f
  data arrival time                                   0.48

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  output external delay                   -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.57


  Startpoint: ps_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Status_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: Regs_to_Regs
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.04       0.04
  ps_reg_0_/CK (DFF_X1)                    0.00       0.04 r
  ps_reg_0_/QN (DFF_X1)                    0.22       0.26 r
  U63/ZN (OAI22_X1)                        0.05       0.30 f
  Status_reg_0_/D (DFF_X1)                 0.01       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.05       0.05
  clock uncertainty                        0.01       0.06
  Status_reg_0_/CK (DFF_X1)                0.00       0.06 r
  library hold time                        0.02       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.23


  Startpoint: Status_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ps_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: Regs_to_Regs
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.04       0.04
  Status_reg_1_/CK (DFF_X1)                0.00       0.04 r
  Status_reg_1_/QN (DFF_X1)                0.20       0.24 r
  U53/Z (MUX2_X1)                          0.10       0.34 r
  ps_reg_2_/D (DFF_X1)                     0.01       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.05       0.05
  clock uncertainty                        0.01       0.06
  ps_reg_2_/CK (DFF_X1)                    0.00       0.06 r
  library hold time                        0.04       0.10
  data required time                                  0.10
  -----------------------------------------------------------
  data required time                                  0.10
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.24


  Startpoint: ps_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ps_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: Regs_to_Regs
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.04       0.04
  ps_reg_0_/CK (DFF_X1)                    0.00       0.04 r
  ps_reg_0_/QN (DFF_X1)                    0.22       0.26 r
  U46/Z (MUX2_X1)                          0.11       0.36 r
  ps_reg_0_/D (DFF_X1)                     0.01       0.37 r
  data arrival time                                   0.37

  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.05       0.05
  clock uncertainty                        0.01       0.06
  ps_reg_0_/CK (DFF_X1)                    0.00       0.06 r
  library hold time                        0.04       0.10
  data required time                                  0.10
  -----------------------------------------------------------
  data required time                                  0.10
  data arrival time                                  -0.37
  -----------------------------------------------------------
  slack (MET)                                         0.27


  Startpoint: ps_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Status_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: Regs_to_Regs
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.04       0.04
  ps_reg_0_/CK (DFF_X1)                    0.00       0.04 r
  ps_reg_0_/QN (DFF_X1)                    0.22       0.26 r
  U55/ZN (NAND2_X1)                        0.07       0.33 f
  U64/ZN (NAND3_X1)                        0.06       0.39 r
  Status_reg_1_/D (DFF_X1)                 0.01       0.39 r
  data arrival time                                   0.39

  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.05       0.05
  clock uncertainty                        0.01       0.06
  Status_reg_1_/CK (DFF_X1)                0.00       0.06 r
  library hold time                        0.05       0.10
  data required time                                  0.10
  -----------------------------------------------------------
  data required time                                  0.10
  data arrival time                                  -0.39
  -----------------------------------------------------------
  slack (MET)                                         0.29


  Startpoint: ps_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Output1_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: Regs_to_Regs
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.04       0.04
  ps_reg_0_/CK (DFF_X1)                    0.00       0.04 r
  ps_reg_0_/QN (DFF_X1)                    0.22       0.26 r
  U59/ZN (NAND2_X1)                        0.05       0.31 f
  U60/ZN (AOI21_X1)                        0.09       0.40 r
  Output1_reg/D (DFF_X1)                   0.01       0.41 r
  data arrival time                                   0.41

  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.05       0.05
  clock uncertainty                        0.01       0.06
  Output1_reg/CK (DFF_X1)                  0.00       0.06 r
  library hold time                        0.06       0.12
  data required time                                  0.12
  -----------------------------------------------------------
  data required time                                  0.12
  data arrival time                                  -0.41
  -----------------------------------------------------------
  slack (MET)                                         0.29


  Startpoint: ps_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Output2_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: Regs_to_Regs
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.04       0.04
  ps_reg_0_/CK (DFF_X1)                    0.00       0.04 r
  ps_reg_0_/QN (DFF_X1)                    0.22       0.26 r
  U55/ZN (NAND2_X1)                        0.07       0.33 f
  U58/ZN (OAI21_X1)                        0.10       0.43 r
  Output2_reg/D (DFF_X1)                   0.01       0.44 r
  data arrival time                                   0.44

  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.05       0.05
  clock uncertainty                        0.01       0.06
  Output2_reg/CK (DFF_X1)                  0.00       0.06 r
  library hold time                        0.05       0.10
  data required time                                  0.10
  -----------------------------------------------------------
  data required time                                  0.10
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.33


1
