#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Jul 24 11:07:50 2023
# Process ID: 7892
# Current directory: C:/Users/Administrator/Desktop/21_eth_udp_loop
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10196 C:\Users\Administrator\Desktop\21_eth_udp_loop\eth_udp_loop.xpr
# Log file: C:/Users/Administrator/Desktop/21_eth_udp_loop/vivado.log
# Journal file: C:/Users/Administrator/Desktop/21_eth_udp_loop\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Administrator/Desktop/21_eth_udp_loop/eth_udp_loop.xpr
INFO: [Project 1-313] Project file moved from 'E:/ZYNQ/ZYNQ_7020/FPGA_Design/eth_udp_loop' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'sync_fifo_2048x32b' is locked:
* IP definition 'FIFO Generator (13.2)' for IP 'sync_fifo_2048x32b' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'clk_wiz' is locked:
* IP definition 'Clocking Wizard (6.0)' for IP 'clk_wiz' (customized with software release 2018.3) has a different revision in the IP Catalog.
INFO: [Project 1-230] Project 'eth_udp_loop.xpr' upgraded for this version of Vivado.
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
upgrade_ip -srcset clk_wiz [get_ips  {clk_wiz sync_fifo_2048x32b}] -log ip_upgrade.log
Upgrading 'clk_wiz'
INFO: [Project 1-386] Moving file 'C:/Users/Administrator/Desktop/21_eth_udp_loop/eth_udp_loop.srcs/sources_1/ip/clk_wiz/clk_wiz.xci' from fileset 'clk_wiz' to fileset 'sources_1'.
INFO: [IP_Flow 19-3422] Upgraded clk_wiz (Clocking Wizard 6.0) from revision 2 to revision 6
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz'...
Upgrading 'sync_fifo_2048x32b'
INFO: [Project 1-386] Moving file 'C:/Users/Administrator/Desktop/21_eth_udp_loop/eth_udp_loop.srcs/sources_1/ip/sync_fifo_2048x32b/sync_fifo_2048x32b.xci' from fileset 'sync_fifo_2048x32b' to fileset 'sources_1'.
INFO: [IP_Flow 19-3422] Upgraded sync_fifo_2048x32b (FIFO Generator 13.2) from revision 3 to revision 5
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'sync_fifo_2048x32b'...
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/Administrator/Desktop/21_eth_udp_loop/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips {clk_wiz sync_fifo_2048x32b}] -no_script -sync -force -quiet
report_ip_status -name ip_status 
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 20
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'sync_fifo_2048x32b'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz'...
[Mon Jul 24 11:09:23 2023] Launched sync_fifo_2048x32b_synth_1, clk_wiz_synth_1, synth_1...
Run output will be captured here:
sync_fifo_2048x32b_synth_1: C:/Users/Administrator/Desktop/21_eth_udp_loop/eth_udp_loop.runs/sync_fifo_2048x32b_synth_1/runme.log
clk_wiz_synth_1: C:/Users/Administrator/Desktop/21_eth_udp_loop/eth_udp_loop.runs/clk_wiz_synth_1/runme.log
synth_1: C:/Users/Administrator/Desktop/21_eth_udp_loop/eth_udp_loop.runs/synth_1/runme.log
[Mon Jul 24 11:09:23 2023] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Desktop/21_eth_udp_loop/eth_udp_loop.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 20
[Mon Jul 24 11:11:49 2023] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Desktop/21_eth_udp_loop/eth_udp_loop.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
set_property PROGRAM.FILE {C:/Users/Administrator/Desktop/21_eth_udp_loop/eth_udp_loop.runs/impl_1/eth_udp_loop.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/Administrator/Desktop/21_eth_udp_loop/eth_udp_loop.runs/impl_1/eth_udp_loop.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210512180081
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/Administrator/Desktop/21_eth_udp_loop/eth_udp_loop.runs/impl_1/eth_udp_loop.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210512180081
