Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Dec 11 17:59:43 2019
| Host         : DESKTOP-T1S8RDD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -9.303     -387.673                    153                 3135        0.030        0.000                      0                 3135        4.500        0.000                       0                  1134  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -9.303     -387.673                    153                 3135        0.030        0.000                      0                 3135        4.500        0.000                       0                  1134  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          153  Failing Endpoints,  Worst Slack       -9.303ns,  Total Violation     -387.673ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.303ns  (required time - arrival time)
  Source:                 dropControl/failHole3/conflict_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dropControl/failHole2/conflict_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.241ns  (logic 10.207ns (53.050%)  route 9.034ns (46.951%))
  Logic Levels:           17  (CARRY4=6 DSP48E1=2 LUT2=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.084ns = ( 15.084 - 10.000 ) 
    Source Clock Delay      (SCD):    5.384ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        1.781     5.384    dropControl/failHole3/CLK_IBUF_BUFG
    SLICE_X54Y27         FDRE                                         r  dropControl/failHole3/conflict_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDRE (Prop_fdre_C_Q)         0.518     5.902 r  dropControl/failHole3/conflict_reg/Q
                         net (fo=20, routed)          1.059     6.961    dropControl/failHole3/conflict_reg_0[0]
    SLICE_X52Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.085 f  dropControl/failHole3/address_fb12_i_41/O
                         net (fo=1, routed)           0.417     7.502    dropControl/failHole3/address_fb12_i_41_n_0
    SLICE_X52Y26         LUT6 (Prop_lut6_I0_O)        0.124     7.626 f  dropControl/failHole3/address_fb12_i_30/O
                         net (fo=1, routed)           0.559     8.185    dropControl/failHole4/address_fb12_10
    SLICE_X49Y26         LUT6 (Prop_lut6_I1_O)        0.124     8.309 r  dropControl/failHole4/address_fb12_i_21/O
                         net (fo=9, routed)           0.642     8.951    dropControl/failHole4/address_fb12_i_21_n_0
    SLICE_X52Y25         LUT5 (Prop_lut5_I0_O)        0.124     9.075 r  dropControl/failHole4/address_fb12_i_11/O
                         net (fo=9, routed)           1.462    10.537    dropControl/failHole2/conflict2__1_0[2]
    SLICE_X26Y16         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.935 r  dropControl/failHole2/conflict3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.935    dropControl/failHole2/conflict3_carry__0_n_0
    SLICE_X26Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.269 r  dropControl/failHole2/conflict3_carry__1/O[1]
                         net (fo=4, routed)           0.968    12.237    dropControl/failHole2/conflict3_carry__1_n_6
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.215    16.452 r  dropControl/failHole2/conflict2__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.454    dropControl/failHole2/conflict2__0_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    17.972 r  dropControl/failHole2/conflict2__1/P[0]
                         net (fo=2, routed)           0.999    18.972    dropControl/failHole2/conflict2__1_n_105
    SLICE_X18Y14         LUT2 (Prop_lut2_I0_O)        0.124    19.096 r  dropControl/failHole2/conflict2_carry_i_3__1/O
                         net (fo=1, routed)           0.000    19.096    dropControl/failHole2/conflict2_carry_i_3__1_n_0
    SLICE_X18Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.646 r  dropControl/failHole2/conflict2_carry/CO[3]
                         net (fo=1, routed)           0.000    19.646    dropControl/failHole2/conflict2_carry_n_0
    SLICE_X18Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.980 r  dropControl/failHole2/conflict2_carry__0/O[1]
                         net (fo=1, routed)           0.880    20.859    dropControl/failHole2/conflict2_carry__0_n_6
    SLICE_X18Y29         LUT2 (Prop_lut2_I1_O)        0.303    21.162 r  dropControl/failHole2/conflict1_carry__4_i_3__1/O
                         net (fo=1, routed)           0.000    21.162    dropControl/failHole2/conflict1_carry__4_i_3__1_n_0
    SLICE_X18Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.712 r  dropControl/failHole2/conflict1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.712    dropControl/failHole2/conflict1_carry__4_n_0
    SLICE_X18Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.025 f  dropControl/failHole2/conflict1_carry__5/O[3]
                         net (fo=1, routed)           0.815    22.840    dropControl/failHole2/conflict1_carry__5_n_4
    SLICE_X39Y30         LUT4 (Prop_lut4_I3_O)        0.306    23.146 f  dropControl/failHole2/conflict_i_6__2/O
                         net (fo=1, routed)           0.264    23.410    dropControl/failHole2/conflict_i_6__2_n_0
    SLICE_X39Y30         LUT6 (Prop_lut6_I0_O)        0.124    23.534 f  dropControl/failHole2/conflict_i_2__2/O
                         net (fo=1, routed)           0.966    24.500    dropControl/failHole2/conflict_i_2__2_n_0
    SLICE_X50Y27         LUT5 (Prop_lut5_I0_O)        0.124    24.624 r  dropControl/failHole2/conflict_i_1__2/O
                         net (fo=1, routed)           0.000    24.624    dropControl/failHole2/conflict_i_1__2_n_0
    SLICE_X50Y27         FDRE                                         r  dropControl/failHole2/conflict_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        1.662    15.084    dropControl/failHole2/CLK_IBUF_BUFG
    SLICE_X50Y27         FDRE                                         r  dropControl/failHole2/conflict_reg/C
                         clock pessimism              0.195    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X50Y27         FDRE (Setup_fdre_C_D)        0.077    15.321    dropControl/failHole2/conflict_reg
  -------------------------------------------------------------------
                         required time                         15.321    
                         arrival time                         -24.624    
  -------------------------------------------------------------------
                         slack                                 -9.303    

Slack (VIOLATED) :        -9.253ns  (required time - arrival time)
  Source:                 dropControl/failHole4/conflict_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dropControl/failHole7/conflict_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.179ns  (logic 9.824ns (51.223%)  route 9.355ns (48.777%))
  Logic Levels:           16  (CARRY4=5 DSP48E1=2 LUT2=2 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.077ns = ( 15.077 - 10.000 ) 
    Source Clock Delay      (SCD):    5.391ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        1.788     5.391    dropControl/failHole4/CLK_IBUF_BUFG
    SLICE_X50Y27         FDRE                                         r  dropControl/failHole4/conflict_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y27         FDRE (Prop_fdre_C_Q)         0.518     5.909 r  dropControl/failHole4/conflict_reg/Q
                         net (fo=21, routed)          0.831     6.740    dropControl/failHole4/conflict_reg_0[0]
    SLICE_X52Y26         LUT4 (Prop_lut4_I0_O)        0.124     6.864 r  dropControl/failHole4/address_fb12_i_42/O
                         net (fo=1, routed)           0.633     7.497    dropControl/failHole3/address_fb12_i_21
    SLICE_X52Y26         LUT6 (Prop_lut6_I1_O)        0.124     7.621 f  dropControl/failHole3/address_fb12_i_30/O
                         net (fo=1, routed)           0.559     8.180    dropControl/failHole4/address_fb12_10
    SLICE_X49Y26         LUT6 (Prop_lut6_I1_O)        0.124     8.304 r  dropControl/failHole4/address_fb12_i_21/O
                         net (fo=9, routed)           0.642     8.946    dropControl/failHole4/address_fb12_i_21_n_0
    SLICE_X52Y25         LUT5 (Prop_lut5_I0_O)        0.124     9.070 r  dropControl/failHole4/address_fb12_i_11/O
                         net (fo=9, routed)           1.193    10.263    dropControl/failHole7/conflict2__1_1[2]
    SLICE_X53Y41         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.661 r  dropControl/failHole7/conflict3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.661    dropControl/failHole7/conflict3_carry__0_n_0
    SLICE_X53Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.900 r  dropControl/failHole7/conflict3_carry__1/O[2]
                         net (fo=58, routed)          1.380    12.280    dropControl/failHole7/conflict3_carry__1_n_5
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.214    16.494 r  dropControl/failHole7/conflict2__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.496    dropControl/failHole7/conflict2__0_n_106
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    18.014 r  dropControl/failHole7/conflict2__1/P[0]
                         net (fo=2, routed)           1.229    19.244    dropControl/failHole7/conflict2__1_n_105
    SLICE_X57Y50         LUT2 (Prop_lut2_I0_O)        0.124    19.368 r  dropControl/failHole7/conflict2_carry_i_3__6/O
                         net (fo=1, routed)           0.000    19.368    dropControl/failHole7/conflict2_carry_i_3__6_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.918 r  dropControl/failHole7/conflict2_carry/CO[3]
                         net (fo=1, routed)           0.000    19.918    dropControl/failHole7/conflict2_carry_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.252 r  dropControl/failHole7/conflict2_carry__0/O[1]
                         net (fo=1, routed)           1.270    21.522    dropControl/failHole7/conflict2_carry__0_n_6
    SLICE_X57Y25         LUT2 (Prop_lut2_I1_O)        0.303    21.825 r  dropControl/failHole7/conflict1_carry__4_i_3__6/O
                         net (fo=1, routed)           0.000    21.825    dropControl/failHole7/conflict1_carry__4_i_3__6_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.405 f  dropControl/failHole7/conflict1_carry__4/O[2]
                         net (fo=1, routed)           0.786    23.191    dropControl/failHole7/conflict1_carry__4_n_5
    SLICE_X57Y28         LUT4 (Prop_lut4_I3_O)        0.302    23.493 f  dropControl/failHole7/conflict_i_8__6/O
                         net (fo=1, routed)           0.312    23.805    dropControl/failHole7/conflict_i_8__6_n_0
    SLICE_X55Y27         LUT5 (Prop_lut5_I4_O)        0.124    23.929 f  dropControl/failHole7/conflict_i_4__6/O
                         net (fo=1, routed)           0.517    24.446    dropControl/failHole7/conflict_i_4__6_n_0
    SLICE_X54Y27         LUT5 (Prop_lut5_I2_O)        0.124    24.570 r  dropControl/failHole7/conflict_i_1__7/O
                         net (fo=1, routed)           0.000    24.570    dropControl/failHole7/conflict_i_1__7_n_0
    SLICE_X54Y27         FDRE                                         r  dropControl/failHole7/conflict_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        1.655    15.077    dropControl/failHole7/CLK_IBUF_BUFG
    SLICE_X54Y27         FDRE                                         r  dropControl/failHole7/conflict_reg/C
                         clock pessimism              0.195    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X54Y27         FDRE (Setup_fdre_C_D)        0.079    15.316    dropControl/failHole7/conflict_reg
  -------------------------------------------------------------------
                         required time                         15.316    
                         arrival time                         -24.570    
  -------------------------------------------------------------------
                         slack                                 -9.253    

Slack (VIOLATED) :        -9.106ns  (required time - arrival time)
  Source:                 dropControl/failHole3/conflict_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dropControl/failHole6/conflict_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.047ns  (logic 10.203ns (53.567%)  route 8.844ns (46.433%))
  Logic Levels:           18  (CARRY4=7 DSP48E1=2 LUT2=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.086ns = ( 15.086 - 10.000 ) 
    Source Clock Delay      (SCD):    5.384ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        1.781     5.384    dropControl/failHole3/CLK_IBUF_BUFG
    SLICE_X54Y27         FDRE                                         r  dropControl/failHole3/conflict_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDRE (Prop_fdre_C_Q)         0.518     5.902 r  dropControl/failHole3/conflict_reg/Q
                         net (fo=20, routed)          1.059     6.961    dropControl/failHole3/conflict_reg_0[0]
    SLICE_X52Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.085 f  dropControl/failHole3/address_fb12_i_41/O
                         net (fo=1, routed)           0.417     7.502    dropControl/failHole3/address_fb12_i_41_n_0
    SLICE_X52Y26         LUT6 (Prop_lut6_I0_O)        0.124     7.626 f  dropControl/failHole3/address_fb12_i_30/O
                         net (fo=1, routed)           0.559     8.185    dropControl/failHole4/address_fb12_10
    SLICE_X49Y26         LUT6 (Prop_lut6_I1_O)        0.124     8.309 r  dropControl/failHole4/address_fb12_i_21/O
                         net (fo=9, routed)           0.642     8.951    dropControl/failHole4/address_fb12_i_21_n_0
    SLICE_X52Y25         LUT5 (Prop_lut5_I0_O)        0.124     9.075 r  dropControl/failHole4/address_fb12_i_11/O
                         net (fo=9, routed)           1.260    10.335    dropControl/failHole6/conflict2__1_1[2]
    SLICE_X28Y30         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.733 r  dropControl/failHole6/conflict3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.733    dropControl/failHole6/conflict3_carry__0_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.972 r  dropControl/failHole6/conflict3_carry__1/O[2]
                         net (fo=58, routed)          1.165    12.136    dropControl/failHole6/conflict3_carry__1_n_5
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.214    16.350 r  dropControl/failHole6/conflict2__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.352    dropControl/failHole6/conflict2__0_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    17.870 r  dropControl/failHole6/conflict2__1/P[0]
                         net (fo=2, routed)           0.856    18.727    dropControl/failHole6/conflict2__1_n_105
    SLICE_X12Y30         LUT2 (Prop_lut2_I0_O)        0.124    18.851 r  dropControl/failHole6/conflict2_carry_i_3__5/O
                         net (fo=1, routed)           0.000    18.851    dropControl/failHole6/conflict2_carry_i_3__5_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.384 r  dropControl/failHole6/conflict2_carry/CO[3]
                         net (fo=1, routed)           0.000    19.384    dropControl/failHole6/conflict2_carry_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.501 r  dropControl/failHole6/conflict2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.501    dropControl/failHole6/conflict2_carry__0_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.824 r  dropControl/failHole6/conflict2_carry__1/O[1]
                         net (fo=1, routed)           0.785    20.608    dropControl/failHole6/conflict2_carry__1_n_6
    SLICE_X16Y28         LUT2 (Prop_lut2_I1_O)        0.306    20.914 r  dropControl/failHole6/conflict1_carry__5_i_3__5/O
                         net (fo=1, routed)           0.000    20.914    dropControl/failHole6/conflict1_carry__5_i_3__5_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.464 r  dropControl/failHole6/conflict1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    21.464    dropControl/failHole6/conflict1_carry__5_n_0
    SLICE_X16Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.777 f  dropControl/failHole6/conflict1_carry__6/O[3]
                         net (fo=1, routed)           0.981    22.758    dropControl/failHole6/conflict1_carry__6_n_4
    SLICE_X44Y29         LUT4 (Prop_lut4_I3_O)        0.306    23.064 f  dropControl/failHole6/conflict_i_7__5/O
                         net (fo=1, routed)           0.299    23.364    dropControl/failHole6/conflict_i_7__5_n_0
    SLICE_X44Y28         LUT5 (Prop_lut5_I4_O)        0.124    23.488 f  dropControl/failHole6/conflict_i_3__4/O
                         net (fo=1, routed)           0.819    24.307    dropControl/failHole6/conflict_i_3__4_n_0
    SLICE_X50Y28         LUT5 (Prop_lut5_I1_O)        0.124    24.431 r  dropControl/failHole6/conflict_i_1__6/O
                         net (fo=1, routed)           0.000    24.431    dropControl/failHole6/conflict_i_1__6_n_0
    SLICE_X50Y28         FDRE                                         r  dropControl/failHole6/conflict_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        1.664    15.086    dropControl/failHole6/CLK_IBUF_BUFG
    SLICE_X50Y28         FDRE                                         r  dropControl/failHole6/conflict_reg/C
                         clock pessimism              0.195    15.282    
                         clock uncertainty           -0.035    15.246    
    SLICE_X50Y28         FDRE (Setup_fdre_C_D)        0.079    15.325    dropControl/failHole6/conflict_reg
  -------------------------------------------------------------------
                         required time                         15.325    
                         arrival time                         -24.431    
  -------------------------------------------------------------------
                         slack                                 -9.106    

Slack (VIOLATED) :        -9.088ns  (required time - arrival time)
  Source:                 dropControl/failHole3/conflict_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dropControl/failHole1/conflict_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.031ns  (logic 10.042ns (52.765%)  route 8.989ns (47.235%))
  Logic Levels:           16  (CARRY4=6 DSP48E1=2 LUT2=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.088ns = ( 15.088 - 10.000 ) 
    Source Clock Delay      (SCD):    5.384ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        1.781     5.384    dropControl/failHole3/CLK_IBUF_BUFG
    SLICE_X54Y27         FDRE                                         r  dropControl/failHole3/conflict_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDRE (Prop_fdre_C_Q)         0.518     5.902 r  dropControl/failHole3/conflict_reg/Q
                         net (fo=20, routed)          1.221     7.123    dropControl/failHole4/sel0[2]
    SLICE_X51Y28         LUT5 (Prop_lut5_I2_O)        0.124     7.247 r  dropControl/failHole4/address_fb12_i_28__0/O
                         net (fo=18, routed)          0.671     7.918    dropControl/failHole4/address_fb12_i_28__0_n_0
    SLICE_X51Y27         LUT6 (Prop_lut6_I0_O)        0.124     8.042 r  dropControl/failHole4/address_fb1_reg_i_26/O
                         net (fo=9, routed)           0.627     8.669    dropControl/failHole4/address_fb1_reg_i_26_n_0
    SLICE_X50Y29         LUT5 (Prop_lut5_I0_O)        0.124     8.793 r  dropControl/failHole4/address_fb1_reg_i_17/O
                         net (fo=9, routed)           0.746     9.539    dropControl/failHole1/conflict2__4_0[0]
    SLICE_X56Y37         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.089 r  dropControl/failHole1/conflict3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.089    dropControl/failHole1/conflict3_inferred__0/i__carry_n_0
    SLICE_X56Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.404 r  dropControl/failHole1/conflict3_inferred__0/i__carry__0/O[3]
                         net (fo=4, routed)           1.641    12.045    dropControl/failHole1/conflict3_inferred__0/i__carry__0_n_4
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.219    16.264 r  dropControl/failHole1/conflict2__3/PCOUT[47]
                         net (fo=1, routed)           0.056    16.320    dropControl/failHole1/conflict2__3_n_106
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    17.838 r  dropControl/failHole1/conflict2__4/P[1]
                         net (fo=2, routed)           1.664    19.502    dropControl/failHole1/conflict2__4_n_104
    SLICE_X56Y45         LUT2 (Prop_lut2_I0_O)        0.124    19.626 r  dropControl/failHole1/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000    19.626    dropControl/failHole1/i__carry_i_2__0_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.006 r  dropControl/failHole1/conflict2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.006    dropControl/failHole1/conflict2_inferred__0/i__carry_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.329 r  dropControl/failHole1/conflict2_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.775    21.104    dropControl/failHole1/conflict2_inferred__0/i__carry__0_n_6
    SLICE_X55Y41         LUT2 (Prop_lut2_I0_O)        0.306    21.410 r  dropControl/failHole1/conflict1_carry__4_i_3__0/O
                         net (fo=1, routed)           0.000    21.410    dropControl/failHole1/conflict1_carry__4_i_3__0_n_0
    SLICE_X55Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.960 r  dropControl/failHole1/conflict1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.960    dropControl/failHole1/conflict1_carry__4_n_0
    SLICE_X55Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.273 f  dropControl/failHole1/conflict1_carry__5/O[3]
                         net (fo=1, routed)           0.298    22.571    dropControl/failHole1/conflict1_carry__5_n_4
    SLICE_X52Y42         LUT4 (Prop_lut4_I3_O)        0.306    22.877 f  dropControl/failHole1/conflict_i_6__1/O
                         net (fo=1, routed)           0.280    23.156    dropControl/failHole1/conflict_i_6__1_n_0
    SLICE_X52Y42         LUT6 (Prop_lut6_I0_O)        0.124    23.280 f  dropControl/failHole1/conflict_i_2__1/O
                         net (fo=1, routed)           1.011    24.291    dropControl/failHole1/conflict_i_2__1_n_0
    SLICE_X50Y31         LUT5 (Prop_lut5_I0_O)        0.124    24.415 r  dropControl/failHole1/conflict_i_1__1/O
                         net (fo=1, routed)           0.000    24.415    dropControl/failHole1/conflict_i_1__1_n_0
    SLICE_X50Y31         FDRE                                         r  dropControl/failHole1/conflict_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        1.666    15.088    dropControl/failHole1/CLK_IBUF_BUFG
    SLICE_X50Y31         FDRE                                         r  dropControl/failHole1/conflict_reg/C
                         clock pessimism              0.195    15.284    
                         clock uncertainty           -0.035    15.248    
    SLICE_X50Y31         FDRE (Setup_fdre_C_D)        0.079    15.327    dropControl/failHole1/conflict_reg
  -------------------------------------------------------------------
                         required time                         15.327    
                         arrival time                         -24.415    
  -------------------------------------------------------------------
                         slack                                 -9.088    

Slack (VIOLATED) :        -9.022ns  (required time - arrival time)
  Source:                 dropControl/failHole3/conflict_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dropControl/failHole4/conflict_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.964ns  (logic 10.013ns (52.800%)  route 8.951ns (47.200%))
  Logic Levels:           17  (CARRY4=7 DSP48E1=2 LUT2=2 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.084ns = ( 15.084 - 10.000 ) 
    Source Clock Delay      (SCD):    5.384ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        1.781     5.384    dropControl/failHole3/CLK_IBUF_BUFG
    SLICE_X54Y27         FDRE                                         r  dropControl/failHole3/conflict_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDRE (Prop_fdre_C_Q)         0.518     5.902 r  dropControl/failHole3/conflict_reg/Q
                         net (fo=20, routed)          1.221     7.123    dropControl/failHole4/sel0[2]
    SLICE_X51Y28         LUT5 (Prop_lut5_I2_O)        0.124     7.247 r  dropControl/failHole4/address_fb12_i_28__0/O
                         net (fo=18, routed)          0.687     7.934    dropControl/failHole4/address_fb12_i_28__0_n_0
    SLICE_X51Y26         LUT6 (Prop_lut6_I0_O)        0.124     8.058 r  dropControl/failHole4/address_fb1_reg_i_20__0/O
                         net (fo=9, routed)           0.991     9.049    dropControl/failHole4/address_fb1_reg_i_20__0_n_0
    SLICE_X54Y38         LUT5 (Prop_lut5_I0_O)        0.124     9.173 r  dropControl/failHole4/address_fb1_reg_i_11/O
                         net (fo=9, routed)           1.252    10.425    dropControl/failHole4/bl_x_reg_reg[7][2]
    SLICE_X58Y23         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    10.829 r  dropControl/failHole4/conflict3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.829    dropControl/failHole4/conflict3_inferred__0/i__carry__0_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.068 r  dropControl/failHole4/conflict3_inferred__0/i__carry__1/O[2]
                         net (fo=58, routed)          1.331    12.399    dropControl/failHole4/conflict3_inferred__0/i__carry__1_n_5
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.213    16.612 r  dropControl/failHole4/conflict2__3/PCOUT[47]
                         net (fo=1, routed)           0.002    16.614    dropControl/failHole4/conflict2__3_n_106
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    18.132 r  dropControl/failHole4/conflict2__4/P[0]
                         net (fo=2, routed)           0.825    18.957    dropControl/failHole4/conflict2__4_n_105
    SLICE_X55Y8          LUT2 (Prop_lut2_I0_O)        0.124    19.081 r  dropControl/failHole4/i__carry_i_3__3/O
                         net (fo=1, routed)           0.000    19.081    dropControl/failHole4/i__carry_i_3__3_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.631 r  dropControl/failHole4/conflict2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.631    dropControl/failHole4/conflict2_inferred__0/i__carry_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.965 r  dropControl/failHole4/conflict2_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.596    20.561    dropControl/failHole4/conflict2_inferred__0/i__carry__0_n_6
    SLICE_X56Y9          LUT2 (Prop_lut2_I0_O)        0.303    20.864 r  dropControl/failHole4/conflict1_carry__4_i_3__3/O
                         net (fo=1, routed)           0.000    20.864    dropControl/failHole4/conflict1_carry__4_i_3__3_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.397 r  dropControl/failHole4/conflict1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.397    dropControl/failHole4/conflict1_carry__4_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.514 r  dropControl/failHole4/conflict1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    21.514    dropControl/failHole4/conflict1_carry__5_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.753 f  dropControl/failHole4/conflict1_carry__6/O[2]
                         net (fo=1, routed)           0.496    22.249    dropControl/failHole4/conflict1_carry__6_n_5
    SLICE_X57Y11         LUT4 (Prop_lut4_I1_O)        0.301    22.550 f  dropControl/failHole4/conflict_i_8__3/O
                         net (fo=1, routed)           0.264    22.814    dropControl/failHole4/conflict_i_8__3_n_0
    SLICE_X57Y11         LUT5 (Prop_lut5_I4_O)        0.124    22.938 f  dropControl/failHole4/conflict_i_4__3/O
                         net (fo=1, routed)           1.285    24.224    dropControl/failHole4/conflict_i_4__3_n_0
    SLICE_X50Y27         LUT5 (Prop_lut5_I2_O)        0.124    24.348 r  dropControl/failHole4/conflict_i_1__4/O
                         net (fo=1, routed)           0.000    24.348    dropControl/failHole4/conflict_i_1__4_n_0
    SLICE_X50Y27         FDRE                                         r  dropControl/failHole4/conflict_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        1.662    15.084    dropControl/failHole4/CLK_IBUF_BUFG
    SLICE_X50Y27         FDRE                                         r  dropControl/failHole4/conflict_reg/C
                         clock pessimism              0.195    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X50Y27         FDRE (Setup_fdre_C_D)        0.081    15.325    dropControl/failHole4/conflict_reg
  -------------------------------------------------------------------
                         required time                         15.325    
                         arrival time                         -24.348    
  -------------------------------------------------------------------
                         slack                                 -9.022    

Slack (VIOLATED) :        -8.985ns  (required time - arrival time)
  Source:                 dropControl/failHole3/conflict_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dropControl/failHole5/conflict_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.925ns  (logic 10.189ns (53.840%)  route 8.736ns (46.160%))
  Logic Levels:           18  (CARRY4=7 DSP48E1=2 LUT2=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.084ns = ( 15.084 - 10.000 ) 
    Source Clock Delay      (SCD):    5.384ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        1.781     5.384    dropControl/failHole3/CLK_IBUF_BUFG
    SLICE_X54Y27         FDRE                                         r  dropControl/failHole3/conflict_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDRE (Prop_fdre_C_Q)         0.518     5.902 r  dropControl/failHole3/conflict_reg/Q
                         net (fo=20, routed)          1.059     6.961    dropControl/failHole3/conflict_reg_0[0]
    SLICE_X52Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.085 f  dropControl/failHole3/address_fb12_i_41/O
                         net (fo=1, routed)           0.417     7.502    dropControl/failHole3/address_fb12_i_41_n_0
    SLICE_X52Y26         LUT6 (Prop_lut6_I0_O)        0.124     7.626 f  dropControl/failHole3/address_fb12_i_30/O
                         net (fo=1, routed)           0.559     8.185    dropControl/failHole4/address_fb12_10
    SLICE_X49Y26         LUT6 (Prop_lut6_I1_O)        0.124     8.309 r  dropControl/failHole4/address_fb12_i_21/O
                         net (fo=9, routed)           0.642     8.951    dropControl/failHole4/address_fb12_i_21_n_0
    SLICE_X52Y25         LUT5 (Prop_lut5_I0_O)        0.124     9.075 r  dropControl/failHole4/address_fb12_i_11/O
                         net (fo=9, routed)           1.176    10.251    dropControl/failHole5/conflict2__1_1[2]
    SLICE_X52Y40         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.649 r  dropControl/failHole5/conflict3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.649    dropControl/failHole5/conflict3_carry__0_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.888 r  dropControl/failHole5/conflict3_carry__1/O[2]
                         net (fo=58, routed)          1.144    12.031    dropControl/failHole5/conflict3_carry__1_n_5
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.214    16.245 r  dropControl/failHole5/conflict2__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.247    dropControl/failHole5/conflict2__0_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    17.765 r  dropControl/failHole5/conflict2__1/P[0]
                         net (fo=2, routed)           0.805    18.571    dropControl/failHole5/conflict2__1_n_105
    SLICE_X58Y52         LUT2 (Prop_lut2_I0_O)        0.124    18.695 r  dropControl/failHole5/conflict2_carry_i_3__4/O
                         net (fo=1, routed)           0.000    18.695    dropControl/failHole5/conflict2_carry_i_3__4_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.228 r  dropControl/failHole5/conflict2_carry/CO[3]
                         net (fo=1, routed)           0.000    19.228    dropControl/failHole5/conflict2_carry_n_0
    SLICE_X58Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.345 r  dropControl/failHole5/conflict2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.345    dropControl/failHole5/conflict2_carry__0_n_0
    SLICE_X58Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.668 r  dropControl/failHole5/conflict2_carry__1/O[1]
                         net (fo=1, routed)           1.003    20.670    dropControl/failHole5/conflict2_carry__1_n_6
    SLICE_X58Y39         LUT2 (Prop_lut2_I1_O)        0.306    20.976 r  dropControl/failHole5/conflict1_carry__5_i_3__4/O
                         net (fo=1, routed)           0.000    20.976    dropControl/failHole5/conflict1_carry__5_i_3__4_n_0
    SLICE_X58Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.509 r  dropControl/failHole5/conflict1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    21.509    dropControl/failHole5/conflict1_carry__5_n_0
    SLICE_X58Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.824 f  dropControl/failHole5/conflict1_carry__6/O[3]
                         net (fo=1, routed)           0.587    22.411    dropControl/failHole5/conflict1_carry__6_n_4
    SLICE_X59Y36         LUT4 (Prop_lut4_I3_O)        0.307    22.718 f  dropControl/failHole5/conflict_i_7__4/O
                         net (fo=1, routed)           0.149    22.867    dropControl/failHole5/conflict_i_7__4_n_0
    SLICE_X59Y36         LUT5 (Prop_lut5_I4_O)        0.124    22.991 f  dropControl/failHole5/conflict_i_3__3/O
                         net (fo=1, routed)           1.193    24.184    dropControl/failHole5/conflict_i_3__3_n_0
    SLICE_X50Y27         LUT5 (Prop_lut5_I1_O)        0.124    24.308 r  dropControl/failHole5/conflict_i_1__5/O
                         net (fo=1, routed)           0.000    24.308    dropControl/failHole5/conflict_i_1__5_n_0
    SLICE_X50Y27         FDRE                                         r  dropControl/failHole5/conflict_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        1.662    15.084    dropControl/failHole5/CLK_IBUF_BUFG
    SLICE_X50Y27         FDRE                                         r  dropControl/failHole5/conflict_reg/C
                         clock pessimism              0.195    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X50Y27         FDRE (Setup_fdre_C_D)        0.079    15.323    dropControl/failHole5/conflict_reg
  -------------------------------------------------------------------
                         required time                         15.323    
                         arrival time                         -24.308    
  -------------------------------------------------------------------
                         slack                                 -8.985    

Slack (VIOLATED) :        -8.873ns  (required time - arrival time)
  Source:                 dropControl/failHole6/conflict_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dropControl/failHole3/conflict_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.794ns  (logic 10.221ns (54.385%)  route 8.573ns (45.615%))
  Logic Levels:           18  (CARRY4=7 DSP48E1=2 LUT2=2 LUT4=2 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.077ns = ( 15.077 - 10.000 ) 
    Source Clock Delay      (SCD):    5.394ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        1.791     5.394    dropControl/failHole6/CLK_IBUF_BUFG
    SLICE_X50Y28         FDRE                                         r  dropControl/failHole6/conflict_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y28         FDRE (Prop_fdre_C_Q)         0.518     5.912 r  dropControl/failHole6/conflict_reg/Q
                         net (fo=21, routed)          0.750     6.662    dropControl/failHole4/sel0[4]
    SLICE_X51Y28         LUT4 (Prop_lut4_I2_O)        0.124     6.786 r  dropControl/failHole4/address_fb12_i_37/O
                         net (fo=1, routed)           0.402     7.188    dropControl/failHole4/address_fb12_i_37_n_0
    SLICE_X51Y28         LUT5 (Prop_lut5_I3_O)        0.124     7.312 r  dropControl/failHole4/address_fb12_i_28__0/O
                         net (fo=18, routed)          0.687     8.000    dropControl/failHole4/address_fb12_i_28__0_n_0
    SLICE_X51Y26         LUT6 (Prop_lut6_I0_O)        0.124     8.124 r  dropControl/failHole4/address_fb1_reg_i_20__0/O
                         net (fo=9, routed)           0.991     9.114    dropControl/failHole4/address_fb1_reg_i_20__0_n_0
    SLICE_X54Y38         LUT5 (Prop_lut5_I0_O)        0.124     9.238 r  dropControl/failHole4/address_fb1_reg_i_11/O
                         net (fo=9, routed)           1.336    10.574    dropControl/failHole3/conflict2__4_2[2]
    SLICE_X68Y27         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.972 r  dropControl/failHole3/conflict3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.972    dropControl/failHole3/conflict3_inferred__0/i__carry__0_n_0
    SLICE_X68Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.306 r  dropControl/failHole3/conflict3_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.979    12.285    dropControl/failHole3/conflict3_inferred__0/i__carry__1_n_6
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.215    16.500 r  dropControl/failHole3/conflict2__3/PCOUT[47]
                         net (fo=1, routed)           0.002    16.502    dropControl/failHole3/conflict2__3_n_106
    DSP48_X2Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    18.020 r  dropControl/failHole3/conflict2__4/P[0]
                         net (fo=2, routed)           0.803    18.823    dropControl/failHole3/conflict2__4_n_105
    SLICE_X78Y29         LUT2 (Prop_lut2_I0_O)        0.124    18.947 r  dropControl/failHole3/i__carry_i_3__2/O
                         net (fo=1, routed)           0.000    18.947    dropControl/failHole3/i__carry_i_3__2_n_0
    SLICE_X78Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.480 r  dropControl/failHole3/conflict2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.480    dropControl/failHole3/conflict2_inferred__0/i__carry_n_0
    SLICE_X78Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.597 r  dropControl/failHole3/conflict2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.597    dropControl/failHole3/conflict2_inferred__0/i__carry__0_n_0
    SLICE_X78Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.920 r  dropControl/failHole3/conflict2_inferred__0/i__carry__1/O[1]
                         net (fo=2, routed)           0.849    20.768    dropControl/failHole3/conflict2_inferred__0/i__carry__1_n_6
    SLICE_X69Y32         LUT2 (Prop_lut2_I0_O)        0.306    21.074 r  dropControl/failHole3/conflict1_carry__5_i_3__2/O
                         net (fo=1, routed)           0.000    21.074    dropControl/failHole3/conflict1_carry__5_i_3__2_n_0
    SLICE_X69Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.624 r  dropControl/failHole3/conflict1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    21.624    dropControl/failHole3/conflict1_carry__5_n_0
    SLICE_X69Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.863 f  dropControl/failHole3/conflict1_carry__6/O[2]
                         net (fo=1, routed)           0.589    22.452    dropControl/failHole3/conflict1_carry__6_n_5
    SLICE_X68Y29         LUT4 (Prop_lut4_I1_O)        0.302    22.754 f  dropControl/failHole3/conflict_i_8__2/O
                         net (fo=1, routed)           0.159    22.913    dropControl/failHole3/conflict_i_8__2_n_0
    SLICE_X68Y29         LUT5 (Prop_lut5_I4_O)        0.124    23.037 f  dropControl/failHole3/conflict_i_4__2/O
                         net (fo=1, routed)           1.027    24.064    dropControl/failHole3/conflict_i_4__2_n_0
    SLICE_X54Y27         LUT5 (Prop_lut5_I2_O)        0.124    24.188 r  dropControl/failHole3/conflict_i_1__3/O
                         net (fo=1, routed)           0.000    24.188    dropControl/failHole3/conflict_i_1__3_n_0
    SLICE_X54Y27         FDRE                                         r  dropControl/failHole3/conflict_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        1.655    15.077    dropControl/failHole3/CLK_IBUF_BUFG
    SLICE_X54Y27         FDRE                                         r  dropControl/failHole3/conflict_reg/C
                         clock pessimism              0.195    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X54Y27         FDRE (Setup_fdre_C_D)        0.077    15.314    dropControl/failHole3/conflict_reg
  -------------------------------------------------------------------
                         required time                         15.314    
                         arrival time                         -24.188    
  -------------------------------------------------------------------
                         slack                                 -8.873    

Slack (VIOLATED) :        -8.597ns  (required time - arrival time)
  Source:                 dropControl/failHole3/conflict_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dropControl/winHole/conflict_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.534ns  (logic 9.980ns (53.847%)  route 8.554ns (46.153%))
  Logic Levels:           16  (CARRY4=6 DSP48E1=2 LUT2=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.083ns = ( 15.083 - 10.000 ) 
    Source Clock Delay      (SCD):    5.384ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        1.781     5.384    dropControl/failHole3/CLK_IBUF_BUFG
    SLICE_X54Y27         FDRE                                         r  dropControl/failHole3/conflict_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDRE (Prop_fdre_C_Q)         0.518     5.902 r  dropControl/failHole3/conflict_reg/Q
                         net (fo=20, routed)          1.059     6.961    dropControl/failHole3/conflict_reg_0[0]
    SLICE_X52Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.085 f  dropControl/failHole3/address_fb12_i_41/O
                         net (fo=1, routed)           0.417     7.502    dropControl/failHole3/address_fb12_i_41_n_0
    SLICE_X52Y26         LUT6 (Prop_lut6_I0_O)        0.124     7.626 f  dropControl/failHole3/address_fb12_i_30/O
                         net (fo=1, routed)           0.559     8.185    dropControl/failHole4/address_fb12_10
    SLICE_X49Y26         LUT6 (Prop_lut6_I1_O)        0.124     8.309 r  dropControl/failHole4/address_fb12_i_21/O
                         net (fo=9, routed)           0.642     8.951    dropControl/failHole4/address_fb12_i_21_n_0
    SLICE_X52Y25         LUT5 (Prop_lut5_I0_O)        0.124     9.075 r  dropControl/failHole4/address_fb12_i_11/O
                         net (fo=9, routed)           1.307    10.382    dropControl/winHole/conflict2__1_1[2]
    SLICE_X24Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.780 r  dropControl/winHole/conflict3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.780    dropControl/winHole/conflict3_carry__0_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.019 r  dropControl/winHole/conflict3_carry__1/O[2]
                         net (fo=58, routed)          1.070    12.088    dropControl/winHole/conflict3_carry__1_n_5
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.214    16.302 r  dropControl/winHole/conflict2__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.304    dropControl/winHole/conflict2__0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    17.822 r  dropControl/winHole/conflict2__1/P[4]
                         net (fo=2, routed)           0.936    18.758    dropControl/winHole/conflict2__1_n_101
    SLICE_X12Y20         LUT2 (Prop_lut2_I0_O)        0.124    18.882 r  dropControl/winHole/conflict2_carry__0_i_3/O
                         net (fo=1, routed)           0.000    18.882    dropControl/winHole/conflict2_carry__0_i_3_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.415 r  dropControl/winHole/conflict2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.415    dropControl/winHole/conflict2_carry__0_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.738 r  dropControl/winHole/conflict2_carry__1/O[1]
                         net (fo=1, routed)           1.060    20.798    dropControl/winHole/conflict2_carry__1_n_6
    SLICE_X45Y21         LUT2 (Prop_lut2_I1_O)        0.306    21.104 r  dropControl/winHole/conflict1_carry__5_i_3/O
                         net (fo=1, routed)           0.000    21.104    dropControl/winHole/conflict1_carry__5_i_3_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.654 r  dropControl/winHole/conflict1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    21.654    dropControl/winHole/conflict1_carry__5_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.988 f  dropControl/winHole/conflict1_carry__6/O[1]
                         net (fo=1, routed)           0.879    22.867    dropControl/winHole/conflict1_carry__6_n_6
    SLICE_X51Y24         LUT5 (Prop_lut5_I0_O)        0.303    23.170 f  dropControl/winHole/conflict_i_5/O
                         net (fo=1, routed)           0.624    23.794    dropControl/winHole/conflict_i_5_n_0
    SLICE_X50Y26         LUT5 (Prop_lut5_I2_O)        0.124    23.918 r  dropControl/winHole/conflict_i_2__0/O
                         net (fo=1, routed)           0.000    23.918    dropControl/winHole/conflict_i_2__0_n_0
    SLICE_X50Y26         FDRE                                         r  dropControl/winHole/conflict_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        1.661    15.083    dropControl/winHole/CLK_IBUF_BUFG
    SLICE_X50Y26         FDRE                                         r  dropControl/winHole/conflict_reg/C
                         clock pessimism              0.195    15.279    
                         clock uncertainty           -0.035    15.243    
    SLICE_X50Y26         FDRE (Setup_fdre_C_D)        0.077    15.320    dropControl/winHole/conflict_reg
  -------------------------------------------------------------------
                         required time                         15.320    
                         arrival time                         -23.918    
  -------------------------------------------------------------------
                         slack                                 -8.597    

Slack (VIOLATED) :        -5.059ns  (required time - arrival time)
  Source:                 getAllPos/o_rand_list_reg[13]_psdsp/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            getAllPos/genDecide/conflict_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.021ns  (logic 8.999ns (59.910%)  route 6.022ns (40.090%))
  Logic Levels:           13  (CARRY4=6 DSP48E1=2 LUT2=3 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.150ns = ( 15.150 - 10.000 ) 
    Source Clock Delay      (SCD):    5.450ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        1.847     5.450    getAllPos/CLK_IBUF_BUFG
    SLICE_X77Y33         FDRE                                         r  getAllPos/o_rand_list_reg[13]_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y33         FDRE (Prop_fdre_C_Q)         0.456     5.906 r  getAllPos/o_rand_list_reg[13]_psdsp/Q
                         net (fo=11, routed)          0.994     6.899    getAllPos/genDecide/D[3]
    SLICE_X76Y36         LUT2 (Prop_lut2_I0_O)        0.124     7.023 r  getAllPos/genDecide/i__carry_i_1__8/O
                         net (fo=1, routed)           0.000     7.023    getAllPos/genDecide/i__carry_i_1__8_n_0
    SLICE_X76Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.399 r  getAllPos/genDecide/conflict3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.399    getAllPos/genDecide/conflict3_inferred__0/i__carry_n_0
    SLICE_X76Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.516 r  getAllPos/genDecide/conflict3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.516    getAllPos/genDecide/conflict3_inferred__0/i__carry__0_n_0
    SLICE_X76Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.839 r  getAllPos/genDecide/conflict3_inferred__0/i__carry__1/O[1]
                         net (fo=62, routed)          1.684     9.523    getAllPos/genDecide/conflict3[31]
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      4.033    13.556 r  getAllPos/genDecide/conflict2__3/PCOUT[47]
                         net (fo=1, routed)           0.002    13.558    getAllPos/genDecide/conflict2__3_n_106
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[8])
                                                      1.518    15.076 r  getAllPos/genDecide/conflict2__4/P[8]
                         net (fo=2, routed)           1.404    16.480    getAllPos/genDecide/conflict2__4_n_97
    SLICE_X77Y47         LUT2 (Prop_lut2_I0_O)        0.124    16.604 r  getAllPos/genDecide/i__carry__1_i_3__7/O
                         net (fo=1, routed)           0.000    16.604    getAllPos/genDecide/i__carry__1_i_3__7_n_0
    SLICE_X77Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.154 r  getAllPos/genDecide/conflict2_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.154    getAllPos/genDecide/conflict2_inferred__0/i__carry__1_n_0
    SLICE_X77Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.376 r  getAllPos/genDecide/conflict2_inferred__0/i__carry__2/O[0]
                         net (fo=2, routed)           0.979    18.355    getAllPos/genDecide/conflict2_inferred__0/i__carry__2_n_7
    SLICE_X78Y47         LUT2 (Prop_lut2_I0_O)        0.299    18.654 r  getAllPos/genDecide/conflict1_carry__6_i_4__7/O
                         net (fo=1, routed)           0.000    18.654    getAllPos/genDecide/conflict1_carry__6_i_4__7_n_0
    SLICE_X78Y47         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    19.081 f  getAllPos/genDecide/conflict1_carry__6/O[1]
                         net (fo=1, routed)           0.805    19.886    getAllPos/genDecide/conflict1_carry__6_n_6
    SLICE_X81Y47         LUT6 (Prop_lut6_I1_O)        0.306    20.192 r  getAllPos/genDecide/conflict_i_3__6/O
                         net (fo=1, routed)           0.154    20.347    getAllPos/genDecide/conflict_i_3__6_n_0
    SLICE_X81Y47         LUT6 (Prop_lut6_I2_O)        0.124    20.471 r  getAllPos/genDecide/conflict_i_1__0/O
                         net (fo=1, routed)           0.000    20.471    getAllPos/genDecide/conflict_i_1__0_n_0
    SLICE_X81Y47         FDRE                                         r  getAllPos/genDecide/conflict_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        1.728    15.150    getAllPos/genDecide/CLK_IBUF_BUFG
    SLICE_X81Y47         FDRE                                         r  getAllPos/genDecide/conflict_reg/C
                         clock pessimism              0.267    15.418    
                         clock uncertainty           -0.035    15.382    
    SLICE_X81Y47         FDRE (Setup_fdre_C_D)        0.029    15.411    getAllPos/genDecide/conflict_reg
  -------------------------------------------------------------------
                         required time                         15.411    
                         arrival time                         -20.471    
  -------------------------------------------------------------------
                         slack                                 -5.059    

Slack (VIOLATED) :        -2.886ns  (required time - arrival time)
  Source:                 dropControl/failHole5/conflict_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            drawScreen/drawLayers/drawBall/address_fb1_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.287ns  (logic 6.410ns (56.789%)  route 4.877ns (43.211%))
  Logic Levels:           5  (DSP48E1=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.040ns = ( 15.040 - 10.000 ) 
    Source Clock Delay      (SCD):    5.391ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        1.788     5.391    dropControl/failHole5/CLK_IBUF_BUFG
    SLICE_X50Y27         FDRE                                         r  dropControl/failHole5/conflict_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y27         FDRE (Prop_fdre_C_Q)         0.518     5.909 r  dropControl/failHole5/conflict_reg/Q
                         net (fo=21, routed)          1.069     6.978    dropControl/failHole1/game_state_reg[1]_rep__0[3]
    SLICE_X49Y29         LUT6 (Prop_lut6_I3_O)        0.124     7.102 f  dropControl/failHole1/address_fb12_i_39/O
                         net (fo=1, routed)           0.598     7.700    dropControl/failHole1/address_fb12_i_39_n_0
    SLICE_X45Y26         LUT6 (Prop_lut6_I0_O)        0.124     7.824 f  dropControl/failHole1/address_fb12_i_29/O
                         net (fo=1, routed)           0.453     8.277    dropControl/failHole4/address_fb12_11
    SLICE_X46Y26         LUT6 (Prop_lut6_I1_O)        0.124     8.401 r  dropControl/failHole4/address_fb12_i_19/O
                         net (fo=9, routed)           0.498     8.898    dropControl/failHole4/address_fb12_i_19_n_0
    SLICE_X46Y27         LUT5 (Prop_lut5_I0_O)        0.124     9.022 r  dropControl/failHole4/address_fb12_i_10/O
                         net (fo=9, routed)           2.258    11.280    drawScreen/drawLayers/drawBall/A[7]
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[0])
                                                      5.396    16.676 r  drawScreen/drawLayers/drawBall/address_fb12/PCOUT[0]
                         net (fo=1, routed)           0.002    16.678    drawScreen/drawLayers/drawBall/address_fb12_n_153
    DSP48_X0Y20          DSP48E1                                      r  drawScreen/drawLayers/drawBall/address_fb1_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        1.618    15.040    drawScreen/drawLayers/drawBall/CLK_IBUF_BUFG
    DSP48_X0Y20          DSP48E1                                      r  drawScreen/drawLayers/drawBall/address_fb1_reg/CLK
                         clock pessimism              0.187    15.227    
                         clock uncertainty           -0.035    15.192    
    DSP48_X0Y20          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    13.792    drawScreen/drawLayers/drawBall/address_fb1_reg
  -------------------------------------------------------------------
                         required time                         13.792    
                         arrival time                         -16.678    
  -------------------------------------------------------------------
                         slack                                 -2.886    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 drawScreen/drawLayers/drawBall/address_fb1_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            drawScreen/drawLayers/drawBall/address_fb2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.126ns (36.151%)  route 0.223ns (63.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        0.665     1.585    drawScreen/drawLayers/drawBall/CLK_IBUF_BUFG
    DSP48_X0Y20          DSP48E1                                      r  drawScreen/drawLayers/drawBall/address_fb1_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.126     1.711 r  drawScreen/drawLayers/drawBall/address_fb1_reg/P[2]
                         net (fo=1, routed)           0.223     1.933    drawScreen/drawLayers/drawBall/address_fb1_reg_n_103
    SLICE_X11Y48         FDRE                                         r  drawScreen/drawLayers/drawBall/address_fb2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        0.917     2.082    drawScreen/drawLayers/drawBall/CLK_IBUF_BUFG
    SLICE_X11Y48         FDRE                                         r  drawScreen/drawLayers/drawBall/address_fb2_reg[2]/C
                         clock pessimism             -0.250     1.831    
    SLICE_X11Y48         FDRE (Hold_fdre_C_D)         0.072     1.903    drawScreen/drawLayers/drawBall/address_fb2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 getAllPos/o_rand_list_reg[162]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wh_pos_y_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.164ns (41.083%)  route 0.235ns (58.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        0.618     1.538    getAllPos/CLK_IBUF_BUFG
    SLICE_X54Y26         FDRE                                         r  getAllPos/o_rand_list_reg[162]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.164     1.702 r  getAllPos/o_rand_list_reg[162]/Q
                         net (fo=2, routed)           0.235     1.937    rand_list[162]
    SLICE_X49Y26         FDRE                                         r  wh_pos_y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        0.892     2.057    CLK_IBUF_BUFG
    SLICE_X49Y26         FDRE                                         r  wh_pos_y_reg[2]/C
                         clock pessimism             -0.254     1.803    
    SLICE_X49Y26         FDRE (Hold_fdre_C_D)         0.072     1.875    wh_pos_y_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 drawScreen/drawLayers/drawBall/address_fb1_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            drawScreen/drawLayers/drawBall/address_fb2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.126ns (33.634%)  route 0.249ns (66.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        0.665     1.585    drawScreen/drawLayers/drawBall/CLK_IBUF_BUFG
    DSP48_X0Y20          DSP48E1                                      r  drawScreen/drawLayers/drawBall/address_fb1_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      0.126     1.711 r  drawScreen/drawLayers/drawBall/address_fb1_reg/P[8]
                         net (fo=1, routed)           0.249     1.959    drawScreen/drawLayers/drawBall/address_fb1_reg_n_97
    SLICE_X12Y49         FDRE                                         r  drawScreen/drawLayers/drawBall/address_fb2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        0.917     2.082    drawScreen/drawLayers/drawBall/CLK_IBUF_BUFG
    SLICE_X12Y49         FDRE                                         r  drawScreen/drawLayers/drawBall/address_fb2_reg[8]/C
                         clock pessimism             -0.250     1.831    
    SLICE_X12Y49         FDRE (Hold_fdre_C_D)         0.063     1.894    drawScreen/drawLayers/drawBall/address_fb2_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 getAllPos/o_rand_list_reg[115]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fh_pos_y_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.164ns (40.817%)  route 0.238ns (59.183%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        0.621     1.541    getAllPos/CLK_IBUF_BUFG
    SLICE_X54Y29         FDRE                                         r  getAllPos/o_rand_list_reg[115]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y29         FDRE (Prop_fdre_C_Q)         0.164     1.705 r  getAllPos/o_rand_list_reg[115]/Q
                         net (fo=2, routed)           0.238     1.943    rand_list[115]
    SLICE_X49Y29         FDRE                                         r  fh_pos_y_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        0.896     2.061    CLK_IBUF_BUFG
    SLICE_X49Y29         FDRE                                         r  fh_pos_y_reg[25]/C
                         clock pessimism             -0.254     1.807    
    SLICE_X49Y29         FDRE (Hold_fdre_C_D)         0.070     1.877    fh_pos_y_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 getAllPos/o_rand_list_reg[142]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fh_pos_y_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.164ns (41.099%)  route 0.235ns (58.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        0.624     1.544    getAllPos/CLK_IBUF_BUFG
    SLICE_X56Y31         FDRE                                         r  getAllPos/o_rand_list_reg[142]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y31         FDRE (Prop_fdre_C_Q)         0.164     1.708 r  getAllPos/o_rand_list_reg[142]/Q
                         net (fo=2, routed)           0.235     1.943    rand_list[142]
    SLICE_X51Y29         FDRE                                         r  fh_pos_y_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        0.894     2.059    CLK_IBUF_BUFG
    SLICE_X51Y29         FDRE                                         r  fh_pos_y_reg[52]/C
                         clock pessimism             -0.254     1.805    
    SLICE_X51Y29         FDRE (Hold_fdre_C_D)         0.072     1.877    fh_pos_y_reg[52]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 getAllPos/o_rand_list_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fh_pos_x_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.164ns (40.255%)  route 0.243ns (59.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        0.621     1.541    getAllPos/CLK_IBUF_BUFG
    SLICE_X56Y28         FDRE                                         r  getAllPos/o_rand_list_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y28         FDRE (Prop_fdre_C_Q)         0.164     1.705 r  getAllPos/o_rand_list_reg[31]/Q
                         net (fo=2, routed)           0.243     1.948    rand_list[31]
    SLICE_X51Y31         FDRE                                         r  fh_pos_x_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        0.896     2.061    CLK_IBUF_BUFG
    SLICE_X51Y31         FDRE                                         r  fh_pos_x_reg[31]/C
                         clock pessimism             -0.254     1.807    
    SLICE_X51Y31         FDRE (Hold_fdre_C_D)         0.070     1.877    fh_pos_x_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 drawScreen/address_a_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            drawScreen/vram_a/memory_array_reg_1_0/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.301%)  route 0.170ns (54.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.114ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        0.636     1.556    drawScreen/CLK_IBUF_BUFG
    SLICE_X9Y16          FDRE                                         r  drawScreen/address_a_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDRE (Prop_fdre_C_Q)         0.141     1.697 r  drawScreen/address_a_reg[0]/Q
                         net (fo=12, routed)          0.170     1.867    drawScreen/vram_a/Q[0]
    RAMB36_X0Y3          RAMB36E1                                     r  drawScreen/vram_a/memory_array_reg_1_0/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        0.949     2.114    drawScreen/vram_a/CLK_IBUF_BUFG
    RAMB36_X0Y3          RAMB36E1                                     r  drawScreen/vram_a/memory_array_reg_1_0/CLKARDCLK
                         clock pessimism             -0.504     1.610    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     1.793    drawScreen/vram_a/memory_array_reg_1_0
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 getAllPos/o_rand_list_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fh_pos_x_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.164ns (39.480%)  route 0.251ns (60.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        0.620     1.540    getAllPos/CLK_IBUF_BUFG
    SLICE_X58Y26         FDRE                                         r  getAllPos/o_rand_list_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDRE (Prop_fdre_C_Q)         0.164     1.704 r  getAllPos/o_rand_list_reg[10]/Q
                         net (fo=2, routed)           0.251     1.955    rand_list[10]
    SLICE_X51Y25         FDRE                                         r  fh_pos_x_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        0.889     2.054    CLK_IBUF_BUFG
    SLICE_X51Y25         FDRE                                         r  fh_pos_x_reg[10]/C
                         clock pessimism             -0.254     1.800    
    SLICE_X51Y25         FDRE (Hold_fdre_C_D)         0.075     1.875    fh_pos_x_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 getAllPos/o_rand_list_reg[105]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fh_pos_y_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.164ns (40.547%)  route 0.240ns (59.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        0.623     1.543    getAllPos/CLK_IBUF_BUFG
    SLICE_X54Y31         FDRE                                         r  getAllPos/o_rand_list_reg[105]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDRE (Prop_fdre_C_Q)         0.164     1.707 r  getAllPos/o_rand_list_reg[105]/Q
                         net (fo=2, routed)           0.240     1.947    rand_list[105]
    SLICE_X46Y29         FDRE                                         r  fh_pos_y_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        0.896     2.061    CLK_IBUF_BUFG
    SLICE_X46Y29         FDRE                                         r  fh_pos_y_reg[15]/C
                         clock pessimism             -0.254     1.807    
    SLICE_X46Y29         FDRE (Hold_fdre_C_D)         0.060     1.867    fh_pos_y_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 getAllPos/o_rand_list_reg[104]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fh_pos_y_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.445%)  route 0.281ns (66.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        0.620     1.540    getAllPos/CLK_IBUF_BUFG
    SLICE_X55Y27         FDRE                                         r  getAllPos/o_rand_list_reg[104]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  getAllPos/o_rand_list_reg[104]/Q
                         net (fo=2, routed)           0.281     1.962    rand_list[104]
    SLICE_X43Y27         FDRE                                         r  fh_pos_y_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        0.896     2.061    CLK_IBUF_BUFG
    SLICE_X43Y27         FDRE                                         r  fh_pos_y_reg[14]/C
                         clock pessimism             -0.254     1.807    
    SLICE_X43Y27         FDRE (Hold_fdre_C_D)         0.072     1.879    fh_pos_y_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.083    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y18   drawScreen/drawLayers/drawBackground/address_fb1_reg/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y2   drawScreen/vram_a/memory_array_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y0   drawScreen/vram_a/memory_array_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y4   drawScreen/vram_a/memory_array_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y2   drawScreen/vram_a/memory_array_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y0   drawScreen/vram_a/memory_array_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y0   drawScreen/vram_a/memory_array_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y3   drawScreen/vram_a/memory_array_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y1   drawScreen/vram_a/memory_array_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y5   drawScreen/vram_a/memory_array_reg_1_2/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y25  fh_pos_x_reg[30]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y25  fh_pos_x_reg[36]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y25  fh_pos_x_reg[38]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y31  bl_pos_initial_x_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y30  bl_pos_initial_x_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y30  bl_pos_initial_x_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y31  bl_pos_initial_x_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y31  fh_pos_x_reg[43]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y25  fh_pos_x_reg[46]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y25  fh_pos_x_reg[50]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y25  fh_pos_x_reg[26]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y25  bl_pos_initial_y_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y25  fh_pos_x_reg[66]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y29  fh_pos_y_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y25  fh_pos_y_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y25  fh_pos_y_reg[26]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y29  moveTheBall/bl_x_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y31  moveTheBall/bl_y_reg_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y32  moveTheBall/bl_y_reg_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y30  moveTheBall/calc_cnt_reg[0]/C



