Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Sun Jul 22 08:33:39 2018
| Host         : Vivado-dev running 64-bit Ubuntu 18.04 LTS
| Command      : report_timing_summary -max_paths 10 -file lab5_top_timing_summary_routed.rpt -pb lab5_top_timing_summary_routed.pb -rpx lab5_top_timing_summary_routed.rpx -warn_on_violation
| Design       : lab5_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.701        0.000                      0                  851        0.097        0.000                      0                  851        4.020        0.000                       0                   402  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.701        0.000                      0                  851        0.097        0.000                      0                  851        4.020        0.000                       0                   402  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.701ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.701ns  (required time - arrival time)
  Source:                 h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_VS_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.728ns  (logic 1.494ns (26.082%)  route 4.234ns (73.918%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=401, routed)         1.632     5.234    CLK100MHZ_IBUF_BUFG
    SLICE_X10Y100        FDRE                                         r  h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y100        FDRE (Prop_fdre_C_Q)         0.518     5.752 f  h_count_reg[0]/Q
                         net (fo=7, routed)           1.049     6.802    h_count_reg__0[0]
    SLICE_X10Y100        LUT3 (Prop_lut3_I1_O)        0.150     6.952 r  h_count[6]_i_2/O
                         net (fo=5, routed)           0.491     7.442    h_count[6]_i_2_n_0
    SLICE_X12Y100        LUT6 (Prop_lut6_I1_O)        0.348     7.790 r  v_count[9]_i_5/O
                         net (fo=27, routed)          1.039     8.829    v_count[9]_i_5_n_0
    SLICE_X15Y98         LUT4 (Prop_lut4_I2_O)        0.152     8.981 r  VGA_VS_i_2/O
                         net (fo=1, routed)           0.864     9.845    pulse_generator_small_0/v_count_reg[0]
    SLICE_X15Y98         LUT6 (Prop_lut6_I1_O)        0.326    10.171 r  pulse_generator_small_0/VGA_VS_i_1/O
                         net (fo=1, routed)           0.792    10.962    pulse_generator_small_0_n_11
    SLICE_X9Y98          FDRE                                         r  VGA_VS_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=401, routed)         1.525    14.948    CLK100MHZ_IBUF_BUFG
    SLICE_X9Y98          FDRE                                         r  VGA_VS_reg/C
                         clock pessimism              0.180    15.128    
                         clock uncertainty           -0.035    15.092    
    SLICE_X9Y98          FDRE (Setup_fdre_C_R)       -0.429    14.663    VGA_VS_reg
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                         -10.962    
  -------------------------------------------------------------------
                         slack                                  3.701    

Slack (MET) :             4.309ns  (required time - arrival time)
  Source:                 h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_HS_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.182ns  (logic 1.494ns (28.828%)  route 3.688ns (71.172%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=401, routed)         1.632     5.234    CLK100MHZ_IBUF_BUFG
    SLICE_X10Y100        FDRE                                         r  h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y100        FDRE (Prop_fdre_C_Q)         0.518     5.752 f  h_count_reg[0]/Q
                         net (fo=7, routed)           1.049     6.802    h_count_reg__0[0]
    SLICE_X10Y100        LUT3 (Prop_lut3_I1_O)        0.150     6.952 r  h_count[6]_i_2/O
                         net (fo=5, routed)           0.491     7.442    h_count[6]_i_2_n_0
    SLICE_X12Y100        LUT6 (Prop_lut6_I1_O)        0.348     7.790 r  v_count[9]_i_5/O
                         net (fo=27, routed)          0.935     8.725    v_count[9]_i_5_n_0
    SLICE_X13Y100        LUT4 (Prop_lut4_I3_O)        0.152     8.877 r  VGA_HS_i_4/O
                         net (fo=2, routed)           0.448     9.325    pulse_generator_small_0/h_count_reg[7]_0
    SLICE_X13Y100        LUT6 (Prop_lut6_I4_O)        0.326     9.651 r  pulse_generator_small_0/VGA_HS_i_1/O
                         net (fo=1, routed)           0.766    10.417    pulse_generator_small_0_n_10
    SLICE_X13Y100        FDRE                                         r  VGA_HS_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=401, routed)         1.509    14.931    CLK100MHZ_IBUF_BUFG
    SLICE_X13Y100        FDRE                                         r  VGA_HS_reg/C
                         clock pessimism              0.259    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X13Y100        FDRE (Setup_fdre_C_R)       -0.429    14.726    VGA_HS_reg
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                         -10.417    
  -------------------------------------------------------------------
                         slack                                  4.309    

Slack (MET) :             4.323ns  (required time - arrival time)
  Source:                 h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ypix_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.807ns  (logic 1.288ns (26.793%)  route 3.519ns (73.206%))
  Logic Levels:           4  (LUT3=3 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=401, routed)         1.632     5.234    CLK100MHZ_IBUF_BUFG
    SLICE_X10Y100        FDRE                                         r  h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y100        FDRE (Prop_fdre_C_Q)         0.518     5.752 r  h_count_reg[0]/Q
                         net (fo=7, routed)           1.049     6.802    h_count_reg__0[0]
    SLICE_X10Y100        LUT3 (Prop_lut3_I1_O)        0.150     6.952 f  h_count[6]_i_2/O
                         net (fo=5, routed)           0.491     7.442    h_count[6]_i_2_n_0
    SLICE_X12Y100        LUT6 (Prop_lut6_I1_O)        0.348     7.790 f  v_count[9]_i_5/O
                         net (fo=27, routed)          0.545     8.335    pulse_generator_small_0/h_count_reg[9]
    SLICE_X12Y101        LUT3 (Prop_lut3_I2_O)        0.124     8.459 r  pulse_generator_small_0/h_count[3]_i_1/O
                         net (fo=17, routed)          0.845     9.304    pulse_generator_small_0/h_count_reg[0]
    SLICE_X12Y97         LUT3 (Prop_lut3_I1_O)        0.148     9.452 r  pulse_generator_small_0/ypix_counter[4]_i_1/O
                         net (fo=5, routed)           0.589    10.041    pulse_generator_small_0_n_2
    SLICE_X12Y97         FDRE                                         r  ypix_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=401, routed)         1.525    14.948    CLK100MHZ_IBUF_BUFG
    SLICE_X12Y97         FDRE                                         r  ypix_counter_reg[0]/C
                         clock pessimism              0.180    15.128    
                         clock uncertainty           -0.035    15.092    
    SLICE_X12Y97         FDRE (Setup_fdre_C_R)       -0.728    14.364    ypix_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.364    
                         arrival time                         -10.041    
  -------------------------------------------------------------------
                         slack                                  4.323    

Slack (MET) :             4.323ns  (required time - arrival time)
  Source:                 h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ypix_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.807ns  (logic 1.288ns (26.793%)  route 3.519ns (73.206%))
  Logic Levels:           4  (LUT3=3 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=401, routed)         1.632     5.234    CLK100MHZ_IBUF_BUFG
    SLICE_X10Y100        FDRE                                         r  h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y100        FDRE (Prop_fdre_C_Q)         0.518     5.752 r  h_count_reg[0]/Q
                         net (fo=7, routed)           1.049     6.802    h_count_reg__0[0]
    SLICE_X10Y100        LUT3 (Prop_lut3_I1_O)        0.150     6.952 f  h_count[6]_i_2/O
                         net (fo=5, routed)           0.491     7.442    h_count[6]_i_2_n_0
    SLICE_X12Y100        LUT6 (Prop_lut6_I1_O)        0.348     7.790 f  v_count[9]_i_5/O
                         net (fo=27, routed)          0.545     8.335    pulse_generator_small_0/h_count_reg[9]
    SLICE_X12Y101        LUT3 (Prop_lut3_I2_O)        0.124     8.459 r  pulse_generator_small_0/h_count[3]_i_1/O
                         net (fo=17, routed)          0.845     9.304    pulse_generator_small_0/h_count_reg[0]
    SLICE_X12Y97         LUT3 (Prop_lut3_I1_O)        0.148     9.452 r  pulse_generator_small_0/ypix_counter[4]_i_1/O
                         net (fo=5, routed)           0.589    10.041    pulse_generator_small_0_n_2
    SLICE_X12Y97         FDRE                                         r  ypix_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=401, routed)         1.525    14.948    CLK100MHZ_IBUF_BUFG
    SLICE_X12Y97         FDRE                                         r  ypix_counter_reg[1]/C
                         clock pessimism              0.180    15.128    
                         clock uncertainty           -0.035    15.092    
    SLICE_X12Y97         FDRE (Setup_fdre_C_R)       -0.728    14.364    ypix_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.364    
                         arrival time                         -10.041    
  -------------------------------------------------------------------
                         slack                                  4.323    

Slack (MET) :             4.323ns  (required time - arrival time)
  Source:                 h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ypix_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.807ns  (logic 1.288ns (26.793%)  route 3.519ns (73.206%))
  Logic Levels:           4  (LUT3=3 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=401, routed)         1.632     5.234    CLK100MHZ_IBUF_BUFG
    SLICE_X10Y100        FDRE                                         r  h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y100        FDRE (Prop_fdre_C_Q)         0.518     5.752 r  h_count_reg[0]/Q
                         net (fo=7, routed)           1.049     6.802    h_count_reg__0[0]
    SLICE_X10Y100        LUT3 (Prop_lut3_I1_O)        0.150     6.952 f  h_count[6]_i_2/O
                         net (fo=5, routed)           0.491     7.442    h_count[6]_i_2_n_0
    SLICE_X12Y100        LUT6 (Prop_lut6_I1_O)        0.348     7.790 f  v_count[9]_i_5/O
                         net (fo=27, routed)          0.545     8.335    pulse_generator_small_0/h_count_reg[9]
    SLICE_X12Y101        LUT3 (Prop_lut3_I2_O)        0.124     8.459 r  pulse_generator_small_0/h_count[3]_i_1/O
                         net (fo=17, routed)          0.845     9.304    pulse_generator_small_0/h_count_reg[0]
    SLICE_X12Y97         LUT3 (Prop_lut3_I1_O)        0.148     9.452 r  pulse_generator_small_0/ypix_counter[4]_i_1/O
                         net (fo=5, routed)           0.589    10.041    pulse_generator_small_0_n_2
    SLICE_X12Y97         FDRE                                         r  ypix_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=401, routed)         1.525    14.948    CLK100MHZ_IBUF_BUFG
    SLICE_X12Y97         FDRE                                         r  ypix_counter_reg[2]/C
                         clock pessimism              0.180    15.128    
                         clock uncertainty           -0.035    15.092    
    SLICE_X12Y97         FDRE (Setup_fdre_C_R)       -0.728    14.364    ypix_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.364    
                         arrival time                         -10.041    
  -------------------------------------------------------------------
                         slack                                  4.323    

Slack (MET) :             4.323ns  (required time - arrival time)
  Source:                 h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ypix_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.807ns  (logic 1.288ns (26.793%)  route 3.519ns (73.206%))
  Logic Levels:           4  (LUT3=3 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=401, routed)         1.632     5.234    CLK100MHZ_IBUF_BUFG
    SLICE_X10Y100        FDRE                                         r  h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y100        FDRE (Prop_fdre_C_Q)         0.518     5.752 r  h_count_reg[0]/Q
                         net (fo=7, routed)           1.049     6.802    h_count_reg__0[0]
    SLICE_X10Y100        LUT3 (Prop_lut3_I1_O)        0.150     6.952 f  h_count[6]_i_2/O
                         net (fo=5, routed)           0.491     7.442    h_count[6]_i_2_n_0
    SLICE_X12Y100        LUT6 (Prop_lut6_I1_O)        0.348     7.790 f  v_count[9]_i_5/O
                         net (fo=27, routed)          0.545     8.335    pulse_generator_small_0/h_count_reg[9]
    SLICE_X12Y101        LUT3 (Prop_lut3_I2_O)        0.124     8.459 r  pulse_generator_small_0/h_count[3]_i_1/O
                         net (fo=17, routed)          0.845     9.304    pulse_generator_small_0/h_count_reg[0]
    SLICE_X12Y97         LUT3 (Prop_lut3_I1_O)        0.148     9.452 r  pulse_generator_small_0/ypix_counter[4]_i_1/O
                         net (fo=5, routed)           0.589    10.041    pulse_generator_small_0_n_2
    SLICE_X12Y97         FDRE                                         r  ypix_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=401, routed)         1.525    14.948    CLK100MHZ_IBUF_BUFG
    SLICE_X12Y97         FDRE                                         r  ypix_counter_reg[3]/C
                         clock pessimism              0.180    15.128    
                         clock uncertainty           -0.035    15.092    
    SLICE_X12Y97         FDRE (Setup_fdre_C_R)       -0.728    14.364    ypix_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.364    
                         arrival time                         -10.041    
  -------------------------------------------------------------------
                         slack                                  4.323    

Slack (MET) :             4.418ns  (required time - arrival time)
  Source:                 h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ypix_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.807ns  (logic 1.288ns (26.793%)  route 3.519ns (73.206%))
  Logic Levels:           4  (LUT3=3 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=401, routed)         1.632     5.234    CLK100MHZ_IBUF_BUFG
    SLICE_X10Y100        FDRE                                         r  h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y100        FDRE (Prop_fdre_C_Q)         0.518     5.752 r  h_count_reg[0]/Q
                         net (fo=7, routed)           1.049     6.802    h_count_reg__0[0]
    SLICE_X10Y100        LUT3 (Prop_lut3_I1_O)        0.150     6.952 f  h_count[6]_i_2/O
                         net (fo=5, routed)           0.491     7.442    h_count[6]_i_2_n_0
    SLICE_X12Y100        LUT6 (Prop_lut6_I1_O)        0.348     7.790 f  v_count[9]_i_5/O
                         net (fo=27, routed)          0.545     8.335    pulse_generator_small_0/h_count_reg[9]
    SLICE_X12Y101        LUT3 (Prop_lut3_I2_O)        0.124     8.459 r  pulse_generator_small_0/h_count[3]_i_1/O
                         net (fo=17, routed)          0.845     9.304    pulse_generator_small_0/h_count_reg[0]
    SLICE_X12Y97         LUT3 (Prop_lut3_I1_O)        0.148     9.452 r  pulse_generator_small_0/ypix_counter[4]_i_1/O
                         net (fo=5, routed)           0.589    10.041    pulse_generator_small_0_n_2
    SLICE_X13Y97         FDRE                                         r  ypix_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=401, routed)         1.525    14.948    CLK100MHZ_IBUF_BUFG
    SLICE_X13Y97         FDRE                                         r  ypix_counter_reg[4]/C
                         clock pessimism              0.180    15.128    
                         clock uncertainty           -0.035    15.092    
    SLICE_X13Y97         FDRE (Setup_fdre_C_R)       -0.633    14.459    ypix_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.459    
                         arrival time                         -10.041    
  -------------------------------------------------------------------
                         slack                                  4.418    

Slack (MET) :             4.611ns  (required time - arrival time)
  Source:                 accel_spi_rw_0/SPI_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel_spi_rw_0/SPI_shiftregister_reg[21]_srl2___accel_spi_rw_0_SPI_shiftregister_reg_r_0/CE
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.809ns  (logic 1.784ns (37.100%)  route 3.025ns (62.900%))
  Logic Levels:           5  (CARRY4=2 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=401, routed)         1.723     5.326    accel_spi_rw_0/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y89          FDCE                                         r  accel_spi_rw_0/SPI_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDCE (Prop_fdce_C_Q)         0.518     5.844 r  accel_spi_rw_0/SPI_state_reg[2]/Q
                         net (fo=66, routed)          1.268     7.111    accel_spi_rw_0/SPI_state[2]
    SLICE_X1Y91          LUT6 (Prop_lut6_I1_O)        0.124     7.235 r  accel_spi_rw_0/SPI_next_state1_carry_i_7/O
                         net (fo=1, routed)           0.465     7.700    accel_spi_rw_0/SPI_next_state1_carry_i_7_n_0
    SLICE_X0Y91          LUT6 (Prop_lut6_I0_O)        0.124     7.824 r  accel_spi_rw_0/SPI_next_state1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.824    accel_spi_rw_0/SPI_next_state1_carry_i_4_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.356 r  accel_spi_rw_0/SPI_next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.356    accel_spi_rw_0/SPI_next_state1_carry_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.513 r  accel_spi_rw_0/SPI_next_state1_carry__0/CO[1]
                         net (fo=6, routed)           0.775     9.288    accel_spi_rw_0/p_0_in_0
    SLICE_X1Y88          LUT6 (Prop_lut6_I5_O)        0.329     9.617 r  accel_spi_rw_0/SPI_shiftregister[19]_i_1/O
                         net (fo=24, routed)          0.517    10.134    accel_spi_rw_0/SPI_shiftregister[19]_i_1_n_0
    SLICE_X2Y86          SRL16E                                       r  accel_spi_rw_0/SPI_shiftregister_reg[21]_srl2___accel_spi_rw_0_SPI_shiftregister_reg_r_0/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=401, routed)         1.600    15.023    accel_spi_rw_0/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y86          SRL16E                                       r  accel_spi_rw_0/SPI_shiftregister_reg[21]_srl2___accel_spi_rw_0_SPI_shiftregister_reg_r_0/CLK
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X2Y86          SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    14.745    accel_spi_rw_0/SPI_shiftregister_reg[21]_srl2___accel_spi_rw_0_SPI_shiftregister_reg_r_0
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                         -10.134    
  -------------------------------------------------------------------
                         slack                                  4.611    

Slack (MET) :             4.611ns  (required time - arrival time)
  Source:                 accel_spi_rw_0/SPI_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel_spi_rw_0/SPI_shiftregister_reg[5]_srl4___accel_spi_rw_0_SPI_shiftregister_reg_r_2/CE
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.809ns  (logic 1.784ns (37.100%)  route 3.025ns (62.900%))
  Logic Levels:           5  (CARRY4=2 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=401, routed)         1.723     5.326    accel_spi_rw_0/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y89          FDCE                                         r  accel_spi_rw_0/SPI_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDCE (Prop_fdce_C_Q)         0.518     5.844 r  accel_spi_rw_0/SPI_state_reg[2]/Q
                         net (fo=66, routed)          1.268     7.111    accel_spi_rw_0/SPI_state[2]
    SLICE_X1Y91          LUT6 (Prop_lut6_I1_O)        0.124     7.235 r  accel_spi_rw_0/SPI_next_state1_carry_i_7/O
                         net (fo=1, routed)           0.465     7.700    accel_spi_rw_0/SPI_next_state1_carry_i_7_n_0
    SLICE_X0Y91          LUT6 (Prop_lut6_I0_O)        0.124     7.824 r  accel_spi_rw_0/SPI_next_state1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.824    accel_spi_rw_0/SPI_next_state1_carry_i_4_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.356 r  accel_spi_rw_0/SPI_next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.356    accel_spi_rw_0/SPI_next_state1_carry_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.513 r  accel_spi_rw_0/SPI_next_state1_carry__0/CO[1]
                         net (fo=6, routed)           0.775     9.288    accel_spi_rw_0/p_0_in_0
    SLICE_X1Y88          LUT6 (Prop_lut6_I5_O)        0.329     9.617 r  accel_spi_rw_0/SPI_shiftregister[19]_i_1/O
                         net (fo=24, routed)          0.517    10.134    accel_spi_rw_0/SPI_shiftregister[19]_i_1_n_0
    SLICE_X2Y86          SRL16E                                       r  accel_spi_rw_0/SPI_shiftregister_reg[5]_srl4___accel_spi_rw_0_SPI_shiftregister_reg_r_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=401, routed)         1.600    15.023    accel_spi_rw_0/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y86          SRL16E                                       r  accel_spi_rw_0/SPI_shiftregister_reg[5]_srl4___accel_spi_rw_0_SPI_shiftregister_reg_r_2/CLK
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X2Y86          SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    14.745    accel_spi_rw_0/SPI_shiftregister_reg[5]_srl4___accel_spi_rw_0_SPI_shiftregister_reg_r_2
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                         -10.134    
  -------------------------------------------------------------------
                         slack                                  4.611    

Slack (MET) :             4.726ns  (required time - arrival time)
  Source:                 h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yframe_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.610ns  (logic 1.264ns (27.420%)  route 3.346ns (72.580%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=401, routed)         1.632     5.234    CLK100MHZ_IBUF_BUFG
    SLICE_X10Y100        FDRE                                         r  h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y100        FDRE (Prop_fdre_C_Q)         0.518     5.752 r  h_count_reg[0]/Q
                         net (fo=7, routed)           1.049     6.802    h_count_reg__0[0]
    SLICE_X10Y100        LUT3 (Prop_lut3_I1_O)        0.150     6.952 f  h_count[6]_i_2/O
                         net (fo=5, routed)           0.491     7.442    h_count[6]_i_2_n_0
    SLICE_X12Y100        LUT6 (Prop_lut6_I1_O)        0.348     7.790 f  v_count[9]_i_5/O
                         net (fo=27, routed)          0.545     8.335    pulse_generator_small_0/h_count_reg[9]
    SLICE_X12Y101        LUT3 (Prop_lut3_I2_O)        0.124     8.459 r  pulse_generator_small_0/h_count[3]_i_1/O
                         net (fo=17, routed)          0.585     9.044    pulse_generator_small_0/h_count_reg[0]
    SLICE_X13Y97         LUT2 (Prop_lut2_I0_O)        0.124     9.168 r  pulse_generator_small_0/yframe[7]_i_1/O
                         net (fo=8, routed)           0.676     9.844    pulse_generator_small_0_n_6
    SLICE_X10Y95         FDRE                                         r  yframe_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=401, routed)         1.527    14.950    CLK100MHZ_IBUF_BUFG
    SLICE_X10Y95         FDRE                                         r  yframe_reg[0]/C
                         clock pessimism              0.180    15.130    
                         clock uncertainty           -0.035    15.094    
    SLICE_X10Y95         FDRE (Setup_fdre_C_R)       -0.524    14.570    yframe_reg[0]
  -------------------------------------------------------------------
                         required time                         14.570    
                         arrival time                          -9.844    
  -------------------------------------------------------------------
                         slack                                  4.726    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.209ns (42.331%)  route 0.285ns (57.669%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=401, routed)         0.570     1.489    CLK100MHZ_IBUF_BUFG
    SLICE_X10Y100        FDRE                                         r  h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y100        FDRE (Prop_fdre_C_Q)         0.164     1.653 r  h_count_reg[2]/Q
                         net (fo=5, routed)           0.285     1.938    h_count_reg__0[2]
    SLICE_X10Y99         LUT6 (Prop_lut6_I1_O)        0.045     1.983 r  h_count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.983    p_0_in__0[4]
    SLICE_X10Y99         FDRE                                         r  h_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=401, routed)         0.847     2.012    CLK100MHZ_IBUF_BUFG
    SLICE_X10Y99         FDRE                                         r  h_count_reg[4]/C
                         clock pessimism             -0.245     1.766    
    SLICE_X10Y99         FDRE (Hold_fdre_C_D)         0.120     1.886    h_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 btnDebounce_D/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnDebounce_D/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=401, routed)         0.604     1.523    btnDebounce_D/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y99          FDRE                                         r  btnDebounce_D/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  btnDebounce_D/counter_reg[7]/Q
                         net (fo=2, routed)           0.120     1.785    btnDebounce_D/counter_reg[7]
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.945 r  btnDebounce_D/counter_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.945    btnDebounce_D/counter_reg[4]_i_1__1_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.999 r  btnDebounce_D/counter_reg[8]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.999    btnDebounce_D/counter_reg[8]_i_1__1_n_7
    SLICE_X5Y100         FDRE                                         r  btnDebounce_D/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=401, routed)         0.868     2.034    btnDebounce_D/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y100         FDRE                                         r  btnDebounce_D/counter_reg[8]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X5Y100         FDRE (Hold_fdre_C_D)         0.105     1.893    btnDebounce_D/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.209ns (42.189%)  route 0.286ns (57.811%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=401, routed)         0.576     1.495    CLK100MHZ_IBUF_BUFG
    SLICE_X10Y99         FDRE                                         r  h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  h_count_reg[4]/Q
                         net (fo=7, routed)           0.286     1.946    h_count_reg__0[4]
    SLICE_X12Y100        LUT6 (Prop_lut6_I1_O)        0.045     1.991 r  h_count[6]_i_1/O
                         net (fo=1, routed)           0.000     1.991    p_0_in__0[6]
    SLICE_X12Y100        FDRE                                         r  h_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=401, routed)         0.841     2.006    CLK100MHZ_IBUF_BUFG
    SLICE_X12Y100        FDRE                                         r  h_count_reg[6]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X12Y100        FDRE (Hold_fdre_C_D)         0.120     1.880    h_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.209ns (44.764%)  route 0.258ns (55.236%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=401, routed)         0.576     1.495    CLK100MHZ_IBUF_BUFG
    SLICE_X10Y99         FDRE                                         r  h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  h_count_reg[4]/Q
                         net (fo=7, routed)           0.258     1.917    h_count_reg__0[4]
    SLICE_X11Y100        LUT5 (Prop_lut5_I3_O)        0.045     1.962 r  h_count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.962    p_0_in__0[5]
    SLICE_X11Y100        FDRE                                         r  h_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=401, routed)         0.841     2.006    CLK100MHZ_IBUF_BUFG
    SLICE_X11Y100        FDRE                                         r  h_count_reg[5]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X11Y100        FDRE (Hold_fdre_C_D)         0.091     1.851    h_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 Debounce_X_neg/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Debounce_X_neg/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.373ns (73.097%)  route 0.137ns (26.903%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=401, routed)         0.576     1.495    Debounce_X_neg/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y99          FDRE                                         r  Debounce_X_neg/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.164     1.659 r  Debounce_X_neg/counter_reg[18]/Q
                         net (fo=3, routed)           0.137     1.796    Debounce_X_neg/counter_reg[18]
    SLICE_X8Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.952 r  Debounce_X_neg/counter_reg[16]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001     1.953    Debounce_X_neg/counter_reg[16]_i_1__5_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.006 r  Debounce_X_neg/counter_reg[20]_i_1__5/O[0]
                         net (fo=1, routed)           0.000     2.006    Debounce_X_neg/counter_reg[20]_i_1__5_n_7
    SLICE_X8Y100         FDRE                                         r  Debounce_X_neg/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=401, routed)         0.841     2.006    Debounce_X_neg/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y100         FDRE                                         r  Debounce_X_neg/counter_reg[20]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X8Y100         FDRE (Hold_fdre_C_D)         0.134     1.894    Debounce_X_neg/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 seg7_controller_0/pulse_generator_0/pulseCnt_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_controller_0/pulse_generator_0/pulseCnt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.652%)  route 0.134ns (27.348%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=401, routed)         0.605     1.524    seg7_controller_0/pulse_generator_0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y99          FDCE                                         r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDCE (Prop_fdce_C_Q)         0.141     1.665 r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[22]/Q
                         net (fo=2, routed)           0.133     1.798    seg7_controller_0/pulse_generator_0/pulseCnt_reg[22]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.958 r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.959    seg7_controller_0/pulse_generator_0/pulseCnt_reg[20]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.013 r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.013    seg7_controller_0/pulse_generator_0/pulseCnt_reg[24]_i_1_n_7
    SLICE_X0Y100         FDCE                                         r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=401, routed)         0.872     2.037    seg7_controller_0/pulse_generator_0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y100         FDCE                                         r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[24]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDCE (Hold_fdce_C_D)         0.105     1.896    seg7_controller_0/pulse_generator_0/pulseCnt_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 btnDebounce_D/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnDebounce_D/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=401, routed)         0.604     1.523    btnDebounce_D/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y99          FDRE                                         r  btnDebounce_D/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  btnDebounce_D/counter_reg[7]/Q
                         net (fo=2, routed)           0.120     1.785    btnDebounce_D/counter_reg[7]
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.945 r  btnDebounce_D/counter_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.945    btnDebounce_D/counter_reg[4]_i_1__1_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.010 r  btnDebounce_D/counter_reg[8]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     2.010    btnDebounce_D/counter_reg[8]_i_1__1_n_5
    SLICE_X5Y100         FDRE                                         r  btnDebounce_D/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=401, routed)         0.868     2.034    btnDebounce_D/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y100         FDRE                                         r  btnDebounce_D/counter_reg[10]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X5Y100         FDRE (Hold_fdre_C_D)         0.105     1.893    btnDebounce_D/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 Debounce_X_neg/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Debounce_X_neg/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.386ns (73.765%)  route 0.137ns (26.235%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=401, routed)         0.576     1.495    Debounce_X_neg/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y99          FDRE                                         r  Debounce_X_neg/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.164     1.659 r  Debounce_X_neg/counter_reg[18]/Q
                         net (fo=3, routed)           0.137     1.796    Debounce_X_neg/counter_reg[18]
    SLICE_X8Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.952 r  Debounce_X_neg/counter_reg[16]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001     1.953    Debounce_X_neg/counter_reg[16]_i_1__5_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.019 r  Debounce_X_neg/counter_reg[20]_i_1__5/O[2]
                         net (fo=1, routed)           0.000     2.019    Debounce_X_neg/counter_reg[20]_i_1__5_n_5
    SLICE_X8Y100         FDRE                                         r  Debounce_X_neg/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=401, routed)         0.841     2.006    Debounce_X_neg/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y100         FDRE                                         r  Debounce_X_neg/counter_reg[22]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X8Y100         FDRE (Hold_fdre_C_D)         0.134     1.894    Debounce_X_neg/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 seg7_controller_0/pulse_generator_0/pulseCnt_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_controller_0/pulse_generator_0/pulseCnt_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.254%)  route 0.134ns (26.746%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=401, routed)         0.605     1.524    seg7_controller_0/pulse_generator_0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y99          FDCE                                         r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDCE (Prop_fdce_C_Q)         0.141     1.665 r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[22]/Q
                         net (fo=2, routed)           0.133     1.798    seg7_controller_0/pulse_generator_0/pulseCnt_reg[22]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.958 r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.959    seg7_controller_0/pulse_generator_0/pulseCnt_reg[20]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.024 r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.024    seg7_controller_0/pulse_generator_0/pulseCnt_reg[24]_i_1_n_5
    SLICE_X0Y100         FDCE                                         r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=401, routed)         0.872     2.037    seg7_controller_0/pulse_generator_0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y100         FDCE                                         r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[26]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDCE (Hold_fdce_C_D)         0.105     1.896    seg7_controller_0/pulse_generator_0/pulseCnt_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 btnDebounce_D/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnDebounce_D/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=401, routed)         0.604     1.523    btnDebounce_D/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y99          FDRE                                         r  btnDebounce_D/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  btnDebounce_D/counter_reg[7]/Q
                         net (fo=2, routed)           0.120     1.785    btnDebounce_D/counter_reg[7]
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.945 r  btnDebounce_D/counter_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.945    btnDebounce_D/counter_reg[4]_i_1__1_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.035 r  btnDebounce_D/counter_reg[8]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     2.035    btnDebounce_D/counter_reg[8]_i_1__1_n_4
    SLICE_X5Y100         FDRE                                         r  btnDebounce_D/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=401, routed)         0.868     2.034    btnDebounce_D/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y100         FDRE                                         r  btnDebounce_D/counter_reg[11]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X5Y100         FDRE (Hold_fdre_C_D)         0.105     1.893    btnDebounce_D/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.142    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X8Y94     Debounce_X_neg/btnDB_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X8Y97     Debounce_X_neg/counter_reg[9]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X6Y93     Debounce_X_pos/btnDB_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X7Y95     Debounce_X_pos/counter_reg[5]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X7Y95     Debounce_X_pos/counter_reg[6]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X7Y95     Debounce_X_pos/counter_reg[7]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X7Y96     Debounce_X_pos/counter_reg[8]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X7Y96     Debounce_X_pos/counter_reg[9]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X8Y91     Debounce_Y_neg/btnDB_reg/C
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y86     accel_spi_rw_0/SPI_shiftregister_reg[21]_srl2___accel_spi_rw_0_SPI_shiftregister_reg_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y86     accel_spi_rw_0/SPI_shiftregister_reg[5]_srl4___accel_spi_rw_0_SPI_shiftregister_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y86     accel_spi_rw_0/SPI_shiftregister_reg[21]_srl2___accel_spi_rw_0_SPI_shiftregister_reg_r_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y86     accel_spi_rw_0/SPI_shiftregister_reg[5]_srl4___accel_spi_rw_0_SPI_shiftregister_reg_r_2/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X8Y91     Debounce_Y_neg/btnDB_reg/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X13Y92    btnDebounce_R/btnDB_reg/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X10Y95    yframe_reg[0]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X11Y95    yframe_reg[1]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X11Y95    yframe_reg[2]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X11Y95    yframe_reg[3]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y86     accel_spi_rw_0/SPI_shiftregister_reg[21]_srl2___accel_spi_rw_0_SPI_shiftregister_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y86     accel_spi_rw_0/SPI_shiftregister_reg[21]_srl2___accel_spi_rw_0_SPI_shiftregister_reg_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y86     accel_spi_rw_0/SPI_shiftregister_reg[5]_srl4___accel_spi_rw_0_SPI_shiftregister_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y86     accel_spi_rw_0/SPI_shiftregister_reg[5]_srl4___accel_spi_rw_0_SPI_shiftregister_reg_r_2/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X8Y97     Debounce_X_neg/counter_reg[9]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X12Y97    ypix_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X12Y97    ypix_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X12Y97    ypix_counter_reg[2]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X8Y97     Debounce_X_neg/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X8Y97     Debounce_X_neg/counter_reg[11]/C



