==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'snn_ip_core/snn_ip.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from snn_ip_core/snn_ip.cpp:1:
snn_ip_core/snn_ip.cpp:334:9: error: no matching function for call to 'conv_layer'
        conv_layer(spike1_out, conv2_out,
        ^~~~~~~~~~
snn_ip_core/snn_ip.cpp:29:6: note: candidate function not viable: no known conversion from 'float [64][64][64]' to 'float (*)[64][32]' for 1st argument; 
void conv_layer(
     ^
snn_ip_core/snn_ip.cpp:349:9: error: no matching function for call to 'conv_layer'
        conv_layer(spike2_out, conv3_out,
        ^~~~~~~~~~
snn_ip_core/snn_ip.cpp:29:6: note: candidate function not viable: no known conversion from 'float [64][64][64]' to 'float (*)[64][32]' for 1st argument; 
void conv_layer(
     ^
2 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'snn_ip_core/snn_ip.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from snn_ip_core/snn_ip.cpp:1:
In file included from snn_ip_core/snn_ip.cpp:2:
snn_ip_core/snn_weights.h:13:24: error: typedef redefinition with different types ('ap_fixed<16, 6>' vs 'float')
typedef ap_fixed<16,6> fixed_t;
                       ^
snn_ip_core/snn_ip.h:54:15: note: previous definition is here
typedef float fixed_t;
              ^
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'snn_ip_core/snn_ip.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:01:10 . Memory (MB): peak = 175.137 ; gain = 82.449
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:01:10 . Memory (MB): peak = 175.137 ; gain = 82.449
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'lif_neuron' into 'apply_lif_1d' (snn_ip_core/snn_ip.cpp:201).
INFO: [XFORM 203-603] Inlining function 'lif_neuron' into 'apply_lif_2d' (snn_ip_core/snn_ip.cpp:155).
INFO: [XFORM 203-603] Inlining function 'argmax' into 'snn_ip' (snn_ip_core/snn_ip.cpp:460).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:01:13 . Memory (MB): peak = 175.137 ; gain = 82.449
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:01:15 . Memory (MB): peak = 257.480 ; gain = 164.793
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1' (snn_ip_core/snn_ip.cpp:301) in function 'snn_ip' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3.1' (snn_ip_core/snn_ip.cpp:311) in function 'snn_ip' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-4.1' (snn_ip_core/snn_ip.cpp:321) in function 'snn_ip' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'H_LOOP_FLAT' (snn_ip_core/snn_ip.cpp:218) in function 'flatten' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'H_LOOP_LIF' (snn_ip_core/snn_ip.cpp:148) in function 'apply_lif_2d' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'OUT_H_LOOP' (snn_ip_core/snn_ip.cpp:102) in function 'max_pool' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'OUT_LOOP_FC' (snn_ip_core/snn_ip.cpp:172) in function 'fc_layer' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'OUT_LOOP_FC' (snn_ip_core/snn_ip.cpp:172) in function 'fc_layer.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'OUT_H_LOOP' (snn_ip_core/snn_ip.cpp:43) in function 'conv_layer' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'OUT_H_LOOP' (snn_ip_core/snn_ip.cpp:43) in function 'conv_layer.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'OUT_H_LOOP' (snn_ip_core/snn_ip.cpp:43) in function 'conv_layer.2' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (snn_ip_core/snn_ip.cpp:303) in function 'snn_ip' completely with a factor of 31.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (snn_ip_core/snn_ip.cpp:313) in function 'snn_ip' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1' (snn_ip_core/snn_ip.cpp:323) in function 'snn_ip' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'W_LOOP_FLAT' (snn_ip_core/snn_ip.cpp:221) in function 'flatten' completely with a factor of 6.
WARNING: [XFORM 203-503] Cannot unroll loop 'W_LOOP_LIF' (snn_ip_core/snn_ip.cpp:153) in function 'apply_lif_2d': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'OUT_W_LOOP' (snn_ip_core/snn_ip.cpp:107) in function 'max_pool': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'POOL_H_LOOP' (snn_ip_core/snn_ip.cpp:113) in function 'max_pool' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'POOL_W_LOOP' (snn_ip_core/snn_ip.cpp:115) in function 'max_pool' completely with a factor of 2.
WARNING: [XFORM 203-503] Cannot unroll loop 'IN_LOOP_FC' (snn_ip_core/snn_ip.cpp:179) in function 'fc_layer': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'IN_LOOP_FC' (snn_ip_core/snn_ip.cpp:179) in function 'fc_layer.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'OUT_W_LOOP' (snn_ip_core/snn_ip.cpp:49) in function 'conv_layer': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'IN_CH_LOOP' (snn_ip_core/snn_ip.cpp:56) in function 'conv_layer': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'KH_LOOP' (snn_ip_core/snn_ip.cpp:61) in function 'conv_layer' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KW_LOOP' (snn_ip_core/snn_ip.cpp:66) in function 'conv_layer' completely with a factor of 3.
WARNING: [XFORM 203-503] Cannot unroll loop 'OUT_W_LOOP' (snn_ip_core/snn_ip.cpp:49) in function 'conv_layer.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'IN_CH_LOOP' (snn_ip_core/snn_ip.cpp:56) in function 'conv_layer.1': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'KH_LOOP' (snn_ip_core/snn_ip.cpp:61) in function 'conv_layer.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KW_LOOP' (snn_ip_core/snn_ip.cpp:66) in function 'conv_layer.1' completely with a factor of 3.
WARNING: [XFORM 203-503] Cannot unroll loop 'OUT_W_LOOP' (snn_ip_core/snn_ip.cpp:49) in function 'conv_layer.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'IN_CH_LOOP' (snn_ip_core/snn_ip.cpp:56) in function 'conv_layer.2': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'KH_LOOP' (snn_ip_core/snn_ip.cpp:61) in function 'conv_layer.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KW_LOOP' (snn_ip_core/snn_ip.cpp:66) in function 'conv_layer.2' completely with a factor of 3.
INFO: [XFORM 203-101] Partitioning array 'output_spikes'  in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'features_0_weight' in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 256 to 2304 for loop 'IN_LOOP_FC' (snn_ip_core/snn_ip.cpp:180:1) in function 'fc_layer.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 256 for loop 'OUT_LOOP_FC' (snn_ip_core/snn_ip.cpp:173:1) in function 'fc_layer.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2304 to 256 for loop 'IN_LOOP_FC' (snn_ip_core/snn_ip.cpp:180:1) in function 'fc_layer'.
WARNING: [XFORM 203-561] Updating loop upper bound from 256 to 10 for loop 'OUT_LOOP_FC' (snn_ip_core/snn_ip.cpp:173:1) in function 'fc_layer'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 32 for loop 'IN_CH_LOOP' (snn_ip_core/snn_ip.cpp:57:1) in function 'conv_layer.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 62 to 12 for loop 'OUT_W_LOOP' (snn_ip_core/snn_ip.cpp:50:1) in function 'conv_layer.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 6 to 12 for loop 'OUT_W_LOOP' (snn_ip_core/snn_ip.cpp:50:1) in function 'conv_layer.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 62 to 12 for loop 'OUT_H_LOOP' (snn_ip_core/snn_ip.cpp:44:1) in function 'conv_layer.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 6 to 12 for loop 'OUT_H_LOOP' (snn_ip_core/snn_ip.cpp:44:1) in function 'conv_layer.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 16 to 64 for loop 'OUT_CH_LOOP' (snn_ip_core/snn_ip.cpp:39:1) in function 'conv_layer.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 32 to 16 for loop 'IN_CH_LOOP' (snn_ip_core/snn_ip.cpp:57:1) in function 'conv_layer.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 16 for loop 'IN_CH_LOOP' (snn_ip_core/snn_ip.cpp:57:1) in function 'conv_layer.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 62 to 29 for loop 'OUT_W_LOOP' (snn_ip_core/snn_ip.cpp:50:1) in function 'conv_layer.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 6 to 29 for loop 'OUT_W_LOOP' (snn_ip_core/snn_ip.cpp:50:1) in function 'conv_layer.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 62 to 29 for loop 'OUT_H_LOOP' (snn_ip_core/snn_ip.cpp:44:1) in function 'conv_layer.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 6 to 29 for loop 'OUT_H_LOOP' (snn_ip_core/snn_ip.cpp:44:1) in function 'conv_layer.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 64 to 32 for loop 'OUT_CH_LOOP' (snn_ip_core/snn_ip.cpp:39:1) in function 'conv_layer.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 16 to 32 for loop 'OUT_CH_LOOP' (snn_ip_core/snn_ip.cpp:39:1) in function 'conv_layer.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 32 to 1 for loop 'IN_CH_LOOP' (snn_ip_core/snn_ip.cpp:57:1) in function 'conv_layer'.
WARNING: [XFORM 203-561] Updating loop lower bound from 6 to 62 for loop 'OUT_W_LOOP' (snn_ip_core/snn_ip.cpp:50:1) in function 'conv_layer'.
WARNING: [XFORM 203-561] Updating loop lower bound from 6 to 62 for loop 'OUT_H_LOOP' (snn_ip_core/snn_ip.cpp:44:1) in function 'conv_layer'.
WARNING: [XFORM 203-561] Updating loop upper bound from 64 to 16 for loop 'OUT_CH_LOOP' (snn_ip_core/snn_ip.cpp:39:1) in function 'conv_layer'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (snn_ip_core/snn_ip.cpp:107:52) to (snn_ip_core/snn_ip.cpp:107:45) in function 'max_pool'... converting 9 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.10floatP.i4' into 'snn_ip' (snn_ip_core/snn_ip.cpp:455).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:01:21 . Memory (MB): peak = 275.426 ; gain = 182.738
INFO: [XFORM 203-541] Flattening a loop nest 'INIT_MEM_CONV1' (snn_ip_core/snn_ip.cpp:300:35) in function 'snn_ip'.
INFO: [XFORM 203-541] Flattening a loop nest 'INIT_MEM_CONV2' (snn_ip_core/snn_ip.cpp:310:35) in function 'snn_ip'.
INFO: [XFORM 203-541] Flattening a loop nest 'INIT_MEM_CONV3' (snn_ip_core/snn_ip.cpp:320:35) in function 'snn_ip'.
INFO: [XFORM 203-541] Flattening a loop nest 'IMG_H' (snn_ip_core/snn_ip.cpp:345:35) in function 'snn_ip'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'TIMESTEP_LOOP' (snn_ip_core/snn_ip.cpp:355:35) in function 'snn_ip' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'OUT_H_LOOP' (snn_ip_core/snn_ip.cpp:102:48) in function 'max_pool'.
INFO: [XFORM 203-541] Flattening a loop nest 'CH_LOOP' (snn_ip_core/snn_ip.cpp:98:41) in function 'max_pool'.
INFO: [XFORM 203-541] Flattening a loop nest 'CH_LOOP_FLAT' (snn_ip_core/snn_ip.cpp:216:35) in function 'flatten'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUT_LOOP_FC' (snn_ip_core/snn_ip.cpp:172:41) in function 'fc_layer.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUT_LOOP_FC' (snn_ip_core/snn_ip.cpp:172:41) in function 'fc_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUT_H_LOOP' (snn_ip_core/snn_ip.cpp:43:45) in function 'conv_layer.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUT_CH_LOOP' (snn_ip_core/snn_ip.cpp:38:42) in function 'conv_layer.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUT_H_LOOP' (snn_ip_core/snn_ip.cpp:43:45) in function 'conv_layer.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUT_CH_LOOP' (snn_ip_core/snn_ip.cpp:38:42) in function 'conv_layer.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUT_H_LOOP' (snn_ip_core/snn_ip.cpp:43:45) in function 'conv_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUT_CH_LOOP' (snn_ip_core/snn_ip.cpp:38:42) in function 'conv_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'H_LOOP_LIF' (snn_ip_core/snn_ip.cpp:148:38) in function 'apply_lif_2d'.
INFO: [XFORM 203-541] Flattening a loop nest 'CH_LOOP_LIF' (snn_ip_core/snn_ip.cpp:144:35) in function 'apply_lif_2d'.
INFO: [HLS 200-472] Inferring partial write operation for 'mem_conv1' (snn_ip_core/snn_ip.cpp:304:17)
INFO: [HLS 200-472] Inferring partial write operation for 'mem_conv2' (snn_ip_core/snn_ip.cpp:314:17)
INFO: [HLS 200-472] Inferring partial write operation for 'mem_conv3' (snn_ip_core/snn_ip.cpp:324:17)
INFO: [HLS 200-472] Inferring partial write operation for 'mem_fc1' (snn_ip_core/snn_ip.cpp:332:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mem_fc2' (snn_ip_core/snn_ip.cpp:338:2)
INFO: [HLS 200-472] Inferring partial write operation for 'input_float' (snn_ip_core/snn_ip.cpp:349:32)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (snn_ip_core/snn_ip.cpp:128:17)
INFO: [HLS 200-472] Inferring partial write operation for 'flat_out' (snn_ip_core/snn_ip.cpp:222:17)
INFO: [HLS 200-472] Inferring partial write operation for 'fc1_out' (snn_ip_core/snn_ip.cpp:184:9)
INFO: [HLS 200-472] Inferring partial write operation for 'conv3_out' (snn_ip_core/snn_ip.cpp:81:17)
INFO: [HLS 200-472] Inferring partial write operation for 'mem_pot' (snn_ip_core/snn_ip.cpp:11:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (snn_ip_core/snn_ip.cpp:155:20)
INFO: [HLS 200-472] Inferring partial write operation for 'mem_pot' (snn_ip_core/snn_ip.cpp:11:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (snn_ip_core/snn_ip.cpp:201:14)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:50 ; elapsed = 00:02:14 . Memory (MB): peak = 402.188 ; gain = 309.500
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'snn_ip' ...
WARNING: [SYN 201-103] Legalizing function name 'conv_layer.1' to 'conv_layer_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv_layer.2' to 'conv_layer_2'.
WARNING: [SYN 201-103] Legalizing function name 'fc_layer.1' to 'fc_layer_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 137.008 seconds; current allocated memory: 338.937 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.847 seconds; current allocated memory: 339.669 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CH_LOOP_OUT_H_LOOP_OUT_W_LOOP'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', snn_ip_core/snn_ip.cpp:120) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.793 seconds; current allocated memory: 340.280 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.736 seconds; current allocated memory: 340.847 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'apply_lif_2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CH_LOOP_LIF_H_LOOP_LIF_W_LOOP_LIF'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 15.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.127 seconds; current allocated memory: 341.154 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.544 seconds; current allocated memory: 341.427 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.026 seconds; current allocated memory: 341.968 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.906 seconds; current allocated memory: 342.579 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_layer_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.499 seconds; current allocated memory: 343.193 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.876 seconds; current allocated memory: 343.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flatten' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CH_LOOP_FLAT_H_LOOP_FLAT'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('spike3_out_load_2', snn_ip_core/snn_ip.cpp:222) on array 'spike3_out' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'spike3_out'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.22 seconds; current allocated memory: 344.106 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 344.378 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OUT_LOOP_FC_IN_LOOP_FC'.
WARNING: [SCHED 204-68] The II Violation in module 'fc_layer_1' (Loop: OUT_LOOP_FC_IN_LOOP_FC): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum', snn_ip_core/snn_ip.cpp:181) and 'select' operation ('sum_0_mid2', snn_ip_core/snn_ip.cpp:179).
WARNING: [SCHED 204-68] The II Violation in module 'fc_layer_1' (Loop: OUT_LOOP_FC_IN_LOOP_FC): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum', snn_ip_core/snn_ip.cpp:181) and 'select' operation ('sum_0_mid2', snn_ip_core/snn_ip.cpp:179).
WARNING: [SCHED 204-68] The II Violation in module 'fc_layer_1' (Loop: OUT_LOOP_FC_IN_LOOP_FC): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum', snn_ip_core/snn_ip.cpp:181) and 'select' operation ('sum_0_mid2', snn_ip_core/snn_ip.cpp:179).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 12.
WARNING: [SCHED 204-21] Estimated clock period (15.21ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'fc_layer_1' consists of the following:
	'fadd' operation ('sum', snn_ip_core/snn_ip.cpp:181) [43]  (7.26 ns)
	'phi' operation ('sum') with incoming values : ('sum', snn_ip_core/snn_ip.cpp:181) [10]  (0 ns)
	'select' operation ('sum_0_mid2', snn_ip_core/snn_ip.cpp:179) [22]  (0.698 ns)
	'fadd' operation ('sum', snn_ip_core/snn_ip.cpp:181) [43]  (7.26 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.933 seconds; current allocated memory: 344.558 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.614 seconds; current allocated memory: 344.756 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'apply_lif_1d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'NEURON_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.687 seconds; current allocated memory: 344.875 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.427 seconds; current allocated memory: 345.036 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OUT_LOOP_FC_IN_LOOP_FC'.
WARNING: [SCHED 204-68] The II Violation in module 'fc_layer' (Loop: OUT_LOOP_FC_IN_LOOP_FC): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum', snn_ip_core/snn_ip.cpp:181) and 'select' operation ('sum_0_mid2', snn_ip_core/snn_ip.cpp:179).
WARNING: [SCHED 204-68] The II Violation in module 'fc_layer' (Loop: OUT_LOOP_FC_IN_LOOP_FC): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum', snn_ip_core/snn_ip.cpp:181) and 'select' operation ('sum_0_mid2', snn_ip_core/snn_ip.cpp:179).
WARNING: [SCHED 204-68] The II Violation in module 'fc_layer' (Loop: OUT_LOOP_FC_IN_LOOP_FC): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum', snn_ip_core/snn_ip.cpp:181) and 'select' operation ('sum_0_mid2', snn_ip_core/snn_ip.cpp:179).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 11.
WARNING: [SCHED 204-21] Estimated clock period (15.21ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'fc_layer' consists of the following:
	'fadd' operation ('sum', snn_ip_core/snn_ip.cpp:181) [37]  (7.26 ns)
	'phi' operation ('sum') with incoming values : ('sum', snn_ip_core/snn_ip.cpp:181) [10]  (0 ns)
	'select' operation ('sum_0_mid2', snn_ip_core/snn_ip.cpp:179) [22]  (0.698 ns)
	'fadd' operation ('sum', snn_ip_core/snn_ip.cpp:181) [37]  (7.26 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.885 seconds; current allocated memory: 345.201 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 345.382 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'snn_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'INIT_SPIKES'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'INIT_MEM_CONV1_L'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('mem_conv1_addr_2_write_ln304', snn_ip_core/snn_ip.cpp:304) of constant 0 on array 'mem_conv1' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'mem_conv1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'INIT_MEM_CONV2_L'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('mem_conv2_addr_2_write_ln314', snn_ip_core/snn_ip.cpp:314) of constant 0 on array 'mem_conv2' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'mem_conv2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 7, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'INIT_MEM_CONV3_L'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('mem_conv3_addr_2_write_ln324', snn_ip_core/snn_ip.cpp:324) of constant 0 on array 'mem_conv3' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'mem_conv3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'INIT_MEM_FC1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'INIT_MEM_FC2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'IMG_H_IMG_W'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 25.
INFO: [SCHED 204-61] Pipelining loop 'ACC_SPIKES'.
WARNING: [SCHED 204-68] The II Violation in module 'snn_ip' (Loop: ACC_SPIKES): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'store' operation ('output_spikes_9_write_ln455', snn_ip_core/snn_ip.cpp:455) of variable 'tmp_3', snn_ip_core/snn_ip.cpp:455 on static variable 'output_spikes_9' and 'load' operation ('output_spikes_9_load_1', aesl_mux_load.10floatP.i4:19->snn_ip_core/snn_ip.cpp:455) on static variable 'output_spikes_9'.
WARNING: [SCHED 204-68] The II Violation in module 'snn_ip' (Loop: ACC_SPIKES): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'store' operation ('output_spikes_9_write_ln455', snn_ip_core/snn_ip.cpp:455) of variable 'tmp_3', snn_ip_core/snn_ip.cpp:455 on static variable 'output_spikes_9' and 'load' operation ('output_spikes_9_load_1', aesl_mux_load.10floatP.i4:19->snn_ip_core/snn_ip.cpp:455) on static variable 'output_spikes_9'.
WARNING: [SCHED 204-68] The II Violation in module 'snn_ip' (Loop: ACC_SPIKES): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'store' operation ('output_spikes_9_write_ln455', snn_ip_core/snn_ip.cpp:455) of variable 'tmp_3', snn_ip_core/snn_ip.cpp:455 on static variable 'output_spikes_9' and 'load' operation ('output_spikes_9_load_1', aesl_mux_load.10floatP.i4:19->snn_ip_core/snn_ip.cpp:455) on static variable 'output_spikes_9'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'ARGMAX_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-21] Estimated clock period (12.538ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'snn_ip' consists of the following:
	'fcmp' operation ('tmp_18', snn_ip_core/snn_ip.cpp:238->snn_ip_core/snn_ip.cpp:460) [608]  (5.43 ns)
	'and' operation ('and_ln238_1', snn_ip_core/snn_ip.cpp:238->snn_ip_core/snn_ip.cpp:460) [609]  (0.978 ns)
	'select' operation ('max_val', snn_ip_core/snn_ip.cpp:238->snn_ip_core/snn_ip.cpp:460) [610]  (0.698 ns)
	'phi' operation ('max_val') with incoming values : ('max_val', snn_ip_core/snn_ip.cpp:232->snn_ip_core/snn_ip.cpp:460) ('max_val', snn_ip_core/snn_ip.cpp:238->snn_ip_core/snn_ip.cpp:460) [565]  (0 ns)
	'fcmp' operation ('tmp_18', snn_ip_core/snn_ip.cpp:238->snn_ip_core/snn_ip.cpp:460) [608]  (5.43 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.458 seconds; current allocated memory: 346.776 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 7.22 seconds; current allocated memory: 349.880 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_layer_features_0_weight_0' to 'conv_layer_featurbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_ip_fadd_32ns_32ns_32_5_full_dsp_1' to 'snn_ip_fadd_32ns_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_ip_fmul_32ns_32ns_32_4_max_dsp_1' to 'snn_ip_fmul_32ns_dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'snn_ip_fadd_32ns_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'snn_ip_fmul_32ns_dEe': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_layer'.
INFO: [HLS 200-111]  Elapsed time: 4.264 seconds; current allocated memory: 351.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'snn_ip_fcmp_32ns_32ns_1_2_1' to 'snn_ip_fcmp_32ns_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_ip_mul_mul_8ns_10ns_16_1_1' to 'snn_ip_mul_mul_8nfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'snn_ip_fcmp_32ns_eOg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'snn_ip_mul_mul_8nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool'.
INFO: [HLS 200-111]  Elapsed time: 2.554 seconds; current allocated memory: 353.124 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'apply_lif_2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'snn_ip_mul_mul_10ns_8ns_16_1_1' to 'snn_ip_mul_mul_10g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'snn_ip_fadd_32ns_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'snn_ip_fcmp_32ns_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'snn_ip_fmul_32ns_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'snn_ip_mul_mul_10g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'apply_lif_2d'.
INFO: [HLS 200-111]  Elapsed time: 2.778 seconds; current allocated memory: 354.198 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_layer_1_features_4_weight' to 'conv_layer_1_feathbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'snn_ip_fadd_32ns_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'snn_ip_fmul_32ns_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_layer_1'.
INFO: [HLS 200-111]  Elapsed time: 1.581 seconds; current allocated memory: 355.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_layer_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_layer_2_features_8_weight' to 'conv_layer_2_featibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'snn_ip_fadd_32ns_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'snn_ip_fmul_32ns_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_layer_2'.
INFO: [HLS 200-111]  Elapsed time: 2.774 seconds; current allocated memory: 356.874 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flatten' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'flatten'.
INFO: [HLS 200-111]  Elapsed time: 2.041 seconds; current allocated memory: 357.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'fc_layer_1_classifier_0_weight' to 'fc_layer_1_classijbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'snn_ip_fadd_32ns_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'snn_ip_fmul_32ns_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fc_layer_1'.
INFO: [HLS 200-111]  Elapsed time: 3.543 seconds; current allocated memory: 358.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'apply_lif_1d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'snn_ip_fadd_32ns_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'snn_ip_fcmp_32ns_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'snn_ip_fmul_32ns_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'apply_lif_1d'.
INFO: [HLS 200-111]  Elapsed time: 1.405 seconds; current allocated memory: 358.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'fc_layer_classifier_3_weight' to 'fc_layer_classifikbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'snn_ip_fadd_32ns_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'snn_ip_fmul_32ns_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fc_layer'.
INFO: [HLS 200-111]  Elapsed time: 2.285 seconds; current allocated memory: 359.251 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'snn_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'snn_ip/image_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'snn_ip/output_class' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'snn_ip/done' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'snn_ip' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'output_spikes_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_spikes_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_spikes_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_spikes_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_spikes_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_spikes_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_spikes_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_spikes_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_spikes_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_spikes_8' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'image_V', 'output_class' and 'done' to AXI-Lite port CTRL.
INFO: [SYN 201-210] Renamed object name 'snn_ip_fdiv_32ns_32ns_32_16_1' to 'snn_ip_fdiv_32ns_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_ip_uitofp_32ns_32_6_1' to 'snn_ip_uitofp_32nmb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'snn_ip_fadd_32ns_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'snn_ip_fcmp_32ns_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'snn_ip_fdiv_32ns_lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'snn_ip_uitofp_32nmb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'snn_ip'.
INFO: [HLS 200-111]  Elapsed time: 3.183 seconds; current allocated memory: 363.386 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 65.75 MHz
INFO: [RTMG 210-279] Implementing memory 'conv_layer_featurbkb_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_layer_1_feathbi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_layer_2_featibs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fc_layer_1_classijbC_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fc_layer_classifikbM_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'snn_ip_mem_conv1_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'snn_ip_mem_fc1_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'snn_ip_input_float_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'snn_ip_pool1_out_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'snn_ip_flat_out_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'snn_ip_fc1_out_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:03:02 ; elapsed = 00:05:29 . Memory (MB): peak = 1007.535 ; gain = 914.848
INFO: [VHDL 208-304] Generating VHDL RTL for snn_ip.
INFO: [VLOG 209-307] Generating Verilog RTL for snn_ip.
INFO: [HLS 200-112] Total elapsed time: 329.469 seconds; peak allocated memory: 387.255 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'snn_ip_core/snn_ip.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:02:04 . Memory (MB): peak = 175.184 ; gain = 82.438
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:02:04 . Memory (MB): peak = 175.184 ; gain = 82.438
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'lif_neuron' into 'apply_lif_1d' (snn_ip_core/snn_ip.cpp:213).
INFO: [XFORM 203-603] Inlining function 'lif_neuron' into 'apply_lif_2d' (snn_ip_core/snn_ip.cpp:163).
INFO: [XFORM 203-603] Inlining function 'argmax' into 'snn_core' (snn_ip_core/snn_ip.cpp:473).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:02:07 . Memory (MB): peak = 175.184 ; gain = 82.438
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:08 ; elapsed = 00:02:12 . Memory (MB): peak = 262.262 ; gain = 169.516
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1' (snn_ip_core/snn_ip.cpp:314) in function 'snn_core' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3.1' (snn_ip_core/snn_ip.cpp:324) in function 'snn_core' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-4.1' (snn_ip_core/snn_ip.cpp:334) in function 'snn_core' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'H_LOOP_FLAT' (snn_ip_core/snn_ip.cpp:232) in function 'flatten' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'H_LOOP_LIF' (snn_ip_core/snn_ip.cpp:156) in function 'apply_lif_2d' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'OUT_H_LOOP_POOL' (snn_ip_core/snn_ip.cpp:108) in function 'max_pool' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'OUT_LOOP_FC' (snn_ip_core/snn_ip.cpp:182) in function 'fc_layer' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'OUT_LOOP_FC' (snn_ip_core/snn_ip.cpp:182) in function 'fc_layer.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'OUT_H_LOOP' (snn_ip_core/snn_ip.cpp:47) in function 'conv_layer' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'OUT_H_LOOP' (snn_ip_core/snn_ip.cpp:47) in function 'conv_layer.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'OUT_H_LOOP' (snn_ip_core/snn_ip.cpp:47) in function 'conv_layer.2' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (snn_ip_core/snn_ip.cpp:316) in function 'snn_core' completely with a factor of 31.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (snn_ip_core/snn_ip.cpp:326) in function 'snn_core' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1' (snn_ip_core/snn_ip.cpp:336) in function 'snn_core' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'W_LOOP_FLAT' (snn_ip_core/snn_ip.cpp:235) in function 'flatten' completely with a factor of 6.
WARNING: [XFORM 203-503] Cannot unroll loop 'W_LOOP_LIF' (snn_ip_core/snn_ip.cpp:161) in function 'apply_lif_2d': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'OUT_W_LOOP_POOL' (snn_ip_core/snn_ip.cpp:113) in function 'max_pool': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'POOL_H_LOOP' (snn_ip_core/snn_ip.cpp:119) in function 'max_pool' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'POOL_W_LOOP' (snn_ip_core/snn_ip.cpp:121) in function 'max_pool' completely with a factor of 2.
WARNING: [XFORM 203-503] Cannot unroll loop 'IN_LOOP_FC' (snn_ip_core/snn_ip.cpp:189) in function 'fc_layer': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'IN_LOOP_FC' (snn_ip_core/snn_ip.cpp:189) in function 'fc_layer.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'OUT_W_LOOP' (snn_ip_core/snn_ip.cpp:53) in function 'conv_layer': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'IN_CH_LOOP' (snn_ip_core/snn_ip.cpp:60) in function 'conv_layer': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'KH_LOOP' (snn_ip_core/snn_ip.cpp:65) in function 'conv_layer' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KW_LOOP' (snn_ip_core/snn_ip.cpp:70) in function 'conv_layer' completely with a factor of 3.
WARNING: [XFORM 203-503] Cannot unroll loop 'OUT_W_LOOP' (snn_ip_core/snn_ip.cpp:53) in function 'conv_layer.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'IN_CH_LOOP' (snn_ip_core/snn_ip.cpp:60) in function 'conv_layer.1': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'KH_LOOP' (snn_ip_core/snn_ip.cpp:65) in function 'conv_layer.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KW_LOOP' (snn_ip_core/snn_ip.cpp:70) in function 'conv_layer.1' completely with a factor of 3.
WARNING: [XFORM 203-503] Cannot unroll loop 'OUT_W_LOOP' (snn_ip_core/snn_ip.cpp:53) in function 'conv_layer.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'IN_CH_LOOP' (snn_ip_core/snn_ip.cpp:60) in function 'conv_layer.2': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'KH_LOOP' (snn_ip_core/snn_ip.cpp:65) in function 'conv_layer.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KW_LOOP' (snn_ip_core/snn_ip.cpp:70) in function 'conv_layer.2' completely with a factor of 3.
WARNING: [XFORM 203-104] Completely partitioning array 'image.V' (snn_ip_core/snn_ip.cpp:490) accessed through non-constant indices on dimension 2 (snn_ip_core/snn_ip.cpp:503:36), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'image.V' (snn_ip_core/snn_ip.cpp:490) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output_spikes'  in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'features_0_weight' in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 256 to 2304 for loop 'IN_LOOP_FC' (snn_ip_core/snn_ip.cpp:190:1) in function 'fc_layer.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 256 for loop 'OUT_LOOP_FC' (snn_ip_core/snn_ip.cpp:183:1) in function 'fc_layer.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2304 to 256 for loop 'IN_LOOP_FC' (snn_ip_core/snn_ip.cpp:190:1) in function 'fc_layer'.
WARNING: [XFORM 203-561] Updating loop upper bound from 256 to 10 for loop 'OUT_LOOP_FC' (snn_ip_core/snn_ip.cpp:183:1) in function 'fc_layer'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 32 for loop 'IN_CH_LOOP' (snn_ip_core/snn_ip.cpp:61:1) in function 'conv_layer.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 62 to 12 for loop 'OUT_W_LOOP' (snn_ip_core/snn_ip.cpp:54:1) in function 'conv_layer.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 6 to 12 for loop 'OUT_W_LOOP' (snn_ip_core/snn_ip.cpp:54:1) in function 'conv_layer.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 62 to 12 for loop 'OUT_H_LOOP' (snn_ip_core/snn_ip.cpp:48:1) in function 'conv_layer.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 6 to 12 for loop 'OUT_H_LOOP' (snn_ip_core/snn_ip.cpp:48:1) in function 'conv_layer.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 16 to 64 for loop 'OUT_CH_LOOP' (snn_ip_core/snn_ip.cpp:43:1) in function 'conv_layer.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 32 to 16 for loop 'IN_CH_LOOP' (snn_ip_core/snn_ip.cpp:61:1) in function 'conv_layer.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 16 for loop 'IN_CH_LOOP' (snn_ip_core/snn_ip.cpp:61:1) in function 'conv_layer.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 62 to 29 for loop 'OUT_W_LOOP' (snn_ip_core/snn_ip.cpp:54:1) in function 'conv_layer.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 6 to 29 for loop 'OUT_W_LOOP' (snn_ip_core/snn_ip.cpp:54:1) in function 'conv_layer.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 62 to 29 for loop 'OUT_H_LOOP' (snn_ip_core/snn_ip.cpp:48:1) in function 'conv_layer.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 6 to 29 for loop 'OUT_H_LOOP' (snn_ip_core/snn_ip.cpp:48:1) in function 'conv_layer.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 64 to 32 for loop 'OUT_CH_LOOP' (snn_ip_core/snn_ip.cpp:43:1) in function 'conv_layer.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 16 to 32 for loop 'OUT_CH_LOOP' (snn_ip_core/snn_ip.cpp:43:1) in function 'conv_layer.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 32 to 1 for loop 'IN_CH_LOOP' (snn_ip_core/snn_ip.cpp:61:1) in function 'conv_layer'.
WARNING: [XFORM 203-561] Updating loop lower bound from 6 to 62 for loop 'OUT_W_LOOP' (snn_ip_core/snn_ip.cpp:54:1) in function 'conv_layer'.
WARNING: [XFORM 203-561] Updating loop lower bound from 6 to 62 for loop 'OUT_H_LOOP' (snn_ip_core/snn_ip.cpp:48:1) in function 'conv_layer'.
WARNING: [XFORM 203-561] Updating loop upper bound from 64 to 16 for loop 'OUT_CH_LOOP' (snn_ip_core/snn_ip.cpp:43:1) in function 'conv_layer'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (snn_ip_core/snn_ip.cpp:113:52) to (snn_ip_core/snn_ip.cpp:113:45) in function 'max_pool'... converting 9 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.10floatP.i4' into 'snn_core' (snn_ip_core/snn_ip.cpp:468).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:02:21 . Memory (MB): peak = 282.238 ; gain = 189.492
INFO: [XFORM 203-541] Flattening a loop nest 'READ_IMAGE_I' (snn_ip_core/snn_ip.cpp:498:35) in function 'snn_ip'.
INFO: [XFORM 203-541] Flattening a loop nest 'INIT_MEM_CONV1' (snn_ip_core/snn_ip.cpp:313:35) in function 'snn_core'.
INFO: [XFORM 203-541] Flattening a loop nest 'INIT_MEM_CONV2' (snn_ip_core/snn_ip.cpp:323:35) in function 'snn_core'.
INFO: [XFORM 203-541] Flattening a loop nest 'INIT_MEM_CONV3' (snn_ip_core/snn_ip.cpp:333:35) in function 'snn_core'.
INFO: [XFORM 203-541] Flattening a loop nest 'IMG_H' (snn_ip_core/snn_ip.cpp:358:35) in function 'snn_core'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'TIMESTEP_LOOP' (snn_ip_core/snn_ip.cpp:368:35) in function 'snn_core' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'OUT_H_LOOP_POOL' (snn_ip_core/snn_ip.cpp:108:48) in function 'max_pool'.
INFO: [XFORM 203-541] Flattening a loop nest 'CH_LOOP_POOL' (snn_ip_core/snn_ip.cpp:104:41) in function 'max_pool'.
INFO: [XFORM 203-541] Flattening a loop nest 'CH_LOOP_FLAT' (snn_ip_core/snn_ip.cpp:230:35) in function 'flatten'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUT_LOOP_FC' (snn_ip_core/snn_ip.cpp:182:41) in function 'fc_layer.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUT_LOOP_FC' (snn_ip_core/snn_ip.cpp:182:41) in function 'fc_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUT_H_LOOP' (snn_ip_core/snn_ip.cpp:47:45) in function 'conv_layer.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUT_CH_LOOP' (snn_ip_core/snn_ip.cpp:42:42) in function 'conv_layer.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUT_H_LOOP' (snn_ip_core/snn_ip.cpp:47:45) in function 'conv_layer.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUT_CH_LOOP' (snn_ip_core/snn_ip.cpp:42:42) in function 'conv_layer.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUT_H_LOOP' (snn_ip_core/snn_ip.cpp:47:45) in function 'conv_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUT_CH_LOOP' (snn_ip_core/snn_ip.cpp:42:42) in function 'conv_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'H_LOOP_LIF' (snn_ip_core/snn_ip.cpp:156:38) in function 'apply_lif_2d'.
INFO: [XFORM 203-541] Flattening a loop nest 'CH_LOOP_LIF' (snn_ip_core/snn_ip.cpp:152:35) in function 'apply_lif_2d'.
INFO: [HLS 200-472] Inferring partial write operation for 'image[0].V' (snn_ip_core/snn_ip.cpp:503:36)
INFO: [HLS 200-472] Inferring partial write operation for 'mem_conv1' (snn_ip_core/snn_ip.cpp:317:17)
INFO: [HLS 200-472] Inferring partial write operation for 'mem_conv2' (snn_ip_core/snn_ip.cpp:327:17)
INFO: [HLS 200-472] Inferring partial write operation for 'mem_conv3' (snn_ip_core/snn_ip.cpp:337:17)
INFO: [HLS 200-472] Inferring partial write operation for 'mem_fc1' (snn_ip_core/snn_ip.cpp:345:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mem_fc2' (snn_ip_core/snn_ip.cpp:351:2)
INFO: [HLS 200-472] Inferring partial write operation for 'input_float' (snn_ip_core/snn_ip.cpp:362:32)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (snn_ip_core/snn_ip.cpp:134:17)
INFO: [HLS 200-472] Inferring partial write operation for 'flat_out' (snn_ip_core/snn_ip.cpp:236:17)
INFO: [HLS 200-472] Inferring partial write operation for 'fc1_out' (snn_ip_core/snn_ip.cpp:194:9)
INFO: [HLS 200-472] Inferring partial write operation for 'conv3_out' (snn_ip_core/snn_ip.cpp:85:17)
INFO: [HLS 200-472] Inferring partial write operation for 'mem_pot' (snn_ip_core/snn_ip.cpp:13:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (snn_ip_core/snn_ip.cpp:163:20)
INFO: [HLS 200-472] Inferring partial write operation for 'mem_pot' (snn_ip_core/snn_ip.cpp:13:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (snn_ip_core/snn_ip.cpp:213:14)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:14 ; elapsed = 00:03:31 . Memory (MB): peak = 442.613 ; gain = 349.867
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'snn_ip' ...
WARNING: [SYN 201-103] Legalizing function name 'conv_layer.1' to 'conv_layer_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv_layer.2' to 'conv_layer_2'.
WARNING: [SYN 201-103] Legalizing function name 'fc_layer.1' to 'fc_layer_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 212.101 seconds; current allocated memory: 376.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.866 seconds; current allocated memory: 377.252 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CH_LOOP_POOL_OUT_H_LOOP_POOL_OUT_W_LOOP_POOL'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', snn_ip_core/snn_ip.cpp:126) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.284 seconds; current allocated memory: 377.863 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.569 seconds; current allocated memory: 378.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'apply_lif_2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CH_LOOP_LIF_H_LOOP_LIF_W_LOOP_LIF'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 15.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.876 seconds; current allocated memory: 378.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.526 seconds; current allocated memory: 379.010 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.061 seconds; current allocated memory: 379.551 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.876 seconds; current allocated memory: 380.162 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_layer_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.346 seconds; current allocated memory: 380.776 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.83 seconds; current allocated memory: 381.423 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flatten' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CH_LOOP_FLAT_H_LOOP_FLAT'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('spike3_out_load_2', snn_ip_core/snn_ip.cpp:236) on array 'spike3_out' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'spike3_out'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.135 seconds; current allocated memory: 381.689 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.449 seconds; current allocated memory: 381.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OUT_LOOP_FC_IN_LOOP_FC'.
WARNING: [SCHED 204-68] The II Violation in module 'fc_layer_1' (Loop: OUT_LOOP_FC_IN_LOOP_FC): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum', snn_ip_core/snn_ip.cpp:191) and 'select' operation ('sum_0_mid2', snn_ip_core/snn_ip.cpp:189).
WARNING: [SCHED 204-68] The II Violation in module 'fc_layer_1' (Loop: OUT_LOOP_FC_IN_LOOP_FC): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum', snn_ip_core/snn_ip.cpp:191) and 'select' operation ('sum_0_mid2', snn_ip_core/snn_ip.cpp:189).
WARNING: [SCHED 204-68] The II Violation in module 'fc_layer_1' (Loop: OUT_LOOP_FC_IN_LOOP_FC): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum', snn_ip_core/snn_ip.cpp:191) and 'select' operation ('sum_0_mid2', snn_ip_core/snn_ip.cpp:189).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 12.
WARNING: [SCHED 204-21] Estimated clock period (15.21ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'fc_layer_1' consists of the following:
	'fadd' operation ('sum', snn_ip_core/snn_ip.cpp:191) [43]  (7.26 ns)
	'phi' operation ('sum') with incoming values : ('sum', snn_ip_core/snn_ip.cpp:191) [10]  (0 ns)
	'select' operation ('sum_0_mid2', snn_ip_core/snn_ip.cpp:189) [22]  (0.698 ns)
	'fadd' operation ('sum', snn_ip_core/snn_ip.cpp:191) [43]  (7.26 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.856 seconds; current allocated memory: 382.141 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.388 seconds; current allocated memory: 382.339 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'apply_lif_1d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'NEURON_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.607 seconds; current allocated memory: 382.458 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.424 seconds; current allocated memory: 382.619 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OUT_LOOP_FC_IN_LOOP_FC'.
WARNING: [SCHED 204-68] The II Violation in module 'fc_layer' (Loop: OUT_LOOP_FC_IN_LOOP_FC): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum', snn_ip_core/snn_ip.cpp:191) and 'select' operation ('sum_0_mid2', snn_ip_core/snn_ip.cpp:189).
WARNING: [SCHED 204-68] The II Violation in module 'fc_layer' (Loop: OUT_LOOP_FC_IN_LOOP_FC): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum', snn_ip_core/snn_ip.cpp:191) and 'select' operation ('sum_0_mid2', snn_ip_core/snn_ip.cpp:189).
WARNING: [SCHED 204-68] The II Violation in module 'fc_layer' (Loop: OUT_LOOP_FC_IN_LOOP_FC): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum', snn_ip_core/snn_ip.cpp:191) and 'select' operation ('sum_0_mid2', snn_ip_core/snn_ip.cpp:189).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 11.
WARNING: [SCHED 204-21] Estimated clock period (15.21ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'fc_layer' consists of the following:
	'fadd' operation ('sum', snn_ip_core/snn_ip.cpp:191) [37]  (7.26 ns)
	'phi' operation ('sum') with incoming values : ('sum', snn_ip_core/snn_ip.cpp:191) [10]  (0 ns)
	'select' operation ('sum_0_mid2', snn_ip_core/snn_ip.cpp:189) [22]  (0.698 ns)
	'fadd' operation ('sum', snn_ip_core/snn_ip.cpp:191) [37]  (7.26 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.145 seconds; current allocated memory: 382.785 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.387 seconds; current allocated memory: 382.966 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'snn_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'INIT_SPIKES'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'INIT_MEM_CONV1_L'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('mem_conv1_addr_2_write_ln317', snn_ip_core/snn_ip.cpp:317) of constant 0 on array 'mem_conv1' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'mem_conv1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'INIT_MEM_CONV2_L'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('mem_conv2_addr_2_write_ln327', snn_ip_core/snn_ip.cpp:327) of constant 0 on array 'mem_conv2' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'mem_conv2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 7, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'INIT_MEM_CONV3_L'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('mem_conv3_addr_2_write_ln337', snn_ip_core/snn_ip.cpp:337) of constant 0 on array 'mem_conv3' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'mem_conv3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'INIT_MEM_FC1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'INIT_MEM_FC2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'IMG_H_IMG_W'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 25.
INFO: [SCHED 204-61] Pipelining loop 'ACC_SPIKES'.
WARNING: [SCHED 204-68] The II Violation in module 'snn_core' (Loop: ACC_SPIKES): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'store' operation ('output_spikes_9_write_ln468', snn_ip_core/snn_ip.cpp:468) of variable 'tmp_4', snn_ip_core/snn_ip.cpp:468 on static variable 'output_spikes_9' and 'load' operation ('output_spikes_9_load_1', aesl_mux_load.10floatP.i4:19->snn_ip_core/snn_ip.cpp:468) on static variable 'output_spikes_9'.
WARNING: [SCHED 204-68] The II Violation in module 'snn_core' (Loop: ACC_SPIKES): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'store' operation ('output_spikes_9_write_ln468', snn_ip_core/snn_ip.cpp:468) of variable 'tmp_4', snn_ip_core/snn_ip.cpp:468 on static variable 'output_spikes_9' and 'load' operation ('output_spikes_9_load_1', aesl_mux_load.10floatP.i4:19->snn_ip_core/snn_ip.cpp:468) on static variable 'output_spikes_9'.
WARNING: [SCHED 204-68] The II Violation in module 'snn_core' (Loop: ACC_SPIKES): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'store' operation ('output_spikes_9_write_ln468', snn_ip_core/snn_ip.cpp:468) of variable 'tmp_4', snn_ip_core/snn_ip.cpp:468 on static variable 'output_spikes_9' and 'load' operation ('output_spikes_9_load_1', aesl_mux_load.10floatP.i4:19->snn_ip_core/snn_ip.cpp:468) on static variable 'output_spikes_9'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'ARGMAX_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-21] Estimated clock period (12.538ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'snn_core' consists of the following:
	'fcmp' operation ('tmp_19', snn_ip_core/snn_ip.cpp:254->snn_ip_core/snn_ip.cpp:473) [788]  (5.43 ns)
	'and' operation ('and_ln254_1', snn_ip_core/snn_ip.cpp:254->snn_ip_core/snn_ip.cpp:473) [789]  (0.978 ns)
	'select' operation ('max_val', snn_ip_core/snn_ip.cpp:254->snn_ip_core/snn_ip.cpp:473) [790]  (0.698 ns)
	'phi' operation ('max_val') with incoming values : ('max_val', snn_ip_core/snn_ip.cpp:248->snn_ip_core/snn_ip.cpp:473) ('max_val', snn_ip_core/snn_ip.cpp:254->snn_ip_core/snn_ip.cpp:473) [745]  (0 ns)
	'fcmp' operation ('tmp_19', snn_ip_core/snn_ip.cpp:254->snn_ip_core/snn_ip.cpp:473) [788]  (5.43 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.482 seconds; current allocated memory: 384.748 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.56 seconds; current allocated memory: 388.400 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'snn_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'READ_IMAGE_I_READ_IMAGE_J'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.409 seconds; current allocated memory: 389.604 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.006 seconds; current allocated memory: 390.778 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_layer_features_0_weight_0' to 'conv_layer_featurbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_ip_fadd_32ns_32ns_32_5_full_dsp_1' to 'snn_ip_fadd_32ns_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_ip_fmul_32ns_32ns_32_4_max_dsp_1' to 'snn_ip_fmul_32ns_dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'snn_ip_fadd_32ns_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'snn_ip_fmul_32ns_dEe': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_layer'.
INFO: [HLS 200-111]  Elapsed time: 3.086 seconds; current allocated memory: 392.491 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'snn_ip_fcmp_32ns_32ns_1_2_1' to 'snn_ip_fcmp_32ns_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_ip_mul_mul_8ns_10ns_16_1_1' to 'snn_ip_mul_mul_8nfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'snn_ip_fcmp_32ns_eOg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'snn_ip_mul_mul_8nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool'.
INFO: [HLS 200-111]  Elapsed time: 2.013 seconds; current allocated memory: 393.943 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'apply_lif_2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'snn_ip_mul_mul_10ns_8ns_16_1_1' to 'snn_ip_mul_mul_10g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'snn_ip_fadd_32ns_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'snn_ip_fcmp_32ns_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'snn_ip_fmul_32ns_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'snn_ip_mul_mul_10g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'apply_lif_2d'.
INFO: [HLS 200-111]  Elapsed time: 2.207 seconds; current allocated memory: 394.950 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_layer_1_features_4_weight' to 'conv_layer_1_feathbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'snn_ip_fadd_32ns_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'snn_ip_fmul_32ns_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_layer_1'.
INFO: [HLS 200-111]  Elapsed time: 1.321 seconds; current allocated memory: 396.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_layer_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_layer_2_features_8_weight' to 'conv_layer_2_featibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'snn_ip_fadd_32ns_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'snn_ip_fmul_32ns_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_layer_2'.
INFO: [HLS 200-111]  Elapsed time: 1.981 seconds; current allocated memory: 397.663 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flatten' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'flatten'.
INFO: [HLS 200-111]  Elapsed time: 1.859 seconds; current allocated memory: 398.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'fc_layer_1_classifier_0_weight' to 'fc_layer_1_classijbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'snn_ip_fadd_32ns_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'snn_ip_fmul_32ns_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fc_layer_1'.
INFO: [HLS 200-111]  Elapsed time: 2.779 seconds; current allocated memory: 399.044 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'apply_lif_1d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'snn_ip_fadd_32ns_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'snn_ip_fcmp_32ns_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'snn_ip_fmul_32ns_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'apply_lif_1d'.
INFO: [HLS 200-111]  Elapsed time: 1.159 seconds; current allocated memory: 399.558 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'fc_layer_classifier_3_weight' to 'fc_layer_classifikbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'snn_ip_fadd_32ns_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'snn_ip_fmul_32ns_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fc_layer'.
INFO: [HLS 200-111]  Elapsed time: 1.129 seconds; current allocated memory: 400.073 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'snn_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'snn_core_input_float' to 'snn_core_input_fllbW' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'output_spikes_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_spikes_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_spikes_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_spikes_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_spikes_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_spikes_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_spikes_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_spikes_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_spikes_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_spikes_8' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'snn_ip_fdiv_32ns_32ns_32_16_1' to 'snn_ip_fdiv_32ns_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_ip_uitofp_32ns_32_6_1' to 'snn_ip_uitofp_32nncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_ip_mux_646_8_1_1' to 'snn_ip_mux_646_8_ocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'snn_ip_fadd_32ns_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'snn_ip_fcmp_32ns_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'snn_ip_fdiv_32ns_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'snn_ip_mux_646_8_ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'snn_ip_uitofp_32nncg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'snn_core'.
INFO: [HLS 200-111]  Elapsed time: 2.62 seconds; current allocated memory: 405.089 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'snn_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'snn_ip/in_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'snn_ip/in_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'snn_ip/in_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'snn_ip/in_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'snn_ip/in_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'snn_ip/in_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'snn_ip/in_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'snn_ip/out_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'snn_ip/out_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'snn_ip/out_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'snn_ip/out_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'snn_ip/out_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'snn_ip/out_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'snn_ip/out_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'snn_ip' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Finished creating RTL model for 'snn_ip'.
INFO: [HLS 200-111]  Elapsed time: 8.102 seconds; current allocated memory: 409.837 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 65.75 MHz
INFO: [RTMG 210-279] Implementing memory 'conv_layer_featurbkb_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_layer_1_feathbi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_layer_2_featibs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fc_layer_1_classijbC_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fc_layer_classifikbM_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'snn_core_mem_conv1_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'snn_core_mem_fc1_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'snn_core_input_fllbW_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'snn_core_pool1_out_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'snn_core_flat_out_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'snn_core_fc1_out_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'snn_ip_image_0_V_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:04:27 ; elapsed = 00:07:55 . Memory (MB): peak = 1063.605 ; gain = 970.859
INFO: [VHDL 208-304] Generating VHDL RTL for snn_ip.
INFO: [VLOG 209-307] Generating Verilog RTL for snn_ip.
INFO: [HLS 200-112] Total elapsed time: 475.883 seconds; peak allocated memory: 409.837 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'snn_ip_core/snn_ip.cpp' ... 
ERROR: [HLS 214-122] '#pragma HLS' is only allowed in function scope: C:\snn_1206\snn_ip_core\snn_weights.h:18
ERROR: [HLS 214-122] '#pragma HLS' is only allowed in function scope: C:\snn_1206\snn_ip_core\snn_weights.h:232
ERROR: [HLS 214-122] '#pragma HLS' is only allowed in function scope: C:\snn_1206\snn_ip_core\snn_weights.h:5934
ERROR: [HLS 214-122] '#pragma HLS' is only allowed in function scope: C:\snn_1206\snn_ip_core\snn_weights.h:28595
ERROR: [HLS 214-122] '#pragma HLS' is only allowed in function scope: C:\snn_1206\snn_ip_core\snn_weights.h:160184
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'snn_ip_core/snn_ip.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:01:26 . Memory (MB): peak = 175.660 ; gain = 82.953
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:01:26 . Memory (MB): peak = 175.660 ; gain = 82.953
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'lif_neuron' into 'apply_lif_1d' (snn_ip_core/snn_ip.cpp:213).
INFO: [XFORM 203-603] Inlining function 'lif_neuron' into 'apply_lif_2d' (snn_ip_core/snn_ip.cpp:163).
INFO: [XFORM 203-603] Inlining function 'argmax' into 'snn_core' (snn_ip_core/snn_ip.cpp:479).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:01:28 . Memory (MB): peak = 175.660 ; gain = 82.953
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:01:29 . Memory (MB): peak = 262.242 ; gain = 169.535
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1' (snn_ip_core/snn_ip.cpp:320) in function 'snn_core' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3.1' (snn_ip_core/snn_ip.cpp:330) in function 'snn_core' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-4.1' (snn_ip_core/snn_ip.cpp:340) in function 'snn_core' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'H_LOOP_FLAT' (snn_ip_core/snn_ip.cpp:232) in function 'flatten' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'H_LOOP_LIF' (snn_ip_core/snn_ip.cpp:156) in function 'apply_lif_2d' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'OUT_H_LOOP_POOL' (snn_ip_core/snn_ip.cpp:108) in function 'max_pool' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'OUT_LOOP_FC' (snn_ip_core/snn_ip.cpp:182) in function 'fc_layer' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'OUT_LOOP_FC' (snn_ip_core/snn_ip.cpp:182) in function 'fc_layer.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'OUT_H_LOOP' (snn_ip_core/snn_ip.cpp:47) in function 'conv_layer' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'OUT_H_LOOP' (snn_ip_core/snn_ip.cpp:47) in function 'conv_layer.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'OUT_H_LOOP' (snn_ip_core/snn_ip.cpp:47) in function 'conv_layer.2' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (snn_ip_core/snn_ip.cpp:322) in function 'snn_core' completely with a factor of 31.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (snn_ip_core/snn_ip.cpp:332) in function 'snn_core' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1' (snn_ip_core/snn_ip.cpp:342) in function 'snn_core' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'W_LOOP_FLAT' (snn_ip_core/snn_ip.cpp:235) in function 'flatten' completely with a factor of 6.
WARNING: [XFORM 203-503] Cannot unroll loop 'W_LOOP_LIF' (snn_ip_core/snn_ip.cpp:161) in function 'apply_lif_2d': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'OUT_W_LOOP_POOL' (snn_ip_core/snn_ip.cpp:113) in function 'max_pool': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'POOL_H_LOOP' (snn_ip_core/snn_ip.cpp:119) in function 'max_pool' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'POOL_W_LOOP' (snn_ip_core/snn_ip.cpp:121) in function 'max_pool' completely with a factor of 2.
WARNING: [XFORM 203-503] Cannot unroll loop 'IN_LOOP_FC' (snn_ip_core/snn_ip.cpp:189) in function 'fc_layer': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'IN_LOOP_FC' (snn_ip_core/snn_ip.cpp:189) in function 'fc_layer.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'OUT_W_LOOP' (snn_ip_core/snn_ip.cpp:53) in function 'conv_layer': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'IN_CH_LOOP' (snn_ip_core/snn_ip.cpp:60) in function 'conv_layer': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'KH_LOOP' (snn_ip_core/snn_ip.cpp:65) in function 'conv_layer' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KW_LOOP' (snn_ip_core/snn_ip.cpp:70) in function 'conv_layer' completely with a factor of 3.
WARNING: [XFORM 203-503] Cannot unroll loop 'OUT_W_LOOP' (snn_ip_core/snn_ip.cpp:53) in function 'conv_layer.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'IN_CH_LOOP' (snn_ip_core/snn_ip.cpp:60) in function 'conv_layer.1': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'KH_LOOP' (snn_ip_core/snn_ip.cpp:65) in function 'conv_layer.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KW_LOOP' (snn_ip_core/snn_ip.cpp:70) in function 'conv_layer.1' completely with a factor of 3.
WARNING: [XFORM 203-503] Cannot unroll loop 'OUT_W_LOOP' (snn_ip_core/snn_ip.cpp:53) in function 'conv_layer.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'IN_CH_LOOP' (snn_ip_core/snn_ip.cpp:60) in function 'conv_layer.2': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'KH_LOOP' (snn_ip_core/snn_ip.cpp:65) in function 'conv_layer.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KW_LOOP' (snn_ip_core/snn_ip.cpp:70) in function 'conv_layer.2' completely with a factor of 3.
WARNING: [XFORM 203-104] Completely partitioning array 'image.V' (snn_ip_core/snn_ip.cpp:496) accessed through non-constant indices on dimension 2 (snn_ip_core/snn_ip.cpp:509:36), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'image.V' (snn_ip_core/snn_ip.cpp:496) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output_spikes'  in dimension 1 completely.
WARNING: [XFORM 203-561] Updating loop lower bound from 256 to 2304 for loop 'IN_LOOP_FC' (snn_ip_core/snn_ip.cpp:190:1) in function 'fc_layer.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 256 for loop 'OUT_LOOP_FC' (snn_ip_core/snn_ip.cpp:183:1) in function 'fc_layer.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2304 to 256 for loop 'IN_LOOP_FC' (snn_ip_core/snn_ip.cpp:190:1) in function 'fc_layer'.
WARNING: [XFORM 203-561] Updating loop upper bound from 256 to 10 for loop 'OUT_LOOP_FC' (snn_ip_core/snn_ip.cpp:183:1) in function 'fc_layer'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 32 for loop 'IN_CH_LOOP' (snn_ip_core/snn_ip.cpp:61:1) in function 'conv_layer.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 62 to 12 for loop 'OUT_W_LOOP' (snn_ip_core/snn_ip.cpp:54:1) in function 'conv_layer.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 6 to 12 for loop 'OUT_W_LOOP' (snn_ip_core/snn_ip.cpp:54:1) in function 'conv_layer.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 62 to 12 for loop 'OUT_H_LOOP' (snn_ip_core/snn_ip.cpp:48:1) in function 'conv_layer.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 6 to 12 for loop 'OUT_H_LOOP' (snn_ip_core/snn_ip.cpp:48:1) in function 'conv_layer.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 16 to 64 for loop 'OUT_CH_LOOP' (snn_ip_core/snn_ip.cpp:43:1) in function 'conv_layer.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 32 to 16 for loop 'IN_CH_LOOP' (snn_ip_core/snn_ip.cpp:61:1) in function 'conv_layer.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 16 for loop 'IN_CH_LOOP' (snn_ip_core/snn_ip.cpp:61:1) in function 'conv_layer.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 62 to 29 for loop 'OUT_W_LOOP' (snn_ip_core/snn_ip.cpp:54:1) in function 'conv_layer.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 6 to 29 for loop 'OUT_W_LOOP' (snn_ip_core/snn_ip.cpp:54:1) in function 'conv_layer.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 62 to 29 for loop 'OUT_H_LOOP' (snn_ip_core/snn_ip.cpp:48:1) in function 'conv_layer.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 6 to 29 for loop 'OUT_H_LOOP' (snn_ip_core/snn_ip.cpp:48:1) in function 'conv_layer.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 64 to 32 for loop 'OUT_CH_LOOP' (snn_ip_core/snn_ip.cpp:43:1) in function 'conv_layer.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 16 to 32 for loop 'OUT_CH_LOOP' (snn_ip_core/snn_ip.cpp:43:1) in function 'conv_layer.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 32 to 1 for loop 'IN_CH_LOOP' (snn_ip_core/snn_ip.cpp:61:1) in function 'conv_layer'.
WARNING: [XFORM 203-561] Updating loop lower bound from 6 to 62 for loop 'OUT_W_LOOP' (snn_ip_core/snn_ip.cpp:54:1) in function 'conv_layer'.
WARNING: [XFORM 203-561] Updating loop lower bound from 6 to 62 for loop 'OUT_H_LOOP' (snn_ip_core/snn_ip.cpp:48:1) in function 'conv_layer'.
WARNING: [XFORM 203-561] Updating loop upper bound from 64 to 16 for loop 'OUT_CH_LOOP' (snn_ip_core/snn_ip.cpp:43:1) in function 'conv_layer'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (snn_ip_core/snn_ip.cpp:113:52) to (snn_ip_core/snn_ip.cpp:113:45) in function 'max_pool'... converting 9 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.10floatP.i4' into 'snn_core' (snn_ip_core/snn_ip.cpp:474).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:01:35 . Memory (MB): peak = 281.961 ; gain = 189.254
INFO: [XFORM 203-541] Flattening a loop nest 'READ_IMAGE_I' (snn_ip_core/snn_ip.cpp:504:35) in function 'snn_ip'.
INFO: [XFORM 203-541] Flattening a loop nest 'INIT_MEM_CONV1' (snn_ip_core/snn_ip.cpp:319:35) in function 'snn_core'.
INFO: [XFORM 203-541] Flattening a loop nest 'INIT_MEM_CONV2' (snn_ip_core/snn_ip.cpp:329:35) in function 'snn_core'.
INFO: [XFORM 203-541] Flattening a loop nest 'INIT_MEM_CONV3' (snn_ip_core/snn_ip.cpp:339:35) in function 'snn_core'.
INFO: [XFORM 203-541] Flattening a loop nest 'IMG_H' (snn_ip_core/snn_ip.cpp:364:35) in function 'snn_core'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'TIMESTEP_LOOP' (snn_ip_core/snn_ip.cpp:374:35) in function 'snn_core' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'OUT_H_LOOP_POOL' (snn_ip_core/snn_ip.cpp:108:48) in function 'max_pool'.
INFO: [XFORM 203-541] Flattening a loop nest 'CH_LOOP_POOL' (snn_ip_core/snn_ip.cpp:104:41) in function 'max_pool'.
INFO: [XFORM 203-541] Flattening a loop nest 'CH_LOOP_FLAT' (snn_ip_core/snn_ip.cpp:230:35) in function 'flatten'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUT_LOOP_FC' (snn_ip_core/snn_ip.cpp:182:41) in function 'fc_layer.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUT_LOOP_FC' (snn_ip_core/snn_ip.cpp:182:41) in function 'fc_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUT_H_LOOP' (snn_ip_core/snn_ip.cpp:47:45) in function 'conv_layer.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUT_CH_LOOP' (snn_ip_core/snn_ip.cpp:42:42) in function 'conv_layer.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUT_H_LOOP' (snn_ip_core/snn_ip.cpp:47:45) in function 'conv_layer.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUT_CH_LOOP' (snn_ip_core/snn_ip.cpp:42:42) in function 'conv_layer.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUT_H_LOOP' (snn_ip_core/snn_ip.cpp:47:45) in function 'conv_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUT_CH_LOOP' (snn_ip_core/snn_ip.cpp:42:42) in function 'conv_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'H_LOOP_LIF' (snn_ip_core/snn_ip.cpp:156:38) in function 'apply_lif_2d'.
INFO: [XFORM 203-541] Flattening a loop nest 'CH_LOOP_LIF' (snn_ip_core/snn_ip.cpp:152:35) in function 'apply_lif_2d'.
INFO: [HLS 200-472] Inferring partial write operation for 'image[0].V' (snn_ip_core/snn_ip.cpp:509:36)
INFO: [HLS 200-472] Inferring partial write operation for 'mem_conv1' (snn_ip_core/snn_ip.cpp:323:17)
INFO: [HLS 200-472] Inferring partial write operation for 'mem_conv2' (snn_ip_core/snn_ip.cpp:333:17)
INFO: [HLS 200-472] Inferring partial write operation for 'mem_conv3' (snn_ip_core/snn_ip.cpp:343:17)
INFO: [HLS 200-472] Inferring partial write operation for 'mem_fc1' (snn_ip_core/snn_ip.cpp:351:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mem_fc2' (snn_ip_core/snn_ip.cpp:357:2)
INFO: [HLS 200-472] Inferring partial write operation for 'input_float' (snn_ip_core/snn_ip.cpp:368:32)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (snn_ip_core/snn_ip.cpp:134:17)
INFO: [HLS 200-472] Inferring partial write operation for 'flat_out' (snn_ip_core/snn_ip.cpp:236:17)
INFO: [HLS 200-472] Inferring partial write operation for 'fc1_out' (snn_ip_core/snn_ip.cpp:194:9)
INFO: [HLS 200-472] Inferring partial write operation for 'conv3_out' (snn_ip_core/snn_ip.cpp:85:17)
INFO: [HLS 200-472] Inferring partial write operation for 'mem_pot' (snn_ip_core/snn_ip.cpp:13:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (snn_ip_core/snn_ip.cpp:163:20)
INFO: [HLS 200-472] Inferring partial write operation for 'mem_pot' (snn_ip_core/snn_ip.cpp:13:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (snn_ip_core/snn_ip.cpp:213:14)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:47 ; elapsed = 00:02:18 . Memory (MB): peak = 442.156 ; gain = 349.449
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'snn_ip' ...
WARNING: [SYN 201-103] Legalizing function name 'conv_layer.1' to 'conv_layer_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv_layer.2' to 'conv_layer_2'.
WARNING: [SYN 201-103] Legalizing function name 'fc_layer.1' to 'fc_layer_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 139.074 seconds; current allocated memory: 376.659 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.457 seconds; current allocated memory: 377.335 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CH_LOOP_POOL_OUT_H_LOOP_POOL_OUT_W_LOOP_POOL'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', snn_ip_core/snn_ip.cpp:126) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.754 seconds; current allocated memory: 377.946 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.328 seconds; current allocated memory: 378.513 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'apply_lif_2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CH_LOOP_LIF_H_LOOP_LIF_W_LOOP_LIF'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 15.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.559 seconds; current allocated memory: 378.836 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 379.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.939 seconds; current allocated memory: 379.635 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.498 seconds; current allocated memory: 380.251 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_layer_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.862 seconds; current allocated memory: 380.882 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.444 seconds; current allocated memory: 381.497 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flatten' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CH_LOOP_FLAT_H_LOOP_FLAT'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('spike3_out_load_2', snn_ip_core/snn_ip.cpp:236) on array 'spike3_out' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'spike3_out'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.695 seconds; current allocated memory: 381.784 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.531 seconds; current allocated memory: 382.056 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OUT_LOOP_FC_IN_LOOP_FC'.
WARNING: [SCHED 204-68] The II Violation in module 'fc_layer_1' (Loop: OUT_LOOP_FC_IN_LOOP_FC): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum', snn_ip_core/snn_ip.cpp:191) and 'select' operation ('sum_0_mid2', snn_ip_core/snn_ip.cpp:189).
WARNING: [SCHED 204-68] The II Violation in module 'fc_layer_1' (Loop: OUT_LOOP_FC_IN_LOOP_FC): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum', snn_ip_core/snn_ip.cpp:191) and 'select' operation ('sum_0_mid2', snn_ip_core/snn_ip.cpp:189).
WARNING: [SCHED 204-68] The II Violation in module 'fc_layer_1' (Loop: OUT_LOOP_FC_IN_LOOP_FC): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum', snn_ip_core/snn_ip.cpp:191) and 'select' operation ('sum_0_mid2', snn_ip_core/snn_ip.cpp:189).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 12.
WARNING: [SCHED 204-21] Estimated clock period (15.21ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'fc_layer_1' consists of the following:
	'fadd' operation ('sum', snn_ip_core/snn_ip.cpp:191) [44]  (7.26 ns)
	'phi' operation ('sum') with incoming values : ('sum', snn_ip_core/snn_ip.cpp:191) [11]  (0 ns)
	'select' operation ('sum_0_mid2', snn_ip_core/snn_ip.cpp:189) [23]  (0.698 ns)
	'fadd' operation ('sum', snn_ip_core/snn_ip.cpp:191) [44]  (7.26 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.567 seconds; current allocated memory: 382.237 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.305 seconds; current allocated memory: 382.440 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'apply_lif_1d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'NEURON_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.405 seconds; current allocated memory: 382.559 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.231 seconds; current allocated memory: 382.720 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OUT_LOOP_FC_IN_LOOP_FC'.
WARNING: [SCHED 204-68] The II Violation in module 'fc_layer' (Loop: OUT_LOOP_FC_IN_LOOP_FC): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum', snn_ip_core/snn_ip.cpp:191) and 'select' operation ('sum_0_mid2', snn_ip_core/snn_ip.cpp:189).
WARNING: [SCHED 204-68] The II Violation in module 'fc_layer' (Loop: OUT_LOOP_FC_IN_LOOP_FC): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum', snn_ip_core/snn_ip.cpp:191) and 'select' operation ('sum_0_mid2', snn_ip_core/snn_ip.cpp:189).
WARNING: [SCHED 204-68] The II Violation in module 'fc_layer' (Loop: OUT_LOOP_FC_IN_LOOP_FC): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum', snn_ip_core/snn_ip.cpp:191) and 'select' operation ('sum_0_mid2', snn_ip_core/snn_ip.cpp:189).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 11.
WARNING: [SCHED 204-21] Estimated clock period (15.21ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'fc_layer' consists of the following:
	'fadd' operation ('sum', snn_ip_core/snn_ip.cpp:191) [38]  (7.26 ns)
	'phi' operation ('sum') with incoming values : ('sum', snn_ip_core/snn_ip.cpp:191) [11]  (0 ns)
	'select' operation ('sum_0_mid2', snn_ip_core/snn_ip.cpp:189) [23]  (0.698 ns)
	'fadd' operation ('sum', snn_ip_core/snn_ip.cpp:191) [38]  (7.26 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.8 seconds; current allocated memory: 382.886 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.363 seconds; current allocated memory: 383.072 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'snn_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'INIT_SPIKES'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'INIT_MEM_CONV1_L'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('mem_conv1_addr_2_write_ln323', snn_ip_core/snn_ip.cpp:323) of constant 0 on array 'mem_conv1' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'mem_conv1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'INIT_MEM_CONV2_L'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('mem_conv2_addr_2_write_ln333', snn_ip_core/snn_ip.cpp:333) of constant 0 on array 'mem_conv2' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'mem_conv2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 7, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'INIT_MEM_CONV3_L'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('mem_conv3_addr_2_write_ln343', snn_ip_core/snn_ip.cpp:343) of constant 0 on array 'mem_conv3' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'mem_conv3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'INIT_MEM_FC1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'INIT_MEM_FC2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'IMG_H_IMG_W'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 25.
INFO: [SCHED 204-61] Pipelining loop 'ACC_SPIKES'.
WARNING: [SCHED 204-68] The II Violation in module 'snn_core' (Loop: ACC_SPIKES): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'store' operation ('output_spikes_9_write_ln474', snn_ip_core/snn_ip.cpp:474) of variable 'tmp_4', snn_ip_core/snn_ip.cpp:474 on static variable 'output_spikes_9' and 'load' operation ('output_spikes_9_load_1', aesl_mux_load.10floatP.i4:19->snn_ip_core/snn_ip.cpp:474) on static variable 'output_spikes_9'.
WARNING: [SCHED 204-68] The II Violation in module 'snn_core' (Loop: ACC_SPIKES): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'store' operation ('output_spikes_9_write_ln474', snn_ip_core/snn_ip.cpp:474) of variable 'tmp_4', snn_ip_core/snn_ip.cpp:474 on static variable 'output_spikes_9' and 'load' operation ('output_spikes_9_load_1', aesl_mux_load.10floatP.i4:19->snn_ip_core/snn_ip.cpp:474) on static variable 'output_spikes_9'.
WARNING: [SCHED 204-68] The II Violation in module 'snn_core' (Loop: ACC_SPIKES): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'store' operation ('output_spikes_9_write_ln474', snn_ip_core/snn_ip.cpp:474) of variable 'tmp_4', snn_ip_core/snn_ip.cpp:474 on static variable 'output_spikes_9' and 'load' operation ('output_spikes_9_load_1', aesl_mux_load.10floatP.i4:19->snn_ip_core/snn_ip.cpp:474) on static variable 'output_spikes_9'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'ARGMAX_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-21] Estimated clock period (12.538ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'snn_core' consists of the following:
	'fcmp' operation ('tmp_19', snn_ip_core/snn_ip.cpp:254->snn_ip_core/snn_ip.cpp:479) [793]  (5.43 ns)
	'and' operation ('and_ln254_1', snn_ip_core/snn_ip.cpp:254->snn_ip_core/snn_ip.cpp:479) [794]  (0.978 ns)
	'select' operation ('max_val', snn_ip_core/snn_ip.cpp:254->snn_ip_core/snn_ip.cpp:479) [795]  (0.698 ns)
	'phi' operation ('max_val') with incoming values : ('max_val', snn_ip_core/snn_ip.cpp:248->snn_ip_core/snn_ip.cpp:479) ('max_val', snn_ip_core/snn_ip.cpp:254->snn_ip_core/snn_ip.cpp:479) [750]  (0 ns)
	'fcmp' operation ('tmp_19', snn_ip_core/snn_ip.cpp:254->snn_ip_core/snn_ip.cpp:479) [793]  (5.43 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.9 seconds; current allocated memory: 384.823 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.281 seconds; current allocated memory: 388.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'snn_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'READ_IMAGE_I_READ_IMAGE_J'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.306 seconds; current allocated memory: 389.681 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.294 seconds; current allocated memory: 390.856 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_layer_features_0_weight' to 'conv_layer_featurbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_ip_fadd_32ns_32ns_32_5_full_dsp_1' to 'snn_ip_fadd_32ns_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_ip_fmul_32ns_32ns_32_4_max_dsp_1' to 'snn_ip_fmul_32ns_dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'snn_ip_fadd_32ns_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'snn_ip_fmul_32ns_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_layer'.
INFO: [HLS 200-111]  Elapsed time: 1.514 seconds; current allocated memory: 392.463 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'snn_ip_fcmp_32ns_32ns_1_2_1' to 'snn_ip_fcmp_32ns_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_ip_mul_mul_8ns_10ns_16_1_1' to 'snn_ip_mul_mul_8nfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'snn_ip_fcmp_32ns_eOg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'snn_ip_mul_mul_8nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool'.
INFO: [HLS 200-111]  Elapsed time: 1.06 seconds; current allocated memory: 393.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'apply_lif_2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'snn_ip_mul_mul_10ns_8ns_16_1_1' to 'snn_ip_mul_mul_10g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'snn_ip_fadd_32ns_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'snn_ip_fcmp_32ns_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'snn_ip_fmul_32ns_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'snn_ip_mul_mul_10g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'apply_lif_2d'.
INFO: [HLS 200-111]  Elapsed time: 1.19 seconds; current allocated memory: 394.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_layer_1_features_4_weight' to 'conv_layer_1_feathbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'snn_ip_fadd_32ns_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'snn_ip_fmul_32ns_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_layer_1'.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 396.296 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_layer_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_layer_2_features_8_weight' to 'conv_layer_2_featibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'snn_ip_fadd_32ns_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'snn_ip_fmul_32ns_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_layer_2'.
INFO: [HLS 200-111]  Elapsed time: 1.028 seconds; current allocated memory: 397.635 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flatten' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'flatten'.
INFO: [HLS 200-111]  Elapsed time: 1.038 seconds; current allocated memory: 398.397 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'fc_layer_1_classifier_0_weight' to 'fc_layer_1_classijbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'snn_ip_fadd_32ns_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'snn_ip_fmul_32ns_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fc_layer_1'.
INFO: [HLS 200-111]  Elapsed time: 1.516 seconds; current allocated memory: 399.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'apply_lif_1d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'snn_ip_fadd_32ns_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'snn_ip_fcmp_32ns_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'snn_ip_fmul_32ns_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'apply_lif_1d'.
INFO: [HLS 200-111]  Elapsed time: 0.681 seconds; current allocated memory: 399.513 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'fc_layer_classifier_3_weight' to 'fc_layer_classifikbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'snn_ip_fadd_32ns_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'snn_ip_fmul_32ns_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fc_layer'.
INFO: [HLS 200-111]  Elapsed time: 0.677 seconds; current allocated memory: 400.029 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'snn_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'snn_core_input_float' to 'snn_core_input_fllbW' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'output_spikes_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_spikes_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_spikes_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_spikes_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_spikes_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_spikes_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_spikes_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_spikes_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_spikes_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_spikes_8' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'snn_ip_fdiv_32ns_32ns_32_16_1' to 'snn_ip_fdiv_32ns_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_ip_uitofp_32ns_32_6_1' to 'snn_ip_uitofp_32nncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_ip_mux_646_8_1_1' to 'snn_ip_mux_646_8_ocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'snn_ip_fadd_32ns_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'snn_ip_fcmp_32ns_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'snn_ip_fdiv_32ns_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'snn_ip_mux_646_8_ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'snn_ip_uitofp_32nncg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'snn_core'.
INFO: [HLS 200-111]  Elapsed time: 1.684 seconds; current allocated memory: 404.997 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'snn_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'snn_ip/in_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'snn_ip/in_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'snn_ip/in_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'snn_ip/in_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'snn_ip/in_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'snn_ip/in_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'snn_ip/in_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'snn_ip/out_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'snn_ip/out_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'snn_ip/out_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'snn_ip/out_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'snn_ip/out_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'snn_ip/out_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'snn_ip/out_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'snn_ip' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Finished creating RTL model for 'snn_ip'.
INFO: [HLS 200-111]  Elapsed time: 5.158 seconds; current allocated memory: 409.728 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 65.75 MHz
INFO: [RTMG 210-279] Implementing memory 'conv_layer_featurbkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_layer_1_feathbi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_layer_2_featibs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'fc_layer_1_classijbC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'fc_layer_classifikbM_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'snn_core_mem_conv1_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'snn_core_mem_fc1_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'snn_core_input_fllbW_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'snn_core_pool1_out_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'snn_core_flat_out_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'snn_core_fc1_out_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'snn_ip_image_0_V_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:28 ; elapsed = 00:04:38 . Memory (MB): peak = 1062.645 ; gain = 969.938
INFO: [VHDL 208-304] Generating VHDL RTL for snn_ip.
INFO: [VLOG 209-307] Generating Verilog RTL for snn_ip.
INFO: [HLS 200-112] Total elapsed time: 277.981 seconds; peak allocated memory: 409.728 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'snn_ip_core/snn_ip.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:01:18 . Memory (MB): peak = 174.824 ; gain = 82.098
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:01:18 . Memory (MB): peak = 174.824 ; gain = 82.098
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'lif_neuron' into 'apply_lif_1d' (snn_ip_core/snn_ip.cpp:414).
INFO: [XFORM 203-603] Inlining function 'lif_neuron' into 'apply_lif_2d_3' (snn_ip_core/snn_ip.cpp:367).
INFO: [XFORM 203-603] Inlining function 'lif_neuron' into 'apply_lif_2d_2' (snn_ip_core/snn_ip.cpp:347).
INFO: [XFORM 203-603] Inlining function 'lif_neuron' into 'apply_lif_2d_1' (snn_ip_core/snn_ip.cpp:327).
INFO: [XFORM 203-603] Inlining function 'argmax' into 'snn_core' (snn_ip_core/snn_ip.cpp:669).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:08 ; elapsed = 00:01:23 . Memory (MB): peak = 174.824 ; gain = 82.098
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:01:30 . Memory (MB): peak = 265.281 ; gain = 172.555
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'INIT_MEM_CONV1_H' (snn_ip_core/snn_ip.cpp:524) in function 'snn_core' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'INIT_MEM_CONV2_H' (snn_ip_core/snn_ip.cpp:536) in function 'snn_core' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'INIT_MEM_CONV3_H' (snn_ip_core/snn_ip.cpp:548) in function 'snn_core' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'H_LOOP_FLAT' (snn_ip_core/snn_ip.cpp:432) in function 'flatten3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'H_LOOP_LIF3' (snn_ip_core/snn_ip.cpp:363) in function 'apply_lif_2d_3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'OUT_H_LOOP_POOL3' (snn_ip_core/snn_ip.cpp:282) in function 'max_pool3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'OUT_H_LOOP3' (snn_ip_core/snn_ip.cpp:152) in function 'conv3_layer' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'H_LOOP_LIF2' (snn_ip_core/snn_ip.cpp:343) in function 'apply_lif_2d_2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'OUT_H_LOOP_POOL2' (snn_ip_core/snn_ip.cpp:240) in function 'max_pool2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'OUT_H_LOOP2' (snn_ip_core/snn_ip.cpp:100) in function 'conv2_layer' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'H_LOOP_LIF1' (snn_ip_core/snn_ip.cpp:323) in function 'apply_lif_2d_1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'OUT_H_LOOP_POOL1' (snn_ip_core/snn_ip.cpp:198) in function 'max_pool1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'OUT_H_LOOP' (snn_ip_core/snn_ip.cpp:47) in function 'conv1_layer' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'OUT_LOOP_FC' (snn_ip_core/snn_ip.cpp:386) in function 'fc_layer' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'OUT_LOOP_FC' (snn_ip_core/snn_ip.cpp:386) in function 'fc_layer.1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'INIT_MEM_CONV1_W' (snn_ip_core/snn_ip.cpp:527) in function 'snn_core' completely with a factor of 31.
INFO: [HLS 200-489] Unrolling loop 'INIT_MEM_CONV2_W' (snn_ip_core/snn_ip.cpp:539) in function 'snn_core' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'INIT_MEM_CONV3_W' (snn_ip_core/snn_ip.cpp:551) in function 'snn_core' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'W_LOOP_FLAT' (snn_ip_core/snn_ip.cpp:435) in function 'flatten3' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'W_LOOP_LIF3' (snn_ip_core/snn_ip.cpp:366) in function 'apply_lif_2d_3' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'OUT_W_LOOP_POOL3' (snn_ip_core/snn_ip.cpp:285) in function 'max_pool3' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'POOL_H_LOOP3' (snn_ip_core/snn_ip.cpp:290) in function 'max_pool3' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'POOL_W_LOOP3' (snn_ip_core/snn_ip.cpp:292) in function 'max_pool3' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'OUT_W_LOOP3' (snn_ip_core/snn_ip.cpp:155) in function 'conv3_layer' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'IN_CH_LOOP3' (snn_ip_core/snn_ip.cpp:159) in function 'conv3_layer' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'KH_LOOP3' (snn_ip_core/snn_ip.cpp:161) in function 'conv3_layer' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KW_LOOP3' (snn_ip_core/snn_ip.cpp:163) in function 'conv3_layer' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'W_LOOP_LIF2' (snn_ip_core/snn_ip.cpp:346) in function 'apply_lif_2d_2' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'OUT_W_LOOP_POOL2' (snn_ip_core/snn_ip.cpp:243) in function 'max_pool2' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'POOL_H_LOOP2' (snn_ip_core/snn_ip.cpp:248) in function 'max_pool2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'POOL_W_LOOP2' (snn_ip_core/snn_ip.cpp:250) in function 'max_pool2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'OUT_W_LOOP2' (snn_ip_core/snn_ip.cpp:103) in function 'conv2_layer' completely with a factor of 29.
INFO: [HLS 200-489] Unrolling loop 'IN_CH_LOOP2' (snn_ip_core/snn_ip.cpp:107) in function 'conv2_layer' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'KH_LOOP2' (snn_ip_core/snn_ip.cpp:109) in function 'conv2_layer' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KW_LOOP2' (snn_ip_core/snn_ip.cpp:111) in function 'conv2_layer' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'W_LOOP_LIF1' (snn_ip_core/snn_ip.cpp:326) in function 'apply_lif_2d_1' completely with a factor of 31.
INFO: [HLS 200-489] Unrolling loop 'OUT_W_LOOP_POOL1' (snn_ip_core/snn_ip.cpp:201) in function 'max_pool1' completely with a factor of 31.
INFO: [HLS 200-489] Unrolling loop 'POOL_H_LOOP1' (snn_ip_core/snn_ip.cpp:206) in function 'max_pool1' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'POOL_W_LOOP1' (snn_ip_core/snn_ip.cpp:208) in function 'max_pool1' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'OUT_W_LOOP' (snn_ip_core/snn_ip.cpp:50) in function 'conv1_layer' completely with a factor of 62.
INFO: [HLS 200-489] Unrolling loop 'IN_CH_LOOP' (snn_ip_core/snn_ip.cpp:54) in function 'conv1_layer' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'KH_LOOP' (snn_ip_core/snn_ip.cpp:56) in function 'conv1_layer' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KW_LOOP' (snn_ip_core/snn_ip.cpp:58) in function 'conv1_layer' completely with a factor of 3.
WARNING: [XFORM 203-503] Cannot unroll loop 'IN_LOOP_FC' (snn_ip_core/snn_ip.cpp:392) in function 'fc_layer': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'IN_LOOP_FC' (snn_ip_core/snn_ip.cpp:392) in function 'fc_layer.1': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-102] Partitioning array 'spike3_out' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'spike2_out' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'spike1_out' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'pool3_out' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'pool2_out' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'pool1_out' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'mem_conv3' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'mem_conv2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'mem_conv1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_float' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv3_out' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_out' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_out' in dimension 2 automatically.
WARNING: [XFORM 203-104] Completely partitioning array 'image.V' (snn_ip_core/snn_ip.cpp:686) accessed through non-constant indices on dimension 2 (snn_ip_core/snn_ip.cpp:699:36), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'image.V' (snn_ip_core/snn_ip.cpp:686) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output_spikes'  in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.10floatP.i4' into 'snn_core' (snn_ip_core/snn_ip.cpp:664).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:55 ; elapsed = 00:03:19 . Memory (MB): peak = 325.094 ; gain = 232.367
INFO: [XFORM 203-541] Flattening a loop nest 'READ_IMAGE_I' (snn_ip_core/snn_ip.cpp:694:35) in function 'snn_ip'.
INFO: [XFORM 203-541] Flattening a loop nest 'INIT_MEM_CONV1' (snn_ip_core/snn_ip.cpp:522:35) in function 'snn_core'.
INFO: [XFORM 203-541] Flattening a loop nest 'INIT_MEM_CONV2' (snn_ip_core/snn_ip.cpp:534:35) in function 'snn_core'.
INFO: [XFORM 203-541] Flattening a loop nest 'INIT_MEM_CONV3' (snn_ip_core/snn_ip.cpp:546:35) in function 'snn_core'.
INFO: [XFORM 203-541] Flattening a loop nest 'IMG_H' (snn_ip_core/snn_ip.cpp:571:35) in function 'snn_core'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'TIMESTEP_LOOP' (snn_ip_core/snn_ip.cpp:581:35) in function 'snn_core' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'CH_LOOP_POOL3' (snn_ip_core/snn_ip.cpp:280:41) in function 'max_pool3'.
INFO: [XFORM 203-541] Flattening a loop nest 'CH_LOOP_POOL2' (snn_ip_core/snn_ip.cpp:238:41) in function 'max_pool2'.
INFO: [XFORM 203-541] Flattening a loop nest 'CH_LOOP_POOL1' (snn_ip_core/snn_ip.cpp:196:41) in function 'max_pool1'.
INFO: [XFORM 203-541] Flattening a loop nest 'CH_LOOP_FLAT' (snn_ip_core/snn_ip.cpp:430:35) in function 'flatten3'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUT_LOOP_FC' (snn_ip_core/snn_ip.cpp:386:41) in function 'fc_layer.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUT_LOOP_FC' (snn_ip_core/snn_ip.cpp:386:41) in function 'fc_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUT_CH_LOOP3' (snn_ip_core/snn_ip.cpp:150:42) in function 'conv3_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUT_CH_LOOP2' (snn_ip_core/snn_ip.cpp:98:42) in function 'conv2_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUT_CH_LOOP' (snn_ip_core/snn_ip.cpp:45:42) in function 'conv1_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'CH_LOOP_LIF3' (snn_ip_core/snn_ip.cpp:361:35) in function 'apply_lif_2d_3'.
INFO: [XFORM 203-541] Flattening a loop nest 'CH_LOOP_LIF2' (snn_ip_core/snn_ip.cpp:341:35) in function 'apply_lif_2d_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'CH_LOOP_LIF1' (snn_ip_core/snn_ip.cpp:321:35) in function 'apply_lif_2d_1'.
INFO: [HLS 200-472] Inferring partial write operation for 'image[0].V' (snn_ip_core/snn_ip.cpp:699:36)
INFO: [HLS 200-472] Inferring partial write operation for 'mem_conv1.0' (snn_ip_core/snn_ip.cpp:528:17)
INFO: [HLS 200-472] Inferring partial write operation for 'mem_conv2.0' (snn_ip_core/snn_ip.cpp:540:17)
INFO: [HLS 200-472] Inferring partial write operation for 'mem_conv3.0' (snn_ip_core/snn_ip.cpp:552:17)
INFO: [HLS 200-472] Inferring partial write operation for 'mem_fc1' (snn_ip_core/snn_ip.cpp:560:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mem_fc2' (snn_ip_core/snn_ip.cpp:566:2)
INFO: [HLS 200-472] Inferring partial write operation for 'input_float.0' (snn_ip_core/snn_ip.cpp:575:32)
INFO: [HLS 200-472] Inferring partial write operation for 'output[0]' (snn_ip_core/snn_ip.cpp:304:17)
INFO: [HLS 200-472] Inferring partial write operation for 'output[0]' (snn_ip_core/snn_ip.cpp:262:17)
INFO: [HLS 200-472] Inferring partial write operation for 'output[0]' (snn_ip_core/snn_ip.cpp:220:17)
INFO: [HLS 200-472] Inferring partial write operation for 'flat_out' (snn_ip_core/snn_ip.cpp:436:17)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (snn_ip_core/snn_ip.cpp:396:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output[0]' (snn_ip_core/snn_ip.cpp:175:17)
INFO: [HLS 200-472] Inferring partial write operation for 'output[0]' (snn_ip_core/snn_ip.cpp:123:17)
INFO: [HLS 200-472] Inferring partial write operation for 'output[0]' (snn_ip_core/snn_ip.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'mem_pot[0]' (snn_ip_core/snn_ip.cpp:13:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output[0]' (snn_ip_core/snn_ip.cpp:367:35)
INFO: [HLS 200-472] Inferring partial write operation for 'mem_pot[0]' (snn_ip_core/snn_ip.cpp:13:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output[0]' (snn_ip_core/snn_ip.cpp:347:35)
INFO: [HLS 200-472] Inferring partial write operation for 'mem_pot[0]' (snn_ip_core/snn_ip.cpp:13:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output[0]' (snn_ip_core/snn_ip.cpp:327:35)
INFO: [HLS 200-472] Inferring partial write operation for 'mem_pot' (snn_ip_core/snn_ip.cpp:13:2)
INFO: [HLS 200-472] Inferring partial write operation for 'spike_fc1' (snn_ip_core/snn_ip.cpp:414:14)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:03:56 ; elapsed = 00:05:29 . Memory (MB): peak = 652.191 ; gain = 559.465
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'snn_ip' ...
WARNING: [SYN 201-103] Legalizing function name 'fc_layer.1' to 'fc_layer_1'.
WARNING: [SYN 201-103] Legalizing function name 'apply_lif_1d.1' to 'apply_lif_1d_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OUT_CH_LOOP_OUT_H_LOOP'.
WARNING: [SCHED 204-69] Unable to satisfy resource constraint for The memory core ROM_1P_LUTRAM has insufficient ports to support accesses to array 'features_0_weight' (II = 1)..
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_0_load_12', snn_ip_core/snn_ip.cpp:65) on array 'input_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 96, Depth = 117.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 352.872 seconds; current allocated memory: 571.239 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 41.985 seconds; current allocated memory: 582.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CH_LOOP_POOL1_OUT_H_LOOP_POOL1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 43.843 seconds; current allocated memory: 588.878 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 12.856 seconds; current allocated memory: 595.692 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'apply_lif_2d_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CH_LOOP_LIF1_H_LOOP_LIF1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.895 seconds; current allocated memory: 598.858 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.743 seconds; current allocated memory: 601.671 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OUT_CH_LOOP2_OUT_H_LOOP2'.
WARNING: [SCHED 204-69] Unable to satisfy resource constraint for The memory core ROM_1P_LUTRAM has insufficient ports to support accesses to array 'features_4_weight' (II = 1)..
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('features_4_weight_lo_2', snn_ip_core/snn_ip.cpp:98) on array 'features_4_weight' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'features_4_weight'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 144, Depth = 728.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 325.016 seconds; current allocated memory: 671.441 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 349.655 seconds; current allocated memory: 780.685 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CH_LOOP_POOL2_OUT_H_LOOP_POOL2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 220.604 seconds; current allocated memory: 794.222 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.098 seconds; current allocated memory: 797.299 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'apply_lif_2d_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CH_LOOP_LIF2_H_LOOP_LIF2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.756 seconds; current allocated memory: 798.828 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.083 seconds; current allocated memory: 800.173 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OUT_CH_LOOP3_OUT_H_LOOP3'.
WARNING: [SCHED 204-69] Unable to satisfy resource constraint for The memory core ROM_1P_LUTRAM has insufficient ports to support accesses to array 'features_8_weight' (II = 1)..
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('features_8_weight_lo_2', snn_ip_core/snn_ip.cpp:169) on array 'features_8_weight' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'features_8_weight'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 500.665 seconds; current allocated memory: 866.685 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 323.646 seconds; current allocated memory: 983.026 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CH_LOOP_POOL3_OUT_H_LOOP_POOL3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 264.887 seconds; current allocated memory: 994.520 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.966 seconds; current allocated memory: 995.913 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'apply_lif_2d_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CH_LOOP_LIF3_H_LOOP_LIF3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.991 seconds; current allocated memory: 996.606 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.303 seconds; current allocated memory: 997.248 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flatten3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CH_LOOP_FLAT_H_LOOP_FLAT'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('flat_out_addr_2_write_ln436', snn_ip_core/snn_ip.cpp:436) of variable 'spike3_out_2_load', snn_ip_core/snn_ip.cpp:436 on array 'flat_out' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'flat_out'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.862 seconds; current allocated memory: 997.559 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.651 seconds; current allocated memory: 997.799 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OUT_LOOP_FC_IN_LOOP_FC'.
WARNING: [SCHED 204-68] The II Violation in module 'fc_layer_1' (Loop: OUT_LOOP_FC_IN_LOOP_FC): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum', snn_ip_core/snn_ip.cpp:393) and 'select' operation ('sum_0_mid2', snn_ip_core/snn_ip.cpp:392).
WARNING: [SCHED 204-68] The II Violation in module 'fc_layer_1' (Loop: OUT_LOOP_FC_IN_LOOP_FC): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum', snn_ip_core/snn_ip.cpp:393) and 'select' operation ('sum_0_mid2', snn_ip_core/snn_ip.cpp:392).
WARNING: [SCHED 204-68] The II Violation in module 'fc_layer_1' (Loop: OUT_LOOP_FC_IN_LOOP_FC): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum', snn_ip_core/snn_ip.cpp:393) and 'select' operation ('sum_0_mid2', snn_ip_core/snn_ip.cpp:392).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 12.
WARNING: [SCHED 204-21] Estimated clock period (15.21ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'fc_layer_1' consists of the following:
	'fadd' operation ('sum', snn_ip_core/snn_ip.cpp:393) [43]  (7.26 ns)
	'phi' operation ('sum') with incoming values : ('sum', snn_ip_core/snn_ip.cpp:393) [10]  (0 ns)
	'select' operation ('sum_0_mid2', snn_ip_core/snn_ip.cpp:392) [22]  (0.698 ns)
	'fadd' operation ('sum', snn_ip_core/snn_ip.cpp:393) [43]  (7.26 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.041 seconds; current allocated memory: 997.980 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.588 seconds; current allocated memory: 998.183 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'apply_lif_1d_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'NEURON_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.666 seconds; current allocated memory: 998.298 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.373 seconds; current allocated memory: 998.451 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OUT_LOOP_FC_IN_LOOP_FC'.
WARNING: [SCHED 204-68] The II Violation in module 'fc_layer' (Loop: OUT_LOOP_FC_IN_LOOP_FC): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum', snn_ip_core/snn_ip.cpp:393) and 'select' operation ('sum_0_mid2', snn_ip_core/snn_ip.cpp:392).
WARNING: [SCHED 204-68] The II Violation in module 'fc_layer' (Loop: OUT_LOOP_FC_IN_LOOP_FC): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum', snn_ip_core/snn_ip.cpp:393) and 'select' operation ('sum_0_mid2', snn_ip_core/snn_ip.cpp:392).
WARNING: [SCHED 204-68] The II Violation in module 'fc_layer' (Loop: OUT_LOOP_FC_IN_LOOP_FC): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum', snn_ip_core/snn_ip.cpp:393) and 'select' operation ('sum_0_mid2', snn_ip_core/snn_ip.cpp:392).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 10.
WARNING: [SCHED 204-21] Estimated clock period (15.21ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'fc_layer' consists of the following:
	'fadd' operation ('sum', snn_ip_core/snn_ip.cpp:393) [37]  (7.26 ns)
	'phi' operation ('sum') with incoming values : ('sum', snn_ip_core/snn_ip.cpp:393) [10]  (0 ns)
	'select' operation ('sum_0_mid2', snn_ip_core/snn_ip.cpp:392) [22]  (0.698 ns)
	'fadd' operation ('sum', snn_ip_core/snn_ip.cpp:393) [37]  (7.26 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.133 seconds; current allocated memory: 998.616 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.429 seconds; current allocated memory: 998.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'apply_lif_1d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'NEURON_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.635 seconds; current allocated memory: 998.915 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.026 seconds; current allocated memory: 999.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'snn_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'INIT_SPIKES'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'INIT_MEM_CONV1_INIT_MEM_CONV1_H'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'INIT_MEM_CONV2_INIT_MEM_CONV2_H'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'INIT_MEM_CONV3_INIT_MEM_CONV3_H'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'INIT_MEM_FC1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'INIT_MEM_FC2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'IMG_H_IMG_W'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 25.
INFO: [SCHED 204-61] Pipelining loop 'ACC_SPIKES'.
WARNING: [SCHED 204-68] The II Violation in module 'snn_core' (Loop: ACC_SPIKES): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'store' operation ('output_spikes_9_write_ln664', snn_ip_core/snn_ip.cpp:664) of variable 'tmp_4', snn_ip_core/snn_ip.cpp:664 on static variable 'output_spikes_9' and 'load' operation ('output_spikes_9_load_1', aesl_mux_load.10floatP.i4:19->snn_ip_core/snn_ip.cpp:664) on static variable 'output_spikes_9'.
WARNING: [SCHED 204-68] The II Violation in module 'snn_core' (Loop: ACC_SPIKES): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'store' operation ('output_spikes_9_write_ln664', snn_ip_core/snn_ip.cpp:664) of variable 'tmp_4', snn_ip_core/snn_ip.cpp:664 on static variable 'output_spikes_9' and 'load' operation ('output_spikes_9_load_1', aesl_mux_load.10floatP.i4:19->snn_ip_core/snn_ip.cpp:664) on static variable 'output_spikes_9'.
WARNING: [SCHED 204-68] The II Violation in module 'snn_core' (Loop: ACC_SPIKES): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'store' operation ('output_spikes_9_write_ln664', snn_ip_core/snn_ip.cpp:664) of variable 'tmp_4', snn_ip_core/snn_ip.cpp:664 on static variable 'output_spikes_9' and 'load' operation ('output_spikes_9_load_1', aesl_mux_load.10floatP.i4:19->snn_ip_core/snn_ip.cpp:664) on static variable 'output_spikes_9'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'ARGMAX_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-21] Estimated clock period (12.538ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'snn_core' consists of the following:
	'fcmp' operation ('tmp_19', snn_ip_core/snn_ip.cpp:454->snn_ip_core/snn_ip.cpp:669) [949]  (5.43 ns)
	'and' operation ('and_ln454_1', snn_ip_core/snn_ip.cpp:454->snn_ip_core/snn_ip.cpp:669) [950]  (0.978 ns)
	'select' operation ('max_val', snn_ip_core/snn_ip.cpp:454->snn_ip_core/snn_ip.cpp:669) [951]  (0.698 ns)
	'phi' operation ('max_val') with incoming values : ('max_val', snn_ip_core/snn_ip.cpp:448->snn_ip_core/snn_ip.cpp:669) ('max_val', snn_ip_core/snn_ip.cpp:454->snn_ip_core/snn_ip.cpp:669) [906]  (0 ns)
	'fcmp' operation ('tmp_19', snn_ip_core/snn_ip.cpp:454->snn_ip_core/snn_ip.cpp:669) [949]  (5.43 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.136 seconds; current allocated memory: 1000.697 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 50.396 seconds; current allocated memory: 1013.053 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'snn_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'READ_IMAGE_I_READ_IMAGE_J'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.104 seconds; current allocated memory: 1017.876 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 10.615 seconds; current allocated memory: 1020.717 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv1_layer_features_0_weight' to 'conv1_layer_featubkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_ip_fadd_32ns_32ns_32_5_full_dsp_1' to 'snn_ip_fadd_32ns_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_ip_fmul_32ns_32ns_32_4_max_dsp_1' to 'snn_ip_fmul_32ns_dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'snn_ip_fadd_32ns_cud': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'snn_ip_fmul_32ns_dEe': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_layer'.
INFO: [HLS 200-111]  Elapsed time: 23.892 seconds; current allocated memory: 1.011 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'snn_ip_fcmp_32ns_32ns_1_2_1' to 'snn_ip_fcmp_32ns_eOg' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'max_pool1' is 14957 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'snn_ip_fcmp_32ns_eOg': 124 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool1'.
INFO: [HLS 200-111]  Elapsed time: 50.246 seconds; current allocated memory: 1.028 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'apply_lif_2d_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'apply_lif_2d_1' is 5736 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'snn_ip_fadd_32ns_cud': 31 instance(s).
INFO: [RTGEN 206-100] Generating core module 'snn_ip_fcmp_32ns_eOg': 31 instance(s).
INFO: [RTGEN 206-100] Generating core module 'snn_ip_fmul_32ns_dEe': 31 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'apply_lif_2d_1'.
INFO: [HLS 200-111]  Elapsed time: 33.411 seconds; current allocated memory: 1.039 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv2_layer_features_4_weight' to 'conv2_layer_featufYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'snn_ip_fadd_32ns_cud': 28 instance(s).
INFO: [RTGEN 206-100] Generating core module 'snn_ip_fmul_32ns_dEe': 28 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_layer'.
INFO: [HLS 200-111]  Elapsed time: 44.631 seconds; current allocated memory: 1.088 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'snn_ip_fcmp_32ns_eOg': 56 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool2'.
INFO: [HLS 200-111]  Elapsed time: 341.956 seconds; current allocated memory: 1.116 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'apply_lif_2d_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'snn_ip_fadd_32ns_cud': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'snn_ip_fcmp_32ns_eOg': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'snn_ip_fmul_32ns_dEe': 14 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'apply_lif_2d_2'.
INFO: [HLS 200-111]  Elapsed time: 16.979 seconds; current allocated memory: 1.121 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv3_layer_features_8_weight' to 'conv3_layer_featug8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'snn_ip_fadd_32ns_cud': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'snn_ip_fmul_32ns_dEe': 24 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3_layer'.
INFO: [HLS 200-111]  Elapsed time: 69.088 seconds; current allocated memory: 1.185 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'snn_ip_fcmp_32ns_eOg': 24 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool3'.
INFO: [HLS 200-111]  Elapsed time: 321.604 seconds; current allocated memory: 1.208 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'apply_lif_2d_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'snn_ip_fadd_32ns_cud': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'snn_ip_fcmp_32ns_eOg': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'snn_ip_fmul_32ns_dEe': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'apply_lif_2d_3'.
INFO: [HLS 200-111]  Elapsed time: 11.298 seconds; current allocated memory: 1.210 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flatten3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'flatten3'.
INFO: [HLS 200-111]  Elapsed time: 9.148 seconds; current allocated memory: 1.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'fc_layer_1_classifier_0_weight' to 'fc_layer_1_classihbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'snn_ip_fadd_32ns_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'snn_ip_fmul_32ns_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fc_layer_1'.
INFO: [HLS 200-111]  Elapsed time: 9.649 seconds; current allocated memory: 1.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'apply_lif_1d_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'snn_ip_fadd_32ns_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'snn_ip_fcmp_32ns_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'snn_ip_fmul_32ns_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'apply_lif_1d_1'.
INFO: [HLS 200-111]  Elapsed time: 7.493 seconds; current allocated memory: 1.212 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'fc_layer_classifier_3_weight' to 'fc_layer_classifiibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'snn_ip_fadd_32ns_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'snn_ip_fmul_32ns_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fc_layer'.
INFO: [HLS 200-111]  Elapsed time: 7.38 seconds; current allocated memory: 1.212 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'apply_lif_1d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'snn_ip_fadd_32ns_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'snn_ip_fcmp_32ns_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'snn_ip_fmul_32ns_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'apply_lif_1d'.
INFO: [HLS 200-111]  Elapsed time: 7.453 seconds; current allocated memory: 1.213 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'snn_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'snn_core_mem_conv1_0' to 'snn_core_mem_convjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_mem_conv1_1' to 'snn_core_mem_convkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_mem_conv1_2' to 'snn_core_mem_convlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_mem_conv1_3' to 'snn_core_mem_convmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_mem_conv1_4' to 'snn_core_mem_convncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_mem_conv1_5' to 'snn_core_mem_convocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_mem_conv1_6' to 'snn_core_mem_convpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_mem_conv1_7' to 'snn_core_mem_convqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_mem_conv1_8' to 'snn_core_mem_convrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_mem_conv1_9' to 'snn_core_mem_convsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_mem_conv1_10' to 'snn_core_mem_convtde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_mem_conv1_11' to 'snn_core_mem_convudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_mem_conv1_12' to 'snn_core_mem_convvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_mem_conv1_13' to 'snn_core_mem_convwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_mem_conv1_14' to 'snn_core_mem_convxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_mem_conv1_15' to 'snn_core_mem_convyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_mem_conv1_16' to 'snn_core_mem_convzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_mem_conv1_17' to 'snn_core_mem_convAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_mem_conv1_18' to 'snn_core_mem_convBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_mem_conv1_19' to 'snn_core_mem_convCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_mem_conv1_20' to 'snn_core_mem_convDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_mem_conv1_21' to 'snn_core_mem_convEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_mem_conv1_22' to 'snn_core_mem_convFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_mem_conv1_23' to 'snn_core_mem_convGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_mem_conv1_24' to 'snn_core_mem_convHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_mem_conv1_25' to 'snn_core_mem_convIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_mem_conv1_26' to 'snn_core_mem_convJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_mem_conv1_27' to 'snn_core_mem_convKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_mem_conv1_28' to 'snn_core_mem_convLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_mem_conv1_29' to 'snn_core_mem_convMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_mem_conv1_30' to 'snn_core_mem_convNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_mem_conv2_0' to 'snn_core_mem_convOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_mem_conv2_1' to 'snn_core_mem_convPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_mem_conv2_2' to 'snn_core_mem_convQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_mem_conv2_3' to 'snn_core_mem_convRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_mem_conv2_4' to 'snn_core_mem_convShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_mem_conv2_5' to 'snn_core_mem_convThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_mem_conv2_6' to 'snn_core_mem_convUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_mem_conv2_7' to 'snn_core_mem_convVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_mem_conv2_8' to 'snn_core_mem_convWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_mem_conv2_9' to 'snn_core_mem_convXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_mem_conv2_10' to 'snn_core_mem_convYie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_mem_conv2_11' to 'snn_core_mem_convZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_mem_conv2_12' to 'snn_core_mem_conv0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_mem_conv2_13' to 'snn_core_mem_conv1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_mem_conv3_0' to 'snn_core_mem_conv2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_mem_conv3_1' to 'snn_core_mem_conv3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_mem_conv3_2' to 'snn_core_mem_conv4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_mem_conv3_3' to 'snn_core_mem_conv5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_mem_conv3_4' to 'snn_core_mem_conv6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_mem_conv3_5' to 'snn_core_mem_conv7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_input_float_0' to 'snn_core_input_fl8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_conv1_out_0' to 'snn_core_conv1_ou9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_conv1_out_1' to 'snn_core_conv1_oubak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_conv1_out_2' to 'snn_core_conv1_oubbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_conv1_out_3' to 'snn_core_conv1_oubck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_conv1_out_4' to 'snn_core_conv1_oubdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_conv1_out_5' to 'snn_core_conv1_oubek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_conv1_out_6' to 'snn_core_conv1_oubfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_conv1_out_7' to 'snn_core_conv1_oubgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_conv1_out_8' to 'snn_core_conv1_oubhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_conv1_out_9' to 'snn_core_conv1_oubil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_conv1_out_10' to 'snn_core_conv1_oubjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_conv1_out_11' to 'snn_core_conv1_oubkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_conv1_out_12' to 'snn_core_conv1_oubll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_conv1_out_13' to 'snn_core_conv1_oubml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_conv1_out_14' to 'snn_core_conv1_oubnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_conv1_out_15' to 'snn_core_conv1_oubom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_conv1_out_16' to 'snn_core_conv1_oubpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_conv1_out_17' to 'snn_core_conv1_oubqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_conv1_out_18' to 'snn_core_conv1_oubrm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_conv1_out_19' to 'snn_core_conv1_oubsm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_conv1_out_20' to 'snn_core_conv1_oubtn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_conv1_out_21' to 'snn_core_conv1_oubun' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_conv1_out_22' to 'snn_core_conv1_oubvn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_conv1_out_23' to 'snn_core_conv1_oubwn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_conv1_out_24' to 'snn_core_conv1_oubxn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_conv1_out_25' to 'snn_core_conv1_oubyn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_conv1_out_26' to 'snn_core_conv1_oubzo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_conv1_out_27' to 'snn_core_conv1_oubAo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_conv1_out_28' to 'snn_core_conv1_oubBo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_conv1_out_29' to 'snn_core_conv1_oubCo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_conv1_out_30' to 'snn_core_conv1_oubDo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_conv1_out_31' to 'snn_core_conv1_oubEo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_conv1_out_32' to 'snn_core_conv1_oubFp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_conv1_out_33' to 'snn_core_conv1_oubGp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_conv1_out_34' to 'snn_core_conv1_oubHp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_conv1_out_35' to 'snn_core_conv1_oubIp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_conv1_out_36' to 'snn_core_conv1_oubJp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_conv1_out_37' to 'snn_core_conv1_oubKp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_conv1_out_38' to 'snn_core_conv1_oubLp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_conv1_out_39' to 'snn_core_conv1_oubMq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_conv1_out_40' to 'snn_core_conv1_oubNq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_conv1_out_41' to 'snn_core_conv1_oubOq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_conv1_out_42' to 'snn_core_conv1_oubPq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_conv1_out_43' to 'snn_core_conv1_oubQq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_conv1_out_44' to 'snn_core_conv1_oubRq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_conv1_out_45' to 'snn_core_conv1_oubSr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_conv1_out_46' to 'snn_core_conv1_oubTr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_conv1_out_47' to 'snn_core_conv1_oubUr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_conv1_out_48' to 'snn_core_conv1_oubVr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_conv1_out_49' to 'snn_core_conv1_oubWr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_conv1_out_50' to 'snn_core_conv1_oubXr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_conv1_out_51' to 'snn_core_conv1_oubYs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_conv1_out_52' to 'snn_core_conv1_oubZs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_conv1_out_53' to 'snn_core_conv1_oub0s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_conv1_out_54' to 'snn_core_conv1_oub1s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_conv1_out_55' to 'snn_core_conv1_oub2s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_conv1_out_56' to 'snn_core_conv1_oub3s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_conv1_out_57' to 'snn_core_conv1_oub4t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_conv1_out_58' to 'snn_core_conv1_oub5t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_conv1_out_59' to 'snn_core_conv1_oub6t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_conv1_out_60' to 'snn_core_conv1_oub7t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_conv1_out_61' to 'snn_core_conv1_oub8t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_pool1_out_0' to 'snn_core_pool1_oub9t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_pool1_out_1' to 'snn_core_pool1_oucau' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_pool1_out_2' to 'snn_core_pool1_oucbu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_pool1_out_3' to 'snn_core_pool1_ouccu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_pool1_out_4' to 'snn_core_pool1_oucdu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_pool1_out_5' to 'snn_core_pool1_ouceu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_pool1_out_6' to 'snn_core_pool1_oucfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_pool1_out_7' to 'snn_core_pool1_oucgu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_pool1_out_8' to 'snn_core_pool1_ouchv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_pool1_out_9' to 'snn_core_pool1_ouciv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_pool1_out_10' to 'snn_core_pool1_oucjv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_pool1_out_11' to 'snn_core_pool1_ouckv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_pool1_out_12' to 'snn_core_pool1_ouclv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_pool1_out_13' to 'snn_core_pool1_oucmv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_pool1_out_14' to 'snn_core_pool1_oucnw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_pool1_out_15' to 'snn_core_pool1_oucow' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_pool1_out_16' to 'snn_core_pool1_oucpw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_pool1_out_17' to 'snn_core_pool1_oucqw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_pool1_out_18' to 'snn_core_pool1_oucrw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_pool1_out_19' to 'snn_core_pool1_oucsw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_pool1_out_20' to 'snn_core_pool1_ouctx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_pool1_out_21' to 'snn_core_pool1_oucux' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_pool1_out_22' to 'snn_core_pool1_oucvx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_pool1_out_23' to 'snn_core_pool1_oucwx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_pool1_out_24' to 'snn_core_pool1_oucxx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_pool1_out_25' to 'snn_core_pool1_oucyx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_pool1_out_26' to 'snn_core_pool1_ouczy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_pool1_out_27' to 'snn_core_pool1_oucAy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_pool1_out_28' to 'snn_core_pool1_oucBy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_pool1_out_29' to 'snn_core_pool1_oucCy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_pool1_out_30' to 'snn_core_pool1_oucDy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_spike1_out_0' to 'snn_core_spike1_ocEy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_spike1_out_1' to 'snn_core_spike1_ocFz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_spike1_out_2' to 'snn_core_spike1_ocGz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_spike1_out_3' to 'snn_core_spike1_ocHz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_spike1_out_4' to 'snn_core_spike1_ocIz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_spike1_out_5' to 'snn_core_spike1_ocJz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_spike1_out_6' to 'snn_core_spike1_ocKz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_spike1_out_7' to 'snn_core_spike1_ocLz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_spike1_out_8' to 'snn_core_spike1_ocMA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_spike1_out_9' to 'snn_core_spike1_ocNA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_spike1_out_10' to 'snn_core_spike1_ocOA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_spike1_out_11' to 'snn_core_spike1_ocPA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_spike1_out_12' to 'snn_core_spike1_ocQA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_spike1_out_13' to 'snn_core_spike1_ocRA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_spike1_out_14' to 'snn_core_spike1_ocSB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_spike1_out_15' to 'snn_core_spike1_ocTB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_spike1_out_16' to 'snn_core_spike1_ocUB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_spike1_out_17' to 'snn_core_spike1_ocVB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_spike1_out_18' to 'snn_core_spike1_ocWB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_spike1_out_19' to 'snn_core_spike1_ocXB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_spike1_out_20' to 'snn_core_spike1_ocYC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_spike1_out_21' to 'snn_core_spike1_ocZC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_spike1_out_22' to 'snn_core_spike1_oc0C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_spike1_out_23' to 'snn_core_spike1_oc1C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_spike1_out_24' to 'snn_core_spike1_oc2C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_spike1_out_25' to 'snn_core_spike1_oc3C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_spike1_out_26' to 'snn_core_spike1_oc4D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_spike1_out_27' to 'snn_core_spike1_oc5D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_spike1_out_28' to 'snn_core_spike1_oc6D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_spike1_out_29' to 'snn_core_spike1_oc7D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_conv2_out_0' to 'snn_core_conv2_ouc8D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_conv2_out_1' to 'snn_core_conv2_ouc9D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_conv2_out_2' to 'snn_core_conv2_oudaE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_conv2_out_3' to 'snn_core_conv2_oudbE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_conv2_out_4' to 'snn_core_conv2_oudcE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_conv2_out_5' to 'snn_core_conv2_ouddE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_conv2_out_6' to 'snn_core_conv2_oudeE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_conv2_out_7' to 'snn_core_conv2_oudfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_conv2_out_8' to 'snn_core_conv2_oudgE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_conv2_out_9' to 'snn_core_conv2_oudhF' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_conv2_out_10' to 'snn_core_conv2_oudiF' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_conv2_out_11' to 'snn_core_conv2_oudjF' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_conv2_out_12' to 'snn_core_conv2_oudkF' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_conv2_out_13' to 'snn_core_conv2_oudlF' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_conv2_out_14' to 'snn_core_conv2_oudmF' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_conv2_out_15' to 'snn_core_conv2_oudnG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_conv2_out_16' to 'snn_core_conv2_oudoG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_conv2_out_17' to 'snn_core_conv2_oudpG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_conv2_out_18' to 'snn_core_conv2_oudqG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_conv2_out_19' to 'snn_core_conv2_oudrG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_conv2_out_20' to 'snn_core_conv2_oudsG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_conv2_out_21' to 'snn_core_conv2_oudtH' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_conv2_out_22' to 'snn_core_conv2_ouduH' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_conv2_out_23' to 'snn_core_conv2_oudvH' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_conv2_out_24' to 'snn_core_conv2_oudwH' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_conv2_out_25' to 'snn_core_conv2_oudxH' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_conv2_out_26' to 'snn_core_conv2_oudyH' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_conv2_out_27' to 'snn_core_conv2_oudzI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_pool2_out_0' to 'snn_core_pool2_oudAI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_pool2_out_1' to 'snn_core_pool2_oudBI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_pool2_out_2' to 'snn_core_pool2_oudCI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_pool2_out_3' to 'snn_core_pool2_oudDI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_pool2_out_4' to 'snn_core_pool2_oudEI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_pool2_out_5' to 'snn_core_pool2_oudFJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_pool2_out_6' to 'snn_core_pool2_oudGJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_pool2_out_7' to 'snn_core_pool2_oudHJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_pool2_out_8' to 'snn_core_pool2_oudIJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_pool2_out_9' to 'snn_core_pool2_oudJJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_pool2_out_10' to 'snn_core_pool2_oudKJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_pool2_out_11' to 'snn_core_pool2_oudLJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_pool2_out_12' to 'snn_core_pool2_oudMK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_pool2_out_13' to 'snn_core_pool2_oudNK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_spike2_out_0' to 'snn_core_spike2_odOK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_spike2_out_1' to 'snn_core_spike2_odPK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_spike2_out_2' to 'snn_core_spike2_odQK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_spike2_out_3' to 'snn_core_spike2_odRK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_spike2_out_4' to 'snn_core_spike2_odSL' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_spike2_out_5' to 'snn_core_spike2_odTL' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_spike2_out_6' to 'snn_core_spike2_odUL' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_spike2_out_7' to 'snn_core_spike2_odVL' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_spike2_out_8' to 'snn_core_spike2_odWL' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_spike2_out_9' to 'snn_core_spike2_odXL' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_spike2_out_10' to 'snn_core_spike2_odYM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_spike2_out_11' to 'snn_core_spike2_odZM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_spike2_out_12' to 'snn_core_spike2_od0M' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_spike2_out_13' to 'snn_core_spike2_od1M' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_conv3_out_0' to 'snn_core_conv3_oud2M' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_conv3_out_1' to 'snn_core_conv3_oud3M' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_conv3_out_2' to 'snn_core_conv3_oud4N' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_conv3_out_3' to 'snn_core_conv3_oud5N' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_conv3_out_4' to 'snn_core_conv3_oud6N' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_conv3_out_5' to 'snn_core_conv3_oud7N' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_conv3_out_6' to 'snn_core_conv3_oud8N' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_conv3_out_7' to 'snn_core_conv3_oud9N' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_conv3_out_8' to 'snn_core_conv3_oueaO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_conv3_out_9' to 'snn_core_conv3_ouebO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_conv3_out_10' to 'snn_core_conv3_ouecO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_conv3_out_11' to 'snn_core_conv3_ouedO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_pool3_out_0' to 'snn_core_pool3_oueeO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_pool3_out_1' to 'snn_core_pool3_ouefO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_pool3_out_2' to 'snn_core_pool3_ouegO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_pool3_out_3' to 'snn_core_pool3_ouehP' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_pool3_out_4' to 'snn_core_pool3_oueiP' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_pool3_out_5' to 'snn_core_pool3_ouejP' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_spike3_out_0' to 'snn_core_spike3_oekP' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_spike3_out_1' to 'snn_core_spike3_oelP' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_spike3_out_2' to 'snn_core_spike3_oemP' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_spike3_out_3' to 'snn_core_spike3_oenQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_spike3_out_4' to 'snn_core_spike3_oeoQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_spike3_out_5' to 'snn_core_spike3_oepQ' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'output_spikes_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_spikes_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_spikes_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_spikes_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_spikes_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_spikes_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_spikes_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_spikes_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_spikes_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_spikes_8' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'snn_ip_fdiv_32ns_32ns_32_16_1' to 'snn_ip_fdiv_32ns_eqQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_ip_uitofp_32ns_32_6_1' to 'snn_ip_uitofp_32nerQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_ip_mux_646_8_1_1' to 'snn_ip_mux_646_8_esQ' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'snn_ip_fadd_32ns_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'snn_ip_fcmp_32ns_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'snn_ip_fdiv_32ns_eqQ': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'snn_ip_mux_646_8_esQ': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'snn_ip_uitofp_32nerQ': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'snn_core'.
INFO: [HLS 200-111]  Elapsed time: 30.881 seconds; current allocated memory: 1.229 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'snn_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'snn_ip/in_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'snn_ip/in_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'snn_ip/in_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'snn_ip/in_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'snn_ip/in_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'snn_ip/in_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'snn_ip/in_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'snn_ip/out_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'snn_ip/out_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'snn_ip/out_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'snn_ip/out_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'snn_ip/out_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'snn_ip/out_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'snn_ip/out_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'snn_ip' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Finished creating RTL model for 'snn_ip'.
INFO: [HLS 200-111]  Elapsed time: 36.838 seconds; current allocated memory: 1.241 GB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 65.75 MHz
INFO: [RTMG 210-279] Implementing memory 'conv1_layer_featubkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv2_layer_featufYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv3_layer_featug8j_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'fc_layer_1_classihbi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'fc_layer_classifiibs_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'snn_core_mem_convjbC_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'snn_core_mem_convOgC_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'snn_core_mem_conv2iS_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'snn_core_mem_fc1_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'snn_core_mem_fc2_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'snn_core_input_fl8jQ_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'snn_core_conv1_ou9j0_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'snn_core_pool1_oub9t_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'snn_core_spike1_ocEy_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'snn_core_conv2_ouc8D_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'snn_core_pool2_oudAI_ram (RAM)' using bl==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'snn_ip_core/snn_ip.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from snn_ip_core/snn_ip.cpp:1:
snn_ip_core/snn_ip.cpp:75:23: error: cannot initialize a variable of type 'float' with an lvalue of type 'const float [256]'
                float w = classifier_3_weight[o * 256 + i];
                      ^   ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'snn_ip_core/snn_ip.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from snn_ip_core/snn_ip.cpp:1:
snn_ip_core/snn_ip.cpp:76:23: error: cannot initialize a variable of type 'float' with an lvalue of type 'const float [256]'
                float w = classifier_3_weight[o * 256 + i];
                      ^   ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'snn_ip_core/snn_ip.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:07 ; elapsed = 00:01:58 . Memory (MB): peak = 175.820 ; gain = 83.129
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:07 ; elapsed = 00:01:58 . Memory (MB): peak = 175.820 ; gain = 83.129
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'lif_neuron' into 'snn_core_fc_last' (snn_ip_core/snn_ip.cpp:79).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:01:59 . Memory (MB): peak = 175.820 ; gain = 83.129
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:01:59 . Memory (MB): peak = 175.820 ; gain = 83.129
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'OUT_LOOP' (snn_ip_core/snn_ip.cpp:68) in function 'snn_core_fc_last' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'IN_LOOP' (snn_ip_core/snn_ip.cpp:73) in function 'snn_core_fc_last' completely with a factor of 256.
INFO: [XFORM 203-101] Partitioning array 'mem' (snn_ip_core/snn_ip.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'spike_count' (snn_ip_core/snn_ip.cpp:37) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'spike_in' (snn_ip_core/snn_ip.cpp:54) accessed through non-constant indices on dimension 1 (snn_ip_core/snn_ip.cpp:63:28), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'spike_in' (snn_ip_core/snn_ip.cpp:54) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:02:05 . Memory (MB): peak = 175.820 ; gain = 83.129
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'TIMESTEP_LOOP' (snn_ip_core/snn_ip.cpp:50:35) in function 'snn_core_fc_last' : 

more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:02:14 . Memory (MB): peak = 216.359 ; gain = 123.668
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'snn_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'snn_core_fc_last' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'INIT_STATE'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'READ_SPIKES'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'OUT_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'snn_core_fc_last' (Loop: OUT_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'store' operation ('mem_9_write_ln12', snn_ip_core/snn_ip.cpp:12->snn_ip_core/snn_ip.cpp:79) of variable 'mem[0]', snn_ip_core/snn_ip.cpp:16->snn_ip_core/snn_ip.cpp:79 on local variable 'mem[9]' and 'load' operation ('mem_9_load', snn_ip_core/snn_ip.cpp:12->snn_ip_core/snn_ip.cpp:79) on local variable 'mem[9]'.
WARNING: [SCHED 204-68] The II Violation in module 'snn_core_fc_last' (Loop: OUT_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'store' operation ('mem_9_write_ln12', snn_ip_core/snn_ip.cpp:12->snn_ip_core/snn_ip.cpp:79) of variable 'mem[0]', snn_ip_core/snn_ip.cpp:16->snn_ip_core/snn_ip.cpp:79 on local variable 'mem[9]' and 'load' operation ('mem_9_load', snn_ip_core/snn_ip.cpp:12->snn_ip_core/snn_ip.cpp:79) on local variable 'mem[9]'.
WARNING: [SCHED 204-68] The II Violation in module 'snn_core_fc_last' (Loop: OUT_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'store' operation ('mem_9_write_ln12', snn_ip_core/snn_ip.cpp:12->snn_ip_core/snn_ip.cpp:79) of variable 'mem[0]', snn_ip_core/snn_ip.cpp:16->snn_ip_core/snn_ip.cpp:79 on local variable 'mem[9]' and 'load' operation ('mem_9_load', snn_ip_core/snn_ip.cpp:12->snn_ip_core/snn_ip.cpp:79) on local variable 'mem[9]'.
WARNING: [SCHED 204-68] The II Violation in module 'snn_core_fc_last' (Loop: OUT_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'store' operation ('mem_9_write_ln12', snn_ip_core/snn_ip.cpp:12->snn_ip_core/snn_ip.cpp:79) of variable 'mem[0]', snn_ip_core/snn_ip.cpp:16->snn_ip_core/snn_ip.cpp:79 on local variable 'mem[9]' and 'load' operation ('mem_9_load', snn_ip_core/snn_ip.cpp:12->snn_ip_core/snn_ip.cpp:79) on local variable 'mem[9]'.
WARNING: [SCHED 204-68] The II Violation in module 'snn_core_fc_last' (Loop: OUT_LOOP): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 0)
   between 'store' operation ('mem_9_write_ln12', snn_ip_core/snn_ip.cpp:12->snn_ip_core/snn_ip.cpp:79) of variable 'mem[0]', snn_ip_core/snn_ip.cpp:16->snn_ip_core/snn_ip.cpp:79 on local variable 'mem[9]' and 'load' operation ('mem_9_load', snn_ip_core/snn_ip.cpp:12->snn_ip_core/snn_ip.cpp:79) on local variable 'mem[9]'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 1296.
INFO: [SCHED 204-61] Pipelining loop 'ARGMAX_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-21] Estimated clock period (12.958ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'snn_core_fc_last' consists of the following:
	'fmul' operation ('tmp_2', snn_ip_core/snn_ip.cpp:12->snn_ip_core/snn_ip.cpp:79) [3027]  (5.7 ns)
	'fadd' operation ('tmp_3', snn_ip_core/snn_ip.cpp:12->snn_ip_core/snn_ip.cpp:79) [3028]  (7.26 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 163.037 seconds; current allocated memory: 171.733 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 23.524 seconds; current allocated memory: 206.944 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'snn_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.329 seconds; current allocated memory: 208.124 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.613 seconds; current allocated memory: 208.269 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'snn_core_fc_last' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'snn_core_fc_last_classifier_3_weight' to 'snn_core_fc_last_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_ip_fadd_32ns_32ns_32_5_full_dsp_1' to 'snn_ip_fadd_32ns_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_ip_fmul_32ns_32ns_32_4_max_dsp_1' to 'snn_ip_fmul_32ns_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_ip_fcmp_32ns_32ns_1_2_1' to 'snn_ip_fcmp_32ns_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_ip_mux_104_32_1_1' to 'snn_ip_mux_104_32fYi' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'snn_core_fc_last' is 151936 from HDL expression: ((1'b1 == ap_CS_fsm_pp2_stage3) & (1'b0 == ap_block_pp2_stage3_11001))
INFO: [RTGEN 206-100] Generating core module 'snn_ip_fadd_32ns_cud': 33 instance(s).
INFO: [RTGEN 206-100] Generating core module 'snn_ip_fcmp_32ns_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'snn_ip_fmul_32ns_dEe': 33 instance(s).
INFO: [RTGEN 206-100] Generating core module 'snn_ip_mux_104_32fYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'snn_core_fc_last'.
INFO: [HLS 200-111]  Elapsed time: 20.106 seconds; current allocated memory: 251.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'snn_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'snn_ip/in_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'snn_ip/in_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'snn_ip/in_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'snn_ip/in_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'snn_ip/in_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'snn_ip/in_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'snn_ip/in_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'snn_ip/out_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'snn_ip/out_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'snn_ip/out_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'snn_ip/out_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'snn_ip/out_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'snn_ip/out_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'snn_ip/out_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'snn_ip' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Finished creating RTL model for 'snn_ip'.
INFO: [HLS 200-111]  Elapsed time: 35.023 seconds; current allocated memory: 252.790 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 77.17 MHz
INFO: [RTMG 210-279] Implementing memory 'snn_core_fc_last_bkb_rom' using block ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:49 ; elapsed = 00:04:37 . Memory (MB): peak = 406.633 ; gain = 313.941
INFO: [VHDL 208-304] Generating VHDL RTL for snn_ip.
INFO: [VLOG 209-307] Generating Verilog RTL for snn_ip.
INFO: [HLS 200-112] Total elapsed time: 277.072 seconds; peak allocated memory: 252.790 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'snn_ip_core/snn_ip.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:44 . Memory (MB): peak = 176.156 ; gain = 108.824
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:44 . Memory (MB): peak = 176.156 ; gain = 108.824
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'lif_neuron' into 'snn_core_fc_last' (snn_ip_core/snn_ip.cpp:78).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:45 . Memory (MB): peak = 176.156 ; gain = 108.824
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:45 . Memory (MB): peak = 176.156 ; gain = 108.824
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'OUT_LOOP' (snn_ip_core/snn_ip.cpp:67) in function 'snn_core_fc_last' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'IN_LOOP' (snn_ip_core/snn_ip.cpp:72) in function 'snn_core_fc_last' completely with a factor of 256.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:48 . Memory (MB): peak = 176.156 ; gain = 108.824
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'TIMESTEP_LOOP' (snn_ip_core/snn_ip.cpp:50:35) in function 'snn_core_fc_last' : 

more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'mem' (snn_ip_core/snn_ip.cpp:44:2)
INFO: [HLS 200-472] Inferring partial write operation for 'spike_count' (snn_ip_core/snn_ip.cpp:45:9)
INFO: [HLS 200-472] Inferring partial write operation for 'spike_in' (snn_ip_core/snn_ip.cpp:62:28)
INFO: [HLS 200-472] Inferring partial write operation for 'mem' (snn_ip_core/snn_ip.cpp:12:2)
INFO: [HLS 200-472] Inferring partial write operation for 'spike_count' (snn_ip_core/snn_ip.cpp:79:13)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:51 . Memory (MB): peak = 179.508 ; gain = 112.176
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'snn_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'snn_core_fc_last' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'INIT_STATE'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'READ_SPIKES'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'OUT_LOOP'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('classifier_3_weight_264', snn_ip_core/snn_ip.cpp:74) on array 'classifier_3_weight' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'classifier_3_weight'.
INFO: [SCHED 204-61] Pipelining result : Target II = 4, Final II = 128, Depth = 1299.
INFO: [SCHED 204-61] Pipelining loop 'ARGMAX_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (12.538ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'snn_core_fc_last' consists of the following:
	'fcmp' operation ('tmp_10', snn_ip_core/snn_ip.cpp:90) [2182]  (5.43 ns)
	'and' operation ('and_ln90_1', snn_ip_core/snn_ip.cpp:90) [2183]  (0.978 ns)
	'select' operation ('max_val', snn_ip_core/snn_ip.cpp:90) [2184]  (0.698 ns)
	'phi' operation ('max_val') with incoming values : ('max_val', snn_ip_core/snn_ip.cpp:84) ('max_val', snn_ip_core/snn_ip.cpp:90) [2155]  (0 ns)
	'fcmp' operation ('tmp_10', snn_ip_core/snn_ip.cpp:90) [2182]  (5.43 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 66.294 seconds; current allocated memory: 135.695 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.997 seconds; current allocated memory: 161.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'snn_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.463 seconds; current allocated memory: 162.091 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.162 seconds; current allocated memory: 162.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'snn_core_fc_last' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'snn_core_fc_last_classifier_3_weight' to 'snn_core_fc_last_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_fc_last_mem' to 'snn_core_fc_last_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_fc_last_spike_count' to 'snn_core_fc_last_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_core_fc_last_spike_in' to 'snn_core_fc_last_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_ip_fadd_32ns_32ns_32_5_full_dsp_1' to 'snn_ip_fadd_32ns_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_ip_fmul_32ns_32ns_32_4_max_dsp_1' to 'snn_ip_fmul_32ns_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'snn_ip_fcmp_32ns_32ns_1_2_1' to 'snn_ip_fcmp_32ns_hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'snn_ip_fadd_32ns_fYi': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'snn_ip_fcmp_32ns_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'snn_ip_fmul_32ns_g8j': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'snn_core_fc_last'.
INFO: [HLS 200-111]  Elapsed time: 1.169 seconds; current allocated memory: 181.175 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'snn_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'snn_ip/in_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'snn_ip/in_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'snn_ip/in_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'snn_ip/in_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'snn_ip/in_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'snn_ip/in_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'snn_ip/in_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'snn_ip/out_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'snn_ip/out_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'snn_ip/out_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'snn_ip/out_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'snn_ip/out_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'snn_ip/out_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'snn_ip/out_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'snn_ip' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Finished creating RTL model for 'snn_ip'.
INFO: [HLS 200-111]  Elapsed time: 9.862 seconds; current allocated memory: 183.974 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 79.76 MHz
INFO: [RTMG 210-279] Implementing memory 'snn_core_fc_last_bkb_rom' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'snn_core_fc_last_cud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'snn_core_fc_last_eOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:30 ; elapsed = 00:01:30 . Memory (MB): peak = 296.082 ; gain = 228.750
INFO: [VHDL 208-304] Generating VHDL RTL for snn_ip.
INFO: [VLOG 209-307] Generating Verilog RTL for snn_ip.
INFO: [HLS 200-112] Total elapsed time: 89.634 seconds; peak allocated memory: 183.974 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
