design,dirname,run_num,type,arch,date,tag,order,vpr_results_found,pre_vpr_blif_found,parse_results_found,power_results_found,critical_path,frequency,frequency_clk,frequency_clk_mem,frequency_clk_instr,frequency_clk_load_unload,logic_area,routing_area,total_area,channel_width,num_global_nets,num_routed_nets,total_nets_routed,total_connections_routed,average_net_length,max_net_length,max_fanout,max_non_global_fanout,average_wire_segments_per_net,max_segments_used_by_a_net,total_routed_wire_length,non_io_wire_length,resource_usage_io,resource_usage_clb,resource_usage_dsp,resource_usage_memory,dual_port_ram_before_vpr,single_port_ram_before_vpr,resource_usage_memory_storage,resource_usage_memory_compute,total_num_fle,fle_for_logic_and_reg,fle_for_only_logic,fle_for_only_reg,utilization_io,block_input,block_output,utilization_clb,utilization_dsp,utilization_memory,utilization_device,two_mult_18x19,mult_9x9_fixed_pt,mult_add,one_mult_27x27,device_io,device_clb,device_dsp,device_memory,single_bit_adders,luts,lut3,lut4,lut5,lut6,ffs,mem_512x40_sp,mem_2048x10_dp,mem_1024x20_dp,total_memory_usage,memory_slice,ff_to_lut_ratio,dsp_to_clb_ratio,memory_to_clb_ratio,adder_to_lut_ratio,dsp_to_lut_ratio,memory_to_lut_ratio,netlist_primitives,netlist_primitives>10k,vtr_flow_elapsed_time,odin_time,abc_time,pack_time,place_time,route_time,vtr_flow_peak_memory_usage,near_crit_connections,logic_depth,device_height,device_width,grid_size_limiter,max_routing_channel_util,min_util_for_largest_pct_of_total_channels,max_util_for_largest_pct_of_total_channels,largest_pct_of_total_channels,routing_histogram_1_inf_val,routing_histogram_09_1_val,routing_histogram_08_09_val,routing_histogram_07_08_val,routing_histogram_06_07_val,routing_histogram_05_06_val,routing_histogram_04_05_val,routing_histogram_03_04_val,routing_histogram_02_03_val,routing_histogram_01_02_val,routing_histogram_00_01_val,routing_histogram_1_inf_pct,routing_histogram_09_1_pct,routing_histogram_08_09_pct,routing_histogram_07_08_pct,routing_histogram_06_07_pct,routing_histogram_05_06_pct,routing_histogram_04_05_pct,routing_histogram_03_04_pct,routing_histogram_02_03_pct,routing_histogram_01_02_pct,routing_histogram_00_01_pct,routing_abs_total_power,clock_abs_total_power,clb_abs_total_power,dsp_abs_total_power,memory_abs_total_power,compute_ram_abs_total_power,storage_ram_abs_total_power,routing_abs_dynamic_power,clock_abs_dynamic_power,clb_abs_dynamic_power,dsp_abs_dynamic_power,memory_abs_dynamic_power,compute_ram_abs_dynamic_power,storage_ram_abs_dynamic_power,routing_abs_static_power,clock_abs_static_power,clb_abs_static_power,dsp_abs_static_power,memory_abs_static_power,compute_ram_abs_static_power,storage_ram_abs_static_power,routing_pct_total_power,clock_pct_total_power,clb_pct_total_power,dsp_pct_total_power,memory_pct_total_power,compute_ram_pct_total_power,storage_ram_pct_total_power,routing_pct_dynamic_power,clock_pct_dynamic_power,clb_pct_dynamic_power,dsp_pct_dynamic_power,memory_pct_dynamic_power,compute_ram_pct_dynamic_power,storage_ram_pct_dynamic_power,routing_pct_static_power,clock_pct_static_power,clb_pct_static_power,dsp_pct_static_power,memory_pct_static_power,compute_ram_pct_static_power,storage_ram_pct_static_power,absolute_dynamic_power_of_circuit,absolute_static_power_of_circuit,absolute_total_power_of_circuit
