V 000050 55 2788          1367697027038 Structure
(_unit VHDL (vmuxregsre 0 17 (structure 0 26 ))
	(_version v98)
	(_time 1367697027039 2013.05.04 12:50:27)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code e3e1ecb0b4b5b2f4eae7f1b9b7e5e4e4e0e4e1e5e6)
	(_entity
		(_time 1367697027034)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.fl1p3bx
			(_object
				(_generic (_internal gsr ~extmachxo2.components.~STRING~1570 0 785 (_entity -1 (_string \"ENABLED"\))))
				(_port (_internal d0 ~extieee.std_logic_1164.STD_LOGIC 0 787 (_entity (_in ((i 1))))))
				(_port (_internal d1 ~extieee.std_logic_1164.STD_LOGIC 0 788 (_entity (_in ((i 1))))))
				(_port (_internal sp ~extieee.std_logic_1164.STD_LOGIC 0 789 (_entity (_in ((i 1))))))
				(_port (_internal ck ~extieee.std_logic_1164.STD_LOGIC 0 790 (_entity (_in ((i 1))))))
				(_port (_internal sd ~extieee.std_logic_1164.STD_LOGIC 0 791 (_entity (_in ((i 1))))))
				(_port (_internal pd ~extieee.std_logic_1164.STD_LOGIC 0 792 (_entity (_in ((i 1))))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 793 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST01 0 28 (_component .machxo2.components.fl1p3bx )
		(_generic
			((gsr)(_string \"ENABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((sp)(SP))
			((ck)(CK))
			((sd)(SD))
			((pd)(LSR))
			((q)(Q))
		)
		(_use (_entity machxo2 fl1p3bx)
			(_generic
				((gsr)(_string \"ENABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sp)(sp))
				((ck)(ck))
				((sd)(sd))
				((pd)(pd))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~1570 (machxo2 components ~STRING~1570)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 1130          1367697027044 Structure
(_unit VHDL (vcc 0 39 (structure 0 46 ))
	(_version v98)
	(_time 1367697027045 2013.05.04 12:50:27)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code e3e1ecb0e3b4b4f4e4e5f0b9b1e4e5e5e0e5e0e4e5)
	(_entity
		(_time 1367697027042)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.vhi
			(_object
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 1462 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST1 0 48 (_component .machxo2.components.vhi )
		(_port
			((z)(PWR1))
		)
		(_use (_entity machxo2 vhi)
		)
	)
	(_object
		(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 1130          1367697027050 Structure
(_unit VHDL (gnd 0 58 (structure 0 65 ))
	(_version v98)
	(_time 1367697027051 2013.05.04 12:50:27)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code f3f0fda3a5a4a3e5f5f5b6a9a6f5f4f5a6f5f7f5f4)
	(_entity
		(_time 1367697027048)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.vlo
			(_object
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 1468 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST1 0 67 (_component .machxo2.components.vlo )
		(_port
			((z)(PWR0))
		)
		(_use (_entity machxo2 vlo)
		)
	)
	(_object
		(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 4538          1367697027056 Structure
(_unit VHDL (ccu2b0 0 77 (structure 0 87 ))
	(_version v98)
	(_time 1367697027057 2013.05.04 12:50:27)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code f3f0f9a3f3a5a2e0f0f3e1aca2f5f0f5f0f4f6f0f1)
	(_entity
		(_time 1367697027054)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.CCU2D
			(_object
				(_generic (_internal inject1_0 ~extmachxo2.components.~STRING~15 0 107 (_entity -1 (_string \"YES"\))))
				(_generic (_internal inject1_1 ~extmachxo2.components.~STRING~151 0 108 (_entity -1 (_string \"YES"\))))
				(_generic (_internal init0 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 0 109 (_entity -1 (_string \"0000000000000000"\))))
				(_generic (_internal init1 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 0 110 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_ULOGIC 0 113 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_ULOGIC 0 113 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_ULOGIC 0 114 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_ULOGIC 0 114 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_ULOGIC 0 115 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_ULOGIC 0 115 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_ULOGIC 0 116 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_ULOGIC 0 116 (_entity (_in ))))
				(_port (_internal CIN ~extieee.std_logic_1164.STD_ULOGIC 0 117 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_ULOGIC 0 118 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_ULOGIC 0 118 (_entity (_out ))))
				(_port (_internal COUT ~extieee.std_logic_1164.STD_ULOGIC 0 119 (_entity (_out ))))
			)
		)
	)
	(_instantiation inst1 0 89 (_component .machxo2.components.CCU2D )
		(_generic
			((inject1_0)(_string \"NO"\))
			((inject1_1)(_string \"NO"\))
			((init0)(_string \"0101000000001100"\))
			((init1)(_string \"0011000000001010"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_entity machxo2 CCU2D)
			(_generic
				((inject1_0)(_string \"NO"\))
				((inject1_1)(_string \"NO"\))
				((init0)(_string \"0101000000001100"\))
				((init1)(_string \"0011000000001010"\))
			)
		)
	)
	(_object
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
		(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~15 (machxo2 components ~STRING~15)))
		(_type (_external ~extmachxo2.components.~STRING~151 (machxo2 components ~STRING~151)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 12313         1367697027062 Structure
(_unit VHDL (slice_0 0 102 (structure 0 135 ))
	(_version v98)
	(_time 1367697027063 2013.05.04 12:50:27)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 0200500453555f145303175b05010205010451040b)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697027060)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 151 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 151 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 151 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 152 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 152 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 152 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 153 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 156 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 159 (_entity (_out ))))
			)
		)
		(ccu2B0
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 162 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 162 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 162 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 163 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 163 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 163 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 164 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 164 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 164 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 165 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 165 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 165 (_entity (_out ))))
			)
		)
	)
	(_instantiation dPtr_0 0 168 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 171 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 173 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation main_dPtr_5_cry_0_0 0 175 (_component ccu2B0 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(GNDI))
			((S0)(_open))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu2B0)
		)
	)
	(_block WireDelay 0 181 
		(_object
			(_process
				(line__183(_architecture 0 0 183 (_procedure_call (_simple)(_target(7))(_sensitivity(0)))))
				(line__184(_architecture 1 0 184 (_procedure_call (_simple)(_target(8))(_sensitivity(1)))))
				(line__185(_architecture 2 0 185 (_procedure_call (_simple)(_target(9))(_sensitivity(2)))))
				(line__186(_architecture 3 0 186 (_procedure_call (_simple)(_target(11))(_sensitivity(3)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 190 
		(_object
			(_process
				(line__192(_architecture 4 0 192 (_procedure_call (_simple)(_target(10))(_sensitivity(9)))))
				(line__193(_architecture 5 0 193 (_procedure_call (_simple)(_target(12))(_sensitivity(11)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 105 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 106 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 107 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 108 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 108 (_entity (_string \"SLICE_0"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 110 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 111 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 112 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 113 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 114 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 115 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 116 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 117 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 118 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 119 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 120 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 121 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 122 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 123 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 124 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 125 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 127 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 127 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 127 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 128 (_entity (_in ))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 128 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 128 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 138 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 139 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 140 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 141 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 142 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 143 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 144 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 145 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 146 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 148 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 149 (_architecture (_uni ))))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 198 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 199 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 200 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 201 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 202 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 203 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 205 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 206 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 207 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 208 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 6 0 196 (_process (_simple)(_target(4)(5)(6))(_sensitivity(7)(8)(10)(12)(13)(14)(15))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 7 -1
	)
)
V 000050 55 7084          1367697027068 Structure
(_unit VHDL (slice_1 0 288 (structure 0 312 ))
	(_version v98)
	(_time 1367697027069 2013.05.04 12:50:27)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 0200500453555f140755175b05010305010451040b)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697027066)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(ccu2B0
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 326 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 326 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 326 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 327 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 327 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 327 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 328 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 328 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 328 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 329 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 329 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 329 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 323 (_entity (_out ))))
			)
		)
	)
	(_instantiation un1_PC_cry_17_0 0 332 (_component ccu2B0 )
		(_port
			((A0)(GNDI))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(_open))
		)
		(_use (_entity . ccu2B0)
		)
	)
	(_instantiation DRIVEGND 0 336 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 340 
		(_object
			(_process
				(line__342(_architecture 0 0 342 (_procedure_call (_simple)(_target(5))(_sensitivity(0)))))
				(line__343(_architecture 1 0 343 (_procedure_call (_simple)(_target(6))(_sensitivity(1)))))
				(line__344(_architecture 2 0 344 (_procedure_call (_simple)(_target(7))(_sensitivity(2)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 291 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 292 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 293 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 294 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 294 (_entity (_string \"SLICE_1"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 296 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 297 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 298 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 299 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 300 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 301 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 302 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 303 (_entity (((ns 0))((ns 0))))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 305 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 305 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 305 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 306 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 306 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 315 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 316 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 317 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 318 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 319 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 321 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 348 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 349 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 350 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 351 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 3 0 347 (_process (_simple)(_target(3)(4))(_sensitivity(5)(6)(7)(8)(9))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
	)
	(_model . Structure 4 -1
	)
)
V 000050 55 4555          1367697027077 Structure
(_unit VHDL (ccu20001 0 397 (structure 0 407 ))
	(_version v98)
	(_time 1367697027078 2013.05.04 12:50:27)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 12114015134443011117024d431112111314111411)
	(_entity
		(_time 1367697027075)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.CCU2D
			(_object
				(_generic (_internal inject1_0 ~extmachxo2.components.~STRING~15 0 107 (_entity -1 (_string \"YES"\))))
				(_generic (_internal inject1_1 ~extmachxo2.components.~STRING~151 0 108 (_entity -1 (_string \"YES"\))))
				(_generic (_internal init0 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 0 109 (_entity -1 (_string \"0000000000000000"\))))
				(_generic (_internal init1 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 0 110 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_ULOGIC 0 113 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_ULOGIC 0 113 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_ULOGIC 0 114 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_ULOGIC 0 114 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_ULOGIC 0 115 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_ULOGIC 0 115 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_ULOGIC 0 116 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_ULOGIC 0 116 (_entity (_in ))))
				(_port (_internal CIN ~extieee.std_logic_1164.STD_ULOGIC 0 117 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_ULOGIC 0 118 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_ULOGIC 0 118 (_entity (_out ))))
				(_port (_internal COUT ~extieee.std_logic_1164.STD_ULOGIC 0 119 (_entity (_out ))))
			)
		)
	)
	(_instantiation inst1 0 409 (_component .machxo2.components.CCU2D )
		(_generic
			((inject1_0)(_string \"NO"\))
			((inject1_1)(_string \"NO"\))
			((init0)(_string \"0011000000001010"\))
			((init1)(_string \"0011000000001010"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_entity machxo2 CCU2D)
			(_generic
				((inject1_0)(_string \"NO"\))
				((inject1_1)(_string \"NO"\))
				((init0)(_string \"0011000000001010"\))
				((init1)(_string \"0011000000001010"\))
			)
		)
	)
	(_object
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 398 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 398 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 398 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 399 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 399 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 399 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 400 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 400 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 400 (_entity (_in ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 401 (_entity (_out ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 401 (_entity (_out ))))
		(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 401 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~15 (machxo2 components ~STRING~15)))
		(_type (_external ~extmachxo2.components.~STRING~151 (machxo2 components ~STRING~151)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 7868          1367697027088 Structure
(_unit VHDL (slice_2 0 422 (structure 0 449 ))
	(_version v98)
	(_time 1367697027089 2013.05.04 12:50:27)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 1210401543454f041641074b15111015111441141b)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697027081)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(ccu20001
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 464 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 464 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 464 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 465 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 465 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 465 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 466 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 466 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 466 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 467 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 467 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 467 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 461 (_entity (_out ))))
			)
		)
	)
	(_instantiation un1_PC_cry_15_0 0 470 (_component ccu20001 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20001)
		)
	)
	(_instantiation DRIVEGND 0 474 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 478 
		(_object
			(_process
				(line__480(_architecture 0 0 480 (_procedure_call (_simple)(_target(6))(_sensitivity(0)))))
				(line__481(_architecture 1 0 481 (_procedure_call (_simple)(_target(7))(_sensitivity(1)))))
				(line__482(_architecture 2 0 482 (_procedure_call (_simple)(_target(8))(_sensitivity(2)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 425 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 426 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 427 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 428 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 428 (_entity (_string \"SLICE_2"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 430 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 431 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 432 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 433 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 434 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 435 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 436 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 437 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 438 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 439 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 440 (_entity (((ns 0))((ns 0))))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 442 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 442 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 442 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 443 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 443 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 443 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 452 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 453 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 454 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 455 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 456 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 457 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 459 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 486 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 487 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 488 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 489 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 490 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 491 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 3 0 485 (_process (_simple)(_target(3)(4)(5))(_sensitivity(6)(7)(8)(9)(10)(11))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
		(5194566 )
	)
	(_model . Structure 4 -1
	)
)
V 000050 55 7862          1367697027096 Structure
(_unit VHDL (slice_3 0 551 (structure 0 578 ))
	(_version v98)
	(_time 1367697027097 2013.05.04 12:50:27)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 2220702673757f342671377b25212125212471242b)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697027094)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(ccu2B0
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 593 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 593 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 593 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 594 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 594 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 594 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 595 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 595 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 595 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 596 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 596 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 596 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 590 (_entity (_out ))))
			)
		)
	)
	(_instantiation un1_PC_cry_13_0 0 599 (_component ccu2B0 )
		(_port
			((A0)(GNDI))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu2B0)
		)
	)
	(_instantiation DRIVEGND 0 603 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 607 
		(_object
			(_process
				(line__609(_architecture 0 0 609 (_procedure_call (_simple)(_target(6))(_sensitivity(0)))))
				(line__610(_architecture 1 0 610 (_procedure_call (_simple)(_target(7))(_sensitivity(1)))))
				(line__611(_architecture 2 0 611 (_procedure_call (_simple)(_target(8))(_sensitivity(2)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 554 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 555 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 556 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 557 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 557 (_entity (_string \"SLICE_3"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 559 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 560 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 561 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 562 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 563 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 564 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 565 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 566 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 567 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 568 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 569 (_entity (((ns 0))((ns 0))))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 571 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 571 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 571 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 572 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 572 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 572 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 581 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 582 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 583 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 584 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 585 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 586 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 588 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 615 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 616 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 617 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 618 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 619 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 620 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 3 0 614 (_process (_simple)(_target(3)(4)(5))(_sensitivity(6)(7)(8)(9)(10)(11))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
		(5194566 )
	)
	(_model . Structure 4 -1
	)
)
V 000050 55 4555          1367697027106 Structure
(_unit VHDL (ccu20002 0 680 (structure 0 690 ))
	(_version v98)
	(_time 1367697027107 2013.05.04 12:50:27)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 31326334336760223234216e603231323337323732)
	(_entity
		(_time 1367697027104)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.CCU2D
			(_object
				(_generic (_internal inject1_0 ~extmachxo2.components.~STRING~15 0 107 (_entity -1 (_string \"YES"\))))
				(_generic (_internal inject1_1 ~extmachxo2.components.~STRING~151 0 108 (_entity -1 (_string \"YES"\))))
				(_generic (_internal init0 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 0 109 (_entity -1 (_string \"0000000000000000"\))))
				(_generic (_internal init1 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 0 110 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_ULOGIC 0 113 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_ULOGIC 0 113 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_ULOGIC 0 114 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_ULOGIC 0 114 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_ULOGIC 0 115 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_ULOGIC 0 115 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_ULOGIC 0 116 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_ULOGIC 0 116 (_entity (_in ))))
				(_port (_internal CIN ~extieee.std_logic_1164.STD_ULOGIC 0 117 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_ULOGIC 0 118 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_ULOGIC 0 118 (_entity (_out ))))
				(_port (_internal COUT ~extieee.std_logic_1164.STD_ULOGIC 0 119 (_entity (_out ))))
			)
		)
	)
	(_instantiation inst1 0 692 (_component .machxo2.components.CCU2D )
		(_generic
			((inject1_0)(_string \"NO"\))
			((inject1_1)(_string \"NO"\))
			((init0)(_string \"0101000000001100"\))
			((init1)(_string \"0101000000001100"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_entity machxo2 CCU2D)
			(_generic
				((inject1_0)(_string \"NO"\))
				((inject1_1)(_string \"NO"\))
				((init0)(_string \"0101000000001100"\))
				((init1)(_string \"0101000000001100"\))
			)
		)
	)
	(_object
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 681 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 681 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 681 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 682 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 682 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 682 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 683 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 683 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 683 (_entity (_in ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 684 (_entity (_out ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 684 (_entity (_out ))))
		(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 684 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~15 (machxo2 components ~STRING~15)))
		(_type (_external ~extmachxo2.components.~STRING~151 (machxo2 components ~STRING~151)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 7868          1367697027112 Structure
(_unit VHDL (slice_4 0 705 (structure 0 732 ))
	(_version v98)
	(_time 1367697027113 2013.05.04 12:50:27)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 3133633463666c2735622468363235363237623738)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697027110)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(ccu20002
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 747 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 747 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 747 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 748 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 748 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 748 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 749 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 749 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 749 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 750 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 750 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 750 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 744 (_entity (_out ))))
			)
		)
	)
	(_instantiation un1_PC_cry_11_0 0 753 (_component ccu20002 )
		(_port
			((A0)(GNDI))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(GNDI))
			((B1)(B1_ipd))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20002)
		)
	)
	(_instantiation DRIVEGND 0 757 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 761 
		(_object
			(_process
				(line__763(_architecture 0 0 763 (_procedure_call (_simple)(_target(6))(_sensitivity(0)))))
				(line__764(_architecture 1 0 764 (_procedure_call (_simple)(_target(7))(_sensitivity(1)))))
				(line__765(_architecture 2 0 765 (_procedure_call (_simple)(_target(8))(_sensitivity(2)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 708 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 709 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 710 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 711 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 711 (_entity (_string \"SLICE_4"\))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 713 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 714 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 715 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 716 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 717 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 718 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 719 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 720 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 721 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 722 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 723 (_entity (((ns 0))((ns 0))))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 725 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 725 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 725 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 726 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 726 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 726 (_entity (_out )(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 735 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 736 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 737 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 738 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 739 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 740 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 742 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 769 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 770 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 771 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 772 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 773 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 774 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 3 0 768 (_process (_simple)(_target(3)(4)(5))(_sensitivity(6)(7)(8)(9)(10)(11))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
		(5194566 )
	)
	(_model . Structure 4 -1
	)
)
V 000050 55 7861          1367697027122 Structure
(_unit VHDL (slice_5 0 834 (structure 0 861 ))
	(_version v98)
	(_time 1367697027123 2013.05.04 12:50:27)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 4143134313161c5745125418464244464247124748)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697027119)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(ccu2B0
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 876 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 876 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 876 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 877 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 877 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 877 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 878 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 878 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 878 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 879 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 879 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 879 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 873 (_entity (_out ))))
			)
		)
	)
	(_instantiation un1_PC_cry_9_0 0 882 (_component ccu2B0 )
		(_port
			((A0)(GNDI))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu2B0)
		)
	)
	(_instantiation DRIVEGND 0 886 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 890 
		(_object
			(_process
				(line__892(_architecture 0 0 892 (_procedure_call (_simple)(_target(6))(_sensitivity(0)))))
				(line__893(_architecture 1 0 893 (_procedure_call (_simple)(_target(7))(_sensitivity(1)))))
				(line__894(_architecture 2 0 894 (_procedure_call (_simple)(_target(8))(_sensitivity(2)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 837 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 838 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 839 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 840 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 840 (_entity (_string \"SLICE_5"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 842 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 843 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 844 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 845 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 846 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 847 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 848 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 849 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 850 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 851 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 852 (_entity (((ns 0))((ns 0))))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 854 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 854 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 854 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 855 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 855 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 855 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 864 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 865 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 866 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 867 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 868 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 869 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 871 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 898 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 899 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 900 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 901 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 902 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 903 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 3 0 897 (_process (_simple)(_target(3)(4)(5))(_sensitivity(6)(7)(8)(9)(10)(11))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
		(5194566 )
	)
	(_model . Structure 4 -1
	)
)
V 000050 55 7897          1367697027130 Structure
(_unit VHDL (slice_6 0 963 (structure 0 990 ))
	(_version v98)
	(_time 1367697027131 2013.05.04 12:50:27)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 4143134313161c5745125418464247464247124748)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697027127)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(ccu20002
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 1005 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 1005 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 1005 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 1006 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 1006 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 1006 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 1007 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 1007 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 1007 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 1008 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 1008 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 1008 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 1002 (_entity (_out ))))
			)
		)
	)
	(_instantiation un1_PC_cry_7_0 0 1011 (_component ccu20002 )
		(_port
			((A0)(GNDI))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(GNDI))
			((B1)(B1_ipd))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20002)
		)
	)
	(_instantiation DRIVEGND 0 1015 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 1019 
		(_object
			(_process
				(line__1021(_architecture 0 0 1021 (_procedure_call (_simple)(_target(6))(_sensitivity(0)))))
				(line__1022(_architecture 1 0 1022 (_procedure_call (_simple)(_target(7))(_sensitivity(1)))))
				(line__1023(_architecture 2 0 1023 (_procedure_call (_simple)(_target(8))(_sensitivity(2)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 966 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 967 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 968 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 969 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 969 (_entity (_string \"SLICE_6"\))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 971 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 972 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 973 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 974 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 975 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 976 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 977 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 978 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 979 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 980 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 981 (_entity (((ns 0))((ns 0))))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 983 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 983 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 983 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 984 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 984 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 984 (_entity (_out )(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 993 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 994 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 995 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 996 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 997 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 998 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 1000 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 1027 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1028 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 1029 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1030 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 1031 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1032 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 3 0 1026 (_process (_simple)(_target(3)(4)(5))(_sensitivity(6)(7)(8)(9)(10)(11))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
		(5194566 )
	)
	(_model . Structure 4 -1
	)
)
V 000050 55 7921          1367697027139 Structure
(_unit VHDL (slice_7 0 1092 (structure 0 1119 ))
	(_version v98)
	(_time 1367697027140 2013.05.04 12:50:27)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 5052025303070d4654034509575357575356035659)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697027137)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(ccu2B0
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 1134 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 1134 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 1134 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 1135 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 1135 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 1135 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 1136 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 1136 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 1136 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 1137 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 1137 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 1137 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 1131 (_entity (_out ))))
			)
		)
	)
	(_instantiation un1_PC_cry_5_0 0 1140 (_component ccu2B0 )
		(_port
			((A0)(GNDI))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu2B0)
		)
	)
	(_instantiation DRIVEGND 0 1144 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 1148 
		(_object
			(_process
				(line__1150(_architecture 0 0 1150 (_procedure_call (_simple)(_target(6))(_sensitivity(0)))))
				(line__1151(_architecture 1 0 1151 (_procedure_call (_simple)(_target(7))(_sensitivity(1)))))
				(line__1152(_architecture 2 0 1152 (_procedure_call (_simple)(_target(8))(_sensitivity(2)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 1095 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 1096 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 1097 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 1098 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 1098 (_entity (_string \"SLICE_7"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1100 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1101 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 1102 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1103 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1104 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1105 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1106 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1107 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1108 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1109 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1110 (_entity (((ns 0))((ns 0))))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 1112 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 1112 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 1112 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 1113 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 1113 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 1113 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1122 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1123 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1124 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 1125 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 1126 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 1127 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 1129 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 1156 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1157 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 1158 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1159 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 1160 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1161 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 3 0 1155 (_process (_simple)(_target(3)(4)(5))(_sensitivity(6)(7)(8)(9)(10)(11))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
		(5194566 )
	)
	(_model . Structure 4 -1
	)
)
V 000050 55 7921          1367697027147 Structure
(_unit VHDL (slice_8 0 1221 (structure 0 1248 ))
	(_version v98)
	(_time 1367697027148 2013.05.04 12:50:27)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 5052025303070d4654034509575358575356035659)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697027145)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(ccu2B0
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 1263 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 1263 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 1263 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 1264 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 1264 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 1264 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 1265 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 1265 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 1265 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 1266 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 1266 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 1266 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 1260 (_entity (_out ))))
			)
		)
	)
	(_instantiation un1_PC_cry_3_0 0 1269 (_component ccu2B0 )
		(_port
			((A0)(GNDI))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu2B0)
		)
	)
	(_instantiation DRIVEGND 0 1273 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 1277 
		(_object
			(_process
				(line__1279(_architecture 0 0 1279 (_procedure_call (_simple)(_target(6))(_sensitivity(0)))))
				(line__1280(_architecture 1 0 1280 (_procedure_call (_simple)(_target(7))(_sensitivity(1)))))
				(line__1281(_architecture 2 0 1281 (_procedure_call (_simple)(_target(8))(_sensitivity(2)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 1224 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 1225 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 1226 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 1227 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 1227 (_entity (_string \"SLICE_8"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1229 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1230 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 1231 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1232 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1233 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1234 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1235 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1236 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1237 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1238 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1239 (_entity (((ns 0))((ns 0))))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 1241 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 1241 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 1241 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 1242 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 1242 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 1242 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1251 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1252 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1253 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 1254 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 1255 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 1256 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 1258 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 1285 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1286 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 1287 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1288 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 1289 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1290 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 3 0 1284 (_process (_simple)(_target(3)(4)(5))(_sensitivity(6)(7)(8)(9)(10)(11))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
		(5194566 )
	)
	(_model . Structure 4 -1
	)
)
V 000050 55 7927          1367697027156 Structure
(_unit VHDL (slice_9 0 1350 (structure 0 1377 ))
	(_version v98)
	(_time 1367697027157 2013.05.04 12:50:27)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 6062326033373d7664337539676369676366336669)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697027153)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(ccu20002
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 1392 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 1392 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 1392 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 1393 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 1393 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 1393 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 1394 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 1394 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 1394 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 1395 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 1395 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 1395 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 1389 (_entity (_out ))))
			)
		)
	)
	(_instantiation un1_PC_cry_1_0 0 1398 (_component ccu20002 )
		(_port
			((A0)(GNDI))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(GNDI))
			((B1)(B1_ipd))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20002)
		)
	)
	(_instantiation DRIVEGND 0 1402 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 1406 
		(_object
			(_process
				(line__1408(_architecture 0 0 1408 (_procedure_call (_simple)(_target(6))(_sensitivity(0)))))
				(line__1409(_architecture 1 0 1409 (_procedure_call (_simple)(_target(7))(_sensitivity(1)))))
				(line__1410(_architecture 2 0 1410 (_procedure_call (_simple)(_target(8))(_sensitivity(2)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 1353 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 1354 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 1355 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 1356 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 1356 (_entity (_string \"SLICE_9"\))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1358 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1359 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 1360 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1361 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1362 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1363 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1364 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1365 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1366 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1367 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1368 (_entity (((ns 0))((ns 0))))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 1370 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 1370 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 1370 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 1371 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 1371 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 1371 (_entity (_out )(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1380 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1381 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1382 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 1383 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 1384 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 1385 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 1387 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 1414 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1415 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 1416 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1417 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 1418 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1419 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 3 0 1413 (_process (_simple)(_target(3)(4)(5))(_sensitivity(6)(7)(8)(9)(10)(11))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
		(5194566 )
	)
	(_model . Structure 4 -1
	)
)
V 000050 55 6595          1367697027165 Structure
(_unit VHDL (slice_10 0 1479 (structure 0 1501 ))
	(_version v98)
	(_time 1367697027166 2013.05.04 12:50:27)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 6062326033373d7665657539676361636067636633)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697027162)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(ccu2B0
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 1514 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 1514 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 1514 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 1515 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 1515 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 1515 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 1516 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 1516 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 1516 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 1517 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 1517 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 1517 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 1511 (_entity (_out ))))
			)
		)
	)
	(_instantiation un1_PC_cry_0_0 0 1520 (_component ccu2B0 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(GNDI))
			((S0)(_open))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu2B0)
		)
	)
	(_instantiation DRIVEGND 0 1524 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 1528 
		(_object
			(_process
				(line__1530(_architecture 0 0 1530 (_procedure_call (_simple)(_target(4))(_sensitivity(0)))))
				(line__1531(_architecture 1 0 1531 (_procedure_call (_simple)(_target(5))(_sensitivity(1)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 1482 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 1483 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 1484 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 1485 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 1485 (_entity (_string \"SLICE_10"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1487 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1488 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1489 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1490 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1491 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1492 (_entity (((ns 0))((ns 0))))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 1494 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 1494 (_entity (_in ))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 1494 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 1495 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1504 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1505 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 1506 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 1507 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 1509 (_architecture (_uni ))))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 1535 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1536 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 1537 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1538 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 2 0 1534 (_process (_simple)(_target(2)(3))(_sensitivity(4)(5)(6)(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12614 )
		(5194566 )
	)
	(_model . Structure 3 -1
	)
)
V 000050 55 2812          1367697027186 Structure
(_unit VHDL (vmuxregsre0003 0 1581 (structure 0 1590 ))
	(_version v98)
	(_time 1367697027187 2013.05.04 12:50:27)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 7f7d287e7d292e68767b6d252b7978787c787d797a)
	(_entity
		(_time 1367697027183)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.fl1p3dx
			(_object
				(_generic (_internal gsr ~extmachxo2.components.~STRING~1571 0 798 (_entity -1 (_string \"ENABLED"\))))
				(_port (_internal d0 ~extieee.std_logic_1164.STD_LOGIC 0 800 (_entity (_in ((i 1))))))
				(_port (_internal d1 ~extieee.std_logic_1164.STD_LOGIC 0 801 (_entity (_in ((i 1))))))
				(_port (_internal sp ~extieee.std_logic_1164.STD_LOGIC 0 802 (_entity (_in ((i 1))))))
				(_port (_internal ck ~extieee.std_logic_1164.STD_LOGIC 0 803 (_entity (_in ((i 1))))))
				(_port (_internal sd ~extieee.std_logic_1164.STD_LOGIC 0 804 (_entity (_in ((i 1))))))
				(_port (_internal cd ~extieee.std_logic_1164.STD_LOGIC 0 805 (_entity (_in ((i 1))))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 806 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST01 0 1592 (_component .machxo2.components.fl1p3dx )
		(_generic
			((gsr)(_string \"ENABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((sp)(SP))
			((ck)(CK))
			((sd)(SD))
			((cd)(LSR))
			((q)(Q))
		)
		(_use (_entity machxo2 fl1p3dx)
			(_generic
				((gsr)(_string \"ENABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sp)(sp))
				((ck)(ck))
				((sd)(sd))
				((cd)(cd))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 1582 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 1582 (_entity (_in ))))
		(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 1582 (_entity (_in ))))
		(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 1583 (_entity (_in ))))
		(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 1583 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 1583 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 1584 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~1571 (machxo2 components ~STRING~1571)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 4570          1367697027192 Structure
(_unit VHDL (ccu20004 0 1603 (structure 0 1613 ))
	(_version v98)
	(_time 1367697027193 2013.05.04 12:50:27)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 7f7c2d7e2a292e6c7c7a6f202e7c7f7c7b797c797c)
	(_entity
		(_time 1367697027190)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.CCU2D
			(_object
				(_generic (_internal inject1_0 ~extmachxo2.components.~STRING~15 0 107 (_entity -1 (_string \"YES"\))))
				(_generic (_internal inject1_1 ~extmachxo2.components.~STRING~151 0 108 (_entity -1 (_string \"YES"\))))
				(_generic (_internal init0 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 0 109 (_entity -1 (_string \"0000000000000000"\))))
				(_generic (_internal init1 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 0 110 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_ULOGIC 0 113 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_ULOGIC 0 113 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_ULOGIC 0 114 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_ULOGIC 0 114 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_ULOGIC 0 115 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_ULOGIC 0 115 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_ULOGIC 0 116 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_ULOGIC 0 116 (_entity (_in ))))
				(_port (_internal CIN ~extieee.std_logic_1164.STD_ULOGIC 0 117 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_ULOGIC 0 118 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_ULOGIC 0 118 (_entity (_out ))))
				(_port (_internal COUT ~extieee.std_logic_1164.STD_ULOGIC 0 119 (_entity (_out ))))
			)
		)
	)
	(_instantiation inst1 0 1615 (_component .machxo2.components.CCU2D )
		(_generic
			((inject1_0)(_string \"NO"\))
			((inject1_1)(_string \"NO"\))
			((init0)(_string \"0011000011100010"\))
			((init1)(_string \"0011000000001010"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_entity machxo2 CCU2D)
			(_generic
				((inject1_0)(_string \"NO"\))
				((inject1_1)(_string \"NO"\))
				((init0)(_string \"0011000011100010"\))
				((init1)(_string \"0011000000001010"\))
			)
		)
	)
	(_object
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 1604 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 1604 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 1604 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 1605 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 1605 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 1605 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 1606 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 1606 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 1606 (_entity (_in ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 1607 (_entity (_out ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 1607 (_entity (_out ))))
		(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 1607 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~15 (machxo2 components ~STRING~15)))
		(_type (_external ~extmachxo2.components.~STRING~151 (machxo2 components ~STRING~151)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 14092         1367697027198 Structure
(_unit VHDL (slice_11 0 1628 (structure 0 1667 ))
	(_version v98)
	(_time 1367697027199 2013.05.04 12:50:27)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 7f7d2d7e7a28226928786a26787c7e7c7e787c792c)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697027196)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre0003
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 1692 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 1692 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 1692 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 1693 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 1693 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 1693 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 1694 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 1686 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 1689 (_entity (_out ))))
			)
		)
		(ccu20004
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 1697 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 1697 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 1697 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 1698 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 1698 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 1698 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 1699 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 1699 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 1699 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 1700 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 1700 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 1700 (_entity (_out ))))
			)
		)
	)
	(_instantiation C4_23 0 1703 (_component vmuxregsre0003 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0003)
		)
	)
	(_instantiation DRIVEVCC 0 1706 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 1708 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation C4_s_0_23 0 1710 (_component ccu20004 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(C0_ipd))
			((D0)(GNDI))
			((A1)(GNDI))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(_open))
			((CO1)(_open))
		)
		(_use (_entity . ccu20004)
		)
	)
	(_block WireDelay 0 1716 
		(_object
			(_process
				(line__1718(_architecture 0 0 1718 (_procedure_call (_simple)(_target(9))(_sensitivity(0)))))
				(line__1719(_architecture 1 0 1719 (_procedure_call (_simple)(_target(10))(_sensitivity(1)))))
				(line__1720(_architecture 2 0 1720 (_procedure_call (_simple)(_target(11))(_sensitivity(2)))))
				(line__1721(_architecture 3 0 1721 (_procedure_call (_simple)(_target(12))(_sensitivity(3)))))
				(line__1722(_architecture 4 0 1722 (_procedure_call (_simple)(_target(14))(_sensitivity(4)))))
				(line__1723(_architecture 5 0 1723 (_procedure_call (_simple)(_target(16))(_sensitivity(5)))))
				(line__1724(_architecture 6 0 1724 (_procedure_call (_simple)(_target(18))(_sensitivity(6)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 1728 
		(_object
			(_process
				(line__1730(_architecture 7 0 1730 (_procedure_call (_simple)(_target(13))(_sensitivity(12)))))
				(line__1731(_architecture 8 0 1731 (_procedure_call (_simple)(_target(15))(_sensitivity(14)))))
				(line__1732(_architecture 9 0 1732 (_procedure_call (_simple)(_target(17))(_sensitivity(16)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 1631 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 1632 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 1633 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 1634 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 1634 (_entity (_string \"SLICE_11"\))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1636 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1637 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1638 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1639 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 1640 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 1641 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 1642 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1643 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1644 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1645 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1646 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1647 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1648 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1649 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1650 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1651 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1652 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1653 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1654 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1655 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1656 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1657 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 1659 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 1659 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 1659 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 1660 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 1660 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 1660 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 1661 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 1661 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 1661 (_entity (_out )(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1670 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1671 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1672 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1673 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 1674 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1675 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 1676 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1677 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 1678 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1679 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 1680 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 1681 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 1683 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 1684 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 1737 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1738 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 1739 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1740 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 1742 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 1743 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 1744 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 1745 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 1746 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 1747 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 10 0 1735 (_process (_simple)(_target(7)(8))(_sensitivity(9)(10)(11)(13)(15)(17)(18)(19)(20))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3164484 )
		(4934723 )
		(17731 )
		(12358 )
		(12369 )
	)
	(_model . Structure 11 -1
	)
)
V 000050 55 4570          1367697027205 Structure
(_unit VHDL (ccu20005 0 1840 (structure 0 1850 ))
	(_version v98)
	(_time 1367697027206 2013.05.04 12:50:27)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 8f8cdd81dad9de9c8c8a9fd0de8c8f8c8a898c898c)
	(_entity
		(_time 1367697027203)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.CCU2D
			(_object
				(_generic (_internal inject1_0 ~extmachxo2.components.~STRING~15 0 107 (_entity -1 (_string \"YES"\))))
				(_generic (_internal inject1_1 ~extmachxo2.components.~STRING~151 0 108 (_entity -1 (_string \"YES"\))))
				(_generic (_internal init0 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 0 109 (_entity -1 (_string \"0000000000000000"\))))
				(_generic (_internal init1 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 0 110 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_ULOGIC 0 113 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_ULOGIC 0 113 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_ULOGIC 0 114 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_ULOGIC 0 114 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_ULOGIC 0 115 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_ULOGIC 0 115 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_ULOGIC 0 116 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_ULOGIC 0 116 (_entity (_in ))))
				(_port (_internal CIN ~extieee.std_logic_1164.STD_ULOGIC 0 117 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_ULOGIC 0 118 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_ULOGIC 0 118 (_entity (_out ))))
				(_port (_internal COUT ~extieee.std_logic_1164.STD_ULOGIC 0 119 (_entity (_out ))))
			)
		)
	)
	(_instantiation inst1 0 1852 (_component .machxo2.components.CCU2D )
		(_generic
			((inject1_0)(_string \"NO"\))
			((inject1_1)(_string \"NO"\))
			((init0)(_string \"1111000011100100"\))
			((init1)(_string \"1111000011100100"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_entity machxo2 CCU2D)
			(_generic
				((inject1_0)(_string \"NO"\))
				((inject1_1)(_string \"NO"\))
				((init0)(_string \"1111000011100100"\))
				((init1)(_string \"1111000011100100"\))
			)
		)
	)
	(_object
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 1841 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 1841 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 1841 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 1842 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 1842 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 1842 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 1843 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 1843 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 1843 (_entity (_in ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 1844 (_entity (_out ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 1844 (_entity (_out ))))
		(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 1844 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~15 (machxo2 components ~STRING~15)))
		(_type (_external ~extmachxo2.components.~STRING~151 (machxo2 components ~STRING~151)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 19934         1367697027212 Structure
(_unit VHDL (slice_12 0 1865 (structure 0 1929 ))
	(_version v98)
	(_time 1367697027213 2013.05.04 12:50:27)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 8f8ddd818ad8d2998c888f8bc9d0df8c8d888c89dc8986)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697027209)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre0003
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 1962 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 1962 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 1962 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 1963 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 1963 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 1963 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 1964 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 1956 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 1959 (_entity (_out ))))
			)
		)
		(ccu20005
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 1967 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 1967 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 1967 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 1968 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 1968 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 1968 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 1969 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 1969 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 1969 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 1970 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 1970 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 1970 (_entity (_out ))))
			)
		)
	)
	(_instantiation C4_22 0 1973 (_component vmuxregsre0003 )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0003)
		)
	)
	(_instantiation DRIVEVCC 0 1976 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 1978 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation C4_21 0 1980 (_component vmuxregsre0003 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0003)
		)
	)
	(_instantiation C4_cry_0_21 0 1983 (_component ccu20005 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(C0_ipd))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(C1_ipd))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20005)
		)
	)
	(_block WireDelay 0 1989 
		(_object
			(_process
				(line__1991(_architecture 0 0 1991 (_procedure_call (_simple)(_target(16))(_sensitivity(0)))))
				(line__1992(_architecture 1 0 1992 (_procedure_call (_simple)(_target(17))(_sensitivity(1)))))
				(line__1993(_architecture 2 0 1993 (_procedure_call (_simple)(_target(18))(_sensitivity(2)))))
				(line__1994(_architecture 3 0 1994 (_procedure_call (_simple)(_target(19))(_sensitivity(3)))))
				(line__1995(_architecture 4 0 1995 (_procedure_call (_simple)(_target(20))(_sensitivity(4)))))
				(line__1996(_architecture 5 0 1996 (_procedure_call (_simple)(_target(21))(_sensitivity(5)))))
				(line__1997(_architecture 6 0 1997 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__1998(_architecture 7 0 1998 (_procedure_call (_simple)(_target(24))(_sensitivity(7)))))
				(line__1999(_architecture 8 0 1999 (_procedure_call (_simple)(_target(26))(_sensitivity(8)))))
				(line__2000(_architecture 9 0 2000 (_procedure_call (_simple)(_target(28))(_sensitivity(9)))))
				(line__2001(_architecture 10 0 2001 (_procedure_call (_simple)(_target(30))(_sensitivity(10)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 2005 
		(_object
			(_process
				(line__2007(_architecture 11 0 2007 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__2008(_architecture 12 0 2008 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
				(line__2009(_architecture 13 0 2009 (_procedure_call (_simple)(_target(27))(_sensitivity(26)))))
				(line__2010(_architecture 14 0 2010 (_procedure_call (_simple)(_target(29))(_sensitivity(28)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 1868 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 1869 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 1870 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 1871 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 1871 (_entity (_string \"SLICE_12"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1873 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1874 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1875 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1876 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1877 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1878 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1879 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1880 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 1881 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 1882 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 1883 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1884 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1885 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1886 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1887 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1888 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1889 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1890 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1891 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1892 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1893 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1894 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1895 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1896 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1897 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1898 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1899 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1900 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1901 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1902 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1903 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1904 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1905 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1906 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1907 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1908 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1909 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1910 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1911 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1912 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1913 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1914 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1915 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1916 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 1918 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 1918 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 1918 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 1919 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 1919 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 1919 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 1920 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 1920 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 1920 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 1921 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 1921 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 1921 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 1922 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 1922 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 1922 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 1923 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1932 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1933 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1934 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1935 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1936 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1937 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1938 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 1939 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1940 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 1941 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1942 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 1943 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1944 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 1945 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1946 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 1947 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 1948 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 1949 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 1950 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 1951 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 1953 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 1954 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 2016 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2017 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 2018 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2019 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 2020 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2021 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 2022 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2023 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 2024 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2025 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 2027 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 2028 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 2029 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 2030 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 2031 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 2032 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 2033 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 2034 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 15 0 2013 (_process (_simple)(_target(11)(12)(13)(14)(15))(_sensitivity(16)(17)(18)(19)(20)(21)(23)(25)(27)(29)(30)(31)(32)(33)(34)(35))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 16 -1
	)
)
V 000050 55 4570          1367697027221 Structure
(_unit VHDL (ccu20006 0 2205 (structure 0 2215 ))
	(_version v98)
	(_time 1367697027222 2013.05.04 12:50:27)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 9e9dcc91c8c8cf8d9d9b8ec1cf9d9e9d98989d989d)
	(_entity
		(_time 1367697027219)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.CCU2D
			(_object
				(_generic (_internal inject1_0 ~extmachxo2.components.~STRING~15 0 107 (_entity -1 (_string \"YES"\))))
				(_generic (_internal inject1_1 ~extmachxo2.components.~STRING~151 0 108 (_entity -1 (_string \"YES"\))))
				(_generic (_internal init0 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 0 109 (_entity -1 (_string \"0000000000000000"\))))
				(_generic (_internal init1 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 0 110 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_ULOGIC 0 113 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_ULOGIC 0 113 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_ULOGIC 0 114 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_ULOGIC 0 114 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_ULOGIC 0 115 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_ULOGIC 0 115 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_ULOGIC 0 116 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_ULOGIC 0 116 (_entity (_in ))))
				(_port (_internal CIN ~extieee.std_logic_1164.STD_ULOGIC 0 117 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_ULOGIC 0 118 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_ULOGIC 0 118 (_entity (_out ))))
				(_port (_internal COUT ~extieee.std_logic_1164.STD_ULOGIC 0 119 (_entity (_out ))))
			)
		)
	)
	(_instantiation inst1 0 2217 (_component .machxo2.components.CCU2D )
		(_generic
			((inject1_0)(_string \"NO"\))
			((inject1_1)(_string \"NO"\))
			((init0)(_string \"1111000011100010"\))
			((init1)(_string \"1111000011100010"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_entity machxo2 CCU2D)
			(_generic
				((inject1_0)(_string \"NO"\))
				((inject1_1)(_string \"NO"\))
				((init0)(_string \"1111000011100010"\))
				((init1)(_string \"1111000011100010"\))
			)
		)
	)
	(_object
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 2206 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 2206 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 2206 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 2207 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 2207 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 2207 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 2208 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 2208 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 2208 (_entity (_in ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 2209 (_entity (_out ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 2209 (_entity (_out ))))
		(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 2209 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~15 (machxo2 components ~STRING~15)))
		(_type (_external ~extmachxo2.components.~STRING~151 (machxo2 components ~STRING~151)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 19934         1367697027228 Structure
(_unit VHDL (slice_13 0 2230 (structure 0 2294 ))
	(_version v98)
	(_time 1367697027229 2013.05.04 12:50:27)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 9e9ccc9198c9c3889d999e9ad8c1ce9d9d999d98cd9897)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697027225)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre0003
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 2327 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 2327 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 2327 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 2328 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 2328 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 2328 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 2329 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 2321 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 2324 (_entity (_out ))))
			)
		)
		(ccu20006
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 2332 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 2332 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 2332 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 2333 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 2333 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 2333 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 2334 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 2334 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 2334 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 2335 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 2335 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 2335 (_entity (_out ))))
			)
		)
	)
	(_instantiation C4_20 0 2338 (_component vmuxregsre0003 )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0003)
		)
	)
	(_instantiation DRIVEVCC 0 2341 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 2343 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation C4_19 0 2345 (_component vmuxregsre0003 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0003)
		)
	)
	(_instantiation C4_cry_0_19 0 2348 (_component ccu20006 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(C0_ipd))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(C1_ipd))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20006)
		)
	)
	(_block WireDelay 0 2354 
		(_object
			(_process
				(line__2356(_architecture 0 0 2356 (_procedure_call (_simple)(_target(16))(_sensitivity(0)))))
				(line__2357(_architecture 1 0 2357 (_procedure_call (_simple)(_target(17))(_sensitivity(1)))))
				(line__2358(_architecture 2 0 2358 (_procedure_call (_simple)(_target(18))(_sensitivity(2)))))
				(line__2359(_architecture 3 0 2359 (_procedure_call (_simple)(_target(19))(_sensitivity(3)))))
				(line__2360(_architecture 4 0 2360 (_procedure_call (_simple)(_target(20))(_sensitivity(4)))))
				(line__2361(_architecture 5 0 2361 (_procedure_call (_simple)(_target(21))(_sensitivity(5)))))
				(line__2362(_architecture 6 0 2362 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__2363(_architecture 7 0 2363 (_procedure_call (_simple)(_target(24))(_sensitivity(7)))))
				(line__2364(_architecture 8 0 2364 (_procedure_call (_simple)(_target(26))(_sensitivity(8)))))
				(line__2365(_architecture 9 0 2365 (_procedure_call (_simple)(_target(28))(_sensitivity(9)))))
				(line__2366(_architecture 10 0 2366 (_procedure_call (_simple)(_target(30))(_sensitivity(10)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 2370 
		(_object
			(_process
				(line__2372(_architecture 11 0 2372 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__2373(_architecture 12 0 2373 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
				(line__2374(_architecture 13 0 2374 (_procedure_call (_simple)(_target(27))(_sensitivity(26)))))
				(line__2375(_architecture 14 0 2375 (_procedure_call (_simple)(_target(29))(_sensitivity(28)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 2233 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 2234 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 2235 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 2236 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 2236 (_entity (_string \"SLICE_13"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2238 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2239 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2240 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2241 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2242 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2243 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2244 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2245 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 2246 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 2247 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 2248 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2249 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2250 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2251 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2252 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2253 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2254 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2255 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2256 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2257 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2258 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2259 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2260 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2261 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2262 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2263 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2264 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2265 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2266 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2267 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2268 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 2269 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 2270 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2271 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2272 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 2273 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2274 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2275 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 2276 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2277 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2278 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 2279 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2280 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2281 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 2283 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 2283 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 2283 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 2284 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 2284 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 2284 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 2285 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 2285 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 2285 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2286 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 2286 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 2286 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 2287 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 2287 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 2287 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 2288 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2297 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2298 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2299 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2300 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2301 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2302 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2303 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 2304 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2305 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 2306 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2307 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 2308 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2309 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 2310 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2311 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 2312 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 2313 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 2314 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 2315 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 2316 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 2318 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 2319 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 2381 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2382 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 2383 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2384 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 2385 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2386 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 2387 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2388 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 2389 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2390 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 2392 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 2393 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 2394 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 2395 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 2396 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 2397 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 2398 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 2399 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 15 0 2378 (_process (_simple)(_target(11)(12)(13)(14)(15))(_sensitivity(16)(17)(18)(19)(20)(21)(23)(25)(27)(29)(30)(31)(32)(33)(34)(35))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 16 -1
	)
)
V 000050 55 19934         1367697027241 Structure
(_unit VHDL (slice_14 0 2570 (structure 0 2634 ))
	(_version v98)
	(_time 1367697027242 2013.05.04 12:50:27)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code aeacfcf9a8f9f3b8ada9aeaae8f1feadaaa9ada8fda8a7)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697027237)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre0003
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 2667 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 2667 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 2667 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 2668 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 2668 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 2668 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 2669 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 2661 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 2664 (_entity (_out ))))
			)
		)
		(ccu20005
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 2672 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 2672 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 2672 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 2673 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 2673 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 2673 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 2674 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 2674 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 2674 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 2675 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 2675 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 2675 (_entity (_out ))))
			)
		)
	)
	(_instantiation C4_18 0 2678 (_component vmuxregsre0003 )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0003)
		)
	)
	(_instantiation DRIVEVCC 0 2681 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 2683 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation C4_17 0 2685 (_component vmuxregsre0003 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0003)
		)
	)
	(_instantiation C4_cry_0_17 0 2688 (_component ccu20005 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(C0_ipd))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(C1_ipd))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20005)
		)
	)
	(_block WireDelay 0 2694 
		(_object
			(_process
				(line__2696(_architecture 0 0 2696 (_procedure_call (_simple)(_target(16))(_sensitivity(0)))))
				(line__2697(_architecture 1 0 2697 (_procedure_call (_simple)(_target(17))(_sensitivity(1)))))
				(line__2698(_architecture 2 0 2698 (_procedure_call (_simple)(_target(18))(_sensitivity(2)))))
				(line__2699(_architecture 3 0 2699 (_procedure_call (_simple)(_target(19))(_sensitivity(3)))))
				(line__2700(_architecture 4 0 2700 (_procedure_call (_simple)(_target(20))(_sensitivity(4)))))
				(line__2701(_architecture 5 0 2701 (_procedure_call (_simple)(_target(21))(_sensitivity(5)))))
				(line__2702(_architecture 6 0 2702 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__2703(_architecture 7 0 2703 (_procedure_call (_simple)(_target(24))(_sensitivity(7)))))
				(line__2704(_architecture 8 0 2704 (_procedure_call (_simple)(_target(26))(_sensitivity(8)))))
				(line__2705(_architecture 9 0 2705 (_procedure_call (_simple)(_target(28))(_sensitivity(9)))))
				(line__2706(_architecture 10 0 2706 (_procedure_call (_simple)(_target(30))(_sensitivity(10)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 2710 
		(_object
			(_process
				(line__2712(_architecture 11 0 2712 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__2713(_architecture 12 0 2713 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
				(line__2714(_architecture 13 0 2714 (_procedure_call (_simple)(_target(27))(_sensitivity(26)))))
				(line__2715(_architecture 14 0 2715 (_procedure_call (_simple)(_target(29))(_sensitivity(28)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 2573 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 2574 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 2575 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 2576 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 2576 (_entity (_string \"SLICE_14"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2578 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2579 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2580 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2581 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2582 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2583 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2584 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2585 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 2586 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 2587 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 2588 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2589 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2590 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2591 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2592 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2593 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2594 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2595 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2596 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2597 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2598 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2599 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2600 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2601 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2602 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2603 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2604 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2605 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2606 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2607 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2608 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 2609 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 2610 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2611 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2612 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 2613 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2614 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2615 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 2616 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2617 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2618 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 2619 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2620 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2621 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 2623 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 2623 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 2623 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 2624 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 2624 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 2624 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 2625 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 2625 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 2625 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2626 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 2626 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 2626 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 2627 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 2627 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 2627 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 2628 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2637 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2638 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2639 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2640 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2641 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2642 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2643 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 2644 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2645 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 2646 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2647 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 2648 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2649 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 2650 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2651 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 2652 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 2653 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 2654 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 2655 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 2656 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 2658 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 2659 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 2721 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2722 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 2723 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2724 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 2725 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2726 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 2727 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2728 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 2729 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2730 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 2732 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 2733 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 2734 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 2735 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 2736 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 2737 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 2738 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 2739 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 15 0 2718 (_process (_simple)(_target(11)(12)(13)(14)(15))(_sensitivity(16)(17)(18)(19)(20)(21)(23)(25)(27)(29)(30)(31)(32)(33)(34)(35))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 16 -1
	)
)
V 000050 55 19934         1367697027258 Structure
(_unit VHDL (slice_15 0 2910 (structure 0 2974 ))
	(_version v98)
	(_time 1367697027259 2013.05.04 12:50:27)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code bebceceab8e9e3a8bdb9bebaf8e1eebdbbb9bdb8edb8b7)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697027251)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre0003
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 3007 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 3007 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 3007 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 3008 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 3008 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 3008 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 3009 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 3001 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 3004 (_entity (_out ))))
			)
		)
		(ccu20006
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 3012 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 3012 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 3012 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 3013 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 3013 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 3013 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 3014 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 3014 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 3014 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 3015 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 3015 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 3015 (_entity (_out ))))
			)
		)
	)
	(_instantiation C4_16 0 3018 (_component vmuxregsre0003 )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0003)
		)
	)
	(_instantiation DRIVEVCC 0 3021 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 3023 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation C4_15 0 3025 (_component vmuxregsre0003 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0003)
		)
	)
	(_instantiation C4_cry_0_15 0 3028 (_component ccu20006 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(C0_ipd))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(C1_ipd))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20006)
		)
	)
	(_block WireDelay 0 3034 
		(_object
			(_process
				(line__3036(_architecture 0 0 3036 (_procedure_call (_simple)(_target(16))(_sensitivity(0)))))
				(line__3037(_architecture 1 0 3037 (_procedure_call (_simple)(_target(17))(_sensitivity(1)))))
				(line__3038(_architecture 2 0 3038 (_procedure_call (_simple)(_target(18))(_sensitivity(2)))))
				(line__3039(_architecture 3 0 3039 (_procedure_call (_simple)(_target(19))(_sensitivity(3)))))
				(line__3040(_architecture 4 0 3040 (_procedure_call (_simple)(_target(20))(_sensitivity(4)))))
				(line__3041(_architecture 5 0 3041 (_procedure_call (_simple)(_target(21))(_sensitivity(5)))))
				(line__3042(_architecture 6 0 3042 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__3043(_architecture 7 0 3043 (_procedure_call (_simple)(_target(24))(_sensitivity(7)))))
				(line__3044(_architecture 8 0 3044 (_procedure_call (_simple)(_target(26))(_sensitivity(8)))))
				(line__3045(_architecture 9 0 3045 (_procedure_call (_simple)(_target(28))(_sensitivity(9)))))
				(line__3046(_architecture 10 0 3046 (_procedure_call (_simple)(_target(30))(_sensitivity(10)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 3050 
		(_object
			(_process
				(line__3052(_architecture 11 0 3052 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__3053(_architecture 12 0 3053 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
				(line__3054(_architecture 13 0 3054 (_procedure_call (_simple)(_target(27))(_sensitivity(26)))))
				(line__3055(_architecture 14 0 3055 (_procedure_call (_simple)(_target(29))(_sensitivity(28)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 2913 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 2914 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 2915 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 2916 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 2916 (_entity (_string \"SLICE_15"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2918 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2919 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2920 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2921 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2922 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2923 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2924 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2925 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 2926 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 2927 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 2928 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2929 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2930 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2931 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2932 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2933 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2934 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2935 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2936 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2937 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2938 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2939 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2940 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2941 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2942 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2943 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2944 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2945 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2946 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2947 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2948 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 2949 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 2950 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2951 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2952 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 2953 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2954 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2955 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 2956 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2957 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2958 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 2959 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2960 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2961 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 2963 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 2963 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 2963 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 2964 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 2964 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 2964 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 2965 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 2965 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 2965 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2966 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 2966 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 2966 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 2967 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 2967 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 2967 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 2968 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2977 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2978 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2979 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2980 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2981 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2982 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2983 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 2984 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2985 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 2986 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2987 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 2988 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2989 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 2990 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2991 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 2992 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 2993 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 2994 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 2995 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 2996 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 2998 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 2999 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 3061 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3062 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 3063 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3064 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 3065 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3066 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 3067 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3068 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 3069 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3070 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 3072 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 3073 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 3074 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 3075 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 3076 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 3077 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 3078 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 3079 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 15 0 3058 (_process (_simple)(_target(11)(12)(13)(14)(15))(_sensitivity(16)(17)(18)(19)(20)(21)(23)(25)(27)(29)(30)(31)(32)(33)(34)(35))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 16 -1
	)
)
V 000050 55 19934         1367697027272 Structure
(_unit VHDL (slice_16 0 3250 (structure 0 3314 ))
	(_version v98)
	(_time 1367697027273 2013.05.04 12:50:27)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code cdcf9f98ca9a90dbcecacdc98b929dcecbcacecb9ecbc4)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697027266)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre0003
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 3347 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 3347 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 3347 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 3348 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 3348 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 3348 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 3349 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 3341 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 3344 (_entity (_out ))))
			)
		)
		(ccu20005
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 3352 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 3352 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 3352 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 3353 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 3353 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 3353 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 3354 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 3354 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 3354 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 3355 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 3355 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 3355 (_entity (_out ))))
			)
		)
	)
	(_instantiation C4_14 0 3358 (_component vmuxregsre0003 )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0003)
		)
	)
	(_instantiation DRIVEVCC 0 3361 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 3363 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation C4_13 0 3365 (_component vmuxregsre0003 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0003)
		)
	)
	(_instantiation C4_cry_0_13 0 3368 (_component ccu20005 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(C0_ipd))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(C1_ipd))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20005)
		)
	)
	(_block WireDelay 0 3374 
		(_object
			(_process
				(line__3376(_architecture 0 0 3376 (_procedure_call (_simple)(_target(16))(_sensitivity(0)))))
				(line__3377(_architecture 1 0 3377 (_procedure_call (_simple)(_target(17))(_sensitivity(1)))))
				(line__3378(_architecture 2 0 3378 (_procedure_call (_simple)(_target(18))(_sensitivity(2)))))
				(line__3379(_architecture 3 0 3379 (_procedure_call (_simple)(_target(19))(_sensitivity(3)))))
				(line__3380(_architecture 4 0 3380 (_procedure_call (_simple)(_target(20))(_sensitivity(4)))))
				(line__3381(_architecture 5 0 3381 (_procedure_call (_simple)(_target(21))(_sensitivity(5)))))
				(line__3382(_architecture 6 0 3382 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__3383(_architecture 7 0 3383 (_procedure_call (_simple)(_target(24))(_sensitivity(7)))))
				(line__3384(_architecture 8 0 3384 (_procedure_call (_simple)(_target(26))(_sensitivity(8)))))
				(line__3385(_architecture 9 0 3385 (_procedure_call (_simple)(_target(28))(_sensitivity(9)))))
				(line__3386(_architecture 10 0 3386 (_procedure_call (_simple)(_target(30))(_sensitivity(10)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 3390 
		(_object
			(_process
				(line__3392(_architecture 11 0 3392 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__3393(_architecture 12 0 3393 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
				(line__3394(_architecture 13 0 3394 (_procedure_call (_simple)(_target(27))(_sensitivity(26)))))
				(line__3395(_architecture 14 0 3395 (_procedure_call (_simple)(_target(29))(_sensitivity(28)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 3253 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 3254 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 3255 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 3256 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 3256 (_entity (_string \"SLICE_16"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3258 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3259 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3260 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3261 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3262 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3263 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3264 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3265 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 3266 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 3267 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 3268 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3269 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3270 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3271 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3272 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3273 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3274 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3275 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3276 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3277 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3278 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3279 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3280 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3281 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3282 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3283 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3284 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3285 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3286 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3287 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3288 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3289 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3290 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3291 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3292 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3293 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3294 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3295 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3296 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3297 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3298 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3299 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3300 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3301 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 3303 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 3303 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 3303 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 3304 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 3304 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 3304 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 3305 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 3305 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 3305 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 3306 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 3306 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 3306 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 3307 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 3307 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 3307 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 3308 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3317 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3318 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3319 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3320 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3321 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3322 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3323 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 3324 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3325 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 3326 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3327 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 3328 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3329 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 3330 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3331 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 3332 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 3333 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 3334 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 3335 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 3336 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 3338 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 3339 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 3401 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3402 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 3403 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3404 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 3405 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3406 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 3407 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3408 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 3409 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3410 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 3412 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 3413 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 3414 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 3415 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 3416 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 3417 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 3418 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 3419 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 15 0 3398 (_process (_simple)(_target(11)(12)(13)(14)(15))(_sensitivity(16)(17)(18)(19)(20)(21)(23)(25)(27)(29)(30)(31)(32)(33)(34)(35))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 16 -1
	)
)
V 000050 55 19934         1367697027284 Structure
(_unit VHDL (slice_17 0 3590 (structure 0 3654 ))
	(_version v98)
	(_time 1367697027285 2013.05.04 12:50:27)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code dddf8f8fda8a80cbdedaddd99b828ddedadadedb8edbd4)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697027280)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre0003
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 3687 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 3687 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 3687 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 3688 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 3688 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 3688 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 3689 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 3681 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 3684 (_entity (_out ))))
			)
		)
		(ccu20006
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 3692 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 3692 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 3692 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 3693 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 3693 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 3693 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 3694 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 3694 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 3694 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 3695 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 3695 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 3695 (_entity (_out ))))
			)
		)
	)
	(_instantiation C4_12 0 3698 (_component vmuxregsre0003 )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0003)
		)
	)
	(_instantiation DRIVEVCC 0 3701 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 3703 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation C4_11 0 3705 (_component vmuxregsre0003 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0003)
		)
	)
	(_instantiation C4_cry_0_11 0 3708 (_component ccu20006 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(C0_ipd))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(C1_ipd))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20006)
		)
	)
	(_block WireDelay 0 3714 
		(_object
			(_process
				(line__3716(_architecture 0 0 3716 (_procedure_call (_simple)(_target(16))(_sensitivity(0)))))
				(line__3717(_architecture 1 0 3717 (_procedure_call (_simple)(_target(17))(_sensitivity(1)))))
				(line__3718(_architecture 2 0 3718 (_procedure_call (_simple)(_target(18))(_sensitivity(2)))))
				(line__3719(_architecture 3 0 3719 (_procedure_call (_simple)(_target(19))(_sensitivity(3)))))
				(line__3720(_architecture 4 0 3720 (_procedure_call (_simple)(_target(20))(_sensitivity(4)))))
				(line__3721(_architecture 5 0 3721 (_procedure_call (_simple)(_target(21))(_sensitivity(5)))))
				(line__3722(_architecture 6 0 3722 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__3723(_architecture 7 0 3723 (_procedure_call (_simple)(_target(24))(_sensitivity(7)))))
				(line__3724(_architecture 8 0 3724 (_procedure_call (_simple)(_target(26))(_sensitivity(8)))))
				(line__3725(_architecture 9 0 3725 (_procedure_call (_simple)(_target(28))(_sensitivity(9)))))
				(line__3726(_architecture 10 0 3726 (_procedure_call (_simple)(_target(30))(_sensitivity(10)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 3730 
		(_object
			(_process
				(line__3732(_architecture 11 0 3732 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__3733(_architecture 12 0 3733 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
				(line__3734(_architecture 13 0 3734 (_procedure_call (_simple)(_target(27))(_sensitivity(26)))))
				(line__3735(_architecture 14 0 3735 (_procedure_call (_simple)(_target(29))(_sensitivity(28)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 3593 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 3594 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 3595 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 3596 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 3596 (_entity (_string \"SLICE_17"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3598 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3599 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3600 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3601 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3602 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3603 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3604 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3605 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 3606 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 3607 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 3608 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3609 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3610 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3611 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3612 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3613 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3614 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3615 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3616 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3617 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3618 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3619 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3620 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3621 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3622 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3623 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3624 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3625 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3626 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3627 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3628 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3629 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3630 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3631 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3632 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3633 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3634 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3635 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3636 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3637 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3638 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3639 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3640 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3641 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 3643 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 3643 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 3643 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 3644 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 3644 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 3644 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 3645 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 3645 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 3645 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 3646 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 3646 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 3646 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 3647 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 3647 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 3647 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 3648 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3657 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3658 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3659 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3660 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3661 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3662 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3663 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 3664 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3665 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 3666 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3667 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 3668 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3669 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 3670 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3671 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 3672 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 3673 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 3674 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 3675 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 3676 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 3678 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 3679 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 3741 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3742 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 3743 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3744 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 3745 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3746 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 3747 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3748 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 3749 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3750 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 3752 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 3753 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 3754 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 3755 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 3756 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 3757 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 3758 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 3759 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 15 0 3738 (_process (_simple)(_target(11)(12)(13)(14)(15))(_sensitivity(16)(17)(18)(19)(20)(21)(23)(25)(27)(29)(30)(31)(32)(33)(34)(35))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 16 -1
	)
)
V 000050 55 19932         1367697027305 Structure
(_unit VHDL (slice_18 0 3930 (structure 0 3994 ))
	(_version v98)
	(_time 1367697027306 2013.05.04 12:50:27)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code eceebebfecbbb1faefebece8aab3bcefe4ebefeabfeae5)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697027293)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre0003
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 4027 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 4027 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 4027 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 4028 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 4028 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 4028 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 4029 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 4021 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 4024 (_entity (_out ))))
			)
		)
		(ccu20005
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 4032 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 4032 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 4032 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 4033 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 4033 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 4033 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 4034 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 4034 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 4034 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 4035 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 4035 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 4035 (_entity (_out ))))
			)
		)
	)
	(_instantiation C4_10 0 4038 (_component vmuxregsre0003 )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0003)
		)
	)
	(_instantiation DRIVEVCC 0 4041 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 4043 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation C4_9 0 4045 (_component vmuxregsre0003 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0003)
		)
	)
	(_instantiation C4_cry_0_9 0 4048 (_component ccu20005 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(C0_ipd))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(C1_ipd))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20005)
		)
	)
	(_block WireDelay 0 4054 
		(_object
			(_process
				(line__4056(_architecture 0 0 4056 (_procedure_call (_simple)(_target(16))(_sensitivity(0)))))
				(line__4057(_architecture 1 0 4057 (_procedure_call (_simple)(_target(17))(_sensitivity(1)))))
				(line__4058(_architecture 2 0 4058 (_procedure_call (_simple)(_target(18))(_sensitivity(2)))))
				(line__4059(_architecture 3 0 4059 (_procedure_call (_simple)(_target(19))(_sensitivity(3)))))
				(line__4060(_architecture 4 0 4060 (_procedure_call (_simple)(_target(20))(_sensitivity(4)))))
				(line__4061(_architecture 5 0 4061 (_procedure_call (_simple)(_target(21))(_sensitivity(5)))))
				(line__4062(_architecture 6 0 4062 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__4063(_architecture 7 0 4063 (_procedure_call (_simple)(_target(24))(_sensitivity(7)))))
				(line__4064(_architecture 8 0 4064 (_procedure_call (_simple)(_target(26))(_sensitivity(8)))))
				(line__4065(_architecture 9 0 4065 (_procedure_call (_simple)(_target(28))(_sensitivity(9)))))
				(line__4066(_architecture 10 0 4066 (_procedure_call (_simple)(_target(30))(_sensitivity(10)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 4070 
		(_object
			(_process
				(line__4072(_architecture 11 0 4072 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__4073(_architecture 12 0 4073 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
				(line__4074(_architecture 13 0 4074 (_procedure_call (_simple)(_target(27))(_sensitivity(26)))))
				(line__4075(_architecture 14 0 4075 (_procedure_call (_simple)(_target(29))(_sensitivity(28)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 3933 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 3934 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 3935 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 3936 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 3936 (_entity (_string \"SLICE_18"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3938 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3939 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3940 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3941 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3942 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3943 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3944 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3945 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 3946 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 3947 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 3948 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3949 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3950 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3951 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3952 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3953 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3954 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3955 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3956 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3957 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3958 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3959 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3960 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3961 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3962 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3963 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3964 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3965 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3966 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3967 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3968 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3969 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3970 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3971 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3972 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3973 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3974 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3975 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3976 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3977 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3978 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3979 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3980 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3981 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 3983 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 3983 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 3983 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 3984 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 3984 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 3984 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 3985 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 3985 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 3985 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 3986 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 3986 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 3986 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 3987 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 3987 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 3987 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 3988 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3997 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3998 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3999 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4000 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4001 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4002 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4003 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 4004 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4005 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 4006 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4007 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 4008 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4009 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 4010 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4011 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 4012 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 4013 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 4014 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 4015 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 4016 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 4018 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 4019 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 4081 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4082 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 4083 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4084 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 4085 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4086 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 4087 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4088 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 4089 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4090 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 4092 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 4093 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 4094 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 4095 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 4096 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 4097 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 4098 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 4099 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 15 0 4078 (_process (_simple)(_target(11)(12)(13)(14)(15))(_sensitivity(16)(17)(18)(19)(20)(21)(23)(25)(27)(29)(30)(31)(32)(33)(34)(35))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 16 -1
	)
)
V 000050 55 19931         1367697027320 Structure
(_unit VHDL (slice_19 0 4270 (structure 0 4334 ))
	(_version v98)
	(_time 1367697027321 2013.05.04 12:50:27)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code fcfeaeacfcaba1eafffbfcf8baa3acfff5fbfffaaffaf5)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697027313)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre0003
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 4367 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 4367 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 4367 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 4368 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 4368 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 4368 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 4369 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 4361 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 4364 (_entity (_out ))))
			)
		)
		(ccu20006
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 4372 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 4372 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 4372 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 4373 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 4373 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 4373 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 4374 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 4374 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 4374 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 4375 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 4375 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 4375 (_entity (_out ))))
			)
		)
	)
	(_instantiation C4_8 0 4378 (_component vmuxregsre0003 )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0003)
		)
	)
	(_instantiation DRIVEVCC 0 4381 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 4383 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation C4_7 0 4385 (_component vmuxregsre0003 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0003)
		)
	)
	(_instantiation C4_cry_0_7 0 4388 (_component ccu20006 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(C0_ipd))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(C1_ipd))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20006)
		)
	)
	(_block WireDelay 0 4394 
		(_object
			(_process
				(line__4396(_architecture 0 0 4396 (_procedure_call (_simple)(_target(16))(_sensitivity(0)))))
				(line__4397(_architecture 1 0 4397 (_procedure_call (_simple)(_target(17))(_sensitivity(1)))))
				(line__4398(_architecture 2 0 4398 (_procedure_call (_simple)(_target(18))(_sensitivity(2)))))
				(line__4399(_architecture 3 0 4399 (_procedure_call (_simple)(_target(19))(_sensitivity(3)))))
				(line__4400(_architecture 4 0 4400 (_procedure_call (_simple)(_target(20))(_sensitivity(4)))))
				(line__4401(_architecture 5 0 4401 (_procedure_call (_simple)(_target(21))(_sensitivity(5)))))
				(line__4402(_architecture 6 0 4402 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__4403(_architecture 7 0 4403 (_procedure_call (_simple)(_target(24))(_sensitivity(7)))))
				(line__4404(_architecture 8 0 4404 (_procedure_call (_simple)(_target(26))(_sensitivity(8)))))
				(line__4405(_architecture 9 0 4405 (_procedure_call (_simple)(_target(28))(_sensitivity(9)))))
				(line__4406(_architecture 10 0 4406 (_procedure_call (_simple)(_target(30))(_sensitivity(10)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 4410 
		(_object
			(_process
				(line__4412(_architecture 11 0 4412 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__4413(_architecture 12 0 4413 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
				(line__4414(_architecture 13 0 4414 (_procedure_call (_simple)(_target(27))(_sensitivity(26)))))
				(line__4415(_architecture 14 0 4415 (_procedure_call (_simple)(_target(29))(_sensitivity(28)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 4273 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 4274 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 4275 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 4276 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 4276 (_entity (_string \"SLICE_19"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4278 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4279 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4280 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4281 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4282 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4283 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4284 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4285 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 4286 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 4287 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 4288 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4289 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4290 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4291 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4292 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4293 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4294 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4295 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4296 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4297 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4298 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4299 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4300 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4301 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4302 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4303 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4304 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4305 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4306 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4307 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4308 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4309 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4310 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4311 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4312 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4313 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4314 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4315 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4316 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4317 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4318 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4319 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4320 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4321 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 4323 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 4323 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 4323 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 4324 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 4324 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 4324 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 4325 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 4325 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 4325 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 4326 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 4326 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 4326 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 4327 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 4327 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 4327 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 4328 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4337 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4338 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4339 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4340 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4341 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4342 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4343 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 4344 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4345 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 4346 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4347 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 4348 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4349 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 4350 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4351 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 4352 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 4353 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 4354 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 4355 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 4356 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 4358 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 4359 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 4421 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4422 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 4423 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4424 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 4425 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4426 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 4427 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4428 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 4429 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4430 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 4432 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 4433 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 4434 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 4435 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 4436 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 4437 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 4438 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 4439 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 15 0 4418 (_process (_simple)(_target(11)(12)(13)(14)(15))(_sensitivity(16)(17)(18)(19)(20)(21)(23)(25)(27)(29)(30)(31)(32)(33)(34)(35))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 16 -1
	)
)
V 000050 55 19931         1367697027333 Structure
(_unit VHDL (slice_20 0 4610 (structure 0 4674 ))
	(_version v98)
	(_time 1367697027334 2013.05.04 12:50:27)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 0c0e5d0a0c5b511a0f0b0c084a535f0f0c0b0f0a5f0a05)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697027329)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre0003
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 4707 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 4707 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 4707 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 4708 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 4708 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 4708 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 4709 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 4701 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 4704 (_entity (_out ))))
			)
		)
		(ccu20005
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 4712 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 4712 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 4712 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 4713 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 4713 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 4713 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 4714 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 4714 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 4714 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 4715 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 4715 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 4715 (_entity (_out ))))
			)
		)
	)
	(_instantiation C4_6 0 4718 (_component vmuxregsre0003 )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0003)
		)
	)
	(_instantiation DRIVEVCC 0 4721 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 4723 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation C4_5 0 4725 (_component vmuxregsre0003 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0003)
		)
	)
	(_instantiation C4_cry_0_5 0 4728 (_component ccu20005 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(C0_ipd))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(C1_ipd))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20005)
		)
	)
	(_block WireDelay 0 4734 
		(_object
			(_process
				(line__4736(_architecture 0 0 4736 (_procedure_call (_simple)(_target(16))(_sensitivity(0)))))
				(line__4737(_architecture 1 0 4737 (_procedure_call (_simple)(_target(17))(_sensitivity(1)))))
				(line__4738(_architecture 2 0 4738 (_procedure_call (_simple)(_target(18))(_sensitivity(2)))))
				(line__4739(_architecture 3 0 4739 (_procedure_call (_simple)(_target(19))(_sensitivity(3)))))
				(line__4740(_architecture 4 0 4740 (_procedure_call (_simple)(_target(20))(_sensitivity(4)))))
				(line__4741(_architecture 5 0 4741 (_procedure_call (_simple)(_target(21))(_sensitivity(5)))))
				(line__4742(_architecture 6 0 4742 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__4743(_architecture 7 0 4743 (_procedure_call (_simple)(_target(24))(_sensitivity(7)))))
				(line__4744(_architecture 8 0 4744 (_procedure_call (_simple)(_target(26))(_sensitivity(8)))))
				(line__4745(_architecture 9 0 4745 (_procedure_call (_simple)(_target(28))(_sensitivity(9)))))
				(line__4746(_architecture 10 0 4746 (_procedure_call (_simple)(_target(30))(_sensitivity(10)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 4750 
		(_object
			(_process
				(line__4752(_architecture 11 0 4752 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__4753(_architecture 12 0 4753 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
				(line__4754(_architecture 13 0 4754 (_procedure_call (_simple)(_target(27))(_sensitivity(26)))))
				(line__4755(_architecture 14 0 4755 (_procedure_call (_simple)(_target(29))(_sensitivity(28)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 4613 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 4614 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 4615 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 4616 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 4616 (_entity (_string \"SLICE_20"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4618 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4619 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4620 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4621 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4622 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4623 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4624 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4625 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 4626 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 4627 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 4628 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4629 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4630 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4631 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4632 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4633 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4634 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4635 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4636 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4637 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4638 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4639 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4640 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4641 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4642 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4643 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4644 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4645 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4646 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4647 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4648 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4649 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4650 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4651 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4652 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4653 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4654 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4655 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4656 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4657 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4658 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4659 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4660 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4661 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 4663 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 4663 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 4663 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 4664 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 4664 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 4664 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 4665 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 4665 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 4665 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 4666 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 4666 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 4666 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 4667 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 4667 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 4667 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 4668 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4677 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4678 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4679 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4680 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4681 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4682 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4683 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 4684 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4685 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 4686 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4687 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 4688 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4689 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 4690 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4691 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 4692 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 4693 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 4694 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 4695 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 4696 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 4698 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 4699 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 4761 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4762 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 4763 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4764 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 4765 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4766 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 4767 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4768 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 4769 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4770 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 4772 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 4773 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 4774 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 4775 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 4776 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 4777 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 4778 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 4779 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 15 0 4758 (_process (_simple)(_target(11)(12)(13)(14)(15))(_sensitivity(16)(17)(18)(19)(20)(21)(23)(25)(27)(29)(30)(31)(32)(33)(34)(35))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 16 -1
	)
)
V 000050 55 19931         1367697027353 Structure
(_unit VHDL (slice_21 0 4950 (structure 0 5014 ))
	(_version v98)
	(_time 1367697027354 2013.05.04 12:50:27)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 1b194a1c1a4c460d181c1b1f5d4448181a1c181d481d12)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697027343)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre0003
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 5047 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 5047 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 5047 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 5048 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 5048 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 5048 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 5049 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 5041 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 5044 (_entity (_out ))))
			)
		)
		(ccu20006
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 5052 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 5052 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 5052 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 5053 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 5053 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 5053 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 5054 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 5054 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 5054 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 5055 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 5055 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 5055 (_entity (_out ))))
			)
		)
	)
	(_instantiation C4_4 0 5058 (_component vmuxregsre0003 )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0003)
		)
	)
	(_instantiation DRIVEVCC 0 5061 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 5063 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation C4_3 0 5065 (_component vmuxregsre0003 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0003)
		)
	)
	(_instantiation C4_cry_0_3 0 5068 (_component ccu20006 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(C0_ipd))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(C1_ipd))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20006)
		)
	)
	(_block WireDelay 0 5074 
		(_object
			(_process
				(line__5076(_architecture 0 0 5076 (_procedure_call (_simple)(_target(16))(_sensitivity(0)))))
				(line__5077(_architecture 1 0 5077 (_procedure_call (_simple)(_target(17))(_sensitivity(1)))))
				(line__5078(_architecture 2 0 5078 (_procedure_call (_simple)(_target(18))(_sensitivity(2)))))
				(line__5079(_architecture 3 0 5079 (_procedure_call (_simple)(_target(19))(_sensitivity(3)))))
				(line__5080(_architecture 4 0 5080 (_procedure_call (_simple)(_target(20))(_sensitivity(4)))))
				(line__5081(_architecture 5 0 5081 (_procedure_call (_simple)(_target(21))(_sensitivity(5)))))
				(line__5082(_architecture 6 0 5082 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__5083(_architecture 7 0 5083 (_procedure_call (_simple)(_target(24))(_sensitivity(7)))))
				(line__5084(_architecture 8 0 5084 (_procedure_call (_simple)(_target(26))(_sensitivity(8)))))
				(line__5085(_architecture 9 0 5085 (_procedure_call (_simple)(_target(28))(_sensitivity(9)))))
				(line__5086(_architecture 10 0 5086 (_procedure_call (_simple)(_target(30))(_sensitivity(10)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 5090 
		(_object
			(_process
				(line__5092(_architecture 11 0 5092 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__5093(_architecture 12 0 5093 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
				(line__5094(_architecture 13 0 5094 (_procedure_call (_simple)(_target(27))(_sensitivity(26)))))
				(line__5095(_architecture 14 0 5095 (_procedure_call (_simple)(_target(29))(_sensitivity(28)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 4953 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 4954 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 4955 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 4956 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 4956 (_entity (_string \"SLICE_21"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4958 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4959 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4960 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4961 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4962 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4963 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4964 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4965 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 4966 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 4967 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 4968 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4969 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4970 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4971 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4972 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4973 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4974 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4975 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4976 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4977 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4978 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4979 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4980 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4981 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4982 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4983 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4984 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4985 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4986 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4987 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4988 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4989 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4990 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4991 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4992 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4993 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4994 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4995 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4996 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4997 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4998 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4999 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5000 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5001 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 5003 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 5003 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 5003 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 5004 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 5004 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 5004 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 5005 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 5005 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 5005 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 5006 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 5006 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 5006 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 5007 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 5007 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 5007 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 5008 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5017 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5018 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5019 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5020 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5021 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5022 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5023 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 5024 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5025 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 5026 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5027 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 5028 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5029 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 5030 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5031 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 5032 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 5033 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 5034 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 5035 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 5036 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 5038 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 5039 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 5101 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5102 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 5103 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5104 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 5105 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5106 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 5107 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5108 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 5109 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5110 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 5112 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 5113 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 5114 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 5115 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 5116 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 5117 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 5118 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 5119 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 15 0 5098 (_process (_simple)(_target(11)(12)(13)(14)(15))(_sensitivity(16)(17)(18)(19)(20)(21)(23)(25)(27)(29)(30)(31)(32)(33)(34)(35))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 16 -1
	)
)
V 000050 55 19931         1367697027368 Structure
(_unit VHDL (slice_22 0 5290 (structure 0 5354 ))
	(_version v98)
	(_time 1367697027369 2013.05.04 12:50:27)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 2b297a2f2a7c763d282c2b2f6d747828292c282d782d22)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697027361)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre0003
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 5387 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 5387 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 5387 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 5388 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 5388 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 5388 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 5389 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 5381 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 5384 (_entity (_out ))))
			)
		)
		(ccu20005
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 5392 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 5392 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 5392 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 5393 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 5393 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 5393 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 5394 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 5394 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 5394 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 5395 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 5395 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 5395 (_entity (_out ))))
			)
		)
	)
	(_instantiation C4_2 0 5398 (_component vmuxregsre0003 )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0003)
		)
	)
	(_instantiation DRIVEVCC 0 5401 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 5403 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation C4_1 0 5405 (_component vmuxregsre0003 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0003)
		)
	)
	(_instantiation C4_cry_0_1 0 5408 (_component ccu20005 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(C0_ipd))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(C1_ipd))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20005)
		)
	)
	(_block WireDelay 0 5414 
		(_object
			(_process
				(line__5416(_architecture 0 0 5416 (_procedure_call (_simple)(_target(16))(_sensitivity(0)))))
				(line__5417(_architecture 1 0 5417 (_procedure_call (_simple)(_target(17))(_sensitivity(1)))))
				(line__5418(_architecture 2 0 5418 (_procedure_call (_simple)(_target(18))(_sensitivity(2)))))
				(line__5419(_architecture 3 0 5419 (_procedure_call (_simple)(_target(19))(_sensitivity(3)))))
				(line__5420(_architecture 4 0 5420 (_procedure_call (_simple)(_target(20))(_sensitivity(4)))))
				(line__5421(_architecture 5 0 5421 (_procedure_call (_simple)(_target(21))(_sensitivity(5)))))
				(line__5422(_architecture 6 0 5422 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__5423(_architecture 7 0 5423 (_procedure_call (_simple)(_target(24))(_sensitivity(7)))))
				(line__5424(_architecture 8 0 5424 (_procedure_call (_simple)(_target(26))(_sensitivity(8)))))
				(line__5425(_architecture 9 0 5425 (_procedure_call (_simple)(_target(28))(_sensitivity(9)))))
				(line__5426(_architecture 10 0 5426 (_procedure_call (_simple)(_target(30))(_sensitivity(10)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 5430 
		(_object
			(_process
				(line__5432(_architecture 11 0 5432 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__5433(_architecture 12 0 5433 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
				(line__5434(_architecture 13 0 5434 (_procedure_call (_simple)(_target(27))(_sensitivity(26)))))
				(line__5435(_architecture 14 0 5435 (_procedure_call (_simple)(_target(29))(_sensitivity(28)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 5293 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 5294 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 5295 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 5296 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 5296 (_entity (_string \"SLICE_22"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5298 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5299 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5300 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5301 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5302 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5303 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5304 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5305 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 5306 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 5307 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 5308 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5309 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5310 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5311 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5312 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5313 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5314 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5315 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5316 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5317 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5318 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5319 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5320 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5321 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5322 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5323 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5324 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5325 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5326 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5327 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5328 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 5329 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 5330 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5331 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5332 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 5333 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5334 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5335 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 5336 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5337 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5338 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 5339 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5340 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5341 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 5343 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 5343 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 5343 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 5344 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 5344 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 5344 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 5345 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 5345 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 5345 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 5346 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 5346 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 5346 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 5347 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 5347 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 5347 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 5348 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5357 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5358 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5359 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5360 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5361 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5362 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5363 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 5364 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5365 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 5366 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5367 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 5368 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5369 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 5370 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5371 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 5372 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 5373 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 5374 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 5375 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 5376 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 5378 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 5379 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 5441 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5442 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 5443 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5444 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 5445 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5446 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 5447 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5448 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 5449 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5450 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 5452 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 5453 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 5454 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 5455 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 5456 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 5457 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 5458 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 5459 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 15 0 5438 (_process (_simple)(_target(11)(12)(13)(14)(15))(_sensitivity(16)(17)(18)(19)(20)(21)(23)(25)(27)(29)(30)(31)(32)(33)(34)(35))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 16 -1
	)
)
V 000050 55 4570          1367697027378 Structure
(_unit VHDL (ccu20007 0 5630 (structure 0 5640 ))
	(_version v98)
	(_time 1367697027379 2013.05.04 12:50:27)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 3a396b3f686c6b29393f2a656b393a393d3c393c39)
	(_entity
		(_time 1367697027376)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.CCU2D
			(_object
				(_generic (_internal inject1_0 ~extmachxo2.components.~STRING~15 0 107 (_entity -1 (_string \"YES"\))))
				(_generic (_internal inject1_1 ~extmachxo2.components.~STRING~151 0 108 (_entity -1 (_string \"YES"\))))
				(_generic (_internal init0 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 0 109 (_entity -1 (_string \"0000000000000000"\))))
				(_generic (_internal init1 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 0 110 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_ULOGIC 0 113 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_ULOGIC 0 113 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_ULOGIC 0 114 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_ULOGIC 0 114 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_ULOGIC 0 115 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_ULOGIC 0 115 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_ULOGIC 0 116 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_ULOGIC 0 116 (_entity (_in ))))
				(_port (_internal CIN ~extieee.std_logic_1164.STD_ULOGIC 0 117 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_ULOGIC 0 118 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_ULOGIC 0 118 (_entity (_out ))))
				(_port (_internal COUT ~extieee.std_logic_1164.STD_ULOGIC 0 119 (_entity (_out ))))
			)
		)
	)
	(_instantiation inst1 0 5642 (_component .machxo2.components.CCU2D )
		(_generic
			((inject1_0)(_string \"NO"\))
			((inject1_1)(_string \"NO"\))
			((init0)(_string \"0011000000001010"\))
			((init1)(_string \"1111000011100010"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_entity machxo2 CCU2D)
			(_generic
				((inject1_0)(_string \"NO"\))
				((inject1_1)(_string \"NO"\))
				((init0)(_string \"0011000000001010"\))
				((init1)(_string \"1111000011100010"\))
			)
		)
	)
	(_object
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 5631 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 5631 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 5631 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 5632 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 5632 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 5632 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 5633 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 5633 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 5633 (_entity (_in ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 5634 (_entity (_out ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 5634 (_entity (_out ))))
		(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 5634 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~15 (machxo2 components ~STRING~15)))
		(_type (_external ~extmachxo2.components.~STRING~151 (machxo2 components ~STRING~151)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 14989         1367697027387 Structure
(_unit VHDL (slice_23 0 5655 (structure 0 5699 ))
	(_version v98)
	(_time 1367697027388 2013.05.04 12:50:27)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 4a481b48481d175c1c1d5f134d494849494d494c19)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697027382)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre0003
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 5725 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 5725 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 5725 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 5726 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 5726 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 5726 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 5727 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 5719 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 5722 (_entity (_out ))))
			)
		)
		(ccu20007
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 5730 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 5730 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 5730 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 5731 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 5731 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 5731 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 5732 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 5732 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 5732 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 5733 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 5733 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 5733 (_entity (_out ))))
			)
		)
	)
	(_instantiation C4_0 0 5736 (_component vmuxregsre0003 )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0003)
		)
	)
	(_instantiation DRIVEVCC 0 5739 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 5741 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation C4_cry_0_0 0 5743 (_component ccu20007 )
		(_port
			((A0)(GNDI))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(C1_ipd))
			((D1)(GNDI))
			((CI)(GNDI))
			((S0)(_open))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20007)
		)
	)
	(_block WireDelay 0 5749 
		(_object
			(_process
				(line__5751(_architecture 0 0 5751 (_procedure_call (_simple)(_target(10))(_sensitivity(0)))))
				(line__5752(_architecture 1 0 5752 (_procedure_call (_simple)(_target(11))(_sensitivity(1)))))
				(line__5753(_architecture 2 0 5753 (_procedure_call (_simple)(_target(12))(_sensitivity(2)))))
				(line__5754(_architecture 3 0 5754 (_procedure_call (_simple)(_target(13))(_sensitivity(3)))))
				(line__5755(_architecture 4 0 5755 (_procedure_call (_simple)(_target(14))(_sensitivity(4)))))
				(line__5756(_architecture 5 0 5756 (_procedure_call (_simple)(_target(16))(_sensitivity(5)))))
				(line__5757(_architecture 6 0 5757 (_procedure_call (_simple)(_target(18))(_sensitivity(6)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 5761 
		(_object
			(_process
				(line__5763(_architecture 7 0 5763 (_procedure_call (_simple)(_target(15))(_sensitivity(14)))))
				(line__5764(_architecture 8 0 5764 (_procedure_call (_simple)(_target(17))(_sensitivity(16)))))
				(line__5765(_architecture 9 0 5765 (_procedure_call (_simple)(_target(19))(_sensitivity(18)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 5658 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 5659 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 5660 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 5661 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 5661 (_entity (_string \"SLICE_23"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5663 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5664 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5665 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5666 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5667 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 5668 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 5669 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5670 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5671 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5672 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5673 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5674 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5675 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5676 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5677 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5678 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 5679 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 5680 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5681 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5682 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 5683 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5684 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5685 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 5686 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5687 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5688 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 5690 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 5690 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 5690 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 5691 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 5691 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 5691 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 5692 (_entity (_in ))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 5692 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 5692 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 5693 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5702 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5703 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5704 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5705 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5706 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 5707 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5708 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 5709 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5710 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 5711 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 5712 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 5713 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 5714 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 5716 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 5717 (_architecture (_uni ))))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 5770 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5771 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 5772 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5773 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 5774 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5775 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 5777 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 5778 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 5779 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 5780 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 5781 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 5782 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 10 0 5768 (_process (_simple)(_target(7)(8)(9))(_sensitivity(10)(11)(12)(13)(15)(17)(19)(20)(21)(22))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(17731 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 11 -1
	)
)
V 000050 55 14092         1367697027401 Structure
(_unit VHDL (slice_24 0 5892 (structure 0 5931 ))
	(_version v98)
	(_time 1367697027402 2013.05.04 12:50:27)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 5a580b59580d074c0d5d4f035d5958595e5d595c09)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697027396)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre0003
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 5956 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 5956 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 5956 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 5957 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 5957 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 5957 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 5958 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 5950 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 5953 (_entity (_out ))))
			)
		)
		(ccu20004
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 5961 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 5961 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 5961 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 5962 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 5962 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 5962 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 5963 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 5963 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 5963 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 5964 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 5964 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 5964 (_entity (_out ))))
			)
		)
	)
	(_instantiation C2_23 0 5967 (_component vmuxregsre0003 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0003)
		)
	)
	(_instantiation DRIVEVCC 0 5970 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 5972 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation C2_s_0_23 0 5974 (_component ccu20004 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(C0_ipd))
			((D0)(GNDI))
			((A1)(GNDI))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(_open))
			((CO1)(_open))
		)
		(_use (_entity . ccu20004)
		)
	)
	(_block WireDelay 0 5980 
		(_object
			(_process
				(line__5982(_architecture 0 0 5982 (_procedure_call (_simple)(_target(9))(_sensitivity(0)))))
				(line__5983(_architecture 1 0 5983 (_procedure_call (_simple)(_target(10))(_sensitivity(1)))))
				(line__5984(_architecture 2 0 5984 (_procedure_call (_simple)(_target(11))(_sensitivity(2)))))
				(line__5985(_architecture 3 0 5985 (_procedure_call (_simple)(_target(12))(_sensitivity(3)))))
				(line__5986(_architecture 4 0 5986 (_procedure_call (_simple)(_target(14))(_sensitivity(4)))))
				(line__5987(_architecture 5 0 5987 (_procedure_call (_simple)(_target(16))(_sensitivity(5)))))
				(line__5988(_architecture 6 0 5988 (_procedure_call (_simple)(_target(18))(_sensitivity(6)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 5992 
		(_object
			(_process
				(line__5994(_architecture 7 0 5994 (_procedure_call (_simple)(_target(13))(_sensitivity(12)))))
				(line__5995(_architecture 8 0 5995 (_procedure_call (_simple)(_target(15))(_sensitivity(14)))))
				(line__5996(_architecture 9 0 5996 (_procedure_call (_simple)(_target(17))(_sensitivity(16)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 5895 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 5896 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 5897 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 5898 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 5898 (_entity (_string \"SLICE_24"\))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5900 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5901 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5902 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5903 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 5904 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 5905 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 5906 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5907 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5908 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5909 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5910 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5911 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 5912 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 5913 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5914 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5915 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 5916 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5917 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5918 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 5919 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5920 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5921 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 5923 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 5923 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 5923 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 5924 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 5924 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 5924 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 5925 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 5925 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 5925 (_entity (_out )(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5934 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5935 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5936 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5937 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 5938 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5939 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 5940 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5941 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 5942 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5943 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 5944 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 5945 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 5947 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 5948 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 6001 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6002 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 6003 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6004 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 6006 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 6007 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 6008 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 6009 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 6010 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 6011 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 10 0 5999 (_process (_simple)(_target(7)(8))(_sensitivity(9)(10)(11)(13)(15)(17)(18)(19)(20))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3164484 )
		(4934723 )
		(17731 )
		(12358 )
		(12369 )
	)
	(_model . Structure 11 -1
	)
)
V 000050 55 19934         1367697027412 Structure
(_unit VHDL (slice_25 0 6104 (structure 0 6168 ))
	(_version v98)
	(_time 1367697027413 2013.05.04 12:50:27)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 5a580b59580d074c595d5a5e1c0509595f5d595c095c53)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697027409)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre0003
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 6201 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 6201 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 6201 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 6202 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 6202 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 6202 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6203 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 6195 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 6198 (_entity (_out ))))
			)
		)
		(ccu20005
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 6206 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 6206 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 6206 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 6207 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 6207 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 6207 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 6208 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 6208 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 6208 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 6209 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 6209 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 6209 (_entity (_out ))))
			)
		)
	)
	(_instantiation C2_22 0 6212 (_component vmuxregsre0003 )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0003)
		)
	)
	(_instantiation DRIVEVCC 0 6215 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 6217 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation C2_21 0 6219 (_component vmuxregsre0003 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0003)
		)
	)
	(_instantiation C2_cry_0_21 0 6222 (_component ccu20005 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(C0_ipd))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(C1_ipd))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20005)
		)
	)
	(_block WireDelay 0 6228 
		(_object
			(_process
				(line__6230(_architecture 0 0 6230 (_procedure_call (_simple)(_target(16))(_sensitivity(0)))))
				(line__6231(_architecture 1 0 6231 (_procedure_call (_simple)(_target(17))(_sensitivity(1)))))
				(line__6232(_architecture 2 0 6232 (_procedure_call (_simple)(_target(18))(_sensitivity(2)))))
				(line__6233(_architecture 3 0 6233 (_procedure_call (_simple)(_target(19))(_sensitivity(3)))))
				(line__6234(_architecture 4 0 6234 (_procedure_call (_simple)(_target(20))(_sensitivity(4)))))
				(line__6235(_architecture 5 0 6235 (_procedure_call (_simple)(_target(21))(_sensitivity(5)))))
				(line__6236(_architecture 6 0 6236 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__6237(_architecture 7 0 6237 (_procedure_call (_simple)(_target(24))(_sensitivity(7)))))
				(line__6238(_architecture 8 0 6238 (_procedure_call (_simple)(_target(26))(_sensitivity(8)))))
				(line__6239(_architecture 9 0 6239 (_procedure_call (_simple)(_target(28))(_sensitivity(9)))))
				(line__6240(_architecture 10 0 6240 (_procedure_call (_simple)(_target(30))(_sensitivity(10)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 6244 
		(_object
			(_process
				(line__6246(_architecture 11 0 6246 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__6247(_architecture 12 0 6247 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
				(line__6248(_architecture 13 0 6248 (_procedure_call (_simple)(_target(27))(_sensitivity(26)))))
				(line__6249(_architecture 14 0 6249 (_procedure_call (_simple)(_target(29))(_sensitivity(28)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 6107 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 6108 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 6109 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 6110 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 6110 (_entity (_string \"SLICE_25"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6112 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6113 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6114 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6115 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6116 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6117 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6118 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6119 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 6120 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 6121 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 6122 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6123 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 6124 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6125 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 6126 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6127 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 6128 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6129 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6130 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 6131 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6132 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6133 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 6134 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6135 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6136 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 6137 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6138 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6139 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6140 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6141 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 6142 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 6143 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 6144 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6145 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6146 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 6147 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6148 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6149 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 6150 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6151 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6152 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 6153 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6154 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6155 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 6157 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 6157 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 6157 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 6158 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 6158 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 6158 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 6159 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 6159 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 6159 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 6160 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 6160 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 6160 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 6161 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 6161 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 6161 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 6162 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6171 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6172 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6173 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6174 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6175 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6176 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6177 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 6178 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6179 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 6180 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6181 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 6182 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6183 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 6184 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6185 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 6186 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 6187 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 6188 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 6189 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 6190 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 6192 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 6193 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 6255 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6256 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 6257 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6258 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 6259 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6260 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 6261 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6262 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 6263 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6264 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 6266 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 6267 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 6268 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 6269 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 6270 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 6271 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 6272 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 6273 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 15 0 6252 (_process (_simple)(_target(11)(12)(13)(14)(15))(_sensitivity(16)(17)(18)(19)(20)(21)(23)(25)(27)(29)(30)(31)(32)(33)(34)(35))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 16 -1
	)
)
V 000050 55 19934         1367697027425 Structure
(_unit VHDL (slice_26 0 6444 (structure 0 6508 ))
	(_version v98)
	(_time 1367697027426 2013.05.04 12:50:27)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 696b3869333e347f6a6e696d2f363a6a6f6e6a6f3a6f60)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697027418)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre0003
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 6541 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 6541 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 6541 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 6542 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 6542 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 6542 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6543 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 6535 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 6538 (_entity (_out ))))
			)
		)
		(ccu20006
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 6546 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 6546 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 6546 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 6547 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 6547 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 6547 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 6548 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 6548 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 6548 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 6549 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 6549 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 6549 (_entity (_out ))))
			)
		)
	)
	(_instantiation C2_20 0 6552 (_component vmuxregsre0003 )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0003)
		)
	)
	(_instantiation DRIVEVCC 0 6555 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 6557 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation C2_19 0 6559 (_component vmuxregsre0003 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0003)
		)
	)
	(_instantiation C2_cry_0_19 0 6562 (_component ccu20006 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(C0_ipd))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(C1_ipd))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20006)
		)
	)
	(_block WireDelay 0 6568 
		(_object
			(_process
				(line__6570(_architecture 0 0 6570 (_procedure_call (_simple)(_target(16))(_sensitivity(0)))))
				(line__6571(_architecture 1 0 6571 (_procedure_call (_simple)(_target(17))(_sensitivity(1)))))
				(line__6572(_architecture 2 0 6572 (_procedure_call (_simple)(_target(18))(_sensitivity(2)))))
				(line__6573(_architecture 3 0 6573 (_procedure_call (_simple)(_target(19))(_sensitivity(3)))))
				(line__6574(_architecture 4 0 6574 (_procedure_call (_simple)(_target(20))(_sensitivity(4)))))
				(line__6575(_architecture 5 0 6575 (_procedure_call (_simple)(_target(21))(_sensitivity(5)))))
				(line__6576(_architecture 6 0 6576 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__6577(_architecture 7 0 6577 (_procedure_call (_simple)(_target(24))(_sensitivity(7)))))
				(line__6578(_architecture 8 0 6578 (_procedure_call (_simple)(_target(26))(_sensitivity(8)))))
				(line__6579(_architecture 9 0 6579 (_procedure_call (_simple)(_target(28))(_sensitivity(9)))))
				(line__6580(_architecture 10 0 6580 (_procedure_call (_simple)(_target(30))(_sensitivity(10)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 6584 
		(_object
			(_process
				(line__6586(_architecture 11 0 6586 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__6587(_architecture 12 0 6587 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
				(line__6588(_architecture 13 0 6588 (_procedure_call (_simple)(_target(27))(_sensitivity(26)))))
				(line__6589(_architecture 14 0 6589 (_procedure_call (_simple)(_target(29))(_sensitivity(28)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 6447 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 6448 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 6449 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 6450 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 6450 (_entity (_string \"SLICE_26"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6452 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6453 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6454 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6455 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6456 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6457 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6458 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6459 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 6460 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 6461 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 6462 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6463 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 6464 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6465 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 6466 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6467 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 6468 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6469 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6470 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 6471 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6472 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6473 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 6474 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6475 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6476 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 6477 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6478 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6479 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6480 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6481 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 6482 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 6483 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 6484 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6485 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6486 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 6487 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6488 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6489 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 6490 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6491 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6492 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 6493 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6494 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6495 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 6497 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 6497 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 6497 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 6498 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 6498 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 6498 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 6499 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 6499 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 6499 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 6500 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 6500 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 6500 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 6501 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 6501 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 6501 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 6502 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6511 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6512 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6513 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6514 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6515 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6516 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6517 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 6518 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6519 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 6520 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6521 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 6522 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6523 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 6524 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6525 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 6526 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 6527 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 6528 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 6529 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 6530 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 6532 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 6533 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 6595 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6596 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 6597 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6598 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 6599 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6600 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 6601 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6602 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 6603 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6604 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 6606 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 6607 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 6608 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 6609 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 6610 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 6611 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 6612 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 6613 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 15 0 6592 (_process (_simple)(_target(11)(12)(13)(14)(15))(_sensitivity(16)(17)(18)(19)(20)(21)(23)(25)(27)(29)(30)(31)(32)(33)(34)(35))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 16 -1
	)
)
V 000050 55 19934         1367697027435 Structure
(_unit VHDL (slice_27 0 6784 (structure 0 6848 ))
	(_version v98)
	(_time 1367697027436 2013.05.04 12:50:27)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 797b2878232e246f7a7e797d3f262a7a7e7e7a7f2a7f70)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697027431)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre0003
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 6881 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 6881 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 6881 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 6882 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 6882 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 6882 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6883 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 6875 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 6878 (_entity (_out ))))
			)
		)
		(ccu20005
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 6886 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 6886 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 6886 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 6887 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 6887 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 6887 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 6888 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 6888 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 6888 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 6889 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 6889 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 6889 (_entity (_out ))))
			)
		)
	)
	(_instantiation C2_18 0 6892 (_component vmuxregsre0003 )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0003)
		)
	)
	(_instantiation DRIVEVCC 0 6895 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 6897 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation C2_17 0 6899 (_component vmuxregsre0003 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0003)
		)
	)
	(_instantiation C2_cry_0_17 0 6902 (_component ccu20005 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(C0_ipd))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(C1_ipd))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20005)
		)
	)
	(_block WireDelay 0 6908 
		(_object
			(_process
				(line__6910(_architecture 0 0 6910 (_procedure_call (_simple)(_target(16))(_sensitivity(0)))))
				(line__6911(_architecture 1 0 6911 (_procedure_call (_simple)(_target(17))(_sensitivity(1)))))
				(line__6912(_architecture 2 0 6912 (_procedure_call (_simple)(_target(18))(_sensitivity(2)))))
				(line__6913(_architecture 3 0 6913 (_procedure_call (_simple)(_target(19))(_sensitivity(3)))))
				(line__6914(_architecture 4 0 6914 (_procedure_call (_simple)(_target(20))(_sensitivity(4)))))
				(line__6915(_architecture 5 0 6915 (_procedure_call (_simple)(_target(21))(_sensitivity(5)))))
				(line__6916(_architecture 6 0 6916 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__6917(_architecture 7 0 6917 (_procedure_call (_simple)(_target(24))(_sensitivity(7)))))
				(line__6918(_architecture 8 0 6918 (_procedure_call (_simple)(_target(26))(_sensitivity(8)))))
				(line__6919(_architecture 9 0 6919 (_procedure_call (_simple)(_target(28))(_sensitivity(9)))))
				(line__6920(_architecture 10 0 6920 (_procedure_call (_simple)(_target(30))(_sensitivity(10)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 6924 
		(_object
			(_process
				(line__6926(_architecture 11 0 6926 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__6927(_architecture 12 0 6927 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
				(line__6928(_architecture 13 0 6928 (_procedure_call (_simple)(_target(27))(_sensitivity(26)))))
				(line__6929(_architecture 14 0 6929 (_procedure_call (_simple)(_target(29))(_sensitivity(28)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 6787 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 6788 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 6789 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 6790 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 6790 (_entity (_string \"SLICE_27"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6792 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6793 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6794 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6795 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6796 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6797 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6798 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6799 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 6800 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 6801 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 6802 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6803 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 6804 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6805 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 6806 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6807 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 6808 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6809 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6810 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 6811 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6812 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6813 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 6814 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6815 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6816 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 6817 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6818 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6819 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6820 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6821 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 6822 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 6823 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 6824 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6825 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6826 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 6827 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6828 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6829 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 6830 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6831 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6832 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 6833 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6834 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6835 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 6837 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 6837 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 6837 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 6838 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 6838 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 6838 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 6839 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 6839 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 6839 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 6840 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 6840 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 6840 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 6841 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 6841 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 6841 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 6842 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6851 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6852 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6853 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6854 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6855 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6856 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6857 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 6858 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6859 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 6860 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6861 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 6862 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6863 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 6864 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6865 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 6866 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 6867 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 6868 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 6869 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 6870 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 6872 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 6873 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 6935 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6936 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 6937 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6938 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 6939 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6940 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 6941 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6942 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 6943 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6944 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 6946 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 6947 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 6948 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 6949 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 6950 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 6951 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 6952 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 6953 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 15 0 6932 (_process (_simple)(_target(11)(12)(13)(14)(15))(_sensitivity(16)(17)(18)(19)(20)(21)(23)(25)(27)(29)(30)(31)(32)(33)(34)(35))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 16 -1
	)
)
V 000050 55 19934         1367697027446 Structure
(_unit VHDL (slice_28 0 7124 (structure 0 7188 ))
	(_version v98)
	(_time 1367697027447 2013.05.04 12:50:27)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 797b2878232e246f7a7e797d3f262a7a717e7a7f2a7f70)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697027443)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre0003
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 7221 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 7221 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 7221 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 7222 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 7222 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 7222 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7223 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 7215 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 7218 (_entity (_out ))))
			)
		)
		(ccu20006
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 7226 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 7226 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 7226 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 7227 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 7227 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 7227 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 7228 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 7228 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 7228 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 7229 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 7229 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 7229 (_entity (_out ))))
			)
		)
	)
	(_instantiation C2_16 0 7232 (_component vmuxregsre0003 )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0003)
		)
	)
	(_instantiation DRIVEVCC 0 7235 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 7237 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation C2_15 0 7239 (_component vmuxregsre0003 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0003)
		)
	)
	(_instantiation C2_cry_0_15 0 7242 (_component ccu20006 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(C0_ipd))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(C1_ipd))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20006)
		)
	)
	(_block WireDelay 0 7248 
		(_object
			(_process
				(line__7250(_architecture 0 0 7250 (_procedure_call (_simple)(_target(16))(_sensitivity(0)))))
				(line__7251(_architecture 1 0 7251 (_procedure_call (_simple)(_target(17))(_sensitivity(1)))))
				(line__7252(_architecture 2 0 7252 (_procedure_call (_simple)(_target(18))(_sensitivity(2)))))
				(line__7253(_architecture 3 0 7253 (_procedure_call (_simple)(_target(19))(_sensitivity(3)))))
				(line__7254(_architecture 4 0 7254 (_procedure_call (_simple)(_target(20))(_sensitivity(4)))))
				(line__7255(_architecture 5 0 7255 (_procedure_call (_simple)(_target(21))(_sensitivity(5)))))
				(line__7256(_architecture 6 0 7256 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__7257(_architecture 7 0 7257 (_procedure_call (_simple)(_target(24))(_sensitivity(7)))))
				(line__7258(_architecture 8 0 7258 (_procedure_call (_simple)(_target(26))(_sensitivity(8)))))
				(line__7259(_architecture 9 0 7259 (_procedure_call (_simple)(_target(28))(_sensitivity(9)))))
				(line__7260(_architecture 10 0 7260 (_procedure_call (_simple)(_target(30))(_sensitivity(10)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 7264 
		(_object
			(_process
				(line__7266(_architecture 11 0 7266 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__7267(_architecture 12 0 7267 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
				(line__7268(_architecture 13 0 7268 (_procedure_call (_simple)(_target(27))(_sensitivity(26)))))
				(line__7269(_architecture 14 0 7269 (_procedure_call (_simple)(_target(29))(_sensitivity(28)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 7127 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 7128 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 7129 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 7130 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 7130 (_entity (_string \"SLICE_28"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7132 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7133 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7134 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7135 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7136 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7137 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7138 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7139 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 7140 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 7141 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 7142 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7143 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 7144 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7145 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 7146 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7147 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 7148 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7149 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7150 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 7151 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7152 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7153 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 7154 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7155 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7156 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 7157 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7158 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7159 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7160 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7161 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 7162 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7163 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7164 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7165 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7166 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7167 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7168 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7169 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7170 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7171 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7172 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7173 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7174 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7175 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 7177 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 7177 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 7177 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 7178 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 7178 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 7178 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 7179 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 7179 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 7179 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7180 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 7180 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 7180 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 7181 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 7181 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 7181 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 7182 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7191 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7192 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7193 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7194 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7195 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7196 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7197 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 7198 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7199 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 7200 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7201 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 7202 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7203 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 7204 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7205 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 7206 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 7207 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 7208 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 7209 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 7210 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 7212 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 7213 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 7275 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7276 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 7277 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7278 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 7279 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7280 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 7281 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7282 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 7283 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7284 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 7286 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 7287 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 7288 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 7289 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 7290 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 7291 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 7292 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 7293 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 15 0 7272 (_process (_simple)(_target(11)(12)(13)(14)(15))(_sensitivity(16)(17)(18)(19)(20)(21)(23)(25)(27)(29)(30)(31)(32)(33)(34)(35))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 16 -1
	)
)
V 000050 55 19934         1367697027459 Structure
(_unit VHDL (slice_29 0 7464 (structure 0 7528 ))
	(_version v98)
	(_time 1367697027460 2013.05.04 12:50:27)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 888ad986d3dfd59e8b8f888cced7db8b818f8b8edb8e81)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697027454)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre0003
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 7561 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 7561 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 7561 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 7562 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 7562 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 7562 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7563 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 7555 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 7558 (_entity (_out ))))
			)
		)
		(ccu20006
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 7566 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 7566 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 7566 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 7567 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 7567 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 7567 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 7568 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 7568 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 7568 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 7569 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 7569 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 7569 (_entity (_out ))))
			)
		)
	)
	(_instantiation C2_14 0 7572 (_component vmuxregsre0003 )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0003)
		)
	)
	(_instantiation DRIVEVCC 0 7575 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 7577 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation C2_13 0 7579 (_component vmuxregsre0003 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0003)
		)
	)
	(_instantiation C2_cry_0_13 0 7582 (_component ccu20006 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(C0_ipd))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(C1_ipd))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20006)
		)
	)
	(_block WireDelay 0 7588 
		(_object
			(_process
				(line__7590(_architecture 0 0 7590 (_procedure_call (_simple)(_target(16))(_sensitivity(0)))))
				(line__7591(_architecture 1 0 7591 (_procedure_call (_simple)(_target(17))(_sensitivity(1)))))
				(line__7592(_architecture 2 0 7592 (_procedure_call (_simple)(_target(18))(_sensitivity(2)))))
				(line__7593(_architecture 3 0 7593 (_procedure_call (_simple)(_target(19))(_sensitivity(3)))))
				(line__7594(_architecture 4 0 7594 (_procedure_call (_simple)(_target(20))(_sensitivity(4)))))
				(line__7595(_architecture 5 0 7595 (_procedure_call (_simple)(_target(21))(_sensitivity(5)))))
				(line__7596(_architecture 6 0 7596 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__7597(_architecture 7 0 7597 (_procedure_call (_simple)(_target(24))(_sensitivity(7)))))
				(line__7598(_architecture 8 0 7598 (_procedure_call (_simple)(_target(26))(_sensitivity(8)))))
				(line__7599(_architecture 9 0 7599 (_procedure_call (_simple)(_target(28))(_sensitivity(9)))))
				(line__7600(_architecture 10 0 7600 (_procedure_call (_simple)(_target(30))(_sensitivity(10)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 7604 
		(_object
			(_process
				(line__7606(_architecture 11 0 7606 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__7607(_architecture 12 0 7607 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
				(line__7608(_architecture 13 0 7608 (_procedure_call (_simple)(_target(27))(_sensitivity(26)))))
				(line__7609(_architecture 14 0 7609 (_procedure_call (_simple)(_target(29))(_sensitivity(28)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 7467 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 7468 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 7469 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 7470 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 7470 (_entity (_string \"SLICE_29"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7472 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7473 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7474 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7475 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7476 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7477 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7478 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7479 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 7480 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 7481 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 7482 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7483 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 7484 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7485 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 7486 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7487 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 7488 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7489 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7490 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 7491 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7492 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7493 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 7494 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7495 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7496 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 7497 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7498 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7499 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7500 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7501 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 7502 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7503 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7504 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7505 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7506 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7507 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7508 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7509 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7510 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7511 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7512 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7513 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7514 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7515 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 7517 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 7517 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 7517 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 7518 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 7518 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 7518 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 7519 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 7519 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 7519 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7520 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 7520 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 7520 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 7521 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 7521 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 7521 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 7522 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7531 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7532 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7533 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7534 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7535 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7536 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7537 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 7538 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7539 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 7540 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7541 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 7542 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7543 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 7544 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7545 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 7546 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 7547 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 7548 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 7549 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 7550 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 7552 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 7553 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 7615 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7616 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 7617 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7618 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 7619 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7620 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 7621 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7622 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 7623 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7624 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 7626 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 7627 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 7628 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 7629 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 7630 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 7631 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 7632 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 7633 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 15 0 7612 (_process (_simple)(_target(11)(12)(13)(14)(15))(_sensitivity(16)(17)(18)(19)(20)(21)(23)(25)(27)(29)(30)(31)(32)(33)(34)(35))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 16 -1
	)
)
V 000050 55 19934         1367697027472 Structure
(_unit VHDL (slice_30 0 7804 (structure 0 7868 ))
	(_version v98)
	(_time 1367697027473 2013.05.04 12:50:27)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 989ac997c3cfc58e9b9f989cdec7ca9b989f9b9ecb9e91)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697027466)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre0003
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 7901 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 7901 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 7901 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 7902 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 7902 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 7902 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7903 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 7895 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 7898 (_entity (_out ))))
			)
		)
		(ccu20006
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 7906 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 7906 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 7906 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 7907 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 7907 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 7907 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 7908 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 7908 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 7908 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 7909 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 7909 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 7909 (_entity (_out ))))
			)
		)
	)
	(_instantiation C2_12 0 7912 (_component vmuxregsre0003 )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0003)
		)
	)
	(_instantiation DRIVEVCC 0 7915 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 7917 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation C2_11 0 7919 (_component vmuxregsre0003 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0003)
		)
	)
	(_instantiation C2_cry_0_11 0 7922 (_component ccu20006 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(C0_ipd))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(C1_ipd))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20006)
		)
	)
	(_block WireDelay 0 7928 
		(_object
			(_process
				(line__7930(_architecture 0 0 7930 (_procedure_call (_simple)(_target(16))(_sensitivity(0)))))
				(line__7931(_architecture 1 0 7931 (_procedure_call (_simple)(_target(17))(_sensitivity(1)))))
				(line__7932(_architecture 2 0 7932 (_procedure_call (_simple)(_target(18))(_sensitivity(2)))))
				(line__7933(_architecture 3 0 7933 (_procedure_call (_simple)(_target(19))(_sensitivity(3)))))
				(line__7934(_architecture 4 0 7934 (_procedure_call (_simple)(_target(20))(_sensitivity(4)))))
				(line__7935(_architecture 5 0 7935 (_procedure_call (_simple)(_target(21))(_sensitivity(5)))))
				(line__7936(_architecture 6 0 7936 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__7937(_architecture 7 0 7937 (_procedure_call (_simple)(_target(24))(_sensitivity(7)))))
				(line__7938(_architecture 8 0 7938 (_procedure_call (_simple)(_target(26))(_sensitivity(8)))))
				(line__7939(_architecture 9 0 7939 (_procedure_call (_simple)(_target(28))(_sensitivity(9)))))
				(line__7940(_architecture 10 0 7940 (_procedure_call (_simple)(_target(30))(_sensitivity(10)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 7944 
		(_object
			(_process
				(line__7946(_architecture 11 0 7946 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__7947(_architecture 12 0 7947 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
				(line__7948(_architecture 13 0 7948 (_procedure_call (_simple)(_target(27))(_sensitivity(26)))))
				(line__7949(_architecture 14 0 7949 (_procedure_call (_simple)(_target(29))(_sensitivity(28)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 7807 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 7808 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 7809 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 7810 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 7810 (_entity (_string \"SLICE_30"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7812 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7813 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7814 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7815 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7816 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7817 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7818 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7819 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 7820 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 7821 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 7822 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7823 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 7824 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7825 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 7826 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7827 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 7828 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7829 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7830 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 7831 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7832 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7833 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 7834 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7835 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7836 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 7837 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7838 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7839 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7840 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7841 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 7842 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7843 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7844 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7845 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7846 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7847 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7848 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7849 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7850 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7851 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7852 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7853 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7854 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7855 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 7857 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 7857 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 7857 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 7858 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 7858 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 7858 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 7859 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 7859 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 7859 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7860 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 7860 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 7860 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 7861 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 7861 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 7861 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 7862 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7871 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7872 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7873 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7874 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7875 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7876 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7877 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 7878 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7879 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 7880 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7881 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 7882 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7883 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 7884 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7885 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 7886 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 7887 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 7888 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 7889 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 7890 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 7892 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 7893 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 7955 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7956 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 7957 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7958 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 7959 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7960 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 7961 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7962 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 7963 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7964 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 7966 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 7967 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 7968 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 7969 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 7970 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 7971 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 7972 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 7973 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 15 0 7952 (_process (_simple)(_target(11)(12)(13)(14)(15))(_sensitivity(16)(17)(18)(19)(20)(21)(23)(25)(27)(29)(30)(31)(32)(33)(34)(35))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 16 -1
	)
)
V 000050 55 19932         1367697027483 Structure
(_unit VHDL (slice_31 0 8144 (structure 0 8208 ))
	(_version v98)
	(_time 1367697027484 2013.05.04 12:50:27)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code a8aaf9fff3fff5beabafa8aceef7faaba9afabaefbaea1)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697027479)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre0003
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 8241 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 8241 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 8241 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 8242 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 8242 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 8242 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 8243 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 8235 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 8238 (_entity (_out ))))
			)
		)
		(ccu20006
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 8246 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 8246 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 8246 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 8247 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 8247 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 8247 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 8248 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 8248 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 8248 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 8249 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 8249 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 8249 (_entity (_out ))))
			)
		)
	)
	(_instantiation C2_10 0 8252 (_component vmuxregsre0003 )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0003)
		)
	)
	(_instantiation DRIVEVCC 0 8255 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 8257 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation C2_9 0 8259 (_component vmuxregsre0003 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0003)
		)
	)
	(_instantiation C2_cry_0_9 0 8262 (_component ccu20006 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(C0_ipd))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(C1_ipd))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20006)
		)
	)
	(_block WireDelay 0 8268 
		(_object
			(_process
				(line__8270(_architecture 0 0 8270 (_procedure_call (_simple)(_target(16))(_sensitivity(0)))))
				(line__8271(_architecture 1 0 8271 (_procedure_call (_simple)(_target(17))(_sensitivity(1)))))
				(line__8272(_architecture 2 0 8272 (_procedure_call (_simple)(_target(18))(_sensitivity(2)))))
				(line__8273(_architecture 3 0 8273 (_procedure_call (_simple)(_target(19))(_sensitivity(3)))))
				(line__8274(_architecture 4 0 8274 (_procedure_call (_simple)(_target(20))(_sensitivity(4)))))
				(line__8275(_architecture 5 0 8275 (_procedure_call (_simple)(_target(21))(_sensitivity(5)))))
				(line__8276(_architecture 6 0 8276 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__8277(_architecture 7 0 8277 (_procedure_call (_simple)(_target(24))(_sensitivity(7)))))
				(line__8278(_architecture 8 0 8278 (_procedure_call (_simple)(_target(26))(_sensitivity(8)))))
				(line__8279(_architecture 9 0 8279 (_procedure_call (_simple)(_target(28))(_sensitivity(9)))))
				(line__8280(_architecture 10 0 8280 (_procedure_call (_simple)(_target(30))(_sensitivity(10)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 8284 
		(_object
			(_process
				(line__8286(_architecture 11 0 8286 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__8287(_architecture 12 0 8287 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
				(line__8288(_architecture 13 0 8288 (_procedure_call (_simple)(_target(27))(_sensitivity(26)))))
				(line__8289(_architecture 14 0 8289 (_procedure_call (_simple)(_target(29))(_sensitivity(28)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 8147 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 8148 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 8149 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 8150 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 8150 (_entity (_string \"SLICE_31"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8152 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8153 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8154 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8155 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8156 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8157 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8158 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8159 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 8160 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 8161 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 8162 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8163 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 8164 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8165 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 8166 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8167 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 8168 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8169 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8170 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 8171 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8172 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8173 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 8174 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8175 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8176 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 8177 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8178 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8179 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8180 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8181 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 8182 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8183 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8184 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8185 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8186 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8187 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8188 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8189 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8190 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8191 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8192 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8193 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8194 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8195 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 8197 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 8197 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 8197 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 8198 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 8198 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 8198 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 8199 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 8199 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 8199 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 8200 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 8200 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 8200 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 8201 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 8201 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 8201 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 8202 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8211 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8212 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8213 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8214 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8215 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8216 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8217 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 8218 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8219 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 8220 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8221 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 8222 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8223 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 8224 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8225 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 8226 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 8227 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 8228 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 8229 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 8230 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 8232 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 8233 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 8295 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 8296 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 8297 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 8298 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 8299 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 8300 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 8301 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 8302 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 8303 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 8304 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 8306 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 8307 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 8308 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 8309 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 8310 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 8311 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 8312 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 8313 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 15 0 8292 (_process (_simple)(_target(11)(12)(13)(14)(15))(_sensitivity(16)(17)(18)(19)(20)(21)(23)(25)(27)(29)(30)(31)(32)(33)(34)(35))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 16 -1
	)
)
V 000050 55 4570          1367697027491 Structure
(_unit VHDL (ccu20008 0 8484 (structure 0 8494 ))
	(_version v98)
	(_time 1367697027492 2013.05.04 12:50:27)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code a8abf9ffa3fef9bbabadb8f7f9aba8aba0aeabaeab)
	(_entity
		(_time 1367697027489)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.CCU2D
			(_object
				(_generic (_internal inject1_0 ~extmachxo2.components.~STRING~15 0 107 (_entity -1 (_string \"YES"\))))
				(_generic (_internal inject1_1 ~extmachxo2.components.~STRING~151 0 108 (_entity -1 (_string \"YES"\))))
				(_generic (_internal init0 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 0 109 (_entity -1 (_string \"0000000000000000"\))))
				(_generic (_internal init1 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 0 110 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_ULOGIC 0 113 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_ULOGIC 0 113 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_ULOGIC 0 114 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_ULOGIC 0 114 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_ULOGIC 0 115 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_ULOGIC 0 115 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_ULOGIC 0 116 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_ULOGIC 0 116 (_entity (_in ))))
				(_port (_internal CIN ~extieee.std_logic_1164.STD_ULOGIC 0 117 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_ULOGIC 0 118 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_ULOGIC 0 118 (_entity (_out ))))
				(_port (_internal COUT ~extieee.std_logic_1164.STD_ULOGIC 0 119 (_entity (_out ))))
			)
		)
	)
	(_instantiation inst1 0 8496 (_component .machxo2.components.CCU2D )
		(_generic
			((inject1_0)(_string \"NO"\))
			((inject1_1)(_string \"NO"\))
			((init0)(_string \"1111000011100010"\))
			((init1)(_string \"1111000011100100"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_entity machxo2 CCU2D)
			(_generic
				((inject1_0)(_string \"NO"\))
				((inject1_1)(_string \"NO"\))
				((init0)(_string \"1111000011100010"\))
				((init1)(_string \"1111000011100100"\))
			)
		)
	)
	(_object
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 8485 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 8485 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 8485 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 8486 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 8486 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 8486 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 8487 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 8487 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 8487 (_entity (_in ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 8488 (_entity (_out ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 8488 (_entity (_out ))))
		(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 8488 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~15 (machxo2 components ~STRING~15)))
		(_type (_external ~extmachxo2.components.~STRING~151 (machxo2 components ~STRING~151)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 19931         1367697027500 Structure
(_unit VHDL (slice_32 0 8509 (structure 0 8573 ))
	(_version v98)
	(_time 1367697027501 2013.05.04 12:50:27)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code b7b5e6e3e3e0eaa1b4b0b7b3f1e8e5b4b5b0b4b1e4b1be)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697027495)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre0003
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 8606 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 8606 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 8606 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 8607 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 8607 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 8607 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 8608 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 8600 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 8603 (_entity (_out ))))
			)
		)
		(ccu20008
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 8611 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 8611 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 8611 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 8612 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 8612 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 8612 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 8613 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 8613 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 8613 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 8614 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 8614 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 8614 (_entity (_out ))))
			)
		)
	)
	(_instantiation C2_8 0 8617 (_component vmuxregsre0003 )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0003)
		)
	)
	(_instantiation DRIVEVCC 0 8620 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 8622 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation C2_7 0 8624 (_component vmuxregsre0003 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0003)
		)
	)
	(_instantiation C2_cry_0_7 0 8627 (_component ccu20008 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(C0_ipd))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(C1_ipd))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20008)
		)
	)
	(_block WireDelay 0 8633 
		(_object
			(_process
				(line__8635(_architecture 0 0 8635 (_procedure_call (_simple)(_target(16))(_sensitivity(0)))))
				(line__8636(_architecture 1 0 8636 (_procedure_call (_simple)(_target(17))(_sensitivity(1)))))
				(line__8637(_architecture 2 0 8637 (_procedure_call (_simple)(_target(18))(_sensitivity(2)))))
				(line__8638(_architecture 3 0 8638 (_procedure_call (_simple)(_target(19))(_sensitivity(3)))))
				(line__8639(_architecture 4 0 8639 (_procedure_call (_simple)(_target(20))(_sensitivity(4)))))
				(line__8640(_architecture 5 0 8640 (_procedure_call (_simple)(_target(21))(_sensitivity(5)))))
				(line__8641(_architecture 6 0 8641 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__8642(_architecture 7 0 8642 (_procedure_call (_simple)(_target(24))(_sensitivity(7)))))
				(line__8643(_architecture 8 0 8643 (_procedure_call (_simple)(_target(26))(_sensitivity(8)))))
				(line__8644(_architecture 9 0 8644 (_procedure_call (_simple)(_target(28))(_sensitivity(9)))))
				(line__8645(_architecture 10 0 8645 (_procedure_call (_simple)(_target(30))(_sensitivity(10)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 8649 
		(_object
			(_process
				(line__8651(_architecture 11 0 8651 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__8652(_architecture 12 0 8652 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
				(line__8653(_architecture 13 0 8653 (_procedure_call (_simple)(_target(27))(_sensitivity(26)))))
				(line__8654(_architecture 14 0 8654 (_procedure_call (_simple)(_target(29))(_sensitivity(28)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 8512 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 8513 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 8514 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 8515 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 8515 (_entity (_string \"SLICE_32"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8517 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8518 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8519 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8520 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8521 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8522 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8523 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8524 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 8525 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 8526 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 8527 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8528 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 8529 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8530 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 8531 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8532 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 8533 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8534 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8535 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 8536 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8537 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8538 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 8539 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8540 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8541 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 8542 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8543 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8544 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8545 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8546 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 8547 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8548 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8549 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8550 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8551 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8552 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8553 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8554 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8555 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8556 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8557 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8558 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8559 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8560 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 8562 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 8562 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 8562 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 8563 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 8563 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 8563 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 8564 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 8564 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 8564 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 8565 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 8565 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 8565 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 8566 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 8566 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 8566 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 8567 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8576 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8577 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8578 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8579 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8580 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8581 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8582 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 8583 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8584 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 8585 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8586 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 8587 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8588 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 8589 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8590 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 8591 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 8592 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 8593 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 8594 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 8595 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 8597 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 8598 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 8660 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 8661 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 8662 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 8663 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 8664 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 8665 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 8666 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 8667 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 8668 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 8669 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 8671 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 8672 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 8673 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 8674 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 8675 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 8676 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 8677 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 8678 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 15 0 8657 (_process (_simple)(_target(11)(12)(13)(14)(15))(_sensitivity(16)(17)(18)(19)(20)(21)(23)(25)(27)(29)(30)(31)(32)(33)(34)(35))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 16 -1
	)
)
V 000050 55 4570          1367697027508 Structure
(_unit VHDL (ccu20009 0 8849 (structure 0 8859 ))
	(_version v98)
	(_time 1367697027509 2013.05.04 12:50:27)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code b7b4e6e3b3e1e6a4b4b2a7e8e6b4b7b4beb1b4b1b4)
	(_entity
		(_time 1367697027506)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.CCU2D
			(_object
				(_generic (_internal inject1_0 ~extmachxo2.components.~STRING~15 0 107 (_entity -1 (_string \"YES"\))))
				(_generic (_internal inject1_1 ~extmachxo2.components.~STRING~151 0 108 (_entity -1 (_string \"YES"\))))
				(_generic (_internal init0 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 0 109 (_entity -1 (_string \"0000000000000000"\))))
				(_generic (_internal init1 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 0 110 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_ULOGIC 0 113 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_ULOGIC 0 113 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_ULOGIC 0 114 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_ULOGIC 0 114 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_ULOGIC 0 115 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_ULOGIC 0 115 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_ULOGIC 0 116 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_ULOGIC 0 116 (_entity (_in ))))
				(_port (_internal CIN ~extieee.std_logic_1164.STD_ULOGIC 0 117 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_ULOGIC 0 118 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_ULOGIC 0 118 (_entity (_out ))))
				(_port (_internal COUT ~extieee.std_logic_1164.STD_ULOGIC 0 119 (_entity (_out ))))
			)
		)
	)
	(_instantiation inst1 0 8861 (_component .machxo2.components.CCU2D )
		(_generic
			((inject1_0)(_string \"NO"\))
			((inject1_1)(_string \"NO"\))
			((init0)(_string \"1111000011100100"\))
			((init1)(_string \"1111000011100010"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_entity machxo2 CCU2D)
			(_generic
				((inject1_0)(_string \"NO"\))
				((inject1_1)(_string \"NO"\))
				((init0)(_string \"1111000011100100"\))
				((init1)(_string \"1111000011100010"\))
			)
		)
	)
	(_object
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 8850 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 8850 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 8850 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 8851 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 8851 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 8851 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 8852 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 8852 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 8852 (_entity (_in ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 8853 (_entity (_out ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 8853 (_entity (_out ))))
		(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 8853 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~15 (machxo2 components ~STRING~15)))
		(_type (_external ~extmachxo2.components.~STRING~151 (machxo2 components ~STRING~151)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 19931         1367697027518 Structure
(_unit VHDL (slice_33 0 8874 (structure 0 8938 ))
	(_version v98)
	(_time 1367697027519 2013.05.04 12:50:27)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code c7c5969293909ad1c4c0c7c3819895c4c4c0c4c194c1ce)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697027512)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre0003
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 8971 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 8971 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 8971 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 8972 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 8972 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 8972 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 8973 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 8965 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 8968 (_entity (_out ))))
			)
		)
		(ccu20009
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 8976 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 8976 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 8976 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 8977 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 8977 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 8977 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 8978 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 8978 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 8978 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 8979 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 8979 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 8979 (_entity (_out ))))
			)
		)
	)
	(_instantiation C2_6 0 8982 (_component vmuxregsre0003 )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0003)
		)
	)
	(_instantiation DRIVEVCC 0 8985 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 8987 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation C2_5 0 8989 (_component vmuxregsre0003 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0003)
		)
	)
	(_instantiation C2_cry_0_5 0 8992 (_component ccu20009 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(C0_ipd))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(C1_ipd))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20009)
		)
	)
	(_block WireDelay 0 8998 
		(_object
			(_process
				(line__9000(_architecture 0 0 9000 (_procedure_call (_simple)(_target(16))(_sensitivity(0)))))
				(line__9001(_architecture 1 0 9001 (_procedure_call (_simple)(_target(17))(_sensitivity(1)))))
				(line__9002(_architecture 2 0 9002 (_procedure_call (_simple)(_target(18))(_sensitivity(2)))))
				(line__9003(_architecture 3 0 9003 (_procedure_call (_simple)(_target(19))(_sensitivity(3)))))
				(line__9004(_architecture 4 0 9004 (_procedure_call (_simple)(_target(20))(_sensitivity(4)))))
				(line__9005(_architecture 5 0 9005 (_procedure_call (_simple)(_target(21))(_sensitivity(5)))))
				(line__9006(_architecture 6 0 9006 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__9007(_architecture 7 0 9007 (_procedure_call (_simple)(_target(24))(_sensitivity(7)))))
				(line__9008(_architecture 8 0 9008 (_procedure_call (_simple)(_target(26))(_sensitivity(8)))))
				(line__9009(_architecture 9 0 9009 (_procedure_call (_simple)(_target(28))(_sensitivity(9)))))
				(line__9010(_architecture 10 0 9010 (_procedure_call (_simple)(_target(30))(_sensitivity(10)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 9014 
		(_object
			(_process
				(line__9016(_architecture 11 0 9016 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__9017(_architecture 12 0 9017 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
				(line__9018(_architecture 13 0 9018 (_procedure_call (_simple)(_target(27))(_sensitivity(26)))))
				(line__9019(_architecture 14 0 9019 (_procedure_call (_simple)(_target(29))(_sensitivity(28)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 8877 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 8878 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 8879 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 8880 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 8880 (_entity (_string \"SLICE_33"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8882 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8883 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8884 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8885 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8886 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8887 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8888 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8889 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 8890 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 8891 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 8892 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8893 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 8894 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8895 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 8896 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8897 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 8898 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8899 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8900 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 8901 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8902 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8903 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 8904 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8905 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8906 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 8907 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8908 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8909 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8910 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8911 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 8912 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8913 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8914 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8915 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8916 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8917 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8918 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8919 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8920 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8921 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8922 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8923 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8924 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8925 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 8927 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 8927 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 8927 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 8928 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 8928 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 8928 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 8929 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 8929 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 8929 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 8930 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 8930 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 8930 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 8931 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 8931 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 8931 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 8932 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8941 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8942 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8943 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8944 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8945 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8946 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8947 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 8948 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8949 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 8950 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8951 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 8952 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8953 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 8954 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8955 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 8956 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 8957 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 8958 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 8959 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 8960 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 8962 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 8963 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 9025 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 9026 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 9027 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 9028 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 9029 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 9030 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 9031 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 9032 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 9033 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 9034 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 9036 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 9037 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 9038 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 9039 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 9040 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 9041 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 9042 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 9043 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 15 0 9022 (_process (_simple)(_target(11)(12)(13)(14)(15))(_sensitivity(16)(17)(18)(19)(20)(21)(23)(25)(27)(29)(30)(31)(32)(33)(34)(35))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 16 -1
	)
)
V 000050 55 19931         1367697027528 Structure
(_unit VHDL (slice_34 0 9214 (structure 0 9278 ))
	(_version v98)
	(_time 1367697027529 2013.05.04 12:50:27)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code d6d4878483818bc0d5d1d6d2908984d5d2d1d5d085d0df)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697027524)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre0003
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 9311 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 9311 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 9311 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 9312 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 9312 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 9312 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 9313 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 9305 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 9308 (_entity (_out ))))
			)
		)
		(ccu20008
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 9316 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 9316 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 9316 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 9317 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 9317 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 9317 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 9318 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 9318 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 9318 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 9319 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 9319 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 9319 (_entity (_out ))))
			)
		)
	)
	(_instantiation C2_4 0 9322 (_component vmuxregsre0003 )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0003)
		)
	)
	(_instantiation DRIVEVCC 0 9325 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 9327 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation C2_3 0 9329 (_component vmuxregsre0003 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0003)
		)
	)
	(_instantiation C2_cry_0_3 0 9332 (_component ccu20008 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(C0_ipd))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(C1_ipd))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20008)
		)
	)
	(_block WireDelay 0 9338 
		(_object
			(_process
				(line__9340(_architecture 0 0 9340 (_procedure_call (_simple)(_target(16))(_sensitivity(0)))))
				(line__9341(_architecture 1 0 9341 (_procedure_call (_simple)(_target(17))(_sensitivity(1)))))
				(line__9342(_architecture 2 0 9342 (_procedure_call (_simple)(_target(18))(_sensitivity(2)))))
				(line__9343(_architecture 3 0 9343 (_procedure_call (_simple)(_target(19))(_sensitivity(3)))))
				(line__9344(_architecture 4 0 9344 (_procedure_call (_simple)(_target(20))(_sensitivity(4)))))
				(line__9345(_architecture 5 0 9345 (_procedure_call (_simple)(_target(21))(_sensitivity(5)))))
				(line__9346(_architecture 6 0 9346 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__9347(_architecture 7 0 9347 (_procedure_call (_simple)(_target(24))(_sensitivity(7)))))
				(line__9348(_architecture 8 0 9348 (_procedure_call (_simple)(_target(26))(_sensitivity(8)))))
				(line__9349(_architecture 9 0 9349 (_procedure_call (_simple)(_target(28))(_sensitivity(9)))))
				(line__9350(_architecture 10 0 9350 (_procedure_call (_simple)(_target(30))(_sensitivity(10)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 9354 
		(_object
			(_process
				(line__9356(_architecture 11 0 9356 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__9357(_architecture 12 0 9357 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
				(line__9358(_architecture 13 0 9358 (_procedure_call (_simple)(_target(27))(_sensitivity(26)))))
				(line__9359(_architecture 14 0 9359 (_procedure_call (_simple)(_target(29))(_sensitivity(28)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 9217 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 9218 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 9219 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 9220 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 9220 (_entity (_string \"SLICE_34"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9222 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9223 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9224 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9225 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9226 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9227 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9228 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9229 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 9230 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 9231 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 9232 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9233 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 9234 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9235 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 9236 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9237 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 9238 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9239 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9240 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 9241 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9242 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9243 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 9244 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9245 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9246 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 9247 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9248 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9249 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9250 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9251 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 9252 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9253 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9254 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9255 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9256 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9257 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9258 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9259 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9260 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9261 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9262 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9263 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9264 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9265 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 9267 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 9267 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 9267 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 9268 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 9268 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 9268 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 9269 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 9269 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 9269 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 9270 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 9270 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 9270 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 9271 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 9271 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 9271 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 9272 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9281 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9282 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9283 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9284 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9285 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9286 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9287 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 9288 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9289 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 9290 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9291 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 9292 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9293 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 9294 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9295 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 9296 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 9297 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 9298 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 9299 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 9300 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 9302 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 9303 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 9365 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 9366 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 9367 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 9368 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 9369 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 9370 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 9371 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 9372 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 9373 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 9374 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 9376 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 9377 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 9378 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 9379 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 9380 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 9381 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 9382 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 9383 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 15 0 9362 (_process (_simple)(_target(11)(12)(13)(14)(15))(_sensitivity(16)(17)(18)(19)(20)(21)(23)(25)(27)(29)(30)(31)(32)(33)(34)(35))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 16 -1
	)
)
V 000050 55 19931         1367697027540 Structure
(_unit VHDL (slice_35 0 9554 (structure 0 9618 ))
	(_version v98)
	(_time 1367697027541 2013.05.04 12:50:27)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code d6d4878483818bc0d5d1d6d2908984d5d3d1d5d085d0df)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697027535)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre0003
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 9651 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 9651 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 9651 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 9652 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 9652 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 9652 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 9653 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 9645 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 9648 (_entity (_out ))))
			)
		)
		(ccu20005
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 9656 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 9656 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 9656 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 9657 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 9657 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 9657 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 9658 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 9658 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 9658 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 9659 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 9659 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 9659 (_entity (_out ))))
			)
		)
	)
	(_instantiation C2_2 0 9662 (_component vmuxregsre0003 )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0003)
		)
	)
	(_instantiation DRIVEVCC 0 9665 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 9667 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation C2_1 0 9669 (_component vmuxregsre0003 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0003)
		)
	)
	(_instantiation C2_cry_0_1 0 9672 (_component ccu20005 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(C0_ipd))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(C1_ipd))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20005)
		)
	)
	(_block WireDelay 0 9678 
		(_object
			(_process
				(line__9680(_architecture 0 0 9680 (_procedure_call (_simple)(_target(16))(_sensitivity(0)))))
				(line__9681(_architecture 1 0 9681 (_procedure_call (_simple)(_target(17))(_sensitivity(1)))))
				(line__9682(_architecture 2 0 9682 (_procedure_call (_simple)(_target(18))(_sensitivity(2)))))
				(line__9683(_architecture 3 0 9683 (_procedure_call (_simple)(_target(19))(_sensitivity(3)))))
				(line__9684(_architecture 4 0 9684 (_procedure_call (_simple)(_target(20))(_sensitivity(4)))))
				(line__9685(_architecture 5 0 9685 (_procedure_call (_simple)(_target(21))(_sensitivity(5)))))
				(line__9686(_architecture 6 0 9686 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__9687(_architecture 7 0 9687 (_procedure_call (_simple)(_target(24))(_sensitivity(7)))))
				(line__9688(_architecture 8 0 9688 (_procedure_call (_simple)(_target(26))(_sensitivity(8)))))
				(line__9689(_architecture 9 0 9689 (_procedure_call (_simple)(_target(28))(_sensitivity(9)))))
				(line__9690(_architecture 10 0 9690 (_procedure_call (_simple)(_target(30))(_sensitivity(10)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 9694 
		(_object
			(_process
				(line__9696(_architecture 11 0 9696 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__9697(_architecture 12 0 9697 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
				(line__9698(_architecture 13 0 9698 (_procedure_call (_simple)(_target(27))(_sensitivity(26)))))
				(line__9699(_architecture 14 0 9699 (_procedure_call (_simple)(_target(29))(_sensitivity(28)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 9557 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 9558 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 9559 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 9560 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 9560 (_entity (_string \"SLICE_35"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9562 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9563 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9564 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9565 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9566 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9567 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9568 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9569 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 9570 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 9571 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 9572 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9573 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 9574 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9575 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 9576 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9577 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 9578 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9579 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9580 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 9581 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9582 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9583 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 9584 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9585 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9586 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 9587 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9588 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9589 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9590 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9591 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 9592 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9593 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9594 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9595 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9596 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9597 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9598 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9599 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9600 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9601 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9602 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9603 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9604 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9605 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 9607 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 9607 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 9607 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 9608 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 9608 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 9608 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 9609 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 9609 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 9609 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 9610 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 9610 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 9610 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 9611 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 9611 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 9611 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 9612 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9621 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9622 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9623 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9624 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9625 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9626 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9627 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 9628 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9629 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 9630 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9631 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 9632 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9633 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 9634 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9635 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 9636 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 9637 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 9638 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 9639 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 9640 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 9642 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 9643 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 9705 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 9706 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 9707 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 9708 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 9709 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 9710 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 9711 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 9712 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 9713 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 9714 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 9716 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 9717 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 9718 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 9719 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 9720 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 9721 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 9722 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 9723 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 15 0 9702 (_process (_simple)(_target(11)(12)(13)(14)(15))(_sensitivity(16)(17)(18)(19)(20)(21)(23)(25)(27)(29)(30)(31)(32)(33)(34)(35))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 16 -1
	)
)
V 000050 55 4570          1367697027548 Structure
(_unit VHDL (ccu20010 0 9894 (structure 0 9904 ))
	(_version v98)
	(_time 1367697027549 2013.05.04 12:50:27)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code e6e5b7b5e3b0b7f5e5e3f6b9b7e5e7e5e6e0e5e0e5)
	(_entity
		(_time 1367697027546)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.CCU2D
			(_object
				(_generic (_internal inject1_0 ~extmachxo2.components.~STRING~15 0 107 (_entity -1 (_string \"YES"\))))
				(_generic (_internal inject1_1 ~extmachxo2.components.~STRING~151 0 108 (_entity -1 (_string \"YES"\))))
				(_generic (_internal init0 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 0 109 (_entity -1 (_string \"0000000000000000"\))))
				(_generic (_internal init1 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 0 110 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_ULOGIC 0 113 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_ULOGIC 0 113 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_ULOGIC 0 114 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_ULOGIC 0 114 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_ULOGIC 0 115 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_ULOGIC 0 115 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_ULOGIC 0 116 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_ULOGIC 0 116 (_entity (_in ))))
				(_port (_internal CIN ~extieee.std_logic_1164.STD_ULOGIC 0 117 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_ULOGIC 0 118 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_ULOGIC 0 118 (_entity (_out ))))
				(_port (_internal COUT ~extieee.std_logic_1164.STD_ULOGIC 0 119 (_entity (_out ))))
			)
		)
	)
	(_instantiation inst1 0 9906 (_component .machxo2.components.CCU2D )
		(_generic
			((inject1_0)(_string \"NO"\))
			((inject1_1)(_string \"NO"\))
			((init0)(_string \"0011000000001010"\))
			((init1)(_string \"1111000011100100"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_entity machxo2 CCU2D)
			(_generic
				((inject1_0)(_string \"NO"\))
				((inject1_1)(_string \"NO"\))
				((init0)(_string \"0011000000001010"\))
				((init1)(_string \"1111000011100100"\))
			)
		)
	)
	(_object
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 9895 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 9895 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 9895 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 9896 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 9896 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 9896 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 9897 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 9897 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 9897 (_entity (_in ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 9898 (_entity (_out ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 9898 (_entity (_out ))))
		(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 9898 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~15 (machxo2 components ~STRING~15)))
		(_type (_external ~extmachxo2.components.~STRING~151 (machxo2 components ~STRING~151)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 15028         1367697027555 Structure
(_unit VHDL (slice_36 0 9919 (structure 0 9963 ))
	(_version v98)
	(_time 1367697027556 2013.05.04 12:50:27)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code e6e4b7b5b3b1bbf0b0b1f3bfe1e5e5e5e0e1e5e0b5)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697027552)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre0003
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 9989 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 9989 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 9989 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 9990 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 9990 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 9990 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 9991 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 9983 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 9986 (_entity (_out ))))
			)
		)
		(ccu20010
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 9994 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 9994 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 9994 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 9995 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 9995 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 9995 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 9996 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 9996 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 9996 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 9997 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 9997 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 9997 (_entity (_out ))))
			)
		)
	)
	(_instantiation C2_0 0 10000 (_component vmuxregsre0003 )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0003)
		)
	)
	(_instantiation DRIVEVCC 0 10003 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 10005 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation C2_cry_0_0 0 10007 (_component ccu20010 )
		(_port
			((A0)(GNDI))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(C1_ipd))
			((D1)(GNDI))
			((CI)(GNDI))
			((S0)(_open))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20010)
		)
	)
	(_block WireDelay 0 10013 
		(_object
			(_process
				(line__10015(_architecture 0 0 10015 (_procedure_call (_simple)(_target(10))(_sensitivity(0)))))
				(line__10016(_architecture 1 0 10016 (_procedure_call (_simple)(_target(11))(_sensitivity(1)))))
				(line__10017(_architecture 2 0 10017 (_procedure_call (_simple)(_target(12))(_sensitivity(2)))))
				(line__10018(_architecture 3 0 10018 (_procedure_call (_simple)(_target(13))(_sensitivity(3)))))
				(line__10019(_architecture 4 0 10019 (_procedure_call (_simple)(_target(14))(_sensitivity(4)))))
				(line__10020(_architecture 5 0 10020 (_procedure_call (_simple)(_target(16))(_sensitivity(5)))))
				(line__10021(_architecture 6 0 10021 (_procedure_call (_simple)(_target(18))(_sensitivity(6)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 10025 
		(_object
			(_process
				(line__10027(_architecture 7 0 10027 (_procedure_call (_simple)(_target(15))(_sensitivity(14)))))
				(line__10028(_architecture 8 0 10028 (_procedure_call (_simple)(_target(17))(_sensitivity(16)))))
				(line__10029(_architecture 9 0 10029 (_procedure_call (_simple)(_target(19))(_sensitivity(18)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 9922 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 9923 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 9924 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 9925 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 9925 (_entity (_string \"SLICE_36"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9927 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9928 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9929 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9930 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9931 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 9932 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 9933 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9934 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 9935 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9936 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 9937 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9938 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 9939 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9940 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 9941 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9942 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9943 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9944 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9945 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9946 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9947 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9948 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9949 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9950 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9951 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9952 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 9954 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 9954 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 9954 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 9955 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 9955 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 9955 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 9956 (_entity (_in ))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 9956 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 9956 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 9957 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9966 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9967 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9968 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9969 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9970 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 9971 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9972 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 9973 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9974 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 9975 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 9976 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 9977 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 9978 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 9980 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 9981 (_architecture (_uni ))))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 10034 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10035 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 10036 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10037 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 10038 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10039 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 10041 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 10042 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 10043 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 10044 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 10045 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 10046 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 10 0 10032 (_process (_simple)(_target(7)(8)(9))(_sensitivity(10)(11)(12)(13)(15)(17)(19)(20)(21)(22))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(17731 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 11 -1
	)
)
V 000050 55 14202         1367697027566 Structure
(_unit VHDL (slice_37 0 10156 (structure 0 10195 ))
	(_version v98)
	(_time 1367697027567 2013.05.04 12:50:27)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code f6f4a7a6a3a1abe0a1f1e3aff1f5f5f5f1f1f5f0a5)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697027563)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre0003
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 10220 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 10220 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 10220 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 10221 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 10221 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 10221 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 10222 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 10214 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 10217 (_entity (_out ))))
			)
		)
		(ccu20004
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 10225 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 10225 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 10225 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 10226 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 10226 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 10226 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 10227 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 10227 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 10227 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 10228 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 10228 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 10228 (_entity (_out ))))
			)
		)
	)
	(_instantiation C1_23 0 10231 (_component vmuxregsre0003 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0003)
		)
	)
	(_instantiation DRIVEVCC 0 10234 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 10236 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation C1_s_0_23 0 10238 (_component ccu20004 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(C0_ipd))
			((D0)(GNDI))
			((A1)(GNDI))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(_open))
			((CO1)(_open))
		)
		(_use (_entity . ccu20004)
		)
	)
	(_block WireDelay 0 10244 
		(_object
			(_process
				(line__10246(_architecture 0 0 10246 (_procedure_call (_simple)(_target(9))(_sensitivity(0)))))
				(line__10247(_architecture 1 0 10247 (_procedure_call (_simple)(_target(10))(_sensitivity(1)))))
				(line__10248(_architecture 2 0 10248 (_procedure_call (_simple)(_target(11))(_sensitivity(2)))))
				(line__10249(_architecture 3 0 10249 (_procedure_call (_simple)(_target(12))(_sensitivity(3)))))
				(line__10250(_architecture 4 0 10250 (_procedure_call (_simple)(_target(14))(_sensitivity(4)))))
				(line__10251(_architecture 5 0 10251 (_procedure_call (_simple)(_target(16))(_sensitivity(5)))))
				(line__10252(_architecture 6 0 10252 (_procedure_call (_simple)(_target(18))(_sensitivity(6)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 10256 
		(_object
			(_process
				(line__10258(_architecture 7 0 10258 (_procedure_call (_simple)(_target(13))(_sensitivity(12)))))
				(line__10259(_architecture 8 0 10259 (_procedure_call (_simple)(_target(15))(_sensitivity(14)))))
				(line__10260(_architecture 9 0 10260 (_procedure_call (_simple)(_target(17))(_sensitivity(16)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 10159 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 10160 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 10161 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 10162 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 10162 (_entity (_string \"SLICE_37"\))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10164 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10165 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10166 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10167 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 10168 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 10169 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 10170 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10171 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10172 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10173 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10174 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10175 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10176 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10177 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10178 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10179 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10180 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10181 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10182 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10183 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10184 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10185 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 10187 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 10187 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 10187 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 10188 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 10188 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10188 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 10189 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 10189 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 10189 (_entity (_out )(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10198 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10199 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10200 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10201 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 10202 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10203 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 10204 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10205 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 10206 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10207 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 10208 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 10209 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 10211 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 10212 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 10265 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10266 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 10267 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10268 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 10270 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 10271 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 10272 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 10273 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 10274 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 10275 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 10 0 10263 (_process (_simple)(_target(7)(8))(_sensitivity(9)(10)(11)(13)(15)(17)(18)(19)(20))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3164484 )
		(4934723 )
		(17731 )
		(12358 )
		(12369 )
	)
	(_model . Structure 11 -1
	)
)
V 000050 55 20100         1367697027579 Structure
(_unit VHDL (slice_38 0 10368 (structure 0 10432 ))
	(_version v98)
	(_time 1367697027580 2013.05.04 12:50:27)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 050755035352581306020501435a57060d02060356030c)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697027573)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre0003
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 10465 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 10465 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 10465 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 10466 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 10466 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 10466 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 10467 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 10459 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 10462 (_entity (_out ))))
			)
		)
		(ccu20006
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 10470 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 10470 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 10470 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 10471 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 10471 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 10471 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 10472 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 10472 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 10472 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 10473 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 10473 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 10473 (_entity (_out ))))
			)
		)
	)
	(_instantiation C1_22 0 10476 (_component vmuxregsre0003 )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0003)
		)
	)
	(_instantiation DRIVEVCC 0 10479 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 10481 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation C1_21 0 10483 (_component vmuxregsre0003 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0003)
		)
	)
	(_instantiation C1_cry_0_21 0 10486 (_component ccu20006 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(C0_ipd))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(C1_ipd))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20006)
		)
	)
	(_block WireDelay 0 10492 
		(_object
			(_process
				(line__10494(_architecture 0 0 10494 (_procedure_call (_simple)(_target(16))(_sensitivity(0)))))
				(line__10495(_architecture 1 0 10495 (_procedure_call (_simple)(_target(17))(_sensitivity(1)))))
				(line__10496(_architecture 2 0 10496 (_procedure_call (_simple)(_target(18))(_sensitivity(2)))))
				(line__10497(_architecture 3 0 10497 (_procedure_call (_simple)(_target(19))(_sensitivity(3)))))
				(line__10498(_architecture 4 0 10498 (_procedure_call (_simple)(_target(20))(_sensitivity(4)))))
				(line__10499(_architecture 5 0 10499 (_procedure_call (_simple)(_target(21))(_sensitivity(5)))))
				(line__10500(_architecture 6 0 10500 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__10501(_architecture 7 0 10501 (_procedure_call (_simple)(_target(24))(_sensitivity(7)))))
				(line__10502(_architecture 8 0 10502 (_procedure_call (_simple)(_target(26))(_sensitivity(8)))))
				(line__10503(_architecture 9 0 10503 (_procedure_call (_simple)(_target(28))(_sensitivity(9)))))
				(line__10504(_architecture 10 0 10504 (_procedure_call (_simple)(_target(30))(_sensitivity(10)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 10508 
		(_object
			(_process
				(line__10510(_architecture 11 0 10510 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__10511(_architecture 12 0 10511 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
				(line__10512(_architecture 13 0 10512 (_procedure_call (_simple)(_target(27))(_sensitivity(26)))))
				(line__10513(_architecture 14 0 10513 (_procedure_call (_simple)(_target(29))(_sensitivity(28)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 10371 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 10372 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 10373 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 10374 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 10374 (_entity (_string \"SLICE_38"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10376 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10377 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10378 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10379 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10380 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10381 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10382 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10383 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 10384 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 10385 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 10386 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10387 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 10388 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10389 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 10390 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10391 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 10392 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10393 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10394 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 10395 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10396 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10397 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 10398 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10399 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10400 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 10401 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10402 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10403 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10404 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10405 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 10406 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10407 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10408 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10409 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10410 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10411 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10412 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10413 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10414 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10415 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10416 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10417 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10418 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10419 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 10421 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 10421 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 10421 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 10422 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 10422 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 10422 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 10423 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 10423 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 10423 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10424 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 10424 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 10424 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 10425 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 10425 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 10425 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 10426 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10435 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10436 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10437 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10438 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10439 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10440 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10441 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 10442 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10443 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 10444 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10445 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 10446 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10447 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 10448 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10449 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 10450 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 10451 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 10452 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 10453 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 10454 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 10456 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 10457 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 10519 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10520 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 10521 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10522 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 10523 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10524 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 10525 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10526 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 10527 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10528 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 10530 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 10531 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 10532 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 10533 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 10534 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 10535 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 10536 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 10537 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 15 0 10516 (_process (_simple)(_target(11)(12)(13)(14)(15))(_sensitivity(16)(17)(18)(19)(20)(21)(23)(25)(27)(29)(30)(31)(32)(33)(34)(35))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 16 -1
	)
)
V 000050 55 20100         1367697027590 Structure
(_unit VHDL (slice_39 0 10708 (structure 0 10772 ))
	(_version v98)
	(_time 1367697027591 2013.05.04 12:50:27)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 151745124342480316121511534a47161c12161346131c)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697027586)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre0003
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 10805 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 10805 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 10805 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 10806 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 10806 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 10806 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 10807 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 10799 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 10802 (_entity (_out ))))
			)
		)
		(ccu20006
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 10810 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 10810 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 10810 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 10811 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 10811 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 10811 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 10812 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 10812 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 10812 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 10813 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 10813 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 10813 (_entity (_out ))))
			)
		)
	)
	(_instantiation C1_20 0 10816 (_component vmuxregsre0003 )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0003)
		)
	)
	(_instantiation DRIVEVCC 0 10819 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 10821 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation C1_19 0 10823 (_component vmuxregsre0003 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0003)
		)
	)
	(_instantiation C1_cry_0_19 0 10826 (_component ccu20006 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(C0_ipd))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(C1_ipd))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20006)
		)
	)
	(_block WireDelay 0 10832 
		(_object
			(_process
				(line__10834(_architecture 0 0 10834 (_procedure_call (_simple)(_target(16))(_sensitivity(0)))))
				(line__10835(_architecture 1 0 10835 (_procedure_call (_simple)(_target(17))(_sensitivity(1)))))
				(line__10836(_architecture 2 0 10836 (_procedure_call (_simple)(_target(18))(_sensitivity(2)))))
				(line__10837(_architecture 3 0 10837 (_procedure_call (_simple)(_target(19))(_sensitivity(3)))))
				(line__10838(_architecture 4 0 10838 (_procedure_call (_simple)(_target(20))(_sensitivity(4)))))
				(line__10839(_architecture 5 0 10839 (_procedure_call (_simple)(_target(21))(_sensitivity(5)))))
				(line__10840(_architecture 6 0 10840 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__10841(_architecture 7 0 10841 (_procedure_call (_simple)(_target(24))(_sensitivity(7)))))
				(line__10842(_architecture 8 0 10842 (_procedure_call (_simple)(_target(26))(_sensitivity(8)))))
				(line__10843(_architecture 9 0 10843 (_procedure_call (_simple)(_target(28))(_sensitivity(9)))))
				(line__10844(_architecture 10 0 10844 (_procedure_call (_simple)(_target(30))(_sensitivity(10)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 10848 
		(_object
			(_process
				(line__10850(_architecture 11 0 10850 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__10851(_architecture 12 0 10851 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
				(line__10852(_architecture 13 0 10852 (_procedure_call (_simple)(_target(27))(_sensitivity(26)))))
				(line__10853(_architecture 14 0 10853 (_procedure_call (_simple)(_target(29))(_sensitivity(28)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 10711 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 10712 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 10713 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 10714 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 10714 (_entity (_string \"SLICE_39"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10716 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10717 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10718 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10719 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10720 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10721 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10722 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10723 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 10724 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 10725 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 10726 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10727 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 10728 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10729 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 10730 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10731 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 10732 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10733 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10734 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 10735 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10736 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10737 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 10738 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10739 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10740 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 10741 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10742 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10743 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10744 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10745 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 10746 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10747 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10748 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10749 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10750 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10751 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10752 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10753 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10754 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10755 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10756 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10757 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10758 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10759 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 10761 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 10761 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 10761 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 10762 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 10762 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 10762 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 10763 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 10763 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 10763 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10764 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 10764 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 10764 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 10765 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 10765 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 10765 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 10766 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10775 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10776 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10777 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10778 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10779 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10780 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10781 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 10782 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10783 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 10784 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10785 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 10786 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10787 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 10788 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10789 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 10790 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 10791 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 10792 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 10793 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 10794 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 10796 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 10797 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 10859 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10860 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 10861 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10862 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 10863 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10864 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 10865 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10866 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 10867 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10868 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 10870 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 10871 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 10872 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 10873 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 10874 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 10875 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 10876 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 10877 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 15 0 10856 (_process (_simple)(_target(11)(12)(13)(14)(15))(_sensitivity(16)(17)(18)(19)(20)(21)(23)(25)(27)(29)(30)(31)(32)(33)(34)(35))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 16 -1
	)
)
V 000050 55 20100         1367697027603 Structure
(_unit VHDL (slice_40 0 11048 (structure 0 11112 ))
	(_version v98)
	(_time 1367697027604 2013.05.04 12:50:27)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 151745124342480316121511534a40161512161346131c)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697027597)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre0003
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 11145 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 11145 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 11145 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 11146 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 11146 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 11146 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 11147 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 11139 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 11142 (_entity (_out ))))
			)
		)
		(ccu20006
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11150 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 11150 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 11150 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 11151 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11151 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 11151 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 11152 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 11152 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 11152 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 11153 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 11153 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 11153 (_entity (_out ))))
			)
		)
	)
	(_instantiation C1_18 0 11156 (_component vmuxregsre0003 )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0003)
		)
	)
	(_instantiation DRIVEVCC 0 11159 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 11161 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation C1_17 0 11163 (_component vmuxregsre0003 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0003)
		)
	)
	(_instantiation C1_cry_0_17 0 11166 (_component ccu20006 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(C0_ipd))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(C1_ipd))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20006)
		)
	)
	(_block WireDelay 0 11172 
		(_object
			(_process
				(line__11174(_architecture 0 0 11174 (_procedure_call (_simple)(_target(16))(_sensitivity(0)))))
				(line__11175(_architecture 1 0 11175 (_procedure_call (_simple)(_target(17))(_sensitivity(1)))))
				(line__11176(_architecture 2 0 11176 (_procedure_call (_simple)(_target(18))(_sensitivity(2)))))
				(line__11177(_architecture 3 0 11177 (_procedure_call (_simple)(_target(19))(_sensitivity(3)))))
				(line__11178(_architecture 4 0 11178 (_procedure_call (_simple)(_target(20))(_sensitivity(4)))))
				(line__11179(_architecture 5 0 11179 (_procedure_call (_simple)(_target(21))(_sensitivity(5)))))
				(line__11180(_architecture 6 0 11180 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__11181(_architecture 7 0 11181 (_procedure_call (_simple)(_target(24))(_sensitivity(7)))))
				(line__11182(_architecture 8 0 11182 (_procedure_call (_simple)(_target(26))(_sensitivity(8)))))
				(line__11183(_architecture 9 0 11183 (_procedure_call (_simple)(_target(28))(_sensitivity(9)))))
				(line__11184(_architecture 10 0 11184 (_procedure_call (_simple)(_target(30))(_sensitivity(10)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 11188 
		(_object
			(_process
				(line__11190(_architecture 11 0 11190 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__11191(_architecture 12 0 11191 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
				(line__11192(_architecture 13 0 11192 (_procedure_call (_simple)(_target(27))(_sensitivity(26)))))
				(line__11193(_architecture 14 0 11193 (_procedure_call (_simple)(_target(29))(_sensitivity(28)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 11051 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 11052 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 11053 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 11054 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 11054 (_entity (_string \"SLICE_40"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11056 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11057 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11058 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11059 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11060 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11061 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11062 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11063 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 11064 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 11065 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 11066 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11067 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 11068 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11069 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 11070 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11071 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 11072 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11073 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11074 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 11075 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11076 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11077 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 11078 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11079 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11080 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 11081 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11082 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11083 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11084 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11085 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 11086 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 11087 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 11088 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11089 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11090 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 11091 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11092 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11093 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 11094 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11095 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11096 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 11097 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11098 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11099 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 11101 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 11101 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11101 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 11102 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 11102 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11102 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 11103 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 11103 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 11103 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11104 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 11104 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 11104 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 11105 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 11105 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 11105 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 11106 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11115 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11116 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11117 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11118 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11119 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11120 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11121 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 11122 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11123 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 11124 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11125 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 11126 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11127 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 11128 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11129 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 11130 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 11131 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 11132 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 11133 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 11134 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 11136 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 11137 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 11199 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 11200 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 11201 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 11202 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 11203 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 11204 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 11205 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 11206 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 11207 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 11208 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 11210 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 11211 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 11212 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 11213 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 11214 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 11215 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 11216 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 11217 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 15 0 11196 (_process (_simple)(_target(11)(12)(13)(14)(15))(_sensitivity(16)(17)(18)(19)(20)(21)(23)(25)(27)(29)(30)(31)(32)(33)(34)(35))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 16 -1
	)
)
V 000050 55 20100         1367697027616 Structure
(_unit VHDL (slice_41 0 11388 (structure 0 11452 ))
	(_version v98)
	(_time 1367697027617 2013.05.04 12:50:27)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 242674207373793227232420627b71272523272277222d)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697027610)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre0003
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 11485 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 11485 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 11485 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 11486 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 11486 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 11486 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 11487 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 11479 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 11482 (_entity (_out ))))
			)
		)
		(ccu20006
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11490 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 11490 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 11490 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 11491 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11491 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 11491 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 11492 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 11492 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 11492 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 11493 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 11493 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 11493 (_entity (_out ))))
			)
		)
	)
	(_instantiation C1_16 0 11496 (_component vmuxregsre0003 )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0003)
		)
	)
	(_instantiation DRIVEVCC 0 11499 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 11501 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation C1_15 0 11503 (_component vmuxregsre0003 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0003)
		)
	)
	(_instantiation C1_cry_0_15 0 11506 (_component ccu20006 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(C0_ipd))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(C1_ipd))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20006)
		)
	)
	(_block WireDelay 0 11512 
		(_object
			(_process
				(line__11514(_architecture 0 0 11514 (_procedure_call (_simple)(_target(16))(_sensitivity(0)))))
				(line__11515(_architecture 1 0 11515 (_procedure_call (_simple)(_target(17))(_sensitivity(1)))))
				(line__11516(_architecture 2 0 11516 (_procedure_call (_simple)(_target(18))(_sensitivity(2)))))
				(line__11517(_architecture 3 0 11517 (_procedure_call (_simple)(_target(19))(_sensitivity(3)))))
				(line__11518(_architecture 4 0 11518 (_procedure_call (_simple)(_target(20))(_sensitivity(4)))))
				(line__11519(_architecture 5 0 11519 (_procedure_call (_simple)(_target(21))(_sensitivity(5)))))
				(line__11520(_architecture 6 0 11520 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__11521(_architecture 7 0 11521 (_procedure_call (_simple)(_target(24))(_sensitivity(7)))))
				(line__11522(_architecture 8 0 11522 (_procedure_call (_simple)(_target(26))(_sensitivity(8)))))
				(line__11523(_architecture 9 0 11523 (_procedure_call (_simple)(_target(28))(_sensitivity(9)))))
				(line__11524(_architecture 10 0 11524 (_procedure_call (_simple)(_target(30))(_sensitivity(10)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 11528 
		(_object
			(_process
				(line__11530(_architecture 11 0 11530 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__11531(_architecture 12 0 11531 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
				(line__11532(_architecture 13 0 11532 (_procedure_call (_simple)(_target(27))(_sensitivity(26)))))
				(line__11533(_architecture 14 0 11533 (_procedure_call (_simple)(_target(29))(_sensitivity(28)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 11391 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 11392 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 11393 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 11394 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 11394 (_entity (_string \"SLICE_41"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11396 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11397 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11398 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11399 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11400 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11401 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11402 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11403 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 11404 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 11405 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 11406 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11407 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 11408 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11409 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 11410 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11411 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 11412 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11413 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11414 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 11415 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11416 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11417 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 11418 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11419 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11420 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 11421 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11422 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11423 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11424 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11425 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 11426 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 11427 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 11428 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11429 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11430 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 11431 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11432 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11433 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 11434 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11435 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11436 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 11437 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11438 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11439 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 11441 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 11441 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11441 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 11442 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 11442 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11442 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 11443 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 11443 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 11443 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11444 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 11444 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 11444 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 11445 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 11445 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 11445 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 11446 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11455 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11456 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11457 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11458 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11459 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11460 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11461 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 11462 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11463 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 11464 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11465 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 11466 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11467 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 11468 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11469 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 11470 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 11471 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 11472 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 11473 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 11474 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 11476 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 11477 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 11539 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 11540 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 11541 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 11542 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 11543 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 11544 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 11545 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 11546 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 11547 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 11548 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 11550 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 11551 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 11552 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 11553 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 11554 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 11555 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 11556 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 11557 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 15 0 11536 (_process (_simple)(_target(11)(12)(13)(14)(15))(_sensitivity(16)(17)(18)(19)(20)(21)(23)(25)(27)(29)(30)(31)(32)(33)(34)(35))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 16 -1
	)
)
V 000050 55 20100         1367697027628 Structure
(_unit VHDL (slice_42 0 11728 (structure 0 11792 ))
	(_version v98)
	(_time 1367697027629 2013.05.04 12:50:27)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 343664316363692237333430726b61373633373267323d)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697027625)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre0003
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 11825 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 11825 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 11825 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 11826 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 11826 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 11826 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 11827 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 11819 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 11822 (_entity (_out ))))
			)
		)
		(ccu20006
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11830 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 11830 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 11830 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 11831 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11831 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 11831 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 11832 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 11832 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 11832 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 11833 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 11833 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 11833 (_entity (_out ))))
			)
		)
	)
	(_instantiation C1_14 0 11836 (_component vmuxregsre0003 )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0003)
		)
	)
	(_instantiation DRIVEVCC 0 11839 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 11841 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation C1_13 0 11843 (_component vmuxregsre0003 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0003)
		)
	)
	(_instantiation C1_cry_0_13 0 11846 (_component ccu20006 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(C0_ipd))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(C1_ipd))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20006)
		)
	)
	(_block WireDelay 0 11852 
		(_object
			(_process
				(line__11854(_architecture 0 0 11854 (_procedure_call (_simple)(_target(16))(_sensitivity(0)))))
				(line__11855(_architecture 1 0 11855 (_procedure_call (_simple)(_target(17))(_sensitivity(1)))))
				(line__11856(_architecture 2 0 11856 (_procedure_call (_simple)(_target(18))(_sensitivity(2)))))
				(line__11857(_architecture 3 0 11857 (_procedure_call (_simple)(_target(19))(_sensitivity(3)))))
				(line__11858(_architecture 4 0 11858 (_procedure_call (_simple)(_target(20))(_sensitivity(4)))))
				(line__11859(_architecture 5 0 11859 (_procedure_call (_simple)(_target(21))(_sensitivity(5)))))
				(line__11860(_architecture 6 0 11860 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__11861(_architecture 7 0 11861 (_procedure_call (_simple)(_target(24))(_sensitivity(7)))))
				(line__11862(_architecture 8 0 11862 (_procedure_call (_simple)(_target(26))(_sensitivity(8)))))
				(line__11863(_architecture 9 0 11863 (_procedure_call (_simple)(_target(28))(_sensitivity(9)))))
				(line__11864(_architecture 10 0 11864 (_procedure_call (_simple)(_target(30))(_sensitivity(10)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 11868 
		(_object
			(_process
				(line__11870(_architecture 11 0 11870 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__11871(_architecture 12 0 11871 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
				(line__11872(_architecture 13 0 11872 (_procedure_call (_simple)(_target(27))(_sensitivity(26)))))
				(line__11873(_architecture 14 0 11873 (_procedure_call (_simple)(_target(29))(_sensitivity(28)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 11731 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 11732 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 11733 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 11734 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 11734 (_entity (_string \"SLICE_42"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11736 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11737 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11738 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11739 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11740 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11741 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11742 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11743 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 11744 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 11745 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 11746 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11747 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 11748 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11749 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 11750 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11751 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 11752 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11753 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11754 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 11755 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11756 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11757 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 11758 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11759 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11760 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 11761 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11762 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11763 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11764 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11765 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 11766 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 11767 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 11768 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11769 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11770 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 11771 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11772 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11773 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 11774 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11775 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11776 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 11777 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11778 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11779 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 11781 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 11781 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11781 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 11782 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 11782 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11782 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 11783 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 11783 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 11783 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11784 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 11784 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 11784 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 11785 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 11785 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 11785 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 11786 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11795 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11796 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11797 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11798 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11799 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11800 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11801 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 11802 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11803 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 11804 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11805 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 11806 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11807 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 11808 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11809 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 11810 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 11811 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 11812 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 11813 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 11814 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 11816 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 11817 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 11879 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 11880 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 11881 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 11882 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 11883 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 11884 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 11885 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 11886 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 11887 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 11888 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 11890 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 11891 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 11892 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 11893 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 11894 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 11895 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 11896 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 11897 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 15 0 11876 (_process (_simple)(_target(11)(12)(13)(14)(15))(_sensitivity(16)(17)(18)(19)(20)(21)(23)(25)(27)(29)(30)(31)(32)(33)(34)(35))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 16 -1
	)
)
V 000050 55 20100         1367697027641 Structure
(_unit VHDL (slice_43 0 12068 (structure 0 12132 ))
	(_version v98)
	(_time 1367697027642 2013.05.04 12:50:27)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 444614461313195247434440021b11474743474217424d)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697027635)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre0003
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 12165 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 12165 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 12165 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 12166 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 12166 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 12166 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 12167 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 12159 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 12162 (_entity (_out ))))
			)
		)
		(ccu20006
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 12170 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 12170 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 12170 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 12171 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 12171 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 12171 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 12172 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 12172 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 12172 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 12173 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 12173 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 12173 (_entity (_out ))))
			)
		)
	)
	(_instantiation C1_12 0 12176 (_component vmuxregsre0003 )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0003)
		)
	)
	(_instantiation DRIVEVCC 0 12179 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 12181 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation C1_11 0 12183 (_component vmuxregsre0003 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0003)
		)
	)
	(_instantiation C1_cry_0_11 0 12186 (_component ccu20006 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(C0_ipd))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(C1_ipd))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20006)
		)
	)
	(_block WireDelay 0 12192 
		(_object
			(_process
				(line__12194(_architecture 0 0 12194 (_procedure_call (_simple)(_target(16))(_sensitivity(0)))))
				(line__12195(_architecture 1 0 12195 (_procedure_call (_simple)(_target(17))(_sensitivity(1)))))
				(line__12196(_architecture 2 0 12196 (_procedure_call (_simple)(_target(18))(_sensitivity(2)))))
				(line__12197(_architecture 3 0 12197 (_procedure_call (_simple)(_target(19))(_sensitivity(3)))))
				(line__12198(_architecture 4 0 12198 (_procedure_call (_simple)(_target(20))(_sensitivity(4)))))
				(line__12199(_architecture 5 0 12199 (_procedure_call (_simple)(_target(21))(_sensitivity(5)))))
				(line__12200(_architecture 6 0 12200 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__12201(_architecture 7 0 12201 (_procedure_call (_simple)(_target(24))(_sensitivity(7)))))
				(line__12202(_architecture 8 0 12202 (_procedure_call (_simple)(_target(26))(_sensitivity(8)))))
				(line__12203(_architecture 9 0 12203 (_procedure_call (_simple)(_target(28))(_sensitivity(9)))))
				(line__12204(_architecture 10 0 12204 (_procedure_call (_simple)(_target(30))(_sensitivity(10)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 12208 
		(_object
			(_process
				(line__12210(_architecture 11 0 12210 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__12211(_architecture 12 0 12211 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
				(line__12212(_architecture 13 0 12212 (_procedure_call (_simple)(_target(27))(_sensitivity(26)))))
				(line__12213(_architecture 14 0 12213 (_procedure_call (_simple)(_target(29))(_sensitivity(28)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 12071 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 12072 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 12073 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 12074 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 12074 (_entity (_string \"SLICE_43"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12076 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12077 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12078 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12079 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12080 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12081 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12082 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12083 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 12084 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 12085 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 12086 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12087 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 12088 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12089 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 12090 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12091 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 12092 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12093 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12094 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 12095 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12096 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12097 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 12098 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12099 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12100 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 12101 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12102 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12103 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12104 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12105 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 12106 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 12107 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 12108 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12109 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12110 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 12111 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12112 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12113 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 12114 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12115 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12116 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 12117 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12118 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12119 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 12121 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 12121 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 12121 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 12122 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 12122 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 12122 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 12123 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 12123 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 12123 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 12124 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 12124 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 12124 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 12125 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 12125 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 12125 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 12126 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12135 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12136 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12137 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12138 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12139 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12140 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12141 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 12142 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12143 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 12144 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12145 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 12146 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12147 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 12148 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12149 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 12150 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 12151 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 12152 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 12153 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 12154 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 12156 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 12157 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 12219 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 12220 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 12221 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 12222 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 12223 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 12224 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 12225 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 12226 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 12227 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 12228 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 12230 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 12231 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 12232 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 12233 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 12234 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 12235 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 12236 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 12237 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 15 0 12216 (_process (_simple)(_target(11)(12)(13)(14)(15))(_sensitivity(16)(17)(18)(19)(20)(21)(23)(25)(27)(29)(30)(31)(32)(33)(34)(35))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 16 -1
	)
)
V 000050 55 20098         1367697027672 Structure
(_unit VHDL (slice_44 0 12408 (structure 0 12472 ))
	(_version v98)
	(_time 1367697027673 2013.05.04 12:50:27)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 6361336333343e7560646367253c36606764606530656a)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697027651)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre0003
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 12505 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 12505 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 12505 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 12506 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 12506 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 12506 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 12507 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 12499 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 12502 (_entity (_out ))))
			)
		)
		(ccu20006
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 12510 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 12510 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 12510 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 12511 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 12511 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 12511 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 12512 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 12512 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 12512 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 12513 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 12513 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 12513 (_entity (_out ))))
			)
		)
	)
	(_instantiation C1_10 0 12516 (_component vmuxregsre0003 )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0003)
		)
	)
	(_instantiation DRIVEVCC 0 12519 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 12521 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation C1_9 0 12523 (_component vmuxregsre0003 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0003)
		)
	)
	(_instantiation C1_cry_0_9 0 12526 (_component ccu20006 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(C0_ipd))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(C1_ipd))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20006)
		)
	)
	(_block WireDelay 0 12532 
		(_object
			(_process
				(line__12534(_architecture 0 0 12534 (_procedure_call (_simple)(_target(16))(_sensitivity(0)))))
				(line__12535(_architecture 1 0 12535 (_procedure_call (_simple)(_target(17))(_sensitivity(1)))))
				(line__12536(_architecture 2 0 12536 (_procedure_call (_simple)(_target(18))(_sensitivity(2)))))
				(line__12537(_architecture 3 0 12537 (_procedure_call (_simple)(_target(19))(_sensitivity(3)))))
				(line__12538(_architecture 4 0 12538 (_procedure_call (_simple)(_target(20))(_sensitivity(4)))))
				(line__12539(_architecture 5 0 12539 (_procedure_call (_simple)(_target(21))(_sensitivity(5)))))
				(line__12540(_architecture 6 0 12540 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__12541(_architecture 7 0 12541 (_procedure_call (_simple)(_target(24))(_sensitivity(7)))))
				(line__12542(_architecture 8 0 12542 (_procedure_call (_simple)(_target(26))(_sensitivity(8)))))
				(line__12543(_architecture 9 0 12543 (_procedure_call (_simple)(_target(28))(_sensitivity(9)))))
				(line__12544(_architecture 10 0 12544 (_procedure_call (_simple)(_target(30))(_sensitivity(10)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 12548 
		(_object
			(_process
				(line__12550(_architecture 11 0 12550 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__12551(_architecture 12 0 12551 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
				(line__12552(_architecture 13 0 12552 (_procedure_call (_simple)(_target(27))(_sensitivity(26)))))
				(line__12553(_architecture 14 0 12553 (_procedure_call (_simple)(_target(29))(_sensitivity(28)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 12411 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 12412 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 12413 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 12414 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 12414 (_entity (_string \"SLICE_44"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12416 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12417 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12418 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12419 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12420 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12421 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12422 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12423 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 12424 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 12425 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 12426 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12427 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 12428 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12429 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 12430 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12431 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 12432 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12433 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12434 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 12435 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12436 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12437 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 12438 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12439 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12440 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 12441 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12442 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12443 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12444 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12445 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 12446 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 12447 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 12448 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12449 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12450 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 12451 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12452 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12453 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 12454 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12455 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12456 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 12457 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12458 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12459 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 12461 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 12461 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 12461 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 12462 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 12462 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 12462 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 12463 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 12463 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 12463 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 12464 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 12464 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 12464 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 12465 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 12465 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 12465 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 12466 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12475 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12476 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12477 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12478 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12479 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12480 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12481 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 12482 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12483 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 12484 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12485 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 12486 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12487 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 12488 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12489 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 12490 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 12491 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 12492 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 12493 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 12494 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 12496 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 12497 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 12559 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 12560 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 12561 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 12562 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 12563 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 12564 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 12565 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 12566 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 12567 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 12568 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 12570 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 12571 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 12572 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 12573 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 12574 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 12575 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 12576 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 12577 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 15 0 12556 (_process (_simple)(_target(11)(12)(13)(14)(15))(_sensitivity(16)(17)(18)(19)(20)(21)(23)(25)(27)(29)(30)(31)(32)(33)(34)(35))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 16 -1
	)
)
V 000050 55 20097         1367697027708 Structure
(_unit VHDL (slice_45 0 12748 (structure 0 12812 ))
	(_version v98)
	(_time 1367697027709 2013.05.04 12:50:27)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 8280d28cd3d5df9481858286c4ddd78187858184d1848b)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697027693)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre0003
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 12845 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 12845 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 12845 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 12846 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 12846 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 12846 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 12847 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 12839 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 12842 (_entity (_out ))))
			)
		)
		(ccu20006
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 12850 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 12850 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 12850 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 12851 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 12851 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 12851 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 12852 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 12852 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 12852 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 12853 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 12853 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 12853 (_entity (_out ))))
			)
		)
	)
	(_instantiation C1_8 0 12856 (_component vmuxregsre0003 )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0003)
		)
	)
	(_instantiation DRIVEVCC 0 12859 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 12861 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation C1_7 0 12863 (_component vmuxregsre0003 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0003)
		)
	)
	(_instantiation C1_cry_0_7 0 12866 (_component ccu20006 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(C0_ipd))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(C1_ipd))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20006)
		)
	)
	(_block WireDelay 0 12872 
		(_object
			(_process
				(line__12874(_architecture 0 0 12874 (_procedure_call (_simple)(_target(16))(_sensitivity(0)))))
				(line__12875(_architecture 1 0 12875 (_procedure_call (_simple)(_target(17))(_sensitivity(1)))))
				(line__12876(_architecture 2 0 12876 (_procedure_call (_simple)(_target(18))(_sensitivity(2)))))
				(line__12877(_architecture 3 0 12877 (_procedure_call (_simple)(_target(19))(_sensitivity(3)))))
				(line__12878(_architecture 4 0 12878 (_procedure_call (_simple)(_target(20))(_sensitivity(4)))))
				(line__12879(_architecture 5 0 12879 (_procedure_call (_simple)(_target(21))(_sensitivity(5)))))
				(line__12880(_architecture 6 0 12880 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__12881(_architecture 7 0 12881 (_procedure_call (_simple)(_target(24))(_sensitivity(7)))))
				(line__12882(_architecture 8 0 12882 (_procedure_call (_simple)(_target(26))(_sensitivity(8)))))
				(line__12883(_architecture 9 0 12883 (_procedure_call (_simple)(_target(28))(_sensitivity(9)))))
				(line__12884(_architecture 10 0 12884 (_procedure_call (_simple)(_target(30))(_sensitivity(10)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 12888 
		(_object
			(_process
				(line__12890(_architecture 11 0 12890 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__12891(_architecture 12 0 12891 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
				(line__12892(_architecture 13 0 12892 (_procedure_call (_simple)(_target(27))(_sensitivity(26)))))
				(line__12893(_architecture 14 0 12893 (_procedure_call (_simple)(_target(29))(_sensitivity(28)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 12751 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 12752 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 12753 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 12754 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 12754 (_entity (_string \"SLICE_45"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12756 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12757 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12758 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12759 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12760 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12761 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12762 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12763 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 12764 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 12765 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 12766 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12767 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 12768 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12769 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 12770 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12771 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 12772 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12773 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12774 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 12775 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12776 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12777 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 12778 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12779 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12780 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 12781 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12782 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12783 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12784 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12785 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 12786 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 12787 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 12788 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12789 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12790 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 12791 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12792 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12793 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 12794 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12795 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12796 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 12797 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12798 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12799 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 12801 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 12801 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 12801 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 12802 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 12802 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 12802 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 12803 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 12803 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 12803 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 12804 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 12804 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 12804 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 12805 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 12805 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 12805 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 12806 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12815 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12816 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12817 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12818 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12819 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12820 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12821 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 12822 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12823 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 12824 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12825 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 12826 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12827 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 12828 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12829 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 12830 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 12831 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 12832 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 12833 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 12834 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 12836 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 12837 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 12899 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 12900 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 12901 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 12902 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 12903 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 12904 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 12905 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 12906 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 12907 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 12908 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 12910 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 12911 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 12912 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 12913 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 12914 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 12915 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 12916 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 12917 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 15 0 12896 (_process (_simple)(_target(11)(12)(13)(14)(15))(_sensitivity(16)(17)(18)(19)(20)(21)(23)(25)(27)(29)(30)(31)(32)(33)(34)(35))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 16 -1
	)
)
V 000050 55 20097         1367697027756 Structure
(_unit VHDL (slice_46 0 13088 (structure 0 13152 ))
	(_version v98)
	(_time 1367697027757 2013.05.04 12:50:27)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code b1b3e1e5e3e6eca7b2b6b1b5f7eee4b2b7b6b2b7e2b7b8)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697027731)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre0003
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 13185 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 13185 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 13185 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 13186 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 13186 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 13186 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 13187 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 13179 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 13182 (_entity (_out ))))
			)
		)
		(ccu20005
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 13190 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 13190 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 13190 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 13191 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 13191 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 13191 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 13192 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 13192 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 13192 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 13193 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 13193 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 13193 (_entity (_out ))))
			)
		)
	)
	(_instantiation C1_6 0 13196 (_component vmuxregsre0003 )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0003)
		)
	)
	(_instantiation DRIVEVCC 0 13199 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 13201 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation C1_5 0 13203 (_component vmuxregsre0003 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0003)
		)
	)
	(_instantiation C1_cry_0_5 0 13206 (_component ccu20005 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(C0_ipd))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(C1_ipd))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20005)
		)
	)
	(_block WireDelay 0 13212 
		(_object
			(_process
				(line__13214(_architecture 0 0 13214 (_procedure_call (_simple)(_target(16))(_sensitivity(0)))))
				(line__13215(_architecture 1 0 13215 (_procedure_call (_simple)(_target(17))(_sensitivity(1)))))
				(line__13216(_architecture 2 0 13216 (_procedure_call (_simple)(_target(18))(_sensitivity(2)))))
				(line__13217(_architecture 3 0 13217 (_procedure_call (_simple)(_target(19))(_sensitivity(3)))))
				(line__13218(_architecture 4 0 13218 (_procedure_call (_simple)(_target(20))(_sensitivity(4)))))
				(line__13219(_architecture 5 0 13219 (_procedure_call (_simple)(_target(21))(_sensitivity(5)))))
				(line__13220(_architecture 6 0 13220 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__13221(_architecture 7 0 13221 (_procedure_call (_simple)(_target(24))(_sensitivity(7)))))
				(line__13222(_architecture 8 0 13222 (_procedure_call (_simple)(_target(26))(_sensitivity(8)))))
				(line__13223(_architecture 9 0 13223 (_procedure_call (_simple)(_target(28))(_sensitivity(9)))))
				(line__13224(_architecture 10 0 13224 (_procedure_call (_simple)(_target(30))(_sensitivity(10)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 13228 
		(_object
			(_process
				(line__13230(_architecture 11 0 13230 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__13231(_architecture 12 0 13231 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
				(line__13232(_architecture 13 0 13232 (_procedure_call (_simple)(_target(27))(_sensitivity(26)))))
				(line__13233(_architecture 14 0 13233 (_procedure_call (_simple)(_target(29))(_sensitivity(28)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 13091 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 13092 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 13093 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 13094 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 13094 (_entity (_string \"SLICE_46"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13096 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13097 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13098 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13099 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13100 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13101 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13102 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13103 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 13104 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 13105 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 13106 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13107 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 13108 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13109 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 13110 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13111 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 13112 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13113 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13114 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 13115 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13116 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13117 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 13118 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13119 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13120 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 13121 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13122 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13123 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13124 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13125 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 13126 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 13127 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 13128 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13129 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13130 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 13131 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13132 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13133 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 13134 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13135 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13136 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 13137 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13138 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13139 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 13141 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 13141 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 13141 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 13142 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 13142 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 13142 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 13143 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 13143 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 13143 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13144 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 13144 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 13144 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 13145 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 13145 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 13145 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 13146 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13155 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13156 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13157 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13158 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13159 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13160 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13161 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 13162 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13163 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 13164 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13165 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 13166 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13167 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 13168 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13169 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 13170 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 13171 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 13172 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 13173 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 13174 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 13176 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 13177 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 13239 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 13240 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 13241 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 13242 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 13243 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 13244 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 13245 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 13246 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 13247 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 13248 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 13250 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 13251 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 13252 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 13253 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 13254 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 13255 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 13256 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 13257 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 15 0 13236 (_process (_simple)(_target(11)(12)(13)(14)(15))(_sensitivity(16)(17)(18)(19)(20)(21)(23)(25)(27)(29)(30)(31)(32)(33)(34)(35))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 16 -1
	)
)
V 000050 55 20097         1367697027809 Structure
(_unit VHDL (slice_47 0 13428 (structure 0 13492 ))
	(_version v98)
	(_time 1367697027810 2013.05.04 12:50:27)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code efedbfbceab8b2f9ece8efeba9b0baece8e8ece9bce9e6)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697027781)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre0003
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 13525 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 13525 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 13525 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 13526 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 13526 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 13526 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 13527 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 13519 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 13522 (_entity (_out ))))
			)
		)
		(ccu20006
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 13530 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 13530 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 13530 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 13531 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 13531 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 13531 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 13532 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 13532 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 13532 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 13533 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 13533 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 13533 (_entity (_out ))))
			)
		)
	)
	(_instantiation C1_4 0 13536 (_component vmuxregsre0003 )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0003)
		)
	)
	(_instantiation DRIVEVCC 0 13539 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 13541 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation C1_3 0 13543 (_component vmuxregsre0003 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0003)
		)
	)
	(_instantiation C1_cry_0_3 0 13546 (_component ccu20006 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(C0_ipd))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(C1_ipd))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20006)
		)
	)
	(_block WireDelay 0 13552 
		(_object
			(_process
				(line__13554(_architecture 0 0 13554 (_procedure_call (_simple)(_target(16))(_sensitivity(0)))))
				(line__13555(_architecture 1 0 13555 (_procedure_call (_simple)(_target(17))(_sensitivity(1)))))
				(line__13556(_architecture 2 0 13556 (_procedure_call (_simple)(_target(18))(_sensitivity(2)))))
				(line__13557(_architecture 3 0 13557 (_procedure_call (_simple)(_target(19))(_sensitivity(3)))))
				(line__13558(_architecture 4 0 13558 (_procedure_call (_simple)(_target(20))(_sensitivity(4)))))
				(line__13559(_architecture 5 0 13559 (_procedure_call (_simple)(_target(21))(_sensitivity(5)))))
				(line__13560(_architecture 6 0 13560 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__13561(_architecture 7 0 13561 (_procedure_call (_simple)(_target(24))(_sensitivity(7)))))
				(line__13562(_architecture 8 0 13562 (_procedure_call (_simple)(_target(26))(_sensitivity(8)))))
				(line__13563(_architecture 9 0 13563 (_procedure_call (_simple)(_target(28))(_sensitivity(9)))))
				(line__13564(_architecture 10 0 13564 (_procedure_call (_simple)(_target(30))(_sensitivity(10)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 13568 
		(_object
			(_process
				(line__13570(_architecture 11 0 13570 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__13571(_architecture 12 0 13571 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
				(line__13572(_architecture 13 0 13572 (_procedure_call (_simple)(_target(27))(_sensitivity(26)))))
				(line__13573(_architecture 14 0 13573 (_procedure_call (_simple)(_target(29))(_sensitivity(28)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 13431 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 13432 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 13433 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 13434 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 13434 (_entity (_string \"SLICE_47"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13436 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13437 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13438 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13439 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13440 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13441 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13442 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13443 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 13444 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 13445 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 13446 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13447 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 13448 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13449 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 13450 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13451 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 13452 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13453 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13454 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 13455 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13456 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13457 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 13458 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13459 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13460 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 13461 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13462 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13463 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13464 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13465 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 13466 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 13467 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 13468 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13469 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13470 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 13471 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13472 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13473 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 13474 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13475 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13476 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 13477 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13478 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13479 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 13481 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 13481 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 13481 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 13482 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 13482 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 13482 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 13483 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 13483 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 13483 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13484 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 13484 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 13484 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 13485 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 13485 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 13485 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 13486 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13495 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13496 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13497 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13498 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13499 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13500 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13501 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 13502 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13503 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 13504 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13505 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 13506 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13507 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 13508 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13509 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 13510 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 13511 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 13512 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 13513 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 13514 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 13516 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 13517 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 13579 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 13580 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 13581 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 13582 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 13583 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 13584 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 13585 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 13586 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 13587 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 13588 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 13590 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 13591 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 13592 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 13593 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 13594 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 13595 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 13596 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 13597 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 15 0 13576 (_process (_simple)(_target(11)(12)(13)(14)(15))(_sensitivity(16)(17)(18)(19)(20)(21)(23)(25)(27)(29)(30)(31)(32)(33)(34)(35))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 16 -1
	)
)
V 000050 55 20097         1367697027849 Structure
(_unit VHDL (slice_48 0 13768 (structure 0 13832 ))
	(_version v98)
	(_time 1367697027850 2013.05.04 12:50:27)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 0e0c5908085953180d090e0a48515b0d06090d085d0807)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697027833)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre0003
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 13865 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 13865 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 13865 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 13866 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 13866 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 13866 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 13867 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 13859 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 13862 (_entity (_out ))))
			)
		)
		(ccu20005
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 13870 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 13870 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 13870 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 13871 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 13871 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 13871 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 13872 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 13872 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 13872 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 13873 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 13873 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 13873 (_entity (_out ))))
			)
		)
	)
	(_instantiation C1_2 0 13876 (_component vmuxregsre0003 )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0003)
		)
	)
	(_instantiation DRIVEVCC 0 13879 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 13881 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation C1_1 0 13883 (_component vmuxregsre0003 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0003)
		)
	)
	(_instantiation C1_cry_0_1 0 13886 (_component ccu20005 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(C0_ipd))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(C1_ipd))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20005)
		)
	)
	(_block WireDelay 0 13892 
		(_object
			(_process
				(line__13894(_architecture 0 0 13894 (_procedure_call (_simple)(_target(16))(_sensitivity(0)))))
				(line__13895(_architecture 1 0 13895 (_procedure_call (_simple)(_target(17))(_sensitivity(1)))))
				(line__13896(_architecture 2 0 13896 (_procedure_call (_simple)(_target(18))(_sensitivity(2)))))
				(line__13897(_architecture 3 0 13897 (_procedure_call (_simple)(_target(19))(_sensitivity(3)))))
				(line__13898(_architecture 4 0 13898 (_procedure_call (_simple)(_target(20))(_sensitivity(4)))))
				(line__13899(_architecture 5 0 13899 (_procedure_call (_simple)(_target(21))(_sensitivity(5)))))
				(line__13900(_architecture 6 0 13900 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__13901(_architecture 7 0 13901 (_procedure_call (_simple)(_target(24))(_sensitivity(7)))))
				(line__13902(_architecture 8 0 13902 (_procedure_call (_simple)(_target(26))(_sensitivity(8)))))
				(line__13903(_architecture 9 0 13903 (_procedure_call (_simple)(_target(28))(_sensitivity(9)))))
				(line__13904(_architecture 10 0 13904 (_procedure_call (_simple)(_target(30))(_sensitivity(10)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 13908 
		(_object
			(_process
				(line__13910(_architecture 11 0 13910 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__13911(_architecture 12 0 13911 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
				(line__13912(_architecture 13 0 13912 (_procedure_call (_simple)(_target(27))(_sensitivity(26)))))
				(line__13913(_architecture 14 0 13913 (_procedure_call (_simple)(_target(29))(_sensitivity(28)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 13771 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 13772 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 13773 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 13774 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 13774 (_entity (_string \"SLICE_48"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13776 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13777 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13778 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13779 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13780 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13781 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13782 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13783 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 13784 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 13785 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 13786 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13787 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 13788 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13789 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 13790 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13791 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 13792 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13793 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13794 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 13795 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13796 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13797 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 13798 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13799 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13800 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 13801 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13802 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13803 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13804 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13805 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 13806 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 13807 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 13808 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13809 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13810 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 13811 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13812 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13813 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 13814 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13815 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13816 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 13817 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13818 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13819 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 13821 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 13821 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 13821 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 13822 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 13822 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 13822 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 13823 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 13823 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 13823 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13824 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 13824 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 13824 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 13825 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 13825 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 13825 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 13826 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13835 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13836 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13837 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13838 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13839 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13840 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13841 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 13842 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13843 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 13844 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13845 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 13846 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13847 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 13848 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13849 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 13850 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 13851 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 13852 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 13853 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 13854 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 13856 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 13857 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 13919 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 13920 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 13921 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 13922 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 13923 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 13924 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 13925 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 13926 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 13927 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 13928 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 13930 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 13931 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 13932 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 13933 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 13934 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 13935 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 13936 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 13937 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 15 0 13916 (_process (_simple)(_target(11)(12)(13)(14)(15))(_sensitivity(16)(17)(18)(19)(20)(21)(23)(25)(27)(29)(30)(31)(32)(33)(34)(35))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 16 -1
	)
)
V 000050 55 15107         1367697027889 Structure
(_unit VHDL (slice_49 0 14108 (structure 0 14152 ))
	(_version v98)
	(_time 1367697027890 2013.05.04 12:50:27)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 3d3f6a383a6a602b6b6a28643a3e393e343a3e3b6e)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697027869)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre0003
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 14178 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 14178 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 14178 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 14179 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 14179 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 14179 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 14180 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 14172 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 14175 (_entity (_out ))))
			)
		)
		(ccu20010
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 14183 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 14183 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 14183 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 14184 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 14184 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 14184 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 14185 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 14185 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 14185 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 14186 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 14186 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 14186 (_entity (_out ))))
			)
		)
	)
	(_instantiation C1_0 0 14189 (_component vmuxregsre0003 )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0003)
		)
	)
	(_instantiation DRIVEVCC 0 14192 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 14194 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation C1_cry_0_0 0 14196 (_component ccu20010 )
		(_port
			((A0)(GNDI))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(C1_ipd))
			((D1)(GNDI))
			((CI)(GNDI))
			((S0)(_open))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20010)
		)
	)
	(_block WireDelay 0 14202 
		(_object
			(_process
				(line__14204(_architecture 0 0 14204 (_procedure_call (_simple)(_target(10))(_sensitivity(0)))))
				(line__14205(_architecture 1 0 14205 (_procedure_call (_simple)(_target(11))(_sensitivity(1)))))
				(line__14206(_architecture 2 0 14206 (_procedure_call (_simple)(_target(12))(_sensitivity(2)))))
				(line__14207(_architecture 3 0 14207 (_procedure_call (_simple)(_target(13))(_sensitivity(3)))))
				(line__14208(_architecture 4 0 14208 (_procedure_call (_simple)(_target(14))(_sensitivity(4)))))
				(line__14209(_architecture 5 0 14209 (_procedure_call (_simple)(_target(16))(_sensitivity(5)))))
				(line__14210(_architecture 6 0 14210 (_procedure_call (_simple)(_target(18))(_sensitivity(6)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 14214 
		(_object
			(_process
				(line__14216(_architecture 7 0 14216 (_procedure_call (_simple)(_target(15))(_sensitivity(14)))))
				(line__14217(_architecture 8 0 14217 (_procedure_call (_simple)(_target(17))(_sensitivity(16)))))
				(line__14218(_architecture 9 0 14218 (_procedure_call (_simple)(_target(19))(_sensitivity(18)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 14111 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 14112 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 14113 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 14114 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 14114 (_entity (_string \"SLICE_49"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14116 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14117 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14118 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14119 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14120 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 14121 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 14122 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14123 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 14124 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14125 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 14126 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14127 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 14128 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14129 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 14130 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14131 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 14132 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 14133 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 14134 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 14135 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 14136 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 14137 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 14138 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 14139 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 14140 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 14141 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 14143 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 14143 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 14143 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 14144 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 14144 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 14144 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 14145 (_entity (_in ))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 14145 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 14145 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 14146 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14155 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14156 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14157 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14158 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14159 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 14160 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14161 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 14162 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14163 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 14164 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 14165 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 14166 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 14167 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 14169 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 14170 (_architecture (_uni ))))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 14223 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 14224 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 14225 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 14226 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 14227 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 14228 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 14230 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 14231 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 14232 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 14233 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 14234 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 14235 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 10 0 14221 (_process (_simple)(_target(7)(8)(9))(_sensitivity(10)(11)(12)(13)(15)(17)(19)(20)(21)(22))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(17731 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 11 -1
	)
)
V 000050 55 4585          1367697027916 Structure
(_unit VHDL (ccu20011 0 14345 (structure 0 14355 ))
	(_version v98)
	(_time 1367697027917 2013.05.04 12:50:27)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 5c5f0b5f0c0a0d4f5f594c030d5f5d5f5d5a5f5a5f)
	(_entity
		(_time 1367697027908)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.CCU2D
			(_object
				(_generic (_internal inject1_0 ~extmachxo2.components.~STRING~15 0 107 (_entity -1 (_string \"YES"\))))
				(_generic (_internal inject1_1 ~extmachxo2.components.~STRING~151 0 108 (_entity -1 (_string \"YES"\))))
				(_generic (_internal init0 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 0 109 (_entity -1 (_string \"0000000000000000"\))))
				(_generic (_internal init1 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 0 110 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_ULOGIC 0 113 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_ULOGIC 0 113 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_ULOGIC 0 114 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_ULOGIC 0 114 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_ULOGIC 0 115 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_ULOGIC 0 115 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_ULOGIC 0 116 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_ULOGIC 0 116 (_entity (_in ))))
				(_port (_internal CIN ~extieee.std_logic_1164.STD_ULOGIC 0 117 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_ULOGIC 0 118 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_ULOGIC 0 118 (_entity (_out ))))
				(_port (_internal COUT ~extieee.std_logic_1164.STD_ULOGIC 0 119 (_entity (_out ))))
			)
		)
	)
	(_instantiation inst1 0 14357 (_component .machxo2.components.CCU2D )
		(_generic
			((inject1_0)(_string \"NO"\))
			((inject1_1)(_string \"NO"\))
			((init0)(_string \"0011000010101100"\))
			((init1)(_string \"0011000000001010"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_entity machxo2 CCU2D)
			(_generic
				((inject1_0)(_string \"NO"\))
				((inject1_1)(_string \"NO"\))
				((init0)(_string \"0011000010101100"\))
				((init1)(_string \"0011000000001010"\))
			)
		)
	)
	(_object
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 14346 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 14346 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 14346 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 14347 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 14347 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 14347 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 14348 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 14348 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 14348 (_entity (_in ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 14349 (_entity (_out ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 14349 (_entity (_out ))))
		(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 14349 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~15 (machxo2 components ~STRING~15)))
		(_type (_external ~extmachxo2.components.~STRING~151 (machxo2 components ~STRING~151)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 12946         1367697027939 Structure
(_unit VHDL (slice_50 0 14370 (structure 0 14405 ))
	(_version v98)
	(_time 1367697027940 2013.05.04 12:50:27)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 6c6e3b6c6c3b317a3d6f79356b6f696f6c6b6f6a3f)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697027926)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 14422 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 14422 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 14422 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 14423 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 14423 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 14423 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 14424 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 14427 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 14430 (_entity (_out ))))
			)
		)
		(ccu20011
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 14433 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 14433 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 14433 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 14434 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 14434 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 14434 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 14435 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 14435 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 14435 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 14436 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 14436 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 14436 (_entity (_out ))))
			)
		)
	)
	(_instantiation dPtr_19 0 14439 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 14442 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 14444 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation main_dPtr_5_s_19_0 0 14446 (_component ccu20011 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(C0_ipd))
			((D0)(GNDI))
			((A1)(GNDI))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(_open))
			((CO1)(_open))
		)
		(_use (_entity . ccu20011)
		)
	)
	(_block WireDelay 0 14452 
		(_object
			(_process
				(line__14454(_architecture 0 0 14454 (_procedure_call (_simple)(_target(8))(_sensitivity(0)))))
				(line__14455(_architecture 1 0 14455 (_procedure_call (_simple)(_target(9))(_sensitivity(1)))))
				(line__14456(_architecture 2 0 14456 (_procedure_call (_simple)(_target(10))(_sensitivity(2)))))
				(line__14457(_architecture 3 0 14457 (_procedure_call (_simple)(_target(11))(_sensitivity(3)))))
				(line__14458(_architecture 4 0 14458 (_procedure_call (_simple)(_target(13))(_sensitivity(4)))))
				(line__14459(_architecture 5 0 14459 (_procedure_call (_simple)(_target(15))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 14463 
		(_object
			(_process
				(line__14465(_architecture 6 0 14465 (_procedure_call (_simple)(_target(12))(_sensitivity(11)))))
				(line__14466(_architecture 7 0 14466 (_procedure_call (_simple)(_target(14))(_sensitivity(13)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 14373 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 14374 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 14375 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 14376 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 14376 (_entity (_string \"SLICE_50"\))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14378 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14379 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14380 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14381 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 14382 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 14383 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14384 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14385 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14386 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14387 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14388 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 14389 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 14390 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 14391 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 14392 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 14393 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 14394 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 14395 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 14397 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 14397 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 14397 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 14398 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 14398 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 14398 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 14399 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 14399 (_entity (_out )(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14408 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14409 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14410 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14411 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 14412 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14413 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 14414 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14415 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 14416 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 14417 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 14419 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 14420 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 14471 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 14472 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 14473 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 14474 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 14476 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 14477 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 14478 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 14479 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 8 0 14469 (_process (_simple)(_target(6)(7))(_sensitivity(8)(9)(10)(12)(14)(15)(16)(17))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3164484 )
		(4934723 )
		(12358 )
		(12369 )
	)
	(_model . Structure 9 -1
	)
)
V 000050 55 15897         1367697027978 Structure
(_unit VHDL (slice_51 0 14554 (structure 0 14598 ))
	(_version v98)
	(_time 1367697027979 2013.05.04 12:50:27)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 9b99cc949accc68dcec88ec29c989e989a9c989dc8)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697027959)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 14619 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 14619 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 14619 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 14620 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 14620 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 14620 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 14621 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 14624 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 14627 (_entity (_out ))))
			)
		)
		(ccu2B0
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 14630 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 14630 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 14630 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 14631 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 14631 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 14631 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 14632 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 14632 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 14632 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 14633 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 14633 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 14633 (_entity (_out ))))
			)
		)
	)
	(_instantiation dPtr_18 0 14636 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 14639 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 14641 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation dPtr_17 0 14643 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation main_dPtr_5_cry_17_0 0 14646 (_component ccu2B0 )
		(_port
			((A0)(GNDI))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu2B0)
		)
	)
	(_block WireDelay 0 14652 
		(_object
			(_process
				(line__14654(_architecture 0 0 14654 (_procedure_call (_simple)(_target(11))(_sensitivity(0)))))
				(line__14655(_architecture 1 0 14655 (_procedure_call (_simple)(_target(12))(_sensitivity(1)))))
				(line__14656(_architecture 2 0 14656 (_procedure_call (_simple)(_target(13))(_sensitivity(2)))))
				(line__14657(_architecture 3 0 14657 (_procedure_call (_simple)(_target(15))(_sensitivity(3)))))
				(line__14658(_architecture 4 0 14658 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__14659(_architecture 5 0 14659 (_procedure_call (_simple)(_target(19))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 14663 
		(_object
			(_process
				(line__14665(_architecture 6 0 14665 (_procedure_call (_simple)(_target(14))(_sensitivity(13)))))
				(line__14666(_architecture 7 0 14666 (_procedure_call (_simple)(_target(16))(_sensitivity(15)))))
				(line__14667(_architecture 8 0 14667 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 14557 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 14558 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 14559 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 14560 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 14560 (_entity (_string \"SLICE_51"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14562 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14563 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14564 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14565 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 14566 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 14567 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14568 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 14569 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14570 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14571 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 14572 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14573 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14574 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14575 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14576 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 14577 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 14578 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 14579 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 14580 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 14581 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 14582 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 14583 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 14584 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 14585 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 14586 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 14587 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 14589 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 14589 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 14589 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 14590 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 14590 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 14590 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 14591 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 14591 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 14591 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 14592 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 14592 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14601 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14602 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14603 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 14604 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14605 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 14606 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14607 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 14608 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14609 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 14610 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 14611 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 14612 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 14613 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 14614 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 14616 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 14617 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 14672 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 14673 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 14674 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 14675 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 14676 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 14677 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 14678 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 14679 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 14680 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 14681 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 14683 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 14684 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 14685 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 14686 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 14687 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 14688 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 9 0 14670 (_process (_simple)(_target(6)(7)(8)(9)(10))(_sensitivity(11)(12)(14)(16)(18)(19)(20)(21)(22)(23)(24))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 10 -1
	)
)
V 000050 55 15903         1367697028013 Structure
(_unit VHDL (slice_52 0 14811 (structure 0 14855 ))
	(_version v98)
	(_time 1367697028014 2013.05.04 12:50:28)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code bab8edeeb8ede7acefe9afe3bdb9bfb9b8bdb9bce9)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697027999)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 14876 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 14876 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 14876 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 14877 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 14877 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 14877 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 14878 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 14881 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 14884 (_entity (_out ))))
			)
		)
		(ccu20001
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 14887 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 14887 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 14887 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 14888 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 14888 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 14888 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 14889 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 14889 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 14889 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 14890 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 14890 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 14890 (_entity (_out ))))
			)
		)
	)
	(_instantiation dPtr_16 0 14893 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 14896 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 14898 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation dPtr_15 0 14900 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation main_dPtr_5_cry_15_0 0 14903 (_component ccu20001 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20001)
		)
	)
	(_block WireDelay 0 14909 
		(_object
			(_process
				(line__14911(_architecture 0 0 14911 (_procedure_call (_simple)(_target(11))(_sensitivity(0)))))
				(line__14912(_architecture 1 0 14912 (_procedure_call (_simple)(_target(12))(_sensitivity(1)))))
				(line__14913(_architecture 2 0 14913 (_procedure_call (_simple)(_target(13))(_sensitivity(2)))))
				(line__14914(_architecture 3 0 14914 (_procedure_call (_simple)(_target(15))(_sensitivity(3)))))
				(line__14915(_architecture 4 0 14915 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__14916(_architecture 5 0 14916 (_procedure_call (_simple)(_target(19))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 14920 
		(_object
			(_process
				(line__14922(_architecture 6 0 14922 (_procedure_call (_simple)(_target(14))(_sensitivity(13)))))
				(line__14923(_architecture 7 0 14923 (_procedure_call (_simple)(_target(16))(_sensitivity(15)))))
				(line__14924(_architecture 8 0 14924 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 14814 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 14815 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 14816 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 14817 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 14817 (_entity (_string \"SLICE_52"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14819 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14820 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14821 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14822 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 14823 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 14824 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14825 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 14826 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14827 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14828 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 14829 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14830 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14831 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14832 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14833 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 14834 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 14835 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 14836 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 14837 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 14838 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 14839 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 14840 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 14841 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 14842 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 14843 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 14844 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 14846 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 14846 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 14846 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 14847 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 14847 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 14847 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 14848 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 14848 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 14848 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 14849 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 14849 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14858 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14859 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14860 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 14861 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14862 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 14863 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14864 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 14865 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14866 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 14867 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 14868 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 14869 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 14870 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 14871 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 14873 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 14874 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 14929 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 14930 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 14931 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 14932 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 14933 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 14934 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 14935 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 14936 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 14937 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 14938 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 14940 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 14941 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 14942 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 14943 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 14944 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 14945 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 9 0 14927 (_process (_simple)(_target(6)(7)(8)(9)(10))(_sensitivity(11)(12)(14)(16)(18)(19)(20)(21)(22)(23)(24))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 10 -1
	)
)
V 000050 55 15903         1367697028072 Structure
(_unit VHDL (slice_53 0 15068 (structure 0 15112 ))
	(_version v98)
	(_time 1367697028073 2013.05.04 12:50:28)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code f8faafa8a3afa5eeadabeda1fffbfdfbfbfffbfeab)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697028037)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 15133 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 15133 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 15133 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 15134 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 15134 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 15134 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 15135 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 15138 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 15141 (_entity (_out ))))
			)
		)
		(ccu20001
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 15144 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 15144 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 15144 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 15145 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 15145 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 15145 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 15146 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 15146 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 15146 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 15147 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 15147 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 15147 (_entity (_out ))))
			)
		)
	)
	(_instantiation dPtr_14 0 15150 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 15153 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 15155 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation dPtr_13 0 15157 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation main_dPtr_5_cry_13_0 0 15160 (_component ccu20001 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20001)
		)
	)
	(_block WireDelay 0 15166 
		(_object
			(_process
				(line__15168(_architecture 0 0 15168 (_procedure_call (_simple)(_target(11))(_sensitivity(0)))))
				(line__15169(_architecture 1 0 15169 (_procedure_call (_simple)(_target(12))(_sensitivity(1)))))
				(line__15170(_architecture 2 0 15170 (_procedure_call (_simple)(_target(13))(_sensitivity(2)))))
				(line__15171(_architecture 3 0 15171 (_procedure_call (_simple)(_target(15))(_sensitivity(3)))))
				(line__15172(_architecture 4 0 15172 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__15173(_architecture 5 0 15173 (_procedure_call (_simple)(_target(19))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 15177 
		(_object
			(_process
				(line__15179(_architecture 6 0 15179 (_procedure_call (_simple)(_target(14))(_sensitivity(13)))))
				(line__15180(_architecture 7 0 15180 (_procedure_call (_simple)(_target(16))(_sensitivity(15)))))
				(line__15181(_architecture 8 0 15181 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 15071 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 15072 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 15073 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 15074 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 15074 (_entity (_string \"SLICE_53"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15076 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15077 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15078 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15079 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 15080 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 15081 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15082 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 15083 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15084 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15085 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 15086 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15087 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15088 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15089 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15090 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 15091 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 15092 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 15093 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 15094 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 15095 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 15096 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 15097 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 15098 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 15099 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 15100 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 15101 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 15103 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 15103 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 15103 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 15104 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15104 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 15104 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 15105 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 15105 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 15105 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 15106 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 15106 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15115 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15116 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15117 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 15118 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15119 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 15120 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15121 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 15122 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15123 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 15124 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 15125 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 15126 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 15127 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 15128 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 15130 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 15131 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 15186 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 15187 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 15188 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 15189 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 15190 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 15191 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 15192 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 15193 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 15194 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 15195 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 15197 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 15198 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 15199 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 15200 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 15201 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 15202 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 9 0 15184 (_process (_simple)(_target(6)(7)(8)(9)(10))(_sensitivity(11)(12)(14)(16)(18)(19)(20)(21)(22)(23)(24))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 10 -1
	)
)
V 000050 55 4585          1367697028109 Structure
(_unit VHDL (ccu20012 0 15325 (structure 0 15335 ))
	(_version v98)
	(_time 1367697028110 2013.05.04 12:50:28)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 181b4e1f134e490b1b1d0847491b191b1a1e1b1e1b)
	(_entity
		(_time 1367697028099)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.CCU2D
			(_object
				(_generic (_internal inject1_0 ~extmachxo2.components.~STRING~15 0 107 (_entity -1 (_string \"YES"\))))
				(_generic (_internal inject1_1 ~extmachxo2.components.~STRING~151 0 108 (_entity -1 (_string \"YES"\))))
				(_generic (_internal init0 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 0 109 (_entity -1 (_string \"0000000000000000"\))))
				(_generic (_internal init1 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 0 110 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_ULOGIC 0 113 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_ULOGIC 0 113 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_ULOGIC 0 114 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_ULOGIC 0 114 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_ULOGIC 0 115 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_ULOGIC 0 115 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_ULOGIC 0 116 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_ULOGIC 0 116 (_entity (_in ))))
				(_port (_internal CIN ~extieee.std_logic_1164.STD_ULOGIC 0 117 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_ULOGIC 0 118 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_ULOGIC 0 118 (_entity (_out ))))
				(_port (_internal COUT ~extieee.std_logic_1164.STD_ULOGIC 0 119 (_entity (_out ))))
			)
		)
	)
	(_instantiation inst1 0 15337 (_component .machxo2.components.CCU2D )
		(_generic
			((inject1_0)(_string \"NO"\))
			((inject1_1)(_string \"NO"\))
			((init0)(_string \"0011000000001010"\))
			((init1)(_string \"0101000000001100"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_entity machxo2 CCU2D)
			(_generic
				((inject1_0)(_string \"NO"\))
				((inject1_1)(_string \"NO"\))
				((init0)(_string \"0011000000001010"\))
				((init1)(_string \"0101000000001100"\))
			)
		)
	)
	(_object
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 15326 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 15326 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 15326 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 15327 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 15327 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 15327 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 15328 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 15328 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 15328 (_entity (_in ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 15329 (_entity (_out ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 15329 (_entity (_out ))))
		(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 15329 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~15 (machxo2 components ~STRING~15)))
		(_type (_external ~extmachxo2.components.~STRING~151 (machxo2 components ~STRING~151)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 15903         1367697028139 Structure
(_unit VHDL (slice_54 0 15350 (structure 0 15394 ))
	(_version v98)
	(_time 1367697028140 2013.05.04 12:50:28)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 3735613263606a216264226e303432343330343164)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697028123)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 15415 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 15415 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 15415 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 15416 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 15416 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 15416 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 15417 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 15420 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 15423 (_entity (_out ))))
			)
		)
		(ccu20012
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 15426 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 15426 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 15426 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 15427 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 15427 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 15427 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 15428 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 15428 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 15428 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 15429 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 15429 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 15429 (_entity (_out ))))
			)
		)
	)
	(_instantiation dPtr_12 0 15432 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 15435 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 15437 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation dPtr_11 0 15439 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation main_dPtr_5_cry_11_0 0 15442 (_component ccu20012 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(GNDI))
			((B1)(B1_ipd))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20012)
		)
	)
	(_block WireDelay 0 15448 
		(_object
			(_process
				(line__15450(_architecture 0 0 15450 (_procedure_call (_simple)(_target(11))(_sensitivity(0)))))
				(line__15451(_architecture 1 0 15451 (_procedure_call (_simple)(_target(12))(_sensitivity(1)))))
				(line__15452(_architecture 2 0 15452 (_procedure_call (_simple)(_target(13))(_sensitivity(2)))))
				(line__15453(_architecture 3 0 15453 (_procedure_call (_simple)(_target(15))(_sensitivity(3)))))
				(line__15454(_architecture 4 0 15454 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__15455(_architecture 5 0 15455 (_procedure_call (_simple)(_target(19))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 15459 
		(_object
			(_process
				(line__15461(_architecture 6 0 15461 (_procedure_call (_simple)(_target(14))(_sensitivity(13)))))
				(line__15462(_architecture 7 0 15462 (_procedure_call (_simple)(_target(16))(_sensitivity(15)))))
				(line__15463(_architecture 8 0 15463 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 15353 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 15354 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 15355 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 15356 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 15356 (_entity (_string \"SLICE_54"\))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15358 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15359 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15360 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15361 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 15362 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 15363 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15364 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 15365 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15366 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15367 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 15368 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15369 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15370 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15371 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15372 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 15373 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 15374 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 15375 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 15376 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 15377 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 15378 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 15379 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 15380 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 15381 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 15382 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 15383 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 15385 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 15385 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 15385 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 15386 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15386 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 15386 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 15387 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 15387 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 15387 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 15388 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 15388 (_entity (_out )(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15397 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15398 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15399 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 15400 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15401 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 15402 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15403 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 15404 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15405 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 15406 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 15407 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 15408 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 15409 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 15410 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 15412 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 15413 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 15468 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 15469 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 15470 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 15471 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 15472 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 15473 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 15474 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 15475 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 15476 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 15477 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 15479 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 15480 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 15481 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 15482 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 15483 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 15484 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 9 0 15466 (_process (_simple)(_target(6)(7)(8)(9)(10))(_sensitivity(11)(12)(14)(16)(18)(19)(20)(21)(22)(23)(24))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 10 -1
	)
)
V 000050 55 15901         1367697028186 Structure
(_unit VHDL (slice_55 0 15607 (structure 0 15651 ))
	(_version v98)
	(_time 1367697028187 2013.05.04 12:50:28)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 6664306633313b703335733f616563656361656035)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697028163)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 15672 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 15672 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 15672 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 15673 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 15673 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 15673 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 15674 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 15677 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 15680 (_entity (_out ))))
			)
		)
		(ccu20012
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 15683 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 15683 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 15683 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 15684 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 15684 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 15684 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 15685 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 15685 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 15685 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 15686 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 15686 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 15686 (_entity (_out ))))
			)
		)
	)
	(_instantiation dPtr_10 0 15689 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 15692 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 15694 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation dPtr_9 0 15696 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation main_dPtr_5_cry_9_0 0 15699 (_component ccu20012 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(GNDI))
			((B1)(B1_ipd))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20012)
		)
	)
	(_block WireDelay 0 15705 
		(_object
			(_process
				(line__15707(_architecture 0 0 15707 (_procedure_call (_simple)(_target(11))(_sensitivity(0)))))
				(line__15708(_architecture 1 0 15708 (_procedure_call (_simple)(_target(12))(_sensitivity(1)))))
				(line__15709(_architecture 2 0 15709 (_procedure_call (_simple)(_target(13))(_sensitivity(2)))))
				(line__15710(_architecture 3 0 15710 (_procedure_call (_simple)(_target(15))(_sensitivity(3)))))
				(line__15711(_architecture 4 0 15711 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__15712(_architecture 5 0 15712 (_procedure_call (_simple)(_target(19))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 15716 
		(_object
			(_process
				(line__15718(_architecture 6 0 15718 (_procedure_call (_simple)(_target(14))(_sensitivity(13)))))
				(line__15719(_architecture 7 0 15719 (_procedure_call (_simple)(_target(16))(_sensitivity(15)))))
				(line__15720(_architecture 8 0 15720 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 15610 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 15611 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 15612 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 15613 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 15613 (_entity (_string \"SLICE_55"\))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15615 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15616 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15617 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15618 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 15619 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 15620 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15621 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 15622 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15623 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15624 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 15625 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15626 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15627 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15628 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15629 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 15630 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 15631 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 15632 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 15633 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 15634 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 15635 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 15636 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 15637 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 15638 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 15639 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 15640 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 15642 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 15642 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 15642 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 15643 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15643 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 15643 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 15644 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 15644 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 15644 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 15645 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 15645 (_entity (_out )(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15654 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15655 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15656 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 15657 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15658 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 15659 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15660 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 15661 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15662 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 15663 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 15664 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 15665 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 15666 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 15667 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 15669 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 15670 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 15725 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 15726 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 15727 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 15728 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 15729 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 15730 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 15731 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 15732 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 15733 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 15734 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 15736 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 15737 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 15738 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 15739 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 15740 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 15741 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 9 0 15723 (_process (_simple)(_target(6)(7)(8)(9)(10))(_sensitivity(11)(12)(14)(16)(18)(19)(20)(21)(22)(23)(24))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 10 -1
	)
)
V 000050 55 15900         1367697028229 Structure
(_unit VHDL (slice_56 0 15864 (structure 0 15908 ))
	(_version v98)
	(_time 1367697028230 2013.05.04 12:50:28)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 9496c29bc3c3c982c1c781cd9397919792939792c7)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697028213)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 15929 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 15929 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 15929 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 15930 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 15930 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 15930 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 15931 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 15934 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 15937 (_entity (_out ))))
			)
		)
		(ccu20012
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 15940 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 15940 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 15940 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 15941 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 15941 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 15941 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 15942 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 15942 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 15942 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 15943 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 15943 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 15943 (_entity (_out ))))
			)
		)
	)
	(_instantiation dPtr_8 0 15946 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 15949 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 15951 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation dPtr_7 0 15953 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation main_dPtr_5_cry_7_0 0 15956 (_component ccu20012 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(GNDI))
			((B1)(B1_ipd))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20012)
		)
	)
	(_block WireDelay 0 15962 
		(_object
			(_process
				(line__15964(_architecture 0 0 15964 (_procedure_call (_simple)(_target(11))(_sensitivity(0)))))
				(line__15965(_architecture 1 0 15965 (_procedure_call (_simple)(_target(12))(_sensitivity(1)))))
				(line__15966(_architecture 2 0 15966 (_procedure_call (_simple)(_target(13))(_sensitivity(2)))))
				(line__15967(_architecture 3 0 15967 (_procedure_call (_simple)(_target(15))(_sensitivity(3)))))
				(line__15968(_architecture 4 0 15968 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__15969(_architecture 5 0 15969 (_procedure_call (_simple)(_target(19))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 15973 
		(_object
			(_process
				(line__15975(_architecture 6 0 15975 (_procedure_call (_simple)(_target(14))(_sensitivity(13)))))
				(line__15976(_architecture 7 0 15976 (_procedure_call (_simple)(_target(16))(_sensitivity(15)))))
				(line__15977(_architecture 8 0 15977 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 15867 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 15868 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 15869 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 15870 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 15870 (_entity (_string \"SLICE_56"\))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15872 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15873 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15874 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15875 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 15876 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 15877 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15878 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 15879 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15880 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15881 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 15882 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15883 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15884 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15885 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15886 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 15887 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 15888 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 15889 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 15890 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 15891 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 15892 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 15893 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 15894 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 15895 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 15896 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 15897 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 15899 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 15899 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 15899 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 15900 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15900 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 15900 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 15901 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 15901 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 15901 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 15902 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 15902 (_entity (_out )(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15911 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15912 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15913 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 15914 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15915 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 15916 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15917 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 15918 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15919 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 15920 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 15921 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 15922 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 15923 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 15924 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 15926 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 15927 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 15982 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 15983 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 15984 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 15985 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 15986 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 15987 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 15988 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 15989 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 15990 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 15991 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 15993 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 15994 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 15995 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 15996 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 15997 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 15998 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 9 0 15980 (_process (_simple)(_target(6)(7)(8)(9)(10))(_sensitivity(11)(12)(14)(16)(18)(19)(20)(21)(22)(23)(24))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 10 -1
	)
)
V 000050 55 15900         1367697028266 Structure
(_unit VHDL (slice_57 0 16121 (structure 0 16165 ))
	(_version v98)
	(_time 1367697028267 2013.05.04 12:50:28)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code b4b6e2e0e3e3e9a2e1e7a1edb3b7b1b7b3b3b7b2e7)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697028252)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 16186 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 16186 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 16186 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 16187 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 16187 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 16187 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 16188 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 16191 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 16194 (_entity (_out ))))
			)
		)
		(ccu20002
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 16197 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 16197 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 16197 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 16198 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 16198 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 16198 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 16199 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 16199 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 16199 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 16200 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 16200 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 16200 (_entity (_out ))))
			)
		)
	)
	(_instantiation dPtr_6 0 16203 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 16206 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 16208 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation dPtr_5 0 16210 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation main_dPtr_5_cry_5_0 0 16213 (_component ccu20002 )
		(_port
			((A0)(GNDI))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(GNDI))
			((B1)(B1_ipd))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20002)
		)
	)
	(_block WireDelay 0 16219 
		(_object
			(_process
				(line__16221(_architecture 0 0 16221 (_procedure_call (_simple)(_target(11))(_sensitivity(0)))))
				(line__16222(_architecture 1 0 16222 (_procedure_call (_simple)(_target(12))(_sensitivity(1)))))
				(line__16223(_architecture 2 0 16223 (_procedure_call (_simple)(_target(13))(_sensitivity(2)))))
				(line__16224(_architecture 3 0 16224 (_procedure_call (_simple)(_target(15))(_sensitivity(3)))))
				(line__16225(_architecture 4 0 16225 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__16226(_architecture 5 0 16226 (_procedure_call (_simple)(_target(19))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 16230 
		(_object
			(_process
				(line__16232(_architecture 6 0 16232 (_procedure_call (_simple)(_target(14))(_sensitivity(13)))))
				(line__16233(_architecture 7 0 16233 (_procedure_call (_simple)(_target(16))(_sensitivity(15)))))
				(line__16234(_architecture 8 0 16234 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 16124 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 16125 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 16126 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 16127 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 16127 (_entity (_string \"SLICE_57"\))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16129 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16130 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16131 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16132 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 16133 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 16134 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16135 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 16136 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16137 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16138 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 16139 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16140 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16141 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16142 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16143 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 16144 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 16145 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 16146 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 16147 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 16148 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 16149 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 16150 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 16151 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 16152 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 16153 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 16154 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 16156 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 16156 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 16156 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 16157 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16157 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 16157 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 16158 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 16158 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 16158 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 16159 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 16159 (_entity (_out )(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16168 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16169 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16170 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 16171 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16172 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 16173 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16174 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 16175 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16176 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 16177 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 16178 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 16179 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 16180 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 16181 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 16183 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 16184 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 16239 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 16240 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 16241 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 16242 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 16243 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 16244 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 16245 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 16246 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 16247 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 16248 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 16250 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 16251 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 16252 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 16253 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 16254 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 16255 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 9 0 16237 (_process (_simple)(_target(6)(7)(8)(9)(10))(_sensitivity(11)(12)(14)(16)(18)(19)(20)(21)(22)(23)(24))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 10 -1
	)
)
V 000050 55 15894         1367697028294 Structure
(_unit VHDL (slice_58 0 16378 (structure 0 16422 ))
	(_version v98)
	(_time 1367697028295 2013.05.04 12:50:28)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code d3d1858183848ec58680c68ad4d0d6d0dbd4d0d580)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697028283)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 16443 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 16443 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 16443 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 16444 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 16444 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 16444 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 16445 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 16448 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 16451 (_entity (_out ))))
			)
		)
		(ccu2B0
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 16454 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 16454 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 16454 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 16455 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 16455 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 16455 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 16456 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 16456 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 16456 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 16457 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 16457 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 16457 (_entity (_out ))))
			)
		)
	)
	(_instantiation dPtr_4 0 16460 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 16463 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 16465 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation dPtr_3 0 16467 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation main_dPtr_5_cry_3_0 0 16470 (_component ccu2B0 )
		(_port
			((A0)(GNDI))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu2B0)
		)
	)
	(_block WireDelay 0 16476 
		(_object
			(_process
				(line__16478(_architecture 0 0 16478 (_procedure_call (_simple)(_target(11))(_sensitivity(0)))))
				(line__16479(_architecture 1 0 16479 (_procedure_call (_simple)(_target(12))(_sensitivity(1)))))
				(line__16480(_architecture 2 0 16480 (_procedure_call (_simple)(_target(13))(_sensitivity(2)))))
				(line__16481(_architecture 3 0 16481 (_procedure_call (_simple)(_target(15))(_sensitivity(3)))))
				(line__16482(_architecture 4 0 16482 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__16483(_architecture 5 0 16483 (_procedure_call (_simple)(_target(19))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 16487 
		(_object
			(_process
				(line__16489(_architecture 6 0 16489 (_procedure_call (_simple)(_target(14))(_sensitivity(13)))))
				(line__16490(_architecture 7 0 16490 (_procedure_call (_simple)(_target(16))(_sensitivity(15)))))
				(line__16491(_architecture 8 0 16491 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 16381 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 16382 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 16383 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 16384 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 16384 (_entity (_string \"SLICE_58"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16386 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16387 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16388 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16389 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 16390 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 16391 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16392 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 16393 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16394 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16395 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 16396 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16397 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16398 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16399 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16400 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 16401 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 16402 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 16403 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 16404 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 16405 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 16406 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 16407 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 16408 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 16409 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 16410 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 16411 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 16413 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 16413 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 16413 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 16414 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16414 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 16414 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 16415 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 16415 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 16415 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 16416 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 16416 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16425 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16426 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16427 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 16428 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16429 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 16430 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16431 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 16432 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16433 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 16434 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 16435 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 16436 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 16437 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 16438 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 16440 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 16441 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 16496 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 16497 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 16498 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 16499 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 16500 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 16501 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 16502 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 16503 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 16504 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 16505 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 16507 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 16508 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 16509 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 16510 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 16511 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 16512 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 9 0 16494 (_process (_simple)(_target(6)(7)(8)(9)(10))(_sensitivity(11)(12)(14)(16)(18)(19)(20)(21)(22)(23)(24))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 10 -1
	)
)
V 000050 55 15894         1367697028324 Structure
(_unit VHDL (slice_59 0 16635 (structure 0 16679 ))
	(_version v98)
	(_time 1367697028325 2013.05.04 12:50:28)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code f2f0a4a2a3a5afe4a7a1e7abf5f1f7f1fbf5f1f4a1)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697028310)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 16700 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 16700 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 16700 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 16701 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 16701 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 16701 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 16702 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 16705 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 16708 (_entity (_out ))))
			)
		)
		(ccu2B0
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 16711 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 16711 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 16711 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 16712 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 16712 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 16712 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 16713 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 16713 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 16713 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 16714 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 16714 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 16714 (_entity (_out ))))
			)
		)
	)
	(_instantiation dPtr_2 0 16717 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 16720 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 16722 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation dPtr_1 0 16724 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation main_dPtr_5_cry_1_0 0 16727 (_component ccu2B0 )
		(_port
			((A0)(GNDI))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu2B0)
		)
	)
	(_block WireDelay 0 16733 
		(_object
			(_process
				(line__16735(_architecture 0 0 16735 (_procedure_call (_simple)(_target(11))(_sensitivity(0)))))
				(line__16736(_architecture 1 0 16736 (_procedure_call (_simple)(_target(12))(_sensitivity(1)))))
				(line__16737(_architecture 2 0 16737 (_procedure_call (_simple)(_target(13))(_sensitivity(2)))))
				(line__16738(_architecture 3 0 16738 (_procedure_call (_simple)(_target(15))(_sensitivity(3)))))
				(line__16739(_architecture 4 0 16739 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__16740(_architecture 5 0 16740 (_procedure_call (_simple)(_target(19))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 16744 
		(_object
			(_process
				(line__16746(_architecture 6 0 16746 (_procedure_call (_simple)(_target(14))(_sensitivity(13)))))
				(line__16747(_architecture 7 0 16747 (_procedure_call (_simple)(_target(16))(_sensitivity(15)))))
				(line__16748(_architecture 8 0 16748 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 16638 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 16639 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 16640 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 16641 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 16641 (_entity (_string \"SLICE_59"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16643 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16644 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16645 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16646 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 16647 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 16648 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16649 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 16650 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16651 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16652 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 16653 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16654 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16655 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16656 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16657 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 16658 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 16659 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 16660 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 16661 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 16662 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 16663 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 16664 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 16665 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 16666 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 16667 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 16668 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 16670 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 16670 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 16670 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 16671 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16671 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 16671 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 16672 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 16672 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 16672 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 16673 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 16673 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16682 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16683 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16684 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 16685 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16686 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 16687 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16688 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 16689 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16690 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 16691 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 16692 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 16693 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 16694 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 16695 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 16697 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 16698 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 16753 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 16754 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 16755 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 16756 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 16757 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 16758 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 16759 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 16760 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 16761 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 16762 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 16764 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 16765 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 16766 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 16767 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 16768 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 16769 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 9 0 16751 (_process (_simple)(_target(6)(7)(8)(9)(10))(_sensitivity(11)(12)(14)(16)(18)(19)(20)(21)(22)(23)(24))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 10 -1
	)
)
V 000050 55 2452          1367697028345 Structure
(_unit VHDL (lut4 0 16892 (structure 0 16900 ))
	(_version v98)
	(_time 1367697028346 2013.05.04 12:50:28)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 020107050554521107064159560506010604510507)
	(_entity
		(_time 1367697028337)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 16902 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0101010101010101"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0101010101010101"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 16893 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 16893 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 16893 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 16893 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 16894 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2456          1367697028358 Structure
(_unit VHDL (lut40013 0 16913 (structure 0 16921 ))
	(_version v98)
	(_time 1367697028359 2013.05.04 12:50:28)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 11121417154741021410014e401210121217421614)
	(_entity
		(_time 1367697028352)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 16923 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0000000000000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0000000000000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 16914 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 16914 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 16914 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 16914 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 16915 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2824          1367697028371 Structure
(_unit VHDL (vmuxregsre0014 0 16934 (structure 0 16943 ))
	(_version v98)
	(_time 1367697028372 2013.05.04 12:50:28)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 21237125747770362825337b752726262226232724)
	(_entity
		(_time 1367697028365)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.fl1p3dx
			(_object
				(_generic (_internal gsr ~extmachxo2.components.~STRING~1571 0 798 (_entity -1 (_string \"ENABLED"\))))
				(_port (_internal d0 ~extieee.std_logic_1164.STD_LOGIC 0 800 (_entity (_in ((i 1))))))
				(_port (_internal d1 ~extieee.std_logic_1164.STD_LOGIC 0 801 (_entity (_in ((i 1))))))
				(_port (_internal sp ~extieee.std_logic_1164.STD_LOGIC 0 802 (_entity (_in ((i 1))))))
				(_port (_internal ck ~extieee.std_logic_1164.STD_LOGIC 0 803 (_entity (_in ((i 1))))))
				(_port (_internal sd ~extieee.std_logic_1164.STD_LOGIC 0 804 (_entity (_in ((i 1))))))
				(_port (_internal cd ~extieee.std_logic_1164.STD_LOGIC 0 805 (_entity (_in ((i 1))))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 806 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST01 0 16945 (_component .machxo2.components.fl1p3dx )
		(_generic
			((gsr)(_string \"DISABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((sp)(SP))
			((ck)(CK))
			((sd)(SD))
			((cd)(LSR))
			((q)(Q))
		)
		(_use (_entity machxo2 fl1p3dx)
			(_generic
				((gsr)(_string \"DISABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sp)(sp))
				((ck)(ck))
				((sd)(sd))
				((cd)(cd))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 16935 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 16935 (_entity (_in ))))
		(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 16935 (_entity (_in ))))
		(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 16936 (_entity (_in ))))
		(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 16936 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 16936 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 16937 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~1571 (machxo2 components ~STRING~1571)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 14685         1367697028387 Structure
(_unit VHDL (slice_83 0 16956 (structure 0 16994 ))
	(_version v98)
	(_time 1367697028388 2013.05.04 12:50:28)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 3032653563676d2666642569373338333337333663)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697028378)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut4
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 17020 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 17020 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 17020 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 17020 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 17021 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 17017 (_entity (_out ))))
			)
		)
		(lut40013
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 17024 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 17024 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 17024 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 17024 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 17025 (_entity (_out ))))
			)
		)
		(vmuxregsre0014
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 17028 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 17028 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 17028 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 17029 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 17029 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 17029 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 17030 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 17014 (_entity (_out ))))
			)
		)
	)
	(_instantiation dROM_DOUT_1io_RNO_0 0 17033 (_component lut4 )
		(_port
			((A)(A1_ipd))
			((B)(GNDI))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F1_out))
		)
		(_use (_entity . lut4)
		)
	)
	(_instantiation DRIVEGND 0 17035 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation GNDI0 0 17037 (_component lut40013 )
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_entity . lut40013)
		)
	)
	(_instantiation JMPREG3_5 0 17039 (_component vmuxregsre0014 )
		(_port
			((D0)(M1_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0014)
		)
	)
	(_instantiation DRIVEVCC 0 17042 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation JMPREG3_4 0 17044 (_component vmuxregsre0014 )
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0014)
		)
	)
	(_block WireDelay 0 17049 
		(_object
			(_process
				(line__17051(_architecture 0 0 17051 (_procedure_call (_simple)(_target(9))(_sensitivity(0)))))
				(line__17052(_architecture 1 0 17052 (_procedure_call (_simple)(_target(10))(_sensitivity(1)))))
				(line__17053(_architecture 2 0 17053 (_procedure_call (_simple)(_target(12))(_sensitivity(2)))))
				(line__17054(_architecture 3 0 17054 (_procedure_call (_simple)(_target(14))(_sensitivity(3)))))
				(line__17055(_architecture 4 0 17055 (_procedure_call (_simple)(_target(16))(_sensitivity(4)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 17059 
		(_object
			(_process
				(line__17061(_architecture 5 0 17061 (_procedure_call (_simple)(_target(11))(_sensitivity(10)))))
				(line__17062(_architecture 6 0 17062 (_procedure_call (_simple)(_target(13))(_sensitivity(12)))))
				(line__17063(_architecture 7 0 17063 (_procedure_call (_simple)(_target(15))(_sensitivity(14)))))
				(line__17064(_architecture 8 0 17064 (_procedure_call (_simple)(_target(17))(_sensitivity(16)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 16959 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 16960 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 16961 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 16962 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 16962 (_entity (_string \"SLICE_83"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16964 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_M1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16965 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_M0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16966 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 16967 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 16968 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16969 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16970 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16971 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 16972 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_M1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 16973 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_M1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 16974 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_M1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 16975 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_M0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 16976 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_M0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 16977 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_M0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 16978 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 16979 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 16980 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 16981 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 16982 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 16983 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 16984 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 16986 (_entity (_in ))))
		(_port (_internal M1 ~extieee.std_logic_1164.STD_LOGIC 0 16986 (_entity (_in ))))
		(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 16986 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 16987 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16987 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 16987 (_entity (_out ))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 16988 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 16988 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 16988 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16997 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal M1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16998 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal M1_dly ~extieee.std_logic_1164.STD_LOGIC 0 16999 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal M0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 17000 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal M0_dly ~extieee.std_logic_1164.STD_LOGIC 0 17001 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 17002 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 17003 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 17004 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 17005 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 17006 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 17007 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 17008 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 17009 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 17011 (_architecture (_uni ))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 17012 (_architecture (_uni ))))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 17069 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 17070 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 17071 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 17072 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 17073 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 17074 (_process 0 )))
		(_variable (_internal tviol_M1_CLK ~extieee.std_logic_1164.X01 0 17076 (_process 0 ((i 2)))))
		(_variable (_internal M1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 17077 (_process 0 )))
		(_variable (_internal tviol_M0_CLK ~extieee.std_logic_1164.X01 0 17078 (_process 0 ((i 2)))))
		(_variable (_internal M0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 17079 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 17080 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 17081 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 17082 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 17083 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 9 0 17067 (_process (_simple)(_target(5)(6)(7)(8))(_sensitivity(9)(11)(13)(15)(17)(18)(19)(20)(21))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(12621 )
		(4934723 )
		(12365 )
		(17731 )
		(12369 )
		(12614 )
		(12625 )
	)
	(_model . Structure 10 -1
	)
)
V 000050 55 2456          1367697028407 Structure
(_unit VHDL (lut40015 0 17194 (structure 0 17202 ))
	(_version v98)
	(_time 1367697028408 2013.05.04 12:50:28)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 40434543451610534541501f114341434546134745)
	(_entity
		(_time 1367697028401)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 17204 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1000000000000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1000000000000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 17195 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 17195 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 17195 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 17195 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 17196 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2456          1367697028421 Structure
(_unit VHDL (lut40016 0 17215 (structure 0 17223 ))
	(_version v98)
	(_time 1367697028422 2013.05.04 12:50:28)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 50535552550600435551400f015351535656035755)
	(_entity
		(_time 1367697028415)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 17225 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1000000000000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1000000000000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 17216 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 17216 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 17216 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 17216 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 17217 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 18828         1367697028444 Structure
(_unit VHDL (slice_84 0 17236 (structure 0 17291 ))
	(_version v98)
	(_time 1367697028445 2013.05.04 12:50:28)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 5f5d0a5c5a0802495c58585c1900065c5b585c590c5956)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697028435)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40015
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 17329 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 17329 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 17329 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 17329 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 17330 (_entity (_out ))))
			)
		)
		(lut40016
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 17333 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 17333 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 17333 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 17333 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 17334 (_entity (_out ))))
			)
		)
		(vmuxregsre0014
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 17324 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 17324 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 17324 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 17325 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 17325 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 17325 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 17326 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 17318 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 17321 (_entity (_out ))))
			)
		)
	)
	(_instantiation main_un1_C1_12 0 17337 (_component lut40015 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40015)
		)
	)
	(_instantiation main_un1_C4_16 0 17339 (_component lut40016 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40016)
		)
	)
	(_instantiation JMPREG3_7 0 17341 (_component vmuxregsre0014 )
		(_port
			((D0)(M1_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0014)
		)
	)
	(_instantiation DRIVEVCC 0 17344 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 17346 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation JMPREG3_6 0 17348 (_component vmuxregsre0014 )
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0014)
		)
	)
	(_block WireDelay 0 17353 
		(_object
			(_process
				(line__17355(_architecture 0 0 17355 (_procedure_call (_simple)(_target(16))(_sensitivity(0)))))
				(line__17356(_architecture 1 0 17356 (_procedure_call (_simple)(_target(17))(_sensitivity(1)))))
				(line__17357(_architecture 2 0 17357 (_procedure_call (_simple)(_target(18))(_sensitivity(2)))))
				(line__17358(_architecture 3 0 17358 (_procedure_call (_simple)(_target(19))(_sensitivity(3)))))
				(line__17359(_architecture 4 0 17359 (_procedure_call (_simple)(_target(20))(_sensitivity(4)))))
				(line__17360(_architecture 5 0 17360 (_procedure_call (_simple)(_target(21))(_sensitivity(5)))))
				(line__17361(_architecture 6 0 17361 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__17362(_architecture 7 0 17362 (_procedure_call (_simple)(_target(23))(_sensitivity(7)))))
				(line__17363(_architecture 8 0 17363 (_procedure_call (_simple)(_target(24))(_sensitivity(8)))))
				(line__17364(_architecture 9 0 17364 (_procedure_call (_simple)(_target(26))(_sensitivity(9)))))
				(line__17365(_architecture 10 0 17365 (_procedure_call (_simple)(_target(28))(_sensitivity(10)))))
				(line__17366(_architecture 11 0 17366 (_procedure_call (_simple)(_target(30))(_sensitivity(11)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 17370 
		(_object
			(_process
				(line__17372(_architecture 12 0 17372 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
				(line__17373(_architecture 13 0 17373 (_procedure_call (_simple)(_target(27))(_sensitivity(26)))))
				(line__17374(_architecture 14 0 17374 (_procedure_call (_simple)(_target(29))(_sensitivity(28)))))
				(line__17375(_architecture 15 0 17375 (_procedure_call (_simple)(_target(31))(_sensitivity(30)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 17239 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 17240 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 17241 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 17242 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 17242 (_entity (_string \"SLICE_84"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17244 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17245 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17246 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17247 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17248 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17249 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17250 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17251 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_M1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17252 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_M0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17253 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 17254 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 17255 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17256 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17257 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17258 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17259 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17260 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17261 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17262 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17263 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17264 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17265 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 17266 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_M1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 17267 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_M1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 17268 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_M1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 17269 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_M0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 17270 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_M0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 17271 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_M0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 17272 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 17273 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 17274 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 17275 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 17276 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 17277 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 17278 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 17280 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 17280 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 17280 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 17281 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 17281 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 17281 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 17282 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 17282 (_entity (_in ))))
		(_port (_internal M1 ~extieee.std_logic_1164.STD_LOGIC 0 17282 (_entity (_in ))))
		(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 17283 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 17283 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 17283 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 17284 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 17284 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 17284 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 17285 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 17294 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 17295 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 17296 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 17297 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 17298 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 17299 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 17300 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 17301 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal M1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 17302 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal M1_dly ~extieee.std_logic_1164.STD_LOGIC 0 17303 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal M0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 17304 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal M0_dly ~extieee.std_logic_1164.STD_LOGIC 0 17305 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 17306 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 17307 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 17308 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 17309 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 17310 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 17311 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 17312 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 17313 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 17315 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 17316 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 17381 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 17382 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 17383 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 17384 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 17385 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 17386 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 17387 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 17388 (_process 0 )))
		(_variable (_internal tviol_M1_CLK ~extieee.std_logic_1164.X01 0 17390 (_process 0 ((i 2)))))
		(_variable (_internal M1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 17391 (_process 0 )))
		(_variable (_internal tviol_M0_CLK ~extieee.std_logic_1164.X01 0 17392 (_process 0 ((i 2)))))
		(_variable (_internal M0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 17393 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 17394 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 17395 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 17396 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 17397 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 16 0 17378 (_process (_simple)(_target(12)(13)(14)(15))(_sensitivity(16)(17)(18)(19)(20)(21)(22)(23)(25)(27)(29)(31)(32)(33)(34)(35))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(12621 )
		(4934723 )
		(12365 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
	)
	(_model . Structure 17 -1
	)
)
V 000050 55 2456          1367697028468 Structure
(_unit VHDL (lut40017 0 17533 (structure 0 17541 ))
	(_version v98)
	(_time 1367697028469 2013.05.04 12:50:28)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 7e7d7b7e2e282e6d7b7f6e212f7d7f7d79782d797b)
	(_entity
		(_time 1367697028462)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 17543 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1000000000000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1000000000000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 17534 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 17534 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 17534 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 17534 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 17535 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2456          1367697028480 Structure
(_unit VHDL (lut40018 0 17554 (structure 0 17562 ))
	(_version v98)
	(_time 1367697028481 2013.05.04 12:50:28)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 8e8d8b81ded8de9d8b8f9ed1df8d8f8d8688dd898b)
	(_entity
		(_time 1367697028475)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 17564 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1000000000000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1000000000000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 17555 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 17555 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 17555 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 17555 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 17556 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 18828         1367697028503 Structure
(_unit VHDL (slice_85 0 17575 (structure 0 17630 ))
	(_version v98)
	(_time 1367697028504 2013.05.04 12:50:28)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 9e9ccb9198c9c3889d99999dd8c1c79d9b999d98cd9897)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697028488)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40017
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 17668 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 17668 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 17668 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 17668 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 17669 (_entity (_out ))))
			)
		)
		(lut40018
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 17672 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 17672 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 17672 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 17672 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 17673 (_entity (_out ))))
			)
		)
		(vmuxregsre0014
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 17663 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 17663 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 17663 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 17664 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 17664 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 17664 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 17665 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 17657 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 17660 (_entity (_out ))))
			)
		)
	)
	(_instantiation main_un1_C4_15 0 17676 (_component lut40017 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40017)
		)
	)
	(_instantiation main_un1_C4_13 0 17678 (_component lut40018 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40018)
		)
	)
	(_instantiation JMPREG3_9 0 17680 (_component vmuxregsre0014 )
		(_port
			((D0)(M1_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0014)
		)
	)
	(_instantiation DRIVEVCC 0 17683 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 17685 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation JMPREG3_8 0 17687 (_component vmuxregsre0014 )
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0014)
		)
	)
	(_block WireDelay 0 17692 
		(_object
			(_process
				(line__17694(_architecture 0 0 17694 (_procedure_call (_simple)(_target(16))(_sensitivity(0)))))
				(line__17695(_architecture 1 0 17695 (_procedure_call (_simple)(_target(17))(_sensitivity(1)))))
				(line__17696(_architecture 2 0 17696 (_procedure_call (_simple)(_target(18))(_sensitivity(2)))))
				(line__17697(_architecture 3 0 17697 (_procedure_call (_simple)(_target(19))(_sensitivity(3)))))
				(line__17698(_architecture 4 0 17698 (_procedure_call (_simple)(_target(20))(_sensitivity(4)))))
				(line__17699(_architecture 5 0 17699 (_procedure_call (_simple)(_target(21))(_sensitivity(5)))))
				(line__17700(_architecture 6 0 17700 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__17701(_architecture 7 0 17701 (_procedure_call (_simple)(_target(23))(_sensitivity(7)))))
				(line__17702(_architecture 8 0 17702 (_procedure_call (_simple)(_target(24))(_sensitivity(8)))))
				(line__17703(_architecture 9 0 17703 (_procedure_call (_simple)(_target(26))(_sensitivity(9)))))
				(line__17704(_architecture 10 0 17704 (_procedure_call (_simple)(_target(28))(_sensitivity(10)))))
				(line__17705(_architecture 11 0 17705 (_procedure_call (_simple)(_target(30))(_sensitivity(11)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 17709 
		(_object
			(_process
				(line__17711(_architecture 12 0 17711 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
				(line__17712(_architecture 13 0 17712 (_procedure_call (_simple)(_target(27))(_sensitivity(26)))))
				(line__17713(_architecture 14 0 17713 (_procedure_call (_simple)(_target(29))(_sensitivity(28)))))
				(line__17714(_architecture 15 0 17714 (_procedure_call (_simple)(_target(31))(_sensitivity(30)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 17578 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 17579 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 17580 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 17581 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 17581 (_entity (_string \"SLICE_85"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17583 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17584 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17585 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17586 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17587 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17588 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17589 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17590 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_M1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17591 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_M0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17592 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 17593 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 17594 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17595 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17596 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17597 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17598 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17599 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17600 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17601 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17602 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17603 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17604 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 17605 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_M1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 17606 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_M1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 17607 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_M1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 17608 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_M0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 17609 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_M0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 17610 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_M0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 17611 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 17612 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 17613 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 17614 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 17615 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 17616 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 17617 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 17619 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 17619 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 17619 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 17620 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 17620 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 17620 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 17621 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 17621 (_entity (_in ))))
		(_port (_internal M1 ~extieee.std_logic_1164.STD_LOGIC 0 17621 (_entity (_in ))))
		(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 17622 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 17622 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 17622 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 17623 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 17623 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 17623 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 17624 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 17633 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 17634 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 17635 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 17636 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 17637 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 17638 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 17639 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 17640 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal M1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 17641 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal M1_dly ~extieee.std_logic_1164.STD_LOGIC 0 17642 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal M0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 17643 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal M0_dly ~extieee.std_logic_1164.STD_LOGIC 0 17644 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 17645 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 17646 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 17647 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 17648 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 17649 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 17650 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 17651 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 17652 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 17654 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 17655 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 17720 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 17721 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 17722 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 17723 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 17724 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 17725 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 17726 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 17727 (_process 0 )))
		(_variable (_internal tviol_M1_CLK ~extieee.std_logic_1164.X01 0 17729 (_process 0 ((i 2)))))
		(_variable (_internal M1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 17730 (_process 0 )))
		(_variable (_internal tviol_M0_CLK ~extieee.std_logic_1164.X01 0 17731 (_process 0 ((i 2)))))
		(_variable (_internal M0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 17732 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 17733 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 17734 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 17735 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 17736 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 16 0 17717 (_process (_simple)(_target(12)(13)(14)(15))(_sensitivity(16)(17)(18)(19)(20)(21)(22)(23)(25)(27)(29)(31)(32)(33)(34)(35))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(12621 )
		(4934723 )
		(12365 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
	)
	(_model . Structure 17 -1
	)
)
V 000050 55 2456          1367697028522 Structure
(_unit VHDL (lut40019 0 17872 (structure 0 17880 ))
	(_version v98)
	(_time 1367697028523 2013.05.04 12:50:28)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code adaea8fbfcfbfdbea8acbdf2fcaeacaea4abfeaaa8)
	(_entity
		(_time 1367697028516)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 17882 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1000000000000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1000000000000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 17873 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 17873 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 17873 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 17873 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 17874 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2456          1367697028533 Structure
(_unit VHDL (lut40020 0 17893 (structure 0 17901 ))
	(_version v98)
	(_time 1367697028534 2013.05.04 12:50:28)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code bdbeb8e8ecebedaeb8bcade2ecbebfbebdbbeebab8)
	(_entity
		(_time 1367697028528)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 17903 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1000000000000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1000000000000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 17894 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 17894 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 17894 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 17894 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 17895 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 18832         1367697028550 Structure
(_unit VHDL (slice_86 0 17914 (structure 0 17969 ))
	(_version v98)
	(_time 1367697028551 2013.05.04 12:50:28)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code ccce9999cc9b91dacfcbcbcf8a9395cfcacbcfca9fcac5)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697028541)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40019
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 18007 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 18007 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 18007 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 18007 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 18008 (_entity (_out ))))
			)
		)
		(lut40020
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 18011 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 18011 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 18011 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 18011 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 18012 (_entity (_out ))))
			)
		)
		(vmuxregsre0014
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 18002 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 18002 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 18002 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 18003 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 18003 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 18003 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 18004 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 17996 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 17999 (_entity (_out ))))
			)
		)
	)
	(_instantiation main_un1_C2_12 0 18015 (_component lut40019 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40019)
		)
	)
	(_instantiation main_un1_C3_22_7 0 18017 (_component lut40020 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40020)
		)
	)
	(_instantiation JMPREG3_11 0 18019 (_component vmuxregsre0014 )
		(_port
			((D0)(M1_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0014)
		)
	)
	(_instantiation DRIVEVCC 0 18022 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 18024 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation JMPREG3_10 0 18026 (_component vmuxregsre0014 )
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0014)
		)
	)
	(_block WireDelay 0 18031 
		(_object
			(_process
				(line__18033(_architecture 0 0 18033 (_procedure_call (_simple)(_target(16))(_sensitivity(0)))))
				(line__18034(_architecture 1 0 18034 (_procedure_call (_simple)(_target(17))(_sensitivity(1)))))
				(line__18035(_architecture 2 0 18035 (_procedure_call (_simple)(_target(18))(_sensitivity(2)))))
				(line__18036(_architecture 3 0 18036 (_procedure_call (_simple)(_target(19))(_sensitivity(3)))))
				(line__18037(_architecture 4 0 18037 (_procedure_call (_simple)(_target(20))(_sensitivity(4)))))
				(line__18038(_architecture 5 0 18038 (_procedure_call (_simple)(_target(21))(_sensitivity(5)))))
				(line__18039(_architecture 6 0 18039 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__18040(_architecture 7 0 18040 (_procedure_call (_simple)(_target(23))(_sensitivity(7)))))
				(line__18041(_architecture 8 0 18041 (_procedure_call (_simple)(_target(24))(_sensitivity(8)))))
				(line__18042(_architecture 9 0 18042 (_procedure_call (_simple)(_target(26))(_sensitivity(9)))))
				(line__18043(_architecture 10 0 18043 (_procedure_call (_simple)(_target(28))(_sensitivity(10)))))
				(line__18044(_architecture 11 0 18044 (_procedure_call (_simple)(_target(30))(_sensitivity(11)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 18048 
		(_object
			(_process
				(line__18050(_architecture 12 0 18050 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
				(line__18051(_architecture 13 0 18051 (_procedure_call (_simple)(_target(27))(_sensitivity(26)))))
				(line__18052(_architecture 14 0 18052 (_procedure_call (_simple)(_target(29))(_sensitivity(28)))))
				(line__18053(_architecture 15 0 18053 (_procedure_call (_simple)(_target(31))(_sensitivity(30)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 17917 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 17918 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 17919 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 17920 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 17920 (_entity (_string \"SLICE_86"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17922 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17923 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17924 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17925 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17926 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17927 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17928 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17929 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_M1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17930 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_M0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17931 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 17932 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 17933 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17934 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17935 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17936 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17937 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17938 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17939 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17940 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17941 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17942 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17943 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 17944 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_M1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 17945 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_M1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 17946 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_M1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 17947 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_M0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 17948 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_M0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 17949 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_M0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 17950 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 17951 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 17952 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 17953 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 17954 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 17955 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 17956 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 17958 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 17958 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 17958 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 17959 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 17959 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 17959 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 17960 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 17960 (_entity (_in ))))
		(_port (_internal M1 ~extieee.std_logic_1164.STD_LOGIC 0 17960 (_entity (_in ))))
		(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 17961 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 17961 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 17961 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 17962 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 17962 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 17962 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 17963 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 17972 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 17973 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 17974 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 17975 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 17976 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 17977 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 17978 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 17979 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal M1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 17980 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal M1_dly ~extieee.std_logic_1164.STD_LOGIC 0 17981 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal M0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 17982 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal M0_dly ~extieee.std_logic_1164.STD_LOGIC 0 17983 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 17984 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 17985 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 17986 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 17987 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 17988 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 17989 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 17990 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 17991 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 17993 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 17994 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 18059 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 18060 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 18061 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 18062 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 18063 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 18064 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 18065 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 18066 (_process 0 )))
		(_variable (_internal tviol_M1_CLK ~extieee.std_logic_1164.X01 0 18068 (_process 0 ((i 2)))))
		(_variable (_internal M1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 18069 (_process 0 )))
		(_variable (_internal tviol_M0_CLK ~extieee.std_logic_1164.X01 0 18070 (_process 0 ((i 2)))))
		(_variable (_internal M0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 18071 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 18072 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 18073 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 18074 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 18075 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 16 0 18056 (_process (_simple)(_target(12)(13)(14)(15))(_sensitivity(16)(17)(18)(19)(20)(21)(22)(23)(25)(27)(29)(31)(32)(33)(34)(35))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(12621 )
		(4934723 )
		(12365 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
	)
	(_model . Structure 17 -1
	)
)
V 000050 55 2456          1367697028572 Structure
(_unit VHDL (lut40021 0 18211 (structure 0 18219 ))
	(_version v98)
	(_time 1367697028573 2013.05.04 12:50:28)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code ecefe9bebababcffe9edfcb3bdefeeefedeabfebe9)
	(_entity
		(_time 1367697028566)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 18221 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0000000000001000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0000000000001000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 18212 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 18212 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 18212 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 18212 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 18213 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2456          1367697028584 Structure
(_unit VHDL (lut40022 0 18232 (structure 0 18240 ))
	(_version v98)
	(_time 1367697028585 2013.05.04 12:50:28)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code ecefe9bebababcffe9edfcb3bdefeeefeeeabfebe9)
	(_entity
		(_time 1367697028578)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 18242 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1110111011101110"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1110111011101110"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 18233 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 18233 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 18233 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 18233 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 18234 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 17721         1367697028610 Structure
(_unit VHDL (slice_87 0 18253 (structure 0 18303 ))
	(_version v98)
	(_time 1367697028611 2013.05.04 12:50:28)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 0b0a080d0a5c561d080c0f084d5452080c0c080d580d02)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697028600)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40021
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 18339 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 18339 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 18339 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 18339 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 18340 (_entity (_out ))))
			)
		)
		(lut40022
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 18343 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 18343 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 18343 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 18343 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 18344 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 18331 (_entity (_out ))))
			)
		)
		(vmuxregsre0014
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 18334 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 18334 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 18334 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 18335 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 18335 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 18335 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 18336 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 18328 (_entity (_out ))))
			)
		)
	)
	(_instantiation main_pc182 0 18347 (_component lut40021 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40021)
		)
	)
	(_instantiation dROM_DOUT_81_i_0_o3_21 0 18349 (_component lut40022 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_entity . lut40022)
		)
	)
	(_instantiation DRIVEGND 0 18351 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation JMPREG3_0 0 18353 (_component vmuxregsre0014 )
		(_port
			((D0)(M1_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0014)
		)
	)
	(_instantiation DRIVEVCC 0 18356 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation JMPREG3_12 0 18358 (_component vmuxregsre0014 )
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0014)
		)
	)
	(_block WireDelay 0 18363 
		(_object
			(_process
				(line__18365(_architecture 0 0 18365 (_procedure_call (_simple)(_target(14))(_sensitivity(0)))))
				(line__18366(_architecture 1 0 18366 (_procedure_call (_simple)(_target(15))(_sensitivity(1)))))
				(line__18367(_architecture 2 0 18367 (_procedure_call (_simple)(_target(16))(_sensitivity(2)))))
				(line__18368(_architecture 3 0 18368 (_procedure_call (_simple)(_target(17))(_sensitivity(3)))))
				(line__18369(_architecture 4 0 18369 (_procedure_call (_simple)(_target(18))(_sensitivity(4)))))
				(line__18370(_architecture 5 0 18370 (_procedure_call (_simple)(_target(19))(_sensitivity(5)))))
				(line__18371(_architecture 6 0 18371 (_procedure_call (_simple)(_target(20))(_sensitivity(6)))))
				(line__18372(_architecture 7 0 18372 (_procedure_call (_simple)(_target(22))(_sensitivity(7)))))
				(line__18373(_architecture 8 0 18373 (_procedure_call (_simple)(_target(24))(_sensitivity(8)))))
				(line__18374(_architecture 9 0 18374 (_procedure_call (_simple)(_target(26))(_sensitivity(9)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 18378 
		(_object
			(_process
				(line__18380(_architecture 10 0 18380 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
				(line__18381(_architecture 11 0 18381 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__18382(_architecture 12 0 18382 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
				(line__18383(_architecture 13 0 18383 (_procedure_call (_simple)(_target(27))(_sensitivity(26)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 18256 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 18257 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 18258 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 18259 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 18259 (_entity (_string \"SLICE_87"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 18261 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 18262 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 18263 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 18264 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 18265 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 18266 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_M1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 18267 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_M0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 18268 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 18269 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 18270 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 18271 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 18272 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 18273 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 18274 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 18275 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 18276 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 18277 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 18278 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 18279 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_M1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 18280 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_M1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 18281 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_M1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 18282 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_M0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 18283 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_M0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 18284 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_M0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 18285 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 18286 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 18287 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 18288 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 18289 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 18290 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 18291 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 18293 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 18293 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18293 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18294 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18294 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18294 (_entity (_in ))))
		(_port (_internal M1 ~extieee.std_logic_1164.STD_LOGIC 0 18295 (_entity (_in ))))
		(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 18295 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 18295 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18296 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18296 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18296 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18297 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18297 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 18306 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 18307 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 18308 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 18309 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 18310 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 18311 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal M1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 18312 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal M1_dly ~extieee.std_logic_1164.STD_LOGIC 0 18313 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal M0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 18314 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal M0_dly ~extieee.std_logic_1164.STD_LOGIC 0 18315 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 18316 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 18317 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 18318 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 18319 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 18320 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 18321 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 18322 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 18323 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 18325 (_architecture (_uni ))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 18326 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 18388 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 18389 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 18390 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 18391 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 18392 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 18393 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 18394 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 18395 (_process 0 )))
		(_variable (_internal tviol_M1_CLK ~extieee.std_logic_1164.X01 0 18397 (_process 0 ((i 2)))))
		(_variable (_internal M1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 18398 (_process 0 )))
		(_variable (_internal tviol_M0_CLK ~extieee.std_logic_1164.X01 0 18399 (_process 0 ((i 2)))))
		(_variable (_internal M0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 18400 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 18401 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 18402 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 18403 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 18404 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 14 0 18386 (_process (_simple)(_target(10)(11)(12)(13))(_sensitivity(14)(15)(16)(17)(18)(19)(21)(23)(25)(27)(28)(29)(30)(31))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(12621 )
		(4934723 )
		(12365 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
	)
	(_model . Structure 15 -1
	)
)
V 000050 55 2456          1367697028640 Structure
(_unit VHDL (lut40023 0 18534 (structure 0 18542 ))
	(_version v98)
	(_time 1367697028641 2013.05.04 12:50:28)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 2a2a792f7e7c7a392f2b3a757b292829292c792d2f)
	(_entity
		(_time 1367697028634)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 18544 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1111111110111010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1111111110111010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 18535 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 18535 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 18535 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 18535 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 18536 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 17120         1367697028673 Structure
(_unit VHDL (slice_88 0 18555 (structure 0 18605 ))
	(_version v98)
	(_time 1367697028674 2013.05.04 12:50:28)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 49484a4b131e145f4a4e4c490f16104a414e4a4f1a4f40)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697028655)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40023
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 18641 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 18641 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 18641 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 18641 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 18642 (_entity (_out ))))
			)
		)
		(vmuxregsre0003
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 18636 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 18636 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 18636 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 18637 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 18637 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 18637 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 18638 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 18630 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 18633 (_entity (_out ))))
			)
		)
	)
	(_instantiation main_PC_15_iv_1 0 18645 (_component lut40023 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40023)
		)
	)
	(_instantiation main_PC_15_iv_0 0 18647 (_component lut40023 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40023)
		)
	)
	(_instantiation PC_1 0 18649 (_component vmuxregsre0003 )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0003)
		)
	)
	(_instantiation DRIVEVCC 0 18652 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 18654 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation PC_0 0 18656 (_component vmuxregsre0003 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0003)
		)
	)
	(_block WireDelay 0 18661 
		(_object
			(_process
				(line__18663(_architecture 0 0 18663 (_procedure_call (_simple)(_target(15))(_sensitivity(0)))))
				(line__18664(_architecture 1 0 18664 (_procedure_call (_simple)(_target(16))(_sensitivity(1)))))
				(line__18665(_architecture 2 0 18665 (_procedure_call (_simple)(_target(17))(_sensitivity(2)))))
				(line__18666(_architecture 3 0 18666 (_procedure_call (_simple)(_target(18))(_sensitivity(3)))))
				(line__18667(_architecture 4 0 18667 (_procedure_call (_simple)(_target(19))(_sensitivity(4)))))
				(line__18668(_architecture 5 0 18668 (_procedure_call (_simple)(_target(20))(_sensitivity(5)))))
				(line__18669(_architecture 6 0 18669 (_procedure_call (_simple)(_target(21))(_sensitivity(6)))))
				(line__18670(_architecture 7 0 18670 (_procedure_call (_simple)(_target(22))(_sensitivity(7)))))
				(line__18671(_architecture 8 0 18671 (_procedure_call (_simple)(_target(23))(_sensitivity(8)))))
				(line__18672(_architecture 9 0 18672 (_procedure_call (_simple)(_target(25))(_sensitivity(9)))))
				(line__18673(_architecture 10 0 18673 (_procedure_call (_simple)(_target(27))(_sensitivity(10)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 18677 
		(_object
			(_process
				(line__18679(_architecture 11 0 18679 (_procedure_call (_simple)(_target(24))(_sensitivity(23)))))
				(line__18680(_architecture 12 0 18680 (_procedure_call (_simple)(_target(26))(_sensitivity(25)))))
				(line__18681(_architecture 13 0 18681 (_procedure_call (_simple)(_target(28))(_sensitivity(27)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 18558 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 18559 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 18560 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 18561 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 18561 (_entity (_string \"SLICE_88"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 18563 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 18564 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 18565 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 18566 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 18567 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 18568 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 18569 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 18570 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 18571 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 18572 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 18573 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 18574 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 18575 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 18576 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 18577 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 18578 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 18579 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 18580 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 18581 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 18582 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 18583 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 18584 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 18585 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 18586 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 18587 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 18588 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 18589 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 18590 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 18591 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 18592 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 18593 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 18595 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 18595 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18595 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18596 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 18596 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 18596 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18597 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18597 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18597 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18598 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18598 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18598 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18599 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18599 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18599 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 18608 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 18609 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 18610 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 18611 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 18612 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 18613 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 18614 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 18615 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 18616 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 18617 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 18618 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 18619 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 18620 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 18621 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 18622 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 18623 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 18624 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 18625 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 18627 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 18628 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 18687 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 18688 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 18689 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 18690 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 18691 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 18692 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 18693 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 18694 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 18696 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 18697 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 18698 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 18699 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 18700 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 18701 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 14 0 18684 (_process (_simple)(_target(11)(12)(13)(14))(_sensitivity(15)(16)(17)(18)(19)(20)(21)(22)(24)(26)(28)(29)(30)(31)(32))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
	)
	(_model . Structure 15 -1
	)
)
V 000050 55 2456          1367697028699 Structure
(_unit VHDL (lut40024 0 18819 (structure 0 18827 ))
	(_version v98)
	(_time 1367697028700 2013.05.04 12:50:28)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 68683b69653e387b6d697837396b6a6b6c6e3b6f6d)
	(_entity
		(_time 1367697028693)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 18829 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1111111110101110"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1111111110101110"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 18820 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 18820 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 18820 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 18820 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 18821 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2456          1367697028712 Structure
(_unit VHDL (lut40025 0 18840 (structure 0 18848 ))
	(_version v98)
	(_time 1367697028713 2013.05.04 12:50:28)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 68683b69653e387b6d697837396b6a6b6d6e3b6f6d)
	(_entity
		(_time 1367697028706)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 18850 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1111111110101110"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1111111110101110"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 18841 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 18841 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 18841 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 18841 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 18842 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 17588         1367697028734 Structure
(_unit VHDL (slice_89 0 18861 (structure 0 18911 ))
	(_version v98)
	(_time 1367697028735 2013.05.04 12:50:28)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 88898b86d3dfd59e8b8f8d84ced7d18b818f8b8edb8e81)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697028722)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40024
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 18947 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 18947 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 18947 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 18947 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 18948 (_entity (_out ))))
			)
		)
		(lut40025
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 18951 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 18951 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 18951 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 18951 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 18952 (_entity (_out ))))
			)
		)
		(vmuxregsre0003
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 18942 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 18942 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 18942 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 18943 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 18943 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 18943 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 18944 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 18936 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 18939 (_entity (_out ))))
			)
		)
	)
	(_instantiation main_PC_15_iv_3 0 18955 (_component lut40024 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40024)
		)
	)
	(_instantiation main_PC_15_iv_2 0 18957 (_component lut40025 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40025)
		)
	)
	(_instantiation PC_3 0 18959 (_component vmuxregsre0003 )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0003)
		)
	)
	(_instantiation DRIVEVCC 0 18962 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 18964 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation PC_2 0 18966 (_component vmuxregsre0003 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0003)
		)
	)
	(_block WireDelay 0 18971 
		(_object
			(_process
				(line__18973(_architecture 0 0 18973 (_procedure_call (_simple)(_target(15))(_sensitivity(0)))))
				(line__18974(_architecture 1 0 18974 (_procedure_call (_simple)(_target(16))(_sensitivity(1)))))
				(line__18975(_architecture 2 0 18975 (_procedure_call (_simple)(_target(17))(_sensitivity(2)))))
				(line__18976(_architecture 3 0 18976 (_procedure_call (_simple)(_target(18))(_sensitivity(3)))))
				(line__18977(_architecture 4 0 18977 (_procedure_call (_simple)(_target(19))(_sensitivity(4)))))
				(line__18978(_architecture 5 0 18978 (_procedure_call (_simple)(_target(20))(_sensitivity(5)))))
				(line__18979(_architecture 6 0 18979 (_procedure_call (_simple)(_target(21))(_sensitivity(6)))))
				(line__18980(_architecture 7 0 18980 (_procedure_call (_simple)(_target(22))(_sensitivity(7)))))
				(line__18981(_architecture 8 0 18981 (_procedure_call (_simple)(_target(23))(_sensitivity(8)))))
				(line__18982(_architecture 9 0 18982 (_procedure_call (_simple)(_target(25))(_sensitivity(9)))))
				(line__18983(_architecture 10 0 18983 (_procedure_call (_simple)(_target(27))(_sensitivity(10)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 18987 
		(_object
			(_process
				(line__18989(_architecture 11 0 18989 (_procedure_call (_simple)(_target(24))(_sensitivity(23)))))
				(line__18990(_architecture 12 0 18990 (_procedure_call (_simple)(_target(26))(_sensitivity(25)))))
				(line__18991(_architecture 13 0 18991 (_procedure_call (_simple)(_target(28))(_sensitivity(27)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 18864 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 18865 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 18866 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 18867 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 18867 (_entity (_string \"SLICE_89"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 18869 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 18870 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 18871 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 18872 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 18873 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 18874 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 18875 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 18876 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 18877 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 18878 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 18879 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 18880 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 18881 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 18882 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 18883 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 18884 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 18885 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 18886 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 18887 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 18888 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 18889 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 18890 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 18891 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 18892 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 18893 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 18894 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 18895 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 18896 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 18897 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 18898 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 18899 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 18901 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 18901 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18901 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18902 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 18902 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 18902 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18903 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18903 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18903 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18904 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18904 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18904 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18905 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18905 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18905 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 18914 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 18915 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 18916 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 18917 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 18918 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 18919 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 18920 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 18921 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 18922 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 18923 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 18924 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 18925 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 18926 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 18927 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 18928 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 18929 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 18930 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 18931 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 18933 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 18934 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 18997 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 18998 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 18999 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 19000 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 19001 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 19002 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 19003 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 19004 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 19006 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 19007 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 19008 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 19009 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 19010 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 19011 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 14 0 18994 (_process (_simple)(_target(11)(12)(13)(14))(_sensitivity(15)(16)(17)(18)(19)(20)(21)(22)(24)(26)(28)(29)(30)(31)(32))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
	)
	(_model . Structure 15 -1
	)
)
V 000050 55 2456          1367697028757 Structure
(_unit VHDL (lut40026 0 19129 (structure 0 19137 ))
	(_version v98)
	(_time 1367697028758 2013.05.04 12:50:28)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 9797c49995c1c784929687c8c69495949191c49092)
	(_entity
		(_time 1367697028751)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 19139 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1111111111110010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1111111111110010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 19130 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 19130 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 19130 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 19130 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 19131 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2456          1367697028770 Structure
(_unit VHDL (lut40027 0 19150 (structure 0 19158 ))
	(_version v98)
	(_time 1367697028771 2013.05.04 12:50:28)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code a7a7f4f1a5f1f7b4a2a6b7f8f6a4a5a4a0a1f4a0a2)
	(_entity
		(_time 1367697028765)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 19160 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1111111110111010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1111111110111010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 19151 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 19151 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 19151 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 19151 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 19152 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 17588         1367697028798 Structure
(_unit VHDL (slice_90 0 19171 (structure 0 19221 ))
	(_version v98)
	(_time 1367697028799 2013.05.04 12:50:28)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code c6c7c59393919bd0c5c1c3ca80999ec5c6c1c5c095c0cf)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697028781)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40026
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 19257 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 19257 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 19257 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 19257 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 19258 (_entity (_out ))))
			)
		)
		(lut40027
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 19261 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 19261 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 19261 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 19261 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 19262 (_entity (_out ))))
			)
		)
		(vmuxregsre0003
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 19252 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 19252 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 19252 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 19253 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 19253 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 19253 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 19254 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 19246 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 19249 (_entity (_out ))))
			)
		)
	)
	(_instantiation main_PC_15_iv_5 0 19265 (_component lut40026 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40026)
		)
	)
	(_instantiation main_PC_15_iv_4 0 19267 (_component lut40027 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40027)
		)
	)
	(_instantiation PC_5 0 19269 (_component vmuxregsre0003 )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0003)
		)
	)
	(_instantiation DRIVEVCC 0 19272 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 19274 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation PC_4 0 19276 (_component vmuxregsre0003 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0003)
		)
	)
	(_block WireDelay 0 19281 
		(_object
			(_process
				(line__19283(_architecture 0 0 19283 (_procedure_call (_simple)(_target(15))(_sensitivity(0)))))
				(line__19284(_architecture 1 0 19284 (_procedure_call (_simple)(_target(16))(_sensitivity(1)))))
				(line__19285(_architecture 2 0 19285 (_procedure_call (_simple)(_target(17))(_sensitivity(2)))))
				(line__19286(_architecture 3 0 19286 (_procedure_call (_simple)(_target(18))(_sensitivity(3)))))
				(line__19287(_architecture 4 0 19287 (_procedure_call (_simple)(_target(19))(_sensitivity(4)))))
				(line__19288(_architecture 5 0 19288 (_procedure_call (_simple)(_target(20))(_sensitivity(5)))))
				(line__19289(_architecture 6 0 19289 (_procedure_call (_simple)(_target(21))(_sensitivity(6)))))
				(line__19290(_architecture 7 0 19290 (_procedure_call (_simple)(_target(22))(_sensitivity(7)))))
				(line__19291(_architecture 8 0 19291 (_procedure_call (_simple)(_target(23))(_sensitivity(8)))))
				(line__19292(_architecture 9 0 19292 (_procedure_call (_simple)(_target(25))(_sensitivity(9)))))
				(line__19293(_architecture 10 0 19293 (_procedure_call (_simple)(_target(27))(_sensitivity(10)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 19297 
		(_object
			(_process
				(line__19299(_architecture 11 0 19299 (_procedure_call (_simple)(_target(24))(_sensitivity(23)))))
				(line__19300(_architecture 12 0 19300 (_procedure_call (_simple)(_target(26))(_sensitivity(25)))))
				(line__19301(_architecture 13 0 19301 (_procedure_call (_simple)(_target(28))(_sensitivity(27)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 19174 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 19175 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 19176 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 19177 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 19177 (_entity (_string \"SLICE_90"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19179 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19180 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19181 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19182 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19183 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19184 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19185 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19186 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19187 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19188 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 19189 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19190 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19191 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19192 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19193 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19194 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19195 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19196 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19197 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19198 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19199 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 19200 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 19201 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 19202 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 19203 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 19204 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 19205 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 19206 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 19207 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 19208 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 19209 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 19211 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 19211 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 19211 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 19212 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 19212 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 19212 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 19213 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 19213 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 19213 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 19214 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 19214 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 19214 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 19215 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 19215 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 19215 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 19224 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 19225 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 19226 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 19227 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 19228 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 19229 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 19230 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 19231 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 19232 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 19233 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 19234 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 19235 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 19236 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 19237 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 19238 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 19239 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 19240 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 19241 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 19243 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 19244 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 19307 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 19308 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 19309 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 19310 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 19311 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 19312 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 19313 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 19314 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 19316 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 19317 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 19318 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 19319 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 19320 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 19321 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 14 0 19304 (_process (_simple)(_target(11)(12)(13)(14))(_sensitivity(15)(16)(17)(18)(19)(20)(21)(22)(24)(26)(28)(29)(30)(31)(32))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
	)
	(_model . Structure 15 -1
	)
)
V 000050 55 2456          1367697028819 Structure
(_unit VHDL (lut40028 0 19439 (structure 0 19447 ))
	(_version v98)
	(_time 1367697028820 2013.05.04 12:50:28)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code d6d68585d58086c5d3d7c68987d5d4d5ded085d1d3)
	(_entity
		(_time 1367697028814)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 19449 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1111111111001110"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1111111111001110"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 19440 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 19440 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 19440 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 19440 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 19441 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 17120         1367697028839 Structure
(_unit VHDL (slice_91 0 19460 (structure 0 19510 ))
	(_version v98)
	(_time 1367697028840 2013.05.04 12:50:28)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code f5f4f6a5a3a2a8e3f6f2f0f5b3aaadf6f4f2f6f3a6f3fc)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697028827)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40028
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 19546 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 19546 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 19546 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 19546 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 19547 (_entity (_out ))))
			)
		)
		(vmuxregsre0003
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 19541 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 19541 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 19541 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 19542 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 19542 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 19542 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 19543 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 19535 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 19538 (_entity (_out ))))
			)
		)
	)
	(_instantiation main_PC_15_iv_7 0 19550 (_component lut40028 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40028)
		)
	)
	(_instantiation main_PC_15_iv_6 0 19552 (_component lut40028 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40028)
		)
	)
	(_instantiation PC_7 0 19554 (_component vmuxregsre0003 )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0003)
		)
	)
	(_instantiation DRIVEVCC 0 19557 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 19559 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation PC_6 0 19561 (_component vmuxregsre0003 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0003)
		)
	)
	(_block WireDelay 0 19566 
		(_object
			(_process
				(line__19568(_architecture 0 0 19568 (_procedure_call (_simple)(_target(15))(_sensitivity(0)))))
				(line__19569(_architecture 1 0 19569 (_procedure_call (_simple)(_target(16))(_sensitivity(1)))))
				(line__19570(_architecture 2 0 19570 (_procedure_call (_simple)(_target(17))(_sensitivity(2)))))
				(line__19571(_architecture 3 0 19571 (_procedure_call (_simple)(_target(18))(_sensitivity(3)))))
				(line__19572(_architecture 4 0 19572 (_procedure_call (_simple)(_target(19))(_sensitivity(4)))))
				(line__19573(_architecture 5 0 19573 (_procedure_call (_simple)(_target(20))(_sensitivity(5)))))
				(line__19574(_architecture 6 0 19574 (_procedure_call (_simple)(_target(21))(_sensitivity(6)))))
				(line__19575(_architecture 7 0 19575 (_procedure_call (_simple)(_target(22))(_sensitivity(7)))))
				(line__19576(_architecture 8 0 19576 (_procedure_call (_simple)(_target(23))(_sensitivity(8)))))
				(line__19577(_architecture 9 0 19577 (_procedure_call (_simple)(_target(25))(_sensitivity(9)))))
				(line__19578(_architecture 10 0 19578 (_procedure_call (_simple)(_target(27))(_sensitivity(10)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 19582 
		(_object
			(_process
				(line__19584(_architecture 11 0 19584 (_procedure_call (_simple)(_target(24))(_sensitivity(23)))))
				(line__19585(_architecture 12 0 19585 (_procedure_call (_simple)(_target(26))(_sensitivity(25)))))
				(line__19586(_architecture 13 0 19586 (_procedure_call (_simple)(_target(28))(_sensitivity(27)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 19463 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 19464 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 19465 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 19466 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 19466 (_entity (_string \"SLICE_91"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19468 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19469 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19470 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19471 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19472 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19473 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19474 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19475 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19476 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19477 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 19478 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19479 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19480 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19481 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19482 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19483 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19484 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19485 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19486 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19487 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19488 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 19489 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 19490 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 19491 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 19492 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 19493 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 19494 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 19495 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 19496 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 19497 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 19498 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 19500 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 19500 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 19500 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 19501 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 19501 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 19501 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 19502 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 19502 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 19502 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 19503 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 19503 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 19503 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 19504 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 19504 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 19504 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 19513 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 19514 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 19515 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 19516 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 19517 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 19518 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 19519 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 19520 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 19521 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 19522 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 19523 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 19524 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 19525 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 19526 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 19527 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 19528 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 19529 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 19530 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 19532 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 19533 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 19592 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 19593 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 19594 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 19595 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 19596 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 19597 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 19598 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 19599 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 19601 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 19602 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 19603 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 19604 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 19605 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 19606 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 14 0 19589 (_process (_simple)(_target(11)(12)(13)(14))(_sensitivity(15)(16)(17)(18)(19)(20)(21)(22)(24)(26)(28)(29)(30)(31)(32))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
	)
	(_model . Structure 15 -1
	)
)
V 000050 55 2456          1367697028861 Structure
(_unit VHDL (lut40029 0 19724 (structure 0 19732 ))
	(_version v98)
	(_time 1367697028862 2013.05.04 12:50:28)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 04045603055254170105145b550706070d02570301)
	(_entity
		(_time 1367697028855)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 19734 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1111110011111110"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1111110011111110"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 19725 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 19725 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 19725 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 19725 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 19726 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2456          1367697028874 Structure
(_unit VHDL (lut40030 0 19745 (structure 0 19753 ))
	(_version v98)
	(_time 1367697028875 2013.05.04 12:50:28)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 14144612154244071115044b451717171412471311)
	(_entity
		(_time 1367697028869)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 19755 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1111111111110010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1111111111110010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 19746 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 19746 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 19746 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 19746 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 19747 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 17588         1367697028898 Structure
(_unit VHDL (slice_92 0 19766 (structure 0 19816 ))
	(_version v98)
	(_time 1367697028899 2013.05.04 12:50:28)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 242526207373793227232128627b7c272623272277222d)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697028887)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40029
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 19852 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 19852 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 19852 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 19852 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 19853 (_entity (_out ))))
			)
		)
		(lut40030
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 19856 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 19856 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 19856 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 19856 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 19857 (_entity (_out ))))
			)
		)
		(vmuxregsre0003
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 19847 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 19847 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 19847 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 19848 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 19848 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 19848 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 19849 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 19841 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 19844 (_entity (_out ))))
			)
		)
	)
	(_instantiation main_PC_15_iv_9 0 19860 (_component lut40029 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40029)
		)
	)
	(_instantiation main_PC_15_iv_8 0 19862 (_component lut40030 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40030)
		)
	)
	(_instantiation PC_9 0 19864 (_component vmuxregsre0003 )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0003)
		)
	)
	(_instantiation DRIVEVCC 0 19867 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 19869 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation PC_8 0 19871 (_component vmuxregsre0003 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0003)
		)
	)
	(_block WireDelay 0 19876 
		(_object
			(_process
				(line__19878(_architecture 0 0 19878 (_procedure_call (_simple)(_target(15))(_sensitivity(0)))))
				(line__19879(_architecture 1 0 19879 (_procedure_call (_simple)(_target(16))(_sensitivity(1)))))
				(line__19880(_architecture 2 0 19880 (_procedure_call (_simple)(_target(17))(_sensitivity(2)))))
				(line__19881(_architecture 3 0 19881 (_procedure_call (_simple)(_target(18))(_sensitivity(3)))))
				(line__19882(_architecture 4 0 19882 (_procedure_call (_simple)(_target(19))(_sensitivity(4)))))
				(line__19883(_architecture 5 0 19883 (_procedure_call (_simple)(_target(20))(_sensitivity(5)))))
				(line__19884(_architecture 6 0 19884 (_procedure_call (_simple)(_target(21))(_sensitivity(6)))))
				(line__19885(_architecture 7 0 19885 (_procedure_call (_simple)(_target(22))(_sensitivity(7)))))
				(line__19886(_architecture 8 0 19886 (_procedure_call (_simple)(_target(23))(_sensitivity(8)))))
				(line__19887(_architecture 9 0 19887 (_procedure_call (_simple)(_target(25))(_sensitivity(9)))))
				(line__19888(_architecture 10 0 19888 (_procedure_call (_simple)(_target(27))(_sensitivity(10)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 19892 
		(_object
			(_process
				(line__19894(_architecture 11 0 19894 (_procedure_call (_simple)(_target(24))(_sensitivity(23)))))
				(line__19895(_architecture 12 0 19895 (_procedure_call (_simple)(_target(26))(_sensitivity(25)))))
				(line__19896(_architecture 13 0 19896 (_procedure_call (_simple)(_target(28))(_sensitivity(27)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 19769 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 19770 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 19771 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 19772 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 19772 (_entity (_string \"SLICE_92"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19774 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19775 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19776 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19777 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19778 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19779 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19780 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19781 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19782 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19783 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 19784 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19785 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19786 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19787 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19788 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19789 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19790 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19791 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19792 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19793 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19794 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 19795 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 19796 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 19797 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 19798 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 19799 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 19800 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 19801 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 19802 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 19803 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 19804 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 19806 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 19806 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 19806 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 19807 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 19807 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 19807 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 19808 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 19808 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 19808 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 19809 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 19809 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 19809 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 19810 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 19810 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 19810 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 19819 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 19820 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 19821 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 19822 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 19823 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 19824 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 19825 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 19826 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 19827 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 19828 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 19829 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 19830 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 19831 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 19832 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 19833 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 19834 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 19835 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 19836 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 19838 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 19839 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 19902 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 19903 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 19904 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 19905 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 19906 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 19907 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 19908 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 19909 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 19911 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 19912 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 19913 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 19914 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 19915 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 19916 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 14 0 19899 (_process (_simple)(_target(11)(12)(13)(14))(_sensitivity(15)(16)(17)(18)(19)(20)(21)(22)(24)(26)(28)(29)(30)(31)(32))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
	)
	(_model . Structure 15 -1
	)
)
V 000050 55 2456          1367697028918 Structure
(_unit VHDL (lut40031 0 20034 (structure 0 20042 ))
	(_version v98)
	(_time 1367697028919 2013.05.04 12:50:28)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 43431140451513504642531c124040404245104446)
	(_entity
		(_time 1367697028912)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 20044 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1111110111111100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1111110111111100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 20035 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 20035 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 20035 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 20035 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 20036 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2456          1367697028932 Structure
(_unit VHDL (lut40032 0 20055 (structure 0 20063 ))
	(_version v98)
	(_time 1367697028933 2013.05.04 12:50:28)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 52520050550402415753420d035151515054015557)
	(_entity
		(_time 1367697028926)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 20065 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1111111111110100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1111111111110100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 20056 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 20056 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 20056 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 20056 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 20057 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 17592         1367697028958 Structure
(_unit VHDL (slice_93 0 20076 (structure 0 20126 ))
	(_version v98)
	(_time 1367697028959 2013.05.04 12:50:28)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 6263606233353f746165676e243d3a616165616431646b)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697028941)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40031
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 20162 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 20162 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 20162 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 20162 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 20163 (_entity (_out ))))
			)
		)
		(lut40032
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 20166 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 20166 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 20166 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 20166 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 20167 (_entity (_out ))))
			)
		)
		(vmuxregsre0003
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 20157 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 20157 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 20157 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 20158 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 20158 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 20158 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 20159 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 20151 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 20154 (_entity (_out ))))
			)
		)
	)
	(_instantiation main_PC_15_iv_11 0 20170 (_component lut40031 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40031)
		)
	)
	(_instantiation main_PC_15_iv_10 0 20172 (_component lut40032 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40032)
		)
	)
	(_instantiation PC_11 0 20174 (_component vmuxregsre0003 )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0003)
		)
	)
	(_instantiation DRIVEVCC 0 20177 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 20179 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation PC_10 0 20181 (_component vmuxregsre0003 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0003)
		)
	)
	(_block WireDelay 0 20186 
		(_object
			(_process
				(line__20188(_architecture 0 0 20188 (_procedure_call (_simple)(_target(15))(_sensitivity(0)))))
				(line__20189(_architecture 1 0 20189 (_procedure_call (_simple)(_target(16))(_sensitivity(1)))))
				(line__20190(_architecture 2 0 20190 (_procedure_call (_simple)(_target(17))(_sensitivity(2)))))
				(line__20191(_architecture 3 0 20191 (_procedure_call (_simple)(_target(18))(_sensitivity(3)))))
				(line__20192(_architecture 4 0 20192 (_procedure_call (_simple)(_target(19))(_sensitivity(4)))))
				(line__20193(_architecture 5 0 20193 (_procedure_call (_simple)(_target(20))(_sensitivity(5)))))
				(line__20194(_architecture 6 0 20194 (_procedure_call (_simple)(_target(21))(_sensitivity(6)))))
				(line__20195(_architecture 7 0 20195 (_procedure_call (_simple)(_target(22))(_sensitivity(7)))))
				(line__20196(_architecture 8 0 20196 (_procedure_call (_simple)(_target(23))(_sensitivity(8)))))
				(line__20197(_architecture 9 0 20197 (_procedure_call (_simple)(_target(25))(_sensitivity(9)))))
				(line__20198(_architecture 10 0 20198 (_procedure_call (_simple)(_target(27))(_sensitivity(10)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 20202 
		(_object
			(_process
				(line__20204(_architecture 11 0 20204 (_procedure_call (_simple)(_target(24))(_sensitivity(23)))))
				(line__20205(_architecture 12 0 20205 (_procedure_call (_simple)(_target(26))(_sensitivity(25)))))
				(line__20206(_architecture 13 0 20206 (_procedure_call (_simple)(_target(28))(_sensitivity(27)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 20079 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 20080 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 20081 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 20082 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 20082 (_entity (_string \"SLICE_93"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20084 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20085 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20086 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20087 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20088 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20089 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20090 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20091 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20092 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20093 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 20094 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20095 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20096 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20097 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20098 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20099 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20100 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20101 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20102 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20103 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20104 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 20105 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 20106 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 20107 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 20108 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 20109 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 20110 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 20111 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 20112 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 20113 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 20114 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 20116 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 20116 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 20116 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 20117 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 20117 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 20117 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 20118 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 20118 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 20118 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 20119 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20119 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 20119 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 20120 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 20120 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 20120 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 20129 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 20130 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 20131 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 20132 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 20133 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 20134 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 20135 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 20136 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 20137 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 20138 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 20139 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 20140 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 20141 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 20142 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 20143 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 20144 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 20145 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 20146 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 20148 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 20149 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 20212 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 20213 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 20214 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 20215 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 20216 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 20217 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 20218 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 20219 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 20221 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 20222 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 20223 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 20224 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 20225 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 20226 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 14 0 20209 (_process (_simple)(_target(11)(12)(13)(14))(_sensitivity(15)(16)(17)(18)(19)(20)(21)(22)(24)(26)(28)(29)(30)(31)(32))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
	)
	(_model . Structure 15 -1
	)
)
V 000050 55 2456          1367697028984 Structure
(_unit VHDL (lut40033 0 20344 (structure 0 20352 ))
	(_version v98)
	(_time 1367697028985 2013.05.04 12:50:28)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 8181d38e85d7d192848091ded08282828287d28684)
	(_entity
		(_time 1367697028976)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 20354 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1110111011101100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1110111011101100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 20345 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 20345 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 20345 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 20345 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 20346 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 17124         1367697029005 Structure
(_unit VHDL (slice_94 0 20365 (structure 0 20415 ))
	(_version v98)
	(_time 1367697029006 2013.05.04 12:50:29)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 9190939ec3c6cc8792969491d7cec99295969297c29798)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697028994)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40033
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 20451 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 20451 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 20451 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 20451 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 20452 (_entity (_out ))))
			)
		)
		(vmuxregsre0003
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 20446 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 20446 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 20446 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 20447 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 20447 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 20447 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 20448 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 20440 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 20443 (_entity (_out ))))
			)
		)
	)
	(_instantiation main_PC_15_iv_13 0 20455 (_component lut40033 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40033)
		)
	)
	(_instantiation main_PC_15_iv_12 0 20457 (_component lut40033 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40033)
		)
	)
	(_instantiation PC_13 0 20459 (_component vmuxregsre0003 )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0003)
		)
	)
	(_instantiation DRIVEVCC 0 20462 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 20464 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation PC_12 0 20466 (_component vmuxregsre0003 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0003)
		)
	)
	(_block WireDelay 0 20471 
		(_object
			(_process
				(line__20473(_architecture 0 0 20473 (_procedure_call (_simple)(_target(15))(_sensitivity(0)))))
				(line__20474(_architecture 1 0 20474 (_procedure_call (_simple)(_target(16))(_sensitivity(1)))))
				(line__20475(_architecture 2 0 20475 (_procedure_call (_simple)(_target(17))(_sensitivity(2)))))
				(line__20476(_architecture 3 0 20476 (_procedure_call (_simple)(_target(18))(_sensitivity(3)))))
				(line__20477(_architecture 4 0 20477 (_procedure_call (_simple)(_target(19))(_sensitivity(4)))))
				(line__20478(_architecture 5 0 20478 (_procedure_call (_simple)(_target(20))(_sensitivity(5)))))
				(line__20479(_architecture 6 0 20479 (_procedure_call (_simple)(_target(21))(_sensitivity(6)))))
				(line__20480(_architecture 7 0 20480 (_procedure_call (_simple)(_target(22))(_sensitivity(7)))))
				(line__20481(_architecture 8 0 20481 (_procedure_call (_simple)(_target(23))(_sensitivity(8)))))
				(line__20482(_architecture 9 0 20482 (_procedure_call (_simple)(_target(25))(_sensitivity(9)))))
				(line__20483(_architecture 10 0 20483 (_procedure_call (_simple)(_target(27))(_sensitivity(10)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 20487 
		(_object
			(_process
				(line__20489(_architecture 11 0 20489 (_procedure_call (_simple)(_target(24))(_sensitivity(23)))))
				(line__20490(_architecture 12 0 20490 (_procedure_call (_simple)(_target(26))(_sensitivity(25)))))
				(line__20491(_architecture 13 0 20491 (_procedure_call (_simple)(_target(28))(_sensitivity(27)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 20368 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 20369 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 20370 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 20371 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 20371 (_entity (_string \"SLICE_94"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20373 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20374 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20375 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20376 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20377 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20378 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20379 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20380 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20381 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20382 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 20383 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20384 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20385 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20386 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20387 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20388 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20389 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20390 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20391 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20392 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20393 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 20394 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 20395 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 20396 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 20397 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 20398 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 20399 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 20400 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 20401 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 20402 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 20403 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 20405 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 20405 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 20405 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 20406 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 20406 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 20406 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 20407 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 20407 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 20407 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 20408 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20408 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 20408 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 20409 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 20409 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 20409 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 20418 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 20419 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 20420 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 20421 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 20422 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 20423 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 20424 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 20425 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 20426 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 20427 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 20428 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 20429 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 20430 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 20431 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 20432 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 20433 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 20434 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 20435 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 20437 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 20438 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 20497 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 20498 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 20499 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 20500 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 20501 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 20502 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 20503 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 20504 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 20506 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 20507 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 20508 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 20509 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 20510 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 20511 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 14 0 20494 (_process (_simple)(_target(11)(12)(13)(14))(_sensitivity(15)(16)(17)(18)(19)(20)(21)(22)(24)(26)(28)(29)(30)(31)(32))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
	)
	(_model . Structure 15 -1
	)
)
V 000050 55 2456          1367697029029 Structure
(_unit VHDL (lut40034 0 20629 (structure 0 20637 ))
	(_version v98)
	(_time 1367697029030 2013.05.04 12:50:29)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code b0b0e2e5b5e6e0a3b5b1a0efe1b3b3b3b4b6e3b7b5)
	(_entity
		(_time 1367697029023)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 20639 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1110111011101010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1110111011101010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 20630 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 20630 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 20630 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 20630 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 20631 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2456          1367697029043 Structure
(_unit VHDL (lut40035 0 20650 (structure 0 20658 ))
	(_version v98)
	(_time 1367697029044 2013.05.04 12:50:29)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code c0c09294c59690d3c5c1d09f91c3c3c3c5c693c7c5)
	(_entity
		(_time 1367697029036)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 20660 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1111110011111000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1111110011111000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 20651 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 20651 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 20651 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 20651 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 20652 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 17592         1367697029068 Structure
(_unit VHDL (slice_95 0 20671 (structure 0 20721 ))
	(_version v98)
	(_time 1367697029069 2013.05.04 12:50:29)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code cfcecd9aca9892d9ccc8cac3899097cccac8ccc99cc9c6)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697029052)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40034
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 20757 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 20757 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 20757 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 20757 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 20758 (_entity (_out ))))
			)
		)
		(lut40035
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 20761 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 20761 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 20761 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 20761 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 20762 (_entity (_out ))))
			)
		)
		(vmuxregsre0003
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 20752 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 20752 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 20752 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 20753 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 20753 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 20753 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 20754 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 20746 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 20749 (_entity (_out ))))
			)
		)
	)
	(_instantiation main_PC_15_iv_15 0 20765 (_component lut40034 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40034)
		)
	)
	(_instantiation main_PC_15_iv_14 0 20767 (_component lut40035 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40035)
		)
	)
	(_instantiation PC_15 0 20769 (_component vmuxregsre0003 )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0003)
		)
	)
	(_instantiation DRIVEVCC 0 20772 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 20774 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation PC_14 0 20776 (_component vmuxregsre0003 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0003)
		)
	)
	(_block WireDelay 0 20781 
		(_object
			(_process
				(line__20783(_architecture 0 0 20783 (_procedure_call (_simple)(_target(15))(_sensitivity(0)))))
				(line__20784(_architecture 1 0 20784 (_procedure_call (_simple)(_target(16))(_sensitivity(1)))))
				(line__20785(_architecture 2 0 20785 (_procedure_call (_simple)(_target(17))(_sensitivity(2)))))
				(line__20786(_architecture 3 0 20786 (_procedure_call (_simple)(_target(18))(_sensitivity(3)))))
				(line__20787(_architecture 4 0 20787 (_procedure_call (_simple)(_target(19))(_sensitivity(4)))))
				(line__20788(_architecture 5 0 20788 (_procedure_call (_simple)(_target(20))(_sensitivity(5)))))
				(line__20789(_architecture 6 0 20789 (_procedure_call (_simple)(_target(21))(_sensitivity(6)))))
				(line__20790(_architecture 7 0 20790 (_procedure_call (_simple)(_target(22))(_sensitivity(7)))))
				(line__20791(_architecture 8 0 20791 (_procedure_call (_simple)(_target(23))(_sensitivity(8)))))
				(line__20792(_architecture 9 0 20792 (_procedure_call (_simple)(_target(25))(_sensitivity(9)))))
				(line__20793(_architecture 10 0 20793 (_procedure_call (_simple)(_target(27))(_sensitivity(10)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 20797 
		(_object
			(_process
				(line__20799(_architecture 11 0 20799 (_procedure_call (_simple)(_target(24))(_sensitivity(23)))))
				(line__20800(_architecture 12 0 20800 (_procedure_call (_simple)(_target(26))(_sensitivity(25)))))
				(line__20801(_architecture 13 0 20801 (_procedure_call (_simple)(_target(28))(_sensitivity(27)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 20674 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 20675 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 20676 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 20677 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 20677 (_entity (_string \"SLICE_95"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20679 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20680 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20681 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20682 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20683 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20684 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20685 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20686 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20687 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20688 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 20689 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20690 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20691 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20692 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20693 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20694 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20695 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20696 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20697 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20698 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20699 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 20700 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 20701 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 20702 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 20703 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 20704 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 20705 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 20706 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 20707 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 20708 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 20709 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 20711 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 20711 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 20711 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 20712 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 20712 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 20712 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 20713 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 20713 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 20713 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 20714 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20714 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 20714 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 20715 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 20715 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 20715 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 20724 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 20725 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 20726 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 20727 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 20728 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 20729 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 20730 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 20731 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 20732 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 20733 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 20734 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 20735 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 20736 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 20737 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 20738 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 20739 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 20740 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 20741 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 20743 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 20744 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 20807 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 20808 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 20809 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 20810 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 20811 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 20812 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 20813 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 20814 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 20816 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 20817 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 20818 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 20819 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 20820 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 20821 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 14 0 20804 (_process (_simple)(_target(11)(12)(13)(14))(_sensitivity(15)(16)(17)(18)(19)(20)(21)(22)(24)(26)(28)(29)(30)(31)(32))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
	)
	(_model . Structure 15 -1
	)
)
V 000050 55 2456          1367697029092 Structure
(_unit VHDL (lut40036 0 20939 (structure 0 20947 ))
	(_version v98)
	(_time 1367697029093 2013.05.04 12:50:29)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code eeeebcbcbeb8befdebeffeb1bfededede8e8bde9eb)
	(_entity
		(_time 1367697029086)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 20949 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1111111010101010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1111111010101010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 20940 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 20940 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 20940 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 20940 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 20941 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2456          1367697029104 Structure
(_unit VHDL (lut40037 0 20960 (structure 0 20968 ))
	(_version v98)
	(_time 1367697029105 2013.05.04 12:50:29)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code fefeacafaea8aeedfbffeea1affdfdfdf9f8adf9fb)
	(_entity
		(_time 1367697029099)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 20970 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1111101011101010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1111101011101010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 20961 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 20961 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 20961 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 20961 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 20962 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 17592         1367697029124 Structure
(_unit VHDL (slice_96 0 20981 (structure 0 21031 ))
	(_version v98)
	(_time 1367697029125 2013.05.04 12:50:29)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 0e0f0f08085953180d090b024851560d08090d085d0807)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697029113)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40036
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 21067 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 21067 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 21067 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 21067 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 21068 (_entity (_out ))))
			)
		)
		(lut40037
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 21071 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 21071 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 21071 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 21071 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 21072 (_entity (_out ))))
			)
		)
		(vmuxregsre0003
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 21062 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 21062 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 21062 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 21063 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 21063 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 21063 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 21064 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 21056 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 21059 (_entity (_out ))))
			)
		)
	)
	(_instantiation main_PC_15_iv_17 0 21075 (_component lut40036 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40036)
		)
	)
	(_instantiation main_PC_15_iv_16 0 21077 (_component lut40037 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40037)
		)
	)
	(_instantiation PC_17 0 21079 (_component vmuxregsre0003 )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0003)
		)
	)
	(_instantiation DRIVEVCC 0 21082 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 21084 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation PC_16 0 21086 (_component vmuxregsre0003 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0003)
		)
	)
	(_block WireDelay 0 21091 
		(_object
			(_process
				(line__21093(_architecture 0 0 21093 (_procedure_call (_simple)(_target(15))(_sensitivity(0)))))
				(line__21094(_architecture 1 0 21094 (_procedure_call (_simple)(_target(16))(_sensitivity(1)))))
				(line__21095(_architecture 2 0 21095 (_procedure_call (_simple)(_target(17))(_sensitivity(2)))))
				(line__21096(_architecture 3 0 21096 (_procedure_call (_simple)(_target(18))(_sensitivity(3)))))
				(line__21097(_architecture 4 0 21097 (_procedure_call (_simple)(_target(19))(_sensitivity(4)))))
				(line__21098(_architecture 5 0 21098 (_procedure_call (_simple)(_target(20))(_sensitivity(5)))))
				(line__21099(_architecture 6 0 21099 (_procedure_call (_simple)(_target(21))(_sensitivity(6)))))
				(line__21100(_architecture 7 0 21100 (_procedure_call (_simple)(_target(22))(_sensitivity(7)))))
				(line__21101(_architecture 8 0 21101 (_procedure_call (_simple)(_target(23))(_sensitivity(8)))))
				(line__21102(_architecture 9 0 21102 (_procedure_call (_simple)(_target(25))(_sensitivity(9)))))
				(line__21103(_architecture 10 0 21103 (_procedure_call (_simple)(_target(27))(_sensitivity(10)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 21107 
		(_object
			(_process
				(line__21109(_architecture 11 0 21109 (_procedure_call (_simple)(_target(24))(_sensitivity(23)))))
				(line__21110(_architecture 12 0 21110 (_procedure_call (_simple)(_target(26))(_sensitivity(25)))))
				(line__21111(_architecture 13 0 21111 (_procedure_call (_simple)(_target(28))(_sensitivity(27)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 20984 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 20985 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 20986 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 20987 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 20987 (_entity (_string \"SLICE_96"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20989 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20990 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20991 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20992 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20993 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20994 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20995 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20996 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20997 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20998 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 20999 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21000 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21001 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21002 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21003 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21004 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21005 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21006 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21007 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21008 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21009 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 21010 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 21011 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 21012 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 21013 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 21014 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 21015 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 21016 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 21017 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 21018 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 21019 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 21021 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 21021 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 21021 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 21022 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 21022 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 21022 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 21023 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 21023 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 21023 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 21024 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 21024 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 21024 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 21025 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 21025 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 21025 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 21034 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 21035 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 21036 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 21037 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 21038 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 21039 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 21040 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 21041 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 21042 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 21043 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 21044 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 21045 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 21046 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 21047 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 21048 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 21049 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 21050 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 21051 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 21053 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 21054 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 21117 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 21118 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 21119 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 21120 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 21121 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 21122 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 21123 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 21124 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 21126 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 21127 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 21128 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 21129 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 21130 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 21131 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 14 0 21114 (_process (_simple)(_target(11)(12)(13)(14))(_sensitivity(15)(16)(17)(18)(19)(20)(21)(22)(24)(26)(28)(29)(30)(31)(32))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
	)
	(_model . Structure 15 -1
	)
)
V 000050 55 2456          1367697029144 Structure
(_unit VHDL (lut40038 0 21249 (structure 0 21257 ))
	(_version v98)
	(_time 1367697029145 2013.05.04 12:50:29)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 1d1d4c1b4c4b4d0e181c0d424c1e1e1e151b4e1a18)
	(_entity
		(_time 1367697029138)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 21259 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1111111000000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1111111000000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 21250 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 21250 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 21250 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 21250 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 21251 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 15539         1367697029168 Structure
(_unit VHDL (slice_97 0 21270 (structure 0 21315 ))
	(_version v98)
	(_time 1367697029169 2013.05.04 12:50:29)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 3c3d3d393c6b612a6b6e29653b3f353f3b3b3f3a6f)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697029152)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40038
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 21352 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 21352 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 21352 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 21352 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 21353 (_entity (_out ))))
			)
		)
		(lut40035
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 21348 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 21348 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 21348 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 21348 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 21349 (_entity (_out ))))
			)
		)
		(vmuxregsre0003
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 21343 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 21343 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 21343 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 21344 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 21344 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 21344 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 21345 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 21337 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 21340 (_entity (_out ))))
			)
		)
	)
	(_instantiation iROM_DOUT_164_0_1_RNIV8KO 0 21356 (_component lut40038 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40038)
		)
	)
	(_instantiation main_PC_15_iv_18 0 21358 (_component lut40035 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40035)
		)
	)
	(_instantiation PC_18 0 21360 (_component vmuxregsre0003 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0003)
		)
	)
	(_instantiation DRIVEVCC 0 21363 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 21365 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 21369 
		(_object
			(_process
				(line__21371(_architecture 0 0 21371 (_procedure_call (_simple)(_target(13))(_sensitivity(0)))))
				(line__21372(_architecture 1 0 21372 (_procedure_call (_simple)(_target(14))(_sensitivity(1)))))
				(line__21373(_architecture 2 0 21373 (_procedure_call (_simple)(_target(15))(_sensitivity(2)))))
				(line__21374(_architecture 3 0 21374 (_procedure_call (_simple)(_target(16))(_sensitivity(3)))))
				(line__21375(_architecture 4 0 21375 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__21376(_architecture 5 0 21376 (_procedure_call (_simple)(_target(18))(_sensitivity(5)))))
				(line__21377(_architecture 6 0 21377 (_procedure_call (_simple)(_target(19))(_sensitivity(6)))))
				(line__21378(_architecture 7 0 21378 (_procedure_call (_simple)(_target(20))(_sensitivity(7)))))
				(line__21379(_architecture 8 0 21379 (_procedure_call (_simple)(_target(21))(_sensitivity(8)))))
				(line__21380(_architecture 9 0 21380 (_procedure_call (_simple)(_target(23))(_sensitivity(9)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 21384 
		(_object
			(_process
				(line__21386(_architecture 10 0 21386 (_procedure_call (_simple)(_target(22))(_sensitivity(21)))))
				(line__21387(_architecture 11 0 21387 (_procedure_call (_simple)(_target(24))(_sensitivity(23)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 21273 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 21274 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 21275 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 21276 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 21276 (_entity (_string \"SLICE_97"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21278 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21279 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21280 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21281 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21282 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21283 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21284 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21285 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21286 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 21287 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21288 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21289 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21290 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21291 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21292 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21293 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21294 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21295 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21296 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 21297 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 21298 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 21299 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 21300 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 21301 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 21302 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 21303 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 21305 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 21305 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 21305 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 21306 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 21306 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 21306 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 21307 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 21307 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 21307 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 21308 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 21308 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 21308 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 21309 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 21318 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 21319 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 21320 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 21321 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 21322 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 21323 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 21324 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 21325 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 21326 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 21327 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 21328 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 21329 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 21330 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 21331 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 21332 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 21334 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 21335 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 21392 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 21393 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 21394 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 21395 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 21396 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 21397 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 21399 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 21400 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 21401 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 21402 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 12 0 21390 (_process (_simple)(_target(10)(11)(12))(_sensitivity(13)(14)(15)(16)(17)(18)(19)(20)(22)(24)(25)(26)(27))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3164484 )
		(4934723 )
		(12358 )
		(12369 )
		(12614 )
	)
	(_model . Structure 13 -1
	)
)
V 000050 55 2456          1367697029190 Structure
(_unit VHDL (lut40039 0 21494 (structure 0 21502 ))
	(_version v98)
	(_time 1367697029191 2013.05.04 12:50:29)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 4c4c1d4f1a1a1c5f494d5c131d4f4f4f454a1f4b49)
	(_entity
		(_time 1367697029183)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 21504 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0010000000000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0010000000000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 21495 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 21495 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 21495 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 21495 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 21496 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2456          1367697029205 Structure
(_unit VHDL (lut40040 0 21515 (structure 0 21523 ))
	(_version v98)
	(_time 1367697029206 2013.05.04 12:50:29)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 5c5c0d5e0a0a0c4f595d4c030d5f585f5c5a0f5b59)
	(_entity
		(_time 1367697029199)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 21525 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0000000000000010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0000000000000010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 21516 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 21516 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 21516 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 21516 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 21517 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 1804          1367697029222 Structure
(_unit VHDL (selmux2 0 21536 (structure 0 21544 ))
	(_version v98)
	(_time 1367697029223 2013.05.04 12:50:29)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 6b6a6a6b3c3c6c7d3e6d7e303268696c686d6e6d38)
	(_entity
		(_time 1367697029214)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.mux21
			(_object
				(_port (_internal d0 ~extieee.std_logic_1164.STD_LOGIC 0 1034 (_entity (_in ((i 1))))))
				(_port (_internal d1 ~extieee.std_logic_1164.STD_LOGIC 0 1035 (_entity (_in ((i 1))))))
				(_port (_internal sd ~extieee.std_logic_1164.STD_LOGIC 0 1036 (_entity (_in ((i 1))))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 1037 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST1 0 21546 (_component .machxo2.components.mux21 )
		(_port
			((d0)(D0))
			((d1)(D1))
			((sd)(SD))
			((z)(Z))
		)
		(_use (_entity machxo2 mux21)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sd)(sd))
				((z)(z))
			)
		)
	)
	(_object
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 21537 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 21537 (_entity (_in ))))
		(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 21537 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 21538 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 10555         1367697029239 Structure
(_unit VHDL (un1_pc167_2_1_slice_98 0 21556 (structure 0 21592 ))
	(_version v98)
	(_time 1367697029240 2013.05.04 12:50:29)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 7b7a7c7a7c292e6e252a6b2129787a787d787c7e2d)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697029230)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40039
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 21609 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 21609 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 21609 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 21609 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 21610 (_entity (_out ))))
			)
		)
		(lut40040
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 21613 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 21613 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 21613 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 21613 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 21614 (_entity (_out ))))
			)
		)
		(selmux2
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 21617 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 21617 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 21617 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 21618 (_entity (_out ))))
			)
		)
	)
	(_instantiation un1_pc167_2_1_SLICE_98_K1 0 21621 (_component lut40039 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(un1_pc167_2_1_SLICE_98_un1_pc167_2_1_SLICE_98_K1_H1))
		)
		(_use (_entity . lut40039)
		)
	)
	(_instantiation un1_pc167_2_1_GATE 0 21624 (_component lut40040 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(un1_pc167_2_1_SLICE_98_un1_pc167_2_1_GATE_H0))
		)
		(_use (_entity . lut40040)
		)
	)
	(_instantiation un1_pc167_2_1_SLICE_98_K0K1MUX 0 21627 (_component selmux2 )
		(_port
			((D0)(un1_pc167_2_1_SLICE_98_un1_pc167_2_1_GATE_H0))
			((D1)(un1_pc167_2_1_SLICE_98_un1_pc167_2_1_SLICE_98_K1_H1))
			((SD)(M0_ipd))
			((Z)(OFX0_out))
		)
		(_use (_entity . selmux2)
		)
	)
	(_block WireDelay 0 21633 
		(_object
			(_process
				(line__21635(_architecture 0 0 21635 (_procedure_call (_simple)(_target(10))(_sensitivity(0)))))
				(line__21636(_architecture 1 0 21636 (_procedure_call (_simple)(_target(11))(_sensitivity(1)))))
				(line__21637(_architecture 2 0 21637 (_procedure_call (_simple)(_target(12))(_sensitivity(2)))))
				(line__21638(_architecture 3 0 21638 (_procedure_call (_simple)(_target(13))(_sensitivity(3)))))
				(line__21639(_architecture 4 0 21639 (_procedure_call (_simple)(_target(14))(_sensitivity(4)))))
				(line__21640(_architecture 5 0 21640 (_procedure_call (_simple)(_target(15))(_sensitivity(5)))))
				(line__21641(_architecture 6 0 21641 (_procedure_call (_simple)(_target(16))(_sensitivity(6)))))
				(line__21642(_architecture 7 0 21642 (_procedure_call (_simple)(_target(17))(_sensitivity(7)))))
				(line__21643(_architecture 8 0 21643 (_procedure_call (_simple)(_target(18))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 21559 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 21560 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 21561 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 21562 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 21562 (_entity (_string \"un1_pc167_2_1_SLICE_98"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21564 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21565 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21566 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21567 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21568 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21569 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21570 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21571 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_M0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21572 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21573 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21574 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21575 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21576 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21577 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21578 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21579 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21580 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_M0_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21581 (_entity (((ns 0))((ns 0))))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 21583 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 21583 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 21583 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 21584 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 21584 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 21584 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 21585 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 21585 (_entity (_in ))))
		(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 21585 (_entity (_in ))))
		(_port (_internal OFX0 ~extieee.std_logic_1164.STD_LOGIC 0 21586 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 21595 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 21596 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 21597 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 21598 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 21599 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 21600 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 21601 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 21602 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal M0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 21603 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal OFX0_out ~extieee.std_logic_1164.STD_LOGIC 0 21604 (_architecture (_uni ((i 1))))))
		(_signal (_internal un1_pc167_2_1_SLICE_98_un1_pc167_2_1_SLICE_98_K1_H1 ~extieee.std_logic_1164.STD_LOGIC 0 21606 (_architecture (_uni ))))
		(_signal (_internal un1_pc167_2_1_SLICE_98_un1_pc167_2_1_GATE_H0 ~extieee.std_logic_1164.STD_LOGIC 0 21607 (_architecture (_uni ))))
		(_variable (_internal OFX0_zd ~extieee.std_logic_1164.STD_LOGIC 0 21648 (_process 0 ((i 1)))))
		(_variable (_internal OFX0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 21649 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 9 0 21646 (_process (_simple)(_target(9))(_sensitivity(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(811091535 )
	)
	(_model . Structure 10 -1
	)
)
V 000050 55 2456          1367697029260 Structure
(_unit VHDL (lut40041 0 21702 (structure 0 21710 ))
	(_version v98)
	(_time 1367697029261 2013.05.04 12:50:29)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 9a9acb94ceccca899f9b8ac5cb999e999b9cc99d9f)
	(_entity
		(_time 1367697029254)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 21712 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1111111000000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1111111000000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 21703 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 21703 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 21703 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 21703 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 21704 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2456          1367697029275 Structure
(_unit VHDL (lut40042 0 21723 (structure 0 21731 ))
	(_version v98)
	(_time 1367697029276 2013.05.04 12:50:29)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code aaaafbfcfefcfab9afabbaf5fba9aea9a8acf9adaf)
	(_entity
		(_time 1367697029269)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 21733 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1111111111111011"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1111111111111011"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 21724 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 21724 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 21724 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 21724 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 21725 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 9332          1367697029298 Structure
(_unit VHDL (slice_99 0 21744 (structure 0 21778 ))
	(_version v98)
	(_time 1367697029299 2013.05.04 12:50:29)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code b9b8b8ede3eee4afb2bbace0bebab0bab0bebabfea)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697029284)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40041
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 21793 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 21793 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 21793 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 21793 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 21794 (_entity (_out ))))
			)
		)
		(lut40042
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 21797 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 21797 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 21797 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 21797 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 21798 (_entity (_out ))))
			)
		)
	)
	(_instantiation main_dPtr_5_cry_0_0_RNO 0 21801 (_component lut40041 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40041)
		)
	)
	(_instantiation un1_increment_PM_1 0 21803 (_component lut40042 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40042)
		)
	)
	(_block WireDelay 0 21807 
		(_object
			(_process
				(line__21809(_architecture 0 0 21809 (_procedure_call (_simple)(_target(10))(_sensitivity(0)))))
				(line__21810(_architecture 1 0 21810 (_procedure_call (_simple)(_target(11))(_sensitivity(1)))))
				(line__21811(_architecture 2 0 21811 (_procedure_call (_simple)(_target(12))(_sensitivity(2)))))
				(line__21812(_architecture 3 0 21812 (_procedure_call (_simple)(_target(13))(_sensitivity(3)))))
				(line__21813(_architecture 4 0 21813 (_procedure_call (_simple)(_target(14))(_sensitivity(4)))))
				(line__21814(_architecture 5 0 21814 (_procedure_call (_simple)(_target(15))(_sensitivity(5)))))
				(line__21815(_architecture 6 0 21815 (_procedure_call (_simple)(_target(16))(_sensitivity(6)))))
				(line__21816(_architecture 7 0 21816 (_procedure_call (_simple)(_target(17))(_sensitivity(7)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 21747 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 21748 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 21749 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 21750 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 21750 (_entity (_string \"SLICE_99"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21752 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21753 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21754 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21755 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21756 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21757 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21758 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21759 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21760 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21761 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21762 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21763 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21764 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21765 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21766 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21767 (_entity (((ns 0))((ns 0))))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 21769 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 21769 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 21769 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 21770 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 21770 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 21770 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 21771 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 21771 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 21771 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 21772 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 21781 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 21782 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 21783 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 21784 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 21785 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 21786 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 21787 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 21788 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 21789 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 21790 (_architecture (_uni ((i 1))))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 21821 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 21822 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 21823 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 21824 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 8 0 21819 (_process (_simple)(_target(8)(9))(_sensitivity(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
	)
	(_model . Structure 9 -1
	)
)
V 000050 55 2456          1367697029323 Structure
(_unit VHDL (lut40043 0 21879 (structure 0 21887 ))
	(_version v98)
	(_time 1367697029324 2013.05.04 12:50:29)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code d8d8898bd58e88cbddd9c88789dbdcdbdbde8bdfdd)
	(_entity
		(_time 1367697029317)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 21889 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0111111111111111"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0111111111111111"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 21880 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 21880 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 21880 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 21880 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 21881 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2456          1367697029337 Structure
(_unit VHDL (lut40044 0 21900 (structure 0 21908 ))
	(_version v98)
	(_time 1367697029338 2013.05.04 12:50:29)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code e8e8b9bae5beb8fbede9f8b7b9ebecebeceebbefed)
	(_entity
		(_time 1367697029331)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 21910 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0000000000001000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0000000000001000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 21901 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 21901 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 21901 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 21901 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 21902 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 18818         1367697029355 Structure
(_unit VHDL (slice_100 0 21921 (structure 0 21976 ))
	(_version v98)
	(_time 1367697029356 2013.05.04 12:50:29)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code f8f9f9a8a3afa5eefbfffffbbea7a8fbf8fbf8fffbfeab)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697029344)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40043
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 22014 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 22014 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 22014 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 22014 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 22015 (_entity (_out ))))
			)
		)
		(lut40044
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 22018 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 22018 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 22018 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 22018 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 22019 (_entity (_out ))))
			)
		)
		(vmuxregsre0003
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 22009 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 22009 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 22009 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 22010 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 22010 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 22010 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 22011 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 22003 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 22006 (_entity (_out ))))
			)
		)
	)
	(_instantiation main_un1_pc59 0 22022 (_component lut40043 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40043)
		)
	)
	(_instantiation PC_3_sqmuxa_1 0 22024 (_component lut40044 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40044)
		)
	)
	(_instantiation C3_5 0 22026 (_component vmuxregsre0003 )
		(_port
			((D0)(M1_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0003)
		)
	)
	(_instantiation DRIVEVCC 0 22029 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 22031 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation C3_4 0 22033 (_component vmuxregsre0003 )
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0003)
		)
	)
	(_block WireDelay 0 22038 
		(_object
			(_process
				(line__22040(_architecture 0 0 22040 (_procedure_call (_simple)(_target(16))(_sensitivity(0)))))
				(line__22041(_architecture 1 0 22041 (_procedure_call (_simple)(_target(17))(_sensitivity(1)))))
				(line__22042(_architecture 2 0 22042 (_procedure_call (_simple)(_target(18))(_sensitivity(2)))))
				(line__22043(_architecture 3 0 22043 (_procedure_call (_simple)(_target(19))(_sensitivity(3)))))
				(line__22044(_architecture 4 0 22044 (_procedure_call (_simple)(_target(20))(_sensitivity(4)))))
				(line__22045(_architecture 5 0 22045 (_procedure_call (_simple)(_target(21))(_sensitivity(5)))))
				(line__22046(_architecture 6 0 22046 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__22047(_architecture 7 0 22047 (_procedure_call (_simple)(_target(23))(_sensitivity(7)))))
				(line__22048(_architecture 8 0 22048 (_procedure_call (_simple)(_target(24))(_sensitivity(8)))))
				(line__22049(_architecture 9 0 22049 (_procedure_call (_simple)(_target(26))(_sensitivity(9)))))
				(line__22050(_architecture 10 0 22050 (_procedure_call (_simple)(_target(28))(_sensitivity(10)))))
				(line__22051(_architecture 11 0 22051 (_procedure_call (_simple)(_target(30))(_sensitivity(11)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 22055 
		(_object
			(_process
				(line__22057(_architecture 12 0 22057 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
				(line__22058(_architecture 13 0 22058 (_procedure_call (_simple)(_target(27))(_sensitivity(26)))))
				(line__22059(_architecture 14 0 22059 (_procedure_call (_simple)(_target(29))(_sensitivity(28)))))
				(line__22060(_architecture 15 0 22060 (_procedure_call (_simple)(_target(31))(_sensitivity(30)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 21924 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 21925 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 21926 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 21927 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 21927 (_entity (_string \"SLICE_100"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21929 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21930 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21931 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21932 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21933 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21934 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21935 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21936 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_M1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21937 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_M0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21938 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 21939 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 21940 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21941 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21942 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21943 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21944 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21945 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21946 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21947 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21948 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21949 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21950 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 21951 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_M1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 21952 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_M1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 21953 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_M1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 21954 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_M0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 21955 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_M0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 21956 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_M0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 21957 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 21958 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 21959 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 21960 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 21961 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 21962 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 21963 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 21965 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 21965 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 21965 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 21966 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 21966 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 21966 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 21967 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 21967 (_entity (_in ))))
		(_port (_internal M1 ~extieee.std_logic_1164.STD_LOGIC 0 21967 (_entity (_in ))))
		(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 21968 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 21968 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 21968 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 21969 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 21969 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 21969 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 21970 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 21979 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 21980 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 21981 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 21982 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 21983 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 21984 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 21985 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 21986 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal M1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 21987 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal M1_dly ~extieee.std_logic_1164.STD_LOGIC 0 21988 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal M0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 21989 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal M0_dly ~extieee.std_logic_1164.STD_LOGIC 0 21990 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 21991 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 21992 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 21993 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 21994 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 21995 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 21996 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 21997 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 21998 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 22000 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 22001 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 22066 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 22067 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 22068 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 22069 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 22070 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 22071 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 22072 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 22073 (_process 0 )))
		(_variable (_internal tviol_M1_CLK ~extieee.std_logic_1164.X01 0 22075 (_process 0 ((i 2)))))
		(_variable (_internal M1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 22076 (_process 0 )))
		(_variable (_internal tviol_M0_CLK ~extieee.std_logic_1164.X01 0 22077 (_process 0 ((i 2)))))
		(_variable (_internal M0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 22078 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 22079 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 22080 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 22081 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 22082 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 16 0 22063 (_process (_simple)(_target(12)(13)(14)(15))(_sensitivity(16)(17)(18)(19)(20)(21)(22)(23)(25)(27)(29)(31)(32)(33)(34)(35))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(12621 )
		(4934723 )
		(12365 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
	)
	(_model . Structure 17 -1
	)
)
V 000050 55 2456          1367697029377 Structure
(_unit VHDL (lut40045 0 22218 (structure 0 22226 ))
	(_version v98)
	(_time 1367697029378 2013.05.04 12:50:29)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 070757000551571402061758560403040201540002)
	(_entity
		(_time 1367697029370)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 22228 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0000001000000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0000001000000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 22219 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 22219 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 22219 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 22219 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 22220 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2456          1367697029390 Structure
(_unit VHDL (lut40046 0 22239 (structure 0 22247 ))
	(_version v98)
	(_time 1367697029391 2013.05.04 12:50:29)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 171747111541470412160748461413141111441012)
	(_entity
		(_time 1367697029385)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 22249 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1100010011001100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1100010011001100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 22240 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 22240 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 22240 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 22240 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 22241 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 18856         1367697029417 Structure
(_unit VHDL (slice_101 0 22260 (structure 0 22315 ))
	(_version v98)
	(_time 1367697029418 2013.05.04 12:50:29)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 3637363363616b20353131357069663536353731353065)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697029397)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40045
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 22353 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 22353 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 22353 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 22353 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 22354 (_entity (_out ))))
			)
		)
		(lut40046
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 22357 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 22357 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 22357 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 22357 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 22358 (_entity (_out ))))
			)
		)
		(vmuxregsre0014
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 22348 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 22348 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 22348 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 22349 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 22349 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 22349 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 22350 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 22342 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 22345 (_entity (_out ))))
			)
		)
	)
	(_instantiation iROM_main_un1_dout165_1_a2_8 0 22361 (_component lut40045 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40045)
		)
	)
	(_instantiation iROM_main_un1_dout165_1_a2 0 22363 (_component lut40046 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40046)
		)
	)
	(_instantiation JMPREG1_4 0 22365 (_component vmuxregsre0014 )
		(_port
			((D0)(M1_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0014)
		)
	)
	(_instantiation DRIVEVCC 0 22368 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 22370 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation JMPREG1_3 0 22372 (_component vmuxregsre0014 )
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0014)
		)
	)
	(_block WireDelay 0 22377 
		(_object
			(_process
				(line__22379(_architecture 0 0 22379 (_procedure_call (_simple)(_target(16))(_sensitivity(0)))))
				(line__22380(_architecture 1 0 22380 (_procedure_call (_simple)(_target(17))(_sensitivity(1)))))
				(line__22381(_architecture 2 0 22381 (_procedure_call (_simple)(_target(18))(_sensitivity(2)))))
				(line__22382(_architecture 3 0 22382 (_procedure_call (_simple)(_target(19))(_sensitivity(3)))))
				(line__22383(_architecture 4 0 22383 (_procedure_call (_simple)(_target(20))(_sensitivity(4)))))
				(line__22384(_architecture 5 0 22384 (_procedure_call (_simple)(_target(21))(_sensitivity(5)))))
				(line__22385(_architecture 6 0 22385 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__22386(_architecture 7 0 22386 (_procedure_call (_simple)(_target(23))(_sensitivity(7)))))
				(line__22387(_architecture 8 0 22387 (_procedure_call (_simple)(_target(24))(_sensitivity(8)))))
				(line__22388(_architecture 9 0 22388 (_procedure_call (_simple)(_target(26))(_sensitivity(9)))))
				(line__22389(_architecture 10 0 22389 (_procedure_call (_simple)(_target(28))(_sensitivity(10)))))
				(line__22390(_architecture 11 0 22390 (_procedure_call (_simple)(_target(30))(_sensitivity(11)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 22394 
		(_object
			(_process
				(line__22396(_architecture 12 0 22396 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
				(line__22397(_architecture 13 0 22397 (_procedure_call (_simple)(_target(27))(_sensitivity(26)))))
				(line__22398(_architecture 14 0 22398 (_procedure_call (_simple)(_target(29))(_sensitivity(28)))))
				(line__22399(_architecture 15 0 22399 (_procedure_call (_simple)(_target(31))(_sensitivity(30)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 22263 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 22264 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 22265 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 22266 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 22266 (_entity (_string \"SLICE_101"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22268 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22269 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22270 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22271 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22272 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22273 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22274 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22275 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_M1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22276 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_M0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22277 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 22278 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 22279 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22280 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22281 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22282 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22283 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22284 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22285 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22286 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22287 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22288 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22289 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 22290 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_M1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 22291 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_M1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 22292 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_M1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 22293 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_M0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 22294 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_M0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 22295 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_M0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 22296 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 22297 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 22298 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 22299 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 22300 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 22301 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 22302 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 22304 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 22304 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 22304 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 22305 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 22305 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 22305 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 22306 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 22306 (_entity (_in ))))
		(_port (_internal M1 ~extieee.std_logic_1164.STD_LOGIC 0 22306 (_entity (_in ))))
		(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 22307 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 22307 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 22307 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 22308 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 22308 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 22308 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 22309 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 22318 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 22319 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 22320 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 22321 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 22322 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 22323 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 22324 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 22325 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal M1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 22326 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal M1_dly ~extieee.std_logic_1164.STD_LOGIC 0 22327 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal M0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 22328 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal M0_dly ~extieee.std_logic_1164.STD_LOGIC 0 22329 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 22330 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 22331 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 22332 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 22333 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 22334 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 22335 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 22336 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 22337 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 22339 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 22340 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 22405 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 22406 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 22407 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 22408 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 22409 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 22410 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 22411 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 22412 (_process 0 )))
		(_variable (_internal tviol_M1_CLK ~extieee.std_logic_1164.X01 0 22414 (_process 0 ((i 2)))))
		(_variable (_internal M1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 22415 (_process 0 )))
		(_variable (_internal tviol_M0_CLK ~extieee.std_logic_1164.X01 0 22416 (_process 0 ((i 2)))))
		(_variable (_internal M0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 22417 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 22418 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 22419 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 22420 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 22421 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 16 0 22402 (_process (_simple)(_target(12)(13)(14)(15))(_sensitivity(16)(17)(18)(19)(20)(21)(22)(23)(25)(27)(29)(31)(32)(33)(34)(35))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(12621 )
		(4934723 )
		(12365 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
	)
	(_model . Structure 17 -1
	)
)
V 000050 55 2456          1367697029440 Structure
(_unit VHDL (lut40047 0 22557 (structure 0 22565 ))
	(_version v98)
	(_time 1367697029441 2013.05.04 12:50:29)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 464616454510165543475619174542454140154143)
	(_entity
		(_time 1367697029434)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 22567 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0001111100111111"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0001111100111111"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 22558 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 22558 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 22558 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 22558 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 22559 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2456          1367697029454 Structure
(_unit VHDL (lut40048 0 22578 (structure 0 22586 ))
	(_version v98)
	(_time 1367697029455 2013.05.04 12:50:29)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 55550557550305465054450a045651565d53065250)
	(_entity
		(_time 1367697029449)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 22588 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0001000001010101"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0001000001010101"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 22579 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 22579 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 22579 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 22579 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 22580 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 18856         1367697029479 Structure
(_unit VHDL (slice_102 0 22599 (structure 0 22654 ))
	(_version v98)
	(_time 1367697029480 2013.05.04 12:50:29)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 747574752323296277737377322b247774777673777227)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697029463)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40047
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 22692 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 22692 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 22692 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 22692 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 22693 (_entity (_out ))))
			)
		)
		(lut40048
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 22696 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 22696 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 22696 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 22696 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 22697 (_entity (_out ))))
			)
		)
		(vmuxregsre0014
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 22687 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 22687 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 22687 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 22688 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 22688 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 22688 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 22689 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 22681 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 22684 (_entity (_out ))))
			)
		)
	)
	(_instantiation iROM_main_un1_dout165_1_o3_1 0 22700 (_component lut40047 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40047)
		)
	)
	(_instantiation iROM_main_un1_dout165_1_a3 0 22702 (_component lut40048 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40048)
		)
	)
	(_instantiation JMPREG1_8 0 22704 (_component vmuxregsre0014 )
		(_port
			((D0)(M1_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0014)
		)
	)
	(_instantiation DRIVEVCC 0 22707 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 22709 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation JMPREG1_7 0 22711 (_component vmuxregsre0014 )
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0014)
		)
	)
	(_block WireDelay 0 22716 
		(_object
			(_process
				(line__22718(_architecture 0 0 22718 (_procedure_call (_simple)(_target(16))(_sensitivity(0)))))
				(line__22719(_architecture 1 0 22719 (_procedure_call (_simple)(_target(17))(_sensitivity(1)))))
				(line__22720(_architecture 2 0 22720 (_procedure_call (_simple)(_target(18))(_sensitivity(2)))))
				(line__22721(_architecture 3 0 22721 (_procedure_call (_simple)(_target(19))(_sensitivity(3)))))
				(line__22722(_architecture 4 0 22722 (_procedure_call (_simple)(_target(20))(_sensitivity(4)))))
				(line__22723(_architecture 5 0 22723 (_procedure_call (_simple)(_target(21))(_sensitivity(5)))))
				(line__22724(_architecture 6 0 22724 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__22725(_architecture 7 0 22725 (_procedure_call (_simple)(_target(23))(_sensitivity(7)))))
				(line__22726(_architecture 8 0 22726 (_procedure_call (_simple)(_target(24))(_sensitivity(8)))))
				(line__22727(_architecture 9 0 22727 (_procedure_call (_simple)(_target(26))(_sensitivity(9)))))
				(line__22728(_architecture 10 0 22728 (_procedure_call (_simple)(_target(28))(_sensitivity(10)))))
				(line__22729(_architecture 11 0 22729 (_procedure_call (_simple)(_target(30))(_sensitivity(11)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 22733 
		(_object
			(_process
				(line__22735(_architecture 12 0 22735 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
				(line__22736(_architecture 13 0 22736 (_procedure_call (_simple)(_target(27))(_sensitivity(26)))))
				(line__22737(_architecture 14 0 22737 (_procedure_call (_simple)(_target(29))(_sensitivity(28)))))
				(line__22738(_architecture 15 0 22738 (_procedure_call (_simple)(_target(31))(_sensitivity(30)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 22602 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 22603 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 22604 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 22605 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 22605 (_entity (_string \"SLICE_102"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22607 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22608 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22609 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22610 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22611 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22612 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22613 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22614 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_M1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22615 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_M0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22616 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 22617 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 22618 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22619 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22620 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22621 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22622 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22623 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22624 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22625 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22626 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22627 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22628 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 22629 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_M1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 22630 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_M1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 22631 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_M1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 22632 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_M0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 22633 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_M0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 22634 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_M0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 22635 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 22636 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 22637 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 22638 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 22639 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 22640 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 22641 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 22643 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 22643 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 22643 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 22644 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 22644 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 22644 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 22645 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 22645 (_entity (_in ))))
		(_port (_internal M1 ~extieee.std_logic_1164.STD_LOGIC 0 22645 (_entity (_in ))))
		(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 22646 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 22646 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 22646 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 22647 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 22647 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 22647 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 22648 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 22657 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 22658 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 22659 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 22660 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 22661 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 22662 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 22663 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 22664 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal M1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 22665 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal M1_dly ~extieee.std_logic_1164.STD_LOGIC 0 22666 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal M0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 22667 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal M0_dly ~extieee.std_logic_1164.STD_LOGIC 0 22668 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 22669 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 22670 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 22671 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 22672 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 22673 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 22674 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 22675 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 22676 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 22678 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 22679 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 22744 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 22745 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 22746 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 22747 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 22748 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 22749 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 22750 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 22751 (_process 0 )))
		(_variable (_internal tviol_M1_CLK ~extieee.std_logic_1164.X01 0 22753 (_process 0 ((i 2)))))
		(_variable (_internal M1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 22754 (_process 0 )))
		(_variable (_internal tviol_M0_CLK ~extieee.std_logic_1164.X01 0 22755 (_process 0 ((i 2)))))
		(_variable (_internal M0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 22756 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 22757 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 22758 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 22759 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 22760 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 16 0 22741 (_process (_simple)(_target(12)(13)(14)(15))(_sensitivity(16)(17)(18)(19)(20)(21)(22)(23)(25)(27)(29)(31)(32)(33)(34)(35))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(12621 )
		(4934723 )
		(12365 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
	)
	(_model . Structure 17 -1
	)
)
V 000050 55 2456          1367697029505 Structure
(_unit VHDL (lut40049 0 22896 (structure 0 22904 ))
	(_version v98)
	(_time 1367697029506 2013.05.04 12:50:29)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 8484d48b85d2d497818594dbd58780878d82d78381)
	(_entity
		(_time 1367697029497)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 22906 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1000000000000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1000000000000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 22897 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 22897 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 22897 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 22897 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 22898 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2456          1367697029521 Structure
(_unit VHDL (lut40050 0 22917 (structure 0 22925 ))
	(_version v98)
	(_time 1367697029522 2013.05.04 12:50:29)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 9494c49a95c2c487919584cbc59791979492c79391)
	(_entity
		(_time 1367697029513)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 22927 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0000000000010101"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0000000000010101"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 22918 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 22918 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 22918 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 22918 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 22919 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 18865         1367697029544 Structure
(_unit VHDL (slice_103 0 22938 (structure 0 22993 ))
	(_version v98)
	(_time 1367697029545 2013.05.04 12:50:29)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code b3b2b3e7e3e4eea5b0b4b4b0f5ece3b0b3b0b0b4b0b5e0)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697029532)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40049
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 23031 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 23031 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 23031 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 23031 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 23032 (_entity (_out ))))
			)
		)
		(lut40050
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 23035 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 23035 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 23035 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 23035 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 23036 (_entity (_out ))))
			)
		)
		(vmuxregsre0014
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 23026 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 23026 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 23026 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 23027 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 23027 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 23027 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 23028 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 23020 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 23023 (_entity (_out ))))
			)
		)
	)
	(_instantiation dROM_DOUT_81_i_0_a3_2_21 0 23039 (_component lut40049 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40049)
		)
	)
	(_instantiation dROM_main_un1_dout82_1_a2_i_4_RNI7B081 0 23041 (_component lut40050 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40050)
		)
	)
	(_instantiation JMPREG1_10 0 23043 (_component vmuxregsre0014 )
		(_port
			((D0)(M1_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0014)
		)
	)
	(_instantiation DRIVEVCC 0 23046 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 23048 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation JMPREG1_0 0 23050 (_component vmuxregsre0014 )
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0014)
		)
	)
	(_block WireDelay 0 23055 
		(_object
			(_process
				(line__23057(_architecture 0 0 23057 (_procedure_call (_simple)(_target(16))(_sensitivity(0)))))
				(line__23058(_architecture 1 0 23058 (_procedure_call (_simple)(_target(17))(_sensitivity(1)))))
				(line__23059(_architecture 2 0 23059 (_procedure_call (_simple)(_target(18))(_sensitivity(2)))))
				(line__23060(_architecture 3 0 23060 (_procedure_call (_simple)(_target(19))(_sensitivity(3)))))
				(line__23061(_architecture 4 0 23061 (_procedure_call (_simple)(_target(20))(_sensitivity(4)))))
				(line__23062(_architecture 5 0 23062 (_procedure_call (_simple)(_target(21))(_sensitivity(5)))))
				(line__23063(_architecture 6 0 23063 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__23064(_architecture 7 0 23064 (_procedure_call (_simple)(_target(23))(_sensitivity(7)))))
				(line__23065(_architecture 8 0 23065 (_procedure_call (_simple)(_target(24))(_sensitivity(8)))))
				(line__23066(_architecture 9 0 23066 (_procedure_call (_simple)(_target(26))(_sensitivity(9)))))
				(line__23067(_architecture 10 0 23067 (_procedure_call (_simple)(_target(28))(_sensitivity(10)))))
				(line__23068(_architecture 11 0 23068 (_procedure_call (_simple)(_target(30))(_sensitivity(11)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 23072 
		(_object
			(_process
				(line__23074(_architecture 12 0 23074 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
				(line__23075(_architecture 13 0 23075 (_procedure_call (_simple)(_target(27))(_sensitivity(26)))))
				(line__23076(_architecture 14 0 23076 (_procedure_call (_simple)(_target(29))(_sensitivity(28)))))
				(line__23077(_architecture 15 0 23077 (_procedure_call (_simple)(_target(31))(_sensitivity(30)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 22941 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 22942 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 22943 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 22944 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 22944 (_entity (_string \"SLICE_103"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22946 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22947 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22948 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22949 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22950 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22951 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22952 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22953 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_M1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22954 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_M0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22955 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 22956 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 22957 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22958 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22959 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22960 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22961 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22962 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22963 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22964 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22965 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22966 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22967 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 22968 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_M1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 22969 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_M1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 22970 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_M1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 22971 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_M0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 22972 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_M0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 22973 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_M0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 22974 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 22975 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 22976 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 22977 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 22978 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 22979 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 22980 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 22982 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 22982 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 22982 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 22983 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 22983 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 22983 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 22984 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 22984 (_entity (_in ))))
		(_port (_internal M1 ~extieee.std_logic_1164.STD_LOGIC 0 22984 (_entity (_in ))))
		(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 22985 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 22985 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 22985 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 22986 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 22986 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 22986 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 22987 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 22996 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 22997 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 22998 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 22999 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 23000 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 23001 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 23002 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 23003 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal M1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 23004 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal M1_dly ~extieee.std_logic_1164.STD_LOGIC 0 23005 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal M0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 23006 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal M0_dly ~extieee.std_logic_1164.STD_LOGIC 0 23007 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 23008 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 23009 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 23010 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 23011 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 23012 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 23013 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 23014 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 23015 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 23017 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 23018 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 23083 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 23084 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 23085 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 23086 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 23087 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 23088 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 23089 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 23090 (_process 0 )))
		(_variable (_internal tviol_M1_CLK ~extieee.std_logic_1164.X01 0 23092 (_process 0 ((i 2)))))
		(_variable (_internal M1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 23093 (_process 0 )))
		(_variable (_internal tviol_M0_CLK ~extieee.std_logic_1164.X01 0 23094 (_process 0 ((i 2)))))
		(_variable (_internal M0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 23095 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 23096 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 23097 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 23098 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 23099 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 16 0 23080 (_process (_simple)(_target(12)(13)(14)(15))(_sensitivity(16)(17)(18)(19)(20)(21)(22)(23)(25)(27)(29)(31)(32)(33)(34)(35))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(12621 )
		(4934723 )
		(12365 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
	)
	(_model . Structure 17 -1
	)
)
V 000050 55 2456          1367697029566 Structure
(_unit VHDL (lut40051 0 23235 (structure 0 23243 ))
	(_version v98)
	(_time 1367697029567 2013.05.04 12:50:29)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code c2c29296c59492d1c7c3d29d93c1c7c1c3c491c5c7)
	(_entity
		(_time 1367697029559)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 23245 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1010000010100000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1010000010100000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 23236 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 23236 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 23236 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 23236 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 23237 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2456          1367697029580 Structure
(_unit VHDL (lut40052 0 23256 (structure 0 23264 ))
	(_version v98)
	(_time 1367697029581 2013.05.04 12:50:29)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code d2d28281d58482c1d7d3c28d83d1d7d1d0d481d5d7)
	(_entity
		(_time 1367697029573)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 23266 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0111111100000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0111111100000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 23257 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 23257 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 23257 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 23257 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 23258 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 17736         1367697029613 Structure
(_unit VHDL (slice_104 0 23277 (structure 0 23327 ))
	(_version v98)
	(_time 1367697029614 2013.05.04 12:50:29)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code f1f0f1a1a3a6ace7f2f6f5f2b7aea1f2f1f2f5f6f2f7a2)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697029590)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40051
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 23363 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 23363 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 23363 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 23363 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 23364 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 23355 (_entity (_out ))))
			)
		)
		(lut40052
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 23367 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 23367 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 23367 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 23367 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 23368 (_entity (_out ))))
			)
		)
		(vmuxregsre0003
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 23358 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 23358 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 23358 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 23359 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 23359 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 23359 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 23360 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 23352 (_entity (_out ))))
			)
		)
	)
	(_instantiation dROM_DOUT_81_i_0_a3_0_21 0 23371 (_component lut40051 )
		(_port
			((A)(A1_ipd))
			((B)(GNDI))
			((C)(C1_ipd))
			((D)(GNDI))
			((Z)(F1_out))
		)
		(_use (_entity . lut40051)
		)
	)
	(_instantiation DRIVEGND 0 23373 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation dROM_DOUT_81_i_0_a3_0_RNIUMAH_21 0 23375 (_component lut40052 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40052)
		)
	)
	(_instantiation C3_9 0 23377 (_component vmuxregsre0003 )
		(_port
			((D0)(M1_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0003)
		)
	)
	(_instantiation DRIVEVCC 0 23380 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation C3_8 0 23382 (_component vmuxregsre0003 )
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0003)
		)
	)
	(_block WireDelay 0 23387 
		(_object
			(_process
				(line__23389(_architecture 0 0 23389 (_procedure_call (_simple)(_target(14))(_sensitivity(0)))))
				(line__23390(_architecture 1 0 23390 (_procedure_call (_simple)(_target(15))(_sensitivity(1)))))
				(line__23391(_architecture 2 0 23391 (_procedure_call (_simple)(_target(16))(_sensitivity(2)))))
				(line__23392(_architecture 3 0 23392 (_procedure_call (_simple)(_target(17))(_sensitivity(3)))))
				(line__23393(_architecture 4 0 23393 (_procedure_call (_simple)(_target(18))(_sensitivity(4)))))
				(line__23394(_architecture 5 0 23394 (_procedure_call (_simple)(_target(19))(_sensitivity(5)))))
				(line__23395(_architecture 6 0 23395 (_procedure_call (_simple)(_target(20))(_sensitivity(6)))))
				(line__23396(_architecture 7 0 23396 (_procedure_call (_simple)(_target(22))(_sensitivity(7)))))
				(line__23397(_architecture 8 0 23397 (_procedure_call (_simple)(_target(24))(_sensitivity(8)))))
				(line__23398(_architecture 9 0 23398 (_procedure_call (_simple)(_target(26))(_sensitivity(9)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 23402 
		(_object
			(_process
				(line__23404(_architecture 10 0 23404 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
				(line__23405(_architecture 11 0 23405 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__23406(_architecture 12 0 23406 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
				(line__23407(_architecture 13 0 23407 (_procedure_call (_simple)(_target(27))(_sensitivity(26)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 23280 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 23281 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 23282 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 23283 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 23283 (_entity (_string \"SLICE_104"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23285 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23286 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23287 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23288 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23289 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23290 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_M1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23291 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_M0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23292 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 23293 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 23294 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23295 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23296 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23297 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23298 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23299 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23300 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23301 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23302 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 23303 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_M1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 23304 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_M1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 23305 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_M1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 23306 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_M0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 23307 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_M0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 23308 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_M0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 23309 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 23310 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 23311 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 23312 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 23313 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 23314 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 23315 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 23317 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 23317 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 23317 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 23318 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 23318 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 23318 (_entity (_in ))))
		(_port (_internal M1 ~extieee.std_logic_1164.STD_LOGIC 0 23319 (_entity (_in ))))
		(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 23319 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 23319 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 23320 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 23320 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 23320 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 23321 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 23321 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 23330 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 23331 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 23332 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 23333 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 23334 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 23335 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal M1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 23336 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal M1_dly ~extieee.std_logic_1164.STD_LOGIC 0 23337 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal M0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 23338 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal M0_dly ~extieee.std_logic_1164.STD_LOGIC 0 23339 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 23340 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 23341 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 23342 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 23343 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 23344 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 23345 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 23346 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 23347 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 23349 (_architecture (_uni ))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 23350 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 23412 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 23413 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 23414 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 23415 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 23416 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 23417 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 23418 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 23419 (_process 0 )))
		(_variable (_internal tviol_M1_CLK ~extieee.std_logic_1164.X01 0 23421 (_process 0 ((i 2)))))
		(_variable (_internal M1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 23422 (_process 0 )))
		(_variable (_internal tviol_M0_CLK ~extieee.std_logic_1164.X01 0 23423 (_process 0 ((i 2)))))
		(_variable (_internal M0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 23424 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 23425 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 23426 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 23427 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 23428 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 14 0 23410 (_process (_simple)(_target(10)(11)(12)(13))(_sensitivity(14)(15)(16)(17)(18)(19)(21)(23)(25)(27)(28)(29)(30)(31))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(12621 )
		(4934723 )
		(12365 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
	)
	(_model . Structure 15 -1
	)
)
V 000050 55 2456          1367697029635 Structure
(_unit VHDL (lut40053 0 23558 (structure 0 23566 ))
	(_version v98)
	(_time 1367697029636 2013.05.04 12:50:29)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 10104716154640031511004f411315131316431715)
	(_entity
		(_time 1367697029629)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 23568 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0011001111111111"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0011001111111111"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 23559 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 23559 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 23559 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 23559 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 23560 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2456          1367697029647 Structure
(_unit VHDL (lut40054 0 23579 (structure 0 23587 ))
	(_version v98)
	(_time 1367697029648 2013.05.04 12:50:29)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 10104716154640031511004f411315131416431715)
	(_entity
		(_time 1367697029642)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 23589 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0101000000000100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0101000000000100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 23580 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 23580 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 23580 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 23580 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 23581 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 15688         1367697029668 Structure
(_unit VHDL (slice_105 0 23600 (structure 0 23644 ))
	(_version v98)
	(_time 1367697029669 2013.05.04 12:50:29)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 3031373563676d2666672569373331333033353733)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697029656)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40053
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 23677 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 23677 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 23677 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 23677 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 23678 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 23669 (_entity (_out ))))
			)
		)
		(lut40054
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 23681 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 23681 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 23681 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 23681 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 23682 (_entity (_out ))))
			)
		)
		(vmuxregsre0003
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 23672 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 23672 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 23672 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 23673 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 23673 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 23673 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 23674 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 23666 (_entity (_out ))))
			)
		)
	)
	(_instantiation dROM_DOUT_81_i_0_o3_0_21 0 23685 (_component lut40053 )
		(_port
			((A)(GNDI))
			((B)(B1_ipd))
			((C)(GNDI))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40053)
		)
	)
	(_instantiation DRIVEGND 0 23687 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation dROM_DOUT_81_i_0_o3_0_RNI99S32_21 0 23689 (_component lut40054 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40054)
		)
	)
	(_instantiation C3_0_1 0 23691 (_component vmuxregsre0003 )
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0003)
		)
	)
	(_instantiation DRIVEVCC 0 23694 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_block WireDelay 0 23698 
		(_object
			(_process
				(line__23700(_architecture 0 0 23700 (_procedure_call (_simple)(_target(12))(_sensitivity(0)))))
				(line__23701(_architecture 1 0 23701 (_procedure_call (_simple)(_target(13))(_sensitivity(1)))))
				(line__23702(_architecture 2 0 23702 (_procedure_call (_simple)(_target(14))(_sensitivity(2)))))
				(line__23703(_architecture 3 0 23703 (_procedure_call (_simple)(_target(15))(_sensitivity(3)))))
				(line__23704(_architecture 4 0 23704 (_procedure_call (_simple)(_target(16))(_sensitivity(4)))))
				(line__23705(_architecture 5 0 23705 (_procedure_call (_simple)(_target(17))(_sensitivity(5)))))
				(line__23706(_architecture 6 0 23706 (_procedure_call (_simple)(_target(18))(_sensitivity(6)))))
				(line__23707(_architecture 7 0 23707 (_procedure_call (_simple)(_target(20))(_sensitivity(7)))))
				(line__23708(_architecture 8 0 23708 (_procedure_call (_simple)(_target(22))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 23712 
		(_object
			(_process
				(line__23714(_architecture 9 0 23714 (_procedure_call (_simple)(_target(19))(_sensitivity(18)))))
				(line__23715(_architecture 10 0 23715 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
				(line__23716(_architecture 11 0 23716 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 23603 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 23604 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 23605 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 23606 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 23606 (_entity (_string \"SLICE_105"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23608 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23609 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23610 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23611 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23612 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23613 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_M0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23614 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 23615 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 23616 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23617 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23618 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23619 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23620 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23621 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23622 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23623 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 23624 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_M0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 23625 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_M0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 23626 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_M0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 23627 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 23628 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 23629 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 23630 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 23631 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 23632 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 23633 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 23635 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 23635 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 23635 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 23636 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 23636 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 23636 (_entity (_in ))))
		(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 23637 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 23637 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 23637 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 23638 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 23638 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 23638 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 23647 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 23648 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 23649 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 23650 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 23651 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 23652 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal M0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 23653 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal M0_dly ~extieee.std_logic_1164.STD_LOGIC 0 23654 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 23655 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 23656 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 23657 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 23658 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 23659 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 23660 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 23661 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 23663 (_architecture (_uni ))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 23664 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 23721 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 23722 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 23723 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 23724 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 23725 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 23726 (_process 0 )))
		(_variable (_internal tviol_M0_CLK ~extieee.std_logic_1164.X01 0 23728 (_process 0 ((i 2)))))
		(_variable (_internal M0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 23729 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 23730 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 23731 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 23732 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 23733 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 12 0 23719 (_process (_simple)(_target(9)(10)(11))(_sensitivity(12)(13)(14)(15)(16)(17)(19)(21)(23)(24)(25)(26))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(12365 )
		(4934723 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
	)
	(_model . Structure 13 -1
	)
)
V 000050 55 2456          1367697029692 Structure
(_unit VHDL (lut40055 0 23837 (structure 0 23845 ))
	(_version v98)
	(_time 1367697029693 2013.05.04 12:50:29)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 3f3f683b6c696f2c3a3e2f606e3c3a3c3a396c383a)
	(_entity
		(_time 1367697029685)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 23847 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1000100000000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1000100000000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 23838 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 23838 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 23838 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 23838 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 23839 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2456          1367697029712 Structure
(_unit VHDL (lut40056 0 23858 (structure 0 23866 ))
	(_version v98)
	(_time 1367697029713 2013.05.04 12:50:29)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 5e5e095c0e080e4d5b5f4e010f5d5b5d58580d595b)
	(_entity
		(_time 1367697029700)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 23868 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1111000011100000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1111000011100000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 23859 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 23859 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 23859 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 23859 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 23860 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 18310         1367697029739 Structure
(_unit VHDL (slice_106 0 23879 (structure 0 23931 ))
	(_version v98)
	(_time 1367697029740 2013.05.04 12:50:29)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 6e6f696e683933786d696a3f28313e6d6e6d68696d683d)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697029723)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40055
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 23968 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 23968 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 23968 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 23968 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 23969 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 23960 (_entity (_out ))))
			)
		)
		(lut40056
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 23972 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 23972 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 23972 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 23972 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 23973 (_entity (_out ))))
			)
		)
		(vmuxregsre0014
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 23963 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 23963 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 23963 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 23964 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 23964 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 23964 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 23965 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 23957 (_entity (_out ))))
			)
		)
	)
	(_instantiation dROM_main_un1_dout82_1_a2_i_a3_1 0 23976 (_component lut40055 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(GNDI))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40055)
		)
	)
	(_instantiation DRIVEGND 0 23978 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation dROM_main_un1_dout82_1_a2_i_a3_2 0 23980 (_component lut40056 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40056)
		)
	)
	(_instantiation JMPREG1_2 0 23982 (_component vmuxregsre0014 )
		(_port
			((D0)(M1_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0014)
		)
	)
	(_instantiation DRIVEVCC 0 23985 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation JMPREG1_1 0 23987 (_component vmuxregsre0014 )
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0014)
		)
	)
	(_block WireDelay 0 23992 
		(_object
			(_process
				(line__23994(_architecture 0 0 23994 (_procedure_call (_simple)(_target(15))(_sensitivity(0)))))
				(line__23995(_architecture 1 0 23995 (_procedure_call (_simple)(_target(16))(_sensitivity(1)))))
				(line__23996(_architecture 2 0 23996 (_procedure_call (_simple)(_target(17))(_sensitivity(2)))))
				(line__23997(_architecture 3 0 23997 (_procedure_call (_simple)(_target(18))(_sensitivity(3)))))
				(line__23998(_architecture 4 0 23998 (_procedure_call (_simple)(_target(19))(_sensitivity(4)))))
				(line__23999(_architecture 5 0 23999 (_procedure_call (_simple)(_target(20))(_sensitivity(5)))))
				(line__24000(_architecture 6 0 24000 (_procedure_call (_simple)(_target(21))(_sensitivity(6)))))
				(line__24001(_architecture 7 0 24001 (_procedure_call (_simple)(_target(22))(_sensitivity(7)))))
				(line__24002(_architecture 8 0 24002 (_procedure_call (_simple)(_target(24))(_sensitivity(8)))))
				(line__24003(_architecture 9 0 24003 (_procedure_call (_simple)(_target(26))(_sensitivity(9)))))
				(line__24004(_architecture 10 0 24004 (_procedure_call (_simple)(_target(28))(_sensitivity(10)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 24008 
		(_object
			(_process
				(line__24010(_architecture 11 0 24010 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__24011(_architecture 12 0 24011 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
				(line__24012(_architecture 13 0 24012 (_procedure_call (_simple)(_target(27))(_sensitivity(26)))))
				(line__24013(_architecture 14 0 24013 (_procedure_call (_simple)(_target(29))(_sensitivity(28)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 23882 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 23883 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 23884 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 23885 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 23885 (_entity (_string \"SLICE_106"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23887 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23888 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23889 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23890 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23891 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23892 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23893 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_M1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23894 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_M0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23895 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 23896 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 23897 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23898 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23899 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23900 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23901 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23902 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23903 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23904 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23905 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23906 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 23907 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_M1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 23908 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_M1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 23909 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_M1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 23910 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_M0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 23911 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_M0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 23912 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_M0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 23913 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 23914 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 23915 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 23916 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 23917 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 23918 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 23919 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 23921 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 23921 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 23921 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 23922 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 23922 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 23922 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 23923 (_entity (_in ))))
		(_port (_internal M1 ~extieee.std_logic_1164.STD_LOGIC 0 23923 (_entity (_in ))))
		(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 23923 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 23924 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 23924 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 23924 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 23925 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 23925 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 23925 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 23934 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 23935 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 23936 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 23937 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 23938 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 23939 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 23940 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal M1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 23941 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal M1_dly ~extieee.std_logic_1164.STD_LOGIC 0 23942 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal M0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 23943 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal M0_dly ~extieee.std_logic_1164.STD_LOGIC 0 23944 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 23945 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 23946 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 23947 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 23948 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 23949 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 23950 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 23951 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 23952 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 23954 (_architecture (_uni ))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 23955 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 24018 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 24019 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 24020 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 24021 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 24022 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 24023 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 24024 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 24025 (_process 0 )))
		(_variable (_internal tviol_M1_CLK ~extieee.std_logic_1164.X01 0 24027 (_process 0 ((i 2)))))
		(_variable (_internal M1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 24028 (_process 0 )))
		(_variable (_internal tviol_M0_CLK ~extieee.std_logic_1164.X01 0 24029 (_process 0 ((i 2)))))
		(_variable (_internal M0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 24030 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 24031 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 24032 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 24033 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 24034 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 15 0 24016 (_process (_simple)(_target(11)(12)(13)(14))(_sensitivity(15)(16)(17)(18)(19)(20)(21)(23)(25)(27)(29)(30)(31)(32)(33))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(12621 )
		(4934723 )
		(12365 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
	)
	(_model . Structure 16 -1
	)
)
V 000050 55 2456          1367697029838 Structure
(_unit VHDL (lut40057 0 24167 (structure 0 24175 ))
	(_version v98)
	(_time 1367697029839 2013.05.04 12:50:29)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code dbdb8c888c8d8bc8dedacb848ad8ded8dcdd88dcde)
	(_entity
		(_time 1367697029832)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 24177 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1000000000000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1000000000000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 24168 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 24168 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 24168 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 24168 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 24169 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2456          1367697029849 Structure
(_unit VHDL (lut40058 0 24188 (structure 0 24196 ))
	(_version v98)
	(_time 1367697029850 2013.05.04 12:50:29)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code dbdb8c888c8d8bc8dedacb848ad8ded8d3dd88dcde)
	(_entity
		(_time 1367697029844)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 24198 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1101111111111111"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1101111111111111"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 24189 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 24189 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 24189 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 24189 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 24190 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 18847         1367697029874 Structure
(_unit VHDL (slice_107 0 24209 (structure 0 24264 ))
	(_version v98)
	(_time 1367697029875 2013.05.04 12:50:29)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code fafbfdaaf8ada7ecf9fdfdf9bca5aaf9faf9fdfdf9fca9)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697029859)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40057
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 24302 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 24302 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 24302 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 24302 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 24303 (_entity (_out ))))
			)
		)
		(lut40058
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 24306 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 24306 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 24306 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 24306 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 24307 (_entity (_out ))))
			)
		)
		(vmuxregsre0003
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 24297 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 24297 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 24297 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 24298 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 24298 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 24298 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 24299 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 24291 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 24294 (_entity (_out ))))
			)
		)
	)
	(_instantiation dROM_DOUT_81_0_a2_80_i_0_a3_0 0 24310 (_component lut40057 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40057)
		)
	)
	(_instantiation dROM_DOUT_81_0_a2_80_i_0_1 0 24312 (_component lut40058 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40058)
		)
	)
	(_instantiation C3_7 0 24314 (_component vmuxregsre0003 )
		(_port
			((D0)(M1_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0003)
		)
	)
	(_instantiation DRIVEVCC 0 24317 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 24319 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation C3_6 0 24321 (_component vmuxregsre0003 )
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0003)
		)
	)
	(_block WireDelay 0 24326 
		(_object
			(_process
				(line__24328(_architecture 0 0 24328 (_procedure_call (_simple)(_target(16))(_sensitivity(0)))))
				(line__24329(_architecture 1 0 24329 (_procedure_call (_simple)(_target(17))(_sensitivity(1)))))
				(line__24330(_architecture 2 0 24330 (_procedure_call (_simple)(_target(18))(_sensitivity(2)))))
				(line__24331(_architecture 3 0 24331 (_procedure_call (_simple)(_target(19))(_sensitivity(3)))))
				(line__24332(_architecture 4 0 24332 (_procedure_call (_simple)(_target(20))(_sensitivity(4)))))
				(line__24333(_architecture 5 0 24333 (_procedure_call (_simple)(_target(21))(_sensitivity(5)))))
				(line__24334(_architecture 6 0 24334 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__24335(_architecture 7 0 24335 (_procedure_call (_simple)(_target(23))(_sensitivity(7)))))
				(line__24336(_architecture 8 0 24336 (_procedure_call (_simple)(_target(24))(_sensitivity(8)))))
				(line__24337(_architecture 9 0 24337 (_procedure_call (_simple)(_target(26))(_sensitivity(9)))))
				(line__24338(_architecture 10 0 24338 (_procedure_call (_simple)(_target(28))(_sensitivity(10)))))
				(line__24339(_architecture 11 0 24339 (_procedure_call (_simple)(_target(30))(_sensitivity(11)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 24343 
		(_object
			(_process
				(line__24345(_architecture 12 0 24345 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
				(line__24346(_architecture 13 0 24346 (_procedure_call (_simple)(_target(27))(_sensitivity(26)))))
				(line__24347(_architecture 14 0 24347 (_procedure_call (_simple)(_target(29))(_sensitivity(28)))))
				(line__24348(_architecture 15 0 24348 (_procedure_call (_simple)(_target(31))(_sensitivity(30)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 24212 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 24213 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 24214 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 24215 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 24215 (_entity (_string \"SLICE_107"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 24217 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 24218 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 24219 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 24220 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 24221 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 24222 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 24223 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 24224 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_M1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 24225 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_M0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 24226 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 24227 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 24228 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 24229 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 24230 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 24231 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 24232 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 24233 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 24234 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 24235 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 24236 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 24237 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 24238 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 24239 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_M1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 24240 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_M1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 24241 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_M1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 24242 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_M0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 24243 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_M0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 24244 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_M0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 24245 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 24246 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 24247 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 24248 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 24249 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 24250 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 24251 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 24253 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 24253 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 24253 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 24254 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 24254 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 24254 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 24255 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 24255 (_entity (_in ))))
		(_port (_internal M1 ~extieee.std_logic_1164.STD_LOGIC 0 24255 (_entity (_in ))))
		(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 24256 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 24256 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 24256 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 24257 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 24257 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 24257 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 24258 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 24267 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 24268 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 24269 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 24270 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 24271 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 24272 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 24273 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 24274 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal M1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 24275 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal M1_dly ~extieee.std_logic_1164.STD_LOGIC 0 24276 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal M0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 24277 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal M0_dly ~extieee.std_logic_1164.STD_LOGIC 0 24278 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 24279 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 24280 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 24281 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 24282 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 24283 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 24284 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 24285 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 24286 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 24288 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 24289 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 24354 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 24355 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 24356 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 24357 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 24358 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 24359 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 24360 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 24361 (_process 0 )))
		(_variable (_internal tviol_M1_CLK ~extieee.std_logic_1164.X01 0 24363 (_process 0 ((i 2)))))
		(_variable (_internal M1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 24364 (_process 0 )))
		(_variable (_internal tviol_M0_CLK ~extieee.std_logic_1164.X01 0 24365 (_process 0 ((i 2)))))
		(_variable (_internal M0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 24366 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 24367 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 24368 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 24369 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 24370 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 16 0 24351 (_process (_simple)(_target(12)(13)(14)(15))(_sensitivity(16)(17)(18)(19)(20)(21)(22)(23)(25)(27)(29)(31)(32)(33)(34)(35))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(12621 )
		(4934723 )
		(12365 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
	)
	(_model . Structure 17 -1
	)
)
V 000050 55 2456          1367697029894 Structure
(_unit VHDL (lut40059 0 24506 (structure 0 24514 ))
	(_version v98)
	(_time 1367697029895 2013.05.04 12:50:29)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 0a0a5c0d5e5c5a190f0b1a555b090f09030c590d0f)
	(_entity
		(_time 1367697029889)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 24516 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0010001000000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0010001000000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 24507 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 24507 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 24507 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 24507 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 24508 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2456          1367697029906 Structure
(_unit VHDL (lut40060 0 24527 (structure 0 24535 ))
	(_version v98)
	(_time 1367697029907 2013.05.04 12:50:29)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 1a1a4c1c4e4c4a091f1b0a454b191c191a1c491d1f)
	(_entity
		(_time 1367697029901)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 24537 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0010000000000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0010000000000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 24528 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 24528 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 24528 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 24528 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 24529 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 18272         1367697029925 Structure
(_unit VHDL (slice_108 0 24548 (structure 0 24600 ))
	(_version v98)
	(_time 1367697029926 2013.05.04 12:50:29)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 29282f2d737e743f2a2e2d786f76792a292a212e2a2f7a)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697029914)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40059
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 24637 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 24637 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 24637 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 24637 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 24638 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 24629 (_entity (_out ))))
			)
		)
		(lut40060
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 24641 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 24641 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 24641 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 24641 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 24642 (_entity (_out ))))
			)
		)
		(vmuxregsre0003
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 24632 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 24632 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 24632 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 24633 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 24633 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 24633 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 24634 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 24626 (_entity (_out ))))
			)
		)
	)
	(_instantiation JMPREG3_1_sqmuxa 0 24645 (_component lut40059 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(GNDI))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40059)
		)
	)
	(_instantiation DRIVEGND 0 24647 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation JMPREG3_1_sqmuxa_RNO 0 24649 (_component lut40060 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40060)
		)
	)
	(_instantiation C3_3 0 24651 (_component vmuxregsre0003 )
		(_port
			((D0)(M1_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0003)
		)
	)
	(_instantiation DRIVEVCC 0 24654 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation C3_2 0 24656 (_component vmuxregsre0003 )
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0003)
		)
	)
	(_block WireDelay 0 24661 
		(_object
			(_process
				(line__24663(_architecture 0 0 24663 (_procedure_call (_simple)(_target(15))(_sensitivity(0)))))
				(line__24664(_architecture 1 0 24664 (_procedure_call (_simple)(_target(16))(_sensitivity(1)))))
				(line__24665(_architecture 2 0 24665 (_procedure_call (_simple)(_target(17))(_sensitivity(2)))))
				(line__24666(_architecture 3 0 24666 (_procedure_call (_simple)(_target(18))(_sensitivity(3)))))
				(line__24667(_architecture 4 0 24667 (_procedure_call (_simple)(_target(19))(_sensitivity(4)))))
				(line__24668(_architecture 5 0 24668 (_procedure_call (_simple)(_target(20))(_sensitivity(5)))))
				(line__24669(_architecture 6 0 24669 (_procedure_call (_simple)(_target(21))(_sensitivity(6)))))
				(line__24670(_architecture 7 0 24670 (_procedure_call (_simple)(_target(22))(_sensitivity(7)))))
				(line__24671(_architecture 8 0 24671 (_procedure_call (_simple)(_target(24))(_sensitivity(8)))))
				(line__24672(_architecture 9 0 24672 (_procedure_call (_simple)(_target(26))(_sensitivity(9)))))
				(line__24673(_architecture 10 0 24673 (_procedure_call (_simple)(_target(28))(_sensitivity(10)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 24677 
		(_object
			(_process
				(line__24679(_architecture 11 0 24679 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__24680(_architecture 12 0 24680 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
				(line__24681(_architecture 13 0 24681 (_procedure_call (_simple)(_target(27))(_sensitivity(26)))))
				(line__24682(_architecture 14 0 24682 (_procedure_call (_simple)(_target(29))(_sensitivity(28)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 24551 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 24552 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 24553 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 24554 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 24554 (_entity (_string \"SLICE_108"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 24556 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 24557 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 24558 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 24559 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 24560 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 24561 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 24562 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_M1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 24563 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_M0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 24564 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 24565 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 24566 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 24567 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 24568 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 24569 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 24570 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 24571 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 24572 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 24573 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 24574 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 24575 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 24576 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_M1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 24577 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_M1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 24578 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_M1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 24579 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_M0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 24580 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_M0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 24581 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_M0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 24582 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 24583 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 24584 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 24585 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 24586 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 24587 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 24588 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 24590 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 24590 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 24590 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 24591 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 24591 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 24591 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 24592 (_entity (_in ))))
		(_port (_internal M1 ~extieee.std_logic_1164.STD_LOGIC 0 24592 (_entity (_in ))))
		(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 24592 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 24593 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 24593 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 24593 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 24594 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 24594 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 24594 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 24603 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 24604 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 24605 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 24606 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 24607 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 24608 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 24609 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal M1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 24610 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal M1_dly ~extieee.std_logic_1164.STD_LOGIC 0 24611 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal M0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 24612 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal M0_dly ~extieee.std_logic_1164.STD_LOGIC 0 24613 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 24614 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 24615 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 24616 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 24617 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 24618 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 24619 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 24620 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 24621 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 24623 (_architecture (_uni ))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 24624 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 24687 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 24688 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 24689 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 24690 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 24691 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 24692 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 24693 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 24694 (_process 0 )))
		(_variable (_internal tviol_M1_CLK ~extieee.std_logic_1164.X01 0 24696 (_process 0 ((i 2)))))
		(_variable (_internal M1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 24697 (_process 0 )))
		(_variable (_internal tviol_M0_CLK ~extieee.std_logic_1164.X01 0 24698 (_process 0 ((i 2)))))
		(_variable (_internal M0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 24699 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 24700 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 24701 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 24702 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 24703 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 15 0 24685 (_process (_simple)(_target(11)(12)(13)(14))(_sensitivity(15)(16)(17)(18)(19)(20)(21)(23)(25)(27)(29)(30)(31)(32)(33))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(12621 )
		(4934723 )
		(12365 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
	)
	(_model . Structure 16 -1
	)
)
V 000050 55 2456          1367697029945 Structure
(_unit VHDL (lut40061 0 24836 (structure 0 24844 ))
	(_version v98)
	(_time 1367697029946 2013.05.04 12:50:29)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 48481e4b451e185b4d495817194b4e4b494e1b4f4d)
	(_entity
		(_time 1367697029940)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 24846 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0000000000100000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0000000000100000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 24837 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 24837 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 24837 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 24837 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 24838 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2456          1367697029958 Structure
(_unit VHDL (lut40062 0 24857 (structure 0 24865 ))
	(_version v98)
	(_time 1367697029959 2013.05.04 12:50:29)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 48481e4b451e185b4d495817194b4e4b4a4e1b4f4d)
	(_entity
		(_time 1367697029953)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 24867 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0001000000010000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0001000000010000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 24858 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 24858 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 24858 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 24858 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 24859 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 18281         1367697029983 Structure
(_unit VHDL (slice_109 0 24878 (structure 0 24930 ))
	(_version v98)
	(_time 1367697029984 2013.05.04 12:50:29)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 68696e68333f357e6b6f6c392e37386b686b616f6b6e3b)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697029971)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40061
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 24967 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 24967 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 24967 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 24967 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 24968 (_entity (_out ))))
			)
		)
		(lut40062
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 24971 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 24971 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 24971 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 24971 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 24972 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 24959 (_entity (_out ))))
			)
		)
		(vmuxregsre0003
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 24962 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 24962 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 24962 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 24963 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 24963 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 24963 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 24964 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 24956 (_entity (_out ))))
			)
		)
	)
	(_instantiation JMPREG1_1_sqmuxa_2 0 24975 (_component lut40061 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40061)
		)
	)
	(_instantiation JMPREG1_1_sqmuxa_2_RNI5VFD 0 24977 (_component lut40062 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_entity . lut40062)
		)
	)
	(_instantiation DRIVEGND 0 24979 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation C3_10 0 24981 (_component vmuxregsre0003 )
		(_port
			((D0)(M1_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0003)
		)
	)
	(_instantiation DRIVEVCC 0 24984 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation C3_0 0 24986 (_component vmuxregsre0003 )
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0003)
		)
	)
	(_block WireDelay 0 24991 
		(_object
			(_process
				(line__24993(_architecture 0 0 24993 (_procedure_call (_simple)(_target(15))(_sensitivity(0)))))
				(line__24994(_architecture 1 0 24994 (_procedure_call (_simple)(_target(16))(_sensitivity(1)))))
				(line__24995(_architecture 2 0 24995 (_procedure_call (_simple)(_target(17))(_sensitivity(2)))))
				(line__24996(_architecture 3 0 24996 (_procedure_call (_simple)(_target(18))(_sensitivity(3)))))
				(line__24997(_architecture 4 0 24997 (_procedure_call (_simple)(_target(19))(_sensitivity(4)))))
				(line__24998(_architecture 5 0 24998 (_procedure_call (_simple)(_target(20))(_sensitivity(5)))))
				(line__24999(_architecture 6 0 24999 (_procedure_call (_simple)(_target(21))(_sensitivity(6)))))
				(line__25000(_architecture 7 0 25000 (_procedure_call (_simple)(_target(22))(_sensitivity(7)))))
				(line__25001(_architecture 8 0 25001 (_procedure_call (_simple)(_target(24))(_sensitivity(8)))))
				(line__25002(_architecture 9 0 25002 (_procedure_call (_simple)(_target(26))(_sensitivity(9)))))
				(line__25003(_architecture 10 0 25003 (_procedure_call (_simple)(_target(28))(_sensitivity(10)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 25007 
		(_object
			(_process
				(line__25009(_architecture 11 0 25009 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__25010(_architecture 12 0 25010 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
				(line__25011(_architecture 13 0 25011 (_procedure_call (_simple)(_target(27))(_sensitivity(26)))))
				(line__25012(_architecture 14 0 25012 (_procedure_call (_simple)(_target(29))(_sensitivity(28)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 24881 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 24882 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 24883 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 24884 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 24884 (_entity (_string \"SLICE_109"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 24886 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 24887 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 24888 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 24889 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 24890 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 24891 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 24892 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_M1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 24893 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_M0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 24894 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 24895 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 24896 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 24897 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 24898 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 24899 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 24900 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 24901 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 24902 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 24903 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 24904 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 24905 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 24906 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_M1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 24907 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_M1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 24908 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_M1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 24909 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_M0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 24910 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_M0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 24911 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_M0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 24912 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 24913 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 24914 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 24915 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 24916 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 24917 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 24918 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 24920 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 24920 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 24920 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 24921 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 24921 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 24921 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 24922 (_entity (_in ))))
		(_port (_internal M1 ~extieee.std_logic_1164.STD_LOGIC 0 24922 (_entity (_in ))))
		(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 24922 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 24923 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 24923 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 24923 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 24924 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 24924 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 24924 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 24933 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 24934 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 24935 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 24936 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 24937 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 24938 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 24939 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal M1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 24940 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal M1_dly ~extieee.std_logic_1164.STD_LOGIC 0 24941 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal M0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 24942 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal M0_dly ~extieee.std_logic_1164.STD_LOGIC 0 24943 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 24944 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 24945 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 24946 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 24947 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 24948 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 24949 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 24950 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 24951 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 24953 (_architecture (_uni ))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 24954 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 25017 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 25018 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 25019 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 25020 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 25021 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 25022 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 25023 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 25024 (_process 0 )))
		(_variable (_internal tviol_M1_CLK ~extieee.std_logic_1164.X01 0 25026 (_process 0 ((i 2)))))
		(_variable (_internal M1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 25027 (_process 0 )))
		(_variable (_internal tviol_M0_CLK ~extieee.std_logic_1164.X01 0 25028 (_process 0 ((i 2)))))
		(_variable (_internal M0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 25029 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 25030 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 25031 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 25032 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 25033 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 15 0 25015 (_process (_simple)(_target(11)(12)(13)(14))(_sensitivity(15)(16)(17)(18)(19)(20)(21)(23)(25)(27)(29)(30)(31)(32)(33))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(12621 )
		(4934723 )
		(12365 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
	)
	(_model . Structure 16 -1
	)
)
V 000050 55 2456          1367697030006 Structure
(_unit VHDL (lut40063 0 25166 (structure 0 25174 ))
	(_version v98)
	(_time 1367697030007 2013.05.04 12:50:30)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 777721777521276472766728267471747471247072)
	(_entity
		(_time 1367697030000)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 25176 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1111111111110011"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1111111111110011"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 25167 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 25167 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 25167 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 25167 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 25168 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2456          1367697030021 Structure
(_unit VHDL (lut40064 0 25187 (structure 0 25195 ))
	(_version v98)
	(_time 1367697030022 2013.05.04 12:50:30)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 8787d18885d1d794828697d8d68481848381d48082)
	(_entity
		(_time 1367697030014)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 25197 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1111111100000001"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1111111100000001"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 25188 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 25188 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 25188 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 25188 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 25189 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 9120          1367697030037 Structure
(_unit VHDL (slice_110 0 25208 (structure 0 25239 ))
	(_version v98)
	(_time 1367697030038 2013.05.04 12:50:30)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 96979099c3c1cb809d9283cf919597959795969195)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697030029)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40063
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 25257 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 25257 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 25257 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 25257 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 25258 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 25254 (_entity (_out ))))
			)
		)
		(lut40064
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 25261 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 25261 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 25261 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 25261 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 25262 (_entity (_out ))))
			)
		)
	)
	(_instantiation un1_increment_C1_0 0 25265 (_component lut40063 )
		(_port
			((A)(GNDI))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40063)
		)
	)
	(_instantiation DRIVEGND 0 25267 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation un1_increment_C1_0_RNI1PVP 0 25269 (_component lut40064 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40064)
		)
	)
	(_block WireDelay 0 25273 
		(_object
			(_process
				(line__25275(_architecture 0 0 25275 (_procedure_call (_simple)(_target(9))(_sensitivity(0)))))
				(line__25276(_architecture 1 0 25276 (_procedure_call (_simple)(_target(10))(_sensitivity(1)))))
				(line__25277(_architecture 2 0 25277 (_procedure_call (_simple)(_target(11))(_sensitivity(2)))))
				(line__25278(_architecture 3 0 25278 (_procedure_call (_simple)(_target(12))(_sensitivity(3)))))
				(line__25279(_architecture 4 0 25279 (_procedure_call (_simple)(_target(13))(_sensitivity(4)))))
				(line__25280(_architecture 5 0 25280 (_procedure_call (_simple)(_target(14))(_sensitivity(5)))))
				(line__25281(_architecture 6 0 25281 (_procedure_call (_simple)(_target(15))(_sensitivity(6)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 25211 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 25212 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 25213 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 25214 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 25214 (_entity (_string \"SLICE_110"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 25216 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 25217 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 25218 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 25219 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 25220 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 25221 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 25222 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 25223 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 25224 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 25225 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 25226 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 25227 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 25228 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 25229 (_entity (((ns 0))((ns 0))))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 25231 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 25231 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 25231 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 25232 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 25232 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 25232 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 25233 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 25233 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 25233 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 25242 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 25243 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 25244 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 25245 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 25246 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 25247 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 25248 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 25249 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 25250 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 25252 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 25286 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 25287 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 25288 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 25289 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 7 0 25284 (_process (_simple)(_target(7)(8))(_sensitivity(9)(10)(11)(12)(13)(14)(15)(16)(17))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
	)
	(_model . Structure 8 -1
	)
)
V 000050 55 2456          1367697030073 Structure
(_unit VHDL (lut40065 0 25341 (structure 0 25349 ))
	(_version v98)
	(_time 1367697030074 2013.05.04 12:50:30)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code c5c59391c59395d6c0c4d59a94c6c3c6c0c396c2c0)
	(_entity
		(_time 1367697030062)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 25351 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1101111111011111"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1101111111011111"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 25342 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 25342 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 25342 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 25342 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 25343 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2456          1367697030095 Structure
(_unit VHDL (lut40066 0 25362 (structure 0 25370 ))
	(_version v98)
	(_time 1367697030096 2013.05.04 12:50:30)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code d5d58386d58385c6d0d4c58a84d6d3d6d3d386d2d0)
	(_entity
		(_time 1367697030086)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 25372 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1100110011001101"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1100110011001101"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 25363 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 25363 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 25363 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 25363 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 25364 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 9120          1367697030127 Structure
(_unit VHDL (slice_111 0 25383 (structure 0 25414 ))
	(_version v98)
	(_time 1367697030128 2013.05.04 12:50:30)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code f4f5f2a4a3a3a9e2fff0e1adf3f7f5f7f5f7f5f3f7)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697030115)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40065
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 25432 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 25432 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 25432 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 25432 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 25433 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 25429 (_entity (_out ))))
			)
		)
		(lut40066
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 25436 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 25436 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 25436 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 25436 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 25437 (_entity (_out ))))
			)
		)
	)
	(_instantiation un1_increment_C2_1 0 25440 (_component lut40065 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(GNDI))
			((Z)(F1_out))
		)
		(_use (_entity . lut40065)
		)
	)
	(_instantiation DRIVEGND 0 25442 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation un1_increment_C2_1_RNI3PVP 0 25444 (_component lut40066 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40066)
		)
	)
	(_block WireDelay 0 25448 
		(_object
			(_process
				(line__25450(_architecture 0 0 25450 (_procedure_call (_simple)(_target(9))(_sensitivity(0)))))
				(line__25451(_architecture 1 0 25451 (_procedure_call (_simple)(_target(10))(_sensitivity(1)))))
				(line__25452(_architecture 2 0 25452 (_procedure_call (_simple)(_target(11))(_sensitivity(2)))))
				(line__25453(_architecture 3 0 25453 (_procedure_call (_simple)(_target(12))(_sensitivity(3)))))
				(line__25454(_architecture 4 0 25454 (_procedure_call (_simple)(_target(13))(_sensitivity(4)))))
				(line__25455(_architecture 5 0 25455 (_procedure_call (_simple)(_target(14))(_sensitivity(5)))))
				(line__25456(_architecture 6 0 25456 (_procedure_call (_simple)(_target(15))(_sensitivity(6)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 25386 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 25387 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 25388 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 25389 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 25389 (_entity (_string \"SLICE_111"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 25391 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 25392 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 25393 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 25394 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 25395 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 25396 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 25397 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 25398 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 25399 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 25400 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 25401 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 25402 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 25403 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 25404 (_entity (((ns 0))((ns 0))))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 25406 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 25406 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 25406 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 25407 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 25407 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 25407 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 25408 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 25408 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 25408 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 25417 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 25418 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 25419 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 25420 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 25421 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 25422 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 25423 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 25424 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 25425 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 25427 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 25461 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 25462 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 25463 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 25464 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 7 0 25459 (_process (_simple)(_target(7)(8))(_sensitivity(9)(10)(11)(12)(13)(14)(15)(16)(17))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
	)
	(_model . Structure 8 -1
	)
)
V 000050 55 2456          1367697030161 Structure
(_unit VHDL (lut40067 0 25516 (structure 0 25524 ))
	(_version v98)
	(_time 1367697030162 2013.05.04 12:50:30)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 13134615154543001612034c421015101415401416)
	(_entity
		(_time 1367697030153)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 25526 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1111111110101010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1111111110101010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 25517 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 25517 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 25517 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 25517 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 25518 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2456          1367697030180 Structure
(_unit VHDL (lut40068 0 25537 (structure 0 25545 ))
	(_version v98)
	(_time 1367697030181 2013.05.04 12:50:30)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 32326736356462213733226d633134313a34613537)
	(_entity
		(_time 1367697030172)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 25547 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1111000111100000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1111000111100000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 25538 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 25538 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 25538 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 25538 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 25539 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 8564          1367697030205 Structure
(_unit VHDL (slice_112 0 25558 (structure 0 25587 ))
	(_version v98)
	(_time 1367697030206 2013.05.04 12:50:30)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 4243474013151f544616571b454143414341404541)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697030192)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40067
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 25604 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 25604 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 25604 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 25604 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 25605 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 25601 (_entity (_out ))))
			)
		)
		(lut40068
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 25608 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 25608 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 25608 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 25608 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 25609 (_entity (_out ))))
			)
		)
	)
	(_instantiation un1_increment_C1_2 0 25612 (_component lut40067 )
		(_port
			((A)(A1_ipd))
			((B)(GNDI))
			((C)(GNDI))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40067)
		)
	)
	(_instantiation DRIVEGND 0 25614 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation main_dPtr_5_cry_17_0_RNO_0 0 25616 (_component lut40068 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40068)
		)
	)
	(_block WireDelay 0 25620 
		(_object
			(_process
				(line__25622(_architecture 0 0 25622 (_procedure_call (_simple)(_target(8))(_sensitivity(0)))))
				(line__25623(_architecture 1 0 25623 (_procedure_call (_simple)(_target(9))(_sensitivity(1)))))
				(line__25624(_architecture 2 0 25624 (_procedure_call (_simple)(_target(10))(_sensitivity(2)))))
				(line__25625(_architecture 3 0 25625 (_procedure_call (_simple)(_target(11))(_sensitivity(3)))))
				(line__25626(_architecture 4 0 25626 (_procedure_call (_simple)(_target(12))(_sensitivity(4)))))
				(line__25627(_architecture 5 0 25627 (_procedure_call (_simple)(_target(13))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 25561 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 25562 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 25563 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 25564 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 25564 (_entity (_string \"SLICE_112"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 25566 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 25567 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 25568 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 25569 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 25570 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 25571 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 25572 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 25573 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 25574 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 25575 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 25576 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 25577 (_entity (((ns 0))((ns 0))))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 25579 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 25579 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 25579 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 25580 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 25580 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 25580 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 25581 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 25581 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 25590 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 25591 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 25592 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 25593 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 25594 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 25595 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 25596 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 25597 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 25599 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 25632 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 25633 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 25634 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 25635 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 6 0 25630 (_process (_simple)(_target(6)(7))(_sensitivity(8)(9)(10)(11)(12)(13)(14)(15))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
	)
	(_model . Structure 7 -1
	)
)
V 000050 55 2456          1367697030237 Structure
(_unit VHDL (lut40069 0 25684 (structure 0 25692 ))
	(_version v98)
	(_time 1367697030238 2013.05.04 12:50:30)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 61613460653731726460713e306267626867326664)
	(_entity
		(_time 1367697030228)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 25694 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1000000000000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1000000000000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 25685 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 25685 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 25685 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 25685 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 25686 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2456          1367697030258 Structure
(_unit VHDL (lut40070 0 25705 (structure 0 25713 ))
	(_version v98)
	(_time 1367697030259 2013.05.04 12:50:30)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 8080d58f85d6d093858190dfd18387838086d38785)
	(_entity
		(_time 1367697030251)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 25715 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0100110011001100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0100110011001100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 25706 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 25706 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 25706 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 25706 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 25707 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 9326          1367697030284 Structure
(_unit VHDL (slice_113 0 25726 (structure 0 25760 ))
	(_version v98)
	(_time 1367697030285 2013.05.04 12:50:30)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 9091959fc3c7cd869b9285c9979391939193939793)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697030268)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40069
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 25775 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 25775 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 25775 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 25775 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 25776 (_entity (_out ))))
			)
		)
		(lut40070
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 25779 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 25779 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 25779 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 25779 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 25780 (_entity (_out ))))
			)
		)
	)
	(_instantiation main_un1_C2_17 0 25783 (_component lut40069 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40069)
		)
	)
	(_instantiation un1_PC_1_sqmuxa_RNO 0 25785 (_component lut40070 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40070)
		)
	)
	(_block WireDelay 0 25789 
		(_object
			(_process
				(line__25791(_architecture 0 0 25791 (_procedure_call (_simple)(_target(10))(_sensitivity(0)))))
				(line__25792(_architecture 1 0 25792 (_procedure_call (_simple)(_target(11))(_sensitivity(1)))))
				(line__25793(_architecture 2 0 25793 (_procedure_call (_simple)(_target(12))(_sensitivity(2)))))
				(line__25794(_architecture 3 0 25794 (_procedure_call (_simple)(_target(13))(_sensitivity(3)))))
				(line__25795(_architecture 4 0 25795 (_procedure_call (_simple)(_target(14))(_sensitivity(4)))))
				(line__25796(_architecture 5 0 25796 (_procedure_call (_simple)(_target(15))(_sensitivity(5)))))
				(line__25797(_architecture 6 0 25797 (_procedure_call (_simple)(_target(16))(_sensitivity(6)))))
				(line__25798(_architecture 7 0 25798 (_procedure_call (_simple)(_target(17))(_sensitivity(7)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 25729 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 25730 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 25731 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 25732 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 25732 (_entity (_string \"SLICE_113"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 25734 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 25735 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 25736 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 25737 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 25738 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 25739 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 25740 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 25741 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 25742 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 25743 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 25744 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 25745 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 25746 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 25747 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 25748 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 25749 (_entity (((ns 0))((ns 0))))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 25751 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 25751 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 25751 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 25752 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 25752 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 25752 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 25753 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 25753 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 25753 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 25754 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 25763 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 25764 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 25765 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 25766 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 25767 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 25768 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 25769 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 25770 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 25771 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 25772 (_architecture (_uni ((i 1))))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 25803 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 25804 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 25805 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 25806 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 8 0 25801 (_process (_simple)(_target(8)(9))(_sensitivity(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
	)
	(_model . Structure 9 -1
	)
)
V 000050 55 2456          1367697030320 Structure
(_unit VHDL (lut40071 0 25861 (structure 0 25869 ))
	(_version v98)
	(_time 1367697030321 2013.05.04 12:50:30)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code bfbfeaeaece9efacbabeafe0eebcb8bcbeb9ecb8ba)
	(_entity
		(_time 1367697030311)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 25871 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1111111111111110"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1111111111111110"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 25862 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 25862 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 25862 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 25862 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 25863 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2456          1367697030339 Structure
(_unit VHDL (lut40072 0 25882 (structure 0 25890 ))
	(_version v98)
	(_time 1367697030340 2013.05.04 12:50:30)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code cece9b9a9e989eddcbcfde919fcdc9cdccc89dc9cb)
	(_entity
		(_time 1367697030330)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 25892 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1010101010101000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1010101010101000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 25883 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 25883 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 25883 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 25883 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 25884 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 9323          1367697030369 Structure
(_unit VHDL (slice_114 0 25903 (structure 0 25937 ))
	(_version v98)
	(_time 1367697030370 2013.05.04 12:50:30)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code eeefebbde8b9b3f8e5ecfbb7e9edefedefedeae9ed)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697030355)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40071
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 25952 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 25952 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 25952 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 25952 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 25953 (_entity (_out ))))
			)
		)
		(lut40072
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 25956 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 25956 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 25956 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 25956 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 25957 (_entity (_out ))))
			)
		)
	)
	(_instantiation un1_pc167_2 0 25960 (_component lut40071 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40071)
		)
	)
	(_instantiation main_PC_15_iv_RNO_8 0 25962 (_component lut40072 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40072)
		)
	)
	(_block WireDelay 0 25966 
		(_object
			(_process
				(line__25968(_architecture 0 0 25968 (_procedure_call (_simple)(_target(10))(_sensitivity(0)))))
				(line__25969(_architecture 1 0 25969 (_procedure_call (_simple)(_target(11))(_sensitivity(1)))))
				(line__25970(_architecture 2 0 25970 (_procedure_call (_simple)(_target(12))(_sensitivity(2)))))
				(line__25971(_architecture 3 0 25971 (_procedure_call (_simple)(_target(13))(_sensitivity(3)))))
				(line__25972(_architecture 4 0 25972 (_procedure_call (_simple)(_target(14))(_sensitivity(4)))))
				(line__25973(_architecture 5 0 25973 (_procedure_call (_simple)(_target(15))(_sensitivity(5)))))
				(line__25974(_architecture 6 0 25974 (_procedure_call (_simple)(_target(16))(_sensitivity(6)))))
				(line__25975(_architecture 7 0 25975 (_procedure_call (_simple)(_target(17))(_sensitivity(7)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 25906 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 25907 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 25908 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 25909 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 25909 (_entity (_string \"SLICE_114"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 25911 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 25912 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 25913 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 25914 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 25915 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 25916 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 25917 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 25918 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 25919 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 25920 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 25921 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 25922 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 25923 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 25924 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 25925 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 25926 (_entity (((ns 0))((ns 0))))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 25928 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 25928 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 25928 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 25929 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 25929 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 25929 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 25930 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 25930 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 25930 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 25931 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 25940 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 25941 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 25942 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 25943 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 25944 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 25945 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 25946 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 25947 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 25948 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 25949 (_architecture (_uni ((i 1))))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 25980 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 25981 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 25982 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 25983 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 8 0 25978 (_process (_simple)(_target(8)(9))(_sensitivity(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
	)
	(_model . Structure 9 -1
	)
)
V 000050 55 2456          1367697030407 Structure
(_unit VHDL (lut40073 0 26038 (structure 0 26046 ))
	(_version v98)
	(_time 1367697030408 2013.05.04 12:50:30)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 0d0d590a5c5b5d1e080c1d525c0e0a0e0e0b5e0a08)
	(_entity
		(_time 1367697030398)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 26048 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1111111101000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1111111101000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 26039 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 26039 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 26039 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 26039 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 26040 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2456          1367697030423 Structure
(_unit VHDL (lut40074 0 26059 (structure 0 26067 ))
	(_version v98)
	(_time 1367697030424 2013.05.04 12:50:30)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 1c1c481a4a4a4c0f191d0c434d1f1b1f181a4f1b19)
	(_entity
		(_time 1367697030416)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 26069 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1111000011100000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1111000011100000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 26060 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 26060 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 26060 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 26060 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 26061 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 9329          1367697030451 Structure
(_unit VHDL (slice_115 0 26080 (structure 0 26114 ))
	(_version v98)
	(_time 1367697030452 2013.05.04 12:50:30)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 3c3d38393c6b612a373e29653b3f3d3f3d3f393b3f)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697030438)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40073
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 26129 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 26129 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 26129 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 26129 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 26130 (_entity (_out ))))
			)
		)
		(lut40074
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 26133 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 26133 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 26133 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 26133 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 26134 (_entity (_out ))))
			)
		)
	)
	(_instantiation un1_PC_2_sqmuxa_1 0 26137 (_component lut40073 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40073)
		)
	)
	(_instantiation main_PC_15_iv_RNO_7 0 26139 (_component lut40074 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40074)
		)
	)
	(_block WireDelay 0 26143 
		(_object
			(_process
				(line__26145(_architecture 0 0 26145 (_procedure_call (_simple)(_target(10))(_sensitivity(0)))))
				(line__26146(_architecture 1 0 26146 (_procedure_call (_simple)(_target(11))(_sensitivity(1)))))
				(line__26147(_architecture 2 0 26147 (_procedure_call (_simple)(_target(12))(_sensitivity(2)))))
				(line__26148(_architecture 3 0 26148 (_procedure_call (_simple)(_target(13))(_sensitivity(3)))))
				(line__26149(_architecture 4 0 26149 (_procedure_call (_simple)(_target(14))(_sensitivity(4)))))
				(line__26150(_architecture 5 0 26150 (_procedure_call (_simple)(_target(15))(_sensitivity(5)))))
				(line__26151(_architecture 6 0 26151 (_procedure_call (_simple)(_target(16))(_sensitivity(6)))))
				(line__26152(_architecture 7 0 26152 (_procedure_call (_simple)(_target(17))(_sensitivity(7)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 26083 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 26084 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 26085 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 26086 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 26086 (_entity (_string \"SLICE_115"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 26088 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 26089 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 26090 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 26091 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 26092 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 26093 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 26094 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 26095 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 26096 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 26097 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 26098 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 26099 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 26100 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 26101 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 26102 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 26103 (_entity (((ns 0))((ns 0))))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 26105 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 26105 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 26105 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 26106 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 26106 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 26106 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 26107 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 26107 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 26107 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 26108 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 26117 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 26118 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 26119 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 26120 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 26121 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 26122 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 26123 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 26124 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 26125 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 26126 (_architecture (_uni ((i 1))))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 26157 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 26158 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 26159 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 26160 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 8 0 26155 (_process (_simple)(_target(8)(9))(_sensitivity(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
	)
	(_model . Structure 9 -1
	)
)
V 000050 55 2456          1367697030487 Structure
(_unit VHDL (lut40075 0 26215 (structure 0 26223 ))
	(_version v98)
	(_time 1367697030488 2013.05.04 12:50:30)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 5b5b0f590c0d0b485e5a4b040a585c585e5d085c5e)
	(_entity
		(_time 1367697030479)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 26225 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1100110011001000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1100110011001000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 26216 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 26216 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 26216 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 26216 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 26217 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2456          1367697030509 Structure
(_unit VHDL (lut40076 0 26236 (structure 0 26244 ))
	(_version v98)
	(_time 1367697030510 2013.05.04 12:50:30)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 7a7a2e7a2e2c2a697f7b6a252b797d797c7c297d7f)
	(_entity
		(_time 1367697030500)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 26246 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1111111111101100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1111111111101100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 26237 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 26237 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 26237 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 26237 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 26238 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 9326          1367697030535 Structure
(_unit VHDL (slice_116 0 26257 (structure 0 26291 ))
	(_version v98)
	(_time 1367697030536 2013.05.04 12:50:30)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 8a8b8e8488ddd79c81889fd38d898b898b898c8d89)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697030523)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40075
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 26306 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 26306 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 26306 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 26306 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 26307 (_entity (_out ))))
			)
		)
		(lut40076
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 26310 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 26310 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 26310 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 26310 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 26311 (_entity (_out ))))
			)
		)
	)
	(_instantiation un1_PC_1_sqmuxa 0 26314 (_component lut40075 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40075)
		)
	)
	(_instantiation main_PC_15_iv_3_12 0 26316 (_component lut40076 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40076)
		)
	)
	(_block WireDelay 0 26320 
		(_object
			(_process
				(line__26322(_architecture 0 0 26322 (_procedure_call (_simple)(_target(10))(_sensitivity(0)))))
				(line__26323(_architecture 1 0 26323 (_procedure_call (_simple)(_target(11))(_sensitivity(1)))))
				(line__26324(_architecture 2 0 26324 (_procedure_call (_simple)(_target(12))(_sensitivity(2)))))
				(line__26325(_architecture 3 0 26325 (_procedure_call (_simple)(_target(13))(_sensitivity(3)))))
				(line__26326(_architecture 4 0 26326 (_procedure_call (_simple)(_target(14))(_sensitivity(4)))))
				(line__26327(_architecture 5 0 26327 (_procedure_call (_simple)(_target(15))(_sensitivity(5)))))
				(line__26328(_architecture 6 0 26328 (_procedure_call (_simple)(_target(16))(_sensitivity(6)))))
				(line__26329(_architecture 7 0 26329 (_procedure_call (_simple)(_target(17))(_sensitivity(7)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 26260 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 26261 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 26262 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 26263 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 26263 (_entity (_string \"SLICE_116"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 26265 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 26266 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 26267 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 26268 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 26269 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 26270 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 26271 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 26272 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 26273 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 26274 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 26275 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 26276 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 26277 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 26278 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 26279 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 26280 (_entity (((ns 0))((ns 0))))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 26282 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 26282 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 26282 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 26283 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 26283 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 26283 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 26284 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 26284 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 26284 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 26285 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 26294 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 26295 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 26296 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 26297 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 26298 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 26299 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 26300 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 26301 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 26302 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 26303 (_architecture (_uni ((i 1))))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 26334 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 26335 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 26336 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 26337 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 8 0 26332 (_process (_simple)(_target(8)(9))(_sensitivity(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
	)
	(_model . Structure 9 -1
	)
)
V 000050 55 2456          1367697030593 Structure
(_unit VHDL (lut40077 0 26392 (structure 0 26400 ))
	(_version v98)
	(_time 1367697030594 2013.05.04 12:50:30)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code c8c89c9cc59e98dbcdc9d89799cbcfcbcfce9bcfcd)
	(_entity
		(_time 1367697030573)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 26402 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1111111111111110"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1111111111111110"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 26393 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 26393 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 26393 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 26393 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 26394 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2456          1367697030617 Structure
(_unit VHDL (lut40078 0 26413 (structure 0 26421 ))
	(_version v98)
	(_time 1367697030618 2013.05.04 12:50:30)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code e7e7b3b5e5b1b7f4e2e6f7b8b6e4e0e4efe1b4e0e2)
	(_entity
		(_time 1367697030606)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 26423 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0000101000001010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0000101000001010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 26414 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 26414 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 26414 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 26414 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 26415 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 8553          1367697030643 Structure
(_unit VHDL (slice_117 0 26434 (structure 0 26463 ))
	(_version v98)
	(_time 1367697030644 2013.05.04 12:50:30)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code f7f6f3a7a3a0aae1f3a3e2aef0f4f6f4f6f4f0f0f4)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697030631)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40077
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 26480 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 26480 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 26480 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 26480 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 26481 (_entity (_out ))))
			)
		)
		(lut40078
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 26484 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 26484 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 26484 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 26484 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 26485 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 26477 (_entity (_out ))))
			)
		)
	)
	(_instantiation un1_pc186_1 0 26488 (_component lut40077 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40077)
		)
	)
	(_instantiation main_PC_15_iv_3_RNO_12 0 26490 (_component lut40078 )
		(_port
			((A)(A0_ipd))
			((B)(GNDI))
			((C)(C0_ipd))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_entity . lut40078)
		)
	)
	(_instantiation DRIVEGND 0 26492 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 26496 
		(_object
			(_process
				(line__26498(_architecture 0 0 26498 (_procedure_call (_simple)(_target(8))(_sensitivity(0)))))
				(line__26499(_architecture 1 0 26499 (_procedure_call (_simple)(_target(9))(_sensitivity(1)))))
				(line__26500(_architecture 2 0 26500 (_procedure_call (_simple)(_target(10))(_sensitivity(2)))))
				(line__26501(_architecture 3 0 26501 (_procedure_call (_simple)(_target(11))(_sensitivity(3)))))
				(line__26502(_architecture 4 0 26502 (_procedure_call (_simple)(_target(12))(_sensitivity(4)))))
				(line__26503(_architecture 5 0 26503 (_procedure_call (_simple)(_target(13))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 26437 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 26438 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 26439 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 26440 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 26440 (_entity (_string \"SLICE_117"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 26442 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 26443 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 26444 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 26445 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 26446 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 26447 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 26448 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 26449 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 26450 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 26451 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 26452 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 26453 (_entity (((ns 0))((ns 0))))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 26455 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 26455 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 26455 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 26456 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 26456 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 26456 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 26457 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 26457 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 26466 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 26467 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 26468 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 26469 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 26470 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 26471 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 26472 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 26473 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 26475 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 26508 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 26509 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 26510 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 26511 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 6 0 26506 (_process (_simple)(_target(6)(7))(_sensitivity(8)(9)(10)(11)(12)(13)(14)(15))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
	)
	(_model . Structure 7 -1
	)
)
V 000050 55 2456          1367697030673 Structure
(_unit VHDL (lut40079 0 26560 (structure 0 26568 ))
	(_version v98)
	(_time 1367697030674 2013.05.04 12:50:30)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 16164d101540460513170649471511151f10451113)
	(_entity
		(_time 1367697030664)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 26570 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1110101011000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1110101011000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 26561 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 26561 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 26561 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 26561 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 26562 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2456          1367697030693 Structure
(_unit VHDL (lut40080 0 26581 (structure 0 26589 ))
	(_version v98)
	(_time 1367697030694 2013.05.04 12:50:30)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 35356e31356365263034256a64363d363533663230)
	(_entity
		(_time 1367697030684)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 26591 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1111100011111000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1111100011111000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 26582 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 26582 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 26582 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 26582 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 26583 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 16224         1367697030722 Structure
(_unit VHDL (slice_118 0 26602 (structure 0 26649 ))
	(_version v98)
	(_time 1367697030723 2013.05.04 12:50:30)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 45444e47131218531041501c4246444644464d4246)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697030705)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40079
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 26683 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 26683 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 26683 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 26683 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 26684 (_entity (_out ))))
			)
		)
		(lut40080
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 26687 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 26687 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 26687 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 26687 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 26688 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 26675 (_entity (_out ))))
			)
		)
		(vmuxregsre0014
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 26678 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 26678 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 26678 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 26679 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 26679 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 26679 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 26680 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 26672 (_entity (_out ))))
			)
		)
	)
	(_instantiation main_PC_15_iv_0_0 0 26691 (_component lut40079 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40079)
		)
	)
	(_instantiation main_PC_15_iv_1_0 0 26693 (_component lut40080 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_entity . lut40080)
		)
	)
	(_instantiation DRIVEGND 0 26695 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation JMPREG1_9 0 26697 (_component vmuxregsre0014 )
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0014)
		)
	)
	(_instantiation DRIVEVCC 0 26700 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_block WireDelay 0 26704 
		(_object
			(_process
				(line__26706(_architecture 0 0 26706 (_procedure_call (_simple)(_target(13))(_sensitivity(0)))))
				(line__26707(_architecture 1 0 26707 (_procedure_call (_simple)(_target(14))(_sensitivity(1)))))
				(line__26708(_architecture 2 0 26708 (_procedure_call (_simple)(_target(15))(_sensitivity(2)))))
				(line__26709(_architecture 3 0 26709 (_procedure_call (_simple)(_target(16))(_sensitivity(3)))))
				(line__26710(_architecture 4 0 26710 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__26711(_architecture 5 0 26711 (_procedure_call (_simple)(_target(18))(_sensitivity(5)))))
				(line__26712(_architecture 6 0 26712 (_procedure_call (_simple)(_target(19))(_sensitivity(6)))))
				(line__26713(_architecture 7 0 26713 (_procedure_call (_simple)(_target(20))(_sensitivity(7)))))
				(line__26714(_architecture 8 0 26714 (_procedure_call (_simple)(_target(22))(_sensitivity(8)))))
				(line__26715(_architecture 9 0 26715 (_procedure_call (_simple)(_target(24))(_sensitivity(9)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 26719 
		(_object
			(_process
				(line__26721(_architecture 10 0 26721 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
				(line__26722(_architecture 11 0 26722 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__26723(_architecture 12 0 26723 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 26605 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 26606 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 26607 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 26608 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 26608 (_entity (_string \"SLICE_118"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 26610 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 26611 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 26612 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 26613 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 26614 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 26615 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 26616 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_M0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 26617 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 26618 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 26619 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 26620 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 26621 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 26622 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 26623 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 26624 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 26625 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 26626 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 26627 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 26628 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_M0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 26629 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_M0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 26630 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_M0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 26631 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 26632 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 26633 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 26634 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 26635 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 26636 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 26637 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 26639 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 26639 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 26639 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 26640 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 26640 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 26640 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 26641 (_entity (_in ))))
		(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 26641 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 26641 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 26642 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 26642 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 26642 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 26643 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 26652 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 26653 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 26654 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 26655 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 26656 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 26657 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 26658 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal M0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 26659 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal M0_dly ~extieee.std_logic_1164.STD_LOGIC 0 26660 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 26661 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 26662 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 26663 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 26664 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 26665 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 26666 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 26667 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 26669 (_architecture (_uni ))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 26670 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 26728 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 26729 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 26730 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 26731 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 26732 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 26733 (_process 0 )))
		(_variable (_internal tviol_M0_CLK ~extieee.std_logic_1164.X01 0 26735 (_process 0 ((i 2)))))
		(_variable (_internal M0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 26736 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 26737 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 26738 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 26739 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 26740 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 13 0 26726 (_process (_simple)(_target(10)(11)(12))(_sensitivity(13)(14)(15)(16)(17)(18)(19)(21)(23)(25)(26)(27)(28))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(12365 )
		(4934723 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
	)
	(_model . Structure 14 -1
	)
)
V 000050 55 2456          1367697030752 Structure
(_unit VHDL (lut40081 0 26847 (structure 0 26855 ))
	(_version v98)
	(_time 1367697030753 2013.05.04 12:50:30)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 64643f65653234776165743b35676c676562376361)
	(_entity
		(_time 1367697030744)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 26857 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1111100010001000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1111100010001000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 26848 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 26848 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 26848 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 26848 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 26849 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2456          1367697030768 Structure
(_unit VHDL (lut40082 0 26868 (structure 0 26876 ))
	(_version v98)
	(_time 1367697030769 2013.05.04 12:50:30)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 74742f74752224677175642b25777c777672277371)
	(_entity
		(_time 1367697030762)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 26878 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1111101011110000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1111101011110000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 26869 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 26869 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 26869 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 26869 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 26870 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 18280         1367697030801 Structure
(_unit VHDL (slice_119 0 26889 (structure 0 26941 ))
	(_version v98)
	(_time 1367697030802 2013.05.04 12:50:30)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code a2a3a9f5f3f5ffb4a1a5a6f3e4fdf2a1a3a1aba5a1a4f1)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697030788)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40081
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 26978 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 26978 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 26978 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 26978 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 26979 (_entity (_out ))))
			)
		)
		(lut40082
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 26982 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 26982 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 26982 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 26982 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 26983 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 26970 (_entity (_out ))))
			)
		)
		(vmuxregsre0014
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 26973 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 26973 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 26973 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 26974 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 26974 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 26974 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 26975 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 26967 (_entity (_out ))))
			)
		)
	)
	(_instantiation main_PC_15_iv_0_1 0 26986 (_component lut40081 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40081)
		)
	)
	(_instantiation main_PC_15_iv_1_1 0 26988 (_component lut40082 )
		(_port
			((A)(A0_ipd))
			((B)(GNDI))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40082)
		)
	)
	(_instantiation DRIVEGND 0 26990 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation JMPREG2_2 0 26992 (_component vmuxregsre0014 )
		(_port
			((D0)(M1_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0014)
		)
	)
	(_instantiation DRIVEVCC 0 26995 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation JMPREG2_1 0 26997 (_component vmuxregsre0014 )
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0014)
		)
	)
	(_block WireDelay 0 27002 
		(_object
			(_process
				(line__27004(_architecture 0 0 27004 (_procedure_call (_simple)(_target(15))(_sensitivity(0)))))
				(line__27005(_architecture 1 0 27005 (_procedure_call (_simple)(_target(16))(_sensitivity(1)))))
				(line__27006(_architecture 2 0 27006 (_procedure_call (_simple)(_target(17))(_sensitivity(2)))))
				(line__27007(_architecture 3 0 27007 (_procedure_call (_simple)(_target(18))(_sensitivity(3)))))
				(line__27008(_architecture 4 0 27008 (_procedure_call (_simple)(_target(19))(_sensitivity(4)))))
				(line__27009(_architecture 5 0 27009 (_procedure_call (_simple)(_target(20))(_sensitivity(5)))))
				(line__27010(_architecture 6 0 27010 (_procedure_call (_simple)(_target(21))(_sensitivity(6)))))
				(line__27011(_architecture 7 0 27011 (_procedure_call (_simple)(_target(22))(_sensitivity(7)))))
				(line__27012(_architecture 8 0 27012 (_procedure_call (_simple)(_target(24))(_sensitivity(8)))))
				(line__27013(_architecture 9 0 27013 (_procedure_call (_simple)(_target(26))(_sensitivity(9)))))
				(line__27014(_architecture 10 0 27014 (_procedure_call (_simple)(_target(28))(_sensitivity(10)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 27018 
		(_object
			(_process
				(line__27020(_architecture 11 0 27020 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__27021(_architecture 12 0 27021 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
				(line__27022(_architecture 13 0 27022 (_procedure_call (_simple)(_target(27))(_sensitivity(26)))))
				(line__27023(_architecture 14 0 27023 (_procedure_call (_simple)(_target(29))(_sensitivity(28)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 26892 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 26893 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 26894 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 26895 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 26895 (_entity (_string \"SLICE_119"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 26897 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 26898 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 26899 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 26900 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 26901 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 26902 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 26903 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_M1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 26904 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_M0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 26905 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 26906 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 26907 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 26908 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 26909 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 26910 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 26911 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 26912 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 26913 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 26914 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 26915 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 26916 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 26917 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_M1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 26918 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_M1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 26919 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_M1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 26920 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_M0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 26921 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_M0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 26922 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_M0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 26923 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 26924 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 26925 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 26926 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 26927 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 26928 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 26929 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 26931 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 26931 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 26931 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 26932 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 26932 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 26932 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 26933 (_entity (_in ))))
		(_port (_internal M1 ~extieee.std_logic_1164.STD_LOGIC 0 26933 (_entity (_in ))))
		(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 26933 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 26934 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 26934 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 26934 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 26935 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 26935 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 26935 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 26944 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 26945 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 26946 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 26947 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 26948 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 26949 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 26950 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal M1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 26951 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal M1_dly ~extieee.std_logic_1164.STD_LOGIC 0 26952 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal M0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 26953 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal M0_dly ~extieee.std_logic_1164.STD_LOGIC 0 26954 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 26955 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 26956 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 26957 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 26958 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 26959 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 26960 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 26961 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 26962 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 26964 (_architecture (_uni ))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 26965 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 27028 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 27029 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 27030 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 27031 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 27032 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 27033 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 27034 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 27035 (_process 0 )))
		(_variable (_internal tviol_M1_CLK ~extieee.std_logic_1164.X01 0 27037 (_process 0 ((i 2)))))
		(_variable (_internal M1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 27038 (_process 0 )))
		(_variable (_internal tviol_M0_CLK ~extieee.std_logic_1164.X01 0 27039 (_process 0 ((i 2)))))
		(_variable (_internal M0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 27040 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 27041 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 27042 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 27043 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 27044 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 15 0 27026 (_process (_simple)(_target(11)(12)(13)(14))(_sensitivity(15)(16)(17)(18)(19)(20)(21)(23)(25)(27)(29)(30)(31)(32)(33))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(12621 )
		(4934723 )
		(12365 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
	)
	(_model . Structure 16 -1
	)
)
V 000050 55 2456          1367697030828 Structure
(_unit VHDL (lut40083 0 27177 (structure 0 27185 ))
	(_version v98)
	(_time 1367697030829 2013.05.04 12:50:30)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code b2b2e9e7b5e4e2a1b7b3a2ede3b1bab1b1b4e1b5b7)
	(_entity
		(_time 1367697030820)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 27187 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1110101011000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1110101011000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 27178 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 27178 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 27178 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 27178 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 27179 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2456          1367697030843 Structure
(_unit VHDL (lut40084 0 27198 (structure 0 27206 ))
	(_version v98)
	(_time 1367697030844 2013.05.04 12:50:30)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code c2c29996c59492d1c7c3d29d93c1cac1c6c491c5c7)
	(_entity
		(_time 1367697030836)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 27208 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1110110011101100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1110110011101100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 27199 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 27199 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 27199 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 27199 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 27200 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 18280         1367697030878 Structure
(_unit VHDL (slice_120 0 27219 (structure 0 27271 ))
	(_version v98)
	(_time 1367697030879 2013.05.04 12:50:30)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code e1e0eab2b3b6bcf7e2e6e5b0a7beb1e2e3e2e1e6e2e7b2)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697030854)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40083
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 27308 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 27308 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 27308 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 27308 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 27309 (_entity (_out ))))
			)
		)
		(lut40084
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 27312 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 27312 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 27312 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 27312 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 27313 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 27300 (_entity (_out ))))
			)
		)
		(vmuxregsre0014
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 27303 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 27303 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 27303 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 27304 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 27304 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 27304 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 27305 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 27297 (_entity (_out ))))
			)
		)
	)
	(_instantiation main_PC_15_iv_0_3 0 27316 (_component lut40083 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40083)
		)
	)
	(_instantiation main_PC_15_iv_1_3 0 27318 (_component lut40084 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_entity . lut40084)
		)
	)
	(_instantiation DRIVEGND 0 27320 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation JMPREG2_6 0 27322 (_component vmuxregsre0014 )
		(_port
			((D0)(M1_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0014)
		)
	)
	(_instantiation DRIVEVCC 0 27325 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation JMPREG2_5 0 27327 (_component vmuxregsre0014 )
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0014)
		)
	)
	(_block WireDelay 0 27332 
		(_object
			(_process
				(line__27334(_architecture 0 0 27334 (_procedure_call (_simple)(_target(15))(_sensitivity(0)))))
				(line__27335(_architecture 1 0 27335 (_procedure_call (_simple)(_target(16))(_sensitivity(1)))))
				(line__27336(_architecture 2 0 27336 (_procedure_call (_simple)(_target(17))(_sensitivity(2)))))
				(line__27337(_architecture 3 0 27337 (_procedure_call (_simple)(_target(18))(_sensitivity(3)))))
				(line__27338(_architecture 4 0 27338 (_procedure_call (_simple)(_target(19))(_sensitivity(4)))))
				(line__27339(_architecture 5 0 27339 (_procedure_call (_simple)(_target(20))(_sensitivity(5)))))
				(line__27340(_architecture 6 0 27340 (_procedure_call (_simple)(_target(21))(_sensitivity(6)))))
				(line__27341(_architecture 7 0 27341 (_procedure_call (_simple)(_target(22))(_sensitivity(7)))))
				(line__27342(_architecture 8 0 27342 (_procedure_call (_simple)(_target(24))(_sensitivity(8)))))
				(line__27343(_architecture 9 0 27343 (_procedure_call (_simple)(_target(26))(_sensitivity(9)))))
				(line__27344(_architecture 10 0 27344 (_procedure_call (_simple)(_target(28))(_sensitivity(10)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 27348 
		(_object
			(_process
				(line__27350(_architecture 11 0 27350 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__27351(_architecture 12 0 27351 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
				(line__27352(_architecture 13 0 27352 (_procedure_call (_simple)(_target(27))(_sensitivity(26)))))
				(line__27353(_architecture 14 0 27353 (_procedure_call (_simple)(_target(29))(_sensitivity(28)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 27222 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 27223 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 27224 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 27225 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 27225 (_entity (_string \"SLICE_120"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 27227 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 27228 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 27229 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 27230 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 27231 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 27232 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 27233 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_M1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 27234 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_M0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 27235 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 27236 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 27237 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 27238 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 27239 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 27240 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 27241 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 27242 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 27243 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 27244 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 27245 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 27246 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 27247 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_M1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 27248 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_M1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 27249 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_M1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 27250 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_M0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 27251 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_M0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 27252 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_M0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 27253 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 27254 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 27255 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 27256 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 27257 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 27258 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 27259 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 27261 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 27261 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 27261 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 27262 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 27262 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 27262 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 27263 (_entity (_in ))))
		(_port (_internal M1 ~extieee.std_logic_1164.STD_LOGIC 0 27263 (_entity (_in ))))
		(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 27263 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 27264 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 27264 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 27264 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 27265 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 27265 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 27265 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 27274 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 27275 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 27276 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 27277 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 27278 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 27279 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 27280 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal M1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 27281 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal M1_dly ~extieee.std_logic_1164.STD_LOGIC 0 27282 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal M0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 27283 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal M0_dly ~extieee.std_logic_1164.STD_LOGIC 0 27284 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 27285 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 27286 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 27287 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 27288 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 27289 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 27290 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 27291 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 27292 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 27294 (_architecture (_uni ))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 27295 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 27358 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 27359 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 27360 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 27361 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 27362 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 27363 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 27364 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 27365 (_process 0 )))
		(_variable (_internal tviol_M1_CLK ~extieee.std_logic_1164.X01 0 27367 (_process 0 ((i 2)))))
		(_variable (_internal M1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 27368 (_process 0 )))
		(_variable (_internal tviol_M0_CLK ~extieee.std_logic_1164.X01 0 27369 (_process 0 ((i 2)))))
		(_variable (_internal M0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 27370 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 27371 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 27372 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 27373 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 27374 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 15 0 27356 (_process (_simple)(_target(11)(12)(13)(14))(_sensitivity(15)(16)(17)(18)(19)(20)(21)(23)(25)(27)(29)(30)(31)(32)(33))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(12621 )
		(4934723 )
		(12365 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
	)
	(_model . Structure 16 -1
	)
)
V 000050 55 2456          1367697030904 Structure
(_unit VHDL (lut40085 0 27507 (structure 0 27515 ))
	(_version v98)
	(_time 1367697030905 2013.05.04 12:50:30)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 00005a07055650130501105f510308030506530705)
	(_entity
		(_time 1367697030897)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 27517 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1110101011000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1110101011000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 27508 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 27508 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 27508 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 27508 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 27509 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2456          1367697030920 Structure
(_unit VHDL (lut40086 0 27528 (structure 0 27536 ))
	(_version v98)
	(_time 1367697030921 2013.05.04 12:50:30)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 10104a16154640031511004f411318131616431715)
	(_entity
		(_time 1367697030914)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 27538 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1111110011110000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1111110011110000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 27529 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 27529 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 27529 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 27529 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 27530 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 18280         1367697030948 Structure
(_unit VHDL (slice_121 0 27549 (structure 0 27601 ))
	(_version v98)
	(_time 1367697030949 2013.05.04 12:50:30)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 2f2e252b2a7872392c282b7e69707f2c2d2c2e282c297c)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697030932)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40085
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 27638 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 27638 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 27638 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 27638 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 27639 (_entity (_out ))))
			)
		)
		(lut40086
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 27642 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 27642 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 27642 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 27642 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 27643 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 27630 (_entity (_out ))))
			)
		)
		(vmuxregsre0014
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 27633 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 27633 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 27633 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 27634 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 27634 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 27634 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 27635 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 27627 (_entity (_out ))))
			)
		)
	)
	(_instantiation main_PC_15_iv_0_2 0 27646 (_component lut40085 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40085)
		)
	)
	(_instantiation main_PC_15_iv_1_2 0 27648 (_component lut40086 )
		(_port
			((A)(GNDI))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40086)
		)
	)
	(_instantiation DRIVEGND 0 27650 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation JMPREG2_4 0 27652 (_component vmuxregsre0014 )
		(_port
			((D0)(M1_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0014)
		)
	)
	(_instantiation DRIVEVCC 0 27655 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation JMPREG2_3 0 27657 (_component vmuxregsre0014 )
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0014)
		)
	)
	(_block WireDelay 0 27662 
		(_object
			(_process
				(line__27664(_architecture 0 0 27664 (_procedure_call (_simple)(_target(15))(_sensitivity(0)))))
				(line__27665(_architecture 1 0 27665 (_procedure_call (_simple)(_target(16))(_sensitivity(1)))))
				(line__27666(_architecture 2 0 27666 (_procedure_call (_simple)(_target(17))(_sensitivity(2)))))
				(line__27667(_architecture 3 0 27667 (_procedure_call (_simple)(_target(18))(_sensitivity(3)))))
				(line__27668(_architecture 4 0 27668 (_procedure_call (_simple)(_target(19))(_sensitivity(4)))))
				(line__27669(_architecture 5 0 27669 (_procedure_call (_simple)(_target(20))(_sensitivity(5)))))
				(line__27670(_architecture 6 0 27670 (_procedure_call (_simple)(_target(21))(_sensitivity(6)))))
				(line__27671(_architecture 7 0 27671 (_procedure_call (_simple)(_target(22))(_sensitivity(7)))))
				(line__27672(_architecture 8 0 27672 (_procedure_call (_simple)(_target(24))(_sensitivity(8)))))
				(line__27673(_architecture 9 0 27673 (_procedure_call (_simple)(_target(26))(_sensitivity(9)))))
				(line__27674(_architecture 10 0 27674 (_procedure_call (_simple)(_target(28))(_sensitivity(10)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 27678 
		(_object
			(_process
				(line__27680(_architecture 11 0 27680 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__27681(_architecture 12 0 27681 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
				(line__27682(_architecture 13 0 27682 (_procedure_call (_simple)(_target(27))(_sensitivity(26)))))
				(line__27683(_architecture 14 0 27683 (_procedure_call (_simple)(_target(29))(_sensitivity(28)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 27552 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 27553 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 27554 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 27555 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 27555 (_entity (_string \"SLICE_121"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 27557 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 27558 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 27559 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 27560 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 27561 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 27562 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 27563 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_M1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 27564 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_M0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 27565 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 27566 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 27567 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 27568 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 27569 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 27570 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 27571 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 27572 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 27573 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 27574 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 27575 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 27576 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 27577 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_M1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 27578 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_M1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 27579 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_M1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 27580 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_M0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 27581 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_M0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 27582 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_M0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 27583 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 27584 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 27585 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 27586 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 27587 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 27588 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 27589 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 27591 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 27591 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 27591 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 27592 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 27592 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 27592 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 27593 (_entity (_in ))))
		(_port (_internal M1 ~extieee.std_logic_1164.STD_LOGIC 0 27593 (_entity (_in ))))
		(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 27593 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 27594 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 27594 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 27594 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 27595 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 27595 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 27595 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 27604 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 27605 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 27606 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 27607 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 27608 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 27609 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 27610 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal M1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 27611 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal M1_dly ~extieee.std_logic_1164.STD_LOGIC 0 27612 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal M0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 27613 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal M0_dly ~extieee.std_logic_1164.STD_LOGIC 0 27614 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 27615 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 27616 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 27617 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 27618 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 27619 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 27620 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 27621 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 27622 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 27624 (_architecture (_uni ))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 27625 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 27688 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 27689 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 27690 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 27691 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 27692 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 27693 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 27694 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 27695 (_process 0 )))
		(_variable (_internal tviol_M1_CLK ~extieee.std_logic_1164.X01 0 27697 (_process 0 ((i 2)))))
		(_variable (_internal M1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 27698 (_process 0 )))
		(_variable (_internal tviol_M0_CLK ~extieee.std_logic_1164.X01 0 27699 (_process 0 ((i 2)))))
		(_variable (_internal M0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 27700 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 27701 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 27702 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 27703 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 27704 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 15 0 27686 (_process (_simple)(_target(11)(12)(13)(14))(_sensitivity(15)(16)(17)(18)(19)(20)(21)(23)(25)(27)(29)(30)(31)(32)(33))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(12621 )
		(4934723 )
		(12365 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
	)
	(_model . Structure 16 -1
	)
)
V 000050 55 2456          1367697030976 Structure
(_unit VHDL (lut40087 0 27837 (structure 0 27845 ))
	(_version v98)
	(_time 1367697030977 2013.05.04 12:50:30)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 4e4e144d1e181e5d4b4f5e111f4d464d49481d494b)
	(_entity
		(_time 1367697030967)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 27847 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1110110010100000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1110110010100000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 27838 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 27838 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 27838 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 27838 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 27839 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 18280         1367697031010 Structure
(_unit VHDL (slice_122 0 27858 (structure 0 27910 ))
	(_version v98)
	(_time 1367697031011 2013.05.04 12:50:31)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 6d6c676d6a3a307b6e6a693c2b323d6e6f6e6f6a6e6b3e)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697030989)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40087
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 27951 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 27951 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 27951 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 27951 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 27952 (_entity (_out ))))
			)
		)
		(lut40084
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 27947 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 27947 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 27947 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 27947 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 27948 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 27939 (_entity (_out ))))
			)
		)
		(vmuxregsre0014
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 27942 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 27942 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 27942 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 27943 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 27943 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 27943 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 27944 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 27936 (_entity (_out ))))
			)
		)
	)
	(_instantiation main_PC_15_iv_0_4 0 27955 (_component lut40087 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40087)
		)
	)
	(_instantiation main_PC_15_iv_1_4 0 27957 (_component lut40084 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_entity . lut40084)
		)
	)
	(_instantiation DRIVEGND 0 27959 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation JMPREG2_8 0 27961 (_component vmuxregsre0014 )
		(_port
			((D0)(M1_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0014)
		)
	)
	(_instantiation DRIVEVCC 0 27964 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation JMPREG2_7 0 27966 (_component vmuxregsre0014 )
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0014)
		)
	)
	(_block WireDelay 0 27971 
		(_object
			(_process
				(line__27973(_architecture 0 0 27973 (_procedure_call (_simple)(_target(15))(_sensitivity(0)))))
				(line__27974(_architecture 1 0 27974 (_procedure_call (_simple)(_target(16))(_sensitivity(1)))))
				(line__27975(_architecture 2 0 27975 (_procedure_call (_simple)(_target(17))(_sensitivity(2)))))
				(line__27976(_architecture 3 0 27976 (_procedure_call (_simple)(_target(18))(_sensitivity(3)))))
				(line__27977(_architecture 4 0 27977 (_procedure_call (_simple)(_target(19))(_sensitivity(4)))))
				(line__27978(_architecture 5 0 27978 (_procedure_call (_simple)(_target(20))(_sensitivity(5)))))
				(line__27979(_architecture 6 0 27979 (_procedure_call (_simple)(_target(21))(_sensitivity(6)))))
				(line__27980(_architecture 7 0 27980 (_procedure_call (_simple)(_target(22))(_sensitivity(7)))))
				(line__27981(_architecture 8 0 27981 (_procedure_call (_simple)(_target(24))(_sensitivity(8)))))
				(line__27982(_architecture 9 0 27982 (_procedure_call (_simple)(_target(26))(_sensitivity(9)))))
				(line__27983(_architecture 10 0 27983 (_procedure_call (_simple)(_target(28))(_sensitivity(10)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 27987 
		(_object
			(_process
				(line__27989(_architecture 11 0 27989 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__27990(_architecture 12 0 27990 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
				(line__27991(_architecture 13 0 27991 (_procedure_call (_simple)(_target(27))(_sensitivity(26)))))
				(line__27992(_architecture 14 0 27992 (_procedure_call (_simple)(_target(29))(_sensitivity(28)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 27861 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 27862 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 27863 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 27864 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 27864 (_entity (_string \"SLICE_122"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 27866 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 27867 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 27868 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 27869 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 27870 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 27871 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 27872 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_M1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 27873 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_M0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 27874 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 27875 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 27876 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 27877 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 27878 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 27879 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 27880 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 27881 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 27882 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 27883 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 27884 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 27885 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 27886 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_M1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 27887 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_M1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 27888 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_M1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 27889 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_M0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 27890 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_M0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 27891 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_M0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 27892 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 27893 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 27894 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 27895 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 27896 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 27897 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 27898 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 27900 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 27900 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 27900 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 27901 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 27901 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 27901 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 27902 (_entity (_in ))))
		(_port (_internal M1 ~extieee.std_logic_1164.STD_LOGIC 0 27902 (_entity (_in ))))
		(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 27902 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 27903 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 27903 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 27903 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 27904 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 27904 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 27904 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 27913 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 27914 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 27915 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 27916 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 27917 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 27918 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 27919 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal M1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 27920 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal M1_dly ~extieee.std_logic_1164.STD_LOGIC 0 27921 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal M0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 27922 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal M0_dly ~extieee.std_logic_1164.STD_LOGIC 0 27923 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 27924 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 27925 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 27926 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 27927 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 27928 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 27929 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 27930 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 27931 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 27933 (_architecture (_uni ))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 27934 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 27997 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 27998 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 27999 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 28000 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 28001 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 28002 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 28003 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 28004 (_process 0 )))
		(_variable (_internal tviol_M1_CLK ~extieee.std_logic_1164.X01 0 28006 (_process 0 ((i 2)))))
		(_variable (_internal M1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 28007 (_process 0 )))
		(_variable (_internal tviol_M0_CLK ~extieee.std_logic_1164.X01 0 28008 (_process 0 ((i 2)))))
		(_variable (_internal M0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 28009 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 28010 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 28011 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 28012 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 28013 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 15 0 27995 (_process (_simple)(_target(11)(12)(13)(14))(_sensitivity(15)(16)(17)(18)(19)(20)(21)(23)(25)(27)(29)(30)(31)(32)(33))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(12621 )
		(4934723 )
		(12365 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
	)
	(_model . Structure 16 -1
	)
)
V 000050 55 2456          1367697031035 Structure
(_unit VHDL (lut40088 0 28146 (structure 0 28154 ))
	(_version v98)
	(_time 1367697031036 2013.05.04 12:50:31)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 7d7d277d2c2b2d6e787c6d222c7e757e757b2e7a78)
	(_entity
		(_time 1367697031028)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 28156 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1111100011111000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1111100011111000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 28147 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 28147 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 28147 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 28147 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 28148 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 16224         1367697031059 Structure
(_unit VHDL (slice_123 0 28167 (structure 0 28214 ))
	(_version v98)
	(_time 1367697031060 2013.05.04 12:50:31)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 9c9d96939ccbc18ac99889c59b9f9d9f9e9f9f9b9f)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697031045)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40087
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 28248 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 28248 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 28248 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 28248 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 28249 (_entity (_out ))))
			)
		)
		(lut40088
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 28252 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 28252 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 28252 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 28252 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 28253 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 28240 (_entity (_out ))))
			)
		)
		(vmuxregsre0014
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 28243 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 28243 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 28243 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 28244 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 28244 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 28244 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 28245 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 28237 (_entity (_out ))))
			)
		)
	)
	(_instantiation main_PC_15_iv_0_5 0 28256 (_component lut40087 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40087)
		)
	)
	(_instantiation main_PC_15_iv_1_5 0 28258 (_component lut40088 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_entity . lut40088)
		)
	)
	(_instantiation DRIVEGND 0 28260 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation JMPREG2_9 0 28262 (_component vmuxregsre0014 )
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0014)
		)
	)
	(_instantiation DRIVEVCC 0 28265 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_block WireDelay 0 28269 
		(_object
			(_process
				(line__28271(_architecture 0 0 28271 (_procedure_call (_simple)(_target(13))(_sensitivity(0)))))
				(line__28272(_architecture 1 0 28272 (_procedure_call (_simple)(_target(14))(_sensitivity(1)))))
				(line__28273(_architecture 2 0 28273 (_procedure_call (_simple)(_target(15))(_sensitivity(2)))))
				(line__28274(_architecture 3 0 28274 (_procedure_call (_simple)(_target(16))(_sensitivity(3)))))
				(line__28275(_architecture 4 0 28275 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__28276(_architecture 5 0 28276 (_procedure_call (_simple)(_target(18))(_sensitivity(5)))))
				(line__28277(_architecture 6 0 28277 (_procedure_call (_simple)(_target(19))(_sensitivity(6)))))
				(line__28278(_architecture 7 0 28278 (_procedure_call (_simple)(_target(20))(_sensitivity(7)))))
				(line__28279(_architecture 8 0 28279 (_procedure_call (_simple)(_target(22))(_sensitivity(8)))))
				(line__28280(_architecture 9 0 28280 (_procedure_call (_simple)(_target(24))(_sensitivity(9)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 28284 
		(_object
			(_process
				(line__28286(_architecture 10 0 28286 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
				(line__28287(_architecture 11 0 28287 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__28288(_architecture 12 0 28288 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 28170 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 28171 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 28172 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 28173 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 28173 (_entity (_string \"SLICE_123"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 28175 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 28176 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 28177 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 28178 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 28179 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 28180 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 28181 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_M0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 28182 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 28183 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 28184 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 28185 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 28186 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 28187 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 28188 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 28189 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 28190 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 28191 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 28192 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 28193 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_M0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 28194 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_M0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 28195 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_M0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 28196 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 28197 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 28198 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 28199 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 28200 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 28201 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 28202 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 28204 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 28204 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 28204 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 28205 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 28205 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 28205 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 28206 (_entity (_in ))))
		(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 28206 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 28206 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 28207 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 28207 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 28207 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 28208 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 28217 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 28218 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 28219 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 28220 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 28221 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 28222 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 28223 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal M0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 28224 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal M0_dly ~extieee.std_logic_1164.STD_LOGIC 0 28225 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 28226 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 28227 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 28228 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 28229 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 28230 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 28231 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 28232 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 28234 (_architecture (_uni ))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 28235 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 28293 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 28294 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 28295 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 28296 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 28297 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 28298 (_process 0 )))
		(_variable (_internal tviol_M0_CLK ~extieee.std_logic_1164.X01 0 28300 (_process 0 ((i 2)))))
		(_variable (_internal M0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 28301 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 28302 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 28303 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 28304 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 28305 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 13 0 28291 (_process (_simple)(_target(10)(11)(12))(_sensitivity(13)(14)(15)(16)(17)(18)(19)(21)(23)(25)(26)(27)(28))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(12365 )
		(4934723 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
	)
	(_model . Structure 14 -1
	)
)
V 000050 55 2456          1367697031086 Structure
(_unit VHDL (lut40089 0 28412 (structure 0 28420 ))
	(_version v98)
	(_time 1367697031087 2013.05.04 12:50:31)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code bbbbe1eeecedeba8bebaabe4eab8b3b8b2bde8bcbe)
	(_entity
		(_time 1367697031079)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 28422 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1110110010100000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1110110010100000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 28413 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 28413 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 28413 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 28413 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 28414 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 18280         1367697031118 Structure
(_unit VHDL (slice_124 0 28433 (structure 0 28485 ))
	(_version v98)
	(_time 1367697031119 2013.05.04 12:50:31)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code dadbd088d88d87ccd9ddde8b9c858ad9d8d9deddd9dc89)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697031103)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40089
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 28526 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 28526 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 28526 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 28526 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 28527 (_entity (_out ))))
			)
		)
		(lut40082
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 28522 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 28522 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 28522 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 28522 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 28523 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 28514 (_entity (_out ))))
			)
		)
		(vmuxregsre0014
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 28517 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 28517 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 28517 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 28518 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 28518 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 28518 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 28519 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 28511 (_entity (_out ))))
			)
		)
	)
	(_instantiation main_PC_15_iv_0_6 0 28530 (_component lut40089 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40089)
		)
	)
	(_instantiation main_PC_15_iv_1_6 0 28532 (_component lut40082 )
		(_port
			((A)(A0_ipd))
			((B)(GNDI))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40082)
		)
	)
	(_instantiation DRIVEGND 0 28534 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation JMPREG3_2 0 28536 (_component vmuxregsre0014 )
		(_port
			((D0)(M1_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0014)
		)
	)
	(_instantiation DRIVEVCC 0 28539 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation JMPREG3_1 0 28541 (_component vmuxregsre0014 )
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0014)
		)
	)
	(_block WireDelay 0 28546 
		(_object
			(_process
				(line__28548(_architecture 0 0 28548 (_procedure_call (_simple)(_target(15))(_sensitivity(0)))))
				(line__28549(_architecture 1 0 28549 (_procedure_call (_simple)(_target(16))(_sensitivity(1)))))
				(line__28550(_architecture 2 0 28550 (_procedure_call (_simple)(_target(17))(_sensitivity(2)))))
				(line__28551(_architecture 3 0 28551 (_procedure_call (_simple)(_target(18))(_sensitivity(3)))))
				(line__28552(_architecture 4 0 28552 (_procedure_call (_simple)(_target(19))(_sensitivity(4)))))
				(line__28553(_architecture 5 0 28553 (_procedure_call (_simple)(_target(20))(_sensitivity(5)))))
				(line__28554(_architecture 6 0 28554 (_procedure_call (_simple)(_target(21))(_sensitivity(6)))))
				(line__28555(_architecture 7 0 28555 (_procedure_call (_simple)(_target(22))(_sensitivity(7)))))
				(line__28556(_architecture 8 0 28556 (_procedure_call (_simple)(_target(24))(_sensitivity(8)))))
				(line__28557(_architecture 9 0 28557 (_procedure_call (_simple)(_target(26))(_sensitivity(9)))))
				(line__28558(_architecture 10 0 28558 (_procedure_call (_simple)(_target(28))(_sensitivity(10)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 28562 
		(_object
			(_process
				(line__28564(_architecture 11 0 28564 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__28565(_architecture 12 0 28565 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
				(line__28566(_architecture 13 0 28566 (_procedure_call (_simple)(_target(27))(_sensitivity(26)))))
				(line__28567(_architecture 14 0 28567 (_procedure_call (_simple)(_target(29))(_sensitivity(28)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 28436 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 28437 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 28438 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 28439 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 28439 (_entity (_string \"SLICE_124"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 28441 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 28442 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 28443 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 28444 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 28445 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 28446 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 28447 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_M1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 28448 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_M0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 28449 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 28450 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 28451 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 28452 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 28453 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 28454 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 28455 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 28456 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 28457 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 28458 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 28459 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 28460 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 28461 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_M1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 28462 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_M1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 28463 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_M1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 28464 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_M0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 28465 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_M0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 28466 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_M0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 28467 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 28468 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 28469 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 28470 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 28471 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 28472 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 28473 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 28475 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 28475 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 28475 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 28476 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 28476 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 28476 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 28477 (_entity (_in ))))
		(_port (_internal M1 ~extieee.std_logic_1164.STD_LOGIC 0 28477 (_entity (_in ))))
		(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 28477 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 28478 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 28478 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 28478 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 28479 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 28479 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 28479 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 28488 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 28489 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 28490 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 28491 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 28492 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 28493 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 28494 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal M1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 28495 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal M1_dly ~extieee.std_logic_1164.STD_LOGIC 0 28496 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal M0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 28497 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal M0_dly ~extieee.std_logic_1164.STD_LOGIC 0 28498 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 28499 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 28500 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 28501 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 28502 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 28503 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 28504 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 28505 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 28506 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 28508 (_architecture (_uni ))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 28509 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 28572 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 28573 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 28574 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 28575 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 28576 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 28577 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 28578 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 28579 (_process 0 )))
		(_variable (_internal tviol_M1_CLK ~extieee.std_logic_1164.X01 0 28581 (_process 0 ((i 2)))))
		(_variable (_internal M1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 28582 (_process 0 )))
		(_variable (_internal tviol_M0_CLK ~extieee.std_logic_1164.X01 0 28583 (_process 0 ((i 2)))))
		(_variable (_internal M0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 28584 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 28585 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 28586 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 28587 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 28588 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 15 0 28570 (_process (_simple)(_target(11)(12)(13)(14))(_sensitivity(15)(16)(17)(18)(19)(20)(21)(23)(25)(27)(29)(30)(31)(32)(33))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(12621 )
		(4934723 )
		(12365 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
	)
	(_model . Structure 16 -1
	)
)
V 000050 55 2456          1367697031145 Structure
(_unit VHDL (lut40090 0 28721 (structure 0 28729 ))
	(_version v98)
	(_time 1367697031146 2013.05.04 12:50:31)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code fafaa0abaeacaae9fffbeaa5abf9f3f9fafca9fdff)
	(_entity
		(_time 1367697031138)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 28731 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1111110011110000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1111110011110000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 28722 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 28722 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 28722 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 28722 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 28723 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 16224         1367697031176 Structure
(_unit VHDL (slice_125 0 28742 (structure 0 28789 ))
	(_version v98)
	(_time 1367697031177 2013.05.04 12:50:31)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 19184b1e434e440f4c1d0c401e1a181a1b1a1c1e1a)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697031155)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40083
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 28823 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 28823 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 28823 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 28823 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 28824 (_entity (_out ))))
			)
		)
		(lut40090
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 28827 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 28827 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 28827 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 28827 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 28828 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 28815 (_entity (_out ))))
			)
		)
		(vmuxregsre0014
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 28818 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 28818 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 28818 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 28819 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 28819 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 28819 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 28820 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 28812 (_entity (_out ))))
			)
		)
	)
	(_instantiation main_PC_15_iv_0_7 0 28831 (_component lut40083 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40083)
		)
	)
	(_instantiation main_PC_15_iv_1_7 0 28833 (_component lut40090 )
		(_port
			((A)(GNDI))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40090)
		)
	)
	(_instantiation DRIVEGND 0 28835 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation JMPREG3_3 0 28837 (_component vmuxregsre0014 )
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0014)
		)
	)
	(_instantiation DRIVEVCC 0 28840 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_block WireDelay 0 28844 
		(_object
			(_process
				(line__28846(_architecture 0 0 28846 (_procedure_call (_simple)(_target(13))(_sensitivity(0)))))
				(line__28847(_architecture 1 0 28847 (_procedure_call (_simple)(_target(14))(_sensitivity(1)))))
				(line__28848(_architecture 2 0 28848 (_procedure_call (_simple)(_target(15))(_sensitivity(2)))))
				(line__28849(_architecture 3 0 28849 (_procedure_call (_simple)(_target(16))(_sensitivity(3)))))
				(line__28850(_architecture 4 0 28850 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__28851(_architecture 5 0 28851 (_procedure_call (_simple)(_target(18))(_sensitivity(5)))))
				(line__28852(_architecture 6 0 28852 (_procedure_call (_simple)(_target(19))(_sensitivity(6)))))
				(line__28853(_architecture 7 0 28853 (_procedure_call (_simple)(_target(20))(_sensitivity(7)))))
				(line__28854(_architecture 8 0 28854 (_procedure_call (_simple)(_target(22))(_sensitivity(8)))))
				(line__28855(_architecture 9 0 28855 (_procedure_call (_simple)(_target(24))(_sensitivity(9)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 28859 
		(_object
			(_process
				(line__28861(_architecture 10 0 28861 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
				(line__28862(_architecture 11 0 28862 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__28863(_architecture 12 0 28863 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 28745 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 28746 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 28747 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 28748 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 28748 (_entity (_string \"SLICE_125"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 28750 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 28751 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 28752 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 28753 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 28754 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 28755 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 28756 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_M0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 28757 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 28758 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 28759 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 28760 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 28761 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 28762 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 28763 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 28764 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 28765 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 28766 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 28767 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 28768 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_M0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 28769 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_M0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 28770 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_M0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 28771 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 28772 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 28773 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 28774 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 28775 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 28776 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 28777 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 28779 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 28779 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 28779 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 28780 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 28780 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 28780 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 28781 (_entity (_in ))))
		(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 28781 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 28781 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 28782 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 28782 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 28782 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 28783 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 28792 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 28793 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 28794 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 28795 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 28796 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 28797 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 28798 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal M0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 28799 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal M0_dly ~extieee.std_logic_1164.STD_LOGIC 0 28800 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 28801 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 28802 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 28803 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 28804 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 28805 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 28806 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 28807 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 28809 (_architecture (_uni ))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 28810 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 28868 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 28869 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 28870 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 28871 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 28872 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 28873 (_process 0 )))
		(_variable (_internal tviol_M0_CLK ~extieee.std_logic_1164.X01 0 28875 (_process 0 ((i 2)))))
		(_variable (_internal M0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 28876 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 28877 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 28878 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 28879 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 28880 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 13 0 28866 (_process (_simple)(_target(10)(11)(12))(_sensitivity(13)(14)(15)(16)(17)(18)(19)(21)(23)(25)(26)(27)(28))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(12365 )
		(4934723 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
	)
	(_model . Structure 14 -1
	)
)
V 000050 55 2456          1367697031204 Structure
(_unit VHDL (lut40091 0 28987 (structure 0 28995 ))
	(_version v98)
	(_time 1367697031205 2013.05.04 12:50:31)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 28282a2d257e783b2d293877792b212b292e7b2f2d)
	(_entity
		(_time 1367697031197)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 28997 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1111100010001000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1111100010001000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 28988 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 28988 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 28988 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 28988 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 28989 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 9110          1367697031224 Structure
(_unit VHDL (slice_126 0 29008 (structure 0 29039 ))
	(_version v98)
	(_time 1367697031225 2013.05.04 12:50:31)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 48491a4a131f155e434c5d114f4b494b4a4b4e4f4b)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697031215)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40091
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 29061 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 29061 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 29061 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 29061 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 29062 (_entity (_out ))))
			)
		)
		(lut40082
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 29057 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 29057 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 29057 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 29057 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 29058 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 29054 (_entity (_out ))))
			)
		)
	)
	(_instantiation main_PC_15_iv_0_8 0 29065 (_component lut40091 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40091)
		)
	)
	(_instantiation main_PC_15_iv_1_8 0 29067 (_component lut40082 )
		(_port
			((A)(A0_ipd))
			((B)(GNDI))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40082)
		)
	)
	(_instantiation DRIVEGND 0 29069 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 29073 
		(_object
			(_process
				(line__29075(_architecture 0 0 29075 (_procedure_call (_simple)(_target(9))(_sensitivity(0)))))
				(line__29076(_architecture 1 0 29076 (_procedure_call (_simple)(_target(10))(_sensitivity(1)))))
				(line__29077(_architecture 2 0 29077 (_procedure_call (_simple)(_target(11))(_sensitivity(2)))))
				(line__29078(_architecture 3 0 29078 (_procedure_call (_simple)(_target(12))(_sensitivity(3)))))
				(line__29079(_architecture 4 0 29079 (_procedure_call (_simple)(_target(13))(_sensitivity(4)))))
				(line__29080(_architecture 5 0 29080 (_procedure_call (_simple)(_target(14))(_sensitivity(5)))))
				(line__29081(_architecture 6 0 29081 (_procedure_call (_simple)(_target(15))(_sensitivity(6)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 29011 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 29012 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 29013 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 29014 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 29014 (_entity (_string \"SLICE_126"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 29016 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 29017 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 29018 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 29019 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 29020 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 29021 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 29022 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 29023 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 29024 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 29025 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 29026 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 29027 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 29028 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 29029 (_entity (((ns 0))((ns 0))))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 29031 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 29031 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 29031 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 29032 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 29032 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 29032 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 29033 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 29033 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 29033 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 29042 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 29043 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 29044 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 29045 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 29046 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 29047 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 29048 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 29049 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 29050 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 29052 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 29086 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 29087 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 29088 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 29089 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 7 0 29084 (_process (_simple)(_target(7)(8))(_sensitivity(9)(10)(11)(12)(13)(14)(15)(16)(17))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
	)
	(_model . Structure 8 -1
	)
)
V 000050 55 2456          1367697031253 Structure
(_unit VHDL (lut40092 0 29141 (structure 0 29149 ))
	(_version v98)
	(_time 1367697031254 2013.05.04 12:50:31)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 57575555550107445256470806545e545551045052)
	(_entity
		(_time 1367697031246)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 29151 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1110110010100000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1110110010100000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 29142 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 29142 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 29142 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 29142 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 29143 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 9110          1367697031272 Structure
(_unit VHDL (slice_127 0 29162 (structure 0 29193 ))
	(_version v98)
	(_time 1367697031273 2013.05.04 12:50:31)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 7677247723212b607d72632f717577757475717175)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697031263)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40092
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 29215 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 29215 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 29215 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 29215 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 29216 (_entity (_out ))))
			)
		)
		(lut40082
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 29211 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 29211 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 29211 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 29211 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 29212 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 29208 (_entity (_out ))))
			)
		)
	)
	(_instantiation main_PC_15_iv_0_9 0 29219 (_component lut40092 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40092)
		)
	)
	(_instantiation main_PC_15_iv_1_9 0 29221 (_component lut40082 )
		(_port
			((A)(A0_ipd))
			((B)(GNDI))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40082)
		)
	)
	(_instantiation DRIVEGND 0 29223 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 29227 
		(_object
			(_process
				(line__29229(_architecture 0 0 29229 (_procedure_call (_simple)(_target(9))(_sensitivity(0)))))
				(line__29230(_architecture 1 0 29230 (_procedure_call (_simple)(_target(10))(_sensitivity(1)))))
				(line__29231(_architecture 2 0 29231 (_procedure_call (_simple)(_target(11))(_sensitivity(2)))))
				(line__29232(_architecture 3 0 29232 (_procedure_call (_simple)(_target(12))(_sensitivity(3)))))
				(line__29233(_architecture 4 0 29233 (_procedure_call (_simple)(_target(13))(_sensitivity(4)))))
				(line__29234(_architecture 5 0 29234 (_procedure_call (_simple)(_target(14))(_sensitivity(5)))))
				(line__29235(_architecture 6 0 29235 (_procedure_call (_simple)(_target(15))(_sensitivity(6)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 29165 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 29166 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 29167 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 29168 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 29168 (_entity (_string \"SLICE_127"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 29170 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 29171 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 29172 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 29173 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 29174 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 29175 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 29176 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 29177 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 29178 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 29179 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 29180 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 29181 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 29182 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 29183 (_entity (((ns 0))((ns 0))))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 29185 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 29185 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 29185 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 29186 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 29186 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 29186 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 29187 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 29187 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 29187 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 29196 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 29197 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 29198 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 29199 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 29200 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 29201 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 29202 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 29203 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 29204 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 29206 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 29240 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 29241 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 29242 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 29243 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 7 0 29238 (_process (_simple)(_target(7)(8))(_sensitivity(9)(10)(11)(12)(13)(14)(15)(16)(17))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
	)
	(_model . Structure 8 -1
	)
)
V 000050 55 2456          1367697031303 Structure
(_unit VHDL (lut40093 0 29295 (structure 0 29303 ))
	(_version v98)
	(_time 1367697031304 2013.05.04 12:50:31)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 9696949895c0c685939786c9c7959f959590c59193)
	(_entity
		(_time 1367697031295)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 29305 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1110101011000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1110101011000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 29296 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 29296 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 29296 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 29296 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 29297 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 18283         1367697031335 Structure
(_unit VHDL (slice_128 0 29316 (structure 0 29368 ))
	(_version v98)
	(_time 1367697031336 2013.05.04 12:50:31)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code b5b4e7e1e3e2e8a3b6b2b1e4f3eae5b6b7b6bdb2b6b3e6)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697031314)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40093
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 29409 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 29409 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 29409 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 29409 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 29410 (_entity (_out ))))
			)
		)
		(lut40082
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 29405 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 29405 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 29405 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 29405 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 29406 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 29397 (_entity (_out ))))
			)
		)
		(vmuxregsre0014
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 29400 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 29400 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 29400 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 29401 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 29401 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 29401 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 29402 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 29394 (_entity (_out ))))
			)
		)
	)
	(_instantiation main_PC_15_iv_0_10 0 29413 (_component lut40093 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40093)
		)
	)
	(_instantiation main_PC_15_iv_1_10 0 29415 (_component lut40082 )
		(_port
			((A)(A0_ipd))
			((B)(GNDI))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40082)
		)
	)
	(_instantiation DRIVEGND 0 29417 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation JMPREG2_10 0 29419 (_component vmuxregsre0014 )
		(_port
			((D0)(M1_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0014)
		)
	)
	(_instantiation DRIVEVCC 0 29422 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation JMPREG2_0 0 29424 (_component vmuxregsre0014 )
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0014)
		)
	)
	(_block WireDelay 0 29429 
		(_object
			(_process
				(line__29431(_architecture 0 0 29431 (_procedure_call (_simple)(_target(15))(_sensitivity(0)))))
				(line__29432(_architecture 1 0 29432 (_procedure_call (_simple)(_target(16))(_sensitivity(1)))))
				(line__29433(_architecture 2 0 29433 (_procedure_call (_simple)(_target(17))(_sensitivity(2)))))
				(line__29434(_architecture 3 0 29434 (_procedure_call (_simple)(_target(18))(_sensitivity(3)))))
				(line__29435(_architecture 4 0 29435 (_procedure_call (_simple)(_target(19))(_sensitivity(4)))))
				(line__29436(_architecture 5 0 29436 (_procedure_call (_simple)(_target(20))(_sensitivity(5)))))
				(line__29437(_architecture 6 0 29437 (_procedure_call (_simple)(_target(21))(_sensitivity(6)))))
				(line__29438(_architecture 7 0 29438 (_procedure_call (_simple)(_target(22))(_sensitivity(7)))))
				(line__29439(_architecture 8 0 29439 (_procedure_call (_simple)(_target(24))(_sensitivity(8)))))
				(line__29440(_architecture 9 0 29440 (_procedure_call (_simple)(_target(26))(_sensitivity(9)))))
				(line__29441(_architecture 10 0 29441 (_procedure_call (_simple)(_target(28))(_sensitivity(10)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 29445 
		(_object
			(_process
				(line__29447(_architecture 11 0 29447 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__29448(_architecture 12 0 29448 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
				(line__29449(_architecture 13 0 29449 (_procedure_call (_simple)(_target(27))(_sensitivity(26)))))
				(line__29450(_architecture 14 0 29450 (_procedure_call (_simple)(_target(29))(_sensitivity(28)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 29319 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 29320 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 29321 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 29322 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 29322 (_entity (_string \"SLICE_128"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 29324 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 29325 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 29326 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 29327 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 29328 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 29329 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 29330 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_M1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 29331 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_M0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 29332 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 29333 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 29334 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 29335 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 29336 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 29337 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 29338 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 29339 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 29340 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 29341 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 29342 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 29343 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 29344 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_M1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 29345 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_M1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 29346 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_M1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 29347 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_M0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 29348 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_M0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 29349 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_M0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 29350 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 29351 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 29352 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 29353 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 29354 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 29355 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 29356 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 29358 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 29358 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 29358 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 29359 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 29359 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 29359 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 29360 (_entity (_in ))))
		(_port (_internal M1 ~extieee.std_logic_1164.STD_LOGIC 0 29360 (_entity (_in ))))
		(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 29360 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 29361 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 29361 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 29361 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 29362 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 29362 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 29362 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 29371 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 29372 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 29373 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 29374 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 29375 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 29376 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 29377 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal M1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 29378 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal M1_dly ~extieee.std_logic_1164.STD_LOGIC 0 29379 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal M0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 29380 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal M0_dly ~extieee.std_logic_1164.STD_LOGIC 0 29381 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 29382 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 29383 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 29384 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 29385 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 29386 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 29387 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 29388 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 29389 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 29391 (_architecture (_uni ))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 29392 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 29455 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 29456 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 29457 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 29458 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 29459 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 29460 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 29461 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 29462 (_process 0 )))
		(_variable (_internal tviol_M1_CLK ~extieee.std_logic_1164.X01 0 29464 (_process 0 ((i 2)))))
		(_variable (_internal M1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 29465 (_process 0 )))
		(_variable (_internal tviol_M0_CLK ~extieee.std_logic_1164.X01 0 29466 (_process 0 ((i 2)))))
		(_variable (_internal M0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 29467 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 29468 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 29469 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 29470 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 29471 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 15 0 29453 (_process (_simple)(_target(11)(12)(13)(14))(_sensitivity(15)(16)(17)(18)(19)(20)(21)(23)(25)(27)(29)(30)(31)(32)(33))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(12621 )
		(4934723 )
		(12365 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
	)
	(_model . Structure 16 -1
	)
)
V 000050 55 2456          1367697031361 Structure
(_unit VHDL (lut40094 0 29604 (structure 0 29612 ))
	(_version v98)
	(_time 1367697031362 2013.05.04 12:50:31)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code c4c4c690c59294d7c1c5d49b95c7cdc7c0c297c3c1)
	(_entity
		(_time 1367697031354)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 29614 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1110111011001100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1110111011001100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 29605 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 29605 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 29605 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 29605 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 29606 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 18284         1367697031384 Structure
(_unit VHDL (slice_129 0 29625 (structure 0 29677 ))
	(_version v98)
	(_time 1367697031385 2013.05.04 12:50:31)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code e4e5b6b7b3b3b9f2e7e3e0b5a2bbb4e7e6e7ede3e7e2b7)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697031371)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40087
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 29714 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 29714 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 29714 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 29714 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 29715 (_entity (_out ))))
			)
		)
		(lut40094
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 29718 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 29718 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 29718 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 29718 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 29719 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 29706 (_entity (_out ))))
			)
		)
		(vmuxregsre0014
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 29709 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 29709 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 29709 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 29710 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 29710 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 29710 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 29711 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 29703 (_entity (_out ))))
			)
		)
	)
	(_instantiation main_PC_15_iv_0_11 0 29722 (_component lut40087 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40087)
		)
	)
	(_instantiation main_PC_15_iv_1_11 0 29724 (_component lut40094 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(GNDI))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40094)
		)
	)
	(_instantiation DRIVEGND 0 29726 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation JMPREG2_12 0 29728 (_component vmuxregsre0014 )
		(_port
			((D0)(M1_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0014)
		)
	)
	(_instantiation DRIVEVCC 0 29731 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation JMPREG2_11 0 29733 (_component vmuxregsre0014 )
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0014)
		)
	)
	(_block WireDelay 0 29738 
		(_object
			(_process
				(line__29740(_architecture 0 0 29740 (_procedure_call (_simple)(_target(15))(_sensitivity(0)))))
				(line__29741(_architecture 1 0 29741 (_procedure_call (_simple)(_target(16))(_sensitivity(1)))))
				(line__29742(_architecture 2 0 29742 (_procedure_call (_simple)(_target(17))(_sensitivity(2)))))
				(line__29743(_architecture 3 0 29743 (_procedure_call (_simple)(_target(18))(_sensitivity(3)))))
				(line__29744(_architecture 4 0 29744 (_procedure_call (_simple)(_target(19))(_sensitivity(4)))))
				(line__29745(_architecture 5 0 29745 (_procedure_call (_simple)(_target(20))(_sensitivity(5)))))
				(line__29746(_architecture 6 0 29746 (_procedure_call (_simple)(_target(21))(_sensitivity(6)))))
				(line__29747(_architecture 7 0 29747 (_procedure_call (_simple)(_target(22))(_sensitivity(7)))))
				(line__29748(_architecture 8 0 29748 (_procedure_call (_simple)(_target(24))(_sensitivity(8)))))
				(line__29749(_architecture 9 0 29749 (_procedure_call (_simple)(_target(26))(_sensitivity(9)))))
				(line__29750(_architecture 10 0 29750 (_procedure_call (_simple)(_target(28))(_sensitivity(10)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 29754 
		(_object
			(_process
				(line__29756(_architecture 11 0 29756 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__29757(_architecture 12 0 29757 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
				(line__29758(_architecture 13 0 29758 (_procedure_call (_simple)(_target(27))(_sensitivity(26)))))
				(line__29759(_architecture 14 0 29759 (_procedure_call (_simple)(_target(29))(_sensitivity(28)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 29628 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 29629 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 29630 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 29631 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 29631 (_entity (_string \"SLICE_129"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 29633 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 29634 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 29635 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 29636 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 29637 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 29638 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 29639 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_M1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 29640 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_M0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 29641 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 29642 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 29643 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 29644 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 29645 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 29646 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 29647 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 29648 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 29649 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 29650 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 29651 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 29652 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 29653 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_M1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 29654 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_M1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 29655 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_M1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 29656 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_M0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 29657 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_M0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 29658 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_M0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 29659 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 29660 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 29661 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 29662 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 29663 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 29664 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 29665 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 29667 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 29667 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 29667 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 29668 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 29668 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 29668 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 29669 (_entity (_in ))))
		(_port (_internal M1 ~extieee.std_logic_1164.STD_LOGIC 0 29669 (_entity (_in ))))
		(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 29669 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 29670 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 29670 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 29670 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 29671 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 29671 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 29671 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 29680 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 29681 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 29682 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 29683 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 29684 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 29685 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 29686 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal M1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 29687 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal M1_dly ~extieee.std_logic_1164.STD_LOGIC 0 29688 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal M0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 29689 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal M0_dly ~extieee.std_logic_1164.STD_LOGIC 0 29690 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 29691 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 29692 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 29693 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 29694 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 29695 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 29696 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 29697 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 29698 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 29700 (_architecture (_uni ))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 29701 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 29764 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 29765 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 29766 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 29767 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 29768 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 29769 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 29770 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 29771 (_process 0 )))
		(_variable (_internal tviol_M1_CLK ~extieee.std_logic_1164.X01 0 29773 (_process 0 ((i 2)))))
		(_variable (_internal M1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 29774 (_process 0 )))
		(_variable (_internal tviol_M0_CLK ~extieee.std_logic_1164.X01 0 29775 (_process 0 ((i 2)))))
		(_variable (_internal M0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 29776 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 29777 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 29778 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 29779 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 29780 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 15 0 29762 (_process (_simple)(_target(11)(12)(13)(14))(_sensitivity(15)(16)(17)(18)(19)(20)(21)(23)(25)(27)(29)(30)(31)(32)(33))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(12621 )
		(4934723 )
		(12365 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
	)
	(_model . Structure 16 -1
	)
)
V 000050 55 2456          1367697031411 Structure
(_unit VHDL (lut40095 0 29913 (structure 0 29921 ))
	(_version v98)
	(_time 1367697031412 2013.05.04 12:50:31)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 03030204055553100602135c52000a000605500406)
	(_entity
		(_time 1367697031404)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 29923 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0001000100010000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0001000100010000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 29914 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 29914 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 29914 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 29914 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 29915 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2456          1367697031427 Structure
(_unit VHDL (lut40096 0 29934 (structure 0 29942 ))
	(_version v98)
	(_time 1367697031428 2013.05.04 12:50:31)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 12121314154442011713024d43111b111414411517)
	(_entity
		(_time 1367697031420)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 29944 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1111100010001000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1111100010001000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 29935 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 29935 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 29935 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 29935 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 29936 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 9328          1367697031453 Structure
(_unit VHDL (slice_130 0 29955 (structure 0 29989 ))
	(_version v98)
	(_time 1367697031454 2013.05.04 12:50:31)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 2223732673757f342920377b252123212121222521)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697031442)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40095
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 30004 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 30004 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 30004 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 30004 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 30005 (_entity (_out ))))
			)
		)
		(lut40096
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 30008 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 30008 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 30008 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 30008 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 30009 (_entity (_out ))))
			)
		)
	)
	(_instantiation un1_PC_2_sqmuxa 0 30012 (_component lut40095 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40095)
		)
	)
	(_instantiation main_PC_15_iv_3_0_12 0 30014 (_component lut40096 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40096)
		)
	)
	(_block WireDelay 0 30018 
		(_object
			(_process
				(line__30020(_architecture 0 0 30020 (_procedure_call (_simple)(_target(10))(_sensitivity(0)))))
				(line__30021(_architecture 1 0 30021 (_procedure_call (_simple)(_target(11))(_sensitivity(1)))))
				(line__30022(_architecture 2 0 30022 (_procedure_call (_simple)(_target(12))(_sensitivity(2)))))
				(line__30023(_architecture 3 0 30023 (_procedure_call (_simple)(_target(13))(_sensitivity(3)))))
				(line__30024(_architecture 4 0 30024 (_procedure_call (_simple)(_target(14))(_sensitivity(4)))))
				(line__30025(_architecture 5 0 30025 (_procedure_call (_simple)(_target(15))(_sensitivity(5)))))
				(line__30026(_architecture 6 0 30026 (_procedure_call (_simple)(_target(16))(_sensitivity(6)))))
				(line__30027(_architecture 7 0 30027 (_procedure_call (_simple)(_target(17))(_sensitivity(7)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 29958 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 29959 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 29960 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 29961 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 29961 (_entity (_string \"SLICE_130"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 29963 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 29964 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 29965 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 29966 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 29967 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 29968 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 29969 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 29970 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 29971 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 29972 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 29973 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 29974 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 29975 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 29976 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 29977 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 29978 (_entity (((ns 0))((ns 0))))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 29980 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 29980 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 29980 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 29981 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 29981 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 29981 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 29982 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 29982 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 29982 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 29983 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 29992 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 29993 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 29994 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 29995 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 29996 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 29997 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 29998 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 29999 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 30000 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 30001 (_architecture (_uni ((i 1))))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 30032 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 30033 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 30034 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 30035 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 8 0 30030 (_process (_simple)(_target(8)(9))(_sensitivity(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
	)
	(_model . Structure 9 -1
	)
)
V 000050 55 2456          1367697031482 Structure
(_unit VHDL (lut40097 0 30090 (structure 0 30098 ))
	(_version v98)
	(_time 1367697031483 2013.05.04 12:50:31)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 41414042451711524440511e104248424647124644)
	(_entity
		(_time 1367697031475)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 30100 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0100000000000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0100000000000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 30091 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 30091 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 30091 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 30091 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 30092 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2456          1367697031498 Structure
(_unit VHDL (lut40098 0 30111 (structure 0 30119 ))
	(_version v98)
	(_time 1367697031499 2013.05.04 12:50:31)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 51515053550701425450410e005258525957025654)
	(_entity
		(_time 1367697031492)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 30121 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0101010001000100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0101010001000100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 30112 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 30112 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 30112 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 30112 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 30113 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 9326          1367697031522 Structure
(_unit VHDL (slice_131 0 30132 (structure 0 30166 ))
	(_version v98)
	(_time 1367697031523 2013.05.04 12:50:31)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 7071217123272d667b726529777371737373717773)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697031508)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40097
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 30181 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 30181 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 30181 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 30181 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 30182 (_entity (_out ))))
			)
		)
		(lut40098
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 30185 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 30185 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 30185 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 30185 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 30186 (_entity (_out ))))
			)
		)
	)
	(_instantiation main_un1_C3_22 0 30189 (_component lut40097 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40097)
		)
	)
	(_instantiation un1_PC_2_sqmuxa_1_0 0 30191 (_component lut40098 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40098)
		)
	)
	(_block WireDelay 0 30195 
		(_object
			(_process
				(line__30197(_architecture 0 0 30197 (_procedure_call (_simple)(_target(10))(_sensitivity(0)))))
				(line__30198(_architecture 1 0 30198 (_procedure_call (_simple)(_target(11))(_sensitivity(1)))))
				(line__30199(_architecture 2 0 30199 (_procedure_call (_simple)(_target(12))(_sensitivity(2)))))
				(line__30200(_architecture 3 0 30200 (_procedure_call (_simple)(_target(13))(_sensitivity(3)))))
				(line__30201(_architecture 4 0 30201 (_procedure_call (_simple)(_target(14))(_sensitivity(4)))))
				(line__30202(_architecture 5 0 30202 (_procedure_call (_simple)(_target(15))(_sensitivity(5)))))
				(line__30203(_architecture 6 0 30203 (_procedure_call (_simple)(_target(16))(_sensitivity(6)))))
				(line__30204(_architecture 7 0 30204 (_procedure_call (_simple)(_target(17))(_sensitivity(7)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 30135 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 30136 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 30137 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 30138 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 30138 (_entity (_string \"SLICE_131"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 30140 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 30141 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 30142 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 30143 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 30144 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 30145 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 30146 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 30147 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 30148 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 30149 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 30150 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 30151 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 30152 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 30153 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 30154 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 30155 (_entity (((ns 0))((ns 0))))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 30157 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 30157 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 30157 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 30158 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 30158 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 30158 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 30159 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 30159 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 30159 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 30160 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 30169 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 30170 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 30171 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 30172 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 30173 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 30174 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 30175 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 30176 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 30177 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 30178 (_architecture (_uni ((i 1))))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 30209 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 30210 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 30211 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 30212 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 8 0 30207 (_process (_simple)(_target(8)(9))(_sensitivity(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
	)
	(_model . Structure 9 -1
	)
)
V 000050 55 2456          1367697031557 Structure
(_unit VHDL (lut40099 0 30267 (structure 0 30275 ))
	(_version v98)
	(_time 1367697031558 2013.05.04 12:50:31)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 8f8f8e80dcd9df9c8a8e9fd0de8c868c8689dc888a)
	(_entity
		(_time 1367697031549)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 30277 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1100101011001010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1100101011001010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 30268 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 30268 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 30268 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 30268 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 30269 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2456          1367697031577 Structure
(_unit VHDL (lut40100 0 30288 (structure 0 30296 ))
	(_version v98)
	(_time 1367697031578 2013.05.04 12:50:31)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 9f9f9e91ccc9cf8c9a9e8fc0cf9c9f9c9f99cc989a)
	(_entity
		(_time 1367697031568)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 30298 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0000000000010000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0000000000010000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 30289 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 30289 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 30289 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 30289 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 30290 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 9106          1367697031598 Structure
(_unit VHDL (slice_132 0 30309 (structure 0 30340 ))
	(_version v98)
	(_time 1367697031599 2013.05.04 12:50:31)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code bebfefeab8e9e3a8b5baabe7b9bdbfbdbdbdbcb9bd)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697031588)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40099
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 30358 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 30358 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 30358 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 30358 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 30359 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 30355 (_entity (_out ))))
			)
		)
		(lut40100
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 30362 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 30362 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 30362 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 30362 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 30363 (_entity (_out ))))
			)
		)
	)
	(_instantiation un1_pc167_2_m7 0 30366 (_component lut40099 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(GNDI))
			((Z)(F1_out))
		)
		(_use (_entity . lut40099)
		)
	)
	(_instantiation DRIVEGND 0 30368 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation un1_pc167_2_a7_0 0 30370 (_component lut40100 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40100)
		)
	)
	(_block WireDelay 0 30374 
		(_object
			(_process
				(line__30376(_architecture 0 0 30376 (_procedure_call (_simple)(_target(9))(_sensitivity(0)))))
				(line__30377(_architecture 1 0 30377 (_procedure_call (_simple)(_target(10))(_sensitivity(1)))))
				(line__30378(_architecture 2 0 30378 (_procedure_call (_simple)(_target(11))(_sensitivity(2)))))
				(line__30379(_architecture 3 0 30379 (_procedure_call (_simple)(_target(12))(_sensitivity(3)))))
				(line__30380(_architecture 4 0 30380 (_procedure_call (_simple)(_target(13))(_sensitivity(4)))))
				(line__30381(_architecture 5 0 30381 (_procedure_call (_simple)(_target(14))(_sensitivity(5)))))
				(line__30382(_architecture 6 0 30382 (_procedure_call (_simple)(_target(15))(_sensitivity(6)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 30312 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 30313 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 30314 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 30315 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 30315 (_entity (_string \"SLICE_132"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 30317 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 30318 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 30319 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 30320 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 30321 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 30322 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 30323 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 30324 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 30325 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 30326 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 30327 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 30328 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 30329 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 30330 (_entity (((ns 0))((ns 0))))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 30332 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 30332 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 30332 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 30333 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 30333 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 30333 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 30334 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 30334 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 30334 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 30343 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 30344 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 30345 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 30346 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 30347 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 30348 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 30349 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 30350 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 30351 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 30353 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 30387 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 30388 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 30389 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 30390 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 7 0 30385 (_process (_simple)(_target(7)(8))(_sensitivity(9)(10)(11)(12)(13)(14)(15)(16)(17))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
	)
	(_model . Structure 8 -1
	)
)
V 000050 55 2456          1367697031632 Structure
(_unit VHDL (lut40101 0 30442 (structure 0 30450 ))
	(_version v98)
	(_time 1367697031633 2013.05.04 12:50:31)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code dddddc8e8c8b8dced8dccd828ddedddedcdb8edad8)
	(_entity
		(_time 1367697031624)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 30452 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1000000000000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1000000000000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 30443 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 30443 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 30443 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 30443 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 30444 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2456          1367697031661 Structure
(_unit VHDL (lut40102 0 30463 (structure 0 30471 ))
	(_version v98)
	(_time 1367697031662 2013.05.04 12:50:31)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code fcfcfdadaaaaaceff9fdeca3acfffcfffefaaffbf9)
	(_entity
		(_time 1367697031654)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 30473 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1000000000000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1000000000000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 30464 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 30464 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 30464 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 30464 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 30465 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 9318          1367697031690 Structure
(_unit VHDL (slice_133 0 30484 (structure 0 30518 ))
	(_version v98)
	(_time 1367697031691 2013.05.04 12:50:31)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 1c1d4c1b1c4b410a171e09451b1f1d1f1f1f1f1b1f)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697031674)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40101
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 30533 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 30533 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 30533 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 30533 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 30534 (_entity (_out ))))
			)
		)
		(lut40102
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 30537 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 30537 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 30537 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 30537 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 30538 (_entity (_out ))))
			)
		)
	)
	(_instantiation main_un1_C4_17 0 30541 (_component lut40101 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40101)
		)
	)
	(_instantiation main_un1_C4 0 30543 (_component lut40102 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40102)
		)
	)
	(_block WireDelay 0 30547 
		(_object
			(_process
				(line__30549(_architecture 0 0 30549 (_procedure_call (_simple)(_target(10))(_sensitivity(0)))))
				(line__30550(_architecture 1 0 30550 (_procedure_call (_simple)(_target(11))(_sensitivity(1)))))
				(line__30551(_architecture 2 0 30551 (_procedure_call (_simple)(_target(12))(_sensitivity(2)))))
				(line__30552(_architecture 3 0 30552 (_procedure_call (_simple)(_target(13))(_sensitivity(3)))))
				(line__30553(_architecture 4 0 30553 (_procedure_call (_simple)(_target(14))(_sensitivity(4)))))
				(line__30554(_architecture 5 0 30554 (_procedure_call (_simple)(_target(15))(_sensitivity(5)))))
				(line__30555(_architecture 6 0 30555 (_procedure_call (_simple)(_target(16))(_sensitivity(6)))))
				(line__30556(_architecture 7 0 30556 (_procedure_call (_simple)(_target(17))(_sensitivity(7)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 30487 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 30488 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 30489 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 30490 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 30490 (_entity (_string \"SLICE_133"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 30492 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 30493 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 30494 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 30495 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 30496 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 30497 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 30498 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 30499 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 30500 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 30501 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 30502 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 30503 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 30504 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 30505 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 30506 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 30507 (_entity (((ns 0))((ns 0))))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 30509 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 30509 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 30509 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 30510 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 30510 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 30510 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 30511 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 30511 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 30511 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 30512 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 30521 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 30522 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 30523 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 30524 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 30525 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 30526 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 30527 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 30528 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 30529 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 30530 (_architecture (_uni ((i 1))))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 30561 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 30562 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 30563 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 30564 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 8 0 30559 (_process (_simple)(_target(8)(9))(_sensitivity(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
	)
	(_model . Structure 9 -1
	)
)
V 000050 55 2456          1367697031719 Structure
(_unit VHDL (lut40103 0 30619 (structure 0 30627 ))
	(_version v98)
	(_time 1367697031720 2013.05.04 12:50:31)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 2b2b2b2e7c7d7b382e2a3b747b282b28282d782c2e)
	(_entity
		(_time 1367697031712)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 30629 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1000000010000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1000000010000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 30620 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 30620 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 30620 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 30620 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 30621 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 9101          1367697031739 Structure
(_unit VHDL (slice_134 0 30640 (structure 0 30671 ))
	(_version v98)
	(_time 1367697031740 2013.05.04 12:50:31)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 4a4b1a48481d175c414e5f134d494b4949494e4d49)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697031730)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40057
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 30689 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 30689 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 30689 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 30689 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 30690 (_entity (_out ))))
			)
		)
		(lut40103
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 30693 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 30693 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 30693 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 30693 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 30694 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 30686 (_entity (_out ))))
			)
		)
	)
	(_instantiation main_un1_C1_17 0 30697 (_component lut40057 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40057)
		)
	)
	(_instantiation main_un1_C1 0 30699 (_component lut40103 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_entity . lut40103)
		)
	)
	(_instantiation DRIVEGND 0 30701 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 30705 
		(_object
			(_process
				(line__30707(_architecture 0 0 30707 (_procedure_call (_simple)(_target(9))(_sensitivity(0)))))
				(line__30708(_architecture 1 0 30708 (_procedure_call (_simple)(_target(10))(_sensitivity(1)))))
				(line__30709(_architecture 2 0 30709 (_procedure_call (_simple)(_target(11))(_sensitivity(2)))))
				(line__30710(_architecture 3 0 30710 (_procedure_call (_simple)(_target(12))(_sensitivity(3)))))
				(line__30711(_architecture 4 0 30711 (_procedure_call (_simple)(_target(13))(_sensitivity(4)))))
				(line__30712(_architecture 5 0 30712 (_procedure_call (_simple)(_target(14))(_sensitivity(5)))))
				(line__30713(_architecture 6 0 30713 (_procedure_call (_simple)(_target(15))(_sensitivity(6)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 30643 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 30644 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 30645 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 30646 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 30646 (_entity (_string \"SLICE_134"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 30648 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 30649 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 30650 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 30651 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 30652 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 30653 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 30654 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 30655 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 30656 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 30657 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 30658 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 30659 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 30660 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 30661 (_entity (((ns 0))((ns 0))))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 30663 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 30663 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 30663 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 30664 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 30664 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 30664 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 30665 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 30665 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 30665 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 30674 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 30675 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 30676 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 30677 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 30678 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 30679 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 30680 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 30681 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 30682 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 30684 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 30718 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 30719 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 30720 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 30721 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 7 0 30716 (_process (_simple)(_target(7)(8))(_sensitivity(9)(10)(11)(12)(13)(14)(15)(16)(17))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
	)
	(_model . Structure 8 -1
	)
)
V 000050 55 2456          1367697031768 Structure
(_unit VHDL (lut40104 0 30773 (structure 0 30781 ))
	(_version v98)
	(_time 1367697031769 2013.05.04 12:50:31)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 5a5a5a580e0c0a495f5b4a050a595a595e5c095d5f)
	(_entity
		(_time 1367697031761)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 30783 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1000000000000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1000000000000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 30774 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 30774 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 30774 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 30774 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 30775 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2456          1367697031786 Structure
(_unit VHDL (lut40105 0 30794 (structure 0 30802 ))
	(_version v98)
	(_time 1367697031787 2013.05.04 12:50:31)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 79797979752f296a7c786926297a797a7c7f2a7e7c)
	(_entity
		(_time 1367697031778)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 30804 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1100000000000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1100000000000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 30795 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 30795 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 30795 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 30795 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 30796 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 9101          1367697031808 Structure
(_unit VHDL (slice_135 0 30815 (structure 0 30846 ))
	(_version v98)
	(_time 1367697031809 2013.05.04 12:50:31)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 8988d987d3ded49f828d9cd08e8a888a8a8a8c8e8a)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697031797)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40104
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 30864 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 30864 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 30864 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 30864 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 30865 (_entity (_out ))))
			)
		)
		(lut40105
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 30868 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 30868 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 30868 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 30868 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 30869 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 30861 (_entity (_out ))))
			)
		)
	)
	(_instantiation main_un1_C2_16 0 30872 (_component lut40104 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40104)
		)
	)
	(_instantiation main_un1_C2 0 30874 (_component lut40105 )
		(_port
			((A)(GNDI))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40105)
		)
	)
	(_instantiation DRIVEGND 0 30876 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 30880 
		(_object
			(_process
				(line__30882(_architecture 0 0 30882 (_procedure_call (_simple)(_target(9))(_sensitivity(0)))))
				(line__30883(_architecture 1 0 30883 (_procedure_call (_simple)(_target(10))(_sensitivity(1)))))
				(line__30884(_architecture 2 0 30884 (_procedure_call (_simple)(_target(11))(_sensitivity(2)))))
				(line__30885(_architecture 3 0 30885 (_procedure_call (_simple)(_target(12))(_sensitivity(3)))))
				(line__30886(_architecture 4 0 30886 (_procedure_call (_simple)(_target(13))(_sensitivity(4)))))
				(line__30887(_architecture 5 0 30887 (_procedure_call (_simple)(_target(14))(_sensitivity(5)))))
				(line__30888(_architecture 6 0 30888 (_procedure_call (_simple)(_target(15))(_sensitivity(6)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 30818 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 30819 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 30820 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 30821 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 30821 (_entity (_string \"SLICE_135"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 30823 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 30824 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 30825 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 30826 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 30827 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 30828 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 30829 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 30830 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 30831 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 30832 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 30833 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 30834 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 30835 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 30836 (_entity (((ns 0))((ns 0))))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 30838 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 30838 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 30838 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 30839 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 30839 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 30839 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 30840 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 30840 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 30840 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 30849 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 30850 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 30851 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 30852 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 30853 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 30854 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 30855 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 30856 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 30857 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 30859 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 30893 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 30894 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 30895 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 30896 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 7 0 30891 (_process (_simple)(_target(7)(8))(_sensitivity(9)(10)(11)(12)(13)(14)(15)(16)(17))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
	)
	(_model . Structure 8 -1
	)
)
V 000050 55 2456          1367697031836 Structure
(_unit VHDL (lut40106 0 30948 (structure 0 30956 ))
	(_version v98)
	(_time 1367697031837 2013.05.04 12:50:31)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code a8a8a8fea5fef8bbada9b8f7f8aba8abaeaefbafad)
	(_entity
		(_time 1367697031828)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 30958 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0000110000001100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0000110000001100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 30949 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 30949 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 30949 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 30949 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 30950 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2456          1367697031860 Structure
(_unit VHDL (lut40107 0 30969 (structure 0 30977 ))
	(_version v98)
	(_time 1367697031861 2013.05.04 12:50:31)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code b8b8b8edb5eee8abbdb9a8e7e8bbb8bbbfbeebbfbd)
	(_entity
		(_time 1367697031850)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 30979 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1101110011001100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1101110011001100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 30970 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 30970 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 30970 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 30970 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 30971 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 8552          1367697031881 Structure
(_unit VHDL (slice_136 0 30990 (structure 0 31019 ))
	(_version v98)
	(_time 1367697031882 2013.05.04 12:50:31)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code d7d6878583808ac1d383c28ed0d4d6d4d4d4d1d0d4)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697031872)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40106
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 31036 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 31036 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 31036 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 31036 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 31037 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 31033 (_entity (_out ))))
			)
		)
		(lut40107
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 31040 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 31040 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 31040 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 31040 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 31041 (_entity (_out ))))
			)
		)
	)
	(_instantiation main_pc182_2 0 31044 (_component lut40106 )
		(_port
			((A)(GNDI))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(GNDI))
			((Z)(F1_out))
		)
		(_use (_entity . lut40106)
		)
	)
	(_instantiation DRIVEGND 0 31046 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation main_pc182_2_RNIOL1M 0 31048 (_component lut40107 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40107)
		)
	)
	(_block WireDelay 0 31052 
		(_object
			(_process
				(line__31054(_architecture 0 0 31054 (_procedure_call (_simple)(_target(8))(_sensitivity(0)))))
				(line__31055(_architecture 1 0 31055 (_procedure_call (_simple)(_target(9))(_sensitivity(1)))))
				(line__31056(_architecture 2 0 31056 (_procedure_call (_simple)(_target(10))(_sensitivity(2)))))
				(line__31057(_architecture 3 0 31057 (_procedure_call (_simple)(_target(11))(_sensitivity(3)))))
				(line__31058(_architecture 4 0 31058 (_procedure_call (_simple)(_target(12))(_sensitivity(4)))))
				(line__31059(_architecture 5 0 31059 (_procedure_call (_simple)(_target(13))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 30993 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 30994 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 30995 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 30996 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 30996 (_entity (_string \"SLICE_136"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 30998 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 30999 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 31000 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 31001 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 31002 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 31003 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 31004 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 31005 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 31006 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 31007 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 31008 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 31009 (_entity (((ns 0))((ns 0))))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 31011 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 31011 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 31011 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 31012 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 31012 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 31012 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 31013 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 31013 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 31022 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 31023 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 31024 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 31025 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 31026 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 31027 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 31028 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 31029 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 31031 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 31064 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 31065 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 31066 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 31067 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 6 0 31062 (_process (_simple)(_target(6)(7))(_sensitivity(8)(9)(10)(11)(12)(13)(14)(15))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
	)
	(_model . Structure 7 -1
	)
)
V 000050 55 2456          1367697031907 Structure
(_unit VHDL (lut40108 0 31116 (structure 0 31124 ))
	(_version v98)
	(_time 1367697031908 2013.05.04 12:50:31)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code e6e6e6b4e5b0b6f5e3e7f6b9b6e5e6e5eee0b5e1e3)
	(_entity
		(_time 1367697031900)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 31126 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1000000000000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1000000000000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 31117 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 31117 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 31117 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 31117 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 31118 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 9321          1367697031926 Structure
(_unit VHDL (slice_137 0 31137 (structure 0 31171 ))
	(_version v98)
	(_time 1367697031927 2013.05.04 12:50:31)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 0607510053515b100d04135f010507050505010105)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697031916)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40057
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 31186 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 31186 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 31186 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 31186 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 31187 (_entity (_out ))))
			)
		)
		(lut40108
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 31190 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 31190 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 31190 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 31190 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 31191 (_entity (_out ))))
			)
		)
	)
	(_instantiation main_un1_C2_15 0 31194 (_component lut40057 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40057)
		)
	)
	(_instantiation main_un1_C2_21 0 31196 (_component lut40108 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40108)
		)
	)
	(_block WireDelay 0 31200 
		(_object
			(_process
				(line__31202(_architecture 0 0 31202 (_procedure_call (_simple)(_target(10))(_sensitivity(0)))))
				(line__31203(_architecture 1 0 31203 (_procedure_call (_simple)(_target(11))(_sensitivity(1)))))
				(line__31204(_architecture 2 0 31204 (_procedure_call (_simple)(_target(12))(_sensitivity(2)))))
				(line__31205(_architecture 3 0 31205 (_procedure_call (_simple)(_target(13))(_sensitivity(3)))))
				(line__31206(_architecture 4 0 31206 (_procedure_call (_simple)(_target(14))(_sensitivity(4)))))
				(line__31207(_architecture 5 0 31207 (_procedure_call (_simple)(_target(15))(_sensitivity(5)))))
				(line__31208(_architecture 6 0 31208 (_procedure_call (_simple)(_target(16))(_sensitivity(6)))))
				(line__31209(_architecture 7 0 31209 (_procedure_call (_simple)(_target(17))(_sensitivity(7)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 31140 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 31141 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 31142 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 31143 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 31143 (_entity (_string \"SLICE_137"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 31145 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 31146 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 31147 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 31148 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 31149 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 31150 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 31151 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 31152 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 31153 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 31154 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 31155 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 31156 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 31157 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 31158 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 31159 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 31160 (_entity (((ns 0))((ns 0))))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 31162 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 31162 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 31162 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 31163 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 31163 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 31163 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 31164 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 31164 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 31164 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 31165 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 31174 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 31175 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 31176 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 31177 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 31178 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 31179 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 31180 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 31181 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 31182 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 31183 (_architecture (_uni ((i 1))))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 31214 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 31215 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 31216 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 31217 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 8 0 31212 (_process (_simple)(_target(8)(9))(_sensitivity(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
	)
	(_model . Structure 9 -1
	)
)
V 000050 55 2456          1367697031961 Structure
(_unit VHDL (lut40109 0 31272 (structure 0 31280 ))
	(_version v98)
	(_time 1367697031962 2013.05.04 12:50:31)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 25252220257375362024357a752625262c23762220)
	(_entity
		(_time 1367697031953)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 31282 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1000000000000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1000000000000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 31273 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 31273 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 31273 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 31273 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 31274 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 9321          1367697031981 Structure
(_unit VHDL (slice_138 0 31293 (structure 0 31327 ))
	(_version v98)
	(_time 1367697031982 2013.05.04 12:50:31)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 34356331636369223f36216d3337353737373c3337)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697031971)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40109
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 31346 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 31346 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 31346 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 31346 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 31347 (_entity (_out ))))
			)
		)
		(lut40016
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 31342 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 31342 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 31342 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 31342 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 31343 (_entity (_out ))))
			)
		)
	)
	(_instantiation main_un1_C1_15 0 31350 (_component lut40109 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40109)
		)
	)
	(_instantiation main_un1_C1_21 0 31352 (_component lut40016 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40016)
		)
	)
	(_block WireDelay 0 31356 
		(_object
			(_process
				(line__31358(_architecture 0 0 31358 (_procedure_call (_simple)(_target(10))(_sensitivity(0)))))
				(line__31359(_architecture 1 0 31359 (_procedure_call (_simple)(_target(11))(_sensitivity(1)))))
				(line__31360(_architecture 2 0 31360 (_procedure_call (_simple)(_target(12))(_sensitivity(2)))))
				(line__31361(_architecture 3 0 31361 (_procedure_call (_simple)(_target(13))(_sensitivity(3)))))
				(line__31362(_architecture 4 0 31362 (_procedure_call (_simple)(_target(14))(_sensitivity(4)))))
				(line__31363(_architecture 5 0 31363 (_procedure_call (_simple)(_target(15))(_sensitivity(5)))))
				(line__31364(_architecture 6 0 31364 (_procedure_call (_simple)(_target(16))(_sensitivity(6)))))
				(line__31365(_architecture 7 0 31365 (_procedure_call (_simple)(_target(17))(_sensitivity(7)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 31296 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 31297 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 31298 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 31299 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 31299 (_entity (_string \"SLICE_138"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 31301 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 31302 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 31303 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 31304 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 31305 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 31306 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 31307 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 31308 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 31309 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 31310 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 31311 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 31312 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 31313 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 31314 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 31315 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 31316 (_entity (((ns 0))((ns 0))))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 31318 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 31318 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 31318 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 31319 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 31319 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 31319 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 31320 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 31320 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 31320 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 31321 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 31330 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 31331 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 31332 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 31333 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 31334 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 31335 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 31336 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 31337 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 31338 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 31339 (_architecture (_uni ((i 1))))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 31370 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 31371 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 31372 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 31373 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 8 0 31368 (_process (_simple)(_target(8)(9))(_sensitivity(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
	)
	(_model . Structure 9 -1
	)
)
V 000050 55 2456          1367697032011 Structure
(_unit VHDL (lut40110 0 31428 (structure 0 31436 ))
	(_version v98)
	(_time 1367697032012 2013.05.04 12:50:32)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 54545356550204475155440b045755575452075351)
	(_entity
		(_time 1367697032003)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 31438 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0010000000000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0010000000000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 31429 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 31429 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 31429 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 31429 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 31430 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2456          1367697032027 Structure
(_unit VHDL (lut40111 0 31449 (structure 0 31457 ))
	(_version v98)
	(_time 1367697032028 2013.05.04 12:50:32)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 63636462653533706662733c336062606265306466)
	(_entity
		(_time 1367697032021)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 31459 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0011000000110000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0011000000110000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 31450 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 31450 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 31450 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 31450 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 31451 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 8542          1367697032052 Structure
(_unit VHDL (slice_139 0 31470 (structure 0 31499 ))
	(_version v98)
	(_time 1367697032053 2013.05.04 12:50:32)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 8283d58cd3d5df9486d697db8581838181818b8581)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697032041)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40110
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 31516 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 31516 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 31516 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 31516 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 31517 (_entity (_out ))))
			)
		)
		(lut40111
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 31520 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 31520 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 31520 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 31520 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 31521 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 31513 (_entity (_out ))))
			)
		)
	)
	(_instantiation main_pc183_3 0 31524 (_component lut40110 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40110)
		)
	)
	(_instantiation main_pc183 0 31526 (_component lut40111 )
		(_port
			((A)(GNDI))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_entity . lut40111)
		)
	)
	(_instantiation DRIVEGND 0 31528 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 31532 
		(_object
			(_process
				(line__31534(_architecture 0 0 31534 (_procedure_call (_simple)(_target(8))(_sensitivity(0)))))
				(line__31535(_architecture 1 0 31535 (_procedure_call (_simple)(_target(9))(_sensitivity(1)))))
				(line__31536(_architecture 2 0 31536 (_procedure_call (_simple)(_target(10))(_sensitivity(2)))))
				(line__31537(_architecture 3 0 31537 (_procedure_call (_simple)(_target(11))(_sensitivity(3)))))
				(line__31538(_architecture 4 0 31538 (_procedure_call (_simple)(_target(12))(_sensitivity(4)))))
				(line__31539(_architecture 5 0 31539 (_procedure_call (_simple)(_target(13))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 31473 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 31474 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 31475 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 31476 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 31476 (_entity (_string \"SLICE_139"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 31478 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 31479 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 31480 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 31481 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 31482 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 31483 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 31484 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 31485 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 31486 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 31487 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 31488 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 31489 (_entity (((ns 0))((ns 0))))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 31491 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 31491 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 31491 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 31492 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 31492 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 31492 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 31493 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 31493 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 31502 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 31503 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 31504 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 31505 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 31506 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 31507 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 31508 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 31509 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 31511 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 31544 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 31545 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 31546 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 31547 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 6 0 31542 (_process (_simple)(_target(6)(7))(_sensitivity(8)(9)(10)(11)(12)(13)(14)(15))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
	)
	(_model . Structure 7 -1
	)
)
V 000050 55 2456          1367697032079 Structure
(_unit VHDL (lut40112 0 31596 (structure 0 31604 ))
	(_version v98)
	(_time 1367697032080 2013.05.04 12:50:32)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 9292959c95c4c281979382cdc29193919094c19597)
	(_entity
		(_time 1367697032071)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 31606 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1010101000000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1010101000000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 31597 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 31597 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 31597 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 31597 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 31598 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2456          1367697032098 Structure
(_unit VHDL (lut40113 0 31617 (structure 0 31625 ))
	(_version v98)
	(_time 1367697032099 2013.05.04 12:50:32)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code b1b1b6e4b5e7e1a2b4b0a1eee1b2b0b2b2b7e2b6b4)
	(_entity
		(_time 1367697032089)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 31627 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0000000000010000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0000000000010000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 31618 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 31618 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 31618 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 31618 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 31619 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 17715         1367697032129 Structure
(_unit VHDL (slice_140 0 31638 (structure 0 31688 ))
	(_version v98)
	(_time 1367697032130 2013.05.04 12:50:32)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code d0d1878283878dc6d3d7d4d3968f80d3d4d3d0d7d3d683)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697032112)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40112
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 31724 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 31724 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 31724 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 31724 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 31725 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 31716 (_entity (_out ))))
			)
		)
		(lut40113
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 31728 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 31728 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 31728 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 31728 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 31729 (_entity (_out ))))
			)
		)
		(vmuxregsre0003
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 31719 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 31719 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 31719 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 31720 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 31720 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 31720 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 31721 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 31713 (_entity (_out ))))
			)
		)
	)
	(_instantiation JMPREG2_1_sqmuxa_2 0 31732 (_component lut40112 )
		(_port
			((A)(A1_ipd))
			((B)(GNDI))
			((C)(GNDI))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40112)
		)
	)
	(_instantiation DRIVEGND 0 31734 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation JMPREG2_1_sqmuxa 0 31736 (_component lut40113 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40113)
		)
	)
	(_instantiation C3_1 0 31738 (_component vmuxregsre0003 )
		(_port
			((D0)(M1_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0003)
		)
	)
	(_instantiation DRIVEVCC 0 31741 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation C3_11 0 31743 (_component vmuxregsre0003 )
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0003)
		)
	)
	(_block WireDelay 0 31748 
		(_object
			(_process
				(line__31750(_architecture 0 0 31750 (_procedure_call (_simple)(_target(14))(_sensitivity(0)))))
				(line__31751(_architecture 1 0 31751 (_procedure_call (_simple)(_target(15))(_sensitivity(1)))))
				(line__31752(_architecture 2 0 31752 (_procedure_call (_simple)(_target(16))(_sensitivity(2)))))
				(line__31753(_architecture 3 0 31753 (_procedure_call (_simple)(_target(17))(_sensitivity(3)))))
				(line__31754(_architecture 4 0 31754 (_procedure_call (_simple)(_target(18))(_sensitivity(4)))))
				(line__31755(_architecture 5 0 31755 (_procedure_call (_simple)(_target(19))(_sensitivity(5)))))
				(line__31756(_architecture 6 0 31756 (_procedure_call (_simple)(_target(20))(_sensitivity(6)))))
				(line__31757(_architecture 7 0 31757 (_procedure_call (_simple)(_target(22))(_sensitivity(7)))))
				(line__31758(_architecture 8 0 31758 (_procedure_call (_simple)(_target(24))(_sensitivity(8)))))
				(line__31759(_architecture 9 0 31759 (_procedure_call (_simple)(_target(26))(_sensitivity(9)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 31763 
		(_object
			(_process
				(line__31765(_architecture 10 0 31765 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
				(line__31766(_architecture 11 0 31766 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__31767(_architecture 12 0 31767 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
				(line__31768(_architecture 13 0 31768 (_procedure_call (_simple)(_target(27))(_sensitivity(26)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 31641 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 31642 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 31643 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 31644 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 31644 (_entity (_string \"SLICE_140"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 31646 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 31647 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 31648 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 31649 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 31650 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 31651 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_M1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 31652 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_M0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 31653 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 31654 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 31655 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 31656 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 31657 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 31658 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 31659 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 31660 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 31661 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 31662 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 31663 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 31664 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_M1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 31665 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_M1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 31666 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_M1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 31667 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_M0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 31668 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_M0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 31669 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_M0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 31670 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 31671 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 31672 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 31673 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 31674 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 31675 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 31676 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 31678 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 31678 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 31678 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 31679 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 31679 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 31679 (_entity (_in ))))
		(_port (_internal M1 ~extieee.std_logic_1164.STD_LOGIC 0 31680 (_entity (_in ))))
		(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 31680 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 31680 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31681 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 31681 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 31681 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 31682 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 31682 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 31691 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 31692 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 31693 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 31694 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 31695 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 31696 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal M1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 31697 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal M1_dly ~extieee.std_logic_1164.STD_LOGIC 0 31698 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal M0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 31699 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal M0_dly ~extieee.std_logic_1164.STD_LOGIC 0 31700 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 31701 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 31702 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 31703 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 31704 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 31705 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 31706 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 31707 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 31708 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 31710 (_architecture (_uni ))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 31711 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 31773 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 31774 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 31775 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 31776 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 31777 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 31778 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 31779 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 31780 (_process 0 )))
		(_variable (_internal tviol_M1_CLK ~extieee.std_logic_1164.X01 0 31782 (_process 0 ((i 2)))))
		(_variable (_internal M1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 31783 (_process 0 )))
		(_variable (_internal tviol_M0_CLK ~extieee.std_logic_1164.X01 0 31784 (_process 0 ((i 2)))))
		(_variable (_internal M0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 31785 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 31786 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 31787 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 31788 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 31789 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 14 0 31771 (_process (_simple)(_target(10)(11)(12)(13))(_sensitivity(14)(15)(16)(17)(18)(19)(21)(23)(25)(27)(28)(29)(30)(31))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(12621 )
		(4934723 )
		(12365 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
	)
	(_model . Structure 15 -1
	)
)
V 000050 55 2456          1367697032154 Structure
(_unit VHDL (lut40114 0 31919 (structure 0 31927 ))
	(_version v98)
	(_time 1367697032155 2013.05.04 12:50:32)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code e0e0e7b2e5b6b0f3e5e1f0bfb0e3e1e3e4e6b3e7e5)
	(_entity
		(_time 1367697032147)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 31929 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1111111111110000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1111111111110000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 31920 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 31920 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 31920 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 31920 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 31921 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2456          1367697032170 Structure
(_unit VHDL (lut40115 0 31940 (structure 0 31948 ))
	(_version v98)
	(_time 1367697032171 2013.05.04 12:50:32)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code f0f0f7a1f5a6a0e3f5f1e0afa0f3f1f3f5f6a3f7f5)
	(_entity
		(_time 1367697032163)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 31950 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0000000000000100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0000000000000100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 31941 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 31941 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 31941 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 31941 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 31942 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 8548          1367697032196 Structure
(_unit VHDL (slice_141 0 31961 (structure 0 31990 ))
	(_version v98)
	(_time 1367697032197 2013.05.04 12:50:32)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 0f0e59090a5852190b5b1a56080c0e0c0b0c0e080c)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697032185)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40114
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 32007 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 32007 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 32007 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 32007 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 32008 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 32004 (_entity (_out ))))
			)
		)
		(lut40115
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 32011 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 32011 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 32011 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 32011 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 32012 (_entity (_out ))))
			)
		)
	)
	(_instantiation un1_increment_C2_2 0 32015 (_component lut40114 )
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40114)
		)
	)
	(_instantiation DRIVEGND 0 32017 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation main_pc171 0 32019 (_component lut40115 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40115)
		)
	)
	(_block WireDelay 0 32023 
		(_object
			(_process
				(line__32025(_architecture 0 0 32025 (_procedure_call (_simple)(_target(8))(_sensitivity(0)))))
				(line__32026(_architecture 1 0 32026 (_procedure_call (_simple)(_target(9))(_sensitivity(1)))))
				(line__32027(_architecture 2 0 32027 (_procedure_call (_simple)(_target(10))(_sensitivity(2)))))
				(line__32028(_architecture 3 0 32028 (_procedure_call (_simple)(_target(11))(_sensitivity(3)))))
				(line__32029(_architecture 4 0 32029 (_procedure_call (_simple)(_target(12))(_sensitivity(4)))))
				(line__32030(_architecture 5 0 32030 (_procedure_call (_simple)(_target(13))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 31964 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 31965 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 31966 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 31967 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 31967 (_entity (_string \"SLICE_141"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 31969 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 31970 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 31971 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 31972 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 31973 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 31974 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 31975 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 31976 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 31977 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 31978 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 31979 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 31980 (_entity (((ns 0))((ns 0))))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 31982 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 31982 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 31982 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 31983 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 31983 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 31983 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 31984 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 31984 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 31993 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 31994 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 31995 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 31996 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 31997 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 31998 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 31999 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 32000 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 32002 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 32035 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 32036 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 32037 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 32038 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 6 0 32033 (_process (_simple)(_target(6)(7))(_sensitivity(8)(9)(10)(11)(12)(13)(14)(15))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
	)
	(_model . Structure 7 -1
	)
)
V 000050 55 2456          1367697032221 Structure
(_unit VHDL (lut40116 0 32087 (structure 0 32095 ))
	(_version v98)
	(_time 1367697032222 2013.05.04 12:50:32)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 1e1e18184e484e0d1b1f0e414e1d1f1d18184d191b)
	(_entity
		(_time 1367697032214)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 32097 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1100000011000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1100000011000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 32088 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 32088 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 32088 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 32088 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 32089 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 8547          1367697032239 Structure
(_unit VHDL (slice_142 0 32108 (structure 0 32137 ))
	(_version v98)
	(_time 1367697032240 2013.05.04 12:50:32)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 3e3f683b386963283a6a2b67393d3f3d3a3d3c393d)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697032230)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40116
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 32158 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 32158 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 32158 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 32158 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 32159 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 32151 (_entity (_out ))))
			)
		)
		(lut40018
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 32154 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 32154 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 32154 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 32154 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 32155 (_entity (_out ))))
			)
		)
	)
	(_instantiation main_un1_C4_1 0 32162 (_component lut40116 )
		(_port
			((A)(GNDI))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(GNDI))
			((Z)(F1_out))
		)
		(_use (_entity . lut40116)
		)
	)
	(_instantiation DRIVEGND 0 32164 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation main_un1_C4_18 0 32166 (_component lut40018 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40018)
		)
	)
	(_block WireDelay 0 32170 
		(_object
			(_process
				(line__32172(_architecture 0 0 32172 (_procedure_call (_simple)(_target(8))(_sensitivity(0)))))
				(line__32173(_architecture 1 0 32173 (_procedure_call (_simple)(_target(9))(_sensitivity(1)))))
				(line__32174(_architecture 2 0 32174 (_procedure_call (_simple)(_target(10))(_sensitivity(2)))))
				(line__32175(_architecture 3 0 32175 (_procedure_call (_simple)(_target(11))(_sensitivity(3)))))
				(line__32176(_architecture 4 0 32176 (_procedure_call (_simple)(_target(12))(_sensitivity(4)))))
				(line__32177(_architecture 5 0 32177 (_procedure_call (_simple)(_target(13))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 32111 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 32112 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 32113 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 32114 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 32114 (_entity (_string \"SLICE_142"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 32116 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 32117 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 32118 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 32119 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 32120 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 32121 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 32122 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 32123 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 32124 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 32125 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 32126 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 32127 (_entity (((ns 0))((ns 0))))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 32129 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 32129 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 32129 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 32130 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 32130 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 32130 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 32131 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 32131 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 32140 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 32141 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 32142 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 32143 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 32144 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 32145 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 32146 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 32147 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 32149 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 32182 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 32183 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 32184 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 32185 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 6 0 32180 (_process (_simple)(_target(6)(7))(_sensitivity(8)(9)(10)(11)(12)(13)(14)(15))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
	)
	(_model . Structure 7 -1
	)
)
V 000050 55 2456          1367697032263 Structure
(_unit VHDL (lut40117 0 32234 (structure 0 32242 ))
	(_version v98)
	(_time 1367697032264 2013.05.04 12:50:32)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 4d4d4b4e1c1b1d5e484c5d121d4e4c4e4a4b1e4a48)
	(_entity
		(_time 1367697032256)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 32244 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1010000010100000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1010000010100000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 32235 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 32235 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 32235 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 32235 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 32236 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2456          1367697032279 Structure
(_unit VHDL (lut40118 0 32255 (structure 0 32263 ))
	(_version v98)
	(_time 1367697032280 2013.05.04 12:50:32)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 5d5d5b5f0c0b0d4e585c4d020d5e5c5e555b0e5a58)
	(_entity
		(_time 1367697032272)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 32265 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1000000000000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1000000000000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 32256 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 32256 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 32256 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 32256 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 32257 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 8547          1367697032297 Structure
(_unit VHDL (slice_143 0 32276 (structure 0 32305 ))
	(_version v98)
	(_time 1367697032298 2013.05.04 12:50:32)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 6c6d3a6c6c3b317a683879356b6f6d6f686f6f6b6f)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697032288)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40117
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 32322 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 32322 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 32322 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 32322 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 32323 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 32319 (_entity (_out ))))
			)
		)
		(lut40118
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 32326 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 32326 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 32326 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 32326 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 32327 (_entity (_out ))))
			)
		)
	)
	(_instantiation main_un1_C4_5 0 32330 (_component lut40117 )
		(_port
			((A)(A1_ipd))
			((B)(GNDI))
			((C)(C1_ipd))
			((D)(GNDI))
			((Z)(F1_out))
		)
		(_use (_entity . lut40117)
		)
	)
	(_instantiation DRIVEGND 0 32332 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation main_un1_C4_19 0 32334 (_component lut40118 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40118)
		)
	)
	(_block WireDelay 0 32338 
		(_object
			(_process
				(line__32340(_architecture 0 0 32340 (_procedure_call (_simple)(_target(8))(_sensitivity(0)))))
				(line__32341(_architecture 1 0 32341 (_procedure_call (_simple)(_target(9))(_sensitivity(1)))))
				(line__32342(_architecture 2 0 32342 (_procedure_call (_simple)(_target(10))(_sensitivity(2)))))
				(line__32343(_architecture 3 0 32343 (_procedure_call (_simple)(_target(11))(_sensitivity(3)))))
				(line__32344(_architecture 4 0 32344 (_procedure_call (_simple)(_target(12))(_sensitivity(4)))))
				(line__32345(_architecture 5 0 32345 (_procedure_call (_simple)(_target(13))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 32279 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 32280 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 32281 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 32282 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 32282 (_entity (_string \"SLICE_143"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 32284 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 32285 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 32286 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 32287 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 32288 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 32289 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 32290 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 32291 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 32292 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 32293 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 32294 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 32295 (_entity (((ns 0))((ns 0))))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 32297 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 32297 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 32297 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 32298 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 32298 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 32298 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 32299 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 32299 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 32308 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 32309 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 32310 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 32311 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 32312 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 32313 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 32314 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 32315 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 32317 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 32350 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 32351 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 32352 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 32353 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 6 0 32348 (_process (_simple)(_target(6)(7))(_sensitivity(8)(9)(10)(11)(12)(13)(14)(15))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
	)
	(_model . Structure 7 -1
	)
)
V 000050 55 2456          1367697032321 Structure
(_unit VHDL (lut40119 0 32402 (structure 0 32410 ))
	(_version v98)
	(_time 1367697032322 2013.05.04 12:50:32)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 8c8c8a83dadadc9f898d9cd3dc8f8d8f858adf8b89)
	(_entity
		(_time 1367697032313)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 32412 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1100110011011000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1100110011011000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 32403 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 32403 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 32403 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 32403 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 32404 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2456          1367697032338 Structure
(_unit VHDL (lut40120 0 32423 (structure 0 32431 ))
	(_version v98)
	(_time 1367697032339 2013.05.04 12:50:32)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 9b9b9d95cccdcb889e9a8bc4cb9899989b9dc89c9e)
	(_entity
		(_time 1367697032329)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 32433 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1111000011100100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1111000011100100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 32424 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 32424 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 32424 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 32424 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 32425 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 9343          1367697032366 Structure
(_unit VHDL (slice_144 0 32444 (structure 0 32478 ))
	(_version v98)
	(_time 1367697032367 2013.05.04 12:50:32)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code babbeceeb8ede7acb1b8afe3bdb9bbb9beb9bebdb9)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697032349)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40119
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 32493 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 32493 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 32493 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 32493 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 32494 (_entity (_out ))))
			)
		)
		(lut40120
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 32497 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 32497 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 32497 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 32497 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 32498 (_entity (_out ))))
			)
		)
	)
	(_instantiation main_dPtr_5_cry_11_0_RNO_0 0 32501 (_component lut40119 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40119)
		)
	)
	(_instantiation main_dPtr_5_cry_17_0_RNO 0 32503 (_component lut40120 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40120)
		)
	)
	(_block WireDelay 0 32507 
		(_object
			(_process
				(line__32509(_architecture 0 0 32509 (_procedure_call (_simple)(_target(10))(_sensitivity(0)))))
				(line__32510(_architecture 1 0 32510 (_procedure_call (_simple)(_target(11))(_sensitivity(1)))))
				(line__32511(_architecture 2 0 32511 (_procedure_call (_simple)(_target(12))(_sensitivity(2)))))
				(line__32512(_architecture 3 0 32512 (_procedure_call (_simple)(_target(13))(_sensitivity(3)))))
				(line__32513(_architecture 4 0 32513 (_procedure_call (_simple)(_target(14))(_sensitivity(4)))))
				(line__32514(_architecture 5 0 32514 (_procedure_call (_simple)(_target(15))(_sensitivity(5)))))
				(line__32515(_architecture 6 0 32515 (_procedure_call (_simple)(_target(16))(_sensitivity(6)))))
				(line__32516(_architecture 7 0 32516 (_procedure_call (_simple)(_target(17))(_sensitivity(7)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 32447 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 32448 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 32449 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 32450 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 32450 (_entity (_string \"SLICE_144"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 32452 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 32453 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 32454 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 32455 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 32456 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 32457 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 32458 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 32459 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 32460 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 32461 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 32462 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 32463 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 32464 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 32465 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 32466 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 32467 (_entity (((ns 0))((ns 0))))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 32469 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 32469 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 32469 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 32470 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 32470 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 32470 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 32471 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 32471 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 32471 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 32472 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 32481 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 32482 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 32483 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 32484 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 32485 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 32486 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 32487 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 32488 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 32489 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 32490 (_architecture (_uni ((i 1))))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 32521 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 32522 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 32523 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 32524 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 8 0 32519 (_process (_simple)(_target(8)(9))(_sensitivity(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
	)
	(_model . Structure 9 -1
	)
)
V 000050 55 2456          1367697032395 Structure
(_unit VHDL (lut40121 0 32579 (structure 0 32587 ))
	(_version v98)
	(_time 1367697032396 2013.05.04 12:50:32)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code dadadc898e8c8ac9dfdbca858ad9d8d9dbdc89dddf)
	(_entity
		(_time 1367697032388)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 32589 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1111111000000010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1111111000000010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 32580 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 32580 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 32580 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 32580 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 32581 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 8875          1367697032416 Structure
(_unit VHDL (slice_145 0 32600 (structure 0 32634 ))
	(_version v98)
	(_time 1367697032417 2013.05.04 12:50:32)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code e9e8bfbab3beb4ffe2effcb0eeeae8eaedeaeceeea)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697032407)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40121
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 32649 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 32649 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 32649 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 32649 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 32650 (_entity (_out ))))
			)
		)
	)
	(_instantiation main_dPtr_5_cry_13_0_RNO 0 32653 (_component lut40121 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40121)
		)
	)
	(_instantiation main_dPtr_5_cry_15_0_RNO_0 0 32655 (_component lut40121 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40121)
		)
	)
	(_block WireDelay 0 32659 
		(_object
			(_process
				(line__32661(_architecture 0 0 32661 (_procedure_call (_simple)(_target(10))(_sensitivity(0)))))
				(line__32662(_architecture 1 0 32662 (_procedure_call (_simple)(_target(11))(_sensitivity(1)))))
				(line__32663(_architecture 2 0 32663 (_procedure_call (_simple)(_target(12))(_sensitivity(2)))))
				(line__32664(_architecture 3 0 32664 (_procedure_call (_simple)(_target(13))(_sensitivity(3)))))
				(line__32665(_architecture 4 0 32665 (_procedure_call (_simple)(_target(14))(_sensitivity(4)))))
				(line__32666(_architecture 5 0 32666 (_procedure_call (_simple)(_target(15))(_sensitivity(5)))))
				(line__32667(_architecture 6 0 32667 (_procedure_call (_simple)(_target(16))(_sensitivity(6)))))
				(line__32668(_architecture 7 0 32668 (_procedure_call (_simple)(_target(17))(_sensitivity(7)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 32603 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 32604 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 32605 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 32606 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 32606 (_entity (_string \"SLICE_145"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 32608 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 32609 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 32610 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 32611 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 32612 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 32613 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 32614 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 32615 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 32616 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 32617 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 32618 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 32619 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 32620 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 32621 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 32622 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 32623 (_entity (((ns 0))((ns 0))))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 32625 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 32625 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 32625 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 32626 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 32626 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 32626 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 32627 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 32627 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 32627 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 32628 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 32637 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 32638 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 32639 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 32640 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 32641 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 32642 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 32643 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 32644 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 32645 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 32646 (_architecture (_uni ((i 1))))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 32673 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 32674 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 32675 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 32676 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 8 0 32671 (_process (_simple)(_target(8)(9))(_sensitivity(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
	)
	(_model . Structure 9 -1
	)
)
V 000050 55 2456          1367697032444 Structure
(_unit VHDL (lut40122 0 32731 (structure 0 32739 ))
	(_version v98)
	(_time 1367697032445 2013.05.04 12:50:32)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 08080d0f055e581b0d091857580b0a0b0a0e5b0f0d)
	(_entity
		(_time 1367697032437)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 32741 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1111111000010000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1111111000010000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 32732 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 32732 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 32732 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 32732 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 32733 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 9343          1367697032462 Structure
(_unit VHDL (slice_146 0 32752 (structure 0 32786 ))
	(_version v98)
	(_time 1367697032463 2013.05.04 12:50:32)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 18194d1f434f450e131a0d411f1b191b1c1b1e1f1b)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697032453)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40122
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 32805 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 32805 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 32805 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 32805 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 32806 (_entity (_out ))))
			)
		)
		(lut40068
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 32801 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 32801 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 32801 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 32801 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 32802 (_entity (_out ))))
			)
		)
	)
	(_instantiation main_dPtr_5_cry_13_0_RNO_0 0 32809 (_component lut40122 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40122)
		)
	)
	(_instantiation main_dPtr_5_cry_15_0_RNO 0 32811 (_component lut40068 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40068)
		)
	)
	(_block WireDelay 0 32815 
		(_object
			(_process
				(line__32817(_architecture 0 0 32817 (_procedure_call (_simple)(_target(10))(_sensitivity(0)))))
				(line__32818(_architecture 1 0 32818 (_procedure_call (_simple)(_target(11))(_sensitivity(1)))))
				(line__32819(_architecture 2 0 32819 (_procedure_call (_simple)(_target(12))(_sensitivity(2)))))
				(line__32820(_architecture 3 0 32820 (_procedure_call (_simple)(_target(13))(_sensitivity(3)))))
				(line__32821(_architecture 4 0 32821 (_procedure_call (_simple)(_target(14))(_sensitivity(4)))))
				(line__32822(_architecture 5 0 32822 (_procedure_call (_simple)(_target(15))(_sensitivity(5)))))
				(line__32823(_architecture 6 0 32823 (_procedure_call (_simple)(_target(16))(_sensitivity(6)))))
				(line__32824(_architecture 7 0 32824 (_procedure_call (_simple)(_target(17))(_sensitivity(7)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 32755 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 32756 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 32757 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 32758 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 32758 (_entity (_string \"SLICE_146"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 32760 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 32761 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 32762 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 32763 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 32764 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 32765 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 32766 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 32767 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 32768 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 32769 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 32770 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 32771 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 32772 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 32773 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 32774 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 32775 (_entity (((ns 0))((ns 0))))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 32777 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 32777 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 32777 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 32778 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 32778 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 32778 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 32779 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 32779 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 32779 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 32780 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 32789 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 32790 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 32791 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 32792 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 32793 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 32794 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 32795 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 32796 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 32797 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 32798 (_architecture (_uni ((i 1))))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 32829 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 32830 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 32831 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 32832 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 8 0 32827 (_process (_simple)(_target(8)(9))(_sensitivity(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
	)
	(_model . Structure 9 -1
	)
)
V 000050 55 2456          1367697032490 Structure
(_unit VHDL (lut40123 0 32887 (structure 0 32895 ))
	(_version v98)
	(_time 1367697032491 2013.05.04 12:50:32)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 373732333561672432362768673435343431643032)
	(_entity
		(_time 1367697032483)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 32897 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1111000011100000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1111000011100000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 32888 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 32888 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 32888 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 32888 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 32889 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2456          1367697032506 Structure
(_unit VHDL (lut40124 0 32908 (structure 0 32916 ))
	(_version v98)
	(_time 1367697032507 2013.05.04 12:50:32)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 474742444511175442465718174445444341144042)
	(_entity
		(_time 1367697032499)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 32918 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1111111000000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1111111000000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 32909 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 32909 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 32909 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 32909 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 32910 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 9331          1367697032530 Structure
(_unit VHDL (slice_147 0 32929 (structure 0 32963 ))
	(_version v98)
	(_time 1367697032531 2013.05.04 12:50:32)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 5657035503010b405d54430f515557555255515155)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697032515)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40123
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 32978 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 32978 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 32978 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 32978 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 32979 (_entity (_out ))))
			)
		)
		(lut40124
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 32982 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 32982 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 32982 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 32982 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 32983 (_entity (_out ))))
			)
		)
	)
	(_instantiation main_PC_15_iv_RNO_9 0 32986 (_component lut40123 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40123)
		)
	)
	(_instantiation main_PC_15_iv_RNO_6 0 32988 (_component lut40124 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40124)
		)
	)
	(_block WireDelay 0 32992 
		(_object
			(_process
				(line__32994(_architecture 0 0 32994 (_procedure_call (_simple)(_target(10))(_sensitivity(0)))))
				(line__32995(_architecture 1 0 32995 (_procedure_call (_simple)(_target(11))(_sensitivity(1)))))
				(line__32996(_architecture 2 0 32996 (_procedure_call (_simple)(_target(12))(_sensitivity(2)))))
				(line__32997(_architecture 3 0 32997 (_procedure_call (_simple)(_target(13))(_sensitivity(3)))))
				(line__32998(_architecture 4 0 32998 (_procedure_call (_simple)(_target(14))(_sensitivity(4)))))
				(line__32999(_architecture 5 0 32999 (_procedure_call (_simple)(_target(15))(_sensitivity(5)))))
				(line__33000(_architecture 6 0 33000 (_procedure_call (_simple)(_target(16))(_sensitivity(6)))))
				(line__33001(_architecture 7 0 33001 (_procedure_call (_simple)(_target(17))(_sensitivity(7)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 32932 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 32933 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 32934 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 32935 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 32935 (_entity (_string \"SLICE_147"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 32937 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 32938 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 32939 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 32940 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 32941 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 32942 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 32943 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 32944 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 32945 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 32946 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 32947 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 32948 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 32949 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 32950 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 32951 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 32952 (_entity (((ns 0))((ns 0))))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 32954 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 32954 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 32954 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 32955 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 32955 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 32955 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 32956 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 32956 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 32956 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 32957 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 32966 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 32967 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 32968 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 32969 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 32970 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 32971 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 32972 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 32973 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 32974 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 32975 (_architecture (_uni ((i 1))))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 33006 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 33007 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 33008 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 33009 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 8 0 33004 (_process (_simple)(_target(8)(9))(_sensitivity(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
	)
	(_model . Structure 9 -1
	)
)
V 000050 55 2456          1367697032552 Structure
(_unit VHDL (lut40125 0 33064 (structure 0 33072 ))
	(_version v98)
	(_time 1367697032553 2013.05.04 12:50:32)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 767673767520266573776629267574757370257173)
	(_entity
		(_time 1367697032546)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 33074 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1111111000000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1111111000000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 33065 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 33065 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 33065 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 33065 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 33066 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 8864          1367697032571 Structure
(_unit VHDL (slice_148 0 33085 (structure 0 33119 ))
	(_version v98)
	(_time 1367697032572 2013.05.04 12:50:32)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 8584d08bd3d2d8938e8390dc8286848681868d8286)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697032562)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40125
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 33134 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 33134 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 33134 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 33134 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 33135 (_entity (_out ))))
			)
		)
	)
	(_instantiation main_PC_15_iv_RNO_10 0 33138 (_component lut40125 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40125)
		)
	)
	(_instantiation main_PC_15_iv_RNO_5 0 33140 (_component lut40125 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40125)
		)
	)
	(_block WireDelay 0 33144 
		(_object
			(_process
				(line__33146(_architecture 0 0 33146 (_procedure_call (_simple)(_target(10))(_sensitivity(0)))))
				(line__33147(_architecture 1 0 33147 (_procedure_call (_simple)(_target(11))(_sensitivity(1)))))
				(line__33148(_architecture 2 0 33148 (_procedure_call (_simple)(_target(12))(_sensitivity(2)))))
				(line__33149(_architecture 3 0 33149 (_procedure_call (_simple)(_target(13))(_sensitivity(3)))))
				(line__33150(_architecture 4 0 33150 (_procedure_call (_simple)(_target(14))(_sensitivity(4)))))
				(line__33151(_architecture 5 0 33151 (_procedure_call (_simple)(_target(15))(_sensitivity(5)))))
				(line__33152(_architecture 6 0 33152 (_procedure_call (_simple)(_target(16))(_sensitivity(6)))))
				(line__33153(_architecture 7 0 33153 (_procedure_call (_simple)(_target(17))(_sensitivity(7)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 33088 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 33089 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 33090 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 33091 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 33091 (_entity (_string \"SLICE_148"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 33093 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 33094 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 33095 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 33096 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 33097 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 33098 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 33099 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 33100 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 33101 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 33102 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 33103 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 33104 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 33105 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 33106 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 33107 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 33108 (_entity (((ns 0))((ns 0))))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 33110 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 33110 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 33110 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 33111 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 33111 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 33111 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 33112 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 33112 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 33112 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 33113 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 33122 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 33123 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 33124 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 33125 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 33126 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 33127 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 33128 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 33129 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 33130 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 33131 (_architecture (_uni ((i 1))))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 33158 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 33159 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 33160 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 33161 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 8 0 33156 (_process (_simple)(_target(8)(9))(_sensitivity(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
	)
	(_model . Structure 9 -1
	)
)
V 000050 55 2456          1367697032600 Structure
(_unit VHDL (lut40126 0 33216 (structure 0 33224 ))
	(_version v98)
	(_time 1367697032601 2013.05.04 12:50:32)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code a4a4a1f2a5f2f4b7a1a5b4fbf4a7a6a7a2a2f7a3a1)
	(_entity
		(_time 1367697032593)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 33226 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1100110011001000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1100110011001000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 33217 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 33217 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 33217 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 33217 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 33218 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2456          1367697032615 Structure
(_unit VHDL (lut40127 0 33237 (structure 0 33245 ))
	(_version v98)
	(_time 1367697032616 2013.05.04 12:50:32)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code b4b4b1e1b5e2e4a7b1b5a4ebe4b7b6b7b3b2e7b3b1)
	(_entity
		(_time 1367697032608)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 33247 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1010101010101000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1010101010101000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 33238 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 33238 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 33238 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 33238 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 33239 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 9332          1367697032634 Structure
(_unit VHDL (slice_149 0 33258 (structure 0 33292 ))
	(_version v98)
	(_time 1367697032635 2013.05.04 12:50:32)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code c4c59191939399d2cfc6d19dc3c7c5c7c0c7cdc3c7)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697032625)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40126
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 33307 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 33307 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 33307 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 33307 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 33308 (_entity (_out ))))
			)
		)
		(lut40127
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 33311 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 33311 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 33311 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 33311 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 33312 (_entity (_out ))))
			)
		)
	)
	(_instantiation main_PC_15_iv_RNO_11 0 33315 (_component lut40126 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40126)
		)
	)
	(_instantiation main_PC_15_iv_RNO_4 0 33317 (_component lut40127 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40127)
		)
	)
	(_block WireDelay 0 33321 
		(_object
			(_process
				(line__33323(_architecture 0 0 33323 (_procedure_call (_simple)(_target(10))(_sensitivity(0)))))
				(line__33324(_architecture 1 0 33324 (_procedure_call (_simple)(_target(11))(_sensitivity(1)))))
				(line__33325(_architecture 2 0 33325 (_procedure_call (_simple)(_target(12))(_sensitivity(2)))))
				(line__33326(_architecture 3 0 33326 (_procedure_call (_simple)(_target(13))(_sensitivity(3)))))
				(line__33327(_architecture 4 0 33327 (_procedure_call (_simple)(_target(14))(_sensitivity(4)))))
				(line__33328(_architecture 5 0 33328 (_procedure_call (_simple)(_target(15))(_sensitivity(5)))))
				(line__33329(_architecture 6 0 33329 (_procedure_call (_simple)(_target(16))(_sensitivity(6)))))
				(line__33330(_architecture 7 0 33330 (_procedure_call (_simple)(_target(17))(_sensitivity(7)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 33261 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 33262 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 33263 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 33264 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 33264 (_entity (_string \"SLICE_149"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 33266 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 33267 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 33268 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 33269 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 33270 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 33271 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 33272 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 33273 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 33274 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 33275 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 33276 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 33277 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 33278 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 33279 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 33280 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 33281 (_entity (((ns 0))((ns 0))))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 33283 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 33283 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 33283 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 33284 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 33284 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 33284 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 33285 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 33285 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 33285 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 33286 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 33295 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 33296 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 33297 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 33298 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 33299 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 33300 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 33301 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 33302 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 33303 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 33304 (_architecture (_uni ((i 1))))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 33335 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 33336 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 33337 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 33338 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 8 0 33333 (_process (_simple)(_target(8)(9))(_sensitivity(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
	)
	(_model . Structure 9 -1
	)
)
V 000050 55 2456          1367697032661 Structure
(_unit VHDL (lut40128 0 33393 (structure 0 33401 ))
	(_version v98)
	(_time 1367697032662 2013.05.04 12:50:32)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code e3e3e6b1e5b5b3f0e6e2f3bcb3e0e1e0ebe5b0e4e6)
	(_entity
		(_time 1367697032655)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 33403 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1100110011001000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1100110011001000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 33394 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 33394 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 33394 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 33394 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 33395 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2456          1367697032677 Structure
(_unit VHDL (lut40129 0 33414 (structure 0 33422 ))
	(_version v98)
	(_time 1367697032678 2013.05.04 12:50:32)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code f2f2f7a3f5a4a2e1f7f3e2ada2f1f0f1fbf4a1f5f7)
	(_entity
		(_time 1367697032670)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 33424 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1111111000000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1111111000000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 33415 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 33415 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 33415 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 33415 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 33416 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 9331          1367697032701 Structure
(_unit VHDL (slice_150 0 33435 (structure 0 33469 ))
	(_version v98)
	(_time 1367697032702 2013.05.04 12:50:32)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 0202010453555f140900175b050103010701020501)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697032686)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40128
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 33484 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 33484 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 33484 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 33484 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 33485 (_entity (_out ))))
			)
		)
		(lut40129
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 33488 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 33488 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 33488 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 33488 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 33489 (_entity (_out ))))
			)
		)
	)
	(_instantiation main_PC_15_iv_RNO_0 0 33492 (_component lut40128 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40128)
		)
	)
	(_instantiation main_PC_15_iv_RNO_3 0 33494 (_component lut40129 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40129)
		)
	)
	(_block WireDelay 0 33498 
		(_object
			(_process
				(line__33500(_architecture 0 0 33500 (_procedure_call (_simple)(_target(10))(_sensitivity(0)))))
				(line__33501(_architecture 1 0 33501 (_procedure_call (_simple)(_target(11))(_sensitivity(1)))))
				(line__33502(_architecture 2 0 33502 (_procedure_call (_simple)(_target(12))(_sensitivity(2)))))
				(line__33503(_architecture 3 0 33503 (_procedure_call (_simple)(_target(13))(_sensitivity(3)))))
				(line__33504(_architecture 4 0 33504 (_procedure_call (_simple)(_target(14))(_sensitivity(4)))))
				(line__33505(_architecture 5 0 33505 (_procedure_call (_simple)(_target(15))(_sensitivity(5)))))
				(line__33506(_architecture 6 0 33506 (_procedure_call (_simple)(_target(16))(_sensitivity(6)))))
				(line__33507(_architecture 7 0 33507 (_procedure_call (_simple)(_target(17))(_sensitivity(7)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 33438 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 33439 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 33440 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 33441 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 33441 (_entity (_string \"SLICE_150"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 33443 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 33444 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 33445 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 33446 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 33447 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 33448 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 33449 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 33450 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 33451 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 33452 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 33453 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 33454 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 33455 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 33456 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 33457 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 33458 (_entity (((ns 0))((ns 0))))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 33460 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 33460 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 33460 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 33461 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 33461 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 33461 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 33462 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 33462 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 33462 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 33463 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 33472 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 33473 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 33474 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 33475 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 33476 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 33477 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 33478 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 33479 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 33480 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 33481 (_architecture (_uni ((i 1))))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 33512 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 33513 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 33514 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 33515 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 8 0 33510 (_process (_simple)(_target(8)(9))(_sensitivity(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
	)
	(_model . Structure 9 -1
	)
)
V 000050 55 9331          1367697032741 Structure
(_unit VHDL (slice_151 0 33570 (structure 0 33604 ))
	(_version v98)
	(_time 1367697032742 2013.05.04 12:50:32)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 3131323463666c273a332468363230323432303632)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697032726)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40072
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 33619 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 33619 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 33619 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 33619 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 33620 (_entity (_out ))))
			)
		)
		(lut40123
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 33623 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 33623 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 33623 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 33623 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 33624 (_entity (_out ))))
			)
		)
	)
	(_instantiation main_PC_15_iv_RNO_1 0 33627 (_component lut40072 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40072)
		)
	)
	(_instantiation main_PC_15_iv_RNO_2 0 33629 (_component lut40123 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40123)
		)
	)
	(_block WireDelay 0 33633 
		(_object
			(_process
				(line__33635(_architecture 0 0 33635 (_procedure_call (_simple)(_target(10))(_sensitivity(0)))))
				(line__33636(_architecture 1 0 33636 (_procedure_call (_simple)(_target(11))(_sensitivity(1)))))
				(line__33637(_architecture 2 0 33637 (_procedure_call (_simple)(_target(12))(_sensitivity(2)))))
				(line__33638(_architecture 3 0 33638 (_procedure_call (_simple)(_target(13))(_sensitivity(3)))))
				(line__33639(_architecture 4 0 33639 (_procedure_call (_simple)(_target(14))(_sensitivity(4)))))
				(line__33640(_architecture 5 0 33640 (_procedure_call (_simple)(_target(15))(_sensitivity(5)))))
				(line__33641(_architecture 6 0 33641 (_procedure_call (_simple)(_target(16))(_sensitivity(6)))))
				(line__33642(_architecture 7 0 33642 (_procedure_call (_simple)(_target(17))(_sensitivity(7)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 33573 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 33574 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 33575 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 33576 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 33576 (_entity (_string \"SLICE_151"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 33578 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 33579 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 33580 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 33581 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 33582 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 33583 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 33584 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 33585 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 33586 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 33587 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 33588 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 33589 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 33590 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 33591 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 33592 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 33593 (_entity (((ns 0))((ns 0))))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 33595 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 33595 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 33595 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 33596 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 33596 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 33596 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 33597 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 33597 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 33597 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 33598 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 33607 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 33608 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 33609 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 33610 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 33611 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 33612 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 33613 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 33614 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 33615 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 33616 (_architecture (_uni ((i 1))))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 33647 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 33648 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 33649 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 33650 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 8 0 33645 (_process (_simple)(_target(8)(9))(_sensitivity(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
	)
	(_model . Structure 9 -1
	)
)
V 000050 55 2456          1367697032787 Structure
(_unit VHDL (lut40130 0 33705 (structure 0 33713 ))
	(_version v98)
	(_time 1367697032788 2013.05.04 12:50:32)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 60613361653630736561703f306363636066336765)
	(_entity
		(_time 1367697032780)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 33715 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0000001000000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0000001000000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 33706 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 33706 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 33706 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 33706 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 33707 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2456          1367697032802 Structure
(_unit VHDL (lut40131 0 33726 (structure 0 33734 ))
	(_version v98)
	(_time 1367697032803 2013.05.04 12:50:32)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 6f6e3c6e3c393f7c6a6e7f303f6c6c6c6e693c686a)
	(_entity
		(_time 1367697032795)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 33736 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0000000001000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0000000001000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 33727 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 33727 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 33727 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 33727 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 33728 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 9319          1367697032824 Structure
(_unit VHDL (slice_152 0 33747 (structure 0 33781 ))
	(_version v98)
	(_time 1367697032825 2013.05.04 12:50:32)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 7f7f7c7e7a282269747d6a26787c7e7c7a7c7d787c)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697032815)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40130
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 33796 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 33796 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 33796 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 33796 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 33797 (_entity (_out ))))
			)
		)
		(lut40131
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 33800 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 33800 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 33800 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 33800 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 33801 (_entity (_out ))))
			)
		)
	)
	(_instantiation main_pc184 0 33804 (_component lut40130 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40130)
		)
	)
	(_instantiation un1_pc167_2_a7_2 0 33806 (_component lut40131 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40131)
		)
	)
	(_block WireDelay 0 33810 
		(_object
			(_process
				(line__33812(_architecture 0 0 33812 (_procedure_call (_simple)(_target(10))(_sensitivity(0)))))
				(line__33813(_architecture 1 0 33813 (_procedure_call (_simple)(_target(11))(_sensitivity(1)))))
				(line__33814(_architecture 2 0 33814 (_procedure_call (_simple)(_target(12))(_sensitivity(2)))))
				(line__33815(_architecture 3 0 33815 (_procedure_call (_simple)(_target(13))(_sensitivity(3)))))
				(line__33816(_architecture 4 0 33816 (_procedure_call (_simple)(_target(14))(_sensitivity(4)))))
				(line__33817(_architecture 5 0 33817 (_procedure_call (_simple)(_target(15))(_sensitivity(5)))))
				(line__33818(_architecture 6 0 33818 (_procedure_call (_simple)(_target(16))(_sensitivity(6)))))
				(line__33819(_architecture 7 0 33819 (_procedure_call (_simple)(_target(17))(_sensitivity(7)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 33750 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 33751 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 33752 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 33753 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 33753 (_entity (_string \"SLICE_152"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 33755 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 33756 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 33757 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 33758 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 33759 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 33760 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 33761 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 33762 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 33763 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 33764 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 33765 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 33766 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 33767 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 33768 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 33769 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 33770 (_entity (((ns 0))((ns 0))))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 33772 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 33772 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 33772 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 33773 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 33773 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 33773 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 33774 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 33774 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 33774 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 33775 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 33784 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 33785 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 33786 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 33787 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 33788 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 33789 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 33790 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 33791 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 33792 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 33793 (_architecture (_uni ((i 1))))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 33824 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 33825 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 33826 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 33827 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 8 0 33822 (_process (_simple)(_target(8)(9))(_sensitivity(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
	)
	(_model . Structure 9 -1
	)
)
V 000050 55 2456          1367697032855 Structure
(_unit VHDL (lut40132 0 33882 (structure 0 33890 ))
	(_version v98)
	(_time 1367697032856 2013.05.04 12:50:32)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 9e9fcd90cec8ce8d9b9f8ec1ce9d9d9d9c98cd999b)
	(_entity
		(_time 1367697032848)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 33892 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1100110111001000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1100110111001000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 33883 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 33883 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 33883 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 33883 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 33884 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2456          1367697032873 Structure
(_unit VHDL (lut40133 0 33903 (structure 0 33911 ))
	(_version v98)
	(_time 1367697032874 2013.05.04 12:50:32)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code aeaffdf8fef8febdabafbef1feadadadada8fda9ab)
	(_entity
		(_time 1367697032864)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 33913 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1111111000000100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1111111000000100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 33904 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 33904 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 33904 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 33904 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 33905 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 9342          1367697032902 Structure
(_unit VHDL (slice_153 0 33924 (structure 0 33958 ))
	(_version v98)
	(_time 1367697032903 2013.05.04 12:50:32)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code cdcdce98ca9a90dbc6cfd894cacecccec8cececace)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697032884)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40132
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 33973 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 33973 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 33973 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 33973 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 33974 (_entity (_out ))))
			)
		)
		(lut40133
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 33977 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 33977 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 33977 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 33977 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 33978 (_entity (_out ))))
			)
		)
	)
	(_instantiation main_dPtr_5_cry_0_0_RNO_0 0 33981 (_component lut40132 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40132)
		)
	)
	(_instantiation main_dPtr_5_cry_11_0_RNO 0 33983 (_component lut40133 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40133)
		)
	)
	(_block WireDelay 0 33987 
		(_object
			(_process
				(line__33989(_architecture 0 0 33989 (_procedure_call (_simple)(_target(10))(_sensitivity(0)))))
				(line__33990(_architecture 1 0 33990 (_procedure_call (_simple)(_target(11))(_sensitivity(1)))))
				(line__33991(_architecture 2 0 33991 (_procedure_call (_simple)(_target(12))(_sensitivity(2)))))
				(line__33992(_architecture 3 0 33992 (_procedure_call (_simple)(_target(13))(_sensitivity(3)))))
				(line__33993(_architecture 4 0 33993 (_procedure_call (_simple)(_target(14))(_sensitivity(4)))))
				(line__33994(_architecture 5 0 33994 (_procedure_call (_simple)(_target(15))(_sensitivity(5)))))
				(line__33995(_architecture 6 0 33995 (_procedure_call (_simple)(_target(16))(_sensitivity(6)))))
				(line__33996(_architecture 7 0 33996 (_procedure_call (_simple)(_target(17))(_sensitivity(7)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 33927 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 33928 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 33929 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 33930 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 33930 (_entity (_string \"SLICE_153"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 33932 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 33933 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 33934 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 33935 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 33936 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 33937 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 33938 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 33939 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 33940 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 33941 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 33942 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 33943 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 33944 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 33945 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 33946 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 33947 (_entity (((ns 0))((ns 0))))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 33949 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 33949 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 33949 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 33950 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 33950 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 33950 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 33951 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 33951 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 33951 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 33952 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 33961 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 33962 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 33963 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 33964 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 33965 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 33966 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 33967 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 33968 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 33969 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 33970 (_architecture (_uni ((i 1))))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 34001 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 34002 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 34003 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 34004 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 8 0 33999 (_process (_simple)(_target(8)(9))(_sensitivity(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
	)
	(_model . Structure 9 -1
	)
)
V 000050 55 2456          1367697032932 Structure
(_unit VHDL (lut40134 0 34059 (structure 0 34067 ))
	(_version v98)
	(_time 1367697032933 2013.05.04 12:50:32)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code ecedbfbebababcffe9edfcb3bcefefefe8eabfebe9)
	(_entity
		(_time 1367697032923)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 34069 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1010101010101100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1010101010101100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 34060 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 34060 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 34060 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 34060 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 34061 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 9341          1367697032953 Structure
(_unit VHDL (slice_154 0 34080 (structure 0 34114 ))
	(_version v98)
	(_time 1367697032954 2013.05.04 12:50:32)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code fcfcffacfcaba1eaf7fee9a5fbfffdfff9fff8fbff)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697032942)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40121
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 34129 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 34129 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 34129 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 34129 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 34130 (_entity (_out ))))
			)
		)
		(lut40134
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 34133 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 34133 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 34133 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 34133 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 34134 (_entity (_out ))))
			)
		)
	)
	(_instantiation main_dPtr_5_cry_1_0_RNO 0 34137 (_component lut40121 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40121)
		)
	)
	(_instantiation main_dPtr_5_cry_9_0_RNO_0 0 34139 (_component lut40134 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40134)
		)
	)
	(_block WireDelay 0 34143 
		(_object
			(_process
				(line__34145(_architecture 0 0 34145 (_procedure_call (_simple)(_target(10))(_sensitivity(0)))))
				(line__34146(_architecture 1 0 34146 (_procedure_call (_simple)(_target(11))(_sensitivity(1)))))
				(line__34147(_architecture 2 0 34147 (_procedure_call (_simple)(_target(12))(_sensitivity(2)))))
				(line__34148(_architecture 3 0 34148 (_procedure_call (_simple)(_target(13))(_sensitivity(3)))))
				(line__34149(_architecture 4 0 34149 (_procedure_call (_simple)(_target(14))(_sensitivity(4)))))
				(line__34150(_architecture 5 0 34150 (_procedure_call (_simple)(_target(15))(_sensitivity(5)))))
				(line__34151(_architecture 6 0 34151 (_procedure_call (_simple)(_target(16))(_sensitivity(6)))))
				(line__34152(_architecture 7 0 34152 (_procedure_call (_simple)(_target(17))(_sensitivity(7)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 34083 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 34084 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 34085 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 34086 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 34086 (_entity (_string \"SLICE_154"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 34088 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 34089 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 34090 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 34091 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 34092 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 34093 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 34094 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 34095 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 34096 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 34097 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 34098 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 34099 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 34100 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 34101 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 34102 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 34103 (_entity (((ns 0))((ns 0))))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 34105 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 34105 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 34105 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 34106 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 34106 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 34106 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 34107 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 34107 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 34107 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 34108 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 34117 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 34118 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 34119 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 34120 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 34121 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 34122 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 34123 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 34124 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 34125 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 34126 (_architecture (_uni ((i 1))))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 34157 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 34158 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 34159 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 34160 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 8 0 34155 (_process (_simple)(_target(8)(9))(_sensitivity(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
	)
	(_model . Structure 9 -1
	)
)
V 000050 55 2456          1367697032985 Structure
(_unit VHDL (lut40135 0 34215 (structure 0 34223 ))
	(_version v98)
	(_time 1367697032986 2013.05.04 12:50:32)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 1b1a491d4c4d4b081e1a0b444b1818181e1d481c1e)
	(_entity
		(_time 1367697032976)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 34225 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1111000111100000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1111000111100000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 34216 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 34216 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 34216 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 34216 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 34217 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2456          1367697033004 Structure
(_unit VHDL (lut40136 0 34236 (structure 0 34244 ))
	(_version v98)
	(_time 1367697033005 2013.05.04 12:50:33)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 3a3b683e6e6c6a293f3b2a656a3939393c3c693d3f)
	(_entity
		(_time 1367697032995)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 34246 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1111000011100100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1111000011100100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 34237 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 34237 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 34237 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 34237 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 34238 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 9341          1367697033028 Structure
(_unit VHDL (slice_155 0 34257 (structure 0 34291 ))
	(_version v98)
	(_time 1367697033029 2013.05.04 12:50:33)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 4a4a4848481d175c41485f134d494b494f494f4d49)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697033014)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40135
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 34306 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 34306 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 34306 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 34306 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 34307 (_entity (_out ))))
			)
		)
		(lut40136
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 34310 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 34310 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 34310 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 34310 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 34311 (_entity (_out ))))
			)
		)
	)
	(_instantiation main_dPtr_5_cry_1_0_RNO_0 0 34314 (_component lut40135 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40135)
		)
	)
	(_instantiation main_dPtr_5_cry_9_0_RNO 0 34316 (_component lut40136 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40136)
		)
	)
	(_block WireDelay 0 34320 
		(_object
			(_process
				(line__34322(_architecture 0 0 34322 (_procedure_call (_simple)(_target(10))(_sensitivity(0)))))
				(line__34323(_architecture 1 0 34323 (_procedure_call (_simple)(_target(11))(_sensitivity(1)))))
				(line__34324(_architecture 2 0 34324 (_procedure_call (_simple)(_target(12))(_sensitivity(2)))))
				(line__34325(_architecture 3 0 34325 (_procedure_call (_simple)(_target(13))(_sensitivity(3)))))
				(line__34326(_architecture 4 0 34326 (_procedure_call (_simple)(_target(14))(_sensitivity(4)))))
				(line__34327(_architecture 5 0 34327 (_procedure_call (_simple)(_target(15))(_sensitivity(5)))))
				(line__34328(_architecture 6 0 34328 (_procedure_call (_simple)(_target(16))(_sensitivity(6)))))
				(line__34329(_architecture 7 0 34329 (_procedure_call (_simple)(_target(17))(_sensitivity(7)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 34260 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 34261 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 34262 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 34263 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 34263 (_entity (_string \"SLICE_155"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 34265 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 34266 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 34267 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 34268 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 34269 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 34270 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 34271 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 34272 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 34273 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 34274 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 34275 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 34276 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 34277 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 34278 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 34279 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 34280 (_entity (((ns 0))((ns 0))))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 34282 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 34282 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 34282 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 34283 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 34283 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 34283 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 34284 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 34284 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 34284 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 34285 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 34294 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 34295 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 34296 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 34297 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 34298 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 34299 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 34300 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 34301 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 34302 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 34303 (_architecture (_uni ((i 1))))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 34334 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 34335 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 34336 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 34337 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 8 0 34332 (_process (_simple)(_target(8)(9))(_sensitivity(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
	)
	(_model . Structure 9 -1
	)
)
V 000050 55 8873          1367697033069 Structure
(_unit VHDL (slice_156 0 34392 (structure 0 34426 ))
	(_version v98)
	(_time 1367697033070 2013.05.04 12:50:33)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 78787a79232f256e737e6d217f7b797b7d7b7e7f7b)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697033055)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40121
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 34441 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 34441 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 34441 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 34441 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 34442 (_entity (_out ))))
			)
		)
	)
	(_instantiation main_dPtr_5_cry_3_0_RNO 0 34445 (_component lut40121 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40121)
		)
	)
	(_instantiation main_dPtr_5_cry_7_0_RNO_0 0 34447 (_component lut40121 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40121)
		)
	)
	(_block WireDelay 0 34451 
		(_object
			(_process
				(line__34453(_architecture 0 0 34453 (_procedure_call (_simple)(_target(10))(_sensitivity(0)))))
				(line__34454(_architecture 1 0 34454 (_procedure_call (_simple)(_target(11))(_sensitivity(1)))))
				(line__34455(_architecture 2 0 34455 (_procedure_call (_simple)(_target(12))(_sensitivity(2)))))
				(line__34456(_architecture 3 0 34456 (_procedure_call (_simple)(_target(13))(_sensitivity(3)))))
				(line__34457(_architecture 4 0 34457 (_procedure_call (_simple)(_target(14))(_sensitivity(4)))))
				(line__34458(_architecture 5 0 34458 (_procedure_call (_simple)(_target(15))(_sensitivity(5)))))
				(line__34459(_architecture 6 0 34459 (_procedure_call (_simple)(_target(16))(_sensitivity(6)))))
				(line__34460(_architecture 7 0 34460 (_procedure_call (_simple)(_target(17))(_sensitivity(7)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 34395 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 34396 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 34397 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 34398 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 34398 (_entity (_string \"SLICE_156"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 34400 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 34401 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 34402 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 34403 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 34404 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 34405 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 34406 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 34407 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 34408 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 34409 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 34410 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 34411 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 34412 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 34413 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 34414 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 34415 (_entity (((ns 0))((ns 0))))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 34417 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 34417 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 34417 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 34418 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 34418 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 34418 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 34419 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 34419 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 34419 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 34420 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 34429 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 34430 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 34431 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 34432 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 34433 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 34434 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 34435 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 34436 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 34437 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 34438 (_architecture (_uni ((i 1))))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 34465 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 34466 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 34467 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 34468 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 8 0 34463 (_process (_simple)(_target(8)(9))(_sensitivity(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
	)
	(_model . Structure 9 -1
	)
)
V 000050 55 9341          1367697033107 Structure
(_unit VHDL (slice_157 0 34523 (structure 0 34557 ))
	(_version v98)
	(_time 1367697033108 2013.05.04 12:50:33)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 98989a97c3cfc58e939a8dc19f9b999b9d9b9f9f9b)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697033098)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40136
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 34576 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 34576 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 34576 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 34576 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 34577 (_entity (_out ))))
			)
		)
		(lut40068
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 34572 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 34572 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 34572 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 34572 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 34573 (_entity (_out ))))
			)
		)
	)
	(_instantiation main_dPtr_5_cry_3_0_RNO_0 0 34580 (_component lut40136 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40136)
		)
	)
	(_instantiation main_dPtr_5_cry_7_0_RNO 0 34582 (_component lut40068 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40068)
		)
	)
	(_block WireDelay 0 34586 
		(_object
			(_process
				(line__34588(_architecture 0 0 34588 (_procedure_call (_simple)(_target(10))(_sensitivity(0)))))
				(line__34589(_architecture 1 0 34589 (_procedure_call (_simple)(_target(11))(_sensitivity(1)))))
				(line__34590(_architecture 2 0 34590 (_procedure_call (_simple)(_target(12))(_sensitivity(2)))))
				(line__34591(_architecture 3 0 34591 (_procedure_call (_simple)(_target(13))(_sensitivity(3)))))
				(line__34592(_architecture 4 0 34592 (_procedure_call (_simple)(_target(14))(_sensitivity(4)))))
				(line__34593(_architecture 5 0 34593 (_procedure_call (_simple)(_target(15))(_sensitivity(5)))))
				(line__34594(_architecture 6 0 34594 (_procedure_call (_simple)(_target(16))(_sensitivity(6)))))
				(line__34595(_architecture 7 0 34595 (_procedure_call (_simple)(_target(17))(_sensitivity(7)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 34526 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 34527 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 34528 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 34529 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 34529 (_entity (_string \"SLICE_157"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 34531 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 34532 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 34533 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 34534 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 34535 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 34536 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 34537 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 34538 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 34539 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 34540 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 34541 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 34542 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 34543 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 34544 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 34545 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 34546 (_entity (((ns 0))((ns 0))))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 34548 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 34548 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 34548 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 34549 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 34549 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 34549 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 34550 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 34550 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 34550 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 34551 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 34560 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 34561 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 34562 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 34563 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 34564 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 34565 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 34566 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 34567 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 34568 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 34569 (_architecture (_uni ((i 1))))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 34600 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 34601 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 34602 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 34603 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 8 0 34598 (_process (_simple)(_target(8)(9))(_sensitivity(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
	)
	(_model . Structure 9 -1
	)
)
V 000050 55 2456          1367697033141 Structure
(_unit VHDL (lut40137 0 34658 (structure 0 34666 ))
	(_version v98)
	(_time 1367697033142 2013.05.04 12:50:33)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code b7b6e5e2b5e1e7a4b2b6a7e8e7b4b4b4b0b1e4b0b2)
	(_entity
		(_time 1367697033133)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 34668 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1010101010101100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1010101010101100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 34659 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 34659 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 34659 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 34659 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 34660 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 9341          1367697033162 Structure
(_unit VHDL (slice_158 0 34679 (structure 0 34713 ))
	(_version v98)
	(_time 1367697033163 2013.05.04 12:50:33)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code d6d6d48483818bc0ddd4c38fd1d5d7d5d3d5ded1d5)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697033152)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40137
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 34732 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 34732 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 34732 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 34732 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 34733 (_entity (_out ))))
			)
		)
		(lut40121
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 34728 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 34728 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 34728 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 34728 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 34729 (_entity (_out ))))
			)
		)
	)
	(_instantiation main_dPtr_5_cry_5_0_RNO 0 34736 (_component lut40137 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40137)
		)
	)
	(_instantiation main_dPtr_5_cry_5_0_RNO_0 0 34738 (_component lut40121 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40121)
		)
	)
	(_block WireDelay 0 34742 
		(_object
			(_process
				(line__34744(_architecture 0 0 34744 (_procedure_call (_simple)(_target(10))(_sensitivity(0)))))
				(line__34745(_architecture 1 0 34745 (_procedure_call (_simple)(_target(11))(_sensitivity(1)))))
				(line__34746(_architecture 2 0 34746 (_procedure_call (_simple)(_target(12))(_sensitivity(2)))))
				(line__34747(_architecture 3 0 34747 (_procedure_call (_simple)(_target(13))(_sensitivity(3)))))
				(line__34748(_architecture 4 0 34748 (_procedure_call (_simple)(_target(14))(_sensitivity(4)))))
				(line__34749(_architecture 5 0 34749 (_procedure_call (_simple)(_target(15))(_sensitivity(5)))))
				(line__34750(_architecture 6 0 34750 (_procedure_call (_simple)(_target(16))(_sensitivity(6)))))
				(line__34751(_architecture 7 0 34751 (_procedure_call (_simple)(_target(17))(_sensitivity(7)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 34682 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 34683 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 34684 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 34685 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 34685 (_entity (_string \"SLICE_158"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 34687 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 34688 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 34689 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 34690 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 34691 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 34692 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 34693 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 34694 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 34695 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 34696 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 34697 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 34698 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 34699 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 34700 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 34701 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 34702 (_entity (((ns 0))((ns 0))))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 34704 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 34704 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 34704 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 34705 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 34705 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 34705 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 34706 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 34706 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 34706 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 34707 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 34716 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 34717 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 34718 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 34719 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 34720 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 34721 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 34722 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 34723 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 34724 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 34725 (_architecture (_uni ((i 1))))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 34756 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 34757 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 34758 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 34759 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 8 0 34754 (_process (_simple)(_target(8)(9))(_sensitivity(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
	)
	(_model . Structure 9 -1
	)
)
V 000050 55 2456          1367697033192 Structure
(_unit VHDL (lut40138 0 34814 (structure 0 34822 ))
	(_version v98)
	(_time 1367697033193 2013.05.04 12:50:33)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code f5f4a7a4f5a3a5e6f0f4e5aaa5f6f6f6fdf3a6f2f0)
	(_entity
		(_time 1367697033185)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 34824 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0000000010110101"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0000000010110101"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 34815 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 34815 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 34815 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 34815 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 34816 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2456          1367697033209 Structure
(_unit VHDL (lut40139 0 34835 (structure 0 34843 ))
	(_version v98)
	(_time 1367697033210 2013.05.04 12:50:33)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 05045402055355160004155a550606060c03560200)
	(_entity
		(_time 1367697033203)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 34845 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1111111111111010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1111111111111010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 34836 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 34836 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 34836 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 34836 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 34837 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 9113          1367697033228 Structure
(_unit VHDL (slice_159 0 34856 (structure 0 34887 ))
	(_version v98)
	(_time 1367697033229 2013.05.04 12:50:33)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 14141513434349021f10014d1317151711171d1317)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697033218)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40138
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 34905 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 34905 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 34905 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 34905 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 34906 (_entity (_out ))))
			)
		)
		(lut40139
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 34909 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 34909 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 34909 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 34909 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 34910 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 34902 (_entity (_out ))))
			)
		)
	)
	(_instantiation un1_pc167_2_1_0 0 34913 (_component lut40138 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40138)
		)
	)
	(_instantiation main_dPtr_5_s_19_0_RNO 0 34915 (_component lut40139 )
		(_port
			((A)(A0_ipd))
			((B)(GNDI))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40139)
		)
	)
	(_instantiation DRIVEGND 0 34917 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 34921 
		(_object
			(_process
				(line__34923(_architecture 0 0 34923 (_procedure_call (_simple)(_target(9))(_sensitivity(0)))))
				(line__34924(_architecture 1 0 34924 (_procedure_call (_simple)(_target(10))(_sensitivity(1)))))
				(line__34925(_architecture 2 0 34925 (_procedure_call (_simple)(_target(11))(_sensitivity(2)))))
				(line__34926(_architecture 3 0 34926 (_procedure_call (_simple)(_target(12))(_sensitivity(3)))))
				(line__34927(_architecture 4 0 34927 (_procedure_call (_simple)(_target(13))(_sensitivity(4)))))
				(line__34928(_architecture 5 0 34928 (_procedure_call (_simple)(_target(14))(_sensitivity(5)))))
				(line__34929(_architecture 6 0 34929 (_procedure_call (_simple)(_target(15))(_sensitivity(6)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 34859 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 34860 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 34861 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 34862 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 34862 (_entity (_string \"SLICE_159"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 34864 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 34865 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 34866 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 34867 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 34868 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 34869 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 34870 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 34871 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 34872 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 34873 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 34874 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 34875 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 34876 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 34877 (_entity (((ns 0))((ns 0))))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 34879 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 34879 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 34879 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 34880 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 34880 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 34880 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 34881 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 34881 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 34881 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 34890 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 34891 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 34892 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 34893 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 34894 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 34895 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 34896 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 34897 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 34898 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 34900 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 34934 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 34935 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 34936 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 34937 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 7 0 34932 (_process (_simple)(_target(7)(8))(_sensitivity(9)(10)(11)(12)(13)(14)(15)(16)(17))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
	)
	(_model . Structure 8 -1
	)
)
V 000050 55 2456          1367697033253 Structure
(_unit VHDL (lut40140 0 34989 (structure 0 34997 ))
	(_version v98)
	(_time 1367697033254 2013.05.04 12:50:33)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 34356530356264273135246b643730373432673331)
	(_entity
		(_time 1367697033247)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 34999 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1111111111111100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1111111111111100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 34990 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 34990 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 34990 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 34990 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 34991 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2456          1367697033267 Structure
(_unit VHDL (lut40141 0 35010 (structure 0 35018 ))
	(_version v98)
	(_time 1367697033268 2013.05.04 12:50:33)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 34356530356264273135246b643730373532673331)
	(_entity
		(_time 1367697033261)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 35020 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1110111011101110"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1110111011101110"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 35011 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 35011 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 35011 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 35011 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 35012 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 7990          1367697033288 Structure
(_unit VHDL (slice_160 0 35031 (structure 0 35058 ))
	(_version v98)
	(_time 1367697033289 2013.05.04 12:50:33)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 5353525003040e455751460a545052505550535450)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697033280)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40140
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 35074 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 35074 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 35074 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 35074 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 35075 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 35071 (_entity (_out ))))
			)
		)
		(lut40141
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 35078 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 35078 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 35078 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 35078 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 35079 (_entity (_out ))))
			)
		)
	)
	(_instantiation un1_pc186_1_1 0 35082 (_component lut40140 )
		(_port
			((A)(GNDI))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40140)
		)
	)
	(_instantiation DRIVEGND 0 35084 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation un1_pc167_1_1 0 35086 (_component lut40141 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_entity . lut40141)
		)
	)
	(_block WireDelay 0 35090 
		(_object
			(_process
				(line__35092(_architecture 0 0 35092 (_procedure_call (_simple)(_target(7))(_sensitivity(0)))))
				(line__35093(_architecture 1 0 35093 (_procedure_call (_simple)(_target(8))(_sensitivity(1)))))
				(line__35094(_architecture 2 0 35094 (_procedure_call (_simple)(_target(9))(_sensitivity(2)))))
				(line__35095(_architecture 3 0 35095 (_procedure_call (_simple)(_target(10))(_sensitivity(3)))))
				(line__35096(_architecture 4 0 35096 (_procedure_call (_simple)(_target(11))(_sensitivity(4)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 35034 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 35035 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 35036 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 35037 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 35037 (_entity (_string \"SLICE_160"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 35039 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 35040 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 35041 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 35042 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 35043 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 35044 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 35045 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 35046 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 35047 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 35048 (_entity (((ns 0))((ns 0))))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 35050 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 35050 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 35050 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 35051 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 35051 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 35051 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 35052 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 35061 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 35062 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 35063 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 35064 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 35065 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 35066 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 35067 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 35069 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 35101 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 35102 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 35103 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 35104 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 5 0 35099 (_process (_simple)(_target(5)(6))(_sensitivity(7)(8)(9)(10)(11)(12)(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
	)
	(_model . Structure 6 -1
	)
)
V 000050 55 2456          1367697033309 Structure
(_unit VHDL (lut40142 0 35150 (structure 0 35158 ))
	(_version v98)
	(_time 1367697033310 2013.05.04 12:50:33)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 62633363653432716763723d326166616064316567)
	(_entity
		(_time 1367697033303)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 35160 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0111111111111111"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0111111111111111"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 35151 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 35151 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 35151 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 35151 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 35152 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 9325          1367697033327 Structure
(_unit VHDL (slice_161 0 35171 (structure 0 35205 ))
	(_version v98)
	(_time 1367697033328 2013.05.04 12:50:33)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 7272737323252f647970672b757173717471737571)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697033318)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40018
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 35220 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 35220 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 35220 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 35220 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 35221 (_entity (_out ))))
			)
		)
		(lut40142
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 35224 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 35224 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 35224 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 35224 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 35225 (_entity (_out ))))
			)
		)
	)
	(_instantiation main_un1_C3_22_8 0 35228 (_component lut40018 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40018)
		)
	)
	(_instantiation main_un1_C3_22_1 0 35230 (_component lut40142 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40142)
		)
	)
	(_block WireDelay 0 35234 
		(_object
			(_process
				(line__35236(_architecture 0 0 35236 (_procedure_call (_simple)(_target(10))(_sensitivity(0)))))
				(line__35237(_architecture 1 0 35237 (_procedure_call (_simple)(_target(11))(_sensitivity(1)))))
				(line__35238(_architecture 2 0 35238 (_procedure_call (_simple)(_target(12))(_sensitivity(2)))))
				(line__35239(_architecture 3 0 35239 (_procedure_call (_simple)(_target(13))(_sensitivity(3)))))
				(line__35240(_architecture 4 0 35240 (_procedure_call (_simple)(_target(14))(_sensitivity(4)))))
				(line__35241(_architecture 5 0 35241 (_procedure_call (_simple)(_target(15))(_sensitivity(5)))))
				(line__35242(_architecture 6 0 35242 (_procedure_call (_simple)(_target(16))(_sensitivity(6)))))
				(line__35243(_architecture 7 0 35243 (_procedure_call (_simple)(_target(17))(_sensitivity(7)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 35174 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 35175 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 35176 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 35177 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 35177 (_entity (_string \"SLICE_161"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 35179 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 35180 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 35181 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 35182 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 35183 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 35184 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 35185 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 35186 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 35187 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 35188 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 35189 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 35190 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 35191 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 35192 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 35193 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 35194 (_entity (((ns 0))((ns 0))))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 35196 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 35196 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 35196 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 35197 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 35197 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 35197 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 35198 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 35198 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 35198 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 35199 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 35208 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 35209 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 35210 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 35211 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 35212 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 35213 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 35214 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 35215 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 35216 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 35217 (_architecture (_uni ((i 1))))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 35248 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 35249 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 35250 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 35251 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 8 0 35246 (_process (_simple)(_target(8)(9))(_sensitivity(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
	)
	(_model . Structure 9 -1
	)
)
V 000050 55 2456          1367697033352 Structure
(_unit VHDL (lut40143 0 35306 (structure 0 35314 ))
	(_version v98)
	(_time 1367697033353 2013.05.04 12:50:33)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 9190c09f95c7c182949081cec19295929297c29694)
	(_entity
		(_time 1367697033345)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 35316 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1111111100110011"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1111111100110011"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 35307 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 35307 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 35307 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 35307 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 35308 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 8547          1367697033369 Structure
(_unit VHDL (slice_162 0 35327 (structure 0 35356 ))
	(_version v98)
	(_time 1367697033370 2013.05.04 12:50:33)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code a1a1a0f6f3f6fcb7a5f5b4f8a6a2a0a2a7a2a3a6a2)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697033360)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40143
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 35377 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 35377 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 35377 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 35377 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 35378 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 35370 (_entity (_out ))))
			)
		)
		(lut40018
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 35373 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 35373 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 35373 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 35373 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 35374 (_entity (_out ))))
			)
		)
	)
	(_instantiation main_un1_pc85 0 35381 (_component lut40143 )
		(_port
			((A)(GNDI))
			((B)(B1_ipd))
			((C)(GNDI))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40143)
		)
	)
	(_instantiation DRIVEGND 0 35383 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation main_un1_C1_16 0 35385 (_component lut40018 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40018)
		)
	)
	(_block WireDelay 0 35389 
		(_object
			(_process
				(line__35391(_architecture 0 0 35391 (_procedure_call (_simple)(_target(8))(_sensitivity(0)))))
				(line__35392(_architecture 1 0 35392 (_procedure_call (_simple)(_target(9))(_sensitivity(1)))))
				(line__35393(_architecture 2 0 35393 (_procedure_call (_simple)(_target(10))(_sensitivity(2)))))
				(line__35394(_architecture 3 0 35394 (_procedure_call (_simple)(_target(11))(_sensitivity(3)))))
				(line__35395(_architecture 4 0 35395 (_procedure_call (_simple)(_target(12))(_sensitivity(4)))))
				(line__35396(_architecture 5 0 35396 (_procedure_call (_simple)(_target(13))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 35330 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 35331 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 35332 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 35333 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 35333 (_entity (_string \"SLICE_162"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 35335 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 35336 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 35337 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 35338 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 35339 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 35340 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 35341 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 35342 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 35343 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 35344 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 35345 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 35346 (_entity (((ns 0))((ns 0))))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 35348 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 35348 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 35348 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 35349 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 35349 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 35349 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 35350 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 35350 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 35359 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 35360 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 35361 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 35362 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 35363 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 35364 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 35365 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 35366 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 35368 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 35401 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 35402 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 35403 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 35404 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 6 0 35399 (_process (_simple)(_target(6)(7))(_sensitivity(8)(9)(10)(11)(12)(13)(14)(15))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
	)
	(_model . Structure 7 -1
	)
)
V 000050 55 9321          1367697033396 Structure
(_unit VHDL (slice_163 0 35453 (structure 0 35487 ))
	(_version v98)
	(_time 1367697033397 2013.05.04 12:50:33)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code c0c0c19593979dd6cbc2d599c7c3c1c3c6c3c3c7c3)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697033384)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40101
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 35506 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 35506 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 35506 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 35506 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 35507 (_entity (_out ))))
			)
		)
		(lut40015
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 35502 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 35502 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 35502 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 35502 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 35503 (_entity (_out ))))
			)
		)
	)
	(_instantiation main_un1_C1_13 0 35510 (_component lut40101 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40101)
		)
	)
	(_instantiation main_un1_C1_14 0 35512 (_component lut40015 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40015)
		)
	)
	(_block WireDelay 0 35516 
		(_object
			(_process
				(line__35518(_architecture 0 0 35518 (_procedure_call (_simple)(_target(10))(_sensitivity(0)))))
				(line__35519(_architecture 1 0 35519 (_procedure_call (_simple)(_target(11))(_sensitivity(1)))))
				(line__35520(_architecture 2 0 35520 (_procedure_call (_simple)(_target(12))(_sensitivity(2)))))
				(line__35521(_architecture 3 0 35521 (_procedure_call (_simple)(_target(13))(_sensitivity(3)))))
				(line__35522(_architecture 4 0 35522 (_procedure_call (_simple)(_target(14))(_sensitivity(4)))))
				(line__35523(_architecture 5 0 35523 (_procedure_call (_simple)(_target(15))(_sensitivity(5)))))
				(line__35524(_architecture 6 0 35524 (_procedure_call (_simple)(_target(16))(_sensitivity(6)))))
				(line__35525(_architecture 7 0 35525 (_procedure_call (_simple)(_target(17))(_sensitivity(7)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 35456 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 35457 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 35458 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 35459 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 35459 (_entity (_string \"SLICE_163"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 35461 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 35462 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 35463 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 35464 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 35465 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 35466 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 35467 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 35468 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 35469 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 35470 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 35471 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 35472 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 35473 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 35474 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 35475 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 35476 (_entity (((ns 0))((ns 0))))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 35478 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 35478 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 35478 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 35479 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 35479 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 35479 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 35480 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 35480 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 35480 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 35481 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 35490 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 35491 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 35492 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 35493 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 35494 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 35495 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 35496 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 35497 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 35498 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 35499 (_architecture (_uni ((i 1))))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 35530 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 35531 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 35532 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 35533 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 8 0 35528 (_process (_simple)(_target(8)(9))(_sensitivity(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
	)
	(_model . Structure 9 -1
	)
)
V 000050 55 9321          1367697033426 Structure
(_unit VHDL (slice_164 0 35588 (structure 0 35622 ))
	(_version v98)
	(_time 1367697033427 2013.05.04 12:50:33)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code dfdfde8dda8882c9d4ddca86d8dcdedcd9dcdbd8dc)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697033417)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40057
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 35637 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 35637 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 35637 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 35637 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 35638 (_entity (_out ))))
			)
		)
		(lut40108
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 35641 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 35641 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 35641 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 35641 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 35642 (_entity (_out ))))
			)
		)
	)
	(_instantiation main_un1_C2_13 0 35645 (_component lut40057 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40057)
		)
	)
	(_instantiation main_un1_C2_14 0 35647 (_component lut40108 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40108)
		)
	)
	(_block WireDelay 0 35651 
		(_object
			(_process
				(line__35653(_architecture 0 0 35653 (_procedure_call (_simple)(_target(10))(_sensitivity(0)))))
				(line__35654(_architecture 1 0 35654 (_procedure_call (_simple)(_target(11))(_sensitivity(1)))))
				(line__35655(_architecture 2 0 35655 (_procedure_call (_simple)(_target(12))(_sensitivity(2)))))
				(line__35656(_architecture 3 0 35656 (_procedure_call (_simple)(_target(13))(_sensitivity(3)))))
				(line__35657(_architecture 4 0 35657 (_procedure_call (_simple)(_target(14))(_sensitivity(4)))))
				(line__35658(_architecture 5 0 35658 (_procedure_call (_simple)(_target(15))(_sensitivity(5)))))
				(line__35659(_architecture 6 0 35659 (_procedure_call (_simple)(_target(16))(_sensitivity(6)))))
				(line__35660(_architecture 7 0 35660 (_procedure_call (_simple)(_target(17))(_sensitivity(7)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 35591 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 35592 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 35593 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 35594 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 35594 (_entity (_string \"SLICE_164"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 35596 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 35597 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 35598 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 35599 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 35600 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 35601 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 35602 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 35603 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 35604 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 35605 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 35606 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 35607 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 35608 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 35609 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 35610 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 35611 (_entity (((ns 0))((ns 0))))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 35613 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 35613 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 35613 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 35614 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 35614 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 35614 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 35615 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 35615 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 35615 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 35616 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 35625 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 35626 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 35627 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 35628 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 35629 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 35630 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 35631 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 35632 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 35633 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 35634 (_architecture (_uni ((i 1))))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 35665 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 35666 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 35667 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 35668 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 8 0 35663 (_process (_simple)(_target(8)(9))(_sensitivity(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
	)
	(_model . Structure 9 -1
	)
)
V 000050 55 2456          1367697033451 Structure
(_unit VHDL (lut40144 0 35723 (structure 0 35731 ))
	(_version v98)
	(_time 1367697033452 2013.05.04 12:50:33)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code efeebebdbcb9bffceaeeffb0bfecebecebe9bce8ea)
	(_entity
		(_time 1367697033446)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 35733 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0000000000000001"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0000000000000001"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 35724 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 35724 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 35724 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 35724 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 35725 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2456          1367697033464 Structure
(_unit VHDL (lut40145 0 35744 (structure 0 35752 ))
	(_version v98)
	(_time 1367697033465 2013.05.04 12:50:33)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code feffafafaea8aeedfbffeea1aefdfafdfbf8adf9fb)
	(_entity
		(_time 1367697033459)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 35754 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0000000000000001"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0000000000000001"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 35745 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 35745 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 35745 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 35745 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 35746 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 18858         1367697033489 Structure
(_unit VHDL (slice_165 0 35765 (structure 0 35820 ))
	(_version v98)
	(_time 1367697033490 2013.05.04 12:50:33)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 1e1e1e19184943081d19191d58414e1d181d1b191d184d)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697033472)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40144
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 35858 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 35858 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 35858 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 35858 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 35859 (_entity (_out ))))
			)
		)
		(lut40145
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 35862 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 35862 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 35862 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 35862 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 35863 (_entity (_out ))))
			)
		)
		(vmuxregsre0014
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 35853 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 35853 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 35853 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 35854 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 35854 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 35854 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 35855 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 35847 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 35850 (_entity (_out ))))
			)
		)
	)
	(_instantiation iROM_main_un1_dout165_1_a2_5 0 35866 (_component lut40144 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40144)
		)
	)
	(_instantiation iROM_main_un1_dout165_1_a2_6 0 35868 (_component lut40145 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40145)
		)
	)
	(_instantiation JMPREG1_6 0 35870 (_component vmuxregsre0014 )
		(_port
			((D0)(M1_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0014)
		)
	)
	(_instantiation DRIVEVCC 0 35873 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 35875 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation JMPREG1_5 0 35877 (_component vmuxregsre0014 )
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0014)
		)
	)
	(_block WireDelay 0 35882 
		(_object
			(_process
				(line__35884(_architecture 0 0 35884 (_procedure_call (_simple)(_target(16))(_sensitivity(0)))))
				(line__35885(_architecture 1 0 35885 (_procedure_call (_simple)(_target(17))(_sensitivity(1)))))
				(line__35886(_architecture 2 0 35886 (_procedure_call (_simple)(_target(18))(_sensitivity(2)))))
				(line__35887(_architecture 3 0 35887 (_procedure_call (_simple)(_target(19))(_sensitivity(3)))))
				(line__35888(_architecture 4 0 35888 (_procedure_call (_simple)(_target(20))(_sensitivity(4)))))
				(line__35889(_architecture 5 0 35889 (_procedure_call (_simple)(_target(21))(_sensitivity(5)))))
				(line__35890(_architecture 6 0 35890 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__35891(_architecture 7 0 35891 (_procedure_call (_simple)(_target(23))(_sensitivity(7)))))
				(line__35892(_architecture 8 0 35892 (_procedure_call (_simple)(_target(24))(_sensitivity(8)))))
				(line__35893(_architecture 9 0 35893 (_procedure_call (_simple)(_target(26))(_sensitivity(9)))))
				(line__35894(_architecture 10 0 35894 (_procedure_call (_simple)(_target(28))(_sensitivity(10)))))
				(line__35895(_architecture 11 0 35895 (_procedure_call (_simple)(_target(30))(_sensitivity(11)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 35899 
		(_object
			(_process
				(line__35901(_architecture 12 0 35901 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
				(line__35902(_architecture 13 0 35902 (_procedure_call (_simple)(_target(27))(_sensitivity(26)))))
				(line__35903(_architecture 14 0 35903 (_procedure_call (_simple)(_target(29))(_sensitivity(28)))))
				(line__35904(_architecture 15 0 35904 (_procedure_call (_simple)(_target(31))(_sensitivity(30)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 35768 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 35769 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 35770 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 35771 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 35771 (_entity (_string \"SLICE_165"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 35773 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 35774 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 35775 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 35776 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 35777 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 35778 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 35779 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 35780 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_M1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 35781 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_M0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 35782 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 35783 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 35784 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 35785 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 35786 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 35787 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 35788 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 35789 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 35790 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 35791 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 35792 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 35793 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 35794 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 35795 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_M1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 35796 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_M1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 35797 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_M1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 35798 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_M0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 35799 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_M0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 35800 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_M0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 35801 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 35802 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 35803 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 35804 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 35805 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 35806 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 35807 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 35809 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 35809 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 35809 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 35810 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 35810 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 35810 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 35811 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 35811 (_entity (_in ))))
		(_port (_internal M1 ~extieee.std_logic_1164.STD_LOGIC 0 35811 (_entity (_in ))))
		(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 35812 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 35812 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 35812 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 35813 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 35813 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 35813 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 35814 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 35823 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 35824 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 35825 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 35826 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 35827 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 35828 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 35829 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 35830 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal M1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 35831 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal M1_dly ~extieee.std_logic_1164.STD_LOGIC 0 35832 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal M0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 35833 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal M0_dly ~extieee.std_logic_1164.STD_LOGIC 0 35834 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 35835 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 35836 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 35837 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 35838 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 35839 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 35840 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 35841 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 35842 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 35844 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 35845 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 35910 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 35911 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 35912 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 35913 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 35914 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 35915 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 35916 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 35917 (_process 0 )))
		(_variable (_internal tviol_M1_CLK ~extieee.std_logic_1164.X01 0 35919 (_process 0 ((i 2)))))
		(_variable (_internal M1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 35920 (_process 0 )))
		(_variable (_internal tviol_M0_CLK ~extieee.std_logic_1164.X01 0 35921 (_process 0 ((i 2)))))
		(_variable (_internal M0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 35922 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 35923 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 35924 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 35925 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 35926 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 16 0 35907 (_process (_simple)(_target(12)(13)(14)(15))(_sensitivity(16)(17)(18)(19)(20)(21)(22)(23)(25)(27)(29)(31)(32)(33)(34)(35))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(12621 )
		(4934723 )
		(12365 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
	)
	(_model . Structure 17 -1
	)
)
V 000050 55 2456          1367697033510 Structure
(_unit VHDL (lut40146 0 36062 (structure 0 36070 ))
	(_version v98)
	(_time 1367697033511 2013.05.04 12:50:33)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 2d2c7d287c7b7d3e282c3d727d2e292e2b2b7e2a28)
	(_entity
		(_time 1367697033505)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 0 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 36072 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1111111111111110"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1111111111111110"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 36063 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 36063 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 36063 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 36063 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 36064 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 18862         1367697033533 Structure
(_unit VHDL (slice_166 0 36083 (structure 0 36138 ))
	(_version v98)
	(_time 1367697033534 2013.05.04 12:50:33)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 4c4c4c4e4c1b115a4f4b4b4f0a131c4f4a4f4a4b4f4a1f)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697033519)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40146
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 36180 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 36180 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 36180 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 36180 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 36181 (_entity (_out ))))
			)
		)
		(lut40077
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 36176 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 36176 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 36176 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 36176 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 36177 (_entity (_out ))))
			)
		)
		(vmuxregsre0014
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 36171 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 36171 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 36171 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 36172 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 36172 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 36172 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 36173 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 36165 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 36168 (_entity (_out ))))
			)
		)
	)
	(_instantiation dROM_main_un1_dout82_1_a2_i_4 0 36184 (_component lut40146 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40146)
		)
	)
	(_instantiation dROM_main_un1_dout82_1_a2_i_5 0 36186 (_component lut40077 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40077)
		)
	)
	(_instantiation JMPREG1_12 0 36188 (_component vmuxregsre0014 )
		(_port
			((D0)(M1_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0014)
		)
	)
	(_instantiation DRIVEVCC 0 36191 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 36193 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation JMPREG1_11 0 36195 (_component vmuxregsre0014 )
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0014)
		)
	)
	(_block WireDelay 0 36200 
		(_object
			(_process
				(line__36202(_architecture 0 0 36202 (_procedure_call (_simple)(_target(16))(_sensitivity(0)))))
				(line__36203(_architecture 1 0 36203 (_procedure_call (_simple)(_target(17))(_sensitivity(1)))))
				(line__36204(_architecture 2 0 36204 (_procedure_call (_simple)(_target(18))(_sensitivity(2)))))
				(line__36205(_architecture 3 0 36205 (_procedure_call (_simple)(_target(19))(_sensitivity(3)))))
				(line__36206(_architecture 4 0 36206 (_procedure_call (_simple)(_target(20))(_sensitivity(4)))))
				(line__36207(_architecture 5 0 36207 (_procedure_call (_simple)(_target(21))(_sensitivity(5)))))
				(line__36208(_architecture 6 0 36208 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__36209(_architecture 7 0 36209 (_procedure_call (_simple)(_target(23))(_sensitivity(7)))))
				(line__36210(_architecture 8 0 36210 (_procedure_call (_simple)(_target(24))(_sensitivity(8)))))
				(line__36211(_architecture 9 0 36211 (_procedure_call (_simple)(_target(26))(_sensitivity(9)))))
				(line__36212(_architecture 10 0 36212 (_procedure_call (_simple)(_target(28))(_sensitivity(10)))))
				(line__36213(_architecture 11 0 36213 (_procedure_call (_simple)(_target(30))(_sensitivity(11)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 36217 
		(_object
			(_process
				(line__36219(_architecture 12 0 36219 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
				(line__36220(_architecture 13 0 36220 (_procedure_call (_simple)(_target(27))(_sensitivity(26)))))
				(line__36221(_architecture 14 0 36221 (_procedure_call (_simple)(_target(29))(_sensitivity(28)))))
				(line__36222(_architecture 15 0 36222 (_procedure_call (_simple)(_target(31))(_sensitivity(30)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 36086 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 36087 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 36088 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 36089 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 36089 (_entity (_string \"SLICE_166"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 36091 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 36092 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 36093 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 36094 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 36095 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 36096 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 36097 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 36098 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_M1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 36099 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_M0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 36100 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 36101 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 36102 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 36103 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 36104 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 36105 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 36106 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 36107 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 36108 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 36109 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 36110 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 36111 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 36112 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 36113 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_M1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 36114 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_M1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 36115 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_M1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 36116 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_M0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 36117 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_M0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 36118 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_M0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 36119 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 36120 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 36121 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 36122 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 36123 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 36124 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 36125 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 36127 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 36127 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 36127 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 36128 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 36128 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 36128 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 36129 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 36129 (_entity (_in ))))
		(_port (_internal M1 ~extieee.std_logic_1164.STD_LOGIC 0 36129 (_entity (_in ))))
		(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 36130 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 36130 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 36130 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 36131 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 36131 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 36131 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 36132 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 36141 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 36142 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 36143 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 36144 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 36145 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 36146 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 36147 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 36148 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal M1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 36149 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal M1_dly ~extieee.std_logic_1164.STD_LOGIC 0 36150 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal M0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 36151 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal M0_dly ~extieee.std_logic_1164.STD_LOGIC 0 36152 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 36153 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 36154 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 36155 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 36156 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 36157 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 36158 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 36159 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 36160 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 36162 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 36163 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 36228 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 36229 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 36230 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 36231 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 36232 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 36233 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 36234 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 36235 (_process 0 )))
		(_variable (_internal tviol_M1_CLK ~extieee.std_logic_1164.X01 0 36237 (_process 0 ((i 2)))))
		(_variable (_internal M1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 36238 (_process 0 )))
		(_variable (_internal tviol_M0_CLK ~extieee.std_logic_1164.X01 0 36239 (_process 0 ((i 2)))))
		(_variable (_internal M0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 36240 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 36241 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 36242 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 36243 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 36244 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 16 0 36225 (_process (_simple)(_target(12)(13)(14)(15))(_sensitivity(16)(17)(18)(19)(20)(21)(22)(23)(25)(27)(29)(31)(32)(33)(34)(35))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(12621 )
		(4934723 )
		(12365 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
	)
	(_model . Structure 17 -1
	)
)
V 000050 55 1581          1367697033556 Structure
(_unit VHDL (xo2iobuf 0 36380 (structure 0 36387 ))
	(_version v98)
	(_time 1367697033557 2013.05.04 12:50:33)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 5c5c575f590e0a4a545a1a060f5b595a5a5b545a0a)
	(_entity
		(_time 1367697033549)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.obzpd
			(_object
				(_port (_internal i ~extieee.std_logic_1164.STD_LOGIC 0 1665 (_entity (_in ((i 1))))))
				(_port (_internal t ~extieee.std_logic_1164.STD_LOGIC 0 1666 (_entity (_in ((i 1))))))
				(_port (_internal o ~extieee.std_logic_1164.STD_LOGIC 0 1667 (_entity (_out ))))
			)
		)
	)
	(_instantiation INST5 0 36389 (_component .machxo2.components.obzpd )
		(_port
			((i)(I))
			((t)(T))
			((o)(PAD))
		)
		(_use (_entity machxo2 obzpd)
			(_port
				((i)(i))
				((t)(t))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 36381 (_entity (_in ))))
		(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 36381 (_entity (_in ))))
		(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 36381 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 4580          1367697033571 Structure
(_unit VHDL (clocks_out_0_b 0 36399 (structure 0 36416 ))
	(_version v98)
	(_time 1367697033572 2013.05.04 12:50:33)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 6c6d6c6c6c3b6e7a6b6d2e373e693a6a3a6b696b68)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697033564)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 36427 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 36427 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 36427 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 36424 (_entity (_out ))))
			)
		)
	)
	(_instantiation clocks_out_pad_0 0 36430 (_component xo2iobuf )
		(_port
			((I)(IOLDO_ipd))
			((T)(GNDI))
			((PAD)(clocksout0_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 36432 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 36436 
		(_object
			(_process
				(line__36438(_architecture 0 0 36438 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 36402 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 36403 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 36404 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 36405 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 36405 (_entity (_string \"clocks_out_0_B"\))))
		(_generic (_internal tipd_IOLDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 36407 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_IOLDO_clocksout0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 36408 (_entity (((ns 0))((ns 0))))))
		(_port (_internal IOLDO ~extieee.std_logic_1164.STD_LOGIC 0 36410 (_entity (_in ))))
		(_port (_internal clocksout0 ~extieee.std_logic_1164.STD_LOGIC 0 36410 (_entity (_out )(_param_out))))
		(_signal (_internal IOLDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 36419 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal clocksout0_out ~extieee.std_logic_1164.STD_LOGIC 0 36420 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 36422 (_architecture (_uni ))))
		(_variable (_internal clocksout0_zd ~extieee.std_logic_1164.STD_LOGIC 0 36442 (_process 0 ((i 1)))))
		(_variable (_internal clocksout0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 36443 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 36441 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1668246627 1970238315 12404 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 2397          1367697033592 Structure
(_unit VHDL (mfflsre 0 36473 (structure 0 36481 ))
	(_version v98)
	(_time 1367697033593 2013.05.04 12:50:33)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 7b7a2c7a2f2c296d297e6820287d7e7d2f7d7d7d7d)
	(_entity
		(_time 1367697033584)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.fd1p3dx
			(_object
				(_generic (_internal gsr ~extmachxo2.components.~STRING~1553 0 612 (_entity -1 (_string \"ENABLED"\))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 614 (_entity (_in ((i 1))))))
				(_port (_internal sp ~extieee.std_logic_1164.STD_LOGIC 0 615 (_entity (_in ((i 1))))))
				(_port (_internal ck ~extieee.std_logic_1164.STD_LOGIC 0 616 (_entity (_in ((i 1))))))
				(_port (_internal cd ~extieee.std_logic_1164.STD_LOGIC 0 617 (_entity (_in ((i 1))))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 618 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST01 0 36483 (_component .machxo2.components.fd1p3dx )
		(_generic
			((gsr)(_string \"DISABLED"\))
		)
		(_port
			((d)(D0))
			((sp)(SP))
			((ck)(CK))
			((cd)(LSR))
			((q)(Q))
		)
		(_use (_entity machxo2 fd1p3dx)
			(_generic
				((gsr)(_string \"DISABLED"\))
			)
			(_port
				((d)(d))
				((sp)(sp))
				((cd)(cd))
				((ck)(ck))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 36474 (_entity (_in ))))
		(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 36474 (_entity (_in ))))
		(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 36474 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 36475 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 36475 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~1553 (machxo2 components ~STRING~1553)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 1373          1367697033605 Structure
(_unit VHDL (inverter 0 36494 (structure 0 36501 ))
	(_version v98)
	(_time 1367697033606 2013.05.04 12:50:33)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 8b8a81858cddd99d8f8c99d0de8d8e8c898d828dde)
	(_entity
		(_time 1367697033600)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 943 (_entity (_in ((i 1))))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 944 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST1 0 36503 (_component .machxo2.components.inv )
		(_port
			((a)(I))
			((z)(Z))
		)
		(_use (_entity machxo2 inv)
			(_port
				((a)(a))
				((z)(z))
			)
		)
	)
	(_object
		(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 36495 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 36495 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 10107         1367697033627 Structure
(_unit VHDL (clocks_out_0_mgiol 0 36513 (structure 0 36543 ))
	(_version v98)
	(_time 1367697033628 2013.05.04 12:50:33)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code aaabaafda8fda8bcf8ace8f1f8affcacfcadafadae)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697033614)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(mfflsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 36560 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 36560 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 36560 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 36561 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 36561 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 36564 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 36564 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 36557 (_entity (_out ))))
			)
		)
	)
	(_instantiation dROM_DOUT_1io_0 0 36567 (_component mfflsre )
		(_port
			((D0)(OPOS_dly))
			((SP)(CE_dly))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(IOLDO_out))
		)
		(_use (_entity . mfflsre)
		)
	)
	(_instantiation CLK_INVERTERIN 0 36570 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 36572 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 36576 
		(_object
			(_process
				(line__36578(_architecture 0 0 36578 (_procedure_call (_simple)(_target(5))(_sensitivity(1)))))
				(line__36579(_architecture 1 0 36579 (_procedure_call (_simple)(_target(7))(_sensitivity(2)))))
				(line__36580(_architecture 2 0 36580 (_procedure_call (_simple)(_target(9))(_sensitivity(3)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 36584 
		(_object
			(_process
				(line__36586(_architecture 3 0 36586 (_procedure_call (_simple)(_target(6))(_sensitivity(5)))))
				(line__36587(_architecture 4 0 36587 (_procedure_call (_simple)(_target(8))(_sensitivity(7)))))
				(line__36588(_architecture 5 0 36588 (_procedure_call (_simple)(_target(10))(_sensitivity(9)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 36516 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 36517 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 36518 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 36519 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 36519 (_entity (_string \"clocks_out_0_MGIOL"\))))
		(_generic (_internal tipd_OPOS ~extvital2000.VITAL_Timing.VitalDelayType01 0 36521 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 36522 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 36523 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_IOLDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 36524 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 36525 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 36526 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 36527 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 36528 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_OPOS_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 36529 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_OPOS_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 36530 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_OPOS_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 36531 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 36532 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 36533 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 36534 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal IOLDO ~extieee.std_logic_1164.STD_LOGIC 0 36536 (_entity (_out )(_param_out))))
		(_port (_internal OPOS ~extieee.std_logic_1164.STD_LOGIC 0 36536 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 36536 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 36537 (_entity (_in ))))
		(_signal (_internal IOLDO_out ~extieee.std_logic_1164.STD_LOGIC 0 36546 (_architecture (_uni ((i 1))))))
		(_signal (_internal OPOS_ipd ~extieee.std_logic_1164.STD_LOGIC 0 36547 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal OPOS_dly ~extieee.std_logic_1164.STD_LOGIC 0 36548 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 36549 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 36550 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 36551 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 36552 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 36554 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 36555 (_architecture (_uni ))))
		(_variable (_internal IOLDO_zd ~extieee.std_logic_1164.STD_LOGIC 0 36592 (_process 0 ((i 1)))))
		(_variable (_internal IOLDO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 36593 (_process 0 )))
		(_variable (_internal tviol_OPOS_CLK ~extieee.std_logic_1164.X01 0 36595 (_process 0 ((i 2)))))
		(_variable (_internal OPOS_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 36596 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 36597 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 36598 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 36599 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 36600 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 6 0 36591 (_process (_simple)(_target(0))(_sensitivity(4)(6)(8)(10))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(1397706831 )
		(4934723 )
		(17731 )
		(1145851721 79 )
	)
	(_model . Structure 7 -1
	)
)
V 000050 55 1379          1367697033650 Structure
(_unit VHDL (xo2iobuf0147 0 36676 (structure 0 36683 ))
	(_version v98)
	(_time 1367697033651 2013.05.04 12:50:33)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code babab1eebde8ecacb2bcfce0e9bdbfbcbcb9bab9bb)
	(_entity
		(_time 1367697033642)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.ibpd
			(_object
				(_port (_internal i ~extieee.std_logic_1164.STD_LOGIC 0 1626 (_entity (_in ((i 1))))))
				(_port (_internal o ~extieee.std_logic_1164.STD_LOGIC 0 1627 (_entity (_out ))))
			)
		)
	)
	(_instantiation INST1 0 36685 (_component .machxo2.components.ibpd )
		(_port
			((i)(PAD))
			((o)(Z))
		)
		(_use (_entity machxo2 ibpd)
			(_port
				((i)(i))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 36677 (_entity (_out ))))
		(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 36677 (_entity (_in ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 5063          1367697033668 Structure
(_unit VHDL (ucclkb 0 36695 (structure 0 36715 ))
	(_version v98)
	(_time 1367697033669 2013.05.04 12:50:33)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code c9c9cf9cc39e9edf9fce8b939acecccfcacfcacf9a)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697033658)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf0147
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 36722 (_entity (_out ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 36722 (_entity (_in ))))
			)
		)
	)
	(_instantiation uCclk_pad 0 36725 (_component xo2iobuf0147 )
		(_port
			((Z)(PADDI_out))
			((PAD)(uCclkS_ipd))
		)
		(_use (_entity . xo2iobuf0147)
		)
	)
	(_block WireDelay 0 36729 
		(_object
			(_process
				(line__36731(_architecture 0 0 36731 (_procedure_call (_simple)(_target(3))(_sensitivity(1)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 36698 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 36699 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 36700 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 36701 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 36701 (_entity (_string \"uCclkB"\))))
		(_generic (_internal tipd_uCclkS ~extvital2000.VITAL_Timing.VitalDelayType01 0 36703 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_uCclkS_PADDI ~extvital2000.VITAL_Timing.VitalDelayType01 0 36704 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_uCclkS ~extvital2000.VITAL_Timing.VitalDelayType 0 36705 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_uCclkS_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 36706 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_uCclkS_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 36707 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 36709 (_entity (_out )(_param_out))))
		(_port (_internal uCclkS ~extieee.std_logic_1164.STD_LOGIC 0 36709 (_entity (_in ))))
		(_signal (_internal PADDI_out ~extieee.std_logic_1164.STD_LOGIC 0 36718 (_architecture (_uni ((i 1))))))
		(_signal (_internal uCclkS_ipd ~extieee.std_logic_1164.STD_LOGIC 0 36719 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_variable (_internal PADDI_zd ~extieee.std_logic_1164.STD_LOGIC 0 36735 (_process 0 ((i 1)))))
		(_variable (_internal PADDI_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 36736 (_process 0 )))
		(_variable (_internal tviol_uCclkS_uCclkS ~extieee.std_logic_1164.X01 0 36738 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_uCclkS ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 36739 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 36734 (_process (_simple)(_target(0))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(1818444661 21355 )
		(1145323856 73 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4597          1367697033691 Structure
(_unit VHDL (pc_1_probe_39_0_b 0 36779 (structure 0 36796 ))
	(_version v98)
	(_time 1367697033692 2013.05.04 12:50:33)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code e8e8ebbbe3bceafbedeaaeb3b9efeaeebeeeeaeeed)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697033685)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 36807 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 36807 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 36807 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 36804 (_entity (_out ))))
			)
		)
	)
	(_instantiation PC_1_probe_39_pad_0 0 36810 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(PC1probe390_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 36812 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 36816 
		(_object
			(_process
				(line__36818(_architecture 0 0 36818 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 36782 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 36783 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 36784 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 36785 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 36785 (_entity (_string \"PC_1_probe_39_0_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 36787 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_PC1probe390 ~extvital2000.VITAL_Timing.VitalDelayType01 0 36788 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 36790 (_entity (_in ))))
		(_port (_internal PC1probe390 ~extieee.std_logic_1164.STD_LOGIC 0 36790 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 36799 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal PC1probe390_out ~extieee.std_logic_1164.STD_LOGIC 0 36800 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 36802 (_architecture (_uni ))))
		(_variable (_internal PC1probe390_zd ~extieee.std_logic_1164.STD_LOGIC 0 36822 (_process 0 ((i 1)))))
		(_variable (_internal PC1probe390_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 36823 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 36821 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1882276688 1700949874 3160371 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4597          1367697033712 Structure
(_unit VHDL (pc_1_probe_38_1_b 0 36853 (structure 0 36870 ))
	(_version v98)
	(_time 1367697033713 2013.05.04 12:50:33)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code f8f8fba8f3acfaebfdfabea3a9fffafeaefefafefd)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697033705)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 36881 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 36881 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 36881 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 36878 (_entity (_out ))))
			)
		)
	)
	(_instantiation PC_1_probe_38_pad_1 0 36884 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(PC1probe381_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 36886 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 36890 
		(_object
			(_process
				(line__36892(_architecture 0 0 36892 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 36856 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 36857 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 36858 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 36859 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 36859 (_entity (_string \"PC_1_probe_38_1_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 36861 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_PC1probe381 ~extvital2000.VITAL_Timing.VitalDelayType01 0 36862 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 36864 (_entity (_in ))))
		(_port (_internal PC1probe381 ~extieee.std_logic_1164.STD_LOGIC 0 36864 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 36873 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal PC1probe381_out ~extieee.std_logic_1164.STD_LOGIC 0 36874 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 36876 (_architecture (_uni ))))
		(_variable (_internal PC1probe381_zd ~extieee.std_logic_1164.STD_LOGIC 0 36896 (_process 0 ((i 1)))))
		(_variable (_internal PC1probe381_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 36897 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 36895 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1882276688 1700949874 3225651 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4597          1367697033732 Structure
(_unit VHDL (pc_1_probe_37_2_b 0 36927 (structure 0 36944 ))
	(_version v98)
	(_time 1367697033733 2013.05.04 12:50:33)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 08080c0e035c0a1b0d0a4e53590f0a0e5e0e0a0e0d)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697033725)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 36955 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 36955 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 36955 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 36952 (_entity (_out ))))
			)
		)
	)
	(_instantiation PC_1_probe_37_pad_2 0 36958 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(PC1probe372_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 36960 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 36964 
		(_object
			(_process
				(line__36966(_architecture 0 0 36966 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 36930 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 36931 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 36932 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 36933 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 36933 (_entity (_string \"PC_1_probe_37_2_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 36935 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_PC1probe372 ~extvital2000.VITAL_Timing.VitalDelayType01 0 36936 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 36938 (_entity (_in ))))
		(_port (_internal PC1probe372 ~extieee.std_logic_1164.STD_LOGIC 0 36938 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 36947 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal PC1probe372_out ~extieee.std_logic_1164.STD_LOGIC 0 36948 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 36950 (_architecture (_uni ))))
		(_variable (_internal PC1probe372_zd ~extieee.std_logic_1164.STD_LOGIC 0 36970 (_process 0 ((i 1)))))
		(_variable (_internal PC1probe372_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 36971 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 36969 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1882276688 1700949874 3290931 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4597          1367697033759 Structure
(_unit VHDL (pc_1_probe_36_3_b 0 37001 (structure 0 37018 ))
	(_version v98)
	(_time 1367697033760 2013.05.04 12:50:33)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 27272323237325342225617c762025217121252122)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697033747)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 37029 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 37029 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 37029 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 37026 (_entity (_out ))))
			)
		)
	)
	(_instantiation PC_1_probe_36_pad_3 0 37032 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(PC1probe363_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 37034 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 37038 
		(_object
			(_process
				(line__37040(_architecture 0 0 37040 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 37004 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 37005 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 37006 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 37007 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 37007 (_entity (_string \"PC_1_probe_36_3_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 37009 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_PC1probe363 ~extvital2000.VITAL_Timing.VitalDelayType01 0 37010 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 37012 (_entity (_in ))))
		(_port (_internal PC1probe363 ~extieee.std_logic_1164.STD_LOGIC 0 37012 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 37021 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal PC1probe363_out ~extieee.std_logic_1164.STD_LOGIC 0 37022 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 37024 (_architecture (_uni ))))
		(_variable (_internal PC1probe363_zd ~extieee.std_logic_1164.STD_LOGIC 0 37044 (_process 0 ((i 1)))))
		(_variable (_internal PC1probe363_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 37045 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 37043 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1882276688 1700949874 3356211 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4597          1367697033779 Structure
(_unit VHDL (pc_1_probe_35_4_b 0 37075 (structure 0 37092 ))
	(_version v98)
	(_time 1367697033780 2013.05.04 12:50:33)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 36363233336234253334706d673134306030343033)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697033773)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 37103 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 37103 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 37103 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 37100 (_entity (_out ))))
			)
		)
	)
	(_instantiation PC_1_probe_35_pad_4 0 37106 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(PC1probe354_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 37108 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 37112 
		(_object
			(_process
				(line__37114(_architecture 0 0 37114 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 37078 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 37079 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 37080 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 37081 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 37081 (_entity (_string \"PC_1_probe_35_4_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 37083 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_PC1probe354 ~extvital2000.VITAL_Timing.VitalDelayType01 0 37084 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 37086 (_entity (_in ))))
		(_port (_internal PC1probe354 ~extieee.std_logic_1164.STD_LOGIC 0 37086 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 37095 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal PC1probe354_out ~extieee.std_logic_1164.STD_LOGIC 0 37096 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 37098 (_architecture (_uni ))))
		(_variable (_internal PC1probe354_zd ~extieee.std_logic_1164.STD_LOGIC 0 37118 (_process 0 ((i 1)))))
		(_variable (_internal PC1probe354_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 37119 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 37117 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1882276688 1700949874 3421491 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4597          1367697033798 Structure
(_unit VHDL (pc_1_probe_34_5_b 0 37149 (structure 0 37166 ))
	(_version v98)
	(_time 1367697033799 2013.05.04 12:50:33)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 56565255530254455354100d075154500050545053)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697033792)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 37177 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 37177 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 37177 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 37174 (_entity (_out ))))
			)
		)
	)
	(_instantiation PC_1_probe_34_pad_5 0 37180 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(PC1probe345_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 37182 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 37186 
		(_object
			(_process
				(line__37188(_architecture 0 0 37188 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 37152 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 37153 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 37154 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 37155 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 37155 (_entity (_string \"PC_1_probe_34_5_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 37157 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_PC1probe345 ~extvital2000.VITAL_Timing.VitalDelayType01 0 37158 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 37160 (_entity (_in ))))
		(_port (_internal PC1probe345 ~extieee.std_logic_1164.STD_LOGIC 0 37160 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 37169 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal PC1probe345_out ~extieee.std_logic_1164.STD_LOGIC 0 37170 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 37172 (_architecture (_uni ))))
		(_variable (_internal PC1probe345_zd ~extieee.std_logic_1164.STD_LOGIC 0 37192 (_process 0 ((i 1)))))
		(_variable (_internal PC1probe345_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 37193 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 37191 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1882276688 1700949874 3486771 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4597          1367697033819 Structure
(_unit VHDL (pc_1_probe_33_6_b 0 37223 (structure 0 37240 ))
	(_version v98)
	(_time 1367697033820 2013.05.04 12:50:33)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 65656165633167766067233e346267633363676360)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697033812)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 37251 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 37251 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 37251 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 37248 (_entity (_out ))))
			)
		)
	)
	(_instantiation PC_1_probe_33_pad_6 0 37254 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(PC1probe336_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 37256 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 37260 
		(_object
			(_process
				(line__37262(_architecture 0 0 37262 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 37226 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 37227 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 37228 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 37229 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 37229 (_entity (_string \"PC_1_probe_33_6_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 37231 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_PC1probe336 ~extvital2000.VITAL_Timing.VitalDelayType01 0 37232 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 37234 (_entity (_in ))))
		(_port (_internal PC1probe336 ~extieee.std_logic_1164.STD_LOGIC 0 37234 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 37243 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal PC1probe336_out ~extieee.std_logic_1164.STD_LOGIC 0 37244 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 37246 (_architecture (_uni ))))
		(_variable (_internal PC1probe336_zd ~extieee.std_logic_1164.STD_LOGIC 0 37266 (_process 0 ((i 1)))))
		(_variable (_internal PC1probe336_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 37267 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 37265 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1882276688 1700949874 3552051 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4597          1367697033840 Structure
(_unit VHDL (pc_1_probe_32_7_b 0 37297 (structure 0 37314 ))
	(_version v98)
	(_time 1367697033841 2013.05.04 12:50:33)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 75757174732177667077332e247277732373777370)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697033834)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 37325 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 37325 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 37325 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 37322 (_entity (_out ))))
			)
		)
	)
	(_instantiation PC_1_probe_32_pad_7 0 37328 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(PC1probe327_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 37330 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 37334 
		(_object
			(_process
				(line__37336(_architecture 0 0 37336 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 37300 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 37301 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 37302 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 37303 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 37303 (_entity (_string \"PC_1_probe_32_7_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 37305 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_PC1probe327 ~extvital2000.VITAL_Timing.VitalDelayType01 0 37306 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 37308 (_entity (_in ))))
		(_port (_internal PC1probe327 ~extieee.std_logic_1164.STD_LOGIC 0 37308 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 37317 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal PC1probe327_out ~extieee.std_logic_1164.STD_LOGIC 0 37318 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 37320 (_architecture (_uni ))))
		(_variable (_internal PC1probe327_zd ~extieee.std_logic_1164.STD_LOGIC 0 37340 (_process 0 ((i 1)))))
		(_variable (_internal PC1probe327_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 37341 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 37339 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1882276688 1700949874 3617331 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4597          1367697033861 Structure
(_unit VHDL (pc_1_probe_31_8_b 0 37371 (structure 0 37388 ))
	(_version v98)
	(_time 1367697033862 2013.05.04 12:50:33)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 9494909b93c096879196d2cfc5939692c292969291)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697033855)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 37399 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 37399 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 37399 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 37396 (_entity (_out ))))
			)
		)
	)
	(_instantiation PC_1_probe_31_pad_8 0 37402 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(PC1probe318_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 37404 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 37408 
		(_object
			(_process
				(line__37410(_architecture 0 0 37410 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 37374 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 37375 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 37376 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 37377 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 37377 (_entity (_string \"PC_1_probe_31_8_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 37379 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_PC1probe318 ~extvital2000.VITAL_Timing.VitalDelayType01 0 37380 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 37382 (_entity (_in ))))
		(_port (_internal PC1probe318 ~extieee.std_logic_1164.STD_LOGIC 0 37382 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 37391 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal PC1probe318_out ~extieee.std_logic_1164.STD_LOGIC 0 37392 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 37394 (_architecture (_uni ))))
		(_variable (_internal PC1probe318_zd ~extieee.std_logic_1164.STD_LOGIC 0 37414 (_process 0 ((i 1)))))
		(_variable (_internal PC1probe318_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 37415 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 37413 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1882276688 1700949874 3682611 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4597          1367697033881 Structure
(_unit VHDL (pc_1_probe_30_9_b 0 37445 (structure 0 37462 ))
	(_version v98)
	(_time 1367697033882 2013.05.04 12:50:33)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code a4a4a0f3a3f0a6b7a1a6e2fff5a3a6a2f2a2a6a2a1)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697033874)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 37473 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 37473 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 37473 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 37470 (_entity (_out ))))
			)
		)
	)
	(_instantiation PC_1_probe_30_pad_9 0 37476 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(PC1probe309_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 37478 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 37482 
		(_object
			(_process
				(line__37484(_architecture 0 0 37484 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 37448 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 37449 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 37450 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 37451 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 37451 (_entity (_string \"PC_1_probe_30_9_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 37453 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_PC1probe309 ~extvital2000.VITAL_Timing.VitalDelayType01 0 37454 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 37456 (_entity (_in ))))
		(_port (_internal PC1probe309 ~extieee.std_logic_1164.STD_LOGIC 0 37456 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 37465 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal PC1probe309_out ~extieee.std_logic_1164.STD_LOGIC 0 37466 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 37468 (_architecture (_uni ))))
		(_variable (_internal PC1probe309_zd ~extieee.std_logic_1164.STD_LOGIC 0 37488 (_process 0 ((i 1)))))
		(_variable (_internal PC1probe309_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 37489 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 37487 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1882276688 1700949874 3747891 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4608          1367697033906 Structure
(_unit VHDL (pc_1_probe_29_10_b 0 37519 (structure 0 37536 ))
	(_version v98)
	(_time 1367697033907 2013.05.04 12:50:33)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code c3c3c796c397c1d0c6c1859892c4c1c595c5c1c5c6)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697033894)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 37547 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 37547 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 37547 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 37544 (_entity (_out ))))
			)
		)
	)
	(_instantiation PC_1_probe_29_pad_10 0 37550 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(PC1probe2910_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 37552 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 37556 
		(_object
			(_process
				(line__37558(_architecture 0 0 37558 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 37522 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 37523 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 37524 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 37525 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 37525 (_entity (_string \"PC_1_probe_29_10_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 37527 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_PC1probe2910 ~extvital2000.VITAL_Timing.VitalDelayType01 0 37528 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 37530 (_entity (_in ))))
		(_port (_internal PC1probe2910 ~extieee.std_logic_1164.STD_LOGIC 0 37530 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 37539 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal PC1probe2910_out ~extieee.std_logic_1164.STD_LOGIC 0 37540 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 37542 (_architecture (_uni ))))
		(_variable (_internal PC1probe2910_zd ~extieee.std_logic_1164.STD_LOGIC 0 37562 (_process 0 ((i 1)))))
		(_variable (_internal PC1probe2910_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 37563 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 37561 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1882276688 1700949874 808532274 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4608          1367697033925 Structure
(_unit VHDL (pc_1_probe_28_11_b 0 37593 (structure 0 37610 ))
	(_version v98)
	(_time 1367697033926 2013.05.04 12:50:33)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code d2d2d680d386d0c1d7d0948983d5d0d484d4d0d4d7)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697033919)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 37621 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 37621 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 37621 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 37618 (_entity (_out ))))
			)
		)
	)
	(_instantiation PC_1_probe_28_pad_11 0 37624 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(PC1probe2811_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 37626 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 37630 
		(_object
			(_process
				(line__37632(_architecture 0 0 37632 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 37596 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 37597 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 37598 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 37599 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 37599 (_entity (_string \"PC_1_probe_28_11_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 37601 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_PC1probe2811 ~extvital2000.VITAL_Timing.VitalDelayType01 0 37602 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 37604 (_entity (_in ))))
		(_port (_internal PC1probe2811 ~extieee.std_logic_1164.STD_LOGIC 0 37604 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 37613 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal PC1probe2811_out ~extieee.std_logic_1164.STD_LOGIC 0 37614 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 37616 (_architecture (_uni ))))
		(_variable (_internal PC1probe2811_zd ~extieee.std_logic_1164.STD_LOGIC 0 37636 (_process 0 ((i 1)))))
		(_variable (_internal PC1probe2811_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 37637 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 37635 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1882276688 1700949874 825309234 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4608          1367697033945 Structure
(_unit VHDL (pc_1_probe_27_12_b 0 37667 (structure 0 37684 ))
	(_version v98)
	(_time 1367697033946 2013.05.04 12:50:33)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code e2e2e6b1e3b6e0f1e7e0a4b9b3e5e0e4b4e4e0e4e7)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697033940)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 37695 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 37695 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 37695 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 37692 (_entity (_out ))))
			)
		)
	)
	(_instantiation PC_1_probe_27_pad_12 0 37698 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(PC1probe2712_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 37700 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 37704 
		(_object
			(_process
				(line__37706(_architecture 0 0 37706 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 37670 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 37671 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 37672 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 37673 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 37673 (_entity (_string \"PC_1_probe_27_12_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 37675 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_PC1probe2712 ~extvital2000.VITAL_Timing.VitalDelayType01 0 37676 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 37678 (_entity (_in ))))
		(_port (_internal PC1probe2712 ~extieee.std_logic_1164.STD_LOGIC 0 37678 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 37687 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal PC1probe2712_out ~extieee.std_logic_1164.STD_LOGIC 0 37688 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 37690 (_architecture (_uni ))))
		(_variable (_internal PC1probe2712_zd ~extieee.std_logic_1164.STD_LOGIC 0 37710 (_process 0 ((i 1)))))
		(_variable (_internal PC1probe2712_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 37711 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 37709 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1882276688 1700949874 842086194 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4608          1367697034029 Structure
(_unit VHDL (pc_1_probe_26_13_b 0 37741 (structure 0 37758 ))
	(_version v98)
	(_time 1367697034030 2013.05.04 12:50:34)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 30303535336432233532766b613732366636323635)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697034023)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 37769 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 37769 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 37769 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 37766 (_entity (_out ))))
			)
		)
	)
	(_instantiation PC_1_probe_26_pad_13 0 37772 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(PC1probe2613_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 37774 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 37778 
		(_object
			(_process
				(line__37780(_architecture 0 0 37780 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 37744 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 37745 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 37746 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 37747 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 37747 (_entity (_string \"PC_1_probe_26_13_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 37749 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_PC1probe2613 ~extvital2000.VITAL_Timing.VitalDelayType01 0 37750 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 37752 (_entity (_in ))))
		(_port (_internal PC1probe2613 ~extieee.std_logic_1164.STD_LOGIC 0 37752 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 37761 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal PC1probe2613_out ~extieee.std_logic_1164.STD_LOGIC 0 37762 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 37764 (_architecture (_uni ))))
		(_variable (_internal PC1probe2613_zd ~extieee.std_logic_1164.STD_LOGIC 0 37784 (_process 0 ((i 1)))))
		(_variable (_internal PC1probe2613_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 37785 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 37783 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1882276688 1700949874 858863154 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4608          1367697034046 Structure
(_unit VHDL (pc_1_probe_25_14_b 0 37815 (structure 0 37832 ))
	(_version v98)
	(_time 1367697034047 2013.05.04 12:50:34)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 40404542431442534542061b114742461646424645)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697034040)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 37843 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 37843 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 37843 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 37840 (_entity (_out ))))
			)
		)
	)
	(_instantiation PC_1_probe_25_pad_14 0 37846 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(PC1probe2514_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 37848 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 37852 
		(_object
			(_process
				(line__37854(_architecture 0 0 37854 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 37818 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 37819 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 37820 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 37821 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 37821 (_entity (_string \"PC_1_probe_25_14_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 37823 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_PC1probe2514 ~extvital2000.VITAL_Timing.VitalDelayType01 0 37824 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 37826 (_entity (_in ))))
		(_port (_internal PC1probe2514 ~extieee.std_logic_1164.STD_LOGIC 0 37826 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 37835 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal PC1probe2514_out ~extieee.std_logic_1164.STD_LOGIC 0 37836 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 37838 (_architecture (_uni ))))
		(_variable (_internal PC1probe2514_zd ~extieee.std_logic_1164.STD_LOGIC 0 37858 (_process 0 ((i 1)))))
		(_variable (_internal PC1probe2514_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 37859 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 37857 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1882276688 1700949874 875640114 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4608          1367697034063 Structure
(_unit VHDL (pc_1_probe_24_15_b 0 37889 (structure 0 37906 ))
	(_version v98)
	(_time 1367697034064 2013.05.04 12:50:34)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 5f5f5a5c0a0b5d4c5a5d19040e585d5909595d595a)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697034058)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 37917 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 37917 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 37917 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 37914 (_entity (_out ))))
			)
		)
	)
	(_instantiation PC_1_probe_24_pad_15 0 37920 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(PC1probe2415_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 37922 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 37926 
		(_object
			(_process
				(line__37928(_architecture 0 0 37928 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 37892 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 37893 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 37894 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 37895 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 37895 (_entity (_string \"PC_1_probe_24_15_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 37897 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_PC1probe2415 ~extvital2000.VITAL_Timing.VitalDelayType01 0 37898 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 37900 (_entity (_in ))))
		(_port (_internal PC1probe2415 ~extieee.std_logic_1164.STD_LOGIC 0 37900 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 37909 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal PC1probe2415_out ~extieee.std_logic_1164.STD_LOGIC 0 37910 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 37912 (_architecture (_uni ))))
		(_variable (_internal PC1probe2415_zd ~extieee.std_logic_1164.STD_LOGIC 0 37932 (_process 0 ((i 1)))))
		(_variable (_internal PC1probe2415_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 37933 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 37931 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1882276688 1700949874 892417074 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4608          1367697034081 Structure
(_unit VHDL (pc_1_probe_23_16_b 0 37963 (structure 0 37980 ))
	(_version v98)
	(_time 1367697034082 2013.05.04 12:50:34)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 6e6e6b6e383a6c7d6b6c28353f696c6838686c686b)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697034075)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 37991 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 37991 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 37991 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 37988 (_entity (_out ))))
			)
		)
	)
	(_instantiation PC_1_probe_23_pad_16 0 37994 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(PC1probe2316_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 37996 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 38000 
		(_object
			(_process
				(line__38002(_architecture 0 0 38002 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 37966 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 37967 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 37968 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 37969 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 37969 (_entity (_string \"PC_1_probe_23_16_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 37971 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_PC1probe2316 ~extvital2000.VITAL_Timing.VitalDelayType01 0 37972 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 37974 (_entity (_in ))))
		(_port (_internal PC1probe2316 ~extieee.std_logic_1164.STD_LOGIC 0 37974 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 37983 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal PC1probe2316_out ~extieee.std_logic_1164.STD_LOGIC 0 37984 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 37986 (_architecture (_uni ))))
		(_variable (_internal PC1probe2316_zd ~extieee.std_logic_1164.STD_LOGIC 0 38006 (_process 0 ((i 1)))))
		(_variable (_internal PC1probe2316_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 38007 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 38005 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1882276688 1700949874 909194034 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4608          1367697034102 Structure
(_unit VHDL (pc_1_probe_22_17_b 0 38037 (structure 0 38054 ))
	(_version v98)
	(_time 1367697034103 2013.05.04 12:50:34)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 7e7e7b7f282a7c6d7b7c38252f797c7828787c787b)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697034092)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 38065 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 38065 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 38065 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 38062 (_entity (_out ))))
			)
		)
	)
	(_instantiation PC_1_probe_22_pad_17 0 38068 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(PC1probe2217_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 38070 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 38074 
		(_object
			(_process
				(line__38076(_architecture 0 0 38076 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 38040 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 38041 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 38042 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 38043 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 38043 (_entity (_string \"PC_1_probe_22_17_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 38045 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_PC1probe2217 ~extvital2000.VITAL_Timing.VitalDelayType01 0 38046 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 38048 (_entity (_in ))))
		(_port (_internal PC1probe2217 ~extieee.std_logic_1164.STD_LOGIC 0 38048 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 38057 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal PC1probe2217_out ~extieee.std_logic_1164.STD_LOGIC 0 38058 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 38060 (_architecture (_uni ))))
		(_variable (_internal PC1probe2217_zd ~extieee.std_logic_1164.STD_LOGIC 0 38080 (_process 0 ((i 1)))))
		(_variable (_internal PC1probe2217_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 38081 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 38079 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1882276688 1700949874 925970994 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4608          1367697034119 Structure
(_unit VHDL (pc_1_probe_21_18_b 0 38111 (structure 0 38128 ))
	(_version v98)
	(_time 1367697034120 2013.05.04 12:50:34)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 8e8e8b80d8da8c9d8b8cc8d5df898c88d8888c888b)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697034114)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 38139 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 38139 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 38139 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 38136 (_entity (_out ))))
			)
		)
	)
	(_instantiation PC_1_probe_21_pad_18 0 38142 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(PC1probe2118_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 38144 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 38148 
		(_object
			(_process
				(line__38150(_architecture 0 0 38150 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 38114 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 38115 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 38116 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 38117 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 38117 (_entity (_string \"PC_1_probe_21_18_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 38119 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_PC1probe2118 ~extvital2000.VITAL_Timing.VitalDelayType01 0 38120 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 38122 (_entity (_in ))))
		(_port (_internal PC1probe2118 ~extieee.std_logic_1164.STD_LOGIC 0 38122 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 38131 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal PC1probe2118_out ~extieee.std_logic_1164.STD_LOGIC 0 38132 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 38134 (_architecture (_uni ))))
		(_variable (_internal PC1probe2118_zd ~extieee.std_logic_1164.STD_LOGIC 0 38154 (_process 0 ((i 1)))))
		(_variable (_internal PC1probe2118_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 38155 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 38153 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1882276688 1700949874 942747954 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4620          1367697034137 Structure
(_unit VHDL (dptr_1_probe_20_0_b 0 38185 (structure 0 38202 ))
	(_version v98)
	(_time 1367697034138 2013.05.04 12:50:34)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 9d9c9c93c9cbcd8a9b9fdbc2cd98cb9a9d9a9f9bcb)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697034131)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 38213 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 38213 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 38213 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 38210 (_entity (_out ))))
			)
		)
	)
	(_instantiation dPtr_1_probe_20_pad_0 0 38216 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dPtr1probe200_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 38218 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 38222 
		(_object
			(_process
				(line__38224(_architecture 0 0 38224 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 38188 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 38189 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 38190 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 38191 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 38191 (_entity (_string \"dPtr_1_probe_20_0_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 38193 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_dPtr1probe200 ~extvital2000.VITAL_Timing.VitalDelayType01 0 38194 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 38196 (_entity (_in ))))
		(_port (_internal dPtr1probe200 ~extieee.std_logic_1164.STD_LOGIC 0 38196 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 38205 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal dPtr1probe200_out ~extieee.std_logic_1164.STD_LOGIC 0 38206 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 38208 (_architecture (_uni ))))
		(_variable (_internal dPtr1probe200_zd ~extieee.std_logic_1164.STD_LOGIC 0 38228 (_process 0 ((i 1)))))
		(_variable (_internal dPtr1probe200_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 38229 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 38227 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1920225380 1869770801 808609122 48 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4620          1367697034154 Structure
(_unit VHDL (dptr_1_probe_19_1_b 0 38259 (structure 0 38276 ))
	(_version v98)
	(_time 1367697034155 2013.05.04 12:50:34)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code adacacfbf9fbfdbaabafebf2fda8fbaaadaaafabfb)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697034149)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 38287 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 38287 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 38287 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 38284 (_entity (_out ))))
			)
		)
	)
	(_instantiation dPtr_1_probe_19_pad_1 0 38290 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dPtr1probe191_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 38292 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 38296 
		(_object
			(_process
				(line__38298(_architecture 0 0 38298 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 38262 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 38263 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 38264 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 38265 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 38265 (_entity (_string \"dPtr_1_probe_19_1_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 38267 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_dPtr1probe191 ~extvital2000.VITAL_Timing.VitalDelayType01 0 38268 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 38270 (_entity (_in ))))
		(_port (_internal dPtr1probe191 ~extieee.std_logic_1164.STD_LOGIC 0 38270 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 38279 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal dPtr1probe191_out ~extieee.std_logic_1164.STD_LOGIC 0 38280 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 38282 (_architecture (_uni ))))
		(_variable (_internal dPtr1probe191_zd ~extieee.std_logic_1164.STD_LOGIC 0 38302 (_process 0 ((i 1)))))
		(_variable (_internal dPtr1probe191_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 38303 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 38301 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1920225380 1869770801 959538530 49 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4620          1367697034176 Structure
(_unit VHDL (dptr_1_probe_18_2_b 0 38333 (structure 0 38350 ))
	(_version v98)
	(_time 1367697034177 2013.05.04 12:50:34)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code cccdcd989f9a9cdbcace8a939cc99acbcccbceca9a)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697034169)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 38361 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 38361 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 38361 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 38358 (_entity (_out ))))
			)
		)
	)
	(_instantiation dPtr_1_probe_18_pad_2 0 38364 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dPtr1probe182_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 38366 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 38370 
		(_object
			(_process
				(line__38372(_architecture 0 0 38372 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 38336 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 38337 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 38338 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 38339 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 38339 (_entity (_string \"dPtr_1_probe_18_2_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 38341 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_dPtr1probe182 ~extvital2000.VITAL_Timing.VitalDelayType01 0 38342 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 38344 (_entity (_in ))))
		(_port (_internal dPtr1probe182 ~extieee.std_logic_1164.STD_LOGIC 0 38344 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 38353 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal dPtr1probe182_out ~extieee.std_logic_1164.STD_LOGIC 0 38354 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 38356 (_architecture (_uni ))))
		(_variable (_internal dPtr1probe182_zd ~extieee.std_logic_1164.STD_LOGIC 0 38376 (_process 0 ((i 1)))))
		(_variable (_internal dPtr1probe182_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 38377 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 38375 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1920225380 1869770801 942761314 50 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4620          1367697034193 Structure
(_unit VHDL (dptr_1_probe_17_3_b 0 38407 (structure 0 38424 ))
	(_version v98)
	(_time 1367697034194 2013.05.04 12:50:34)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code dcdddd8f8f8a8ccbdade9a838cd98adbdcdbdeda8a)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697034187)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 38435 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 38435 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 38435 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 38432 (_entity (_out ))))
			)
		)
	)
	(_instantiation dPtr_1_probe_17_pad_3 0 38438 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dPtr1probe173_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 38440 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 38444 
		(_object
			(_process
				(line__38446(_architecture 0 0 38446 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 38410 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 38411 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 38412 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 38413 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 38413 (_entity (_string \"dPtr_1_probe_17_3_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 38415 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_dPtr1probe173 ~extvital2000.VITAL_Timing.VitalDelayType01 0 38416 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 38418 (_entity (_in ))))
		(_port (_internal dPtr1probe173 ~extieee.std_logic_1164.STD_LOGIC 0 38418 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 38427 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal dPtr1probe173_out ~extieee.std_logic_1164.STD_LOGIC 0 38428 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 38430 (_architecture (_uni ))))
		(_variable (_internal dPtr1probe173_zd ~extieee.std_logic_1164.STD_LOGIC 0 38450 (_process 0 ((i 1)))))
		(_variable (_internal dPtr1probe173_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 38451 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 38449 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1920225380 1869770801 925984098 51 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4620          1367697034210 Structure
(_unit VHDL (dptr_1_probe_16_4_b 0 38481 (structure 0 38498 ))
	(_version v98)
	(_time 1367697034211 2013.05.04 12:50:34)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code ebeaeab9b9bdbbfcede9adb4bbeebdecebece9edbd)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697034205)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 38509 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 38509 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 38509 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 38506 (_entity (_out ))))
			)
		)
	)
	(_instantiation dPtr_1_probe_16_pad_4 0 38512 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dPtr1probe164_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 38514 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 38518 
		(_object
			(_process
				(line__38520(_architecture 0 0 38520 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 38484 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 38485 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 38486 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 38487 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 38487 (_entity (_string \"dPtr_1_probe_16_4_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 38489 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_dPtr1probe164 ~extvital2000.VITAL_Timing.VitalDelayType01 0 38490 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 38492 (_entity (_in ))))
		(_port (_internal dPtr1probe164 ~extieee.std_logic_1164.STD_LOGIC 0 38492 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 38501 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal dPtr1probe164_out ~extieee.std_logic_1164.STD_LOGIC 0 38502 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 38504 (_architecture (_uni ))))
		(_variable (_internal dPtr1probe164_zd ~extieee.std_logic_1164.STD_LOGIC 0 38524 (_process 0 ((i 1)))))
		(_variable (_internal dPtr1probe164_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 38525 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 38523 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1920225380 1869770801 909206882 52 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4620          1367697034231 Structure
(_unit VHDL (dptr_1_probe_15_5_b 0 38555 (structure 0 38572 ))
	(_version v98)
	(_time 1367697034232 2013.05.04 12:50:34)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code fbfafaaaa9adabecfdf9bda4abfeadfcfbfcf9fdad)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697034221)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 38583 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 38583 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 38583 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 38580 (_entity (_out ))))
			)
		)
	)
	(_instantiation dPtr_1_probe_15_pad_5 0 38586 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dPtr1probe155_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 38588 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 38592 
		(_object
			(_process
				(line__38594(_architecture 0 0 38594 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 38558 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 38559 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 38560 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 38561 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 38561 (_entity (_string \"dPtr_1_probe_15_5_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 38563 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_dPtr1probe155 ~extvital2000.VITAL_Timing.VitalDelayType01 0 38564 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 38566 (_entity (_in ))))
		(_port (_internal dPtr1probe155 ~extieee.std_logic_1164.STD_LOGIC 0 38566 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 38575 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal dPtr1probe155_out ~extieee.std_logic_1164.STD_LOGIC 0 38576 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 38578 (_architecture (_uni ))))
		(_variable (_internal dPtr1probe155_zd ~extieee.std_logic_1164.STD_LOGIC 0 38598 (_process 0 ((i 1)))))
		(_variable (_internal dPtr1probe155_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 38599 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 38597 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1920225380 1869770801 892429666 53 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4620          1367697034248 Structure
(_unit VHDL (dptr_1_probe_14_6_b 0 38629 (structure 0 38646 ))
	(_version v98)
	(_time 1367697034249 2013.05.04 12:50:34)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 0a0b080d5b5c5a1d0c084c555a0f5c0d0a0d080c5c)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697034242)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 38657 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 38657 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 38657 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 38654 (_entity (_out ))))
			)
		)
	)
	(_instantiation dPtr_1_probe_14_pad_6 0 38660 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dPtr1probe146_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 38662 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 38666 
		(_object
			(_process
				(line__38668(_architecture 0 0 38668 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 38632 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 38633 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 38634 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 38635 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 38635 (_entity (_string \"dPtr_1_probe_14_6_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 38637 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_dPtr1probe146 ~extvital2000.VITAL_Timing.VitalDelayType01 0 38638 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 38640 (_entity (_in ))))
		(_port (_internal dPtr1probe146 ~extieee.std_logic_1164.STD_LOGIC 0 38640 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 38649 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal dPtr1probe146_out ~extieee.std_logic_1164.STD_LOGIC 0 38650 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 38652 (_architecture (_uni ))))
		(_variable (_internal dPtr1probe146_zd ~extieee.std_logic_1164.STD_LOGIC 0 38672 (_process 0 ((i 1)))))
		(_variable (_internal dPtr1probe146_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 38673 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 38671 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1920225380 1869770801 875652450 54 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4620          1367697034267 Structure
(_unit VHDL (dptr_1_probe_13_7_b 0 38703 (structure 0 38720 ))
	(_version v98)
	(_time 1367697034268 2013.05.04 12:50:34)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 2a2b282f7b7c7a3d2c286c757a2f7c2d2a2d282c7c)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697034261)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 38731 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 38731 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 38731 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 38728 (_entity (_out ))))
			)
		)
	)
	(_instantiation dPtr_1_probe_13_pad_7 0 38734 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dPtr1probe137_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 38736 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 38740 
		(_object
			(_process
				(line__38742(_architecture 0 0 38742 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 38706 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 38707 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 38708 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 38709 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 38709 (_entity (_string \"dPtr_1_probe_13_7_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 38711 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_dPtr1probe137 ~extvital2000.VITAL_Timing.VitalDelayType01 0 38712 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 38714 (_entity (_in ))))
		(_port (_internal dPtr1probe137 ~extieee.std_logic_1164.STD_LOGIC 0 38714 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 38723 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal dPtr1probe137_out ~extieee.std_logic_1164.STD_LOGIC 0 38724 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 38726 (_architecture (_uni ))))
		(_variable (_internal dPtr1probe137_zd ~extieee.std_logic_1164.STD_LOGIC 0 38746 (_process 0 ((i 1)))))
		(_variable (_internal dPtr1probe137_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 38747 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 38745 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1920225380 1869770801 858875234 55 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4620          1367697034285 Structure
(_unit VHDL (dptr_1_probe_12_8_b 0 38777 (structure 0 38794 ))
	(_version v98)
	(_time 1367697034286 2013.05.04 12:50:34)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 39383b3d306f692e3f3b7f66693c6f3e393e3b3f6f)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697034279)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 38805 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 38805 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 38805 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 38802 (_entity (_out ))))
			)
		)
	)
	(_instantiation dPtr_1_probe_12_pad_8 0 38808 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dPtr1probe128_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 38810 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 38814 
		(_object
			(_process
				(line__38816(_architecture 0 0 38816 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 38780 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 38781 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 38782 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 38783 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 38783 (_entity (_string \"dPtr_1_probe_12_8_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 38785 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_dPtr1probe128 ~extvital2000.VITAL_Timing.VitalDelayType01 0 38786 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 38788 (_entity (_in ))))
		(_port (_internal dPtr1probe128 ~extieee.std_logic_1164.STD_LOGIC 0 38788 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 38797 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal dPtr1probe128_out ~extieee.std_logic_1164.STD_LOGIC 0 38798 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 38800 (_architecture (_uni ))))
		(_variable (_internal dPtr1probe128_zd ~extieee.std_logic_1164.STD_LOGIC 0 38820 (_process 0 ((i 1)))))
		(_variable (_internal dPtr1probe128_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 38821 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 38819 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1920225380 1869770801 842098018 56 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4620          1367697034302 Structure
(_unit VHDL (dptr_1_probe_11_9_b 0 38851 (structure 0 38868 ))
	(_version v98)
	(_time 1367697034303 2013.05.04 12:50:34)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 49484b4a401f195e4f4b0f16194c1f4e494e4b4f1f)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697034297)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 38879 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 38879 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 38879 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 38876 (_entity (_out ))))
			)
		)
	)
	(_instantiation dPtr_1_probe_11_pad_9 0 38882 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dPtr1probe119_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 38884 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 38888 
		(_object
			(_process
				(line__38890(_architecture 0 0 38890 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 38854 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 38855 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 38856 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 38857 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 38857 (_entity (_string \"dPtr_1_probe_11_9_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 38859 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_dPtr1probe119 ~extvital2000.VITAL_Timing.VitalDelayType01 0 38860 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 38862 (_entity (_in ))))
		(_port (_internal dPtr1probe119 ~extieee.std_logic_1164.STD_LOGIC 0 38862 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 38871 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal dPtr1probe119_out ~extieee.std_logic_1164.STD_LOGIC 0 38872 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 38874 (_architecture (_uni ))))
		(_variable (_internal dPtr1probe119_zd ~extieee.std_logic_1164.STD_LOGIC 0 38894 (_process 0 ((i 1)))))
		(_variable (_internal dPtr1probe119_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 38895 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 38893 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1920225380 1869770801 825320802 57 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4632          1367697034321 Structure
(_unit VHDL (dptr_1_probe_10_10_b 0 38925 (structure 0 38942 ))
	(_version v98)
	(_time 1367697034322 2013.05.04 12:50:34)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 58595a5a500e084f5e5a1e07085d0e5f585f5a5e0e)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697034315)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 38953 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 38953 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 38953 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 38950 (_entity (_out ))))
			)
		)
	)
	(_instantiation dPtr_1_probe_10_pad_10 0 38956 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dPtr1probe1010_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 38958 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 38962 
		(_object
			(_process
				(line__38964(_architecture 0 0 38964 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 38928 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 38929 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 38930 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 38931 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 38931 (_entity (_string \"dPtr_1_probe_10_10_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 38933 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_dPtr1probe1010 ~extvital2000.VITAL_Timing.VitalDelayType01 0 38934 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 38936 (_entity (_in ))))
		(_port (_internal dPtr1probe1010 ~extieee.std_logic_1164.STD_LOGIC 0 38936 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 38945 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal dPtr1probe1010_out ~extieee.std_logic_1164.STD_LOGIC 0 38946 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 38948 (_architecture (_uni ))))
		(_variable (_internal dPtr1probe1010_zd ~extieee.std_logic_1164.STD_LOGIC 0 38968 (_process 0 ((i 1)))))
		(_variable (_internal dPtr1probe1010_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 38969 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 38967 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1920225380 1869770801 808543586 12337 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4620          1367697034337 Structure
(_unit VHDL (dptr_1_probe_9_11_b 0 38999 (structure 0 39016 ))
	(_version v98)
	(_time 1367697034338 2013.05.04 12:50:34)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 68696a69603e387f6e6a2e37386d3e6f686f6a6e3e)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697034332)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 39027 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 39027 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 39027 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 39024 (_entity (_out ))))
			)
		)
	)
	(_instantiation dPtr_1_probe_9_pad_11 0 39030 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dPtr1probe911_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 39032 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 39036 
		(_object
			(_process
				(line__39038(_architecture 0 0 39038 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 39002 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 39003 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 39004 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 39005 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 39005 (_entity (_string \"dPtr_1_probe_9_11_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 39007 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_dPtr1probe911 ~extvital2000.VITAL_Timing.VitalDelayType01 0 39008 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 39010 (_entity (_in ))))
		(_port (_internal dPtr1probe911 ~extieee.std_logic_1164.STD_LOGIC 0 39010 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 39019 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal dPtr1probe911_out ~extieee.std_logic_1164.STD_LOGIC 0 39020 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 39022 (_architecture (_uni ))))
		(_variable (_internal dPtr1probe911_zd ~extieee.std_logic_1164.STD_LOGIC 0 39042 (_process 0 ((i 1)))))
		(_variable (_internal dPtr1probe911_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 39043 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 39041 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1920225380 1869770801 825845090 49 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4620          1367697034358 Structure
(_unit VHDL (dptr_1_probe_8_12_b 0 39073 (structure 0 39090 ))
	(_version v98)
	(_time 1367697034359 2013.05.04 12:50:34)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 78797a78702e286f7e7a3e27287d2e7f787f7a7e2e)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697034349)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 39101 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 39101 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 39101 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 39098 (_entity (_out ))))
			)
		)
	)
	(_instantiation dPtr_1_probe_8_pad_12 0 39104 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dPtr1probe812_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 39106 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 39110 
		(_object
			(_process
				(line__39112(_architecture 0 0 39112 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 39076 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 39077 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 39078 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 39079 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 39079 (_entity (_string \"dPtr_1_probe_8_12_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 39081 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_dPtr1probe812 ~extvital2000.VITAL_Timing.VitalDelayType01 0 39082 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 39084 (_entity (_in ))))
		(_port (_internal dPtr1probe812 ~extieee.std_logic_1164.STD_LOGIC 0 39084 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 39093 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal dPtr1probe812_out ~extieee.std_logic_1164.STD_LOGIC 0 39094 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 39096 (_architecture (_uni ))))
		(_variable (_internal dPtr1probe812_zd ~extieee.std_logic_1164.STD_LOGIC 0 39116 (_process 0 ((i 1)))))
		(_variable (_internal dPtr1probe812_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 39117 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 39115 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1920225380 1869770801 825779554 50 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4620          1367697034376 Structure
(_unit VHDL (dptr_1_probe_7_13_b 0 39147 (structure 0 39164 ))
	(_version v98)
	(_time 1367697034377 2013.05.04 12:50:34)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 9796959990c1c7809195d1c8c792c19097909591c1)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697034370)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 39175 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 39175 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 39175 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 39172 (_entity (_out ))))
			)
		)
	)
	(_instantiation dPtr_1_probe_7_pad_13 0 39178 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dPtr1probe713_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 39180 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 39184 
		(_object
			(_process
				(line__39186(_architecture 0 0 39186 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 39150 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 39151 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 39152 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 39153 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 39153 (_entity (_string \"dPtr_1_probe_7_13_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 39155 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_dPtr1probe713 ~extvital2000.VITAL_Timing.VitalDelayType01 0 39156 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 39158 (_entity (_in ))))
		(_port (_internal dPtr1probe713 ~extieee.std_logic_1164.STD_LOGIC 0 39158 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 39167 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal dPtr1probe713_out ~extieee.std_logic_1164.STD_LOGIC 0 39168 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 39170 (_architecture (_uni ))))
		(_variable (_internal dPtr1probe713_zd ~extieee.std_logic_1164.STD_LOGIC 0 39190 (_process 0 ((i 1)))))
		(_variable (_internal dPtr1probe713_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 39191 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 39189 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1920225380 1869770801 825714018 51 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4620          1367697034394 Structure
(_unit VHDL (dptr_1_probe_6_14_b 0 39221 (structure 0 39238 ))
	(_version v98)
	(_time 1367697034395 2013.05.04 12:50:34)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code a6a7a4f0a0f0f6b1a0a4e0f9f6a3f0a1a6a1a4a0f0)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697034388)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 39249 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 39249 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 39249 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 39246 (_entity (_out ))))
			)
		)
	)
	(_instantiation dPtr_1_probe_6_pad_14 0 39252 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dPtr1probe614_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 39254 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 39258 
		(_object
			(_process
				(line__39260(_architecture 0 0 39260 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 39224 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 39225 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 39226 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 39227 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 39227 (_entity (_string \"dPtr_1_probe_6_14_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 39229 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_dPtr1probe614 ~extvital2000.VITAL_Timing.VitalDelayType01 0 39230 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 39232 (_entity (_in ))))
		(_port (_internal dPtr1probe614 ~extieee.std_logic_1164.STD_LOGIC 0 39232 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 39241 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal dPtr1probe614_out ~extieee.std_logic_1164.STD_LOGIC 0 39242 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 39244 (_architecture (_uni ))))
		(_variable (_internal dPtr1probe614_zd ~extieee.std_logic_1164.STD_LOGIC 0 39264 (_process 0 ((i 1)))))
		(_variable (_internal dPtr1probe614_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 39265 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 39263 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1920225380 1869770801 825648482 52 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4620          1367697034411 Structure
(_unit VHDL (dptr_1_probe_5_15_b 0 39295 (structure 0 39312 ))
	(_version v98)
	(_time 1367697034412 2013.05.04 12:50:34)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code b6b7b4e3b0e0e6a1b0b4f0e9e6b3e0b1b6b1b4b0e0)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697034405)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 39323 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 39323 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 39323 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 39320 (_entity (_out ))))
			)
		)
	)
	(_instantiation dPtr_1_probe_5_pad_15 0 39326 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dPtr1probe515_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 39328 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 39332 
		(_object
			(_process
				(line__39334(_architecture 0 0 39334 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 39298 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 39299 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 39300 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 39301 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 39301 (_entity (_string \"dPtr_1_probe_5_15_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 39303 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_dPtr1probe515 ~extvital2000.VITAL_Timing.VitalDelayType01 0 39304 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 39306 (_entity (_in ))))
		(_port (_internal dPtr1probe515 ~extieee.std_logic_1164.STD_LOGIC 0 39306 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 39315 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal dPtr1probe515_out ~extieee.std_logic_1164.STD_LOGIC 0 39316 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 39318 (_architecture (_uni ))))
		(_variable (_internal dPtr1probe515_zd ~extieee.std_logic_1164.STD_LOGIC 0 39338 (_process 0 ((i 1)))))
		(_variable (_internal dPtr1probe515_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 39339 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 39337 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1920225380 1869770801 825582946 53 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4620          1367697034430 Structure
(_unit VHDL (dptr_1_probe_4_16_b 0 39369 (structure 0 39386 ))
	(_version v98)
	(_time 1367697034431 2013.05.04 12:50:34)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code c6c7c492c09096d1c0c4809996c390c1c6c1c4c090)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697034424)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 39397 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 39397 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 39397 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 39394 (_entity (_out ))))
			)
		)
	)
	(_instantiation dPtr_1_probe_4_pad_16 0 39400 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dPtr1probe416_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 39402 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 39406 
		(_object
			(_process
				(line__39408(_architecture 0 0 39408 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 39372 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 39373 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 39374 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 39375 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 39375 (_entity (_string \"dPtr_1_probe_4_16_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 39377 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_dPtr1probe416 ~extvital2000.VITAL_Timing.VitalDelayType01 0 39378 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 39380 (_entity (_in ))))
		(_port (_internal dPtr1probe416 ~extieee.std_logic_1164.STD_LOGIC 0 39380 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 39389 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal dPtr1probe416_out ~extieee.std_logic_1164.STD_LOGIC 0 39390 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 39392 (_architecture (_uni ))))
		(_variable (_internal dPtr1probe416_zd ~extieee.std_logic_1164.STD_LOGIC 0 39412 (_process 0 ((i 1)))))
		(_variable (_internal dPtr1probe416_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 39413 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 39411 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1920225380 1869770801 825517410 54 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4620          1367697034455 Structure
(_unit VHDL (dptr_1_probe_3_17_b 0 39443 (structure 0 39460 ))
	(_version v98)
	(_time 1367697034456 2013.05.04 12:50:34)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code e5e4e7b7e0b3b5f2e3e7a3bab5e0b3e2e5e2e7e3b3)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697034441)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 39471 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 39471 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 39471 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 39468 (_entity (_out ))))
			)
		)
	)
	(_instantiation dPtr_1_probe_3_pad_17 0 39474 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dPtr1probe317_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 39476 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 39480 
		(_object
			(_process
				(line__39482(_architecture 0 0 39482 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 39446 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 39447 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 39448 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 39449 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 39449 (_entity (_string \"dPtr_1_probe_3_17_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 39451 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_dPtr1probe317 ~extvital2000.VITAL_Timing.VitalDelayType01 0 39452 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 39454 (_entity (_in ))))
		(_port (_internal dPtr1probe317 ~extieee.std_logic_1164.STD_LOGIC 0 39454 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 39463 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal dPtr1probe317_out ~extieee.std_logic_1164.STD_LOGIC 0 39464 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 39466 (_architecture (_uni ))))
		(_variable (_internal dPtr1probe317_zd ~extieee.std_logic_1164.STD_LOGIC 0 39486 (_process 0 ((i 1)))))
		(_variable (_internal dPtr1probe317_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 39487 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 39485 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1920225380 1869770801 825451874 55 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4620          1367697034472 Structure
(_unit VHDL (dptr_1_probe_2_18_b 0 39517 (structure 0 39534 ))
	(_version v98)
	(_time 1367697034473 2013.05.04 12:50:34)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code f4f5f6a5f0a2a4e3f2f6b2aba4f1a2f3f4f3f6f2a2)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697034467)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 39545 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 39545 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 39545 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 39542 (_entity (_out ))))
			)
		)
	)
	(_instantiation dPtr_1_probe_2_pad_18 0 39548 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dPtr1probe218_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 39550 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 39554 
		(_object
			(_process
				(line__39556(_architecture 0 0 39556 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 39520 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 39521 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 39522 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 39523 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 39523 (_entity (_string \"dPtr_1_probe_2_18_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 39525 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_dPtr1probe218 ~extvital2000.VITAL_Timing.VitalDelayType01 0 39526 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 39528 (_entity (_in ))))
		(_port (_internal dPtr1probe218 ~extieee.std_logic_1164.STD_LOGIC 0 39528 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 39537 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal dPtr1probe218_out ~extieee.std_logic_1164.STD_LOGIC 0 39538 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 39540 (_architecture (_uni ))))
		(_variable (_internal dPtr1probe218_zd ~extieee.std_logic_1164.STD_LOGIC 0 39560 (_process 0 ((i 1)))))
		(_variable (_internal dPtr1probe218_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 39561 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 39559 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1920225380 1869770801 825386338 56 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4620          1367697034494 Structure
(_unit VHDL (dptr_1_probe_1_19_b 0 39591 (structure 0 39608 ))
	(_version v98)
	(_time 1367697034495 2013.05.04 12:50:34)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 04050703005254130206425b540152030403060252)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697034488)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 39619 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 39619 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 39619 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 39616 (_entity (_out ))))
			)
		)
	)
	(_instantiation dPtr_1_probe_1_pad_19 0 39622 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dPtr1probe119_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 39624 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 39628 
		(_object
			(_process
				(line__39630(_architecture 0 0 39630 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 39594 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 39595 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 39596 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 39597 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 39597 (_entity (_string \"dPtr_1_probe_1_19_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 39599 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_dPtr1probe119 ~extvital2000.VITAL_Timing.VitalDelayType01 0 39600 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 39602 (_entity (_in ))))
		(_port (_internal dPtr1probe119 ~extieee.std_logic_1164.STD_LOGIC 0 39602 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 39611 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal dPtr1probe119_out ~extieee.std_logic_1164.STD_LOGIC 0 39612 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 39614 (_architecture (_uni ))))
		(_variable (_internal dPtr1probe119_zd ~extieee.std_logic_1164.STD_LOGIC 0 39634 (_process 0 ((i 1)))))
		(_variable (_internal dPtr1probe119_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 39635 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 39633 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1920225380 1869770801 825320802 57 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4591          1367697034511 Structure
(_unit VHDL (clocks_out_35_b 0 39665 (structure 0 39682 ))
	(_version v98)
	(_time 1367697034512 2013.05.04 12:50:34)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 14151013434316021315564f461142124213111310)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697034505)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 39693 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 39693 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 39693 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 39690 (_entity (_out ))))
			)
		)
	)
	(_instantiation clocks_out_pad_35 0 39696 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(clocksout35_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 39698 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 39702 
		(_object
			(_process
				(line__39704(_architecture 0 0 39704 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 39668 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 39669 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 39670 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 39671 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 39671 (_entity (_string \"clocks_out_35_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 39673 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_clocksout35 ~extvital2000.VITAL_Timing.VitalDelayType01 0 39674 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 39676 (_entity (_in ))))
		(_port (_internal clocksout35 ~extieee.std_logic_1164.STD_LOGIC 0 39676 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 39685 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal clocksout35_out ~extieee.std_logic_1164.STD_LOGIC 0 39686 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 39688 (_architecture (_uni ))))
		(_variable (_internal clocksout35_zd ~extieee.std_logic_1164.STD_LOGIC 0 39708 (_process 0 ((i 1)))))
		(_variable (_internal clocksout35_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 39709 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 39707 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1668246627 1970238315 3486580 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4591          1367697034528 Structure
(_unit VHDL (clocks_out_34_b 0 39739 (structure 0 39756 ))
	(_version v98)
	(_time 1367697034529 2013.05.04 12:50:34)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 232227277374213524226178712675257524262427)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697034522)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 39767 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 39767 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 39767 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 39764 (_entity (_out ))))
			)
		)
	)
	(_instantiation clocks_out_pad_34 0 39770 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(clocksout34_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 39772 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 39776 
		(_object
			(_process
				(line__39778(_architecture 0 0 39778 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 39742 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 39743 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 39744 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 39745 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 39745 (_entity (_string \"clocks_out_34_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 39747 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_clocksout34 ~extvital2000.VITAL_Timing.VitalDelayType01 0 39748 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 39750 (_entity (_in ))))
		(_port (_internal clocksout34 ~extieee.std_logic_1164.STD_LOGIC 0 39750 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 39759 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal clocksout34_out ~extieee.std_logic_1164.STD_LOGIC 0 39760 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 39762 (_architecture (_uni ))))
		(_variable (_internal clocksout34_zd ~extieee.std_logic_1164.STD_LOGIC 0 39782 (_process 0 ((i 1)))))
		(_variable (_internal clocksout34_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 39783 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 39781 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1668246627 1970238315 3421044 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4591          1367697034544 Structure
(_unit VHDL (clocks_out_33_b 0 39813 (structure 0 39830 ))
	(_version v98)
	(_time 1367697034545 2013.05.04 12:50:34)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 333237366364312534327168613665356534363437)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697034539)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 39841 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 39841 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 39841 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 39838 (_entity (_out ))))
			)
		)
	)
	(_instantiation clocks_out_pad_33 0 39844 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(clocksout33_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 39846 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 39850 
		(_object
			(_process
				(line__39852(_architecture 0 0 39852 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 39816 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 39817 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 39818 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 39819 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 39819 (_entity (_string \"clocks_out_33_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 39821 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_clocksout33 ~extvital2000.VITAL_Timing.VitalDelayType01 0 39822 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 39824 (_entity (_in ))))
		(_port (_internal clocksout33 ~extieee.std_logic_1164.STD_LOGIC 0 39824 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 39833 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal clocksout33_out ~extieee.std_logic_1164.STD_LOGIC 0 39834 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 39836 (_architecture (_uni ))))
		(_variable (_internal clocksout33_zd ~extieee.std_logic_1164.STD_LOGIC 0 39856 (_process 0 ((i 1)))))
		(_variable (_internal clocksout33_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 39857 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 39855 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1668246627 1970238315 3355508 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4591          1367697034562 Structure
(_unit VHDL (clocks_out_32_b 0 39887 (structure 0 39904 ))
	(_version v98)
	(_time 1367697034563 2013.05.04 12:50:34)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 525356510305504455531009005704540455575556)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697034556)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 39915 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 39915 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 39915 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 39912 (_entity (_out ))))
			)
		)
	)
	(_instantiation clocks_out_pad_32 0 39918 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(clocksout32_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 39920 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 39924 
		(_object
			(_process
				(line__39926(_architecture 0 0 39926 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 39890 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 39891 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 39892 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 39893 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 39893 (_entity (_string \"clocks_out_32_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 39895 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_clocksout32 ~extvital2000.VITAL_Timing.VitalDelayType01 0 39896 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 39898 (_entity (_in ))))
		(_port (_internal clocksout32 ~extieee.std_logic_1164.STD_LOGIC 0 39898 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 39907 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal clocksout32_out ~extieee.std_logic_1164.STD_LOGIC 0 39908 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 39910 (_architecture (_uni ))))
		(_variable (_internal clocksout32_zd ~extieee.std_logic_1164.STD_LOGIC 0 39930 (_process 0 ((i 1)))))
		(_variable (_internal clocksout32_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 39931 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 39929 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1668246627 1970238315 3289972 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4591          1367697034582 Structure
(_unit VHDL (clocks_out_31_b 0 39961 (structure 0 39978 ))
	(_version v98)
	(_time 1367697034583 2013.05.04 12:50:34)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 626366623335607465632039306734643465676566)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697034575)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 39989 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 39989 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 39989 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 39986 (_entity (_out ))))
			)
		)
	)
	(_instantiation clocks_out_pad_31 0 39992 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(clocksout31_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 39994 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 39998 
		(_object
			(_process
				(line__40000(_architecture 0 0 40000 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 39964 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 39965 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 39966 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 39967 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 39967 (_entity (_string \"clocks_out_31_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 39969 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_clocksout31 ~extvital2000.VITAL_Timing.VitalDelayType01 0 39970 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 39972 (_entity (_in ))))
		(_port (_internal clocksout31 ~extieee.std_logic_1164.STD_LOGIC 0 39972 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 39981 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal clocksout31_out ~extieee.std_logic_1164.STD_LOGIC 0 39982 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 39984 (_architecture (_uni ))))
		(_variable (_internal clocksout31_zd ~extieee.std_logic_1164.STD_LOGIC 0 40004 (_process 0 ((i 1)))))
		(_variable (_internal clocksout31_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 40005 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 40003 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1668246627 1970238315 3224436 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4591          1367697034599 Structure
(_unit VHDL (clocks_out_30_b 0 40035 (structure 0 40052 ))
	(_version v98)
	(_time 1367697034600 2013.05.04 12:50:34)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 71707570232673677670332a237427772776747675)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697034594)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 40063 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 40063 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 40063 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 40060 (_entity (_out ))))
			)
		)
	)
	(_instantiation clocks_out_pad_30 0 40066 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(clocksout30_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 40068 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 40072 
		(_object
			(_process
				(line__40074(_architecture 0 0 40074 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 40038 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 40039 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 40040 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 40041 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 40041 (_entity (_string \"clocks_out_30_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 40043 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_clocksout30 ~extvital2000.VITAL_Timing.VitalDelayType01 0 40044 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 40046 (_entity (_in ))))
		(_port (_internal clocksout30 ~extieee.std_logic_1164.STD_LOGIC 0 40046 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 40055 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal clocksout30_out ~extieee.std_logic_1164.STD_LOGIC 0 40056 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 40058 (_architecture (_uni ))))
		(_variable (_internal clocksout30_zd ~extieee.std_logic_1164.STD_LOGIC 0 40078 (_process 0 ((i 1)))))
		(_variable (_internal clocksout30_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 40079 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 40077 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1668246627 1970238315 3158900 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4591          1367697034624 Structure
(_unit VHDL (clocks_out_29_b 0 40109 (structure 0 40126 ))
	(_version v98)
	(_time 1367697034625 2013.05.04 12:50:34)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 8180858fd3d683978680c3dad384d787d786848685)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697034616)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 40137 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 40137 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 40137 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 40134 (_entity (_out ))))
			)
		)
	)
	(_instantiation clocks_out_pad_29 0 40140 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(clocksout29_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 40142 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 40146 
		(_object
			(_process
				(line__40148(_architecture 0 0 40148 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 40112 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 40113 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 40114 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 40115 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 40115 (_entity (_string \"clocks_out_29_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 40117 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_clocksout29 ~extvital2000.VITAL_Timing.VitalDelayType01 0 40118 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 40120 (_entity (_in ))))
		(_port (_internal clocksout29 ~extieee.std_logic_1164.STD_LOGIC 0 40120 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 40129 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal clocksout29_out ~extieee.std_logic_1164.STD_LOGIC 0 40130 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 40132 (_architecture (_uni ))))
		(_variable (_internal clocksout29_zd ~extieee.std_logic_1164.STD_LOGIC 0 40152 (_process 0 ((i 1)))))
		(_variable (_internal clocksout29_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 40153 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 40151 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1668246627 1970238315 3748468 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4591          1367697034658 Structure
(_unit VHDL (clocks_out_28_b 0 40183 (structure 0 40200 ))
	(_version v98)
	(_time 1367697034659 2013.05.04 12:50:34)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code b0b1b4e4e3e7b2a6b7b1f2ebe2b5e6b6e6b7b5b7b4)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697034651)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 40211 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 40211 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 40211 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 40208 (_entity (_out ))))
			)
		)
	)
	(_instantiation clocks_out_pad_28 0 40214 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(clocksout28_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 40216 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 40220 
		(_object
			(_process
				(line__40222(_architecture 0 0 40222 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 40186 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 40187 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 40188 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 40189 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 40189 (_entity (_string \"clocks_out_28_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 40191 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_clocksout28 ~extvital2000.VITAL_Timing.VitalDelayType01 0 40192 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 40194 (_entity (_in ))))
		(_port (_internal clocksout28 ~extieee.std_logic_1164.STD_LOGIC 0 40194 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 40203 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal clocksout28_out ~extieee.std_logic_1164.STD_LOGIC 0 40204 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 40206 (_architecture (_uni ))))
		(_variable (_internal clocksout28_zd ~extieee.std_logic_1164.STD_LOGIC 0 40226 (_process 0 ((i 1)))))
		(_variable (_internal clocksout28_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 40227 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 40225 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1668246627 1970238315 3682932 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4591          1367697034685 Structure
(_unit VHDL (clocks_out_27_b 0 40257 (structure 0 40274 ))
	(_version v98)
	(_time 1367697034686 2013.05.04 12:50:34)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code bfbebbebbae8bda9b8befde4edbae9b9e9b8bab8bb)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697034679)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 40285 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 40285 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 40285 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 40282 (_entity (_out ))))
			)
		)
	)
	(_instantiation clocks_out_pad_27 0 40288 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(clocksout27_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 40290 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 40294 
		(_object
			(_process
				(line__40296(_architecture 0 0 40296 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 40260 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 40261 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 40262 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 40263 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 40263 (_entity (_string \"clocks_out_27_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 40265 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_clocksout27 ~extvital2000.VITAL_Timing.VitalDelayType01 0 40266 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 40268 (_entity (_in ))))
		(_port (_internal clocksout27 ~extieee.std_logic_1164.STD_LOGIC 0 40268 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 40277 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal clocksout27_out ~extieee.std_logic_1164.STD_LOGIC 0 40278 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 40280 (_architecture (_uni ))))
		(_variable (_internal clocksout27_zd ~extieee.std_logic_1164.STD_LOGIC 0 40300 (_process 0 ((i 1)))))
		(_variable (_internal clocksout27_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 40301 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 40299 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1668246627 1970238315 3617396 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4591          1367697034707 Structure
(_unit VHDL (clocks_out_26_b 0 40331 (structure 0 40348 ))
	(_version v98)
	(_time 1367697034708 2013.05.04 12:50:34)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code dedfda8cd889dcc8d9df9c858cdb88d888d9dbd9da)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697034700)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 40359 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 40359 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 40359 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 40356 (_entity (_out ))))
			)
		)
	)
	(_instantiation clocks_out_pad_26 0 40362 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(clocksout26_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 40364 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 40368 
		(_object
			(_process
				(line__40370(_architecture 0 0 40370 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 40334 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 40335 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 40336 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 40337 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 40337 (_entity (_string \"clocks_out_26_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 40339 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_clocksout26 ~extvital2000.VITAL_Timing.VitalDelayType01 0 40340 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 40342 (_entity (_in ))))
		(_port (_internal clocksout26 ~extieee.std_logic_1164.STD_LOGIC 0 40342 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 40351 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal clocksout26_out ~extieee.std_logic_1164.STD_LOGIC 0 40352 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 40354 (_architecture (_uni ))))
		(_variable (_internal clocksout26_zd ~extieee.std_logic_1164.STD_LOGIC 0 40374 (_process 0 ((i 1)))))
		(_variable (_internal clocksout26_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 40375 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 40373 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1668246627 1970238315 3551860 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4591          1367697034726 Structure
(_unit VHDL (clocks_out_25_b 0 40405 (structure 0 40422 ))
	(_version v98)
	(_time 1367697034727 2013.05.04 12:50:34)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code eeefeabde8b9ecf8e9efacb5bcebb8e8b8e9ebe9ea)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697034719)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 40433 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 40433 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 40433 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 40430 (_entity (_out ))))
			)
		)
	)
	(_instantiation clocks_out_pad_25 0 40436 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(clocksout25_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 40438 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 40442 
		(_object
			(_process
				(line__40444(_architecture 0 0 40444 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 40408 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 40409 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 40410 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 40411 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 40411 (_entity (_string \"clocks_out_25_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 40413 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_clocksout25 ~extvital2000.VITAL_Timing.VitalDelayType01 0 40414 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 40416 (_entity (_in ))))
		(_port (_internal clocksout25 ~extieee.std_logic_1164.STD_LOGIC 0 40416 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 40425 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal clocksout25_out ~extieee.std_logic_1164.STD_LOGIC 0 40426 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 40428 (_architecture (_uni ))))
		(_variable (_internal clocksout25_zd ~extieee.std_logic_1164.STD_LOGIC 0 40448 (_process 0 ((i 1)))))
		(_variable (_internal clocksout25_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 40449 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 40447 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1668246627 1970238315 3486324 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4591          1367697034745 Structure
(_unit VHDL (clocks_out_24_b 0 40479 (structure 0 40496 ))
	(_version v98)
	(_time 1367697034746 2013.05.04 12:50:34)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code fefffaaef8a9fce8f9ffbca5acfba8f8a8f9fbf9fa)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697034739)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 40507 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 40507 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 40507 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 40504 (_entity (_out ))))
			)
		)
	)
	(_instantiation clocks_out_pad_24 0 40510 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(clocksout24_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 40512 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 40516 
		(_object
			(_process
				(line__40518(_architecture 0 0 40518 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 40482 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 40483 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 40484 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 40485 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 40485 (_entity (_string \"clocks_out_24_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 40487 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_clocksout24 ~extvital2000.VITAL_Timing.VitalDelayType01 0 40488 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 40490 (_entity (_in ))))
		(_port (_internal clocksout24 ~extieee.std_logic_1164.STD_LOGIC 0 40490 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 40499 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal clocksout24_out ~extieee.std_logic_1164.STD_LOGIC 0 40500 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 40502 (_architecture (_uni ))))
		(_variable (_internal clocksout24_zd ~extieee.std_logic_1164.STD_LOGIC 0 40522 (_process 0 ((i 1)))))
		(_variable (_internal clocksout24_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 40523 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 40521 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1668246627 1970238315 3420788 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4591          1367697034772 Structure
(_unit VHDL (clocks_out_23_b 0 40553 (structure 0 40570 ))
	(_version v98)
	(_time 1367697034773 2013.05.04 12:50:34)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 1d1c161a1a4a1f0b1a1c5f464f184b1b4b1a181a19)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697034760)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 40581 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 40581 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 40581 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 40578 (_entity (_out ))))
			)
		)
	)
	(_instantiation clocks_out_pad_23 0 40584 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(clocksout23_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 40586 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 40590 
		(_object
			(_process
				(line__40592(_architecture 0 0 40592 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 40556 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 40557 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 40558 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 40559 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 40559 (_entity (_string \"clocks_out_23_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 40561 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_clocksout23 ~extvital2000.VITAL_Timing.VitalDelayType01 0 40562 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 40564 (_entity (_in ))))
		(_port (_internal clocksout23 ~extieee.std_logic_1164.STD_LOGIC 0 40564 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 40573 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal clocksout23_out ~extieee.std_logic_1164.STD_LOGIC 0 40574 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 40576 (_architecture (_uni ))))
		(_variable (_internal clocksout23_zd ~extieee.std_logic_1164.STD_LOGIC 0 40596 (_process 0 ((i 1)))))
		(_variable (_internal clocksout23_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 40597 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 40595 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1668246627 1970238315 3355252 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4591          1367697034793 Structure
(_unit VHDL (clocks_out_22_b 0 40627 (structure 0 40644 ))
	(_version v98)
	(_time 1367697034794 2013.05.04 12:50:34)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 2c2d27282c7b2e3a2b2d6e777e297a2a7a2b292b28)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697034787)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 40655 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 40655 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 40655 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 40652 (_entity (_out ))))
			)
		)
	)
	(_instantiation clocks_out_pad_22 0 40658 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(clocksout22_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 40660 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 40664 
		(_object
			(_process
				(line__40666(_architecture 0 0 40666 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 40630 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 40631 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 40632 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 40633 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 40633 (_entity (_string \"clocks_out_22_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 40635 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_clocksout22 ~extvital2000.VITAL_Timing.VitalDelayType01 0 40636 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 40638 (_entity (_in ))))
		(_port (_internal clocksout22 ~extieee.std_logic_1164.STD_LOGIC 0 40638 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 40647 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal clocksout22_out ~extieee.std_logic_1164.STD_LOGIC 0 40648 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 40650 (_architecture (_uni ))))
		(_variable (_internal clocksout22_zd ~extieee.std_logic_1164.STD_LOGIC 0 40670 (_process 0 ((i 1)))))
		(_variable (_internal clocksout22_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 40671 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 40669 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1668246627 1970238315 3289716 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4591          1367697034818 Structure
(_unit VHDL (clocks_out_21_b 0 40701 (structure 0 40718 ))
	(_version v98)
	(_time 1367697034819 2013.05.04 12:50:34)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 4c4d474e4c1b4e5a4b4d0e171e491a4a1a4b494b48)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697034810)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 40729 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 40729 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 40729 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 40726 (_entity (_out ))))
			)
		)
	)
	(_instantiation clocks_out_pad_21 0 40732 (_component xo2iobuf )
		(_port
			((I)(IOLDO_ipd))
			((T)(GNDI))
			((PAD)(clocksout21_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 40734 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 40738 
		(_object
			(_process
				(line__40740(_architecture 0 0 40740 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 40704 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 40705 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 40706 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 40707 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 40707 (_entity (_string \"clocks_out_21_B"\))))
		(_generic (_internal tipd_IOLDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 40709 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_IOLDO_clocksout21 ~extvital2000.VITAL_Timing.VitalDelayType01 0 40710 (_entity (((ns 0))((ns 0))))))
		(_port (_internal IOLDO ~extieee.std_logic_1164.STD_LOGIC 0 40712 (_entity (_in ))))
		(_port (_internal clocksout21 ~extieee.std_logic_1164.STD_LOGIC 0 40712 (_entity (_out )(_param_out))))
		(_signal (_internal IOLDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 40721 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal clocksout21_out ~extieee.std_logic_1164.STD_LOGIC 0 40722 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 40724 (_architecture (_uni ))))
		(_variable (_internal clocksout21_zd ~extieee.std_logic_1164.STD_LOGIC 0 40744 (_process 0 ((i 1)))))
		(_variable (_internal clocksout21_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 40745 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 40743 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1668246627 1970238315 3224180 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 10110         1367697034837 Structure
(_unit VHDL (clocks_out_21_mgiol 0 40775 (structure 0 40805 ))
	(_version v98)
	(_time 1367697034838 2013.05.04 12:50:34)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 5b5a50585a0c594d095d1900095e0d5d0d5c5e5c5f)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697034829)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(mfflsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 40822 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 40822 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 40822 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 40823 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 40823 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 40826 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 40826 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 40819 (_entity (_out ))))
			)
		)
	)
	(_instantiation dROM_DOUT_1io_21 0 40829 (_component mfflsre )
		(_port
			((D0)(OPOS_dly))
			((SP)(CE_dly))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(IOLDO_out))
		)
		(_use (_entity . mfflsre)
		)
	)
	(_instantiation CLK_INVERTERIN 0 40832 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 40834 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 40838 
		(_object
			(_process
				(line__40840(_architecture 0 0 40840 (_procedure_call (_simple)(_target(5))(_sensitivity(1)))))
				(line__40841(_architecture 1 0 40841 (_procedure_call (_simple)(_target(7))(_sensitivity(2)))))
				(line__40842(_architecture 2 0 40842 (_procedure_call (_simple)(_target(9))(_sensitivity(3)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 40846 
		(_object
			(_process
				(line__40848(_architecture 3 0 40848 (_procedure_call (_simple)(_target(6))(_sensitivity(5)))))
				(line__40849(_architecture 4 0 40849 (_procedure_call (_simple)(_target(8))(_sensitivity(7)))))
				(line__40850(_architecture 5 0 40850 (_procedure_call (_simple)(_target(10))(_sensitivity(9)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 40778 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 40779 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 40780 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 40781 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 40781 (_entity (_string \"clocks_out_21_MGIOL"\))))
		(_generic (_internal tipd_OPOS ~extvital2000.VITAL_Timing.VitalDelayType01 0 40783 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 40784 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 40785 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_IOLDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 40786 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 40787 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 40788 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 40789 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 40790 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_OPOS_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 40791 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_OPOS_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 40792 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_OPOS_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 40793 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 40794 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 40795 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 40796 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal IOLDO ~extieee.std_logic_1164.STD_LOGIC 0 40798 (_entity (_out )(_param_out))))
		(_port (_internal OPOS ~extieee.std_logic_1164.STD_LOGIC 0 40798 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 40798 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 40799 (_entity (_in ))))
		(_signal (_internal IOLDO_out ~extieee.std_logic_1164.STD_LOGIC 0 40808 (_architecture (_uni ((i 1))))))
		(_signal (_internal OPOS_ipd ~extieee.std_logic_1164.STD_LOGIC 0 40809 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal OPOS_dly ~extieee.std_logic_1164.STD_LOGIC 0 40810 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 40811 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 40812 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 40813 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 40814 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 40816 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 40817 (_architecture (_uni ))))
		(_variable (_internal IOLDO_zd ~extieee.std_logic_1164.STD_LOGIC 0 40854 (_process 0 ((i 1)))))
		(_variable (_internal IOLDO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 40855 (_process 0 )))
		(_variable (_internal tviol_OPOS_CLK ~extieee.std_logic_1164.X01 0 40857 (_process 0 ((i 2)))))
		(_variable (_internal OPOS_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 40858 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 40859 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 40860 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 40861 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 40862 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 6 0 40853 (_process (_simple)(_target(0))(_sensitivity(4)(6)(8)(10))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(1397706831 )
		(4934723 )
		(17731 )
		(1145851721 79 )
	)
	(_model . Structure 7 -1
	)
)
V 000050 55 4591          1367697034855 Structure
(_unit VHDL (clocks_out_20_b 0 40938 (structure 0 40955 ))
	(_version v98)
	(_time 1367697034856 2013.05.04 12:50:34)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 6b6a606b6a3c697d6c6a2930396e3d6d3d6c6e6c6f)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697034849)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 40966 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 40966 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 40966 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 40963 (_entity (_out ))))
			)
		)
	)
	(_instantiation clocks_out_pad_20 0 40969 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(clocksout20_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 40971 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 40975 
		(_object
			(_process
				(line__40977(_architecture 0 0 40977 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 40941 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 40942 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 40943 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 40944 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 40944 (_entity (_string \"clocks_out_20_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 40946 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_clocksout20 ~extvital2000.VITAL_Timing.VitalDelayType01 0 40947 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 40949 (_entity (_in ))))
		(_port (_internal clocksout20 ~extieee.std_logic_1164.STD_LOGIC 0 40949 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 40958 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal clocksout20_out ~extieee.std_logic_1164.STD_LOGIC 0 40959 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 40961 (_architecture (_uni ))))
		(_variable (_internal clocksout20_zd ~extieee.std_logic_1164.STD_LOGIC 0 40981 (_process 0 ((i 1)))))
		(_variable (_internal clocksout20_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 40982 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 40980 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1668246627 1970238315 3158644 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4591          1367697034873 Structure
(_unit VHDL (clocks_out_19_b 0 41012 (structure 0 41029 ))
	(_version v98)
	(_time 1367697034874 2013.05.04 12:50:34)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 7a7b717b782d786c7d7b3821287f2c7c2c7d7f7d7e)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697034867)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 41040 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 41040 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 41040 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 41037 (_entity (_out ))))
			)
		)
	)
	(_instantiation clocks_out_pad_19 0 41043 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(clocksout19_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 41045 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 41049 
		(_object
			(_process
				(line__41051(_architecture 0 0 41051 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 41015 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 41016 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 41017 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 41018 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 41018 (_entity (_string \"clocks_out_19_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 41020 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_clocksout19 ~extvital2000.VITAL_Timing.VitalDelayType01 0 41021 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 41023 (_entity (_in ))))
		(_port (_internal clocksout19 ~extieee.std_logic_1164.STD_LOGIC 0 41023 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 41032 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal clocksout19_out ~extieee.std_logic_1164.STD_LOGIC 0 41033 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 41035 (_architecture (_uni ))))
		(_variable (_internal clocksout19_zd ~extieee.std_logic_1164.STD_LOGIC 0 41055 (_process 0 ((i 1)))))
		(_variable (_internal clocksout19_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 41056 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 41054 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1668246627 1970238315 3748212 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4591          1367697034896 Structure
(_unit VHDL (clocks_out_18_b 0 41086 (structure 0 41103 ))
	(_version v98)
	(_time 1367697034897 2013.05.04 12:50:34)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 9a9b919598cd988c9d9bd8c1c89fcc9ccc9d9f9d9e)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697034885)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 41114 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 41114 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 41114 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 41111 (_entity (_out ))))
			)
		)
	)
	(_instantiation clocks_out_pad_18 0 41117 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(clocksout18_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 41119 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 41123 
		(_object
			(_process
				(line__41125(_architecture 0 0 41125 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 41089 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 41090 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 41091 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 41092 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 41092 (_entity (_string \"clocks_out_18_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 41094 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_clocksout18 ~extvital2000.VITAL_Timing.VitalDelayType01 0 41095 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 41097 (_entity (_in ))))
		(_port (_internal clocksout18 ~extieee.std_logic_1164.STD_LOGIC 0 41097 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 41106 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal clocksout18_out ~extieee.std_logic_1164.STD_LOGIC 0 41107 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 41109 (_architecture (_uni ))))
		(_variable (_internal clocksout18_zd ~extieee.std_logic_1164.STD_LOGIC 0 41129 (_process 0 ((i 1)))))
		(_variable (_internal clocksout18_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 41130 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 41128 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1668246627 1970238315 3682676 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4591          1367697034914 Structure
(_unit VHDL (clocks_out_17_b 0 41160 (structure 0 41177 ))
	(_version v98)
	(_time 1367697034915 2013.05.04 12:50:34)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code a9a8a2fef3feabbfaea8ebf2fbacffafffaeacaead)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697034908)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 41188 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 41188 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 41188 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 41185 (_entity (_out ))))
			)
		)
	)
	(_instantiation clocks_out_pad_17 0 41191 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(clocksout17_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 41193 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 41197 
		(_object
			(_process
				(line__41199(_architecture 0 0 41199 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 41163 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 41164 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 41165 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 41166 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 41166 (_entity (_string \"clocks_out_17_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 41168 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_clocksout17 ~extvital2000.VITAL_Timing.VitalDelayType01 0 41169 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 41171 (_entity (_in ))))
		(_port (_internal clocksout17 ~extieee.std_logic_1164.STD_LOGIC 0 41171 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 41180 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal clocksout17_out ~extieee.std_logic_1164.STD_LOGIC 0 41181 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 41183 (_architecture (_uni ))))
		(_variable (_internal clocksout17_zd ~extieee.std_logic_1164.STD_LOGIC 0 41203 (_process 0 ((i 1)))))
		(_variable (_internal clocksout17_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 41204 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 41202 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1668246627 1970238315 3617140 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4591          1367697034931 Structure
(_unit VHDL (clocks_out_16_b 0 41234 (structure 0 41251 ))
	(_version v98)
	(_time 1367697034932 2013.05.04 12:50:34)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code b9b8b2ede3eebbafbeb8fbe2ebbcefbfefbebcbebd)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697034925)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 41262 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 41262 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 41262 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 41259 (_entity (_out ))))
			)
		)
	)
	(_instantiation clocks_out_pad_16 0 41265 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(clocksout16_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 41267 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 41271 
		(_object
			(_process
				(line__41273(_architecture 0 0 41273 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 41237 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 41238 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 41239 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 41240 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 41240 (_entity (_string \"clocks_out_16_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 41242 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_clocksout16 ~extvital2000.VITAL_Timing.VitalDelayType01 0 41243 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 41245 (_entity (_in ))))
		(_port (_internal clocksout16 ~extieee.std_logic_1164.STD_LOGIC 0 41245 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 41254 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal clocksout16_out ~extieee.std_logic_1164.STD_LOGIC 0 41255 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 41257 (_architecture (_uni ))))
		(_variable (_internal clocksout16_zd ~extieee.std_logic_1164.STD_LOGIC 0 41277 (_process 0 ((i 1)))))
		(_variable (_internal clocksout16_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 41278 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 41276 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1668246627 1970238315 3551604 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4591          1367697034948 Structure
(_unit VHDL (clocks_out_15_b 0 41308 (structure 0 41325 ))
	(_version v98)
	(_time 1367697034949 2013.05.04 12:50:34)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code c8c9c39d939fcadecfc98a939acd9ece9ecfcdcfcc)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697034943)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 41336 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 41336 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 41336 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 41333 (_entity (_out ))))
			)
		)
	)
	(_instantiation clocks_out_pad_15 0 41339 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(clocksout15_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 41341 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 41345 
		(_object
			(_process
				(line__41347(_architecture 0 0 41347 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 41311 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 41312 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 41313 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 41314 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 41314 (_entity (_string \"clocks_out_15_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 41316 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_clocksout15 ~extvital2000.VITAL_Timing.VitalDelayType01 0 41317 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 41319 (_entity (_in ))))
		(_port (_internal clocksout15 ~extieee.std_logic_1164.STD_LOGIC 0 41319 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 41328 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal clocksout15_out ~extieee.std_logic_1164.STD_LOGIC 0 41329 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 41331 (_architecture (_uni ))))
		(_variable (_internal clocksout15_zd ~extieee.std_logic_1164.STD_LOGIC 0 41351 (_process 0 ((i 1)))))
		(_variable (_internal clocksout15_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 41352 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 41350 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1668246627 1970238315 3486068 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4591          1367697034964 Structure
(_unit VHDL (clocks_out_14_b 0 41382 (structure 0 41399 ))
	(_version v98)
	(_time 1367697034965 2013.05.04 12:50:34)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code d8d9d38a838fdacedfd99a838add8ede8edfdddfdc)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697034959)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 41410 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 41410 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 41410 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 41407 (_entity (_out ))))
			)
		)
	)
	(_instantiation clocks_out_pad_14 0 41413 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(clocksout14_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 41415 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 41419 
		(_object
			(_process
				(line__41421(_architecture 0 0 41421 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 41385 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 41386 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 41387 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 41388 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 41388 (_entity (_string \"clocks_out_14_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 41390 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_clocksout14 ~extvital2000.VITAL_Timing.VitalDelayType01 0 41391 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 41393 (_entity (_in ))))
		(_port (_internal clocksout14 ~extieee.std_logic_1164.STD_LOGIC 0 41393 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 41402 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal clocksout14_out ~extieee.std_logic_1164.STD_LOGIC 0 41403 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 41405 (_architecture (_uni ))))
		(_variable (_internal clocksout14_zd ~extieee.std_logic_1164.STD_LOGIC 0 41425 (_process 0 ((i 1)))))
		(_variable (_internal clocksout14_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 41426 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 41424 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1668246627 1970238315 3420532 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4591          1367697034980 Structure
(_unit VHDL (clocks_out_13_b 0 41456 (structure 0 41473 ))
	(_version v98)
	(_time 1367697034981 2013.05.04 12:50:34)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code e8e9e3bbb3bfeafeefe9aab3baedbeeebeefedefec)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697034975)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 41484 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 41484 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 41484 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 41481 (_entity (_out ))))
			)
		)
	)
	(_instantiation clocks_out_pad_13 0 41487 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(clocksout13_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 41489 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 41493 
		(_object
			(_process
				(line__41495(_architecture 0 0 41495 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 41459 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 41460 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 41461 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 41462 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 41462 (_entity (_string \"clocks_out_13_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 41464 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_clocksout13 ~extvital2000.VITAL_Timing.VitalDelayType01 0 41465 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 41467 (_entity (_in ))))
		(_port (_internal clocksout13 ~extieee.std_logic_1164.STD_LOGIC 0 41467 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 41476 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal clocksout13_out ~extieee.std_logic_1164.STD_LOGIC 0 41477 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 41479 (_architecture (_uni ))))
		(_variable (_internal clocksout13_zd ~extieee.std_logic_1164.STD_LOGIC 0 41499 (_process 0 ((i 1)))))
		(_variable (_internal clocksout13_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 41500 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 41498 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1668246627 1970238315 3354996 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4591          1367697034997 Structure
(_unit VHDL (clocks_out_12_b 0 41530 (structure 0 41547 ))
	(_version v98)
	(_time 1367697034998 2013.05.04 12:50:34)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code f7f6fca7a3a0f5e1f0f6b5aca5f2a1f1a1f0f2f0f3)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697034992)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 41558 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 41558 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 41558 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 41555 (_entity (_out ))))
			)
		)
	)
	(_instantiation clocks_out_pad_12 0 41561 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(clocksout12_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 41563 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 41567 
		(_object
			(_process
				(line__41569(_architecture 0 0 41569 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 41533 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 41534 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 41535 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 41536 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 41536 (_entity (_string \"clocks_out_12_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 41538 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_clocksout12 ~extvital2000.VITAL_Timing.VitalDelayType01 0 41539 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 41541 (_entity (_in ))))
		(_port (_internal clocksout12 ~extieee.std_logic_1164.STD_LOGIC 0 41541 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 41550 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal clocksout12_out ~extieee.std_logic_1164.STD_LOGIC 0 41551 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 41553 (_architecture (_uni ))))
		(_variable (_internal clocksout12_zd ~extieee.std_logic_1164.STD_LOGIC 0 41573 (_process 0 ((i 1)))))
		(_variable (_internal clocksout12_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 41574 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 41572 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1668246627 1970238315 3289460 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4591          1367697035016 Structure
(_unit VHDL (clocks_out_11_b 0 41604 (structure 0 41621 ))
	(_version v98)
	(_time 1367697035017 2013.05.04 12:50:35)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 16171c11434114001117544d441340104011131112)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697035007)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 41632 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 41632 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 41632 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 41629 (_entity (_out ))))
			)
		)
	)
	(_instantiation clocks_out_pad_11 0 41635 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(clocksout11_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 41637 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 41641 
		(_object
			(_process
				(line__41643(_architecture 0 0 41643 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 41607 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 41608 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 41609 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 41610 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 41610 (_entity (_string \"clocks_out_11_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 41612 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_clocksout11 ~extvital2000.VITAL_Timing.VitalDelayType01 0 41613 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 41615 (_entity (_in ))))
		(_port (_internal clocksout11 ~extieee.std_logic_1164.STD_LOGIC 0 41615 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 41624 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal clocksout11_out ~extieee.std_logic_1164.STD_LOGIC 0 41625 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 41627 (_architecture (_uni ))))
		(_variable (_internal clocksout11_zd ~extieee.std_logic_1164.STD_LOGIC 0 41647 (_process 0 ((i 1)))))
		(_variable (_internal clocksout11_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 41648 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 41646 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1668246627 1970238315 3223924 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4591          1367697035031 Structure
(_unit VHDL (clocks_out_10_b 0 41678 (structure 0 41695 ))
	(_version v98)
	(_time 1367697035032 2013.05.04 12:50:35)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 26272c22737124302127647d742370207021232122)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697035027)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 41706 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 41706 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 41706 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 41703 (_entity (_out ))))
			)
		)
	)
	(_instantiation clocks_out_pad_10 0 41709 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(clocksout10_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 41711 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 41715 
		(_object
			(_process
				(line__41717(_architecture 0 0 41717 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 41681 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 41682 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 41683 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 41684 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 41684 (_entity (_string \"clocks_out_10_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 41686 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_clocksout10 ~extvital2000.VITAL_Timing.VitalDelayType01 0 41687 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 41689 (_entity (_in ))))
		(_port (_internal clocksout10 ~extieee.std_logic_1164.STD_LOGIC 0 41689 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 41698 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal clocksout10_out ~extieee.std_logic_1164.STD_LOGIC 0 41699 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 41701 (_architecture (_uni ))))
		(_variable (_internal clocksout10_zd ~extieee.std_logic_1164.STD_LOGIC 0 41721 (_process 0 ((i 1)))))
		(_variable (_internal clocksout10_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 41722 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 41720 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1668246627 1970238315 3158388 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4580          1367697035048 Structure
(_unit VHDL (clocks_out_9_b 0 41752 (structure 0 41769 ))
	(_version v98)
	(_time 1367697035049 2013.05.04 12:50:35)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 36373c33636134203137746d643360306031333132)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697035042)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 41780 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 41780 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 41780 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 41777 (_entity (_out ))))
			)
		)
	)
	(_instantiation clocks_out_pad_9 0 41783 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(clocksout9_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 41785 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 41789 
		(_object
			(_process
				(line__41791(_architecture 0 0 41791 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 41755 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 41756 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 41757 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 41758 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 41758 (_entity (_string \"clocks_out_9_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 41760 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_clocksout9 ~extvital2000.VITAL_Timing.VitalDelayType01 0 41761 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 41763 (_entity (_in ))))
		(_port (_internal clocksout9 ~extieee.std_logic_1164.STD_LOGIC 0 41763 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 41772 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal clocksout9_out ~extieee.std_logic_1164.STD_LOGIC 0 41773 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 41775 (_architecture (_uni ))))
		(_variable (_internal clocksout9_zd ~extieee.std_logic_1164.STD_LOGIC 0 41795 (_process 0 ((i 1)))))
		(_variable (_internal clocksout9_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 41796 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 41794 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1668246627 1970238315 14708 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4580          1367697035068 Structure
(_unit VHDL (clocks_out_8_b 0 41826 (structure 0 41843 ))
	(_version v98)
	(_time 1367697035069 2013.05.04 12:50:35)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 45444f47131247534244071e174013431342404241)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697035061)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 41854 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 41854 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 41854 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 41851 (_entity (_out ))))
			)
		)
	)
	(_instantiation clocks_out_pad_8 0 41857 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(clocksout8_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 41859 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 41863 
		(_object
			(_process
				(line__41865(_architecture 0 0 41865 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 41829 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 41830 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 41831 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 41832 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 41832 (_entity (_string \"clocks_out_8_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 41834 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_clocksout8 ~extvital2000.VITAL_Timing.VitalDelayType01 0 41835 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 41837 (_entity (_in ))))
		(_port (_internal clocksout8 ~extieee.std_logic_1164.STD_LOGIC 0 41837 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 41846 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal clocksout8_out ~extieee.std_logic_1164.STD_LOGIC 0 41847 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 41849 (_architecture (_uni ))))
		(_variable (_internal clocksout8_zd ~extieee.std_logic_1164.STD_LOGIC 0 41869 (_process 0 ((i 1)))))
		(_variable (_internal clocksout8_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 41870 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 41868 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1668246627 1970238315 14452 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4580          1367697035085 Structure
(_unit VHDL (clocks_out_7_b 0 41900 (structure 0 41917 ))
	(_version v98)
	(_time 1367697035086 2013.05.04 12:50:35)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 55545f56030257435254170e075003530352505251)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697035079)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 41928 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 41928 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 41928 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 41925 (_entity (_out ))))
			)
		)
	)
	(_instantiation clocks_out_pad_7 0 41931 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(clocksout7_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 41933 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 41937 
		(_object
			(_process
				(line__41939(_architecture 0 0 41939 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 41903 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 41904 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 41905 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 41906 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 41906 (_entity (_string \"clocks_out_7_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 41908 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_clocksout7 ~extvital2000.VITAL_Timing.VitalDelayType01 0 41909 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 41911 (_entity (_in ))))
		(_port (_internal clocksout7 ~extieee.std_logic_1164.STD_LOGIC 0 41911 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 41920 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal clocksout7_out ~extieee.std_logic_1164.STD_LOGIC 0 41921 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 41923 (_architecture (_uni ))))
		(_variable (_internal clocksout7_zd ~extieee.std_logic_1164.STD_LOGIC 0 41943 (_process 0 ((i 1)))))
		(_variable (_internal clocksout7_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 41944 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 41942 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1668246627 1970238315 14196 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4580          1367697035102 Structure
(_unit VHDL (clocks_out_6_b 0 41974 (structure 0 41991 ))
	(_version v98)
	(_time 1367697035103 2013.05.04 12:50:35)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 64656e64333366726365263f366132623263616360)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697035096)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 42002 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 42002 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 42002 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 41999 (_entity (_out ))))
			)
		)
	)
	(_instantiation clocks_out_pad_6 0 42005 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(clocksout6_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 42007 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 42011 
		(_object
			(_process
				(line__42013(_architecture 0 0 42013 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 41977 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 41978 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 41979 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 41980 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 41980 (_entity (_string \"clocks_out_6_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 41982 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_clocksout6 ~extvital2000.VITAL_Timing.VitalDelayType01 0 41983 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 41985 (_entity (_in ))))
		(_port (_internal clocksout6 ~extieee.std_logic_1164.STD_LOGIC 0 41985 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 41994 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal clocksout6_out ~extieee.std_logic_1164.STD_LOGIC 0 41995 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 41997 (_architecture (_uni ))))
		(_variable (_internal clocksout6_zd ~extieee.std_logic_1164.STD_LOGIC 0 42017 (_process 0 ((i 1)))))
		(_variable (_internal clocksout6_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 42018 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 42016 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1668246627 1970238315 13940 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4580          1367697035121 Structure
(_unit VHDL (clocks_out_5_b 0 42048 (structure 0 42065 ))
	(_version v98)
	(_time 1367697035122 2013.05.04 12:50:35)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 74757e75232376627375362f267122722273717370)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697035115)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 42076 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 42076 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 42076 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 42073 (_entity (_out ))))
			)
		)
	)
	(_instantiation clocks_out_pad_5 0 42079 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(clocksout5_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 42081 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 42085 
		(_object
			(_process
				(line__42087(_architecture 0 0 42087 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 42051 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 42052 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 42053 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 42054 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 42054 (_entity (_string \"clocks_out_5_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 42056 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_clocksout5 ~extvital2000.VITAL_Timing.VitalDelayType01 0 42057 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 42059 (_entity (_in ))))
		(_port (_internal clocksout5 ~extieee.std_logic_1164.STD_LOGIC 0 42059 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 42068 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal clocksout5_out ~extieee.std_logic_1164.STD_LOGIC 0 42069 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 42071 (_architecture (_uni ))))
		(_variable (_internal clocksout5_zd ~extieee.std_logic_1164.STD_LOGIC 0 42091 (_process 0 ((i 1)))))
		(_variable (_internal clocksout5_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 42092 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 42090 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1668246627 1970238315 13684 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4580          1367697035141 Structure
(_unit VHDL (clocks_out_4_b 0 42122 (structure 0 42139 ))
	(_version v98)
	(_time 1367697035142 2013.05.04 12:50:35)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 9392999cc3c491859492d1c8c196c595c594969497)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697035136)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 42150 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 42150 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 42150 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 42147 (_entity (_out ))))
			)
		)
	)
	(_instantiation clocks_out_pad_4 0 42153 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(clocksout4_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 42155 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 42159 
		(_object
			(_process
				(line__42161(_architecture 0 0 42161 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 42125 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 42126 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 42127 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 42128 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 42128 (_entity (_string \"clocks_out_4_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 42130 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_clocksout4 ~extvital2000.VITAL_Timing.VitalDelayType01 0 42131 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 42133 (_entity (_in ))))
		(_port (_internal clocksout4 ~extieee.std_logic_1164.STD_LOGIC 0 42133 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 42142 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal clocksout4_out ~extieee.std_logic_1164.STD_LOGIC 0 42143 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 42145 (_architecture (_uni ))))
		(_variable (_internal clocksout4_zd ~extieee.std_logic_1164.STD_LOGIC 0 42165 (_process 0 ((i 1)))))
		(_variable (_internal clocksout4_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 42166 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 42164 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1668246627 1970238315 13428 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4580          1367697035159 Structure
(_unit VHDL (clocks_out_3_b 0 42196 (structure 0 42213 ))
	(_version v98)
	(_time 1367697035160 2013.05.04 12:50:35)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code a3a2a9f4f3f4a1b5a4a2e1f8f1a6f5a5f5a4a6a4a7)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697035154)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 42224 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 42224 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 42224 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 42221 (_entity (_out ))))
			)
		)
	)
	(_instantiation clocks_out_pad_3 0 42227 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(clocksout3_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 42229 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 42233 
		(_object
			(_process
				(line__42235(_architecture 0 0 42235 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 42199 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 42200 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 42201 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 42202 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 42202 (_entity (_string \"clocks_out_3_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 42204 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_clocksout3 ~extvital2000.VITAL_Timing.VitalDelayType01 0 42205 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 42207 (_entity (_in ))))
		(_port (_internal clocksout3 ~extieee.std_logic_1164.STD_LOGIC 0 42207 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 42216 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal clocksout3_out ~extieee.std_logic_1164.STD_LOGIC 0 42217 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 42219 (_architecture (_uni ))))
		(_variable (_internal clocksout3_zd ~extieee.std_logic_1164.STD_LOGIC 0 42239 (_process 0 ((i 1)))))
		(_variable (_internal clocksout3_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 42240 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 42238 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1668246627 1970238315 13172 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4580          1367697035179 Structure
(_unit VHDL (clocks_out_2_b 0 42270 (structure 0 42287 ))
	(_version v98)
	(_time 1367697035180 2013.05.04 12:50:35)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code b2b3b8e6e3e5b0a4b5b3f0e9e0b7e4b4e4b5b7b5b6)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697035171)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 42298 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 42298 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 42298 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 42295 (_entity (_out ))))
			)
		)
	)
	(_instantiation clocks_out_pad_2 0 42301 (_component xo2iobuf )
		(_port
			((I)(IOLDO_ipd))
			((T)(GNDI))
			((PAD)(clocksout2_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 42303 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 42307 
		(_object
			(_process
				(line__42309(_architecture 0 0 42309 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 42273 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 42274 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 42275 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 42276 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 42276 (_entity (_string \"clocks_out_2_B"\))))
		(_generic (_internal tipd_IOLDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 42278 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_IOLDO_clocksout2 ~extvital2000.VITAL_Timing.VitalDelayType01 0 42279 (_entity (((ns 0))((ns 0))))))
		(_port (_internal IOLDO ~extieee.std_logic_1164.STD_LOGIC 0 42281 (_entity (_in ))))
		(_port (_internal clocksout2 ~extieee.std_logic_1164.STD_LOGIC 0 42281 (_entity (_out )(_param_out))))
		(_signal (_internal IOLDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 42290 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal clocksout2_out ~extieee.std_logic_1164.STD_LOGIC 0 42291 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 42293 (_architecture (_uni ))))
		(_variable (_internal clocksout2_zd ~extieee.std_logic_1164.STD_LOGIC 0 42313 (_process 0 ((i 1)))))
		(_variable (_internal clocksout2_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 42314 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 42312 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1668246627 1970238315 12916 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 10107         1367697035198 Structure
(_unit VHDL (clocks_out_2_mgiol 0 42344 (structure 0 42374 ))
	(_version v98)
	(_time 1367697035199 2013.05.04 12:50:35)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code c2c3c8979395c0d490c4809990c794c494c5c7c5c6)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697035191)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(mfflsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 42391 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 42391 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 42391 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 42392 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 42392 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 42395 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 42395 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 42388 (_entity (_out ))))
			)
		)
	)
	(_instantiation dROM_DOUT_1io_2 0 42398 (_component mfflsre )
		(_port
			((D0)(OPOS_dly))
			((SP)(CE_dly))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(IOLDO_out))
		)
		(_use (_entity . mfflsre)
		)
	)
	(_instantiation CLK_INVERTERIN 0 42401 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 42403 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 42407 
		(_object
			(_process
				(line__42409(_architecture 0 0 42409 (_procedure_call (_simple)(_target(5))(_sensitivity(1)))))
				(line__42410(_architecture 1 0 42410 (_procedure_call (_simple)(_target(7))(_sensitivity(2)))))
				(line__42411(_architecture 2 0 42411 (_procedure_call (_simple)(_target(9))(_sensitivity(3)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 42415 
		(_object
			(_process
				(line__42417(_architecture 3 0 42417 (_procedure_call (_simple)(_target(6))(_sensitivity(5)))))
				(line__42418(_architecture 4 0 42418 (_procedure_call (_simple)(_target(8))(_sensitivity(7)))))
				(line__42419(_architecture 5 0 42419 (_procedure_call (_simple)(_target(10))(_sensitivity(9)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 42347 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 42348 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 42349 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 42350 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 42350 (_entity (_string \"clocks_out_2_MGIOL"\))))
		(_generic (_internal tipd_OPOS ~extvital2000.VITAL_Timing.VitalDelayType01 0 42352 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 42353 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 42354 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_IOLDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 42355 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 42356 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 42357 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 42358 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 42359 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_OPOS_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 42360 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_OPOS_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 42361 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_OPOS_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 42362 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 42363 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 42364 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 42365 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal IOLDO ~extieee.std_logic_1164.STD_LOGIC 0 42367 (_entity (_out )(_param_out))))
		(_port (_internal OPOS ~extieee.std_logic_1164.STD_LOGIC 0 42367 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 42367 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 42368 (_entity (_in ))))
		(_signal (_internal IOLDO_out ~extieee.std_logic_1164.STD_LOGIC 0 42377 (_architecture (_uni ((i 1))))))
		(_signal (_internal OPOS_ipd ~extieee.std_logic_1164.STD_LOGIC 0 42378 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal OPOS_dly ~extieee.std_logic_1164.STD_LOGIC 0 42379 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 42380 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 42381 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 42382 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 42383 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 42385 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 42386 (_architecture (_uni ))))
		(_variable (_internal IOLDO_zd ~extieee.std_logic_1164.STD_LOGIC 0 42423 (_process 0 ((i 1)))))
		(_variable (_internal IOLDO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 42424 (_process 0 )))
		(_variable (_internal tviol_OPOS_CLK ~extieee.std_logic_1164.X01 0 42426 (_process 0 ((i 2)))))
		(_variable (_internal OPOS_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 42427 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 42428 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 42429 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 42430 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 42431 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 6 0 42422 (_process (_simple)(_target(0))(_sensitivity(4)(6)(8)(10))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(1397706831 )
		(4934723 )
		(17731 )
		(1145851721 79 )
	)
	(_model . Structure 7 -1
	)
)
V 000050 55 4580          1367697035272 Structure
(_unit VHDL (clocks_out_1_b 0 42507 (structure 0 42524 ))
	(_version v98)
	(_time 1367697035273 2013.05.04 12:50:35)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 10114217434712061711524b421546164617151714)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697035267)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 42535 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 42535 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 42535 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 42532 (_entity (_out ))))
			)
		)
	)
	(_instantiation clocks_out_pad_1 0 42538 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(clocksout1_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 42540 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 42544 
		(_object
			(_process
				(line__42546(_architecture 0 0 42546 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 42510 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 42511 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 42512 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 42513 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 42513 (_entity (_string \"clocks_out_1_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 42515 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_clocksout1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 42516 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 42518 (_entity (_in ))))
		(_port (_internal clocksout1 ~extieee.std_logic_1164.STD_LOGIC 0 42518 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 42527 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal clocksout1_out ~extieee.std_logic_1164.STD_LOGIC 0 42528 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 42530 (_architecture (_uni ))))
		(_variable (_internal clocksout1_zd ~extieee.std_logic_1164.STD_LOGIC 0 42550 (_process 0 ((i 1)))))
		(_variable (_internal clocksout1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 42551 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 42549 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1668246627 1970238315 12660 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 5046          1367697035290 Structure
(_unit VHDL (syncb 0 42581 (structure 0 42601 ))
	(_version v98)
	(_time 1367697035291 2013.05.04 12:50:35)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 20207225297721362627327b722729267526232622)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697035282)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf0147
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 42608 (_entity (_out ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 42608 (_entity (_in ))))
			)
		)
	)
	(_instantiation sync_pad 0 42611 (_component xo2iobuf0147 )
		(_port
			((Z)(PADDI_out))
			((PAD)(syncS_ipd))
		)
		(_use (_entity . xo2iobuf0147)
		)
	)
	(_block WireDelay 0 42615 
		(_object
			(_process
				(line__42617(_architecture 0 0 42617 (_procedure_call (_simple)(_target(3))(_sensitivity(1)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 42584 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 42585 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 42586 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 42587 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 42587 (_entity (_string \"syncB"\))))
		(_generic (_internal tipd_syncS ~extvital2000.VITAL_Timing.VitalDelayType01 0 42589 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_syncS_PADDI ~extvital2000.VITAL_Timing.VitalDelayType01 0 42590 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_syncS ~extvital2000.VITAL_Timing.VitalDelayType 0 42591 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_syncS_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 42592 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_syncS_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 42593 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 42595 (_entity (_out )(_param_out))))
		(_port (_internal syncS ~extieee.std_logic_1164.STD_LOGIC 0 42595 (_entity (_in ))))
		(_signal (_internal PADDI_out ~extieee.std_logic_1164.STD_LOGIC 0 42604 (_architecture (_uni ((i 1))))))
		(_signal (_internal syncS_ipd ~extieee.std_logic_1164.STD_LOGIC 0 42605 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_variable (_internal PADDI_zd ~extieee.std_logic_1164.STD_LOGIC 0 42621 (_process 0 ((i 1)))))
		(_variable (_internal PADDI_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 42622 (_process 0 )))
		(_variable (_internal tviol_syncS_syncS ~extieee.std_logic_1164.X01 0 42624 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_syncS ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 42625 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 42620 (_process (_simple)(_target(0))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(1668184435 83 )
		(1145323856 73 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 5029          1367697035305 Structure
(_unit VHDL (rstb 0 42665 (structure 0 42685 ))
	(_version v98)
	(_time 1367697035306 2013.05.04 12:50:35)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 2f2f7c2a7a797f3928293d747d282b292d282d282c)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697035301)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf0147
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 42692 (_entity (_out ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 42692 (_entity (_in ))))
			)
		)
	)
	(_instantiation rst_pad 0 42695 (_component xo2iobuf0147 )
		(_port
			((Z)(PADDI_out))
			((PAD)(rstS_ipd))
		)
		(_use (_entity . xo2iobuf0147)
		)
	)
	(_block WireDelay 0 42699 
		(_object
			(_process
				(line__42701(_architecture 0 0 42701 (_procedure_call (_simple)(_target(3))(_sensitivity(1)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 42668 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 42669 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 42670 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 42671 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 42671 (_entity (_string \"rstB"\))))
		(_generic (_internal tipd_rstS ~extvital2000.VITAL_Timing.VitalDelayType01 0 42673 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_rstS_PADDI ~extvital2000.VITAL_Timing.VitalDelayType01 0 42674 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_rstS ~extvital2000.VITAL_Timing.VitalDelayType 0 42675 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_rstS_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 42676 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_rstS_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 42677 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 42679 (_entity (_out )(_param_out))))
		(_port (_internal rstS ~extieee.std_logic_1164.STD_LOGIC 0 42679 (_entity (_in ))))
		(_signal (_internal PADDI_out ~extieee.std_logic_1164.STD_LOGIC 0 42688 (_architecture (_uni ((i 1))))))
		(_signal (_internal rstS_ipd ~extieee.std_logic_1164.STD_LOGIC 0 42689 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_variable (_internal PADDI_zd ~extieee.std_logic_1164.STD_LOGIC 0 42705 (_process 0 ((i 1)))))
		(_variable (_internal PADDI_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 42706 (_process 0 )))
		(_variable (_internal tviol_rstS_rstS ~extieee.std_logic_1164.X01 0 42708 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_rstS ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 42709 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 42704 (_process (_simple)(_target(0))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(1400140658 )
		(1145323856 73 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 34494         1367697035326 Structure
(_unit VHDL (pdpw8kcb 0 42749 (structure 0 42779 ))
	(_version v98)
	(_time 1367697035327 2013.05.04 12:50:35)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 4e4e1f4c1f181a594e4556144d484d484c494e484a)
	(_entity
		(_time 1367697035316)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.pdpw8kc
			(_object
				(_generic (_internal DATA_WIDTH_W ~extSTD.STANDARD.INTEGER 0 2126 (_entity -1 ((i 18)))))
				(_generic (_internal DATA_WIDTH_R ~extSTD.STANDARD.INTEGER 0 2127 (_entity -1 ((i 9)))))
				(_generic (_internal REGMODE ~extmachxo2.components.~STRING~15210 0 2128 (_entity -1 (_string \"NOREG"\))))
				(_generic (_internal CSDECODE_W ~extmachxo2.components.~STRING~15211 0 2129 (_entity -1 (_string \"0b000"\))))
				(_generic (_internal CSDECODE_R ~extmachxo2.components.~STRING~15212 0 2130 (_entity -1 (_string \"0b000"\))))
				(_generic (_internal GSR ~extmachxo2.components.~STRING~15213 0 2131 (_entity -1 (_string \"ENABLED"\))))
				(_generic (_internal RESETMODE ~extmachxo2.components.~STRING~15214 0 2132 (_entity -1 (_string \"SYNC"\))))
				(_generic (_internal ASYNC_RESET_RELEASE ~extmachxo2.components.~STRING~15215 0 2133 (_entity -1 (_string \"SYNC"\))))
				(_generic (_internal INIT_DATA ~extmachxo2.components.~STRING~15216 0 2134 (_entity -1 (_string \"STATIC"\))))
				(_generic (_internal initval_00 ~extmachxo2.components.~STRING~15217 0 2135 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_01 ~extmachxo2.components.~STRING~15218 0 2136 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_02 ~extmachxo2.components.~STRING~15219 0 2137 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_03 ~extmachxo2.components.~STRING~15220 0 2138 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_04 ~extmachxo2.components.~STRING~15221 0 2139 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_05 ~extmachxo2.components.~STRING~15222 0 2140 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_06 ~extmachxo2.components.~STRING~15223 0 2141 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_07 ~extmachxo2.components.~STRING~15224 0 2142 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_08 ~extmachxo2.components.~STRING~15225 0 2143 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_09 ~extmachxo2.components.~STRING~15226 0 2144 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_0a ~extmachxo2.components.~STRING~15227 0 2145 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_0b ~extmachxo2.components.~STRING~15228 0 2146 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_0c ~extmachxo2.components.~STRING~15229 0 2147 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_0d ~extmachxo2.components.~STRING~15230 0 2148 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_0e ~extmachxo2.components.~STRING~15231 0 2149 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_0f ~extmachxo2.components.~STRING~15232 0 2150 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_10 ~extmachxo2.components.~STRING~15233 0 2151 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_11 ~extmachxo2.components.~STRING~15234 0 2152 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_12 ~extmachxo2.components.~STRING~15235 0 2153 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_13 ~extmachxo2.components.~STRING~15236 0 2154 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_14 ~extmachxo2.components.~STRING~15237 0 2155 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_15 ~extmachxo2.components.~STRING~15238 0 2156 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_16 ~extmachxo2.components.~STRING~15239 0 2157 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_17 ~extmachxo2.components.~STRING~15240 0 2158 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_18 ~extmachxo2.components.~STRING~15241 0 2159 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_19 ~extmachxo2.components.~STRING~15242 0 2160 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_1a ~extmachxo2.components.~STRING~15243 0 2161 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_1b ~extmachxo2.components.~STRING~15244 0 2162 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_1c ~extmachxo2.components.~STRING~15245 0 2163 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_1d ~extmachxo2.components.~STRING~15246 0 2164 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_1e ~extmachxo2.components.~STRING~15247 0 2165 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_1f ~extmachxo2.components.~STRING~15248 0 2166 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_port (_internal DI17 ~extieee.std_logic_1164.STD_LOGIC 0 2169 (_entity (_in ((i 1))))))
				(_port (_internal DI16 ~extieee.std_logic_1164.STD_LOGIC 0 2169 (_entity (_in ((i 1))))))
				(_port (_internal DI15 ~extieee.std_logic_1164.STD_LOGIC 0 2169 (_entity (_in ((i 1))))))
				(_port (_internal DI14 ~extieee.std_logic_1164.STD_LOGIC 0 2169 (_entity (_in ((i 1))))))
				(_port (_internal DI13 ~extieee.std_logic_1164.STD_LOGIC 0 2169 (_entity (_in ((i 1))))))
				(_port (_internal DI12 ~extieee.std_logic_1164.STD_LOGIC 0 2169 (_entity (_in ((i 1))))))
				(_port (_internal DI11 ~extieee.std_logic_1164.STD_LOGIC 0 2169 (_entity (_in ((i 1))))))
				(_port (_internal DI10 ~extieee.std_logic_1164.STD_LOGIC 0 2169 (_entity (_in ((i 1))))))
				(_port (_internal DI9 ~extieee.std_logic_1164.STD_LOGIC 0 2169 (_entity (_in ((i 1))))))
				(_port (_internal DI8 ~extieee.std_logic_1164.STD_LOGIC 0 2170 (_entity (_in ((i 1))))))
				(_port (_internal DI7 ~extieee.std_logic_1164.STD_LOGIC 0 2170 (_entity (_in ((i 1))))))
				(_port (_internal DI6 ~extieee.std_logic_1164.STD_LOGIC 0 2170 (_entity (_in ((i 1))))))
				(_port (_internal DI5 ~extieee.std_logic_1164.STD_LOGIC 0 2170 (_entity (_in ((i 1))))))
				(_port (_internal DI4 ~extieee.std_logic_1164.STD_LOGIC 0 2170 (_entity (_in ((i 1))))))
				(_port (_internal DI3 ~extieee.std_logic_1164.STD_LOGIC 0 2170 (_entity (_in ((i 1))))))
				(_port (_internal DI2 ~extieee.std_logic_1164.STD_LOGIC 0 2170 (_entity (_in ((i 1))))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 2170 (_entity (_in ((i 1))))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 2170 (_entity (_in ((i 1))))))
				(_port (_internal ADW8 ~extieee.std_logic_1164.STD_LOGIC 0 2171 (_entity (_in ((i 1))))))
				(_port (_internal ADW7 ~extieee.std_logic_1164.STD_LOGIC 0 2171 (_entity (_in ((i 1))))))
				(_port (_internal ADW6 ~extieee.std_logic_1164.STD_LOGIC 0 2171 (_entity (_in ((i 1))))))
				(_port (_internal ADW5 ~extieee.std_logic_1164.STD_LOGIC 0 2171 (_entity (_in ((i 1))))))
				(_port (_internal ADW4 ~extieee.std_logic_1164.STD_LOGIC 0 2171 (_entity (_in ((i 1))))))
				(_port (_internal ADW3 ~extieee.std_logic_1164.STD_LOGIC 0 2171 (_entity (_in ((i 1))))))
				(_port (_internal ADW2 ~extieee.std_logic_1164.STD_LOGIC 0 2171 (_entity (_in ((i 1))))))
				(_port (_internal ADW1 ~extieee.std_logic_1164.STD_LOGIC 0 2171 (_entity (_in ((i 1))))))
				(_port (_internal ADW0 ~extieee.std_logic_1164.STD_LOGIC 0 2171 (_entity (_in ((i 1))))))
				(_port (_internal BE1 ~extieee.std_logic_1164.STD_LOGIC 0 2172 (_entity (_in ((i 1))))))
				(_port (_internal BE0 ~extieee.std_logic_1164.STD_LOGIC 0 2172 (_entity (_in ((i 1))))))
				(_port (_internal CEW ~extieee.std_logic_1164.STD_LOGIC 0 2173 (_entity (_in ((i 1))))))
				(_port (_internal CLKW ~extieee.std_logic_1164.STD_LOGIC 0 2173 (_entity (_in ((i 1))))))
				(_port (_internal CSW2 ~extieee.std_logic_1164.STD_LOGIC 0 2173 (_entity (_in ((i 1))))))
				(_port (_internal CSW1 ~extieee.std_logic_1164.STD_LOGIC 0 2173 (_entity (_in ((i 1))))))
				(_port (_internal CSW0 ~extieee.std_logic_1164.STD_LOGIC 0 2173 (_entity (_in ((i 1))))))
				(_port (_internal ADR12 ~extieee.std_logic_1164.STD_LOGIC 0 2174 (_entity (_in ((i 1))))))
				(_port (_internal ADR11 ~extieee.std_logic_1164.STD_LOGIC 0 2174 (_entity (_in ((i 1))))))
				(_port (_internal ADR10 ~extieee.std_logic_1164.STD_LOGIC 0 2174 (_entity (_in ((i 1))))))
				(_port (_internal ADR9 ~extieee.std_logic_1164.STD_LOGIC 0 2174 (_entity (_in ((i 1))))))
				(_port (_internal ADR8 ~extieee.std_logic_1164.STD_LOGIC 0 2174 (_entity (_in ((i 1))))))
				(_port (_internal ADR7 ~extieee.std_logic_1164.STD_LOGIC 0 2174 (_entity (_in ((i 1))))))
				(_port (_internal ADR6 ~extieee.std_logic_1164.STD_LOGIC 0 2174 (_entity (_in ((i 1))))))
				(_port (_internal ADR5 ~extieee.std_logic_1164.STD_LOGIC 0 2174 (_entity (_in ((i 1))))))
				(_port (_internal ADR4 ~extieee.std_logic_1164.STD_LOGIC 0 2175 (_entity (_in ((i 1))))))
				(_port (_internal ADR3 ~extieee.std_logic_1164.STD_LOGIC 0 2175 (_entity (_in ((i 1))))))
				(_port (_internal ADR2 ~extieee.std_logic_1164.STD_LOGIC 0 2175 (_entity (_in ((i 1))))))
				(_port (_internal ADR1 ~extieee.std_logic_1164.STD_LOGIC 0 2175 (_entity (_in ((i 1))))))
				(_port (_internal ADR0 ~extieee.std_logic_1164.STD_LOGIC 0 2175 (_entity (_in ((i 1))))))
				(_port (_internal CER ~extieee.std_logic_1164.STD_LOGIC 0 2176 (_entity (_in ((i 1))))))
				(_port (_internal OCER ~extieee.std_logic_1164.STD_LOGIC 0 2176 (_entity (_in ((i 1))))))
				(_port (_internal CLKR ~extieee.std_logic_1164.STD_LOGIC 0 2176 (_entity (_in ((i 1))))))
				(_port (_internal CSR2 ~extieee.std_logic_1164.STD_LOGIC 0 2176 (_entity (_in ((i 1))))))
				(_port (_internal CSR1 ~extieee.std_logic_1164.STD_LOGIC 0 2176 (_entity (_in ((i 1))))))
				(_port (_internal CSR0 ~extieee.std_logic_1164.STD_LOGIC 0 2176 (_entity (_in ((i 1))))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 2176 (_entity (_in ((i 1))))))
				(_port (_internal DO17 ~extieee.std_logic_1164.STD_LOGIC 0 2177 (_entity (_out ((i 1))))))
				(_port (_internal DO16 ~extieee.std_logic_1164.STD_LOGIC 0 2177 (_entity (_out ((i 1))))))
				(_port (_internal DO15 ~extieee.std_logic_1164.STD_LOGIC 0 2177 (_entity (_out ((i 1))))))
				(_port (_internal DO14 ~extieee.std_logic_1164.STD_LOGIC 0 2177 (_entity (_out ((i 1))))))
				(_port (_internal DO13 ~extieee.std_logic_1164.STD_LOGIC 0 2177 (_entity (_out ((i 1))))))
				(_port (_internal DO12 ~extieee.std_logic_1164.STD_LOGIC 0 2177 (_entity (_out ((i 1))))))
				(_port (_internal DO11 ~extieee.std_logic_1164.STD_LOGIC 0 2177 (_entity (_out ((i 1))))))
				(_port (_internal DO10 ~extieee.std_logic_1164.STD_LOGIC 0 2177 (_entity (_out ((i 1))))))
				(_port (_internal DO9 ~extieee.std_logic_1164.STD_LOGIC 0 2177 (_entity (_out ((i 1))))))
				(_port (_internal DO8 ~extieee.std_logic_1164.STD_LOGIC 0 2178 (_entity (_out ((i 1))))))
				(_port (_internal DO7 ~extieee.std_logic_1164.STD_LOGIC 0 2178 (_entity (_out ((i 1))))))
				(_port (_internal DO6 ~extieee.std_logic_1164.STD_LOGIC 0 2178 (_entity (_out ((i 1))))))
				(_port (_internal DO5 ~extieee.std_logic_1164.STD_LOGIC 0 2178 (_entity (_out ((i 1))))))
				(_port (_internal DO4 ~extieee.std_logic_1164.STD_LOGIC 0 2178 (_entity (_out ((i 1))))))
				(_port (_internal DO3 ~extieee.std_logic_1164.STD_LOGIC 0 2178 (_entity (_out ((i 1))))))
				(_port (_internal DO2 ~extieee.std_logic_1164.STD_LOGIC 0 2178 (_entity (_out ((i 1))))))
				(_port (_internal DO1 ~extieee.std_logic_1164.STD_LOGIC 0 2178 (_entity (_out ((i 1))))))
				(_port (_internal DO0 ~extieee.std_logic_1164.STD_LOGIC 0 2178 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 42781 (_component .machxo2.components.pdpw8kc )
		(_generic
			((DATA_WIDTH_W)((i 18)))
			((DATA_WIDTH_R)((i 18)))
			((REGMODE)(_string \"NOREG"\))
			((CSDECODE_W)(_string \"0b000"\))
			((CSDECODE_R)(_string \"0b000"\))
			((GSR)(_string \"DISABLED"\))
			((RESETMODE)(_string \"SYNC"\))
			((ASYNC_RESET_RELEASE)(_string \"SYNC"\))
			((INIT_DATA)(_string \"STATIC"\))
			((initval_00)(_string \"0x10FD40800D0800029FFC10FD43800F080080800029FFD29FF510FD4080020C00010FD029FF610FD0"\))
			((initval_01)(_string \"0x0C0000801D0800029FFD10FD4180150A000080170800029FFD10FD408013080000800029FFD39FFE"\))
			((initval_02)(_string \"0x0800029FFC10000080270C000080290800029FF910FB008025080000800029FF929FFC10FB00800B"\))
			((initval_03)(_string \"0x0800029F3010A300803B0800029F30106F0080370800029F30103B0080330800029F18100100802F"\))
			((initval_04)(_string \"0x0C0000804D0800029FF910DC008049080000800029FF929FF410DC0080430800029FFC100000803F"\))
			((initval_05)(_string \"0x0C0000805D0800029FF910E0008059080000800029FF929F5010E00080530800029FF810DE00804B"\))
			((initval_06)(_string \"0x29FF929D8010E50080670C000080690800029FF910E3008065080000800029FF929F3810E300805B"\))
			((initval_07)(_string \"0x10E700807D080000800029FF929FEC10E70080730C000080750800029FF910E50080710800008000"\))
			((initval_08)(_string \"0x10F300808D0800029FF810F303808F080880800029FF929DF710F300807F0C000080810800029FF9"\))
			((initval_09)(_string \"0x10F70180990A0000809B0800029FF910F5008097080000800029FF939FEC10F50080910800029FF8"\))
			((initval_0a)(_string \"0x10F70080AD0800029FF810F10180A50A000080A70800029FF910F70080A3080000800029FF939FF6"\))
			((initval_0b)(_string \"0x0C000080BD0800029FF910F90180B50A000080B70800029FF910F70080B3080000800029FF939FF7"\))
			((initval_0c)(_string \"0x0800029FFC10D70080C70C000080C90800029FF910FB0080C5080000800029FF929FFC10FB00808B"\))
			((initval_0d)(_string \"0x29FFD29EFE10D90080D70C000080D90800029FFD10D80080D5080000800029FFD29FFE10D80080CF"\))
			((initval_0e)(_string \"0x10DA0080ED080000800029FFD29EFC10DA0080E30C000080E50800029FFD10D90080E10800008000"\))
			((initval_0f)(_string \"0x10DC0080FD080000800029FF929FF410DC0080F70800029FFC10DB0080EF0C000080F10800029FFD"\))
			((initval_10)(_string \"0x10E000810D080000800029FF929FE910E00081070800029FF810DE0080FF0C000081010800029FF9"\))
			((initval_11)(_string \"0x0C0000811D0800029FF910E3008119080000800029FF929F3810E300810F0C000081110800029FF9"\))
			((initval_12)(_string \"0x29FF929FEC10E70081270C000081290800029FF910E5008125080000800029FF929D8010E500811B"\))
			((initval_13)(_string \"0x10F30381430813C0800029FF929DF810F30081330C000081350800029FF910E70081310800008000"\))
			((initval_14)(_string \"0x0800029FF910F500814B080000800029FF939FEC10F50081450800029FF810F30081410800029FF8"\))
			((initval_15)(_string \"0x10F10181590A0000815B0800029FF910F7008157080000800029FF939FF610F701814D0A0000814F"\))
			((initval_16)(_string \"0x10F90181690A0000816B0800029FF910F7008167080000800029FF939FF710F70081610800029FF8"\))
			((initval_17)(_string \"0x29FF929FEC10F500817B0800029FF810F30081770800029FF810F300813F0C000081710800029FF9"\))
			((initval_18)(_string \"0x10F700818D080000800029FF929FF610F70081830C000081850800029FF910F50081810800008000"\))
			((initval_19)(_string \"0x10F700819D080000800029FF929FF710F70081970800029FF810F100818F0C000081910800029FF9"\))
			((initval_1a)(_string \"0x000000000000000000000000038021081A8080000800029FF910F900819F0C000081A10800029FF9"\))
			((initval_1b)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((initval_1c)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((initval_1d)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((initval_1e)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((initval_1f)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
		)
		(_port
			((DI17)(DI17))
			((DI16)(DI16))
			((DI15)(DI15))
			((DI14)(DI14))
			((DI13)(DI13))
			((DI12)(DI12))
			((DI11)(DI11))
			((DI10)(DI10))
			((DI9)(DI9))
			((DI8)(DI8))
			((DI7)(DI7))
			((DI6)(DI6))
			((DI5)(DI5))
			((DI4)(DI4))
			((DI3)(DI3))
			((DI2)(DI2))
			((DI1)(DI1))
			((DI0)(DI0))
			((ADW8)(ADW8))
			((ADW7)(ADW7))
			((ADW6)(ADW6))
			((ADW5)(ADW5))
			((ADW4)(ADW4))
			((ADW3)(ADW3))
			((ADW2)(ADW2))
			((ADW1)(ADW1))
			((ADW0)(ADW0))
			((BE1)(BE1))
			((BE0)(BE0))
			((CEW)(CEW))
			((CLKW)(CLKW))
			((CSW2)(CSW2))
			((CSW1)(CSW1))
			((CSW0)(CSW0))
			((ADR12)(ADR12))
			((ADR11)(ADR11))
			((ADR10)(ADR10))
			((ADR9)(ADR9))
			((ADR8)(ADR8))
			((ADR7)(ADR7))
			((ADR6)(ADR6))
			((ADR5)(ADR5))
			((ADR4)(ADR4))
			((ADR3)(ADR3))
			((ADR2)(ADR2))
			((ADR1)(ADR1))
			((ADR0)(ADR0))
			((CER)(CER))
			((OCER)(OCER))
			((CLKR)(CLKR))
			((CSR2)(CSR2))
			((CSR1)(CSR1))
			((CSR0)(CSR0))
			((RST)(RST))
			((DO17)(DO17))
			((DO16)(DO16))
			((DO15)(DO15))
			((DO14)(DO14))
			((DO13)(DO13))
			((DO12)(DO12))
			((DO11)(DO11))
			((DO10)(DO10))
			((DO9)(DO9))
			((DO8)(DO8))
			((DO7)(DO7))
			((DO6)(DO6))
			((DO5)(DO5))
			((DO4)(DO4))
			((DO3)(DO3))
			((DO2)(DO2))
			((DO1)(DO1))
			((DO0)(DO0))
		)
		(_use (_entity machxo2 pdpw8kc)
			(_generic
				((DATA_WIDTH_W)((i 18)))
				((DATA_WIDTH_R)((i 18)))
				((REGMODE)(_string \"NOREG"\))
				((CSDECODE_W)(_string \"0b000"\))
				((CSDECODE_R)(_string \"0b000"\))
				((GSR)(_string \"DISABLED"\))
				((RESETMODE)(_string \"SYNC"\))
				((ASYNC_RESET_RELEASE)(_string \"SYNC"\))
				((INIT_DATA)(_string \"STATIC"\))
				((initval_00)(_string \"0x10FD40800D0800029FFC10FD43800F080080800029FFD29FF510FD4080020C00010FD029FF610FD0"\))
				((initval_01)(_string \"0x0C0000801D0800029FFD10FD4180150A000080170800029FFD10FD408013080000800029FFD39FFE"\))
				((initval_02)(_string \"0x0800029FFC10000080270C000080290800029FF910FB008025080000800029FF929FFC10FB00800B"\))
				((initval_03)(_string \"0x0800029F3010A300803B0800029F30106F0080370800029F30103B0080330800029F18100100802F"\))
				((initval_04)(_string \"0x0C0000804D0800029FF910DC008049080000800029FF929FF410DC0080430800029FFC100000803F"\))
				((initval_05)(_string \"0x0C0000805D0800029FF910E0008059080000800029FF929F5010E00080530800029FF810DE00804B"\))
				((initval_06)(_string \"0x29FF929D8010E50080670C000080690800029FF910E3008065080000800029FF929F3810E300805B"\))
				((initval_07)(_string \"0x10E700807D080000800029FF929FEC10E70080730C000080750800029FF910E50080710800008000"\))
				((initval_08)(_string \"0x10F300808D0800029FF810F303808F080880800029FF929DF710F300807F0C000080810800029FF9"\))
				((initval_09)(_string \"0x10F70180990A0000809B0800029FF910F5008097080000800029FF939FEC10F50080910800029FF8"\))
				((initval_0a)(_string \"0x10F70080AD0800029FF810F10180A50A000080A70800029FF910F70080A3080000800029FF939FF6"\))
				((initval_0b)(_string \"0x0C000080BD0800029FF910F90180B50A000080B70800029FF910F70080B3080000800029FF939FF7"\))
				((initval_0c)(_string \"0x0800029FFC10D70080C70C000080C90800029FF910FB0080C5080000800029FF929FFC10FB00808B"\))
				((initval_0d)(_string \"0x29FFD29EFE10D90080D70C000080D90800029FFD10D80080D5080000800029FFD29FFE10D80080CF"\))
				((initval_0e)(_string \"0x10DA0080ED080000800029FFD29EFC10DA0080E30C000080E50800029FFD10D90080E10800008000"\))
				((initval_0f)(_string \"0x10DC0080FD080000800029FF929FF410DC0080F70800029FFC10DB0080EF0C000080F10800029FFD"\))
				((initval_10)(_string \"0x10E000810D080000800029FF929FE910E00081070800029FF810DE0080FF0C000081010800029FF9"\))
				((initval_11)(_string \"0x0C0000811D0800029FF910E3008119080000800029FF929F3810E300810F0C000081110800029FF9"\))
				((initval_12)(_string \"0x29FF929FEC10E70081270C000081290800029FF910E5008125080000800029FF929D8010E500811B"\))
				((initval_13)(_string \"0x10F30381430813C0800029FF929DF810F30081330C000081350800029FF910E70081310800008000"\))
				((initval_14)(_string \"0x0800029FF910F500814B080000800029FF939FEC10F50081450800029FF810F30081410800029FF8"\))
				((initval_15)(_string \"0x10F10181590A0000815B0800029FF910F7008157080000800029FF939FF610F701814D0A0000814F"\))
				((initval_16)(_string \"0x10F90181690A0000816B0800029FF910F7008167080000800029FF939FF710F70081610800029FF8"\))
				((initval_17)(_string \"0x29FF929FEC10F500817B0800029FF810F30081770800029FF810F300813F0C000081710800029FF9"\))
				((initval_18)(_string \"0x10F700818D080000800029FF929FF610F70081830C000081850800029FF910F50081810800008000"\))
				((initval_19)(_string \"0x10F700819D080000800029FF929FF710F70081970800029FF810F100818F0C000081910800029FF9"\))
				((initval_1a)(_string \"0x000000000000000000000000038021081A8080000800029FF910F900819F0C000081A10800029FF9"\))
				((initval_1b)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((initval_1c)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((initval_1d)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((initval_1e)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((initval_1f)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			)
		)
	)
	(_object
		(_port (_internal CEW ~extieee.std_logic_1164.STD_LOGIC 0 42750 (_entity (_in ))))
		(_port (_internal CLKW ~extieee.std_logic_1164.STD_LOGIC 0 42750 (_entity (_in ))))
		(_port (_internal CSW0 ~extieee.std_logic_1164.STD_LOGIC 0 42750 (_entity (_in ))))
		(_port (_internal CSW1 ~extieee.std_logic_1164.STD_LOGIC 0 42751 (_entity (_in ))))
		(_port (_internal CSW2 ~extieee.std_logic_1164.STD_LOGIC 0 42751 (_entity (_in ))))
		(_port (_internal CER ~extieee.std_logic_1164.STD_LOGIC 0 42751 (_entity (_in ))))
		(_port (_internal OCER ~extieee.std_logic_1164.STD_LOGIC 0 42752 (_entity (_in ))))
		(_port (_internal CLKR ~extieee.std_logic_1164.STD_LOGIC 0 42752 (_entity (_in ))))
		(_port (_internal CSR0 ~extieee.std_logic_1164.STD_LOGIC 0 42752 (_entity (_in ))))
		(_port (_internal CSR1 ~extieee.std_logic_1164.STD_LOGIC 0 42753 (_entity (_in ))))
		(_port (_internal CSR2 ~extieee.std_logic_1164.STD_LOGIC 0 42753 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 42753 (_entity (_in ))))
		(_port (_internal BE0 ~extieee.std_logic_1164.STD_LOGIC 0 42754 (_entity (_in ))))
		(_port (_internal BE1 ~extieee.std_logic_1164.STD_LOGIC 0 42754 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 42754 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 42755 (_entity (_in ))))
		(_port (_internal DI2 ~extieee.std_logic_1164.STD_LOGIC 0 42755 (_entity (_in ))))
		(_port (_internal DI3 ~extieee.std_logic_1164.STD_LOGIC 0 42755 (_entity (_in ))))
		(_port (_internal DI4 ~extieee.std_logic_1164.STD_LOGIC 0 42756 (_entity (_in ))))
		(_port (_internal DI5 ~extieee.std_logic_1164.STD_LOGIC 0 42756 (_entity (_in ))))
		(_port (_internal DI6 ~extieee.std_logic_1164.STD_LOGIC 0 42756 (_entity (_in ))))
		(_port (_internal DI7 ~extieee.std_logic_1164.STD_LOGIC 0 42757 (_entity (_in ))))
		(_port (_internal DI8 ~extieee.std_logic_1164.STD_LOGIC 0 42757 (_entity (_in ))))
		(_port (_internal DI9 ~extieee.std_logic_1164.STD_LOGIC 0 42757 (_entity (_in ))))
		(_port (_internal DI10 ~extieee.std_logic_1164.STD_LOGIC 0 42758 (_entity (_in ))))
		(_port (_internal DI11 ~extieee.std_logic_1164.STD_LOGIC 0 42758 (_entity (_in ))))
		(_port (_internal DI12 ~extieee.std_logic_1164.STD_LOGIC 0 42758 (_entity (_in ))))
		(_port (_internal DI13 ~extieee.std_logic_1164.STD_LOGIC 0 42759 (_entity (_in ))))
		(_port (_internal DI14 ~extieee.std_logic_1164.STD_LOGIC 0 42759 (_entity (_in ))))
		(_port (_internal DI15 ~extieee.std_logic_1164.STD_LOGIC 0 42759 (_entity (_in ))))
		(_port (_internal DI16 ~extieee.std_logic_1164.STD_LOGIC 0 42760 (_entity (_in ))))
		(_port (_internal DI17 ~extieee.std_logic_1164.STD_LOGIC 0 42760 (_entity (_in ))))
		(_port (_internal ADW0 ~extieee.std_logic_1164.STD_LOGIC 0 42760 (_entity (_in ))))
		(_port (_internal ADW1 ~extieee.std_logic_1164.STD_LOGIC 0 42761 (_entity (_in ))))
		(_port (_internal ADW2 ~extieee.std_logic_1164.STD_LOGIC 0 42761 (_entity (_in ))))
		(_port (_internal ADW3 ~extieee.std_logic_1164.STD_LOGIC 0 42761 (_entity (_in ))))
		(_port (_internal ADW4 ~extieee.std_logic_1164.STD_LOGIC 0 42762 (_entity (_in ))))
		(_port (_internal ADW5 ~extieee.std_logic_1164.STD_LOGIC 0 42762 (_entity (_in ))))
		(_port (_internal ADW6 ~extieee.std_logic_1164.STD_LOGIC 0 42762 (_entity (_in ))))
		(_port (_internal ADW7 ~extieee.std_logic_1164.STD_LOGIC 0 42763 (_entity (_in ))))
		(_port (_internal ADW8 ~extieee.std_logic_1164.STD_LOGIC 0 42763 (_entity (_in ))))
		(_port (_internal ADR0 ~extieee.std_logic_1164.STD_LOGIC 0 42763 (_entity (_in ))))
		(_port (_internal ADR1 ~extieee.std_logic_1164.STD_LOGIC 0 42764 (_entity (_in ))))
		(_port (_internal ADR2 ~extieee.std_logic_1164.STD_LOGIC 0 42764 (_entity (_in ))))
		(_port (_internal ADR3 ~extieee.std_logic_1164.STD_LOGIC 0 42764 (_entity (_in ))))
		(_port (_internal ADR4 ~extieee.std_logic_1164.STD_LOGIC 0 42765 (_entity (_in ))))
		(_port (_internal ADR5 ~extieee.std_logic_1164.STD_LOGIC 0 42765 (_entity (_in ))))
		(_port (_internal ADR6 ~extieee.std_logic_1164.STD_LOGIC 0 42765 (_entity (_in ))))
		(_port (_internal ADR7 ~extieee.std_logic_1164.STD_LOGIC 0 42766 (_entity (_in ))))
		(_port (_internal ADR8 ~extieee.std_logic_1164.STD_LOGIC 0 42766 (_entity (_in ))))
		(_port (_internal ADR9 ~extieee.std_logic_1164.STD_LOGIC 0 42766 (_entity (_in ))))
		(_port (_internal ADR10 ~extieee.std_logic_1164.STD_LOGIC 0 42767 (_entity (_in ))))
		(_port (_internal ADR11 ~extieee.std_logic_1164.STD_LOGIC 0 42767 (_entity (_in ))))
		(_port (_internal ADR12 ~extieee.std_logic_1164.STD_LOGIC 0 42767 (_entity (_in ))))
		(_port (_internal DO0 ~extieee.std_logic_1164.STD_LOGIC 0 42768 (_entity (_out ))))
		(_port (_internal DO1 ~extieee.std_logic_1164.STD_LOGIC 0 42768 (_entity (_out ))))
		(_port (_internal DO2 ~extieee.std_logic_1164.STD_LOGIC 0 42768 (_entity (_out ))))
		(_port (_internal DO3 ~extieee.std_logic_1164.STD_LOGIC 0 42769 (_entity (_out ))))
		(_port (_internal DO4 ~extieee.std_logic_1164.STD_LOGIC 0 42769 (_entity (_out ))))
		(_port (_internal DO5 ~extieee.std_logic_1164.STD_LOGIC 0 42769 (_entity (_out ))))
		(_port (_internal DO6 ~extieee.std_logic_1164.STD_LOGIC 0 42770 (_entity (_out ))))
		(_port (_internal DO7 ~extieee.std_logic_1164.STD_LOGIC 0 42770 (_entity (_out ))))
		(_port (_internal DO8 ~extieee.std_logic_1164.STD_LOGIC 0 42770 (_entity (_out ))))
		(_port (_internal DO9 ~extieee.std_logic_1164.STD_LOGIC 0 42771 (_entity (_out ))))
		(_port (_internal DO10 ~extieee.std_logic_1164.STD_LOGIC 0 42771 (_entity (_out ))))
		(_port (_internal DO11 ~extieee.std_logic_1164.STD_LOGIC 0 42771 (_entity (_out ))))
		(_port (_internal DO12 ~extieee.std_logic_1164.STD_LOGIC 0 42772 (_entity (_out ))))
		(_port (_internal DO13 ~extieee.std_logic_1164.STD_LOGIC 0 42772 (_entity (_out ))))
		(_port (_internal DO14 ~extieee.std_logic_1164.STD_LOGIC 0 42772 (_entity (_out ))))
		(_port (_internal DO15 ~extieee.std_logic_1164.STD_LOGIC 0 42773 (_entity (_out ))))
		(_port (_internal DO16 ~extieee.std_logic_1164.STD_LOGIC 0 42773 (_entity (_out ))))
		(_port (_internal DO17 ~extieee.std_logic_1164.STD_LOGIC 0 42773 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~15210 (machxo2 components ~STRING~15210)))
		(_type (_external ~extmachxo2.components.~STRING~15211 (machxo2 components ~STRING~15211)))
		(_type (_external ~extmachxo2.components.~STRING~15212 (machxo2 components ~STRING~15212)))
		(_type (_external ~extmachxo2.components.~STRING~15213 (machxo2 components ~STRING~15213)))
		(_type (_external ~extmachxo2.components.~STRING~15214 (machxo2 components ~STRING~15214)))
		(_type (_external ~extmachxo2.components.~STRING~15215 (machxo2 components ~STRING~15215)))
		(_type (_external ~extmachxo2.components.~STRING~15216 (machxo2 components ~STRING~15216)))
		(_type (_external ~extmachxo2.components.~STRING~15217 (machxo2 components ~STRING~15217)))
		(_type (_external ~extmachxo2.components.~STRING~15218 (machxo2 components ~STRING~15218)))
		(_type (_external ~extmachxo2.components.~STRING~15219 (machxo2 components ~STRING~15219)))
		(_type (_external ~extmachxo2.components.~STRING~15220 (machxo2 components ~STRING~15220)))
		(_type (_external ~extmachxo2.components.~STRING~15221 (machxo2 components ~STRING~15221)))
		(_type (_external ~extmachxo2.components.~STRING~15222 (machxo2 components ~STRING~15222)))
		(_type (_external ~extmachxo2.components.~STRING~15223 (machxo2 components ~STRING~15223)))
		(_type (_external ~extmachxo2.components.~STRING~15224 (machxo2 components ~STRING~15224)))
		(_type (_external ~extmachxo2.components.~STRING~15225 (machxo2 components ~STRING~15225)))
		(_type (_external ~extmachxo2.components.~STRING~15226 (machxo2 components ~STRING~15226)))
		(_type (_external ~extmachxo2.components.~STRING~15227 (machxo2 components ~STRING~15227)))
		(_type (_external ~extmachxo2.components.~STRING~15228 (machxo2 components ~STRING~15228)))
		(_type (_external ~extmachxo2.components.~STRING~15229 (machxo2 components ~STRING~15229)))
		(_type (_external ~extmachxo2.components.~STRING~15230 (machxo2 components ~STRING~15230)))
		(_type (_external ~extmachxo2.components.~STRING~15231 (machxo2 components ~STRING~15231)))
		(_type (_external ~extmachxo2.components.~STRING~15232 (machxo2 components ~STRING~15232)))
		(_type (_external ~extmachxo2.components.~STRING~15233 (machxo2 components ~STRING~15233)))
		(_type (_external ~extmachxo2.components.~STRING~15234 (machxo2 components ~STRING~15234)))
		(_type (_external ~extmachxo2.components.~STRING~15235 (machxo2 components ~STRING~15235)))
		(_type (_external ~extmachxo2.components.~STRING~15236 (machxo2 components ~STRING~15236)))
		(_type (_external ~extmachxo2.components.~STRING~15237 (machxo2 components ~STRING~15237)))
		(_type (_external ~extmachxo2.components.~STRING~15238 (machxo2 components ~STRING~15238)))
		(_type (_external ~extmachxo2.components.~STRING~15239 (machxo2 components ~STRING~15239)))
		(_type (_external ~extmachxo2.components.~STRING~15240 (machxo2 components ~STRING~15240)))
		(_type (_external ~extmachxo2.components.~STRING~15241 (machxo2 components ~STRING~15241)))
		(_type (_external ~extmachxo2.components.~STRING~15242 (machxo2 components ~STRING~15242)))
		(_type (_external ~extmachxo2.components.~STRING~15243 (machxo2 components ~STRING~15243)))
		(_type (_external ~extmachxo2.components.~STRING~15244 (machxo2 components ~STRING~15244)))
		(_type (_external ~extmachxo2.components.~STRING~15245 (machxo2 components ~STRING~15245)))
		(_type (_external ~extmachxo2.components.~STRING~15246 (machxo2 components ~STRING~15246)))
		(_type (_external ~extmachxo2.components.~STRING~15247 (machxo2 components ~STRING~15247)))
		(_type (_external ~extmachxo2.components.~STRING~15248 (machxo2 components ~STRING~15248)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 37649         1367697035351 Structure
(_unit VHDL (irom_dout_164_0_0 0 42872 (structure 0 42959 ))
	(_version v98)
	(_time 1367697035352 2013.05.04 12:50:35)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 5e5f065c09095c480a59005b4a0459595b595a5b085d5f)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697035335)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(PDPW8KCB
			(_object
				(_port (_internal CEW ~extieee.std_logic_1164.STD_LOGIC 0 43016 (_entity (_in ))))
				(_port (_internal CLKW ~extieee.std_logic_1164.STD_LOGIC 0 43016 (_entity (_in ))))
				(_port (_internal CSW0 ~extieee.std_logic_1164.STD_LOGIC 0 43016 (_entity (_in ))))
				(_port (_internal CSW1 ~extieee.std_logic_1164.STD_LOGIC 0 43017 (_entity (_in ))))
				(_port (_internal CSW2 ~extieee.std_logic_1164.STD_LOGIC 0 43017 (_entity (_in ))))
				(_port (_internal CER ~extieee.std_logic_1164.STD_LOGIC 0 43017 (_entity (_in ))))
				(_port (_internal OCER ~extieee.std_logic_1164.STD_LOGIC 0 43018 (_entity (_in ))))
				(_port (_internal CLKR ~extieee.std_logic_1164.STD_LOGIC 0 43018 (_entity (_in ))))
				(_port (_internal CSR0 ~extieee.std_logic_1164.STD_LOGIC 0 43018 (_entity (_in ))))
				(_port (_internal CSR1 ~extieee.std_logic_1164.STD_LOGIC 0 43019 (_entity (_in ))))
				(_port (_internal CSR2 ~extieee.std_logic_1164.STD_LOGIC 0 43019 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 43019 (_entity (_in ))))
				(_port (_internal BE0 ~extieee.std_logic_1164.STD_LOGIC 0 43020 (_entity (_in ))))
				(_port (_internal BE1 ~extieee.std_logic_1164.STD_LOGIC 0 43020 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 43020 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 43021 (_entity (_in ))))
				(_port (_internal DI2 ~extieee.std_logic_1164.STD_LOGIC 0 43021 (_entity (_in ))))
				(_port (_internal DI3 ~extieee.std_logic_1164.STD_LOGIC 0 43021 (_entity (_in ))))
				(_port (_internal DI4 ~extieee.std_logic_1164.STD_LOGIC 0 43022 (_entity (_in ))))
				(_port (_internal DI5 ~extieee.std_logic_1164.STD_LOGIC 0 43022 (_entity (_in ))))
				(_port (_internal DI6 ~extieee.std_logic_1164.STD_LOGIC 0 43022 (_entity (_in ))))
				(_port (_internal DI7 ~extieee.std_logic_1164.STD_LOGIC 0 43023 (_entity (_in ))))
				(_port (_internal DI8 ~extieee.std_logic_1164.STD_LOGIC 0 43023 (_entity (_in ))))
				(_port (_internal DI9 ~extieee.std_logic_1164.STD_LOGIC 0 43023 (_entity (_in ))))
				(_port (_internal DI10 ~extieee.std_logic_1164.STD_LOGIC 0 43024 (_entity (_in ))))
				(_port (_internal DI11 ~extieee.std_logic_1164.STD_LOGIC 0 43024 (_entity (_in ))))
				(_port (_internal DI12 ~extieee.std_logic_1164.STD_LOGIC 0 43024 (_entity (_in ))))
				(_port (_internal DI13 ~extieee.std_logic_1164.STD_LOGIC 0 43025 (_entity (_in ))))
				(_port (_internal DI14 ~extieee.std_logic_1164.STD_LOGIC 0 43025 (_entity (_in ))))
				(_port (_internal DI15 ~extieee.std_logic_1164.STD_LOGIC 0 43025 (_entity (_in ))))
				(_port (_internal DI16 ~extieee.std_logic_1164.STD_LOGIC 0 43026 (_entity (_in ))))
				(_port (_internal DI17 ~extieee.std_logic_1164.STD_LOGIC 0 43026 (_entity (_in ))))
				(_port (_internal ADW0 ~extieee.std_logic_1164.STD_LOGIC 0 43026 (_entity (_in ))))
				(_port (_internal ADW1 ~extieee.std_logic_1164.STD_LOGIC 0 43027 (_entity (_in ))))
				(_port (_internal ADW2 ~extieee.std_logic_1164.STD_LOGIC 0 43027 (_entity (_in ))))
				(_port (_internal ADW3 ~extieee.std_logic_1164.STD_LOGIC 0 43027 (_entity (_in ))))
				(_port (_internal ADW4 ~extieee.std_logic_1164.STD_LOGIC 0 43028 (_entity (_in ))))
				(_port (_internal ADW5 ~extieee.std_logic_1164.STD_LOGIC 0 43028 (_entity (_in ))))
				(_port (_internal ADW6 ~extieee.std_logic_1164.STD_LOGIC 0 43028 (_entity (_in ))))
				(_port (_internal ADW7 ~extieee.std_logic_1164.STD_LOGIC 0 43029 (_entity (_in ))))
				(_port (_internal ADW8 ~extieee.std_logic_1164.STD_LOGIC 0 43029 (_entity (_in ))))
				(_port (_internal ADR0 ~extieee.std_logic_1164.STD_LOGIC 0 43029 (_entity (_in ))))
				(_port (_internal ADR1 ~extieee.std_logic_1164.STD_LOGIC 0 43030 (_entity (_in ))))
				(_port (_internal ADR2 ~extieee.std_logic_1164.STD_LOGIC 0 43030 (_entity (_in ))))
				(_port (_internal ADR3 ~extieee.std_logic_1164.STD_LOGIC 0 43030 (_entity (_in ))))
				(_port (_internal ADR4 ~extieee.std_logic_1164.STD_LOGIC 0 43031 (_entity (_in ))))
				(_port (_internal ADR5 ~extieee.std_logic_1164.STD_LOGIC 0 43031 (_entity (_in ))))
				(_port (_internal ADR6 ~extieee.std_logic_1164.STD_LOGIC 0 43031 (_entity (_in ))))
				(_port (_internal ADR7 ~extieee.std_logic_1164.STD_LOGIC 0 43032 (_entity (_in ))))
				(_port (_internal ADR8 ~extieee.std_logic_1164.STD_LOGIC 0 43032 (_entity (_in ))))
				(_port (_internal ADR9 ~extieee.std_logic_1164.STD_LOGIC 0 43032 (_entity (_in ))))
				(_port (_internal ADR10 ~extieee.std_logic_1164.STD_LOGIC 0 43033 (_entity (_in ))))
				(_port (_internal ADR11 ~extieee.std_logic_1164.STD_LOGIC 0 43033 (_entity (_in ))))
				(_port (_internal ADR12 ~extieee.std_logic_1164.STD_LOGIC 0 43033 (_entity (_in ))))
				(_port (_internal DO0 ~extieee.std_logic_1164.STD_LOGIC 0 43034 (_entity (_out ))))
				(_port (_internal DO1 ~extieee.std_logic_1164.STD_LOGIC 0 43034 (_entity (_out ))))
				(_port (_internal DO2 ~extieee.std_logic_1164.STD_LOGIC 0 43034 (_entity (_out ))))
				(_port (_internal DO3 ~extieee.std_logic_1164.STD_LOGIC 0 43035 (_entity (_out ))))
				(_port (_internal DO4 ~extieee.std_logic_1164.STD_LOGIC 0 43035 (_entity (_out ))))
				(_port (_internal DO5 ~extieee.std_logic_1164.STD_LOGIC 0 43035 (_entity (_out ))))
				(_port (_internal DO6 ~extieee.std_logic_1164.STD_LOGIC 0 43036 (_entity (_out ))))
				(_port (_internal DO7 ~extieee.std_logic_1164.STD_LOGIC 0 43036 (_entity (_out ))))
				(_port (_internal DO8 ~extieee.std_logic_1164.STD_LOGIC 0 43036 (_entity (_out ))))
				(_port (_internal DO9 ~extieee.std_logic_1164.STD_LOGIC 0 43037 (_entity (_out ))))
				(_port (_internal DO10 ~extieee.std_logic_1164.STD_LOGIC 0 43037 (_entity (_out ))))
				(_port (_internal DO11 ~extieee.std_logic_1164.STD_LOGIC 0 43037 (_entity (_out ))))
				(_port (_internal DO12 ~extieee.std_logic_1164.STD_LOGIC 0 43038 (_entity (_out ))))
				(_port (_internal DO13 ~extieee.std_logic_1164.STD_LOGIC 0 43038 (_entity (_out ))))
				(_port (_internal DO14 ~extieee.std_logic_1164.STD_LOGIC 0 43038 (_entity (_out ))))
				(_port (_internal DO15 ~extieee.std_logic_1164.STD_LOGIC 0 43039 (_entity (_out ))))
				(_port (_internal DO16 ~extieee.std_logic_1164.STD_LOGIC 0 43039 (_entity (_out ))))
				(_port (_internal DO17 ~extieee.std_logic_1164.STD_LOGIC 0 43039 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 43010 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 43007 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 43013 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 43013 (_entity (_out ))))
			)
		)
	)
	(_instantiation iROM_DOUT_164_0_0_PDPW8KC 0 43042 (_component PDPW8KCB )
		(_port
			((CEW)(GNDI))
			((CLKW)(GNDI))
			((CSW0)(GNDI))
			((CSW1)(GNDI))
			((CSW2)(GNDI))
			((CER)(CEB_dly))
			((OCER)(VCCI))
			((CLKR)(CLKB_NOTIN))
			((CSR0)(GNDI))
			((CSR1)(GNDI))
			((CSR2)(GNDI))
			((RST)(GNDI))
			((BE0)(GNDI))
			((BE1)(GNDI))
			((DI0)(GNDI))
			((DI1)(GNDI))
			((DI2)(GNDI))
			((DI3)(GNDI))
			((DI4)(GNDI))
			((DI5)(GNDI))
			((DI6)(GNDI))
			((DI7)(GNDI))
			((DI8)(GNDI))
			((DI9)(GNDI))
			((DI10)(GNDI))
			((DI11)(GNDI))
			((DI12)(GNDI))
			((DI13)(GNDI))
			((DI14)(GNDI))
			((DI15)(GNDI))
			((DI16)(GNDI))
			((DI17)(GNDI))
			((ADW0)(GNDI))
			((ADW1)(GNDI))
			((ADW2)(GNDI))
			((ADW3)(GNDI))
			((ADW4)(GNDI))
			((ADW5)(GNDI))
			((ADW6)(GNDI))
			((ADW7)(GNDI))
			((ADW8)(GNDI))
			((ADR0)(GNDI))
			((ADR1)(GNDI))
			((ADR2)(GNDI))
			((ADR3)(GNDI))
			((ADR4)(ADB4_dly))
			((ADR5)(ADB5_dly))
			((ADR6)(ADB6_dly))
			((ADR7)(ADB7_dly))
			((ADR8)(ADB8_dly))
			((ADR9)(ADB9_dly))
			((ADR10)(ADB10_dly))
			((ADR11)(ADB11_dly))
			((ADR12)(ADB12_dly))
			((DO0)(DOB0_out))
			((DO1)(DOB1_out))
			((DO2)(DOB2_out))
			((DO3)(DOB3_out))
			((DO4)(DOB4_out))
			((DO5)(DOB5_out))
			((DO6)(DOB6_out))
			((DO7)(DOB7_out))
			((DO8)(DOB8_out))
			((DO9)(DOA0_out))
			((DO10)(DOA1_out))
			((DO11)(DOA2_out))
			((DO12)(DOA3_out))
			((DO13)(DOA4_out))
			((DO14)(DOA5_out))
			((DO15)(DOA6_out))
			((DO16)(DOA7_out))
			((DO17)(DOA8_out))
		)
		(_use (_entity . PDPW8KCB)
		)
	)
	(_instantiation DRIVEGND 0 43060 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation DRIVEVCC 0 43062 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLKB_INVERTERIN 0 43064 (_component inverter )
		(_port
			((I)(CLKB_dly))
			((Z)(CLKB_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_block WireDelay 0 43068 
		(_object
			(_process
				(line__43070(_architecture 0 0 43070 (_procedure_call (_simple)(_target(38))(_sensitivity(9)))))
				(line__43071(_architecture 1 0 43071 (_procedure_call (_simple)(_target(40))(_sensitivity(10)))))
				(line__43072(_architecture 2 0 43072 (_procedure_call (_simple)(_target(51))(_sensitivity(20)))))
				(line__43073(_architecture 3 0 43073 (_procedure_call (_simple)(_target(53))(_sensitivity(21)))))
				(line__43074(_architecture 4 0 43074 (_procedure_call (_simple)(_target(55))(_sensitivity(22)))))
				(line__43075(_architecture 5 0 43075 (_procedure_call (_simple)(_target(57))(_sensitivity(23)))))
				(line__43076(_architecture 6 0 43076 (_procedure_call (_simple)(_target(59))(_sensitivity(24)))))
				(line__43077(_architecture 7 0 43077 (_procedure_call (_simple)(_target(61))(_sensitivity(25)))))
				(line__43078(_architecture 8 0 43078 (_procedure_call (_simple)(_target(63))(_sensitivity(26)))))
				(line__43079(_architecture 9 0 43079 (_procedure_call (_simple)(_target(65))(_sensitivity(27)))))
				(line__43080(_architecture 10 0 43080 (_procedure_call (_simple)(_target(67))(_sensitivity(28)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 43084 
		(_object
			(_process
				(line__43086(_architecture 11 0 43086 (_procedure_call (_simple)(_target(39))(_sensitivity(38)))))
				(line__43087(_architecture 12 0 43087 (_procedure_call (_simple)(_target(41))(_sensitivity(40)))))
				(line__43088(_architecture 13 0 43088 (_procedure_call (_simple)(_target(52))(_sensitivity(51)))))
				(line__43089(_architecture 14 0 43089 (_procedure_call (_simple)(_target(54))(_sensitivity(53)))))
				(line__43090(_architecture 15 0 43090 (_procedure_call (_simple)(_target(56))(_sensitivity(55)))))
				(line__43091(_architecture 16 0 43091 (_procedure_call (_simple)(_target(58))(_sensitivity(57)))))
				(line__43092(_architecture 17 0 43092 (_procedure_call (_simple)(_target(60))(_sensitivity(59)))))
				(line__43093(_architecture 18 0 43093 (_procedure_call (_simple)(_target(62))(_sensitivity(61)))))
				(line__43094(_architecture 19 0 43094 (_procedure_call (_simple)(_target(64))(_sensitivity(63)))))
				(line__43095(_architecture 20 0 43095 (_procedure_call (_simple)(_target(66))(_sensitivity(65)))))
				(line__43096(_architecture 21 0 43096 (_procedure_call (_simple)(_target(68))(_sensitivity(67)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 42875 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 42876 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 42877 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 42878 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 42878 (_entity (_string \"iROM_DOUT_164_0_0"\))))
		(_generic (_internal tipd_CLKB ~extvital2000.VITAL_Timing.VitalDelayType01 0 42880 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CEB ~extvital2000.VITAL_Timing.VitalDelayType01 0 42881 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_ADB4 ~extvital2000.VITAL_Timing.VitalDelayType01 0 42882 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_ADB5 ~extvital2000.VITAL_Timing.VitalDelayType01 0 42883 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_ADB6 ~extvital2000.VITAL_Timing.VitalDelayType01 0 42884 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_ADB7 ~extvital2000.VITAL_Timing.VitalDelayType01 0 42885 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_ADB8 ~extvital2000.VITAL_Timing.VitalDelayType01 0 42886 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_ADB9 ~extvital2000.VITAL_Timing.VitalDelayType01 0 42887 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_ADB10 ~extvital2000.VITAL_Timing.VitalDelayType01 0 42888 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_ADB11 ~extvital2000.VITAL_Timing.VitalDelayType01 0 42889 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_ADB12 ~extvital2000.VITAL_Timing.VitalDelayType01 0 42890 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLKB_DOA8 ~extvital2000.VITAL_Timing.VitalDelayType01 0 42891 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLKB_DOA7 ~extvital2000.VITAL_Timing.VitalDelayType01 0 42892 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLKB_DOA6 ~extvital2000.VITAL_Timing.VitalDelayType01 0 42893 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLKB_DOA5 ~extvital2000.VITAL_Timing.VitalDelayType01 0 42894 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLKB_DOA4 ~extvital2000.VITAL_Timing.VitalDelayType01 0 42895 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLKB_DOA3 ~extvital2000.VITAL_Timing.VitalDelayType01 0 42896 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLKB_DOA2 ~extvital2000.VITAL_Timing.VitalDelayType01 0 42897 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLKB_DOA1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 42898 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLKB_DOA0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 42899 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLKB_DOB0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 42900 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLKB_DOB1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 42901 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLKB_DOB2 ~extvital2000.VITAL_Timing.VitalDelayType01 0 42902 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLKB_DOB3 ~extvital2000.VITAL_Timing.VitalDelayType01 0 42903 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLKB_DOB4 ~extvital2000.VITAL_Timing.VitalDelayType01 0 42904 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLKB_DOB5 ~extvital2000.VITAL_Timing.VitalDelayType01 0 42905 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLKB_DOB6 ~extvital2000.VITAL_Timing.VitalDelayType01 0 42906 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLKB_DOB7 ~extvital2000.VITAL_Timing.VitalDelayType01 0 42907 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLKB_DOB8 ~extvital2000.VITAL_Timing.VitalDelayType01 0 42908 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLKB ~extvital2000.VITAL_Timing.VitalDelayType 0 42909 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLKB_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 42910 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLKB_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 42911 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLKB ~extvital2000.VITAL_Timing.VitalDelayType 0 42912 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CEB_CLKB ~extvital2000.VITAL_Timing.VitalDelayType 0 42913 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CEB_CLKB_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 42914 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CEB_CLKB_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 42915 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_ADB4_CLKB ~extvital2000.VITAL_Timing.VitalDelayType 0 42916 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_ADB4_CLKB_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 42917 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_ADB4_CLKB_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 42918 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_ADB5_CLKB ~extvital2000.VITAL_Timing.VitalDelayType 0 42919 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_ADB5_CLKB_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 42920 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_ADB5_CLKB_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 42921 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_ADB6_CLKB ~extvital2000.VITAL_Timing.VitalDelayType 0 42922 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_ADB6_CLKB_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 42923 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_ADB6_CLKB_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 42924 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_ADB7_CLKB ~extvital2000.VITAL_Timing.VitalDelayType 0 42925 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_ADB7_CLKB_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 42926 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_ADB7_CLKB_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 42927 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_ADB8_CLKB ~extvital2000.VITAL_Timing.VitalDelayType 0 42928 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_ADB8_CLKB_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 42929 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_ADB8_CLKB_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 42930 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_ADB9_CLKB ~extvital2000.VITAL_Timing.VitalDelayType 0 42931 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_ADB9_CLKB_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 42932 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_ADB9_CLKB_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 42933 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_ADB10_CLKB ~extvital2000.VITAL_Timing.VitalDelayType 0 42934 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_ADB10_CLKB_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 42935 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_ADB10_CLKB_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 42936 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_ADB11_CLKB ~extvital2000.VITAL_Timing.VitalDelayType 0 42937 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_ADB11_CLKB_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 42938 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_ADB11_CLKB_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 42939 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_ADB12_CLKB ~extvital2000.VITAL_Timing.VitalDelayType 0 42940 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_ADB12_CLKB_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 42941 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_ADB12_CLKB_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 42942 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal DOA8 ~extieee.std_logic_1164.STD_LOGIC 0 42944 (_entity (_out )(_param_out))))
		(_port (_internal DOA7 ~extieee.std_logic_1164.STD_LOGIC 0 42944 (_entity (_out )(_param_out))))
		(_port (_internal DOA6 ~extieee.std_logic_1164.STD_LOGIC 0 42944 (_entity (_out )(_param_out))))
		(_port (_internal DOA5 ~extieee.std_logic_1164.STD_LOGIC 0 42945 (_entity (_out )(_param_out))))
		(_port (_internal DOA4 ~extieee.std_logic_1164.STD_LOGIC 0 42945 (_entity (_out )(_param_out))))
		(_port (_internal DOA3 ~extieee.std_logic_1164.STD_LOGIC 0 42945 (_entity (_out )(_param_out))))
		(_port (_internal DOA2 ~extieee.std_logic_1164.STD_LOGIC 0 42946 (_entity (_out )(_param_out))))
		(_port (_internal DOA1 ~extieee.std_logic_1164.STD_LOGIC 0 42946 (_entity (_out )(_param_out))))
		(_port (_internal DOA0 ~extieee.std_logic_1164.STD_LOGIC 0 42946 (_entity (_out )(_param_out))))
		(_port (_internal CLKB ~extieee.std_logic_1164.STD_LOGIC 0 42947 (_entity (_in ))))
		(_port (_internal CEB ~extieee.std_logic_1164.STD_LOGIC 0 42947 (_entity (_in ))))
		(_port (_internal DOB0 ~extieee.std_logic_1164.STD_LOGIC 0 42947 (_entity (_out )(_param_out))))
		(_port (_internal DOB1 ~extieee.std_logic_1164.STD_LOGIC 0 42948 (_entity (_out )(_param_out))))
		(_port (_internal DOB2 ~extieee.std_logic_1164.STD_LOGIC 0 42948 (_entity (_out )(_param_out))))
		(_port (_internal DOB3 ~extieee.std_logic_1164.STD_LOGIC 0 42948 (_entity (_out )(_param_out))))
		(_port (_internal DOB4 ~extieee.std_logic_1164.STD_LOGIC 0 42949 (_entity (_out )(_param_out))))
		(_port (_internal DOB5 ~extieee.std_logic_1164.STD_LOGIC 0 42949 (_entity (_out )(_param_out))))
		(_port (_internal DOB6 ~extieee.std_logic_1164.STD_LOGIC 0 42949 (_entity (_out )(_param_out))))
		(_port (_internal DOB7 ~extieee.std_logic_1164.STD_LOGIC 0 42950 (_entity (_out )(_param_out))))
		(_port (_internal DOB8 ~extieee.std_logic_1164.STD_LOGIC 0 42950 (_entity (_out )(_param_out))))
		(_port (_internal ADB4 ~extieee.std_logic_1164.STD_LOGIC 0 42950 (_entity (_in ))))
		(_port (_internal ADB5 ~extieee.std_logic_1164.STD_LOGIC 0 42951 (_entity (_in ))))
		(_port (_internal ADB6 ~extieee.std_logic_1164.STD_LOGIC 0 42951 (_entity (_in ))))
		(_port (_internal ADB7 ~extieee.std_logic_1164.STD_LOGIC 0 42951 (_entity (_in ))))
		(_port (_internal ADB8 ~extieee.std_logic_1164.STD_LOGIC 0 42952 (_entity (_in ))))
		(_port (_internal ADB9 ~extieee.std_logic_1164.STD_LOGIC 0 42952 (_entity (_in ))))
		(_port (_internal ADB10 ~extieee.std_logic_1164.STD_LOGIC 0 42952 (_entity (_in ))))
		(_port (_internal ADB11 ~extieee.std_logic_1164.STD_LOGIC 0 42953 (_entity (_in ))))
		(_port (_internal ADB12 ~extieee.std_logic_1164.STD_LOGIC 0 42953 (_entity (_in ))))
		(_signal (_internal DOA8_out ~extieee.std_logic_1164.STD_LOGIC 0 42962 (_architecture (_uni ((i 1))))))
		(_signal (_internal DOA7_out ~extieee.std_logic_1164.STD_LOGIC 0 42963 (_architecture (_uni ((i 1))))))
		(_signal (_internal DOA6_out ~extieee.std_logic_1164.STD_LOGIC 0 42964 (_architecture (_uni ((i 1))))))
		(_signal (_internal DOA5_out ~extieee.std_logic_1164.STD_LOGIC 0 42965 (_architecture (_uni ((i 1))))))
		(_signal (_internal DOA4_out ~extieee.std_logic_1164.STD_LOGIC 0 42966 (_architecture (_uni ((i 1))))))
		(_signal (_internal DOA3_out ~extieee.std_logic_1164.STD_LOGIC 0 42967 (_architecture (_uni ((i 1))))))
		(_signal (_internal DOA2_out ~extieee.std_logic_1164.STD_LOGIC 0 42968 (_architecture (_uni ((i 1))))))
		(_signal (_internal DOA1_out ~extieee.std_logic_1164.STD_LOGIC 0 42969 (_architecture (_uni ((i 1))))))
		(_signal (_internal DOA0_out ~extieee.std_logic_1164.STD_LOGIC 0 42970 (_architecture (_uni ((i 1))))))
		(_signal (_internal CLKB_ipd ~extieee.std_logic_1164.STD_LOGIC 0 42971 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLKB_dly ~extieee.std_logic_1164.STD_LOGIC 0 42972 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal CEB_ipd ~extieee.std_logic_1164.STD_LOGIC 0 42973 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CEB_dly ~extieee.std_logic_1164.STD_LOGIC 0 42974 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DOB0_out ~extieee.std_logic_1164.STD_LOGIC 0 42975 (_architecture (_uni ((i 1))))))
		(_signal (_internal DOB1_out ~extieee.std_logic_1164.STD_LOGIC 0 42976 (_architecture (_uni ((i 1))))))
		(_signal (_internal DOB2_out ~extieee.std_logic_1164.STD_LOGIC 0 42977 (_architecture (_uni ((i 1))))))
		(_signal (_internal DOB3_out ~extieee.std_logic_1164.STD_LOGIC 0 42978 (_architecture (_uni ((i 1))))))
		(_signal (_internal DOB4_out ~extieee.std_logic_1164.STD_LOGIC 0 42979 (_architecture (_uni ((i 1))))))
		(_signal (_internal DOB5_out ~extieee.std_logic_1164.STD_LOGIC 0 42980 (_architecture (_uni ((i 1))))))
		(_signal (_internal DOB6_out ~extieee.std_logic_1164.STD_LOGIC 0 42981 (_architecture (_uni ((i 1))))))
		(_signal (_internal DOB7_out ~extieee.std_logic_1164.STD_LOGIC 0 42982 (_architecture (_uni ((i 1))))))
		(_signal (_internal DOB8_out ~extieee.std_logic_1164.STD_LOGIC 0 42983 (_architecture (_uni ((i 1))))))
		(_signal (_internal ADB4_ipd ~extieee.std_logic_1164.STD_LOGIC 0 42984 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADB4_dly ~extieee.std_logic_1164.STD_LOGIC 0 42985 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADB5_ipd ~extieee.std_logic_1164.STD_LOGIC 0 42986 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADB5_dly ~extieee.std_logic_1164.STD_LOGIC 0 42987 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADB6_ipd ~extieee.std_logic_1164.STD_LOGIC 0 42988 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADB6_dly ~extieee.std_logic_1164.STD_LOGIC 0 42989 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADB7_ipd ~extieee.std_logic_1164.STD_LOGIC 0 42990 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADB7_dly ~extieee.std_logic_1164.STD_LOGIC 0 42991 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADB8_ipd ~extieee.std_logic_1164.STD_LOGIC 0 42992 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADB8_dly ~extieee.std_logic_1164.STD_LOGIC 0 42993 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADB9_ipd ~extieee.std_logic_1164.STD_LOGIC 0 42994 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADB9_dly ~extieee.std_logic_1164.STD_LOGIC 0 42995 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADB10_ipd ~extieee.std_logic_1164.STD_LOGIC 0 42996 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADB10_dly ~extieee.std_logic_1164.STD_LOGIC 0 42997 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADB11_ipd ~extieee.std_logic_1164.STD_LOGIC 0 42998 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADB11_dly ~extieee.std_logic_1164.STD_LOGIC 0 42999 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADB12_ipd ~extieee.std_logic_1164.STD_LOGIC 0 43000 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADB12_dly ~extieee.std_logic_1164.STD_LOGIC 0 43001 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 43003 (_architecture (_uni ))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 43004 (_architecture (_uni ))))
		(_signal (_internal CLKB_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 43005 (_architecture (_uni ))))
		(_variable (_internal DOA8_zd ~extieee.std_logic_1164.STD_LOGIC 0 43104 (_process 0 ((i 1)))))
		(_variable (_internal DOA8_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 43105 (_process 0 )))
		(_variable (_internal DOA7_zd ~extieee.std_logic_1164.STD_LOGIC 0 43106 (_process 0 ((i 1)))))
		(_variable (_internal DOA7_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 43107 (_process 0 )))
		(_variable (_internal DOA6_zd ~extieee.std_logic_1164.STD_LOGIC 0 43108 (_process 0 ((i 1)))))
		(_variable (_internal DOA6_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 43109 (_process 0 )))
		(_variable (_internal DOA5_zd ~extieee.std_logic_1164.STD_LOGIC 0 43110 (_process 0 ((i 1)))))
		(_variable (_internal DOA5_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 43111 (_process 0 )))
		(_variable (_internal DOA4_zd ~extieee.std_logic_1164.STD_LOGIC 0 43112 (_process 0 ((i 1)))))
		(_variable (_internal DOA4_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 43113 (_process 0 )))
		(_variable (_internal DOA3_zd ~extieee.std_logic_1164.STD_LOGIC 0 43114 (_process 0 ((i 1)))))
		(_variable (_internal DOA3_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 43115 (_process 0 )))
		(_variable (_internal DOA2_zd ~extieee.std_logic_1164.STD_LOGIC 0 43116 (_process 0 ((i 1)))))
		(_variable (_internal DOA2_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 43117 (_process 0 )))
		(_variable (_internal DOA1_zd ~extieee.std_logic_1164.STD_LOGIC 0 43118 (_process 0 ((i 1)))))
		(_variable (_internal DOA1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 43119 (_process 0 )))
		(_variable (_internal DOA0_zd ~extieee.std_logic_1164.STD_LOGIC 0 43120 (_process 0 ((i 1)))))
		(_variable (_internal DOA0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 43121 (_process 0 )))
		(_variable (_internal DOB0_zd ~extieee.std_logic_1164.STD_LOGIC 0 43122 (_process 0 ((i 1)))))
		(_variable (_internal DOB0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 43123 (_process 0 )))
		(_variable (_internal DOB1_zd ~extieee.std_logic_1164.STD_LOGIC 0 43124 (_process 0 ((i 1)))))
		(_variable (_internal DOB1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 43125 (_process 0 )))
		(_variable (_internal DOB2_zd ~extieee.std_logic_1164.STD_LOGIC 0 43126 (_process 0 ((i 1)))))
		(_variable (_internal DOB2_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 43127 (_process 0 )))
		(_variable (_internal DOB3_zd ~extieee.std_logic_1164.STD_LOGIC 0 43128 (_process 0 ((i 1)))))
		(_variable (_internal DOB3_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 43129 (_process 0 )))
		(_variable (_internal DOB4_zd ~extieee.std_logic_1164.STD_LOGIC 0 43130 (_process 0 ((i 1)))))
		(_variable (_internal DOB4_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 43131 (_process 0 )))
		(_variable (_internal DOB5_zd ~extieee.std_logic_1164.STD_LOGIC 0 43132 (_process 0 ((i 1)))))
		(_variable (_internal DOB5_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 43133 (_process 0 )))
		(_variable (_internal DOB6_zd ~extieee.std_logic_1164.STD_LOGIC 0 43134 (_process 0 ((i 1)))))
		(_variable (_internal DOB6_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 43135 (_process 0 )))
		(_variable (_internal DOB7_zd ~extieee.std_logic_1164.STD_LOGIC 0 43136 (_process 0 ((i 1)))))
		(_variable (_internal DOB7_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 43137 (_process 0 )))
		(_variable (_internal DOB8_zd ~extieee.std_logic_1164.STD_LOGIC 0 43138 (_process 0 ((i 1)))))
		(_variable (_internal DOB8_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 43139 (_process 0 )))
		(_variable (_internal tviol_CEB_CLKB ~extieee.std_logic_1164.X01 0 43141 (_process 0 ((i 2)))))
		(_variable (_internal CEB_CLKB_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 43142 (_process 0 )))
		(_variable (_internal tviol_ADB4_CLKB ~extieee.std_logic_1164.X01 0 43143 (_process 0 ((i 2)))))
		(_variable (_internal ADB4_CLKB_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 43144 (_process 0 )))
		(_variable (_internal tviol_ADB5_CLKB ~extieee.std_logic_1164.X01 0 43145 (_process 0 ((i 2)))))
		(_variable (_internal ADB5_CLKB_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 43146 (_process 0 )))
		(_variable (_internal tviol_ADB6_CLKB ~extieee.std_logic_1164.X01 0 43147 (_process 0 ((i 2)))))
		(_variable (_internal ADB6_CLKB_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 43148 (_process 0 )))
		(_variable (_internal tviol_ADB7_CLKB ~extieee.std_logic_1164.X01 0 43149 (_process 0 ((i 2)))))
		(_variable (_internal ADB7_CLKB_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 43150 (_process 0 )))
		(_variable (_internal tviol_ADB8_CLKB ~extieee.std_logic_1164.X01 0 43151 (_process 0 ((i 2)))))
		(_variable (_internal ADB8_CLKB_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 43152 (_process 0 )))
		(_variable (_internal tviol_ADB9_CLKB ~extieee.std_logic_1164.X01 0 43153 (_process 0 ((i 2)))))
		(_variable (_internal ADB9_CLKB_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 43154 (_process 0 )))
		(_variable (_internal tviol_ADB10_CLKB ~extieee.std_logic_1164.X01 0 43155 (_process 0 ((i 2)))))
		(_variable (_internal ADB10_CLKB_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 43156 (_process 0 )))
		(_variable (_internal tviol_ADB11_CLKB ~extieee.std_logic_1164.X01 0 43157 (_process 0 ((i 2)))))
		(_variable (_internal ADB11_CLKB_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 43158 (_process 0 )))
		(_variable (_internal tviol_ADB12_CLKB ~extieee.std_logic_1164.X01 0 43159 (_process 0 ((i 2)))))
		(_variable (_internal ADB12_CLKB_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 43160 (_process 0 )))
		(_variable (_internal tviol_CLKB_CLKB ~extieee.std_logic_1164.X01 0 43161 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLKB ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 43162 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 22 0 43099 (_process (_simple)(_target(0)(1)(2)(3)(4)(5)(6)(7)(8)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_sensitivity(29)(30)(31)(32)(33)(34)(35)(36)(37)(39)(41)(42)(43)(44)(45)(46)(47)(48)(49)(50)(52)(54)(56)(58)(60)(62)(64)(66)(68))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(4343107 )
		(1112230979 )
		(876758081 )
		(893535297 )
		(910312513 )
		(927089729 )
		(943866945 )
		(960644161 )
		(826426433 48 )
		(826426433 49 )
		(826426433 50 )
		(943804228 )
		(927027012 )
		(910249796 )
		(893472580 )
		(876695364 )
		(859918148 )
		(843140932 )
		(826363716 )
		(809586500 )
		(809652036 )
		(826429252 )
		(843206468 )
		(859983684 )
		(876760900 )
		(893538116 )
		(910315332 )
		(927092548 )
		(943869764 )
	)
	(_model . Structure 23 -1
	)
)
V 000050 55 34497         1367697035371 Structure
(_unit VHDL (pdpw8kc0148 0 43518 (structure 0 43548 ))
	(_version v98)
	(_time 1367697035372 2013.05.04 12:50:35)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 6e6e3f6e3f383a796e6576346d686d6d6e6d6f6d6a)
	(_entity
		(_time 1367697035365)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.pdpw8kc
			(_object
				(_generic (_internal DATA_WIDTH_W ~extSTD.STANDARD.INTEGER 0 2126 (_entity -1 ((i 18)))))
				(_generic (_internal DATA_WIDTH_R ~extSTD.STANDARD.INTEGER 0 2127 (_entity -1 ((i 9)))))
				(_generic (_internal REGMODE ~extmachxo2.components.~STRING~15210 0 2128 (_entity -1 (_string \"NOREG"\))))
				(_generic (_internal CSDECODE_W ~extmachxo2.components.~STRING~15211 0 2129 (_entity -1 (_string \"0b000"\))))
				(_generic (_internal CSDECODE_R ~extmachxo2.components.~STRING~15212 0 2130 (_entity -1 (_string \"0b000"\))))
				(_generic (_internal GSR ~extmachxo2.components.~STRING~15213 0 2131 (_entity -1 (_string \"ENABLED"\))))
				(_generic (_internal RESETMODE ~extmachxo2.components.~STRING~15214 0 2132 (_entity -1 (_string \"SYNC"\))))
				(_generic (_internal ASYNC_RESET_RELEASE ~extmachxo2.components.~STRING~15215 0 2133 (_entity -1 (_string \"SYNC"\))))
				(_generic (_internal INIT_DATA ~extmachxo2.components.~STRING~15216 0 2134 (_entity -1 (_string \"STATIC"\))))
				(_generic (_internal initval_00 ~extmachxo2.components.~STRING~15217 0 2135 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_01 ~extmachxo2.components.~STRING~15218 0 2136 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_02 ~extmachxo2.components.~STRING~15219 0 2137 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_03 ~extmachxo2.components.~STRING~15220 0 2138 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_04 ~extmachxo2.components.~STRING~15221 0 2139 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_05 ~extmachxo2.components.~STRING~15222 0 2140 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_06 ~extmachxo2.components.~STRING~15223 0 2141 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_07 ~extmachxo2.components.~STRING~15224 0 2142 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_08 ~extmachxo2.components.~STRING~15225 0 2143 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_09 ~extmachxo2.components.~STRING~15226 0 2144 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_0a ~extmachxo2.components.~STRING~15227 0 2145 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_0b ~extmachxo2.components.~STRING~15228 0 2146 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_0c ~extmachxo2.components.~STRING~15229 0 2147 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_0d ~extmachxo2.components.~STRING~15230 0 2148 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_0e ~extmachxo2.components.~STRING~15231 0 2149 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_0f ~extmachxo2.components.~STRING~15232 0 2150 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_10 ~extmachxo2.components.~STRING~15233 0 2151 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_11 ~extmachxo2.components.~STRING~15234 0 2152 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_12 ~extmachxo2.components.~STRING~15235 0 2153 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_13 ~extmachxo2.components.~STRING~15236 0 2154 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_14 ~extmachxo2.components.~STRING~15237 0 2155 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_15 ~extmachxo2.components.~STRING~15238 0 2156 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_16 ~extmachxo2.components.~STRING~15239 0 2157 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_17 ~extmachxo2.components.~STRING~15240 0 2158 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_18 ~extmachxo2.components.~STRING~15241 0 2159 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_19 ~extmachxo2.components.~STRING~15242 0 2160 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_1a ~extmachxo2.components.~STRING~15243 0 2161 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_1b ~extmachxo2.components.~STRING~15244 0 2162 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_1c ~extmachxo2.components.~STRING~15245 0 2163 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_1d ~extmachxo2.components.~STRING~15246 0 2164 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_1e ~extmachxo2.components.~STRING~15247 0 2165 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_1f ~extmachxo2.components.~STRING~15248 0 2166 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_port (_internal DI17 ~extieee.std_logic_1164.STD_LOGIC 0 2169 (_entity (_in ((i 1))))))
				(_port (_internal DI16 ~extieee.std_logic_1164.STD_LOGIC 0 2169 (_entity (_in ((i 1))))))
				(_port (_internal DI15 ~extieee.std_logic_1164.STD_LOGIC 0 2169 (_entity (_in ((i 1))))))
				(_port (_internal DI14 ~extieee.std_logic_1164.STD_LOGIC 0 2169 (_entity (_in ((i 1))))))
				(_port (_internal DI13 ~extieee.std_logic_1164.STD_LOGIC 0 2169 (_entity (_in ((i 1))))))
				(_port (_internal DI12 ~extieee.std_logic_1164.STD_LOGIC 0 2169 (_entity (_in ((i 1))))))
				(_port (_internal DI11 ~extieee.std_logic_1164.STD_LOGIC 0 2169 (_entity (_in ((i 1))))))
				(_port (_internal DI10 ~extieee.std_logic_1164.STD_LOGIC 0 2169 (_entity (_in ((i 1))))))
				(_port (_internal DI9 ~extieee.std_logic_1164.STD_LOGIC 0 2169 (_entity (_in ((i 1))))))
				(_port (_internal DI8 ~extieee.std_logic_1164.STD_LOGIC 0 2170 (_entity (_in ((i 1))))))
				(_port (_internal DI7 ~extieee.std_logic_1164.STD_LOGIC 0 2170 (_entity (_in ((i 1))))))
				(_port (_internal DI6 ~extieee.std_logic_1164.STD_LOGIC 0 2170 (_entity (_in ((i 1))))))
				(_port (_internal DI5 ~extieee.std_logic_1164.STD_LOGIC 0 2170 (_entity (_in ((i 1))))))
				(_port (_internal DI4 ~extieee.std_logic_1164.STD_LOGIC 0 2170 (_entity (_in ((i 1))))))
				(_port (_internal DI3 ~extieee.std_logic_1164.STD_LOGIC 0 2170 (_entity (_in ((i 1))))))
				(_port (_internal DI2 ~extieee.std_logic_1164.STD_LOGIC 0 2170 (_entity (_in ((i 1))))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 2170 (_entity (_in ((i 1))))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 2170 (_entity (_in ((i 1))))))
				(_port (_internal ADW8 ~extieee.std_logic_1164.STD_LOGIC 0 2171 (_entity (_in ((i 1))))))
				(_port (_internal ADW7 ~extieee.std_logic_1164.STD_LOGIC 0 2171 (_entity (_in ((i 1))))))
				(_port (_internal ADW6 ~extieee.std_logic_1164.STD_LOGIC 0 2171 (_entity (_in ((i 1))))))
				(_port (_internal ADW5 ~extieee.std_logic_1164.STD_LOGIC 0 2171 (_entity (_in ((i 1))))))
				(_port (_internal ADW4 ~extieee.std_logic_1164.STD_LOGIC 0 2171 (_entity (_in ((i 1))))))
				(_port (_internal ADW3 ~extieee.std_logic_1164.STD_LOGIC 0 2171 (_entity (_in ((i 1))))))
				(_port (_internal ADW2 ~extieee.std_logic_1164.STD_LOGIC 0 2171 (_entity (_in ((i 1))))))
				(_port (_internal ADW1 ~extieee.std_logic_1164.STD_LOGIC 0 2171 (_entity (_in ((i 1))))))
				(_port (_internal ADW0 ~extieee.std_logic_1164.STD_LOGIC 0 2171 (_entity (_in ((i 1))))))
				(_port (_internal BE1 ~extieee.std_logic_1164.STD_LOGIC 0 2172 (_entity (_in ((i 1))))))
				(_port (_internal BE0 ~extieee.std_logic_1164.STD_LOGIC 0 2172 (_entity (_in ((i 1))))))
				(_port (_internal CEW ~extieee.std_logic_1164.STD_LOGIC 0 2173 (_entity (_in ((i 1))))))
				(_port (_internal CLKW ~extieee.std_logic_1164.STD_LOGIC 0 2173 (_entity (_in ((i 1))))))
				(_port (_internal CSW2 ~extieee.std_logic_1164.STD_LOGIC 0 2173 (_entity (_in ((i 1))))))
				(_port (_internal CSW1 ~extieee.std_logic_1164.STD_LOGIC 0 2173 (_entity (_in ((i 1))))))
				(_port (_internal CSW0 ~extieee.std_logic_1164.STD_LOGIC 0 2173 (_entity (_in ((i 1))))))
				(_port (_internal ADR12 ~extieee.std_logic_1164.STD_LOGIC 0 2174 (_entity (_in ((i 1))))))
				(_port (_internal ADR11 ~extieee.std_logic_1164.STD_LOGIC 0 2174 (_entity (_in ((i 1))))))
				(_port (_internal ADR10 ~extieee.std_logic_1164.STD_LOGIC 0 2174 (_entity (_in ((i 1))))))
				(_port (_internal ADR9 ~extieee.std_logic_1164.STD_LOGIC 0 2174 (_entity (_in ((i 1))))))
				(_port (_internal ADR8 ~extieee.std_logic_1164.STD_LOGIC 0 2174 (_entity (_in ((i 1))))))
				(_port (_internal ADR7 ~extieee.std_logic_1164.STD_LOGIC 0 2174 (_entity (_in ((i 1))))))
				(_port (_internal ADR6 ~extieee.std_logic_1164.STD_LOGIC 0 2174 (_entity (_in ((i 1))))))
				(_port (_internal ADR5 ~extieee.std_logic_1164.STD_LOGIC 0 2174 (_entity (_in ((i 1))))))
				(_port (_internal ADR4 ~extieee.std_logic_1164.STD_LOGIC 0 2175 (_entity (_in ((i 1))))))
				(_port (_internal ADR3 ~extieee.std_logic_1164.STD_LOGIC 0 2175 (_entity (_in ((i 1))))))
				(_port (_internal ADR2 ~extieee.std_logic_1164.STD_LOGIC 0 2175 (_entity (_in ((i 1))))))
				(_port (_internal ADR1 ~extieee.std_logic_1164.STD_LOGIC 0 2175 (_entity (_in ((i 1))))))
				(_port (_internal ADR0 ~extieee.std_logic_1164.STD_LOGIC 0 2175 (_entity (_in ((i 1))))))
				(_port (_internal CER ~extieee.std_logic_1164.STD_LOGIC 0 2176 (_entity (_in ((i 1))))))
				(_port (_internal OCER ~extieee.std_logic_1164.STD_LOGIC 0 2176 (_entity (_in ((i 1))))))
				(_port (_internal CLKR ~extieee.std_logic_1164.STD_LOGIC 0 2176 (_entity (_in ((i 1))))))
				(_port (_internal CSR2 ~extieee.std_logic_1164.STD_LOGIC 0 2176 (_entity (_in ((i 1))))))
				(_port (_internal CSR1 ~extieee.std_logic_1164.STD_LOGIC 0 2176 (_entity (_in ((i 1))))))
				(_port (_internal CSR0 ~extieee.std_logic_1164.STD_LOGIC 0 2176 (_entity (_in ((i 1))))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 2176 (_entity (_in ((i 1))))))
				(_port (_internal DO17 ~extieee.std_logic_1164.STD_LOGIC 0 2177 (_entity (_out ((i 1))))))
				(_port (_internal DO16 ~extieee.std_logic_1164.STD_LOGIC 0 2177 (_entity (_out ((i 1))))))
				(_port (_internal DO15 ~extieee.std_logic_1164.STD_LOGIC 0 2177 (_entity (_out ((i 1))))))
				(_port (_internal DO14 ~extieee.std_logic_1164.STD_LOGIC 0 2177 (_entity (_out ((i 1))))))
				(_port (_internal DO13 ~extieee.std_logic_1164.STD_LOGIC 0 2177 (_entity (_out ((i 1))))))
				(_port (_internal DO12 ~extieee.std_logic_1164.STD_LOGIC 0 2177 (_entity (_out ((i 1))))))
				(_port (_internal DO11 ~extieee.std_logic_1164.STD_LOGIC 0 2177 (_entity (_out ((i 1))))))
				(_port (_internal DO10 ~extieee.std_logic_1164.STD_LOGIC 0 2177 (_entity (_out ((i 1))))))
				(_port (_internal DO9 ~extieee.std_logic_1164.STD_LOGIC 0 2177 (_entity (_out ((i 1))))))
				(_port (_internal DO8 ~extieee.std_logic_1164.STD_LOGIC 0 2178 (_entity (_out ((i 1))))))
				(_port (_internal DO7 ~extieee.std_logic_1164.STD_LOGIC 0 2178 (_entity (_out ((i 1))))))
				(_port (_internal DO6 ~extieee.std_logic_1164.STD_LOGIC 0 2178 (_entity (_out ((i 1))))))
				(_port (_internal DO5 ~extieee.std_logic_1164.STD_LOGIC 0 2178 (_entity (_out ((i 1))))))
				(_port (_internal DO4 ~extieee.std_logic_1164.STD_LOGIC 0 2178 (_entity (_out ((i 1))))))
				(_port (_internal DO3 ~extieee.std_logic_1164.STD_LOGIC 0 2178 (_entity (_out ((i 1))))))
				(_port (_internal DO2 ~extieee.std_logic_1164.STD_LOGIC 0 2178 (_entity (_out ((i 1))))))
				(_port (_internal DO1 ~extieee.std_logic_1164.STD_LOGIC 0 2178 (_entity (_out ((i 1))))))
				(_port (_internal DO0 ~extieee.std_logic_1164.STD_LOGIC 0 2178 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 43550 (_component .machxo2.components.pdpw8kc )
		(_generic
			((DATA_WIDTH_W)((i 18)))
			((DATA_WIDTH_R)((i 18)))
			((REGMODE)(_string \"NOREG"\))
			((CSDECODE_W)(_string \"0b000"\))
			((CSDECODE_R)(_string \"0b000"\))
			((GSR)(_string \"DISABLED"\))
			((RESETMODE)(_string \"SYNC"\))
			((ASYNC_RESET_RELEASE)(_string \"SYNC"\))
			((INIT_DATA)(_string \"STATIC"\))
			((initval_00)(_string \"0x00000000040000800003000000000100004000080000300000000000000200000000000000000000"\))
			((initval_01)(_string \"0x00000000040000800003000000000200000000040000800003000000000400008000000000300000"\))
			((initval_02)(_string \"0x00008000030000000002000000000400008000030000000004000080000000003000000000000002"\))
			((initval_03)(_string \"0x00008000030000000004000080000300000000040000800003000000000400008000030000000004"\))
			((initval_04)(_string \"0x00000000040000800003000000000400008000000000300000000000000400008000030000000004"\))
			((initval_05)(_string \"0x00000000040000800003000000000400008000000000300000000000000400008000030000000002"\))
			((initval_06)(_string \"0x00003000000000000002000000000400008000030000000004000080000000003000000000000002"\))
			((initval_07)(_string \"0x00000000040000800000000030000000000000020000000004000080000300000000040000800000"\))
			((initval_08)(_string \"0x00000000040000800003000000000100004000080000300000000000000200000000040000800003"\))
			((initval_09)(_string \"0x00000000020000000004000080000300000000040000800000000030000000000000040000800003"\))
			((initval_0a)(_string \"0x00000000040000800003000000000200000000040000800003000000000400008000000000300000"\))
			((initval_0b)(_string \"0x00000000040000800003000000000200000000040000800003000000000400008000000000300000"\))
			((initval_0c)(_string \"0x00008000030000000002000000000400008000030000000004000080000000003000000000000002"\))
			((initval_0d)(_string \"0x00003000000000000002000000000400008000030000000004000080000000003000000000000004"\))
			((initval_0e)(_string \"0x00000000040000800000000030000000000000020000000004000080000300000000040000800000"\))
			((initval_0f)(_string \"0x00000000040000800000000030000000000000040000800003000000000200000000040000800003"\))
			((initval_10)(_string \"0x00000000040000800000000030000000000000040000800003000000000200000000040000800003"\))
			((initval_11)(_string \"0x00000000040000800003000000000400008000000000300000000000000200000000040000800003"\))
			((initval_12)(_string \"0x00003000000000000002000000000400008000030000000004000080000000003000000000000002"\))
			((initval_13)(_string \"0x00000000010000400008000030000000000000020000000004000080000300000000040000800000"\))
			((initval_14)(_string \"0x00008000030000000004000080000000003000000000000004000080000300000000040000800003"\))
			((initval_15)(_string \"0x00000000020000000004000080000300000000040000800000000030000000000000020000000004"\))
			((initval_16)(_string \"0x00000000020000000004000080000300000000040000800000000030000000000000040000800003"\))
			((initval_17)(_string \"0x00003000000000000004000080000300000000040000800003000000000200000000040000800003"\))
			((initval_18)(_string \"0x00000000040000800000000030000000000000020000000004000080000300000000040000800000"\))
			((initval_19)(_string \"0x00000000040000800000000030000000000000040000800003000000000200000000040000800003"\))
			((initval_1a)(_string \"0x00000000000000000000000000000100004000080000000003000000000200000000040000800003"\))
			((initval_1b)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((initval_1c)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((initval_1d)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((initval_1e)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((initval_1f)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
		)
		(_port
			((DI17)(DI17))
			((DI16)(DI16))
			((DI15)(DI15))
			((DI14)(DI14))
			((DI13)(DI13))
			((DI12)(DI12))
			((DI11)(DI11))
			((DI10)(DI10))
			((DI9)(DI9))
			((DI8)(DI8))
			((DI7)(DI7))
			((DI6)(DI6))
			((DI5)(DI5))
			((DI4)(DI4))
			((DI3)(DI3))
			((DI2)(DI2))
			((DI1)(DI1))
			((DI0)(DI0))
			((ADW8)(ADW8))
			((ADW7)(ADW7))
			((ADW6)(ADW6))
			((ADW5)(ADW5))
			((ADW4)(ADW4))
			((ADW3)(ADW3))
			((ADW2)(ADW2))
			((ADW1)(ADW1))
			((ADW0)(ADW0))
			((BE1)(BE1))
			((BE0)(BE0))
			((CEW)(CEW))
			((CLKW)(CLKW))
			((CSW2)(CSW2))
			((CSW1)(CSW1))
			((CSW0)(CSW0))
			((ADR12)(ADR12))
			((ADR11)(ADR11))
			((ADR10)(ADR10))
			((ADR9)(ADR9))
			((ADR8)(ADR8))
			((ADR7)(ADR7))
			((ADR6)(ADR6))
			((ADR5)(ADR5))
			((ADR4)(ADR4))
			((ADR3)(ADR3))
			((ADR2)(ADR2))
			((ADR1)(ADR1))
			((ADR0)(ADR0))
			((CER)(CER))
			((OCER)(OCER))
			((CLKR)(CLKR))
			((CSR2)(CSR2))
			((CSR1)(CSR1))
			((CSR0)(CSR0))
			((RST)(RST))
			((DO17)(DO17))
			((DO16)(DO16))
			((DO15)(DO15))
			((DO14)(DO14))
			((DO13)(DO13))
			((DO12)(DO12))
			((DO11)(DO11))
			((DO10)(DO10))
			((DO9)(DO9))
			((DO8)(DO8))
			((DO7)(DO7))
			((DO6)(DO6))
			((DO5)(DO5))
			((DO4)(DO4))
			((DO3)(DO3))
			((DO2)(DO2))
			((DO1)(DO1))
			((DO0)(DO0))
		)
		(_use (_entity machxo2 pdpw8kc)
			(_generic
				((DATA_WIDTH_W)((i 18)))
				((DATA_WIDTH_R)((i 18)))
				((REGMODE)(_string \"NOREG"\))
				((CSDECODE_W)(_string \"0b000"\))
				((CSDECODE_R)(_string \"0b000"\))
				((GSR)(_string \"DISABLED"\))
				((RESETMODE)(_string \"SYNC"\))
				((ASYNC_RESET_RELEASE)(_string \"SYNC"\))
				((INIT_DATA)(_string \"STATIC"\))
				((initval_00)(_string \"0x00000000040000800003000000000100004000080000300000000000000200000000000000000000"\))
				((initval_01)(_string \"0x00000000040000800003000000000200000000040000800003000000000400008000000000300000"\))
				((initval_02)(_string \"0x00008000030000000002000000000400008000030000000004000080000000003000000000000002"\))
				((initval_03)(_string \"0x00008000030000000004000080000300000000040000800003000000000400008000030000000004"\))
				((initval_04)(_string \"0x00000000040000800003000000000400008000000000300000000000000400008000030000000004"\))
				((initval_05)(_string \"0x00000000040000800003000000000400008000000000300000000000000400008000030000000002"\))
				((initval_06)(_string \"0x00003000000000000002000000000400008000030000000004000080000000003000000000000002"\))
				((initval_07)(_string \"0x00000000040000800000000030000000000000020000000004000080000300000000040000800000"\))
				((initval_08)(_string \"0x00000000040000800003000000000100004000080000300000000000000200000000040000800003"\))
				((initval_09)(_string \"0x00000000020000000004000080000300000000040000800000000030000000000000040000800003"\))
				((initval_0a)(_string \"0x00000000040000800003000000000200000000040000800003000000000400008000000000300000"\))
				((initval_0b)(_string \"0x00000000040000800003000000000200000000040000800003000000000400008000000000300000"\))
				((initval_0c)(_string \"0x00008000030000000002000000000400008000030000000004000080000000003000000000000002"\))
				((initval_0d)(_string \"0x00003000000000000002000000000400008000030000000004000080000000003000000000000004"\))
				((initval_0e)(_string \"0x00000000040000800000000030000000000000020000000004000080000300000000040000800000"\))
				((initval_0f)(_string \"0x00000000040000800000000030000000000000040000800003000000000200000000040000800003"\))
				((initval_10)(_string \"0x00000000040000800000000030000000000000040000800003000000000200000000040000800003"\))
				((initval_11)(_string \"0x00000000040000800003000000000400008000000000300000000000000200000000040000800003"\))
				((initval_12)(_string \"0x00003000000000000002000000000400008000030000000004000080000000003000000000000002"\))
				((initval_13)(_string \"0x00000000010000400008000030000000000000020000000004000080000300000000040000800000"\))
				((initval_14)(_string \"0x00008000030000000004000080000000003000000000000004000080000300000000040000800003"\))
				((initval_15)(_string \"0x00000000020000000004000080000300000000040000800000000030000000000000020000000004"\))
				((initval_16)(_string \"0x00000000020000000004000080000300000000040000800000000030000000000000040000800003"\))
				((initval_17)(_string \"0x00003000000000000004000080000300000000040000800003000000000200000000040000800003"\))
				((initval_18)(_string \"0x00000000040000800000000030000000000000020000000004000080000300000000040000800000"\))
				((initval_19)(_string \"0x00000000040000800000000030000000000000040000800003000000000200000000040000800003"\))
				((initval_1a)(_string \"0x00000000000000000000000000000100004000080000000003000000000200000000040000800003"\))
				((initval_1b)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((initval_1c)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((initval_1d)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((initval_1e)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((initval_1f)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			)
		)
	)
	(_object
		(_port (_internal CEW ~extieee.std_logic_1164.STD_LOGIC 0 43519 (_entity (_in ))))
		(_port (_internal CLKW ~extieee.std_logic_1164.STD_LOGIC 0 43519 (_entity (_in ))))
		(_port (_internal CSW0 ~extieee.std_logic_1164.STD_LOGIC 0 43519 (_entity (_in ))))
		(_port (_internal CSW1 ~extieee.std_logic_1164.STD_LOGIC 0 43520 (_entity (_in ))))
		(_port (_internal CSW2 ~extieee.std_logic_1164.STD_LOGIC 0 43520 (_entity (_in ))))
		(_port (_internal CER ~extieee.std_logic_1164.STD_LOGIC 0 43520 (_entity (_in ))))
		(_port (_internal OCER ~extieee.std_logic_1164.STD_LOGIC 0 43521 (_entity (_in ))))
		(_port (_internal CLKR ~extieee.std_logic_1164.STD_LOGIC 0 43521 (_entity (_in ))))
		(_port (_internal CSR0 ~extieee.std_logic_1164.STD_LOGIC 0 43521 (_entity (_in ))))
		(_port (_internal CSR1 ~extieee.std_logic_1164.STD_LOGIC 0 43522 (_entity (_in ))))
		(_port (_internal CSR2 ~extieee.std_logic_1164.STD_LOGIC 0 43522 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 43522 (_entity (_in ))))
		(_port (_internal BE0 ~extieee.std_logic_1164.STD_LOGIC 0 43523 (_entity (_in ))))
		(_port (_internal BE1 ~extieee.std_logic_1164.STD_LOGIC 0 43523 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 43523 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 43524 (_entity (_in ))))
		(_port (_internal DI2 ~extieee.std_logic_1164.STD_LOGIC 0 43524 (_entity (_in ))))
		(_port (_internal DI3 ~extieee.std_logic_1164.STD_LOGIC 0 43524 (_entity (_in ))))
		(_port (_internal DI4 ~extieee.std_logic_1164.STD_LOGIC 0 43525 (_entity (_in ))))
		(_port (_internal DI5 ~extieee.std_logic_1164.STD_LOGIC 0 43525 (_entity (_in ))))
		(_port (_internal DI6 ~extieee.std_logic_1164.STD_LOGIC 0 43525 (_entity (_in ))))
		(_port (_internal DI7 ~extieee.std_logic_1164.STD_LOGIC 0 43526 (_entity (_in ))))
		(_port (_internal DI8 ~extieee.std_logic_1164.STD_LOGIC 0 43526 (_entity (_in ))))
		(_port (_internal DI9 ~extieee.std_logic_1164.STD_LOGIC 0 43526 (_entity (_in ))))
		(_port (_internal DI10 ~extieee.std_logic_1164.STD_LOGIC 0 43527 (_entity (_in ))))
		(_port (_internal DI11 ~extieee.std_logic_1164.STD_LOGIC 0 43527 (_entity (_in ))))
		(_port (_internal DI12 ~extieee.std_logic_1164.STD_LOGIC 0 43527 (_entity (_in ))))
		(_port (_internal DI13 ~extieee.std_logic_1164.STD_LOGIC 0 43528 (_entity (_in ))))
		(_port (_internal DI14 ~extieee.std_logic_1164.STD_LOGIC 0 43528 (_entity (_in ))))
		(_port (_internal DI15 ~extieee.std_logic_1164.STD_LOGIC 0 43528 (_entity (_in ))))
		(_port (_internal DI16 ~extieee.std_logic_1164.STD_LOGIC 0 43529 (_entity (_in ))))
		(_port (_internal DI17 ~extieee.std_logic_1164.STD_LOGIC 0 43529 (_entity (_in ))))
		(_port (_internal ADW0 ~extieee.std_logic_1164.STD_LOGIC 0 43529 (_entity (_in ))))
		(_port (_internal ADW1 ~extieee.std_logic_1164.STD_LOGIC 0 43530 (_entity (_in ))))
		(_port (_internal ADW2 ~extieee.std_logic_1164.STD_LOGIC 0 43530 (_entity (_in ))))
		(_port (_internal ADW3 ~extieee.std_logic_1164.STD_LOGIC 0 43530 (_entity (_in ))))
		(_port (_internal ADW4 ~extieee.std_logic_1164.STD_LOGIC 0 43531 (_entity (_in ))))
		(_port (_internal ADW5 ~extieee.std_logic_1164.STD_LOGIC 0 43531 (_entity (_in ))))
		(_port (_internal ADW6 ~extieee.std_logic_1164.STD_LOGIC 0 43531 (_entity (_in ))))
		(_port (_internal ADW7 ~extieee.std_logic_1164.STD_LOGIC 0 43532 (_entity (_in ))))
		(_port (_internal ADW8 ~extieee.std_logic_1164.STD_LOGIC 0 43532 (_entity (_in ))))
		(_port (_internal ADR0 ~extieee.std_logic_1164.STD_LOGIC 0 43532 (_entity (_in ))))
		(_port (_internal ADR1 ~extieee.std_logic_1164.STD_LOGIC 0 43533 (_entity (_in ))))
		(_port (_internal ADR2 ~extieee.std_logic_1164.STD_LOGIC 0 43533 (_entity (_in ))))
		(_port (_internal ADR3 ~extieee.std_logic_1164.STD_LOGIC 0 43533 (_entity (_in ))))
		(_port (_internal ADR4 ~extieee.std_logic_1164.STD_LOGIC 0 43534 (_entity (_in ))))
		(_port (_internal ADR5 ~extieee.std_logic_1164.STD_LOGIC 0 43534 (_entity (_in ))))
		(_port (_internal ADR6 ~extieee.std_logic_1164.STD_LOGIC 0 43534 (_entity (_in ))))
		(_port (_internal ADR7 ~extieee.std_logic_1164.STD_LOGIC 0 43535 (_entity (_in ))))
		(_port (_internal ADR8 ~extieee.std_logic_1164.STD_LOGIC 0 43535 (_entity (_in ))))
		(_port (_internal ADR9 ~extieee.std_logic_1164.STD_LOGIC 0 43535 (_entity (_in ))))
		(_port (_internal ADR10 ~extieee.std_logic_1164.STD_LOGIC 0 43536 (_entity (_in ))))
		(_port (_internal ADR11 ~extieee.std_logic_1164.STD_LOGIC 0 43536 (_entity (_in ))))
		(_port (_internal ADR12 ~extieee.std_logic_1164.STD_LOGIC 0 43536 (_entity (_in ))))
		(_port (_internal DO0 ~extieee.std_logic_1164.STD_LOGIC 0 43537 (_entity (_out ))))
		(_port (_internal DO1 ~extieee.std_logic_1164.STD_LOGIC 0 43537 (_entity (_out ))))
		(_port (_internal DO2 ~extieee.std_logic_1164.STD_LOGIC 0 43537 (_entity (_out ))))
		(_port (_internal DO3 ~extieee.std_logic_1164.STD_LOGIC 0 43538 (_entity (_out ))))
		(_port (_internal DO4 ~extieee.std_logic_1164.STD_LOGIC 0 43538 (_entity (_out ))))
		(_port (_internal DO5 ~extieee.std_logic_1164.STD_LOGIC 0 43538 (_entity (_out ))))
		(_port (_internal DO6 ~extieee.std_logic_1164.STD_LOGIC 0 43539 (_entity (_out ))))
		(_port (_internal DO7 ~extieee.std_logic_1164.STD_LOGIC 0 43539 (_entity (_out ))))
		(_port (_internal DO8 ~extieee.std_logic_1164.STD_LOGIC 0 43539 (_entity (_out ))))
		(_port (_internal DO9 ~extieee.std_logic_1164.STD_LOGIC 0 43540 (_entity (_out ))))
		(_port (_internal DO10 ~extieee.std_logic_1164.STD_LOGIC 0 43540 (_entity (_out ))))
		(_port (_internal DO11 ~extieee.std_logic_1164.STD_LOGIC 0 43540 (_entity (_out ))))
		(_port (_internal DO12 ~extieee.std_logic_1164.STD_LOGIC 0 43541 (_entity (_out ))))
		(_port (_internal DO13 ~extieee.std_logic_1164.STD_LOGIC 0 43541 (_entity (_out ))))
		(_port (_internal DO14 ~extieee.std_logic_1164.STD_LOGIC 0 43541 (_entity (_out ))))
		(_port (_internal DO15 ~extieee.std_logic_1164.STD_LOGIC 0 43542 (_entity (_out ))))
		(_port (_internal DO16 ~extieee.std_logic_1164.STD_LOGIC 0 43542 (_entity (_out ))))
		(_port (_internal DO17 ~extieee.std_logic_1164.STD_LOGIC 0 43542 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~15210 (machxo2 components ~STRING~15210)))
		(_type (_external ~extmachxo2.components.~STRING~15211 (machxo2 components ~STRING~15211)))
		(_type (_external ~extmachxo2.components.~STRING~15212 (machxo2 components ~STRING~15212)))
		(_type (_external ~extmachxo2.components.~STRING~15213 (machxo2 components ~STRING~15213)))
		(_type (_external ~extmachxo2.components.~STRING~15214 (machxo2 components ~STRING~15214)))
		(_type (_external ~extmachxo2.components.~STRING~15215 (machxo2 components ~STRING~15215)))
		(_type (_external ~extmachxo2.components.~STRING~15216 (machxo2 components ~STRING~15216)))
		(_type (_external ~extmachxo2.components.~STRING~15217 (machxo2 components ~STRING~15217)))
		(_type (_external ~extmachxo2.components.~STRING~15218 (machxo2 components ~STRING~15218)))
		(_type (_external ~extmachxo2.components.~STRING~15219 (machxo2 components ~STRING~15219)))
		(_type (_external ~extmachxo2.components.~STRING~15220 (machxo2 components ~STRING~15220)))
		(_type (_external ~extmachxo2.components.~STRING~15221 (machxo2 components ~STRING~15221)))
		(_type (_external ~extmachxo2.components.~STRING~15222 (machxo2 components ~STRING~15222)))
		(_type (_external ~extmachxo2.components.~STRING~15223 (machxo2 components ~STRING~15223)))
		(_type (_external ~extmachxo2.components.~STRING~15224 (machxo2 components ~STRING~15224)))
		(_type (_external ~extmachxo2.components.~STRING~15225 (machxo2 components ~STRING~15225)))
		(_type (_external ~extmachxo2.components.~STRING~15226 (machxo2 components ~STRING~15226)))
		(_type (_external ~extmachxo2.components.~STRING~15227 (machxo2 components ~STRING~15227)))
		(_type (_external ~extmachxo2.components.~STRING~15228 (machxo2 components ~STRING~15228)))
		(_type (_external ~extmachxo2.components.~STRING~15229 (machxo2 components ~STRING~15229)))
		(_type (_external ~extmachxo2.components.~STRING~15230 (machxo2 components ~STRING~15230)))
		(_type (_external ~extmachxo2.components.~STRING~15231 (machxo2 components ~STRING~15231)))
		(_type (_external ~extmachxo2.components.~STRING~15232 (machxo2 components ~STRING~15232)))
		(_type (_external ~extmachxo2.components.~STRING~15233 (machxo2 components ~STRING~15233)))
		(_type (_external ~extmachxo2.components.~STRING~15234 (machxo2 components ~STRING~15234)))
		(_type (_external ~extmachxo2.components.~STRING~15235 (machxo2 components ~STRING~15235)))
		(_type (_external ~extmachxo2.components.~STRING~15236 (machxo2 components ~STRING~15236)))
		(_type (_external ~extmachxo2.components.~STRING~15237 (machxo2 components ~STRING~15237)))
		(_type (_external ~extmachxo2.components.~STRING~15238 (machxo2 components ~STRING~15238)))
		(_type (_external ~extmachxo2.components.~STRING~15239 (machxo2 components ~STRING~15239)))
		(_type (_external ~extmachxo2.components.~STRING~15240 (machxo2 components ~STRING~15240)))
		(_type (_external ~extmachxo2.components.~STRING~15241 (machxo2 components ~STRING~15241)))
		(_type (_external ~extmachxo2.components.~STRING~15242 (machxo2 components ~STRING~15242)))
		(_type (_external ~extmachxo2.components.~STRING~15243 (machxo2 components ~STRING~15243)))
		(_type (_external ~extmachxo2.components.~STRING~15244 (machxo2 components ~STRING~15244)))
		(_type (_external ~extmachxo2.components.~STRING~15245 (machxo2 components ~STRING~15245)))
		(_type (_external ~extmachxo2.components.~STRING~15246 (machxo2 components ~STRING~15246)))
		(_type (_external ~extmachxo2.components.~STRING~15247 (machxo2 components ~STRING~15247)))
		(_type (_external ~extmachxo2.components.~STRING~15248 (machxo2 components ~STRING~15248)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 29748         1367697035392 Structure
(_unit VHDL (irom_dout_164_0_1 0 43641 (structure 0 43709 ))
	(_version v98)
	(_time 1367697035393 2013.05.04 12:50:35)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 8d8cd582dbda8f9bd9898f8899d78a8a888a8988db8e8c)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697035382)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(PDPW8KC0148
			(_object
				(_port (_internal CEW ~extieee.std_logic_1164.STD_LOGIC 0 43752 (_entity (_in ))))
				(_port (_internal CLKW ~extieee.std_logic_1164.STD_LOGIC 0 43752 (_entity (_in ))))
				(_port (_internal CSW0 ~extieee.std_logic_1164.STD_LOGIC 0 43752 (_entity (_in ))))
				(_port (_internal CSW1 ~extieee.std_logic_1164.STD_LOGIC 0 43753 (_entity (_in ))))
				(_port (_internal CSW2 ~extieee.std_logic_1164.STD_LOGIC 0 43753 (_entity (_in ))))
				(_port (_internal CER ~extieee.std_logic_1164.STD_LOGIC 0 43753 (_entity (_in ))))
				(_port (_internal OCER ~extieee.std_logic_1164.STD_LOGIC 0 43754 (_entity (_in ))))
				(_port (_internal CLKR ~extieee.std_logic_1164.STD_LOGIC 0 43754 (_entity (_in ))))
				(_port (_internal CSR0 ~extieee.std_logic_1164.STD_LOGIC 0 43754 (_entity (_in ))))
				(_port (_internal CSR1 ~extieee.std_logic_1164.STD_LOGIC 0 43755 (_entity (_in ))))
				(_port (_internal CSR2 ~extieee.std_logic_1164.STD_LOGIC 0 43755 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 43755 (_entity (_in ))))
				(_port (_internal BE0 ~extieee.std_logic_1164.STD_LOGIC 0 43756 (_entity (_in ))))
				(_port (_internal BE1 ~extieee.std_logic_1164.STD_LOGIC 0 43756 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 43756 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 43757 (_entity (_in ))))
				(_port (_internal DI2 ~extieee.std_logic_1164.STD_LOGIC 0 43757 (_entity (_in ))))
				(_port (_internal DI3 ~extieee.std_logic_1164.STD_LOGIC 0 43757 (_entity (_in ))))
				(_port (_internal DI4 ~extieee.std_logic_1164.STD_LOGIC 0 43758 (_entity (_in ))))
				(_port (_internal DI5 ~extieee.std_logic_1164.STD_LOGIC 0 43758 (_entity (_in ))))
				(_port (_internal DI6 ~extieee.std_logic_1164.STD_LOGIC 0 43758 (_entity (_in ))))
				(_port (_internal DI7 ~extieee.std_logic_1164.STD_LOGIC 0 43759 (_entity (_in ))))
				(_port (_internal DI8 ~extieee.std_logic_1164.STD_LOGIC 0 43759 (_entity (_in ))))
				(_port (_internal DI9 ~extieee.std_logic_1164.STD_LOGIC 0 43759 (_entity (_in ))))
				(_port (_internal DI10 ~extieee.std_logic_1164.STD_LOGIC 0 43760 (_entity (_in ))))
				(_port (_internal DI11 ~extieee.std_logic_1164.STD_LOGIC 0 43760 (_entity (_in ))))
				(_port (_internal DI12 ~extieee.std_logic_1164.STD_LOGIC 0 43760 (_entity (_in ))))
				(_port (_internal DI13 ~extieee.std_logic_1164.STD_LOGIC 0 43761 (_entity (_in ))))
				(_port (_internal DI14 ~extieee.std_logic_1164.STD_LOGIC 0 43761 (_entity (_in ))))
				(_port (_internal DI15 ~extieee.std_logic_1164.STD_LOGIC 0 43761 (_entity (_in ))))
				(_port (_internal DI16 ~extieee.std_logic_1164.STD_LOGIC 0 43762 (_entity (_in ))))
				(_port (_internal DI17 ~extieee.std_logic_1164.STD_LOGIC 0 43762 (_entity (_in ))))
				(_port (_internal ADW0 ~extieee.std_logic_1164.STD_LOGIC 0 43762 (_entity (_in ))))
				(_port (_internal ADW1 ~extieee.std_logic_1164.STD_LOGIC 0 43763 (_entity (_in ))))
				(_port (_internal ADW2 ~extieee.std_logic_1164.STD_LOGIC 0 43763 (_entity (_in ))))
				(_port (_internal ADW3 ~extieee.std_logic_1164.STD_LOGIC 0 43763 (_entity (_in ))))
				(_port (_internal ADW4 ~extieee.std_logic_1164.STD_LOGIC 0 43764 (_entity (_in ))))
				(_port (_internal ADW5 ~extieee.std_logic_1164.STD_LOGIC 0 43764 (_entity (_in ))))
				(_port (_internal ADW6 ~extieee.std_logic_1164.STD_LOGIC 0 43764 (_entity (_in ))))
				(_port (_internal ADW7 ~extieee.std_logic_1164.STD_LOGIC 0 43765 (_entity (_in ))))
				(_port (_internal ADW8 ~extieee.std_logic_1164.STD_LOGIC 0 43765 (_entity (_in ))))
				(_port (_internal ADR0 ~extieee.std_logic_1164.STD_LOGIC 0 43765 (_entity (_in ))))
				(_port (_internal ADR1 ~extieee.std_logic_1164.STD_LOGIC 0 43766 (_entity (_in ))))
				(_port (_internal ADR2 ~extieee.std_logic_1164.STD_LOGIC 0 43766 (_entity (_in ))))
				(_port (_internal ADR3 ~extieee.std_logic_1164.STD_LOGIC 0 43766 (_entity (_in ))))
				(_port (_internal ADR4 ~extieee.std_logic_1164.STD_LOGIC 0 43767 (_entity (_in ))))
				(_port (_internal ADR5 ~extieee.std_logic_1164.STD_LOGIC 0 43767 (_entity (_in ))))
				(_port (_internal ADR6 ~extieee.std_logic_1164.STD_LOGIC 0 43767 (_entity (_in ))))
				(_port (_internal ADR7 ~extieee.std_logic_1164.STD_LOGIC 0 43768 (_entity (_in ))))
				(_port (_internal ADR8 ~extieee.std_logic_1164.STD_LOGIC 0 43768 (_entity (_in ))))
				(_port (_internal ADR9 ~extieee.std_logic_1164.STD_LOGIC 0 43768 (_entity (_in ))))
				(_port (_internal ADR10 ~extieee.std_logic_1164.STD_LOGIC 0 43769 (_entity (_in ))))
				(_port (_internal ADR11 ~extieee.std_logic_1164.STD_LOGIC 0 43769 (_entity (_in ))))
				(_port (_internal ADR12 ~extieee.std_logic_1164.STD_LOGIC 0 43769 (_entity (_in ))))
				(_port (_internal DO0 ~extieee.std_logic_1164.STD_LOGIC 0 43770 (_entity (_out ))))
				(_port (_internal DO1 ~extieee.std_logic_1164.STD_LOGIC 0 43770 (_entity (_out ))))
				(_port (_internal DO2 ~extieee.std_logic_1164.STD_LOGIC 0 43770 (_entity (_out ))))
				(_port (_internal DO3 ~extieee.std_logic_1164.STD_LOGIC 0 43771 (_entity (_out ))))
				(_port (_internal DO4 ~extieee.std_logic_1164.STD_LOGIC 0 43771 (_entity (_out ))))
				(_port (_internal DO5 ~extieee.std_logic_1164.STD_LOGIC 0 43771 (_entity (_out ))))
				(_port (_internal DO6 ~extieee.std_logic_1164.STD_LOGIC 0 43772 (_entity (_out ))))
				(_port (_internal DO7 ~extieee.std_logic_1164.STD_LOGIC 0 43772 (_entity (_out ))))
				(_port (_internal DO8 ~extieee.std_logic_1164.STD_LOGIC 0 43772 (_entity (_out ))))
				(_port (_internal DO9 ~extieee.std_logic_1164.STD_LOGIC 0 43773 (_entity (_out ))))
				(_port (_internal DO10 ~extieee.std_logic_1164.STD_LOGIC 0 43773 (_entity (_out ))))
				(_port (_internal DO11 ~extieee.std_logic_1164.STD_LOGIC 0 43773 (_entity (_out ))))
				(_port (_internal DO12 ~extieee.std_logic_1164.STD_LOGIC 0 43774 (_entity (_out ))))
				(_port (_internal DO13 ~extieee.std_logic_1164.STD_LOGIC 0 43774 (_entity (_out ))))
				(_port (_internal DO14 ~extieee.std_logic_1164.STD_LOGIC 0 43774 (_entity (_out ))))
				(_port (_internal DO15 ~extieee.std_logic_1164.STD_LOGIC 0 43775 (_entity (_out ))))
				(_port (_internal DO16 ~extieee.std_logic_1164.STD_LOGIC 0 43775 (_entity (_out ))))
				(_port (_internal DO17 ~extieee.std_logic_1164.STD_LOGIC 0 43775 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 43746 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 43743 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 43749 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 43749 (_entity (_out ))))
			)
		)
	)
	(_instantiation iROM_DOUT_164_0_1_PDPW8KC 0 43778 (_component PDPW8KC0148 )
		(_port
			((CEW)(GNDI))
			((CLKW)(GNDI))
			((CSW0)(GNDI))
			((CSW1)(GNDI))
			((CSW2)(GNDI))
			((CER)(CEB_dly))
			((OCER)(VCCI))
			((CLKR)(CLKB_NOTIN))
			((CSR0)(GNDI))
			((CSR1)(GNDI))
			((CSR2)(GNDI))
			((RST)(GNDI))
			((BE0)(GNDI))
			((BE1)(GNDI))
			((DI0)(GNDI))
			((DI1)(GNDI))
			((DI2)(GNDI))
			((DI3)(GNDI))
			((DI4)(GNDI))
			((DI5)(GNDI))
			((DI6)(GNDI))
			((DI7)(GNDI))
			((DI8)(GNDI))
			((DI9)(GNDI))
			((DI10)(GNDI))
			((DI11)(GNDI))
			((DI12)(GNDI))
			((DI13)(GNDI))
			((DI14)(GNDI))
			((DI15)(GNDI))
			((DI16)(GNDI))
			((DI17)(GNDI))
			((ADW0)(GNDI))
			((ADW1)(GNDI))
			((ADW2)(GNDI))
			((ADW3)(GNDI))
			((ADW4)(GNDI))
			((ADW5)(GNDI))
			((ADW6)(GNDI))
			((ADW7)(GNDI))
			((ADW8)(GNDI))
			((ADR0)(GNDI))
			((ADR1)(GNDI))
			((ADR2)(GNDI))
			((ADR3)(GNDI))
			((ADR4)(ADB4_dly))
			((ADR5)(ADB5_dly))
			((ADR6)(ADB6_dly))
			((ADR7)(ADB7_dly))
			((ADR8)(ADB8_dly))
			((ADR9)(ADB9_dly))
			((ADR10)(ADB10_dly))
			((ADR11)(ADB11_dly))
			((ADR12)(ADB12_dly))
			((DO0)(_open))
			((DO1)(_open))
			((DO2)(_open))
			((DO3)(_open))
			((DO4)(_open))
			((DO5)(_open))
			((DO6)(_open))
			((DO7)(_open))
			((DO8)(_open))
			((DO9)(DOA0_out))
			((DO10)(DOA1_out))
			((DO11)(DOA2_out))
			((DO12)(DOA3_out))
			((DO13)(_open))
			((DO14)(_open))
			((DO15)(_open))
			((DO16)(_open))
			((DO17)(_open))
		)
		(_use (_entity . PDPW8KC0148)
		)
	)
	(_instantiation DRIVEGND 0 43795 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation DRIVEVCC 0 43797 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLKB_INVERTERIN 0 43799 (_component inverter )
		(_port
			((I)(CLKB_dly))
			((Z)(CLKB_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_block WireDelay 0 43803 
		(_object
			(_process
				(line__43805(_architecture 0 0 43805 (_procedure_call (_simple)(_target(19))(_sensitivity(4)))))
				(line__43806(_architecture 1 0 43806 (_procedure_call (_simple)(_target(21))(_sensitivity(5)))))
				(line__43807(_architecture 2 0 43807 (_procedure_call (_simple)(_target(23))(_sensitivity(6)))))
				(line__43808(_architecture 3 0 43808 (_procedure_call (_simple)(_target(25))(_sensitivity(7)))))
				(line__43809(_architecture 4 0 43809 (_procedure_call (_simple)(_target(27))(_sensitivity(8)))))
				(line__43810(_architecture 5 0 43810 (_procedure_call (_simple)(_target(29))(_sensitivity(9)))))
				(line__43811(_architecture 6 0 43811 (_procedure_call (_simple)(_target(31))(_sensitivity(10)))))
				(line__43812(_architecture 7 0 43812 (_procedure_call (_simple)(_target(33))(_sensitivity(11)))))
				(line__43813(_architecture 8 0 43813 (_procedure_call (_simple)(_target(35))(_sensitivity(12)))))
				(line__43814(_architecture 9 0 43814 (_procedure_call (_simple)(_target(37))(_sensitivity(13)))))
				(line__43815(_architecture 10 0 43815 (_procedure_call (_simple)(_target(39))(_sensitivity(14)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 43819 
		(_object
			(_process
				(line__43821(_architecture 11 0 43821 (_procedure_call (_simple)(_target(20))(_sensitivity(19)))))
				(line__43822(_architecture 12 0 43822 (_procedure_call (_simple)(_target(22))(_sensitivity(21)))))
				(line__43823(_architecture 13 0 43823 (_procedure_call (_simple)(_target(24))(_sensitivity(23)))))
				(line__43824(_architecture 14 0 43824 (_procedure_call (_simple)(_target(26))(_sensitivity(25)))))
				(line__43825(_architecture 15 0 43825 (_procedure_call (_simple)(_target(28))(_sensitivity(27)))))
				(line__43826(_architecture 16 0 43826 (_procedure_call (_simple)(_target(30))(_sensitivity(29)))))
				(line__43827(_architecture 17 0 43827 (_procedure_call (_simple)(_target(32))(_sensitivity(31)))))
				(line__43828(_architecture 18 0 43828 (_procedure_call (_simple)(_target(34))(_sensitivity(33)))))
				(line__43829(_architecture 19 0 43829 (_procedure_call (_simple)(_target(36))(_sensitivity(35)))))
				(line__43830(_architecture 20 0 43830 (_procedure_call (_simple)(_target(38))(_sensitivity(37)))))
				(line__43831(_architecture 21 0 43831 (_procedure_call (_simple)(_target(40))(_sensitivity(39)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 43644 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 43645 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 43646 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 43647 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 43647 (_entity (_string \"iROM_DOUT_164_0_1"\))))
		(_generic (_internal tipd_CLKB ~extvital2000.VITAL_Timing.VitalDelayType01 0 43649 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CEB ~extvital2000.VITAL_Timing.VitalDelayType01 0 43650 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_ADB4 ~extvital2000.VITAL_Timing.VitalDelayType01 0 43651 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_ADB5 ~extvital2000.VITAL_Timing.VitalDelayType01 0 43652 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_ADB6 ~extvital2000.VITAL_Timing.VitalDelayType01 0 43653 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_ADB7 ~extvital2000.VITAL_Timing.VitalDelayType01 0 43654 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_ADB8 ~extvital2000.VITAL_Timing.VitalDelayType01 0 43655 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_ADB9 ~extvital2000.VITAL_Timing.VitalDelayType01 0 43656 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_ADB10 ~extvital2000.VITAL_Timing.VitalDelayType01 0 43657 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_ADB11 ~extvital2000.VITAL_Timing.VitalDelayType01 0 43658 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_ADB12 ~extvital2000.VITAL_Timing.VitalDelayType01 0 43659 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLKB_DOA3 ~extvital2000.VITAL_Timing.VitalDelayType01 0 43660 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLKB_DOA2 ~extvital2000.VITAL_Timing.VitalDelayType01 0 43661 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLKB_DOA1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 43662 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLKB_DOA0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 43663 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLKB ~extvital2000.VITAL_Timing.VitalDelayType 0 43664 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLKB_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 43665 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLKB_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 43666 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLKB ~extvital2000.VITAL_Timing.VitalDelayType 0 43667 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CEB_CLKB ~extvital2000.VITAL_Timing.VitalDelayType 0 43668 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CEB_CLKB_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 43669 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CEB_CLKB_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 43670 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_ADB4_CLKB ~extvital2000.VITAL_Timing.VitalDelayType 0 43671 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_ADB4_CLKB_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 43672 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_ADB4_CLKB_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 43673 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_ADB5_CLKB ~extvital2000.VITAL_Timing.VitalDelayType 0 43674 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_ADB5_CLKB_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 43675 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_ADB5_CLKB_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 43676 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_ADB6_CLKB ~extvital2000.VITAL_Timing.VitalDelayType 0 43677 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_ADB6_CLKB_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 43678 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_ADB6_CLKB_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 43679 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_ADB7_CLKB ~extvital2000.VITAL_Timing.VitalDelayType 0 43680 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_ADB7_CLKB_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 43681 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_ADB7_CLKB_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 43682 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_ADB8_CLKB ~extvital2000.VITAL_Timing.VitalDelayType 0 43683 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_ADB8_CLKB_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 43684 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_ADB8_CLKB_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 43685 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_ADB9_CLKB ~extvital2000.VITAL_Timing.VitalDelayType 0 43686 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_ADB9_CLKB_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 43687 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_ADB9_CLKB_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 43688 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_ADB10_CLKB ~extvital2000.VITAL_Timing.VitalDelayType 0 43689 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_ADB10_CLKB_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 43690 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_ADB10_CLKB_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 43691 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_ADB11_CLKB ~extvital2000.VITAL_Timing.VitalDelayType 0 43692 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_ADB11_CLKB_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 43693 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_ADB11_CLKB_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 43694 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_ADB12_CLKB ~extvital2000.VITAL_Timing.VitalDelayType 0 43695 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_ADB12_CLKB_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 43696 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_ADB12_CLKB_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 43697 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal DOA3 ~extieee.std_logic_1164.STD_LOGIC 0 43699 (_entity (_out )(_param_out))))
		(_port (_internal DOA2 ~extieee.std_logic_1164.STD_LOGIC 0 43699 (_entity (_out )(_param_out))))
		(_port (_internal DOA1 ~extieee.std_logic_1164.STD_LOGIC 0 43699 (_entity (_out )(_param_out))))
		(_port (_internal DOA0 ~extieee.std_logic_1164.STD_LOGIC 0 43700 (_entity (_out )(_param_out))))
		(_port (_internal CLKB ~extieee.std_logic_1164.STD_LOGIC 0 43700 (_entity (_in ))))
		(_port (_internal CEB ~extieee.std_logic_1164.STD_LOGIC 0 43700 (_entity (_in ))))
		(_port (_internal ADB4 ~extieee.std_logic_1164.STD_LOGIC 0 43701 (_entity (_in ))))
		(_port (_internal ADB5 ~extieee.std_logic_1164.STD_LOGIC 0 43701 (_entity (_in ))))
		(_port (_internal ADB6 ~extieee.std_logic_1164.STD_LOGIC 0 43701 (_entity (_in ))))
		(_port (_internal ADB7 ~extieee.std_logic_1164.STD_LOGIC 0 43702 (_entity (_in ))))
		(_port (_internal ADB8 ~extieee.std_logic_1164.STD_LOGIC 0 43702 (_entity (_in ))))
		(_port (_internal ADB9 ~extieee.std_logic_1164.STD_LOGIC 0 43702 (_entity (_in ))))
		(_port (_internal ADB10 ~extieee.std_logic_1164.STD_LOGIC 0 43703 (_entity (_in ))))
		(_port (_internal ADB11 ~extieee.std_logic_1164.STD_LOGIC 0 43703 (_entity (_in ))))
		(_port (_internal ADB12 ~extieee.std_logic_1164.STD_LOGIC 0 43703 (_entity (_in ))))
		(_signal (_internal DOA3_out ~extieee.std_logic_1164.STD_LOGIC 0 43712 (_architecture (_uni ((i 1))))))
		(_signal (_internal DOA2_out ~extieee.std_logic_1164.STD_LOGIC 0 43713 (_architecture (_uni ((i 1))))))
		(_signal (_internal DOA1_out ~extieee.std_logic_1164.STD_LOGIC 0 43714 (_architecture (_uni ((i 1))))))
		(_signal (_internal DOA0_out ~extieee.std_logic_1164.STD_LOGIC 0 43715 (_architecture (_uni ((i 1))))))
		(_signal (_internal CLKB_ipd ~extieee.std_logic_1164.STD_LOGIC 0 43716 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLKB_dly ~extieee.std_logic_1164.STD_LOGIC 0 43717 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal CEB_ipd ~extieee.std_logic_1164.STD_LOGIC 0 43718 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CEB_dly ~extieee.std_logic_1164.STD_LOGIC 0 43719 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADB4_ipd ~extieee.std_logic_1164.STD_LOGIC 0 43720 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADB4_dly ~extieee.std_logic_1164.STD_LOGIC 0 43721 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADB5_ipd ~extieee.std_logic_1164.STD_LOGIC 0 43722 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADB5_dly ~extieee.std_logic_1164.STD_LOGIC 0 43723 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADB6_ipd ~extieee.std_logic_1164.STD_LOGIC 0 43724 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADB6_dly ~extieee.std_logic_1164.STD_LOGIC 0 43725 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADB7_ipd ~extieee.std_logic_1164.STD_LOGIC 0 43726 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADB7_dly ~extieee.std_logic_1164.STD_LOGIC 0 43727 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADB8_ipd ~extieee.std_logic_1164.STD_LOGIC 0 43728 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADB8_dly ~extieee.std_logic_1164.STD_LOGIC 0 43729 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADB9_ipd ~extieee.std_logic_1164.STD_LOGIC 0 43730 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADB9_dly ~extieee.std_logic_1164.STD_LOGIC 0 43731 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADB10_ipd ~extieee.std_logic_1164.STD_LOGIC 0 43732 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADB10_dly ~extieee.std_logic_1164.STD_LOGIC 0 43733 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADB11_ipd ~extieee.std_logic_1164.STD_LOGIC 0 43734 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADB11_dly ~extieee.std_logic_1164.STD_LOGIC 0 43735 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADB12_ipd ~extieee.std_logic_1164.STD_LOGIC 0 43736 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADB12_dly ~extieee.std_logic_1164.STD_LOGIC 0 43737 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 43739 (_architecture (_uni ))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 43740 (_architecture (_uni ))))
		(_signal (_internal CLKB_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 43741 (_architecture (_uni ))))
		(_variable (_internal DOA3_zd ~extieee.std_logic_1164.STD_LOGIC 0 43837 (_process 0 ((i 1)))))
		(_variable (_internal DOA3_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 43838 (_process 0 )))
		(_variable (_internal DOA2_zd ~extieee.std_logic_1164.STD_LOGIC 0 43839 (_process 0 ((i 1)))))
		(_variable (_internal DOA2_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 43840 (_process 0 )))
		(_variable (_internal DOA1_zd ~extieee.std_logic_1164.STD_LOGIC 0 43841 (_process 0 ((i 1)))))
		(_variable (_internal DOA1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 43842 (_process 0 )))
		(_variable (_internal DOA0_zd ~extieee.std_logic_1164.STD_LOGIC 0 43843 (_process 0 ((i 1)))))
		(_variable (_internal DOA0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 43844 (_process 0 )))
		(_variable (_internal tviol_CEB_CLKB ~extieee.std_logic_1164.X01 0 43846 (_process 0 ((i 2)))))
		(_variable (_internal CEB_CLKB_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 43847 (_process 0 )))
		(_variable (_internal tviol_ADB4_CLKB ~extieee.std_logic_1164.X01 0 43848 (_process 0 ((i 2)))))
		(_variable (_internal ADB4_CLKB_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 43849 (_process 0 )))
		(_variable (_internal tviol_ADB5_CLKB ~extieee.std_logic_1164.X01 0 43850 (_process 0 ((i 2)))))
		(_variable (_internal ADB5_CLKB_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 43851 (_process 0 )))
		(_variable (_internal tviol_ADB6_CLKB ~extieee.std_logic_1164.X01 0 43852 (_process 0 ((i 2)))))
		(_variable (_internal ADB6_CLKB_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 43853 (_process 0 )))
		(_variable (_internal tviol_ADB7_CLKB ~extieee.std_logic_1164.X01 0 43854 (_process 0 ((i 2)))))
		(_variable (_internal ADB7_CLKB_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 43855 (_process 0 )))
		(_variable (_internal tviol_ADB8_CLKB ~extieee.std_logic_1164.X01 0 43856 (_process 0 ((i 2)))))
		(_variable (_internal ADB8_CLKB_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 43857 (_process 0 )))
		(_variable (_internal tviol_ADB9_CLKB ~extieee.std_logic_1164.X01 0 43858 (_process 0 ((i 2)))))
		(_variable (_internal ADB9_CLKB_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 43859 (_process 0 )))
		(_variable (_internal tviol_ADB10_CLKB ~extieee.std_logic_1164.X01 0 43860 (_process 0 ((i 2)))))
		(_variable (_internal ADB10_CLKB_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 43861 (_process 0 )))
		(_variable (_internal tviol_ADB11_CLKB ~extieee.std_logic_1164.X01 0 43862 (_process 0 ((i 2)))))
		(_variable (_internal ADB11_CLKB_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 43863 (_process 0 )))
		(_variable (_internal tviol_ADB12_CLKB ~extieee.std_logic_1164.X01 0 43864 (_process 0 ((i 2)))))
		(_variable (_internal ADB12_CLKB_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 43865 (_process 0 )))
		(_variable (_internal tviol_CLKB_CLKB ~extieee.std_logic_1164.X01 0 43866 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLKB ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 43867 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 22 0 43834 (_process (_simple)(_target(0)(1)(2)(3))(_sensitivity(15)(16)(17)(18)(20)(22)(24)(26)(28)(30)(32)(34)(36)(38)(40))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(4343107 )
		(1112230979 )
		(876758081 )
		(893535297 )
		(910312513 )
		(927089729 )
		(943866945 )
		(960644161 )
		(826426433 48 )
		(826426433 49 )
		(826426433 50 )
		(859918148 )
		(843140932 )
		(826363716 )
		(809586500 )
	)
	(_model . Structure 23 -1
	)
)
V 000050 55 27603         1367697035416 Structure
(_unit VHDL (sp8kcb 0 44111 (structure 0 44130 ))
	(_version v98)
	(_time 1367697035417 2013.05.04 12:50:35)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 9c9cce92cfcec08ac89f8fc6cf9b9f9b9c9f949ace)
	(_entity
		(_time 1367697035405)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.sp8kc
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 2013 (_entity -1 ((i 9)))))
				(_generic (_internal REGMODE ~extmachxo2.components.~STRING~15129 0 2014 (_entity -1 (_string \"NOREG"\))))
				(_generic (_internal CSDECODE ~extmachxo2.components.~STRING~15130 0 2015 (_entity -1 (_string \"0b000"\))))
				(_generic (_internal WRITEMODE ~extmachxo2.components.~STRING~15131 0 2016 (_entity -1 (_string \"NORMAL"\))))
				(_generic (_internal GSR ~extmachxo2.components.~STRING~15132 0 2017 (_entity -1 (_string \"ENABLED"\))))
				(_generic (_internal RESETMODE ~extmachxo2.components.~STRING~15133 0 2018 (_entity -1 (_string \"SYNC"\))))
				(_generic (_internal ASYNC_RESET_RELEASE ~extmachxo2.components.~STRING~15134 0 2019 (_entity -1 (_string \"SYNC"\))))
				(_generic (_internal INIT_DATA ~extmachxo2.components.~STRING~15135 0 2020 (_entity -1 (_string \"STATIC"\))))
				(_generic (_internal initval_00 ~extmachxo2.components.~STRING~15136 0 2021 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_01 ~extmachxo2.components.~STRING~15137 0 2022 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_02 ~extmachxo2.components.~STRING~15138 0 2023 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_03 ~extmachxo2.components.~STRING~15139 0 2024 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_04 ~extmachxo2.components.~STRING~15140 0 2025 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_05 ~extmachxo2.components.~STRING~15141 0 2026 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_06 ~extmachxo2.components.~STRING~15142 0 2027 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_07 ~extmachxo2.components.~STRING~15143 0 2028 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_08 ~extmachxo2.components.~STRING~15144 0 2029 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_09 ~extmachxo2.components.~STRING~15145 0 2030 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_0a ~extmachxo2.components.~STRING~15146 0 2031 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_0b ~extmachxo2.components.~STRING~15147 0 2032 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_0c ~extmachxo2.components.~STRING~15148 0 2033 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_0d ~extmachxo2.components.~STRING~15149 0 2034 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_0e ~extmachxo2.components.~STRING~15150 0 2035 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_0f ~extmachxo2.components.~STRING~15151 0 2036 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_10 ~extmachxo2.components.~STRING~15152 0 2037 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_11 ~extmachxo2.components.~STRING~15153 0 2038 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_12 ~extmachxo2.components.~STRING~15154 0 2039 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_13 ~extmachxo2.components.~STRING~15155 0 2040 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_14 ~extmachxo2.components.~STRING~15156 0 2041 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_15 ~extmachxo2.components.~STRING~15157 0 2042 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_16 ~extmachxo2.components.~STRING~15158 0 2043 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_17 ~extmachxo2.components.~STRING~15159 0 2044 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_18 ~extmachxo2.components.~STRING~15160 0 2045 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_19 ~extmachxo2.components.~STRING~15161 0 2046 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_1a ~extmachxo2.components.~STRING~15162 0 2047 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_1b ~extmachxo2.components.~STRING~15163 0 2048 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_1c ~extmachxo2.components.~STRING~15164 0 2049 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_1d ~extmachxo2.components.~STRING~15165 0 2050 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_1e ~extmachxo2.components.~STRING~15166 0 2051 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_1f ~extmachxo2.components.~STRING~15167 0 2052 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_port (_internal DI8 ~extieee.std_logic_1164.STD_LOGIC 0 2055 (_entity (_in ((i 1))))))
				(_port (_internal DI7 ~extieee.std_logic_1164.STD_LOGIC 0 2055 (_entity (_in ((i 1))))))
				(_port (_internal DI6 ~extieee.std_logic_1164.STD_LOGIC 0 2055 (_entity (_in ((i 1))))))
				(_port (_internal DI5 ~extieee.std_logic_1164.STD_LOGIC 0 2055 (_entity (_in ((i 1))))))
				(_port (_internal DI4 ~extieee.std_logic_1164.STD_LOGIC 0 2055 (_entity (_in ((i 1))))))
				(_port (_internal DI3 ~extieee.std_logic_1164.STD_LOGIC 0 2055 (_entity (_in ((i 1))))))
				(_port (_internal DI2 ~extieee.std_logic_1164.STD_LOGIC 0 2055 (_entity (_in ((i 1))))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 2055 (_entity (_in ((i 1))))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 2055 (_entity (_in ((i 1))))))
				(_port (_internal AD12 ~extieee.std_logic_1164.STD_LOGIC 0 2056 (_entity (_in ((i 1))))))
				(_port (_internal AD11 ~extieee.std_logic_1164.STD_LOGIC 0 2056 (_entity (_in ((i 1))))))
				(_port (_internal AD10 ~extieee.std_logic_1164.STD_LOGIC 0 2056 (_entity (_in ((i 1))))))
				(_port (_internal AD9 ~extieee.std_logic_1164.STD_LOGIC 0 2056 (_entity (_in ((i 1))))))
				(_port (_internal AD8 ~extieee.std_logic_1164.STD_LOGIC 0 2056 (_entity (_in ((i 1))))))
				(_port (_internal AD7 ~extieee.std_logic_1164.STD_LOGIC 0 2056 (_entity (_in ((i 1))))))
				(_port (_internal AD6 ~extieee.std_logic_1164.STD_LOGIC 0 2056 (_entity (_in ((i 1))))))
				(_port (_internal AD5 ~extieee.std_logic_1164.STD_LOGIC 0 2056 (_entity (_in ((i 1))))))
				(_port (_internal AD4 ~extieee.std_logic_1164.STD_LOGIC 0 2057 (_entity (_in ((i 1))))))
				(_port (_internal AD3 ~extieee.std_logic_1164.STD_LOGIC 0 2057 (_entity (_in ((i 1))))))
				(_port (_internal AD2 ~extieee.std_logic_1164.STD_LOGIC 0 2057 (_entity (_in ((i 1))))))
				(_port (_internal AD1 ~extieee.std_logic_1164.STD_LOGIC 0 2057 (_entity (_in ((i 1))))))
				(_port (_internal AD0 ~extieee.std_logic_1164.STD_LOGIC 0 2057 (_entity (_in ((i 1))))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 2058 (_entity (_in ((i 1))))))
				(_port (_internal OCE ~extieee.std_logic_1164.STD_LOGIC 0 2058 (_entity (_in ((i 1))))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2058 (_entity (_in ((i 1))))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 2058 (_entity (_in ((i 1))))))
				(_port (_internal CS2 ~extieee.std_logic_1164.STD_LOGIC 0 2058 (_entity (_in ((i 1))))))
				(_port (_internal CS1 ~extieee.std_logic_1164.STD_LOGIC 0 2058 (_entity (_in ((i 1))))))
				(_port (_internal CS0 ~extieee.std_logic_1164.STD_LOGIC 0 2058 (_entity (_in ((i 1))))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 2058 (_entity (_in ((i 1))))))
				(_port (_internal DO8 ~extieee.std_logic_1164.STD_LOGIC 0 2059 (_entity (_out ((i 1))))))
				(_port (_internal DO7 ~extieee.std_logic_1164.STD_LOGIC 0 2059 (_entity (_out ((i 1))))))
				(_port (_internal DO6 ~extieee.std_logic_1164.STD_LOGIC 0 2059 (_entity (_out ((i 1))))))
				(_port (_internal DO5 ~extieee.std_logic_1164.STD_LOGIC 0 2059 (_entity (_out ((i 1))))))
				(_port (_internal DO4 ~extieee.std_logic_1164.STD_LOGIC 0 2059 (_entity (_out ((i 1))))))
				(_port (_internal DO3 ~extieee.std_logic_1164.STD_LOGIC 0 2059 (_entity (_out ((i 1))))))
				(_port (_internal DO2 ~extieee.std_logic_1164.STD_LOGIC 0 2059 (_entity (_out ((i 1))))))
				(_port (_internal DO1 ~extieee.std_logic_1164.STD_LOGIC 0 2059 (_entity (_out ((i 1))))))
				(_port (_internal DO0 ~extieee.std_logic_1164.STD_LOGIC 0 2059 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 44132 (_component .machxo2.components.sp8kc )
		(_generic
			((DATA_WIDTH)((i 2)))
			((REGMODE)(_string \"NOREG"\))
			((CSDECODE)(_string \"0b000"\))
			((WRITEMODE)(_string \"NORMAL"\))
			((GSR)(_string \"DISABLED"\))
			((RESETMODE)(_string \"SYNC"\))
			((ASYNC_RESET_RELEASE)(_string \"SYNC"\))
			((INIT_DATA)(_string \"STATIC"\))
			((initval_00)(_string \"0x0AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550000000000"\))
			((initval_01)(_string \"0x0AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA55"\))
			((initval_02)(_string \"0x0AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA55"\))
			((initval_03)(_string \"0x0AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA55"\))
			((initval_04)(_string \"0x0AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA55"\))
			((initval_05)(_string \"0x0AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA55"\))
			((initval_06)(_string \"0x0AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA55"\))
			((initval_07)(_string \"0x0AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA55"\))
			((initval_08)(_string \"0x0AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA55"\))
			((initval_09)(_string \"0x0AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA55"\))
			((initval_0a)(_string \"0x0AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA55"\))
			((initval_0b)(_string \"0x0AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA55"\))
			((initval_0c)(_string \"0x0AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA55"\))
			((initval_0d)(_string \"0x0AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA55"\))
			((initval_0e)(_string \"0x0AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA55"\))
			((initval_0f)(_string \"0x0AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA55"\))
			((initval_10)(_string \"0x0AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA55"\))
			((initval_11)(_string \"0x0AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA55"\))
			((initval_12)(_string \"0x0AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA55"\))
			((initval_13)(_string \"0x0AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA55"\))
			((initval_14)(_string \"0x0AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA55"\))
			((initval_15)(_string \"0x0AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA55"\))
			((initval_16)(_string \"0x0AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA55"\))
			((initval_17)(_string \"0x0AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA55"\))
			((initval_18)(_string \"0x0AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA55"\))
			((initval_19)(_string \"0x0AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA55"\))
			((initval_1a)(_string \"0x00000000000AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA55"\))
			((initval_1b)(_string \"0x0AA550AA550AA550AA550AA550AA550AA550AA5500000000000AA550AA550AA550AA550AA550AA55"\))
			((initval_1c)(_string \"0x0AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA55"\))
			((initval_1d)(_string \"0x0AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA55"\))
			((initval_1e)(_string \"0x0AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA55"\))
			((initval_1f)(_string \"0x000000000000000000550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA55"\))
		)
		(_port
			((DI8)(DI8))
			((DI7)(DI7))
			((DI6)(DI6))
			((DI5)(DI5))
			((DI4)(DI4))
			((DI3)(DI3))
			((DI2)(DI2))
			((DI1)(DI1))
			((DI0)(DI0))
			((AD12)(AD12))
			((AD11)(AD11))
			((AD10)(AD10))
			((AD9)(AD9))
			((AD8)(AD8))
			((AD7)(AD7))
			((AD6)(AD6))
			((AD5)(AD5))
			((AD4)(AD4))
			((AD3)(AD3))
			((AD2)(AD2))
			((AD1)(AD1))
			((AD0)(AD0))
			((CE)(CE))
			((OCE)(OCE))
			((CLK)(CLK))
			((WE)(WE))
			((CS2)(CS2))
			((CS1)(CS1))
			((CS0)(CS0))
			((RST)(RST))
			((DO8)(DO8))
			((DO7)(DO7))
			((DO6)(DO6))
			((DO5)(DO5))
			((DO4)(DO4))
			((DO3)(DO3))
			((DO2)(DO2))
			((DO1)(DO1))
			((DO0)(DO0))
		)
		(_use (_entity machxo2 sp8kc)
			(_generic
				((DATA_WIDTH)((i 2)))
				((REGMODE)(_string \"NOREG"\))
				((CSDECODE)(_string \"0b000"\))
				((WRITEMODE)(_string \"NORMAL"\))
				((GSR)(_string \"DISABLED"\))
				((RESETMODE)(_string \"SYNC"\))
				((ASYNC_RESET_RELEASE)(_string \"SYNC"\))
				((INIT_DATA)(_string \"STATIC"\))
				((initval_00)(_string \"0x0AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550000000000"\))
				((initval_01)(_string \"0x0AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA55"\))
				((initval_02)(_string \"0x0AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA55"\))
				((initval_03)(_string \"0x0AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA55"\))
				((initval_04)(_string \"0x0AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA55"\))
				((initval_05)(_string \"0x0AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA55"\))
				((initval_06)(_string \"0x0AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA55"\))
				((initval_07)(_string \"0x0AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA55"\))
				((initval_08)(_string \"0x0AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA55"\))
				((initval_09)(_string \"0x0AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA55"\))
				((initval_0a)(_string \"0x0AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA55"\))
				((initval_0b)(_string \"0x0AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA55"\))
				((initval_0c)(_string \"0x0AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA55"\))
				((initval_0d)(_string \"0x0AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA55"\))
				((initval_0e)(_string \"0x0AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA55"\))
				((initval_0f)(_string \"0x0AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA55"\))
				((initval_10)(_string \"0x0AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA55"\))
				((initval_11)(_string \"0x0AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA55"\))
				((initval_12)(_string \"0x0AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA55"\))
				((initval_13)(_string \"0x0AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA55"\))
				((initval_14)(_string \"0x0AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA55"\))
				((initval_15)(_string \"0x0AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA55"\))
				((initval_16)(_string \"0x0AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA55"\))
				((initval_17)(_string \"0x0AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA55"\))
				((initval_18)(_string \"0x0AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA55"\))
				((initval_19)(_string \"0x0AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA55"\))
				((initval_1a)(_string \"0x00000000000AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA55"\))
				((initval_1b)(_string \"0x0AA550AA550AA550AA550AA550AA550AA550AA5500000000000AA550AA550AA550AA550AA550AA55"\))
				((initval_1c)(_string \"0x0AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA55"\))
				((initval_1d)(_string \"0x0AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA55"\))
				((initval_1e)(_string \"0x0AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA55"\))
				((initval_1f)(_string \"0x000000000000000000550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA55"\))
			)
		)
	)
	(_object
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 44112 (_entity (_in ))))
		(_port (_internal OCE ~extieee.std_logic_1164.STD_LOGIC 0 44112 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 44112 (_entity (_in ))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 44113 (_entity (_in ))))
		(_port (_internal CS0 ~extieee.std_logic_1164.STD_LOGIC 0 44113 (_entity (_in ))))
		(_port (_internal CS1 ~extieee.std_logic_1164.STD_LOGIC 0 44113 (_entity (_in ))))
		(_port (_internal CS2 ~extieee.std_logic_1164.STD_LOGIC 0 44114 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 44114 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 44114 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 44115 (_entity (_in ))))
		(_port (_internal DI2 ~extieee.std_logic_1164.STD_LOGIC 0 44115 (_entity (_in ))))
		(_port (_internal DI3 ~extieee.std_logic_1164.STD_LOGIC 0 44115 (_entity (_in ))))
		(_port (_internal DI4 ~extieee.std_logic_1164.STD_LOGIC 0 44116 (_entity (_in ))))
		(_port (_internal DI5 ~extieee.std_logic_1164.STD_LOGIC 0 44116 (_entity (_in ))))
		(_port (_internal DI6 ~extieee.std_logic_1164.STD_LOGIC 0 44116 (_entity (_in ))))
		(_port (_internal DI7 ~extieee.std_logic_1164.STD_LOGIC 0 44117 (_entity (_in ))))
		(_port (_internal DI8 ~extieee.std_logic_1164.STD_LOGIC 0 44117 (_entity (_in ))))
		(_port (_internal AD0 ~extieee.std_logic_1164.STD_LOGIC 0 44117 (_entity (_in ))))
		(_port (_internal AD1 ~extieee.std_logic_1164.STD_LOGIC 0 44118 (_entity (_in ))))
		(_port (_internal AD2 ~extieee.std_logic_1164.STD_LOGIC 0 44118 (_entity (_in ))))
		(_port (_internal AD3 ~extieee.std_logic_1164.STD_LOGIC 0 44118 (_entity (_in ))))
		(_port (_internal AD4 ~extieee.std_logic_1164.STD_LOGIC 0 44119 (_entity (_in ))))
		(_port (_internal AD5 ~extieee.std_logic_1164.STD_LOGIC 0 44119 (_entity (_in ))))
		(_port (_internal AD6 ~extieee.std_logic_1164.STD_LOGIC 0 44119 (_entity (_in ))))
		(_port (_internal AD7 ~extieee.std_logic_1164.STD_LOGIC 0 44120 (_entity (_in ))))
		(_port (_internal AD8 ~extieee.std_logic_1164.STD_LOGIC 0 44120 (_entity (_in ))))
		(_port (_internal AD9 ~extieee.std_logic_1164.STD_LOGIC 0 44120 (_entity (_in ))))
		(_port (_internal AD10 ~extieee.std_logic_1164.STD_LOGIC 0 44121 (_entity (_in ))))
		(_port (_internal AD11 ~extieee.std_logic_1164.STD_LOGIC 0 44121 (_entity (_in ))))
		(_port (_internal AD12 ~extieee.std_logic_1164.STD_LOGIC 0 44121 (_entity (_in ))))
		(_port (_internal DO0 ~extieee.std_logic_1164.STD_LOGIC 0 44122 (_entity (_out ))))
		(_port (_internal DO1 ~extieee.std_logic_1164.STD_LOGIC 0 44122 (_entity (_out ))))
		(_port (_internal DO2 ~extieee.std_logic_1164.STD_LOGIC 0 44122 (_entity (_out ))))
		(_port (_internal DO3 ~extieee.std_logic_1164.STD_LOGIC 0 44123 (_entity (_out ))))
		(_port (_internal DO4 ~extieee.std_logic_1164.STD_LOGIC 0 44123 (_entity (_out ))))
		(_port (_internal DO5 ~extieee.std_logic_1164.STD_LOGIC 0 44123 (_entity (_out ))))
		(_port (_internal DO6 ~extieee.std_logic_1164.STD_LOGIC 0 44124 (_entity (_out ))))
		(_port (_internal DO7 ~extieee.std_logic_1164.STD_LOGIC 0 44124 (_entity (_out ))))
		(_port (_internal DO8 ~extieee.std_logic_1164.STD_LOGIC 0 44124 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~15129 (machxo2 components ~STRING~15129)))
		(_type (_external ~extmachxo2.components.~STRING~15130 (machxo2 components ~STRING~15130)))
		(_type (_external ~extmachxo2.components.~STRING~15131 (machxo2 components ~STRING~15131)))
		(_type (_external ~extmachxo2.components.~STRING~15132 (machxo2 components ~STRING~15132)))
		(_type (_external ~extmachxo2.components.~STRING~15133 (machxo2 components ~STRING~15133)))
		(_type (_external ~extmachxo2.components.~STRING~15134 (machxo2 components ~STRING~15134)))
		(_type (_external ~extmachxo2.components.~STRING~15135 (machxo2 components ~STRING~15135)))
		(_type (_external ~extmachxo2.components.~STRING~15136 (machxo2 components ~STRING~15136)))
		(_type (_external ~extmachxo2.components.~STRING~15137 (machxo2 components ~STRING~15137)))
		(_type (_external ~extmachxo2.components.~STRING~15138 (machxo2 components ~STRING~15138)))
		(_type (_external ~extmachxo2.components.~STRING~15139 (machxo2 components ~STRING~15139)))
		(_type (_external ~extmachxo2.components.~STRING~15140 (machxo2 components ~STRING~15140)))
		(_type (_external ~extmachxo2.components.~STRING~15141 (machxo2 components ~STRING~15141)))
		(_type (_external ~extmachxo2.components.~STRING~15142 (machxo2 components ~STRING~15142)))
		(_type (_external ~extmachxo2.components.~STRING~15143 (machxo2 components ~STRING~15143)))
		(_type (_external ~extmachxo2.components.~STRING~15144 (machxo2 components ~STRING~15144)))
		(_type (_external ~extmachxo2.components.~STRING~15145 (machxo2 components ~STRING~15145)))
		(_type (_external ~extmachxo2.components.~STRING~15146 (machxo2 components ~STRING~15146)))
		(_type (_external ~extmachxo2.components.~STRING~15147 (machxo2 components ~STRING~15147)))
		(_type (_external ~extmachxo2.components.~STRING~15148 (machxo2 components ~STRING~15148)))
		(_type (_external ~extmachxo2.components.~STRING~15149 (machxo2 components ~STRING~15149)))
		(_type (_external ~extmachxo2.components.~STRING~15150 (machxo2 components ~STRING~15150)))
		(_type (_external ~extmachxo2.components.~STRING~15151 (machxo2 components ~STRING~15151)))
		(_type (_external ~extmachxo2.components.~STRING~15152 (machxo2 components ~STRING~15152)))
		(_type (_external ~extmachxo2.components.~STRING~15153 (machxo2 components ~STRING~15153)))
		(_type (_external ~extmachxo2.components.~STRING~15154 (machxo2 components ~STRING~15154)))
		(_type (_external ~extmachxo2.components.~STRING~15155 (machxo2 components ~STRING~15155)))
		(_type (_external ~extmachxo2.components.~STRING~15156 (machxo2 components ~STRING~15156)))
		(_type (_external ~extmachxo2.components.~STRING~15157 (machxo2 components ~STRING~15157)))
		(_type (_external ~extmachxo2.components.~STRING~15158 (machxo2 components ~STRING~15158)))
		(_type (_external ~extmachxo2.components.~STRING~15159 (machxo2 components ~STRING~15159)))
		(_type (_external ~extmachxo2.components.~STRING~15160 (machxo2 components ~STRING~15160)))
		(_type (_external ~extmachxo2.components.~STRING~15161 (machxo2 components ~STRING~15161)))
		(_type (_external ~extmachxo2.components.~STRING~15162 (machxo2 components ~STRING~15162)))
		(_type (_external ~extmachxo2.components.~STRING~15163 (machxo2 components ~STRING~15163)))
		(_type (_external ~extmachxo2.components.~STRING~15164 (machxo2 components ~STRING~15164)))
		(_type (_external ~extmachxo2.components.~STRING~15165 (machxo2 components ~STRING~15165)))
		(_type (_external ~extmachxo2.components.~STRING~15166 (machxo2 components ~STRING~15166)))
		(_type (_external ~extmachxo2.components.~STRING~15167 (machxo2 components ~STRING~15167)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 29213         1367697035439 Structure
(_unit VHDL (drom_dout_81_0_5 0 44215 (structure 0 44297 ))
	(_version v98)
	(_time 1367697035440 2013.05.04 12:50:35)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code bcbde9e9edebbeaae8bbeab2a8e6bbbbb9bbb8b9eabfb4)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697035424)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(SP8KCB
			(_object
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 44341 (_entity (_in ))))
				(_port (_internal OCE ~extieee.std_logic_1164.STD_LOGIC 0 44341 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 44341 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 44342 (_entity (_in ))))
				(_port (_internal CS0 ~extieee.std_logic_1164.STD_LOGIC 0 44342 (_entity (_in ))))
				(_port (_internal CS1 ~extieee.std_logic_1164.STD_LOGIC 0 44342 (_entity (_in ))))
				(_port (_internal CS2 ~extieee.std_logic_1164.STD_LOGIC 0 44343 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 44343 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 44343 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 44344 (_entity (_in ))))
				(_port (_internal DI2 ~extieee.std_logic_1164.STD_LOGIC 0 44344 (_entity (_in ))))
				(_port (_internal DI3 ~extieee.std_logic_1164.STD_LOGIC 0 44344 (_entity (_in ))))
				(_port (_internal DI4 ~extieee.std_logic_1164.STD_LOGIC 0 44345 (_entity (_in ))))
				(_port (_internal DI5 ~extieee.std_logic_1164.STD_LOGIC 0 44345 (_entity (_in ))))
				(_port (_internal DI6 ~extieee.std_logic_1164.STD_LOGIC 0 44345 (_entity (_in ))))
				(_port (_internal DI7 ~extieee.std_logic_1164.STD_LOGIC 0 44346 (_entity (_in ))))
				(_port (_internal DI8 ~extieee.std_logic_1164.STD_LOGIC 0 44346 (_entity (_in ))))
				(_port (_internal AD0 ~extieee.std_logic_1164.STD_LOGIC 0 44346 (_entity (_in ))))
				(_port (_internal AD1 ~extieee.std_logic_1164.STD_LOGIC 0 44347 (_entity (_in ))))
				(_port (_internal AD2 ~extieee.std_logic_1164.STD_LOGIC 0 44347 (_entity (_in ))))
				(_port (_internal AD3 ~extieee.std_logic_1164.STD_LOGIC 0 44347 (_entity (_in ))))
				(_port (_internal AD4 ~extieee.std_logic_1164.STD_LOGIC 0 44348 (_entity (_in ))))
				(_port (_internal AD5 ~extieee.std_logic_1164.STD_LOGIC 0 44348 (_entity (_in ))))
				(_port (_internal AD6 ~extieee.std_logic_1164.STD_LOGIC 0 44348 (_entity (_in ))))
				(_port (_internal AD7 ~extieee.std_logic_1164.STD_LOGIC 0 44349 (_entity (_in ))))
				(_port (_internal AD8 ~extieee.std_logic_1164.STD_LOGIC 0 44349 (_entity (_in ))))
				(_port (_internal AD9 ~extieee.std_logic_1164.STD_LOGIC 0 44349 (_entity (_in ))))
				(_port (_internal AD10 ~extieee.std_logic_1164.STD_LOGIC 0 44350 (_entity (_in ))))
				(_port (_internal AD11 ~extieee.std_logic_1164.STD_LOGIC 0 44350 (_entity (_in ))))
				(_port (_internal AD12 ~extieee.std_logic_1164.STD_LOGIC 0 44350 (_entity (_in ))))
				(_port (_internal DO0 ~extieee.std_logic_1164.STD_LOGIC 0 44351 (_entity (_out ))))
				(_port (_internal DO1 ~extieee.std_logic_1164.STD_LOGIC 0 44351 (_entity (_out ))))
				(_port (_internal DO2 ~extieee.std_logic_1164.STD_LOGIC 0 44351 (_entity (_out ))))
				(_port (_internal DO3 ~extieee.std_logic_1164.STD_LOGIC 0 44352 (_entity (_out ))))
				(_port (_internal DO4 ~extieee.std_logic_1164.STD_LOGIC 0 44352 (_entity (_out ))))
				(_port (_internal DO5 ~extieee.std_logic_1164.STD_LOGIC 0 44352 (_entity (_out ))))
				(_port (_internal DO6 ~extieee.std_logic_1164.STD_LOGIC 0 44353 (_entity (_out ))))
				(_port (_internal DO7 ~extieee.std_logic_1164.STD_LOGIC 0 44353 (_entity (_out ))))
				(_port (_internal DO8 ~extieee.std_logic_1164.STD_LOGIC 0 44353 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 44338 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 44338 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 44335 (_entity (_out ))))
			)
		)
	)
	(_instantiation dROM_DOUT_81_0_5_SP8KC 0 44356 (_component SP8KCB )
		(_port
			((CE)(CEA_dly))
			((OCE)(OCEA_dly))
			((CLK)(CLKA_NOTIN))
			((WE)(GNDI))
			((CS0)(GNDI))
			((CS1)(GNDI))
			((CS2)(GNDI))
			((RST)(GNDI))
			((DI0)(GNDI))
			((DI1)(GNDI))
			((DI2)(GNDI))
			((DI3)(GNDI))
			((DI4)(GNDI))
			((DI5)(GNDI))
			((DI6)(GNDI))
			((DI7)(GNDI))
			((DI8)(GNDI))
			((AD0)(GNDI))
			((AD1)(ADA1_dly))
			((AD2)(ADA2_dly))
			((AD3)(ADA3_dly))
			((AD4)(ADA4_dly))
			((AD5)(ADA5_dly))
			((AD6)(ADA6_dly))
			((AD7)(ADA7_dly))
			((AD8)(ADA8_dly))
			((AD9)(ADA9_dly))
			((AD10)(ADA10_dly))
			((AD11)(ADA11_dly))
			((AD12)(ADA12_dly))
			((DO0)(DOA0_out))
			((DO1)(_open))
			((DO2)(_open))
			((DO3)(_open))
			((DO4)(_open))
			((DO5)(_open))
			((DO6)(_open))
			((DO7)(_open))
			((DO8)(_open))
		)
		(_use (_entity . SP8KCB)
		)
	)
	(_instantiation CLKA_INVERTERIN 0 44366 (_component inverter )
		(_port
			((I)(CLKA_dly))
			((Z)(CLKA_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 44368 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 44372 
		(_object
			(_process
				(line__44374(_architecture 0 0 44374 (_procedure_call (_simple)(_target(16))(_sensitivity(0)))))
				(line__44375(_architecture 1 0 44375 (_procedure_call (_simple)(_target(18))(_sensitivity(1)))))
				(line__44376(_architecture 2 0 44376 (_procedure_call (_simple)(_target(20))(_sensitivity(2)))))
				(line__44377(_architecture 3 0 44377 (_procedure_call (_simple)(_target(22))(_sensitivity(3)))))
				(line__44378(_architecture 4 0 44378 (_procedure_call (_simple)(_target(24))(_sensitivity(4)))))
				(line__44379(_architecture 5 0 44379 (_procedure_call (_simple)(_target(26))(_sensitivity(5)))))
				(line__44380(_architecture 6 0 44380 (_procedure_call (_simple)(_target(28))(_sensitivity(6)))))
				(line__44381(_architecture 7 0 44381 (_procedure_call (_simple)(_target(30))(_sensitivity(7)))))
				(line__44382(_architecture 8 0 44382 (_procedure_call (_simple)(_target(32))(_sensitivity(8)))))
				(line__44383(_architecture 9 0 44383 (_procedure_call (_simple)(_target(34))(_sensitivity(9)))))
				(line__44384(_architecture 10 0 44384 (_procedure_call (_simple)(_target(36))(_sensitivity(10)))))
				(line__44385(_architecture 11 0 44385 (_procedure_call (_simple)(_target(38))(_sensitivity(11)))))
				(line__44386(_architecture 12 0 44386 (_procedure_call (_simple)(_target(41))(_sensitivity(13)))))
				(line__44387(_architecture 13 0 44387 (_procedure_call (_simple)(_target(43))(_sensitivity(14)))))
				(line__44388(_architecture 14 0 44388 (_procedure_call (_simple)(_target(45))(_sensitivity(15)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 44392 
		(_object
			(_process
				(line__44394(_architecture 15 0 44394 (_procedure_call (_simple)(_target(17))(_sensitivity(16)))))
				(line__44395(_architecture 16 0 44395 (_procedure_call (_simple)(_target(19))(_sensitivity(18)))))
				(line__44396(_architecture 17 0 44396 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
				(line__44397(_architecture 18 0 44397 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__44398(_architecture 19 0 44398 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
				(line__44399(_architecture 20 0 44399 (_procedure_call (_simple)(_target(27))(_sensitivity(26)))))
				(line__44400(_architecture 21 0 44400 (_procedure_call (_simple)(_target(29))(_sensitivity(28)))))
				(line__44401(_architecture 22 0 44401 (_procedure_call (_simple)(_target(31))(_sensitivity(30)))))
				(line__44402(_architecture 23 0 44402 (_procedure_call (_simple)(_target(33))(_sensitivity(32)))))
				(line__44403(_architecture 24 0 44403 (_procedure_call (_simple)(_target(35))(_sensitivity(34)))))
				(line__44404(_architecture 25 0 44404 (_procedure_call (_simple)(_target(37))(_sensitivity(36)))))
				(line__44405(_architecture 26 0 44405 (_procedure_call (_simple)(_target(39))(_sensitivity(38)))))
				(line__44406(_architecture 27 0 44406 (_procedure_call (_simple)(_target(42))(_sensitivity(41)))))
				(line__44407(_architecture 28 0 44407 (_procedure_call (_simple)(_target(44))(_sensitivity(43)))))
				(line__44408(_architecture 29 0 44408 (_procedure_call (_simple)(_target(46))(_sensitivity(45)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 44218 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 44219 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 44220 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 44221 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 44221 (_entity (_string \"dROM_DOUT_81_0_5"\))))
		(_generic (_internal tipd_ADA12 ~extvital2000.VITAL_Timing.VitalDelayType01 0 44223 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_ADA11 ~extvital2000.VITAL_Timing.VitalDelayType01 0 44224 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_ADA10 ~extvital2000.VITAL_Timing.VitalDelayType01 0 44225 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_ADA9 ~extvital2000.VITAL_Timing.VitalDelayType01 0 44226 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_ADA8 ~extvital2000.VITAL_Timing.VitalDelayType01 0 44227 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_ADA7 ~extvital2000.VITAL_Timing.VitalDelayType01 0 44228 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_ADA6 ~extvital2000.VITAL_Timing.VitalDelayType01 0 44229 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_ADA5 ~extvital2000.VITAL_Timing.VitalDelayType01 0 44230 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_ADA4 ~extvital2000.VITAL_Timing.VitalDelayType01 0 44231 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_ADA3 ~extvital2000.VITAL_Timing.VitalDelayType01 0 44232 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_ADA2 ~extvital2000.VITAL_Timing.VitalDelayType01 0 44233 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_ADA1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 44234 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CEA ~extvital2000.VITAL_Timing.VitalDelayType01 0 44235 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_OCEA ~extvital2000.VITAL_Timing.VitalDelayType01 0 44236 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLKA ~extvital2000.VITAL_Timing.VitalDelayType01 0 44237 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLKA_DOA0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 44238 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLKA ~extvital2000.VITAL_Timing.VitalDelayType 0 44239 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLKA_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 44240 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLKA_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 44241 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLKA ~extvital2000.VITAL_Timing.VitalDelayType 0 44242 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_ADA12_CLKA ~extvital2000.VITAL_Timing.VitalDelayType 0 44243 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_ADA12_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 44244 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_ADA12_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 44245 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_ADA11_CLKA ~extvital2000.VITAL_Timing.VitalDelayType 0 44246 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_ADA11_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 44247 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_ADA11_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 44248 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_ADA10_CLKA ~extvital2000.VITAL_Timing.VitalDelayType 0 44249 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_ADA10_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 44250 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_ADA10_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 44251 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_ADA9_CLKA ~extvital2000.VITAL_Timing.VitalDelayType 0 44252 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_ADA9_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 44253 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_ADA9_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 44254 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_ADA8_CLKA ~extvital2000.VITAL_Timing.VitalDelayType 0 44255 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_ADA8_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 44256 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_ADA8_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 44257 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_ADA7_CLKA ~extvital2000.VITAL_Timing.VitalDelayType 0 44258 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_ADA7_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 44259 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_ADA7_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 44260 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_ADA6_CLKA ~extvital2000.VITAL_Timing.VitalDelayType 0 44261 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_ADA6_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 44262 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_ADA6_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 44263 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_ADA5_CLKA ~extvital2000.VITAL_Timing.VitalDelayType 0 44264 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_ADA5_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 44265 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_ADA5_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 44266 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_ADA4_CLKA ~extvital2000.VITAL_Timing.VitalDelayType 0 44267 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_ADA4_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 44268 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_ADA4_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 44269 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_ADA3_CLKA ~extvital2000.VITAL_Timing.VitalDelayType 0 44270 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_ADA3_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 44271 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_ADA3_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 44272 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_ADA2_CLKA ~extvital2000.VITAL_Timing.VitalDelayType 0 44273 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_ADA2_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 44274 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_ADA2_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 44275 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_ADA1_CLKA ~extvital2000.VITAL_Timing.VitalDelayType 0 44276 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_ADA1_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 44277 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_ADA1_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 44278 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CEA_CLKA ~extvital2000.VITAL_Timing.VitalDelayType 0 44279 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CEA_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 44280 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CEA_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 44281 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_OCEA_CLKA ~extvital2000.VITAL_Timing.VitalDelayType 0 44282 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_OCEA_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 44283 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_OCEA_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 44284 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal ADA12 ~extieee.std_logic_1164.STD_LOGIC 0 44286 (_entity (_in ))))
		(_port (_internal ADA11 ~extieee.std_logic_1164.STD_LOGIC 0 44286 (_entity (_in ))))
		(_port (_internal ADA10 ~extieee.std_logic_1164.STD_LOGIC 0 44286 (_entity (_in ))))
		(_port (_internal ADA9 ~extieee.std_logic_1164.STD_LOGIC 0 44287 (_entity (_in ))))
		(_port (_internal ADA8 ~extieee.std_logic_1164.STD_LOGIC 0 44287 (_entity (_in ))))
		(_port (_internal ADA7 ~extieee.std_logic_1164.STD_LOGIC 0 44287 (_entity (_in ))))
		(_port (_internal ADA6 ~extieee.std_logic_1164.STD_LOGIC 0 44288 (_entity (_in ))))
		(_port (_internal ADA5 ~extieee.std_logic_1164.STD_LOGIC 0 44288 (_entity (_in ))))
		(_port (_internal ADA4 ~extieee.std_logic_1164.STD_LOGIC 0 44288 (_entity (_in ))))
		(_port (_internal ADA3 ~extieee.std_logic_1164.STD_LOGIC 0 44289 (_entity (_in ))))
		(_port (_internal ADA2 ~extieee.std_logic_1164.STD_LOGIC 0 44289 (_entity (_in ))))
		(_port (_internal ADA1 ~extieee.std_logic_1164.STD_LOGIC 0 44289 (_entity (_in ))))
		(_port (_internal DOA0 ~extieee.std_logic_1164.STD_LOGIC 0 44290 (_entity (_out )(_param_out))))
		(_port (_internal CEA ~extieee.std_logic_1164.STD_LOGIC 0 44290 (_entity (_in ))))
		(_port (_internal OCEA ~extieee.std_logic_1164.STD_LOGIC 0 44290 (_entity (_in ))))
		(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 44291 (_entity (_in ))))
		(_signal (_internal ADA12_ipd ~extieee.std_logic_1164.STD_LOGIC 0 44300 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA12_dly ~extieee.std_logic_1164.STD_LOGIC 0 44301 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA11_ipd ~extieee.std_logic_1164.STD_LOGIC 0 44302 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA11_dly ~extieee.std_logic_1164.STD_LOGIC 0 44303 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA10_ipd ~extieee.std_logic_1164.STD_LOGIC 0 44304 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA10_dly ~extieee.std_logic_1164.STD_LOGIC 0 44305 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA9_ipd ~extieee.std_logic_1164.STD_LOGIC 0 44306 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA9_dly ~extieee.std_logic_1164.STD_LOGIC 0 44307 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA8_ipd ~extieee.std_logic_1164.STD_LOGIC 0 44308 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA8_dly ~extieee.std_logic_1164.STD_LOGIC 0 44309 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA7_ipd ~extieee.std_logic_1164.STD_LOGIC 0 44310 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA7_dly ~extieee.std_logic_1164.STD_LOGIC 0 44311 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA6_ipd ~extieee.std_logic_1164.STD_LOGIC 0 44312 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA6_dly ~extieee.std_logic_1164.STD_LOGIC 0 44313 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA5_ipd ~extieee.std_logic_1164.STD_LOGIC 0 44314 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA5_dly ~extieee.std_logic_1164.STD_LOGIC 0 44315 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA4_ipd ~extieee.std_logic_1164.STD_LOGIC 0 44316 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA4_dly ~extieee.std_logic_1164.STD_LOGIC 0 44317 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA3_ipd ~extieee.std_logic_1164.STD_LOGIC 0 44318 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA3_dly ~extieee.std_logic_1164.STD_LOGIC 0 44319 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA2_ipd ~extieee.std_logic_1164.STD_LOGIC 0 44320 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA2_dly ~extieee.std_logic_1164.STD_LOGIC 0 44321 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 44322 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA1_dly ~extieee.std_logic_1164.STD_LOGIC 0 44323 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DOA0_out ~extieee.std_logic_1164.STD_LOGIC 0 44324 (_architecture (_uni ((i 1))))))
		(_signal (_internal CEA_ipd ~extieee.std_logic_1164.STD_LOGIC 0 44325 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CEA_dly ~extieee.std_logic_1164.STD_LOGIC 0 44326 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal OCEA_ipd ~extieee.std_logic_1164.STD_LOGIC 0 44327 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal OCEA_dly ~extieee.std_logic_1164.STD_LOGIC 0 44328 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLKA_ipd ~extieee.std_logic_1164.STD_LOGIC 0 44329 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLKA_dly ~extieee.std_logic_1164.STD_LOGIC 0 44330 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal CLKA_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 44332 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 44333 (_architecture (_uni ))))
		(_variable (_internal DOA0_zd ~extieee.std_logic_1164.STD_LOGIC 0 44414 (_process 0 ((i 1)))))
		(_variable (_internal DOA0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 44415 (_process 0 )))
		(_variable (_internal tviol_ADA12_CLKA ~extieee.std_logic_1164.X01 0 44417 (_process 0 ((i 2)))))
		(_variable (_internal ADA12_CLKA_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 44418 (_process 0 )))
		(_variable (_internal tviol_ADA11_CLKA ~extieee.std_logic_1164.X01 0 44419 (_process 0 ((i 2)))))
		(_variable (_internal ADA11_CLKA_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 44420 (_process 0 )))
		(_variable (_internal tviol_ADA10_CLKA ~extieee.std_logic_1164.X01 0 44421 (_process 0 ((i 2)))))
		(_variable (_internal ADA10_CLKA_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 44422 (_process 0 )))
		(_variable (_internal tviol_ADA9_CLKA ~extieee.std_logic_1164.X01 0 44423 (_process 0 ((i 2)))))
		(_variable (_internal ADA9_CLKA_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 44424 (_process 0 )))
		(_variable (_internal tviol_ADA8_CLKA ~extieee.std_logic_1164.X01 0 44425 (_process 0 ((i 2)))))
		(_variable (_internal ADA8_CLKA_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 44426 (_process 0 )))
		(_variable (_internal tviol_ADA7_CLKA ~extieee.std_logic_1164.X01 0 44427 (_process 0 ((i 2)))))
		(_variable (_internal ADA7_CLKA_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 44428 (_process 0 )))
		(_variable (_internal tviol_ADA6_CLKA ~extieee.std_logic_1164.X01 0 44429 (_process 0 ((i 2)))))
		(_variable (_internal ADA6_CLKA_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 44430 (_process 0 )))
		(_variable (_internal tviol_ADA5_CLKA ~extieee.std_logic_1164.X01 0 44431 (_process 0 ((i 2)))))
		(_variable (_internal ADA5_CLKA_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 44432 (_process 0 )))
		(_variable (_internal tviol_ADA4_CLKA ~extieee.std_logic_1164.X01 0 44433 (_process 0 ((i 2)))))
		(_variable (_internal ADA4_CLKA_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 44434 (_process 0 )))
		(_variable (_internal tviol_ADA3_CLKA ~extieee.std_logic_1164.X01 0 44435 (_process 0 ((i 2)))))
		(_variable (_internal ADA3_CLKA_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 44436 (_process 0 )))
		(_variable (_internal tviol_ADA2_CLKA ~extieee.std_logic_1164.X01 0 44437 (_process 0 ((i 2)))))
		(_variable (_internal ADA2_CLKA_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 44438 (_process 0 )))
		(_variable (_internal tviol_ADA1_CLKA ~extieee.std_logic_1164.X01 0 44439 (_process 0 ((i 2)))))
		(_variable (_internal ADA1_CLKA_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 44440 (_process 0 )))
		(_variable (_internal tviol_CEA_CLKA ~extieee.std_logic_1164.X01 0 44441 (_process 0 ((i 2)))))
		(_variable (_internal CEA_CLKA_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 44442 (_process 0 )))
		(_variable (_internal tviol_OCEA_CLKA ~extieee.std_logic_1164.X01 0 44443 (_process 0 ((i 2)))))
		(_variable (_internal OCEA_CLKA_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 44444 (_process 0 )))
		(_variable (_internal tviol_CLKA_CLKA ~extieee.std_logic_1164.X01 0 44445 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLKA ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 44446 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 30 0 44411 (_process (_simple)(_target(12))(_sensitivity(17)(19)(21)(23)(25)(27)(29)(31)(33)(35)(37)(39)(40)(42)(44)(46))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(826360897 50 )
		(1095453763 )
		(826360897 49 )
		(826360897 48 )
		(960578625 )
		(943801409 )
		(927024193 )
		(910246977 )
		(893469761 )
		(876692545 )
		(859915329 )
		(843138113 )
		(826360897 )
		(4277571 )
		(1095058255 )
		(809586500 )
	)
	(_model . Structure 31 -1
	)
)
V 000050 55 27606         1367697035457 Structure
(_unit VHDL (sp8kc0149 0 44738 (structure 0 44757 ))
	(_version v98)
	(_time 1367697035458 2013.05.04 12:50:35)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code cbcb999f999997dd9fc8d8949ac8cac8cfc8c2ccc8)
	(_entity
		(_time 1367697035452)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.sp8kc
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 2013 (_entity -1 ((i 9)))))
				(_generic (_internal REGMODE ~extmachxo2.components.~STRING~15129 0 2014 (_entity -1 (_string \"NOREG"\))))
				(_generic (_internal CSDECODE ~extmachxo2.components.~STRING~15130 0 2015 (_entity -1 (_string \"0b000"\))))
				(_generic (_internal WRITEMODE ~extmachxo2.components.~STRING~15131 0 2016 (_entity -1 (_string \"NORMAL"\))))
				(_generic (_internal GSR ~extmachxo2.components.~STRING~15132 0 2017 (_entity -1 (_string \"ENABLED"\))))
				(_generic (_internal RESETMODE ~extmachxo2.components.~STRING~15133 0 2018 (_entity -1 (_string \"SYNC"\))))
				(_generic (_internal ASYNC_RESET_RELEASE ~extmachxo2.components.~STRING~15134 0 2019 (_entity -1 (_string \"SYNC"\))))
				(_generic (_internal INIT_DATA ~extmachxo2.components.~STRING~15135 0 2020 (_entity -1 (_string \"STATIC"\))))
				(_generic (_internal initval_00 ~extmachxo2.components.~STRING~15136 0 2021 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_01 ~extmachxo2.components.~STRING~15137 0 2022 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_02 ~extmachxo2.components.~STRING~15138 0 2023 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_03 ~extmachxo2.components.~STRING~15139 0 2024 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_04 ~extmachxo2.components.~STRING~15140 0 2025 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_05 ~extmachxo2.components.~STRING~15141 0 2026 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_06 ~extmachxo2.components.~STRING~15142 0 2027 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_07 ~extmachxo2.components.~STRING~15143 0 2028 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_08 ~extmachxo2.components.~STRING~15144 0 2029 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_09 ~extmachxo2.components.~STRING~15145 0 2030 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_0a ~extmachxo2.components.~STRING~15146 0 2031 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_0b ~extmachxo2.components.~STRING~15147 0 2032 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_0c ~extmachxo2.components.~STRING~15148 0 2033 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_0d ~extmachxo2.components.~STRING~15149 0 2034 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_0e ~extmachxo2.components.~STRING~15150 0 2035 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_0f ~extmachxo2.components.~STRING~15151 0 2036 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_10 ~extmachxo2.components.~STRING~15152 0 2037 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_11 ~extmachxo2.components.~STRING~15153 0 2038 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_12 ~extmachxo2.components.~STRING~15154 0 2039 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_13 ~extmachxo2.components.~STRING~15155 0 2040 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_14 ~extmachxo2.components.~STRING~15156 0 2041 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_15 ~extmachxo2.components.~STRING~15157 0 2042 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_16 ~extmachxo2.components.~STRING~15158 0 2043 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_17 ~extmachxo2.components.~STRING~15159 0 2044 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_18 ~extmachxo2.components.~STRING~15160 0 2045 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_19 ~extmachxo2.components.~STRING~15161 0 2046 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_1a ~extmachxo2.components.~STRING~15162 0 2047 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_1b ~extmachxo2.components.~STRING~15163 0 2048 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_1c ~extmachxo2.components.~STRING~15164 0 2049 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_1d ~extmachxo2.components.~STRING~15165 0 2050 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_1e ~extmachxo2.components.~STRING~15166 0 2051 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_1f ~extmachxo2.components.~STRING~15167 0 2052 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_port (_internal DI8 ~extieee.std_logic_1164.STD_LOGIC 0 2055 (_entity (_in ((i 1))))))
				(_port (_internal DI7 ~extieee.std_logic_1164.STD_LOGIC 0 2055 (_entity (_in ((i 1))))))
				(_port (_internal DI6 ~extieee.std_logic_1164.STD_LOGIC 0 2055 (_entity (_in ((i 1))))))
				(_port (_internal DI5 ~extieee.std_logic_1164.STD_LOGIC 0 2055 (_entity (_in ((i 1))))))
				(_port (_internal DI4 ~extieee.std_logic_1164.STD_LOGIC 0 2055 (_entity (_in ((i 1))))))
				(_port (_internal DI3 ~extieee.std_logic_1164.STD_LOGIC 0 2055 (_entity (_in ((i 1))))))
				(_port (_internal DI2 ~extieee.std_logic_1164.STD_LOGIC 0 2055 (_entity (_in ((i 1))))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 2055 (_entity (_in ((i 1))))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 2055 (_entity (_in ((i 1))))))
				(_port (_internal AD12 ~extieee.std_logic_1164.STD_LOGIC 0 2056 (_entity (_in ((i 1))))))
				(_port (_internal AD11 ~extieee.std_logic_1164.STD_LOGIC 0 2056 (_entity (_in ((i 1))))))
				(_port (_internal AD10 ~extieee.std_logic_1164.STD_LOGIC 0 2056 (_entity (_in ((i 1))))))
				(_port (_internal AD9 ~extieee.std_logic_1164.STD_LOGIC 0 2056 (_entity (_in ((i 1))))))
				(_port (_internal AD8 ~extieee.std_logic_1164.STD_LOGIC 0 2056 (_entity (_in ((i 1))))))
				(_port (_internal AD7 ~extieee.std_logic_1164.STD_LOGIC 0 2056 (_entity (_in ((i 1))))))
				(_port (_internal AD6 ~extieee.std_logic_1164.STD_LOGIC 0 2056 (_entity (_in ((i 1))))))
				(_port (_internal AD5 ~extieee.std_logic_1164.STD_LOGIC 0 2056 (_entity (_in ((i 1))))))
				(_port (_internal AD4 ~extieee.std_logic_1164.STD_LOGIC 0 2057 (_entity (_in ((i 1))))))
				(_port (_internal AD3 ~extieee.std_logic_1164.STD_LOGIC 0 2057 (_entity (_in ((i 1))))))
				(_port (_internal AD2 ~extieee.std_logic_1164.STD_LOGIC 0 2057 (_entity (_in ((i 1))))))
				(_port (_internal AD1 ~extieee.std_logic_1164.STD_LOGIC 0 2057 (_entity (_in ((i 1))))))
				(_port (_internal AD0 ~extieee.std_logic_1164.STD_LOGIC 0 2057 (_entity (_in ((i 1))))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 2058 (_entity (_in ((i 1))))))
				(_port (_internal OCE ~extieee.std_logic_1164.STD_LOGIC 0 2058 (_entity (_in ((i 1))))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2058 (_entity (_in ((i 1))))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 2058 (_entity (_in ((i 1))))))
				(_port (_internal CS2 ~extieee.std_logic_1164.STD_LOGIC 0 2058 (_entity (_in ((i 1))))))
				(_port (_internal CS1 ~extieee.std_logic_1164.STD_LOGIC 0 2058 (_entity (_in ((i 1))))))
				(_port (_internal CS0 ~extieee.std_logic_1164.STD_LOGIC 0 2058 (_entity (_in ((i 1))))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 2058 (_entity (_in ((i 1))))))
				(_port (_internal DO8 ~extieee.std_logic_1164.STD_LOGIC 0 2059 (_entity (_out ((i 1))))))
				(_port (_internal DO7 ~extieee.std_logic_1164.STD_LOGIC 0 2059 (_entity (_out ((i 1))))))
				(_port (_internal DO6 ~extieee.std_logic_1164.STD_LOGIC 0 2059 (_entity (_out ((i 1))))))
				(_port (_internal DO5 ~extieee.std_logic_1164.STD_LOGIC 0 2059 (_entity (_out ((i 1))))))
				(_port (_internal DO4 ~extieee.std_logic_1164.STD_LOGIC 0 2059 (_entity (_out ((i 1))))))
				(_port (_internal DO3 ~extieee.std_logic_1164.STD_LOGIC 0 2059 (_entity (_out ((i 1))))))
				(_port (_internal DO2 ~extieee.std_logic_1164.STD_LOGIC 0 2059 (_entity (_out ((i 1))))))
				(_port (_internal DO1 ~extieee.std_logic_1164.STD_LOGIC 0 2059 (_entity (_out ((i 1))))))
				(_port (_internal DO0 ~extieee.std_logic_1164.STD_LOGIC 0 2059 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 44759 (_component .machxo2.components.sp8kc )
		(_generic
			((DATA_WIDTH)((i 2)))
			((REGMODE)(_string \"NOREG"\))
			((CSDECODE)(_string \"0b000"\))
			((WRITEMODE)(_string \"NORMAL"\))
			((GSR)(_string \"DISABLED"\))
			((RESETMODE)(_string \"SYNC"\))
			((ASYNC_RESET_RELEASE)(_string \"SYNC"\))
			((INIT_DATA)(_string \"STATIC"\))
			((initval_00)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((initval_01)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((initval_02)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((initval_03)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((initval_04)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((initval_05)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((initval_06)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((initval_07)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((initval_08)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((initval_09)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((initval_0a)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((initval_0b)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((initval_0c)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((initval_0d)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((initval_0e)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((initval_0f)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((initval_10)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((initval_11)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((initval_12)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((initval_13)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((initval_14)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((initval_15)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((initval_16)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((initval_17)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((initval_18)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((initval_19)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((initval_1a)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((initval_1b)(_string \"0x1FEFF1FEFF1FEFF1FEFF000000000000000000000000000000000000000000000000000000000000"\))
			((initval_1c)(_string \"0x154AA154AA00000000000000000000154AA154AA154AA154AA000000000000000000000000000000"\))
			((initval_1d)(_string \"0x0002A000000000000000000000000000000000000000000000154AA154AA154AA154AA154AA154AA"\))
			((initval_1e)(_string \"0x0000000000000000000000000000000000000000000000000000000000000002A000000000000000"\))
			((initval_1f)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
		)
		(_port
			((DI8)(DI8))
			((DI7)(DI7))
			((DI6)(DI6))
			((DI5)(DI5))
			((DI4)(DI4))
			((DI3)(DI3))
			((DI2)(DI2))
			((DI1)(DI1))
			((DI0)(DI0))
			((AD12)(AD12))
			((AD11)(AD11))
			((AD10)(AD10))
			((AD9)(AD9))
			((AD8)(AD8))
			((AD7)(AD7))
			((AD6)(AD6))
			((AD5)(AD5))
			((AD4)(AD4))
			((AD3)(AD3))
			((AD2)(AD2))
			((AD1)(AD1))
			((AD0)(AD0))
			((CE)(CE))
			((OCE)(OCE))
			((CLK)(CLK))
			((WE)(WE))
			((CS2)(CS2))
			((CS1)(CS1))
			((CS0)(CS0))
			((RST)(RST))
			((DO8)(DO8))
			((DO7)(DO7))
			((DO6)(DO6))
			((DO5)(DO5))
			((DO4)(DO4))
			((DO3)(DO3))
			((DO2)(DO2))
			((DO1)(DO1))
			((DO0)(DO0))
		)
		(_use (_entity machxo2 sp8kc)
			(_generic
				((DATA_WIDTH)((i 2)))
				((REGMODE)(_string \"NOREG"\))
				((CSDECODE)(_string \"0b000"\))
				((WRITEMODE)(_string \"NORMAL"\))
				((GSR)(_string \"DISABLED"\))
				((RESETMODE)(_string \"SYNC"\))
				((ASYNC_RESET_RELEASE)(_string \"SYNC"\))
				((INIT_DATA)(_string \"STATIC"\))
				((initval_00)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((initval_01)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((initval_02)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((initval_03)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((initval_04)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((initval_05)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((initval_06)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((initval_07)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((initval_08)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((initval_09)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((initval_0a)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((initval_0b)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((initval_0c)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((initval_0d)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((initval_0e)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((initval_0f)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((initval_10)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((initval_11)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((initval_12)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((initval_13)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((initval_14)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((initval_15)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((initval_16)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((initval_17)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((initval_18)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((initval_19)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((initval_1a)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((initval_1b)(_string \"0x1FEFF1FEFF1FEFF1FEFF000000000000000000000000000000000000000000000000000000000000"\))
				((initval_1c)(_string \"0x154AA154AA00000000000000000000154AA154AA154AA154AA000000000000000000000000000000"\))
				((initval_1d)(_string \"0x0002A000000000000000000000000000000000000000000000154AA154AA154AA154AA154AA154AA"\))
				((initval_1e)(_string \"0x0000000000000000000000000000000000000000000000000000000000000002A000000000000000"\))
				((initval_1f)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			)
		)
	)
	(_object
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 44739 (_entity (_in ))))
		(_port (_internal OCE ~extieee.std_logic_1164.STD_LOGIC 0 44739 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 44739 (_entity (_in ))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 44740 (_entity (_in ))))
		(_port (_internal CS0 ~extieee.std_logic_1164.STD_LOGIC 0 44740 (_entity (_in ))))
		(_port (_internal CS1 ~extieee.std_logic_1164.STD_LOGIC 0 44740 (_entity (_in ))))
		(_port (_internal CS2 ~extieee.std_logic_1164.STD_LOGIC 0 44741 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 44741 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 44741 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 44742 (_entity (_in ))))
		(_port (_internal DI2 ~extieee.std_logic_1164.STD_LOGIC 0 44742 (_entity (_in ))))
		(_port (_internal DI3 ~extieee.std_logic_1164.STD_LOGIC 0 44742 (_entity (_in ))))
		(_port (_internal DI4 ~extieee.std_logic_1164.STD_LOGIC 0 44743 (_entity (_in ))))
		(_port (_internal DI5 ~extieee.std_logic_1164.STD_LOGIC 0 44743 (_entity (_in ))))
		(_port (_internal DI6 ~extieee.std_logic_1164.STD_LOGIC 0 44743 (_entity (_in ))))
		(_port (_internal DI7 ~extieee.std_logic_1164.STD_LOGIC 0 44744 (_entity (_in ))))
		(_port (_internal DI8 ~extieee.std_logic_1164.STD_LOGIC 0 44744 (_entity (_in ))))
		(_port (_internal AD0 ~extieee.std_logic_1164.STD_LOGIC 0 44744 (_entity (_in ))))
		(_port (_internal AD1 ~extieee.std_logic_1164.STD_LOGIC 0 44745 (_entity (_in ))))
		(_port (_internal AD2 ~extieee.std_logic_1164.STD_LOGIC 0 44745 (_entity (_in ))))
		(_port (_internal AD3 ~extieee.std_logic_1164.STD_LOGIC 0 44745 (_entity (_in ))))
		(_port (_internal AD4 ~extieee.std_logic_1164.STD_LOGIC 0 44746 (_entity (_in ))))
		(_port (_internal AD5 ~extieee.std_logic_1164.STD_LOGIC 0 44746 (_entity (_in ))))
		(_port (_internal AD6 ~extieee.std_logic_1164.STD_LOGIC 0 44746 (_entity (_in ))))
		(_port (_internal AD7 ~extieee.std_logic_1164.STD_LOGIC 0 44747 (_entity (_in ))))
		(_port (_internal AD8 ~extieee.std_logic_1164.STD_LOGIC 0 44747 (_entity (_in ))))
		(_port (_internal AD9 ~extieee.std_logic_1164.STD_LOGIC 0 44747 (_entity (_in ))))
		(_port (_internal AD10 ~extieee.std_logic_1164.STD_LOGIC 0 44748 (_entity (_in ))))
		(_port (_internal AD11 ~extieee.std_logic_1164.STD_LOGIC 0 44748 (_entity (_in ))))
		(_port (_internal AD12 ~extieee.std_logic_1164.STD_LOGIC 0 44748 (_entity (_in ))))
		(_port (_internal DO0 ~extieee.std_logic_1164.STD_LOGIC 0 44749 (_entity (_out ))))
		(_port (_internal DO1 ~extieee.std_logic_1164.STD_LOGIC 0 44749 (_entity (_out ))))
		(_port (_internal DO2 ~extieee.std_logic_1164.STD_LOGIC 0 44749 (_entity (_out ))))
		(_port (_internal DO3 ~extieee.std_logic_1164.STD_LOGIC 0 44750 (_entity (_out ))))
		(_port (_internal DO4 ~extieee.std_logic_1164.STD_LOGIC 0 44750 (_entity (_out ))))
		(_port (_internal DO5 ~extieee.std_logic_1164.STD_LOGIC 0 44750 (_entity (_out ))))
		(_port (_internal DO6 ~extieee.std_logic_1164.STD_LOGIC 0 44751 (_entity (_out ))))
		(_port (_internal DO7 ~extieee.std_logic_1164.STD_LOGIC 0 44751 (_entity (_out ))))
		(_port (_internal DO8 ~extieee.std_logic_1164.STD_LOGIC 0 44751 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~15129 (machxo2 components ~STRING~15129)))
		(_type (_external ~extmachxo2.components.~STRING~15130 (machxo2 components ~STRING~15130)))
		(_type (_external ~extmachxo2.components.~STRING~15131 (machxo2 components ~STRING~15131)))
		(_type (_external ~extmachxo2.components.~STRING~15132 (machxo2 components ~STRING~15132)))
		(_type (_external ~extmachxo2.components.~STRING~15133 (machxo2 components ~STRING~15133)))
		(_type (_external ~extmachxo2.components.~STRING~15134 (machxo2 components ~STRING~15134)))
		(_type (_external ~extmachxo2.components.~STRING~15135 (machxo2 components ~STRING~15135)))
		(_type (_external ~extmachxo2.components.~STRING~15136 (machxo2 components ~STRING~15136)))
		(_type (_external ~extmachxo2.components.~STRING~15137 (machxo2 components ~STRING~15137)))
		(_type (_external ~extmachxo2.components.~STRING~15138 (machxo2 components ~STRING~15138)))
		(_type (_external ~extmachxo2.components.~STRING~15139 (machxo2 components ~STRING~15139)))
		(_type (_external ~extmachxo2.components.~STRING~15140 (machxo2 components ~STRING~15140)))
		(_type (_external ~extmachxo2.components.~STRING~15141 (machxo2 components ~STRING~15141)))
		(_type (_external ~extmachxo2.components.~STRING~15142 (machxo2 components ~STRING~15142)))
		(_type (_external ~extmachxo2.components.~STRING~15143 (machxo2 components ~STRING~15143)))
		(_type (_external ~extmachxo2.components.~STRING~15144 (machxo2 components ~STRING~15144)))
		(_type (_external ~extmachxo2.components.~STRING~15145 (machxo2 components ~STRING~15145)))
		(_type (_external ~extmachxo2.components.~STRING~15146 (machxo2 components ~STRING~15146)))
		(_type (_external ~extmachxo2.components.~STRING~15147 (machxo2 components ~STRING~15147)))
		(_type (_external ~extmachxo2.components.~STRING~15148 (machxo2 components ~STRING~15148)))
		(_type (_external ~extmachxo2.components.~STRING~15149 (machxo2 components ~STRING~15149)))
		(_type (_external ~extmachxo2.components.~STRING~15150 (machxo2 components ~STRING~15150)))
		(_type (_external ~extmachxo2.components.~STRING~15151 (machxo2 components ~STRING~15151)))
		(_type (_external ~extmachxo2.components.~STRING~15152 (machxo2 components ~STRING~15152)))
		(_type (_external ~extmachxo2.components.~STRING~15153 (machxo2 components ~STRING~15153)))
		(_type (_external ~extmachxo2.components.~STRING~15154 (machxo2 components ~STRING~15154)))
		(_type (_external ~extmachxo2.components.~STRING~15155 (machxo2 components ~STRING~15155)))
		(_type (_external ~extmachxo2.components.~STRING~15156 (machxo2 components ~STRING~15156)))
		(_type (_external ~extmachxo2.components.~STRING~15157 (machxo2 components ~STRING~15157)))
		(_type (_external ~extmachxo2.components.~STRING~15158 (machxo2 components ~STRING~15158)))
		(_type (_external ~extmachxo2.components.~STRING~15159 (machxo2 components ~STRING~15159)))
		(_type (_external ~extmachxo2.components.~STRING~15160 (machxo2 components ~STRING~15160)))
		(_type (_external ~extmachxo2.components.~STRING~15161 (machxo2 components ~STRING~15161)))
		(_type (_external ~extmachxo2.components.~STRING~15162 (machxo2 components ~STRING~15162)))
		(_type (_external ~extmachxo2.components.~STRING~15163 (machxo2 components ~STRING~15163)))
		(_type (_external ~extmachxo2.components.~STRING~15164 (machxo2 components ~STRING~15164)))
		(_type (_external ~extmachxo2.components.~STRING~15165 (machxo2 components ~STRING~15165)))
		(_type (_external ~extmachxo2.components.~STRING~15166 (machxo2 components ~STRING~15166)))
		(_type (_external ~extmachxo2.components.~STRING~15167 (machxo2 components ~STRING~15167)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 29787         1367697035478 Structure
(_unit VHDL (drom_dout_81_0_0 0 44842 (structure 0 44925 ))
	(_version v98)
	(_time 1367697035479 2013.05.04 12:50:35)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code dbda8e888b8cd9cd8fdc8cd9cf81dcdcdedcdfde8dd8d3)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697035464)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(SP8KC0149
			(_object
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 44970 (_entity (_in ))))
				(_port (_internal OCE ~extieee.std_logic_1164.STD_LOGIC 0 44970 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 44970 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 44971 (_entity (_in ))))
				(_port (_internal CS0 ~extieee.std_logic_1164.STD_LOGIC 0 44971 (_entity (_in ))))
				(_port (_internal CS1 ~extieee.std_logic_1164.STD_LOGIC 0 44971 (_entity (_in ))))
				(_port (_internal CS2 ~extieee.std_logic_1164.STD_LOGIC 0 44972 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 44972 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 44972 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 44973 (_entity (_in ))))
				(_port (_internal DI2 ~extieee.std_logic_1164.STD_LOGIC 0 44973 (_entity (_in ))))
				(_port (_internal DI3 ~extieee.std_logic_1164.STD_LOGIC 0 44973 (_entity (_in ))))
				(_port (_internal DI4 ~extieee.std_logic_1164.STD_LOGIC 0 44974 (_entity (_in ))))
				(_port (_internal DI5 ~extieee.std_logic_1164.STD_LOGIC 0 44974 (_entity (_in ))))
				(_port (_internal DI6 ~extieee.std_logic_1164.STD_LOGIC 0 44974 (_entity (_in ))))
				(_port (_internal DI7 ~extieee.std_logic_1164.STD_LOGIC 0 44975 (_entity (_in ))))
				(_port (_internal DI8 ~extieee.std_logic_1164.STD_LOGIC 0 44975 (_entity (_in ))))
				(_port (_internal AD0 ~extieee.std_logic_1164.STD_LOGIC 0 44975 (_entity (_in ))))
				(_port (_internal AD1 ~extieee.std_logic_1164.STD_LOGIC 0 44976 (_entity (_in ))))
				(_port (_internal AD2 ~extieee.std_logic_1164.STD_LOGIC 0 44976 (_entity (_in ))))
				(_port (_internal AD3 ~extieee.std_logic_1164.STD_LOGIC 0 44976 (_entity (_in ))))
				(_port (_internal AD4 ~extieee.std_logic_1164.STD_LOGIC 0 44977 (_entity (_in ))))
				(_port (_internal AD5 ~extieee.std_logic_1164.STD_LOGIC 0 44977 (_entity (_in ))))
				(_port (_internal AD6 ~extieee.std_logic_1164.STD_LOGIC 0 44977 (_entity (_in ))))
				(_port (_internal AD7 ~extieee.std_logic_1164.STD_LOGIC 0 44978 (_entity (_in ))))
				(_port (_internal AD8 ~extieee.std_logic_1164.STD_LOGIC 0 44978 (_entity (_in ))))
				(_port (_internal AD9 ~extieee.std_logic_1164.STD_LOGIC 0 44978 (_entity (_in ))))
				(_port (_internal AD10 ~extieee.std_logic_1164.STD_LOGIC 0 44979 (_entity (_in ))))
				(_port (_internal AD11 ~extieee.std_logic_1164.STD_LOGIC 0 44979 (_entity (_in ))))
				(_port (_internal AD12 ~extieee.std_logic_1164.STD_LOGIC 0 44979 (_entity (_in ))))
				(_port (_internal DO0 ~extieee.std_logic_1164.STD_LOGIC 0 44980 (_entity (_out ))))
				(_port (_internal DO1 ~extieee.std_logic_1164.STD_LOGIC 0 44980 (_entity (_out ))))
				(_port (_internal DO2 ~extieee.std_logic_1164.STD_LOGIC 0 44980 (_entity (_out ))))
				(_port (_internal DO3 ~extieee.std_logic_1164.STD_LOGIC 0 44981 (_entity (_out ))))
				(_port (_internal DO4 ~extieee.std_logic_1164.STD_LOGIC 0 44981 (_entity (_out ))))
				(_port (_internal DO5 ~extieee.std_logic_1164.STD_LOGIC 0 44981 (_entity (_out ))))
				(_port (_internal DO6 ~extieee.std_logic_1164.STD_LOGIC 0 44982 (_entity (_out ))))
				(_port (_internal DO7 ~extieee.std_logic_1164.STD_LOGIC 0 44982 (_entity (_out ))))
				(_port (_internal DO8 ~extieee.std_logic_1164.STD_LOGIC 0 44982 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 44967 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 44967 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 44964 (_entity (_out ))))
			)
		)
	)
	(_instantiation dROM_DOUT_81_0_0_SP8KC 0 44985 (_component SP8KC0149 )
		(_port
			((CE)(CEA_dly))
			((OCE)(OCEA_dly))
			((CLK)(CLKA_NOTIN))
			((WE)(GNDI))
			((CS0)(GNDI))
			((CS1)(GNDI))
			((CS2)(GNDI))
			((RST)(GNDI))
			((DI0)(GNDI))
			((DI1)(GNDI))
			((DI2)(GNDI))
			((DI3)(GNDI))
			((DI4)(GNDI))
			((DI5)(GNDI))
			((DI6)(GNDI))
			((DI7)(GNDI))
			((DI8)(GNDI))
			((AD0)(GNDI))
			((AD1)(ADA1_dly))
			((AD2)(ADA2_dly))
			((AD3)(ADA3_dly))
			((AD4)(ADA4_dly))
			((AD5)(ADA5_dly))
			((AD6)(ADA6_dly))
			((AD7)(ADA7_dly))
			((AD8)(ADA8_dly))
			((AD9)(ADA9_dly))
			((AD10)(ADA10_dly))
			((AD11)(ADA11_dly))
			((AD12)(ADA12_dly))
			((DO0)(DOA0_out))
			((DO1)(DOA1_out))
			((DO2)(_open))
			((DO3)(_open))
			((DO4)(_open))
			((DO5)(_open))
			((DO6)(_open))
			((DO7)(_open))
			((DO8)(_open))
		)
		(_use (_entity . SP8KC0149)
		)
	)
	(_instantiation CLKA_INVERTERIN 0 44995 (_component inverter )
		(_port
			((I)(CLKA_dly))
			((Z)(CLKA_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 44997 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 45001 
		(_object
			(_process
				(line__45003(_architecture 0 0 45003 (_procedure_call (_simple)(_target(17))(_sensitivity(0)))))
				(line__45004(_architecture 1 0 45004 (_procedure_call (_simple)(_target(19))(_sensitivity(1)))))
				(line__45005(_architecture 2 0 45005 (_procedure_call (_simple)(_target(21))(_sensitivity(2)))))
				(line__45006(_architecture 3 0 45006 (_procedure_call (_simple)(_target(23))(_sensitivity(3)))))
				(line__45007(_architecture 4 0 45007 (_procedure_call (_simple)(_target(25))(_sensitivity(4)))))
				(line__45008(_architecture 5 0 45008 (_procedure_call (_simple)(_target(27))(_sensitivity(5)))))
				(line__45009(_architecture 6 0 45009 (_procedure_call (_simple)(_target(29))(_sensitivity(6)))))
				(line__45010(_architecture 7 0 45010 (_procedure_call (_simple)(_target(31))(_sensitivity(7)))))
				(line__45011(_architecture 8 0 45011 (_procedure_call (_simple)(_target(33))(_sensitivity(8)))))
				(line__45012(_architecture 9 0 45012 (_procedure_call (_simple)(_target(35))(_sensitivity(9)))))
				(line__45013(_architecture 10 0 45013 (_procedure_call (_simple)(_target(37))(_sensitivity(10)))))
				(line__45014(_architecture 11 0 45014 (_procedure_call (_simple)(_target(39))(_sensitivity(11)))))
				(line__45015(_architecture 12 0 45015 (_procedure_call (_simple)(_target(43))(_sensitivity(14)))))
				(line__45016(_architecture 13 0 45016 (_procedure_call (_simple)(_target(45))(_sensitivity(15)))))
				(line__45017(_architecture 14 0 45017 (_procedure_call (_simple)(_target(47))(_sensitivity(16)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 45021 
		(_object
			(_process
				(line__45023(_architecture 15 0 45023 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
				(line__45024(_architecture 16 0 45024 (_procedure_call (_simple)(_target(20))(_sensitivity(19)))))
				(line__45025(_architecture 17 0 45025 (_procedure_call (_simple)(_target(22))(_sensitivity(21)))))
				(line__45026(_architecture 18 0 45026 (_procedure_call (_simple)(_target(24))(_sensitivity(23)))))
				(line__45027(_architecture 19 0 45027 (_procedure_call (_simple)(_target(26))(_sensitivity(25)))))
				(line__45028(_architecture 20 0 45028 (_procedure_call (_simple)(_target(28))(_sensitivity(27)))))
				(line__45029(_architecture 21 0 45029 (_procedure_call (_simple)(_target(30))(_sensitivity(29)))))
				(line__45030(_architecture 22 0 45030 (_procedure_call (_simple)(_target(32))(_sensitivity(31)))))
				(line__45031(_architecture 23 0 45031 (_procedure_call (_simple)(_target(34))(_sensitivity(33)))))
				(line__45032(_architecture 24 0 45032 (_procedure_call (_simple)(_target(36))(_sensitivity(35)))))
				(line__45033(_architecture 25 0 45033 (_procedure_call (_simple)(_target(38))(_sensitivity(37)))))
				(line__45034(_architecture 26 0 45034 (_procedure_call (_simple)(_target(40))(_sensitivity(39)))))
				(line__45035(_architecture 27 0 45035 (_procedure_call (_simple)(_target(44))(_sensitivity(43)))))
				(line__45036(_architecture 28 0 45036 (_procedure_call (_simple)(_target(46))(_sensitivity(45)))))
				(line__45037(_architecture 29 0 45037 (_procedure_call (_simple)(_target(48))(_sensitivity(47)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 44845 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 44846 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 44847 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 44848 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 44848 (_entity (_string \"dROM_DOUT_81_0_0"\))))
		(_generic (_internal tipd_ADA12 ~extvital2000.VITAL_Timing.VitalDelayType01 0 44850 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_ADA11 ~extvital2000.VITAL_Timing.VitalDelayType01 0 44851 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_ADA10 ~extvital2000.VITAL_Timing.VitalDelayType01 0 44852 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_ADA9 ~extvital2000.VITAL_Timing.VitalDelayType01 0 44853 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_ADA8 ~extvital2000.VITAL_Timing.VitalDelayType01 0 44854 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_ADA7 ~extvital2000.VITAL_Timing.VitalDelayType01 0 44855 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_ADA6 ~extvital2000.VITAL_Timing.VitalDelayType01 0 44856 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_ADA5 ~extvital2000.VITAL_Timing.VitalDelayType01 0 44857 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_ADA4 ~extvital2000.VITAL_Timing.VitalDelayType01 0 44858 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_ADA3 ~extvital2000.VITAL_Timing.VitalDelayType01 0 44859 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_ADA2 ~extvital2000.VITAL_Timing.VitalDelayType01 0 44860 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_ADA1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 44861 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CEA ~extvital2000.VITAL_Timing.VitalDelayType01 0 44862 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_OCEA ~extvital2000.VITAL_Timing.VitalDelayType01 0 44863 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLKA ~extvital2000.VITAL_Timing.VitalDelayType01 0 44864 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLKA_DOA1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 44865 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLKA_DOA0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 44866 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLKA ~extvital2000.VITAL_Timing.VitalDelayType 0 44867 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLKA_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 44868 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLKA_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 44869 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLKA ~extvital2000.VITAL_Timing.VitalDelayType 0 44870 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_ADA12_CLKA ~extvital2000.VITAL_Timing.VitalDelayType 0 44871 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_ADA12_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 44872 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_ADA12_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 44873 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_ADA11_CLKA ~extvital2000.VITAL_Timing.VitalDelayType 0 44874 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_ADA11_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 44875 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_ADA11_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 44876 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_ADA10_CLKA ~extvital2000.VITAL_Timing.VitalDelayType 0 44877 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_ADA10_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 44878 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_ADA10_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 44879 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_ADA9_CLKA ~extvital2000.VITAL_Timing.VitalDelayType 0 44880 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_ADA9_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 44881 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_ADA9_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 44882 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_ADA8_CLKA ~extvital2000.VITAL_Timing.VitalDelayType 0 44883 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_ADA8_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 44884 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_ADA8_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 44885 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_ADA7_CLKA ~extvital2000.VITAL_Timing.VitalDelayType 0 44886 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_ADA7_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 44887 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_ADA7_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 44888 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_ADA6_CLKA ~extvital2000.VITAL_Timing.VitalDelayType 0 44889 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_ADA6_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 44890 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_ADA6_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 44891 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_ADA5_CLKA ~extvital2000.VITAL_Timing.VitalDelayType 0 44892 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_ADA5_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 44893 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_ADA5_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 44894 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_ADA4_CLKA ~extvital2000.VITAL_Timing.VitalDelayType 0 44895 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_ADA4_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 44896 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_ADA4_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 44897 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_ADA3_CLKA ~extvital2000.VITAL_Timing.VitalDelayType 0 44898 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_ADA3_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 44899 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_ADA3_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 44900 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_ADA2_CLKA ~extvital2000.VITAL_Timing.VitalDelayType 0 44901 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_ADA2_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 44902 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_ADA2_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 44903 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_ADA1_CLKA ~extvital2000.VITAL_Timing.VitalDelayType 0 44904 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_ADA1_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 44905 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_ADA1_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 44906 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CEA_CLKA ~extvital2000.VITAL_Timing.VitalDelayType 0 44907 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CEA_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 44908 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CEA_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 44909 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_OCEA_CLKA ~extvital2000.VITAL_Timing.VitalDelayType 0 44910 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_OCEA_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 44911 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_OCEA_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 44912 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal ADA12 ~extieee.std_logic_1164.STD_LOGIC 0 44914 (_entity (_in ))))
		(_port (_internal ADA11 ~extieee.std_logic_1164.STD_LOGIC 0 44914 (_entity (_in ))))
		(_port (_internal ADA10 ~extieee.std_logic_1164.STD_LOGIC 0 44914 (_entity (_in ))))
		(_port (_internal ADA9 ~extieee.std_logic_1164.STD_LOGIC 0 44915 (_entity (_in ))))
		(_port (_internal ADA8 ~extieee.std_logic_1164.STD_LOGIC 0 44915 (_entity (_in ))))
		(_port (_internal ADA7 ~extieee.std_logic_1164.STD_LOGIC 0 44915 (_entity (_in ))))
		(_port (_internal ADA6 ~extieee.std_logic_1164.STD_LOGIC 0 44916 (_entity (_in ))))
		(_port (_internal ADA5 ~extieee.std_logic_1164.STD_LOGIC 0 44916 (_entity (_in ))))
		(_port (_internal ADA4 ~extieee.std_logic_1164.STD_LOGIC 0 44916 (_entity (_in ))))
		(_port (_internal ADA3 ~extieee.std_logic_1164.STD_LOGIC 0 44917 (_entity (_in ))))
		(_port (_internal ADA2 ~extieee.std_logic_1164.STD_LOGIC 0 44917 (_entity (_in ))))
		(_port (_internal ADA1 ~extieee.std_logic_1164.STD_LOGIC 0 44917 (_entity (_in ))))
		(_port (_internal DOA1 ~extieee.std_logic_1164.STD_LOGIC 0 44918 (_entity (_out )(_param_out))))
		(_port (_internal DOA0 ~extieee.std_logic_1164.STD_LOGIC 0 44918 (_entity (_out )(_param_out))))
		(_port (_internal CEA ~extieee.std_logic_1164.STD_LOGIC 0 44918 (_entity (_in ))))
		(_port (_internal OCEA ~extieee.std_logic_1164.STD_LOGIC 0 44919 (_entity (_in ))))
		(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 44919 (_entity (_in ))))
		(_signal (_internal ADA12_ipd ~extieee.std_logic_1164.STD_LOGIC 0 44928 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA12_dly ~extieee.std_logic_1164.STD_LOGIC 0 44929 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA11_ipd ~extieee.std_logic_1164.STD_LOGIC 0 44930 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA11_dly ~extieee.std_logic_1164.STD_LOGIC 0 44931 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA10_ipd ~extieee.std_logic_1164.STD_LOGIC 0 44932 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA10_dly ~extieee.std_logic_1164.STD_LOGIC 0 44933 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA9_ipd ~extieee.std_logic_1164.STD_LOGIC 0 44934 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA9_dly ~extieee.std_logic_1164.STD_LOGIC 0 44935 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA8_ipd ~extieee.std_logic_1164.STD_LOGIC 0 44936 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA8_dly ~extieee.std_logic_1164.STD_LOGIC 0 44937 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA7_ipd ~extieee.std_logic_1164.STD_LOGIC 0 44938 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA7_dly ~extieee.std_logic_1164.STD_LOGIC 0 44939 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA6_ipd ~extieee.std_logic_1164.STD_LOGIC 0 44940 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA6_dly ~extieee.std_logic_1164.STD_LOGIC 0 44941 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA5_ipd ~extieee.std_logic_1164.STD_LOGIC 0 44942 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA5_dly ~extieee.std_logic_1164.STD_LOGIC 0 44943 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA4_ipd ~extieee.std_logic_1164.STD_LOGIC 0 44944 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA4_dly ~extieee.std_logic_1164.STD_LOGIC 0 44945 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA3_ipd ~extieee.std_logic_1164.STD_LOGIC 0 44946 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA3_dly ~extieee.std_logic_1164.STD_LOGIC 0 44947 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA2_ipd ~extieee.std_logic_1164.STD_LOGIC 0 44948 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA2_dly ~extieee.std_logic_1164.STD_LOGIC 0 44949 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 44950 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA1_dly ~extieee.std_logic_1164.STD_LOGIC 0 44951 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DOA1_out ~extieee.std_logic_1164.STD_LOGIC 0 44952 (_architecture (_uni ((i 1))))))
		(_signal (_internal DOA0_out ~extieee.std_logic_1164.STD_LOGIC 0 44953 (_architecture (_uni ((i 1))))))
		(_signal (_internal CEA_ipd ~extieee.std_logic_1164.STD_LOGIC 0 44954 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CEA_dly ~extieee.std_logic_1164.STD_LOGIC 0 44955 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal OCEA_ipd ~extieee.std_logic_1164.STD_LOGIC 0 44956 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal OCEA_dly ~extieee.std_logic_1164.STD_LOGIC 0 44957 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLKA_ipd ~extieee.std_logic_1164.STD_LOGIC 0 44958 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLKA_dly ~extieee.std_logic_1164.STD_LOGIC 0 44959 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal CLKA_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 44961 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 44962 (_architecture (_uni ))))
		(_variable (_internal DOA1_zd ~extieee.std_logic_1164.STD_LOGIC 0 45043 (_process 0 ((i 1)))))
		(_variable (_internal DOA1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 45044 (_process 0 )))
		(_variable (_internal DOA0_zd ~extieee.std_logic_1164.STD_LOGIC 0 45045 (_process 0 ((i 1)))))
		(_variable (_internal DOA0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 45046 (_process 0 )))
		(_variable (_internal tviol_ADA12_CLKA ~extieee.std_logic_1164.X01 0 45048 (_process 0 ((i 2)))))
		(_variable (_internal ADA12_CLKA_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 45049 (_process 0 )))
		(_variable (_internal tviol_ADA11_CLKA ~extieee.std_logic_1164.X01 0 45050 (_process 0 ((i 2)))))
		(_variable (_internal ADA11_CLKA_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 45051 (_process 0 )))
		(_variable (_internal tviol_ADA10_CLKA ~extieee.std_logic_1164.X01 0 45052 (_process 0 ((i 2)))))
		(_variable (_internal ADA10_CLKA_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 45053 (_process 0 )))
		(_variable (_internal tviol_ADA9_CLKA ~extieee.std_logic_1164.X01 0 45054 (_process 0 ((i 2)))))
		(_variable (_internal ADA9_CLKA_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 45055 (_process 0 )))
		(_variable (_internal tviol_ADA8_CLKA ~extieee.std_logic_1164.X01 0 45056 (_process 0 ((i 2)))))
		(_variable (_internal ADA8_CLKA_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 45057 (_process 0 )))
		(_variable (_internal tviol_ADA7_CLKA ~extieee.std_logic_1164.X01 0 45058 (_process 0 ((i 2)))))
		(_variable (_internal ADA7_CLKA_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 45059 (_process 0 )))
		(_variable (_internal tviol_ADA6_CLKA ~extieee.std_logic_1164.X01 0 45060 (_process 0 ((i 2)))))
		(_variable (_internal ADA6_CLKA_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 45061 (_process 0 )))
		(_variable (_internal tviol_ADA5_CLKA ~extieee.std_logic_1164.X01 0 45062 (_process 0 ((i 2)))))
		(_variable (_internal ADA5_CLKA_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 45063 (_process 0 )))
		(_variable (_internal tviol_ADA4_CLKA ~extieee.std_logic_1164.X01 0 45064 (_process 0 ((i 2)))))
		(_variable (_internal ADA4_CLKA_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 45065 (_process 0 )))
		(_variable (_internal tviol_ADA3_CLKA ~extieee.std_logic_1164.X01 0 45066 (_process 0 ((i 2)))))
		(_variable (_internal ADA3_CLKA_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 45067 (_process 0 )))
		(_variable (_internal tviol_ADA2_CLKA ~extieee.std_logic_1164.X01 0 45068 (_process 0 ((i 2)))))
		(_variable (_internal ADA2_CLKA_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 45069 (_process 0 )))
		(_variable (_internal tviol_ADA1_CLKA ~extieee.std_logic_1164.X01 0 45070 (_process 0 ((i 2)))))
		(_variable (_internal ADA1_CLKA_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 45071 (_process 0 )))
		(_variable (_internal tviol_CEA_CLKA ~extieee.std_logic_1164.X01 0 45072 (_process 0 ((i 2)))))
		(_variable (_internal CEA_CLKA_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 45073 (_process 0 )))
		(_variable (_internal tviol_OCEA_CLKA ~extieee.std_logic_1164.X01 0 45074 (_process 0 ((i 2)))))
		(_variable (_internal OCEA_CLKA_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 45075 (_process 0 )))
		(_variable (_internal tviol_CLKA_CLKA ~extieee.std_logic_1164.X01 0 45076 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLKA ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 45077 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 30 0 45040 (_process (_simple)(_target(12)(13))(_sensitivity(18)(20)(22)(24)(26)(28)(30)(32)(34)(36)(38)(40)(41)(42)(44)(46)(48))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(826360897 50 )
		(1095453763 )
		(826360897 49 )
		(826360897 48 )
		(960578625 )
		(943801409 )
		(927024193 )
		(910246977 )
		(893469761 )
		(876692545 )
		(859915329 )
		(843138113 )
		(826360897 )
		(4277571 )
		(1095058255 )
		(826363716 )
		(809586500 )
	)
	(_model . Structure 31 -1
	)
)
V 000050 55 27606         1367697035499 Structure
(_unit VHDL (sp8kc0150 0 45377 (structure 0 45396 ))
	(_version v98)
	(_time 1367697035500 2013.05.04 12:50:35)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code fafaa8ababa8a6ecaef9e9a5abf9fbf9fff9fafdf9)
	(_entity
		(_time 1367697035493)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.sp8kc
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 2013 (_entity -1 ((i 9)))))
				(_generic (_internal REGMODE ~extmachxo2.components.~STRING~15129 0 2014 (_entity -1 (_string \"NOREG"\))))
				(_generic (_internal CSDECODE ~extmachxo2.components.~STRING~15130 0 2015 (_entity -1 (_string \"0b000"\))))
				(_generic (_internal WRITEMODE ~extmachxo2.components.~STRING~15131 0 2016 (_entity -1 (_string \"NORMAL"\))))
				(_generic (_internal GSR ~extmachxo2.components.~STRING~15132 0 2017 (_entity -1 (_string \"ENABLED"\))))
				(_generic (_internal RESETMODE ~extmachxo2.components.~STRING~15133 0 2018 (_entity -1 (_string \"SYNC"\))))
				(_generic (_internal ASYNC_RESET_RELEASE ~extmachxo2.components.~STRING~15134 0 2019 (_entity -1 (_string \"SYNC"\))))
				(_generic (_internal INIT_DATA ~extmachxo2.components.~STRING~15135 0 2020 (_entity -1 (_string \"STATIC"\))))
				(_generic (_internal initval_00 ~extmachxo2.components.~STRING~15136 0 2021 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_01 ~extmachxo2.components.~STRING~15137 0 2022 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_02 ~extmachxo2.components.~STRING~15138 0 2023 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_03 ~extmachxo2.components.~STRING~15139 0 2024 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_04 ~extmachxo2.components.~STRING~15140 0 2025 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_05 ~extmachxo2.components.~STRING~15141 0 2026 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_06 ~extmachxo2.components.~STRING~15142 0 2027 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_07 ~extmachxo2.components.~STRING~15143 0 2028 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_08 ~extmachxo2.components.~STRING~15144 0 2029 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_09 ~extmachxo2.components.~STRING~15145 0 2030 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_0a ~extmachxo2.components.~STRING~15146 0 2031 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_0b ~extmachxo2.components.~STRING~15147 0 2032 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_0c ~extmachxo2.components.~STRING~15148 0 2033 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_0d ~extmachxo2.components.~STRING~15149 0 2034 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_0e ~extmachxo2.components.~STRING~15150 0 2035 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_0f ~extmachxo2.components.~STRING~15151 0 2036 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_10 ~extmachxo2.components.~STRING~15152 0 2037 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_11 ~extmachxo2.components.~STRING~15153 0 2038 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_12 ~extmachxo2.components.~STRING~15154 0 2039 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_13 ~extmachxo2.components.~STRING~15155 0 2040 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_14 ~extmachxo2.components.~STRING~15156 0 2041 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_15 ~extmachxo2.components.~STRING~15157 0 2042 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_16 ~extmachxo2.components.~STRING~15158 0 2043 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_17 ~extmachxo2.components.~STRING~15159 0 2044 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_18 ~extmachxo2.components.~STRING~15160 0 2045 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_19 ~extmachxo2.components.~STRING~15161 0 2046 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_1a ~extmachxo2.components.~STRING~15162 0 2047 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_1b ~extmachxo2.components.~STRING~15163 0 2048 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_1c ~extmachxo2.components.~STRING~15164 0 2049 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_1d ~extmachxo2.components.~STRING~15165 0 2050 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_1e ~extmachxo2.components.~STRING~15166 0 2051 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_1f ~extmachxo2.components.~STRING~15167 0 2052 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_port (_internal DI8 ~extieee.std_logic_1164.STD_LOGIC 0 2055 (_entity (_in ((i 1))))))
				(_port (_internal DI7 ~extieee.std_logic_1164.STD_LOGIC 0 2055 (_entity (_in ((i 1))))))
				(_port (_internal DI6 ~extieee.std_logic_1164.STD_LOGIC 0 2055 (_entity (_in ((i 1))))))
				(_port (_internal DI5 ~extieee.std_logic_1164.STD_LOGIC 0 2055 (_entity (_in ((i 1))))))
				(_port (_internal DI4 ~extieee.std_logic_1164.STD_LOGIC 0 2055 (_entity (_in ((i 1))))))
				(_port (_internal DI3 ~extieee.std_logic_1164.STD_LOGIC 0 2055 (_entity (_in ((i 1))))))
				(_port (_internal DI2 ~extieee.std_logic_1164.STD_LOGIC 0 2055 (_entity (_in ((i 1))))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 2055 (_entity (_in ((i 1))))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 2055 (_entity (_in ((i 1))))))
				(_port (_internal AD12 ~extieee.std_logic_1164.STD_LOGIC 0 2056 (_entity (_in ((i 1))))))
				(_port (_internal AD11 ~extieee.std_logic_1164.STD_LOGIC 0 2056 (_entity (_in ((i 1))))))
				(_port (_internal AD10 ~extieee.std_logic_1164.STD_LOGIC 0 2056 (_entity (_in ((i 1))))))
				(_port (_internal AD9 ~extieee.std_logic_1164.STD_LOGIC 0 2056 (_entity (_in ((i 1))))))
				(_port (_internal AD8 ~extieee.std_logic_1164.STD_LOGIC 0 2056 (_entity (_in ((i 1))))))
				(_port (_internal AD7 ~extieee.std_logic_1164.STD_LOGIC 0 2056 (_entity (_in ((i 1))))))
				(_port (_internal AD6 ~extieee.std_logic_1164.STD_LOGIC 0 2056 (_entity (_in ((i 1))))))
				(_port (_internal AD5 ~extieee.std_logic_1164.STD_LOGIC 0 2056 (_entity (_in ((i 1))))))
				(_port (_internal AD4 ~extieee.std_logic_1164.STD_LOGIC 0 2057 (_entity (_in ((i 1))))))
				(_port (_internal AD3 ~extieee.std_logic_1164.STD_LOGIC 0 2057 (_entity (_in ((i 1))))))
				(_port (_internal AD2 ~extieee.std_logic_1164.STD_LOGIC 0 2057 (_entity (_in ((i 1))))))
				(_port (_internal AD1 ~extieee.std_logic_1164.STD_LOGIC 0 2057 (_entity (_in ((i 1))))))
				(_port (_internal AD0 ~extieee.std_logic_1164.STD_LOGIC 0 2057 (_entity (_in ((i 1))))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 2058 (_entity (_in ((i 1))))))
				(_port (_internal OCE ~extieee.std_logic_1164.STD_LOGIC 0 2058 (_entity (_in ((i 1))))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2058 (_entity (_in ((i 1))))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 2058 (_entity (_in ((i 1))))))
				(_port (_internal CS2 ~extieee.std_logic_1164.STD_LOGIC 0 2058 (_entity (_in ((i 1))))))
				(_port (_internal CS1 ~extieee.std_logic_1164.STD_LOGIC 0 2058 (_entity (_in ((i 1))))))
				(_port (_internal CS0 ~extieee.std_logic_1164.STD_LOGIC 0 2058 (_entity (_in ((i 1))))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 2058 (_entity (_in ((i 1))))))
				(_port (_internal DO8 ~extieee.std_logic_1164.STD_LOGIC 0 2059 (_entity (_out ((i 1))))))
				(_port (_internal DO7 ~extieee.std_logic_1164.STD_LOGIC 0 2059 (_entity (_out ((i 1))))))
				(_port (_internal DO6 ~extieee.std_logic_1164.STD_LOGIC 0 2059 (_entity (_out ((i 1))))))
				(_port (_internal DO5 ~extieee.std_logic_1164.STD_LOGIC 0 2059 (_entity (_out ((i 1))))))
				(_port (_internal DO4 ~extieee.std_logic_1164.STD_LOGIC 0 2059 (_entity (_out ((i 1))))))
				(_port (_internal DO3 ~extieee.std_logic_1164.STD_LOGIC 0 2059 (_entity (_out ((i 1))))))
				(_port (_internal DO2 ~extieee.std_logic_1164.STD_LOGIC 0 2059 (_entity (_out ((i 1))))))
				(_port (_internal DO1 ~extieee.std_logic_1164.STD_LOGIC 0 2059 (_entity (_out ((i 1))))))
				(_port (_internal DO0 ~extieee.std_logic_1164.STD_LOGIC 0 2059 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 45398 (_component .machxo2.components.sp8kc )
		(_generic
			((DATA_WIDTH)((i 2)))
			((REGMODE)(_string \"NOREG"\))
			((CSDECODE)(_string \"0b000"\))
			((WRITEMODE)(_string \"NORMAL"\))
			((GSR)(_string \"DISABLED"\))
			((RESETMODE)(_string \"SYNC"\))
			((ASYNC_RESET_RELEASE)(_string \"SYNC"\))
			((INIT_DATA)(_string \"STATIC"\))
			((initval_00)(_string \"0x14AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA5"\))
			((initval_01)(_string \"0x14AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA5"\))
			((initval_02)(_string \"0x14AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA5"\))
			((initval_03)(_string \"0x14AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA5"\))
			((initval_04)(_string \"0x14AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA5"\))
			((initval_05)(_string \"0x14AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA5"\))
			((initval_06)(_string \"0x14AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA5"\))
			((initval_07)(_string \"0x14AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA5"\))
			((initval_08)(_string \"0x14AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA5"\))
			((initval_09)(_string \"0x14AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA5"\))
			((initval_0a)(_string \"0x14AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA5"\))
			((initval_0b)(_string \"0x14AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA5"\))
			((initval_0c)(_string \"0x14AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA5"\))
			((initval_0d)(_string \"0x14AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA5"\))
			((initval_0e)(_string \"0x14AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA5"\))
			((initval_0f)(_string \"0x14AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA5"\))
			((initval_10)(_string \"0x14AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA5"\))
			((initval_11)(_string \"0x14AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA5"\))
			((initval_12)(_string \"0x14AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA5"\))
			((initval_13)(_string \"0x14AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA5"\))
			((initval_14)(_string \"0x14AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA5"\))
			((initval_15)(_string \"0x14AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA5"\))
			((initval_16)(_string \"0x14AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA5"\))
			((initval_17)(_string \"0x14AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA5"\))
			((initval_18)(_string \"0x14AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA5"\))
			((initval_19)(_string \"0x14AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA5"\))
			((initval_1a)(_string \"0x14AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA5"\))
			((initval_1b)(_string \"0x14AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA5"\))
			((initval_1c)(_string \"0x14AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA5"\))
			((initval_1d)(_string \"0x14AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA5"\))
			((initval_1e)(_string \"0x14AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA5"\))
			((initval_1f)(_string \"0x00000000000000000000000000000014AA514AA514AA514AA514AA514AA514AA514AA514AA514AA5"\))
		)
		(_port
			((DI8)(DI8))
			((DI7)(DI7))
			((DI6)(DI6))
			((DI5)(DI5))
			((DI4)(DI4))
			((DI3)(DI3))
			((DI2)(DI2))
			((DI1)(DI1))
			((DI0)(DI0))
			((AD12)(AD12))
			((AD11)(AD11))
			((AD10)(AD10))
			((AD9)(AD9))
			((AD8)(AD8))
			((AD7)(AD7))
			((AD6)(AD6))
			((AD5)(AD5))
			((AD4)(AD4))
			((AD3)(AD3))
			((AD2)(AD2))
			((AD1)(AD1))
			((AD0)(AD0))
			((CE)(CE))
			((OCE)(OCE))
			((CLK)(CLK))
			((WE)(WE))
			((CS2)(CS2))
			((CS1)(CS1))
			((CS0)(CS0))
			((RST)(RST))
			((DO8)(DO8))
			((DO7)(DO7))
			((DO6)(DO6))
			((DO5)(DO5))
			((DO4)(DO4))
			((DO3)(DO3))
			((DO2)(DO2))
			((DO1)(DO1))
			((DO0)(DO0))
		)
		(_use (_entity machxo2 sp8kc)
			(_generic
				((DATA_WIDTH)((i 2)))
				((REGMODE)(_string \"NOREG"\))
				((CSDECODE)(_string \"0b000"\))
				((WRITEMODE)(_string \"NORMAL"\))
				((GSR)(_string \"DISABLED"\))
				((RESETMODE)(_string \"SYNC"\))
				((ASYNC_RESET_RELEASE)(_string \"SYNC"\))
				((INIT_DATA)(_string \"STATIC"\))
				((initval_00)(_string \"0x14AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA5"\))
				((initval_01)(_string \"0x14AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA5"\))
				((initval_02)(_string \"0x14AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA5"\))
				((initval_03)(_string \"0x14AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA5"\))
				((initval_04)(_string \"0x14AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA5"\))
				((initval_05)(_string \"0x14AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA5"\))
				((initval_06)(_string \"0x14AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA5"\))
				((initval_07)(_string \"0x14AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA5"\))
				((initval_08)(_string \"0x14AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA5"\))
				((initval_09)(_string \"0x14AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA5"\))
				((initval_0a)(_string \"0x14AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA5"\))
				((initval_0b)(_string \"0x14AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA5"\))
				((initval_0c)(_string \"0x14AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA5"\))
				((initval_0d)(_string \"0x14AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA5"\))
				((initval_0e)(_string \"0x14AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA5"\))
				((initval_0f)(_string \"0x14AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA5"\))
				((initval_10)(_string \"0x14AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA5"\))
				((initval_11)(_string \"0x14AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA5"\))
				((initval_12)(_string \"0x14AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA5"\))
				((initval_13)(_string \"0x14AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA5"\))
				((initval_14)(_string \"0x14AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA5"\))
				((initval_15)(_string \"0x14AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA5"\))
				((initval_16)(_string \"0x14AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA5"\))
				((initval_17)(_string \"0x14AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA5"\))
				((initval_18)(_string \"0x14AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA5"\))
				((initval_19)(_string \"0x14AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA5"\))
				((initval_1a)(_string \"0x14AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA5"\))
				((initval_1b)(_string \"0x14AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA5"\))
				((initval_1c)(_string \"0x14AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA5"\))
				((initval_1d)(_string \"0x14AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA5"\))
				((initval_1e)(_string \"0x14AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA514AA5"\))
				((initval_1f)(_string \"0x00000000000000000000000000000014AA514AA514AA514AA514AA514AA514AA514AA514AA514AA5"\))
			)
		)
	)
	(_object
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 45378 (_entity (_in ))))
		(_port (_internal OCE ~extieee.std_logic_1164.STD_LOGIC 0 45378 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 45378 (_entity (_in ))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 45379 (_entity (_in ))))
		(_port (_internal CS0 ~extieee.std_logic_1164.STD_LOGIC 0 45379 (_entity (_in ))))
		(_port (_internal CS1 ~extieee.std_logic_1164.STD_LOGIC 0 45379 (_entity (_in ))))
		(_port (_internal CS2 ~extieee.std_logic_1164.STD_LOGIC 0 45380 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 45380 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 45380 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 45381 (_entity (_in ))))
		(_port (_internal DI2 ~extieee.std_logic_1164.STD_LOGIC 0 45381 (_entity (_in ))))
		(_port (_internal DI3 ~extieee.std_logic_1164.STD_LOGIC 0 45381 (_entity (_in ))))
		(_port (_internal DI4 ~extieee.std_logic_1164.STD_LOGIC 0 45382 (_entity (_in ))))
		(_port (_internal DI5 ~extieee.std_logic_1164.STD_LOGIC 0 45382 (_entity (_in ))))
		(_port (_internal DI6 ~extieee.std_logic_1164.STD_LOGIC 0 45382 (_entity (_in ))))
		(_port (_internal DI7 ~extieee.std_logic_1164.STD_LOGIC 0 45383 (_entity (_in ))))
		(_port (_internal DI8 ~extieee.std_logic_1164.STD_LOGIC 0 45383 (_entity (_in ))))
		(_port (_internal AD0 ~extieee.std_logic_1164.STD_LOGIC 0 45383 (_entity (_in ))))
		(_port (_internal AD1 ~extieee.std_logic_1164.STD_LOGIC 0 45384 (_entity (_in ))))
		(_port (_internal AD2 ~extieee.std_logic_1164.STD_LOGIC 0 45384 (_entity (_in ))))
		(_port (_internal AD3 ~extieee.std_logic_1164.STD_LOGIC 0 45384 (_entity (_in ))))
		(_port (_internal AD4 ~extieee.std_logic_1164.STD_LOGIC 0 45385 (_entity (_in ))))
		(_port (_internal AD5 ~extieee.std_logic_1164.STD_LOGIC 0 45385 (_entity (_in ))))
		(_port (_internal AD6 ~extieee.std_logic_1164.STD_LOGIC 0 45385 (_entity (_in ))))
		(_port (_internal AD7 ~extieee.std_logic_1164.STD_LOGIC 0 45386 (_entity (_in ))))
		(_port (_internal AD8 ~extieee.std_logic_1164.STD_LOGIC 0 45386 (_entity (_in ))))
		(_port (_internal AD9 ~extieee.std_logic_1164.STD_LOGIC 0 45386 (_entity (_in ))))
		(_port (_internal AD10 ~extieee.std_logic_1164.STD_LOGIC 0 45387 (_entity (_in ))))
		(_port (_internal AD11 ~extieee.std_logic_1164.STD_LOGIC 0 45387 (_entity (_in ))))
		(_port (_internal AD12 ~extieee.std_logic_1164.STD_LOGIC 0 45387 (_entity (_in ))))
		(_port (_internal DO0 ~extieee.std_logic_1164.STD_LOGIC 0 45388 (_entity (_out ))))
		(_port (_internal DO1 ~extieee.std_logic_1164.STD_LOGIC 0 45388 (_entity (_out ))))
		(_port (_internal DO2 ~extieee.std_logic_1164.STD_LOGIC 0 45388 (_entity (_out ))))
		(_port (_internal DO3 ~extieee.std_logic_1164.STD_LOGIC 0 45389 (_entity (_out ))))
		(_port (_internal DO4 ~extieee.std_logic_1164.STD_LOGIC 0 45389 (_entity (_out ))))
		(_port (_internal DO5 ~extieee.std_logic_1164.STD_LOGIC 0 45389 (_entity (_out ))))
		(_port (_internal DO6 ~extieee.std_logic_1164.STD_LOGIC 0 45390 (_entity (_out ))))
		(_port (_internal DO7 ~extieee.std_logic_1164.STD_LOGIC 0 45390 (_entity (_out ))))
		(_port (_internal DO8 ~extieee.std_logic_1164.STD_LOGIC 0 45390 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~15129 (machxo2 components ~STRING~15129)))
		(_type (_external ~extmachxo2.components.~STRING~15130 (machxo2 components ~STRING~15130)))
		(_type (_external ~extmachxo2.components.~STRING~15131 (machxo2 components ~STRING~15131)))
		(_type (_external ~extmachxo2.components.~STRING~15132 (machxo2 components ~STRING~15132)))
		(_type (_external ~extmachxo2.components.~STRING~15133 (machxo2 components ~STRING~15133)))
		(_type (_external ~extmachxo2.components.~STRING~15134 (machxo2 components ~STRING~15134)))
		(_type (_external ~extmachxo2.components.~STRING~15135 (machxo2 components ~STRING~15135)))
		(_type (_external ~extmachxo2.components.~STRING~15136 (machxo2 components ~STRING~15136)))
		(_type (_external ~extmachxo2.components.~STRING~15137 (machxo2 components ~STRING~15137)))
		(_type (_external ~extmachxo2.components.~STRING~15138 (machxo2 components ~STRING~15138)))
		(_type (_external ~extmachxo2.components.~STRING~15139 (machxo2 components ~STRING~15139)))
		(_type (_external ~extmachxo2.components.~STRING~15140 (machxo2 components ~STRING~15140)))
		(_type (_external ~extmachxo2.components.~STRING~15141 (machxo2 components ~STRING~15141)))
		(_type (_external ~extmachxo2.components.~STRING~15142 (machxo2 components ~STRING~15142)))
		(_type (_external ~extmachxo2.components.~STRING~15143 (machxo2 components ~STRING~15143)))
		(_type (_external ~extmachxo2.components.~STRING~15144 (machxo2 components ~STRING~15144)))
		(_type (_external ~extmachxo2.components.~STRING~15145 (machxo2 components ~STRING~15145)))
		(_type (_external ~extmachxo2.components.~STRING~15146 (machxo2 components ~STRING~15146)))
		(_type (_external ~extmachxo2.components.~STRING~15147 (machxo2 components ~STRING~15147)))
		(_type (_external ~extmachxo2.components.~STRING~15148 (machxo2 components ~STRING~15148)))
		(_type (_external ~extmachxo2.components.~STRING~15149 (machxo2 components ~STRING~15149)))
		(_type (_external ~extmachxo2.components.~STRING~15150 (machxo2 components ~STRING~15150)))
		(_type (_external ~extmachxo2.components.~STRING~15151 (machxo2 components ~STRING~15151)))
		(_type (_external ~extmachxo2.components.~STRING~15152 (machxo2 components ~STRING~15152)))
		(_type (_external ~extmachxo2.components.~STRING~15153 (machxo2 components ~STRING~15153)))
		(_type (_external ~extmachxo2.components.~STRING~15154 (machxo2 components ~STRING~15154)))
		(_type (_external ~extmachxo2.components.~STRING~15155 (machxo2 components ~STRING~15155)))
		(_type (_external ~extmachxo2.components.~STRING~15156 (machxo2 components ~STRING~15156)))
		(_type (_external ~extmachxo2.components.~STRING~15157 (machxo2 components ~STRING~15157)))
		(_type (_external ~extmachxo2.components.~STRING~15158 (machxo2 components ~STRING~15158)))
		(_type (_external ~extmachxo2.components.~STRING~15159 (machxo2 components ~STRING~15159)))
		(_type (_external ~extmachxo2.components.~STRING~15160 (machxo2 components ~STRING~15160)))
		(_type (_external ~extmachxo2.components.~STRING~15161 (machxo2 components ~STRING~15161)))
		(_type (_external ~extmachxo2.components.~STRING~15162 (machxo2 components ~STRING~15162)))
		(_type (_external ~extmachxo2.components.~STRING~15163 (machxo2 components ~STRING~15163)))
		(_type (_external ~extmachxo2.components.~STRING~15164 (machxo2 components ~STRING~15164)))
		(_type (_external ~extmachxo2.components.~STRING~15165 (machxo2 components ~STRING~15165)))
		(_type (_external ~extmachxo2.components.~STRING~15166 (machxo2 components ~STRING~15166)))
		(_type (_external ~extmachxo2.components.~STRING~15167 (machxo2 components ~STRING~15167)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 29787         1367697035521 Structure
(_unit VHDL (drom_dout_81_0_1 0 45481 (structure 0 45564 ))
	(_version v98)
	(_time 1367697035522 2013.05.04 12:50:35)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 0a0b5c0d595d081c5e0d5d081e500d0d0f0d0e0f5c0902)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697035506)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(SP8KC0150
			(_object
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 45609 (_entity (_in ))))
				(_port (_internal OCE ~extieee.std_logic_1164.STD_LOGIC 0 45609 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 45609 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 45610 (_entity (_in ))))
				(_port (_internal CS0 ~extieee.std_logic_1164.STD_LOGIC 0 45610 (_entity (_in ))))
				(_port (_internal CS1 ~extieee.std_logic_1164.STD_LOGIC 0 45610 (_entity (_in ))))
				(_port (_internal CS2 ~extieee.std_logic_1164.STD_LOGIC 0 45611 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 45611 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 45611 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 45612 (_entity (_in ))))
				(_port (_internal DI2 ~extieee.std_logic_1164.STD_LOGIC 0 45612 (_entity (_in ))))
				(_port (_internal DI3 ~extieee.std_logic_1164.STD_LOGIC 0 45612 (_entity (_in ))))
				(_port (_internal DI4 ~extieee.std_logic_1164.STD_LOGIC 0 45613 (_entity (_in ))))
				(_port (_internal DI5 ~extieee.std_logic_1164.STD_LOGIC 0 45613 (_entity (_in ))))
				(_port (_internal DI6 ~extieee.std_logic_1164.STD_LOGIC 0 45613 (_entity (_in ))))
				(_port (_internal DI7 ~extieee.std_logic_1164.STD_LOGIC 0 45614 (_entity (_in ))))
				(_port (_internal DI8 ~extieee.std_logic_1164.STD_LOGIC 0 45614 (_entity (_in ))))
				(_port (_internal AD0 ~extieee.std_logic_1164.STD_LOGIC 0 45614 (_entity (_in ))))
				(_port (_internal AD1 ~extieee.std_logic_1164.STD_LOGIC 0 45615 (_entity (_in ))))
				(_port (_internal AD2 ~extieee.std_logic_1164.STD_LOGIC 0 45615 (_entity (_in ))))
				(_port (_internal AD3 ~extieee.std_logic_1164.STD_LOGIC 0 45615 (_entity (_in ))))
				(_port (_internal AD4 ~extieee.std_logic_1164.STD_LOGIC 0 45616 (_entity (_in ))))
				(_port (_internal AD5 ~extieee.std_logic_1164.STD_LOGIC 0 45616 (_entity (_in ))))
				(_port (_internal AD6 ~extieee.std_logic_1164.STD_LOGIC 0 45616 (_entity (_in ))))
				(_port (_internal AD7 ~extieee.std_logic_1164.STD_LOGIC 0 45617 (_entity (_in ))))
				(_port (_internal AD8 ~extieee.std_logic_1164.STD_LOGIC 0 45617 (_entity (_in ))))
				(_port (_internal AD9 ~extieee.std_logic_1164.STD_LOGIC 0 45617 (_entity (_in ))))
				(_port (_internal AD10 ~extieee.std_logic_1164.STD_LOGIC 0 45618 (_entity (_in ))))
				(_port (_internal AD11 ~extieee.std_logic_1164.STD_LOGIC 0 45618 (_entity (_in ))))
				(_port (_internal AD12 ~extieee.std_logic_1164.STD_LOGIC 0 45618 (_entity (_in ))))
				(_port (_internal DO0 ~extieee.std_logic_1164.STD_LOGIC 0 45619 (_entity (_out ))))
				(_port (_internal DO1 ~extieee.std_logic_1164.STD_LOGIC 0 45619 (_entity (_out ))))
				(_port (_internal DO2 ~extieee.std_logic_1164.STD_LOGIC 0 45619 (_entity (_out ))))
				(_port (_internal DO3 ~extieee.std_logic_1164.STD_LOGIC 0 45620 (_entity (_out ))))
				(_port (_internal DO4 ~extieee.std_logic_1164.STD_LOGIC 0 45620 (_entity (_out ))))
				(_port (_internal DO5 ~extieee.std_logic_1164.STD_LOGIC 0 45620 (_entity (_out ))))
				(_port (_internal DO6 ~extieee.std_logic_1164.STD_LOGIC 0 45621 (_entity (_out ))))
				(_port (_internal DO7 ~extieee.std_logic_1164.STD_LOGIC 0 45621 (_entity (_out ))))
				(_port (_internal DO8 ~extieee.std_logic_1164.STD_LOGIC 0 45621 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 45606 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 45606 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 45603 (_entity (_out ))))
			)
		)
	)
	(_instantiation dROM_DOUT_81_0_1_SP8KC 0 45624 (_component SP8KC0150 )
		(_port
			((CE)(CEA_dly))
			((OCE)(OCEA_dly))
			((CLK)(CLKA_NOTIN))
			((WE)(GNDI))
			((CS0)(GNDI))
			((CS1)(GNDI))
			((CS2)(GNDI))
			((RST)(GNDI))
			((DI0)(GNDI))
			((DI1)(GNDI))
			((DI2)(GNDI))
			((DI3)(GNDI))
			((DI4)(GNDI))
			((DI5)(GNDI))
			((DI6)(GNDI))
			((DI7)(GNDI))
			((DI8)(GNDI))
			((AD0)(GNDI))
			((AD1)(ADA1_dly))
			((AD2)(ADA2_dly))
			((AD3)(ADA3_dly))
			((AD4)(ADA4_dly))
			((AD5)(ADA5_dly))
			((AD6)(ADA6_dly))
			((AD7)(ADA7_dly))
			((AD8)(ADA8_dly))
			((AD9)(ADA9_dly))
			((AD10)(ADA10_dly))
			((AD11)(ADA11_dly))
			((AD12)(ADA12_dly))
			((DO0)(DOA0_out))
			((DO1)(DOA1_out))
			((DO2)(_open))
			((DO3)(_open))
			((DO4)(_open))
			((DO5)(_open))
			((DO6)(_open))
			((DO7)(_open))
			((DO8)(_open))
		)
		(_use (_entity . SP8KC0150)
		)
	)
	(_instantiation CLKA_INVERTERIN 0 45634 (_component inverter )
		(_port
			((I)(CLKA_dly))
			((Z)(CLKA_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 45636 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 45640 
		(_object
			(_process
				(line__45642(_architecture 0 0 45642 (_procedure_call (_simple)(_target(17))(_sensitivity(0)))))
				(line__45643(_architecture 1 0 45643 (_procedure_call (_simple)(_target(19))(_sensitivity(1)))))
				(line__45644(_architecture 2 0 45644 (_procedure_call (_simple)(_target(21))(_sensitivity(2)))))
				(line__45645(_architecture 3 0 45645 (_procedure_call (_simple)(_target(23))(_sensitivity(3)))))
				(line__45646(_architecture 4 0 45646 (_procedure_call (_simple)(_target(25))(_sensitivity(4)))))
				(line__45647(_architecture 5 0 45647 (_procedure_call (_simple)(_target(27))(_sensitivity(5)))))
				(line__45648(_architecture 6 0 45648 (_procedure_call (_simple)(_target(29))(_sensitivity(6)))))
				(line__45649(_architecture 7 0 45649 (_procedure_call (_simple)(_target(31))(_sensitivity(7)))))
				(line__45650(_architecture 8 0 45650 (_procedure_call (_simple)(_target(33))(_sensitivity(8)))))
				(line__45651(_architecture 9 0 45651 (_procedure_call (_simple)(_target(35))(_sensitivity(9)))))
				(line__45652(_architecture 10 0 45652 (_procedure_call (_simple)(_target(37))(_sensitivity(10)))))
				(line__45653(_architecture 11 0 45653 (_procedure_call (_simple)(_target(39))(_sensitivity(11)))))
				(line__45654(_architecture 12 0 45654 (_procedure_call (_simple)(_target(43))(_sensitivity(14)))))
				(line__45655(_architecture 13 0 45655 (_procedure_call (_simple)(_target(45))(_sensitivity(15)))))
				(line__45656(_architecture 14 0 45656 (_procedure_call (_simple)(_target(47))(_sensitivity(16)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 45660 
		(_object
			(_process
				(line__45662(_architecture 15 0 45662 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
				(line__45663(_architecture 16 0 45663 (_procedure_call (_simple)(_target(20))(_sensitivity(19)))))
				(line__45664(_architecture 17 0 45664 (_procedure_call (_simple)(_target(22))(_sensitivity(21)))))
				(line__45665(_architecture 18 0 45665 (_procedure_call (_simple)(_target(24))(_sensitivity(23)))))
				(line__45666(_architecture 19 0 45666 (_procedure_call (_simple)(_target(26))(_sensitivity(25)))))
				(line__45667(_architecture 20 0 45667 (_procedure_call (_simple)(_target(28))(_sensitivity(27)))))
				(line__45668(_architecture 21 0 45668 (_procedure_call (_simple)(_target(30))(_sensitivity(29)))))
				(line__45669(_architecture 22 0 45669 (_procedure_call (_simple)(_target(32))(_sensitivity(31)))))
				(line__45670(_architecture 23 0 45670 (_procedure_call (_simple)(_target(34))(_sensitivity(33)))))
				(line__45671(_architecture 24 0 45671 (_procedure_call (_simple)(_target(36))(_sensitivity(35)))))
				(line__45672(_architecture 25 0 45672 (_procedure_call (_simple)(_target(38))(_sensitivity(37)))))
				(line__45673(_architecture 26 0 45673 (_procedure_call (_simple)(_target(40))(_sensitivity(39)))))
				(line__45674(_architecture 27 0 45674 (_procedure_call (_simple)(_target(44))(_sensitivity(43)))))
				(line__45675(_architecture 28 0 45675 (_procedure_call (_simple)(_target(46))(_sensitivity(45)))))
				(line__45676(_architecture 29 0 45676 (_procedure_call (_simple)(_target(48))(_sensitivity(47)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 45484 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 45485 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 45486 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 45487 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 45487 (_entity (_string \"dROM_DOUT_81_0_1"\))))
		(_generic (_internal tipd_ADA12 ~extvital2000.VITAL_Timing.VitalDelayType01 0 45489 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_ADA11 ~extvital2000.VITAL_Timing.VitalDelayType01 0 45490 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_ADA10 ~extvital2000.VITAL_Timing.VitalDelayType01 0 45491 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_ADA9 ~extvital2000.VITAL_Timing.VitalDelayType01 0 45492 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_ADA8 ~extvital2000.VITAL_Timing.VitalDelayType01 0 45493 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_ADA7 ~extvital2000.VITAL_Timing.VitalDelayType01 0 45494 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_ADA6 ~extvital2000.VITAL_Timing.VitalDelayType01 0 45495 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_ADA5 ~extvital2000.VITAL_Timing.VitalDelayType01 0 45496 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_ADA4 ~extvital2000.VITAL_Timing.VitalDelayType01 0 45497 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_ADA3 ~extvital2000.VITAL_Timing.VitalDelayType01 0 45498 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_ADA2 ~extvital2000.VITAL_Timing.VitalDelayType01 0 45499 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_ADA1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 45500 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CEA ~extvital2000.VITAL_Timing.VitalDelayType01 0 45501 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_OCEA ~extvital2000.VITAL_Timing.VitalDelayType01 0 45502 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLKA ~extvital2000.VITAL_Timing.VitalDelayType01 0 45503 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLKA_DOA1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 45504 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLKA_DOA0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 45505 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLKA ~extvital2000.VITAL_Timing.VitalDelayType 0 45506 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLKA_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 45507 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLKA_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 45508 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLKA ~extvital2000.VITAL_Timing.VitalDelayType 0 45509 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_ADA12_CLKA ~extvital2000.VITAL_Timing.VitalDelayType 0 45510 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_ADA12_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 45511 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_ADA12_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 45512 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_ADA11_CLKA ~extvital2000.VITAL_Timing.VitalDelayType 0 45513 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_ADA11_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 45514 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_ADA11_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 45515 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_ADA10_CLKA ~extvital2000.VITAL_Timing.VitalDelayType 0 45516 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_ADA10_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 45517 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_ADA10_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 45518 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_ADA9_CLKA ~extvital2000.VITAL_Timing.VitalDelayType 0 45519 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_ADA9_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 45520 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_ADA9_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 45521 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_ADA8_CLKA ~extvital2000.VITAL_Timing.VitalDelayType 0 45522 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_ADA8_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 45523 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_ADA8_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 45524 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_ADA7_CLKA ~extvital2000.VITAL_Timing.VitalDelayType 0 45525 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_ADA7_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 45526 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_ADA7_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 45527 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_ADA6_CLKA ~extvital2000.VITAL_Timing.VitalDelayType 0 45528 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_ADA6_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 45529 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_ADA6_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 45530 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_ADA5_CLKA ~extvital2000.VITAL_Timing.VitalDelayType 0 45531 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_ADA5_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 45532 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_ADA5_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 45533 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_ADA4_CLKA ~extvital2000.VITAL_Timing.VitalDelayType 0 45534 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_ADA4_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 45535 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_ADA4_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 45536 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_ADA3_CLKA ~extvital2000.VITAL_Timing.VitalDelayType 0 45537 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_ADA3_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 45538 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_ADA3_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 45539 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_ADA2_CLKA ~extvital2000.VITAL_Timing.VitalDelayType 0 45540 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_ADA2_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 45541 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_ADA2_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 45542 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_ADA1_CLKA ~extvital2000.VITAL_Timing.VitalDelayType 0 45543 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_ADA1_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 45544 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_ADA1_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 45545 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CEA_CLKA ~extvital2000.VITAL_Timing.VitalDelayType 0 45546 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CEA_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 45547 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CEA_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 45548 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_OCEA_CLKA ~extvital2000.VITAL_Timing.VitalDelayType 0 45549 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_OCEA_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 45550 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_OCEA_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 45551 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal ADA12 ~extieee.std_logic_1164.STD_LOGIC 0 45553 (_entity (_in ))))
		(_port (_internal ADA11 ~extieee.std_logic_1164.STD_LOGIC 0 45553 (_entity (_in ))))
		(_port (_internal ADA10 ~extieee.std_logic_1164.STD_LOGIC 0 45553 (_entity (_in ))))
		(_port (_internal ADA9 ~extieee.std_logic_1164.STD_LOGIC 0 45554 (_entity (_in ))))
		(_port (_internal ADA8 ~extieee.std_logic_1164.STD_LOGIC 0 45554 (_entity (_in ))))
		(_port (_internal ADA7 ~extieee.std_logic_1164.STD_LOGIC 0 45554 (_entity (_in ))))
		(_port (_internal ADA6 ~extieee.std_logic_1164.STD_LOGIC 0 45555 (_entity (_in ))))
		(_port (_internal ADA5 ~extieee.std_logic_1164.STD_LOGIC 0 45555 (_entity (_in ))))
		(_port (_internal ADA4 ~extieee.std_logic_1164.STD_LOGIC 0 45555 (_entity (_in ))))
		(_port (_internal ADA3 ~extieee.std_logic_1164.STD_LOGIC 0 45556 (_entity (_in ))))
		(_port (_internal ADA2 ~extieee.std_logic_1164.STD_LOGIC 0 45556 (_entity (_in ))))
		(_port (_internal ADA1 ~extieee.std_logic_1164.STD_LOGIC 0 45556 (_entity (_in ))))
		(_port (_internal DOA1 ~extieee.std_logic_1164.STD_LOGIC 0 45557 (_entity (_out )(_param_out))))
		(_port (_internal DOA0 ~extieee.std_logic_1164.STD_LOGIC 0 45557 (_entity (_out )(_param_out))))
		(_port (_internal CEA ~extieee.std_logic_1164.STD_LOGIC 0 45557 (_entity (_in ))))
		(_port (_internal OCEA ~extieee.std_logic_1164.STD_LOGIC 0 45558 (_entity (_in ))))
		(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 45558 (_entity (_in ))))
		(_signal (_internal ADA12_ipd ~extieee.std_logic_1164.STD_LOGIC 0 45567 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA12_dly ~extieee.std_logic_1164.STD_LOGIC 0 45568 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA11_ipd ~extieee.std_logic_1164.STD_LOGIC 0 45569 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA11_dly ~extieee.std_logic_1164.STD_LOGIC 0 45570 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA10_ipd ~extieee.std_logic_1164.STD_LOGIC 0 45571 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA10_dly ~extieee.std_logic_1164.STD_LOGIC 0 45572 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA9_ipd ~extieee.std_logic_1164.STD_LOGIC 0 45573 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA9_dly ~extieee.std_logic_1164.STD_LOGIC 0 45574 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA8_ipd ~extieee.std_logic_1164.STD_LOGIC 0 45575 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA8_dly ~extieee.std_logic_1164.STD_LOGIC 0 45576 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA7_ipd ~extieee.std_logic_1164.STD_LOGIC 0 45577 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA7_dly ~extieee.std_logic_1164.STD_LOGIC 0 45578 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA6_ipd ~extieee.std_logic_1164.STD_LOGIC 0 45579 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA6_dly ~extieee.std_logic_1164.STD_LOGIC 0 45580 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA5_ipd ~extieee.std_logic_1164.STD_LOGIC 0 45581 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA5_dly ~extieee.std_logic_1164.STD_LOGIC 0 45582 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA4_ipd ~extieee.std_logic_1164.STD_LOGIC 0 45583 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA4_dly ~extieee.std_logic_1164.STD_LOGIC 0 45584 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA3_ipd ~extieee.std_logic_1164.STD_LOGIC 0 45585 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA3_dly ~extieee.std_logic_1164.STD_LOGIC 0 45586 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA2_ipd ~extieee.std_logic_1164.STD_LOGIC 0 45587 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA2_dly ~extieee.std_logic_1164.STD_LOGIC 0 45588 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 45589 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA1_dly ~extieee.std_logic_1164.STD_LOGIC 0 45590 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DOA1_out ~extieee.std_logic_1164.STD_LOGIC 0 45591 (_architecture (_uni ((i 1))))))
		(_signal (_internal DOA0_out ~extieee.std_logic_1164.STD_LOGIC 0 45592 (_architecture (_uni ((i 1))))))
		(_signal (_internal CEA_ipd ~extieee.std_logic_1164.STD_LOGIC 0 45593 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CEA_dly ~extieee.std_logic_1164.STD_LOGIC 0 45594 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal OCEA_ipd ~extieee.std_logic_1164.STD_LOGIC 0 45595 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal OCEA_dly ~extieee.std_logic_1164.STD_LOGIC 0 45596 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLKA_ipd ~extieee.std_logic_1164.STD_LOGIC 0 45597 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLKA_dly ~extieee.std_logic_1164.STD_LOGIC 0 45598 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal CLKA_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 45600 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 45601 (_architecture (_uni ))))
		(_variable (_internal DOA1_zd ~extieee.std_logic_1164.STD_LOGIC 0 45682 (_process 0 ((i 1)))))
		(_variable (_internal DOA1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 45683 (_process 0 )))
		(_variable (_internal DOA0_zd ~extieee.std_logic_1164.STD_LOGIC 0 45684 (_process 0 ((i 1)))))
		(_variable (_internal DOA0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 45685 (_process 0 )))
		(_variable (_internal tviol_ADA12_CLKA ~extieee.std_logic_1164.X01 0 45687 (_process 0 ((i 2)))))
		(_variable (_internal ADA12_CLKA_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 45688 (_process 0 )))
		(_variable (_internal tviol_ADA11_CLKA ~extieee.std_logic_1164.X01 0 45689 (_process 0 ((i 2)))))
		(_variable (_internal ADA11_CLKA_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 45690 (_process 0 )))
		(_variable (_internal tviol_ADA10_CLKA ~extieee.std_logic_1164.X01 0 45691 (_process 0 ((i 2)))))
		(_variable (_internal ADA10_CLKA_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 45692 (_process 0 )))
		(_variable (_internal tviol_ADA9_CLKA ~extieee.std_logic_1164.X01 0 45693 (_process 0 ((i 2)))))
		(_variable (_internal ADA9_CLKA_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 45694 (_process 0 )))
		(_variable (_internal tviol_ADA8_CLKA ~extieee.std_logic_1164.X01 0 45695 (_process 0 ((i 2)))))
		(_variable (_internal ADA8_CLKA_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 45696 (_process 0 )))
		(_variable (_internal tviol_ADA7_CLKA ~extieee.std_logic_1164.X01 0 45697 (_process 0 ((i 2)))))
		(_variable (_internal ADA7_CLKA_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 45698 (_process 0 )))
		(_variable (_internal tviol_ADA6_CLKA ~extieee.std_logic_1164.X01 0 45699 (_process 0 ((i 2)))))
		(_variable (_internal ADA6_CLKA_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 45700 (_process 0 )))
		(_variable (_internal tviol_ADA5_CLKA ~extieee.std_logic_1164.X01 0 45701 (_process 0 ((i 2)))))
		(_variable (_internal ADA5_CLKA_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 45702 (_process 0 )))
		(_variable (_internal tviol_ADA4_CLKA ~extieee.std_logic_1164.X01 0 45703 (_process 0 ((i 2)))))
		(_variable (_internal ADA4_CLKA_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 45704 (_process 0 )))
		(_variable (_internal tviol_ADA3_CLKA ~extieee.std_logic_1164.X01 0 45705 (_process 0 ((i 2)))))
		(_variable (_internal ADA3_CLKA_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 45706 (_process 0 )))
		(_variable (_internal tviol_ADA2_CLKA ~extieee.std_logic_1164.X01 0 45707 (_process 0 ((i 2)))))
		(_variable (_internal ADA2_CLKA_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 45708 (_process 0 )))
		(_variable (_internal tviol_ADA1_CLKA ~extieee.std_logic_1164.X01 0 45709 (_process 0 ((i 2)))))
		(_variable (_internal ADA1_CLKA_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 45710 (_process 0 )))
		(_variable (_internal tviol_CEA_CLKA ~extieee.std_logic_1164.X01 0 45711 (_process 0 ((i 2)))))
		(_variable (_internal CEA_CLKA_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 45712 (_process 0 )))
		(_variable (_internal tviol_OCEA_CLKA ~extieee.std_logic_1164.X01 0 45713 (_process 0 ((i 2)))))
		(_variable (_internal OCEA_CLKA_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 45714 (_process 0 )))
		(_variable (_internal tviol_CLKA_CLKA ~extieee.std_logic_1164.X01 0 45715 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLKA ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 45716 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 30 0 45679 (_process (_simple)(_target(12)(13))(_sensitivity(18)(20)(22)(24)(26)(28)(30)(32)(34)(36)(38)(40)(41)(42)(44)(46)(48))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(826360897 50 )
		(1095453763 )
		(826360897 49 )
		(826360897 48 )
		(960578625 )
		(943801409 )
		(927024193 )
		(910246977 )
		(893469761 )
		(876692545 )
		(859915329 )
		(843138113 )
		(826360897 )
		(4277571 )
		(1095058255 )
		(826363716 )
		(809586500 )
	)
	(_model . Structure 31 -1
	)
)
V 000050 55 27606         1367697035539 Structure
(_unit VHDL (sp8kc0151 0 46016 (structure 0 46035 ))
	(_version v98)
	(_time 1367697035540 2013.05.04 12:50:35)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 1919481f104b450f4d1a0a46481a181a1c1a181e1a)
	(_entity
		(_time 1367697035533)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.sp8kc
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 2013 (_entity -1 ((i 9)))))
				(_generic (_internal REGMODE ~extmachxo2.components.~STRING~15129 0 2014 (_entity -1 (_string \"NOREG"\))))
				(_generic (_internal CSDECODE ~extmachxo2.components.~STRING~15130 0 2015 (_entity -1 (_string \"0b000"\))))
				(_generic (_internal WRITEMODE ~extmachxo2.components.~STRING~15131 0 2016 (_entity -1 (_string \"NORMAL"\))))
				(_generic (_internal GSR ~extmachxo2.components.~STRING~15132 0 2017 (_entity -1 (_string \"ENABLED"\))))
				(_generic (_internal RESETMODE ~extmachxo2.components.~STRING~15133 0 2018 (_entity -1 (_string \"SYNC"\))))
				(_generic (_internal ASYNC_RESET_RELEASE ~extmachxo2.components.~STRING~15134 0 2019 (_entity -1 (_string \"SYNC"\))))
				(_generic (_internal INIT_DATA ~extmachxo2.components.~STRING~15135 0 2020 (_entity -1 (_string \"STATIC"\))))
				(_generic (_internal initval_00 ~extmachxo2.components.~STRING~15136 0 2021 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_01 ~extmachxo2.components.~STRING~15137 0 2022 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_02 ~extmachxo2.components.~STRING~15138 0 2023 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_03 ~extmachxo2.components.~STRING~15139 0 2024 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_04 ~extmachxo2.components.~STRING~15140 0 2025 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_05 ~extmachxo2.components.~STRING~15141 0 2026 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_06 ~extmachxo2.components.~STRING~15142 0 2027 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_07 ~extmachxo2.components.~STRING~15143 0 2028 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_08 ~extmachxo2.components.~STRING~15144 0 2029 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_09 ~extmachxo2.components.~STRING~15145 0 2030 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_0a ~extmachxo2.components.~STRING~15146 0 2031 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_0b ~extmachxo2.components.~STRING~15147 0 2032 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_0c ~extmachxo2.components.~STRING~15148 0 2033 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_0d ~extmachxo2.components.~STRING~15149 0 2034 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_0e ~extmachxo2.components.~STRING~15150 0 2035 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_0f ~extmachxo2.components.~STRING~15151 0 2036 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_10 ~extmachxo2.components.~STRING~15152 0 2037 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_11 ~extmachxo2.components.~STRING~15153 0 2038 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_12 ~extmachxo2.components.~STRING~15154 0 2039 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_13 ~extmachxo2.components.~STRING~15155 0 2040 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_14 ~extmachxo2.components.~STRING~15156 0 2041 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_15 ~extmachxo2.components.~STRING~15157 0 2042 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_16 ~extmachxo2.components.~STRING~15158 0 2043 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_17 ~extmachxo2.components.~STRING~15159 0 2044 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_18 ~extmachxo2.components.~STRING~15160 0 2045 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_19 ~extmachxo2.components.~STRING~15161 0 2046 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_1a ~extmachxo2.components.~STRING~15162 0 2047 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_1b ~extmachxo2.components.~STRING~15163 0 2048 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_1c ~extmachxo2.components.~STRING~15164 0 2049 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_1d ~extmachxo2.components.~STRING~15165 0 2050 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_1e ~extmachxo2.components.~STRING~15166 0 2051 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_1f ~extmachxo2.components.~STRING~15167 0 2052 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_port (_internal DI8 ~extieee.std_logic_1164.STD_LOGIC 0 2055 (_entity (_in ((i 1))))))
				(_port (_internal DI7 ~extieee.std_logic_1164.STD_LOGIC 0 2055 (_entity (_in ((i 1))))))
				(_port (_internal DI6 ~extieee.std_logic_1164.STD_LOGIC 0 2055 (_entity (_in ((i 1))))))
				(_port (_internal DI5 ~extieee.std_logic_1164.STD_LOGIC 0 2055 (_entity (_in ((i 1))))))
				(_port (_internal DI4 ~extieee.std_logic_1164.STD_LOGIC 0 2055 (_entity (_in ((i 1))))))
				(_port (_internal DI3 ~extieee.std_logic_1164.STD_LOGIC 0 2055 (_entity (_in ((i 1))))))
				(_port (_internal DI2 ~extieee.std_logic_1164.STD_LOGIC 0 2055 (_entity (_in ((i 1))))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 2055 (_entity (_in ((i 1))))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 2055 (_entity (_in ((i 1))))))
				(_port (_internal AD12 ~extieee.std_logic_1164.STD_LOGIC 0 2056 (_entity (_in ((i 1))))))
				(_port (_internal AD11 ~extieee.std_logic_1164.STD_LOGIC 0 2056 (_entity (_in ((i 1))))))
				(_port (_internal AD10 ~extieee.std_logic_1164.STD_LOGIC 0 2056 (_entity (_in ((i 1))))))
				(_port (_internal AD9 ~extieee.std_logic_1164.STD_LOGIC 0 2056 (_entity (_in ((i 1))))))
				(_port (_internal AD8 ~extieee.std_logic_1164.STD_LOGIC 0 2056 (_entity (_in ((i 1))))))
				(_port (_internal AD7 ~extieee.std_logic_1164.STD_LOGIC 0 2056 (_entity (_in ((i 1))))))
				(_port (_internal AD6 ~extieee.std_logic_1164.STD_LOGIC 0 2056 (_entity (_in ((i 1))))))
				(_port (_internal AD5 ~extieee.std_logic_1164.STD_LOGIC 0 2056 (_entity (_in ((i 1))))))
				(_port (_internal AD4 ~extieee.std_logic_1164.STD_LOGIC 0 2057 (_entity (_in ((i 1))))))
				(_port (_internal AD3 ~extieee.std_logic_1164.STD_LOGIC 0 2057 (_entity (_in ((i 1))))))
				(_port (_internal AD2 ~extieee.std_logic_1164.STD_LOGIC 0 2057 (_entity (_in ((i 1))))))
				(_port (_internal AD1 ~extieee.std_logic_1164.STD_LOGIC 0 2057 (_entity (_in ((i 1))))))
				(_port (_internal AD0 ~extieee.std_logic_1164.STD_LOGIC 0 2057 (_entity (_in ((i 1))))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 2058 (_entity (_in ((i 1))))))
				(_port (_internal OCE ~extieee.std_logic_1164.STD_LOGIC 0 2058 (_entity (_in ((i 1))))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2058 (_entity (_in ((i 1))))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 2058 (_entity (_in ((i 1))))))
				(_port (_internal CS2 ~extieee.std_logic_1164.STD_LOGIC 0 2058 (_entity (_in ((i 1))))))
				(_port (_internal CS1 ~extieee.std_logic_1164.STD_LOGIC 0 2058 (_entity (_in ((i 1))))))
				(_port (_internal CS0 ~extieee.std_logic_1164.STD_LOGIC 0 2058 (_entity (_in ((i 1))))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 2058 (_entity (_in ((i 1))))))
				(_port (_internal DO8 ~extieee.std_logic_1164.STD_LOGIC 0 2059 (_entity (_out ((i 1))))))
				(_port (_internal DO7 ~extieee.std_logic_1164.STD_LOGIC 0 2059 (_entity (_out ((i 1))))))
				(_port (_internal DO6 ~extieee.std_logic_1164.STD_LOGIC 0 2059 (_entity (_out ((i 1))))))
				(_port (_internal DO5 ~extieee.std_logic_1164.STD_LOGIC 0 2059 (_entity (_out ((i 1))))))
				(_port (_internal DO4 ~extieee.std_logic_1164.STD_LOGIC 0 2059 (_entity (_out ((i 1))))))
				(_port (_internal DO3 ~extieee.std_logic_1164.STD_LOGIC 0 2059 (_entity (_out ((i 1))))))
				(_port (_internal DO2 ~extieee.std_logic_1164.STD_LOGIC 0 2059 (_entity (_out ((i 1))))))
				(_port (_internal DO1 ~extieee.std_logic_1164.STD_LOGIC 0 2059 (_entity (_out ((i 1))))))
				(_port (_internal DO0 ~extieee.std_logic_1164.STD_LOGIC 0 2059 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 46037 (_component .machxo2.components.sp8kc )
		(_generic
			((DATA_WIDTH)((i 2)))
			((REGMODE)(_string \"NOREG"\))
			((CSDECODE)(_string \"0b000"\))
			((WRITEMODE)(_string \"NORMAL"\))
			((GSR)(_string \"DISABLED"\))
			((RESETMODE)(_string \"SYNC"\))
			((ASYNC_RESET_RELEASE)(_string \"SYNC"\))
			((INIT_DATA)(_string \"STATIC"\))
			((initval_00)(_string \"0x1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB"\))
			((initval_01)(_string \"0x1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB"\))
			((initval_02)(_string \"0x1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB"\))
			((initval_03)(_string \"0x1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB"\))
			((initval_04)(_string \"0x1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB"\))
			((initval_05)(_string \"0x1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB"\))
			((initval_06)(_string \"0x1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB"\))
			((initval_07)(_string \"0x1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB"\))
			((initval_08)(_string \"0x1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB"\))
			((initval_09)(_string \"0x1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB"\))
			((initval_0a)(_string \"0x1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB"\))
			((initval_0b)(_string \"0x1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB"\))
			((initval_0c)(_string \"0x1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB"\))
			((initval_0d)(_string \"0x1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB"\))
			((initval_0e)(_string \"0x1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB"\))
			((initval_0f)(_string \"0x1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB"\))
			((initval_10)(_string \"0x1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB"\))
			((initval_11)(_string \"0x1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB"\))
			((initval_12)(_string \"0x1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB"\))
			((initval_13)(_string \"0x1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB"\))
			((initval_14)(_string \"0x1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB"\))
			((initval_15)(_string \"0x1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB"\))
			((initval_16)(_string \"0x1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB"\))
			((initval_17)(_string \"0x1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB"\))
			((initval_18)(_string \"0x1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB"\))
			((initval_19)(_string \"0x1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB"\))
			((initval_1a)(_string \"0x1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB"\))
			((initval_1b)(_string \"0x1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB"\))
			((initval_1c)(_string \"0x1FCAB1FCAB0A8010A8010A8010A8010A8010A8010A8010A8011FCAB1FCAB1FCAB1FCAB1FCAB1FCAB"\))
			((initval_1d)(_string \"0x1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB"\))
			((initval_1e)(_string \"0x1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB"\))
			((initval_1f)(_string \"0x000000000000000000FE156FE156AA1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB"\))
		)
		(_port
			((DI8)(DI8))
			((DI7)(DI7))
			((DI6)(DI6))
			((DI5)(DI5))
			((DI4)(DI4))
			((DI3)(DI3))
			((DI2)(DI2))
			((DI1)(DI1))
			((DI0)(DI0))
			((AD12)(AD12))
			((AD11)(AD11))
			((AD10)(AD10))
			((AD9)(AD9))
			((AD8)(AD8))
			((AD7)(AD7))
			((AD6)(AD6))
			((AD5)(AD5))
			((AD4)(AD4))
			((AD3)(AD3))
			((AD2)(AD2))
			((AD1)(AD1))
			((AD0)(AD0))
			((CE)(CE))
			((OCE)(OCE))
			((CLK)(CLK))
			((WE)(WE))
			((CS2)(CS2))
			((CS1)(CS1))
			((CS0)(CS0))
			((RST)(RST))
			((DO8)(DO8))
			((DO7)(DO7))
			((DO6)(DO6))
			((DO5)(DO5))
			((DO4)(DO4))
			((DO3)(DO3))
			((DO2)(DO2))
			((DO1)(DO1))
			((DO0)(DO0))
		)
		(_use (_entity machxo2 sp8kc)
			(_generic
				((DATA_WIDTH)((i 2)))
				((REGMODE)(_string \"NOREG"\))
				((CSDECODE)(_string \"0b000"\))
				((WRITEMODE)(_string \"NORMAL"\))
				((GSR)(_string \"DISABLED"\))
				((RESETMODE)(_string \"SYNC"\))
				((ASYNC_RESET_RELEASE)(_string \"SYNC"\))
				((INIT_DATA)(_string \"STATIC"\))
				((initval_00)(_string \"0x1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB"\))
				((initval_01)(_string \"0x1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB"\))
				((initval_02)(_string \"0x1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB"\))
				((initval_03)(_string \"0x1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB"\))
				((initval_04)(_string \"0x1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB"\))
				((initval_05)(_string \"0x1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB"\))
				((initval_06)(_string \"0x1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB"\))
				((initval_07)(_string \"0x1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB"\))
				((initval_08)(_string \"0x1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB"\))
				((initval_09)(_string \"0x1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB"\))
				((initval_0a)(_string \"0x1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB"\))
				((initval_0b)(_string \"0x1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB"\))
				((initval_0c)(_string \"0x1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB"\))
				((initval_0d)(_string \"0x1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB"\))
				((initval_0e)(_string \"0x1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB"\))
				((initval_0f)(_string \"0x1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB"\))
				((initval_10)(_string \"0x1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB"\))
				((initval_11)(_string \"0x1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB"\))
				((initval_12)(_string \"0x1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB"\))
				((initval_13)(_string \"0x1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB"\))
				((initval_14)(_string \"0x1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB"\))
				((initval_15)(_string \"0x1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB"\))
				((initval_16)(_string \"0x1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB"\))
				((initval_17)(_string \"0x1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB"\))
				((initval_18)(_string \"0x1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB"\))
				((initval_19)(_string \"0x1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB"\))
				((initval_1a)(_string \"0x1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB"\))
				((initval_1b)(_string \"0x1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB"\))
				((initval_1c)(_string \"0x1FCAB1FCAB0A8010A8010A8010A8010A8010A8010A8010A8011FCAB1FCAB1FCAB1FCAB1FCAB1FCAB"\))
				((initval_1d)(_string \"0x1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB"\))
				((initval_1e)(_string \"0x1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB"\))
				((initval_1f)(_string \"0x000000000000000000FE156FE156AA1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB1FCAB"\))
			)
		)
	)
	(_object
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 46017 (_entity (_in ))))
		(_port (_internal OCE ~extieee.std_logic_1164.STD_LOGIC 0 46017 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 46017 (_entity (_in ))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 46018 (_entity (_in ))))
		(_port (_internal CS0 ~extieee.std_logic_1164.STD_LOGIC 0 46018 (_entity (_in ))))
		(_port (_internal CS1 ~extieee.std_logic_1164.STD_LOGIC 0 46018 (_entity (_in ))))
		(_port (_internal CS2 ~extieee.std_logic_1164.STD_LOGIC 0 46019 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 46019 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 46019 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 46020 (_entity (_in ))))
		(_port (_internal DI2 ~extieee.std_logic_1164.STD_LOGIC 0 46020 (_entity (_in ))))
		(_port (_internal DI3 ~extieee.std_logic_1164.STD_LOGIC 0 46020 (_entity (_in ))))
		(_port (_internal DI4 ~extieee.std_logic_1164.STD_LOGIC 0 46021 (_entity (_in ))))
		(_port (_internal DI5 ~extieee.std_logic_1164.STD_LOGIC 0 46021 (_entity (_in ))))
		(_port (_internal DI6 ~extieee.std_logic_1164.STD_LOGIC 0 46021 (_entity (_in ))))
		(_port (_internal DI7 ~extieee.std_logic_1164.STD_LOGIC 0 46022 (_entity (_in ))))
		(_port (_internal DI8 ~extieee.std_logic_1164.STD_LOGIC 0 46022 (_entity (_in ))))
		(_port (_internal AD0 ~extieee.std_logic_1164.STD_LOGIC 0 46022 (_entity (_in ))))
		(_port (_internal AD1 ~extieee.std_logic_1164.STD_LOGIC 0 46023 (_entity (_in ))))
		(_port (_internal AD2 ~extieee.std_logic_1164.STD_LOGIC 0 46023 (_entity (_in ))))
		(_port (_internal AD3 ~extieee.std_logic_1164.STD_LOGIC 0 46023 (_entity (_in ))))
		(_port (_internal AD4 ~extieee.std_logic_1164.STD_LOGIC 0 46024 (_entity (_in ))))
		(_port (_internal AD5 ~extieee.std_logic_1164.STD_LOGIC 0 46024 (_entity (_in ))))
		(_port (_internal AD6 ~extieee.std_logic_1164.STD_LOGIC 0 46024 (_entity (_in ))))
		(_port (_internal AD7 ~extieee.std_logic_1164.STD_LOGIC 0 46025 (_entity (_in ))))
		(_port (_internal AD8 ~extieee.std_logic_1164.STD_LOGIC 0 46025 (_entity (_in ))))
		(_port (_internal AD9 ~extieee.std_logic_1164.STD_LOGIC 0 46025 (_entity (_in ))))
		(_port (_internal AD10 ~extieee.std_logic_1164.STD_LOGIC 0 46026 (_entity (_in ))))
		(_port (_internal AD11 ~extieee.std_logic_1164.STD_LOGIC 0 46026 (_entity (_in ))))
		(_port (_internal AD12 ~extieee.std_logic_1164.STD_LOGIC 0 46026 (_entity (_in ))))
		(_port (_internal DO0 ~extieee.std_logic_1164.STD_LOGIC 0 46027 (_entity (_out ))))
		(_port (_internal DO1 ~extieee.std_logic_1164.STD_LOGIC 0 46027 (_entity (_out ))))
		(_port (_internal DO2 ~extieee.std_logic_1164.STD_LOGIC 0 46027 (_entity (_out ))))
		(_port (_internal DO3 ~extieee.std_logic_1164.STD_LOGIC 0 46028 (_entity (_out ))))
		(_port (_internal DO4 ~extieee.std_logic_1164.STD_LOGIC 0 46028 (_entity (_out ))))
		(_port (_internal DO5 ~extieee.std_logic_1164.STD_LOGIC 0 46028 (_entity (_out ))))
		(_port (_internal DO6 ~extieee.std_logic_1164.STD_LOGIC 0 46029 (_entity (_out ))))
		(_port (_internal DO7 ~extieee.std_logic_1164.STD_LOGIC 0 46029 (_entity (_out ))))
		(_port (_internal DO8 ~extieee.std_logic_1164.STD_LOGIC 0 46029 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~15129 (machxo2 components ~STRING~15129)))
		(_type (_external ~extmachxo2.components.~STRING~15130 (machxo2 components ~STRING~15130)))
		(_type (_external ~extmachxo2.components.~STRING~15131 (machxo2 components ~STRING~15131)))
		(_type (_external ~extmachxo2.components.~STRING~15132 (machxo2 components ~STRING~15132)))
		(_type (_external ~extmachxo2.components.~STRING~15133 (machxo2 components ~STRING~15133)))
		(_type (_external ~extmachxo2.components.~STRING~15134 (machxo2 components ~STRING~15134)))
		(_type (_external ~extmachxo2.components.~STRING~15135 (machxo2 components ~STRING~15135)))
		(_type (_external ~extmachxo2.components.~STRING~15136 (machxo2 components ~STRING~15136)))
		(_type (_external ~extmachxo2.components.~STRING~15137 (machxo2 components ~STRING~15137)))
		(_type (_external ~extmachxo2.components.~STRING~15138 (machxo2 components ~STRING~15138)))
		(_type (_external ~extmachxo2.components.~STRING~15139 (machxo2 components ~STRING~15139)))
		(_type (_external ~extmachxo2.components.~STRING~15140 (machxo2 components ~STRING~15140)))
		(_type (_external ~extmachxo2.components.~STRING~15141 (machxo2 components ~STRING~15141)))
		(_type (_external ~extmachxo2.components.~STRING~15142 (machxo2 components ~STRING~15142)))
		(_type (_external ~extmachxo2.components.~STRING~15143 (machxo2 components ~STRING~15143)))
		(_type (_external ~extmachxo2.components.~STRING~15144 (machxo2 components ~STRING~15144)))
		(_type (_external ~extmachxo2.components.~STRING~15145 (machxo2 components ~STRING~15145)))
		(_type (_external ~extmachxo2.components.~STRING~15146 (machxo2 components ~STRING~15146)))
		(_type (_external ~extmachxo2.components.~STRING~15147 (machxo2 components ~STRING~15147)))
		(_type (_external ~extmachxo2.components.~STRING~15148 (machxo2 components ~STRING~15148)))
		(_type (_external ~extmachxo2.components.~STRING~15149 (machxo2 components ~STRING~15149)))
		(_type (_external ~extmachxo2.components.~STRING~15150 (machxo2 components ~STRING~15150)))
		(_type (_external ~extmachxo2.components.~STRING~15151 (machxo2 components ~STRING~15151)))
		(_type (_external ~extmachxo2.components.~STRING~15152 (machxo2 components ~STRING~15152)))
		(_type (_external ~extmachxo2.components.~STRING~15153 (machxo2 components ~STRING~15153)))
		(_type (_external ~extmachxo2.components.~STRING~15154 (machxo2 components ~STRING~15154)))
		(_type (_external ~extmachxo2.components.~STRING~15155 (machxo2 components ~STRING~15155)))
		(_type (_external ~extmachxo2.components.~STRING~15156 (machxo2 components ~STRING~15156)))
		(_type (_external ~extmachxo2.components.~STRING~15157 (machxo2 components ~STRING~15157)))
		(_type (_external ~extmachxo2.components.~STRING~15158 (machxo2 components ~STRING~15158)))
		(_type (_external ~extmachxo2.components.~STRING~15159 (machxo2 components ~STRING~15159)))
		(_type (_external ~extmachxo2.components.~STRING~15160 (machxo2 components ~STRING~15160)))
		(_type (_external ~extmachxo2.components.~STRING~15161 (machxo2 components ~STRING~15161)))
		(_type (_external ~extmachxo2.components.~STRING~15162 (machxo2 components ~STRING~15162)))
		(_type (_external ~extmachxo2.components.~STRING~15163 (machxo2 components ~STRING~15163)))
		(_type (_external ~extmachxo2.components.~STRING~15164 (machxo2 components ~STRING~15164)))
		(_type (_external ~extmachxo2.components.~STRING~15165 (machxo2 components ~STRING~15165)))
		(_type (_external ~extmachxo2.components.~STRING~15166 (machxo2 components ~STRING~15166)))
		(_type (_external ~extmachxo2.components.~STRING~15167 (machxo2 components ~STRING~15167)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 29787         1367697035561 Structure
(_unit VHDL (drom_dout_81_0_2 0 46120 (structure 0 46203 ))
	(_version v98)
	(_time 1367697035562 2013.05.04 12:50:35)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 38396e3c326f3a2e6c3f6f3a2c623f3f3d3f3c3d6e3b30)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697035550)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(SP8KC0151
			(_object
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 46248 (_entity (_in ))))
				(_port (_internal OCE ~extieee.std_logic_1164.STD_LOGIC 0 46248 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 46248 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 46249 (_entity (_in ))))
				(_port (_internal CS0 ~extieee.std_logic_1164.STD_LOGIC 0 46249 (_entity (_in ))))
				(_port (_internal CS1 ~extieee.std_logic_1164.STD_LOGIC 0 46249 (_entity (_in ))))
				(_port (_internal CS2 ~extieee.std_logic_1164.STD_LOGIC 0 46250 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 46250 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 46250 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 46251 (_entity (_in ))))
				(_port (_internal DI2 ~extieee.std_logic_1164.STD_LOGIC 0 46251 (_entity (_in ))))
				(_port (_internal DI3 ~extieee.std_logic_1164.STD_LOGIC 0 46251 (_entity (_in ))))
				(_port (_internal DI4 ~extieee.std_logic_1164.STD_LOGIC 0 46252 (_entity (_in ))))
				(_port (_internal DI5 ~extieee.std_logic_1164.STD_LOGIC 0 46252 (_entity (_in ))))
				(_port (_internal DI6 ~extieee.std_logic_1164.STD_LOGIC 0 46252 (_entity (_in ))))
				(_port (_internal DI7 ~extieee.std_logic_1164.STD_LOGIC 0 46253 (_entity (_in ))))
				(_port (_internal DI8 ~extieee.std_logic_1164.STD_LOGIC 0 46253 (_entity (_in ))))
				(_port (_internal AD0 ~extieee.std_logic_1164.STD_LOGIC 0 46253 (_entity (_in ))))
				(_port (_internal AD1 ~extieee.std_logic_1164.STD_LOGIC 0 46254 (_entity (_in ))))
				(_port (_internal AD2 ~extieee.std_logic_1164.STD_LOGIC 0 46254 (_entity (_in ))))
				(_port (_internal AD3 ~extieee.std_logic_1164.STD_LOGIC 0 46254 (_entity (_in ))))
				(_port (_internal AD4 ~extieee.std_logic_1164.STD_LOGIC 0 46255 (_entity (_in ))))
				(_port (_internal AD5 ~extieee.std_logic_1164.STD_LOGIC 0 46255 (_entity (_in ))))
				(_port (_internal AD6 ~extieee.std_logic_1164.STD_LOGIC 0 46255 (_entity (_in ))))
				(_port (_internal AD7 ~extieee.std_logic_1164.STD_LOGIC 0 46256 (_entity (_in ))))
				(_port (_internal AD8 ~extieee.std_logic_1164.STD_LOGIC 0 46256 (_entity (_in ))))
				(_port (_internal AD9 ~extieee.std_logic_1164.STD_LOGIC 0 46256 (_entity (_in ))))
				(_port (_internal AD10 ~extieee.std_logic_1164.STD_LOGIC 0 46257 (_entity (_in ))))
				(_port (_internal AD11 ~extieee.std_logic_1164.STD_LOGIC 0 46257 (_entity (_in ))))
				(_port (_internal AD12 ~extieee.std_logic_1164.STD_LOGIC 0 46257 (_entity (_in ))))
				(_port (_internal DO0 ~extieee.std_logic_1164.STD_LOGIC 0 46258 (_entity (_out ))))
				(_port (_internal DO1 ~extieee.std_logic_1164.STD_LOGIC 0 46258 (_entity (_out ))))
				(_port (_internal DO2 ~extieee.std_logic_1164.STD_LOGIC 0 46258 (_entity (_out ))))
				(_port (_internal DO3 ~extieee.std_logic_1164.STD_LOGIC 0 46259 (_entity (_out ))))
				(_port (_internal DO4 ~extieee.std_logic_1164.STD_LOGIC 0 46259 (_entity (_out ))))
				(_port (_internal DO5 ~extieee.std_logic_1164.STD_LOGIC 0 46259 (_entity (_out ))))
				(_port (_internal DO6 ~extieee.std_logic_1164.STD_LOGIC 0 46260 (_entity (_out ))))
				(_port (_internal DO7 ~extieee.std_logic_1164.STD_LOGIC 0 46260 (_entity (_out ))))
				(_port (_internal DO8 ~extieee.std_logic_1164.STD_LOGIC 0 46260 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 46245 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 46245 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 46242 (_entity (_out ))))
			)
		)
	)
	(_instantiation dROM_DOUT_81_0_2_SP8KC 0 46263 (_component SP8KC0151 )
		(_port
			((CE)(CEA_dly))
			((OCE)(OCEA_dly))
			((CLK)(CLKA_NOTIN))
			((WE)(GNDI))
			((CS0)(GNDI))
			((CS1)(GNDI))
			((CS2)(GNDI))
			((RST)(GNDI))
			((DI0)(GNDI))
			((DI1)(GNDI))
			((DI2)(GNDI))
			((DI3)(GNDI))
			((DI4)(GNDI))
			((DI5)(GNDI))
			((DI6)(GNDI))
			((DI7)(GNDI))
			((DI8)(GNDI))
			((AD0)(GNDI))
			((AD1)(ADA1_dly))
			((AD2)(ADA2_dly))
			((AD3)(ADA3_dly))
			((AD4)(ADA4_dly))
			((AD5)(ADA5_dly))
			((AD6)(ADA6_dly))
			((AD7)(ADA7_dly))
			((AD8)(ADA8_dly))
			((AD9)(ADA9_dly))
			((AD10)(ADA10_dly))
			((AD11)(ADA11_dly))
			((AD12)(ADA12_dly))
			((DO0)(DOA0_out))
			((DO1)(DOA1_out))
			((DO2)(_open))
			((DO3)(_open))
			((DO4)(_open))
			((DO5)(_open))
			((DO6)(_open))
			((DO7)(_open))
			((DO8)(_open))
		)
		(_use (_entity . SP8KC0151)
		)
	)
	(_instantiation CLKA_INVERTERIN 0 46273 (_component inverter )
		(_port
			((I)(CLKA_dly))
			((Z)(CLKA_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 46275 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 46279 
		(_object
			(_process
				(line__46281(_architecture 0 0 46281 (_procedure_call (_simple)(_target(17))(_sensitivity(0)))))
				(line__46282(_architecture 1 0 46282 (_procedure_call (_simple)(_target(19))(_sensitivity(1)))))
				(line__46283(_architecture 2 0 46283 (_procedure_call (_simple)(_target(21))(_sensitivity(2)))))
				(line__46284(_architecture 3 0 46284 (_procedure_call (_simple)(_target(23))(_sensitivity(3)))))
				(line__46285(_architecture 4 0 46285 (_procedure_call (_simple)(_target(25))(_sensitivity(4)))))
				(line__46286(_architecture 5 0 46286 (_procedure_call (_simple)(_target(27))(_sensitivity(5)))))
				(line__46287(_architecture 6 0 46287 (_procedure_call (_simple)(_target(29))(_sensitivity(6)))))
				(line__46288(_architecture 7 0 46288 (_procedure_call (_simple)(_target(31))(_sensitivity(7)))))
				(line__46289(_architecture 8 0 46289 (_procedure_call (_simple)(_target(33))(_sensitivity(8)))))
				(line__46290(_architecture 9 0 46290 (_procedure_call (_simple)(_target(35))(_sensitivity(9)))))
				(line__46291(_architecture 10 0 46291 (_procedure_call (_simple)(_target(37))(_sensitivity(10)))))
				(line__46292(_architecture 11 0 46292 (_procedure_call (_simple)(_target(39))(_sensitivity(11)))))
				(line__46293(_architecture 12 0 46293 (_procedure_call (_simple)(_target(43))(_sensitivity(14)))))
				(line__46294(_architecture 13 0 46294 (_procedure_call (_simple)(_target(45))(_sensitivity(15)))))
				(line__46295(_architecture 14 0 46295 (_procedure_call (_simple)(_target(47))(_sensitivity(16)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 46299 
		(_object
			(_process
				(line__46301(_architecture 15 0 46301 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
				(line__46302(_architecture 16 0 46302 (_procedure_call (_simple)(_target(20))(_sensitivity(19)))))
				(line__46303(_architecture 17 0 46303 (_procedure_call (_simple)(_target(22))(_sensitivity(21)))))
				(line__46304(_architecture 18 0 46304 (_procedure_call (_simple)(_target(24))(_sensitivity(23)))))
				(line__46305(_architecture 19 0 46305 (_procedure_call (_simple)(_target(26))(_sensitivity(25)))))
				(line__46306(_architecture 20 0 46306 (_procedure_call (_simple)(_target(28))(_sensitivity(27)))))
				(line__46307(_architecture 21 0 46307 (_procedure_call (_simple)(_target(30))(_sensitivity(29)))))
				(line__46308(_architecture 22 0 46308 (_procedure_call (_simple)(_target(32))(_sensitivity(31)))))
				(line__46309(_architecture 23 0 46309 (_procedure_call (_simple)(_target(34))(_sensitivity(33)))))
				(line__46310(_architecture 24 0 46310 (_procedure_call (_simple)(_target(36))(_sensitivity(35)))))
				(line__46311(_architecture 25 0 46311 (_procedure_call (_simple)(_target(38))(_sensitivity(37)))))
				(line__46312(_architecture 26 0 46312 (_procedure_call (_simple)(_target(40))(_sensitivity(39)))))
				(line__46313(_architecture 27 0 46313 (_procedure_call (_simple)(_target(44))(_sensitivity(43)))))
				(line__46314(_architecture 28 0 46314 (_procedure_call (_simple)(_target(46))(_sensitivity(45)))))
				(line__46315(_architecture 29 0 46315 (_procedure_call (_simple)(_target(48))(_sensitivity(47)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 46123 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 46124 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 46125 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 46126 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 46126 (_entity (_string \"dROM_DOUT_81_0_2"\))))
		(_generic (_internal tipd_ADA12 ~extvital2000.VITAL_Timing.VitalDelayType01 0 46128 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_ADA11 ~extvital2000.VITAL_Timing.VitalDelayType01 0 46129 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_ADA10 ~extvital2000.VITAL_Timing.VitalDelayType01 0 46130 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_ADA9 ~extvital2000.VITAL_Timing.VitalDelayType01 0 46131 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_ADA8 ~extvital2000.VITAL_Timing.VitalDelayType01 0 46132 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_ADA7 ~extvital2000.VITAL_Timing.VitalDelayType01 0 46133 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_ADA6 ~extvital2000.VITAL_Timing.VitalDelayType01 0 46134 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_ADA5 ~extvital2000.VITAL_Timing.VitalDelayType01 0 46135 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_ADA4 ~extvital2000.VITAL_Timing.VitalDelayType01 0 46136 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_ADA3 ~extvital2000.VITAL_Timing.VitalDelayType01 0 46137 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_ADA2 ~extvital2000.VITAL_Timing.VitalDelayType01 0 46138 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_ADA1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 46139 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CEA ~extvital2000.VITAL_Timing.VitalDelayType01 0 46140 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_OCEA ~extvital2000.VITAL_Timing.VitalDelayType01 0 46141 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLKA ~extvital2000.VITAL_Timing.VitalDelayType01 0 46142 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLKA_DOA1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 46143 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLKA_DOA0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 46144 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLKA ~extvital2000.VITAL_Timing.VitalDelayType 0 46145 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLKA_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 46146 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLKA_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 46147 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLKA ~extvital2000.VITAL_Timing.VitalDelayType 0 46148 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_ADA12_CLKA ~extvital2000.VITAL_Timing.VitalDelayType 0 46149 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_ADA12_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 46150 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_ADA12_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 46151 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_ADA11_CLKA ~extvital2000.VITAL_Timing.VitalDelayType 0 46152 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_ADA11_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 46153 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_ADA11_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 46154 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_ADA10_CLKA ~extvital2000.VITAL_Timing.VitalDelayType 0 46155 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_ADA10_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 46156 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_ADA10_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 46157 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_ADA9_CLKA ~extvital2000.VITAL_Timing.VitalDelayType 0 46158 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_ADA9_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 46159 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_ADA9_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 46160 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_ADA8_CLKA ~extvital2000.VITAL_Timing.VitalDelayType 0 46161 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_ADA8_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 46162 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_ADA8_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 46163 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_ADA7_CLKA ~extvital2000.VITAL_Timing.VitalDelayType 0 46164 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_ADA7_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 46165 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_ADA7_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 46166 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_ADA6_CLKA ~extvital2000.VITAL_Timing.VitalDelayType 0 46167 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_ADA6_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 46168 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_ADA6_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 46169 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_ADA5_CLKA ~extvital2000.VITAL_Timing.VitalDelayType 0 46170 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_ADA5_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 46171 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_ADA5_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 46172 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_ADA4_CLKA ~extvital2000.VITAL_Timing.VitalDelayType 0 46173 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_ADA4_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 46174 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_ADA4_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 46175 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_ADA3_CLKA ~extvital2000.VITAL_Timing.VitalDelayType 0 46176 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_ADA3_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 46177 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_ADA3_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 46178 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_ADA2_CLKA ~extvital2000.VITAL_Timing.VitalDelayType 0 46179 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_ADA2_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 46180 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_ADA2_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 46181 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_ADA1_CLKA ~extvital2000.VITAL_Timing.VitalDelayType 0 46182 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_ADA1_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 46183 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_ADA1_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 46184 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CEA_CLKA ~extvital2000.VITAL_Timing.VitalDelayType 0 46185 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CEA_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 46186 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CEA_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 46187 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_OCEA_CLKA ~extvital2000.VITAL_Timing.VitalDelayType 0 46188 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_OCEA_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 46189 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_OCEA_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 46190 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal ADA12 ~extieee.std_logic_1164.STD_LOGIC 0 46192 (_entity (_in ))))
		(_port (_internal ADA11 ~extieee.std_logic_1164.STD_LOGIC 0 46192 (_entity (_in ))))
		(_port (_internal ADA10 ~extieee.std_logic_1164.STD_LOGIC 0 46192 (_entity (_in ))))
		(_port (_internal ADA9 ~extieee.std_logic_1164.STD_LOGIC 0 46193 (_entity (_in ))))
		(_port (_internal ADA8 ~extieee.std_logic_1164.STD_LOGIC 0 46193 (_entity (_in ))))
		(_port (_internal ADA7 ~extieee.std_logic_1164.STD_LOGIC 0 46193 (_entity (_in ))))
		(_port (_internal ADA6 ~extieee.std_logic_1164.STD_LOGIC 0 46194 (_entity (_in ))))
		(_port (_internal ADA5 ~extieee.std_logic_1164.STD_LOGIC 0 46194 (_entity (_in ))))
		(_port (_internal ADA4 ~extieee.std_logic_1164.STD_LOGIC 0 46194 (_entity (_in ))))
		(_port (_internal ADA3 ~extieee.std_logic_1164.STD_LOGIC 0 46195 (_entity (_in ))))
		(_port (_internal ADA2 ~extieee.std_logic_1164.STD_LOGIC 0 46195 (_entity (_in ))))
		(_port (_internal ADA1 ~extieee.std_logic_1164.STD_LOGIC 0 46195 (_entity (_in ))))
		(_port (_internal DOA1 ~extieee.std_logic_1164.STD_LOGIC 0 46196 (_entity (_out )(_param_out))))
		(_port (_internal DOA0 ~extieee.std_logic_1164.STD_LOGIC 0 46196 (_entity (_out )(_param_out))))
		(_port (_internal CEA ~extieee.std_logic_1164.STD_LOGIC 0 46196 (_entity (_in ))))
		(_port (_internal OCEA ~extieee.std_logic_1164.STD_LOGIC 0 46197 (_entity (_in ))))
		(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 46197 (_entity (_in ))))
		(_signal (_internal ADA12_ipd ~extieee.std_logic_1164.STD_LOGIC 0 46206 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA12_dly ~extieee.std_logic_1164.STD_LOGIC 0 46207 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA11_ipd ~extieee.std_logic_1164.STD_LOGIC 0 46208 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA11_dly ~extieee.std_logic_1164.STD_LOGIC 0 46209 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA10_ipd ~extieee.std_logic_1164.STD_LOGIC 0 46210 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA10_dly ~extieee.std_logic_1164.STD_LOGIC 0 46211 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA9_ipd ~extieee.std_logic_1164.STD_LOGIC 0 46212 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA9_dly ~extieee.std_logic_1164.STD_LOGIC 0 46213 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA8_ipd ~extieee.std_logic_1164.STD_LOGIC 0 46214 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA8_dly ~extieee.std_logic_1164.STD_LOGIC 0 46215 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA7_ipd ~extieee.std_logic_1164.STD_LOGIC 0 46216 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA7_dly ~extieee.std_logic_1164.STD_LOGIC 0 46217 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA6_ipd ~extieee.std_logic_1164.STD_LOGIC 0 46218 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA6_dly ~extieee.std_logic_1164.STD_LOGIC 0 46219 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA5_ipd ~extieee.std_logic_1164.STD_LOGIC 0 46220 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA5_dly ~extieee.std_logic_1164.STD_LOGIC 0 46221 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA4_ipd ~extieee.std_logic_1164.STD_LOGIC 0 46222 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA4_dly ~extieee.std_logic_1164.STD_LOGIC 0 46223 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA3_ipd ~extieee.std_logic_1164.STD_LOGIC 0 46224 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA3_dly ~extieee.std_logic_1164.STD_LOGIC 0 46225 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA2_ipd ~extieee.std_logic_1164.STD_LOGIC 0 46226 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA2_dly ~extieee.std_logic_1164.STD_LOGIC 0 46227 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 46228 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA1_dly ~extieee.std_logic_1164.STD_LOGIC 0 46229 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DOA1_out ~extieee.std_logic_1164.STD_LOGIC 0 46230 (_architecture (_uni ((i 1))))))
		(_signal (_internal DOA0_out ~extieee.std_logic_1164.STD_LOGIC 0 46231 (_architecture (_uni ((i 1))))))
		(_signal (_internal CEA_ipd ~extieee.std_logic_1164.STD_LOGIC 0 46232 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CEA_dly ~extieee.std_logic_1164.STD_LOGIC 0 46233 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal OCEA_ipd ~extieee.std_logic_1164.STD_LOGIC 0 46234 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal OCEA_dly ~extieee.std_logic_1164.STD_LOGIC 0 46235 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLKA_ipd ~extieee.std_logic_1164.STD_LOGIC 0 46236 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLKA_dly ~extieee.std_logic_1164.STD_LOGIC 0 46237 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal CLKA_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 46239 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 46240 (_architecture (_uni ))))
		(_variable (_internal DOA1_zd ~extieee.std_logic_1164.STD_LOGIC 0 46321 (_process 0 ((i 1)))))
		(_variable (_internal DOA1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 46322 (_process 0 )))
		(_variable (_internal DOA0_zd ~extieee.std_logic_1164.STD_LOGIC 0 46323 (_process 0 ((i 1)))))
		(_variable (_internal DOA0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 46324 (_process 0 )))
		(_variable (_internal tviol_ADA12_CLKA ~extieee.std_logic_1164.X01 0 46326 (_process 0 ((i 2)))))
		(_variable (_internal ADA12_CLKA_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 46327 (_process 0 )))
		(_variable (_internal tviol_ADA11_CLKA ~extieee.std_logic_1164.X01 0 46328 (_process 0 ((i 2)))))
		(_variable (_internal ADA11_CLKA_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 46329 (_process 0 )))
		(_variable (_internal tviol_ADA10_CLKA ~extieee.std_logic_1164.X01 0 46330 (_process 0 ((i 2)))))
		(_variable (_internal ADA10_CLKA_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 46331 (_process 0 )))
		(_variable (_internal tviol_ADA9_CLKA ~extieee.std_logic_1164.X01 0 46332 (_process 0 ((i 2)))))
		(_variable (_internal ADA9_CLKA_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 46333 (_process 0 )))
		(_variable (_internal tviol_ADA8_CLKA ~extieee.std_logic_1164.X01 0 46334 (_process 0 ((i 2)))))
		(_variable (_internal ADA8_CLKA_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 46335 (_process 0 )))
		(_variable (_internal tviol_ADA7_CLKA ~extieee.std_logic_1164.X01 0 46336 (_process 0 ((i 2)))))
		(_variable (_internal ADA7_CLKA_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 46337 (_process 0 )))
		(_variable (_internal tviol_ADA6_CLKA ~extieee.std_logic_1164.X01 0 46338 (_process 0 ((i 2)))))
		(_variable (_internal ADA6_CLKA_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 46339 (_process 0 )))
		(_variable (_internal tviol_ADA5_CLKA ~extieee.std_logic_1164.X01 0 46340 (_process 0 ((i 2)))))
		(_variable (_internal ADA5_CLKA_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 46341 (_process 0 )))
		(_variable (_internal tviol_ADA4_CLKA ~extieee.std_logic_1164.X01 0 46342 (_process 0 ((i 2)))))
		(_variable (_internal ADA4_CLKA_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 46343 (_process 0 )))
		(_variable (_internal tviol_ADA3_CLKA ~extieee.std_logic_1164.X01 0 46344 (_process 0 ((i 2)))))
		(_variable (_internal ADA3_CLKA_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 46345 (_process 0 )))
		(_variable (_internal tviol_ADA2_CLKA ~extieee.std_logic_1164.X01 0 46346 (_process 0 ((i 2)))))
		(_variable (_internal ADA2_CLKA_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 46347 (_process 0 )))
		(_variable (_internal tviol_ADA1_CLKA ~extieee.std_logic_1164.X01 0 46348 (_process 0 ((i 2)))))
		(_variable (_internal ADA1_CLKA_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 46349 (_process 0 )))
		(_variable (_internal tviol_CEA_CLKA ~extieee.std_logic_1164.X01 0 46350 (_process 0 ((i 2)))))
		(_variable (_internal CEA_CLKA_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 46351 (_process 0 )))
		(_variable (_internal tviol_OCEA_CLKA ~extieee.std_logic_1164.X01 0 46352 (_process 0 ((i 2)))))
		(_variable (_internal OCEA_CLKA_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 46353 (_process 0 )))
		(_variable (_internal tviol_CLKA_CLKA ~extieee.std_logic_1164.X01 0 46354 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLKA ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 46355 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 30 0 46318 (_process (_simple)(_target(12)(13))(_sensitivity(18)(20)(22)(24)(26)(28)(30)(32)(34)(36)(38)(40)(41)(42)(44)(46)(48))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(826360897 50 )
		(1095453763 )
		(826360897 49 )
		(826360897 48 )
		(960578625 )
		(943801409 )
		(927024193 )
		(910246977 )
		(893469761 )
		(876692545 )
		(859915329 )
		(843138113 )
		(826360897 )
		(4277571 )
		(1095058255 )
		(826363716 )
		(809586500 )
	)
	(_model . Structure 31 -1
	)
)
V 000050 55 27606         1367697035583 Structure
(_unit VHDL (sp8kc0152 0 46655 (structure 0 46674 ))
	(_version v98)
	(_time 1367697035584 2013.05.04 12:50:35)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 4848194b401a145e1c4b5b17194b494b4d4b4a4f4b)
	(_entity
		(_time 1367697035574)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.sp8kc
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 2013 (_entity -1 ((i 9)))))
				(_generic (_internal REGMODE ~extmachxo2.components.~STRING~15129 0 2014 (_entity -1 (_string \"NOREG"\))))
				(_generic (_internal CSDECODE ~extmachxo2.components.~STRING~15130 0 2015 (_entity -1 (_string \"0b000"\))))
				(_generic (_internal WRITEMODE ~extmachxo2.components.~STRING~15131 0 2016 (_entity -1 (_string \"NORMAL"\))))
				(_generic (_internal GSR ~extmachxo2.components.~STRING~15132 0 2017 (_entity -1 (_string \"ENABLED"\))))
				(_generic (_internal RESETMODE ~extmachxo2.components.~STRING~15133 0 2018 (_entity -1 (_string \"SYNC"\))))
				(_generic (_internal ASYNC_RESET_RELEASE ~extmachxo2.components.~STRING~15134 0 2019 (_entity -1 (_string \"SYNC"\))))
				(_generic (_internal INIT_DATA ~extmachxo2.components.~STRING~15135 0 2020 (_entity -1 (_string \"STATIC"\))))
				(_generic (_internal initval_00 ~extmachxo2.components.~STRING~15136 0 2021 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_01 ~extmachxo2.components.~STRING~15137 0 2022 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_02 ~extmachxo2.components.~STRING~15138 0 2023 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_03 ~extmachxo2.components.~STRING~15139 0 2024 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_04 ~extmachxo2.components.~STRING~15140 0 2025 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_05 ~extmachxo2.components.~STRING~15141 0 2026 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_06 ~extmachxo2.components.~STRING~15142 0 2027 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_07 ~extmachxo2.components.~STRING~15143 0 2028 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_08 ~extmachxo2.components.~STRING~15144 0 2029 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_09 ~extmachxo2.components.~STRING~15145 0 2030 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_0a ~extmachxo2.components.~STRING~15146 0 2031 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_0b ~extmachxo2.components.~STRING~15147 0 2032 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_0c ~extmachxo2.components.~STRING~15148 0 2033 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_0d ~extmachxo2.components.~STRING~15149 0 2034 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_0e ~extmachxo2.components.~STRING~15150 0 2035 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_0f ~extmachxo2.components.~STRING~15151 0 2036 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_10 ~extmachxo2.components.~STRING~15152 0 2037 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_11 ~extmachxo2.components.~STRING~15153 0 2038 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_12 ~extmachxo2.components.~STRING~15154 0 2039 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_13 ~extmachxo2.components.~STRING~15155 0 2040 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_14 ~extmachxo2.components.~STRING~15156 0 2041 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_15 ~extmachxo2.components.~STRING~15157 0 2042 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_16 ~extmachxo2.components.~STRING~15158 0 2043 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_17 ~extmachxo2.components.~STRING~15159 0 2044 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_18 ~extmachxo2.components.~STRING~15160 0 2045 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_19 ~extmachxo2.components.~STRING~15161 0 2046 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_1a ~extmachxo2.components.~STRING~15162 0 2047 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_1b ~extmachxo2.components.~STRING~15163 0 2048 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_1c ~extmachxo2.components.~STRING~15164 0 2049 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_1d ~extmachxo2.components.~STRING~15165 0 2050 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_1e ~extmachxo2.components.~STRING~15166 0 2051 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_1f ~extmachxo2.components.~STRING~15167 0 2052 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_port (_internal DI8 ~extieee.std_logic_1164.STD_LOGIC 0 2055 (_entity (_in ((i 1))))))
				(_port (_internal DI7 ~extieee.std_logic_1164.STD_LOGIC 0 2055 (_entity (_in ((i 1))))))
				(_port (_internal DI6 ~extieee.std_logic_1164.STD_LOGIC 0 2055 (_entity (_in ((i 1))))))
				(_port (_internal DI5 ~extieee.std_logic_1164.STD_LOGIC 0 2055 (_entity (_in ((i 1))))))
				(_port (_internal DI4 ~extieee.std_logic_1164.STD_LOGIC 0 2055 (_entity (_in ((i 1))))))
				(_port (_internal DI3 ~extieee.std_logic_1164.STD_LOGIC 0 2055 (_entity (_in ((i 1))))))
				(_port (_internal DI2 ~extieee.std_logic_1164.STD_LOGIC 0 2055 (_entity (_in ((i 1))))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 2055 (_entity (_in ((i 1))))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 2055 (_entity (_in ((i 1))))))
				(_port (_internal AD12 ~extieee.std_logic_1164.STD_LOGIC 0 2056 (_entity (_in ((i 1))))))
				(_port (_internal AD11 ~extieee.std_logic_1164.STD_LOGIC 0 2056 (_entity (_in ((i 1))))))
				(_port (_internal AD10 ~extieee.std_logic_1164.STD_LOGIC 0 2056 (_entity (_in ((i 1))))))
				(_port (_internal AD9 ~extieee.std_logic_1164.STD_LOGIC 0 2056 (_entity (_in ((i 1))))))
				(_port (_internal AD8 ~extieee.std_logic_1164.STD_LOGIC 0 2056 (_entity (_in ((i 1))))))
				(_port (_internal AD7 ~extieee.std_logic_1164.STD_LOGIC 0 2056 (_entity (_in ((i 1))))))
				(_port (_internal AD6 ~extieee.std_logic_1164.STD_LOGIC 0 2056 (_entity (_in ((i 1))))))
				(_port (_internal AD5 ~extieee.std_logic_1164.STD_LOGIC 0 2056 (_entity (_in ((i 1))))))
				(_port (_internal AD4 ~extieee.std_logic_1164.STD_LOGIC 0 2057 (_entity (_in ((i 1))))))
				(_port (_internal AD3 ~extieee.std_logic_1164.STD_LOGIC 0 2057 (_entity (_in ((i 1))))))
				(_port (_internal AD2 ~extieee.std_logic_1164.STD_LOGIC 0 2057 (_entity (_in ((i 1))))))
				(_port (_internal AD1 ~extieee.std_logic_1164.STD_LOGIC 0 2057 (_entity (_in ((i 1))))))
				(_port (_internal AD0 ~extieee.std_logic_1164.STD_LOGIC 0 2057 (_entity (_in ((i 1))))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 2058 (_entity (_in ((i 1))))))
				(_port (_internal OCE ~extieee.std_logic_1164.STD_LOGIC 0 2058 (_entity (_in ((i 1))))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2058 (_entity (_in ((i 1))))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 2058 (_entity (_in ((i 1))))))
				(_port (_internal CS2 ~extieee.std_logic_1164.STD_LOGIC 0 2058 (_entity (_in ((i 1))))))
				(_port (_internal CS1 ~extieee.std_logic_1164.STD_LOGIC 0 2058 (_entity (_in ((i 1))))))
				(_port (_internal CS0 ~extieee.std_logic_1164.STD_LOGIC 0 2058 (_entity (_in ((i 1))))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 2058 (_entity (_in ((i 1))))))
				(_port (_internal DO8 ~extieee.std_logic_1164.STD_LOGIC 0 2059 (_entity (_out ((i 1))))))
				(_port (_internal DO7 ~extieee.std_logic_1164.STD_LOGIC 0 2059 (_entity (_out ((i 1))))))
				(_port (_internal DO6 ~extieee.std_logic_1164.STD_LOGIC 0 2059 (_entity (_out ((i 1))))))
				(_port (_internal DO5 ~extieee.std_logic_1164.STD_LOGIC 0 2059 (_entity (_out ((i 1))))))
				(_port (_internal DO4 ~extieee.std_logic_1164.STD_LOGIC 0 2059 (_entity (_out ((i 1))))))
				(_port (_internal DO3 ~extieee.std_logic_1164.STD_LOGIC 0 2059 (_entity (_out ((i 1))))))
				(_port (_internal DO2 ~extieee.std_logic_1164.STD_LOGIC 0 2059 (_entity (_out ((i 1))))))
				(_port (_internal DO1 ~extieee.std_logic_1164.STD_LOGIC 0 2059 (_entity (_out ((i 1))))))
				(_port (_internal DO0 ~extieee.std_logic_1164.STD_LOGIC 0 2059 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 46676 (_component .machxo2.components.sp8kc )
		(_generic
			((DATA_WIDTH)((i 2)))
			((REGMODE)(_string \"NOREG"\))
			((CSDECODE)(_string \"0b000"\))
			((WRITEMODE)(_string \"NORMAL"\))
			((GSR)(_string \"DISABLED"\))
			((RESETMODE)(_string \"SYNC"\))
			((ASYNC_RESET_RELEASE)(_string \"SYNC"\))
			((INIT_DATA)(_string \"STATIC"\))
			((initval_00)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((initval_01)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((initval_02)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((initval_03)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((initval_04)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((initval_05)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((initval_06)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((initval_07)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((initval_08)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((initval_09)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((initval_0a)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((initval_0b)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((initval_0c)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((initval_0d)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((initval_0e)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((initval_0f)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((initval_10)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((initval_11)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((initval_12)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((initval_13)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((initval_14)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((initval_15)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((initval_16)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((initval_17)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((initval_18)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((initval_19)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((initval_1a)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((initval_1b)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((initval_1c)(_string \"0x154AA154AA154AA154AA154AA154AA00000000000000000000000000000000000000000000000000"\))
			((initval_1d)(_string \"0x1FEFF1FEFF154AA154AA154AA154AA00000000000000000000154AA154AA154AA154AA154AA154AA"\))
			((initval_1e)(_string \"0x154AA154AA1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF154AA154AA154AA154AA1FEFF1FEFF"\))
			((initval_1f)(_string \"0x00000000000000000000000000000000000000000000000000154AA154AA154AA154AA154AA154AA"\))
		)
		(_port
			((DI8)(DI8))
			((DI7)(DI7))
			((DI6)(DI6))
			((DI5)(DI5))
			((DI4)(DI4))
			((DI3)(DI3))
			((DI2)(DI2))
			((DI1)(DI1))
			((DI0)(DI0))
			((AD12)(AD12))
			((AD11)(AD11))
			((AD10)(AD10))
			((AD9)(AD9))
			((AD8)(AD8))
			((AD7)(AD7))
			((AD6)(AD6))
			((AD5)(AD5))
			((AD4)(AD4))
			((AD3)(AD3))
			((AD2)(AD2))
			((AD1)(AD1))
			((AD0)(AD0))
			((CE)(CE))
			((OCE)(OCE))
			((CLK)(CLK))
			((WE)(WE))
			((CS2)(CS2))
			((CS1)(CS1))
			((CS0)(CS0))
			((RST)(RST))
			((DO8)(DO8))
			((DO7)(DO7))
			((DO6)(DO6))
			((DO5)(DO5))
			((DO4)(DO4))
			((DO3)(DO3))
			((DO2)(DO2))
			((DO1)(DO1))
			((DO0)(DO0))
		)
		(_use (_entity machxo2 sp8kc)
			(_generic
				((DATA_WIDTH)((i 2)))
				((REGMODE)(_string \"NOREG"\))
				((CSDECODE)(_string \"0b000"\))
				((WRITEMODE)(_string \"NORMAL"\))
				((GSR)(_string \"DISABLED"\))
				((RESETMODE)(_string \"SYNC"\))
				((ASYNC_RESET_RELEASE)(_string \"SYNC"\))
				((INIT_DATA)(_string \"STATIC"\))
				((initval_00)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((initval_01)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((initval_02)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((initval_03)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((initval_04)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((initval_05)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((initval_06)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((initval_07)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((initval_08)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((initval_09)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((initval_0a)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((initval_0b)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((initval_0c)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((initval_0d)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((initval_0e)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((initval_0f)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((initval_10)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((initval_11)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((initval_12)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((initval_13)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((initval_14)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((initval_15)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((initval_16)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((initval_17)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((initval_18)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((initval_19)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((initval_1a)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((initval_1b)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((initval_1c)(_string \"0x154AA154AA154AA154AA154AA154AA00000000000000000000000000000000000000000000000000"\))
				((initval_1d)(_string \"0x1FEFF1FEFF154AA154AA154AA154AA00000000000000000000154AA154AA154AA154AA154AA154AA"\))
				((initval_1e)(_string \"0x154AA154AA1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF154AA154AA154AA154AA1FEFF1FEFF"\))
				((initval_1f)(_string \"0x00000000000000000000000000000000000000000000000000154AA154AA154AA154AA154AA154AA"\))
			)
		)
	)
	(_object
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 46656 (_entity (_in ))))
		(_port (_internal OCE ~extieee.std_logic_1164.STD_LOGIC 0 46656 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 46656 (_entity (_in ))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 46657 (_entity (_in ))))
		(_port (_internal CS0 ~extieee.std_logic_1164.STD_LOGIC 0 46657 (_entity (_in ))))
		(_port (_internal CS1 ~extieee.std_logic_1164.STD_LOGIC 0 46657 (_entity (_in ))))
		(_port (_internal CS2 ~extieee.std_logic_1164.STD_LOGIC 0 46658 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 46658 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 46658 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 46659 (_entity (_in ))))
		(_port (_internal DI2 ~extieee.std_logic_1164.STD_LOGIC 0 46659 (_entity (_in ))))
		(_port (_internal DI3 ~extieee.std_logic_1164.STD_LOGIC 0 46659 (_entity (_in ))))
		(_port (_internal DI4 ~extieee.std_logic_1164.STD_LOGIC 0 46660 (_entity (_in ))))
		(_port (_internal DI5 ~extieee.std_logic_1164.STD_LOGIC 0 46660 (_entity (_in ))))
		(_port (_internal DI6 ~extieee.std_logic_1164.STD_LOGIC 0 46660 (_entity (_in ))))
		(_port (_internal DI7 ~extieee.std_logic_1164.STD_LOGIC 0 46661 (_entity (_in ))))
		(_port (_internal DI8 ~extieee.std_logic_1164.STD_LOGIC 0 46661 (_entity (_in ))))
		(_port (_internal AD0 ~extieee.std_logic_1164.STD_LOGIC 0 46661 (_entity (_in ))))
		(_port (_internal AD1 ~extieee.std_logic_1164.STD_LOGIC 0 46662 (_entity (_in ))))
		(_port (_internal AD2 ~extieee.std_logic_1164.STD_LOGIC 0 46662 (_entity (_in ))))
		(_port (_internal AD3 ~extieee.std_logic_1164.STD_LOGIC 0 46662 (_entity (_in ))))
		(_port (_internal AD4 ~extieee.std_logic_1164.STD_LOGIC 0 46663 (_entity (_in ))))
		(_port (_internal AD5 ~extieee.std_logic_1164.STD_LOGIC 0 46663 (_entity (_in ))))
		(_port (_internal AD6 ~extieee.std_logic_1164.STD_LOGIC 0 46663 (_entity (_in ))))
		(_port (_internal AD7 ~extieee.std_logic_1164.STD_LOGIC 0 46664 (_entity (_in ))))
		(_port (_internal AD8 ~extieee.std_logic_1164.STD_LOGIC 0 46664 (_entity (_in ))))
		(_port (_internal AD9 ~extieee.std_logic_1164.STD_LOGIC 0 46664 (_entity (_in ))))
		(_port (_internal AD10 ~extieee.std_logic_1164.STD_LOGIC 0 46665 (_entity (_in ))))
		(_port (_internal AD11 ~extieee.std_logic_1164.STD_LOGIC 0 46665 (_entity (_in ))))
		(_port (_internal AD12 ~extieee.std_logic_1164.STD_LOGIC 0 46665 (_entity (_in ))))
		(_port (_internal DO0 ~extieee.std_logic_1164.STD_LOGIC 0 46666 (_entity (_out ))))
		(_port (_internal DO1 ~extieee.std_logic_1164.STD_LOGIC 0 46666 (_entity (_out ))))
		(_port (_internal DO2 ~extieee.std_logic_1164.STD_LOGIC 0 46666 (_entity (_out ))))
		(_port (_internal DO3 ~extieee.std_logic_1164.STD_LOGIC 0 46667 (_entity (_out ))))
		(_port (_internal DO4 ~extieee.std_logic_1164.STD_LOGIC 0 46667 (_entity (_out ))))
		(_port (_internal DO5 ~extieee.std_logic_1164.STD_LOGIC 0 46667 (_entity (_out ))))
		(_port (_internal DO6 ~extieee.std_logic_1164.STD_LOGIC 0 46668 (_entity (_out ))))
		(_port (_internal DO7 ~extieee.std_logic_1164.STD_LOGIC 0 46668 (_entity (_out ))))
		(_port (_internal DO8 ~extieee.std_logic_1164.STD_LOGIC 0 46668 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~15129 (machxo2 components ~STRING~15129)))
		(_type (_external ~extmachxo2.components.~STRING~15130 (machxo2 components ~STRING~15130)))
		(_type (_external ~extmachxo2.components.~STRING~15131 (machxo2 components ~STRING~15131)))
		(_type (_external ~extmachxo2.components.~STRING~15132 (machxo2 components ~STRING~15132)))
		(_type (_external ~extmachxo2.components.~STRING~15133 (machxo2 components ~STRING~15133)))
		(_type (_external ~extmachxo2.components.~STRING~15134 (machxo2 components ~STRING~15134)))
		(_type (_external ~extmachxo2.components.~STRING~15135 (machxo2 components ~STRING~15135)))
		(_type (_external ~extmachxo2.components.~STRING~15136 (machxo2 components ~STRING~15136)))
		(_type (_external ~extmachxo2.components.~STRING~15137 (machxo2 components ~STRING~15137)))
		(_type (_external ~extmachxo2.components.~STRING~15138 (machxo2 components ~STRING~15138)))
		(_type (_external ~extmachxo2.components.~STRING~15139 (machxo2 components ~STRING~15139)))
		(_type (_external ~extmachxo2.components.~STRING~15140 (machxo2 components ~STRING~15140)))
		(_type (_external ~extmachxo2.components.~STRING~15141 (machxo2 components ~STRING~15141)))
		(_type (_external ~extmachxo2.components.~STRING~15142 (machxo2 components ~STRING~15142)))
		(_type (_external ~extmachxo2.components.~STRING~15143 (machxo2 components ~STRING~15143)))
		(_type (_external ~extmachxo2.components.~STRING~15144 (machxo2 components ~STRING~15144)))
		(_type (_external ~extmachxo2.components.~STRING~15145 (machxo2 components ~STRING~15145)))
		(_type (_external ~extmachxo2.components.~STRING~15146 (machxo2 components ~STRING~15146)))
		(_type (_external ~extmachxo2.components.~STRING~15147 (machxo2 components ~STRING~15147)))
		(_type (_external ~extmachxo2.components.~STRING~15148 (machxo2 components ~STRING~15148)))
		(_type (_external ~extmachxo2.components.~STRING~15149 (machxo2 components ~STRING~15149)))
		(_type (_external ~extmachxo2.components.~STRING~15150 (machxo2 components ~STRING~15150)))
		(_type (_external ~extmachxo2.components.~STRING~15151 (machxo2 components ~STRING~15151)))
		(_type (_external ~extmachxo2.components.~STRING~15152 (machxo2 components ~STRING~15152)))
		(_type (_external ~extmachxo2.components.~STRING~15153 (machxo2 components ~STRING~15153)))
		(_type (_external ~extmachxo2.components.~STRING~15154 (machxo2 components ~STRING~15154)))
		(_type (_external ~extmachxo2.components.~STRING~15155 (machxo2 components ~STRING~15155)))
		(_type (_external ~extmachxo2.components.~STRING~15156 (machxo2 components ~STRING~15156)))
		(_type (_external ~extmachxo2.components.~STRING~15157 (machxo2 components ~STRING~15157)))
		(_type (_external ~extmachxo2.components.~STRING~15158 (machxo2 components ~STRING~15158)))
		(_type (_external ~extmachxo2.components.~STRING~15159 (machxo2 components ~STRING~15159)))
		(_type (_external ~extmachxo2.components.~STRING~15160 (machxo2 components ~STRING~15160)))
		(_type (_external ~extmachxo2.components.~STRING~15161 (machxo2 components ~STRING~15161)))
		(_type (_external ~extmachxo2.components.~STRING~15162 (machxo2 components ~STRING~15162)))
		(_type (_external ~extmachxo2.components.~STRING~15163 (machxo2 components ~STRING~15163)))
		(_type (_external ~extmachxo2.components.~STRING~15164 (machxo2 components ~STRING~15164)))
		(_type (_external ~extmachxo2.components.~STRING~15165 (machxo2 components ~STRING~15165)))
		(_type (_external ~extmachxo2.components.~STRING~15166 (machxo2 components ~STRING~15166)))
		(_type (_external ~extmachxo2.components.~STRING~15167 (machxo2 components ~STRING~15167)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 29787         1367697035604 Structure
(_unit VHDL (drom_dout_81_0_3 0 46759 (structure 0 46842 ))
	(_version v98)
	(_time 1367697035605 2013.05.04 12:50:35)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 58590e5a520f5a4e0c5f0f5a4c025f5f5d5f5c5d0e5b50)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697035590)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(SP8KC0152
			(_object
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 46887 (_entity (_in ))))
				(_port (_internal OCE ~extieee.std_logic_1164.STD_LOGIC 0 46887 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 46887 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 46888 (_entity (_in ))))
				(_port (_internal CS0 ~extieee.std_logic_1164.STD_LOGIC 0 46888 (_entity (_in ))))
				(_port (_internal CS1 ~extieee.std_logic_1164.STD_LOGIC 0 46888 (_entity (_in ))))
				(_port (_internal CS2 ~extieee.std_logic_1164.STD_LOGIC 0 46889 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 46889 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 46889 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 46890 (_entity (_in ))))
				(_port (_internal DI2 ~extieee.std_logic_1164.STD_LOGIC 0 46890 (_entity (_in ))))
				(_port (_internal DI3 ~extieee.std_logic_1164.STD_LOGIC 0 46890 (_entity (_in ))))
				(_port (_internal DI4 ~extieee.std_logic_1164.STD_LOGIC 0 46891 (_entity (_in ))))
				(_port (_internal DI5 ~extieee.std_logic_1164.STD_LOGIC 0 46891 (_entity (_in ))))
				(_port (_internal DI6 ~extieee.std_logic_1164.STD_LOGIC 0 46891 (_entity (_in ))))
				(_port (_internal DI7 ~extieee.std_logic_1164.STD_LOGIC 0 46892 (_entity (_in ))))
				(_port (_internal DI8 ~extieee.std_logic_1164.STD_LOGIC 0 46892 (_entity (_in ))))
				(_port (_internal AD0 ~extieee.std_logic_1164.STD_LOGIC 0 46892 (_entity (_in ))))
				(_port (_internal AD1 ~extieee.std_logic_1164.STD_LOGIC 0 46893 (_entity (_in ))))
				(_port (_internal AD2 ~extieee.std_logic_1164.STD_LOGIC 0 46893 (_entity (_in ))))
				(_port (_internal AD3 ~extieee.std_logic_1164.STD_LOGIC 0 46893 (_entity (_in ))))
				(_port (_internal AD4 ~extieee.std_logic_1164.STD_LOGIC 0 46894 (_entity (_in ))))
				(_port (_internal AD5 ~extieee.std_logic_1164.STD_LOGIC 0 46894 (_entity (_in ))))
				(_port (_internal AD6 ~extieee.std_logic_1164.STD_LOGIC 0 46894 (_entity (_in ))))
				(_port (_internal AD7 ~extieee.std_logic_1164.STD_LOGIC 0 46895 (_entity (_in ))))
				(_port (_internal AD8 ~extieee.std_logic_1164.STD_LOGIC 0 46895 (_entity (_in ))))
				(_port (_internal AD9 ~extieee.std_logic_1164.STD_LOGIC 0 46895 (_entity (_in ))))
				(_port (_internal AD10 ~extieee.std_logic_1164.STD_LOGIC 0 46896 (_entity (_in ))))
				(_port (_internal AD11 ~extieee.std_logic_1164.STD_LOGIC 0 46896 (_entity (_in ))))
				(_port (_internal AD12 ~extieee.std_logic_1164.STD_LOGIC 0 46896 (_entity (_in ))))
				(_port (_internal DO0 ~extieee.std_logic_1164.STD_LOGIC 0 46897 (_entity (_out ))))
				(_port (_internal DO1 ~extieee.std_logic_1164.STD_LOGIC 0 46897 (_entity (_out ))))
				(_port (_internal DO2 ~extieee.std_logic_1164.STD_LOGIC 0 46897 (_entity (_out ))))
				(_port (_internal DO3 ~extieee.std_logic_1164.STD_LOGIC 0 46898 (_entity (_out ))))
				(_port (_internal DO4 ~extieee.std_logic_1164.STD_LOGIC 0 46898 (_entity (_out ))))
				(_port (_internal DO5 ~extieee.std_logic_1164.STD_LOGIC 0 46898 (_entity (_out ))))
				(_port (_internal DO6 ~extieee.std_logic_1164.STD_LOGIC 0 46899 (_entity (_out ))))
				(_port (_internal DO7 ~extieee.std_logic_1164.STD_LOGIC 0 46899 (_entity (_out ))))
				(_port (_internal DO8 ~extieee.std_logic_1164.STD_LOGIC 0 46899 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 46884 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 46884 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 46881 (_entity (_out ))))
			)
		)
	)
	(_instantiation dROM_DOUT_81_0_3_SP8KC 0 46902 (_component SP8KC0152 )
		(_port
			((CE)(CEA_dly))
			((OCE)(OCEA_dly))
			((CLK)(CLKA_NOTIN))
			((WE)(GNDI))
			((CS0)(GNDI))
			((CS1)(GNDI))
			((CS2)(GNDI))
			((RST)(GNDI))
			((DI0)(GNDI))
			((DI1)(GNDI))
			((DI2)(GNDI))
			((DI3)(GNDI))
			((DI4)(GNDI))
			((DI5)(GNDI))
			((DI6)(GNDI))
			((DI7)(GNDI))
			((DI8)(GNDI))
			((AD0)(GNDI))
			((AD1)(ADA1_dly))
			((AD2)(ADA2_dly))
			((AD3)(ADA3_dly))
			((AD4)(ADA4_dly))
			((AD5)(ADA5_dly))
			((AD6)(ADA6_dly))
			((AD7)(ADA7_dly))
			((AD8)(ADA8_dly))
			((AD9)(ADA9_dly))
			((AD10)(ADA10_dly))
			((AD11)(ADA11_dly))
			((AD12)(ADA12_dly))
			((DO0)(DOA0_out))
			((DO1)(DOA1_out))
			((DO2)(_open))
			((DO3)(_open))
			((DO4)(_open))
			((DO5)(_open))
			((DO6)(_open))
			((DO7)(_open))
			((DO8)(_open))
		)
		(_use (_entity . SP8KC0152)
		)
	)
	(_instantiation CLKA_INVERTERIN 0 46912 (_component inverter )
		(_port
			((I)(CLKA_dly))
			((Z)(CLKA_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 46914 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 46918 
		(_object
			(_process
				(line__46920(_architecture 0 0 46920 (_procedure_call (_simple)(_target(17))(_sensitivity(0)))))
				(line__46921(_architecture 1 0 46921 (_procedure_call (_simple)(_target(19))(_sensitivity(1)))))
				(line__46922(_architecture 2 0 46922 (_procedure_call (_simple)(_target(21))(_sensitivity(2)))))
				(line__46923(_architecture 3 0 46923 (_procedure_call (_simple)(_target(23))(_sensitivity(3)))))
				(line__46924(_architecture 4 0 46924 (_procedure_call (_simple)(_target(25))(_sensitivity(4)))))
				(line__46925(_architecture 5 0 46925 (_procedure_call (_simple)(_target(27))(_sensitivity(5)))))
				(line__46926(_architecture 6 0 46926 (_procedure_call (_simple)(_target(29))(_sensitivity(6)))))
				(line__46927(_architecture 7 0 46927 (_procedure_call (_simple)(_target(31))(_sensitivity(7)))))
				(line__46928(_architecture 8 0 46928 (_procedure_call (_simple)(_target(33))(_sensitivity(8)))))
				(line__46929(_architecture 9 0 46929 (_procedure_call (_simple)(_target(35))(_sensitivity(9)))))
				(line__46930(_architecture 10 0 46930 (_procedure_call (_simple)(_target(37))(_sensitivity(10)))))
				(line__46931(_architecture 11 0 46931 (_procedure_call (_simple)(_target(39))(_sensitivity(11)))))
				(line__46932(_architecture 12 0 46932 (_procedure_call (_simple)(_target(43))(_sensitivity(14)))))
				(line__46933(_architecture 13 0 46933 (_procedure_call (_simple)(_target(45))(_sensitivity(15)))))
				(line__46934(_architecture 14 0 46934 (_procedure_call (_simple)(_target(47))(_sensitivity(16)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 46938 
		(_object
			(_process
				(line__46940(_architecture 15 0 46940 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
				(line__46941(_architecture 16 0 46941 (_procedure_call (_simple)(_target(20))(_sensitivity(19)))))
				(line__46942(_architecture 17 0 46942 (_procedure_call (_simple)(_target(22))(_sensitivity(21)))))
				(line__46943(_architecture 18 0 46943 (_procedure_call (_simple)(_target(24))(_sensitivity(23)))))
				(line__46944(_architecture 19 0 46944 (_procedure_call (_simple)(_target(26))(_sensitivity(25)))))
				(line__46945(_architecture 20 0 46945 (_procedure_call (_simple)(_target(28))(_sensitivity(27)))))
				(line__46946(_architecture 21 0 46946 (_procedure_call (_simple)(_target(30))(_sensitivity(29)))))
				(line__46947(_architecture 22 0 46947 (_procedure_call (_simple)(_target(32))(_sensitivity(31)))))
				(line__46948(_architecture 23 0 46948 (_procedure_call (_simple)(_target(34))(_sensitivity(33)))))
				(line__46949(_architecture 24 0 46949 (_procedure_call (_simple)(_target(36))(_sensitivity(35)))))
				(line__46950(_architecture 25 0 46950 (_procedure_call (_simple)(_target(38))(_sensitivity(37)))))
				(line__46951(_architecture 26 0 46951 (_procedure_call (_simple)(_target(40))(_sensitivity(39)))))
				(line__46952(_architecture 27 0 46952 (_procedure_call (_simple)(_target(44))(_sensitivity(43)))))
				(line__46953(_architecture 28 0 46953 (_procedure_call (_simple)(_target(46))(_sensitivity(45)))))
				(line__46954(_architecture 29 0 46954 (_procedure_call (_simple)(_target(48))(_sensitivity(47)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 46762 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 46763 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 46764 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 46765 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 46765 (_entity (_string \"dROM_DOUT_81_0_3"\))))
		(_generic (_internal tipd_ADA12 ~extvital2000.VITAL_Timing.VitalDelayType01 0 46767 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_ADA11 ~extvital2000.VITAL_Timing.VitalDelayType01 0 46768 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_ADA10 ~extvital2000.VITAL_Timing.VitalDelayType01 0 46769 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_ADA9 ~extvital2000.VITAL_Timing.VitalDelayType01 0 46770 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_ADA8 ~extvital2000.VITAL_Timing.VitalDelayType01 0 46771 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_ADA7 ~extvital2000.VITAL_Timing.VitalDelayType01 0 46772 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_ADA6 ~extvital2000.VITAL_Timing.VitalDelayType01 0 46773 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_ADA5 ~extvital2000.VITAL_Timing.VitalDelayType01 0 46774 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_ADA4 ~extvital2000.VITAL_Timing.VitalDelayType01 0 46775 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_ADA3 ~extvital2000.VITAL_Timing.VitalDelayType01 0 46776 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_ADA2 ~extvital2000.VITAL_Timing.VitalDelayType01 0 46777 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_ADA1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 46778 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CEA ~extvital2000.VITAL_Timing.VitalDelayType01 0 46779 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_OCEA ~extvital2000.VITAL_Timing.VitalDelayType01 0 46780 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLKA ~extvital2000.VITAL_Timing.VitalDelayType01 0 46781 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLKA_DOA1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 46782 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLKA_DOA0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 46783 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLKA ~extvital2000.VITAL_Timing.VitalDelayType 0 46784 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLKA_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 46785 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLKA_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 46786 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLKA ~extvital2000.VITAL_Timing.VitalDelayType 0 46787 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_ADA12_CLKA ~extvital2000.VITAL_Timing.VitalDelayType 0 46788 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_ADA12_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 46789 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_ADA12_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 46790 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_ADA11_CLKA ~extvital2000.VITAL_Timing.VitalDelayType 0 46791 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_ADA11_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 46792 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_ADA11_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 46793 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_ADA10_CLKA ~extvital2000.VITAL_Timing.VitalDelayType 0 46794 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_ADA10_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 46795 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_ADA10_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 46796 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_ADA9_CLKA ~extvital2000.VITAL_Timing.VitalDelayType 0 46797 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_ADA9_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 46798 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_ADA9_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 46799 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_ADA8_CLKA ~extvital2000.VITAL_Timing.VitalDelayType 0 46800 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_ADA8_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 46801 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_ADA8_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 46802 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_ADA7_CLKA ~extvital2000.VITAL_Timing.VitalDelayType 0 46803 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_ADA7_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 46804 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_ADA7_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 46805 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_ADA6_CLKA ~extvital2000.VITAL_Timing.VitalDelayType 0 46806 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_ADA6_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 46807 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_ADA6_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 46808 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_ADA5_CLKA ~extvital2000.VITAL_Timing.VitalDelayType 0 46809 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_ADA5_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 46810 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_ADA5_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 46811 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_ADA4_CLKA ~extvital2000.VITAL_Timing.VitalDelayType 0 46812 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_ADA4_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 46813 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_ADA4_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 46814 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_ADA3_CLKA ~extvital2000.VITAL_Timing.VitalDelayType 0 46815 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_ADA3_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 46816 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_ADA3_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 46817 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_ADA2_CLKA ~extvital2000.VITAL_Timing.VitalDelayType 0 46818 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_ADA2_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 46819 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_ADA2_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 46820 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_ADA1_CLKA ~extvital2000.VITAL_Timing.VitalDelayType 0 46821 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_ADA1_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 46822 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_ADA1_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 46823 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CEA_CLKA ~extvital2000.VITAL_Timing.VitalDelayType 0 46824 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CEA_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 46825 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CEA_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 46826 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_OCEA_CLKA ~extvital2000.VITAL_Timing.VitalDelayType 0 46827 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_OCEA_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 46828 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_OCEA_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 46829 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal ADA12 ~extieee.std_logic_1164.STD_LOGIC 0 46831 (_entity (_in ))))
		(_port (_internal ADA11 ~extieee.std_logic_1164.STD_LOGIC 0 46831 (_entity (_in ))))
		(_port (_internal ADA10 ~extieee.std_logic_1164.STD_LOGIC 0 46831 (_entity (_in ))))
		(_port (_internal ADA9 ~extieee.std_logic_1164.STD_LOGIC 0 46832 (_entity (_in ))))
		(_port (_internal ADA8 ~extieee.std_logic_1164.STD_LOGIC 0 46832 (_entity (_in ))))
		(_port (_internal ADA7 ~extieee.std_logic_1164.STD_LOGIC 0 46832 (_entity (_in ))))
		(_port (_internal ADA6 ~extieee.std_logic_1164.STD_LOGIC 0 46833 (_entity (_in ))))
		(_port (_internal ADA5 ~extieee.std_logic_1164.STD_LOGIC 0 46833 (_entity (_in ))))
		(_port (_internal ADA4 ~extieee.std_logic_1164.STD_LOGIC 0 46833 (_entity (_in ))))
		(_port (_internal ADA3 ~extieee.std_logic_1164.STD_LOGIC 0 46834 (_entity (_in ))))
		(_port (_internal ADA2 ~extieee.std_logic_1164.STD_LOGIC 0 46834 (_entity (_in ))))
		(_port (_internal ADA1 ~extieee.std_logic_1164.STD_LOGIC 0 46834 (_entity (_in ))))
		(_port (_internal DOA1 ~extieee.std_logic_1164.STD_LOGIC 0 46835 (_entity (_out )(_param_out))))
		(_port (_internal DOA0 ~extieee.std_logic_1164.STD_LOGIC 0 46835 (_entity (_out )(_param_out))))
		(_port (_internal CEA ~extieee.std_logic_1164.STD_LOGIC 0 46835 (_entity (_in ))))
		(_port (_internal OCEA ~extieee.std_logic_1164.STD_LOGIC 0 46836 (_entity (_in ))))
		(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 46836 (_entity (_in ))))
		(_signal (_internal ADA12_ipd ~extieee.std_logic_1164.STD_LOGIC 0 46845 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA12_dly ~extieee.std_logic_1164.STD_LOGIC 0 46846 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA11_ipd ~extieee.std_logic_1164.STD_LOGIC 0 46847 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA11_dly ~extieee.std_logic_1164.STD_LOGIC 0 46848 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA10_ipd ~extieee.std_logic_1164.STD_LOGIC 0 46849 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA10_dly ~extieee.std_logic_1164.STD_LOGIC 0 46850 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA9_ipd ~extieee.std_logic_1164.STD_LOGIC 0 46851 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA9_dly ~extieee.std_logic_1164.STD_LOGIC 0 46852 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA8_ipd ~extieee.std_logic_1164.STD_LOGIC 0 46853 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA8_dly ~extieee.std_logic_1164.STD_LOGIC 0 46854 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA7_ipd ~extieee.std_logic_1164.STD_LOGIC 0 46855 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA7_dly ~extieee.std_logic_1164.STD_LOGIC 0 46856 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA6_ipd ~extieee.std_logic_1164.STD_LOGIC 0 46857 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA6_dly ~extieee.std_logic_1164.STD_LOGIC 0 46858 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA5_ipd ~extieee.std_logic_1164.STD_LOGIC 0 46859 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA5_dly ~extieee.std_logic_1164.STD_LOGIC 0 46860 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA4_ipd ~extieee.std_logic_1164.STD_LOGIC 0 46861 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA4_dly ~extieee.std_logic_1164.STD_LOGIC 0 46862 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA3_ipd ~extieee.std_logic_1164.STD_LOGIC 0 46863 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA3_dly ~extieee.std_logic_1164.STD_LOGIC 0 46864 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA2_ipd ~extieee.std_logic_1164.STD_LOGIC 0 46865 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA2_dly ~extieee.std_logic_1164.STD_LOGIC 0 46866 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 46867 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA1_dly ~extieee.std_logic_1164.STD_LOGIC 0 46868 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DOA1_out ~extieee.std_logic_1164.STD_LOGIC 0 46869 (_architecture (_uni ((i 1))))))
		(_signal (_internal DOA0_out ~extieee.std_logic_1164.STD_LOGIC 0 46870 (_architecture (_uni ((i 1))))))
		(_signal (_internal CEA_ipd ~extieee.std_logic_1164.STD_LOGIC 0 46871 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CEA_dly ~extieee.std_logic_1164.STD_LOGIC 0 46872 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal OCEA_ipd ~extieee.std_logic_1164.STD_LOGIC 0 46873 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal OCEA_dly ~extieee.std_logic_1164.STD_LOGIC 0 46874 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLKA_ipd ~extieee.std_logic_1164.STD_LOGIC 0 46875 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLKA_dly ~extieee.std_logic_1164.STD_LOGIC 0 46876 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal CLKA_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 46878 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 46879 (_architecture (_uni ))))
		(_variable (_internal DOA1_zd ~extieee.std_logic_1164.STD_LOGIC 0 46960 (_process 0 ((i 1)))))
		(_variable (_internal DOA1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 46961 (_process 0 )))
		(_variable (_internal DOA0_zd ~extieee.std_logic_1164.STD_LOGIC 0 46962 (_process 0 ((i 1)))))
		(_variable (_internal DOA0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 46963 (_process 0 )))
		(_variable (_internal tviol_ADA12_CLKA ~extieee.std_logic_1164.X01 0 46965 (_process 0 ((i 2)))))
		(_variable (_internal ADA12_CLKA_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 46966 (_process 0 )))
		(_variable (_internal tviol_ADA11_CLKA ~extieee.std_logic_1164.X01 0 46967 (_process 0 ((i 2)))))
		(_variable (_internal ADA11_CLKA_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 46968 (_process 0 )))
		(_variable (_internal tviol_ADA10_CLKA ~extieee.std_logic_1164.X01 0 46969 (_process 0 ((i 2)))))
		(_variable (_internal ADA10_CLKA_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 46970 (_process 0 )))
		(_variable (_internal tviol_ADA9_CLKA ~extieee.std_logic_1164.X01 0 46971 (_process 0 ((i 2)))))
		(_variable (_internal ADA9_CLKA_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 46972 (_process 0 )))
		(_variable (_internal tviol_ADA8_CLKA ~extieee.std_logic_1164.X01 0 46973 (_process 0 ((i 2)))))
		(_variable (_internal ADA8_CLKA_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 46974 (_process 0 )))
		(_variable (_internal tviol_ADA7_CLKA ~extieee.std_logic_1164.X01 0 46975 (_process 0 ((i 2)))))
		(_variable (_internal ADA7_CLKA_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 46976 (_process 0 )))
		(_variable (_internal tviol_ADA6_CLKA ~extieee.std_logic_1164.X01 0 46977 (_process 0 ((i 2)))))
		(_variable (_internal ADA6_CLKA_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 46978 (_process 0 )))
		(_variable (_internal tviol_ADA5_CLKA ~extieee.std_logic_1164.X01 0 46979 (_process 0 ((i 2)))))
		(_variable (_internal ADA5_CLKA_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 46980 (_process 0 )))
		(_variable (_internal tviol_ADA4_CLKA ~extieee.std_logic_1164.X01 0 46981 (_process 0 ((i 2)))))
		(_variable (_internal ADA4_CLKA_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 46982 (_process 0 )))
		(_variable (_internal tviol_ADA3_CLKA ~extieee.std_logic_1164.X01 0 46983 (_process 0 ((i 2)))))
		(_variable (_internal ADA3_CLKA_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 46984 (_process 0 )))
		(_variable (_internal tviol_ADA2_CLKA ~extieee.std_logic_1164.X01 0 46985 (_process 0 ((i 2)))))
		(_variable (_internal ADA2_CLKA_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 46986 (_process 0 )))
		(_variable (_internal tviol_ADA1_CLKA ~extieee.std_logic_1164.X01 0 46987 (_process 0 ((i 2)))))
		(_variable (_internal ADA1_CLKA_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 46988 (_process 0 )))
		(_variable (_internal tviol_CEA_CLKA ~extieee.std_logic_1164.X01 0 46989 (_process 0 ((i 2)))))
		(_variable (_internal CEA_CLKA_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 46990 (_process 0 )))
		(_variable (_internal tviol_OCEA_CLKA ~extieee.std_logic_1164.X01 0 46991 (_process 0 ((i 2)))))
		(_variable (_internal OCEA_CLKA_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 46992 (_process 0 )))
		(_variable (_internal tviol_CLKA_CLKA ~extieee.std_logic_1164.X01 0 46993 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLKA ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 46994 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 30 0 46957 (_process (_simple)(_target(12)(13))(_sensitivity(18)(20)(22)(24)(26)(28)(30)(32)(34)(36)(38)(40)(41)(42)(44)(46)(48))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(826360897 50 )
		(1095453763 )
		(826360897 49 )
		(826360897 48 )
		(960578625 )
		(943801409 )
		(927024193 )
		(910246977 )
		(893469761 )
		(876692545 )
		(859915329 )
		(843138113 )
		(826360897 )
		(4277571 )
		(1095058255 )
		(826363716 )
		(809586500 )
	)
	(_model . Structure 31 -1
	)
)
V 000050 55 27606         1367697035622 Structure
(_unit VHDL (sp8kc0153 0 47294 (structure 0 47313 ))
	(_version v98)
	(_time 1367697035623 2013.05.04 12:50:35)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 7777267770252b6123746428267476747274747074)
	(_entity
		(_time 1367697035617)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.sp8kc
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 2013 (_entity -1 ((i 9)))))
				(_generic (_internal REGMODE ~extmachxo2.components.~STRING~15129 0 2014 (_entity -1 (_string \"NOREG"\))))
				(_generic (_internal CSDECODE ~extmachxo2.components.~STRING~15130 0 2015 (_entity -1 (_string \"0b000"\))))
				(_generic (_internal WRITEMODE ~extmachxo2.components.~STRING~15131 0 2016 (_entity -1 (_string \"NORMAL"\))))
				(_generic (_internal GSR ~extmachxo2.components.~STRING~15132 0 2017 (_entity -1 (_string \"ENABLED"\))))
				(_generic (_internal RESETMODE ~extmachxo2.components.~STRING~15133 0 2018 (_entity -1 (_string \"SYNC"\))))
				(_generic (_internal ASYNC_RESET_RELEASE ~extmachxo2.components.~STRING~15134 0 2019 (_entity -1 (_string \"SYNC"\))))
				(_generic (_internal INIT_DATA ~extmachxo2.components.~STRING~15135 0 2020 (_entity -1 (_string \"STATIC"\))))
				(_generic (_internal initval_00 ~extmachxo2.components.~STRING~15136 0 2021 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_01 ~extmachxo2.components.~STRING~15137 0 2022 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_02 ~extmachxo2.components.~STRING~15138 0 2023 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_03 ~extmachxo2.components.~STRING~15139 0 2024 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_04 ~extmachxo2.components.~STRING~15140 0 2025 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_05 ~extmachxo2.components.~STRING~15141 0 2026 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_06 ~extmachxo2.components.~STRING~15142 0 2027 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_07 ~extmachxo2.components.~STRING~15143 0 2028 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_08 ~extmachxo2.components.~STRING~15144 0 2029 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_09 ~extmachxo2.components.~STRING~15145 0 2030 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_0a ~extmachxo2.components.~STRING~15146 0 2031 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_0b ~extmachxo2.components.~STRING~15147 0 2032 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_0c ~extmachxo2.components.~STRING~15148 0 2033 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_0d ~extmachxo2.components.~STRING~15149 0 2034 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_0e ~extmachxo2.components.~STRING~15150 0 2035 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_0f ~extmachxo2.components.~STRING~15151 0 2036 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_10 ~extmachxo2.components.~STRING~15152 0 2037 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_11 ~extmachxo2.components.~STRING~15153 0 2038 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_12 ~extmachxo2.components.~STRING~15154 0 2039 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_13 ~extmachxo2.components.~STRING~15155 0 2040 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_14 ~extmachxo2.components.~STRING~15156 0 2041 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_15 ~extmachxo2.components.~STRING~15157 0 2042 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_16 ~extmachxo2.components.~STRING~15158 0 2043 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_17 ~extmachxo2.components.~STRING~15159 0 2044 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_18 ~extmachxo2.components.~STRING~15160 0 2045 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_19 ~extmachxo2.components.~STRING~15161 0 2046 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_1a ~extmachxo2.components.~STRING~15162 0 2047 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_1b ~extmachxo2.components.~STRING~15163 0 2048 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_1c ~extmachxo2.components.~STRING~15164 0 2049 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_1d ~extmachxo2.components.~STRING~15165 0 2050 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_1e ~extmachxo2.components.~STRING~15166 0 2051 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal initval_1f ~extmachxo2.components.~STRING~15167 0 2052 (_entity -1 (_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_port (_internal DI8 ~extieee.std_logic_1164.STD_LOGIC 0 2055 (_entity (_in ((i 1))))))
				(_port (_internal DI7 ~extieee.std_logic_1164.STD_LOGIC 0 2055 (_entity (_in ((i 1))))))
				(_port (_internal DI6 ~extieee.std_logic_1164.STD_LOGIC 0 2055 (_entity (_in ((i 1))))))
				(_port (_internal DI5 ~extieee.std_logic_1164.STD_LOGIC 0 2055 (_entity (_in ((i 1))))))
				(_port (_internal DI4 ~extieee.std_logic_1164.STD_LOGIC 0 2055 (_entity (_in ((i 1))))))
				(_port (_internal DI3 ~extieee.std_logic_1164.STD_LOGIC 0 2055 (_entity (_in ((i 1))))))
				(_port (_internal DI2 ~extieee.std_logic_1164.STD_LOGIC 0 2055 (_entity (_in ((i 1))))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 2055 (_entity (_in ((i 1))))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 2055 (_entity (_in ((i 1))))))
				(_port (_internal AD12 ~extieee.std_logic_1164.STD_LOGIC 0 2056 (_entity (_in ((i 1))))))
				(_port (_internal AD11 ~extieee.std_logic_1164.STD_LOGIC 0 2056 (_entity (_in ((i 1))))))
				(_port (_internal AD10 ~extieee.std_logic_1164.STD_LOGIC 0 2056 (_entity (_in ((i 1))))))
				(_port (_internal AD9 ~extieee.std_logic_1164.STD_LOGIC 0 2056 (_entity (_in ((i 1))))))
				(_port (_internal AD8 ~extieee.std_logic_1164.STD_LOGIC 0 2056 (_entity (_in ((i 1))))))
				(_port (_internal AD7 ~extieee.std_logic_1164.STD_LOGIC 0 2056 (_entity (_in ((i 1))))))
				(_port (_internal AD6 ~extieee.std_logic_1164.STD_LOGIC 0 2056 (_entity (_in ((i 1))))))
				(_port (_internal AD5 ~extieee.std_logic_1164.STD_LOGIC 0 2056 (_entity (_in ((i 1))))))
				(_port (_internal AD4 ~extieee.std_logic_1164.STD_LOGIC 0 2057 (_entity (_in ((i 1))))))
				(_port (_internal AD3 ~extieee.std_logic_1164.STD_LOGIC 0 2057 (_entity (_in ((i 1))))))
				(_port (_internal AD2 ~extieee.std_logic_1164.STD_LOGIC 0 2057 (_entity (_in ((i 1))))))
				(_port (_internal AD1 ~extieee.std_logic_1164.STD_LOGIC 0 2057 (_entity (_in ((i 1))))))
				(_port (_internal AD0 ~extieee.std_logic_1164.STD_LOGIC 0 2057 (_entity (_in ((i 1))))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 2058 (_entity (_in ((i 1))))))
				(_port (_internal OCE ~extieee.std_logic_1164.STD_LOGIC 0 2058 (_entity (_in ((i 1))))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2058 (_entity (_in ((i 1))))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 2058 (_entity (_in ((i 1))))))
				(_port (_internal CS2 ~extieee.std_logic_1164.STD_LOGIC 0 2058 (_entity (_in ((i 1))))))
				(_port (_internal CS1 ~extieee.std_logic_1164.STD_LOGIC 0 2058 (_entity (_in ((i 1))))))
				(_port (_internal CS0 ~extieee.std_logic_1164.STD_LOGIC 0 2058 (_entity (_in ((i 1))))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 2058 (_entity (_in ((i 1))))))
				(_port (_internal DO8 ~extieee.std_logic_1164.STD_LOGIC 0 2059 (_entity (_out ((i 1))))))
				(_port (_internal DO7 ~extieee.std_logic_1164.STD_LOGIC 0 2059 (_entity (_out ((i 1))))))
				(_port (_internal DO6 ~extieee.std_logic_1164.STD_LOGIC 0 2059 (_entity (_out ((i 1))))))
				(_port (_internal DO5 ~extieee.std_logic_1164.STD_LOGIC 0 2059 (_entity (_out ((i 1))))))
				(_port (_internal DO4 ~extieee.std_logic_1164.STD_LOGIC 0 2059 (_entity (_out ((i 1))))))
				(_port (_internal DO3 ~extieee.std_logic_1164.STD_LOGIC 0 2059 (_entity (_out ((i 1))))))
				(_port (_internal DO2 ~extieee.std_logic_1164.STD_LOGIC 0 2059 (_entity (_out ((i 1))))))
				(_port (_internal DO1 ~extieee.std_logic_1164.STD_LOGIC 0 2059 (_entity (_out ((i 1))))))
				(_port (_internal DO0 ~extieee.std_logic_1164.STD_LOGIC 0 2059 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 47315 (_component .machxo2.components.sp8kc )
		(_generic
			((DATA_WIDTH)((i 2)))
			((REGMODE)(_string \"NOREG"\))
			((CSDECODE)(_string \"0b000"\))
			((WRITEMODE)(_string \"NORMAL"\))
			((GSR)(_string \"DISABLED"\))
			((RESETMODE)(_string \"SYNC"\))
			((ASYNC_RESET_RELEASE)(_string \"SYNC"\))
			((INIT_DATA)(_string \"STATIC"\))
			((initval_00)(_string \"0x15400154001540015400154001540015400154001540015400154001540015400154001540015400"\))
			((initval_01)(_string \"0x15400154001540015400154001540015400154001540015400154001540015400154001540015400"\))
			((initval_02)(_string \"0x15400154001540015400154001540015400154001540015400154001540015400154001540015400"\))
			((initval_03)(_string \"0x15400154001540015400154001540015400154001540015400154001540015400154001540015400"\))
			((initval_04)(_string \"0x15400154001540015400154001540015400154001540015400154001540015400154001540015400"\))
			((initval_05)(_string \"0x15400154001540015400154001540015400154001540015400154001540015400154001540015400"\))
			((initval_06)(_string \"0x15400154001540015400154001540015400154001540015400154001540015400154001540015400"\))
			((initval_07)(_string \"0x15400154001540015400154001540015400154001540015400154001540015400154001540015400"\))
			((initval_08)(_string \"0x15400154001540015400154001540015400154001540015400154001540015400154001540015400"\))
			((initval_09)(_string \"0x15400154001540015400154001540015400154001540015400154001540015400154001540015400"\))
			((initval_0a)(_string \"0x15400154001540015400154001540015400154001540015400154001540015400154001540015400"\))
			((initval_0b)(_string \"0x15400154001540015400154001540015400154001540015400154001540015400154001540015400"\))
			((initval_0c)(_string \"0x15400154001540015400154001540015400154001540015400154001540015400154001540015400"\))
			((initval_0d)(_string \"0x15400154001540015400154001540015400154001540015400154001540015400154001540015400"\))
			((initval_0e)(_string \"0x15400154001540015400154001540015400154001540015400154001540015400154001540015400"\))
			((initval_0f)(_string \"0x15400154001540015400154001540015400154001540015400154001540015400154001540015400"\))
			((initval_10)(_string \"0x15400154001540015400154001540015400154001540015400154001540015400154001540015400"\))
			((initval_11)(_string \"0x15400154001540015400154001540015400154001540015400154001540015400154001540015400"\))
			((initval_12)(_string \"0x15400154001540015400154001540015400154001540015400154001540015400154001540015400"\))
			((initval_13)(_string \"0x15400154001540015400154001540015400154001540015400154001540015400154001540015400"\))
			((initval_14)(_string \"0x15400154001540015400154001540015400154001540015400154001540015400154001540015400"\))
			((initval_15)(_string \"0x15400154001540015400154001540015400154001540015400154001540015400154001540015400"\))
			((initval_16)(_string \"0x15400154001540015400154001540015400154001540015400154001540015400154001540015400"\))
			((initval_17)(_string \"0x15400154001540015400154001540015400154001540015400154001540015400154001540015400"\))
			((initval_18)(_string \"0x15400154001540015400154001540015400154001540015400154001540015400154001540015400"\))
			((initval_19)(_string \"0x15400154001540015400154001540015400154001540015400154001540015400154001540015400"\))
			((initval_1a)(_string \"0x15400154001540015400154001540015400154001540015400154001540015400154001540015400"\))
			((initval_1b)(_string \"0x00000000000000000000000000000000000000001540015400154001540015400154001540015400"\))
			((initval_1c)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((initval_1d)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((initval_1e)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((initval_1f)(_string \"0x00000000000000000000000000005500000000000000000000000000000000000000000000000000"\))
		)
		(_port
			((DI8)(DI8))
			((DI7)(DI7))
			((DI6)(DI6))
			((DI5)(DI5))
			((DI4)(DI4))
			((DI3)(DI3))
			((DI2)(DI2))
			((DI1)(DI1))
			((DI0)(DI0))
			((AD12)(AD12))
			((AD11)(AD11))
			((AD10)(AD10))
			((AD9)(AD9))
			((AD8)(AD8))
			((AD7)(AD7))
			((AD6)(AD6))
			((AD5)(AD5))
			((AD4)(AD4))
			((AD3)(AD3))
			((AD2)(AD2))
			((AD1)(AD1))
			((AD0)(AD0))
			((CE)(CE))
			((OCE)(OCE))
			((CLK)(CLK))
			((WE)(WE))
			((CS2)(CS2))
			((CS1)(CS1))
			((CS0)(CS0))
			((RST)(RST))
			((DO8)(DO8))
			((DO7)(DO7))
			((DO6)(DO6))
			((DO5)(DO5))
			((DO4)(DO4))
			((DO3)(DO3))
			((DO2)(DO2))
			((DO1)(DO1))
			((DO0)(DO0))
		)
		(_use (_entity machxo2 sp8kc)
			(_generic
				((DATA_WIDTH)((i 2)))
				((REGMODE)(_string \"NOREG"\))
				((CSDECODE)(_string \"0b000"\))
				((WRITEMODE)(_string \"NORMAL"\))
				((GSR)(_string \"DISABLED"\))
				((RESETMODE)(_string \"SYNC"\))
				((ASYNC_RESET_RELEASE)(_string \"SYNC"\))
				((INIT_DATA)(_string \"STATIC"\))
				((initval_00)(_string \"0x15400154001540015400154001540015400154001540015400154001540015400154001540015400"\))
				((initval_01)(_string \"0x15400154001540015400154001540015400154001540015400154001540015400154001540015400"\))
				((initval_02)(_string \"0x15400154001540015400154001540015400154001540015400154001540015400154001540015400"\))
				((initval_03)(_string \"0x15400154001540015400154001540015400154001540015400154001540015400154001540015400"\))
				((initval_04)(_string \"0x15400154001540015400154001540015400154001540015400154001540015400154001540015400"\))
				((initval_05)(_string \"0x15400154001540015400154001540015400154001540015400154001540015400154001540015400"\))
				((initval_06)(_string \"0x15400154001540015400154001540015400154001540015400154001540015400154001540015400"\))
				((initval_07)(_string \"0x15400154001540015400154001540015400154001540015400154001540015400154001540015400"\))
				((initval_08)(_string \"0x15400154001540015400154001540015400154001540015400154001540015400154001540015400"\))
				((initval_09)(_string \"0x15400154001540015400154001540015400154001540015400154001540015400154001540015400"\))
				((initval_0a)(_string \"0x15400154001540015400154001540015400154001540015400154001540015400154001540015400"\))
				((initval_0b)(_string \"0x15400154001540015400154001540015400154001540015400154001540015400154001540015400"\))
				((initval_0c)(_string \"0x15400154001540015400154001540015400154001540015400154001540015400154001540015400"\))
				((initval_0d)(_string \"0x15400154001540015400154001540015400154001540015400154001540015400154001540015400"\))
				((initval_0e)(_string \"0x15400154001540015400154001540015400154001540015400154001540015400154001540015400"\))
				((initval_0f)(_string \"0x15400154001540015400154001540015400154001540015400154001540015400154001540015400"\))
				((initval_10)(_string \"0x15400154001540015400154001540015400154001540015400154001540015400154001540015400"\))
				((initval_11)(_string \"0x15400154001540015400154001540015400154001540015400154001540015400154001540015400"\))
				((initval_12)(_string \"0x15400154001540015400154001540015400154001540015400154001540015400154001540015400"\))
				((initval_13)(_string \"0x15400154001540015400154001540015400154001540015400154001540015400154001540015400"\))
				((initval_14)(_string \"0x15400154001540015400154001540015400154001540015400154001540015400154001540015400"\))
				((initval_15)(_string \"0x15400154001540015400154001540015400154001540015400154001540015400154001540015400"\))
				((initval_16)(_string \"0x15400154001540015400154001540015400154001540015400154001540015400154001540015400"\))
				((initval_17)(_string \"0x15400154001540015400154001540015400154001540015400154001540015400154001540015400"\))
				((initval_18)(_string \"0x15400154001540015400154001540015400154001540015400154001540015400154001540015400"\))
				((initval_19)(_string \"0x15400154001540015400154001540015400154001540015400154001540015400154001540015400"\))
				((initval_1a)(_string \"0x15400154001540015400154001540015400154001540015400154001540015400154001540015400"\))
				((initval_1b)(_string \"0x00000000000000000000000000000000000000001540015400154001540015400154001540015400"\))
				((initval_1c)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((initval_1d)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((initval_1e)(_string \"0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((initval_1f)(_string \"0x00000000000000000000000000005500000000000000000000000000000000000000000000000000"\))
			)
		)
	)
	(_object
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 47295 (_entity (_in ))))
		(_port (_internal OCE ~extieee.std_logic_1164.STD_LOGIC 0 47295 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 47295 (_entity (_in ))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 47296 (_entity (_in ))))
		(_port (_internal CS0 ~extieee.std_logic_1164.STD_LOGIC 0 47296 (_entity (_in ))))
		(_port (_internal CS1 ~extieee.std_logic_1164.STD_LOGIC 0 47296 (_entity (_in ))))
		(_port (_internal CS2 ~extieee.std_logic_1164.STD_LOGIC 0 47297 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 47297 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 47297 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 47298 (_entity (_in ))))
		(_port (_internal DI2 ~extieee.std_logic_1164.STD_LOGIC 0 47298 (_entity (_in ))))
		(_port (_internal DI3 ~extieee.std_logic_1164.STD_LOGIC 0 47298 (_entity (_in ))))
		(_port (_internal DI4 ~extieee.std_logic_1164.STD_LOGIC 0 47299 (_entity (_in ))))
		(_port (_internal DI5 ~extieee.std_logic_1164.STD_LOGIC 0 47299 (_entity (_in ))))
		(_port (_internal DI6 ~extieee.std_logic_1164.STD_LOGIC 0 47299 (_entity (_in ))))
		(_port (_internal DI7 ~extieee.std_logic_1164.STD_LOGIC 0 47300 (_entity (_in ))))
		(_port (_internal DI8 ~extieee.std_logic_1164.STD_LOGIC 0 47300 (_entity (_in ))))
		(_port (_internal AD0 ~extieee.std_logic_1164.STD_LOGIC 0 47300 (_entity (_in ))))
		(_port (_internal AD1 ~extieee.std_logic_1164.STD_LOGIC 0 47301 (_entity (_in ))))
		(_port (_internal AD2 ~extieee.std_logic_1164.STD_LOGIC 0 47301 (_entity (_in ))))
		(_port (_internal AD3 ~extieee.std_logic_1164.STD_LOGIC 0 47301 (_entity (_in ))))
		(_port (_internal AD4 ~extieee.std_logic_1164.STD_LOGIC 0 47302 (_entity (_in ))))
		(_port (_internal AD5 ~extieee.std_logic_1164.STD_LOGIC 0 47302 (_entity (_in ))))
		(_port (_internal AD6 ~extieee.std_logic_1164.STD_LOGIC 0 47302 (_entity (_in ))))
		(_port (_internal AD7 ~extieee.std_logic_1164.STD_LOGIC 0 47303 (_entity (_in ))))
		(_port (_internal AD8 ~extieee.std_logic_1164.STD_LOGIC 0 47303 (_entity (_in ))))
		(_port (_internal AD9 ~extieee.std_logic_1164.STD_LOGIC 0 47303 (_entity (_in ))))
		(_port (_internal AD10 ~extieee.std_logic_1164.STD_LOGIC 0 47304 (_entity (_in ))))
		(_port (_internal AD11 ~extieee.std_logic_1164.STD_LOGIC 0 47304 (_entity (_in ))))
		(_port (_internal AD12 ~extieee.std_logic_1164.STD_LOGIC 0 47304 (_entity (_in ))))
		(_port (_internal DO0 ~extieee.std_logic_1164.STD_LOGIC 0 47305 (_entity (_out ))))
		(_port (_internal DO1 ~extieee.std_logic_1164.STD_LOGIC 0 47305 (_entity (_out ))))
		(_port (_internal DO2 ~extieee.std_logic_1164.STD_LOGIC 0 47305 (_entity (_out ))))
		(_port (_internal DO3 ~extieee.std_logic_1164.STD_LOGIC 0 47306 (_entity (_out ))))
		(_port (_internal DO4 ~extieee.std_logic_1164.STD_LOGIC 0 47306 (_entity (_out ))))
		(_port (_internal DO5 ~extieee.std_logic_1164.STD_LOGIC 0 47306 (_entity (_out ))))
		(_port (_internal DO6 ~extieee.std_logic_1164.STD_LOGIC 0 47307 (_entity (_out ))))
		(_port (_internal DO7 ~extieee.std_logic_1164.STD_LOGIC 0 47307 (_entity (_out ))))
		(_port (_internal DO8 ~extieee.std_logic_1164.STD_LOGIC 0 47307 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~15129 (machxo2 components ~STRING~15129)))
		(_type (_external ~extmachxo2.components.~STRING~15130 (machxo2 components ~STRING~15130)))
		(_type (_external ~extmachxo2.components.~STRING~15131 (machxo2 components ~STRING~15131)))
		(_type (_external ~extmachxo2.components.~STRING~15132 (machxo2 components ~STRING~15132)))
		(_type (_external ~extmachxo2.components.~STRING~15133 (machxo2 components ~STRING~15133)))
		(_type (_external ~extmachxo2.components.~STRING~15134 (machxo2 components ~STRING~15134)))
		(_type (_external ~extmachxo2.components.~STRING~15135 (machxo2 components ~STRING~15135)))
		(_type (_external ~extmachxo2.components.~STRING~15136 (machxo2 components ~STRING~15136)))
		(_type (_external ~extmachxo2.components.~STRING~15137 (machxo2 components ~STRING~15137)))
		(_type (_external ~extmachxo2.components.~STRING~15138 (machxo2 components ~STRING~15138)))
		(_type (_external ~extmachxo2.components.~STRING~15139 (machxo2 components ~STRING~15139)))
		(_type (_external ~extmachxo2.components.~STRING~15140 (machxo2 components ~STRING~15140)))
		(_type (_external ~extmachxo2.components.~STRING~15141 (machxo2 components ~STRING~15141)))
		(_type (_external ~extmachxo2.components.~STRING~15142 (machxo2 components ~STRING~15142)))
		(_type (_external ~extmachxo2.components.~STRING~15143 (machxo2 components ~STRING~15143)))
		(_type (_external ~extmachxo2.components.~STRING~15144 (machxo2 components ~STRING~15144)))
		(_type (_external ~extmachxo2.components.~STRING~15145 (machxo2 components ~STRING~15145)))
		(_type (_external ~extmachxo2.components.~STRING~15146 (machxo2 components ~STRING~15146)))
		(_type (_external ~extmachxo2.components.~STRING~15147 (machxo2 components ~STRING~15147)))
		(_type (_external ~extmachxo2.components.~STRING~15148 (machxo2 components ~STRING~15148)))
		(_type (_external ~extmachxo2.components.~STRING~15149 (machxo2 components ~STRING~15149)))
		(_type (_external ~extmachxo2.components.~STRING~15150 (machxo2 components ~STRING~15150)))
		(_type (_external ~extmachxo2.components.~STRING~15151 (machxo2 components ~STRING~15151)))
		(_type (_external ~extmachxo2.components.~STRING~15152 (machxo2 components ~STRING~15152)))
		(_type (_external ~extmachxo2.components.~STRING~15153 (machxo2 components ~STRING~15153)))
		(_type (_external ~extmachxo2.components.~STRING~15154 (machxo2 components ~STRING~15154)))
		(_type (_external ~extmachxo2.components.~STRING~15155 (machxo2 components ~STRING~15155)))
		(_type (_external ~extmachxo2.components.~STRING~15156 (machxo2 components ~STRING~15156)))
		(_type (_external ~extmachxo2.components.~STRING~15157 (machxo2 components ~STRING~15157)))
		(_type (_external ~extmachxo2.components.~STRING~15158 (machxo2 components ~STRING~15158)))
		(_type (_external ~extmachxo2.components.~STRING~15159 (machxo2 components ~STRING~15159)))
		(_type (_external ~extmachxo2.components.~STRING~15160 (machxo2 components ~STRING~15160)))
		(_type (_external ~extmachxo2.components.~STRING~15161 (machxo2 components ~STRING~15161)))
		(_type (_external ~extmachxo2.components.~STRING~15162 (machxo2 components ~STRING~15162)))
		(_type (_external ~extmachxo2.components.~STRING~15163 (machxo2 components ~STRING~15163)))
		(_type (_external ~extmachxo2.components.~STRING~15164 (machxo2 components ~STRING~15164)))
		(_type (_external ~extmachxo2.components.~STRING~15165 (machxo2 components ~STRING~15165)))
		(_type (_external ~extmachxo2.components.~STRING~15166 (machxo2 components ~STRING~15166)))
		(_type (_external ~extmachxo2.components.~STRING~15167 (machxo2 components ~STRING~15167)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 29787         1367697035644 Structure
(_unit VHDL (drom_dout_81_0_4 0 47398 (structure 0 47481 ))
	(_version v98)
	(_time 1367697035645 2013.05.04 12:50:35)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 8687d08982d18490d281d18492dc818183818283d0858e)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697035629)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(SP8KC0153
			(_object
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 47526 (_entity (_in ))))
				(_port (_internal OCE ~extieee.std_logic_1164.STD_LOGIC 0 47526 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 47526 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 47527 (_entity (_in ))))
				(_port (_internal CS0 ~extieee.std_logic_1164.STD_LOGIC 0 47527 (_entity (_in ))))
				(_port (_internal CS1 ~extieee.std_logic_1164.STD_LOGIC 0 47527 (_entity (_in ))))
				(_port (_internal CS2 ~extieee.std_logic_1164.STD_LOGIC 0 47528 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 47528 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 47528 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 47529 (_entity (_in ))))
				(_port (_internal DI2 ~extieee.std_logic_1164.STD_LOGIC 0 47529 (_entity (_in ))))
				(_port (_internal DI3 ~extieee.std_logic_1164.STD_LOGIC 0 47529 (_entity (_in ))))
				(_port (_internal DI4 ~extieee.std_logic_1164.STD_LOGIC 0 47530 (_entity (_in ))))
				(_port (_internal DI5 ~extieee.std_logic_1164.STD_LOGIC 0 47530 (_entity (_in ))))
				(_port (_internal DI6 ~extieee.std_logic_1164.STD_LOGIC 0 47530 (_entity (_in ))))
				(_port (_internal DI7 ~extieee.std_logic_1164.STD_LOGIC 0 47531 (_entity (_in ))))
				(_port (_internal DI8 ~extieee.std_logic_1164.STD_LOGIC 0 47531 (_entity (_in ))))
				(_port (_internal AD0 ~extieee.std_logic_1164.STD_LOGIC 0 47531 (_entity (_in ))))
				(_port (_internal AD1 ~extieee.std_logic_1164.STD_LOGIC 0 47532 (_entity (_in ))))
				(_port (_internal AD2 ~extieee.std_logic_1164.STD_LOGIC 0 47532 (_entity (_in ))))
				(_port (_internal AD3 ~extieee.std_logic_1164.STD_LOGIC 0 47532 (_entity (_in ))))
				(_port (_internal AD4 ~extieee.std_logic_1164.STD_LOGIC 0 47533 (_entity (_in ))))
				(_port (_internal AD5 ~extieee.std_logic_1164.STD_LOGIC 0 47533 (_entity (_in ))))
				(_port (_internal AD6 ~extieee.std_logic_1164.STD_LOGIC 0 47533 (_entity (_in ))))
				(_port (_internal AD7 ~extieee.std_logic_1164.STD_LOGIC 0 47534 (_entity (_in ))))
				(_port (_internal AD8 ~extieee.std_logic_1164.STD_LOGIC 0 47534 (_entity (_in ))))
				(_port (_internal AD9 ~extieee.std_logic_1164.STD_LOGIC 0 47534 (_entity (_in ))))
				(_port (_internal AD10 ~extieee.std_logic_1164.STD_LOGIC 0 47535 (_entity (_in ))))
				(_port (_internal AD11 ~extieee.std_logic_1164.STD_LOGIC 0 47535 (_entity (_in ))))
				(_port (_internal AD12 ~extieee.std_logic_1164.STD_LOGIC 0 47535 (_entity (_in ))))
				(_port (_internal DO0 ~extieee.std_logic_1164.STD_LOGIC 0 47536 (_entity (_out ))))
				(_port (_internal DO1 ~extieee.std_logic_1164.STD_LOGIC 0 47536 (_entity (_out ))))
				(_port (_internal DO2 ~extieee.std_logic_1164.STD_LOGIC 0 47536 (_entity (_out ))))
				(_port (_internal DO3 ~extieee.std_logic_1164.STD_LOGIC 0 47537 (_entity (_out ))))
				(_port (_internal DO4 ~extieee.std_logic_1164.STD_LOGIC 0 47537 (_entity (_out ))))
				(_port (_internal DO5 ~extieee.std_logic_1164.STD_LOGIC 0 47537 (_entity (_out ))))
				(_port (_internal DO6 ~extieee.std_logic_1164.STD_LOGIC 0 47538 (_entity (_out ))))
				(_port (_internal DO7 ~extieee.std_logic_1164.STD_LOGIC 0 47538 (_entity (_out ))))
				(_port (_internal DO8 ~extieee.std_logic_1164.STD_LOGIC 0 47538 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 47523 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 47523 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 47520 (_entity (_out ))))
			)
		)
	)
	(_instantiation dROM_DOUT_81_0_4_SP8KC 0 47541 (_component SP8KC0153 )
		(_port
			((CE)(CEA_dly))
			((OCE)(OCEA_dly))
			((CLK)(CLKA_NOTIN))
			((WE)(GNDI))
			((CS0)(GNDI))
			((CS1)(GNDI))
			((CS2)(GNDI))
			((RST)(GNDI))
			((DI0)(GNDI))
			((DI1)(GNDI))
			((DI2)(GNDI))
			((DI3)(GNDI))
			((DI4)(GNDI))
			((DI5)(GNDI))
			((DI6)(GNDI))
			((DI7)(GNDI))
			((DI8)(GNDI))
			((AD0)(GNDI))
			((AD1)(ADA1_dly))
			((AD2)(ADA2_dly))
			((AD3)(ADA3_dly))
			((AD4)(ADA4_dly))
			((AD5)(ADA5_dly))
			((AD6)(ADA6_dly))
			((AD7)(ADA7_dly))
			((AD8)(ADA8_dly))
			((AD9)(ADA9_dly))
			((AD10)(ADA10_dly))
			((AD11)(ADA11_dly))
			((AD12)(ADA12_dly))
			((DO0)(DOA0_out))
			((DO1)(DOA1_out))
			((DO2)(_open))
			((DO3)(_open))
			((DO4)(_open))
			((DO5)(_open))
			((DO6)(_open))
			((DO7)(_open))
			((DO8)(_open))
		)
		(_use (_entity . SP8KC0153)
		)
	)
	(_instantiation CLKA_INVERTERIN 0 47551 (_component inverter )
		(_port
			((I)(CLKA_dly))
			((Z)(CLKA_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 47553 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 47557 
		(_object
			(_process
				(line__47559(_architecture 0 0 47559 (_procedure_call (_simple)(_target(17))(_sensitivity(0)))))
				(line__47560(_architecture 1 0 47560 (_procedure_call (_simple)(_target(19))(_sensitivity(1)))))
				(line__47561(_architecture 2 0 47561 (_procedure_call (_simple)(_target(21))(_sensitivity(2)))))
				(line__47562(_architecture 3 0 47562 (_procedure_call (_simple)(_target(23))(_sensitivity(3)))))
				(line__47563(_architecture 4 0 47563 (_procedure_call (_simple)(_target(25))(_sensitivity(4)))))
				(line__47564(_architecture 5 0 47564 (_procedure_call (_simple)(_target(27))(_sensitivity(5)))))
				(line__47565(_architecture 6 0 47565 (_procedure_call (_simple)(_target(29))(_sensitivity(6)))))
				(line__47566(_architecture 7 0 47566 (_procedure_call (_simple)(_target(31))(_sensitivity(7)))))
				(line__47567(_architecture 8 0 47567 (_procedure_call (_simple)(_target(33))(_sensitivity(8)))))
				(line__47568(_architecture 9 0 47568 (_procedure_call (_simple)(_target(35))(_sensitivity(9)))))
				(line__47569(_architecture 10 0 47569 (_procedure_call (_simple)(_target(37))(_sensitivity(10)))))
				(line__47570(_architecture 11 0 47570 (_procedure_call (_simple)(_target(39))(_sensitivity(11)))))
				(line__47571(_architecture 12 0 47571 (_procedure_call (_simple)(_target(43))(_sensitivity(14)))))
				(line__47572(_architecture 13 0 47572 (_procedure_call (_simple)(_target(45))(_sensitivity(15)))))
				(line__47573(_architecture 14 0 47573 (_procedure_call (_simple)(_target(47))(_sensitivity(16)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 47577 
		(_object
			(_process
				(line__47579(_architecture 15 0 47579 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
				(line__47580(_architecture 16 0 47580 (_procedure_call (_simple)(_target(20))(_sensitivity(19)))))
				(line__47581(_architecture 17 0 47581 (_procedure_call (_simple)(_target(22))(_sensitivity(21)))))
				(line__47582(_architecture 18 0 47582 (_procedure_call (_simple)(_target(24))(_sensitivity(23)))))
				(line__47583(_architecture 19 0 47583 (_procedure_call (_simple)(_target(26))(_sensitivity(25)))))
				(line__47584(_architecture 20 0 47584 (_procedure_call (_simple)(_target(28))(_sensitivity(27)))))
				(line__47585(_architecture 21 0 47585 (_procedure_call (_simple)(_target(30))(_sensitivity(29)))))
				(line__47586(_architecture 22 0 47586 (_procedure_call (_simple)(_target(32))(_sensitivity(31)))))
				(line__47587(_architecture 23 0 47587 (_procedure_call (_simple)(_target(34))(_sensitivity(33)))))
				(line__47588(_architecture 24 0 47588 (_procedure_call (_simple)(_target(36))(_sensitivity(35)))))
				(line__47589(_architecture 25 0 47589 (_procedure_call (_simple)(_target(38))(_sensitivity(37)))))
				(line__47590(_architecture 26 0 47590 (_procedure_call (_simple)(_target(40))(_sensitivity(39)))))
				(line__47591(_architecture 27 0 47591 (_procedure_call (_simple)(_target(44))(_sensitivity(43)))))
				(line__47592(_architecture 28 0 47592 (_procedure_call (_simple)(_target(46))(_sensitivity(45)))))
				(line__47593(_architecture 29 0 47593 (_procedure_call (_simple)(_target(48))(_sensitivity(47)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 47401 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 47402 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 47403 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 47404 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 47404 (_entity (_string \"dROM_DOUT_81_0_4"\))))
		(_generic (_internal tipd_ADA12 ~extvital2000.VITAL_Timing.VitalDelayType01 0 47406 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_ADA11 ~extvital2000.VITAL_Timing.VitalDelayType01 0 47407 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_ADA10 ~extvital2000.VITAL_Timing.VitalDelayType01 0 47408 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_ADA9 ~extvital2000.VITAL_Timing.VitalDelayType01 0 47409 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_ADA8 ~extvital2000.VITAL_Timing.VitalDelayType01 0 47410 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_ADA7 ~extvital2000.VITAL_Timing.VitalDelayType01 0 47411 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_ADA6 ~extvital2000.VITAL_Timing.VitalDelayType01 0 47412 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_ADA5 ~extvital2000.VITAL_Timing.VitalDelayType01 0 47413 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_ADA4 ~extvital2000.VITAL_Timing.VitalDelayType01 0 47414 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_ADA3 ~extvital2000.VITAL_Timing.VitalDelayType01 0 47415 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_ADA2 ~extvital2000.VITAL_Timing.VitalDelayType01 0 47416 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_ADA1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 47417 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CEA ~extvital2000.VITAL_Timing.VitalDelayType01 0 47418 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_OCEA ~extvital2000.VITAL_Timing.VitalDelayType01 0 47419 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLKA ~extvital2000.VITAL_Timing.VitalDelayType01 0 47420 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLKA_DOA1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 47421 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLKA_DOA0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 47422 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLKA ~extvital2000.VITAL_Timing.VitalDelayType 0 47423 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLKA_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 47424 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLKA_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 47425 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLKA ~extvital2000.VITAL_Timing.VitalDelayType 0 47426 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_ADA12_CLKA ~extvital2000.VITAL_Timing.VitalDelayType 0 47427 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_ADA12_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 47428 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_ADA12_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 47429 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_ADA11_CLKA ~extvital2000.VITAL_Timing.VitalDelayType 0 47430 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_ADA11_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 47431 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_ADA11_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 47432 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_ADA10_CLKA ~extvital2000.VITAL_Timing.VitalDelayType 0 47433 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_ADA10_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 47434 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_ADA10_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 47435 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_ADA9_CLKA ~extvital2000.VITAL_Timing.VitalDelayType 0 47436 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_ADA9_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 47437 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_ADA9_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 47438 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_ADA8_CLKA ~extvital2000.VITAL_Timing.VitalDelayType 0 47439 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_ADA8_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 47440 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_ADA8_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 47441 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_ADA7_CLKA ~extvital2000.VITAL_Timing.VitalDelayType 0 47442 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_ADA7_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 47443 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_ADA7_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 47444 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_ADA6_CLKA ~extvital2000.VITAL_Timing.VitalDelayType 0 47445 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_ADA6_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 47446 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_ADA6_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 47447 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_ADA5_CLKA ~extvital2000.VITAL_Timing.VitalDelayType 0 47448 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_ADA5_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 47449 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_ADA5_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 47450 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_ADA4_CLKA ~extvital2000.VITAL_Timing.VitalDelayType 0 47451 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_ADA4_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 47452 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_ADA4_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 47453 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_ADA3_CLKA ~extvital2000.VITAL_Timing.VitalDelayType 0 47454 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_ADA3_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 47455 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_ADA3_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 47456 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_ADA2_CLKA ~extvital2000.VITAL_Timing.VitalDelayType 0 47457 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_ADA2_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 47458 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_ADA2_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 47459 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_ADA1_CLKA ~extvital2000.VITAL_Timing.VitalDelayType 0 47460 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_ADA1_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 47461 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_ADA1_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 47462 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CEA_CLKA ~extvital2000.VITAL_Timing.VitalDelayType 0 47463 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CEA_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 47464 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CEA_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 47465 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_OCEA_CLKA ~extvital2000.VITAL_Timing.VitalDelayType 0 47466 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_OCEA_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 47467 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_OCEA_CLKA_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 47468 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal ADA12 ~extieee.std_logic_1164.STD_LOGIC 0 47470 (_entity (_in ))))
		(_port (_internal ADA11 ~extieee.std_logic_1164.STD_LOGIC 0 47470 (_entity (_in ))))
		(_port (_internal ADA10 ~extieee.std_logic_1164.STD_LOGIC 0 47470 (_entity (_in ))))
		(_port (_internal ADA9 ~extieee.std_logic_1164.STD_LOGIC 0 47471 (_entity (_in ))))
		(_port (_internal ADA8 ~extieee.std_logic_1164.STD_LOGIC 0 47471 (_entity (_in ))))
		(_port (_internal ADA7 ~extieee.std_logic_1164.STD_LOGIC 0 47471 (_entity (_in ))))
		(_port (_internal ADA6 ~extieee.std_logic_1164.STD_LOGIC 0 47472 (_entity (_in ))))
		(_port (_internal ADA5 ~extieee.std_logic_1164.STD_LOGIC 0 47472 (_entity (_in ))))
		(_port (_internal ADA4 ~extieee.std_logic_1164.STD_LOGIC 0 47472 (_entity (_in ))))
		(_port (_internal ADA3 ~extieee.std_logic_1164.STD_LOGIC 0 47473 (_entity (_in ))))
		(_port (_internal ADA2 ~extieee.std_logic_1164.STD_LOGIC 0 47473 (_entity (_in ))))
		(_port (_internal ADA1 ~extieee.std_logic_1164.STD_LOGIC 0 47473 (_entity (_in ))))
		(_port (_internal DOA1 ~extieee.std_logic_1164.STD_LOGIC 0 47474 (_entity (_out )(_param_out))))
		(_port (_internal DOA0 ~extieee.std_logic_1164.STD_LOGIC 0 47474 (_entity (_out )(_param_out))))
		(_port (_internal CEA ~extieee.std_logic_1164.STD_LOGIC 0 47474 (_entity (_in ))))
		(_port (_internal OCEA ~extieee.std_logic_1164.STD_LOGIC 0 47475 (_entity (_in ))))
		(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 47475 (_entity (_in ))))
		(_signal (_internal ADA12_ipd ~extieee.std_logic_1164.STD_LOGIC 0 47484 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA12_dly ~extieee.std_logic_1164.STD_LOGIC 0 47485 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA11_ipd ~extieee.std_logic_1164.STD_LOGIC 0 47486 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA11_dly ~extieee.std_logic_1164.STD_LOGIC 0 47487 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA10_ipd ~extieee.std_logic_1164.STD_LOGIC 0 47488 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA10_dly ~extieee.std_logic_1164.STD_LOGIC 0 47489 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA9_ipd ~extieee.std_logic_1164.STD_LOGIC 0 47490 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA9_dly ~extieee.std_logic_1164.STD_LOGIC 0 47491 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA8_ipd ~extieee.std_logic_1164.STD_LOGIC 0 47492 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA8_dly ~extieee.std_logic_1164.STD_LOGIC 0 47493 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA7_ipd ~extieee.std_logic_1164.STD_LOGIC 0 47494 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA7_dly ~extieee.std_logic_1164.STD_LOGIC 0 47495 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA6_ipd ~extieee.std_logic_1164.STD_LOGIC 0 47496 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA6_dly ~extieee.std_logic_1164.STD_LOGIC 0 47497 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA5_ipd ~extieee.std_logic_1164.STD_LOGIC 0 47498 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA5_dly ~extieee.std_logic_1164.STD_LOGIC 0 47499 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA4_ipd ~extieee.std_logic_1164.STD_LOGIC 0 47500 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA4_dly ~extieee.std_logic_1164.STD_LOGIC 0 47501 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA3_ipd ~extieee.std_logic_1164.STD_LOGIC 0 47502 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA3_dly ~extieee.std_logic_1164.STD_LOGIC 0 47503 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA2_ipd ~extieee.std_logic_1164.STD_LOGIC 0 47504 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA2_dly ~extieee.std_logic_1164.STD_LOGIC 0 47505 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 47506 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal ADA1_dly ~extieee.std_logic_1164.STD_LOGIC 0 47507 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DOA1_out ~extieee.std_logic_1164.STD_LOGIC 0 47508 (_architecture (_uni ((i 1))))))
		(_signal (_internal DOA0_out ~extieee.std_logic_1164.STD_LOGIC 0 47509 (_architecture (_uni ((i 1))))))
		(_signal (_internal CEA_ipd ~extieee.std_logic_1164.STD_LOGIC 0 47510 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CEA_dly ~extieee.std_logic_1164.STD_LOGIC 0 47511 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal OCEA_ipd ~extieee.std_logic_1164.STD_LOGIC 0 47512 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal OCEA_dly ~extieee.std_logic_1164.STD_LOGIC 0 47513 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLKA_ipd ~extieee.std_logic_1164.STD_LOGIC 0 47514 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLKA_dly ~extieee.std_logic_1164.STD_LOGIC 0 47515 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal CLKA_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 47517 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 47518 (_architecture (_uni ))))
		(_variable (_internal DOA1_zd ~extieee.std_logic_1164.STD_LOGIC 0 47599 (_process 0 ((i 1)))))
		(_variable (_internal DOA1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 47600 (_process 0 )))
		(_variable (_internal DOA0_zd ~extieee.std_logic_1164.STD_LOGIC 0 47601 (_process 0 ((i 1)))))
		(_variable (_internal DOA0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 47602 (_process 0 )))
		(_variable (_internal tviol_ADA12_CLKA ~extieee.std_logic_1164.X01 0 47604 (_process 0 ((i 2)))))
		(_variable (_internal ADA12_CLKA_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 47605 (_process 0 )))
		(_variable (_internal tviol_ADA11_CLKA ~extieee.std_logic_1164.X01 0 47606 (_process 0 ((i 2)))))
		(_variable (_internal ADA11_CLKA_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 47607 (_process 0 )))
		(_variable (_internal tviol_ADA10_CLKA ~extieee.std_logic_1164.X01 0 47608 (_process 0 ((i 2)))))
		(_variable (_internal ADA10_CLKA_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 47609 (_process 0 )))
		(_variable (_internal tviol_ADA9_CLKA ~extieee.std_logic_1164.X01 0 47610 (_process 0 ((i 2)))))
		(_variable (_internal ADA9_CLKA_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 47611 (_process 0 )))
		(_variable (_internal tviol_ADA8_CLKA ~extieee.std_logic_1164.X01 0 47612 (_process 0 ((i 2)))))
		(_variable (_internal ADA8_CLKA_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 47613 (_process 0 )))
		(_variable (_internal tviol_ADA7_CLKA ~extieee.std_logic_1164.X01 0 47614 (_process 0 ((i 2)))))
		(_variable (_internal ADA7_CLKA_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 47615 (_process 0 )))
		(_variable (_internal tviol_ADA6_CLKA ~extieee.std_logic_1164.X01 0 47616 (_process 0 ((i 2)))))
		(_variable (_internal ADA6_CLKA_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 47617 (_process 0 )))
		(_variable (_internal tviol_ADA5_CLKA ~extieee.std_logic_1164.X01 0 47618 (_process 0 ((i 2)))))
		(_variable (_internal ADA5_CLKA_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 47619 (_process 0 )))
		(_variable (_internal tviol_ADA4_CLKA ~extieee.std_logic_1164.X01 0 47620 (_process 0 ((i 2)))))
		(_variable (_internal ADA4_CLKA_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 47621 (_process 0 )))
		(_variable (_internal tviol_ADA3_CLKA ~extieee.std_logic_1164.X01 0 47622 (_process 0 ((i 2)))))
		(_variable (_internal ADA3_CLKA_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 47623 (_process 0 )))
		(_variable (_internal tviol_ADA2_CLKA ~extieee.std_logic_1164.X01 0 47624 (_process 0 ((i 2)))))
		(_variable (_internal ADA2_CLKA_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 47625 (_process 0 )))
		(_variable (_internal tviol_ADA1_CLKA ~extieee.std_logic_1164.X01 0 47626 (_process 0 ((i 2)))))
		(_variable (_internal ADA1_CLKA_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 47627 (_process 0 )))
		(_variable (_internal tviol_CEA_CLKA ~extieee.std_logic_1164.X01 0 47628 (_process 0 ((i 2)))))
		(_variable (_internal CEA_CLKA_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 47629 (_process 0 )))
		(_variable (_internal tviol_OCEA_CLKA ~extieee.std_logic_1164.X01 0 47630 (_process 0 ((i 2)))))
		(_variable (_internal OCEA_CLKA_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 47631 (_process 0 )))
		(_variable (_internal tviol_CLKA_CLKA ~extieee.std_logic_1164.X01 0 47632 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLKA ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 47633 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 30 0 47596 (_process (_simple)(_target(12)(13))(_sensitivity(18)(20)(22)(24)(26)(28)(30)(32)(34)(36)(38)(40)(41)(42)(44)(46)(48))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(826360897 50 )
		(1095453763 )
		(826360897 49 )
		(826360897 48 )
		(960578625 )
		(943801409 )
		(927024193 )
		(910246977 )
		(893469761 )
		(876692545 )
		(859915329 )
		(843138113 )
		(826360897 )
		(4277571 )
		(1095058255 )
		(826363716 )
		(809586500 )
	)
	(_model . Structure 31 -1
	)
)
V 000050 55 1727          1367697035661 Structure
(_unit VHDL (gsr5mode 0 47933 (structure 0 47940 ))
	(_version v98)
	(_time 1367697035662 2013.05.04 12:50:35)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 9697c39893c0c0859293d2cc919092909390919195)
	(_entity
		(_time 1367697035656)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 943 (_entity (_in ((i 1))))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 944 (_entity (_out ((i 1))))))
			)
		)
		(.machxo2.components.gsr
			(_object
				(_port (_internal gsr ~extieee.std_logic_1164.STD_LOGIC 0 930 (_entity (_in ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 47943 (_component .machxo2.components.inv )
		(_port
			((a)(GSRP))
			((z)(GSRMODE))
		)
		(_use (_entity machxo2 inv)
			(_port
				((a)(a))
				((z)(z))
			)
		)
	)
	(_instantiation INST20 0 47945 (_component .machxo2.components.gsr )
		(_port
			((gsr)(GSRMODE))
		)
		(_use (_entity machxo2 gsr)
			(_port
				((gsr)(gsr))
			)
		)
	)
	(_object
		(_port (_internal GSRP ~extieee.std_logic_1164.STD_LOGIC 0 47934 (_entity (_in ))))
		(_signal (_internal GSRMODE ~extieee.std_logic_1164.STD_LOGIC 0 47941 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2590          1367697035672 Structure
(_unit VHDL (gsr_instb 0 47955 (structure 0 47971 ))
	(_version v98)
	(_time 1367697035673 2013.05.04 12:50:35)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code a6a7f3f0a3f0f0b3f3a4bffca2a1a5a1a2a0a4a0a1)
	(_attribute vital vital_level0)
	(_entity
		(_time 1367697035667)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(GSR5MODE
			(_object
				(_port (_internal GSRP ~extieee.std_logic_1164.STD_LOGIC 0 47977 (_entity (_in ))))
			)
		)
	)
	(_instantiation GSR_INST_GSRMODE 0 47980 (_component GSR5MODE )
		(_port
			((GSRP)(GSRNET_ipd))
		)
		(_use (_entity . GSR5MODE)
		)
	)
	(_block WireDelay 0 47984 
		(_object
			(_process
				(line__47986(_architecture 0 0 47986 (_procedure_call (_simple)(_target(1))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 47958 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 47959 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 47960 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 47961 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 47961 (_entity (_string \"GSR_INSTB"\))))
		(_generic (_internal tipd_GSRNET ~extvital2000.VITAL_Timing.VitalDelayType01 0 47963 (_entity (((ns 0))((ns 0))))))
		(_port (_internal GSRNET ~extieee.std_logic_1164.STD_LOGIC 0 47965 (_entity (_in ))))
		(_signal (_internal GSRNET_ipd ~extieee.std_logic_1164.STD_LOGIC 0 47974 (_architecture (_uni ((i 1)))(_param_out))))
		(_process
			(VitalBehavior(_architecture 1 0 47989 (_process (_simple)(_sensitivity(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 334075        1367697035840 Structure
(_unit VHDL (ucontrolroicclk 0 48010 (structure 0 48057 ))
	(_version v98)
	(_time 1367697035841 2013.05.04 12:50:35)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 424214404315405417141416501845441145404414444b)
	(_entity
		(_time 1367697035682)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_component
		(SLICE_0
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 48595 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 48595 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 48595 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 48596 (_entity (_in ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 48596 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 48596 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 48597 (_entity (_out ))))
			)
		)
		(SLICE_1
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 48600 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 48600 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 48600 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 48601 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 48601 (_entity (_out ))))
			)
		)
		(SLICE_2
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 48604 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 48604 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 48604 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 48605 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 48605 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 48605 (_entity (_out ))))
			)
		)
		(SLICE_3
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 48608 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 48608 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 48608 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 48609 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 48609 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 48609 (_entity (_out ))))
			)
		)
		(SLICE_4
			(_object
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 48612 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 48612 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 48612 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 48613 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 48613 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 48613 (_entity (_out ))))
			)
		)
		(SLICE_5
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 48616 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 48616 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 48616 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 48617 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 48617 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 48617 (_entity (_out ))))
			)
		)
		(SLICE_6
			(_object
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 48620 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 48620 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 48620 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 48621 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 48621 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 48621 (_entity (_out ))))
			)
		)
		(SLICE_7
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 48624 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 48624 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 48624 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 48625 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 48625 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 48625 (_entity (_out ))))
			)
		)
		(SLICE_8
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 48628 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 48628 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 48628 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 48629 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 48629 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 48629 (_entity (_out ))))
			)
		)
		(SLICE_9
			(_object
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 48632 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 48632 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 48632 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 48633 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 48633 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 48633 (_entity (_out ))))
			)
		)
		(SLICE_10
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 48636 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 48636 (_entity (_in ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 48636 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 48637 (_entity (_out ))))
			)
		)
		(SLICE_11
			(_object
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 48640 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 48640 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 48640 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 48641 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 48641 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 48641 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 48642 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 48642 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 48642 (_entity (_out ))))
			)
		)
		(SLICE_12
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 48645 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 48645 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 48645 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 48646 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 48646 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 48646 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 48647 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 48647 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 48647 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 48648 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 48648 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 48648 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 48649 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 48649 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 48649 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 48650 (_entity (_out ))))
			)
		)
		(SLICE_13
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 48653 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 48653 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 48653 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 48654 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 48654 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 48654 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 48655 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 48655 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 48655 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 48656 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 48656 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 48656 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 48657 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 48657 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 48657 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 48658 (_entity (_out ))))
			)
		)
		(SLICE_14
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 48661 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 48661 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 48661 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 48662 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 48662 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 48662 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 48663 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 48663 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 48663 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 48664 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 48664 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 48664 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 48665 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 48665 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 48665 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 48666 (_entity (_out ))))
			)
		)
		(SLICE_15
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 48669 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 48669 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 48669 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 48670 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 48670 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 48670 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 48671 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 48671 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 48671 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 48672 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 48672 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 48672 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 48673 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 48673 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 48673 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 48674 (_entity (_out ))))
			)
		)
		(SLICE_16
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 48677 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 48677 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 48677 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 48678 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 48678 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 48678 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 48679 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 48679 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 48679 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 48680 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 48680 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 48680 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 48681 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 48681 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 48681 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 48682 (_entity (_out ))))
			)
		)
		(SLICE_17
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 48685 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 48685 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 48685 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 48686 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 48686 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 48686 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 48687 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 48687 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 48687 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 48688 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 48688 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 48688 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 48689 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 48689 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 48689 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 48690 (_entity (_out ))))
			)
		)
		(SLICE_18
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 48693 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 48693 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 48693 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 48694 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 48694 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 48694 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 48695 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 48695 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 48695 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 48696 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 48696 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 48696 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 48697 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 48697 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 48697 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 48698 (_entity (_out ))))
			)
		)
		(SLICE_19
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 48701 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 48701 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 48701 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 48702 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 48702 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 48702 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 48703 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 48703 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 48703 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 48704 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 48704 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 48704 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 48705 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 48705 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 48705 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 48706 (_entity (_out ))))
			)
		)
		(SLICE_20
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 48709 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 48709 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 48709 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 48710 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 48710 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 48710 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 48711 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 48711 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 48711 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 48712 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 48712 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 48712 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 48713 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 48713 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 48713 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 48714 (_entity (_out ))))
			)
		)
		(SLICE_21
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 48717 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 48717 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 48717 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 48718 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 48718 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 48718 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 48719 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 48719 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 48719 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 48720 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 48720 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 48720 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 48721 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 48721 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 48721 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 48722 (_entity (_out ))))
			)
		)
		(SLICE_22
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 48725 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 48725 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 48725 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 48726 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 48726 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 48726 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 48727 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 48727 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 48727 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 48728 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 48728 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 48728 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 48729 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 48729 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 48729 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 48730 (_entity (_out ))))
			)
		)
		(SLICE_23
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 48733 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 48733 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 48733 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 48734 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 48734 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 48734 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 48735 (_entity (_in ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 48735 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 48735 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 48736 (_entity (_out ))))
			)
		)
		(SLICE_24
			(_object
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 48739 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 48739 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 48739 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 48740 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 48740 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 48740 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 48741 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 48741 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 48741 (_entity (_out ))))
			)
		)
		(SLICE_25
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 48744 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 48744 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 48744 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 48745 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 48745 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 48745 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 48746 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 48746 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 48746 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 48747 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 48747 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 48747 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 48748 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 48748 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 48748 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 48749 (_entity (_out ))))
			)
		)
		(SLICE_26
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 48752 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 48752 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 48752 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 48753 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 48753 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 48753 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 48754 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 48754 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 48754 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 48755 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 48755 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 48755 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 48756 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 48756 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 48756 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 48757 (_entity (_out ))))
			)
		)
		(SLICE_27
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 48760 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 48760 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 48760 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 48761 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 48761 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 48761 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 48762 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 48762 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 48762 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 48763 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 48763 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 48763 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 48764 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 48764 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 48764 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 48765 (_entity (_out ))))
			)
		)
		(SLICE_28
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 48768 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 48768 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 48768 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 48769 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 48769 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 48769 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 48770 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 48770 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 48770 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 48771 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 48771 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 48771 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 48772 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 48772 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 48772 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 48773 (_entity (_out ))))
			)
		)
		(SLICE_29
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 48776 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 48776 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 48776 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 48777 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 48777 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 48777 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 48778 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 48778 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 48778 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 48779 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 48779 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 48779 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 48780 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 48780 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 48780 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 48781 (_entity (_out ))))
			)
		)
		(SLICE_30
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 48784 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 48784 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 48784 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 48785 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 48785 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 48785 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 48786 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 48786 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 48786 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 48787 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 48787 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 48787 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 48788 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 48788 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 48788 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 48789 (_entity (_out ))))
			)
		)
		(SLICE_31
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 48792 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 48792 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 48792 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 48793 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 48793 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 48793 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 48794 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 48794 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 48794 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 48795 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 48795 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 48795 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 48796 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 48796 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 48796 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 48797 (_entity (_out ))))
			)
		)
		(SLICE_32
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 48800 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 48800 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 48800 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 48801 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 48801 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 48801 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 48802 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 48802 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 48802 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 48803 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 48803 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 48803 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 48804 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 48804 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 48804 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 48805 (_entity (_out ))))
			)
		)
		(SLICE_33
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 48808 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 48808 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 48808 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 48809 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 48809 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 48809 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 48810 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 48810 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 48810 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 48811 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 48811 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 48811 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 48812 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 48812 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 48812 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 48813 (_entity (_out ))))
			)
		)
		(SLICE_34
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 48816 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 48816 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 48816 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 48817 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 48817 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 48817 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 48818 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 48818 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 48818 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 48819 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 48819 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 48819 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 48820 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 48820 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 48820 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 48821 (_entity (_out ))))
			)
		)
		(SLICE_35
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 48824 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 48824 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 48824 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 48825 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 48825 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 48825 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 48826 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 48826 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 48826 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 48827 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 48827 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 48827 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 48828 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 48828 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 48828 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 48829 (_entity (_out ))))
			)
		)
		(SLICE_36
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 48832 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 48832 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 48832 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 48833 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 48833 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 48833 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 48834 (_entity (_in ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 48834 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 48834 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 48835 (_entity (_out ))))
			)
		)
		(SLICE_37
			(_object
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 48838 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 48838 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 48838 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 48839 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 48839 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 48839 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 48840 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 48840 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 48840 (_entity (_out ))))
			)
		)
		(SLICE_38
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 48843 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 48843 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 48843 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 48844 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 48844 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 48844 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 48845 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 48845 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 48845 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 48846 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 48846 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 48846 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 48847 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 48847 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 48847 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 48848 (_entity (_out ))))
			)
		)
		(SLICE_39
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 48851 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 48851 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 48851 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 48852 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 48852 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 48852 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 48853 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 48853 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 48853 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 48854 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 48854 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 48854 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 48855 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 48855 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 48855 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 48856 (_entity (_out ))))
			)
		)
		(SLICE_40
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 48859 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 48859 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 48859 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 48860 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 48860 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 48860 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 48861 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 48861 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 48861 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 48862 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 48862 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 48862 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 48863 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 48863 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 48863 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 48864 (_entity (_out ))))
			)
		)
		(SLICE_41
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 48867 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 48867 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 48867 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 48868 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 48868 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 48868 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 48869 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 48869 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 48869 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 48870 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 48870 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 48870 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 48871 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 48871 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 48871 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 48872 (_entity (_out ))))
			)
		)
		(SLICE_42
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 48875 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 48875 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 48875 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 48876 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 48876 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 48876 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 48877 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 48877 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 48877 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 48878 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 48878 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 48878 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 48879 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 48879 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 48879 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 48880 (_entity (_out ))))
			)
		)
		(SLICE_43
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 48883 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 48883 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 48883 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 48884 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 48884 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 48884 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 48885 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 48885 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 48885 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 48886 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 48886 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 48886 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 48887 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 48887 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 48887 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 48888 (_entity (_out ))))
			)
		)
		(SLICE_44
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 48891 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 48891 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 48891 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 48892 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 48892 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 48892 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 48893 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 48893 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 48893 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 48894 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 48894 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 48894 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 48895 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 48895 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 48895 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 48896 (_entity (_out ))))
			)
		)
		(SLICE_45
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 48899 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 48899 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 48899 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 48900 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 48900 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 48900 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 48901 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 48901 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 48901 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 48902 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 48902 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 48902 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 48903 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 48903 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 48903 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 48904 (_entity (_out ))))
			)
		)
		(SLICE_46
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 48907 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 48907 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 48907 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 48908 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 48908 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 48908 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 48909 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 48909 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 48909 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 48910 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 48910 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 48910 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 48911 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 48911 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 48911 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 48912 (_entity (_out ))))
			)
		)
		(SLICE_47
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 48915 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 48915 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 48915 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 48916 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 48916 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 48916 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 48917 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 48917 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 48917 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 48918 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 48918 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 48918 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 48919 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 48919 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 48919 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 48920 (_entity (_out ))))
			)
		)
		(SLICE_48
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 48923 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 48923 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 48923 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 48924 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 48924 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 48924 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 48925 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 48925 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 48925 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 48926 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 48926 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 48926 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 48927 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 48927 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 48927 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 48928 (_entity (_out ))))
			)
		)
		(SLICE_49
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 48931 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 48931 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 48931 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 48932 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 48932 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 48932 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 48933 (_entity (_in ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 48933 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 48933 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 48934 (_entity (_out ))))
			)
		)
		(SLICE_50
			(_object
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 48937 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 48937 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 48937 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 48938 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 48938 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 48938 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 48939 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 48939 (_entity (_out ))))
			)
		)
		(SLICE_51
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 48942 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 48942 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 48942 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 48943 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 48943 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 48943 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 48944 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 48944 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 48944 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 48945 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 48945 (_entity (_out ))))
			)
		)
		(SLICE_52
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 48948 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 48948 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 48948 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 48949 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 48949 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 48949 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 48950 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 48950 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 48950 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 48951 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 48951 (_entity (_out ))))
			)
		)
		(SLICE_53
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 48954 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 48954 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 48954 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 48955 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 48955 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 48955 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 48956 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 48956 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 48956 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 48957 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 48957 (_entity (_out ))))
			)
		)
		(SLICE_54
			(_object
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 48960 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 48960 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 48960 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 48961 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 48961 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 48961 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 48962 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 48962 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 48962 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 48963 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 48963 (_entity (_out ))))
			)
		)
		(SLICE_55
			(_object
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 48966 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 48966 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 48966 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 48967 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 48967 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 48967 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 48968 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 48968 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 48968 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 48969 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 48969 (_entity (_out ))))
			)
		)
		(SLICE_56
			(_object
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 48972 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 48972 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 48972 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 48973 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 48973 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 48973 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 48974 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 48974 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 48974 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 48975 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 48975 (_entity (_out ))))
			)
		)
		(SLICE_57
			(_object
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 48978 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 48978 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 48978 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 48979 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 48979 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 48979 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 48980 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 48980 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 48980 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 48981 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 48981 (_entity (_out ))))
			)
		)
		(SLICE_58
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 48984 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 48984 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 48984 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 48985 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 48985 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 48985 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 48986 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 48986 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 48986 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 48987 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 48987 (_entity (_out ))))
			)
		)
		(SLICE_59
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 48990 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 48990 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 48990 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 48991 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 48991 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 48991 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 48992 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 48992 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 48992 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 48993 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 48993 (_entity (_out ))))
			)
		)
		(SLICE_83
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 48996 (_entity (_in ))))
				(_port (_internal M1 ~extieee.std_logic_1164.STD_LOGIC 0 48996 (_entity (_in ))))
				(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 48996 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 48997 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 48997 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 48997 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 48998 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 48998 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 48998 (_entity (_out ))))
			)
		)
		(SLICE_84
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 49001 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 49001 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 49001 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 49002 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 49002 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 49002 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 49003 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 49003 (_entity (_in ))))
				(_port (_internal M1 ~extieee.std_logic_1164.STD_LOGIC 0 49003 (_entity (_in ))))
				(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 49004 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 49004 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 49004 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 49005 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 49005 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 49005 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 49006 (_entity (_out ))))
			)
		)
		(SLICE_85
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 49009 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 49009 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 49009 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 49010 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 49010 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 49010 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 49011 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 49011 (_entity (_in ))))
				(_port (_internal M1 ~extieee.std_logic_1164.STD_LOGIC 0 49011 (_entity (_in ))))
				(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 49012 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 49012 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 49012 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 49013 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 49013 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 49013 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 49014 (_entity (_out ))))
			)
		)
		(SLICE_86
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 49017 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 49017 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 49017 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 49018 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 49018 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 49018 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 49019 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 49019 (_entity (_in ))))
				(_port (_internal M1 ~extieee.std_logic_1164.STD_LOGIC 0 49019 (_entity (_in ))))
				(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 49020 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 49020 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 49020 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 49021 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 49021 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 49021 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 49022 (_entity (_out ))))
			)
		)
		(SLICE_87
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 49025 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 49025 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 49025 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 49026 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 49026 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 49026 (_entity (_in ))))
				(_port (_internal M1 ~extieee.std_logic_1164.STD_LOGIC 0 49027 (_entity (_in ))))
				(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 49027 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 49027 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 49028 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 49028 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 49028 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 49029 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 49029 (_entity (_out ))))
			)
		)
		(SLICE_88
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 49032 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 49032 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 49032 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 49033 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 49033 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 49033 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 49034 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 49034 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 49034 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 49035 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 49035 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 49035 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 49036 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 49036 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 49036 (_entity (_out ))))
			)
		)
		(SLICE_89
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 49039 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 49039 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 49039 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 49040 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 49040 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 49040 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 49041 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 49041 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 49041 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 49042 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 49042 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 49042 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 49043 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 49043 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 49043 (_entity (_out ))))
			)
		)
		(SLICE_90
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 49046 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 49046 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 49046 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 49047 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 49047 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 49047 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 49048 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 49048 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 49048 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 49049 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 49049 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 49049 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 49050 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 49050 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 49050 (_entity (_out ))))
			)
		)
		(SLICE_91
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 49053 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 49053 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 49053 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 49054 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 49054 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 49054 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 49055 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 49055 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 49055 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 49056 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 49056 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 49056 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 49057 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 49057 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 49057 (_entity (_out ))))
			)
		)
		(SLICE_92
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 49060 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 49060 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 49060 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 49061 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 49061 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 49061 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 49062 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 49062 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 49062 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 49063 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 49063 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 49063 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 49064 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 49064 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 49064 (_entity (_out ))))
			)
		)
		(SLICE_93
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 49067 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 49067 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 49067 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 49068 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 49068 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 49068 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 49069 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 49069 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 49069 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 49070 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 49070 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 49070 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 49071 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 49071 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 49071 (_entity (_out ))))
			)
		)
		(SLICE_94
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 49074 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 49074 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 49074 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 49075 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 49075 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 49075 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 49076 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 49076 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 49076 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 49077 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 49077 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 49077 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 49078 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 49078 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 49078 (_entity (_out ))))
			)
		)
		(SLICE_95
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 49081 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 49081 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 49081 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 49082 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 49082 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 49082 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 49083 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 49083 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 49083 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 49084 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 49084 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 49084 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 49085 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 49085 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 49085 (_entity (_out ))))
			)
		)
		(SLICE_96
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 49088 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 49088 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 49088 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 49089 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 49089 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 49089 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 49090 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 49090 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 49090 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 49091 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 49091 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 49091 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 49092 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 49092 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 49092 (_entity (_out ))))
			)
		)
		(SLICE_97
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 49095 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 49095 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 49095 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 49096 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 49096 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 49096 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 49097 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 49097 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 49097 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 49098 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 49098 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 49098 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 49099 (_entity (_out ))))
			)
		)
		(un1_pc167_2_1_SLICE_98
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 49102 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 49102 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 49102 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 49103 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 49103 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 49103 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 49104 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 49104 (_entity (_in ))))
				(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 49104 (_entity (_in ))))
				(_port (_internal OFX0 ~extieee.std_logic_1164.STD_LOGIC 0 49105 (_entity (_out ))))
			)
		)
		(SLICE_99
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 49108 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 49108 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 49108 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 49109 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 49109 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 49109 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 49110 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 49110 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 49110 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 49111 (_entity (_out ))))
			)
		)
		(SLICE_100
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 49114 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 49114 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 49114 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 49115 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 49115 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 49115 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 49116 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 49116 (_entity (_in ))))
				(_port (_internal M1 ~extieee.std_logic_1164.STD_LOGIC 0 49116 (_entity (_in ))))
				(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 49117 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 49117 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 49117 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 49118 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 49118 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 49118 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 49119 (_entity (_out ))))
			)
		)
		(SLICE_101
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 49122 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 49122 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 49122 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 49123 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 49123 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 49123 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 49124 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 49124 (_entity (_in ))))
				(_port (_internal M1 ~extieee.std_logic_1164.STD_LOGIC 0 49124 (_entity (_in ))))
				(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 49125 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 49125 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 49125 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 49126 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 49126 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 49126 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 49127 (_entity (_out ))))
			)
		)
		(SLICE_102
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 49130 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 49130 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 49130 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 49131 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 49131 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 49131 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 49132 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 49132 (_entity (_in ))))
				(_port (_internal M1 ~extieee.std_logic_1164.STD_LOGIC 0 49132 (_entity (_in ))))
				(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 49133 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 49133 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 49133 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 49134 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 49134 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 49134 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 49135 (_entity (_out ))))
			)
		)
		(SLICE_103
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 49138 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 49138 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 49138 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 49139 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 49139 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 49139 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 49140 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 49140 (_entity (_in ))))
				(_port (_internal M1 ~extieee.std_logic_1164.STD_LOGIC 0 49140 (_entity (_in ))))
				(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 49141 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 49141 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 49141 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 49142 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 49142 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 49142 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 49143 (_entity (_out ))))
			)
		)
		(SLICE_104
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 49146 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 49146 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 49146 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 49147 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 49147 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 49147 (_entity (_in ))))
				(_port (_internal M1 ~extieee.std_logic_1164.STD_LOGIC 0 49148 (_entity (_in ))))
				(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 49148 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 49148 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 49149 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 49149 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 49149 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 49150 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 49150 (_entity (_out ))))
			)
		)
		(SLICE_105
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 49153 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 49153 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 49153 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 49154 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 49154 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 49154 (_entity (_in ))))
				(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 49155 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 49155 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 49155 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 49156 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 49156 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 49156 (_entity (_out ))))
			)
		)
		(SLICE_106
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 49159 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 49159 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 49159 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 49160 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 49160 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 49160 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 49161 (_entity (_in ))))
				(_port (_internal M1 ~extieee.std_logic_1164.STD_LOGIC 0 49161 (_entity (_in ))))
				(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 49161 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 49162 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 49162 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 49162 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 49163 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 49163 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 49163 (_entity (_out ))))
			)
		)
		(SLICE_107
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 49166 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 49166 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 49166 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 49167 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 49167 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 49167 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 49168 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 49168 (_entity (_in ))))
				(_port (_internal M1 ~extieee.std_logic_1164.STD_LOGIC 0 49168 (_entity (_in ))))
				(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 49169 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 49169 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 49169 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 49170 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 49170 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 49170 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 49171 (_entity (_out ))))
			)
		)
		(SLICE_108
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 49174 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 49174 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 49174 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 49175 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 49175 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 49175 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 49176 (_entity (_in ))))
				(_port (_internal M1 ~extieee.std_logic_1164.STD_LOGIC 0 49176 (_entity (_in ))))
				(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 49176 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 49177 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 49177 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 49177 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 49178 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 49178 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 49178 (_entity (_out ))))
			)
		)
		(SLICE_109
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 49181 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 49181 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 49181 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 49182 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 49182 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 49182 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 49183 (_entity (_in ))))
				(_port (_internal M1 ~extieee.std_logic_1164.STD_LOGIC 0 49183 (_entity (_in ))))
				(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 49183 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 49184 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 49184 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 49184 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 49185 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 49185 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 49185 (_entity (_out ))))
			)
		)
		(SLICE_110
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 49188 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 49188 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 49188 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 49189 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 49189 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 49189 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 49190 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 49190 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 49190 (_entity (_out ))))
			)
		)
		(SLICE_111
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 49193 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 49193 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 49193 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 49194 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 49194 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 49194 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 49195 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 49195 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 49195 (_entity (_out ))))
			)
		)
		(SLICE_112
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 49198 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 49198 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 49198 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 49199 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 49199 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 49199 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 49200 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 49200 (_entity (_out ))))
			)
		)
		(SLICE_113
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 49203 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 49203 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 49203 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 49204 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 49204 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 49204 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 49205 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 49205 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 49205 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 49206 (_entity (_out ))))
			)
		)
		(SLICE_114
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 49209 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 49209 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 49209 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 49210 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 49210 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 49210 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 49211 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 49211 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 49211 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 49212 (_entity (_out ))))
			)
		)
		(SLICE_115
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 49215 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 49215 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 49215 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 49216 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 49216 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 49216 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 49217 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 49217 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 49217 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 49218 (_entity (_out ))))
			)
		)
		(SLICE_116
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 49221 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 49221 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 49221 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 49222 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 49222 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 49222 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 49223 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 49223 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 49223 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 49224 (_entity (_out ))))
			)
		)
		(SLICE_117
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 49227 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 49227 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 49227 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 49228 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 49228 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 49228 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 49229 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 49229 (_entity (_out ))))
			)
		)
		(SLICE_118
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 49232 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 49232 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 49232 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 49233 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 49233 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 49233 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 49234 (_entity (_in ))))
				(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 49234 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 49234 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 49235 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 49235 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 49235 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 49236 (_entity (_out ))))
			)
		)
		(SLICE_119
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 49239 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 49239 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 49239 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 49240 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 49240 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 49240 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 49241 (_entity (_in ))))
				(_port (_internal M1 ~extieee.std_logic_1164.STD_LOGIC 0 49241 (_entity (_in ))))
				(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 49241 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 49242 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 49242 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 49242 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 49243 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 49243 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 49243 (_entity (_out ))))
			)
		)
		(SLICE_120
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 49246 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 49246 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 49246 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 49247 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 49247 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 49247 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 49248 (_entity (_in ))))
				(_port (_internal M1 ~extieee.std_logic_1164.STD_LOGIC 0 49248 (_entity (_in ))))
				(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 49248 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 49249 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 49249 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 49249 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 49250 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 49250 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 49250 (_entity (_out ))))
			)
		)
		(SLICE_121
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 49253 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 49253 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 49253 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 49254 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 49254 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 49254 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 49255 (_entity (_in ))))
				(_port (_internal M1 ~extieee.std_logic_1164.STD_LOGIC 0 49255 (_entity (_in ))))
				(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 49255 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 49256 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 49256 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 49256 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 49257 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 49257 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 49257 (_entity (_out ))))
			)
		)
		(SLICE_122
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 49260 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 49260 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 49260 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 49261 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 49261 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 49261 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 49262 (_entity (_in ))))
				(_port (_internal M1 ~extieee.std_logic_1164.STD_LOGIC 0 49262 (_entity (_in ))))
				(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 49262 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 49263 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 49263 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 49263 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 49264 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 49264 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 49264 (_entity (_out ))))
			)
		)
		(SLICE_123
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 49267 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 49267 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 49267 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 49268 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 49268 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 49268 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 49269 (_entity (_in ))))
				(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 49269 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 49269 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 49270 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 49270 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 49270 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 49271 (_entity (_out ))))
			)
		)
		(SLICE_124
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 49274 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 49274 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 49274 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 49275 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 49275 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 49275 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 49276 (_entity (_in ))))
				(_port (_internal M1 ~extieee.std_logic_1164.STD_LOGIC 0 49276 (_entity (_in ))))
				(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 49276 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 49277 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 49277 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 49277 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 49278 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 49278 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 49278 (_entity (_out ))))
			)
		)
		(SLICE_125
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 49281 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 49281 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 49281 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 49282 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 49282 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 49282 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 49283 (_entity (_in ))))
				(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 49283 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 49283 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 49284 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 49284 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 49284 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 49285 (_entity (_out ))))
			)
		)
		(SLICE_126
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 49288 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 49288 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 49288 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 49289 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 49289 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 49289 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 49290 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 49290 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 49290 (_entity (_out ))))
			)
		)
		(SLICE_127
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 49293 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 49293 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 49293 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 49294 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 49294 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 49294 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 49295 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 49295 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 49295 (_entity (_out ))))
			)
		)
		(SLICE_128
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 49298 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 49298 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 49298 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 49299 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 49299 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 49299 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 49300 (_entity (_in ))))
				(_port (_internal M1 ~extieee.std_logic_1164.STD_LOGIC 0 49300 (_entity (_in ))))
				(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 49300 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 49301 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 49301 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 49301 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 49302 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 49302 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 49302 (_entity (_out ))))
			)
		)
		(SLICE_129
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 49305 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 49305 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 49305 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 49306 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 49306 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 49306 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 49307 (_entity (_in ))))
				(_port (_internal M1 ~extieee.std_logic_1164.STD_LOGIC 0 49307 (_entity (_in ))))
				(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 49307 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 49308 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 49308 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 49308 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 49309 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 49309 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 49309 (_entity (_out ))))
			)
		)
		(SLICE_130
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 49312 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 49312 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 49312 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 49313 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 49313 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 49313 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 49314 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 49314 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 49314 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 49315 (_entity (_out ))))
			)
		)
		(SLICE_131
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 49318 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 49318 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 49318 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 49319 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 49319 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 49319 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 49320 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 49320 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 49320 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 49321 (_entity (_out ))))
			)
		)
		(SLICE_132
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 49324 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 49324 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 49324 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 49325 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 49325 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 49325 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 49326 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 49326 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 49326 (_entity (_out ))))
			)
		)
		(SLICE_133
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 49329 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 49329 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 49329 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 49330 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 49330 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 49330 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 49331 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 49331 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 49331 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 49332 (_entity (_out ))))
			)
		)
		(SLICE_134
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 49335 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 49335 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 49335 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 49336 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 49336 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 49336 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 49337 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 49337 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 49337 (_entity (_out ))))
			)
		)
		(SLICE_135
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 49340 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 49340 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 49340 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 49341 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 49341 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 49341 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 49342 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 49342 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 49342 (_entity (_out ))))
			)
		)
		(SLICE_136
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 49345 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 49345 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 49345 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 49346 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 49346 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 49346 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 49347 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 49347 (_entity (_out ))))
			)
		)
		(SLICE_137
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 49350 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 49350 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 49350 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 49351 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 49351 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 49351 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 49352 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 49352 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 49352 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 49353 (_entity (_out ))))
			)
		)
		(SLICE_138
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 49356 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 49356 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 49356 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 49357 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 49357 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 49357 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 49358 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 49358 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 49358 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 49359 (_entity (_out ))))
			)
		)
		(SLICE_139
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 49362 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 49362 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 49362 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 49363 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 49363 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 49363 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 49364 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 49364 (_entity (_out ))))
			)
		)
		(SLICE_140
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 49367 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 49367 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 49367 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 49368 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 49368 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 49368 (_entity (_in ))))
				(_port (_internal M1 ~extieee.std_logic_1164.STD_LOGIC 0 49369 (_entity (_in ))))
				(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 49369 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 49369 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 49370 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 49370 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 49370 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 49371 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 49371 (_entity (_out ))))
			)
		)
		(SLICE_141
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 49374 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 49374 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 49374 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 49375 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 49375 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 49375 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 49376 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 49376 (_entity (_out ))))
			)
		)
		(SLICE_142
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 49379 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 49379 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 49379 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 49380 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 49380 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 49380 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 49381 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 49381 (_entity (_out ))))
			)
		)
		(SLICE_143
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 49384 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 49384 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 49384 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 49385 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 49385 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 49385 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 49386 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 49386 (_entity (_out ))))
			)
		)
		(SLICE_144
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 49389 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 49389 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 49389 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 49390 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 49390 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 49390 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 49391 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 49391 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 49391 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 49392 (_entity (_out ))))
			)
		)
		(SLICE_145
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 49395 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 49395 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 49395 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 49396 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 49396 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 49396 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 49397 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 49397 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 49397 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 49398 (_entity (_out ))))
			)
		)
		(SLICE_146
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 49401 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 49401 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 49401 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 49402 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 49402 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 49402 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 49403 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 49403 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 49403 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 49404 (_entity (_out ))))
			)
		)
		(SLICE_147
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 49407 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 49407 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 49407 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 49408 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 49408 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 49408 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 49409 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 49409 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 49409 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 49410 (_entity (_out ))))
			)
		)
		(SLICE_148
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 49413 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 49413 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 49413 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 49414 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 49414 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 49414 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 49415 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 49415 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 49415 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 49416 (_entity (_out ))))
			)
		)
		(SLICE_149
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 49419 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 49419 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 49419 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 49420 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 49420 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 49420 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 49421 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 49421 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 49421 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 49422 (_entity (_out ))))
			)
		)
		(SLICE_150
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 49425 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 49425 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 49425 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 49426 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 49426 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 49426 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 49427 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 49427 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 49427 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 49428 (_entity (_out ))))
			)
		)
		(SLICE_151
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 49431 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 49431 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 49431 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 49432 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 49432 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 49432 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 49433 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 49433 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 49433 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 49434 (_entity (_out ))))
			)
		)
		(SLICE_152
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 49437 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 49437 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 49437 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 49438 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 49438 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 49438 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 49439 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 49439 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 49439 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 49440 (_entity (_out ))))
			)
		)
		(SLICE_153
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 49443 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 49443 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 49443 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 49444 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 49444 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 49444 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 49445 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 49445 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 49445 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 49446 (_entity (_out ))))
			)
		)
		(SLICE_154
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 49449 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 49449 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 49449 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 49450 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 49450 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 49450 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 49451 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 49451 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 49451 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 49452 (_entity (_out ))))
			)
		)
		(SLICE_155
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 49455 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 49455 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 49455 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 49456 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 49456 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 49456 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 49457 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 49457 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 49457 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 49458 (_entity (_out ))))
			)
		)
		(SLICE_156
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 49461 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 49461 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 49461 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 49462 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 49462 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 49462 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 49463 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 49463 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 49463 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 49464 (_entity (_out ))))
			)
		)
		(SLICE_157
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 49467 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 49467 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 49467 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 49468 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 49468 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 49468 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 49469 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 49469 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 49469 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 49470 (_entity (_out ))))
			)
		)
		(SLICE_158
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 49473 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 49473 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 49473 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 49474 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 49474 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 49474 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 49475 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 49475 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 49475 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 49476 (_entity (_out ))))
			)
		)
		(SLICE_159
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 49479 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 49479 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 49479 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 49480 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 49480 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 49480 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 49481 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 49481 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 49481 (_entity (_out ))))
			)
		)
		(SLICE_160
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 49484 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 49484 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 49484 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 49485 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 49485 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 49485 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 49486 (_entity (_out ))))
			)
		)
		(SLICE_161
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 49489 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 49489 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 49489 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 49490 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 49490 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 49490 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 49491 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 49491 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 49491 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 49492 (_entity (_out ))))
			)
		)
		(SLICE_162
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 49495 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 49495 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 49495 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 49496 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 49496 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 49496 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 49497 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 49497 (_entity (_out ))))
			)
		)
		(SLICE_163
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 49500 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 49500 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 49500 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 49501 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 49501 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 49501 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 49502 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 49502 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 49502 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 49503 (_entity (_out ))))
			)
		)
		(SLICE_164
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 49506 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 49506 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 49506 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 49507 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 49507 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 49507 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 49508 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 49508 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 49508 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 49509 (_entity (_out ))))
			)
		)
		(SLICE_165
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 49512 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 49512 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 49512 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 49513 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 49513 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 49513 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 49514 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 49514 (_entity (_in ))))
				(_port (_internal M1 ~extieee.std_logic_1164.STD_LOGIC 0 49514 (_entity (_in ))))
				(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 49515 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 49515 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 49515 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 49516 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 49516 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 49516 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 49517 (_entity (_out ))))
			)
		)
		(SLICE_166
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 49520 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 49520 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 49520 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 49521 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 49521 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 49521 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 49522 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 49522 (_entity (_in ))))
				(_port (_internal M1 ~extieee.std_logic_1164.STD_LOGIC 0 49522 (_entity (_in ))))
				(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 49523 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 49523 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 49523 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 49524 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 49524 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 49524 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 49525 (_entity (_out ))))
			)
		)
		(clocks_out_0_B
			(_object
				(_port (_internal IOLDO ~extieee.std_logic_1164.STD_LOGIC 0 49528 (_entity (_in ))))
				(_port (_internal clocksout0 ~extieee.std_logic_1164.STD_LOGIC 0 49528 (_entity (_out ))))
			)
		)
		(clocks_out_0_MGIOL
			(_object
				(_port (_internal IOLDO ~extieee.std_logic_1164.STD_LOGIC 0 49531 (_entity (_out ))))
				(_port (_internal OPOS ~extieee.std_logic_1164.STD_LOGIC 0 49531 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 49531 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 49532 (_entity (_in ))))
			)
		)
		(uCclkB
			(_object
				(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 49535 (_entity (_out ))))
				(_port (_internal uCclkS ~extieee.std_logic_1164.STD_LOGIC 0 49535 (_entity (_in ))))
			)
		)
		(PC_1_probe_39_0_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 49538 (_entity (_in ))))
				(_port (_internal PC1probe390 ~extieee.std_logic_1164.STD_LOGIC 0 49538 (_entity (_out ))))
			)
		)
		(PC_1_probe_38_1_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 49541 (_entity (_in ))))
				(_port (_internal PC1probe381 ~extieee.std_logic_1164.STD_LOGIC 0 49541 (_entity (_out ))))
			)
		)
		(PC_1_probe_37_2_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 49544 (_entity (_in ))))
				(_port (_internal PC1probe372 ~extieee.std_logic_1164.STD_LOGIC 0 49544 (_entity (_out ))))
			)
		)
		(PC_1_probe_36_3_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 49547 (_entity (_in ))))
				(_port (_internal PC1probe363 ~extieee.std_logic_1164.STD_LOGIC 0 49547 (_entity (_out ))))
			)
		)
		(PC_1_probe_35_4_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 49550 (_entity (_in ))))
				(_port (_internal PC1probe354 ~extieee.std_logic_1164.STD_LOGIC 0 49550 (_entity (_out ))))
			)
		)
		(PC_1_probe_34_5_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 49553 (_entity (_in ))))
				(_port (_internal PC1probe345 ~extieee.std_logic_1164.STD_LOGIC 0 49553 (_entity (_out ))))
			)
		)
		(PC_1_probe_33_6_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 49556 (_entity (_in ))))
				(_port (_internal PC1probe336 ~extieee.std_logic_1164.STD_LOGIC 0 49556 (_entity (_out ))))
			)
		)
		(PC_1_probe_32_7_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 49559 (_entity (_in ))))
				(_port (_internal PC1probe327 ~extieee.std_logic_1164.STD_LOGIC 0 49559 (_entity (_out ))))
			)
		)
		(PC_1_probe_31_8_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 49562 (_entity (_in ))))
				(_port (_internal PC1probe318 ~extieee.std_logic_1164.STD_LOGIC 0 49562 (_entity (_out ))))
			)
		)
		(PC_1_probe_30_9_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 49565 (_entity (_in ))))
				(_port (_internal PC1probe309 ~extieee.std_logic_1164.STD_LOGIC 0 49565 (_entity (_out ))))
			)
		)
		(PC_1_probe_29_10_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 49568 (_entity (_in ))))
				(_port (_internal PC1probe2910 ~extieee.std_logic_1164.STD_LOGIC 0 49568 (_entity (_out ))))
			)
		)
		(PC_1_probe_28_11_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 49571 (_entity (_in ))))
				(_port (_internal PC1probe2811 ~extieee.std_logic_1164.STD_LOGIC 0 49571 (_entity (_out ))))
			)
		)
		(PC_1_probe_27_12_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 49574 (_entity (_in ))))
				(_port (_internal PC1probe2712 ~extieee.std_logic_1164.STD_LOGIC 0 49574 (_entity (_out ))))
			)
		)
		(PC_1_probe_26_13_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 49577 (_entity (_in ))))
				(_port (_internal PC1probe2613 ~extieee.std_logic_1164.STD_LOGIC 0 49577 (_entity (_out ))))
			)
		)
		(PC_1_probe_25_14_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 49580 (_entity (_in ))))
				(_port (_internal PC1probe2514 ~extieee.std_logic_1164.STD_LOGIC 0 49580 (_entity (_out ))))
			)
		)
		(PC_1_probe_24_15_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 49583 (_entity (_in ))))
				(_port (_internal PC1probe2415 ~extieee.std_logic_1164.STD_LOGIC 0 49583 (_entity (_out ))))
			)
		)
		(PC_1_probe_23_16_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 49586 (_entity (_in ))))
				(_port (_internal PC1probe2316 ~extieee.std_logic_1164.STD_LOGIC 0 49586 (_entity (_out ))))
			)
		)
		(PC_1_probe_22_17_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 49589 (_entity (_in ))))
				(_port (_internal PC1probe2217 ~extieee.std_logic_1164.STD_LOGIC 0 49589 (_entity (_out ))))
			)
		)
		(PC_1_probe_21_18_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 49592 (_entity (_in ))))
				(_port (_internal PC1probe2118 ~extieee.std_logic_1164.STD_LOGIC 0 49592 (_entity (_out ))))
			)
		)
		(dPtr_1_probe_20_0_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 49595 (_entity (_in ))))
				(_port (_internal dPtr1probe200 ~extieee.std_logic_1164.STD_LOGIC 0 49595 (_entity (_out ))))
			)
		)
		(dPtr_1_probe_19_1_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 49598 (_entity (_in ))))
				(_port (_internal dPtr1probe191 ~extieee.std_logic_1164.STD_LOGIC 0 49598 (_entity (_out ))))
			)
		)
		(dPtr_1_probe_18_2_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 49601 (_entity (_in ))))
				(_port (_internal dPtr1probe182 ~extieee.std_logic_1164.STD_LOGIC 0 49601 (_entity (_out ))))
			)
		)
		(dPtr_1_probe_17_3_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 49604 (_entity (_in ))))
				(_port (_internal dPtr1probe173 ~extieee.std_logic_1164.STD_LOGIC 0 49604 (_entity (_out ))))
			)
		)
		(dPtr_1_probe_16_4_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 49607 (_entity (_in ))))
				(_port (_internal dPtr1probe164 ~extieee.std_logic_1164.STD_LOGIC 0 49607 (_entity (_out ))))
			)
		)
		(dPtr_1_probe_15_5_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 49610 (_entity (_in ))))
				(_port (_internal dPtr1probe155 ~extieee.std_logic_1164.STD_LOGIC 0 49610 (_entity (_out ))))
			)
		)
		(dPtr_1_probe_14_6_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 49613 (_entity (_in ))))
				(_port (_internal dPtr1probe146 ~extieee.std_logic_1164.STD_LOGIC 0 49613 (_entity (_out ))))
			)
		)
		(dPtr_1_probe_13_7_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 49616 (_entity (_in ))))
				(_port (_internal dPtr1probe137 ~extieee.std_logic_1164.STD_LOGIC 0 49616 (_entity (_out ))))
			)
		)
		(dPtr_1_probe_12_8_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 49619 (_entity (_in ))))
				(_port (_internal dPtr1probe128 ~extieee.std_logic_1164.STD_LOGIC 0 49619 (_entity (_out ))))
			)
		)
		(dPtr_1_probe_11_9_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 49622 (_entity (_in ))))
				(_port (_internal dPtr1probe119 ~extieee.std_logic_1164.STD_LOGIC 0 49622 (_entity (_out ))))
			)
		)
		(dPtr_1_probe_10_10_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 49625 (_entity (_in ))))
				(_port (_internal dPtr1probe1010 ~extieee.std_logic_1164.STD_LOGIC 0 49625 (_entity (_out ))))
			)
		)
		(dPtr_1_probe_9_11_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 49628 (_entity (_in ))))
				(_port (_internal dPtr1probe911 ~extieee.std_logic_1164.STD_LOGIC 0 49628 (_entity (_out ))))
			)
		)
		(dPtr_1_probe_8_12_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 49631 (_entity (_in ))))
				(_port (_internal dPtr1probe812 ~extieee.std_logic_1164.STD_LOGIC 0 49631 (_entity (_out ))))
			)
		)
		(dPtr_1_probe_7_13_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 49634 (_entity (_in ))))
				(_port (_internal dPtr1probe713 ~extieee.std_logic_1164.STD_LOGIC 0 49634 (_entity (_out ))))
			)
		)
		(dPtr_1_probe_6_14_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 49637 (_entity (_in ))))
				(_port (_internal dPtr1probe614 ~extieee.std_logic_1164.STD_LOGIC 0 49637 (_entity (_out ))))
			)
		)
		(dPtr_1_probe_5_15_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 49640 (_entity (_in ))))
				(_port (_internal dPtr1probe515 ~extieee.std_logic_1164.STD_LOGIC 0 49640 (_entity (_out ))))
			)
		)
		(dPtr_1_probe_4_16_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 49643 (_entity (_in ))))
				(_port (_internal dPtr1probe416 ~extieee.std_logic_1164.STD_LOGIC 0 49643 (_entity (_out ))))
			)
		)
		(dPtr_1_probe_3_17_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 49646 (_entity (_in ))))
				(_port (_internal dPtr1probe317 ~extieee.std_logic_1164.STD_LOGIC 0 49646 (_entity (_out ))))
			)
		)
		(dPtr_1_probe_2_18_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 49649 (_entity (_in ))))
				(_port (_internal dPtr1probe218 ~extieee.std_logic_1164.STD_LOGIC 0 49649 (_entity (_out ))))
			)
		)
		(dPtr_1_probe_1_19_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 49652 (_entity (_in ))))
				(_port (_internal dPtr1probe119 ~extieee.std_logic_1164.STD_LOGIC 0 49652 (_entity (_out ))))
			)
		)
		(clocks_out_35_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 49655 (_entity (_in ))))
				(_port (_internal clocksout35 ~extieee.std_logic_1164.STD_LOGIC 0 49655 (_entity (_out ))))
			)
		)
		(clocks_out_34_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 49658 (_entity (_in ))))
				(_port (_internal clocksout34 ~extieee.std_logic_1164.STD_LOGIC 0 49658 (_entity (_out ))))
			)
		)
		(clocks_out_33_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 49661 (_entity (_in ))))
				(_port (_internal clocksout33 ~extieee.std_logic_1164.STD_LOGIC 0 49661 (_entity (_out ))))
			)
		)
		(clocks_out_32_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 49664 (_entity (_in ))))
				(_port (_internal clocksout32 ~extieee.std_logic_1164.STD_LOGIC 0 49664 (_entity (_out ))))
			)
		)
		(clocks_out_31_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 49667 (_entity (_in ))))
				(_port (_internal clocksout31 ~extieee.std_logic_1164.STD_LOGIC 0 49667 (_entity (_out ))))
			)
		)
		(clocks_out_30_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 49670 (_entity (_in ))))
				(_port (_internal clocksout30 ~extieee.std_logic_1164.STD_LOGIC 0 49670 (_entity (_out ))))
			)
		)
		(clocks_out_29_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 49673 (_entity (_in ))))
				(_port (_internal clocksout29 ~extieee.std_logic_1164.STD_LOGIC 0 49673 (_entity (_out ))))
			)
		)
		(clocks_out_28_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 49676 (_entity (_in ))))
				(_port (_internal clocksout28 ~extieee.std_logic_1164.STD_LOGIC 0 49676 (_entity (_out ))))
			)
		)
		(clocks_out_27_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 49679 (_entity (_in ))))
				(_port (_internal clocksout27 ~extieee.std_logic_1164.STD_LOGIC 0 49679 (_entity (_out ))))
			)
		)
		(clocks_out_26_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 49682 (_entity (_in ))))
				(_port (_internal clocksout26 ~extieee.std_logic_1164.STD_LOGIC 0 49682 (_entity (_out ))))
			)
		)
		(clocks_out_25_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 49685 (_entity (_in ))))
				(_port (_internal clocksout25 ~extieee.std_logic_1164.STD_LOGIC 0 49685 (_entity (_out ))))
			)
		)
		(clocks_out_24_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 49688 (_entity (_in ))))
				(_port (_internal clocksout24 ~extieee.std_logic_1164.STD_LOGIC 0 49688 (_entity (_out ))))
			)
		)
		(clocks_out_23_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 49691 (_entity (_in ))))
				(_port (_internal clocksout23 ~extieee.std_logic_1164.STD_LOGIC 0 49691 (_entity (_out ))))
			)
		)
		(clocks_out_22_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 49694 (_entity (_in ))))
				(_port (_internal clocksout22 ~extieee.std_logic_1164.STD_LOGIC 0 49694 (_entity (_out ))))
			)
		)
		(clocks_out_21_B
			(_object
				(_port (_internal IOLDO ~extieee.std_logic_1164.STD_LOGIC 0 49697 (_entity (_in ))))
				(_port (_internal clocksout21 ~extieee.std_logic_1164.STD_LOGIC 0 49697 (_entity (_out ))))
			)
		)
		(clocks_out_21_MGIOL
			(_object
				(_port (_internal IOLDO ~extieee.std_logic_1164.STD_LOGIC 0 49700 (_entity (_out ))))
				(_port (_internal OPOS ~extieee.std_logic_1164.STD_LOGIC 0 49700 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 49700 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 49701 (_entity (_in ))))
			)
		)
		(clocks_out_20_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 49704 (_entity (_in ))))
				(_port (_internal clocksout20 ~extieee.std_logic_1164.STD_LOGIC 0 49704 (_entity (_out ))))
			)
		)
		(clocks_out_19_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 49707 (_entity (_in ))))
				(_port (_internal clocksout19 ~extieee.std_logic_1164.STD_LOGIC 0 49707 (_entity (_out ))))
			)
		)
		(clocks_out_18_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 49710 (_entity (_in ))))
				(_port (_internal clocksout18 ~extieee.std_logic_1164.STD_LOGIC 0 49710 (_entity (_out ))))
			)
		)
		(clocks_out_17_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 49713 (_entity (_in ))))
				(_port (_internal clocksout17 ~extieee.std_logic_1164.STD_LOGIC 0 49713 (_entity (_out ))))
			)
		)
		(clocks_out_16_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 49716 (_entity (_in ))))
				(_port (_internal clocksout16 ~extieee.std_logic_1164.STD_LOGIC 0 49716 (_entity (_out ))))
			)
		)
		(clocks_out_15_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 49719 (_entity (_in ))))
				(_port (_internal clocksout15 ~extieee.std_logic_1164.STD_LOGIC 0 49719 (_entity (_out ))))
			)
		)
		(clocks_out_14_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 49722 (_entity (_in ))))
				(_port (_internal clocksout14 ~extieee.std_logic_1164.STD_LOGIC 0 49722 (_entity (_out ))))
			)
		)
		(clocks_out_13_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 49725 (_entity (_in ))))
				(_port (_internal clocksout13 ~extieee.std_logic_1164.STD_LOGIC 0 49725 (_entity (_out ))))
			)
		)
		(clocks_out_12_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 49728 (_entity (_in ))))
				(_port (_internal clocksout12 ~extieee.std_logic_1164.STD_LOGIC 0 49728 (_entity (_out ))))
			)
		)
		(clocks_out_11_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 49731 (_entity (_in ))))
				(_port (_internal clocksout11 ~extieee.std_logic_1164.STD_LOGIC 0 49731 (_entity (_out ))))
			)
		)
		(clocks_out_10_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 49734 (_entity (_in ))))
				(_port (_internal clocksout10 ~extieee.std_logic_1164.STD_LOGIC 0 49734 (_entity (_out ))))
			)
		)
		(clocks_out_9_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 49737 (_entity (_in ))))
				(_port (_internal clocksout9 ~extieee.std_logic_1164.STD_LOGIC 0 49737 (_entity (_out ))))
			)
		)
		(clocks_out_8_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 49740 (_entity (_in ))))
				(_port (_internal clocksout8 ~extieee.std_logic_1164.STD_LOGIC 0 49740 (_entity (_out ))))
			)
		)
		(clocks_out_7_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 49743 (_entity (_in ))))
				(_port (_internal clocksout7 ~extieee.std_logic_1164.STD_LOGIC 0 49743 (_entity (_out ))))
			)
		)
		(clocks_out_6_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 49746 (_entity (_in ))))
				(_port (_internal clocksout6 ~extieee.std_logic_1164.STD_LOGIC 0 49746 (_entity (_out ))))
			)
		)
		(clocks_out_5_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 49749 (_entity (_in ))))
				(_port (_internal clocksout5 ~extieee.std_logic_1164.STD_LOGIC 0 49749 (_entity (_out ))))
			)
		)
		(clocks_out_4_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 49752 (_entity (_in ))))
				(_port (_internal clocksout4 ~extieee.std_logic_1164.STD_LOGIC 0 49752 (_entity (_out ))))
			)
		)
		(clocks_out_3_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 49755 (_entity (_in ))))
				(_port (_internal clocksout3 ~extieee.std_logic_1164.STD_LOGIC 0 49755 (_entity (_out ))))
			)
		)
		(clocks_out_2_B
			(_object
				(_port (_internal IOLDO ~extieee.std_logic_1164.STD_LOGIC 0 49758 (_entity (_in ))))
				(_port (_internal clocksout2 ~extieee.std_logic_1164.STD_LOGIC 0 49758 (_entity (_out ))))
			)
		)
		(clocks_out_2_MGIOL
			(_object
				(_port (_internal IOLDO ~extieee.std_logic_1164.STD_LOGIC 0 49761 (_entity (_out ))))
				(_port (_internal OPOS ~extieee.std_logic_1164.STD_LOGIC 0 49761 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 49761 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 49762 (_entity (_in ))))
			)
		)
		(clocks_out_1_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 49765 (_entity (_in ))))
				(_port (_internal clocksout1 ~extieee.std_logic_1164.STD_LOGIC 0 49765 (_entity (_out ))))
			)
		)
		(syncB
			(_object
				(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 49768 (_entity (_out ))))
				(_port (_internal syncS ~extieee.std_logic_1164.STD_LOGIC 0 49768 (_entity (_in ))))
			)
		)
		(rstB
			(_object
				(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 49771 (_entity (_out ))))
				(_port (_internal rstS ~extieee.std_logic_1164.STD_LOGIC 0 49771 (_entity (_in ))))
			)
		)
		(iROM_DOUT_164_0_0
			(_object
				(_port (_internal DOA8 ~extieee.std_logic_1164.STD_LOGIC 0 49774 (_entity (_out ))))
				(_port (_internal DOA7 ~extieee.std_logic_1164.STD_LOGIC 0 49774 (_entity (_out ))))
				(_port (_internal DOA6 ~extieee.std_logic_1164.STD_LOGIC 0 49774 (_entity (_out ))))
				(_port (_internal DOA5 ~extieee.std_logic_1164.STD_LOGIC 0 49775 (_entity (_out ))))
				(_port (_internal DOA4 ~extieee.std_logic_1164.STD_LOGIC 0 49775 (_entity (_out ))))
				(_port (_internal DOA3 ~extieee.std_logic_1164.STD_LOGIC 0 49775 (_entity (_out ))))
				(_port (_internal DOA2 ~extieee.std_logic_1164.STD_LOGIC 0 49776 (_entity (_out ))))
				(_port (_internal DOA1 ~extieee.std_logic_1164.STD_LOGIC 0 49776 (_entity (_out ))))
				(_port (_internal DOA0 ~extieee.std_logic_1164.STD_LOGIC 0 49776 (_entity (_out ))))
				(_port (_internal CLKB ~extieee.std_logic_1164.STD_LOGIC 0 49777 (_entity (_in ))))
				(_port (_internal CEB ~extieee.std_logic_1164.STD_LOGIC 0 49777 (_entity (_in ))))
				(_port (_internal DOB0 ~extieee.std_logic_1164.STD_LOGIC 0 49777 (_entity (_out ))))
				(_port (_internal DOB1 ~extieee.std_logic_1164.STD_LOGIC 0 49778 (_entity (_out ))))
				(_port (_internal DOB2 ~extieee.std_logic_1164.STD_LOGIC 0 49778 (_entity (_out ))))
				(_port (_internal DOB3 ~extieee.std_logic_1164.STD_LOGIC 0 49778 (_entity (_out ))))
				(_port (_internal DOB4 ~extieee.std_logic_1164.STD_LOGIC 0 49779 (_entity (_out ))))
				(_port (_internal DOB5 ~extieee.std_logic_1164.STD_LOGIC 0 49779 (_entity (_out ))))
				(_port (_internal DOB6 ~extieee.std_logic_1164.STD_LOGIC 0 49779 (_entity (_out ))))
				(_port (_internal DOB7 ~extieee.std_logic_1164.STD_LOGIC 0 49780 (_entity (_out ))))
				(_port (_internal DOB8 ~extieee.std_logic_1164.STD_LOGIC 0 49780 (_entity (_out ))))
				(_port (_internal ADB4 ~extieee.std_logic_1164.STD_LOGIC 0 49780 (_entity (_in ))))
				(_port (_internal ADB5 ~extieee.std_logic_1164.STD_LOGIC 0 49781 (_entity (_in ))))
				(_port (_internal ADB6 ~extieee.std_logic_1164.STD_LOGIC 0 49781 (_entity (_in ))))
				(_port (_internal ADB7 ~extieee.std_logic_1164.STD_LOGIC 0 49781 (_entity (_in ))))
				(_port (_internal ADB8 ~extieee.std_logic_1164.STD_LOGIC 0 49782 (_entity (_in ))))
				(_port (_internal ADB9 ~extieee.std_logic_1164.STD_LOGIC 0 49782 (_entity (_in ))))
				(_port (_internal ADB10 ~extieee.std_logic_1164.STD_LOGIC 0 49782 (_entity (_in ))))
				(_port (_internal ADB11 ~extieee.std_logic_1164.STD_LOGIC 0 49783 (_entity (_in ))))
				(_port (_internal ADB12 ~extieee.std_logic_1164.STD_LOGIC 0 49783 (_entity (_in ))))
			)
		)
		(iROM_DOUT_164_0_1
			(_object
				(_port (_internal DOA3 ~extieee.std_logic_1164.STD_LOGIC 0 49786 (_entity (_out ))))
				(_port (_internal DOA2 ~extieee.std_logic_1164.STD_LOGIC 0 49786 (_entity (_out ))))
				(_port (_internal DOA1 ~extieee.std_logic_1164.STD_LOGIC 0 49786 (_entity (_out ))))
				(_port (_internal DOA0 ~extieee.std_logic_1164.STD_LOGIC 0 49787 (_entity (_out ))))
				(_port (_internal CLKB ~extieee.std_logic_1164.STD_LOGIC 0 49787 (_entity (_in ))))
				(_port (_internal CEB ~extieee.std_logic_1164.STD_LOGIC 0 49787 (_entity (_in ))))
				(_port (_internal ADB4 ~extieee.std_logic_1164.STD_LOGIC 0 49788 (_entity (_in ))))
				(_port (_internal ADB5 ~extieee.std_logic_1164.STD_LOGIC 0 49788 (_entity (_in ))))
				(_port (_internal ADB6 ~extieee.std_logic_1164.STD_LOGIC 0 49788 (_entity (_in ))))
				(_port (_internal ADB7 ~extieee.std_logic_1164.STD_LOGIC 0 49789 (_entity (_in ))))
				(_port (_internal ADB8 ~extieee.std_logic_1164.STD_LOGIC 0 49789 (_entity (_in ))))
				(_port (_internal ADB9 ~extieee.std_logic_1164.STD_LOGIC 0 49789 (_entity (_in ))))
				(_port (_internal ADB10 ~extieee.std_logic_1164.STD_LOGIC 0 49790 (_entity (_in ))))
				(_port (_internal ADB11 ~extieee.std_logic_1164.STD_LOGIC 0 49790 (_entity (_in ))))
				(_port (_internal ADB12 ~extieee.std_logic_1164.STD_LOGIC 0 49790 (_entity (_in ))))
			)
		)
		(dROM_DOUT_81_0_5
			(_object
				(_port (_internal ADA12 ~extieee.std_logic_1164.STD_LOGIC 0 49793 (_entity (_in ))))
				(_port (_internal ADA11 ~extieee.std_logic_1164.STD_LOGIC 0 49793 (_entity (_in ))))
				(_port (_internal ADA10 ~extieee.std_logic_1164.STD_LOGIC 0 49793 (_entity (_in ))))
				(_port (_internal ADA9 ~extieee.std_logic_1164.STD_LOGIC 0 49794 (_entity (_in ))))
				(_port (_internal ADA8 ~extieee.std_logic_1164.STD_LOGIC 0 49794 (_entity (_in ))))
				(_port (_internal ADA7 ~extieee.std_logic_1164.STD_LOGIC 0 49794 (_entity (_in ))))
				(_port (_internal ADA6 ~extieee.std_logic_1164.STD_LOGIC 0 49795 (_entity (_in ))))
				(_port (_internal ADA5 ~extieee.std_logic_1164.STD_LOGIC 0 49795 (_entity (_in ))))
				(_port (_internal ADA4 ~extieee.std_logic_1164.STD_LOGIC 0 49795 (_entity (_in ))))
				(_port (_internal ADA3 ~extieee.std_logic_1164.STD_LOGIC 0 49796 (_entity (_in ))))
				(_port (_internal ADA2 ~extieee.std_logic_1164.STD_LOGIC 0 49796 (_entity (_in ))))
				(_port (_internal ADA1 ~extieee.std_logic_1164.STD_LOGIC 0 49796 (_entity (_in ))))
				(_port (_internal DOA0 ~extieee.std_logic_1164.STD_LOGIC 0 49797 (_entity (_out ))))
				(_port (_internal CEA ~extieee.std_logic_1164.STD_LOGIC 0 49797 (_entity (_in ))))
				(_port (_internal OCEA ~extieee.std_logic_1164.STD_LOGIC 0 49797 (_entity (_in ))))
				(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 49798 (_entity (_in ))))
			)
		)
		(dROM_DOUT_81_0_0
			(_object
				(_port (_internal ADA12 ~extieee.std_logic_1164.STD_LOGIC 0 49801 (_entity (_in ))))
				(_port (_internal ADA11 ~extieee.std_logic_1164.STD_LOGIC 0 49801 (_entity (_in ))))
				(_port (_internal ADA10 ~extieee.std_logic_1164.STD_LOGIC 0 49801 (_entity (_in ))))
				(_port (_internal ADA9 ~extieee.std_logic_1164.STD_LOGIC 0 49802 (_entity (_in ))))
				(_port (_internal ADA8 ~extieee.std_logic_1164.STD_LOGIC 0 49802 (_entity (_in ))))
				(_port (_internal ADA7 ~extieee.std_logic_1164.STD_LOGIC 0 49802 (_entity (_in ))))
				(_port (_internal ADA6 ~extieee.std_logic_1164.STD_LOGIC 0 49803 (_entity (_in ))))
				(_port (_internal ADA5 ~extieee.std_logic_1164.STD_LOGIC 0 49803 (_entity (_in ))))
				(_port (_internal ADA4 ~extieee.std_logic_1164.STD_LOGIC 0 49803 (_entity (_in ))))
				(_port (_internal ADA3 ~extieee.std_logic_1164.STD_LOGIC 0 49804 (_entity (_in ))))
				(_port (_internal ADA2 ~extieee.std_logic_1164.STD_LOGIC 0 49804 (_entity (_in ))))
				(_port (_internal ADA1 ~extieee.std_logic_1164.STD_LOGIC 0 49804 (_entity (_in ))))
				(_port (_internal DOA1 ~extieee.std_logic_1164.STD_LOGIC 0 49805 (_entity (_out ))))
				(_port (_internal DOA0 ~extieee.std_logic_1164.STD_LOGIC 0 49805 (_entity (_out ))))
				(_port (_internal CEA ~extieee.std_logic_1164.STD_LOGIC 0 49805 (_entity (_in ))))
				(_port (_internal OCEA ~extieee.std_logic_1164.STD_LOGIC 0 49806 (_entity (_in ))))
				(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 49806 (_entity (_in ))))
			)
		)
		(dROM_DOUT_81_0_1
			(_object
				(_port (_internal ADA12 ~extieee.std_logic_1164.STD_LOGIC 0 49809 (_entity (_in ))))
				(_port (_internal ADA11 ~extieee.std_logic_1164.STD_LOGIC 0 49809 (_entity (_in ))))
				(_port (_internal ADA10 ~extieee.std_logic_1164.STD_LOGIC 0 49809 (_entity (_in ))))
				(_port (_internal ADA9 ~extieee.std_logic_1164.STD_LOGIC 0 49810 (_entity (_in ))))
				(_port (_internal ADA8 ~extieee.std_logic_1164.STD_LOGIC 0 49810 (_entity (_in ))))
				(_port (_internal ADA7 ~extieee.std_logic_1164.STD_LOGIC 0 49810 (_entity (_in ))))
				(_port (_internal ADA6 ~extieee.std_logic_1164.STD_LOGIC 0 49811 (_entity (_in ))))
				(_port (_internal ADA5 ~extieee.std_logic_1164.STD_LOGIC 0 49811 (_entity (_in ))))
				(_port (_internal ADA4 ~extieee.std_logic_1164.STD_LOGIC 0 49811 (_entity (_in ))))
				(_port (_internal ADA3 ~extieee.std_logic_1164.STD_LOGIC 0 49812 (_entity (_in ))))
				(_port (_internal ADA2 ~extieee.std_logic_1164.STD_LOGIC 0 49812 (_entity (_in ))))
				(_port (_internal ADA1 ~extieee.std_logic_1164.STD_LOGIC 0 49812 (_entity (_in ))))
				(_port (_internal DOA1 ~extieee.std_logic_1164.STD_LOGIC 0 49813 (_entity (_out ))))
				(_port (_internal DOA0 ~extieee.std_logic_1164.STD_LOGIC 0 49813 (_entity (_out ))))
				(_port (_internal CEA ~extieee.std_logic_1164.STD_LOGIC 0 49813 (_entity (_in ))))
				(_port (_internal OCEA ~extieee.std_logic_1164.STD_LOGIC 0 49814 (_entity (_in ))))
				(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 49814 (_entity (_in ))))
			)
		)
		(dROM_DOUT_81_0_2
			(_object
				(_port (_internal ADA12 ~extieee.std_logic_1164.STD_LOGIC 0 49817 (_entity (_in ))))
				(_port (_internal ADA11 ~extieee.std_logic_1164.STD_LOGIC 0 49817 (_entity (_in ))))
				(_port (_internal ADA10 ~extieee.std_logic_1164.STD_LOGIC 0 49817 (_entity (_in ))))
				(_port (_internal ADA9 ~extieee.std_logic_1164.STD_LOGIC 0 49818 (_entity (_in ))))
				(_port (_internal ADA8 ~extieee.std_logic_1164.STD_LOGIC 0 49818 (_entity (_in ))))
				(_port (_internal ADA7 ~extieee.std_logic_1164.STD_LOGIC 0 49818 (_entity (_in ))))
				(_port (_internal ADA6 ~extieee.std_logic_1164.STD_LOGIC 0 49819 (_entity (_in ))))
				(_port (_internal ADA5 ~extieee.std_logic_1164.STD_LOGIC 0 49819 (_entity (_in ))))
				(_port (_internal ADA4 ~extieee.std_logic_1164.STD_LOGIC 0 49819 (_entity (_in ))))
				(_port (_internal ADA3 ~extieee.std_logic_1164.STD_LOGIC 0 49820 (_entity (_in ))))
				(_port (_internal ADA2 ~extieee.std_logic_1164.STD_LOGIC 0 49820 (_entity (_in ))))
				(_port (_internal ADA1 ~extieee.std_logic_1164.STD_LOGIC 0 49820 (_entity (_in ))))
				(_port (_internal DOA1 ~extieee.std_logic_1164.STD_LOGIC 0 49821 (_entity (_out ))))
				(_port (_internal DOA0 ~extieee.std_logic_1164.STD_LOGIC 0 49821 (_entity (_out ))))
				(_port (_internal CEA ~extieee.std_logic_1164.STD_LOGIC 0 49821 (_entity (_in ))))
				(_port (_internal OCEA ~extieee.std_logic_1164.STD_LOGIC 0 49822 (_entity (_in ))))
				(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 49822 (_entity (_in ))))
			)
		)
		(dROM_DOUT_81_0_3
			(_object
				(_port (_internal ADA12 ~extieee.std_logic_1164.STD_LOGIC 0 49825 (_entity (_in ))))
				(_port (_internal ADA11 ~extieee.std_logic_1164.STD_LOGIC 0 49825 (_entity (_in ))))
				(_port (_internal ADA10 ~extieee.std_logic_1164.STD_LOGIC 0 49825 (_entity (_in ))))
				(_port (_internal ADA9 ~extieee.std_logic_1164.STD_LOGIC 0 49826 (_entity (_in ))))
				(_port (_internal ADA8 ~extieee.std_logic_1164.STD_LOGIC 0 49826 (_entity (_in ))))
				(_port (_internal ADA7 ~extieee.std_logic_1164.STD_LOGIC 0 49826 (_entity (_in ))))
				(_port (_internal ADA6 ~extieee.std_logic_1164.STD_LOGIC 0 49827 (_entity (_in ))))
				(_port (_internal ADA5 ~extieee.std_logic_1164.STD_LOGIC 0 49827 (_entity (_in ))))
				(_port (_internal ADA4 ~extieee.std_logic_1164.STD_LOGIC 0 49827 (_entity (_in ))))
				(_port (_internal ADA3 ~extieee.std_logic_1164.STD_LOGIC 0 49828 (_entity (_in ))))
				(_port (_internal ADA2 ~extieee.std_logic_1164.STD_LOGIC 0 49828 (_entity (_in ))))
				(_port (_internal ADA1 ~extieee.std_logic_1164.STD_LOGIC 0 49828 (_entity (_in ))))
				(_port (_internal DOA1 ~extieee.std_logic_1164.STD_LOGIC 0 49829 (_entity (_out ))))
				(_port (_internal DOA0 ~extieee.std_logic_1164.STD_LOGIC 0 49829 (_entity (_out ))))
				(_port (_internal CEA ~extieee.std_logic_1164.STD_LOGIC 0 49829 (_entity (_in ))))
				(_port (_internal OCEA ~extieee.std_logic_1164.STD_LOGIC 0 49830 (_entity (_in ))))
				(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 49830 (_entity (_in ))))
			)
		)
		(dROM_DOUT_81_0_4
			(_object
				(_port (_internal ADA12 ~extieee.std_logic_1164.STD_LOGIC 0 49833 (_entity (_in ))))
				(_port (_internal ADA11 ~extieee.std_logic_1164.STD_LOGIC 0 49833 (_entity (_in ))))
				(_port (_internal ADA10 ~extieee.std_logic_1164.STD_LOGIC 0 49833 (_entity (_in ))))
				(_port (_internal ADA9 ~extieee.std_logic_1164.STD_LOGIC 0 49834 (_entity (_in ))))
				(_port (_internal ADA8 ~extieee.std_logic_1164.STD_LOGIC 0 49834 (_entity (_in ))))
				(_port (_internal ADA7 ~extieee.std_logic_1164.STD_LOGIC 0 49834 (_entity (_in ))))
				(_port (_internal ADA6 ~extieee.std_logic_1164.STD_LOGIC 0 49835 (_entity (_in ))))
				(_port (_internal ADA5 ~extieee.std_logic_1164.STD_LOGIC 0 49835 (_entity (_in ))))
				(_port (_internal ADA4 ~extieee.std_logic_1164.STD_LOGIC 0 49835 (_entity (_in ))))
				(_port (_internal ADA3 ~extieee.std_logic_1164.STD_LOGIC 0 49836 (_entity (_in ))))
				(_port (_internal ADA2 ~extieee.std_logic_1164.STD_LOGIC 0 49836 (_entity (_in ))))
				(_port (_internal ADA1 ~extieee.std_logic_1164.STD_LOGIC 0 49836 (_entity (_in ))))
				(_port (_internal DOA1 ~extieee.std_logic_1164.STD_LOGIC 0 49837 (_entity (_out ))))
				(_port (_internal DOA0 ~extieee.std_logic_1164.STD_LOGIC 0 49837 (_entity (_out ))))
				(_port (_internal CEA ~extieee.std_logic_1164.STD_LOGIC 0 49837 (_entity (_in ))))
				(_port (_internal OCEA ~extieee.std_logic_1164.STD_LOGIC 0 49838 (_entity (_in ))))
				(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 49838 (_entity (_in ))))
			)
		)
		(GSR_INSTB
			(_object
				(_port (_internal GSRNET ~extieee.std_logic_1164.STD_LOGIC 0 49841 (_entity (_in ))))
			)
		)
		(.machxo2.components.vhi
			(_object
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 1462 (_entity (_out ((i 1))))))
			)
		)
		(.machxo2.components.pur
			(_object
				(_generic (_internal RST_PULSE ~extSTD.STANDARD.INTEGER 0 1352 (_entity -1 ((i 1)))))
				(_port (_internal pur ~extieee.std_logic_1164.STD_LOGIC 0 1354 (_entity (_in ((i 1))))))
			)
		)
	)
	(_instantiation SLICE_0I 0 49844 (_component SLICE_0 )
		(_port
			((A1)(main_dPtr_5_axb_0))
			((A0)(main_dPtr_5_cry_0_0_RNO))
			((DI1)(main_dPtr_5_0))
			((CLK)(uCclk_c))
			((F1)(main_dPtr_5_0))
			((Q1)(dPtr_1_0))
			((FCO)(main_dPtr_5_cry_0))
		)
		(_use (_entity . SLICE_0)
		)
	)
	(_instantiation SLICE_1I 0 49848 (_component SLICE_1 )
		(_port
			((A1)(PC_1_18))
			((B0)(PC_1_17))
			((FCI)(un1_PC_cry_16))
			((F0)(un1_PC_cry_17_0_S0))
			((F1)(un1_PC_cry_17_0_S1))
		)
		(_use (_entity . SLICE_1)
		)
	)
	(_instantiation SLICE_2I 0 49851 (_component SLICE_2 )
		(_port
			((A1)(PC_1_16))
			((A0)(PC_1_15))
			((FCI)(un1_PC_cry_14))
			((F0)(un1_PC_cry_15_0_S0))
			((F1)(un1_PC_cry_15_0_S1))
			((FCO)(un1_PC_cry_16))
		)
		(_use (_entity . SLICE_2)
		)
	)
	(_instantiation SLICE_3I 0 49855 (_component SLICE_3 )
		(_port
			((A1)(PC_1_14))
			((B0)(PC_1_13))
			((FCI)(un1_PC_cry_12))
			((F0)(un1_PC_cry_13_0_S0))
			((F1)(un1_PC_cry_13_0_S1))
			((FCO)(un1_PC_cry_14))
		)
		(_use (_entity . SLICE_3)
		)
	)
	(_instantiation SLICE_4I 0 49859 (_component SLICE_4 )
		(_port
			((B1)(PC_1_12))
			((B0)(PC_1_11))
			((FCI)(un1_PC_cry_10))
			((F0)(un1_PC_cry_11_0_S0))
			((F1)(un1_PC_cry_11_0_S1))
			((FCO)(un1_PC_cry_12))
		)
		(_use (_entity . SLICE_4)
		)
	)
	(_instantiation SLICE_5I 0 49863 (_component SLICE_5 )
		(_port
			((A1)(PC_1_10))
			((B0)(PC_1_9))
			((FCI)(un1_PC_cry_8))
			((F0)(un1_PC_cry_9_0_S0))
			((F1)(un1_PC_cry_9_0_S1))
			((FCO)(un1_PC_cry_10))
		)
		(_use (_entity . SLICE_5)
		)
	)
	(_instantiation SLICE_6I 0 49867 (_component SLICE_6 )
		(_port
			((B1)(PC_1_8))
			((B0)(PC_1_7))
			((FCI)(un1_PC_cry_6))
			((F0)(un1_PC_cry_7_0_S0))
			((F1)(un1_PC_cry_7_0_S1))
			((FCO)(un1_PC_cry_8))
		)
		(_use (_entity . SLICE_6)
		)
	)
	(_instantiation SLICE_7I 0 49871 (_component SLICE_7 )
		(_port
			((A1)(PC_1_6))
			((B0)(PC_1_5))
			((FCI)(un1_PC_cry_4))
			((F0)(un1_PC_cry_5_0_S0))
			((F1)(un1_PC_cry_5_0_S1))
			((FCO)(un1_PC_cry_6))
		)
		(_use (_entity . SLICE_7)
		)
	)
	(_instantiation SLICE_8I 0 49875 (_component SLICE_8 )
		(_port
			((A1)(PC_1_4))
			((B0)(PC_1_3))
			((FCI)(un1_PC_cry_2))
			((F0)(un1_PC_cry_3_0_S0))
			((F1)(un1_PC_cry_3_0_S1))
			((FCO)(un1_PC_cry_4))
		)
		(_use (_entity . SLICE_8)
		)
	)
	(_instantiation SLICE_9I 0 49879 (_component SLICE_9 )
		(_port
			((B1)(PC_1_2))
			((B0)(PC_1_1))
			((FCI)(un1_PC_cry_0))
			((F0)(un1_PC_cry_1_0_S0))
			((F1)(un1_PC_cry_1_0_S1))
			((FCO)(un1_PC_cry_2))
		)
		(_use (_entity . SLICE_9)
		)
	)
	(_instantiation SLICE_10I 0 49883 (_component SLICE_10 )
		(_port
			((A1)(PC_1_0))
			((A0)(un1_pc167_1_1))
			((F1)(un1_PC_cry_0_0_S1))
			((FCO)(un1_PC_cry_0))
		)
		(_use (_entity . SLICE_10)
		)
	)
	(_instantiation SLICE_11I 0 49886 (_component SLICE_11 )
		(_port
			((C0)(C4_23))
			((B0)(C4))
			((A0)(instrD_13))
			((DI0)(C4_s_23))
			((CE)(C4e))
			((CLK)(uCclk_c))
			((FCI)(C4_cry_22))
			((F0)(C4_s_23))
			((Q0)(C4_23))
		)
		(_use (_entity . SLICE_11)
		)
	)
	(_instantiation SLICE_12I 0 49889 (_component SLICE_12 )
		(_port
			((C1)(C4_22))
			((B1)(instrD_13))
			((A1)(C4))
			((C0)(C4_21))
			((B0)(instrD_13))
			((A0)(C4))
			((DI1)(C4_s_22))
			((DI0)(C4_s_21))
			((CE)(C4e))
			((CLK)(uCclk_c))
			((FCI)(C4_cry_20))
			((F0)(C4_s_21))
			((Q0)(C4_21))
			((F1)(C4_s_22))
			((Q1)(C4_22))
			((FCO)(C4_cry_22))
		)
		(_use (_entity . SLICE_12)
		)
	)
	(_instantiation SLICE_13I 0 49894 (_component SLICE_13 )
		(_port
			((C1)(C4_20))
			((B1)(C4))
			((A1)(instrD_13))
			((C0)(C4_19))
			((B0)(C4))
			((A0)(instrD_13))
			((DI1)(C4_s_20))
			((DI0)(C4_s_19))
			((CE)(C4e))
			((CLK)(uCclk_c))
			((FCI)(C4_cry_18))
			((F0)(C4_s_19))
			((Q0)(C4_19))
			((F1)(C4_s_20))
			((Q1)(C4_20))
			((FCO)(C4_cry_20))
		)
		(_use (_entity . SLICE_13)
		)
	)
	(_instantiation SLICE_14I 0 49899 (_component SLICE_14 )
		(_port
			((C1)(C4_18))
			((B1)(instrD_13))
			((A1)(C4))
			((C0)(C4_17))
			((B0)(instrD_13))
			((A0)(C4))
			((DI1)(C4_s_18))
			((DI0)(C4_s_17))
			((CE)(C4e))
			((CLK)(uCclk_c))
			((FCI)(C4_cry_16))
			((F0)(C4_s_17))
			((Q0)(C4_17))
			((F1)(C4_s_18))
			((Q1)(C4_18))
			((FCO)(C4_cry_18))
		)
		(_use (_entity . SLICE_14)
		)
	)
	(_instantiation SLICE_15I 0 49904 (_component SLICE_15 )
		(_port
			((C1)(C4_16))
			((B1)(C4))
			((A1)(instrD_13))
			((C0)(C4_15))
			((B0)(C4))
			((A0)(instrD_13))
			((DI1)(C4_s_16))
			((DI0)(C4_s_15))
			((CE)(C4e))
			((CLK)(uCclk_c))
			((FCI)(C4_cry_14))
			((F0)(C4_s_15))
			((Q0)(C4_15))
			((F1)(C4_s_16))
			((Q1)(C4_16))
			((FCO)(C4_cry_16))
		)
		(_use (_entity . SLICE_15)
		)
	)
	(_instantiation SLICE_16I 0 49909 (_component SLICE_16 )
		(_port
			((C1)(C4_14))
			((B1)(instrD_13))
			((A1)(C4))
			((C0)(C4_13))
			((B0)(instrD_13))
			((A0)(C4))
			((DI1)(C4_s_14))
			((DI0)(C4_s_13))
			((CE)(C4e))
			((CLK)(uCclk_c))
			((FCI)(C4_cry_12))
			((F0)(C4_s_13))
			((Q0)(C4_13))
			((F1)(C4_s_14))
			((Q1)(C4_14))
			((FCO)(C4_cry_14))
		)
		(_use (_entity . SLICE_16)
		)
	)
	(_instantiation SLICE_17I 0 49914 (_component SLICE_17 )
		(_port
			((C1)(C4_12))
			((B1)(C4))
			((A1)(instrD_13))
			((C0)(C4_11))
			((B0)(C4))
			((A0)(instrD_11))
			((DI1)(C4_s_12))
			((DI0)(C4_s_11))
			((CE)(C4e))
			((CLK)(uCclk_c))
			((FCI)(C4_cry_10))
			((F0)(C4_s_11))
			((Q0)(C4_11))
			((F1)(C4_s_12))
			((Q1)(C4_12))
			((FCO)(C4_cry_12))
		)
		(_use (_entity . SLICE_17)
		)
	)
	(_instantiation SLICE_18I 0 49919 (_component SLICE_18 )
		(_port
			((C1)(C4_10))
			((B1)(instrD_10))
			((A1)(C4))
			((C0)(C4_9))
			((B0)(instrD_9))
			((A0)(C4))
			((DI1)(C4_s_10))
			((DI0)(C4_s_9))
			((CE)(C4e))
			((CLK)(uCclk_c))
			((FCI)(C4_cry_8))
			((F0)(C4_s_9))
			((Q0)(C4_9))
			((F1)(C4_s_10))
			((Q1)(C4_10))
			((FCO)(C4_cry_10))
		)
		(_use (_entity . SLICE_18)
		)
	)
	(_instantiation SLICE_19I 0 49924 (_component SLICE_19 )
		(_port
			((C1)(C4_8))
			((B1)(C4))
			((A1)(instrD_8))
			((C0)(C4_7))
			((B0)(C4))
			((A0)(instrD_7))
			((DI1)(C4_s_8))
			((DI0)(C4_s_7))
			((CE)(C4e))
			((CLK)(uCclk_c))
			((FCI)(C4_cry_6))
			((F0)(C4_s_7))
			((Q0)(C4_7))
			((F1)(C4_s_8))
			((Q1)(C4_8))
			((FCO)(C4_cry_8))
		)
		(_use (_entity . SLICE_19)
		)
	)
	(_instantiation SLICE_20I 0 49928 (_component SLICE_20 )
		(_port
			((C1)(C4_6))
			((B1)(instrD_6))
			((A1)(C4))
			((C0)(C4_5))
			((B0)(instrD_5))
			((A0)(C4))
			((DI1)(C4_s_6))
			((DI0)(C4_s_5))
			((CE)(C4e))
			((CLK)(uCclk_c))
			((FCI)(C4_cry_4))
			((F0)(C4_s_5))
			((Q0)(C4_5))
			((F1)(C4_s_6))
			((Q1)(C4_6))
			((FCO)(C4_cry_6))
		)
		(_use (_entity . SLICE_20)
		)
	)
	(_instantiation SLICE_21I 0 49932 (_component SLICE_21 )
		(_port
			((C1)(C4_4))
			((B1)(C4))
			((A1)(instrD_4))
			((C0)(C4_3))
			((B0)(C4))
			((A0)(instrD_3))
			((DI1)(C4_s_4))
			((DI0)(C4_s_3))
			((CE)(C4e))
			((CLK)(uCclk_c))
			((FCI)(C4_cry_2))
			((F0)(C4_s_3))
			((Q0)(C4_3))
			((F1)(C4_s_4))
			((Q1)(C4_4))
			((FCO)(C4_cry_4))
		)
		(_use (_entity . SLICE_21)
		)
	)
	(_instantiation SLICE_22I 0 49936 (_component SLICE_22 )
		(_port
			((C1)(C4_2))
			((B1)(instrD_2))
			((A1)(C4))
			((C0)(C4_1))
			((B0)(instrD_1))
			((A0)(C4))
			((DI1)(C4_s_2))
			((DI0)(C4_s_1))
			((CE)(C4e))
			((CLK)(uCclk_c))
			((FCI)(C4_cry_0))
			((F0)(C4_s_1))
			((Q0)(C4_1))
			((F1)(C4_s_2))
			((Q1)(C4_2))
			((FCO)(C4_cry_2))
		)
		(_use (_entity . SLICE_22)
		)
	)
	(_instantiation SLICE_23I 0 49940 (_component SLICE_23 )
		(_port
			((C1)(C4_0))
			((B1)(C4))
			((A1)(instrD_0))
			((B0)(C4))
			((DI1)(C4_s_0))
			((CE)(C4e))
			((CLK)(uCclk_c))
			((F1)(C4_s_0))
			((Q1)(C4_0))
			((FCO)(C4_cry_0))
		)
		(_use (_entity . SLICE_23)
		)
	)
	(_instantiation SLICE_24I 0 49943 (_component SLICE_24 )
		(_port
			((C0)(C2_23))
			((B0)(C2))
			((A0)(instrD_13))
			((DI0)(C2_s_23))
			((CE)(C2e))
			((CLK)(uCclk_c))
			((FCI)(C2_cry_22))
			((F0)(C2_s_23))
			((Q0)(C2_23))
		)
		(_use (_entity . SLICE_24)
		)
	)
	(_instantiation SLICE_25I 0 49946 (_component SLICE_25 )
		(_port
			((C1)(C2_22))
			((B1)(instrD_13))
			((A1)(C2))
			((C0)(C2_21))
			((B0)(instrD_13))
			((A0)(C2))
			((DI1)(C2_s_22))
			((DI0)(C2_s_21))
			((CE)(C2e))
			((CLK)(uCclk_c))
			((FCI)(C2_cry_20))
			((F0)(C2_s_21))
			((Q0)(C2_21))
			((F1)(C2_s_22))
			((Q1)(C2_22))
			((FCO)(C2_cry_22))
		)
		(_use (_entity . SLICE_25)
		)
	)
	(_instantiation SLICE_26I 0 49951 (_component SLICE_26 )
		(_port
			((C1)(C2_20))
			((B1)(C2))
			((A1)(instrD_13))
			((C0)(C2_19))
			((B0)(C2))
			((A0)(instrD_13))
			((DI1)(C2_s_20))
			((DI0)(C2_s_19))
			((CE)(C2e))
			((CLK)(uCclk_c))
			((FCI)(C2_cry_18))
			((F0)(C2_s_19))
			((Q0)(C2_19))
			((F1)(C2_s_20))
			((Q1)(C2_20))
			((FCO)(C2_cry_20))
		)
		(_use (_entity . SLICE_26)
		)
	)
	(_instantiation SLICE_27I 0 49956 (_component SLICE_27 )
		(_port
			((C1)(C2_18))
			((B1)(instrD_13))
			((A1)(C2))
			((C0)(C2_17))
			((B0)(instrD_13))
			((A0)(C2))
			((DI1)(C2_s_18))
			((DI0)(C2_s_17))
			((CE)(C2e))
			((CLK)(uCclk_c))
			((FCI)(C2_cry_16))
			((F0)(C2_s_17))
			((Q0)(C2_17))
			((F1)(C2_s_18))
			((Q1)(C2_18))
			((FCO)(C2_cry_18))
		)
		(_use (_entity . SLICE_27)
		)
	)
	(_instantiation SLICE_28I 0 49961 (_component SLICE_28 )
		(_port
			((C1)(C2_16))
			((B1)(C2))
			((A1)(instrD_13))
			((C0)(C2_15))
			((B0)(C2))
			((A0)(instrD_13))
			((DI1)(C2_s_16))
			((DI0)(C2_s_15))
			((CE)(C2e))
			((CLK)(uCclk_c))
			((FCI)(C2_cry_14))
			((F0)(C2_s_15))
			((Q0)(C2_15))
			((F1)(C2_s_16))
			((Q1)(C2_16))
			((FCO)(C2_cry_16))
		)
		(_use (_entity . SLICE_28)
		)
	)
	(_instantiation SLICE_29I 0 49966 (_component SLICE_29 )
		(_port
			((C1)(C2_14))
			((B1)(C2))
			((A1)(instrD_13))
			((C0)(C2_13))
			((B0)(C2))
			((A0)(instrD_13))
			((DI1)(C2_s_14))
			((DI0)(C2_s_13))
			((CE)(C2e))
			((CLK)(uCclk_c))
			((FCI)(C2_cry_12))
			((F0)(C2_s_13))
			((Q0)(C2_13))
			((F1)(C2_s_14))
			((Q1)(C2_14))
			((FCO)(C2_cry_14))
		)
		(_use (_entity . SLICE_29)
		)
	)
	(_instantiation SLICE_30I 0 49971 (_component SLICE_30 )
		(_port
			((C1)(C2_12))
			((B1)(C2))
			((A1)(instrD_13))
			((C0)(C2_11))
			((B0)(C2))
			((A0)(instrD_11))
			((DI1)(C2_s_12))
			((DI0)(C2_s_11))
			((CE)(C2e))
			((CLK)(uCclk_c))
			((FCI)(C2_cry_10))
			((F0)(C2_s_11))
			((Q0)(C2_11))
			((F1)(C2_s_12))
			((Q1)(C2_12))
			((FCO)(C2_cry_12))
		)
		(_use (_entity . SLICE_30)
		)
	)
	(_instantiation SLICE_31I 0 49976 (_component SLICE_31 )
		(_port
			((C1)(C2_10))
			((B1)(C2))
			((A1)(instrD_10))
			((C0)(C2_9))
			((B0)(C2))
			((A0)(instrD_9))
			((DI1)(C2_s_10))
			((DI0)(C2_s_9))
			((CE)(C2e))
			((CLK)(uCclk_c))
			((FCI)(C2_cry_8))
			((F0)(C2_s_9))
			((Q0)(C2_9))
			((F1)(C2_s_10))
			((Q1)(C2_10))
			((FCO)(C2_cry_10))
		)
		(_use (_entity . SLICE_31)
		)
	)
	(_instantiation SLICE_32I 0 49981 (_component SLICE_32 )
		(_port
			((C1)(C2_8))
			((B1)(instrD_8))
			((A1)(C2))
			((C0)(C2_7))
			((B0)(C2))
			((A0)(instrD_7))
			((DI1)(C2_s_8))
			((DI0)(C2_s_7))
			((CE)(C2e))
			((CLK)(uCclk_c))
			((FCI)(C2_cry_6))
			((F0)(C2_s_7))
			((Q0)(C2_7))
			((F1)(C2_s_8))
			((Q1)(C2_8))
			((FCO)(C2_cry_8))
		)
		(_use (_entity . SLICE_32)
		)
	)
	(_instantiation SLICE_33I 0 49985 (_component SLICE_33 )
		(_port
			((C1)(C2_6))
			((B1)(C2))
			((A1)(instrD_6))
			((C0)(C2_5))
			((B0)(instrD_5))
			((A0)(C2))
			((DI1)(C2_s_6))
			((DI0)(C2_s_5))
			((CE)(C2e))
			((CLK)(uCclk_c))
			((FCI)(C2_cry_4))
			((F0)(C2_s_5))
			((Q0)(C2_5))
			((F1)(C2_s_6))
			((Q1)(C2_6))
			((FCO)(C2_cry_6))
		)
		(_use (_entity . SLICE_33)
		)
	)
	(_instantiation SLICE_34I 0 49989 (_component SLICE_34 )
		(_port
			((C1)(C2_4))
			((B1)(instrD_4))
			((A1)(C2))
			((C0)(C2_3))
			((B0)(C2))
			((A0)(instrD_3))
			((DI1)(C2_s_4))
			((DI0)(C2_s_3))
			((CE)(C2e))
			((CLK)(uCclk_c))
			((FCI)(C2_cry_2))
			((F0)(C2_s_3))
			((Q0)(C2_3))
			((F1)(C2_s_4))
			((Q1)(C2_4))
			((FCO)(C2_cry_4))
		)
		(_use (_entity . SLICE_34)
		)
	)
	(_instantiation SLICE_35I 0 49993 (_component SLICE_35 )
		(_port
			((C1)(C2_2))
			((B1)(instrD_2))
			((A1)(C2))
			((C0)(C2_1))
			((B0)(instrD_1))
			((A0)(C2))
			((DI1)(C2_s_2))
			((DI0)(C2_s_1))
			((CE)(C2e))
			((CLK)(uCclk_c))
			((FCI)(C2_cry_0))
			((F0)(C2_s_1))
			((Q0)(C2_1))
			((F1)(C2_s_2))
			((Q1)(C2_2))
			((FCO)(C2_cry_2))
		)
		(_use (_entity . SLICE_35)
		)
	)
	(_instantiation SLICE_36I 0 49997 (_component SLICE_36 )
		(_port
			((C1)(C2_0))
			((B1)(instrD_0))
			((A1)(C2))
			((B0)(C2))
			((DI1)(C2_s_0))
			((CE)(C2e))
			((CLK)(uCclk_c))
			((F1)(C2_s_0))
			((Q1)(C2_0))
			((FCO)(C2_cry_0))
		)
		(_use (_entity . SLICE_36)
		)
	)
	(_instantiation SLICE_37I 0 50000 (_component SLICE_37 )
		(_port
			((C0)(C1_23))
			((B0)(C1))
			((A0)(instrD_13))
			((DI0)(C1_s_23))
			((CE)(C1e))
			((CLK)(uCclk_c))
			((FCI)(C1_cry_22))
			((F0)(C1_s_23))
			((Q0)(C1_23))
		)
		(_use (_entity . SLICE_37)
		)
	)
	(_instantiation SLICE_38I 0 50003 (_component SLICE_38 )
		(_port
			((C1)(C1_22))
			((B1)(C1))
			((A1)(instrD_13))
			((C0)(C1_21))
			((B0)(C1))
			((A0)(instrD_13))
			((DI1)(C1_s_22))
			((DI0)(C1_s_21))
			((CE)(C1e))
			((CLK)(uCclk_c))
			((FCI)(C1_cry_20))
			((F0)(C1_s_21))
			((Q0)(C1_21))
			((F1)(C1_s_22))
			((Q1)(C1_22))
			((FCO)(C1_cry_22))
		)
		(_use (_entity . SLICE_38)
		)
	)
	(_instantiation SLICE_39I 0 50008 (_component SLICE_39 )
		(_port
			((C1)(C1_20))
			((B1)(C1))
			((A1)(instrD_13))
			((C0)(C1_19))
			((B0)(C1))
			((A0)(instrD_13))
			((DI1)(C1_s_20))
			((DI0)(C1_s_19))
			((CE)(C1e))
			((CLK)(uCclk_c))
			((FCI)(C1_cry_18))
			((F0)(C1_s_19))
			((Q0)(C1_19))
			((F1)(C1_s_20))
			((Q1)(C1_20))
			((FCO)(C1_cry_20))
		)
		(_use (_entity . SLICE_39)
		)
	)
	(_instantiation SLICE_40I 0 50013 (_component SLICE_40 )
		(_port
			((C1)(C1_18))
			((B1)(C1))
			((A1)(instrD_13))
			((C0)(C1_17))
			((B0)(C1))
			((A0)(instrD_13))
			((DI1)(C1_s_18))
			((DI0)(C1_s_17))
			((CE)(C1e))
			((CLK)(uCclk_c))
			((FCI)(C1_cry_16))
			((F0)(C1_s_17))
			((Q0)(C1_17))
			((F1)(C1_s_18))
			((Q1)(C1_18))
			((FCO)(C1_cry_18))
		)
		(_use (_entity . SLICE_40)
		)
	)
	(_instantiation SLICE_41I 0 50018 (_component SLICE_41 )
		(_port
			((C1)(C1_16))
			((B1)(C1))
			((A1)(instrD_13))
			((C0)(C1_15))
			((B0)(C1))
			((A0)(instrD_13))
			((DI1)(C1_s_16))
			((DI0)(C1_s_15))
			((CE)(C1e))
			((CLK)(uCclk_c))
			((FCI)(C1_cry_14))
			((F0)(C1_s_15))
			((Q0)(C1_15))
			((F1)(C1_s_16))
			((Q1)(C1_16))
			((FCO)(C1_cry_16))
		)
		(_use (_entity . SLICE_41)
		)
	)
	(_instantiation SLICE_42I 0 50023 (_component SLICE_42 )
		(_port
			((C1)(C1_14))
			((B1)(C1))
			((A1)(instrD_13))
			((C0)(C1_13))
			((B0)(C1))
			((A0)(instrD_13))
			((DI1)(C1_s_14))
			((DI0)(C1_s_13))
			((CE)(C1e))
			((CLK)(uCclk_c))
			((FCI)(C1_cry_12))
			((F0)(C1_s_13))
			((Q0)(C1_13))
			((F1)(C1_s_14))
			((Q1)(C1_14))
			((FCO)(C1_cry_14))
		)
		(_use (_entity . SLICE_42)
		)
	)
	(_instantiation SLICE_43I 0 50028 (_component SLICE_43 )
		(_port
			((C1)(C1_12))
			((B1)(C1))
			((A1)(instrD_13))
			((C0)(C1_11))
			((B0)(C1))
			((A0)(instrD_11))
			((DI1)(C1_s_12))
			((DI0)(C1_s_11))
			((CE)(C1e))
			((CLK)(uCclk_c))
			((FCI)(C1_cry_10))
			((F0)(C1_s_11))
			((Q0)(C1_11))
			((F1)(C1_s_12))
			((Q1)(C1_12))
			((FCO)(C1_cry_12))
		)
		(_use (_entity . SLICE_43)
		)
	)
	(_instantiation SLICE_44I 0 50033 (_component SLICE_44 )
		(_port
			((C1)(C1_10))
			((B1)(C1))
			((A1)(instrD_10))
			((C0)(C1_9))
			((B0)(C1))
			((A0)(instrD_9))
			((DI1)(C1_s_10))
			((DI0)(C1_s_9))
			((CE)(C1e))
			((CLK)(uCclk_c))
			((FCI)(C1_cry_8))
			((F0)(C1_s_9))
			((Q0)(C1_9))
			((F1)(C1_s_10))
			((Q1)(C1_10))
			((FCO)(C1_cry_10))
		)
		(_use (_entity . SLICE_44)
		)
	)
	(_instantiation SLICE_45I 0 50038 (_component SLICE_45 )
		(_port
			((C1)(C1_8))
			((B1)(C1))
			((A1)(instrD_8))
			((C0)(C1_7))
			((B0)(C1))
			((A0)(instrD_7))
			((DI1)(C1_s_8))
			((DI0)(C1_s_7))
			((CE)(C1e))
			((CLK)(uCclk_c))
			((FCI)(C1_cry_6))
			((F0)(C1_s_7))
			((Q0)(C1_7))
			((F1)(C1_s_8))
			((Q1)(C1_8))
			((FCO)(C1_cry_8))
		)
		(_use (_entity . SLICE_45)
		)
	)
	(_instantiation SLICE_46I 0 50042 (_component SLICE_46 )
		(_port
			((C1)(C1_6))
			((B1)(instrD_6))
			((A1)(C1))
			((C0)(C1_5))
			((B0)(instrD_5))
			((A0)(C1))
			((DI1)(C1_s_6))
			((DI0)(C1_s_5))
			((CE)(C1e))
			((CLK)(uCclk_c))
			((FCI)(C1_cry_4))
			((F0)(C1_s_5))
			((Q0)(C1_5))
			((F1)(C1_s_6))
			((Q1)(C1_6))
			((FCO)(C1_cry_6))
		)
		(_use (_entity . SLICE_46)
		)
	)
	(_instantiation SLICE_47I 0 50046 (_component SLICE_47 )
		(_port
			((C1)(C1_4))
			((B1)(C1))
			((A1)(instrD_4))
			((C0)(C1_3))
			((B0)(C1))
			((A0)(instrD_3))
			((DI1)(C1_s_4))
			((DI0)(C1_s_3))
			((CE)(C1e))
			((CLK)(uCclk_c))
			((FCI)(C1_cry_2))
			((F0)(C1_s_3))
			((Q0)(C1_3))
			((F1)(C1_s_4))
			((Q1)(C1_4))
			((FCO)(C1_cry_4))
		)
		(_use (_entity . SLICE_47)
		)
	)
	(_instantiation SLICE_48I 0 50050 (_component SLICE_48 )
		(_port
			((C1)(C1_2))
			((B1)(instrD_2))
			((A1)(C1))
			((C0)(C1_1))
			((B0)(instrD_1))
			((A0)(C1))
			((DI1)(C1_s_2))
			((DI0)(C1_s_1))
			((CE)(C1e))
			((CLK)(uCclk_c))
			((FCI)(C1_cry_0))
			((F0)(C1_s_1))
			((Q0)(C1_1))
			((F1)(C1_s_2))
			((Q1)(C1_2))
			((FCO)(C1_cry_2))
		)
		(_use (_entity . SLICE_48)
		)
	)
	(_instantiation SLICE_49I 0 50054 (_component SLICE_49 )
		(_port
			((C1)(C1_0))
			((B1)(instrD_0))
			((A1)(C1))
			((B0)(C1))
			((DI1)(C1_s_0))
			((CE)(C1e))
			((CLK)(uCclk_c))
			((F1)(C1_s_0))
			((Q1)(C1_0))
			((FCO)(C1_cry_0))
		)
		(_use (_entity . SLICE_49)
		)
	)
	(_instantiation SLICE_50I 0 50057 (_component SLICE_50 )
		(_port
			((C0)(un1_increment_PM))
			((B0)(instrD_13))
			((A0)(dPtr_1_19))
			((DI0)(main_dPtr_5_19))
			((CLK)(uCclk_c))
			((FCI)(main_dPtr_5_cry_18))
			((F0)(main_dPtr_5_19))
			((Q0)(dPtr_1_19))
		)
		(_use (_entity . SLICE_50)
		)
	)
	(_instantiation SLICE_51I 0 50061 (_component SLICE_51 )
		(_port
			((A1)(main_dPtr_5_axb_18))
			((B0)(main_dPtr_5_axb_17))
			((DI1)(main_dPtr_5_18))
			((DI0)(main_dPtr_5_17))
			((CLK)(uCclk_c))
			((FCI)(main_dPtr_5_cry_16))
			((F0)(main_dPtr_5_17))
			((Q0)(dPtr_1_17))
			((F1)(main_dPtr_5_18))
			((Q1)(dPtr_1_18))
			((FCO)(main_dPtr_5_cry_18))
		)
		(_use (_entity . SLICE_51)
		)
	)
	(_instantiation SLICE_52I 0 50066 (_component SLICE_52 )
		(_port
			((A1)(main_dPtr_5_axb_16))
			((A0)(main_dPtr_5_axb_15))
			((DI1)(main_dPtr_5_16))
			((DI0)(main_dPtr_5_15))
			((CLK)(uCclk_c))
			((FCI)(main_dPtr_5_cry_14))
			((F0)(main_dPtr_5_15))
			((Q0)(dPtr_1_15))
			((F1)(main_dPtr_5_16))
			((Q1)(dPtr_1_16))
			((FCO)(main_dPtr_5_cry_16))
		)
		(_use (_entity . SLICE_52)
		)
	)
	(_instantiation SLICE_53I 0 50071 (_component SLICE_53 )
		(_port
			((A1)(main_dPtr_5_axb_14))
			((A0)(main_dPtr_5_axb_13))
			((DI1)(main_dPtr_5_14))
			((DI0)(main_dPtr_5_13))
			((CLK)(uCclk_c))
			((FCI)(main_dPtr_5_cry_12))
			((F0)(main_dPtr_5_13))
			((Q0)(dPtr_1_13))
			((F1)(main_dPtr_5_14))
			((Q1)(dPtr_1_14))
			((FCO)(main_dPtr_5_cry_14))
		)
		(_use (_entity . SLICE_53)
		)
	)
	(_instantiation SLICE_54I 0 50076 (_component SLICE_54 )
		(_port
			((B1)(main_dPtr_5_axb_12))
			((A0)(main_dPtr_5_axb_11))
			((DI1)(main_dPtr_5_12))
			((DI0)(main_dPtr_5_11))
			((CLK)(uCclk_c))
			((FCI)(main_dPtr_5_cry_10))
			((F0)(main_dPtr_5_11))
			((Q0)(dPtr_1_11))
			((F1)(main_dPtr_5_12))
			((Q1)(dPtr_1_12))
			((FCO)(main_dPtr_5_cry_12))
		)
		(_use (_entity . SLICE_54)
		)
	)
	(_instantiation SLICE_55I 0 50081 (_component SLICE_55 )
		(_port
			((B1)(main_dPtr_5_axb_10))
			((A0)(main_dPtr_5_axb_9))
			((DI1)(main_dPtr_5_10))
			((DI0)(main_dPtr_5_9))
			((CLK)(uCclk_c))
			((FCI)(main_dPtr_5_cry_8))
			((F0)(main_dPtr_5_9))
			((Q0)(dPtr_1_9))
			((F1)(main_dPtr_5_10))
			((Q1)(dPtr_1_10))
			((FCO)(main_dPtr_5_cry_10))
		)
		(_use (_entity . SLICE_55)
		)
	)
	(_instantiation SLICE_56I 0 50086 (_component SLICE_56 )
		(_port
			((B1)(main_dPtr_5_axb_8))
			((A0)(main_dPtr_5_axb_7))
			((DI1)(main_dPtr_5_8))
			((DI0)(main_dPtr_5_7))
			((CLK)(uCclk_c))
			((FCI)(main_dPtr_5_cry_6))
			((F0)(main_dPtr_5_7))
			((Q0)(dPtr_1_7))
			((F1)(main_dPtr_5_8))
			((Q1)(dPtr_1_8))
			((FCO)(main_dPtr_5_cry_8))
		)
		(_use (_entity . SLICE_56)
		)
	)
	(_instantiation SLICE_57I 0 50091 (_component SLICE_57 )
		(_port
			((B1)(main_dPtr_5_axb_6))
			((B0)(main_dPtr_5_axb_5))
			((DI1)(main_dPtr_5_6))
			((DI0)(main_dPtr_5_5))
			((CLK)(uCclk_c))
			((FCI)(main_dPtr_5_cry_4))
			((F0)(main_dPtr_5_5))
			((Q0)(dPtr_1_5))
			((F1)(main_dPtr_5_6))
			((Q1)(dPtr_1_6))
			((FCO)(main_dPtr_5_cry_6))
		)
		(_use (_entity . SLICE_57)
		)
	)
	(_instantiation SLICE_58I 0 50096 (_component SLICE_58 )
		(_port
			((A1)(main_dPtr_5_axb_4))
			((B0)(main_dPtr_5_axb_3))
			((DI1)(main_dPtr_5_4))
			((DI0)(main_dPtr_5_3))
			((CLK)(uCclk_c))
			((FCI)(main_dPtr_5_cry_2))
			((F0)(main_dPtr_5_3))
			((Q0)(dPtr_1_3))
			((F1)(main_dPtr_5_4))
			((Q1)(dPtr_1_4))
			((FCO)(main_dPtr_5_cry_4))
		)
		(_use (_entity . SLICE_58)
		)
	)
	(_instantiation SLICE_59I 0 50101 (_component SLICE_59 )
		(_port
			((A1)(main_dPtr_5_axb_2))
			((B0)(main_dPtr_5_axb_1))
			((DI1)(main_dPtr_5_2))
			((DI0)(main_dPtr_5_1))
			((CLK)(uCclk_c))
			((FCI)(main_dPtr_5_cry_0))
			((F0)(main_dPtr_5_1))
			((Q0)(dPtr_1_1))
			((F1)(main_dPtr_5_2))
			((Q1)(dPtr_1_2))
			((FCO)(main_dPtr_5_cry_2))
		)
		(_use (_entity . SLICE_59)
		)
	)
	(_instantiation SLICE_83I 0 50106 (_component SLICE_83 )
		(_port
			((A1)(dPtr_1_0))
			((M1)(instrD_5))
			((M0)(instrD_4))
			((CE)(JMPREG3_1_sqmuxa))
			((CLK)(uCclk_c))
			((F0)(GNDS))
			((Q0)(JMPREG3_4))
			((F1)(dPtr_1_i_0))
			((Q1)(JMPREG3_5))
		)
		(_use (_entity . SLICE_83)
		)
	)
	(_instantiation SLICE_84I 0 50110 (_component SLICE_84 )
		(_port
			((D1)(C1_3))
			((C1)(C1_0))
			((B1)(C1_2))
			((A1)(C1_1))
			((D0)(C4_18))
			((C0)(C4_19))
			((B0)(C4_17))
			((A0)(C4_16))
			((M1)(instrD_7))
			((M0)(instrD_6))
			((CE)(JMPREG3_1_sqmuxa))
			((CLK)(uCclk_c))
			((F0)(main_un1_C4_16))
			((Q0)(JMPREG3_6))
			((F1)(main_un1_C1_12))
			((Q1)(JMPREG3_7))
		)
		(_use (_entity . SLICE_84)
		)
	)
	(_instantiation SLICE_85I 0 50115 (_component SLICE_85 )
		(_port
			((D1)(C4_14))
			((C1)(C4_12))
			((B1)(C4_13))
			((A1)(C4_15))
			((D0)(C4_5))
			((C0)(C4_7))
			((B0)(C4_6))
			((A0)(C4_4))
			((M1)(instrD_9))
			((M0)(instrD_8))
			((CE)(JMPREG3_1_sqmuxa))
			((CLK)(uCclk_c))
			((F0)(main_un1_C4_13))
			((Q0)(JMPREG3_8))
			((F1)(main_un1_C4_15))
			((Q1)(JMPREG3_9))
		)
		(_use (_entity . SLICE_85)
		)
	)
	(_instantiation SLICE_86I 0 50120 (_component SLICE_86 )
		(_port
			((D1)(C2_3))
			((C1)(C2_1))
			((B1)(C2_0))
			((A1)(C2_2))
			((D0)(C3_3))
			((C0)(C3_4))
			((B0)(C3_2))
			((A0)(C3_5))
			((M1)(instrD_11))
			((M0)(instrD_10))
			((CE)(JMPREG3_1_sqmuxa))
			((CLK)(uCclk_c))
			((F0)(main_un1_C3_22_7))
			((Q0)(JMPREG3_10))
			((F1)(main_un1_C2_12))
			((Q1)(JMPREG3_11))
		)
		(_use (_entity . SLICE_86)
		)
	)
	(_instantiation SLICE_87I 0 50125 (_component SLICE_87 )
		(_port
			((D1)(un1_iROM_2_i_5))
			((C1)(un1_iROM_2_i_2))
			((B1)(main_pc182_2))
			((A1)(un1_iROM_2_i_3))
			((B0)(dPtr_1_4))
			((A0)(dPtr_1_5))
			((M1)(instrD_0))
			((M0)(instrD_13))
			((CE)(JMPREG3_1_sqmuxa))
			((CLK)(uCclk_c))
			((F0)(dROM_N_8))
			((Q0)(JMPREG3_18))
			((F1)(main_pc182))
			((Q1)(JMPREG3_0))
		)
		(_use (_entity . SLICE_87)
		)
	)
	(_instantiation SLICE_88I 0 50130 (_component SLICE_88 )
		(_port
			((D1)(main_PC_15_iv_1_1))
			((C1)(instrD_1))
			((B1)(un1_pc186_1))
			((A1)(un1_PC_m_1))
			((D0)(main_PC_15_iv_1_0))
			((C0)(instrD_0))
			((B0)(un1_pc186_1))
			((A0)(un1_PC_m_0))
			((DI1)(main_PC_15_1))
			((DI0)(main_PC_15_0))
			((CLK)(uCclk_c))
			((F0)(main_PC_15_0))
			((Q0)(PC_1_0))
			((F1)(main_PC_15_1))
			((Q1)(PC_1_1))
		)
		(_use (_entity . SLICE_88)
		)
	)
	(_instantiation SLICE_89I 0 50136 (_component SLICE_89 )
		(_port
			((D1)(main_PC_15_iv_1_3))
			((C1)(un1_pc186_1))
			((B1)(instrD_3))
			((A1)(un1_PC_m_3))
			((D0)(un1_PC_m_2))
			((C0)(un1_pc186_1))
			((B0)(instrD_2))
			((A0)(main_PC_15_iv_1_2))
			((DI1)(main_PC_15_3))
			((DI0)(main_PC_15_2))
			((CLK)(uCclk_c))
			((F0)(main_PC_15_2))
			((Q0)(PC_1_2))
			((F1)(main_PC_15_3))
			((Q1)(PC_1_3))
		)
		(_use (_entity . SLICE_89)
		)
	)
	(_instantiation SLICE_90I 0 50142 (_component SLICE_90 )
		(_port
			((D1)(un1_PC_m_5))
			((C1)(main_PC_15_iv_1_5))
			((B1)(un1_pc186_1))
			((A1)(instrD_5))
			((D0)(un1_PC_m_4))
			((C0)(instrD_4))
			((B0)(un1_pc186_1))
			((A0)(main_PC_15_iv_1_4))
			((DI1)(main_PC_15_5))
			((DI0)(main_PC_15_4))
			((CLK)(uCclk_c))
			((F0)(main_PC_15_4))
			((Q0)(PC_1_4))
			((F1)(main_PC_15_5))
			((Q1)(PC_1_5))
		)
		(_use (_entity . SLICE_90)
		)
	)
	(_instantiation SLICE_91I 0 50148 (_component SLICE_91 )
		(_port
			((D1)(main_PC_15_iv_1_7))
			((C1)(un1_pc186_1))
			((B1)(un1_PC_m_7))
			((A1)(instrD_7))
			((D0)(main_PC_15_iv_1_6))
			((C0)(un1_pc186_1))
			((B0)(un1_PC_m_6))
			((A0)(instrD_6))
			((DI1)(main_PC_15_7))
			((DI0)(main_PC_15_6))
			((CLK)(uCclk_c))
			((F0)(main_PC_15_6))
			((Q0)(PC_1_6))
			((F1)(main_PC_15_7))
			((Q1)(PC_1_7))
		)
		(_use (_entity . SLICE_91)
		)
	)
	(_instantiation SLICE_92I 0 50154 (_component SLICE_92 )
		(_port
			((D1)(un1_pc186_1))
			((C1)(un1_PC_m_9))
			((B1)(main_PC_15_iv_1_9))
			((A1)(instrD_9))
			((D0)(main_PC_15_iv_1_8))
			((C0)(un1_PC_m_8))
			((B0)(un1_pc186_1))
			((A0)(instrD_8))
			((DI1)(main_PC_15_9))
			((DI0)(main_PC_15_8))
			((CLK)(uCclk_c))
			((F0)(main_PC_15_8))
			((Q0)(PC_1_8))
			((F1)(main_PC_15_9))
			((Q1)(PC_1_9))
		)
		(_use (_entity . SLICE_92)
		)
	)
	(_instantiation SLICE_93I 0 50160 (_component SLICE_93 )
		(_port
			((D1)(instrD_11))
			((C1)(main_PC_15_iv_1_11))
			((B1)(un1_PC_m_11))
			((A1)(un1_pc186_1))
			((D0)(main_PC_15_iv_1_10))
			((C0)(un1_PC_m_10))
			((B0)(instrD_10))
			((A0)(un1_pc186_1))
			((DI1)(main_PC_15_11))
			((DI0)(main_PC_15_10))
			((CLK)(uCclk_c))
			((F0)(main_PC_15_10))
			((Q0)(PC_1_10))
			((F1)(main_PC_15_11))
			((Q1)(PC_1_11))
		)
		(_use (_entity . SLICE_93)
		)
	)
	(_instantiation SLICE_94I 0 50166 (_component SLICE_94 )
		(_port
			((D1)(un1_pc186))
			((C1)(un1_pc167_1_1))
			((B1)(main_PC_15_3_17))
			((A1)(un1_PC_cry_13_0_S0))
			((D0)(un1_pc186))
			((C0)(un1_pc167_1_1))
			((B0)(main_PC_15_3_17))
			((A0)(un1_PC_cry_11_0_S1))
			((DI1)(main_PC_15_13))
			((DI0)(main_PC_15_12))
			((CLK)(uCclk_c))
			((F0)(main_PC_15_12))
			((Q0)(PC_1_12))
			((F1)(main_PC_15_13))
			((Q1)(PC_1_13))
		)
		(_use (_entity . SLICE_94)
		)
	)
	(_instantiation SLICE_95I 0 50172 (_component SLICE_95 )
		(_port
			((D1)(un1_pc167_1_1))
			((C1)(un1_pc186))
			((B1)(un1_PC_cry_15_0_S0))
			((A1)(main_PC_15_3_17))
			((D0)(un1_pc167_1_1))
			((C0)(main_PC_15_3_17))
			((B0)(un1_PC_cry_13_0_S1))
			((A0)(un1_pc186))
			((DI1)(main_PC_15_15))
			((DI0)(main_PC_15_14))
			((CLK)(uCclk_c))
			((F0)(main_PC_15_14))
			((Q0)(PC_1_14))
			((F1)(main_PC_15_15))
			((Q1)(PC_1_15))
		)
		(_use (_entity . SLICE_95)
		)
	)
	(_instantiation SLICE_96I 0 50178 (_component SLICE_96 )
		(_port
			((D1)(un1_PC_cry_17_0_S0))
			((C1)(un1_pc186))
			((B1)(un1_pc167_1_1))
			((A1)(main_PC_15_3_17))
			((D0)(un1_pc186))
			((C0)(un1_PC_cry_15_0_S1))
			((B0)(un1_pc167_1_1))
			((A0)(main_PC_15_3_17))
			((DI1)(main_PC_15_17))
			((DI0)(main_PC_15_16))
			((CLK)(uCclk_c))
			((F0)(main_PC_15_16))
			((Q0)(PC_1_16))
			((F1)(main_PC_15_17))
			((Q1)(PC_1_17))
		)
		(_use (_entity . SLICE_96)
		)
	)
	(_instantiation SLICE_97I 0 50184 (_component SLICE_97 )
		(_port
			((D1)(un1_iROM_2_i_5))
			((C1)(un1_iROM_2_i_4))
			((B1)(un1_iROM_2_i_3))
			((A1)(un1_iROM_2_i_2))
			((D0)(un1_pc167_1_1))
			((C0)(main_PC_15_3_17))
			((B0)(un1_PC_cry_17_0_S1))
			((A0)(un1_pc186))
			((DI0)(main_PC_15_18))
			((CLK)(uCclk_c))
			((F0)(main_PC_15_18))
			((Q0)(PC_1_18))
			((F1)(un1_pc186))
		)
		(_use (_entity . SLICE_97)
		)
	)
	(_instantiation un1_pc167_2_1_SLICE_98I 0 50189 (_component un1_pc167_2_1_SLICE_98 )
		(_port
			((D1)(sync_c))
			((C1)(un1_iROM_2_i_2))
			((B1)(un1_iROM_2_i_5))
			((A1)(un1_iROM_2_i_1))
			((D0)(un1_iROM_2_i_3))
			((C0)(un1_iROM_2_i_1))
			((B0)(un1_iROM_2_i_2))
			((A0)(main_un1_C4))
			((M0)(un1_iROM_2_i_4))
			((OFX0)(un1_pc167_2_1))
		)
		(_use (_entity . un1_pc167_2_1_SLICE_98)
		)
	)
	(_instantiation SLICE_99I 0 50194 (_component SLICE_99 )
		(_port
			((D1)(increment_PM))
			((C1)(un1_increment_PM_1))
			((B1)(un1_iROM_2_i_3))
			((A1)(un1_iROM_2_i_4))
			((D0)(un1_iROM_2_i_5))
			((C0)(un1_iROM_2_i_2))
			((B0)(un1_iROM_2_i_1))
			((A0)(increment_PM))
			((F0)(un1_increment_PM_1))
			((F1)(main_dPtr_5_cry_0_0_RNO))
		)
		(_use (_entity . SLICE_99)
		)
	)
	(_instantiation SLICE_100I 0 50199 (_component SLICE_100 )
		(_port
			((D1)(main_un1_C1_16))
			((C1)(main_un1_C1_21))
			((B1)(main_un1_C1_17))
			((A1)(main_un1_C2))
			((D0)(main_un1_C4))
			((C0)(main_un1_pc59))
			((B0)(main_un1_C3))
			((A0)(main_pc184))
			((M1)(instrD_5))
			((M0)(instrD_4))
			((CE)(main_pc171))
			((CLK)(uCclk_c))
			((F0)(PC_3_sqmuxa_1))
			((Q0)(C3_4))
			((F1)(main_un1_pc59))
			((Q1)(C3_5))
		)
		(_use (_entity . SLICE_100)
		)
	)
	(_instantiation SLICE_101I 0 50205 (_component SLICE_101 )
		(_port
			((D1)(iROM_un1_dout165_1_a2_6))
			((C1)(PC_1_17))
			((B1)(PC_1_18))
			((A1)(iROM_un1_dout165_1_a2_5))
			((D0)(PC_1_8))
			((C0)(iROM_un1_dout165_1_a3))
			((B0)(iROM_un1_dout165_1_a2_8))
			((A0)(PC_1_7))
			((M1)(instrD_4))
			((M0)(instrD_3))
			((CE)(JMPREG1_1_sqmuxa))
			((CLK)(uCclk_c))
			((F0)(iROM_un1_dout165))
			((Q0)(JMPREG1_3))
			((F1)(iROM_un1_dout165_1_a2_8))
			((Q1)(JMPREG1_4))
		)
		(_use (_entity . SLICE_101)
		)
	)
	(_instantiation SLICE_102I 0 50212 (_component SLICE_102 )
		(_port
			((D1)(PC_1_1))
			((C1)(PC_1_3))
			((B1)(PC_1_2))
			((A1)(PC_1_0))
			((D0)(PC_1_5))
			((C0)(iROM_un1_dout165_1_o3_1))
			((B0)(PC_1_4))
			((A0)(PC_1_6))
			((M1)(instrD_8))
			((M0)(instrD_7))
			((CE)(JMPREG1_1_sqmuxa))
			((CLK)(uCclk_c))
			((F0)(iROM_un1_dout165_1_a3))
			((Q0)(JMPREG1_7))
			((F1)(iROM_un1_dout165_1_o3_1))
			((Q1)(JMPREG1_8))
		)
		(_use (_entity . SLICE_102)
		)
	)
	(_instantiation SLICE_103I 0 50218 (_component SLICE_103 )
		(_port
			((D1)(dPtr_1_7))
			((C1)(dPtr_1_10))
			((B1)(dPtr_1_11))
			((A1)(dPtr_1_6))
			((D0)(dROM_un1_dout82_1_a2_i_5))
			((C0)(dROM_DOUT_81_i_0_a3_2_21))
			((B0)(dROM_un1_dout82_1_a2_i_a3_2))
			((A0)(dROM_un1_dout82_1_a2_i_4))
			((M1)(instrD_10))
			((M0)(instrD_0))
			((CE)(JMPREG1_1_sqmuxa))
			((CLK)(uCclk_c))
			((F0)(N_6_i))
			((Q0)(JMPREG1_0))
			((F1)(dROM_DOUT_81_i_0_a3_2_21))
			((Q1)(JMPREG1_10))
		)
		(_use (_entity . SLICE_103)
		)
	)
	(_instantiation SLICE_104I 0 50225 (_component SLICE_104 )
		(_port
			((C1)(dPtr_1_8))
			((A1)(dPtr_1_9))
			((D0)(dPtr_1_1))
			((C0)(dROM_DOUT_81_i_0_a3_0_21))
			((B0)(dROM_DOUT_81_i_0_a3_2_21))
			((A0)(dROM_N_8))
			((M1)(instrD_9))
			((M0)(instrD_8))
			((CE)(main_pc171))
			((CLK)(uCclk_c))
			((F0)(dROM_N_8149_i))
			((Q0)(C3_8))
			((F1)(dROM_DOUT_81_i_0_a3_0_21))
			((Q1)(C3_9))
		)
		(_use (_entity . SLICE_104)
		)
	)
	(_instantiation SLICE_105I 0 50231 (_component SLICE_105 )
		(_port
			((D1)(dPtr_1_6))
			((B1)(dPtr_1_7))
			((D0)(dPtr_1_8))
			((C0)(dROM_N_9))
			((B0)(dROM_N_8))
			((A0)(dROM_DOUT_81_0_a2_80_i_0_1))
			((M0)(instrD_2))
			((CE)(main_pc171))
			((CLK)(uCclk_c))
			((F0)(dROM_N_8207_i))
			((Q0)(C3_2))
			((F1)(dROM_N_9))
		)
		(_use (_entity . SLICE_105)
		)
	)
	(_instantiation SLICE_106I 0 50236 (_component SLICE_106 )
		(_port
			((D1)(dPtr_1_8))
			((B1)(dPtr_1_9))
			((A1)(dPtr_1_5))
			((D0)(dPtr_1_2))
			((C0)(dROM_un1_dout82_1_a2_i_a3_1))
			((B0)(dPtr_1_4))
			((A0)(dPtr_1_3))
			((M1)(instrD_2))
			((M0)(instrD_1))
			((CE)(JMPREG1_1_sqmuxa))
			((CLK)(uCclk_c))
			((F0)(dROM_un1_dout82_1_a2_i_a3_2))
			((Q0)(JMPREG1_1))
			((F1)(dROM_un1_dout82_1_a2_i_a3_1))
			((Q1)(JMPREG1_2))
		)
		(_use (_entity . SLICE_106)
		)
	)
	(_instantiation SLICE_107I 0 50242 (_component SLICE_107 )
		(_port
			((D1)(dPtr_1_8))
			((C1)(dPtr_1_5))
			((B1)(dPtr_1_7))
			((A1)(dPtr_1_4))
			((D0)(dPtr_1_11))
			((C0)(dPtr_1_10))
			((B0)(dROM_N_14))
			((A0)(dPtr_1_9))
			((M1)(instrD_7))
			((M0)(instrD_6))
			((CE)(main_pc171))
			((CLK)(uCclk_c))
			((F0)(dROM_DOUT_81_0_a2_80_i_0_1))
			((Q0)(C3_6))
			((F1)(dROM_N_14))
			((Q1)(C3_7))
		)
		(_use (_entity . SLICE_107)
		)
	)
	(_instantiation SLICE_108I 0 50248 (_component SLICE_108 )
		(_port
			((D1)(un1_iROM_2_i_1))
			((B1)(un1_iROM_2_i_5))
			((A1)(JMPREG3_1_sqmuxa_1))
			((D0)(un1_iROM_2_i_4))
			((C0)(un1_iROM_2_i_3))
			((B0)(rst_c))
			((A0)(un1_iROM_2_i_2))
			((M1)(instrD_3))
			((M0)(instrD_13))
			((CE)(main_pc171))
			((CLK)(uCclk_c))
			((F0)(JMPREG3_1_sqmuxa_1))
			((Q0)(C3_15))
			((F1)(JMPREG3_1_sqmuxa))
			((Q1)(C3_3))
		)
		(_use (_entity . SLICE_108)
		)
	)
	(_instantiation SLICE_109I 0 50254 (_component SLICE_109 )
		(_port
			((D1)(rst_c))
			((C1)(un1_iROM_2_i_3))
			((B1)(un1_iROM_2_i_2))
			((A1)(un1_iROM_2_i_1))
			((C0)(JMPREG1_1_sqmuxa_2))
			((B0)(un1_iROM_2_i_4))
			((A0)(un1_iROM_2_i_5))
			((M1)(instrD_10))
			((M0)(instrD_0))
			((CE)(main_pc171))
			((CLK)(uCclk_c))
			((F0)(JMPREG1_1_sqmuxa))
			((Q0)(C3_0))
			((F1)(JMPREG1_1_sqmuxa_2))
			((Q1)(C3_10))
		)
		(_use (_entity . SLICE_109)
		)
	)
	(_instantiation SLICE_110I 0 50260 (_component SLICE_110 )
		(_port
			((D1)(un1_iROM_2_i_5))
			((C1)(un1_iROM_2_i_1))
			((B1)(un1_iROM_2_i_2))
			((D0)(C1))
			((C0)(un1_increment_C1_0))
			((B0)(un1_iROM_2_i_3))
			((A0)(un1_iROM_2_i_4))
			((F0)(C1e))
			((F1)(un1_increment_C1_0))
		)
		(_use (_entity . SLICE_110)
		)
	)
	(_instantiation SLICE_111I 0 50264 (_component SLICE_111 )
		(_port
			((C1)(un1_iROM_2_i_1))
			((B1)(un1_iROM_2_i_3))
			((A1)(un1_iROM_2_i_2))
			((D0)(un1_iROM_2_i_5))
			((C0)(un1_increment_C2_1))
			((B0)(C2))
			((A0)(un1_iROM_2_i_4))
			((F0)(C2e))
			((F1)(un1_increment_C2_1))
		)
		(_use (_entity . SLICE_111)
		)
	)
	(_instantiation SLICE_112I 0 50268 (_component SLICE_112 )
		(_port
			((D1)(un1_iROM_2_i_3))
			((A1)(un1_iROM_2_i_4))
			((D0)(instrD_13))
			((C0)(dPtr_1_18))
			((B0)(un1_increment_PM_2))
			((A0)(un1_increment_PM_1))
			((F0)(main_dPtr_5_axb_18))
			((F1)(un1_increment_PM_2))
		)
		(_use (_entity . SLICE_112)
		)
	)
	(_instantiation SLICE_113I 0 50272 (_component SLICE_113 )
		(_port
			((D1)(C2_20))
			((C1)(C2_23))
			((B1)(C2_21))
			((A1)(C2_22))
			((D0)(main_un1_C2_17))
			((C0)(main_un1_C2_16))
			((B0)(main_un1_C1))
			((A0)(main_un1_C2_21))
			((F0)(un1_PC_1_sqmuxa_0))
			((F1)(main_un1_C2_17))
		)
		(_use (_entity . SLICE_113)
		)
	)
	(_instantiation SLICE_114I 0 50276 (_component SLICE_114 )
		(_port
			((D1)(un1_pc167_2_1_0))
			((C1)(un1_pc167_2_1))
			((B1)(N_172))
			((A1)(N_170))
			((D0)(un1_pc186))
			((C0)(un1_pc167_0))
			((B0)(un1_PC_2_sqmuxa_1))
			((A0)(un1_PC_cry_7_0_S1))
			((F0)(un1_PC_m_8))
			((F1)(un1_pc167_0))
		)
		(_use (_entity . SLICE_114)
		)
	)
	(_instantiation SLICE_115I 0 50280 (_component SLICE_115 )
		(_port
			((D1)(un1_PC_2_sqmuxa_1_0))
			((C1)(main_un1_C4))
			((B1)(main_pc184))
			((A1)(main_un1_pc85))
			((D0)(un1_pc167_0))
			((C0)(un1_PC_cry_7_0_S0))
			((B0)(un1_PC_2_sqmuxa_1))
			((A0)(un1_pc186))
			((F0)(un1_PC_m_7))
			((F1)(un1_PC_2_sqmuxa_1))
		)
		(_use (_entity . SLICE_115)
		)
	)
	(_instantiation SLICE_116I 0 50285 (_component SLICE_116 )
		(_port
			((D1)(main_pc183))
			((C1)(main_pc182))
			((B1)(un1_PC_1_sqmuxa_0))
			((A1)(main_pc184))
			((D0)(main_PC_15_iv_3_0_12))
			((C0)(un1_PC_1_sqmuxa))
			((B0)(instrD_m_18))
			((A0)(JMPREG1_18))
			((F0)(main_PC_15_3_17))
			((F1)(un1_PC_1_sqmuxa))
		)
		(_use (_entity . SLICE_116)
		)
	)
	(_instantiation SLICE_117I 0 50290 (_component SLICE_117 )
		(_port
			((D1)(un1_PC_1_sqmuxa))
			((C1)(un1_PC_2_sqmuxa))
			((B1)(un1_pc186_1_1))
			((A1)(un1_PC_2_sqmuxa_1))
			((C0)(un1_pc186_1))
			((A0)(instrD_13))
			((F0)(instrD_m_18))
			((F1)(un1_pc186_1))
		)
		(_use (_entity . SLICE_117)
		)
	)
	(_instantiation SLICE_118I 0 50294 (_component SLICE_118 )
		(_port
			((D1)(JMPREG2_0))
			((C1)(PC_3_sqmuxa_1))
			((B1)(JMPREG3_0))
			((A1)(un1_PC_2_sqmuxa))
			((C0)(main_PC_15_iv_0_0))
			((B0)(JMPREG1_0))
			((A0)(un1_PC_1_sqmuxa))
			((M0)(instrD_9))
			((CE)(JMPREG1_1_sqmuxa))
			((CLK)(uCclk_c))
			((F0)(main_PC_15_iv_1_0))
			((Q0)(JMPREG1_9))
			((F1)(main_PC_15_iv_0_0))
		)
		(_use (_entity . SLICE_118)
		)
	)
	(_instantiation SLICE_119I 0 50300 (_component SLICE_119 )
		(_port
			((D1)(JMPREG3_1))
			((C1)(PC_3_sqmuxa_1))
			((B1)(un1_PC_2_sqmuxa))
			((A1)(JMPREG2_1))
			((D0)(JMPREG1_1))
			((C0)(main_PC_15_iv_0_1))
			((A0)(un1_PC_1_sqmuxa))
			((M1)(instrD_2))
			((M0)(instrD_1))
			((CE)(JMPREG2_1_sqmuxa))
			((CLK)(uCclk_c))
			((F0)(main_PC_15_iv_1_1))
			((Q0)(JMPREG2_1))
			((F1)(main_PC_15_iv_0_1))
			((Q1)(JMPREG2_2))
		)
		(_use (_entity . SLICE_119)
		)
	)
	(_instantiation SLICE_120I 0 50306 (_component SLICE_120 )
		(_port
			((D1)(JMPREG2_3))
			((C1)(JMPREG3_3))
			((B1)(PC_3_sqmuxa_1))
			((A1)(un1_PC_2_sqmuxa))
			((C0)(JMPREG1_3))
			((B0)(main_PC_15_iv_0_3))
			((A0)(un1_PC_1_sqmuxa))
			((M1)(instrD_6))
			((M0)(instrD_5))
			((CE)(JMPREG2_1_sqmuxa))
			((CLK)(uCclk_c))
			((F0)(main_PC_15_iv_1_3))
			((Q0)(JMPREG2_5))
			((F1)(main_PC_15_iv_0_3))
			((Q1)(JMPREG2_6))
		)
		(_use (_entity . SLICE_120)
		)
	)
	(_instantiation SLICE_121I 0 50312 (_component SLICE_121 )
		(_port
			((D1)(JMPREG3_2))
			((C1)(JMPREG2_2))
			((B1)(un1_PC_2_sqmuxa))
			((A1)(PC_3_sqmuxa_1))
			((D0)(JMPREG1_2))
			((C0)(main_PC_15_iv_0_2))
			((B0)(un1_PC_1_sqmuxa))
			((M1)(instrD_4))
			((M0)(instrD_3))
			((CE)(JMPREG2_1_sqmuxa))
			((CLK)(uCclk_c))
			((F0)(main_PC_15_iv_1_2))
			((Q0)(JMPREG2_3))
			((F1)(main_PC_15_iv_0_2))
			((Q1)(JMPREG2_4))
		)
		(_use (_entity . SLICE_121)
		)
	)
	(_instantiation SLICE_122I 0 50318 (_component SLICE_122 )
		(_port
			((D1)(PC_3_sqmuxa_1))
			((C1)(JMPREG2_4))
			((B1)(JMPREG3_4))
			((A1)(un1_PC_2_sqmuxa))
			((C0)(JMPREG1_4))
			((B0)(main_PC_15_iv_0_4))
			((A0)(un1_PC_1_sqmuxa))
			((M1)(instrD_8))
			((M0)(instrD_7))
			((CE)(JMPREG2_1_sqmuxa))
			((CLK)(uCclk_c))
			((F0)(main_PC_15_iv_1_4))
			((Q0)(JMPREG2_7))
			((F1)(main_PC_15_iv_0_4))
			((Q1)(JMPREG2_8))
		)
		(_use (_entity . SLICE_122)
		)
	)
	(_instantiation SLICE_123I 0 50324 (_component SLICE_123 )
		(_port
			((D1)(PC_3_sqmuxa_1))
			((C1)(JMPREG2_5))
			((B1)(JMPREG3_5))
			((A1)(un1_PC_2_sqmuxa))
			((C0)(main_PC_15_iv_0_5))
			((B0)(un1_PC_1_sqmuxa))
			((A0)(JMPREG1_5))
			((M0)(instrD_9))
			((CE)(JMPREG2_1_sqmuxa))
			((CLK)(uCclk_c))
			((F0)(main_PC_15_iv_1_5))
			((Q0)(JMPREG2_9))
			((F1)(main_PC_15_iv_0_5))
		)
		(_use (_entity . SLICE_123)
		)
	)
	(_instantiation SLICE_124I 0 50330 (_component SLICE_124 )
		(_port
			((D1)(PC_3_sqmuxa_1))
			((C1)(un1_PC_2_sqmuxa))
			((B1)(JMPREG3_6))
			((A1)(JMPREG2_6))
			((D0)(JMPREG1_6))
			((C0)(main_PC_15_iv_0_6))
			((A0)(un1_PC_1_sqmuxa))
			((M1)(instrD_2))
			((M0)(instrD_1))
			((CE)(JMPREG3_1_sqmuxa))
			((CLK)(uCclk_c))
			((F0)(main_PC_15_iv_1_6))
			((Q0)(JMPREG3_1))
			((F1)(main_PC_15_iv_0_6))
			((Q1)(JMPREG3_2))
		)
		(_use (_entity . SLICE_124)
		)
	)
	(_instantiation SLICE_125I 0 50336 (_component SLICE_125 )
		(_port
			((D1)(JMPREG2_7))
			((C1)(JMPREG3_7))
			((B1)(PC_3_sqmuxa_1))
			((A1)(un1_PC_2_sqmuxa))
			((D0)(un1_PC_1_sqmuxa))
			((C0)(main_PC_15_iv_0_7))
			((B0)(JMPREG1_7))
			((M0)(instrD_3))
			((CE)(JMPREG3_1_sqmuxa))
			((CLK)(uCclk_c))
			((F0)(main_PC_15_iv_1_7))
			((Q0)(JMPREG3_3))
			((F1)(main_PC_15_iv_0_7))
		)
		(_use (_entity . SLICE_125)
		)
	)
	(_instantiation SLICE_126I 0 50342 (_component SLICE_126 )
		(_port
			((D1)(PC_3_sqmuxa_1))
			((C1)(JMPREG3_8))
			((B1)(JMPREG2_8))
			((A1)(un1_PC_2_sqmuxa))
			((D0)(JMPREG1_8))
			((C0)(main_PC_15_iv_0_8))
			((A0)(un1_PC_1_sqmuxa))
			((F0)(main_PC_15_iv_1_8))
			((F1)(main_PC_15_iv_0_8))
		)
		(_use (_entity . SLICE_126)
		)
	)
	(_instantiation SLICE_127I 0 50347 (_component SLICE_127 )
		(_port
			((D1)(JMPREG3_9))
			((C1)(JMPREG2_9))
			((B1)(PC_3_sqmuxa_1))
			((A1)(un1_PC_2_sqmuxa))
			((D0)(JMPREG1_9))
			((C0)(main_PC_15_iv_0_9))
			((A0)(un1_PC_1_sqmuxa))
			((F0)(main_PC_15_iv_1_9))
			((F1)(main_PC_15_iv_0_9))
		)
		(_use (_entity . SLICE_127)
		)
	)
	(_instantiation SLICE_128I 0 50352 (_component SLICE_128 )
		(_port
			((D1)(un1_PC_2_sqmuxa))
			((C1)(JMPREG3_10))
			((B1)(PC_3_sqmuxa_1))
			((A1)(JMPREG2_10))
			((D0)(JMPREG1_10))
			((C0)(main_PC_15_iv_0_10))
			((A0)(un1_PC_1_sqmuxa))
			((M1)(instrD_10))
			((M0)(instrD_0))
			((CE)(JMPREG2_1_sqmuxa))
			((CLK)(uCclk_c))
			((F0)(main_PC_15_iv_1_10))
			((Q0)(JMPREG2_0))
			((F1)(main_PC_15_iv_0_10))
			((Q1)(JMPREG2_10))
		)
		(_use (_entity . SLICE_128)
		)
	)
	(_instantiation SLICE_129I 0 50358 (_component SLICE_129 )
		(_port
			((D1)(PC_3_sqmuxa_1))
			((C1)(JMPREG2_11))
			((B1)(JMPREG3_11))
			((A1)(un1_PC_2_sqmuxa))
			((D0)(JMPREG1_11))
			((B0)(main_PC_15_iv_0_11))
			((A0)(un1_PC_1_sqmuxa))
			((M1)(instrD_13))
			((M0)(instrD_11))
			((CE)(JMPREG2_1_sqmuxa))
			((CLK)(uCclk_c))
			((F0)(main_PC_15_iv_1_11))
			((Q0)(JMPREG2_11))
			((F1)(main_PC_15_iv_0_11))
			((Q1)(JMPREG2_18))
		)
		(_use (_entity . SLICE_129)
		)
	)
	(_instantiation SLICE_130I 0 50364 (_component SLICE_130 )
		(_port
			((D1)(main_pc184))
			((C1)(main_pc183))
			((B1)(main_un1_pc59))
			((A1)(main_un1_C3))
			((D0)(JMPREG2_18))
			((C0)(un1_PC_2_sqmuxa))
			((B0)(JMPREG3_18))
			((A0)(PC_3_sqmuxa_1))
			((F0)(main_PC_15_iv_3_0_12))
			((F1)(un1_PC_2_sqmuxa))
		)
		(_use (_entity . SLICE_130)
		)
	)
	(_instantiation SLICE_131I 0 50369 (_component SLICE_131 )
		(_port
			((D1)(main_un1_C3_22_8))
			((C1)(C3_15))
			((B1)(main_un1_C3_22_7))
			((A1)(main_un1_C3_22_1))
			((D0)(main_un1_C3))
			((C0)(main_pc183_3))
			((B0)(main_pc182))
			((A0)(main_un1_pc59))
			((F0)(un1_PC_2_sqmuxa_1_0))
			((F1)(main_un1_C3))
		)
		(_use (_entity . SLICE_131)
		)
	)
	(_instantiation SLICE_132I 0 50374 (_component SLICE_132 )
		(_port
			((C1)(un1_iROM_2_i_1))
			((B1)(main_un1_C2))
			((A1)(main_un1_C1))
			((D0)(un1_iROM_2_i_5))
			((C0)(N_166))
			((B0)(un1_iROM_2_i_3))
			((A0)(un1_iROM_2_i_2))
			((F0)(N_170))
			((F1)(N_166))
		)
		(_use (_entity . SLICE_132)
		)
	)
	(_instantiation SLICE_133I 0 50378 (_component SLICE_133 )
		(_port
			((D1)(C4_23))
			((C1)(C4_22))
			((B1)(C4_20))
			((A1)(C4_21))
			((D0)(main_un1_C4_16))
			((C0)(main_un1_C4_19))
			((B0)(main_un1_C4_18))
			((A0)(main_un1_C4_17))
			((F0)(main_un1_C4))
			((F1)(main_un1_C4_17))
		)
		(_use (_entity . SLICE_133)
		)
	)
	(_instantiation SLICE_134I 0 50382 (_component SLICE_134 )
		(_port
			((D1)(C1_23))
			((C1)(C1_21))
			((B1)(C1_22))
			((A1)(C1_20))
			((C0)(main_un1_C1_21))
			((B0)(main_un1_C1_17))
			((A0)(main_un1_C1_16))
			((F0)(main_un1_C1))
			((F1)(main_un1_C1_17))
		)
		(_use (_entity . SLICE_134)
		)
	)
	(_instantiation SLICE_135I 0 50386 (_component SLICE_135 )
		(_port
			((D1)(C2_17))
			((C1)(C2_16))
			((B1)(C2_18))
			((A1)(C2_19))
			((D0)(main_un1_C2_17))
			((C0)(main_un1_C2_21))
			((B0)(main_un1_C2_16))
			((F0)(main_un1_C2))
			((F1)(main_un1_C2_16))
		)
		(_use (_entity . SLICE_135)
		)
	)
	(_instantiation SLICE_136I 0 50390 (_component SLICE_136 )
		(_port
			((C1)(un1_iROM_2_i_1))
			((B1)(un1_iROM_2_i_4))
			((D0)(JMPREG3_1_sqmuxa_2))
			((C0)(main_pc182_2))
			((B0)(C4))
			((A0)(un1_iROM_2_i_5))
			((F0)(C4e))
			((F1)(main_pc182_2))
		)
		(_use (_entity . SLICE_136)
		)
	)
	(_instantiation SLICE_137I 0 50394 (_component SLICE_137 )
		(_port
			((D1)(C2_15))
			((C1)(C2_13))
			((B1)(C2_14))
			((A1)(C2_12))
			((D0)(main_un1_C2_12))
			((C0)(main_un1_C2_13))
			((B0)(main_un1_C2_15))
			((A0)(main_un1_C2_14))
			((F0)(main_un1_C2_21))
			((F1)(main_un1_C2_15))
		)
		(_use (_entity . SLICE_137)
		)
	)
	(_instantiation SLICE_138I 0 50398 (_component SLICE_138 )
		(_port
			((D1)(C1_12))
			((C1)(C1_14))
			((B1)(C1_15))
			((A1)(C1_13))
			((D0)(main_un1_C1_14))
			((C0)(main_un1_C1_15))
			((B0)(main_un1_C1_13))
			((A0)(main_un1_C1_12))
			((F0)(main_un1_C1_21))
			((F1)(main_un1_C1_15))
		)
		(_use (_entity . SLICE_138)
		)
	)
	(_instantiation SLICE_139I 0 50402 (_component SLICE_139 )
		(_port
			((D1)(un1_iROM_2_i_1))
			((C1)(un1_iROM_2_i_3))
			((B1)(un1_iROM_2_i_5))
			((A1)(un1_iROM_2_i_4))
			((C0)(main_pc183_3))
			((B0)(un1_iROM_2_i_2))
			((F0)(main_pc183))
			((F1)(main_pc183_3))
		)
		(_use (_entity . SLICE_139)
		)
	)
	(_instantiation SLICE_140I 0 50406 (_component SLICE_140 )
		(_port
			((D1)(un1_iROM_2_i_2))
			((A1)(un1_iROM_2_i_3))
			((D0)(rst_c))
			((C0)(JMPREG3_1_sqmuxa_2))
			((B0)(un1_iROM_2_i_1))
			((A0)(un1_increment_C2_2))
			((M1)(instrD_1))
			((M0)(instrD_11))
			((CE)(main_pc171))
			((CLK)(uCclk_c))
			((F0)(JMPREG2_1_sqmuxa))
			((Q0)(C3_11))
			((F1)(JMPREG3_1_sqmuxa_2))
			((Q1)(C3_1))
		)
		(_use (_entity . SLICE_140)
		)
	)
	(_instantiation SLICE_141I 0 50412 (_component SLICE_141 )
		(_port
			((D1)(un1_iROM_2_i_5))
			((C1)(un1_iROM_2_i_4))
			((D0)(un1_increment_C2_2))
			((C0)(un1_iROM_2_i_1))
			((B0)(un1_iROM_2_i_3))
			((A0)(un1_iROM_2_i_2))
			((F0)(main_pc171))
			((F1)(un1_increment_C2_2))
		)
		(_use (_entity . SLICE_141)
		)
	)
	(_instantiation SLICE_142I 0 50416 (_component SLICE_142 )
		(_port
			((C1)(C4_3))
			((B1)(C4_2))
			((D0)(C4_1))
			((C0)(main_un1_C4_13))
			((B0)(main_un1_C4_1))
			((A0)(C4_0))
			((F0)(main_un1_C4_18))
			((F1)(main_un1_C4_1))
		)
		(_use (_entity . SLICE_142)
		)
	)
	(_instantiation SLICE_143I 0 50420 (_component SLICE_143 )
		(_port
			((C1)(C4_11))
			((A1)(C4_10))
			((D0)(C4_8))
			((C0)(main_un1_C4_5))
			((B0)(C4_9))
			((A0)(main_un1_C4_15))
			((F0)(main_un1_C4_19))
			((F1)(main_un1_C4_5))
		)
		(_use (_entity . SLICE_143)
		)
	)
	(_instantiation SLICE_144I 0 50423 (_component SLICE_144 )
		(_port
			((D1)(un1_increment_PM_2))
			((C1)(instrD_13))
			((B1)(dPtr_1_12))
			((A1)(un1_increment_PM_1))
			((D0)(un1_increment_PM_2))
			((C0)(dPtr_1_17))
			((B0)(instrD_13))
			((A0)(un1_increment_PM_1))
			((F0)(main_dPtr_5_axb_17))
			((F1)(main_dPtr_5_axb_12))
		)
		(_use (_entity . SLICE_144)
		)
	)
	(_instantiation SLICE_145I 0 50428 (_component SLICE_145 )
		(_port
			((D1)(dPtr_1_13))
			((C1)(un1_increment_PM_2))
			((B1)(un1_increment_PM_1))
			((A1)(instrD_13))
			((D0)(dPtr_1_16))
			((C0)(un1_increment_PM_2))
			((B0)(un1_increment_PM_1))
			((A0)(instrD_13))
			((F0)(main_dPtr_5_axb_16))
			((F1)(main_dPtr_5_axb_13))
		)
		(_use (_entity . SLICE_145)
		)
	)
	(_instantiation SLICE_146I 0 50433 (_component SLICE_146 )
		(_port
			((D1)(dPtr_1_14))
			((C1)(instrD_13))
			((B1)(un1_increment_PM_2))
			((A1)(un1_increment_PM_1))
			((D0)(instrD_13))
			((C0)(dPtr_1_15))
			((B0)(un1_increment_PM_2))
			((A0)(un1_increment_PM_1))
			((F0)(main_dPtr_5_axb_15))
			((F1)(main_dPtr_5_axb_14))
		)
		(_use (_entity . SLICE_146)
		)
	)
	(_instantiation SLICE_147I 0 50438 (_component SLICE_147 )
		(_port
			((D1)(un1_pc186))
			((C1)(un1_PC_cry_9_0_S0))
			((B1)(un1_pc167_0))
			((A1)(un1_PC_2_sqmuxa_1))
			((D0)(un1_PC_cry_5_0_S1))
			((C0)(un1_pc186))
			((B0)(un1_pc167_0))
			((A0)(un1_PC_2_sqmuxa_1))
			((F0)(un1_PC_m_6))
			((F1)(un1_PC_m_9))
		)
		(_use (_entity . SLICE_147)
		)
	)
	(_instantiation SLICE_148I 0 50443 (_component SLICE_148 )
		(_port
			((D1)(un1_PC_cry_9_0_S1))
			((C1)(un1_pc186))
			((B1)(un1_PC_2_sqmuxa_1))
			((A1)(un1_pc167_0))
			((D0)(un1_PC_cry_5_0_S0))
			((C0)(un1_pc186))
			((B0)(un1_PC_2_sqmuxa_1))
			((A0)(un1_pc167_0))
			((F0)(un1_PC_m_5))
			((F1)(un1_PC_m_10))
		)
		(_use (_entity . SLICE_148)
		)
	)
	(_instantiation SLICE_149I 0 50448 (_component SLICE_149 )
		(_port
			((D1)(un1_pc167_0))
			((C1)(un1_pc186))
			((B1)(un1_PC_cry_11_0_S0))
			((A1)(un1_PC_2_sqmuxa_1))
			((D0)(un1_pc167_0))
			((C0)(un1_PC_2_sqmuxa_1))
			((B0)(un1_pc186))
			((A0)(un1_PC_cry_3_0_S1))
			((F0)(un1_PC_m_4))
			((F1)(un1_PC_m_11))
		)
		(_use (_entity . SLICE_149)
		)
	)
	(_instantiation SLICE_150I 0 50453 (_component SLICE_150 )
		(_port
			((D1)(un1_PC_2_sqmuxa_1))
			((C1)(un1_pc167_0))
			((B1)(un1_PC_cry_0_0_S1))
			((A1)(un1_pc186))
			((D0)(un1_PC_cry_3_0_S0))
			((C0)(un1_pc167_0))
			((B0)(un1_PC_2_sqmuxa_1))
			((A0)(un1_pc186))
			((F0)(un1_PC_m_3))
			((F1)(un1_PC_m_0))
		)
		(_use (_entity . SLICE_150)
		)
	)
	(_instantiation SLICE_151I 0 50458 (_component SLICE_151 )
		(_port
			((D1)(un1_pc186))
			((C1)(un1_pc167_0))
			((B1)(un1_PC_2_sqmuxa_1))
			((A1)(un1_PC_cry_1_0_S0))
			((D0)(un1_pc186))
			((C0)(un1_PC_cry_1_0_S1))
			((B0)(un1_pc167_0))
			((A0)(un1_PC_2_sqmuxa_1))
			((F0)(un1_PC_m_2))
			((F1)(un1_PC_m_1))
		)
		(_use (_entity . SLICE_151)
		)
	)
	(_instantiation SLICE_152I 0 50463 (_component SLICE_152 )
		(_port
			((D1)(un1_iROM_2_i_1))
			((C1)(un1_iROM_2_i_2))
			((B1)(un1_increment_PM_2))
			((A1)(un1_iROM_2_i_5))
			((D0)(un1_iROM_2_i_1))
			((C0)(un1_iROM_2_i_2))
			((B0)(main_un1_C3))
			((A0)(un1_iROM_2_i_5))
			((F0)(N_172))
			((F1)(main_pc184))
		)
		(_use (_entity . SLICE_152)
		)
	)
	(_instantiation SLICE_153I 0 50467 (_component SLICE_153 )
		(_port
			((D1)(instrD_0))
			((C1)(un1_increment_PM_1))
			((B1)(dPtr_1_0))
			((A1)(un1_increment_PM_2))
			((D0)(dPtr_1_11))
			((C0)(un1_increment_PM_1))
			((B0)(instrD_11))
			((A0)(un1_increment_PM_2))
			((F0)(main_dPtr_5_axb_11))
			((F1)(main_dPtr_5_axb_0))
		)
		(_use (_entity . SLICE_153)
		)
	)
	(_instantiation SLICE_154I 0 50472 (_component SLICE_154 )
		(_port
			((D1)(dPtr_1_1))
			((C1)(un1_increment_PM_2))
			((B1)(un1_increment_PM_1))
			((A1)(instrD_1))
			((D0)(un1_increment_PM_1))
			((C0)(un1_increment_PM_2))
			((B0)(instrD_10))
			((A0)(dPtr_1_10))
			((F0)(main_dPtr_5_axb_10))
			((F1)(main_dPtr_5_axb_1))
		)
		(_use (_entity . SLICE_154)
		)
	)
	(_instantiation SLICE_155I 0 50477 (_component SLICE_155 )
		(_port
			((D1)(instrD_2))
			((C1)(dPtr_1_2))
			((B1)(un1_increment_PM_1))
			((A1)(un1_increment_PM_2))
			((D0)(un1_increment_PM_1))
			((C0)(dPtr_1_9))
			((B0)(instrD_9))
			((A0)(un1_increment_PM_2))
			((F0)(main_dPtr_5_axb_9))
			((F1)(main_dPtr_5_axb_2))
		)
		(_use (_entity . SLICE_155)
		)
	)
	(_instantiation SLICE_156I 0 50482 (_component SLICE_156 )
		(_port
			((D1)(dPtr_1_3))
			((C1)(un1_increment_PM_2))
			((B1)(un1_increment_PM_1))
			((A1)(instrD_3))
			((D0)(dPtr_1_8))
			((C0)(un1_increment_PM_2))
			((B0)(un1_increment_PM_1))
			((A0)(instrD_8))
			((F0)(main_dPtr_5_axb_8))
			((F1)(main_dPtr_5_axb_3))
		)
		(_use (_entity . SLICE_156)
		)
	)
	(_instantiation SLICE_157I 0 50487 (_component SLICE_157 )
		(_port
			((D1)(un1_increment_PM_1))
			((C1)(dPtr_1_4))
			((B1)(instrD_4))
			((A1)(un1_increment_PM_2))
			((D0)(instrD_7))
			((C0)(dPtr_1_7))
			((B0)(un1_increment_PM_2))
			((A0)(un1_increment_PM_1))
			((F0)(main_dPtr_5_axb_7))
			((F1)(main_dPtr_5_axb_4))
		)
		(_use (_entity . SLICE_157)
		)
	)
	(_instantiation SLICE_158I 0 50492 (_component SLICE_158 )
		(_port
			((D1)(un1_increment_PM_2))
			((C1)(un1_increment_PM_1))
			((B1)(instrD_5))
			((A1)(dPtr_1_5))
			((D0)(dPtr_1_6))
			((C0)(un1_increment_PM_2))
			((B0)(un1_increment_PM_1))
			((A0)(instrD_6))
			((F0)(main_dPtr_5_axb_6))
			((F1)(main_dPtr_5_axb_5))
		)
		(_use (_entity . SLICE_158)
		)
	)
	(_instantiation SLICE_159I 0 50497 (_component SLICE_159 )
		(_port
			((D1)(un1_iROM_2_i_5))
			((C1)(JMPREG3_1_sqmuxa_2))
			((B1)(un1_iROM_2_i_1))
			((A1)(un1_iROM_2_i_4))
			((D0)(un1_iROM_2_i_4))
			((C0)(un1_iROM_2_i_3))
			((A0)(un1_increment_PM_1))
			((F0)(un1_increment_PM))
			((F1)(un1_pc167_2_1_0))
		)
		(_use (_entity . SLICE_159)
		)
	)
	(_instantiation SLICE_160I 0 50502 (_component SLICE_160 )
		(_port
			((D1)(PC_3_sqmuxa_1))
			((C1)(un1_pc186))
			((B1)(un1_pc167_0))
			((B0)(un1_pc167_0))
			((A0)(un1_PC_2_sqmuxa_1))
			((F0)(un1_pc167_1_1))
			((F1)(un1_pc186_1_1))
		)
		(_use (_entity . SLICE_160)
		)
	)
	(_instantiation SLICE_161I 0 50506 (_component SLICE_161 )
		(_port
			((D1)(C3_7))
			((C1)(C3_9))
			((B1)(C3_8))
			((A1)(C3_6))
			((D0)(C3_0))
			((C0)(C3_1))
			((B0)(C3_10))
			((A0)(C3_11))
			((F0)(main_un1_C3_22_1))
			((F1)(main_un1_C3_22_8))
		)
		(_use (_entity . SLICE_161)
		)
	)
	(_instantiation SLICE_162I 0 50510 (_component SLICE_162 )
		(_port
			((D1)(main_un1_pc59))
			((B1)(main_un1_C3))
			((D0)(C1_17))
			((C0)(C1_19))
			((B0)(C1_18))
			((A0)(C1_16))
			((F0)(main_un1_C1_16))
			((F1)(main_un1_pc85))
		)
		(_use (_entity . SLICE_162)
		)
	)
	(_instantiation SLICE_163I 0 50513 (_component SLICE_163 )
		(_port
			((D1)(C1_7))
			((C1)(C1_6))
			((B1)(C1_4))
			((A1)(C1_5))
			((D0)(C1_11))
			((C0)(C1_8))
			((B0)(C1_10))
			((A0)(C1_9))
			((F0)(main_un1_C1_14))
			((F1)(main_un1_C1_13))
		)
		(_use (_entity . SLICE_163)
		)
	)
	(_instantiation SLICE_164I 0 50516 (_component SLICE_164 )
		(_port
			((D1)(C2_7))
			((C1)(C2_5))
			((B1)(C2_6))
			((A1)(C2_4))
			((D0)(C2_8))
			((C0)(C2_9))
			((B0)(C2_11))
			((A0)(C2_10))
			((F0)(main_un1_C2_14))
			((F1)(main_un1_C2_13))
		)
		(_use (_entity . SLICE_164)
		)
	)
	(_instantiation SLICE_165I 0 50519 (_component SLICE_165 )
		(_port
			((D1)(PC_1_12))
			((C1)(PC_1_9))
			((B1)(PC_1_11))
			((A1)(PC_1_10))
			((D0)(PC_1_13))
			((C0)(PC_1_15))
			((B0)(PC_1_14))
			((A0)(PC_1_16))
			((M1)(instrD_6))
			((M0)(instrD_5))
			((CE)(JMPREG1_1_sqmuxa))
			((CLK)(uCclk_c))
			((F0)(iROM_un1_dout165_1_a2_6))
			((Q0)(JMPREG1_5))
			((F1)(iROM_un1_dout165_1_a2_5))
			((Q1)(JMPREG1_6))
		)
		(_use (_entity . SLICE_165)
		)
	)
	(_instantiation SLICE_166I 0 50525 (_component SLICE_166 )
		(_port
			((D1)(dPtr_1_14))
			((C1)(dPtr_1_13))
			((B1)(dPtr_1_12))
			((A1)(dPtr_1_15))
			((D0)(dPtr_1_16))
			((C0)(dPtr_1_17))
			((B0)(dPtr_1_19))
			((A0)(dPtr_1_18))
			((M1)(instrD_13))
			((M0)(instrD_11))
			((CE)(JMPREG1_1_sqmuxa))
			((CLK)(uCclk_c))
			((F0)(dROM_un1_dout82_1_a2_i_5))
			((Q0)(JMPREG1_11))
			((F1)(dROM_un1_dout82_1_a2_i_4))
			((Q1)(JMPREG1_18))
		)
		(_use (_entity . SLICE_166)
		)
	)
	(_instantiation clocks_out_0_I 0 50531 (_component clocks_out_0_B )
		(_port
			((IOLDO)(clocks_out_c_0))
			((clocksout0)(clocks_out(0)))
		)
		(_use (_entity . clocks_out_0_B)
		)
	)
	(_instantiation clocks_out_0_MGIOLI 0 50533 (_component clocks_out_0_MGIOL )
		(_port
			((IOLDO)(clocks_out_c_0))
			((OPOS)(dPtr_1_i_0))
			((CE)(N_6_i))
			((CLK)(uCclk_c))
		)
		(_use (_entity . clocks_out_0_MGIOL)
		)
	)
	(_instantiation uCclkI 0 50536 (_component uCclkB )
		(_port
			((PADDI)(uCclk_c))
			((uCclkS)(uCclk))
		)
		(_use (_entity . uCclkB)
		)
	)
	(_instantiation PC_1_probe_39_0_I 0 50538 (_component PC_1_probe_39_0_B )
		(_port
			((PADDO)(PC_1_0))
			((PC1probe390)(PC_1_probe_39(0)))
		)
		(_use (_entity . PC_1_probe_39_0_B)
		)
	)
	(_instantiation PC_1_probe_38_1_I 0 50540 (_component PC_1_probe_38_1_B )
		(_port
			((PADDO)(PC_1_1))
			((PC1probe381)(PC_1_probe_38(1)))
		)
		(_use (_entity . PC_1_probe_38_1_B)
		)
	)
	(_instantiation PC_1_probe_37_2_I 0 50542 (_component PC_1_probe_37_2_B )
		(_port
			((PADDO)(PC_1_2))
			((PC1probe372)(PC_1_probe_37(2)))
		)
		(_use (_entity . PC_1_probe_37_2_B)
		)
	)
	(_instantiation PC_1_probe_36_3_I 0 50544 (_component PC_1_probe_36_3_B )
		(_port
			((PADDO)(PC_1_3))
			((PC1probe363)(PC_1_probe_36(3)))
		)
		(_use (_entity . PC_1_probe_36_3_B)
		)
	)
	(_instantiation PC_1_probe_35_4_I 0 50546 (_component PC_1_probe_35_4_B )
		(_port
			((PADDO)(PC_1_4))
			((PC1probe354)(PC_1_probe_35(4)))
		)
		(_use (_entity . PC_1_probe_35_4_B)
		)
	)
	(_instantiation PC_1_probe_34_5_I 0 50548 (_component PC_1_probe_34_5_B )
		(_port
			((PADDO)(PC_1_5))
			((PC1probe345)(PC_1_probe_34(5)))
		)
		(_use (_entity . PC_1_probe_34_5_B)
		)
	)
	(_instantiation PC_1_probe_33_6_I 0 50550 (_component PC_1_probe_33_6_B )
		(_port
			((PADDO)(PC_1_6))
			((PC1probe336)(PC_1_probe_33(6)))
		)
		(_use (_entity . PC_1_probe_33_6_B)
		)
	)
	(_instantiation PC_1_probe_32_7_I 0 50552 (_component PC_1_probe_32_7_B )
		(_port
			((PADDO)(PC_1_7))
			((PC1probe327)(PC_1_probe_32(7)))
		)
		(_use (_entity . PC_1_probe_32_7_B)
		)
	)
	(_instantiation PC_1_probe_31_8_I 0 50554 (_component PC_1_probe_31_8_B )
		(_port
			((PADDO)(PC_1_8))
			((PC1probe318)(PC_1_probe_31(8)))
		)
		(_use (_entity . PC_1_probe_31_8_B)
		)
	)
	(_instantiation PC_1_probe_30_9_I 0 50556 (_component PC_1_probe_30_9_B )
		(_port
			((PADDO)(PC_1_9))
			((PC1probe309)(PC_1_probe_30(9)))
		)
		(_use (_entity . PC_1_probe_30_9_B)
		)
	)
	(_instantiation PC_1_probe_29_10_I 0 50558 (_component PC_1_probe_29_10_B )
		(_port
			((PADDO)(PC_1_10))
			((PC1probe2910)(PC_1_probe_29(10)))
		)
		(_use (_entity . PC_1_probe_29_10_B)
		)
	)
	(_instantiation PC_1_probe_28_11_I 0 50560 (_component PC_1_probe_28_11_B )
		(_port
			((PADDO)(PC_1_11))
			((PC1probe2811)(PC_1_probe_28(11)))
		)
		(_use (_entity . PC_1_probe_28_11_B)
		)
	)
	(_instantiation PC_1_probe_27_12_I 0 50562 (_component PC_1_probe_27_12_B )
		(_port
			((PADDO)(PC_1_12))
			((PC1probe2712)(PC_1_probe_27(12)))
		)
		(_use (_entity . PC_1_probe_27_12_B)
		)
	)
	(_instantiation PC_1_probe_26_13_I 0 50564 (_component PC_1_probe_26_13_B )
		(_port
			((PADDO)(PC_1_13))
			((PC1probe2613)(PC_1_probe_26(13)))
		)
		(_use (_entity . PC_1_probe_26_13_B)
		)
	)
	(_instantiation PC_1_probe_25_14_I 0 50566 (_component PC_1_probe_25_14_B )
		(_port
			((PADDO)(PC_1_14))
			((PC1probe2514)(PC_1_probe_25(14)))
		)
		(_use (_entity . PC_1_probe_25_14_B)
		)
	)
	(_instantiation PC_1_probe_24_15_I 0 50568 (_component PC_1_probe_24_15_B )
		(_port
			((PADDO)(PC_1_15))
			((PC1probe2415)(PC_1_probe_24(15)))
		)
		(_use (_entity . PC_1_probe_24_15_B)
		)
	)
	(_instantiation PC_1_probe_23_16_I 0 50570 (_component PC_1_probe_23_16_B )
		(_port
			((PADDO)(PC_1_16))
			((PC1probe2316)(PC_1_probe_23(16)))
		)
		(_use (_entity . PC_1_probe_23_16_B)
		)
	)
	(_instantiation PC_1_probe_22_17_I 0 50572 (_component PC_1_probe_22_17_B )
		(_port
			((PADDO)(PC_1_17))
			((PC1probe2217)(PC_1_probe_22(17)))
		)
		(_use (_entity . PC_1_probe_22_17_B)
		)
	)
	(_instantiation PC_1_probe_21_18_I 0 50574 (_component PC_1_probe_21_18_B )
		(_port
			((PADDO)(PC_1_18))
			((PC1probe2118)(PC_1_probe_21(18)))
		)
		(_use (_entity . PC_1_probe_21_18_B)
		)
	)
	(_instantiation dPtr_1_probe_20_0_I 0 50576 (_component dPtr_1_probe_20_0_B )
		(_port
			((PADDO)(dPtr_1_0))
			((dPtr1probe200)(dPtr_1_probe_20(0)))
		)
		(_use (_entity . dPtr_1_probe_20_0_B)
		)
	)
	(_instantiation dPtr_1_probe_19_1_I 0 50578 (_component dPtr_1_probe_19_1_B )
		(_port
			((PADDO)(dPtr_1_1))
			((dPtr1probe191)(dPtr_1_probe_19(1)))
		)
		(_use (_entity . dPtr_1_probe_19_1_B)
		)
	)
	(_instantiation dPtr_1_probe_18_2_I 0 50580 (_component dPtr_1_probe_18_2_B )
		(_port
			((PADDO)(dPtr_1_2))
			((dPtr1probe182)(dPtr_1_probe_18(2)))
		)
		(_use (_entity . dPtr_1_probe_18_2_B)
		)
	)
	(_instantiation dPtr_1_probe_17_3_I 0 50582 (_component dPtr_1_probe_17_3_B )
		(_port
			((PADDO)(dPtr_1_3))
			((dPtr1probe173)(dPtr_1_probe_17(3)))
		)
		(_use (_entity . dPtr_1_probe_17_3_B)
		)
	)
	(_instantiation dPtr_1_probe_16_4_I 0 50584 (_component dPtr_1_probe_16_4_B )
		(_port
			((PADDO)(dPtr_1_4))
			((dPtr1probe164)(dPtr_1_probe_16(4)))
		)
		(_use (_entity . dPtr_1_probe_16_4_B)
		)
	)
	(_instantiation dPtr_1_probe_15_5_I 0 50586 (_component dPtr_1_probe_15_5_B )
		(_port
			((PADDO)(dPtr_1_5))
			((dPtr1probe155)(dPtr_1_probe_15(5)))
		)
		(_use (_entity . dPtr_1_probe_15_5_B)
		)
	)
	(_instantiation dPtr_1_probe_14_6_I 0 50588 (_component dPtr_1_probe_14_6_B )
		(_port
			((PADDO)(dPtr_1_6))
			((dPtr1probe146)(dPtr_1_probe_14(6)))
		)
		(_use (_entity . dPtr_1_probe_14_6_B)
		)
	)
	(_instantiation dPtr_1_probe_13_7_I 0 50590 (_component dPtr_1_probe_13_7_B )
		(_port
			((PADDO)(dPtr_1_7))
			((dPtr1probe137)(dPtr_1_probe_13(7)))
		)
		(_use (_entity . dPtr_1_probe_13_7_B)
		)
	)
	(_instantiation dPtr_1_probe_12_8_I 0 50592 (_component dPtr_1_probe_12_8_B )
		(_port
			((PADDO)(dPtr_1_8))
			((dPtr1probe128)(dPtr_1_probe_12(8)))
		)
		(_use (_entity . dPtr_1_probe_12_8_B)
		)
	)
	(_instantiation dPtr_1_probe_11_9_I 0 50594 (_component dPtr_1_probe_11_9_B )
		(_port
			((PADDO)(dPtr_1_9))
			((dPtr1probe119)(dPtr_1_probe_11(9)))
		)
		(_use (_entity . dPtr_1_probe_11_9_B)
		)
	)
	(_instantiation dPtr_1_probe_10_10_I 0 50596 (_component dPtr_1_probe_10_10_B )
		(_port
			((PADDO)(dPtr_1_10))
			((dPtr1probe1010)(dPtr_1_probe_10(10)))
		)
		(_use (_entity . dPtr_1_probe_10_10_B)
		)
	)
	(_instantiation dPtr_1_probe_9_11_I 0 50598 (_component dPtr_1_probe_9_11_B )
		(_port
			((PADDO)(dPtr_1_11))
			((dPtr1probe911)(dPtr_1_probe_9(11)))
		)
		(_use (_entity . dPtr_1_probe_9_11_B)
		)
	)
	(_instantiation dPtr_1_probe_8_12_I 0 50600 (_component dPtr_1_probe_8_12_B )
		(_port
			((PADDO)(dPtr_1_12))
			((dPtr1probe812)(dPtr_1_probe_8(12)))
		)
		(_use (_entity . dPtr_1_probe_8_12_B)
		)
	)
	(_instantiation dPtr_1_probe_7_13_I 0 50602 (_component dPtr_1_probe_7_13_B )
		(_port
			((PADDO)(dPtr_1_13))
			((dPtr1probe713)(dPtr_1_probe_7(13)))
		)
		(_use (_entity . dPtr_1_probe_7_13_B)
		)
	)
	(_instantiation dPtr_1_probe_6_14_I 0 50604 (_component dPtr_1_probe_6_14_B )
		(_port
			((PADDO)(dPtr_1_14))
			((dPtr1probe614)(dPtr_1_probe_6(14)))
		)
		(_use (_entity . dPtr_1_probe_6_14_B)
		)
	)
	(_instantiation dPtr_1_probe_5_15_I 0 50606 (_component dPtr_1_probe_5_15_B )
		(_port
			((PADDO)(dPtr_1_15))
			((dPtr1probe515)(dPtr_1_probe_5(15)))
		)
		(_use (_entity . dPtr_1_probe_5_15_B)
		)
	)
	(_instantiation dPtr_1_probe_4_16_I 0 50608 (_component dPtr_1_probe_4_16_B )
		(_port
			((PADDO)(dPtr_1_16))
			((dPtr1probe416)(dPtr_1_probe_4(16)))
		)
		(_use (_entity . dPtr_1_probe_4_16_B)
		)
	)
	(_instantiation dPtr_1_probe_3_17_I 0 50610 (_component dPtr_1_probe_3_17_B )
		(_port
			((PADDO)(dPtr_1_17))
			((dPtr1probe317)(dPtr_1_probe_3(17)))
		)
		(_use (_entity . dPtr_1_probe_3_17_B)
		)
	)
	(_instantiation dPtr_1_probe_2_18_I 0 50612 (_component dPtr_1_probe_2_18_B )
		(_port
			((PADDO)(dPtr_1_18))
			((dPtr1probe218)(dPtr_1_probe_2(18)))
		)
		(_use (_entity . dPtr_1_probe_2_18_B)
		)
	)
	(_instantiation dPtr_1_probe_1_19_I 0 50614 (_component dPtr_1_probe_1_19_B )
		(_port
			((PADDO)(dPtr_1_19))
			((dPtr1probe119)(dPtr_1_probe_1(19)))
		)
		(_use (_entity . dPtr_1_probe_1_19_B)
		)
	)
	(_instantiation clocks_out_35_I 0 50616 (_component clocks_out_35_B )
		(_port
			((PADDO)(GNDS))
			((clocksout35)(clocks_out(35)))
		)
		(_use (_entity . clocks_out_35_B)
		)
	)
	(_instantiation clocks_out_34_I 0 50618 (_component clocks_out_34_B )
		(_port
			((PADDO)(GNDS))
			((clocksout34)(clocks_out(34)))
		)
		(_use (_entity . clocks_out_34_B)
		)
	)
	(_instantiation clocks_out_33_I 0 50620 (_component clocks_out_33_B )
		(_port
			((PADDO)(GNDS))
			((clocksout33)(clocks_out(33)))
		)
		(_use (_entity . clocks_out_33_B)
		)
	)
	(_instantiation clocks_out_32_I 0 50622 (_component clocks_out_32_B )
		(_port
			((PADDO)(GNDS))
			((clocksout32)(clocks_out(32)))
		)
		(_use (_entity . clocks_out_32_B)
		)
	)
	(_instantiation clocks_out_31_I 0 50624 (_component clocks_out_31_B )
		(_port
			((PADDO)(GNDS))
			((clocksout31)(clocks_out(31)))
		)
		(_use (_entity . clocks_out_31_B)
		)
	)
	(_instantiation clocks_out_30_I 0 50626 (_component clocks_out_30_B )
		(_port
			((PADDO)(GNDS))
			((clocksout30)(clocks_out(30)))
		)
		(_use (_entity . clocks_out_30_B)
		)
	)
	(_instantiation clocks_out_29_I 0 50628 (_component clocks_out_29_B )
		(_port
			((PADDO)(GNDS))
			((clocksout29)(clocks_out(29)))
		)
		(_use (_entity . clocks_out_29_B)
		)
	)
	(_instantiation clocks_out_28_I 0 50630 (_component clocks_out_28_B )
		(_port
			((PADDO)(GNDS))
			((clocksout28)(clocks_out(28)))
		)
		(_use (_entity . clocks_out_28_B)
		)
	)
	(_instantiation clocks_out_27_I 0 50632 (_component clocks_out_27_B )
		(_port
			((PADDO)(GNDS))
			((clocksout27)(clocks_out(27)))
		)
		(_use (_entity . clocks_out_27_B)
		)
	)
	(_instantiation clocks_out_26_I 0 50634 (_component clocks_out_26_B )
		(_port
			((PADDO)(GNDS))
			((clocksout26)(clocks_out(26)))
		)
		(_use (_entity . clocks_out_26_B)
		)
	)
	(_instantiation clocks_out_25_I 0 50636 (_component clocks_out_25_B )
		(_port
			((PADDO)(GNDS))
			((clocksout25)(clocks_out(25)))
		)
		(_use (_entity . clocks_out_25_B)
		)
	)
	(_instantiation clocks_out_24_I 0 50638 (_component clocks_out_24_B )
		(_port
			((PADDO)(GNDS))
			((clocksout24)(clocks_out(24)))
		)
		(_use (_entity . clocks_out_24_B)
		)
	)
	(_instantiation clocks_out_23_I 0 50640 (_component clocks_out_23_B )
		(_port
			((PADDO)(GNDS))
			((clocksout23)(clocks_out(23)))
		)
		(_use (_entity . clocks_out_23_B)
		)
	)
	(_instantiation clocks_out_22_I 0 50642 (_component clocks_out_22_B )
		(_port
			((PADDO)(GNDS))
			((clocksout22)(clocks_out(22)))
		)
		(_use (_entity . clocks_out_22_B)
		)
	)
	(_instantiation clocks_out_21_I 0 50644 (_component clocks_out_21_B )
		(_port
			((IOLDO)(clocks_out_c_21))
			((clocksout21)(clocks_out(21)))
		)
		(_use (_entity . clocks_out_21_B)
		)
	)
	(_instantiation clocks_out_21_MGIOLI 0 50646 (_component clocks_out_21_MGIOL )
		(_port
			((IOLDO)(clocks_out_c_21))
			((OPOS)(dROM_N_8149_i))
			((CE)(N_6_i))
			((CLK)(uCclk_c))
		)
		(_use (_entity . clocks_out_21_MGIOL)
		)
	)
	(_instantiation clocks_out_20_I 0 50649 (_component clocks_out_20_B )
		(_port
			((PADDO)(GNDS))
			((clocksout20)(clocks_out(20)))
		)
		(_use (_entity . clocks_out_20_B)
		)
	)
	(_instantiation clocks_out_19_I 0 50651 (_component clocks_out_19_B )
		(_port
			((PADDO)(GNDS))
			((clocksout19)(clocks_out(19)))
		)
		(_use (_entity . clocks_out_19_B)
		)
	)
	(_instantiation clocks_out_18_I 0 50653 (_component clocks_out_18_B )
		(_port
			((PADDO)(GNDS))
			((clocksout18)(clocks_out(18)))
		)
		(_use (_entity . clocks_out_18_B)
		)
	)
	(_instantiation clocks_out_17_I 0 50655 (_component clocks_out_17_B )
		(_port
			((PADDO)(GNDS))
			((clocksout17)(clocks_out(17)))
		)
		(_use (_entity . clocks_out_17_B)
		)
	)
	(_instantiation clocks_out_16_I 0 50657 (_component clocks_out_16_B )
		(_port
			((PADDO)(clocks_out_c_16))
			((clocksout16)(clocks_out(16)))
		)
		(_use (_entity . clocks_out_16_B)
		)
	)
	(_instantiation clocks_out_15_I 0 50659 (_component clocks_out_15_B )
		(_port
			((PADDO)(clocks_out_c_15))
			((clocksout15)(clocks_out(15)))
		)
		(_use (_entity . clocks_out_15_B)
		)
	)
	(_instantiation clocks_out_14_I 0 50661 (_component clocks_out_14_B )
		(_port
			((PADDO)(GNDS))
			((clocksout14)(clocks_out(14)))
		)
		(_use (_entity . clocks_out_14_B)
		)
	)
	(_instantiation clocks_out_13_I 0 50663 (_component clocks_out_13_B )
		(_port
			((PADDO)(clocks_out_c_13))
			((clocksout13)(clocks_out(13)))
		)
		(_use (_entity . clocks_out_13_B)
		)
	)
	(_instantiation clocks_out_12_I 0 50665 (_component clocks_out_12_B )
		(_port
			((PADDO)(clocks_out_c_12))
			((clocksout12)(clocks_out(12)))
		)
		(_use (_entity . clocks_out_12_B)
		)
	)
	(_instantiation clocks_out_11_I 0 50667 (_component clocks_out_11_B )
		(_port
			((PADDO)(clocks_out_c_11))
			((clocksout11)(clocks_out(11)))
		)
		(_use (_entity . clocks_out_11_B)
		)
	)
	(_instantiation clocks_out_10_I 0 50669 (_component clocks_out_10_B )
		(_port
			((PADDO)(clocks_out_c_10))
			((clocksout10)(clocks_out(10)))
		)
		(_use (_entity . clocks_out_10_B)
		)
	)
	(_instantiation clocks_out_9_I 0 50671 (_component clocks_out_9_B )
		(_port
			((PADDO)(clocks_out_c_9))
			((clocksout9)(clocks_out(9)))
		)
		(_use (_entity . clocks_out_9_B)
		)
	)
	(_instantiation clocks_out_8_I 0 50673 (_component clocks_out_8_B )
		(_port
			((PADDO)(clocks_out_c_8))
			((clocksout8)(clocks_out(8)))
		)
		(_use (_entity . clocks_out_8_B)
		)
	)
	(_instantiation clocks_out_7_I 0 50675 (_component clocks_out_7_B )
		(_port
			((PADDO)(clocks_out_c_7))
			((clocksout7)(clocks_out(7)))
		)
		(_use (_entity . clocks_out_7_B)
		)
	)
	(_instantiation clocks_out_6_I 0 50677 (_component clocks_out_6_B )
		(_port
			((PADDO)(clocks_out_c_6))
			((clocksout6)(clocks_out(6)))
		)
		(_use (_entity . clocks_out_6_B)
		)
	)
	(_instantiation clocks_out_5_I 0 50679 (_component clocks_out_5_B )
		(_port
			((PADDO)(clocks_out_c_5))
			((clocksout5)(clocks_out(5)))
		)
		(_use (_entity . clocks_out_5_B)
		)
	)
	(_instantiation clocks_out_4_I 0 50681 (_component clocks_out_4_B )
		(_port
			((PADDO)(GNDS))
			((clocksout4)(clocks_out(4)))
		)
		(_use (_entity . clocks_out_4_B)
		)
	)
	(_instantiation clocks_out_3_I 0 50683 (_component clocks_out_3_B )
		(_port
			((PADDO)(GNDS))
			((clocksout3)(clocks_out(3)))
		)
		(_use (_entity . clocks_out_3_B)
		)
	)
	(_instantiation clocks_out_2_I 0 50685 (_component clocks_out_2_B )
		(_port
			((IOLDO)(clocks_out_c_2))
			((clocksout2)(clocks_out(2)))
		)
		(_use (_entity . clocks_out_2_B)
		)
	)
	(_instantiation clocks_out_2_MGIOLI 0 50687 (_component clocks_out_2_MGIOL )
		(_port
			((IOLDO)(clocks_out_c_2))
			((OPOS)(dROM_N_8207_i))
			((CE)(N_6_i))
			((CLK)(uCclk_c))
		)
		(_use (_entity . clocks_out_2_MGIOL)
		)
	)
	(_instantiation clocks_out_1_I 0 50690 (_component clocks_out_1_B )
		(_port
			((PADDO)(GNDS))
			((clocksout1)(clocks_out(1)))
		)
		(_use (_entity . clocks_out_1_B)
		)
	)
	(_instantiation syncI 0 50692 (_component syncB )
		(_port
			((PADDI)(sync_c))
			((syncS)(sync))
		)
		(_use (_entity . syncB)
		)
	)
	(_instantiation rstI 0 50694 (_component rstB )
		(_port
			((PADDI)(rst_c))
			((rstS)(rst))
		)
		(_use (_entity . rstB)
		)
	)
	(_instantiation iROM_DOUT_164_0_0I 0 50696 (_component iROM_DOUT_164_0_0 )
		(_port
			((DOA8)(instrD_8))
			((DOA7)(instrD_7))
			((DOA6)(instrD_6))
			((DOA5)(instrD_5))
			((DOA4)(instrD_4))
			((DOA3)(instrD_3))
			((DOA2)(instrD_2))
			((DOA1)(instrD_1))
			((DOA0)(instrD_0))
			((CLKB)(uCclk_c))
			((CEB)(iROM_un1_dout165))
			((DOB0)(instrD_9))
			((DOB1)(instrD_10))
			((DOB2)(instrD_11))
			((DOB3)(instrD_13))
			((DOB4)(C2))
			((DOB5)(C1))
			((DOB6)(increment_PM))
			((DOB7)(un1_iROM_2_i_1))
			((DOB8)(un1_iROM_2_i_2))
			((ADB4)(PC_1_0))
			((ADB5)(PC_1_1))
			((ADB6)(PC_1_2))
			((ADB7)(PC_1_3))
			((ADB8)(PC_1_4))
			((ADB9)(PC_1_5))
			((ADB10)(PC_1_6))
			((ADB11)(PC_1_7))
			((ADB12)(PC_1_8))
		)
		(_use (_entity . iROM_DOUT_164_0_0)
		)
	)
	(_instantiation iROM_DOUT_164_0_1I 0 50705 (_component iROM_DOUT_164_0_1 )
		(_port
			((DOA3)(C4))
			((DOA2)(un1_iROM_2_i_5))
			((DOA1)(un1_iROM_2_i_4))
			((DOA0)(un1_iROM_2_i_3))
			((CLKB)(uCclk_c))
			((CEB)(iROM_un1_dout165))
			((ADB4)(PC_1_0))
			((ADB5)(PC_1_1))
			((ADB6)(PC_1_2))
			((ADB7)(PC_1_3))
			((ADB8)(PC_1_4))
			((ADB9)(PC_1_5))
			((ADB10)(PC_1_6))
			((ADB11)(PC_1_7))
			((ADB12)(PC_1_8))
		)
		(_use (_entity . iROM_DOUT_164_0_1)
		)
	)
	(_instantiation dROM_DOUT_81_0_5I 0 50711 (_component dROM_DOUT_81_0_5 )
		(_port
			((ADA12)(dPtr_1_11))
			((ADA11)(dPtr_1_10))
			((ADA10)(dPtr_1_9))
			((ADA9)(dPtr_1_8))
			((ADA8)(dPtr_1_7))
			((ADA7)(dPtr_1_6))
			((ADA6)(dPtr_1_5))
			((ADA5)(dPtr_1_4))
			((ADA4)(dPtr_1_3))
			((ADA3)(dPtr_1_2))
			((ADA2)(dPtr_1_1))
			((ADA1)(dPtr_1_0))
			((DOA0)(clocks_out_c_13))
			((CEA)(N_6_i))
			((OCEA)(N_6_i))
			((CLKA)(uCclk_c))
		)
		(_use (_entity . dROM_DOUT_81_0_5)
		)
	)
	(_instantiation dROM_DOUT_81_0_0I 0 50717 (_component dROM_DOUT_81_0_0 )
		(_port
			((ADA12)(dPtr_1_11))
			((ADA11)(dPtr_1_10))
			((ADA10)(dPtr_1_9))
			((ADA9)(dPtr_1_8))
			((ADA8)(dPtr_1_7))
			((ADA7)(dPtr_1_6))
			((ADA6)(dPtr_1_5))
			((ADA5)(dPtr_1_4))
			((ADA4)(dPtr_1_3))
			((ADA3)(dPtr_1_2))
			((ADA2)(dPtr_1_1))
			((ADA1)(dPtr_1_0))
			((DOA1)(clocks_out_c_16))
			((DOA0)(clocks_out_c_15))
			((CEA)(N_6_i))
			((OCEA)(N_6_i))
			((CLKA)(uCclk_c))
		)
		(_use (_entity . dROM_DOUT_81_0_0)
		)
	)
	(_instantiation dROM_DOUT_81_0_1I 0 50723 (_component dROM_DOUT_81_0_1 )
		(_port
			((ADA12)(dPtr_1_11))
			((ADA11)(dPtr_1_10))
			((ADA10)(dPtr_1_9))
			((ADA9)(dPtr_1_8))
			((ADA8)(dPtr_1_7))
			((ADA7)(dPtr_1_6))
			((ADA6)(dPtr_1_5))
			((ADA5)(dPtr_1_4))
			((ADA4)(dPtr_1_3))
			((ADA3)(dPtr_1_2))
			((ADA2)(dPtr_1_1))
			((ADA1)(dPtr_1_0))
			((DOA1)(clocks_out_c_6))
			((DOA0)(clocks_out_c_5))
			((CEA)(N_6_i))
			((OCEA)(N_6_i))
			((CLKA)(uCclk_c))
		)
		(_use (_entity . dROM_DOUT_81_0_1)
		)
	)
	(_instantiation dROM_DOUT_81_0_2I 0 50729 (_component dROM_DOUT_81_0_2 )
		(_port
			((ADA12)(dPtr_1_11))
			((ADA11)(dPtr_1_10))
			((ADA10)(dPtr_1_9))
			((ADA9)(dPtr_1_8))
			((ADA8)(dPtr_1_7))
			((ADA7)(dPtr_1_6))
			((ADA6)(dPtr_1_5))
			((ADA5)(dPtr_1_4))
			((ADA4)(dPtr_1_3))
			((ADA3)(dPtr_1_2))
			((ADA2)(dPtr_1_1))
			((ADA1)(dPtr_1_0))
			((DOA1)(clocks_out_c_8))
			((DOA0)(clocks_out_c_7))
			((CEA)(N_6_i))
			((OCEA)(N_6_i))
			((CLKA)(uCclk_c))
		)
		(_use (_entity . dROM_DOUT_81_0_2)
		)
	)
	(_instantiation dROM_DOUT_81_0_3I 0 50735 (_component dROM_DOUT_81_0_3 )
		(_port
			((ADA12)(dPtr_1_11))
			((ADA11)(dPtr_1_10))
			((ADA10)(dPtr_1_9))
			((ADA9)(dPtr_1_8))
			((ADA8)(dPtr_1_7))
			((ADA7)(dPtr_1_6))
			((ADA6)(dPtr_1_5))
			((ADA5)(dPtr_1_4))
			((ADA4)(dPtr_1_3))
			((ADA3)(dPtr_1_2))
			((ADA2)(dPtr_1_1))
			((ADA1)(dPtr_1_0))
			((DOA1)(clocks_out_c_10))
			((DOA0)(clocks_out_c_9))
			((CEA)(N_6_i))
			((OCEA)(N_6_i))
			((CLKA)(uCclk_c))
		)
		(_use (_entity . dROM_DOUT_81_0_3)
		)
	)
	(_instantiation dROM_DOUT_81_0_4I 0 50741 (_component dROM_DOUT_81_0_4 )
		(_port
			((ADA12)(dPtr_1_11))
			((ADA11)(dPtr_1_10))
			((ADA10)(dPtr_1_9))
			((ADA9)(dPtr_1_8))
			((ADA8)(dPtr_1_7))
			((ADA7)(dPtr_1_6))
			((ADA6)(dPtr_1_5))
			((ADA5)(dPtr_1_4))
			((ADA4)(dPtr_1_3))
			((ADA3)(dPtr_1_2))
			((ADA2)(dPtr_1_1))
			((ADA1)(dPtr_1_0))
			((DOA1)(clocks_out_c_12))
			((DOA0)(clocks_out_c_11))
			((CEA)(N_6_i))
			((OCEA)(N_6_i))
			((CLKA)(uCclk_c))
		)
		(_use (_entity . dROM_DOUT_81_0_4)
		)
	)
	(_instantiation GSR_INST 0 50747 (_component GSR_INSTB )
		(_port
			((GSRNET)(rst_c))
		)
		(_use (_entity . GSR_INSTB)
		)
	)
	(_instantiation VHI_INST 0 50749 (_component .machxo2.components.vhi )
		(_port
			((z)(VCCI))
		)
		(_use (_entity machxo2 vhi)
		)
	)
	(_instantiation PUR_INST 0 50751 (_component .machxo2.components.pur )
		(_port
			((pur)(VCCI))
		)
		(_use (_entity machxo2 pur)
			(_port
				((pur)(pur))
			)
		)
	)
	(_object
		(_port (_internal uCclk ~extieee.std_logic_1164.STD_LOGIC 0 48011 (_entity (_in ))))
		(_port (_internal delayClk ~extieee.std_logic_1164.STD_LOGIC 0 48011 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 48011 (_entity (_in ))))
		(_port (_internal sync ~extieee.std_logic_1164.STD_LOGIC 0 48012 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{35~downto~0}~12 0 48012 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 35)(i 0))))))
		(_port (_internal clocks_out ~STD_LOGIC_VECTOR{35~downto~0}~12 0 48012 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{19~to~19}~12 0 48013 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 19)(i 19))))))
		(_port (_internal dPtr_1_probe_1 ~STD_LOGIC_VECTOR{19~to~19}~12 0 48013 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{18~to~18}~12 0 48014 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 18)(i 18))))))
		(_port (_internal dPtr_1_probe_2 ~STD_LOGIC_VECTOR{18~to~18}~12 0 48014 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~to~17}~12 0 48015 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 17)(i 17))))))
		(_port (_internal dPtr_1_probe_3 ~STD_LOGIC_VECTOR{17~to~17}~12 0 48015 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~to~16}~12 0 48016 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 16)(i 16))))))
		(_port (_internal dPtr_1_probe_4 ~STD_LOGIC_VECTOR{16~to~16}~12 0 48016 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~to~15}~12 0 48017 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 15)(i 15))))))
		(_port (_internal dPtr_1_probe_5 ~STD_LOGIC_VECTOR{15~to~15}~12 0 48017 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{14~to~14}~12 0 48018 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 14)(i 14))))))
		(_port (_internal dPtr_1_probe_6 ~STD_LOGIC_VECTOR{14~to~14}~12 0 48018 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~to~13}~12 0 48019 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 13)(i 13))))))
		(_port (_internal dPtr_1_probe_7 ~STD_LOGIC_VECTOR{13~to~13}~12 0 48019 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{12~to~12}~12 0 48020 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 12)(i 12))))))
		(_port (_internal dPtr_1_probe_8 ~STD_LOGIC_VECTOR{12~to~12}~12 0 48020 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~to~11}~12 0 48021 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 11)(i 11))))))
		(_port (_internal dPtr_1_probe_9 ~STD_LOGIC_VECTOR{11~to~11}~12 0 48021 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~to~10}~12 0 48022 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 10)(i 10))))))
		(_port (_internal dPtr_1_probe_10 ~STD_LOGIC_VECTOR{10~to~10}~12 0 48022 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~to~9}~12 0 48023 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 9)(i 9))))))
		(_port (_internal dPtr_1_probe_11 ~STD_LOGIC_VECTOR{9~to~9}~12 0 48023 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~to~8}~12 0 48024 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 8)(i 8))))))
		(_port (_internal dPtr_1_probe_12 ~STD_LOGIC_VECTOR{8~to~8}~12 0 48024 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~to~7}~12 0 48025 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 7)(i 7))))))
		(_port (_internal dPtr_1_probe_13 ~STD_LOGIC_VECTOR{7~to~7}~12 0 48025 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~to~6}~12 0 48026 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 6)(i 6))))))
		(_port (_internal dPtr_1_probe_14 ~STD_LOGIC_VECTOR{6~to~6}~12 0 48026 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~to~5}~12 0 48027 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 5)(i 5))))))
		(_port (_internal dPtr_1_probe_15 ~STD_LOGIC_VECTOR{5~to~5}~12 0 48027 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~to~4}~12 0 48028 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 4)(i 4))))))
		(_port (_internal dPtr_1_probe_16 ~STD_LOGIC_VECTOR{4~to~4}~12 0 48028 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~to~3}~12 0 48029 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 3)(i 3))))))
		(_port (_internal dPtr_1_probe_17 ~STD_LOGIC_VECTOR{3~to~3}~12 0 48029 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~to~2}~12 0 48030 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 2)(i 2))))))
		(_port (_internal dPtr_1_probe_18 ~STD_LOGIC_VECTOR{2~to~2}~12 0 48030 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~1}~12 0 48031 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 1))))))
		(_port (_internal dPtr_1_probe_19 ~STD_LOGIC_VECTOR{1~to~1}~12 0 48031 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12 0 48032 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal dPtr_1_probe_20 ~STD_LOGIC_VECTOR{0~to~0}~12 0 48032 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{18~to~18}~122 0 48033 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 18)(i 18))))))
		(_port (_internal PC_1_probe_21 ~STD_LOGIC_VECTOR{18~to~18}~122 0 48033 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~to~17}~124 0 48034 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 17)(i 17))))))
		(_port (_internal PC_1_probe_22 ~STD_LOGIC_VECTOR{17~to~17}~124 0 48034 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~to~16}~126 0 48035 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 16)(i 16))))))
		(_port (_internal PC_1_probe_23 ~STD_LOGIC_VECTOR{16~to~16}~126 0 48035 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~to~15}~128 0 48036 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 15)(i 15))))))
		(_port (_internal PC_1_probe_24 ~STD_LOGIC_VECTOR{15~to~15}~128 0 48036 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{14~to~14}~1210 0 48037 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 14)(i 14))))))
		(_port (_internal PC_1_probe_25 ~STD_LOGIC_VECTOR{14~to~14}~1210 0 48037 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~to~13}~1212 0 48038 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 13)(i 13))))))
		(_port (_internal PC_1_probe_26 ~STD_LOGIC_VECTOR{13~to~13}~1212 0 48038 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{12~to~12}~1214 0 48039 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 12)(i 12))))))
		(_port (_internal PC_1_probe_27 ~STD_LOGIC_VECTOR{12~to~12}~1214 0 48039 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~to~11}~1216 0 48040 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 11)(i 11))))))
		(_port (_internal PC_1_probe_28 ~STD_LOGIC_VECTOR{11~to~11}~1216 0 48040 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~to~10}~1218 0 48041 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 10)(i 10))))))
		(_port (_internal PC_1_probe_29 ~STD_LOGIC_VECTOR{10~to~10}~1218 0 48041 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~to~9}~1220 0 48042 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 9)(i 9))))))
		(_port (_internal PC_1_probe_30 ~STD_LOGIC_VECTOR{9~to~9}~1220 0 48042 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~to~8}~1222 0 48043 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 8)(i 8))))))
		(_port (_internal PC_1_probe_31 ~STD_LOGIC_VECTOR{8~to~8}~1222 0 48043 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~to~7}~1224 0 48044 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 7)(i 7))))))
		(_port (_internal PC_1_probe_32 ~STD_LOGIC_VECTOR{7~to~7}~1224 0 48044 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~to~6}~1226 0 48045 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 6)(i 6))))))
		(_port (_internal PC_1_probe_33 ~STD_LOGIC_VECTOR{6~to~6}~1226 0 48045 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~to~5}~1228 0 48046 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 5)(i 5))))))
		(_port (_internal PC_1_probe_34 ~STD_LOGIC_VECTOR{5~to~5}~1228 0 48046 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~to~4}~1230 0 48047 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 4)(i 4))))))
		(_port (_internal PC_1_probe_35 ~STD_LOGIC_VECTOR{4~to~4}~1230 0 48047 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~to~3}~1232 0 48048 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 3)(i 3))))))
		(_port (_internal PC_1_probe_36 ~STD_LOGIC_VECTOR{3~to~3}~1232 0 48048 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~to~2}~1234 0 48049 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 2)(i 2))))))
		(_port (_internal PC_1_probe_37 ~STD_LOGIC_VECTOR{2~to~2}~1234 0 48049 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~1}~1236 0 48050 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 1))))))
		(_port (_internal PC_1_probe_38 ~STD_LOGIC_VECTOR{1~to~1}~1236 0 48050 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~1238 0 48051 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal PC_1_probe_39 ~STD_LOGIC_VECTOR{0~to~0}~1238 0 48051 (_entity (_out ))))
		(_signal (_internal main_dPtr_5_axb_0 ~extieee.std_logic_1164.STD_LOGIC 0 48058 (_architecture (_uni ))))
		(_signal (_internal main_dPtr_5_cry_0_0_RNO ~extieee.std_logic_1164.STD_LOGIC 0 48059 (_architecture (_uni ))))
		(_signal (_internal main_dPtr_5_0 ~extieee.std_logic_1164.STD_LOGIC 0 48060 (_architecture (_uni ))))
		(_signal (_internal uCclk_c ~extieee.std_logic_1164.STD_LOGIC 0 48061 (_architecture (_uni ))))
		(_signal (_internal dPtr_1_0 ~extieee.std_logic_1164.STD_LOGIC 0 48062 (_architecture (_uni ))))
		(_signal (_internal main_dPtr_5_cry_0 ~extieee.std_logic_1164.STD_LOGIC 0 48063 (_architecture (_uni ))))
		(_signal (_internal PC_1_18 ~extieee.std_logic_1164.STD_LOGIC 0 48064 (_architecture (_uni ))))
		(_signal (_internal PC_1_17 ~extieee.std_logic_1164.STD_LOGIC 0 48065 (_architecture (_uni ))))
		(_signal (_internal un1_PC_cry_16 ~extieee.std_logic_1164.STD_LOGIC 0 48066 (_architecture (_uni ))))
		(_signal (_internal un1_PC_cry_17_0_S0 ~extieee.std_logic_1164.STD_LOGIC 0 48067 (_architecture (_uni ))))
		(_signal (_internal un1_PC_cry_17_0_S1 ~extieee.std_logic_1164.STD_LOGIC 0 48068 (_architecture (_uni ))))
		(_signal (_internal PC_1_16 ~extieee.std_logic_1164.STD_LOGIC 0 48069 (_architecture (_uni ))))
		(_signal (_internal PC_1_15 ~extieee.std_logic_1164.STD_LOGIC 0 48070 (_architecture (_uni ))))
		(_signal (_internal un1_PC_cry_14 ~extieee.std_logic_1164.STD_LOGIC 0 48071 (_architecture (_uni ))))
		(_signal (_internal un1_PC_cry_15_0_S0 ~extieee.std_logic_1164.STD_LOGIC 0 48072 (_architecture (_uni ))))
		(_signal (_internal un1_PC_cry_15_0_S1 ~extieee.std_logic_1164.STD_LOGIC 0 48073 (_architecture (_uni ))))
		(_signal (_internal PC_1_14 ~extieee.std_logic_1164.STD_LOGIC 0 48074 (_architecture (_uni ))))
		(_signal (_internal PC_1_13 ~extieee.std_logic_1164.STD_LOGIC 0 48075 (_architecture (_uni ))))
		(_signal (_internal un1_PC_cry_12 ~extieee.std_logic_1164.STD_LOGIC 0 48076 (_architecture (_uni ))))
		(_signal (_internal un1_PC_cry_13_0_S0 ~extieee.std_logic_1164.STD_LOGIC 0 48077 (_architecture (_uni ))))
		(_signal (_internal un1_PC_cry_13_0_S1 ~extieee.std_logic_1164.STD_LOGIC 0 48078 (_architecture (_uni ))))
		(_signal (_internal PC_1_12 ~extieee.std_logic_1164.STD_LOGIC 0 48079 (_architecture (_uni ))))
		(_signal (_internal PC_1_11 ~extieee.std_logic_1164.STD_LOGIC 0 48080 (_architecture (_uni ))))
		(_signal (_internal un1_PC_cry_10 ~extieee.std_logic_1164.STD_LOGIC 0 48081 (_architecture (_uni ))))
		(_signal (_internal un1_PC_cry_11_0_S0 ~extieee.std_logic_1164.STD_LOGIC 0 48082 (_architecture (_uni ))))
		(_signal (_internal un1_PC_cry_11_0_S1 ~extieee.std_logic_1164.STD_LOGIC 0 48083 (_architecture (_uni ))))
		(_signal (_internal PC_1_10 ~extieee.std_logic_1164.STD_LOGIC 0 48084 (_architecture (_uni ))))
		(_signal (_internal PC_1_9 ~extieee.std_logic_1164.STD_LOGIC 0 48085 (_architecture (_uni ))))
		(_signal (_internal un1_PC_cry_8 ~extieee.std_logic_1164.STD_LOGIC 0 48086 (_architecture (_uni ))))
		(_signal (_internal un1_PC_cry_9_0_S0 ~extieee.std_logic_1164.STD_LOGIC 0 48087 (_architecture (_uni ))))
		(_signal (_internal un1_PC_cry_9_0_S1 ~extieee.std_logic_1164.STD_LOGIC 0 48088 (_architecture (_uni ))))
		(_signal (_internal PC_1_8 ~extieee.std_logic_1164.STD_LOGIC 0 48089 (_architecture (_uni ))))
		(_signal (_internal PC_1_7 ~extieee.std_logic_1164.STD_LOGIC 0 48090 (_architecture (_uni ))))
		(_signal (_internal un1_PC_cry_6 ~extieee.std_logic_1164.STD_LOGIC 0 48091 (_architecture (_uni ))))
		(_signal (_internal un1_PC_cry_7_0_S0 ~extieee.std_logic_1164.STD_LOGIC 0 48092 (_architecture (_uni ))))
		(_signal (_internal un1_PC_cry_7_0_S1 ~extieee.std_logic_1164.STD_LOGIC 0 48093 (_architecture (_uni ))))
		(_signal (_internal PC_1_6 ~extieee.std_logic_1164.STD_LOGIC 0 48094 (_architecture (_uni ))))
		(_signal (_internal PC_1_5 ~extieee.std_logic_1164.STD_LOGIC 0 48095 (_architecture (_uni ))))
		(_signal (_internal un1_PC_cry_4 ~extieee.std_logic_1164.STD_LOGIC 0 48096 (_architecture (_uni ))))
		(_signal (_internal un1_PC_cry_5_0_S0 ~extieee.std_logic_1164.STD_LOGIC 0 48097 (_architecture (_uni ))))
		(_signal (_internal un1_PC_cry_5_0_S1 ~extieee.std_logic_1164.STD_LOGIC 0 48098 (_architecture (_uni ))))
		(_signal (_internal PC_1_4 ~extieee.std_logic_1164.STD_LOGIC 0 48099 (_architecture (_uni ))))
		(_signal (_internal PC_1_3 ~extieee.std_logic_1164.STD_LOGIC 0 48100 (_architecture (_uni ))))
		(_signal (_internal un1_PC_cry_2 ~extieee.std_logic_1164.STD_LOGIC 0 48101 (_architecture (_uni ))))
		(_signal (_internal un1_PC_cry_3_0_S0 ~extieee.std_logic_1164.STD_LOGIC 0 48102 (_architecture (_uni ))))
		(_signal (_internal un1_PC_cry_3_0_S1 ~extieee.std_logic_1164.STD_LOGIC 0 48103 (_architecture (_uni ))))
		(_signal (_internal PC_1_2 ~extieee.std_logic_1164.STD_LOGIC 0 48104 (_architecture (_uni ))))
		(_signal (_internal PC_1_1 ~extieee.std_logic_1164.STD_LOGIC 0 48105 (_architecture (_uni ))))
		(_signal (_internal un1_PC_cry_0 ~extieee.std_logic_1164.STD_LOGIC 0 48106 (_architecture (_uni ))))
		(_signal (_internal un1_PC_cry_1_0_S0 ~extieee.std_logic_1164.STD_LOGIC 0 48107 (_architecture (_uni ))))
		(_signal (_internal un1_PC_cry_1_0_S1 ~extieee.std_logic_1164.STD_LOGIC 0 48108 (_architecture (_uni ))))
		(_signal (_internal PC_1_0 ~extieee.std_logic_1164.STD_LOGIC 0 48109 (_architecture (_uni ))))
		(_signal (_internal un1_pc167_1_1 ~extieee.std_logic_1164.STD_LOGIC 0 48110 (_architecture (_uni ))))
		(_signal (_internal un1_PC_cry_0_0_S1 ~extieee.std_logic_1164.STD_LOGIC 0 48111 (_architecture (_uni ))))
		(_signal (_internal C4_23 ~extieee.std_logic_1164.STD_LOGIC 0 48112 (_architecture (_uni ))))
		(_signal (_internal C4 ~extieee.std_logic_1164.STD_LOGIC 0 48113 (_architecture (_uni ))))
		(_signal (_internal instrD_13 ~extieee.std_logic_1164.STD_LOGIC 0 48114 (_architecture (_uni ))))
		(_signal (_internal C4_s_23 ~extieee.std_logic_1164.STD_LOGIC 0 48115 (_architecture (_uni ))))
		(_signal (_internal C4e ~extieee.std_logic_1164.STD_LOGIC 0 48116 (_architecture (_uni ))))
		(_signal (_internal C4_cry_22 ~extieee.std_logic_1164.STD_LOGIC 0 48117 (_architecture (_uni ))))
		(_signal (_internal C4_22 ~extieee.std_logic_1164.STD_LOGIC 0 48118 (_architecture (_uni ))))
		(_signal (_internal C4_21 ~extieee.std_logic_1164.STD_LOGIC 0 48119 (_architecture (_uni ))))
		(_signal (_internal C4_s_22 ~extieee.std_logic_1164.STD_LOGIC 0 48120 (_architecture (_uni ))))
		(_signal (_internal C4_s_21 ~extieee.std_logic_1164.STD_LOGIC 0 48121 (_architecture (_uni ))))
		(_signal (_internal C4_cry_20 ~extieee.std_logic_1164.STD_LOGIC 0 48122 (_architecture (_uni ))))
		(_signal (_internal C4_20 ~extieee.std_logic_1164.STD_LOGIC 0 48123 (_architecture (_uni ))))
		(_signal (_internal C4_19 ~extieee.std_logic_1164.STD_LOGIC 0 48124 (_architecture (_uni ))))
		(_signal (_internal C4_s_20 ~extieee.std_logic_1164.STD_LOGIC 0 48125 (_architecture (_uni ))))
		(_signal (_internal C4_s_19 ~extieee.std_logic_1164.STD_LOGIC 0 48126 (_architecture (_uni ))))
		(_signal (_internal C4_cry_18 ~extieee.std_logic_1164.STD_LOGIC 0 48127 (_architecture (_uni ))))
		(_signal (_internal C4_18 ~extieee.std_logic_1164.STD_LOGIC 0 48128 (_architecture (_uni ))))
		(_signal (_internal C4_17 ~extieee.std_logic_1164.STD_LOGIC 0 48129 (_architecture (_uni ))))
		(_signal (_internal C4_s_18 ~extieee.std_logic_1164.STD_LOGIC 0 48130 (_architecture (_uni ))))
		(_signal (_internal C4_s_17 ~extieee.std_logic_1164.STD_LOGIC 0 48131 (_architecture (_uni ))))
		(_signal (_internal C4_cry_16 ~extieee.std_logic_1164.STD_LOGIC 0 48132 (_architecture (_uni ))))
		(_signal (_internal C4_16 ~extieee.std_logic_1164.STD_LOGIC 0 48133 (_architecture (_uni ))))
		(_signal (_internal C4_15 ~extieee.std_logic_1164.STD_LOGIC 0 48134 (_architecture (_uni ))))
		(_signal (_internal C4_s_16 ~extieee.std_logic_1164.STD_LOGIC 0 48135 (_architecture (_uni ))))
		(_signal (_internal C4_s_15 ~extieee.std_logic_1164.STD_LOGIC 0 48136 (_architecture (_uni ))))
		(_signal (_internal C4_cry_14 ~extieee.std_logic_1164.STD_LOGIC 0 48137 (_architecture (_uni ))))
		(_signal (_internal C4_14 ~extieee.std_logic_1164.STD_LOGIC 0 48138 (_architecture (_uni ))))
		(_signal (_internal C4_13 ~extieee.std_logic_1164.STD_LOGIC 0 48139 (_architecture (_uni ))))
		(_signal (_internal C4_s_14 ~extieee.std_logic_1164.STD_LOGIC 0 48140 (_architecture (_uni ))))
		(_signal (_internal C4_s_13 ~extieee.std_logic_1164.STD_LOGIC 0 48141 (_architecture (_uni ))))
		(_signal (_internal C4_cry_12 ~extieee.std_logic_1164.STD_LOGIC 0 48142 (_architecture (_uni ))))
		(_signal (_internal C4_12 ~extieee.std_logic_1164.STD_LOGIC 0 48143 (_architecture (_uni ))))
		(_signal (_internal C4_11 ~extieee.std_logic_1164.STD_LOGIC 0 48144 (_architecture (_uni ))))
		(_signal (_internal instrD_11 ~extieee.std_logic_1164.STD_LOGIC 0 48145 (_architecture (_uni ))))
		(_signal (_internal C4_s_12 ~extieee.std_logic_1164.STD_LOGIC 0 48146 (_architecture (_uni ))))
		(_signal (_internal C4_s_11 ~extieee.std_logic_1164.STD_LOGIC 0 48147 (_architecture (_uni ))))
		(_signal (_internal C4_cry_10 ~extieee.std_logic_1164.STD_LOGIC 0 48148 (_architecture (_uni ))))
		(_signal (_internal C4_10 ~extieee.std_logic_1164.STD_LOGIC 0 48149 (_architecture (_uni ))))
		(_signal (_internal instrD_10 ~extieee.std_logic_1164.STD_LOGIC 0 48150 (_architecture (_uni ))))
		(_signal (_internal C4_9 ~extieee.std_logic_1164.STD_LOGIC 0 48151 (_architecture (_uni ))))
		(_signal (_internal instrD_9 ~extieee.std_logic_1164.STD_LOGIC 0 48152 (_architecture (_uni ))))
		(_signal (_internal C4_s_10 ~extieee.std_logic_1164.STD_LOGIC 0 48153 (_architecture (_uni ))))
		(_signal (_internal C4_s_9 ~extieee.std_logic_1164.STD_LOGIC 0 48154 (_architecture (_uni ))))
		(_signal (_internal C4_cry_8 ~extieee.std_logic_1164.STD_LOGIC 0 48155 (_architecture (_uni ))))
		(_signal (_internal C4_8 ~extieee.std_logic_1164.STD_LOGIC 0 48156 (_architecture (_uni ))))
		(_signal (_internal instrD_8 ~extieee.std_logic_1164.STD_LOGIC 0 48157 (_architecture (_uni ))))
		(_signal (_internal C4_7 ~extieee.std_logic_1164.STD_LOGIC 0 48158 (_architecture (_uni ))))
		(_signal (_internal instrD_7 ~extieee.std_logic_1164.STD_LOGIC 0 48159 (_architecture (_uni ))))
		(_signal (_internal C4_s_8 ~extieee.std_logic_1164.STD_LOGIC 0 48160 (_architecture (_uni ))))
		(_signal (_internal C4_s_7 ~extieee.std_logic_1164.STD_LOGIC 0 48161 (_architecture (_uni ))))
		(_signal (_internal C4_cry_6 ~extieee.std_logic_1164.STD_LOGIC 0 48162 (_architecture (_uni ))))
		(_signal (_internal C4_6 ~extieee.std_logic_1164.STD_LOGIC 0 48163 (_architecture (_uni ))))
		(_signal (_internal instrD_6 ~extieee.std_logic_1164.STD_LOGIC 0 48164 (_architecture (_uni ))))
		(_signal (_internal C4_5 ~extieee.std_logic_1164.STD_LOGIC 0 48165 (_architecture (_uni ))))
		(_signal (_internal instrD_5 ~extieee.std_logic_1164.STD_LOGIC 0 48166 (_architecture (_uni ))))
		(_signal (_internal C4_s_6 ~extieee.std_logic_1164.STD_LOGIC 0 48167 (_architecture (_uni ))))
		(_signal (_internal C4_s_5 ~extieee.std_logic_1164.STD_LOGIC 0 48168 (_architecture (_uni ))))
		(_signal (_internal C4_cry_4 ~extieee.std_logic_1164.STD_LOGIC 0 48169 (_architecture (_uni ))))
		(_signal (_internal C4_4 ~extieee.std_logic_1164.STD_LOGIC 0 48170 (_architecture (_uni ))))
		(_signal (_internal instrD_4 ~extieee.std_logic_1164.STD_LOGIC 0 48171 (_architecture (_uni ))))
		(_signal (_internal C4_3 ~extieee.std_logic_1164.STD_LOGIC 0 48172 (_architecture (_uni ))))
		(_signal (_internal instrD_3 ~extieee.std_logic_1164.STD_LOGIC 0 48173 (_architecture (_uni ))))
		(_signal (_internal C4_s_4 ~extieee.std_logic_1164.STD_LOGIC 0 48174 (_architecture (_uni ))))
		(_signal (_internal C4_s_3 ~extieee.std_logic_1164.STD_LOGIC 0 48175 (_architecture (_uni ))))
		(_signal (_internal C4_cry_2 ~extieee.std_logic_1164.STD_LOGIC 0 48176 (_architecture (_uni ))))
		(_signal (_internal C4_2 ~extieee.std_logic_1164.STD_LOGIC 0 48177 (_architecture (_uni ))))
		(_signal (_internal instrD_2 ~extieee.std_logic_1164.STD_LOGIC 0 48178 (_architecture (_uni ))))
		(_signal (_internal C4_1 ~extieee.std_logic_1164.STD_LOGIC 0 48179 (_architecture (_uni ))))
		(_signal (_internal instrD_1 ~extieee.std_logic_1164.STD_LOGIC 0 48180 (_architecture (_uni ))))
		(_signal (_internal C4_s_2 ~extieee.std_logic_1164.STD_LOGIC 0 48181 (_architecture (_uni ))))
		(_signal (_internal C4_s_1 ~extieee.std_logic_1164.STD_LOGIC 0 48182 (_architecture (_uni ))))
		(_signal (_internal C4_cry_0 ~extieee.std_logic_1164.STD_LOGIC 0 48183 (_architecture (_uni ))))
		(_signal (_internal C4_0 ~extieee.std_logic_1164.STD_LOGIC 0 48184 (_architecture (_uni ))))
		(_signal (_internal instrD_0 ~extieee.std_logic_1164.STD_LOGIC 0 48185 (_architecture (_uni ))))
		(_signal (_internal C4_s_0 ~extieee.std_logic_1164.STD_LOGIC 0 48186 (_architecture (_uni ))))
		(_signal (_internal C2_23 ~extieee.std_logic_1164.STD_LOGIC 0 48187 (_architecture (_uni ))))
		(_signal (_internal C2 ~extieee.std_logic_1164.STD_LOGIC 0 48188 (_architecture (_uni ))))
		(_signal (_internal C2_s_23 ~extieee.std_logic_1164.STD_LOGIC 0 48189 (_architecture (_uni ))))
		(_signal (_internal C2e ~extieee.std_logic_1164.STD_LOGIC 0 48190 (_architecture (_uni ))))
		(_signal (_internal C2_cry_22 ~extieee.std_logic_1164.STD_LOGIC 0 48191 (_architecture (_uni ))))
		(_signal (_internal C2_22 ~extieee.std_logic_1164.STD_LOGIC 0 48192 (_architecture (_uni ))))
		(_signal (_internal C2_21 ~extieee.std_logic_1164.STD_LOGIC 0 48193 (_architecture (_uni ))))
		(_signal (_internal C2_s_22 ~extieee.std_logic_1164.STD_LOGIC 0 48194 (_architecture (_uni ))))
		(_signal (_internal C2_s_21 ~extieee.std_logic_1164.STD_LOGIC 0 48195 (_architecture (_uni ))))
		(_signal (_internal C2_cry_20 ~extieee.std_logic_1164.STD_LOGIC 0 48196 (_architecture (_uni ))))
		(_signal (_internal C2_20 ~extieee.std_logic_1164.STD_LOGIC 0 48197 (_architecture (_uni ))))
		(_signal (_internal C2_19 ~extieee.std_logic_1164.STD_LOGIC 0 48198 (_architecture (_uni ))))
		(_signal (_internal C2_s_20 ~extieee.std_logic_1164.STD_LOGIC 0 48199 (_architecture (_uni ))))
		(_signal (_internal C2_s_19 ~extieee.std_logic_1164.STD_LOGIC 0 48200 (_architecture (_uni ))))
		(_signal (_internal C2_cry_18 ~extieee.std_logic_1164.STD_LOGIC 0 48201 (_architecture (_uni ))))
		(_signal (_internal C2_18 ~extieee.std_logic_1164.STD_LOGIC 0 48202 (_architecture (_uni ))))
		(_signal (_internal C2_17 ~extieee.std_logic_1164.STD_LOGIC 0 48203 (_architecture (_uni ))))
		(_signal (_internal C2_s_18 ~extieee.std_logic_1164.STD_LOGIC 0 48204 (_architecture (_uni ))))
		(_signal (_internal C2_s_17 ~extieee.std_logic_1164.STD_LOGIC 0 48205 (_architecture (_uni ))))
		(_signal (_internal C2_cry_16 ~extieee.std_logic_1164.STD_LOGIC 0 48206 (_architecture (_uni ))))
		(_signal (_internal C2_16 ~extieee.std_logic_1164.STD_LOGIC 0 48207 (_architecture (_uni ))))
		(_signal (_internal C2_15 ~extieee.std_logic_1164.STD_LOGIC 0 48208 (_architecture (_uni ))))
		(_signal (_internal C2_s_16 ~extieee.std_logic_1164.STD_LOGIC 0 48209 (_architecture (_uni ))))
		(_signal (_internal C2_s_15 ~extieee.std_logic_1164.STD_LOGIC 0 48210 (_architecture (_uni ))))
		(_signal (_internal C2_cry_14 ~extieee.std_logic_1164.STD_LOGIC 0 48211 (_architecture (_uni ))))
		(_signal (_internal C2_14 ~extieee.std_logic_1164.STD_LOGIC 0 48212 (_architecture (_uni ))))
		(_signal (_internal C2_13 ~extieee.std_logic_1164.STD_LOGIC 0 48213 (_architecture (_uni ))))
		(_signal (_internal C2_s_14 ~extieee.std_logic_1164.STD_LOGIC 0 48214 (_architecture (_uni ))))
		(_signal (_internal C2_s_13 ~extieee.std_logic_1164.STD_LOGIC 0 48215 (_architecture (_uni ))))
		(_signal (_internal C2_cry_12 ~extieee.std_logic_1164.STD_LOGIC 0 48216 (_architecture (_uni ))))
		(_signal (_internal C2_12 ~extieee.std_logic_1164.STD_LOGIC 0 48217 (_architecture (_uni ))))
		(_signal (_internal C2_11 ~extieee.std_logic_1164.STD_LOGIC 0 48218 (_architecture (_uni ))))
		(_signal (_internal C2_s_12 ~extieee.std_logic_1164.STD_LOGIC 0 48219 (_architecture (_uni ))))
		(_signal (_internal C2_s_11 ~extieee.std_logic_1164.STD_LOGIC 0 48220 (_architecture (_uni ))))
		(_signal (_internal C2_cry_10 ~extieee.std_logic_1164.STD_LOGIC 0 48221 (_architecture (_uni ))))
		(_signal (_internal C2_10 ~extieee.std_logic_1164.STD_LOGIC 0 48222 (_architecture (_uni ))))
		(_signal (_internal C2_9 ~extieee.std_logic_1164.STD_LOGIC 0 48223 (_architecture (_uni ))))
		(_signal (_internal C2_s_10 ~extieee.std_logic_1164.STD_LOGIC 0 48224 (_architecture (_uni ))))
		(_signal (_internal C2_s_9 ~extieee.std_logic_1164.STD_LOGIC 0 48225 (_architecture (_uni ))))
		(_signal (_internal C2_cry_8 ~extieee.std_logic_1164.STD_LOGIC 0 48226 (_architecture (_uni ))))
		(_signal (_internal C2_8 ~extieee.std_logic_1164.STD_LOGIC 0 48227 (_architecture (_uni ))))
		(_signal (_internal C2_7 ~extieee.std_logic_1164.STD_LOGIC 0 48228 (_architecture (_uni ))))
		(_signal (_internal C2_s_8 ~extieee.std_logic_1164.STD_LOGIC 0 48229 (_architecture (_uni ))))
		(_signal (_internal C2_s_7 ~extieee.std_logic_1164.STD_LOGIC 0 48230 (_architecture (_uni ))))
		(_signal (_internal C2_cry_6 ~extieee.std_logic_1164.STD_LOGIC 0 48231 (_architecture (_uni ))))
		(_signal (_internal C2_6 ~extieee.std_logic_1164.STD_LOGIC 0 48232 (_architecture (_uni ))))
		(_signal (_internal C2_5 ~extieee.std_logic_1164.STD_LOGIC 0 48233 (_architecture (_uni ))))
		(_signal (_internal C2_s_6 ~extieee.std_logic_1164.STD_LOGIC 0 48234 (_architecture (_uni ))))
		(_signal (_internal C2_s_5 ~extieee.std_logic_1164.STD_LOGIC 0 48235 (_architecture (_uni ))))
		(_signal (_internal C2_cry_4 ~extieee.std_logic_1164.STD_LOGIC 0 48236 (_architecture (_uni ))))
		(_signal (_internal C2_4 ~extieee.std_logic_1164.STD_LOGIC 0 48237 (_architecture (_uni ))))
		(_signal (_internal C2_3 ~extieee.std_logic_1164.STD_LOGIC 0 48238 (_architecture (_uni ))))
		(_signal (_internal C2_s_4 ~extieee.std_logic_1164.STD_LOGIC 0 48239 (_architecture (_uni ))))
		(_signal (_internal C2_s_3 ~extieee.std_logic_1164.STD_LOGIC 0 48240 (_architecture (_uni ))))
		(_signal (_internal C2_cry_2 ~extieee.std_logic_1164.STD_LOGIC 0 48241 (_architecture (_uni ))))
		(_signal (_internal C2_2 ~extieee.std_logic_1164.STD_LOGIC 0 48242 (_architecture (_uni ))))
		(_signal (_internal C2_1 ~extieee.std_logic_1164.STD_LOGIC 0 48243 (_architecture (_uni ))))
		(_signal (_internal C2_s_2 ~extieee.std_logic_1164.STD_LOGIC 0 48244 (_architecture (_uni ))))
		(_signal (_internal C2_s_1 ~extieee.std_logic_1164.STD_LOGIC 0 48245 (_architecture (_uni ))))
		(_signal (_internal C2_cry_0 ~extieee.std_logic_1164.STD_LOGIC 0 48246 (_architecture (_uni ))))
		(_signal (_internal C2_0 ~extieee.std_logic_1164.STD_LOGIC 0 48247 (_architecture (_uni ))))
		(_signal (_internal C2_s_0 ~extieee.std_logic_1164.STD_LOGIC 0 48248 (_architecture (_uni ))))
		(_signal (_internal C1_23 ~extieee.std_logic_1164.STD_LOGIC 0 48249 (_architecture (_uni ))))
		(_signal (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 48250 (_architecture (_uni ))))
		(_signal (_internal C1_s_23 ~extieee.std_logic_1164.STD_LOGIC 0 48251 (_architecture (_uni ))))
		(_signal (_internal C1e ~extieee.std_logic_1164.STD_LOGIC 0 48252 (_architecture (_uni ))))
		(_signal (_internal C1_cry_22 ~extieee.std_logic_1164.STD_LOGIC 0 48253 (_architecture (_uni ))))
		(_signal (_internal C1_22 ~extieee.std_logic_1164.STD_LOGIC 0 48254 (_architecture (_uni ))))
		(_signal (_internal C1_21 ~extieee.std_logic_1164.STD_LOGIC 0 48255 (_architecture (_uni ))))
		(_signal (_internal C1_s_22 ~extieee.std_logic_1164.STD_LOGIC 0 48256 (_architecture (_uni ))))
		(_signal (_internal C1_s_21 ~extieee.std_logic_1164.STD_LOGIC 0 48257 (_architecture (_uni ))))
		(_signal (_internal C1_cry_20 ~extieee.std_logic_1164.STD_LOGIC 0 48258 (_architecture (_uni ))))
		(_signal (_internal C1_20 ~extieee.std_logic_1164.STD_LOGIC 0 48259 (_architecture (_uni ))))
		(_signal (_internal C1_19 ~extieee.std_logic_1164.STD_LOGIC 0 48260 (_architecture (_uni ))))
		(_signal (_internal C1_s_20 ~extieee.std_logic_1164.STD_LOGIC 0 48261 (_architecture (_uni ))))
		(_signal (_internal C1_s_19 ~extieee.std_logic_1164.STD_LOGIC 0 48262 (_architecture (_uni ))))
		(_signal (_internal C1_cry_18 ~extieee.std_logic_1164.STD_LOGIC 0 48263 (_architecture (_uni ))))
		(_signal (_internal C1_18 ~extieee.std_logic_1164.STD_LOGIC 0 48264 (_architecture (_uni ))))
		(_signal (_internal C1_17 ~extieee.std_logic_1164.STD_LOGIC 0 48265 (_architecture (_uni ))))
		(_signal (_internal C1_s_18 ~extieee.std_logic_1164.STD_LOGIC 0 48266 (_architecture (_uni ))))
		(_signal (_internal C1_s_17 ~extieee.std_logic_1164.STD_LOGIC 0 48267 (_architecture (_uni ))))
		(_signal (_internal C1_cry_16 ~extieee.std_logic_1164.STD_LOGIC 0 48268 (_architecture (_uni ))))
		(_signal (_internal C1_16 ~extieee.std_logic_1164.STD_LOGIC 0 48269 (_architecture (_uni ))))
		(_signal (_internal C1_15 ~extieee.std_logic_1164.STD_LOGIC 0 48270 (_architecture (_uni ))))
		(_signal (_internal C1_s_16 ~extieee.std_logic_1164.STD_LOGIC 0 48271 (_architecture (_uni ))))
		(_signal (_internal C1_s_15 ~extieee.std_logic_1164.STD_LOGIC 0 48272 (_architecture (_uni ))))
		(_signal (_internal C1_cry_14 ~extieee.std_logic_1164.STD_LOGIC 0 48273 (_architecture (_uni ))))
		(_signal (_internal C1_14 ~extieee.std_logic_1164.STD_LOGIC 0 48274 (_architecture (_uni ))))
		(_signal (_internal C1_13 ~extieee.std_logic_1164.STD_LOGIC 0 48275 (_architecture (_uni ))))
		(_signal (_internal C1_s_14 ~extieee.std_logic_1164.STD_LOGIC 0 48276 (_architecture (_uni ))))
		(_signal (_internal C1_s_13 ~extieee.std_logic_1164.STD_LOGIC 0 48277 (_architecture (_uni ))))
		(_signal (_internal C1_cry_12 ~extieee.std_logic_1164.STD_LOGIC 0 48278 (_architecture (_uni ))))
		(_signal (_internal C1_12 ~extieee.std_logic_1164.STD_LOGIC 0 48279 (_architecture (_uni ))))
		(_signal (_internal C1_11 ~extieee.std_logic_1164.STD_LOGIC 0 48280 (_architecture (_uni ))))
		(_signal (_internal C1_s_12 ~extieee.std_logic_1164.STD_LOGIC 0 48281 (_architecture (_uni ))))
		(_signal (_internal C1_s_11 ~extieee.std_logic_1164.STD_LOGIC 0 48282 (_architecture (_uni ))))
		(_signal (_internal C1_cry_10 ~extieee.std_logic_1164.STD_LOGIC 0 48283 (_architecture (_uni ))))
		(_signal (_internal C1_10 ~extieee.std_logic_1164.STD_LOGIC 0 48284 (_architecture (_uni ))))
		(_signal (_internal C1_9 ~extieee.std_logic_1164.STD_LOGIC 0 48285 (_architecture (_uni ))))
		(_signal (_internal C1_s_10 ~extieee.std_logic_1164.STD_LOGIC 0 48286 (_architecture (_uni ))))
		(_signal (_internal C1_s_9 ~extieee.std_logic_1164.STD_LOGIC 0 48287 (_architecture (_uni ))))
		(_signal (_internal C1_cry_8 ~extieee.std_logic_1164.STD_LOGIC 0 48288 (_architecture (_uni ))))
		(_signal (_internal C1_8 ~extieee.std_logic_1164.STD_LOGIC 0 48289 (_architecture (_uni ))))
		(_signal (_internal C1_7 ~extieee.std_logic_1164.STD_LOGIC 0 48290 (_architecture (_uni ))))
		(_signal (_internal C1_s_8 ~extieee.std_logic_1164.STD_LOGIC 0 48291 (_architecture (_uni ))))
		(_signal (_internal C1_s_7 ~extieee.std_logic_1164.STD_LOGIC 0 48292 (_architecture (_uni ))))
		(_signal (_internal C1_cry_6 ~extieee.std_logic_1164.STD_LOGIC 0 48293 (_architecture (_uni ))))
		(_signal (_internal C1_6 ~extieee.std_logic_1164.STD_LOGIC 0 48294 (_architecture (_uni ))))
		(_signal (_internal C1_5 ~extieee.std_logic_1164.STD_LOGIC 0 48295 (_architecture (_uni ))))
		(_signal (_internal C1_s_6 ~extieee.std_logic_1164.STD_LOGIC 0 48296 (_architecture (_uni ))))
		(_signal (_internal C1_s_5 ~extieee.std_logic_1164.STD_LOGIC 0 48297 (_architecture (_uni ))))
		(_signal (_internal C1_cry_4 ~extieee.std_logic_1164.STD_LOGIC 0 48298 (_architecture (_uni ))))
		(_signal (_internal C1_4 ~extieee.std_logic_1164.STD_LOGIC 0 48299 (_architecture (_uni ))))
		(_signal (_internal C1_3 ~extieee.std_logic_1164.STD_LOGIC 0 48300 (_architecture (_uni ))))
		(_signal (_internal C1_s_4 ~extieee.std_logic_1164.STD_LOGIC 0 48301 (_architecture (_uni ))))
		(_signal (_internal C1_s_3 ~extieee.std_logic_1164.STD_LOGIC 0 48302 (_architecture (_uni ))))
		(_signal (_internal C1_cry_2 ~extieee.std_logic_1164.STD_LOGIC 0 48303 (_architecture (_uni ))))
		(_signal (_internal C1_2 ~extieee.std_logic_1164.STD_LOGIC 0 48304 (_architecture (_uni ))))
		(_signal (_internal C1_1 ~extieee.std_logic_1164.STD_LOGIC 0 48305 (_architecture (_uni ))))
		(_signal (_internal C1_s_2 ~extieee.std_logic_1164.STD_LOGIC 0 48306 (_architecture (_uni ))))
		(_signal (_internal C1_s_1 ~extieee.std_logic_1164.STD_LOGIC 0 48307 (_architecture (_uni ))))
		(_signal (_internal C1_cry_0 ~extieee.std_logic_1164.STD_LOGIC 0 48308 (_architecture (_uni ))))
		(_signal (_internal C1_0 ~extieee.std_logic_1164.STD_LOGIC 0 48309 (_architecture (_uni ))))
		(_signal (_internal C1_s_0 ~extieee.std_logic_1164.STD_LOGIC 0 48310 (_architecture (_uni ))))
		(_signal (_internal un1_increment_PM ~extieee.std_logic_1164.STD_LOGIC 0 48311 (_architecture (_uni ))))
		(_signal (_internal dPtr_1_19 ~extieee.std_logic_1164.STD_LOGIC 0 48312 (_architecture (_uni ))))
		(_signal (_internal main_dPtr_5_19 ~extieee.std_logic_1164.STD_LOGIC 0 48313 (_architecture (_uni ))))
		(_signal (_internal main_dPtr_5_cry_18 ~extieee.std_logic_1164.STD_LOGIC 0 48314 (_architecture (_uni ))))
		(_signal (_internal main_dPtr_5_axb_18 ~extieee.std_logic_1164.STD_LOGIC 0 48315 (_architecture (_uni ))))
		(_signal (_internal main_dPtr_5_axb_17 ~extieee.std_logic_1164.STD_LOGIC 0 48316 (_architecture (_uni ))))
		(_signal (_internal main_dPtr_5_18 ~extieee.std_logic_1164.STD_LOGIC 0 48317 (_architecture (_uni ))))
		(_signal (_internal main_dPtr_5_17 ~extieee.std_logic_1164.STD_LOGIC 0 48318 (_architecture (_uni ))))
		(_signal (_internal main_dPtr_5_cry_16 ~extieee.std_logic_1164.STD_LOGIC 0 48319 (_architecture (_uni ))))
		(_signal (_internal dPtr_1_17 ~extieee.std_logic_1164.STD_LOGIC 0 48320 (_architecture (_uni ))))
		(_signal (_internal dPtr_1_18 ~extieee.std_logic_1164.STD_LOGIC 0 48321 (_architecture (_uni ))))
		(_signal (_internal main_dPtr_5_axb_16 ~extieee.std_logic_1164.STD_LOGIC 0 48322 (_architecture (_uni ))))
		(_signal (_internal main_dPtr_5_axb_15 ~extieee.std_logic_1164.STD_LOGIC 0 48323 (_architecture (_uni ))))
		(_signal (_internal main_dPtr_5_16 ~extieee.std_logic_1164.STD_LOGIC 0 48324 (_architecture (_uni ))))
		(_signal (_internal main_dPtr_5_15 ~extieee.std_logic_1164.STD_LOGIC 0 48325 (_architecture (_uni ))))
		(_signal (_internal main_dPtr_5_cry_14 ~extieee.std_logic_1164.STD_LOGIC 0 48326 (_architecture (_uni ))))
		(_signal (_internal dPtr_1_15 ~extieee.std_logic_1164.STD_LOGIC 0 48327 (_architecture (_uni ))))
		(_signal (_internal dPtr_1_16 ~extieee.std_logic_1164.STD_LOGIC 0 48328 (_architecture (_uni ))))
		(_signal (_internal main_dPtr_5_axb_14 ~extieee.std_logic_1164.STD_LOGIC 0 48329 (_architecture (_uni ))))
		(_signal (_internal main_dPtr_5_axb_13 ~extieee.std_logic_1164.STD_LOGIC 0 48330 (_architecture (_uni ))))
		(_signal (_internal main_dPtr_5_14 ~extieee.std_logic_1164.STD_LOGIC 0 48331 (_architecture (_uni ))))
		(_signal (_internal main_dPtr_5_13 ~extieee.std_logic_1164.STD_LOGIC 0 48332 (_architecture (_uni ))))
		(_signal (_internal main_dPtr_5_cry_12 ~extieee.std_logic_1164.STD_LOGIC 0 48333 (_architecture (_uni ))))
		(_signal (_internal dPtr_1_13 ~extieee.std_logic_1164.STD_LOGIC 0 48334 (_architecture (_uni ))))
		(_signal (_internal dPtr_1_14 ~extieee.std_logic_1164.STD_LOGIC 0 48335 (_architecture (_uni ))))
		(_signal (_internal main_dPtr_5_axb_12 ~extieee.std_logic_1164.STD_LOGIC 0 48336 (_architecture (_uni ))))
		(_signal (_internal main_dPtr_5_axb_11 ~extieee.std_logic_1164.STD_LOGIC 0 48337 (_architecture (_uni ))))
		(_signal (_internal main_dPtr_5_12 ~extieee.std_logic_1164.STD_LOGIC 0 48338 (_architecture (_uni ))))
		(_signal (_internal main_dPtr_5_11 ~extieee.std_logic_1164.STD_LOGIC 0 48339 (_architecture (_uni ))))
		(_signal (_internal main_dPtr_5_cry_10 ~extieee.std_logic_1164.STD_LOGIC 0 48340 (_architecture (_uni ))))
		(_signal (_internal dPtr_1_11 ~extieee.std_logic_1164.STD_LOGIC 0 48341 (_architecture (_uni ))))
		(_signal (_internal dPtr_1_12 ~extieee.std_logic_1164.STD_LOGIC 0 48342 (_architecture (_uni ))))
		(_signal (_internal main_dPtr_5_axb_10 ~extieee.std_logic_1164.STD_LOGIC 0 48343 (_architecture (_uni ))))
		(_signal (_internal main_dPtr_5_axb_9 ~extieee.std_logic_1164.STD_LOGIC 0 48344 (_architecture (_uni ))))
		(_signal (_internal main_dPtr_5_10 ~extieee.std_logic_1164.STD_LOGIC 0 48345 (_architecture (_uni ))))
		(_signal (_internal main_dPtr_5_9 ~extieee.std_logic_1164.STD_LOGIC 0 48346 (_architecture (_uni ))))
		(_signal (_internal main_dPtr_5_cry_8 ~extieee.std_logic_1164.STD_LOGIC 0 48347 (_architecture (_uni ))))
		(_signal (_internal dPtr_1_9 ~extieee.std_logic_1164.STD_LOGIC 0 48348 (_architecture (_uni ))))
		(_signal (_internal dPtr_1_10 ~extieee.std_logic_1164.STD_LOGIC 0 48349 (_architecture (_uni ))))
		(_signal (_internal main_dPtr_5_axb_8 ~extieee.std_logic_1164.STD_LOGIC 0 48350 (_architecture (_uni ))))
		(_signal (_internal main_dPtr_5_axb_7 ~extieee.std_logic_1164.STD_LOGIC 0 48351 (_architecture (_uni ))))
		(_signal (_internal main_dPtr_5_8 ~extieee.std_logic_1164.STD_LOGIC 0 48352 (_architecture (_uni ))))
		(_signal (_internal main_dPtr_5_7 ~extieee.std_logic_1164.STD_LOGIC 0 48353 (_architecture (_uni ))))
		(_signal (_internal main_dPtr_5_cry_6 ~extieee.std_logic_1164.STD_LOGIC 0 48354 (_architecture (_uni ))))
		(_signal (_internal dPtr_1_7 ~extieee.std_logic_1164.STD_LOGIC 0 48355 (_architecture (_uni ))))
		(_signal (_internal dPtr_1_8 ~extieee.std_logic_1164.STD_LOGIC 0 48356 (_architecture (_uni ))))
		(_signal (_internal main_dPtr_5_axb_6 ~extieee.std_logic_1164.STD_LOGIC 0 48357 (_architecture (_uni ))))
		(_signal (_internal main_dPtr_5_axb_5 ~extieee.std_logic_1164.STD_LOGIC 0 48358 (_architecture (_uni ))))
		(_signal (_internal main_dPtr_5_6 ~extieee.std_logic_1164.STD_LOGIC 0 48359 (_architecture (_uni ))))
		(_signal (_internal main_dPtr_5_5 ~extieee.std_logic_1164.STD_LOGIC 0 48360 (_architecture (_uni ))))
		(_signal (_internal main_dPtr_5_cry_4 ~extieee.std_logic_1164.STD_LOGIC 0 48361 (_architecture (_uni ))))
		(_signal (_internal dPtr_1_5 ~extieee.std_logic_1164.STD_LOGIC 0 48362 (_architecture (_uni ))))
		(_signal (_internal dPtr_1_6 ~extieee.std_logic_1164.STD_LOGIC 0 48363 (_architecture (_uni ))))
		(_signal (_internal main_dPtr_5_axb_4 ~extieee.std_logic_1164.STD_LOGIC 0 48364 (_architecture (_uni ))))
		(_signal (_internal main_dPtr_5_axb_3 ~extieee.std_logic_1164.STD_LOGIC 0 48365 (_architecture (_uni ))))
		(_signal (_internal main_dPtr_5_4 ~extieee.std_logic_1164.STD_LOGIC 0 48366 (_architecture (_uni ))))
		(_signal (_internal main_dPtr_5_3 ~extieee.std_logic_1164.STD_LOGIC 0 48367 (_architecture (_uni ))))
		(_signal (_internal main_dPtr_5_cry_2 ~extieee.std_logic_1164.STD_LOGIC 0 48368 (_architecture (_uni ))))
		(_signal (_internal dPtr_1_3 ~extieee.std_logic_1164.STD_LOGIC 0 48369 (_architecture (_uni ))))
		(_signal (_internal dPtr_1_4 ~extieee.std_logic_1164.STD_LOGIC 0 48370 (_architecture (_uni ))))
		(_signal (_internal main_dPtr_5_axb_2 ~extieee.std_logic_1164.STD_LOGIC 0 48371 (_architecture (_uni ))))
		(_signal (_internal main_dPtr_5_axb_1 ~extieee.std_logic_1164.STD_LOGIC 0 48372 (_architecture (_uni ))))
		(_signal (_internal main_dPtr_5_2 ~extieee.std_logic_1164.STD_LOGIC 0 48373 (_architecture (_uni ))))
		(_signal (_internal main_dPtr_5_1 ~extieee.std_logic_1164.STD_LOGIC 0 48374 (_architecture (_uni ))))
		(_signal (_internal dPtr_1_1 ~extieee.std_logic_1164.STD_LOGIC 0 48375 (_architecture (_uni ))))
		(_signal (_internal dPtr_1_2 ~extieee.std_logic_1164.STD_LOGIC 0 48376 (_architecture (_uni ))))
		(_signal (_internal JMPREG3_1_sqmuxa ~extieee.std_logic_1164.STD_LOGIC 0 48377 (_architecture (_uni ))))
		(_signal (_internal GNDS ~extieee.std_logic_1164.STD_LOGIC 0 48378 (_architecture (_uni ))))
		(_signal (_internal JMPREG3_4 ~extieee.std_logic_1164.STD_LOGIC 0 48379 (_architecture (_uni ))))
		(_signal (_internal dPtr_1_i_0 ~extieee.std_logic_1164.STD_LOGIC 0 48380 (_architecture (_uni ))))
		(_signal (_internal JMPREG3_5 ~extieee.std_logic_1164.STD_LOGIC 0 48381 (_architecture (_uni ))))
		(_signal (_internal main_un1_C4_16 ~extieee.std_logic_1164.STD_LOGIC 0 48382 (_architecture (_uni ))))
		(_signal (_internal JMPREG3_6 ~extieee.std_logic_1164.STD_LOGIC 0 48383 (_architecture (_uni ))))
		(_signal (_internal main_un1_C1_12 ~extieee.std_logic_1164.STD_LOGIC 0 48384 (_architecture (_uni ))))
		(_signal (_internal JMPREG3_7 ~extieee.std_logic_1164.STD_LOGIC 0 48385 (_architecture (_uni ))))
		(_signal (_internal main_un1_C4_13 ~extieee.std_logic_1164.STD_LOGIC 0 48386 (_architecture (_uni ))))
		(_signal (_internal JMPREG3_8 ~extieee.std_logic_1164.STD_LOGIC 0 48387 (_architecture (_uni ))))
		(_signal (_internal main_un1_C4_15 ~extieee.std_logic_1164.STD_LOGIC 0 48388 (_architecture (_uni ))))
		(_signal (_internal JMPREG3_9 ~extieee.std_logic_1164.STD_LOGIC 0 48389 (_architecture (_uni ))))
		(_signal (_internal C3_3 ~extieee.std_logic_1164.STD_LOGIC 0 48390 (_architecture (_uni ))))
		(_signal (_internal C3_4 ~extieee.std_logic_1164.STD_LOGIC 0 48391 (_architecture (_uni ))))
		(_signal (_internal C3_2 ~extieee.std_logic_1164.STD_LOGIC 0 48392 (_architecture (_uni ))))
		(_signal (_internal C3_5 ~extieee.std_logic_1164.STD_LOGIC 0 48393 (_architecture (_uni ))))
		(_signal (_internal main_un1_C3_22_7 ~extieee.std_logic_1164.STD_LOGIC 0 48394 (_architecture (_uni ))))
		(_signal (_internal JMPREG3_10 ~extieee.std_logic_1164.STD_LOGIC 0 48395 (_architecture (_uni ))))
		(_signal (_internal main_un1_C2_12 ~extieee.std_logic_1164.STD_LOGIC 0 48396 (_architecture (_uni ))))
		(_signal (_internal JMPREG3_11 ~extieee.std_logic_1164.STD_LOGIC 0 48397 (_architecture (_uni ))))
		(_signal (_internal un1_iROM_2_i_5 ~extieee.std_logic_1164.STD_LOGIC 0 48398 (_architecture (_uni ))))
		(_signal (_internal un1_iROM_2_i_2 ~extieee.std_logic_1164.STD_LOGIC 0 48399 (_architecture (_uni ))))
		(_signal (_internal main_pc182_2 ~extieee.std_logic_1164.STD_LOGIC 0 48400 (_architecture (_uni ))))
		(_signal (_internal un1_iROM_2_i_3 ~extieee.std_logic_1164.STD_LOGIC 0 48401 (_architecture (_uni ))))
		(_signal (_internal dROM_N_8 ~extieee.std_logic_1164.STD_LOGIC 0 48402 (_architecture (_uni ))))
		(_signal (_internal JMPREG3_18 ~extieee.std_logic_1164.STD_LOGIC 0 48403 (_architecture (_uni ))))
		(_signal (_internal main_pc182 ~extieee.std_logic_1164.STD_LOGIC 0 48404 (_architecture (_uni ))))
		(_signal (_internal JMPREG3_0 ~extieee.std_logic_1164.STD_LOGIC 0 48405 (_architecture (_uni ))))
		(_signal (_internal main_PC_15_iv_1_1 ~extieee.std_logic_1164.STD_LOGIC 0 48406 (_architecture (_uni ))))
		(_signal (_internal un1_pc186_1 ~extieee.std_logic_1164.STD_LOGIC 0 48407 (_architecture (_uni ))))
		(_signal (_internal un1_PC_m_1 ~extieee.std_logic_1164.STD_LOGIC 0 48408 (_architecture (_uni ))))
		(_signal (_internal main_PC_15_iv_1_0 ~extieee.std_logic_1164.STD_LOGIC 0 48409 (_architecture (_uni ))))
		(_signal (_internal un1_PC_m_0 ~extieee.std_logic_1164.STD_LOGIC 0 48410 (_architecture (_uni ))))
		(_signal (_internal main_PC_15_1 ~extieee.std_logic_1164.STD_LOGIC 0 48411 (_architecture (_uni ))))
		(_signal (_internal main_PC_15_0 ~extieee.std_logic_1164.STD_LOGIC 0 48412 (_architecture (_uni ))))
		(_signal (_internal main_PC_15_iv_1_3 ~extieee.std_logic_1164.STD_LOGIC 0 48413 (_architecture (_uni ))))
		(_signal (_internal un1_PC_m_3 ~extieee.std_logic_1164.STD_LOGIC 0 48414 (_architecture (_uni ))))
		(_signal (_internal un1_PC_m_2 ~extieee.std_logic_1164.STD_LOGIC 0 48415 (_architecture (_uni ))))
		(_signal (_internal main_PC_15_iv_1_2 ~extieee.std_logic_1164.STD_LOGIC 0 48416 (_architecture (_uni ))))
		(_signal (_internal main_PC_15_3 ~extieee.std_logic_1164.STD_LOGIC 0 48417 (_architecture (_uni ))))
		(_signal (_internal main_PC_15_2 ~extieee.std_logic_1164.STD_LOGIC 0 48418 (_architecture (_uni ))))
		(_signal (_internal un1_PC_m_5 ~extieee.std_logic_1164.STD_LOGIC 0 48419 (_architecture (_uni ))))
		(_signal (_internal main_PC_15_iv_1_5 ~extieee.std_logic_1164.STD_LOGIC 0 48420 (_architecture (_uni ))))
		(_signal (_internal un1_PC_m_4 ~extieee.std_logic_1164.STD_LOGIC 0 48421 (_architecture (_uni ))))
		(_signal (_internal main_PC_15_iv_1_4 ~extieee.std_logic_1164.STD_LOGIC 0 48422 (_architecture (_uni ))))
		(_signal (_internal main_PC_15_5 ~extieee.std_logic_1164.STD_LOGIC 0 48423 (_architecture (_uni ))))
		(_signal (_internal main_PC_15_4 ~extieee.std_logic_1164.STD_LOGIC 0 48424 (_architecture (_uni ))))
		(_signal (_internal main_PC_15_iv_1_7 ~extieee.std_logic_1164.STD_LOGIC 0 48425 (_architecture (_uni ))))
		(_signal (_internal un1_PC_m_7 ~extieee.std_logic_1164.STD_LOGIC 0 48426 (_architecture (_uni ))))
		(_signal (_internal main_PC_15_iv_1_6 ~extieee.std_logic_1164.STD_LOGIC 0 48427 (_architecture (_uni ))))
		(_signal (_internal un1_PC_m_6 ~extieee.std_logic_1164.STD_LOGIC 0 48428 (_architecture (_uni ))))
		(_signal (_internal main_PC_15_7 ~extieee.std_logic_1164.STD_LOGIC 0 48429 (_architecture (_uni ))))
		(_signal (_internal main_PC_15_6 ~extieee.std_logic_1164.STD_LOGIC 0 48430 (_architecture (_uni ))))
		(_signal (_internal un1_PC_m_9 ~extieee.std_logic_1164.STD_LOGIC 0 48431 (_architecture (_uni ))))
		(_signal (_internal main_PC_15_iv_1_9 ~extieee.std_logic_1164.STD_LOGIC 0 48432 (_architecture (_uni ))))
		(_signal (_internal main_PC_15_iv_1_8 ~extieee.std_logic_1164.STD_LOGIC 0 48433 (_architecture (_uni ))))
		(_signal (_internal un1_PC_m_8 ~extieee.std_logic_1164.STD_LOGIC 0 48434 (_architecture (_uni ))))
		(_signal (_internal main_PC_15_9 ~extieee.std_logic_1164.STD_LOGIC 0 48435 (_architecture (_uni ))))
		(_signal (_internal main_PC_15_8 ~extieee.std_logic_1164.STD_LOGIC 0 48436 (_architecture (_uni ))))
		(_signal (_internal main_PC_15_iv_1_11 ~extieee.std_logic_1164.STD_LOGIC 0 48437 (_architecture (_uni ))))
		(_signal (_internal un1_PC_m_11 ~extieee.std_logic_1164.STD_LOGIC 0 48438 (_architecture (_uni ))))
		(_signal (_internal main_PC_15_iv_1_10 ~extieee.std_logic_1164.STD_LOGIC 0 48439 (_architecture (_uni ))))
		(_signal (_internal un1_PC_m_10 ~extieee.std_logic_1164.STD_LOGIC 0 48440 (_architecture (_uni ))))
		(_signal (_internal main_PC_15_11 ~extieee.std_logic_1164.STD_LOGIC 0 48441 (_architecture (_uni ))))
		(_signal (_internal main_PC_15_10 ~extieee.std_logic_1164.STD_LOGIC 0 48442 (_architecture (_uni ))))
		(_signal (_internal un1_pc186 ~extieee.std_logic_1164.STD_LOGIC 0 48443 (_architecture (_uni ))))
		(_signal (_internal main_PC_15_3_17 ~extieee.std_logic_1164.STD_LOGIC 0 48444 (_architecture (_uni ))))
		(_signal (_internal main_PC_15_13 ~extieee.std_logic_1164.STD_LOGIC 0 48445 (_architecture (_uni ))))
		(_signal (_internal main_PC_15_12 ~extieee.std_logic_1164.STD_LOGIC 0 48446 (_architecture (_uni ))))
		(_signal (_internal main_PC_15_15 ~extieee.std_logic_1164.STD_LOGIC 0 48447 (_architecture (_uni ))))
		(_signal (_internal main_PC_15_14 ~extieee.std_logic_1164.STD_LOGIC 0 48448 (_architecture (_uni ))))
		(_signal (_internal main_PC_15_17 ~extieee.std_logic_1164.STD_LOGIC 0 48449 (_architecture (_uni ))))
		(_signal (_internal main_PC_15_16 ~extieee.std_logic_1164.STD_LOGIC 0 48450 (_architecture (_uni ))))
		(_signal (_internal un1_iROM_2_i_4 ~extieee.std_logic_1164.STD_LOGIC 0 48451 (_architecture (_uni ))))
		(_signal (_internal main_PC_15_18 ~extieee.std_logic_1164.STD_LOGIC 0 48452 (_architecture (_uni ))))
		(_signal (_internal sync_c ~extieee.std_logic_1164.STD_LOGIC 0 48453 (_architecture (_uni ))))
		(_signal (_internal un1_iROM_2_i_1 ~extieee.std_logic_1164.STD_LOGIC 0 48454 (_architecture (_uni ))))
		(_signal (_internal main_un1_C4 ~extieee.std_logic_1164.STD_LOGIC 0 48455 (_architecture (_uni ))))
		(_signal (_internal un1_pc167_2_1 ~extieee.std_logic_1164.STD_LOGIC 0 48456 (_architecture (_uni ))))
		(_signal (_internal increment_PM ~extieee.std_logic_1164.STD_LOGIC 0 48457 (_architecture (_uni ))))
		(_signal (_internal un1_increment_PM_1 ~extieee.std_logic_1164.STD_LOGIC 0 48458 (_architecture (_uni ))))
		(_signal (_internal main_un1_C1_16 ~extieee.std_logic_1164.STD_LOGIC 0 48459 (_architecture (_uni ))))
		(_signal (_internal main_un1_C1_21 ~extieee.std_logic_1164.STD_LOGIC 0 48460 (_architecture (_uni ))))
		(_signal (_internal main_un1_C1_17 ~extieee.std_logic_1164.STD_LOGIC 0 48461 (_architecture (_uni ))))
		(_signal (_internal main_un1_C2 ~extieee.std_logic_1164.STD_LOGIC 0 48462 (_architecture (_uni ))))
		(_signal (_internal main_un1_pc59 ~extieee.std_logic_1164.STD_LOGIC 0 48463 (_architecture (_uni ))))
		(_signal (_internal main_un1_C3 ~extieee.std_logic_1164.STD_LOGIC 0 48464 (_architecture (_uni ))))
		(_signal (_internal main_pc184 ~extieee.std_logic_1164.STD_LOGIC 0 48465 (_architecture (_uni ))))
		(_signal (_internal main_pc171 ~extieee.std_logic_1164.STD_LOGIC 0 48466 (_architecture (_uni ))))
		(_signal (_internal PC_3_sqmuxa_1 ~extieee.std_logic_1164.STD_LOGIC 0 48467 (_architecture (_uni ))))
		(_signal (_internal iROM_un1_dout165_1_a2_6 ~extieee.std_logic_1164.STD_LOGIC 0 48468 (_architecture (_uni ))))
		(_signal (_internal iROM_un1_dout165_1_a2_5 ~extieee.std_logic_1164.STD_LOGIC 0 48469 (_architecture (_uni ))))
		(_signal (_internal iROM_un1_dout165_1_a3 ~extieee.std_logic_1164.STD_LOGIC 0 48470 (_architecture (_uni ))))
		(_signal (_internal iROM_un1_dout165_1_a2_8 ~extieee.std_logic_1164.STD_LOGIC 0 48471 (_architecture (_uni ))))
		(_signal (_internal JMPREG1_1_sqmuxa ~extieee.std_logic_1164.STD_LOGIC 0 48472 (_architecture (_uni ))))
		(_signal (_internal iROM_un1_dout165 ~extieee.std_logic_1164.STD_LOGIC 0 48473 (_architecture (_uni ))))
		(_signal (_internal JMPREG1_3 ~extieee.std_logic_1164.STD_LOGIC 0 48474 (_architecture (_uni ))))
		(_signal (_internal JMPREG1_4 ~extieee.std_logic_1164.STD_LOGIC 0 48475 (_architecture (_uni ))))
		(_signal (_internal iROM_un1_dout165_1_o3_1 ~extieee.std_logic_1164.STD_LOGIC 0 48476 (_architecture (_uni ))))
		(_signal (_internal JMPREG1_7 ~extieee.std_logic_1164.STD_LOGIC 0 48477 (_architecture (_uni ))))
		(_signal (_internal JMPREG1_8 ~extieee.std_logic_1164.STD_LOGIC 0 48478 (_architecture (_uni ))))
		(_signal (_internal dROM_un1_dout82_1_a2_i_5 ~extieee.std_logic_1164.STD_LOGIC 0 48479 (_architecture (_uni ))))
		(_signal (_internal dROM_DOUT_81_i_0_a3_2_21 ~extieee.std_logic_1164.STD_LOGIC 0 48480 (_architecture (_uni ))))
		(_signal (_internal dROM_un1_dout82_1_a2_i_a3_2 ~extieee.std_logic_1164.STD_LOGIC 0 48481 (_architecture (_uni ))))
		(_signal (_internal dROM_un1_dout82_1_a2_i_4 ~extieee.std_logic_1164.STD_LOGIC 0 48482 (_architecture (_uni ))))
		(_signal (_internal N_6_i ~extieee.std_logic_1164.STD_LOGIC 0 48483 (_architecture (_uni ))))
		(_signal (_internal JMPREG1_0 ~extieee.std_logic_1164.STD_LOGIC 0 48484 (_architecture (_uni ))))
		(_signal (_internal JMPREG1_10 ~extieee.std_logic_1164.STD_LOGIC 0 48485 (_architecture (_uni ))))
		(_signal (_internal dROM_DOUT_81_i_0_a3_0_21 ~extieee.std_logic_1164.STD_LOGIC 0 48486 (_architecture (_uni ))))
		(_signal (_internal dROM_N_8149_i ~extieee.std_logic_1164.STD_LOGIC 0 48487 (_architecture (_uni ))))
		(_signal (_internal C3_8 ~extieee.std_logic_1164.STD_LOGIC 0 48488 (_architecture (_uni ))))
		(_signal (_internal C3_9 ~extieee.std_logic_1164.STD_LOGIC 0 48489 (_architecture (_uni ))))
		(_signal (_internal dROM_N_9 ~extieee.std_logic_1164.STD_LOGIC 0 48490 (_architecture (_uni ))))
		(_signal (_internal dROM_DOUT_81_0_a2_80_i_0_1 ~extieee.std_logic_1164.STD_LOGIC 0 48491 (_architecture (_uni ))))
		(_signal (_internal dROM_N_8207_i ~extieee.std_logic_1164.STD_LOGIC 0 48492 (_architecture (_uni ))))
		(_signal (_internal dROM_un1_dout82_1_a2_i_a3_1 ~extieee.std_logic_1164.STD_LOGIC 0 48493 (_architecture (_uni ))))
		(_signal (_internal JMPREG1_1 ~extieee.std_logic_1164.STD_LOGIC 0 48494 (_architecture (_uni ))))
		(_signal (_internal JMPREG1_2 ~extieee.std_logic_1164.STD_LOGIC 0 48495 (_architecture (_uni ))))
		(_signal (_internal dROM_N_14 ~extieee.std_logic_1164.STD_LOGIC 0 48496 (_architecture (_uni ))))
		(_signal (_internal C3_6 ~extieee.std_logic_1164.STD_LOGIC 0 48497 (_architecture (_uni ))))
		(_signal (_internal C3_7 ~extieee.std_logic_1164.STD_LOGIC 0 48498 (_architecture (_uni ))))
		(_signal (_internal JMPREG3_1_sqmuxa_1 ~extieee.std_logic_1164.STD_LOGIC 0 48499 (_architecture (_uni ))))
		(_signal (_internal rst_c ~extieee.std_logic_1164.STD_LOGIC 0 48500 (_architecture (_uni ))))
		(_signal (_internal C3_15 ~extieee.std_logic_1164.STD_LOGIC 0 48501 (_architecture (_uni ))))
		(_signal (_internal JMPREG1_1_sqmuxa_2 ~extieee.std_logic_1164.STD_LOGIC 0 48502 (_architecture (_uni ))))
		(_signal (_internal C3_0 ~extieee.std_logic_1164.STD_LOGIC 0 48503 (_architecture (_uni ))))
		(_signal (_internal C3_10 ~extieee.std_logic_1164.STD_LOGIC 0 48504 (_architecture (_uni ))))
		(_signal (_internal un1_increment_C1_0 ~extieee.std_logic_1164.STD_LOGIC 0 48505 (_architecture (_uni ))))
		(_signal (_internal un1_increment_C2_1 ~extieee.std_logic_1164.STD_LOGIC 0 48506 (_architecture (_uni ))))
		(_signal (_internal un1_increment_PM_2 ~extieee.std_logic_1164.STD_LOGIC 0 48507 (_architecture (_uni ))))
		(_signal (_internal main_un1_C2_17 ~extieee.std_logic_1164.STD_LOGIC 0 48508 (_architecture (_uni ))))
		(_signal (_internal main_un1_C2_16 ~extieee.std_logic_1164.STD_LOGIC 0 48509 (_architecture (_uni ))))
		(_signal (_internal main_un1_C1 ~extieee.std_logic_1164.STD_LOGIC 0 48510 (_architecture (_uni ))))
		(_signal (_internal main_un1_C2_21 ~extieee.std_logic_1164.STD_LOGIC 0 48511 (_architecture (_uni ))))
		(_signal (_internal un1_PC_1_sqmuxa_0 ~extieee.std_logic_1164.STD_LOGIC 0 48512 (_architecture (_uni ))))
		(_signal (_internal un1_pc167_2_1_0 ~extieee.std_logic_1164.STD_LOGIC 0 48513 (_architecture (_uni ))))
		(_signal (_internal N_172 ~extieee.std_logic_1164.STD_LOGIC 0 48514 (_architecture (_uni ))))
		(_signal (_internal N_170 ~extieee.std_logic_1164.STD_LOGIC 0 48515 (_architecture (_uni ))))
		(_signal (_internal un1_pc167_0 ~extieee.std_logic_1164.STD_LOGIC 0 48516 (_architecture (_uni ))))
		(_signal (_internal un1_PC_2_sqmuxa_1 ~extieee.std_logic_1164.STD_LOGIC 0 48517 (_architecture (_uni ))))
		(_signal (_internal un1_PC_2_sqmuxa_1_0 ~extieee.std_logic_1164.STD_LOGIC 0 48518 (_architecture (_uni ))))
		(_signal (_internal main_un1_pc85 ~extieee.std_logic_1164.STD_LOGIC 0 48519 (_architecture (_uni ))))
		(_signal (_internal main_pc183 ~extieee.std_logic_1164.STD_LOGIC 0 48520 (_architecture (_uni ))))
		(_signal (_internal main_PC_15_iv_3_0_12 ~extieee.std_logic_1164.STD_LOGIC 0 48521 (_architecture (_uni ))))
		(_signal (_internal un1_PC_1_sqmuxa ~extieee.std_logic_1164.STD_LOGIC 0 48522 (_architecture (_uni ))))
		(_signal (_internal instrD_m_18 ~extieee.std_logic_1164.STD_LOGIC 0 48523 (_architecture (_uni ))))
		(_signal (_internal JMPREG1_18 ~extieee.std_logic_1164.STD_LOGIC 0 48524 (_architecture (_uni ))))
		(_signal (_internal un1_PC_2_sqmuxa ~extieee.std_logic_1164.STD_LOGIC 0 48525 (_architecture (_uni ))))
		(_signal (_internal un1_pc186_1_1 ~extieee.std_logic_1164.STD_LOGIC 0 48526 (_architecture (_uni ))))
		(_signal (_internal JMPREG2_0 ~extieee.std_logic_1164.STD_LOGIC 0 48527 (_architecture (_uni ))))
		(_signal (_internal main_PC_15_iv_0_0 ~extieee.std_logic_1164.STD_LOGIC 0 48528 (_architecture (_uni ))))
		(_signal (_internal JMPREG1_9 ~extieee.std_logic_1164.STD_LOGIC 0 48529 (_architecture (_uni ))))
		(_signal (_internal JMPREG3_1 ~extieee.std_logic_1164.STD_LOGIC 0 48530 (_architecture (_uni ))))
		(_signal (_internal JMPREG2_1 ~extieee.std_logic_1164.STD_LOGIC 0 48531 (_architecture (_uni ))))
		(_signal (_internal main_PC_15_iv_0_1 ~extieee.std_logic_1164.STD_LOGIC 0 48532 (_architecture (_uni ))))
		(_signal (_internal JMPREG2_1_sqmuxa ~extieee.std_logic_1164.STD_LOGIC 0 48533 (_architecture (_uni ))))
		(_signal (_internal JMPREG2_2 ~extieee.std_logic_1164.STD_LOGIC 0 48534 (_architecture (_uni ))))
		(_signal (_internal JMPREG2_3 ~extieee.std_logic_1164.STD_LOGIC 0 48535 (_architecture (_uni ))))
		(_signal (_internal JMPREG3_3 ~extieee.std_logic_1164.STD_LOGIC 0 48536 (_architecture (_uni ))))
		(_signal (_internal main_PC_15_iv_0_3 ~extieee.std_logic_1164.STD_LOGIC 0 48537 (_architecture (_uni ))))
		(_signal (_internal JMPREG2_5 ~extieee.std_logic_1164.STD_LOGIC 0 48538 (_architecture (_uni ))))
		(_signal (_internal JMPREG2_6 ~extieee.std_logic_1164.STD_LOGIC 0 48539 (_architecture (_uni ))))
		(_signal (_internal JMPREG3_2 ~extieee.std_logic_1164.STD_LOGIC 0 48540 (_architecture (_uni ))))
		(_signal (_internal main_PC_15_iv_0_2 ~extieee.std_logic_1164.STD_LOGIC 0 48541 (_architecture (_uni ))))
		(_signal (_internal JMPREG2_4 ~extieee.std_logic_1164.STD_LOGIC 0 48542 (_architecture (_uni ))))
		(_signal (_internal main_PC_15_iv_0_4 ~extieee.std_logic_1164.STD_LOGIC 0 48543 (_architecture (_uni ))))
		(_signal (_internal JMPREG2_7 ~extieee.std_logic_1164.STD_LOGIC 0 48544 (_architecture (_uni ))))
		(_signal (_internal JMPREG2_8 ~extieee.std_logic_1164.STD_LOGIC 0 48545 (_architecture (_uni ))))
		(_signal (_internal main_PC_15_iv_0_5 ~extieee.std_logic_1164.STD_LOGIC 0 48546 (_architecture (_uni ))))
		(_signal (_internal JMPREG1_5 ~extieee.std_logic_1164.STD_LOGIC 0 48547 (_architecture (_uni ))))
		(_signal (_internal JMPREG2_9 ~extieee.std_logic_1164.STD_LOGIC 0 48548 (_architecture (_uni ))))
		(_signal (_internal JMPREG1_6 ~extieee.std_logic_1164.STD_LOGIC 0 48549 (_architecture (_uni ))))
		(_signal (_internal main_PC_15_iv_0_6 ~extieee.std_logic_1164.STD_LOGIC 0 48550 (_architecture (_uni ))))
		(_signal (_internal main_PC_15_iv_0_7 ~extieee.std_logic_1164.STD_LOGIC 0 48551 (_architecture (_uni ))))
		(_signal (_internal main_PC_15_iv_0_8 ~extieee.std_logic_1164.STD_LOGIC 0 48552 (_architecture (_uni ))))
		(_signal (_internal main_PC_15_iv_0_9 ~extieee.std_logic_1164.STD_LOGIC 0 48553 (_architecture (_uni ))))
		(_signal (_internal JMPREG2_10 ~extieee.std_logic_1164.STD_LOGIC 0 48554 (_architecture (_uni ))))
		(_signal (_internal main_PC_15_iv_0_10 ~extieee.std_logic_1164.STD_LOGIC 0 48555 (_architecture (_uni ))))
		(_signal (_internal JMPREG2_11 ~extieee.std_logic_1164.STD_LOGIC 0 48556 (_architecture (_uni ))))
		(_signal (_internal JMPREG1_11 ~extieee.std_logic_1164.STD_LOGIC 0 48557 (_architecture (_uni ))))
		(_signal (_internal main_PC_15_iv_0_11 ~extieee.std_logic_1164.STD_LOGIC 0 48558 (_architecture (_uni ))))
		(_signal (_internal JMPREG2_18 ~extieee.std_logic_1164.STD_LOGIC 0 48559 (_architecture (_uni ))))
		(_signal (_internal main_un1_C3_22_8 ~extieee.std_logic_1164.STD_LOGIC 0 48560 (_architecture (_uni ))))
		(_signal (_internal main_un1_C3_22_1 ~extieee.std_logic_1164.STD_LOGIC 0 48561 (_architecture (_uni ))))
		(_signal (_internal main_pc183_3 ~extieee.std_logic_1164.STD_LOGIC 0 48562 (_architecture (_uni ))))
		(_signal (_internal N_166 ~extieee.std_logic_1164.STD_LOGIC 0 48563 (_architecture (_uni ))))
		(_signal (_internal main_un1_C4_19 ~extieee.std_logic_1164.STD_LOGIC 0 48564 (_architecture (_uni ))))
		(_signal (_internal main_un1_C4_18 ~extieee.std_logic_1164.STD_LOGIC 0 48565 (_architecture (_uni ))))
		(_signal (_internal main_un1_C4_17 ~extieee.std_logic_1164.STD_LOGIC 0 48566 (_architecture (_uni ))))
		(_signal (_internal JMPREG3_1_sqmuxa_2 ~extieee.std_logic_1164.STD_LOGIC 0 48567 (_architecture (_uni ))))
		(_signal (_internal main_un1_C2_13 ~extieee.std_logic_1164.STD_LOGIC 0 48568 (_architecture (_uni ))))
		(_signal (_internal main_un1_C2_15 ~extieee.std_logic_1164.STD_LOGIC 0 48569 (_architecture (_uni ))))
		(_signal (_internal main_un1_C2_14 ~extieee.std_logic_1164.STD_LOGIC 0 48570 (_architecture (_uni ))))
		(_signal (_internal main_un1_C1_14 ~extieee.std_logic_1164.STD_LOGIC 0 48571 (_architecture (_uni ))))
		(_signal (_internal main_un1_C1_15 ~extieee.std_logic_1164.STD_LOGIC 0 48572 (_architecture (_uni ))))
		(_signal (_internal main_un1_C1_13 ~extieee.std_logic_1164.STD_LOGIC 0 48573 (_architecture (_uni ))))
		(_signal (_internal un1_increment_C2_2 ~extieee.std_logic_1164.STD_LOGIC 0 48574 (_architecture (_uni ))))
		(_signal (_internal C3_11 ~extieee.std_logic_1164.STD_LOGIC 0 48575 (_architecture (_uni ))))
		(_signal (_internal C3_1 ~extieee.std_logic_1164.STD_LOGIC 0 48576 (_architecture (_uni ))))
		(_signal (_internal main_un1_C4_1 ~extieee.std_logic_1164.STD_LOGIC 0 48577 (_architecture (_uni ))))
		(_signal (_internal main_un1_C4_5 ~extieee.std_logic_1164.STD_LOGIC 0 48578 (_architecture (_uni ))))
		(_signal (_internal clocks_out_c_0 ~extieee.std_logic_1164.STD_LOGIC 0 48579 (_architecture (_uni ))))
		(_signal (_internal clocks_out_c_21 ~extieee.std_logic_1164.STD_LOGIC 0 48580 (_architecture (_uni ))))
		(_signal (_internal clocks_out_c_16 ~extieee.std_logic_1164.STD_LOGIC 0 48581 (_architecture (_uni ))))
		(_signal (_internal clocks_out_c_15 ~extieee.std_logic_1164.STD_LOGIC 0 48582 (_architecture (_uni ))))
		(_signal (_internal clocks_out_c_13 ~extieee.std_logic_1164.STD_LOGIC 0 48583 (_architecture (_uni ))))
		(_signal (_internal clocks_out_c_12 ~extieee.std_logic_1164.STD_LOGIC 0 48584 (_architecture (_uni ))))
		(_signal (_internal clocks_out_c_11 ~extieee.std_logic_1164.STD_LOGIC 0 48585 (_architecture (_uni ))))
		(_signal (_internal clocks_out_c_10 ~extieee.std_logic_1164.STD_LOGIC 0 48586 (_architecture (_uni ))))
		(_signal (_internal clocks_out_c_9 ~extieee.std_logic_1164.STD_LOGIC 0 48587 (_architecture (_uni ))))
		(_signal (_internal clocks_out_c_8 ~extieee.std_logic_1164.STD_LOGIC 0 48588 (_architecture (_uni ))))
		(_signal (_internal clocks_out_c_7 ~extieee.std_logic_1164.STD_LOGIC 0 48589 (_architecture (_uni ))))
		(_signal (_internal clocks_out_c_6 ~extieee.std_logic_1164.STD_LOGIC 0 48590 (_architecture (_uni ))))
		(_signal (_internal clocks_out_c_5 ~extieee.std_logic_1164.STD_LOGIC 0 48591 (_architecture (_uni ))))
		(_signal (_internal clocks_out_c_2 ~extieee.std_logic_1164.STD_LOGIC 0 48592 (_architecture (_uni ))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 48593 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
)
V 000032 55 373 0 structure_con
(_configuration VHDL (structure_con 0 50758 (uControlRoicClk))
	(_version v98)
	(_time 1367697035875 2013.05.04 12:50:35)
	(_source (\./../../timing_controller_timing_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 70702070742626677573632b257775777276757526)
	(_architecture Structure
	)
)
V 000044 55 3964          1367697036884 BEH
(_unit VHDL (tb_ucontrolroicclk 0 25 (beh 0 28 ))
	(_version v98)
	(_time 1367697036885 2013.05.04 12:50:36)
	(_source (\C:/Users/AndrewPC1/Documents/Work/fpga/pattern_generator/uController_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 57585354520355405658440d505102505350555101)
	(_entity
		(_time 1367697036853)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(uControlRoicClk
			(_object
				(_port (_internal UCCLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal DELAYCLK ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal MCLK ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
				(_port (_internal ROICFS ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
				(_port (_internal ROICLS ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal FS ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_port (_internal LS ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
				(_port (_internal SW_LOAD ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
				(_port (_internal ADC2XCLK ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
				(_port (_internal ADCCLK0 ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
	)
	(_instantiation DUT 0 64 (_component uControlRoicClk )
		(_port
			((UCCLK)(W_UCCLK))
			((DELAYCLK)(W_DELAYCLK))
			((RST)(W_RST))
			((MCLK)(W_MCLK))
			((ROICFS)(W_ROICFS))
			((ROICLS)(W_ROICLS))
			((FS)(W_FS))
			((LS)(W_LS))
			((SW_LOAD)(W_SW_LOAD))
			((ADC2XCLK)(W_ADC2XCLK))
			((ADCCLK0)(W_ADCCLK0))
		)
		(_use (_implicit)
			(_port
				((UCCLK)(UCCLK))
				((DELAYCLK)(DELAYCLK))
				((RST)(RST))
				((MCLK)(MCLK))
				((ROICFS)(ROICFS))
				((ROICLS)(ROICLS))
				((FS)(FS))
				((LS)(LS))
				((SW_LOAD)(SW_LOAD))
				((ADC2XCLK)(ADC2XCLK))
				((ADCCLK0)(ADCCLK0))
			)
		)
	)
	(_object
		(_constant (_internal uCPERIOD ~extSTD.STANDARD.TIME 0 46 (_architecture ((ns 4635329916471083008)))))
		(_constant (_internal delayPERIOD ~extSTD.STANDARD.TIME 0 47 (_architecture ((ns 4613937818241073152)))))
		(_signal (_internal W_UCCLK ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 2))))))
		(_signal (_internal W_DELAYCLK ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_signal (_internal W_RST ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal W_MCLK ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal W_ROICFS ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ))))
		(_signal (_internal W_ROICLS ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ))))
		(_signal (_internal W_FS ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal W_LS ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal W_SW_LOAD ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal W_ADC2XCLK ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal W_ADCCLK0 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_process
			(line__77(_architecture 0 0 77 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__78(_architecture 1 0 78 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(STIMULI(_architecture 2 0 80 (_process (_wait_for)(_target(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . BEH 3 -1
	)
)
V 000041 55 354 0 cfg_tb_ucontrolroicclk
(_configuration VHDL (cfg_tb_ucontrolroicclk 0 97 (TB_UCONTROLROICCLK))
	(_version v98)
	(_time 1367697036892 2013.05.04 12:50:36)
	(_source (\C:/Users/AndrewPC1/Documents/Work/fpga/pattern_generator/uController_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 66686566663135733065723c356330616360656030)
	(_architecture BEH
	)
)
