<profile>

<section name = "Vitis HLS Report for 'write_out_stream_direct'" level="0">
<item name = "Date">Wed Jul 31 17:04:38 2024
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">Deit_cpp</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xck26-sfvc784-2LV-c</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85">write_out_stream_direct_Pipeline_ln231_for_each_i, ?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 43, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 829, 292, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 254, -</column>
<column name="Register">-, -, 86, -, -</column>
<specialColumn name="Available">288, 1248, 234240, 117120, 64</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85">write_out_stream_direct_Pipeline_ln231_for_each_i, 0, 0, 829, 292, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln70_fu_99_p2">+, 0, 0, 18, 11, 3</column>
<column name="iters_fu_131_p2">+, 0, 0, 23, 16, 16</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">54, 10, 1, 10</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="dst_blk_n">9, 2, 1, 2</column>
<column name="inout2_blk_n_AW">9, 2, 1, 2</column>
<column name="inout2_blk_n_B">9, 2, 1, 2</column>
<column name="m_axi_inout2_AWADDR">14, 3, 64, 192</column>
<column name="m_axi_inout2_AWBURST">9, 2, 2, 4</column>
<column name="m_axi_inout2_AWCACHE">9, 2, 4, 8</column>
<column name="m_axi_inout2_AWID">9, 2, 1, 2</column>
<column name="m_axi_inout2_AWLEN">14, 3, 32, 96</column>
<column name="m_axi_inout2_AWLOCK">9, 2, 2, 4</column>
<column name="m_axi_inout2_AWPROT">9, 2, 3, 6</column>
<column name="m_axi_inout2_AWQOS">9, 2, 4, 8</column>
<column name="m_axi_inout2_AWREGION">9, 2, 4, 8</column>
<column name="m_axi_inout2_AWSIZE">9, 2, 3, 6</column>
<column name="m_axi_inout2_AWUSER">9, 2, 1, 2</column>
<column name="m_axi_inout2_AWVALID">14, 3, 1, 3</column>
<column name="m_axi_inout2_BREADY">14, 3, 1, 3</column>
<column name="m_axi_inout2_WVALID">9, 2, 1, 2</column>
<column name="out_dim_offset_blk_n">9, 2, 1, 2</column>
<column name="out_stream_read">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">9, 0, 9, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_ap_start_reg">1, 0, 1, 0</column>
<column name="iters_reg_161">16, 0, 16, 0</column>
<column name="trunc_ln_reg_167">59, 0, 59, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, write_out_stream_direct, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, write_out_stream_direct, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, write_out_stream_direct, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, write_out_stream_direct, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, write_out_stream_direct, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, write_out_stream_direct, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, write_out_stream_direct, return value</column>
<column name="m_axi_inout2_AWVALID">out, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_AWREADY">in, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_AWADDR">out, 64, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_AWID">out, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_AWLEN">out, 32, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_AWSIZE">out, 3, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_AWBURST">out, 2, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_AWLOCK">out, 2, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_AWCACHE">out, 4, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_AWPROT">out, 3, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_AWQOS">out, 4, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_AWREGION">out, 4, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_AWUSER">out, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_WVALID">out, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_WREADY">in, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_WDATA">out, 256, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_WSTRB">out, 32, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_WLAST">out, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_WID">out, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_WUSER">out, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_ARVALID">out, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_ARREADY">in, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_ARADDR">out, 64, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_ARID">out, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_ARLEN">out, 32, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_ARSIZE">out, 3, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_ARBURST">out, 2, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_ARLOCK">out, 2, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_ARCACHE">out, 4, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_ARPROT">out, 3, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_ARQOS">out, 4, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_ARREGION">out, 4, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_ARUSER">out, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_RVALID">in, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_RREADY">out, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_RDATA">in, 256, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_RLAST">in, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_RID">in, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_RFIFONUM">in, 9, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_RUSER">in, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_RRESP">in, 2, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_BVALID">in, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_BREADY">out, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_BRESP">in, 2, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_BID">in, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_BUSER">in, 1, m_axi, inout2, pointer</column>
<column name="dst_dout">in, 64, ap_fifo, dst, pointer</column>
<column name="dst_num_data_valid">in, 3, ap_fifo, dst, pointer</column>
<column name="dst_fifo_cap">in, 3, ap_fifo, dst, pointer</column>
<column name="dst_empty_n">in, 1, ap_fifo, dst, pointer</column>
<column name="dst_read">out, 1, ap_fifo, dst, pointer</column>
<column name="out_stream_dout">in, 512, ap_fifo, out_stream, pointer</column>
<column name="out_stream_num_data_valid">in, 2, ap_fifo, out_stream, pointer</column>
<column name="out_stream_fifo_cap">in, 2, ap_fifo, out_stream, pointer</column>
<column name="out_stream_empty_n">in, 1, ap_fifo, out_stream, pointer</column>
<column name="out_stream_read">out, 1, ap_fifo, out_stream, pointer</column>
<column name="out_dim_offset_dout">in, 10, ap_fifo, out_dim_offset, pointer</column>
<column name="out_dim_offset_num_data_valid">in, 2, ap_fifo, out_dim_offset, pointer</column>
<column name="out_dim_offset_fifo_cap">in, 2, ap_fifo, out_dim_offset, pointer</column>
<column name="out_dim_offset_empty_n">in, 1, ap_fifo, out_dim_offset, pointer</column>
<column name="out_dim_offset_read">out, 1, ap_fifo, out_dim_offset, pointer</column>
</table>
</item>
</section>
</profile>
