{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 17 18:04:56 2020 " "Info: Processing started: Thu Dec 17 18:04:56 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off RAM -c RAM " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off RAM -c RAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "RAM EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design RAM" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "4 4 " "Warning: No exact pin location assignment(s) for 4 pins of 4 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "end " "Info: Pin end not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { end } } } { "littleProc.bdf" "" { Schematic "D:/DSD/Grup413/Subgrup07/LittleProc6/littleProc.bdf" { { 960 1480 1656 976 "end" "" } { 872 984 1024 888 "end" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { end } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ck " "Info: Pin ck not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { ck } } } { "littleProc.bdf" "" { Schematic "D:/DSD/Grup413/Subgrup07/LittleProc6/littleProc.bdf" { { 960 784 952 976 "ck" "" } { 352 1104 1128 368 "ck" "" } { 456 1120 1176 472 "ck" "" } { 640 1120 1176 656 "ck" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { ck } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "asynResetn " "Info: Pin asynResetn not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { asynResetn } } } { "littleProc.bdf" "" { Schematic "D:/DSD/Grup413/Subgrup07/LittleProc6/littleProc.bdf" { { 944 784 952 960 "asynResetn" "" } { 440 1120 1190 456 "asynResetn" "" } { 624 1120 1190 640 "asynResetn" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { asynResetn } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "start " "Info: Pin start not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { start } } } { "littleProc.bdf" "" { Schematic "D:/DSD/Grup413/Subgrup07/LittleProc6/littleProc.bdf" { { 928 784 952 944 "start" "" } { 472 1120 1176 488 "start" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { start } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ck (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node ck (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { ck } } } { "littleProc.bdf" "" { Schematic "D:/DSD/Grup413/Subgrup07/LittleProc6/littleProc.bdf" { { 960 784 952 976 "ck" "" } { 352 1104 1128 368 "ck" "" } { 456 1120 1176 472 "ck" "" } { 640 1120 1176 656 "ck" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { ck } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "asynResetn (placed in PIN M21 (CLK1p, Input)) " "Info: Automatically promoted node asynResetn (placed in PIN M21 (CLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { asynResetn } } } { "littleProc.bdf" "" { Schematic "D:/DSD/Grup413/Subgrup07/LittleProc6/littleProc.bdf" { { 944 784 952 960 "asynResetn" "" } { 440 1120 1190 456 "asynResetn" "" } { 624 1120 1190 640 "asynResetn" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { asynResetn } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 3.3V 1 1 0 " "Info: Number of I/O pins in group: 2 (unused VREF, 3.3V VCCIO, 1 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 43 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "9.725 ns memory register " "Info: Estimated most critical path is memory to register delay of 9.725 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns UC:uc\|rom:inst19\|altsyncram:altsyncram_component\|altsyncram_1s71:auto_generated\|ram_block1a20~porta_address_reg7 1 MEM M4K_X20_Y17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X20_Y17; Fanout = 1; MEM Node = 'UC:uc\|rom:inst19\|altsyncram:altsyncram_component\|altsyncram_1s71:auto_generated\|ram_block1a20~porta_address_reg7'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a20~porta_address_reg7 } "NODE_NAME" } } { "db/altsyncram_1s71.tdf" "" { Text "D:/DSD/Grup413/Subgrup07/LittleProc6/db/altsyncram_1s71.tdf" 434 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.793 ns) 1.793 ns UC:uc\|rom:inst19\|altsyncram:altsyncram_component\|altsyncram_1s71:auto_generated\|q_a\[20\] 2 MEM M4K_X20_Y17 1 " "Info: 2: + IC(0.000 ns) + CELL(1.793 ns) = 1.793 ns; Loc. = M4K_X20_Y17; Fanout = 1; MEM Node = 'UC:uc\|rom:inst19\|altsyncram:altsyncram_component\|altsyncram_1s71:auto_generated\|q_a\[20\]'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.793 ns" { UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a20~porta_address_reg7 UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|q_a[20] } "NODE_NAME" } } { "db/altsyncram_1s71.tdf" "" { Text "D:/DSD/Grup413/Subgrup07/LittleProc6/db/altsyncram_1s71.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.085 ns) + CELL(0.378 ns) 2.256 ns UC:uc\|_T\[0\] 3 COMB LAB_X21_Y17 3 " "Info: 3: + IC(0.085 ns) + CELL(0.378 ns) = 2.256 ns; Loc. = LAB_X21_Y17; Fanout = 3; COMB Node = 'UC:uc\|_T\[0\]'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.463 ns" { UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|q_a[20] UC:uc|_T[0] } "NODE_NAME" } } { "UC.bdf" "" { Schematic "D:/DSD/Grup413/Subgrup07/LittleProc6/UC.bdf" { { 288 400 432 336 "_T" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.044 ns) + CELL(0.357 ns) 2.657 ns UC:uc\|ctrlSeq:inst2\|_W2 4 COMB LAB_X21_Y17 20 " "Info: 4: + IC(0.044 ns) + CELL(0.357 ns) = 2.657 ns; Loc. = LAB_X21_Y17; Fanout = 20; COMB Node = 'UC:uc\|ctrlSeq:inst2\|_W2'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { UC:uc|_T[0] UC:uc|ctrlSeq:inst2|_W2 } "NODE_NAME" } } { "ctrlSeq.bdf" "" { Schematic "D:/DSD/Grup413/Subgrup07/LittleProc6/ctrlSeq.bdf" { { 192 696 728 240 "_W2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.023 ns) + CELL(0.378 ns) 3.058 ns _MDRout 5 COMB LAB_X21_Y17 12 " "Info: 5: + IC(0.023 ns) + CELL(0.378 ns) = 3.058 ns; Loc. = LAB_X21_Y17; Fanout = 12; COMB Node = '_MDRout'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { UC:uc|ctrlSeq:inst2|_W2 _MDRout } "NODE_NAME" } } { "littleProc.bdf" "" { Schematic "D:/DSD/Grup413/Subgrup07/LittleProc6/littleProc.bdf" { { 616 936 984 648 "_MDRout" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.615 ns) + CELL(0.357 ns) 4.030 ns UP:inst4\|Bus1\[6\]~3 6 COMB LAB_X19_Y16 1 " "Info: 6: + IC(0.615 ns) + CELL(0.357 ns) = 4.030 ns; Loc. = LAB_X19_Y16; Fanout = 1; COMB Node = 'UP:inst4\|Bus1\[6\]~3'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.972 ns" { _MDRout UP:inst4|Bus1[6]~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.831 ns) + CELL(0.154 ns) 5.015 ns UP:inst4\|Bus1\[6\]~4 7 COMB LAB_X22_Y15 1 " "Info: 7: + IC(0.831 ns) + CELL(0.154 ns) = 5.015 ns; Loc. = LAB_X22_Y15; Fanout = 1; COMB Node = 'UP:inst4\|Bus1\[6\]~4'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.985 ns" { UP:inst4|Bus1[6]~3 UP:inst4|Bus1[6]~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.154 ns) 5.416 ns UP:inst4\|Bus1\[6\]~5 8 COMB LAB_X22_Y15 5 " "Info: 8: + IC(0.247 ns) + CELL(0.154 ns) = 5.416 ns; Loc. = LAB_X22_Y15; Fanout = 5; COMB Node = 'UP:inst4\|Bus1\[6\]~5'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { UP:inst4|Bus1[6]~4 UP:inst4|Bus1[6]~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.502 ns) + CELL(0.350 ns) 6.268 ns UP:inst4\|ALU:ALU\|Add0~27 9 COMB LAB_X22_Y16 2 " "Info: 9: + IC(0.502 ns) + CELL(0.350 ns) = 6.268 ns; Loc. = LAB_X22_Y16; Fanout = 2; COMB Node = 'UP:inst4\|ALU:ALU\|Add0~27'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.852 ns" { UP:inst4|Bus1[6]~5 UP:inst4|ALU:ALU|Add0~27 } "NODE_NAME" } } { "c:/program files/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/program files/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 6.393 ns UP:inst4\|ALU:ALU\|Add0~30 10 COMB LAB_X22_Y16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.125 ns) = 6.393 ns; Loc. = LAB_X22_Y16; Fanout = 2; COMB Node = 'UP:inst4\|ALU:ALU\|Add0~30'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { UP:inst4|ALU:ALU|Add0~27 UP:inst4|ALU:ALU|Add0~30 } "NODE_NAME" } } { "c:/program files/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/program files/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.309 ns) 7.144 ns UP:inst4\|ALU:ALU\|Add1~31 11 COMB LAB_X23_Y16 2 " "Info: 11: + IC(0.442 ns) + CELL(0.309 ns) = 7.144 ns; Loc. = LAB_X23_Y16; Fanout = 2; COMB Node = 'UP:inst4\|ALU:ALU\|Add1~31'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.751 ns" { UP:inst4|ALU:ALU|Add0~30 UP:inst4|ALU:ALU|Add1~31 } "NODE_NAME" } } { "c:/program files/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/program files/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.088 ns) + CELL(0.125 ns) 7.357 ns UP:inst4\|ALU:ALU\|Add1~34 12 COMB LAB_X23_Y16 1 " "Info: 12: + IC(0.088 ns) + CELL(0.125 ns) = 7.357 ns; Loc. = LAB_X23_Y16; Fanout = 1; COMB Node = 'UP:inst4\|ALU:ALU\|Add1~34'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.213 ns" { UP:inst4|ALU:ALU|Add1~31 UP:inst4|ALU:ALU|Add1~34 } "NODE_NAME" } } { "c:/program files/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/program files/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.599 ns) + CELL(0.154 ns) 8.110 ns UP:inst4\|ALU:ALU\|C\[8\] 13 COMB LAB_X19_Y16 7 " "Info: 13: + IC(0.599 ns) + CELL(0.154 ns) = 8.110 ns; Loc. = LAB_X19_Y16; Fanout = 7; COMB Node = 'UP:inst4\|ALU:ALU\|C\[8\]'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.753 ns" { UP:inst4|ALU:ALU|Add1~34 UP:inst4|ALU:ALU|C[8] } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/DSD/Grup413/Subgrup07/LittleProc6/ALU.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.357 ns) 8.846 ns UP:inst4\|ALU:ALU\|zero~4 14 COMB LAB_X21_Y16 1 " "Info: 14: + IC(0.379 ns) + CELL(0.357 ns) = 8.846 ns; Loc. = LAB_X21_Y16; Fanout = 1; COMB Node = 'UP:inst4\|ALU:ALU\|zero~4'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.736 ns" { UP:inst4|ALU:ALU|C[8] UP:inst4|ALU:ALU|zero~4 } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/DSD/Grup413/Subgrup07/LittleProc6/ALU.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.053 ns) 9.570 ns UP:inst4\|ALU:ALU\|zero~1 15 COMB LAB_X19_Y16 1 " "Info: 15: + IC(0.671 ns) + CELL(0.053 ns) = 9.570 ns; Loc. = LAB_X19_Y16; Fanout = 1; COMB Node = 'UP:inst4\|ALU:ALU\|zero~1'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.724 ns" { UP:inst4|ALU:ALU|zero~4 UP:inst4|ALU:ALU|zero~1 } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/DSD/Grup413/Subgrup07/LittleProc6/ALU.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 9.725 ns UP:inst4\|ALU:ALU\|zero 16 REG LAB_X19_Y16 2 " "Info: 16: + IC(0.000 ns) + CELL(0.155 ns) = 9.725 ns; Loc. = LAB_X19_Y16; Fanout = 2; REG Node = 'UP:inst4\|ALU:ALU\|zero'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { UP:inst4|ALU:ALU|zero~1 UP:inst4|ALU:ALU|zero } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/DSD/Grup413/Subgrup07/LittleProc6/ALU.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.199 ns ( 53.46 % ) " "Info: Total cell delay = 5.199 ns ( 53.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.526 ns ( 46.54 % ) " "Info: Total interconnect delay = 4.526 ns ( 46.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "9.725 ns" { UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a20~porta_address_reg7 UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|q_a[20] UC:uc|_T[0] UC:uc|ctrlSeq:inst2|_W2 _MDRout UP:inst4|Bus1[6]~3 UP:inst4|Bus1[6]~4 UP:inst4|Bus1[6]~5 UP:inst4|ALU:ALU|Add0~27 UP:inst4|ALU:ALU|Add0~30 UP:inst4|ALU:ALU|Add1~31 UP:inst4|ALU:ALU|Add1~34 UP:inst4|ALU:ALU|C[8] UP:inst4|ALU:ALU|zero~4 UP:inst4|ALU:ALU|zero~1 UP:inst4|ALU:ALU|zero } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X13_Y14 X26_Y27 " "Info: Peak interconnect usage is 2% of the available device resources in the region that extends from location X13_Y14 to location X26_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "1 " "Warning: Found 1 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "end 0 " "Info: Pin \"end\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "300 " "Info: Peak virtual memory: 300 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 17 18:04:59 2020 " "Info: Processing ended: Thu Dec 17 18:04:59 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
