<?xml version="1.0" encoding="UTF-8"?>
<probeData version="2" minor="2">
  <probeset name="xc7vx485t_0" active="false">
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="be177176557e59feace2fe04795a2b22"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="400000002"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/xlslice_bit0_Dout"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="be177176557e59feace2fe04795a2b22"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="400000002"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/xlslice_bit1_Dout"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="be177176557e59feace2fe04795a2b22"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="400000002"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/hier_0_test"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="be177176557e59feace2fe04795a2b22"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="400000002"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/hier_0_dout_mem"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="be177176557e59feace2fe04795a2b22"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="400000002"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/hier_0_dout_fifo"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="be177176557e59feace2fe04795a2b22"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="400000002"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="10"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/New_cdr_A_dout10b[9]"/>
        <net name="design_1_i/New_cdr_A_dout10b[8]"/>
        <net name="design_1_i/New_cdr_A_dout10b[7]"/>
        <net name="design_1_i/New_cdr_A_dout10b[6]"/>
        <net name="design_1_i/New_cdr_A_dout10b[5]"/>
        <net name="design_1_i/New_cdr_A_dout10b[4]"/>
        <net name="design_1_i/New_cdr_A_dout10b[3]"/>
        <net name="design_1_i/New_cdr_A_dout10b[2]"/>
        <net name="design_1_i/New_cdr_A_dout10b[1]"/>
        <net name="design_1_i/New_cdr_A_dout10b[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="be177176557e59feace2fe04795a2b22"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="400000002"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="6"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="2"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/dv_1[1]"/>
        <net name="design_1_i/dv_1[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="be177176557e59feace2fe04795a2b22"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="400000002"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="7"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="2"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/d_in_1[1]"/>
        <net name="design_1_i/d_in_1[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="be177176557e59feace2fe04795a2b22"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="400000002"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="8"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="14"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/hier_0_address[13]"/>
        <net name="design_1_i/hier_0_address[12]"/>
        <net name="design_1_i/hier_0_address[11]"/>
        <net name="design_1_i/hier_0_address[10]"/>
        <net name="design_1_i/hier_0_address[9]"/>
        <net name="design_1_i/hier_0_address[8]"/>
        <net name="design_1_i/hier_0_address[7]"/>
        <net name="design_1_i/hier_0_address[6]"/>
        <net name="design_1_i/hier_0_address[5]"/>
        <net name="design_1_i/hier_0_address[4]"/>
        <net name="design_1_i/hier_0_address[3]"/>
        <net name="design_1_i/hier_0_address[2]"/>
        <net name="design_1_i/hier_0_address[1]"/>
        <net name="design_1_i/hier_0_address[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="be177176557e59feace2fe04795a2b22"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="400000002"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="9"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="14"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/address_counter_0_address[13]"/>
        <net name="design_1_i/address_counter_0_address[12]"/>
        <net name="design_1_i/address_counter_0_address[11]"/>
        <net name="design_1_i/address_counter_0_address[10]"/>
        <net name="design_1_i/address_counter_0_address[9]"/>
        <net name="design_1_i/address_counter_0_address[8]"/>
        <net name="design_1_i/address_counter_0_address[7]"/>
        <net name="design_1_i/address_counter_0_address[6]"/>
        <net name="design_1_i/address_counter_0_address[5]"/>
        <net name="design_1_i/address_counter_0_address[4]"/>
        <net name="design_1_i/address_counter_0_address[3]"/>
        <net name="design_1_i/address_counter_0_address[2]"/>
        <net name="design_1_i/address_counter_0_address[1]"/>
        <net name="design_1_i/address_counter_0_address[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="be177176557e59feace2fe04795a2b22"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="400000002"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="10"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/h_bert_Q[31]"/>
        <net name="design_1_i/h_bert_Q[30]"/>
        <net name="design_1_i/h_bert_Q[29]"/>
        <net name="design_1_i/h_bert_Q[28]"/>
        <net name="design_1_i/h_bert_Q[27]"/>
        <net name="design_1_i/h_bert_Q[26]"/>
        <net name="design_1_i/h_bert_Q[25]"/>
        <net name="design_1_i/h_bert_Q[24]"/>
        <net name="design_1_i/h_bert_Q[23]"/>
        <net name="design_1_i/h_bert_Q[22]"/>
        <net name="design_1_i/h_bert_Q[21]"/>
        <net name="design_1_i/h_bert_Q[20]"/>
        <net name="design_1_i/h_bert_Q[19]"/>
        <net name="design_1_i/h_bert_Q[18]"/>
        <net name="design_1_i/h_bert_Q[17]"/>
        <net name="design_1_i/h_bert_Q[16]"/>
        <net name="design_1_i/h_bert_Q[15]"/>
        <net name="design_1_i/h_bert_Q[14]"/>
        <net name="design_1_i/h_bert_Q[13]"/>
        <net name="design_1_i/h_bert_Q[12]"/>
        <net name="design_1_i/h_bert_Q[11]"/>
        <net name="design_1_i/h_bert_Q[10]"/>
        <net name="design_1_i/h_bert_Q[9]"/>
        <net name="design_1_i/h_bert_Q[8]"/>
        <net name="design_1_i/h_bert_Q[7]"/>
        <net name="design_1_i/h_bert_Q[6]"/>
        <net name="design_1_i/h_bert_Q[5]"/>
        <net name="design_1_i/h_bert_Q[4]"/>
        <net name="design_1_i/h_bert_Q[3]"/>
        <net name="design_1_i/h_bert_Q[2]"/>
        <net name="design_1_i/h_bert_Q[1]"/>
        <net name="design_1_i/h_bert_Q[0]"/>
      </nets>
    </probe>
  </probeset>
</probeData>
