# Wed Aug 23 21:31:11 2023


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09M
Install: C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-TDPVUTD

Implementation : identify_debug
Synopsys Generic Technology Mapper, Version map202109act, Build 055R, Built Feb 23 2022 09:52:10, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 119MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 121MB peak: 131MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 121MB peak: 131MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 123MB peak: 131MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 124MB peak: 131MB)


@N: MF104 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\controler\controler.v":9:7:9:15|Found compile point of type hard on View view:work.Controler(verilog) 
@N: MF104 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\data_block\data_block.v":9:7:9:16|Found compile point of type hard on View view:work.Data_Block(verilog) 
@N: MF104 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\uart_protocol\uart_protocol.v":9:7:9:19|Found compile point of type hard on View view:work.UART_Protocol_UART_Protocol_0(verilog) 
@N: MF104 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\uart_protocol\uart_protocol.v":9:7:9:19|Found compile point of type hard on View view:work.UART_Protocol_UART_Protocol_1(verilog) 

Synthesis running in Multiprocessing mode
Maximum number of parallel jobs set to 4
Multiprocessing started at : Wed Aug 23 21:31:12 2023
Mapping Top as a separate process
@N: MF107 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\controler\controler.v":9:7:9:15|Old database up-to-date, remapping Compile point view:work.Controler(verilog) unnecessary 
@N: MF107 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\data_block\data_block.v":9:7:9:16|Old database up-to-date, remapping Compile point view:work.Data_Block(verilog) unnecessary 
@N: MF107 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\uart_protocol\uart_protocol.v":9:7:9:19|Old database up-to-date, remapping Compile point view:work.UART_Protocol_UART_Protocol_0(verilog) unnecessary 
@N: MF107 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\uart_protocol\uart_protocol.v":9:7:9:19|Old database up-to-date, remapping Compile point view:work.UART_Protocol_UART_Protocol_1(verilog) unnecessary 
MCP Status: 1 jobs running

@N: MF106 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\top\top.v":9:7:9:9|Mapping Top level view:work.Top(verilog) because 
		 RTL and/or Constraints changed.


Starting Optimization and Mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 203MB peak: 281MB)

@N: MO111 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v":5323:7:5323:20|Tristate driver b10_PbTt39_Y2x (in view: VhdlGenLib.FTDI_x(verilog)) on net b10_PbTt39_Y2x (in view: VhdlGenLib.FTDI_x(verilog)) has its enable tied to GND.
@N: MO111 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v":5484:22:5484:37|Tristate driver b12_ocsGfWYY_Lyh (in view: VhdlGenLib.FTDI_x(verilog)) on net b12_ocsGfWYY_Lyh (in view: VhdlGenLib.FTDI_x(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver dummy_t[0] (in view: VhdlGenLib.FTDI_x(verilog)) on net dummy[0] (in view: VhdlGenLib.FTDI_x(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver dummy_t[1] (in view: VhdlGenLib.FTDI_x(verilog)) on net dummy[1] (in view: VhdlGenLib.FTDI_x(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver dummy_t[2] (in view: VhdlGenLib.FTDI_x(verilog)) on net dummy[2] (in view: VhdlGenLib.FTDI_x(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver dummy_t[3] (in view: VhdlGenLib.FTDI_x(verilog)) on net dummy[3] (in view: VhdlGenLib.FTDI_x(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver dummy_t[4] (in view: VhdlGenLib.FTDI_x(verilog)) on net dummy[4] (in view: VhdlGenLib.FTDI_x(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver dummy_t[5] (in view: VhdlGenLib.FTDI_x(verilog)) on net dummy[5] (in view: VhdlGenLib.FTDI_x(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver dummy_t[6] (in view: VhdlGenLib.FTDI_x(verilog)) on net dummy[6] (in view: VhdlGenLib.FTDI_x(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver dummy_t[7] (in view: VhdlGenLib.FTDI_x(verilog)) on net dummy[7] (in view: VhdlGenLib.FTDI_x(verilog)) has its enable tied to GND.
Dissolving instances under view:VhdlGenLib.b11_OFWNT9s_8tZ_Z7_x(verilog) (flattening)

Dissolving instances under view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog) (flattening)


Making connections to hyper_source modules

#### START OF SSF LOG MESSAGES ####

#### END OF SSF LOG MESSAGES ####

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 209MB peak: 281MB)

Encoding state machine Communication_CMD_MUX_0.state_reg[0:2] (in view: work.Controler(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine Communication_ANW_MUX_0.state_reg[0:3] (in view: work.Controler(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\communication_anw_mux.vhd":67:8:67:9|There are no possible illegal states for state machine Communication_ANW_MUX_0.state_reg[0:3] (in view: work.Controler(verilog)); safe FSM implementation is not required.
Encoding state machine Trigger_Top_Part_0.Trigger_Control_0.state_reg[0:5] (in view: work.Data_Block(verilog))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
Encoding state machine Communication_TX_Arbiter2_0.state_reg[0:5] (in view: work.UART_Protocol_UART_Protocol_0(verilog))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
Encoding state machine Communication_TX_Arbiter2_0.state_reg[0:5] (in view: work.UART_Protocol_UART_Protocol_1(verilog))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
Encoding state machine state_reg[0:5] (in view: work.Communication_Switch(rtl))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\communication_switch.vhd":194:8:194:9|Removing instance Communication_Switch_0.read_data_frame_1[3] because it is equivalent to instance Communication_Switch_0.read_data_frame_1[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
Encoding state machine b13_nAzGfFM_sLsv3[13:0] (in view: VhdlGenLib.b7_OCByLXC_Z1_x(verilog))
original code -> new code
   0000 -> 00000000000000
   0001 -> 00000000000011
   0010 -> 00000000000101
   0011 -> 00000000001001
   0100 -> 00000000010001
   0101 -> 00000000100001
   0110 -> 00000001000001
   0111 -> 00000010000001
   1000 -> 00000100000001
   1001 -> 00001000000001
   1010 -> 00010000000001
   1011 -> 00100000000001
   1100 -> 01000000000001
   1101 -> 10000000000001
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v":4781:3:4781:8|Found counter in view:VhdlGenLib.b7_OCByLXC_Z1_x(verilog) instance genblk4\.b7_nYhI39s[8:0] 
@N: FX493 |Applying initial value "0" on instance iclksync_status.b5_uU_cL.
@N: FX493 |Applying initial value "0" on instance iclksync_current_state.b5_uU_cL.
@N: FX493 |Applying initial value "0" on instance b13_nAzGfFM_sLsv3_i[0].
@N: FX493 |Applying initial value "1" on instance cntrl_chain.genblk2\.b3_nUT[0].
@N: FX493 |Applying initial value "1" on instance cntrl_chain.genblk2\.b3_nUT[1].
@N: FX493 |Applying initial value "1" on instance cntrl_chain.genblk2\.b3_nUT[2].
@N: FX493 |Applying initial value "1" on instance cntrl_chain.genblk2\.b3_nUT[3].
@N: FX493 |Applying initial value "1" on instance cntrl_chain.genblk2\.b3_nUT[4].
@N: FX493 |Applying initial value "1" on instance cntrl_chain.genblk2\.b3_nUT[5].
@N: FX493 |Applying initial value "1" on instance cntrl_chain.genblk2\.b3_nUT[6].
@N: FX493 |Applying initial value "1" on instance cntrl_chain.genblk2\.b3_nUT[7].
@N: FX493 |Applying initial value "0" on instance cntrl_chain.genblk2\.b3_nUT[8].
@N: FX493 |Applying initial value "0" on instance cntrl_chain.genblk1\.b3_nfs[0].
@N: FX493 |Applying initial value "0" on instance cntrl_chain.genblk1\.b3_nfs[1].
@N: FX493 |Applying initial value "0" on instance cntrl_chain.genblk1\.b3_nfs[2].
@N: FX493 |Applying initial value "0" on instance cntrl_chain.genblk1\.b3_nfs[3].
@N: FX493 |Applying initial value "0" on instance cntrl_chain.genblk1\.b3_nfs[4].
@N: FX493 |Applying initial value "0" on instance b5_PbrtL.b6_OKctIF[0].
@N: FX493 |Applying initial value "1" on instance b5_PbrtL.b6_OKctIF[1].
@N: FX493 |Applying initial value "0" on instance b5_PbrtL.b6_OKctIF[2].
@N: FX493 |Applying initial value "0" on instance b5_PbrtL.b6_OKctIF[3].
@N: FX493 |Applying initial value "1" on instance b5_PbrtL.b6_OKctIF[4].
@N: FX493 |Applying initial value "0" on instance b5_PbrtL.b6_OKctIF[5].
@N: FX493 |Applying initial value "0" on instance b5_PbrtL.b6_OKctIF[6].
@N: FX493 |Applying initial value "1" on instance b5_PbrtL.b6_OKctIF[7].
@N: FX493 |Applying initial value "0" on instance b5_PbrtL.b6_OKctIF[8].
@N: FX493 |Applying initial value "0" on instance b5_PbrtL.b6_OKctIF[9].
@N: FX493 |Applying initial value "1" on instance b5_PbrtL.b6_OKctIF[10].
@N: FX493 |Applying initial value "0" on instance b5_PbrtL.b6_OKctIF[11].
@N: FX493 |Applying initial value "0" on instance b5_PbrtL.b6_OKctIF[12].
@N: FX493 |Applying initial value "1" on instance b5_PbrtL.b6_OKctIF[13].
@N: FX493 |Applying initial value "0" on instance b5_PbrtL.b6_OKctIF[14].
@N: FX493 |Applying initial value "0" on instance b5_PbrtL.b6_OKctIF[15].
@N: FX493 |Applying initial value "1" on instance b5_PbrtL.b6_OKctIF[16].
@N: FX493 |Applying initial value "0" on instance b5_PbrtL.b6_OKctIF[17].
@N: FX493 |Applying initial value "0" on instance b5_PbrtL.b6_OKctIF[18].
@N: FX493 |Applying initial value "1" on instance b5_PbrtL.b6_OKctIF[19].
@N: FX493 |Applying initial value "0" on instance b5_PbrtL.b6_OKctIF[20].
@N: FX493 |Applying initial value "0" on instance b5_PbrtL.b6_OKctIF[21].
@N: FX493 |Applying initial value "1" on instance b5_PbrtL.b6_OKctIF[22].
@N: FX493 |Applying initial value "0" on instance b5_PbrtL.b6_OKctIF[23].
@N: FX493 |Applying initial value "0" on instance b5_PbrtL.b6_OKctIF[24].
@N: FX493 |Applying initial value "1" on instance b5_PbrtL.b6_OKctIF[25].
@N: FX493 |Applying initial value "0" on instance b5_PbrtL.b6_OKctIF[26].
@N: FX493 |Applying initial value "0" on instance b5_PbrtL.b6_OKctIF[27].
@N: FX493 |Applying initial value "1" on instance b5_PbrtL.b6_OKctIF[28].
@N: FX493 |Applying initial value "0" on instance b5_PbrtL.b6_OKctIF[29].
@N: FX493 |Applying initial value "0" on instance b5_PbrtL.b6_OKctIF[30].
@N: FX493 |Applying initial value "1" on instance b5_PbrtL.b6_OKctIF[31].
@N: FX493 |Applying initial value "0" on instance b5_PbrtL.b6_OKctIF[32].
@N: FX493 |Applying initial value "0" on instance b5_PbrtL.b6_OKctIF[33].
@N: FX493 |Applying initial value "1" on instance b5_PbrtL.b6_OKctIF[34].
@N: FX493 |Applying initial value "0" on instance b5_PbrtL.b6_OKctIF[35].
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v":3049:6:3049:11|Removing sequential instance genblk4\.b11_oGA_BXsO_OS.genblk2\.b8_nczQ_DYg[2:0] (in view: VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@W: FX107 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v":2744:4:2744:9|RAM b3_SoW.b3_SoW[49:0] (in view: VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: FX493 |Applying initial value "1" on instance genblk4\.b11_oGA_BXsO_OS.genblk2\.b8_nczQ_DYg[5].
@N: FX493 |Applying initial value "0" on instance genblk4\.b11_oGA_BXsO_OS.genblk2\.b8_nczQ_DYg[7].
@N: FX493 |Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[0].
@N: FX493 |Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[1].
@N: FX493 |Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[2].
@N: FX493 |Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[3].
@N: FX493 |Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[4].
@N: FX493 |Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[5].
@N: FX493 |Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[6].
@N: FX493 |Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[7].
@N: FX493 |Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[8].
@N: FX493 |Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[9].
@N: FX493 |Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[10].
@N: FX493 |Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[11].
@N: FX493 |Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[12].
@N: FX493 |Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[13].
@N: FX493 |Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[14].
@N: FX493 |Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[15].
@N: FX493 |Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[16].
@N: FX493 |Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[17].
@N: FX493 |Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[18].
@N: FX493 |Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[19].
@N: FX493 |Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[20].
@N: FX493 |Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[21].
@N: FX493 |Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[22].
@N: FX493 |Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[23].
@N: FX493 |Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[24].
@N: FX493 |Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[25].
@N: FX493 |Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[26].
@N: FX493 |Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[27].
@N: FX493 |Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[28].
@N: FX493 |Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[29].
@N: FX493 |Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[30].
@N: FX493 |Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[31].
@N: FX493 |Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[32].
@N: FX493 |Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[33].
@N: FX493 |Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[34].
@N: FX493 |Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[35].
@N: FX493 |Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[36].
@N: FX493 |Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[37].
@N: FX493 |Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[38].
@N: FX493 |Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[39].
@N: FX493 |Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[40].
@N: FX493 |Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[41].
@N: FX493 |Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[42].
@N: FX493 |Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[43].
Encoding state machine b13_nAzGfFM_sLsv3[13:0] (in view: VhdlGenLib.b7_OCByLXC_Z5_x(verilog))
original code -> new code
   0000 -> 00000000000000
   0001 -> 00000000000011
   0010 -> 00000000000101
   0011 -> 00000000001001
   0100 -> 00000000010001
   0101 -> 00000000100001
   0110 -> 00000001000001
   0111 -> 00000010000001
   1000 -> 00000100000001
   1001 -> 00001000000001
   1010 -> 00010000000001
   1011 -> 00100000000001
   1100 -> 01000000000001
   1101 -> 10000000000001
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v":4781:3:4781:8|Found counter in view:VhdlGenLib.b7_OCByLXC_Z5_x(verilog) instance genblk4\.b7_nYhI39s[8:0] 
@N: FX493 |Applying initial value "0" on instance iclksync_status.b5_uU_cL.

Only the first 100 messages of id 'FX493' are reported. To see all messages use 'report_messages -log C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\Top\Top.srr -id FX493' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {FX493} -count unlimited' in the Tcl shell.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v":3049:6:3049:11|Removing sequential instance genblk4\.b11_oGA_BXsO_OS.genblk2\.b8_nczQ_DYg[2:0] (in view: VhdlGenLib.b11_OFWNT9s_8tZ_Z7_x(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@W: FX107 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v":2744:4:2744:9|RAM b3_SoW.b3_SoW[191:0] (in view: VhdlGenLib.b11_OFWNT9s_8tZ_Z7_x(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c8\corefifo_c8_0\rtl\vlog\core\corefifo_async.v":668:12:668:17|Found counter in view:work.COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z23_layer0(verilog) instance genblk10\.wptr[10:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c8\corefifo_c8_0\rtl\vlog\core\corefifo_async.v":840:12:840:17|Found counter in view:work.COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z23_layer0(verilog) instance genblk10\.memraddr_r[9:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c8\corefifo_c8_0\rtl\vlog\core\corefifo_async.v":823:12:823:17|Found counter in view:work.COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z23_layer0(verilog) instance genblk10\.memwaddr_r[9:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c11\corefifo_c11_0\rtl\vlog\core\corefifo_sync_scntr.v":644:3:644:8|Found counter in view:work.COREFIFO_C11_COREFIFO_C11_0_corefifo_sync_scntr_Z25_layer0(verilog) instance memraddr_r[9:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c11\corefifo_c11_0\rtl\vlog\core\corefifo_sync_scntr.v":628:3:628:8|Found counter in view:work.COREFIFO_C11_COREFIFO_C11_0_corefifo_sync_scntr_Z25_layer0(verilog) instance memwaddr_r[9:0] 
Encoding state machine state_reg[0:5] (in view: work.Communication_TX_Arbiter2(rtl))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
Encoding state machine actual_state[0:11] (in view: work.ft601_fifo_interface(rtl_ft601_fifo_interface))
original code -> new code
   000000000001 -> 000000000001
   000000000010 -> 000000000010
   000000000100 -> 000000000100
   000000001000 -> 000000001000
   000000010000 -> 000000010000
   000000100000 -> 000000100000
   000001000000 -> 000001000000
   000010000000 -> 000010000000
   000100000000 -> 000100000000
   001000000000 -> 001000000000
   010000000000 -> 010000000000
   100000000000 -> 100000000000
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c7\corefifo_c7_0\rtl\vlog\core\corefifo_async.v":686:12:686:17|Found counter in view:work.COREFIFO_C7_COREFIFO_C7_0_corefifo_async_Z20_layer0(verilog) instance genblk10\.rptr[10:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c7\corefifo_c7_0\rtl\vlog\core\corefifo_async.v":840:12:840:17|Found counter in view:work.COREFIFO_C7_COREFIFO_C7_0_corefifo_async_Z20_layer0(verilog) instance genblk10\.memraddr_r[9:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c7\corefifo_c7_0\rtl\vlog\core\corefifo_async.v":823:12:823:17|Found counter in view:work.COREFIFO_C7_COREFIFO_C7_0_corefifo_async_Z20_layer0(verilog) instance genblk10\.memwaddr_r[9:0] 

Starting factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 217MB peak: 281MB)

@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v":4827:2:4827:7|Removing sequential instance b5_nUTGT.b13_xYTFKCkrt_FH9 (in view: VhdlGenLib.FTDI_x(verilog)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v":4827:2:4827:7|Removing sequential instance b5_nUTGT.b13_xYTFKCkrt_FH9 (in view: VhdlGenLib.IICE_x(verilog)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 230MB peak: 281MB)


Available hyper_sources - for debug and ip models
HyperSrc tag ident_coreinst.FTDI_INST.ident_ihs_IICE_master_clock
HyperSrc tag ident_coreinst.IICE_INST.ident_ihs_IICE_master_clock
HyperSrc tag ident_coreinst.FTDI_INST.Identify_FTDI_trigger_ext
HyperSrc tag ident_coreinst.FTDI_INST.b3_SoW.identify_sampler_ready
HyperSrc tag ident_coreinst.IICE_INST.b3_SoW.identify_sampler_ready
HyperSrc tag ident_coreinst.IICE_INST.Identify_IICE_trigger_ext
HyperSrc tag ident_coreinst.comm_block_INST.jtagi.ujtag_wrapper_uireg
HyperSrc tag ident_coreinst.comm_block_INST.jtagi.ujtag_wrapper_urstb
HyperSrc tag ident_coreinst.comm_block_INST.jtagi.ujtag_wrapper_udrupd
HyperSrc tag ident_coreinst.comm_block_INST.jtagi.ujtag_wrapper_udrck
HyperSrc tag ident_coreinst.comm_block_INST.jtagi.ujtag_wrapper_udrcap
HyperSrc tag ident_coreinst.comm_block_INST.jtagi.ujtag_wrapper_udrsh
HyperSrc tag ident_coreinst.comm_block_INST.jtagi.ujtag_wrapper_utdi
HyperSrc tag USB_3_Protocol_0.ft601_fifo_interface_0.ident_ihs_ch_af_data
HyperSrc tag USB_3_Protocol_0.ft601_fifo_interface_0.ident_ihs_ch_af_empty
HyperSrc tag USB_3_Protocol_0.ft601_fifo_interface_0.ident_ihs_ch_af_rden
HyperSrc tag USB_3_Protocol_0.ft601_fifo_interface_0.ident_ihs_ch_fa_almost_full
HyperSrc tag USB_3_Protocol_0.ft601_fifo_interface_0.ident_ihs_ch_fa_data
HyperSrc tag USB_3_Protocol_0.ft601_fifo_interface_0.ident_ihs_ch_fa_wren
HyperSrc tag USB_3_Protocol_0.ft601_fifo_interface_0.ident_ihs_ftdi_be
HyperSrc tag USB_3_Protocol_0.ft601_fifo_interface_0.ident_ihs_ftdi_clk
HyperSrc tag USB_3_Protocol_0.ft601_fifo_interface_0.ident_ihs_ftdi_data
HyperSrc tag USB_3_Protocol_0.ft601_fifo_interface_0.ident_ihs_ftdi_noe
HyperSrc tag USB_3_Protocol_0.ft601_fifo_interface_0.ident_ihs_ftdi_nrd
HyperSrc tag USB_3_Protocol_0.ft601_fifo_interface_0.ident_ihs_ftdi_nrxf
HyperSrc tag USB_3_Protocol_0.ft601_fifo_interface_0.ident_ihs_ftdi_ntxe
HyperSrc tag USB_3_Protocol_0.ft601_fifo_interface_0.ident_ihs_ftdi_nwr
HyperSrc tag USB_3_Protocol_0.ft601_fifo_interface_0.ident_ihs_actual_state
HyperSrc tag USB_3_Protocol_0.ft601_fifo_interface_0.ident_ihs_data_buf
HyperSrc tag USB_3_Protocol_0.ft601_fifo_interface_0.ident_ihs_data_buf_b
HyperSrc tag USB_3_Protocol_0.ft601_fifo_interface_0.ident_ihs_nreset

Making connections to hyper_source modules
@W: BN401 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v":212:20:212:44|Missing syn_hyper_source with tag ujtag_wrapper_utdo. Connecting to default value '0'
Deleting unused hyper source sample_clock_hs (in view: VhdlGenLib.IICE_x(verilog))
Deleting unused hyper source sample_clock_hs (in view: VhdlGenLib.FTDI_x(verilog))
Deleting unused hyper source trigger_hs (in view: VhdlGenLib.FTDI_x(verilog))
Deleting unused hyper source hypers_sampler_ready (in view: VhdlGenLib.b11_OFWNT9s_8tZ_Z7_x(verilog))
Deleting unused hyper source hypers_sampler_ready (in view: VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog))
Deleting unused hyper source trigger_hs (in view: VhdlGenLib.IICE_x(verilog))
Deleting unused hyper source hypers_ujtag_wrapper_uireg (in view: VhdlGenLib.jtag_interface_x(verilog))
Deleting unused hyper source hypers_ujtag_wrapper_urstb (in view: VhdlGenLib.jtag_interface_x(verilog))
Deleting unused hyper source hypers_ujtag_wrapper_udrupd (in view: VhdlGenLib.jtag_interface_x(verilog))
Deleting unused hyper source hypers_ujtag_wrapper_udrck (in view: VhdlGenLib.jtag_interface_x(verilog))
Deleting unused hyper source hypers_ujtag_wrapper_udrcap (in view: VhdlGenLib.jtag_interface_x(verilog))
Deleting unused hyper source hypers_ujtag_wrapper_udrsh (in view: VhdlGenLib.jtag_interface_x(verilog))
Deleting unused hyper source hypers_ujtag_wrapper_utdi (in view: VhdlGenLib.jtag_interface_x(verilog))
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v":7089:2:7089:7|Removing sequential instance ident_coreinst.IICE_INST.b13_PSyil9s_FMZ_L (in view: work.Top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v":5428:2:5428:7|Removing sequential instance ident_coreinst.FTDI_INST.b13_PSyil9s_FMZ_L (in view: work.Top(verilog)) because it does not drive other instances.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v":5575:2:5575:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGJV.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v":5575:2:5575:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGJd.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v":5575:2:5575:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGJn.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v":5575:2:5575:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGJm.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v":5575:2:5575:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGAq.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v":5575:2:5575:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGAS.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v":5575:2:5575:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGAe.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v":5575:2:5575:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGA5.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v":5575:2:5575:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGAp.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v":5575:2:5575:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGAl.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v":5575:2:5575:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGAV.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v":5575:2:5575:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGAd.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v":5575:2:5575:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGAn.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v":5575:2:5575:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGAm.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v":5575:2:5575:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGUq.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v":5575:2:5575:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGUS.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v":5575:2:5575:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGUe.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v":5575:2:5575:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGU5.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v":5575:2:5575:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGUp.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v":5575:2:5575:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGUl.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v":5575:2:5575:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGUV.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v":5575:2:5575:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGUd.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[21]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v":5575:2:5575:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGUn.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v":5575:2:5575:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGUm.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[23]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v":5575:2:5575:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGQq0.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[24]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v":5575:2:5575:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGQS0.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[25]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v":5575:2:5575:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGQe0.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v":5575:2:5575:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGQ50.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v":5575:2:5575:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGQp0.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v":5575:2:5575:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGQl0.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[29]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v":5575:2:5575:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGQV0.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[30]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v":5575:2:5575:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGQd0.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[31]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v":5575:2:5575:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGQn0.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[32]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v":5575:2:5575:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGQm0.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[33]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v":5575:2:5575:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGqq.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[34]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v":5575:2:5575:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGqS.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[35]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v":5575:2:5575:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGqe.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[36]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v":5575:2:5575:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGq5.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[37]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v":5575:2:5575:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGqp.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[38]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v":5575:2:5575:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGql.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[39]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v":5575:2:5575:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGqV.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[40]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v":5575:2:5575:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGqd.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[41]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v":5575:2:5575:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGqn.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[42]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v":5575:2:5575:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGqm.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[43]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v":5575:2:5575:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGIq.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[44]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v":5575:2:5575:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGIS.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[45]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v":5575:2:5575:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGIe.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[46]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v":5575:2:5575:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGI5.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[47]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v":5575:2:5575:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGIp.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[48]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v":5575:2:5575:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGIl.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[49]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v":5575:2:5575:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGIV.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[50]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v":5575:2:5575:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGId.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[51]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v":5575:2:5575:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGIn.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[52]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v":5575:2:5575:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGIm.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[53]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v":5575:2:5575:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGSq.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[54]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v":5575:2:5575:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGSS.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[55]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v":5575:2:5575:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGSe.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[56]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v":5575:2:5575:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGS5.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[57]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v":5575:2:5575:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGSp.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[58]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v":5575:2:5575:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGSl.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[59]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v":5575:2:5575:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGSV.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[60]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v":5575:2:5575:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGSd.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[61]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v":5575:2:5575:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGSn.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[62]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v":5575:2:5575:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGSm.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[63]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v":5575:2:5575:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGRq.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[64]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v":5575:2:5575:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGRS.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[65]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v":5575:2:5575:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGRe.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[66]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v":5575:2:5575:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGR5.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[67]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v":5575:2:5575:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGRp.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[68]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v":5575:2:5575:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGRl.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[69]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v":5575:2:5575:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGRV.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[70]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v":5575:2:5575:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGRd.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[71]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v":5575:2:5575:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGRn.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[72]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v":5575:2:5575:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGRm.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[73]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v":5575:2:5575:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b8_1LbcgKJV.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[74]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v":5575:2:5575:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b8_1LbcgKJn.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[75]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v":5575:2:5575:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b8_1LbcgKJJ.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[76]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v":5575:2:5575:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b8_1LbcgKJA.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[77]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v":5575:2:5575:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b8_1LbcgKJU.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[78]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v":5575:2:5575:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b8_1LbcgKJQ0.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[79]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v":5575:2:5575:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b8_1LbcgKJq.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[80]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v":5575:2:5575:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b8_1LbcgKJI.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[81]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v":5575:2:5575:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b8_1LbcgKJS.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[82]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v":5575:2:5575:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b8_1LbcgKJR.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[83]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v":5575:2:5575:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b8_1LbcgKbV.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[84]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v":5575:2:5575:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b8_1LbcgKbn.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[85]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v":5575:2:5575:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b8_1LbcgKbJ.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[86]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v":5575:2:5575:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b8_1LbcgKbA.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[87]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v":5575:2:5575:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b8_1LbcgKbU.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[88]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v":5575:2:5575:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b8_1LbcgKbQ0.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[89]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v":5575:2:5575:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b8_1LbcgKbq.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[90]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v":5575:2:5575:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b8_1LbcgKbI.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[91]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v":5575:2:5575:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b8_1LbcgKbS.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[92]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v":5575:2:5575:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b8_1LbcgKbR.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[93]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v":5575:2:5575:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b8_1LbcgKxV.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[94]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v":5575:2:5575:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b8_1LbcgKxn.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[95]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v":5575:2:5575:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b8_1LbcgKxJ.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[96]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v":5575:2:5575:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b8_1LbcgKxA.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[97]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v":5575:2:5575:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b8_1LbcgKxU.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[98]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Only the first 100 messages of id 'BN132' are reported. To see all messages use 'report_messages -log C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\Top\Top.srr -id BN132' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN132} -count unlimited' in the Tcl shell.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v":4489:3:4489:8|Removing sequential instance ident_coreinst.FTDI_INST.b5_nUTGT.iclksync_status.b8_uUT_CqMr[4] (in view: work.Top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v":4489:3:4489:8|Removing sequential instance ident_coreinst.IICE_INST.b5_nUTGT.iclksync_status.b8_uUT_CqMr[4] (in view: work.Top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v":4517:3:4517:8|Removing sequential instance ident_coreinst.IICE_INST.b5_nUTGT.iclksync_status.b4_oYh0[4] (in view: work.Top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v":4517:3:4517:8|Removing sequential instance ident_coreinst.FTDI_INST.b5_nUTGT.iclksync_status.b4_oYh0[4] (in view: work.Top(verilog)) because it does not drive other instances.

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 242MB peak: 281MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 243MB peak: 281MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 244MB peak: 281MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 245MB peak: 281MB)


Finished preparing to map (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 245MB peak: 281MB)


Finished technology mapping (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 285MB peak: 285MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:09s		    -0.14ns		4323 /      4334
   2		0h:00m:10s		    -0.14ns		3575 /      4334
@N: FX271 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v":7115:2:7115:7|Replicating instance ident_coreinst.IICE_INST.b20_i2WM2X_F8tsl_Ae1cdJ4 (in view: work.Top(verilog)) with 21 loads 1 time to improve timing.
Timing driven replication report
Added 1 Registers via timing driven replication
Added 1 LUTs via timing driven replication

   3		0h:00m:11s		    -0.03ns		3576 /      4335
@N: BN362 :|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_4_OLDA[0] (in view: work.Top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_4_OLDA[1] (in view: work.Top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_4_OLDA[2] (in view: work.Top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_4_OLDA[3] (in view: work.Top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_4_OLDA[4] (in view: work.Top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_4_OLDA[5] (in view: work.Top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_4_OLDA[6] (in view: work.Top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_4_OLDA[7] (in view: work.Top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_4_OLDA[8] (in view: work.Top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_4_OLDA[9] (in view: work.Top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_4_OLDA[10] (in view: work.Top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_4_OLDA[11] (in view: work.Top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_4_OLDA[12] (in view: work.Top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_4_OLDA[13] (in view: work.Top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_4_OLDA[14] (in view: work.Top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_4_OLDA[15] (in view: work.Top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_4_OLDA[16] (in view: work.Top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_4_OLDA[17] (in view: work.Top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_4_OLDA[18] (in view: work.Top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_4_OLDA[19] (in view: work.Top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_4_OLDA[20] (in view: work.Top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_4_OLDA[21] (in view: work.Top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_4_OLDA[22] (in view: work.Top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_4_OLDA[23] (in view: work.Top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_4_OLDA[24] (in view: work.Top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_4_OLDA[25] (in view: work.Top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_4_OLDA[26] (in view: work.Top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_4_OLDA[27] (in view: work.Top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_4_OLDA[28] (in view: work.Top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_4_OLDA[29] (in view: work.Top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_4_OLDA[30] (in view: work.Top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_4_OLDA[31] (in view: work.Top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[0] (in view: work.Top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[1] (in view: work.Top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[2] (in view: work.Top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[3] (in view: work.Top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[4] (in view: work.Top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[5] (in view: work.Top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[6] (in view: work.Top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[7] (in view: work.Top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[8] (in view: work.Top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[9] (in view: work.Top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[10] (in view: work.Top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[11] (in view: work.Top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[12] (in view: work.Top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[13] (in view: work.Top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[14] (in view: work.Top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[15] (in view: work.Top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[16] (in view: work.Top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[17] (in view: work.Top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[18] (in view: work.Top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[19] (in view: work.Top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[20] (in view: work.Top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[21] (in view: work.Top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[22] (in view: work.Top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[23] (in view: work.Top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[24] (in view: work.Top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[25] (in view: work.Top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[26] (in view: work.Top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[27] (in view: work.Top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[28] (in view: work.Top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[29] (in view: work.Top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[30] (in view: work.Top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[31] (in view: work.Top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[32] (in view: work.Top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[33] (in view: work.Top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[34] (in view: work.Top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[35] (in view: work.Top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[36] (in view: work.Top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[37] (in view: work.Top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[38] (in view: work.Top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[39] (in view: work.Top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_2_OLDA[0] (in view: work.Top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_2_OLDA[1] (in view: work.Top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_2_OLDA[2] (in view: work.Top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_2_OLDA[3] (in view: work.Top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_2_OLDA[4] (in view: work.Top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_2_OLDA[5] (in view: work.Top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_2_OLDA[6] (in view: work.Top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_2_OLDA[7] (in view: work.Top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_2_OLDA[8] (in view: work.Top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_2_OLDA[9] (in view: work.Top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_2_OLDA[10] (in view: work.Top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_2_OLDA[11] (in view: work.Top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_2_OLDA[12] (in view: work.Top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_2_OLDA[13] (in view: work.Top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_2_OLDA[14] (in view: work.Top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_2_OLDA[15] (in view: work.Top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_2_OLDA[16] (in view: work.Top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_2_OLDA[17] (in view: work.Top(verilog)) because it does not drive other instances.

Only the first 100 messages of id 'BN362' are reported. To see all messages use 'report_messages -log C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\Top\Top.srr -id BN362' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN362} -count unlimited' in the Tcl shell.

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:12s; Memory used current: 289MB peak: 289MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:12s; Memory used current: 290MB peak: 291MB)


Finished mapping Top
Multiprocessing finished at : Wed Aug 23 21:31:26 2023
Multiprocessing took 0h:00m:13s realtime, 0h:00m:01s cputime

Summary of Compile Points :
*************************** 
Name                              Status        Reason             Start Time                   End Time                     Realtime       CPU Time       Fast Synthesis
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Controler                         Unchanged     -                  Wed Aug 23 15:28:06 2023     Wed Aug 23 15:28:12 2023     0h:00m:05s     0h:00m:05s     No            
Data_Block                        Unchanged     -                  Wed Aug 23 15:28:07 2023     Wed Aug 23 15:28:32 2023     0h:00m:25s     0h:00m:25s     No            
UART_Protocol_UART_Protocol_0     Unchanged     -                  Wed Aug 23 15:28:07 2023     Wed Aug 23 15:28:11 2023     0h:00m:04s     0h:00m:04s     No            
UART_Protocol_UART_Protocol_1     Unchanged     -                  Wed Aug 23 15:28:12 2023     Wed Aug 23 15:28:16 2023     0h:00m:04s     0h:00m:04s     No            
Top                               Remapped      Design changed     Wed Aug 23 21:31:13 2023     Wed Aug 23 21:31:26 2023     0h:00m:12s     0h:00m:12s     No            
=========================================================================================================================================================================
Total number of compile points: 5
===================================

Links to Compile point Reports:
******************************
@L: "C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\Top\Top.srr"
@L: "C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\UART_Protocol_UART_Protocol_1\UART_Protocol_UART_Protocol_1.srr"
@L: "C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\UART_Protocol_UART_Protocol_0\UART_Protocol_UART_Protocol_0.srr"
@L: "C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\Data_Block\Data_Block.srr"
@L: "C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\Controler\Controler.srr"

==============================


Start loading CP mapped netlist (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:02s; Memory used current: 275MB peak: 275MB)


Finished loading CP mapped netlist (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:03s; Memory used current: 293MB peak: 293MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
4 non-gated/non-generated clock tree(s) driving 2910 clock pin(s) of sequential element(s)
4 gated/generated clock tree(s) driving 7905 clock pin(s) of sequential element(s)
0 instances converted, 7905 sequential instances remain driven by gated/generated clocks

======================================================================== Non-Gated/Non-Generated Clocks =========================================================================
Clock Tree ID     Driving Element                                       Drive Element Type                   Fanout     Sample Instance                                          
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0005       ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw     UJTAG                                1653       ident_coreinst.comm_block_INST.b9_ORb_xNywD.b3_ORb[1]    
@K:CKID0006       FTDI_CLK                                              clock definition on port             1247       USB_3_Protocol_0.ft601_fifo_interface_0.data_buf_b[20]   
@K:CKID0007       ident_coreinst.comm_block_INST.dr2_tck_keep           clock definition on keepbuf          9          ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[0]
@K:CKID0008       Clock_Reset_0.PF_OSC_C0_0.PF_OSC_C0_0.I_OSC_160       clock definition on OSC_RC160MHZ     1          Clock_Reset_0.PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0         
=================================================================================================================================================================================
================================================================================================================= Gated/Generated Clocks =================================================================================================================
Clock Tree ID     Driving Element                                           Drive Element Type     Fanout     Sample Instance                                                                      Explanation                                            
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       Clock_Reset_0.PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0          PLL                    6531       Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_3                              No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0002       Clock_Reset_0.PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0          PLL                    1101       Clock_Reset_0.Synchronizer_0.Chain[0]                                                No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0003       ident_coreinst.comm_block_INST.jtagi.b9_nv_oQwfYF_3       CFG3                   264        ident_coreinst.IICE_INST.b3_SoW.genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[0]     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0004       ident_coreinst.comm_block_INST.jtagi.b10_8Kz_rKlrtX_3     CFG2                   9          ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[7]                 No gated clock conversion method for cell cell:ACG4.SLE
==========================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:04s; Memory used current: 145MB peak: 297MB)

Writing Analyst data base C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\synwork\Top_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:19s; CPU Time elapsed 0h:00m:07s; Memory used current: 234MB peak: 297MB)

Writing Verilog Simulation files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: BW278 :"c:/vhdl_temp/digitizer/digitizer_vhdl/digitizer/synthesis/identify_debug/instr_sources/syn_dics.fdc":2:0:2:0|Clock ident_coreinst.comm_block_INST.dr2_tck source pin ident_coreinst.comm_block_INST.dr2_tck_keep.OUT[0]
@N: BW279 :"c:/vhdl_temp/digitizer/digitizer_vhdl/digitizer/synthesis/identify_debug/instr_sources/syn_dics.fdc":2:0:2:0|Clock ident_coreinst.comm_block_INST.dr2_tck drive pin ident_coreinst.comm_block_INST.jtagi.jtag_clkint_prim.Y
@N: BW280 :"c:/vhdl_temp/digitizer/digitizer_vhdl/digitizer/synthesis/identify_debug/instr_sources/syn_dics.fdc":2:0:2:0|Forward annotating clock ident_coreinst.comm_block_INST.dr2_tck on drive pins would add that clock to 1653 clock pins including ident_coreinst.FTDI_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0.A_CLK
@W: BW295 :"c:/vhdl_temp/digitizer/digitizer_vhdl/digitizer/synthesis/identify_debug/instr_sources/syn_dics.fdc":2:0:2:0|Forward annotation of clocks to input pins not allowed for this technology. Forward annotating clock ident_coreinst.comm_block_INST.dr2_tck on driving pins
@W: BW156 :"c:/vhdl_temp/digitizer/digitizer_vhdl/digitizer/synthesis/identify_debug/instr_sources/syn_dics.fdc":3:0:3:0|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:24s; CPU Time elapsed 0h:00m:12s; Memory used current: 234MB peak: 297MB)


Finished Writing Netlists (Real Time elapsed 0h:00m:24s; CPU Time elapsed 0h:00m:12s; Memory used current: 234MB peak: 297MB)


Start final timing analysis (Real Time elapsed 0h:00m:25s; CPU Time elapsed 0h:00m:13s; Memory used current: 236MB peak: 297MB)

@W: MT246 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_osc_c0\pf_osc_c0_0\pf_osc_c0_pf_osc_c0_0_pf_osc.v":13:17:13:25|Blackbox OSC_RC160MHZ is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_init_monitor_c0\pf_init_monitor_c0_0\pf_init_monitor_c0_pf_init_monitor_c0_0_pf_init_monitor.v":38:53:38:58|Blackbox INIT is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@N: MT615 |Found clock Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160/CLK with period 6.25ns 
@N: MT615 |Found clock FTDI_CLK with period 10.00ns 
@N: MT615 |Found clock ident_coreinst.comm_block_INST.dr2_tck with period 1000.00ns 
@W: MT420 |Found inferred clock PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Clock_Reset_0.PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0_clkint_0.
@W: MT420 |Found inferred clock PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Clock_Reset_0.PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0_clkint_4.
@W: MT420 |Found inferred clock jtag_interface_x|identify_clk_int_inferred_clock with period 10.00ns. Please declare a user-defined clock on net ident_coreinst.comm_block_INST.jtagi.identify_clk_int.
@W: MT420 |Found inferred clock jtag_interface_x|b10_8Kz_rKlrtX with period 10.00ns. Please declare a user-defined clock on net ident_coreinst.comm_block_INST.jtagi.b10_8Kz_rKlrtX.
@W: MT420 |Found inferred clock jtag_interface_x|b9_nv_oQwfYF with period 10.00ns. Please declare a user-defined clock on net ident_coreinst.comm_block_INST.jtagi.b9_nv_oQwfYF.


##### START OF TIMING REPORT #####[
# Timing report written on Wed Aug 23 21:31:38 2023
#


Top view:               Top
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\designer\Top\synthesis.fdc
                       C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\instr_sources\syn_dics.sdc
                       C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\Top_fsm.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 1.465

                                                                    Requested     Estimated      Requested     Estimated                 Clock        Clock                
Starting Clock                                                      Frequency     Frequency      Period        Period        Slack       Type         Group                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160/CLK                 160.0 MHz     NA             6.250         NA            NA          declared     default_clkgroup     
FTDI_CLK                                                            100.0 MHz     141.4 MHz      10.000        7.070         1.465       declared     default_clkgroup     
PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     100.0 MHz     177.3 MHz      10.000        5.641         2.461       inferred     Inferred_clkgroup_0_1
PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     100.0 MHz     172.8 MHz      10.000        5.786         4.214       inferred     Inferred_clkgroup_0_2
ident_coreinst.comm_block_INST.dr2_tck                              1.0 MHz       2922.3 MHz     1000.000      0.342         999.658     declared     identify_jtag_group1 
jtag_interface_x|b9_nv_oQwfYF                                       100.0 MHz     499.2 MHz      10.000        2.003         7.997       inferred     Inferred_clkgroup_0_5
jtag_interface_x|b10_8Kz_rKlrtX                                     100.0 MHz     214.3 MHz      10.000        4.667         5.333       inferred     Inferred_clkgroup_0_4
jtag_interface_x|identify_clk_int_inferred_clock                    100.0 MHz     249.1 MHz      10.000        4.014         5.986       inferred     Inferred_clkgroup_0_3
System                                                              100.0 MHz     186.2 MHz      10.000        5.370         4.630       system       system_clkgroup      
===========================================================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





Clock Relationships
*******************

Clocks                                                                                                                            |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                         Ending                                                           |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                           System                                                           |  10.000      4.631    |  No paths    -      |  No paths    -      |  No paths    -    
System                                                           FTDI_CLK                                                         |  10.000      6.182    |  No paths    -      |  10.000      6.245  |  No paths    -    
System                                                           ident_coreinst.comm_block_INST.dr2_tck                           |  1000.000    997.841  |  No paths    -      |  No paths    -      |  No paths    -    
System                                                           PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock  |  10.000      8.729    |  No paths    -      |  No paths    -      |  No paths    -    
System                                                           jtag_interface_x|identify_clk_int_inferred_clock                 |  10.000      3.347    |  No paths    -      |  No paths    -      |  No paths    -    
System                                                           jtag_interface_x|b10_8Kz_rKlrtX                                  |  10.000      8.287    |  No paths    -      |  No paths    -      |  No paths    -    
System                                                           jtag_interface_x|b9_nv_oQwfYF                                    |  10.000      5.919    |  No paths    -      |  No paths    -      |  No paths    -    
FTDI_CLK                                                         FTDI_CLK                                                         |  10.000      5.636    |  10.000      6.117  |  5.000       1.465  |  5.000       1.917
FTDI_CLK                                                         PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FTDI_CLK                                                         jtag_interface_x|identify_clk_int_inferred_clock                 |  Diff grp    -        |  No paths    -      |  No paths    -      |  Diff grp    -    
ident_coreinst.comm_block_INST.dr2_tck                           System                                                           |  1000.000    998.562  |  No paths    -      |  No paths    -      |  No paths    -    
ident_coreinst.comm_block_INST.dr2_tck                           ident_coreinst.comm_block_INST.dr2_tck                           |  1000.000    999.658  |  No paths    -      |  No paths    -      |  No paths    -    
ident_coreinst.comm_block_INST.dr2_tck                           jtag_interface_x|b10_8Kz_rKlrtX                                  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock  FTDI_CLK                                                         |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock  PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock  |  10.000      4.359    |  10.000      6.818  |  5.000       2.461  |  5.000       4.664
PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock  PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock  PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock  PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock  |  10.000      4.214    |  No paths    -      |  No paths    -      |  No paths    -    
jtag_interface_x|identify_clk_int_inferred_clock                 System                                                           |  10.000      6.983    |  No paths    -      |  No paths    -      |  No paths    -    
jtag_interface_x|identify_clk_int_inferred_clock                 FTDI_CLK                                                         |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
jtag_interface_x|identify_clk_int_inferred_clock                 jtag_interface_x|identify_clk_int_inferred_clock                 |  10.000      5.986    |  No paths    -      |  No paths    -      |  No paths    -    
jtag_interface_x|identify_clk_int_inferred_clock                 jtag_interface_x|b9_nv_oQwfYF                                    |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
jtag_interface_x|b10_8Kz_rKlrtX                                  System                                                           |  10.000      5.333    |  No paths    -      |  No paths    -      |  No paths    -    
jtag_interface_x|b10_8Kz_rKlrtX                                  FTDI_CLK                                                         |  Diff grp    -        |  No paths    -      |  Diff grp    -      |  No paths    -    
jtag_interface_x|b10_8Kz_rKlrtX                                  jtag_interface_x|identify_clk_int_inferred_clock                 |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
jtag_interface_x|b10_8Kz_rKlrtX                                  jtag_interface_x|b9_nv_oQwfYF                                    |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
jtag_interface_x|b9_nv_oQwfYF                                    FTDI_CLK                                                         |  Diff grp    -        |  No paths    -      |  Diff grp    -      |  No paths    -    
jtag_interface_x|b9_nv_oQwfYF                                    jtag_interface_x|identify_clk_int_inferred_clock                 |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
jtag_interface_x|b9_nv_oQwfYF                                    jtag_interface_x|b9_nv_oQwfYF                                    |  10.000      7.997    |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: FTDI_CLK
====================================



Starting Points with Worst Slack
********************************

                                                                    Starting                                                         Arrival          
Instance                                                            Reference     Type     Pin     Net                               Time        Slack
                                                                    Clock                                                                             
------------------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.IICE_INST.b5_nUTGT.b3_nfs[0]                         FTDI_CLK      SLE      Q       b3_nfs[0]                         0.201       1.465
ident_coreinst.IICE_INST.b5_nUTGT.b3_nfs[2]                         FTDI_CLK      SLE      Q       b3_nfs[2]                         0.201       1.562
ident_coreinst.IICE_INST.b20_i2WM2X_F8tsl_Ae1cdJ4_fast              FTDI_CLK      SLE      Q       b20_i2WM2X_F8tsl_Ae1cdJ4_fast     0.218       1.615
ident_coreinst.IICE_INST.b5_nUTGT.b3_nfs[3]                         FTDI_CLK      SLE      Q       b3_nfs[3]                         0.218       1.630
ident_coreinst.FTDI_INST.b20_i2WM2X_F8tsl_Ae1cdJ4                   FTDI_CLK      SLE      Q       b20_i2WM2X_F8tsl_Ae1cdJ4          0.201       1.675
ident_coreinst.FTDI_INST.b5_nUTGT.b3_nfs[0]                         FTDI_CLK      SLE      Q       b3_nfs[0]                         0.218       1.694
ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk1\.b9_PSyil9s_2     FTDI_CLK      SLE      Q       b9_PSyil9s_2                      0.218       1.704
ident_coreinst.IICE_INST.b5_nUTGT.b3_nfs[4]                         FTDI_CLK      SLE      Q       b3_nfs[4]                         0.201       1.704
ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk4\.b8_2S5I_CuY      FTDI_CLK      SLE      Q       b8_2S5I_CuY                       0.218       1.732
ident_coreinst.FTDI_INST.b5_nUTGT.b3_nfs[2]                         FTDI_CLK      SLE      Q       b3_nfs[2]                         0.218       1.812
======================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                             Starting                                            Required          
Instance                                                     Reference     Type     Pin     Net                  Time         Slack
                                                             Clock                                                                 
-----------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.IICE_INST.b5_nUTGT.genblk4\.b7_nYhI39s[0]     FTDI_CLK      SLE      D       b7_nYhI39s_lm[0]     5.000        1.465
ident_coreinst.IICE_INST.b5_nUTGT.genblk4\.b7_nYhI39s[1]     FTDI_CLK      SLE      D       b7_nYhI39s_lm[1]     5.000        1.465
ident_coreinst.IICE_INST.b5_nUTGT.genblk4\.b7_nYhI39s[2]     FTDI_CLK      SLE      D       b7_nYhI39s_lm[2]     5.000        1.465
ident_coreinst.IICE_INST.b5_nUTGT.genblk4\.b7_nYhI39s[3]     FTDI_CLK      SLE      D       b7_nYhI39s_lm[3]     5.000        1.465
ident_coreinst.IICE_INST.b5_nUTGT.genblk4\.b7_nYhI39s[4]     FTDI_CLK      SLE      D       b7_nYhI39s_lm[4]     5.000        1.465
ident_coreinst.IICE_INST.b5_nUTGT.genblk4\.b7_nYhI39s[5]     FTDI_CLK      SLE      D       b7_nYhI39s_lm[5]     5.000        1.465
ident_coreinst.IICE_INST.b5_nUTGT.genblk4\.b7_nYhI39s[6]     FTDI_CLK      SLE      D       b7_nYhI39s_lm[6]     5.000        1.465
ident_coreinst.IICE_INST.b5_nUTGT.genblk4\.b7_nYhI39s[7]     FTDI_CLK      SLE      D       b7_nYhI39s_lm[7]     5.000        1.465
ident_coreinst.IICE_INST.b5_nUTGT.genblk4\.b7_nYhI39s[8]     FTDI_CLK      SLE      D       b7_nYhI39s_lm[8]     5.000        1.465
ident_coreinst.IICE_INST.b5_nUTGT.genblk4\.b7_nYhI39s[0]     FTDI_CLK      SLE      EN      b7_nYhI39se          4.873        1.573
===================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.000

    - Propagation time:                      3.535
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     1.465

    Number of logic level(s):                4
    Starting point:                          ident_coreinst.IICE_INST.b5_nUTGT.b3_nfs[0] / Q
    Ending point:                            ident_coreinst.IICE_INST.b5_nUTGT.genblk4\.b7_nYhI39s[0] / D
    The start point is clocked by            FTDI_CLK [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            FTDI_CLK [falling] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                             Pin      Pin               Arrival     No. of    
Name                                                              Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------
ident_coreinst.IICE_INST.b5_nUTGT.b3_nfs[0]                       SLE      Q        Out     0.201     0.201 f     -         
b3_nfs[0]                                                         Net      -        -       0.674     -           12        
ident_coreinst.IICE_INST.b5_nUTGT.un1_b3_nfs_2                    CFG4     D        In      -         0.875 f     -         
ident_coreinst.IICE_INST.b5_nUTGT.un1_b3_nfs_2                    CFG4     Y        Out     0.192     1.067 f     -         
un1_b3_nfs_2                                                      Net      -        -       0.547     -           3         
ident_coreinst.IICE_INST.b5_nUTGT.un1_b3_nfs_2_RNI4JNJ2           CFG4     D        In      -         1.613 f     -         
ident_coreinst.IICE_INST.b5_nUTGT.un1_b3_nfs_2_RNI4JNJ2           CFG4     Y        Out     0.192     1.805 f     -         
b8_nUT_TJfx                                                       Net      -        -       0.697     -           14        
ident_coreinst.IICE_INST.b5_nUTGT.un1_b9_2FszJ_rG1_1              CFG3     C        In      -         2.502 f     -         
ident_coreinst.IICE_INST.b5_nUTGT.un1_b9_2FszJ_rG1_1              CFG3     Y        Out     0.130     2.632 r     -         
un1_b9_2FszJ_rG1_1                                                Net      -        -       0.637     -           9         
ident_coreinst.IICE_INST.b5_nUTGT.genblk4\.b7_nYhI39s_lm_0[0]     CFG4     C        In      -         3.269 r     -         
ident_coreinst.IICE_INST.b5_nUTGT.genblk4\.b7_nYhI39s_lm_0[0]     CFG4     Y        Out     0.148     3.417 r     -         
b7_nYhI39s_lm[0]                                                  Net      -        -       0.118     -           1         
ident_coreinst.IICE_INST.b5_nUTGT.genblk4\.b7_nYhI39s[0]          SLE      D        In      -         3.535 r     -         
============================================================================================================================
Total path delay (propagation time + setup) of 3.535 is 0.862(24.4%) logic and 2.673(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                                                                                     Starting                                                                                                                     Arrival          
Instance                                                                                                                             Reference                                                           Type        Pin           Net                            Time        Slack
                                                                                                                                     Clock                                                                                                                                         
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Controler_0.SPI_LMX_0_0.SPI_interface_0.spi_enable                                                                                   PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE         Q             SPI_interface_0_spi_enable     0.218       2.461
Controler_0.SPI_LMX_0.SPI_interface_0.spi_enable                                                                                     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE         Q             SPI_interface_0_spi_enable     0.218       2.461
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_15_rep                                                                         PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE         Q             dff_15_rep                     0.218       2.595
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_15                                                                             PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE         Q             dff                            0.218       2.729
Data_Block_0.COREFIFO_C10_0.COREFIFO_C10_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C0     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     RAM1K20     A_DOUT[0]     RDATA_int[0]                   3.018       4.359
Data_Block_0.COREFIFO_C10_0.COREFIFO_C10_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C0     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     RAM1K20     A_DOUT[1]     RDATA_int[1]                   3.018       4.359
Data_Block_0.COREFIFO_C10_0.COREFIFO_C10_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C0     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     RAM1K20     A_DOUT[2]     RDATA_int[2]                   3.018       4.359
Data_Block_0.COREFIFO_C10_0.COREFIFO_C10_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C1     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     RAM1K20     A_DOUT[0]     RDATA_int[16]                  3.018       4.359
Data_Block_0.COREFIFO_C10_0.COREFIFO_C10_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C1     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     RAM1K20     A_DOUT[1]     RDATA_int[17]                  3.018       4.359
Data_Block_0.COREFIFO_C10_0.COREFIFO_C10_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C1     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     RAM1K20     A_DOUT[2]     RDATA_int[18]                  3.018       4.359
===================================================================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                      Starting                                                                                          Required          
Instance                                              Reference                                                           Type     Pin     Net          Time         Slack
                                                      Clock                                                                                                               
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Controler_0.SPI_LMX_0_0.spi_master_0.fsm_timer[2]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      D       N_760_i      5.000        2.461
Controler_0.SPI_LMX_0.spi_master_0.fsm_timer[2]       PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      D       N_19_i       5.000        2.461
Controler_0.SPI_LMX_0_0.spi_master_0.INT_ss_n         PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      ALn     dff_arst     5.000        2.595
Controler_0.SPI_LMX_0.spi_master_0.INT_ss_n           PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      ALn     dff_arst     5.000        2.595
Controler_0.SPI_LMX_0_0.spi_master_0.busy             PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      ALn     dff_arst     5.000        2.595
Controler_0.SPI_LMX_0.spi_master_0.busy               PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      ALn     dff_arst     5.000        2.595
Controler_0.SPI_LMX_0.spi_master_0.fsm_timer[0]       PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      ALn     dff_arst     5.000        2.595
Controler_0.SPI_LMX_0_0.spi_master_0.fsm_timer[0]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      ALn     dff_arst     5.000        2.595
Controler_0.SPI_LMX_0_0.spi_master_0.fsm_timer[1]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      ALn     dff_arst     5.000        2.595
Controler_0.SPI_LMX_0.spi_master_0.fsm_timer[1]       PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      ALn     dff_arst     5.000        2.595
==========================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.000

    - Propagation time:                      2.539
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.461

    Number of logic level(s):                3
    Starting point:                          Controler_0.SPI_LMX_0_0.SPI_interface_0.spi_enable / Q
    Ending point:                            Controler_0.SPI_LMX_0_0.spi_master_0.fsm_timer[2] / D
    The start point is clocked by            PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock [falling] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                        Pin      Pin               Arrival     No. of    
Name                                                                         Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------
Controler_0.SPI_LMX_0_0.SPI_interface_0.spi_enable                           SLE      Q        Out     0.218     0.218 r     -         
SPI_interface_0_spi_enable                                                   Net      -        -       0.609     -           7         
Controler_0.SPI_LMX_0_0.spi_master_0.receive_transmit_0_sqmuxa_0_a3_0_a3     CFG3     C        In      -         0.827 r     -         
Controler_0.SPI_LMX_0_0.spi_master_0.receive_transmit_0_sqmuxa_0_a3_0_a3     CFG3     Y        Out     0.148     0.975 r     -         
receive_transmit_0_sqmuxa                                                    Net      -        -       0.637     -           9         
Controler_0.SPI_LMX_0_0.spi_master_0.un1_receive_transmit_0_sqmuxa_0_0       CFG3     A        In      -         1.612 r     -         
Controler_0.SPI_LMX_0_0.spi_master_0.un1_receive_transmit_0_sqmuxa_0_0       CFG3     Y        Out     0.051     1.662 r     -         
un1_receive_transmit_0_sqmuxa_0_0_0                                          Net      -        -       0.547     -           3         
Controler_0.SPI_LMX_0_0.spi_master_0.fsm_timer_RNO[2]                        CFG4     D        In      -         2.209 r     -         
Controler_0.SPI_LMX_0_0.spi_master_0.fsm_timer_RNO[2]                        CFG4     Y        Out     0.212     2.421 f     -         
N_760_i                                                                      Net      -        -       0.118     -           1         
Controler_0.SPI_LMX_0_0.spi_master_0.fsm_timer[2]                            SLE      D        In      -         2.539 f     -         
=======================================================================================================================================
Total path delay (propagation time + setup) of 2.539 is 0.629(24.8%) logic and 1.910(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                     Starting                                                                                               Arrival          
Instance                                             Reference                                                           Type     Pin     Net               Time        Slack
                                                     Clock                                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
UART_Protocol_0.UART_RX_Protocol_0.state_reg[11]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      Q       state_reg[11]     0.218       4.214
UART_Protocol_1.UART_RX_Protocol_0.state_reg[11]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      Q       state_reg[11]     0.218       4.214
UART_Protocol_0.UART_RX_Protocol_0.state_reg[8]      PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      Q       state_reg[8]      0.218       4.256
UART_Protocol_1.UART_RX_Protocol_0.state_reg[8]      PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      Q       state_reg[8]      0.218       4.256
UART_Protocol_0.UART_RX_Protocol_0.state_reg[4]      PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      Q       state_reg[4]      0.218       4.723
UART_Protocol_1.UART_RX_Protocol_0.state_reg[4]      PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      Q       state_reg[4]      0.218       4.723
UART_Protocol_1.UART_RX_Protocol_0.state_reg[1]      PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      Q       state_reg[1]      0.218       4.941
UART_Protocol_0.UART_RX_Protocol_0.state_reg[1]      PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      Q       state_reg[1]      0.218       4.941
UART_Protocol_1.UART_RX_Protocol_0.state_reg[2]      PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      Q       state_reg[2]      0.218       4.962
UART_Protocol_0.UART_RX_Protocol_0.state_reg[2]      PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      Q       state_reg[2]      0.218       4.962
=============================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                      Starting                                                                                               Required          
Instance                              Reference                                                           Type     Pin     Net               Time         Slack
                                      Clock                                                                                                                    
---------------------------------------------------------------------------------------------------------------------------------------------------------------
UART_Protocol_0.mko_0.counter[25]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      D       counter_5[25]     10.000       4.214
UART_Protocol_1.mko_0.counter[25]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      D       counter_5[25]     10.000       4.214
UART_Protocol_1.mko_0.counter[24]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      D       counter_5[24]     10.000       4.222
UART_Protocol_0.mko_0.counter[24]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      D       counter_5[24]     10.000       4.222
UART_Protocol_1.mko_0.counter[23]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      D       counter_5[23]     10.000       4.230
UART_Protocol_0.mko_0.counter[23]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      D       counter_5[23]     10.000       4.230
UART_Protocol_1.mko_0.counter[22]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      D       counter_5[22]     10.000       4.238
UART_Protocol_0.mko_0.counter[22]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      D       counter_5[22]     10.000       4.238
UART_Protocol_0.mko_0.counter[21]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      D       counter_5[21]     10.000       4.246
UART_Protocol_1.mko_0.counter[21]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      D       counter_5[21]     10.000       4.246
===============================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.000

    - Propagation time:                      5.786
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.214

    Number of logic level(s):                28
    Starting point:                          UART_Protocol_0.UART_RX_Protocol_0.state_reg[11] / Q
    Ending point:                            UART_Protocol_0.mko_0.counter[25] / D
    The start point is clocked by            PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                        Pin      Pin               Arrival     No. of    
Name                                                                         Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------
UART_Protocol_0.UART_RX_Protocol_0.state_reg[11]                             SLE      Q        Out     0.218     0.218 r     -         
state_reg[11]                                                                Net      -        -       0.563     -           4         
UART_Protocol_0.UART_RX_Protocol_0.Detect_state_reg_ns_1_0_.m11_0_a2_0_3     CFG2     B        In      -         0.782 r     -         
UART_Protocol_0.UART_RX_Protocol_0.Detect_state_reg_ns_1_0_.m11_0_a2_0_3     CFG2     Y        Out     0.088     0.869 f     -         
N_208                                                                        Net      -        -       0.563     -           4         
UART_Protocol_0.UART_RX_Protocol_0.Diag_Valid_0_i_a2_7                       CFG4     D        In      -         1.433 f     -         
UART_Protocol_0.UART_RX_Protocol_0.Diag_Valid_0_i_a2_7                       CFG4     Y        Out     0.192     1.624 f     -         
Diag_Valid_0_i_a2_7                                                          Net      -        -       0.118     -           1         
UART_Protocol_0.UART_RX_Protocol_0.Diag_Valid_0_i_a2_4_RNIH29D1              CFG4     B        In      -         1.742 f     -         
UART_Protocol_0.UART_RX_Protocol_0.Diag_Valid_0_i_a2_4_RNIH29D1              CFG4     Y        Out     0.084     1.826 r     -         
N_206_i                                                                      Net      -        -       1.083     -           34        
UART_Protocol_0.OR2_0                                                        OR2      A        In      -         2.909 r     -         
UART_Protocol_0.OR2_0                                                        OR2      Y        Out     0.103     3.012 r     -         
OR2_0_Y                                                                      Net      -        -       0.803     -           26        
UART_Protocol_0.mko_0.counter_3_i_0_a2[4]                                    CFG2     A        In      -         3.815 r     -         
UART_Protocol_0.mko_0.counter_3_i_0_a2[4]                                    CFG2     Y        Out     0.046     3.861 f     -         
N_62                                                                         Net      -        -       0.124     -           2         
UART_Protocol_0.mko_0.counter_3_i_0_a2_RNI1QSO[4]                            CFG4     B        In      -         3.985 f     -         
UART_Protocol_0.mko_0.counter_3_i_0_a2_RNI1QSO[4]                            CFG4     Y        Out     0.084     4.069 r     -         
N_3_i                                                                        Net      -        -       0.810     -           27        
UART_Protocol_0.mko_0.counter_5_cry_4                                        ARI1     B        In      -         4.880 r     -         
UART_Protocol_0.mko_0.counter_5_cry_4                                        ARI1     FCO      Out     0.328     5.208 r     -         
counter_5_cry_4                                                              Net      -        -       0.000     -           1         
UART_Protocol_0.mko_0.counter_5_cry_5_0                                      ARI1     FCI      In      -         5.208 r     -         
UART_Protocol_0.mko_0.counter_5_cry_5_0                                      ARI1     FCO      Out     0.008     5.216 r     -         
counter_5_cry_5                                                              Net      -        -       0.000     -           1         
UART_Protocol_0.mko_0.counter_5_cry_6_0                                      ARI1     FCI      In      -         5.216 r     -         
UART_Protocol_0.mko_0.counter_5_cry_6_0                                      ARI1     FCO      Out     0.008     5.224 r     -         
counter_5_cry_6                                                              Net      -        -       0.000     -           1         
UART_Protocol_0.mko_0.counter_5_cry_7_0                                      ARI1     FCI      In      -         5.224 r     -         
UART_Protocol_0.mko_0.counter_5_cry_7_0                                      ARI1     FCO      Out     0.008     5.232 r     -         
counter_5_cry_7                                                              Net      -        -       0.000     -           1         
UART_Protocol_0.mko_0.counter_5_cry_8                                        ARI1     FCI      In      -         5.232 r     -         
UART_Protocol_0.mko_0.counter_5_cry_8                                        ARI1     FCO      Out     0.008     5.240 r     -         
counter_5_cry_8                                                              Net      -        -       0.000     -           1         
UART_Protocol_0.mko_0.counter_5_cry_9_0                                      ARI1     FCI      In      -         5.240 r     -         
UART_Protocol_0.mko_0.counter_5_cry_9_0                                      ARI1     FCO      Out     0.008     5.248 r     -         
counter_5_cry_9                                                              Net      -        -       0.000     -           1         
UART_Protocol_0.mko_0.counter_5_cry_10_0                                     ARI1     FCI      In      -         5.248 r     -         
UART_Protocol_0.mko_0.counter_5_cry_10_0                                     ARI1     FCO      Out     0.008     5.256 r     -         
counter_5_cry_10                                                             Net      -        -       0.000     -           1         
UART_Protocol_0.mko_0.counter_5_cry_11                                       ARI1     FCI      In      -         5.256 r     -         
UART_Protocol_0.mko_0.counter_5_cry_11                                       ARI1     FCO      Out     0.008     5.264 r     -         
counter_5_cry_11                                                             Net      -        -       0.000     -           1         
UART_Protocol_0.mko_0.counter_5_cry_12_0                                     ARI1     FCI      In      -         5.264 r     -         
UART_Protocol_0.mko_0.counter_5_cry_12_0                                     ARI1     FCO      Out     0.008     5.272 r     -         
counter_5_cry_12                                                             Net      -        -       0.000     -           1         
UART_Protocol_0.mko_0.counter_5_cry_13_0                                     ARI1     FCI      In      -         5.272 r     -         
UART_Protocol_0.mko_0.counter_5_cry_13_0                                     ARI1     FCO      Out     0.008     5.280 r     -         
counter_5_cry_13                                                             Net      -        -       0.000     -           1         
UART_Protocol_0.mko_0.counter_5_cry_14_0                                     ARI1     FCI      In      -         5.280 r     -         
UART_Protocol_0.mko_0.counter_5_cry_14_0                                     ARI1     FCO      Out     0.008     5.288 r     -         
counter_5_cry_14                                                             Net      -        -       0.000     -           1         
UART_Protocol_0.mko_0.counter_5_cry_15_0                                     ARI1     FCI      In      -         5.288 r     -         
UART_Protocol_0.mko_0.counter_5_cry_15_0                                     ARI1     FCO      Out     0.008     5.296 r     -         
counter_5_cry_15                                                             Net      -        -       0.000     -           1         
UART_Protocol_0.mko_0.counter_5_cry_16                                       ARI1     FCI      In      -         5.296 r     -         
UART_Protocol_0.mko_0.counter_5_cry_16                                       ARI1     FCO      Out     0.008     5.304 r     -         
counter_5_cry_16                                                             Net      -        -       0.000     -           1         
UART_Protocol_0.mko_0.counter_5_cry_17_0                                     ARI1     FCI      In      -         5.304 r     -         
UART_Protocol_0.mko_0.counter_5_cry_17_0                                     ARI1     FCO      Out     0.008     5.312 r     -         
counter_5_cry_17                                                             Net      -        -       0.000     -           1         
UART_Protocol_0.mko_0.counter_5_cry_18                                       ARI1     FCI      In      -         5.312 r     -         
UART_Protocol_0.mko_0.counter_5_cry_18                                       ARI1     FCO      Out     0.008     5.320 r     -         
counter_5_cry_18                                                             Net      -        -       0.000     -           1         
UART_Protocol_0.mko_0.counter_5_cry_19_0                                     ARI1     FCI      In      -         5.320 r     -         
UART_Protocol_0.mko_0.counter_5_cry_19_0                                     ARI1     FCO      Out     0.008     5.328 r     -         
counter_5_cry_19                                                             Net      -        -       0.000     -           1         
UART_Protocol_0.mko_0.counter_5_cry_20_0                                     ARI1     FCI      In      -         5.328 r     -         
UART_Protocol_0.mko_0.counter_5_cry_20_0                                     ARI1     FCO      Out     0.008     5.336 r     -         
counter_5_cry_20                                                             Net      -        -       0.000     -           1         
UART_Protocol_0.mko_0.counter_5_cry_21_0                                     ARI1     FCI      In      -         5.336 r     -         
UART_Protocol_0.mko_0.counter_5_cry_21_0                                     ARI1     FCO      Out     0.008     5.344 r     -         
counter_5_cry_21                                                             Net      -        -       0.000     -           1         
UART_Protocol_0.mko_0.counter_5_cry_22_0                                     ARI1     FCI      In      -         5.344 r     -         
UART_Protocol_0.mko_0.counter_5_cry_22_0                                     ARI1     FCO      Out     0.008     5.352 r     -         
counter_5_cry_22                                                             Net      -        -       0.000     -           1         
UART_Protocol_0.mko_0.counter_5_cry_23_0                                     ARI1     FCI      In      -         5.352 r     -         
UART_Protocol_0.mko_0.counter_5_cry_23_0                                     ARI1     FCO      Out     0.008     5.360 r     -         
counter_5_cry_23                                                             Net      -        -       0.000     -           1         
UART_Protocol_0.mko_0.counter_5_cry_24_0                                     ARI1     FCI      In      -         5.360 r     -         
UART_Protocol_0.mko_0.counter_5_cry_24_0                                     ARI1     FCO      Out     0.008     5.368 r     -         
counter_5_cry_24                                                             Net      -        -       0.000     -           1         
UART_Protocol_0.mko_0.counter_5_s_25                                         ARI1     FCI      In      -         5.368 r     -         
UART_Protocol_0.mko_0.counter_5_s_25                                         ARI1     S        Out     0.300     5.668 r     -         
counter_5[25]                                                                Net      -        -       0.118     -           1         
UART_Protocol_0.mko_0.counter[25]                                            SLE      D        In      -         5.786 r     -         
=======================================================================================================================================
Total path delay (propagation time + setup) of 5.786 is 1.602(27.7%) logic and 4.183(72.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: ident_coreinst.comm_block_INST.dr2_tck
====================================



Starting Points with Worst Slack
********************************

                                                              Starting                                                                        Arrival            
Instance                                                      Reference                                  Type     Pin     Net                 Time        Slack  
                                                              Clock                                                                                              
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[0]     ident_coreinst.comm_block_INST.dr2_tck     SLE      Q       b9_OvyH3_saL[0]     0.218       998.562
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[1]     ident_coreinst.comm_block_INST.dr2_tck     SLE      Q       b9_OvyH3_saL[1]     0.218       999.658
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[2]     ident_coreinst.comm_block_INST.dr2_tck     SLE      Q       b9_OvyH3_saL[2]     0.218       999.658
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[3]     ident_coreinst.comm_block_INST.dr2_tck     SLE      Q       b9_OvyH3_saL[3]     0.218       999.658
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[4]     ident_coreinst.comm_block_INST.dr2_tck     SLE      Q       b9_OvyH3_saL[4]     0.218       999.658
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[5]     ident_coreinst.comm_block_INST.dr2_tck     SLE      Q       b9_OvyH3_saL[5]     0.218       999.658
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[6]     ident_coreinst.comm_block_INST.dr2_tck     SLE      Q       b9_OvyH3_saL[6]     0.218       999.658
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[7]     ident_coreinst.comm_block_INST.dr2_tck     SLE      Q       b9_OvyH3_saL[7]     0.218       999.658
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[8]     ident_coreinst.comm_block_INST.dr2_tck     SLE      Q       b9_OvyH3_saL[8]     0.218       999.658
=================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                              Starting                                                                          Required            
Instance                                                      Reference                                  Type      Pin      Net                 Time         Slack  
                                                              Clock                                                                                                 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw             ident_coreinst.comm_block_INST.dr2_tck     UJTAG     UTDO     b9_PLF_6lNa2        1000.000     998.562
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[0]     ident_coreinst.comm_block_INST.dr2_tck     SLE       D        b9_OvyH3_saL[1]     1000.000     999.658
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[1]     ident_coreinst.comm_block_INST.dr2_tck     SLE       D        b9_OvyH3_saL[2]     1000.000     999.658
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[2]     ident_coreinst.comm_block_INST.dr2_tck     SLE       D        b9_OvyH3_saL[3]     1000.000     999.658
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[3]     ident_coreinst.comm_block_INST.dr2_tck     SLE       D        b9_OvyH3_saL[4]     1000.000     999.658
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[4]     ident_coreinst.comm_block_INST.dr2_tck     SLE       D        b9_OvyH3_saL[5]     1000.000     999.658
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[5]     ident_coreinst.comm_block_INST.dr2_tck     SLE       D        b9_OvyH3_saL[6]     1000.000     999.658
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[6]     ident_coreinst.comm_block_INST.dr2_tck     SLE       D        b9_OvyH3_saL[7]     1000.000     999.658
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[7]     ident_coreinst.comm_block_INST.dr2_tck     SLE       D        b9_OvyH3_saL[8]     1000.000     999.658
====================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         1000.000

    - Propagation time:                      1.438
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.562

    Number of logic level(s):                1
    Starting point:                          ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[0] / Q
    Ending point:                            ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw / UTDO
    The start point is clocked by            ident_coreinst.comm_block_INST.dr2_tck [rising] (rise=0.000 fall=500.000 period=1000.000) on pin CLK
    The end   point is clocked by            System [rising]

Instance / Net                                                          Pin      Pin               Arrival     No. of    
Name                                                          Type      Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[0]     SLE       Q        Out     0.218     0.218 r     -         
b9_OvyH3_saL[0]                                               Net       -        -       0.124     -           2         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2             CFG4      C        In      -         0.342 r     -         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2             CFG4      Y        Out     0.148     0.490 r     -         
b9_PLF_6lNa2                                                  Net       -        -       0.948     -           1         
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw             UJTAG     UTDO     In      -         1.438 r     -         
=========================================================================================================================
Total path delay (propagation time + setup) of 1.438 is 0.366(25.5%) logic and 1.072(74.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: jtag_interface_x|b9_nv_oQwfYF
====================================



Starting Points with Worst Slack
********************************

                                                                       Starting                                                               Arrival          
Instance                                                               Reference                         Type     Pin     Net                 Time        Slack
                                                                       Clock                                                                                   
---------------------------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.FTDI_INST.b5_nUTGT.cntrl_chain.genblk1\.b3_nfs[1]       jtag_interface_x|b9_nv_oQwfYF     SLE      Q       b6_nfs_IF[1]        0.218       7.997
ident_coreinst.IICE_INST.b5_nUTGT.cntrl_chain.genblk1\.b3_nfs[1]       jtag_interface_x|b9_nv_oQwfYF     SLE      Q       b6_nfs_IF[1]        0.218       8.020
ident_coreinst.FTDI_INST.b5_nUTGT.cntrl_chain.genblk3\.b8_vABZ3qsY     jtag_interface_x|b9_nv_oQwfYF     SLE      Q       b11_vABZ3qsY_qH     0.218       9.066
===============================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                       Starting                                                                  Required          
Instance                                                               Reference                         Type     Pin     Net                    Time         Slack
                                                                       Clock                                                                                       
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.FTDI_INST.b5_nUTGT.cntrl_chain.genblk3\.b8_vABZ3qsY     jtag_interface_x|b9_nv_oQwfYF     SLE      SLn     b6_nfs_IF_i[1]         9.944        7.997
ident_coreinst.IICE_INST.b5_nUTGT.cntrl_chain.genblk3\.b8_vABZ3qsY     jtag_interface_x|b9_nv_oQwfYF     SLE      SLn     b6_nfs_IF_i[1]         9.944        8.020
ident_coreinst.FTDI_INST.b5_nUTGT.cntrl_chain.genblk3\.b8_vABZ3qsY     jtag_interface_x|b9_nv_oQwfYF     SLE      D       b8_vABZ3qsY_0          10.000       8.668
ident_coreinst.IICE_INST.b5_nUTGT.cntrl_chain.genblk3\.b8_vABZ3qsY     jtag_interface_x|b9_nv_oQwfYF     SLE      EN      b11_vABZ3qsY_XH_or     9.873        8.679
===================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.056
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.944

    - Propagation time:                      1.947
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 7.997

    Number of logic level(s):                1
    Starting point:                          ident_coreinst.FTDI_INST.b5_nUTGT.cntrl_chain.genblk1\.b3_nfs[1] / Q
    Ending point:                            ident_coreinst.FTDI_INST.b5_nUTGT.cntrl_chain.genblk3\.b8_vABZ3qsY / SLn
    The start point is clocked by            jtag_interface_x|b9_nv_oQwfYF [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            jtag_interface_x|b9_nv_oQwfYF [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                        Pin      Pin               Arrival     No. of    
Name                                                                         Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.FTDI_INST.b5_nUTGT.cntrl_chain.genblk1\.b3_nfs[1]             SLE      Q        Out     0.218     0.218 r     -         
b6_nfs_IF[1]                                                                 Net      -        -       0.764     -           21        
ident_coreinst.FTDI_INST.b5_nUTGT.cntrl_chain.genblk1\.b3_nfs_RNIPPL9[1]     CFG1     A        In      -         0.983 r     -         
ident_coreinst.FTDI_INST.b5_nUTGT.cntrl_chain.genblk1\.b3_nfs_RNIPPL9[1]     CFG1     Y        Out     0.046     1.029 f     -         
b6_nfs_IF_i[1]                                                               Net      -        -       0.918     -           35        
ident_coreinst.FTDI_INST.b5_nUTGT.cntrl_chain.genblk3\.b8_vABZ3qsY           SLE      SLn      In      -         1.947 f     -         
=======================================================================================================================================
Total path delay (propagation time + setup) of 2.003 is 0.320(16.0%) logic and 1.683(84.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: jtag_interface_x|b10_8Kz_rKlrtX
====================================



Starting Points with Worst Slack
********************************

                                                                         Starting                                                                      Arrival          
Instance                                                                 Reference                           Type     Pin     Net                      Time        Slack
                                                                         Clock                                                                                          
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[6]     jtag_interface_x|b10_8Kz_rKlrtX     SLE      Q       FTDI_comm2iice[1]        0.218       5.333
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[5]     jtag_interface_x|b10_8Kz_rKlrtX     SLE      Q       b13_nvmFL_fx2rbuQ[4]     0.218       5.366
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[3]     jtag_interface_x|b10_8Kz_rKlrtX     SLE      Q       FTDI_comm2iice[4]        0.201       5.402
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[4]     jtag_interface_x|b10_8Kz_rKlrtX     SLE      Q       b13_nvmFL_fx2rbuQ[3]     0.218       5.584
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[7]     jtag_interface_x|b10_8Kz_rKlrtX     SLE      Q       b13_nvmFL_fx2rbuQ[6]     0.218       5.632
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[1]     jtag_interface_x|b10_8Kz_rKlrtX     SLE      Q       b11_uRrc_WYOFjZ[1]       0.218       5.828
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[0]     jtag_interface_x|b10_8Kz_rKlrtX     SLE      Q       b11_uRrc_WYOFjZ[0]       0.201       5.882
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[2]     jtag_interface_x|b10_8Kz_rKlrtX     SLE      Q       FTDI_comm2iice[5]        0.218       6.035
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[8]     jtag_interface_x|b10_8Kz_rKlrtX     SLE      Q       b12_ORbIwXaEF_bd         0.218       8.035
========================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                      Starting                                                                Required          
Instance                                              Reference                           Type      Pin      Net              Time         Slack
                                                      Clock                                                                                     
------------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw     jtag_interface_x|b10_8Kz_rKlrtX     UJTAG     UTDO     b9_PLF_6lNa2     10.000       5.333
================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         10.000

    - Propagation time:                      4.667
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 5.333

    Number of logic level(s):                9
    Starting point:                          ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[6] / Q
    Ending point:                            ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw / UTDO
    The start point is clocked by            jtag_interface_x|b10_8Kz_rKlrtX [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            System [rising]

Instance / Net                                                                              Pin      Pin               Arrival     No. of    
Name                                                                              Type      Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[6]              SLE       Q        Out     0.218     0.218 r     -         
FTDI_comm2iice[1]                                                                 Net       -        -       0.674     -           12        
ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.m4_0                                    CFG2      A        In      -         0.892 r     -         
ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.m4_0                                    CFG2      Y        Out     0.051     0.943 r     -         
m4_0                                                                              Net       -        -       0.118     -           1         
ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.m4                                      CFG4      C        In      -         1.061 r     -         
ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.m4                                      CFG4      Y        Out     0.148     1.209 r     -         
N_30_mux                                                                          Net       -        -       0.579     -           5         
ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.m5                                      CFG2      A        In      -         1.788 r     -         
ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.m5                                      CFG2      Y        Out     0.051     1.839 r     -         
b7_yYh03wy6                                                                       Net       -        -       0.594     -           6         
ident_coreinst.FTDI_INST.b3_SoW.virOut.genblk1\.b13_PLF_2grFt_FH9_RNIJ4CI6[0]     CFG4      B        In      -         2.433 r     -         
ident_coreinst.FTDI_INST.b3_SoW.virOut.genblk1\.b13_PLF_2grFt_FH9_RNIJ4CI6[0]     CFG4      Y        Out     0.088     2.521 f     -         
N_846                                                                             Net       -        -       0.118     -           1         
ident_coreinst.FTDI_INST.b8_uKr_IFLY.b3_PLF_15_5_i_m2_2_0                         CFG4      D        In      -         2.639 f     -         
ident_coreinst.FTDI_INST.b8_uKr_IFLY.b3_PLF_15_5_i_m2_2_0                         CFG4      Y        Out     0.192     2.831 f     -         
N_37_2                                                                            Net       -        -       0.118     -           1         
ident_coreinst.comm_block_INST.b14_PLF_KDy1_qE33z_5                               CFG4      C        In      -         2.949 f     -         
ident_coreinst.comm_block_INST.b14_PLF_KDy1_qE33z_5                               CFG4      Y        Out     0.145     3.094 f     -         
b14_PLF_KDy1_qE33z_5                                                              Net       -        -       0.118     -           1         
ident_coreinst.comm_block_INST.b14_PLF_KDy1_qE33z                                 CFG4      A        In      -         3.212 f     -         
ident_coreinst.comm_block_INST.b14_PLF_KDy1_qE33z                                 CFG4      Y        Out     0.048     3.260 f     -         
b14_PLF_KDy1_qE33z                                                                Net       -        -       0.118     -           1         
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b3_PLF_1_0                              CFG4      C        In      -         3.378 f     -         
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b3_PLF_1_0                              CFG4      Y        Out     0.145     3.523 f     -         
b6_PLF_Bq_1                                                                       Net       -        -       0.118     -           1         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2                                 CFG4      B        In      -         3.641 f     -         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2                                 CFG4      Y        Out     0.077     3.719 f     -         
b9_PLF_6lNa2                                                                      Net       -        -       0.948     -           1         
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                                 UJTAG     UTDO     In      -         4.667 f     -         
=============================================================================================================================================
Total path delay (propagation time + setup) of 4.667 is 1.163(24.9%) logic and 3.504(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: jtag_interface_x|identify_clk_int_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                             Starting                                                                                  Arrival          
Instance                                                     Reference                                            Type     Pin     Net                 Time        Slack
                                                             Clock                                                                                                      
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b9_v_mzCDYXs[4]     jtag_interface_x|identify_clk_int_inferred_clock     SLE      Q       b9_v_mzCDYXs[4]     0.201       5.986
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b9_v_mzCDYXs[0]     jtag_interface_x|identify_clk_int_inferred_clock     SLE      Q       b9_v_mzCDYXs[0]     0.201       6.100
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b9_v_mzCDYXs[3]     jtag_interface_x|identify_clk_int_inferred_clock     SLE      Q       b9_v_mzCDYXs[3]     0.201       6.130
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b9_v_mzCDYXs[2]     jtag_interface_x|identify_clk_int_inferred_clock     SLE      Q       b9_v_mzCDYXs[2]     0.201       6.233
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b9_v_mzCDYXs[1]     jtag_interface_x|identify_clk_int_inferred_clock     SLE      Q       b9_v_mzCDYXs[1]     0.201       6.295
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b9_v_mzCDYXs[5]     jtag_interface_x|identify_clk_int_inferred_clock     SLE      Q       b9_v_mzCDYXs[5]     0.218       6.324
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b9_v_mzCDYXs[7]     jtag_interface_x|identify_clk_int_inferred_clock     SLE      Q       b9_v_mzCDYXs[7]     0.218       6.356
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b9_v_mzCDYXs[6]     jtag_interface_x|identify_clk_int_inferred_clock     SLE      Q       b9_v_mzCDYXs[6]     0.201       6.393
ident_coreinst.FTDI_INST.b3_SoW.genblk9\.b9_v_mzCDYXs[7]     jtag_interface_x|identify_clk_int_inferred_clock     SLE      Q       b9_v_mzCDYXs[7]     0.218       6.431
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b9_v_mzCDYXs[8]     jtag_interface_x|identify_clk_int_inferred_clock     SLE      Q       b9_v_mzCDYXs[8]     0.201       6.439
========================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                             Starting                                                                                              Required          
Instance                                                     Reference                                            Type        Pin            Net                   Time         Slack
                                                             Clock                                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0     jtag_interface_x|identify_clk_int_inferred_clock     RAM1K20     A_ADDR[5]      b9_v_mzCDYXs_8[0]     9.385        5.986
ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0     jtag_interface_x|identify_clk_int_inferred_clock     RAM1K20     A_ADDR[6]      b9_v_mzCDYXs_8[1]     9.385        5.986
ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0     jtag_interface_x|identify_clk_int_inferred_clock     RAM1K20     A_ADDR[7]      b9_v_mzCDYXs_8[2]     9.385        5.986
ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0     jtag_interface_x|identify_clk_int_inferred_clock     RAM1K20     A_ADDR[8]      b9_v_mzCDYXs_8[3]     9.385        5.986
ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0     jtag_interface_x|identify_clk_int_inferred_clock     RAM1K20     A_ADDR[9]      b9_v_mzCDYXs_8[4]     9.385        5.986
ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0     jtag_interface_x|identify_clk_int_inferred_clock     RAM1K20     A_ADDR[10]     b9_v_mzCDYXs_8[5]     9.385        5.986
ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0     jtag_interface_x|identify_clk_int_inferred_clock     RAM1K20     A_ADDR[11]     b9_v_mzCDYXs_8[6]     9.385        5.986
ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0     jtag_interface_x|identify_clk_int_inferred_clock     RAM1K20     A_ADDR[12]     b9_v_mzCDYXs_8[7]     9.385        5.986
ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0     jtag_interface_x|identify_clk_int_inferred_clock     RAM1K20     A_ADDR[13]     b9_v_mzCDYXs_8[8]     9.385        5.986
ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_1     jtag_interface_x|identify_clk_int_inferred_clock     RAM1K20     A_ADDR[5]      b9_v_mzCDYXs_8[0]     9.385        5.986
=====================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.615
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.385

    - Propagation time:                      3.399
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 5.986

    Number of logic level(s):                4
    Starting point:                          ident_coreinst.IICE_INST.b3_SoW.genblk9\.b9_v_mzCDYXs[4] / Q
    Ending point:                            ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0 / A_ADDR[6]
    The start point is clocked by            jtag_interface_x|identify_clk_int_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            jtag_interface_x|identify_clk_int_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin A_CLK

Instance / Net                                                                    Pin           Pin               Arrival     No. of    
Name                                                                  Type        Name          Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b9_v_mzCDYXs[4]              SLE         Q             Out     0.201     0.201 f     -         
b9_v_mzCDYXs[4]                                                       Net         -             -       0.547     -           3         
ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.N_873_a2_5                  CFG4        D             In      -         0.748 f     -         
ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.N_873_a2_5                  CFG4        Y             Out     0.192     0.939 f     -         
N_873_a2_5                                                            Net         -             -       0.118     -           1         
ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.N_873_a2_7                  CFG3        C             In      -         1.057 f     -         
ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.N_873_a2_7                  CFG3        Y             Out     0.145     1.203 f     -         
N_873_a2_7                                                            Net         -             -       0.118     -           1         
ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.N_873_a2                    CFG4        D             In      -         1.321 f     -         
ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.N_873_a2                    CFG4        Y             Out     0.192     1.512 f     -         
N_887_i                                                               Net         -             -       0.738     -           18        
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b9_v_mzCDYXs_RNI1KSM5[1]     CFG3        B             In      -         2.250 f     -         
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b9_v_mzCDYXs_RNI1KSM5[1]     CFG3        Y             Out     0.084     2.334 r     -         
b9_v_mzCDYXs_8[1]                                                     Net         -             -       1.065     -           5         
ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0              RAM1K20     A_ADDR[6]     In      -         3.399 r     -         
========================================================================================================================================
Total path delay (propagation time + setup) of 4.014 is 1.429(35.6%) logic and 2.586(64.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                                   Starting                                                                            Arrival          
Instance                                                           Reference     Type      Pin               Net                                       Time        Slack
                                                                   Clock                                                                                                
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                  System        UJTAG     UIREG[4]          b6_uS_MrX[3]                              0.000       3.347
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                  System        UJTAG     UIREG[3]          b6_uS_MrX[2]                              0.000       3.384
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                  System        UJTAG     UIREG[2]          b6_uS_MrX[1]                              0.000       3.400
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                  System        UJTAG     UIREG[5]          b6_uS_MrX[4]                              0.000       3.501
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                  System        UJTAG     UIREG[1]          b6_uS_MrX[0]                              0.000       3.581
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                  System        UJTAG     UIREG[6]          b3_1Um                                    0.000       4.218
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                  System        UJTAG     UDRSH             b5_OvyH3                                  0.000       5.473
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                  System        UJTAG     UDRCAP            b7_nFG0rDY                                0.000       6.244
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                  System        UJTAG     UDRUPD            b9_Rcmi_KsDw_UDRUPD                       0.000       8.342
Clock_Reset_0.PF_INIT_MONITOR_C0_0.PF_INIT_MONITOR_C0_0.I_INIT     System        INIT      UIC_INIT_DONE     PF_INIT_MONITOR_C0_0_DEVICE_INIT_DONE     0.000       8.729
========================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                             Starting                                                       Required          
Instance                                                     Reference     Type        Pin            Net                   Time         Slack
                                                             Clock                                                                            
----------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0     System        RAM1K20     A_ADDR[13]     b9_v_mzCDYXs_8[8]     9.385        3.347
ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_1     System        RAM1K20     A_ADDR[13]     b9_v_mzCDYXs_8[8]     9.385        3.347
ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_2     System        RAM1K20     A_ADDR[13]     b9_v_mzCDYXs_8[8]     9.385        3.347
ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3     System        RAM1K20     A_ADDR[13]     b9_v_mzCDYXs_8[8]     9.385        3.347
ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_4     System        RAM1K20     A_ADDR[13]     b9_v_mzCDYXs_8[8]     9.385        3.347
ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0     System        RAM1K20     A_ADDR[12]     b9_v_mzCDYXs_8[7]     9.385        3.355
ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_1     System        RAM1K20     A_ADDR[12]     b9_v_mzCDYXs_8[7]     9.385        3.355
ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_2     System        RAM1K20     A_ADDR[12]     b9_v_mzCDYXs_8[7]     9.385        3.355
ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3     System        RAM1K20     A_ADDR[12]     b9_v_mzCDYXs_8[7]     9.385        3.355
ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_4     System        RAM1K20     A_ADDR[12]     b9_v_mzCDYXs_8[7]     9.385        3.355
==============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.615
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.385

    - Propagation time:                      6.038
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 3.347

    Number of logic level(s):                17
    Starting point:                          ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw / UIREG[4]
    Ending point:                            ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0 / A_ADDR[13]
    The start point is clocked by            System [rising]
    The end   point is clocked by            jtag_interface_x|identify_clk_int_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin A_CLK

Instance / Net                                                                            Pin            Pin               Arrival     No. of    
Name                                                                          Type        Name           Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                             UJTAG       UIREG[4]       Out     0.000     0.000 f     -         
b6_uS_MrX[3]                                                                  Net         -              -       0.118     -           1         
ident_coreinst.FTDI_INST.b3_SoW.genblk9\.b11_nFG0rDY_9e2c_3                   CFG2        B              In      -         0.118 f     -         
ident_coreinst.FTDI_INST.b3_SoW.genblk9\.b11_nFG0rDY_9e2c_3                   CFG2        Y              Out     0.084     0.202 r     -         
b9_96_cLqgOF5_2                                                               Net         -              -       0.563     -           4         
ident_coreinst.comm_block_INST.jtagi.b9_96_cLqgOF5                            CFG4        B              In      -         0.765 r     -         
ident_coreinst.comm_block_INST.jtagi.b9_96_cLqgOF5                            CFG4        Y              Out     0.083     0.848 r     -         
b9_96_cLqgOF5                                                                 Net         -              -       0.594     -           6         
ident_coreinst.comm_block_INST.b11_uRrc_9urXBb[1]                             CFG3        C              In      -         1.443 r     -         
ident_coreinst.comm_block_INST.b11_uRrc_9urXBb[1]                             CFG3        Y              Out     0.148     1.591 r     -         
IICE_comm2iice[6]                                                             Net         -              -       0.579     -           5         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b7_nUTQ_9u_0_a2_0                        CFG4        C              In      -         2.170 r     -         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b7_nUTQ_9u_0_a2_0                        CFG4        Y              Out     0.148     2.318 r     -         
N_69                                                                          Net         -              -       0.609     -           7         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b9_OFWNT9_ab_0_a2                        CFG4        C              In      -         2.927 r     -         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b9_OFWNT9_ab_0_a2                        CFG4        Y              Out     0.148     3.075 r     -         
b9_OFWNT9_ab                                                                  Net         -              -       0.563     -           4         
ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk9\.b9_v_mzCDYXs36             CFG4        B              In      -         3.638 r     -         
ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk9\.b9_v_mzCDYXs36             CFG4        Y              Out     0.083     3.721 r     -         
b9_v_mzCDYXs36                                                                Net         -              -       0.124     -           2         
ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.b9_v_mzCDYXs_1_sqmuxa_1_RNI629R     ARI1        D              In      -         3.845 r     -         
ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.b9_v_mzCDYXs_1_sqmuxa_1_RNI629R     ARI1        FCO            Out     0.492     4.337 r     -         
b9_v_mzCDYXs_cry_0_cy                                                         Net         -              -       0.000     -           1         
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b9_v_mzCDYXs_RNIHLE61[0]             ARI1        FCI            In      -         4.337 r     -         
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b9_v_mzCDYXs_RNIHLE61[0]             ARI1        FCO            Out     0.008     4.345 r     -         
b9_v_mzCDYXs_cry_0                                                            Net         -              -       0.000     -           1         
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b9_v_mzCDYXs_RNIT9KH1[1]             ARI1        FCI            In      -         4.345 r     -         
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b9_v_mzCDYXs_RNIT9KH1[1]             ARI1        FCO            Out     0.008     4.353 r     -         
b9_v_mzCDYXs_cry_1                                                            Net         -              -       0.000     -           1         
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b9_v_mzCDYXs_RNIAVPS1[2]             ARI1        FCI            In      -         4.353 r     -         
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b9_v_mzCDYXs_RNIAVPS1[2]             ARI1        FCO            Out     0.008     4.361 r     -         
b9_v_mzCDYXs_cry_2                                                            Net         -              -       0.000     -           1         
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b9_v_mzCDYXs_RNIOLV72[3]             ARI1        FCI            In      -         4.361 r     -         
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b9_v_mzCDYXs_RNIOLV72[3]             ARI1        FCO            Out     0.008     4.369 r     -         
b9_v_mzCDYXs_cry_3                                                            Net         -              -       0.000     -           1         
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b9_v_mzCDYXs_RNI7D5J2[4]             ARI1        FCI            In      -         4.369 r     -         
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b9_v_mzCDYXs_RNI7D5J2[4]             ARI1        FCO            Out     0.008     4.377 r     -         
b9_v_mzCDYXs_cry_4                                                            Net         -              -       0.000     -           1         
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b9_v_mzCDYXs_RNIN5BU2[5]             ARI1        FCI            In      -         4.377 r     -         
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b9_v_mzCDYXs_RNIN5BU2[5]             ARI1        FCO            Out     0.008     4.385 r     -         
b9_v_mzCDYXs_cry_5                                                            Net         -              -       0.000     -           1         
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b9_v_mzCDYXs_RNI8VG93[6]             ARI1        FCI            In      -         4.385 r     -         
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b9_v_mzCDYXs_RNI8VG93[6]             ARI1        FCO            Out     0.008     4.393 r     -         
b9_v_mzCDYXs_cry_6                                                            Net         -              -       0.000     -           1         
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b9_v_mzCDYXs_RNIQPMK3[7]             ARI1        FCI            In      -         4.393 r     -         
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b9_v_mzCDYXs_RNIQPMK3[7]             ARI1        FCO            Out     0.008     4.401 r     -         
b9_v_mzCDYXs_cry_7                                                            Net         -              -       0.000     -           1         
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b9_v_mzCDYXs_RNIDLSV3[8]             ARI1        FCI            In      -         4.401 r     -         
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b9_v_mzCDYXs_RNIDLSV3[8]             ARI1        S              Out     0.300     4.701 r     -         
b9_v_mzCDYXs_RNIDLSV3_S[8]                                                    Net         -              -       0.124     -           2         
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b9_v_mzCDYXs_RNIHV458[8]             CFG3        C              In      -         4.825 r     -         
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b9_v_mzCDYXs_RNIHV458[8]             CFG3        Y              Out     0.148     4.973 r     -         
b9_v_mzCDYXs_8[8]                                                             Net         -              -       1.065     -           5         
ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0                      RAM1K20     A_ADDR[13]     In      -         6.038 r     -         
=================================================================================================================================================
Total path delay (propagation time + setup) of 6.653 is 2.313(34.8%) logic and 4.340(65.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:26s; CPU Time elapsed 0h:00m:14s; Memory used current: 246MB peak: 297MB)


Finished timing report (Real Time elapsed 0h:00m:26s; CPU Time elapsed 0h:00m:14s; Memory used current: 246MB peak: 297MB)

---------------------------------------
Resource Usage Report for Top 

Mapping to part: mpf300tfcg1152-1
Cell usage:
CLKINT          10 uses
INIT            1 use
INV             18 uses
OR2             2 uses
OR4             192 uses
OSC_RC160MHZ    1 use
PLL             1 use
UJTAG           1 use
CFG1           95 uses
CFG2           1030 uses
CFG3           1688 uses
CFG4           3881 uses

Carry cells:
ARI1            2592 uses - used for arithmetic functions
ARI1            106 uses - used for Wide-Mux implementation
Total ARI1      2698 uses


Sequential Cells: 
SLE            9014 uses

DSP Blocks:    0 of 924 (0%)

I/O ports: 120
I/O primitives: 107
BIBUF          34 uses
INBUF          21 uses
INBUF_DIFF     1 use
OUTBUF         41 uses
OUTBUF_DIFF    4 uses
TRIBUFF        6 uses


Global Clock Buffers: 10

RAM/ROM usage summary
Total Block RAMs (RAM1K20) : 900 of 952 (94%)

Total LUTs:    9392

Extra resources required for RAM and MACC_PA interface logic during P&R:

RAM64X12 Interface Logic : SLEs = 0; LUTs = 0;
RAM1K20  Interface Logic : SLEs = 32400; LUTs = 32400;
MACC_PA     Interface Logic : SLEs = 0; LUTs = 0;
MACC_PA_BC_ROM     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  9014 + 0 + 32400 + 0 = 41414;
Total number of LUTs after P&R:  9392 + 0 + 32400 + 0 = 41792;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:26s; CPU Time elapsed 0h:00m:14s; Memory used current: 72MB peak: 297MB)

Process took 0h:00m:26s realtime, 0h:00m:14s cputime
# Wed Aug 23 21:31:38 2023

###########################################################]
