m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/emirc/Desktop/CodeWorks/verilog/1901042674_project2/simulation/modelsim
vadder
Z1 !s110 1701883725
!i10b 1
!s100 0O[JOJ2Jhgo<69d:@_]N20
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
ICHPMCXJ389;^C2fD<>h=M0
Z3 VDg1SIo80bB@j0V0VzS_@n1
R0
w1701881434
8C:/Users/emirc/Desktop/CodeWorks/verilog/1901042674_project2/my_modules/adder.v
FC:/Users/emirc/Desktop/CodeWorks/verilog/1901042674_project2/my_modules/adder.v
!i122 6
L0 1 17
Z4 OV;L;2020.1;71
r1
!s85 0
31
Z5 !s108 1701883725.000000
!s107 C:/Users/emirc/Desktop/CodeWorks/verilog/1901042674_project2/my_modules/adder.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/emirc/Desktop/CodeWorks/verilog/1901042674_project2/my_modules|C:/Users/emirc/Desktop/CodeWorks/verilog/1901042674_project2/my_modules/adder.v|
!i113 1
Z6 o-vlog01compat -work work
Z7 !s92 -vlog01compat -work work +incdir+C:/Users/emirc/Desktop/CodeWorks/verilog/1901042674_project2/my_modules
Z8 tCvgOpt 0
vcla_4bit
R1
!i10b 1
!s100 6AV_F<Y[SNg_Re[QiAC<`1
R2
I2@RAKh<@1heUmgJgcg1AC1
R3
R0
w1701849772
8C:/Users/emirc/Desktop/CodeWorks/verilog/1901042674_project2/my_modules/cla_4bit.v
FC:/Users/emirc/Desktop/CodeWorks/verilog/1901042674_project2/my_modules/cla_4bit.v
!i122 5
L0 1 27
R4
r1
!s85 0
31
R5
!s107 C:/Users/emirc/Desktop/CodeWorks/verilog/1901042674_project2/my_modules/cla_4bit.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/emirc/Desktop/CodeWorks/verilog/1901042674_project2/my_modules|C:/Users/emirc/Desktop/CodeWorks/verilog/1901042674_project2/my_modules/cla_4bit.v|
!i113 1
R6
R7
R8
vcla_8bit
R1
!i10b 1
!s100 9o^BIk1T2h6l0dDT;?:kO1
R2
IGkT;;^J?RhM0WDDWf5j5h1
R3
R0
w1701851388
8C:/Users/emirc/Desktop/CodeWorks/verilog/1901042674_project2/my_modules/cla_8bit.v
FC:/Users/emirc/Desktop/CodeWorks/verilog/1901042674_project2/my_modules/cla_8bit.v
!i122 7
L0 1 12
R4
r1
!s85 0
31
R5
!s107 C:/Users/emirc/Desktop/CodeWorks/verilog/1901042674_project2/my_modules/cla_8bit.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/emirc/Desktop/CodeWorks/verilog/1901042674_project2/my_modules|C:/Users/emirc/Desktop/CodeWorks/verilog/1901042674_project2/my_modules/cla_8bit.v|
!i113 1
R6
R7
R8
vcll_4bit
R1
!i10b 1
!s100 P9UG106D=iUHJz2V^Lh6Q0
R2
Iib_kSGSCjTWGm_mFzGfMC3
R3
R0
w1701847961
8C:/Users/emirc/Desktop/CodeWorks/verilog/1901042674_project2/my_modules/cll_4bit.v
FC:/Users/emirc/Desktop/CodeWorks/verilog/1901042674_project2/my_modules/cll_4bit.v
!i122 4
L0 1 34
R4
r1
!s85 0
31
R5
!s107 C:/Users/emirc/Desktop/CodeWorks/verilog/1901042674_project2/my_modules/cll_4bit.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/emirc/Desktop/CodeWorks/verilog/1901042674_project2/my_modules|C:/Users/emirc/Desktop/CodeWorks/verilog/1901042674_project2/my_modules/cll_4bit.v|
!i113 1
R6
R7
R8
vfa
R1
!i10b 1
!s100 @hJoPU]L:^aS9;JffzUTo1
R2
IEK92cW0JXh@lkD_:f2H@Q2
R3
R0
w1701596755
8C:/Users/emirc/Desktop/CodeWorks/verilog/1901042674_project2/my_modules/fa.v
FC:/Users/emirc/Desktop/CodeWorks/verilog/1901042674_project2/my_modules/fa.v
!i122 3
L0 1 20
R4
r1
!s85 0
31
R5
!s107 C:/Users/emirc/Desktop/CodeWorks/verilog/1901042674_project2/my_modules/fa.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/emirc/Desktop/CodeWorks/verilog/1901042674_project2/my_modules|C:/Users/emirc/Desktop/CodeWorks/verilog/1901042674_project2/my_modules/fa.v|
!i113 1
R6
R7
R8
vmod
R1
!i10b 1
!s100 7nlNR3W2Qg`<EaUb0cV1V0
R2
In4NM]]EYf64UiObTLl0MH0
R3
R0
w1701521670
8C:/Users/emirc/Desktop/CodeWorks/verilog/1901042674_project2/my_modules/mod.v
FC:/Users/emirc/Desktop/CodeWorks/verilog/1901042674_project2/my_modules/mod.v
!i122 2
L0 1 43
R4
r1
!s85 0
31
R5
!s107 C:/Users/emirc/Desktop/CodeWorks/verilog/1901042674_project2/my_modules/mod.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/emirc/Desktop/CodeWorks/verilog/1901042674_project2/my_modules|C:/Users/emirc/Desktop/CodeWorks/verilog/1901042674_project2/my_modules/mod.v|
!i113 1
R6
R7
R8
vmod_cu
R1
!i10b 1
!s100 O@<TdWD=4iE2dfM[WETS43
R2
IML0[eWc1g5PjP>Ko_kHSS3
R3
R0
w1701522112
8C:/Users/emirc/Desktop/CodeWorks/verilog/1901042674_project2/my_modules/mod_cu.v
FC:/Users/emirc/Desktop/CodeWorks/verilog/1901042674_project2/my_modules/mod_cu.v
!i122 1
L0 1 70
R4
r1
!s85 0
31
Z9 !s108 1701883724.000000
!s107 C:/Users/emirc/Desktop/CodeWorks/verilog/1901042674_project2/my_modules/mod_cu.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/emirc/Desktop/CodeWorks/verilog/1901042674_project2/my_modules|C:/Users/emirc/Desktop/CodeWorks/verilog/1901042674_project2/my_modules/mod_cu.v|
!i113 1
R6
R7
R8
vmod_dp
!s110 1701883724
!i10b 1
!s100 A_Wc__`0[;Lb3KK1U5djn1
R2
If0HX:3Y6>4na^[hlQ>3;S0
R3
R0
w1701883707
8C:/Users/emirc/Desktop/CodeWorks/verilog/1901042674_project2/my_modules/mod_dp.v
FC:/Users/emirc/Desktop/CodeWorks/verilog/1901042674_project2/my_modules/mod_dp.v
!i122 0
L0 1 58
R4
r1
!s85 0
31
R9
!s107 C:/Users/emirc/Desktop/CodeWorks/verilog/1901042674_project2/my_modules/mod_dp.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/emirc/Desktop/CodeWorks/verilog/1901042674_project2/my_modules|C:/Users/emirc/Desktop/CodeWorks/verilog/1901042674_project2/my_modules/mod_dp.v|
!i113 1
R6
R7
R8
vmod_tb
R1
!i10b 1
!s100 5BoM]<Ij>JYa`?;d;ol593
R2
I0i8TA=B2RH@4liXf;L^e72
R3
R0
w1701883702
8C:/Users/emirc/Desktop/CodeWorks/verilog/1901042674_project2/my_modules/mod_tb.v
FC:/Users/emirc/Desktop/CodeWorks/verilog/1901042674_project2/my_modules/mod_tb.v
!i122 8
L0 3 86
R4
r1
!s85 0
31
R5
!s107 C:/Users/emirc/Desktop/CodeWorks/verilog/1901042674_project2/my_modules/mod_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/emirc/Desktop/CodeWorks/verilog/1901042674_project2/my_modules|C:/Users/emirc/Desktop/CodeWorks/verilog/1901042674_project2/my_modules/mod_tb.v|
!i113 1
R6
R7
R8
