PPA Report for RangeDetector_StateHold.v (Module: RangeDetector_StateHold)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 12
FF Count: 3
IO Count: 19
Cell Count: 85

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 1057.08 MHz
Reg-to-Reg Critical Path Delay: 0.806 ns

POWER METRICS:
-------------
Total Power Consumption: 0.452 W
