

================================================================
== Vitis HLS Report for 'first_func'
================================================================
* Date:           Wed Oct  9 10:12:43 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        prbs_7_taps
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  0.287 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       2|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|       -|    -|
|Register         |        -|     -|       8|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|       8|       2|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------+----------+----+---+----+------------+------------+
    |   Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------+----------+----+---+----+------------+------------+
    |bit_xor_fu_34_p2  |       xor|   0|  0|   2|           1|           1|
    +------------------+----------+----+---+----+------------+------------+
    |Total             |          |   0|  0|   2|           1|           1|
    +------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |ap_CS_fsm       |  1|   0|    1|          0|
    |lfsr_shift_V_1  |  7|   0|    7|          0|
    +----------------+---+----+-----+-----------+
    |Total           |  8|   0|    8|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|    first_func|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|    first_func|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|    first_func|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|    first_func|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|    first_func|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|    first_func|  return value|
|ap_return  |  out|    1|  ap_ctrl_hs|    first_func|  return value|
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.28>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%lfsr_shift_V_1_load = load i7 %lfsr_shift_V_1"   --->   Operation 2 'load' 'lfsr_shift_V_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %lfsr_shift_V_1_load, i32 6" [prbs_7_taps/source/prbs.cpp:21]   --->   Operation 3 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %lfsr_shift_V_1_load, i32 5" [prbs_7_taps/source/prbs.cpp:21]   --->   Operation 4 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.28ns)   --->   "%bit_xor = xor i1 %tmp, i1 %tmp_2" [prbs_7_taps/source/prbs.cpp:21]   --->   Operation 5 'xor' 'bit_xor' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %lfsr_shift_V_1_load, i32 1, i32 6"   --->   Operation 6 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%ret_V = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %bit_xor, i6 %lshr_ln"   --->   Operation 7 'bitconcatenate' 'ret_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%store_ln24 = store i7 %ret_V, i7 %lfsr_shift_V_1" [prbs_7_taps/source/prbs.cpp:24]   --->   Operation 8 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%ret_ln26 = ret i1 %bit_xor" [prbs_7_taps/source/prbs.cpp:26]   --->   Operation 9 'ret' 'ret_ln26' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ lfsr_shift_V_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
lfsr_shift_V_1_load (load          ) [ 00]
tmp                 (bitselect     ) [ 00]
tmp_2               (bitselect     ) [ 00]
bit_xor             (xor           ) [ 00]
lshr_ln             (partselect    ) [ 00]
ret_V               (bitconcatenate) [ 00]
store_ln24          (store         ) [ 00]
ret_ln26            (ret           ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="lfsr_shift_V_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lfsr_shift_V_1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i7.i32"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i1.i6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1004" name="lfsr_shift_V_1_load_load_fu_14">
<pin_list>
<pin id="15" dir="0" index="0" bw="7" slack="0"/>
<pin id="16" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lfsr_shift_V_1_load/1 "/>
</bind>
</comp>

<comp id="18" class="1004" name="tmp_fu_18">
<pin_list>
<pin id="19" dir="0" index="0" bw="1" slack="0"/>
<pin id="20" dir="0" index="1" bw="7" slack="0"/>
<pin id="21" dir="0" index="2" bw="4" slack="0"/>
<pin id="22" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="26" class="1004" name="tmp_2_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="1" slack="0"/>
<pin id="28" dir="0" index="1" bw="7" slack="0"/>
<pin id="29" dir="0" index="2" bw="4" slack="0"/>
<pin id="30" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="bit_xor_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="1" slack="0"/>
<pin id="36" dir="0" index="1" bw="1" slack="0"/>
<pin id="37" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="bit_xor/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="lshr_ln_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="6" slack="0"/>
<pin id="42" dir="0" index="1" bw="7" slack="0"/>
<pin id="43" dir="0" index="2" bw="1" slack="0"/>
<pin id="44" dir="0" index="3" bw="4" slack="0"/>
<pin id="45" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="ret_V_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="7" slack="0"/>
<pin id="52" dir="0" index="1" bw="1" slack="0"/>
<pin id="53" dir="0" index="2" bw="6" slack="0"/>
<pin id="54" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ret_V/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="store_ln24_store_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="7" slack="0"/>
<pin id="60" dir="0" index="1" bw="7" slack="0"/>
<pin id="61" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="17"><net_src comp="0" pin="0"/><net_sink comp="14" pin=0"/></net>

<net id="23"><net_src comp="2" pin="0"/><net_sink comp="18" pin=0"/></net>

<net id="24"><net_src comp="14" pin="1"/><net_sink comp="18" pin=1"/></net>

<net id="25"><net_src comp="4" pin="0"/><net_sink comp="18" pin=2"/></net>

<net id="31"><net_src comp="2" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="32"><net_src comp="14" pin="1"/><net_sink comp="26" pin=1"/></net>

<net id="33"><net_src comp="6" pin="0"/><net_sink comp="26" pin=2"/></net>

<net id="38"><net_src comp="18" pin="3"/><net_sink comp="34" pin=0"/></net>

<net id="39"><net_src comp="26" pin="3"/><net_sink comp="34" pin=1"/></net>

<net id="46"><net_src comp="8" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="47"><net_src comp="14" pin="1"/><net_sink comp="40" pin=1"/></net>

<net id="48"><net_src comp="10" pin="0"/><net_sink comp="40" pin=2"/></net>

<net id="49"><net_src comp="4" pin="0"/><net_sink comp="40" pin=3"/></net>

<net id="55"><net_src comp="12" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="34" pin="2"/><net_sink comp="50" pin=1"/></net>

<net id="57"><net_src comp="40" pin="4"/><net_sink comp="50" pin=2"/></net>

<net id="62"><net_src comp="50" pin="3"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: lfsr_shift_V_1 | {1 }
 - Input state : 
	Port: first_func : lfsr_shift_V_1 | {1 }
  - Chain level:
	State 1
		tmp : 1
		tmp_2 : 1
		bit_xor : 2
		lshr_ln : 1
		ret_V : 2
		store_ln24 : 3
		ret_ln26 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------|---------|---------|
| Operation| Functional Unit|    FF   |   LUT   |
|----------|----------------|---------|---------|
|    xor   |  bit_xor_fu_34 |    0    |    2    |
|----------|----------------|---------|---------|
| bitselect|    tmp_fu_18   |    0    |    0    |
|          |   tmp_2_fu_26  |    0    |    0    |
|----------|----------------|---------|---------|
|partselect|  lshr_ln_fu_40 |    0    |    0    |
|----------|----------------|---------|---------|
|bitconcatenate|   ret_V_fu_50  |    0    |    0    |
|----------|----------------|---------|---------|
|   Total  |                |    0    |    2    |
|----------|----------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |    2   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |    2   |
+-----------+--------+--------+
