TrivialCPU: Test Completed Successfuly
TrivialCPU: Test Completed Successfuly
TrivialCPU: Test Completed Successfuly
TrivialCPU: Test Completed Successfuly
TrivialCPU: Test Completed Successfuly
TrivialCPU: Test Completed Successfuly
TrivialCPU cpu2 Finished after 1500 issued reads, 1500 returned (15837 clocks)
	96 Noncacheable Reads
	14 Noncacheable Writes
TrivialCPU cpu1 Finished after 1500 issued reads, 1500 returned (17347 clocks)
	93 Noncacheable Reads
	7 Noncacheable Writes
TrivialCPU cpu0 Finished after 1500 issued reads, 1500 returned (18057 clocks)
	67 Noncacheable Reads
	11 Noncacheable Writes
TrivialCPU cpu3 Finished after 1500 issued reads, 1500 returned (17609 clocks)
	86 Noncacheable Reads
	9 Noncacheable Writes
TrivialCPU cpu4 Finished after 1500 issued reads, 1500 returned (17649 clocks)
	76 Noncacheable Reads
	7 Noncacheable Writes
TrivialCPU cpu5 Finished after 1500 issued reads, 1500 returned (14807 clocks)
	66 Noncacheable Reads
	12 Noncacheable Writes
 network.send_bit_count.port0 : Accumulator : Sum.u64 = 538176; SumSQ.u64 = 275036160; Count.u64 = 1850; 
 network.send_packet_count.port0 : Accumulator : Sum.u64 = 1850; SumSQ.u64 = 1850; Count.u64 = 1850; 
 network.output_port_stalls.port0 : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 network.idle_time.port0 : Accumulator : Sum.u64 = 5930769; SumSQ.u64 = 57421464561; Count.u64 = 1261; 
 network.width_adj_count.port0 : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 network.send_bit_count.port1 : Accumulator : Sum.u64 = 534784; SumSQ.u64 = 268693504; Count.u64 = 1954; 
 network.send_packet_count.port1 : Accumulator : Sum.u64 = 1954; SumSQ.u64 = 1954; Count.u64 = 1954; 
 network.output_port_stalls.port1 : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 network.idle_time.port1 : Accumulator : Sum.u64 = 5880969; SumSQ.u64 = 57522660561; Count.u64 = 1299; 
 network.width_adj_count.port1 : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 network.send_bit_count.port2 : Accumulator : Sum.u64 = 519616; SumSQ.u64 = 260970496; Count.u64 = 1896; 
 network.send_packet_count.port2 : Accumulator : Sum.u64 = 1896; SumSQ.u64 = 1896; Count.u64 = 1896; 
 network.output_port_stalls.port2 : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 network.idle_time.port2 : Accumulator : Sum.u64 = 5929569; SumSQ.u64 = 197268097761; Count.u64 = 1198; 
 network.width_adj_count.port2 : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 network.send_bit_count.port3 : Accumulator : Sum.u64 = 530784; SumSQ.u64 = 267832320; Count.u64 = 1910; 
 network.send_packet_count.port3 : Accumulator : Sum.u64 = 1910; SumSQ.u64 = 1910; Count.u64 = 1910; 
 network.output_port_stalls.port3 : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 network.idle_time.port3 : Accumulator : Sum.u64 = 5908569; SumSQ.u64 = 77040254961; Count.u64 = 1285; 
 network.width_adj_count.port3 : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 network.send_bit_count.port4 : Accumulator : Sum.u64 = 538528; SumSQ.u64 = 271535104; Count.u64 = 1949; 
 network.send_packet_count.port4 : Accumulator : Sum.u64 = 1949; SumSQ.u64 = 1949; Count.u64 = 1949; 
 network.output_port_stalls.port4 : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 network.idle_time.port4 : Accumulator : Sum.u64 = 5878569; SumSQ.u64 = 65539252161; Count.u64 = 1279; 
 network.width_adj_count.port4 : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 network.send_bit_count.port5 : Accumulator : Sum.u64 = 512960; SumSQ.u64 = 258676736; Count.u64 = 1856; 
 network.send_packet_count.port5 : Accumulator : Sum.u64 = 1856; SumSQ.u64 = 1856; Count.u64 = 1856; 
 network.output_port_stalls.port5 : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 network.idle_time.port5 : Accumulator : Sum.u64 = 5957169; SumSQ.u64 = 371324209761; Count.u64 = 1189; 
 network.width_adj_count.port5 : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 network.send_bit_count.port6 : Accumulator : Sum.u64 = 854848; SumSQ.u64 = 377675776; Count.u64 = 4471; 
 network.send_packet_count.port6 : Accumulator : Sum.u64 = 4471; SumSQ.u64 = 4471; Count.u64 = 4471; 
 network.output_port_stalls.port6 : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 network.idle_time.port6 : Accumulator : Sum.u64 = 4191969; SumSQ.u64 = 24133078161; Count.u64 = 1467; 
 network.width_adj_count.port6 : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 network.send_bit_count.port7 : Accumulator : Sum.u64 = 933664; SumSQ.u64 = 427992064; Count.u64 = 4534; 
 network.send_packet_count.port7 : Accumulator : Sum.u64 = 4534; SumSQ.u64 = 4534; Count.u64 = 4534; 
 network.output_port_stalls.port7 : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 network.idle_time.port7 : Accumulator : Sum.u64 = 4061169; SumSQ.u64 = 25338592161; Count.u64 = 1439; 
 network.width_adj_count.port7 : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 network.send_bit_count.port8 : Accumulator : Sum.u64 = 906080; SumSQ.u64 = 412630016; Count.u64 = 4476; 
 network.send_packet_count.port8 : Accumulator : Sum.u64 = 4476; SumSQ.u64 = 4476; Count.u64 = 4476; 
 network.output_port_stalls.port8 : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 network.idle_time.port8 : Accumulator : Sum.u64 = 4123569; SumSQ.u64 = 35688736161; Count.u64 = 1471; 
 network.width_adj_count.port8 : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 network.send_bit_count.port9 : Accumulator : Sum.u64 = 293440; SumSQ.u64 = 148344832; Count.u64 = 1057; 
 network.send_packet_count.port9 : Accumulator : Sum.u64 = 1057; SumSQ.u64 = 1057; Count.u64 = 1057; 
 network.output_port_stalls.port9 : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 network.idle_time.port9 : Accumulator : Sum.u64 = 6632169; SumSQ.u64 = 135528176961; Count.u64 = 845; 
 network.width_adj_count.port9 : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 network.send_bit_count.port10 : Accumulator : Sum.u64 = 281536; SumSQ.u64 = 141377536; Count.u64 = 1041; 
 network.send_packet_count.port10 : Accumulator : Sum.u64 = 1041; SumSQ.u64 = 1041; Count.u64 = 1041; 
 network.output_port_stalls.port10 : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 network.idle_time.port10 : Accumulator : Sum.u64 = 6654369; SumSQ.u64 = 119683673361; Count.u64 = 817; 
 network.width_adj_count.port10 : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 network.xbar_stalls.port0 : Accumulator : Sum.u64 = 1161; SumSQ.u64 = 1161; Count.u64 = 1161; 
 network.xbar_stalls.port1 : Accumulator : Sum.u64 = 1254; SumSQ.u64 = 1254; Count.u64 = 1254; 
 network.xbar_stalls.port2 : Accumulator : Sum.u64 = 1268; SumSQ.u64 = 1268; Count.u64 = 1268; 
 network.xbar_stalls.port3 : Accumulator : Sum.u64 = 1258; SumSQ.u64 = 1258; Count.u64 = 1258; 
 network.xbar_stalls.port4 : Accumulator : Sum.u64 = 1254; SumSQ.u64 = 1254; Count.u64 = 1254; 
 network.xbar_stalls.port5 : Accumulator : Sum.u64 = 1280; SumSQ.u64 = 1280; Count.u64 = 1280; 
 network.xbar_stalls.port6 : Accumulator : Sum.u64 = 610; SumSQ.u64 = 610; Count.u64 = 610; 
 network.xbar_stalls.port7 : Accumulator : Sum.u64 = 594; SumSQ.u64 = 594; Count.u64 = 594; 
 network.xbar_stalls.port8 : Accumulator : Sum.u64 = 641; SumSQ.u64 = 641; Count.u64 = 641; 
 network.xbar_stalls.port9 : Accumulator : Sum.u64 = 501; SumSQ.u64 = 501; Count.u64 = 501; 
 network.xbar_stalls.port10 : Accumulator : Sum.u64 = 507; SumSQ.u64 = 507; Count.u64 = 507; 
 cpu0.pendCycle : Accumulator : Sum.u64 = 278588; SumSQ.u64 = 4337700; Count.u64 = 18057; 
 l1cache0.TotalEventsReceived : Accumulator : Sum.u64 = 3800; SumSQ.u64 = 3800; Count.u64 = 3800; 
 l1cache0.TotalEventsReplayed : Accumulator : Sum.u64 = 287; SumSQ.u64 = 287; Count.u64 = 287; 
 l1cache0.TotalNoncacheableEventsReceived : Accumulator : Sum.u64 = 176; SumSQ.u64 = 176; Count.u64 = 176; 
 l1cache0.CacheHits : Accumulator : Sum.u64 = 481; SumSQ.u64 = 481; Count.u64 = 481; 
 l1cache0.GetSHit_Arrival : Accumulator : Sum.u64 = 344; SumSQ.u64 = 344; Count.u64 = 344; 
 l1cache0.GetXHit_Arrival : Accumulator : Sum.u64 = 7; SumSQ.u64 = 7; Count.u64 = 7; 
 l1cache0.GetSXHit_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.GetSHit_Blocked : Accumulator : Sum.u64 = 122; SumSQ.u64 = 122; Count.u64 = 122; 
 l1cache0.GetXHit_Blocked : Accumulator : Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; 
 l1cache0.GetSXHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.CacheMisses : Accumulator : Sum.u64 = 782; SumSQ.u64 = 782; Count.u64 = 782; 
 l1cache0.GetSMiss_Arrival : Accumulator : Sum.u64 = 629; SumSQ.u64 = 629; Count.u64 = 629; 
 l1cache0.GetXMiss_Arrival : Accumulator : Sum.u64 = 96; SumSQ.u64 = 96; Count.u64 = 96; 
 l1cache0.GetSXMiss_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.GetSMiss_Blocked : Accumulator : Sum.u64 = 44; SumSQ.u64 = 44; Count.u64 = 44; 
 l1cache0.GetXMiss_Blocked : Accumulator : Sum.u64 = 13; SumSQ.u64 = 13; Count.u64 = 13; 
 l1cache0.GetSXMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.GetS_recv : Accumulator : Sum.u64 = 1139; SumSQ.u64 = 1139; Count.u64 = 1139; 
 l1cache0.GetX_recv : Accumulator : Sum.u64 = 124; SumSQ.u64 = 124; Count.u64 = 124; 
 l1cache0.GetSX_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.GetSResp_recv : Accumulator : Sum.u64 = 586; SumSQ.u64 = 586; Count.u64 = 586; 
 l1cache0.GetXResp_recv : Accumulator : Sum.u64 = 196; SumSQ.u64 = 196; Count.u64 = 196; 
 l1cache0.PutS_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.PutM_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.PutE_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.FetchInv_recv : Accumulator : Sum.u64 = 26; SumSQ.u64 = 26; Count.u64 = 26; 
 l1cache0.FetchInvX_recv : Accumulator : Sum.u64 = 111; SumSQ.u64 = 111; Count.u64 = 111; 
 l1cache0.Inv_recv : Accumulator : Sum.u64 = 300; SumSQ.u64 = 300; Count.u64 = 300; 
 l1cache0.NACK_recv : Accumulator : Sum.u64 = 1020; SumSQ.u64 = 1020; Count.u64 = 1020; 
 l1cache0.MSHR_occupancy : Accumulator : Sum.u64 = 262255; SumSQ.u64 = 3867881; Count.u64 = 18057; 
 l1cache0.Bank_conflicts : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.evict_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.evict_E : Accumulator : Sum.u64 = 18; SumSQ.u64 = 18; Count.u64 = 18; 
 l1cache0.evict_M : Accumulator : Sum.u64 = 25; SumSQ.u64 = 25; Count.u64 = 25; 
 l1cache0.evict_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.evict_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.evict_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.evict_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.latency_GetS_IS : Accumulator : Sum.u64 = 128129; SumSQ.u64 = 183878445; Count.u64 = 673; 
 l1cache0.latency_GetS_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.latency_GetX_IM : Accumulator : Sum.u64 = 11794; SumSQ.u64 = 13733942; Count.u64 = 62; 
 l1cache0.latency_GetX_SM : Accumulator : Sum.u64 = 15474; SumSQ.u64 = 31828864; Count.u64 = 47; 
 l1cache0.latency_GetX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.latency_GetSX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.latency_GetSX_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.latency_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.EventStalledForLockedCacheline : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.evict_S : Accumulator : Sum.u64 = 308; SumSQ.u64 = 308; Count.u64 = 308; 
 l1cache0.evict_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.stateEvent_GetS_I : Accumulator : Sum.u64 = 673; SumSQ.u64 = 673; Count.u64 = 673; 
 l1cache0.stateEvent_GetS_S : Accumulator : Sum.u64 = 409; SumSQ.u64 = 409; Count.u64 = 409; 
 l1cache0.stateEvent_GetS_M : Accumulator : Sum.u64 = 32; SumSQ.u64 = 32; Count.u64 = 32; 
 l1cache0.stateEvent_GetX_I : Accumulator : Sum.u64 = 62; SumSQ.u64 = 62; Count.u64 = 62; 
 l1cache0.stateEvent_GetX_S : Accumulator : Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; 
 l1cache0.stateEvent_GetX_M : Accumulator : Sum.u64 = 9; SumSQ.u64 = 9; Count.u64 = 9; 
 l1cache0.stateEvent_GetSX_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.stateEvent_GetSX_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.stateEvent_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.stateEvent_GetSResp_IS : Accumulator : Sum.u64 = 586; SumSQ.u64 = 586; Count.u64 = 586; 
 l1cache0.stateEvent_GetXResp_IS : Accumulator : Sum.u64 = 87; SumSQ.u64 = 87; Count.u64 = 87; 
 l1cache0.stateEvent_GetXResp_IM : Accumulator : Sum.u64 = 65; SumSQ.u64 = 65; Count.u64 = 65; 
 l1cache0.stateEvent_GetXResp_SM : Accumulator : Sum.u64 = 44; SumSQ.u64 = 44; Count.u64 = 44; 
 l1cache0.stateEvent_Inv_I : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 l1cache0.stateEvent_Inv_S : Accumulator : Sum.u64 = 290; SumSQ.u64 = 290; Count.u64 = 290; 
 l1cache0.stateEvent_Inv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.stateEvent_Inv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.stateEvent_Inv_SM : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 l1cache0.stateEvent_Inv_SB : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l1cache0.stateEvent_Inv_IB : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l1cache0.stateEvent_FetchInvX_I : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache0.stateEvent_FetchInvX_M : Accumulator : Sum.u64 = 64; SumSQ.u64 = 64; Count.u64 = 64; 
 l1cache0.stateEvent_FetchInvX_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.stateEvent_FetchInvX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.stateEvent_FetchInvX_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.stateEvent_FetchInvX_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.stateEvent_Fetch_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.stateEvent_Fetch_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.stateEvent_Fetch_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.stateEvent_Fetch_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.stateEvent_Fetch_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.stateEvent_Fetch_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.stateEvent_Fetch_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.stateEvent_FetchInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.stateEvent_FetchInv_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.stateEvent_FetchInv_M : Accumulator : Sum.u64 = 15; SumSQ.u64 = 15; Count.u64 = 15; 
 l1cache0.stateEvent_FetchInv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.stateEvent_FetchInv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.stateEvent_FetchInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.stateEvent_FetchInv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.stateEvent_FetchInv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.stateEvent_FlushLine_I : Accumulator : Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; 
 l1cache0.stateEvent_FlushLine_S : Accumulator : Sum.u64 = 21; SumSQ.u64 = 21; Count.u64 = 21; 
 l1cache0.stateEvent_FlushLine_M : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache0.stateEvent_FlushLine_IS : Accumulator : Sum.u64 = 9; SumSQ.u64 = 9; Count.u64 = 9; 
 l1cache0.stateEvent_FlushLine_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.stateEvent_FlushLine_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.stateEvent_FlushLine_IB : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache0.stateEvent_FlushLine_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.stateEvent_FlushLineInv_I : Accumulator : Sum.u64 = 51; SumSQ.u64 = 51; Count.u64 = 51; 
 l1cache0.stateEvent_FlushLineInv_S : Accumulator : Sum.u64 = 29; SumSQ.u64 = 29; Count.u64 = 29; 
 l1cache0.stateEvent_FlushLineInv_M : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 l1cache0.stateEvent_FlushLineInv_IS : Accumulator : Sum.u64 = 7; SumSQ.u64 = 7; Count.u64 = 7; 
 l1cache0.stateEvent_FlushLineInv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.stateEvent_FlushLineInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.stateEvent_FlushLineInv_IB : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache0.stateEvent_FlushLineInv_SB : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache0.stateEvent_FlushLineResp_I : Accumulator : Sum.u64 = 68; SumSQ.u64 = 68; Count.u64 = 68; 
 l1cache0.stateEvent_FlushLineResp_IB : Accumulator : Sum.u64 = 60; SumSQ.u64 = 60; Count.u64 = 60; 
 l1cache0.stateEvent_FlushLineResp_SB : Accumulator : Sum.u64 = 21; SumSQ.u64 = 21; Count.u64 = 21; 
 l1cache0.eventSent_GetS : Accumulator : Sum.u64 = 1471; SumSQ.u64 = 1471; Count.u64 = 1471; 
 l1cache0.eventSent_GetX : Accumulator : Sum.u64 = 222; SumSQ.u64 = 222; Count.u64 = 222; 
 l1cache0.eventSent_GetSX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.eventSent_PutM : Accumulator : Sum.u64 = 25; SumSQ.u64 = 25; Count.u64 = 25; 
 l1cache0.eventSent_NACK_down : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.eventSent_FlushLine : Accumulator : Sum.u64 = 138; SumSQ.u64 = 138; Count.u64 = 138; 
 l1cache0.eventSent_FlushLineInv : Accumulator : Sum.u64 = 208; SumSQ.u64 = 208; Count.u64 = 208; 
 l1cache0.eventSent_FetchResp : Accumulator : Sum.u64 = 26; SumSQ.u64 = 26; Count.u64 = 26; 
 l1cache0.eventSent_FetchXResp : Accumulator : Sum.u64 = 110; SumSQ.u64 = 110; Count.u64 = 110; 
 l1cache0.eventSent_AckInv : Accumulator : Sum.u64 = 295; SumSQ.u64 = 295; Count.u64 = 295; 
 l1cache0.eventSent_GetSResp : Accumulator : Sum.u64 = 1206; SumSQ.u64 = 1206; Count.u64 = 1206; 
 l1cache0.eventSent_GetXResp : Accumulator : Sum.u64 = 135; SumSQ.u64 = 135; Count.u64 = 135; 
 l1cache0.eventSent_FlushLineResp : Accumulator : Sum.u64 = 159; SumSQ.u64 = 159; Count.u64 = 159; 
 l1cache0.stateEvent_AckPut_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.eventSent_PutS : Accumulator : Sum.u64 = 308; SumSQ.u64 = 308; Count.u64 = 308; 
 l1cache0.eventSent_PutE : Accumulator : Sum.u64 = 18; SumSQ.u64 = 18; Count.u64 = 18; 
 l1cache0.stateEvent_GetS_E : Accumulator : Sum.u64 = 25; SumSQ.u64 = 25; Count.u64 = 25; 
 l1cache0.stateEvent_GetX_E : Accumulator : Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; 
 l1cache0.stateEvent_GetSX_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.stateEvent_FlushLine_E : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache0.stateEvent_FlushLineInv_E : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l1cache0.stateEvent_FetchInv_E : Accumulator : Sum.u64 = 11; SumSQ.u64 = 11; Count.u64 = 11; 
 l1cache0.stateEvent_FetchInvX_E : Accumulator : Sum.u64 = 46; SumSQ.u64 = 46; Count.u64 = 46; 
 l2cache0.packet_latency : Accumulator : Sum.u64 = 2662; SumSQ.u64 = 5766; Count.u64 = 1850; 
 l2cache0.send_bit_count : Accumulator : Sum.u64 = 304672; SumSQ.u64 = 126880768; Count.u64 = 1843; 
 l2cache0.output_port_stalls : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.idle_time : Accumulator : Sum.u64 = 3420223; SumSQ.u64 = 20667983771; Count.u64 = 1469; 
 l2cache0.TotalEventsReceived : Accumulator : Sum.u64 = 4495; SumSQ.u64 = 4495; Count.u64 = 4495; 
 l2cache0.TotalEventsReplayed : Accumulator : Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; 
 l2cache0.TotalNoncacheableEventsReceived : Accumulator : Sum.u64 = 176; SumSQ.u64 = 176; Count.u64 = 176; 
 l2cache0.CacheHits : Accumulator : Sum.u64 = 304; SumSQ.u64 = 304; Count.u64 = 304; 
 l2cache0.GetSHit_Arrival : Accumulator : Sum.u64 = 304; SumSQ.u64 = 304; Count.u64 = 304; 
 l2cache0.GetXHit_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.GetSXHit_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.GetSHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.GetXHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.GetSXHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.CacheMisses : Accumulator : Sum.u64 = 613; SumSQ.u64 = 613; Count.u64 = 613; 
 l2cache0.GetSMiss_Arrival : Accumulator : Sum.u64 = 504; SumSQ.u64 = 504; Count.u64 = 504; 
 l2cache0.GetXMiss_Arrival : Accumulator : Sum.u64 = 109; SumSQ.u64 = 109; Count.u64 = 109; 
 l2cache0.GetSXMiss_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.GetSMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.GetXMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.GetSXMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.GetS_recv : Accumulator : Sum.u64 = 1404; SumSQ.u64 = 1404; Count.u64 = 1404; 
 l2cache0.GetX_recv : Accumulator : Sum.u64 = 211; SumSQ.u64 = 211; Count.u64 = 211; 
 l2cache0.GetSX_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.GetSResp_recv : Accumulator : Sum.u64 = 431; SumSQ.u64 = 431; Count.u64 = 431; 
 l2cache0.GetXResp_recv : Accumulator : Sum.u64 = 182; SumSQ.u64 = 182; Count.u64 = 182; 
 l2cache0.PutS_recv : Accumulator : Sum.u64 = 308; SumSQ.u64 = 308; Count.u64 = 308; 
 l2cache0.PutM_recv : Accumulator : Sum.u64 = 25; SumSQ.u64 = 25; Count.u64 = 25; 
 l2cache0.PutE_recv : Accumulator : Sum.u64 = 18; SumSQ.u64 = 18; Count.u64 = 18; 
 l2cache0.FetchInv_recv : Accumulator : Sum.u64 = 30; SumSQ.u64 = 30; Count.u64 = 30; 
 l2cache0.FetchInvX_recv : Accumulator : Sum.u64 = 142; SumSQ.u64 = 142; Count.u64 = 142; 
 l2cache0.Inv_recv : Accumulator : Sum.u64 = 449; SumSQ.u64 = 449; Count.u64 = 449; 
 l2cache0.NACK_recv : Accumulator : Sum.u64 = 379; SumSQ.u64 = 379; Count.u64 = 379; 
 l2cache0.MSHR_occupancy : Accumulator : Sum.u64 = 101196; SumSQ.u64 = 603842; Count.u64 = 18057; 
 l2cache0.Bank_conflicts : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.evict_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.evict_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.evict_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.evict_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.evict_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.evict_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.evict_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.latency_GetS_IS : Accumulator : Sum.u64 = 60367; SumSQ.u64 = 45568675; Count.u64 = 504; 
 l2cache0.latency_GetS_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.latency_GetX_IM : Accumulator : Sum.u64 = 6521; SumSQ.u64 = 3603761; Count.u64 = 47; 
 l2cache0.latency_GetX_SM : Accumulator : Sum.u64 = 6422; SumSQ.u64 = 2157280; Count.u64 = 62; 
 l2cache0.latency_GetX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.latency_GetSX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.latency_GetSX_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.latency_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.evict_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.evict_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.evict_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.evict_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.evict_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.evict_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.evict_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_GetS_I : Accumulator : Sum.u64 = 504; SumSQ.u64 = 504; Count.u64 = 504; 
 l2cache0.stateEvent_GetS_S : Accumulator : Sum.u64 = 155; SumSQ.u64 = 155; Count.u64 = 155; 
 l2cache0.stateEvent_GetS_M : Accumulator : Sum.u64 = 10; SumSQ.u64 = 10; Count.u64 = 10; 
 l2cache0.stateEvent_GetX_I : Accumulator : Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; 
 l2cache0.stateEvent_GetX_S : Accumulator : Sum.u64 = 62; SumSQ.u64 = 62; Count.u64 = 62; 
 l2cache0.stateEvent_GetX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_GetSX_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_GetSX_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_GetSResp_IS : Accumulator : Sum.u64 = 431; SumSQ.u64 = 431; Count.u64 = 431; 
 l2cache0.stateEvent_GetXResp_IS : Accumulator : Sum.u64 = 73; SumSQ.u64 = 73; Count.u64 = 73; 
 l2cache0.stateEvent_GetXResp_IM : Accumulator : Sum.u64 = 51; SumSQ.u64 = 51; Count.u64 = 51; 
 l2cache0.stateEvent_GetXResp_SM : Accumulator : Sum.u64 = 58; SumSQ.u64 = 58; Count.u64 = 58; 
 l2cache0.stateEvent_GetXResp_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_PutS_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_PutS_S : Accumulator : Sum.u64 = 305; SumSQ.u64 = 305; Count.u64 = 305; 
 l2cache0.stateEvent_PutS_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_PutS_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_PutS_SInv : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 l2cache0.stateEvent_PutS_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_PutS_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_PutS_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_PutS_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_PutS_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_PutS_SBInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_PutM_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_PutM_M : Accumulator : Sum.u64 = 24; SumSQ.u64 = 24; Count.u64 = 24; 
 l2cache0.stateEvent_PutM_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_PutM_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_PutM_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_Inv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_Inv_S : Accumulator : Sum.u64 = 424; SumSQ.u64 = 424; Count.u64 = 424; 
 l2cache0.stateEvent_Inv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_Inv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_Inv_SM : Accumulator : Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; 
 l2cache0.stateEvent_Inv_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_Inv_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_Inv_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_Inv_SB : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l2cache0.stateEvent_Inv_IB : Accumulator : Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; 
 l2cache0.stateEvent_FetchInvX_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FetchInvX_M : Accumulator : Sum.u64 = 80; SumSQ.u64 = 80; Count.u64 = 80; 
 l2cache0.stateEvent_FetchInvX_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FetchInvX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FetchInvX_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FetchInvX_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FetchInvX_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FetchInvX_IB : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l2cache0.stateEvent_FetchInvX_SB : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache0.stateEvent_Fetch_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_Fetch_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_Fetch_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_Fetch_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_Fetch_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_Fetch_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_Fetch_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_Fetch_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_Fetch_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FetchInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FetchInv_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FetchInv_M : Accumulator : Sum.u64 = 18; SumSQ.u64 = 18; Count.u64 = 18; 
 l2cache0.stateEvent_FetchInv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FetchInv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FetchInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FetchInv_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FetchInv_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FetchInv_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FetchInv_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FetchInv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FetchInv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FetchResp_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FetchResp_MInv : Accumulator : Sum.u64 = 15; SumSQ.u64 = 15; Count.u64 = 15; 
 l2cache0.stateEvent_FetchResp_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FetchResp_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FetchXResp_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FetchXResp_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FetchXResp_MInvX : Accumulator : Sum.u64 = 66; SumSQ.u64 = 66; Count.u64 = 66; 
 l2cache0.stateEvent_FetchXResp_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_AckInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_AckInv_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_AckInv_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_AckInv_SInv : Accumulator : Sum.u64 = 293; SumSQ.u64 = 293; Count.u64 = 293; 
 l2cache0.stateEvent_AckInv_SMInv : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache0.stateEvent_AckInv_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_AckInv_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_AckInv_SBInv : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache0.stateEvent_FlushLine_I : Accumulator : Sum.u64 = 36; SumSQ.u64 = 36; Count.u64 = 36; 
 l2cache0.stateEvent_FlushLine_S : Accumulator : Sum.u64 = 30; SumSQ.u64 = 30; Count.u64 = 30; 
 l2cache0.stateEvent_FlushLine_M : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache0.stateEvent_FlushLine_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FlushLine_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FlushLine_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FlushLine_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FlushLine_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FlushLine_SInv : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache0.stateEvent_FlushLine_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FlushLine_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FlushLine_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FlushLine_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FlushLine_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FlushLineInv_I : Accumulator : Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; 
 l2cache0.stateEvent_FlushLineInv_S : Accumulator : Sum.u64 = 36; SumSQ.u64 = 36; Count.u64 = 36; 
 l2cache0.stateEvent_FlushLineInv_M : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 l2cache0.stateEvent_FlushLineInv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FlushLineInv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FlushLineInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FlushLineInv_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FlushLineInv_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FlushLineInv_SInv : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l2cache0.stateEvent_FlushLineInv_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FlushLineInv_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FlushLineInv_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FlushLineInv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FlushLineInv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FlushLineResp_I : Accumulator : Sum.u64 = 11; SumSQ.u64 = 11; Count.u64 = 11; 
 l2cache0.stateEvent_FlushLineResp_IB : Accumulator : Sum.u64 = 108; SumSQ.u64 = 108; Count.u64 = 108; 
 l2cache0.stateEvent_FlushLineResp_SB : Accumulator : Sum.u64 = 30; SumSQ.u64 = 30; Count.u64 = 30; 
 l2cache0.eventSent_GetS : Accumulator : Sum.u64 = 823; SumSQ.u64 = 823; Count.u64 = 823; 
 l2cache0.eventSent_GetX : Accumulator : Sum.u64 = 182; SumSQ.u64 = 182; Count.u64 = 182; 
 l2cache0.eventSent_GetSX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.eventSent_PutS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.eventSent_PutM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.eventSent_FlushLine : Accumulator : Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; 
 l2cache0.eventSent_FlushLineInv : Accumulator : Sum.u64 = 130; SumSQ.u64 = 130; Count.u64 = 130; 
 l2cache0.eventSent_FetchResp : Accumulator : Sum.u64 = 29; SumSQ.u64 = 29; Count.u64 = 29; 
 l2cache0.eventSent_FetchXResp : Accumulator : Sum.u64 = 133; SumSQ.u64 = 133; Count.u64 = 133; 
 l2cache0.eventSent_AckInv : Accumulator : Sum.u64 = 430; SumSQ.u64 = 430; Count.u64 = 430; 
 l2cache0.eventSent_NACK_down : Accumulator : Sum.u64 = 22; SumSQ.u64 = 22; Count.u64 = 22; 
 l2cache0.eventSent_GetSResp : Accumulator : Sum.u64 = 653; SumSQ.u64 = 653; Count.u64 = 653; 
 l2cache0.eventSent_GetXResp : Accumulator : Sum.u64 = 207; SumSQ.u64 = 207; Count.u64 = 207; 
 l2cache0.eventSent_FlushLineResp : Accumulator : Sum.u64 = 159; SumSQ.u64 = 159; Count.u64 = 159; 
 l2cache0.eventSent_Fetch : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.eventSent_FetchInv : Accumulator : Sum.u64 = 26; SumSQ.u64 = 26; Count.u64 = 26; 
 l2cache0.eventSent_FetchInvX : Accumulator : Sum.u64 = 111; SumSQ.u64 = 111; Count.u64 = 111; 
 l2cache0.eventSent_Inv : Accumulator : Sum.u64 = 300; SumSQ.u64 = 300; Count.u64 = 300; 
 l2cache0.eventSent_NACK_up : Accumulator : Sum.u64 = 1020; SumSQ.u64 = 1020; Count.u64 = 1020; 
 l2cache0.stateEvent_AckPut_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.evict_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.evict_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_GetS_E : Accumulator : Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; 
 l2cache0.stateEvent_GetX_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_GetSX_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_PutS_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_PutS_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_PutS_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_PutE_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_PutE_E : Accumulator : Sum.u64 = 15; SumSQ.u64 = 15; Count.u64 = 15; 
 l2cache0.stateEvent_PutE_M : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l2cache0.stateEvent_PutE_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_PutE_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_PutE_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_PutE_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_PutE_EInvX : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache0.stateEvent_PutE_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_PutM_E : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache0.stateEvent_PutM_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_PutM_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_PutM_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FetchInvX_E : Accumulator : Sum.u64 = 53; SumSQ.u64 = 53; Count.u64 = 53; 
 l2cache0.stateEvent_FetchInvX_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FetchInvX_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FetchInvX_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FetchInv_E : Accumulator : Sum.u64 = 11; SumSQ.u64 = 11; Count.u64 = 11; 
 l2cache0.stateEvent_FetchInv_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FetchInv_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FetchInv_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FetchResp_EInv : Accumulator : Sum.u64 = 11; SumSQ.u64 = 11; Count.u64 = 11; 
 l2cache0.stateEvent_FetchResp_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FetchResp_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FetchXResp_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FetchXResp_EInvX : Accumulator : Sum.u64 = 44; SumSQ.u64 = 44; Count.u64 = 44; 
 l2cache0.stateEvent_FetchXResp_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_AckInv_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_AckInv_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_AckInv_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FlushLine_E : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache0.stateEvent_FlushLine_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FlushLine_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FlushLine_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FlushLineInv_E : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 l2cache0.stateEvent_FlushLineInv_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FlushLineInv_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FlushLineInv_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.eventSent_PutE : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 cpu1.pendCycle : Accumulator : Sum.u64 = 266643; SumSQ.u64 = 4145707; Count.u64 = 17347; 
 l1cache1.TotalEventsReceived : Accumulator : Sum.u64 = 3991; SumSQ.u64 = 3991; Count.u64 = 3991; 
 l1cache1.TotalEventsReplayed : Accumulator : Sum.u64 = 293; SumSQ.u64 = 293; Count.u64 = 293; 
 l1cache1.TotalNoncacheableEventsReceived : Accumulator : Sum.u64 = 216; SumSQ.u64 = 216; Count.u64 = 216; 
 l1cache1.CacheHits : Accumulator : Sum.u64 = 482; SumSQ.u64 = 482; Count.u64 = 482; 
 l1cache1.GetSHit_Arrival : Accumulator : Sum.u64 = 350; SumSQ.u64 = 350; Count.u64 = 350; 
 l1cache1.GetXHit_Arrival : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l1cache1.GetSXHit_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.GetSHit_Blocked : Accumulator : Sum.u64 = 123; SumSQ.u64 = 123; Count.u64 = 123; 
 l1cache1.GetXHit_Blocked : Accumulator : Sum.u64 = 7; SumSQ.u64 = 7; Count.u64 = 7; 
 l1cache1.GetSXHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.CacheMisses : Accumulator : Sum.u64 = 778; SumSQ.u64 = 778; Count.u64 = 778; 
 l1cache1.GetSMiss_Arrival : Accumulator : Sum.u64 = 603; SumSQ.u64 = 603; Count.u64 = 603; 
 l1cache1.GetXMiss_Arrival : Accumulator : Sum.u64 = 115; SumSQ.u64 = 115; Count.u64 = 115; 
 l1cache1.GetSXMiss_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.GetSMiss_Blocked : Accumulator : Sum.u64 = 36; SumSQ.u64 = 36; Count.u64 = 36; 
 l1cache1.GetXMiss_Blocked : Accumulator : Sum.u64 = 24; SumSQ.u64 = 24; Count.u64 = 24; 
 l1cache1.GetSXMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.GetS_recv : Accumulator : Sum.u64 = 1112; SumSQ.u64 = 1112; Count.u64 = 1112; 
 l1cache1.GetX_recv : Accumulator : Sum.u64 = 148; SumSQ.u64 = 148; Count.u64 = 148; 
 l1cache1.GetSX_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.GetSResp_recv : Accumulator : Sum.u64 = 561; SumSQ.u64 = 561; Count.u64 = 561; 
 l1cache1.GetXResp_recv : Accumulator : Sum.u64 = 217; SumSQ.u64 = 217; Count.u64 = 217; 
 l1cache1.PutS_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.PutM_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.PutE_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.FetchInv_recv : Accumulator : Sum.u64 = 30; SumSQ.u64 = 30; Count.u64 = 30; 
 l1cache1.FetchInvX_recv : Accumulator : Sum.u64 = 135; SumSQ.u64 = 135; Count.u64 = 135; 
 l1cache1.Inv_recv : Accumulator : Sum.u64 = 297; SumSQ.u64 = 297; Count.u64 = 297; 
 l1cache1.NACK_recv : Accumulator : Sum.u64 = 1227; SumSQ.u64 = 1227; Count.u64 = 1227; 
 l1cache1.MSHR_occupancy : Accumulator : Sum.u64 = 247658; SumSQ.u64 = 3601194; Count.u64 = 18057; 
 l1cache1.Bank_conflicts : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.evict_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.evict_E : Accumulator : Sum.u64 = 14; SumSQ.u64 = 14; Count.u64 = 14; 
 l1cache1.evict_M : Accumulator : Sum.u64 = 29; SumSQ.u64 = 29; Count.u64 = 29; 
 l1cache1.evict_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.evict_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.evict_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.evict_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.latency_GetS_IS : Accumulator : Sum.u64 = 119007; SumSQ.u64 = 121242273; Count.u64 = 639; 
 l1cache1.latency_GetS_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.latency_GetX_IM : Accumulator : Sum.u64 = 19586; SumSQ.u64 = 15153998; Count.u64 = 92; 
 l1cache1.latency_GetX_SM : Accumulator : Sum.u64 = 11557; SumSQ.u64 = 11325323; Count.u64 = 47; 
 l1cache1.latency_GetX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.latency_GetSX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.latency_GetSX_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.latency_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.EventStalledForLockedCacheline : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.evict_S : Accumulator : Sum.u64 = 323; SumSQ.u64 = 323; Count.u64 = 323; 
 l1cache1.evict_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.stateEvent_GetS_I : Accumulator : Sum.u64 = 639; SumSQ.u64 = 639; Count.u64 = 639; 
 l1cache1.stateEvent_GetS_S : Accumulator : Sum.u64 = 401; SumSQ.u64 = 401; Count.u64 = 401; 
 l1cache1.stateEvent_GetS_M : Accumulator : Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; 
 l1cache1.stateEvent_GetX_I : Accumulator : Sum.u64 = 92; SumSQ.u64 = 92; Count.u64 = 92; 
 l1cache1.stateEvent_GetX_S : Accumulator : Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; 
 l1cache1.stateEvent_GetX_M : Accumulator : Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; 
 l1cache1.stateEvent_GetSX_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.stateEvent_GetSX_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.stateEvent_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.stateEvent_GetSResp_IS : Accumulator : Sum.u64 = 561; SumSQ.u64 = 561; Count.u64 = 561; 
 l1cache1.stateEvent_GetXResp_IS : Accumulator : Sum.u64 = 78; SumSQ.u64 = 78; Count.u64 = 78; 
 l1cache1.stateEvent_GetXResp_IM : Accumulator : Sum.u64 = 96; SumSQ.u64 = 96; Count.u64 = 96; 
 l1cache1.stateEvent_GetXResp_SM : Accumulator : Sum.u64 = 43; SumSQ.u64 = 43; Count.u64 = 43; 
 l1cache1.stateEvent_Inv_I : Accumulator : Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; 
 l1cache1.stateEvent_Inv_S : Accumulator : Sum.u64 = 281; SumSQ.u64 = 281; Count.u64 = 281; 
 l1cache1.stateEvent_Inv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.stateEvent_Inv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.stateEvent_Inv_SM : Accumulator : Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; 
 l1cache1.stateEvent_Inv_SB : Accumulator : Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; 
 l1cache1.stateEvent_Inv_IB : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 l1cache1.stateEvent_FetchInvX_I : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache1.stateEvent_FetchInvX_M : Accumulator : Sum.u64 = 89; SumSQ.u64 = 89; Count.u64 = 89; 
 l1cache1.stateEvent_FetchInvX_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.stateEvent_FetchInvX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.stateEvent_FetchInvX_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.stateEvent_FetchInvX_IB : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l1cache1.stateEvent_Fetch_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.stateEvent_Fetch_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.stateEvent_Fetch_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.stateEvent_Fetch_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.stateEvent_Fetch_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.stateEvent_Fetch_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.stateEvent_Fetch_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.stateEvent_FetchInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.stateEvent_FetchInv_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.stateEvent_FetchInv_M : Accumulator : Sum.u64 = 16; SumSQ.u64 = 16; Count.u64 = 16; 
 l1cache1.stateEvent_FetchInv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.stateEvent_FetchInv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.stateEvent_FetchInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.stateEvent_FetchInv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.stateEvent_FetchInv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.stateEvent_FlushLine_I : Accumulator : Sum.u64 = 36; SumSQ.u64 = 36; Count.u64 = 36; 
 l1cache1.stateEvent_FlushLine_S : Accumulator : Sum.u64 = 24; SumSQ.u64 = 24; Count.u64 = 24; 
 l1cache1.stateEvent_FlushLine_M : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 l1cache1.stateEvent_FlushLine_IS : Accumulator : Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; 
 l1cache1.stateEvent_FlushLine_IM : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l1cache1.stateEvent_FlushLine_SM : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache1.stateEvent_FlushLine_IB : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache1.stateEvent_FlushLine_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.stateEvent_FlushLineInv_I : Accumulator : Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; 
 l1cache1.stateEvent_FlushLineInv_S : Accumulator : Sum.u64 = 25; SumSQ.u64 = 25; Count.u64 = 25; 
 l1cache1.stateEvent_FlushLineInv_M : Accumulator : Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; 
 l1cache1.stateEvent_FlushLineInv_IS : Accumulator : Sum.u64 = 7; SumSQ.u64 = 7; Count.u64 = 7; 
 l1cache1.stateEvent_FlushLineInv_IM : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache1.stateEvent_FlushLineInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.stateEvent_FlushLineInv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.stateEvent_FlushLineInv_SB : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache1.stateEvent_FlushLineResp_I : Accumulator : Sum.u64 = 54; SumSQ.u64 = 54; Count.u64 = 54; 
 l1cache1.stateEvent_FlushLineResp_IB : Accumulator : Sum.u64 = 52; SumSQ.u64 = 52; Count.u64 = 52; 
 l1cache1.stateEvent_FlushLineResp_SB : Accumulator : Sum.u64 = 26; SumSQ.u64 = 26; Count.u64 = 26; 
 l1cache1.eventSent_GetS : Accumulator : Sum.u64 = 1615; SumSQ.u64 = 1615; Count.u64 = 1615; 
 l1cache1.eventSent_GetX : Accumulator : Sum.u64 = 305; SumSQ.u64 = 305; Count.u64 = 305; 
 l1cache1.eventSent_GetSX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.eventSent_PutM : Accumulator : Sum.u64 = 29; SumSQ.u64 = 29; Count.u64 = 29; 
 l1cache1.eventSent_NACK_down : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.eventSent_FlushLine : Accumulator : Sum.u64 = 129; SumSQ.u64 = 129; Count.u64 = 129; 
 l1cache1.eventSent_FlushLineInv : Accumulator : Sum.u64 = 196; SumSQ.u64 = 196; Count.u64 = 196; 
 l1cache1.eventSent_FetchResp : Accumulator : Sum.u64 = 30; SumSQ.u64 = 30; Count.u64 = 30; 
 l1cache1.eventSent_FetchXResp : Accumulator : Sum.u64 = 132; SumSQ.u64 = 132; Count.u64 = 132; 
 l1cache1.eventSent_AckInv : Accumulator : Sum.u64 = 289; SumSQ.u64 = 289; Count.u64 = 289; 
 l1cache1.eventSent_GetSResp : Accumulator : Sum.u64 = 1205; SumSQ.u64 = 1205; Count.u64 = 1205; 
 l1cache1.eventSent_GetXResp : Accumulator : Sum.u64 = 155; SumSQ.u64 = 155; Count.u64 = 155; 
 l1cache1.eventSent_FlushLineResp : Accumulator : Sum.u64 = 140; SumSQ.u64 = 140; Count.u64 = 140; 
 l1cache1.stateEvent_AckPut_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.eventSent_PutS : Accumulator : Sum.u64 = 323; SumSQ.u64 = 323; Count.u64 = 323; 
 l1cache1.eventSent_PutE : Accumulator : Sum.u64 = 14; SumSQ.u64 = 14; Count.u64 = 14; 
 l1cache1.stateEvent_GetS_E : Accumulator : Sum.u64 = 25; SumSQ.u64 = 25; Count.u64 = 25; 
 l1cache1.stateEvent_GetX_E : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 l1cache1.stateEvent_GetSX_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.stateEvent_FlushLine_E : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 l1cache1.stateEvent_FlushLineInv_E : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache1.stateEvent_FetchInv_E : Accumulator : Sum.u64 = 14; SumSQ.u64 = 14; Count.u64 = 14; 
 l1cache1.stateEvent_FetchInvX_E : Accumulator : Sum.u64 = 43; SumSQ.u64 = 43; Count.u64 = 43; 
 l2cache1.packet_latency : Accumulator : Sum.u64 = 2837; SumSQ.u64 = 6083; Count.u64 = 1954; 
 l2cache1.send_bit_count : Accumulator : Sum.u64 = 315424; SumSQ.u64 = 129915904; Count.u64 = 1949; 
 l2cache1.output_port_stalls : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.idle_time : Accumulator : Sum.u64 = 3549615; SumSQ.u64 = 26381590733; Count.u64 = 1539; 
 l2cache1.TotalEventsReceived : Accumulator : Sum.u64 = 4800; SumSQ.u64 = 4800; Count.u64 = 4800; 
 l2cache1.TotalEventsReplayed : Accumulator : Sum.u64 = 7; SumSQ.u64 = 7; Count.u64 = 7; 
 l2cache1.TotalNoncacheableEventsReceived : Accumulator : Sum.u64 = 216; SumSQ.u64 = 216; Count.u64 = 216; 
 l2cache1.CacheHits : Accumulator : Sum.u64 = 359; SumSQ.u64 = 359; Count.u64 = 359; 
 l2cache1.GetSHit_Arrival : Accumulator : Sum.u64 = 359; SumSQ.u64 = 359; Count.u64 = 359; 
 l2cache1.GetXHit_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.GetSXHit_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.GetSHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.GetXHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.GetSXHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.CacheMisses : Accumulator : Sum.u64 = 620; SumSQ.u64 = 620; Count.u64 = 620; 
 l2cache1.GetSMiss_Arrival : Accumulator : Sum.u64 = 481; SumSQ.u64 = 481; Count.u64 = 481; 
 l2cache1.GetXMiss_Arrival : Accumulator : Sum.u64 = 139; SumSQ.u64 = 139; Count.u64 = 139; 
 l2cache1.GetSXMiss_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.GetSMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.GetXMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.GetSXMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.GetS_recv : Accumulator : Sum.u64 = 1522; SumSQ.u64 = 1522; Count.u64 = 1522; 
 l2cache1.GetX_recv : Accumulator : Sum.u64 = 298; SumSQ.u64 = 298; Count.u64 = 298; 
 l2cache1.GetSX_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.GetSResp_recv : Accumulator : Sum.u64 = 411; SumSQ.u64 = 411; Count.u64 = 411; 
 l2cache1.GetXResp_recv : Accumulator : Sum.u64 = 209; SumSQ.u64 = 209; Count.u64 = 209; 
 l2cache1.PutS_recv : Accumulator : Sum.u64 = 323; SumSQ.u64 = 323; Count.u64 = 323; 
 l2cache1.PutM_recv : Accumulator : Sum.u64 = 29; SumSQ.u64 = 29; Count.u64 = 29; 
 l2cache1.PutE_recv : Accumulator : Sum.u64 = 14; SumSQ.u64 = 14; Count.u64 = 14; 
 l2cache1.FetchInv_recv : Accumulator : Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; 
 l2cache1.FetchInvX_recv : Accumulator : Sum.u64 = 176; SumSQ.u64 = 176; Count.u64 = 176; 
 l2cache1.Inv_recv : Accumulator : Sum.u64 = 470; SumSQ.u64 = 470; Count.u64 = 470; 
 l2cache1.NACK_recv : Accumulator : Sum.u64 = 410; SumSQ.u64 = 410; Count.u64 = 410; 
 l2cache1.MSHR_occupancy : Accumulator : Sum.u64 = 103024; SumSQ.u64 = 647412; Count.u64 = 18057; 
 l2cache1.Bank_conflicts : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.evict_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.evict_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.evict_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.evict_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.evict_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.evict_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.evict_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.latency_GetS_IS : Accumulator : Sum.u64 = 59708; SumSQ.u64 = 25615112; Count.u64 = 481; 
 l2cache1.latency_GetS_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.latency_GetX_IM : Accumulator : Sum.u64 = 10067; SumSQ.u64 = 3614753; Count.u64 = 73; 
 l2cache1.latency_GetX_SM : Accumulator : Sum.u64 = 6642; SumSQ.u64 = 1547582; Count.u64 = 66; 
 l2cache1.latency_GetX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.latency_GetSX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.latency_GetSX_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.latency_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.evict_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.evict_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.evict_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.evict_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.evict_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.evict_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.evict_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_GetS_I : Accumulator : Sum.u64 = 481; SumSQ.u64 = 481; Count.u64 = 481; 
 l2cache1.stateEvent_GetS_S : Accumulator : Sum.u64 = 150; SumSQ.u64 = 150; Count.u64 = 150; 
 l2cache1.stateEvent_GetS_M : Accumulator : Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; 
 l2cache1.stateEvent_GetX_I : Accumulator : Sum.u64 = 73; SumSQ.u64 = 73; Count.u64 = 73; 
 l2cache1.stateEvent_GetX_S : Accumulator : Sum.u64 = 66; SumSQ.u64 = 66; Count.u64 = 66; 
 l2cache1.stateEvent_GetX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_GetSX_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_GetSX_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_GetSResp_IS : Accumulator : Sum.u64 = 411; SumSQ.u64 = 411; Count.u64 = 411; 
 l2cache1.stateEvent_GetXResp_IS : Accumulator : Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; 
 l2cache1.stateEvent_GetXResp_IM : Accumulator : Sum.u64 = 75; SumSQ.u64 = 75; Count.u64 = 75; 
 l2cache1.stateEvent_GetXResp_SM : Accumulator : Sum.u64 = 64; SumSQ.u64 = 64; Count.u64 = 64; 
 l2cache1.stateEvent_GetXResp_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_PutS_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_PutS_S : Accumulator : Sum.u64 = 318; SumSQ.u64 = 318; Count.u64 = 318; 
 l2cache1.stateEvent_PutS_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_PutS_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_PutS_SInv : Accumulator : Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; 
 l2cache1.stateEvent_PutS_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_PutS_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_PutS_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_PutS_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_PutS_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_PutS_SBInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_PutM_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_PutM_M : Accumulator : Sum.u64 = 29; SumSQ.u64 = 29; Count.u64 = 29; 
 l2cache1.stateEvent_PutM_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_PutM_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_PutM_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_Inv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_Inv_S : Accumulator : Sum.u64 = 452; SumSQ.u64 = 452; Count.u64 = 452; 
 l2cache1.stateEvent_Inv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_Inv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_Inv_SM : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l2cache1.stateEvent_Inv_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_Inv_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_Inv_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_Inv_SB : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l2cache1.stateEvent_Inv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FetchInvX_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FetchInvX_M : Accumulator : Sum.u64 = 108; SumSQ.u64 = 108; Count.u64 = 108; 
 l2cache1.stateEvent_FetchInvX_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FetchInvX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FetchInvX_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FetchInvX_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FetchInvX_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FetchInvX_IB : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l2cache1.stateEvent_FetchInvX_SB : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 l2cache1.stateEvent_Fetch_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_Fetch_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_Fetch_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_Fetch_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_Fetch_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_Fetch_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_Fetch_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_Fetch_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_Fetch_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FetchInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FetchInv_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FetchInv_M : Accumulator : Sum.u64 = 23; SumSQ.u64 = 23; Count.u64 = 23; 
 l2cache1.stateEvent_FetchInv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FetchInv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FetchInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FetchInv_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FetchInv_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FetchInv_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FetchInv_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FetchInv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FetchInv_SB : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache1.stateEvent_FetchResp_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FetchResp_MInv : Accumulator : Sum.u64 = 17; SumSQ.u64 = 17; Count.u64 = 17; 
 l2cache1.stateEvent_FetchResp_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FetchResp_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FetchXResp_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FetchXResp_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FetchXResp_MInvX : Accumulator : Sum.u64 = 87; SumSQ.u64 = 87; Count.u64 = 87; 
 l2cache1.stateEvent_FetchXResp_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_AckInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_AckInv_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_AckInv_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_AckInv_SInv : Accumulator : Sum.u64 = 284; SumSQ.u64 = 284; Count.u64 = 284; 
 l2cache1.stateEvent_AckInv_SMInv : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l2cache1.stateEvent_AckInv_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_AckInv_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_AckInv_SBInv : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 l2cache1.stateEvent_FlushLine_I : Accumulator : Sum.u64 = 26; SumSQ.u64 = 26; Count.u64 = 26; 
 l2cache1.stateEvent_FlushLine_S : Accumulator : Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; 
 l2cache1.stateEvent_FlushLine_M : Accumulator : Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; 
 l2cache1.stateEvent_FlushLine_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FlushLine_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FlushLine_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FlushLine_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FlushLine_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FlushLine_SInv : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache1.stateEvent_FlushLine_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FlushLine_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FlushLine_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FlushLine_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FlushLine_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FlushLineInv_I : Accumulator : Sum.u64 = 31; SumSQ.u64 = 31; Count.u64 = 31; 
 l2cache1.stateEvent_FlushLineInv_S : Accumulator : Sum.u64 = 29; SumSQ.u64 = 29; Count.u64 = 29; 
 l2cache1.stateEvent_FlushLineInv_M : Accumulator : Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; 
 l2cache1.stateEvent_FlushLineInv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FlushLineInv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FlushLineInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FlushLineInv_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FlushLineInv_MInvX : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l2cache1.stateEvent_FlushLineInv_SInv : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 l2cache1.stateEvent_FlushLineInv_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FlushLineInv_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FlushLineInv_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FlushLineInv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FlushLineInv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FlushLineResp_I : Accumulator : Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; 
 l2cache1.stateEvent_FlushLineResp_IB : Accumulator : Sum.u64 = 90; SumSQ.u64 = 90; Count.u64 = 90; 
 l2cache1.stateEvent_FlushLineResp_SB : Accumulator : Sum.u64 = 36; SumSQ.u64 = 36; Count.u64 = 36; 
 l2cache1.eventSent_GetS : Accumulator : Sum.u64 = 867; SumSQ.u64 = 867; Count.u64 = 867; 
 l2cache1.eventSent_GetX : Accumulator : Sum.u64 = 211; SumSQ.u64 = 211; Count.u64 = 211; 
 l2cache1.eventSent_GetSX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.eventSent_PutS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.eventSent_PutM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.eventSent_FlushLine : Accumulator : Sum.u64 = 91; SumSQ.u64 = 91; Count.u64 = 91; 
 l2cache1.eventSent_FlushLineInv : Accumulator : Sum.u64 = 101; SumSQ.u64 = 101; Count.u64 = 101; 
 l2cache1.eventSent_FetchResp : Accumulator : Sum.u64 = 36; SumSQ.u64 = 36; Count.u64 = 36; 
 l2cache1.eventSent_FetchXResp : Accumulator : Sum.u64 = 162; SumSQ.u64 = 162; Count.u64 = 162; 
 l2cache1.eventSent_AckInv : Accumulator : Sum.u64 = 457; SumSQ.u64 = 457; Count.u64 = 457; 
 l2cache1.eventSent_NACK_down : Accumulator : Sum.u64 = 24; SumSQ.u64 = 24; Count.u64 = 24; 
 l2cache1.eventSent_GetSResp : Accumulator : Sum.u64 = 654; SumSQ.u64 = 654; Count.u64 = 654; 
 l2cache1.eventSent_GetXResp : Accumulator : Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; 
 l2cache1.eventSent_FlushLineResp : Accumulator : Sum.u64 = 140; SumSQ.u64 = 140; Count.u64 = 140; 
 l2cache1.eventSent_Fetch : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.eventSent_FetchInv : Accumulator : Sum.u64 = 30; SumSQ.u64 = 30; Count.u64 = 30; 
 l2cache1.eventSent_FetchInvX : Accumulator : Sum.u64 = 135; SumSQ.u64 = 135; Count.u64 = 135; 
 l2cache1.eventSent_Inv : Accumulator : Sum.u64 = 297; SumSQ.u64 = 297; Count.u64 = 297; 
 l2cache1.eventSent_NACK_up : Accumulator : Sum.u64 = 1227; SumSQ.u64 = 1227; Count.u64 = 1227; 
 l2cache1.stateEvent_AckPut_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.evict_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.evict_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_GetS_E : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 l2cache1.stateEvent_GetX_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_GetSX_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_PutS_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_PutS_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_PutS_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_PutE_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_PutE_E : Accumulator : Sum.u64 = 11; SumSQ.u64 = 11; Count.u64 = 11; 
 l2cache1.stateEvent_PutE_M : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l2cache1.stateEvent_PutE_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_PutE_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_PutE_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_PutE_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_PutE_EInvX : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache1.stateEvent_PutE_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_PutM_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_PutM_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_PutM_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_PutM_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FetchInvX_E : Accumulator : Sum.u64 = 54; SumSQ.u64 = 54; Count.u64 = 54; 
 l2cache1.stateEvent_FetchInvX_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FetchInvX_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FetchInvX_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FetchInv_E : Accumulator : Sum.u64 = 13; SumSQ.u64 = 13; Count.u64 = 13; 
 l2cache1.stateEvent_FetchInv_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FetchInv_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FetchInv_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FetchResp_EInv : Accumulator : Sum.u64 = 13; SumSQ.u64 = 13; Count.u64 = 13; 
 l2cache1.stateEvent_FetchResp_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FetchResp_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FetchXResp_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FetchXResp_EInvX : Accumulator : Sum.u64 = 45; SumSQ.u64 = 45; Count.u64 = 45; 
 l2cache1.stateEvent_FetchXResp_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_AckInv_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_AckInv_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_AckInv_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FlushLine_E : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l2cache1.stateEvent_FlushLine_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FlushLine_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FlushLine_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FlushLineInv_E : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache1.stateEvent_FlushLineInv_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FlushLineInv_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FlushLineInv_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.eventSent_PutE : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 cpu2.pendCycle : Accumulator : Sum.u64 = 243129; SumSQ.u64 = 3767947; Count.u64 = 15837; 
 l1cache2.TotalEventsReceived : Accumulator : Sum.u64 = 4046; SumSQ.u64 = 4046; Count.u64 = 4046; 
 l1cache2.TotalEventsReplayed : Accumulator : Sum.u64 = 283; SumSQ.u64 = 283; Count.u64 = 283; 
 l1cache2.TotalNoncacheableEventsReceived : Accumulator : Sum.u64 = 252; SumSQ.u64 = 252; Count.u64 = 252; 
 l1cache2.CacheHits : Accumulator : Sum.u64 = 486; SumSQ.u64 = 486; Count.u64 = 486; 
 l1cache2.GetSHit_Arrival : Accumulator : Sum.u64 = 340; SumSQ.u64 = 340; Count.u64 = 340; 
 l1cache2.GetXHit_Arrival : Accumulator : Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; 
 l1cache2.GetSXHit_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.GetSHit_Blocked : Accumulator : Sum.u64 = 132; SumSQ.u64 = 132; Count.u64 = 132; 
 l1cache2.GetXHit_Blocked : Accumulator : Sum.u64 = 10; SumSQ.u64 = 10; Count.u64 = 10; 
 l1cache2.GetSXHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.CacheMisses : Accumulator : Sum.u64 = 746; SumSQ.u64 = 746; Count.u64 = 746; 
 l1cache2.GetSMiss_Arrival : Accumulator : Sum.u64 = 598; SumSQ.u64 = 598; Count.u64 = 598; 
 l1cache2.GetXMiss_Arrival : Accumulator : Sum.u64 = 108; SumSQ.u64 = 108; Count.u64 = 108; 
 l1cache2.GetSXMiss_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.GetSMiss_Blocked : Accumulator : Sum.u64 = 26; SumSQ.u64 = 26; Count.u64 = 26; 
 l1cache2.GetXMiss_Blocked : Accumulator : Sum.u64 = 14; SumSQ.u64 = 14; Count.u64 = 14; 
 l1cache2.GetSXMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.GetS_recv : Accumulator : Sum.u64 = 1096; SumSQ.u64 = 1096; Count.u64 = 1096; 
 l1cache2.GetX_recv : Accumulator : Sum.u64 = 136; SumSQ.u64 = 136; Count.u64 = 136; 
 l1cache2.GetSX_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.GetSResp_recv : Accumulator : Sum.u64 = 558; SumSQ.u64 = 558; Count.u64 = 558; 
 l1cache2.GetXResp_recv : Accumulator : Sum.u64 = 188; SumSQ.u64 = 188; Count.u64 = 188; 
 l1cache2.PutS_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.PutM_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.PutE_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.FetchInv_recv : Accumulator : Sum.u64 = 29; SumSQ.u64 = 29; Count.u64 = 29; 
 l1cache2.FetchInvX_recv : Accumulator : Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; 
 l1cache2.Inv_recv : Accumulator : Sum.u64 = 298; SumSQ.u64 = 298; Count.u64 = 298; 
 l1cache2.NACK_recv : Accumulator : Sum.u64 = 1343; SumSQ.u64 = 1343; Count.u64 = 1343; 
 l1cache2.MSHR_occupancy : Accumulator : Sum.u64 = 221250; SumSQ.u64 = 3151162; Count.u64 = 18057; 
 l1cache2.Bank_conflicts : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.evict_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.evict_E : Accumulator : Sum.u64 = 7; SumSQ.u64 = 7; Count.u64 = 7; 
 l1cache2.evict_M : Accumulator : Sum.u64 = 31; SumSQ.u64 = 31; Count.u64 = 31; 
 l1cache2.evict_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.evict_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.evict_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.evict_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.latency_GetS_IS : Accumulator : Sum.u64 = 109426; SumSQ.u64 = 87516926; Count.u64 = 624; 
 l1cache2.latency_GetS_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.latency_GetX_IM : Accumulator : Sum.u64 = 11603; SumSQ.u64 = 3716731; Count.u64 = 69; 
 l1cache2.latency_GetX_SM : Accumulator : Sum.u64 = 9709; SumSQ.u64 = 4590301; Count.u64 = 53; 
 l1cache2.latency_GetX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.latency_GetSX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.latency_GetSX_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.latency_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.EventStalledForLockedCacheline : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.evict_S : Accumulator : Sum.u64 = 314; SumSQ.u64 = 314; Count.u64 = 314; 
 l1cache2.evict_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.stateEvent_GetS_I : Accumulator : Sum.u64 = 624; SumSQ.u64 = 624; Count.u64 = 624; 
 l1cache2.stateEvent_GetS_S : Accumulator : Sum.u64 = 407; SumSQ.u64 = 407; Count.u64 = 407; 
 l1cache2.stateEvent_GetS_M : Accumulator : Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; 
 l1cache2.stateEvent_GetX_I : Accumulator : Sum.u64 = 69; SumSQ.u64 = 69; Count.u64 = 69; 
 l1cache2.stateEvent_GetX_S : Accumulator : Sum.u64 = 53; SumSQ.u64 = 53; Count.u64 = 53; 
 l1cache2.stateEvent_GetX_M : Accumulator : Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; 
 l1cache2.stateEvent_GetSX_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.stateEvent_GetSX_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.stateEvent_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.stateEvent_GetSResp_IS : Accumulator : Sum.u64 = 558; SumSQ.u64 = 558; Count.u64 = 558; 
 l1cache2.stateEvent_GetXResp_IS : Accumulator : Sum.u64 = 66; SumSQ.u64 = 66; Count.u64 = 66; 
 l1cache2.stateEvent_GetXResp_IM : Accumulator : Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; 
 l1cache2.stateEvent_GetXResp_SM : Accumulator : Sum.u64 = 50; SumSQ.u64 = 50; Count.u64 = 50; 
 l1cache2.stateEvent_Inv_I : Accumulator : Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; 
 l1cache2.stateEvent_Inv_S : Accumulator : Sum.u64 = 286; SumSQ.u64 = 286; Count.u64 = 286; 
 l1cache2.stateEvent_Inv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.stateEvent_Inv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.stateEvent_Inv_SM : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 l1cache2.stateEvent_Inv_SB : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 l1cache2.stateEvent_Inv_IB : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache2.stateEvent_FetchInvX_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.stateEvent_FetchInvX_M : Accumulator : Sum.u64 = 73; SumSQ.u64 = 73; Count.u64 = 73; 
 l1cache2.stateEvent_FetchInvX_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.stateEvent_FetchInvX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.stateEvent_FetchInvX_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.stateEvent_FetchInvX_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.stateEvent_Fetch_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.stateEvent_Fetch_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.stateEvent_Fetch_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.stateEvent_Fetch_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.stateEvent_Fetch_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.stateEvent_Fetch_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.stateEvent_Fetch_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.stateEvent_FetchInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.stateEvent_FetchInv_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.stateEvent_FetchInv_M : Accumulator : Sum.u64 = 19; SumSQ.u64 = 19; Count.u64 = 19; 
 l1cache2.stateEvent_FetchInv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.stateEvent_FetchInv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.stateEvent_FetchInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.stateEvent_FetchInv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.stateEvent_FetchInv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.stateEvent_FlushLine_I : Accumulator : Sum.u64 = 50; SumSQ.u64 = 50; Count.u64 = 50; 
 l1cache2.stateEvent_FlushLine_S : Accumulator : Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; 
 l1cache2.stateEvent_FlushLine_M : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 l1cache2.stateEvent_FlushLine_IS : Accumulator : Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; 
 l1cache2.stateEvent_FlushLine_IM : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache2.stateEvent_FlushLine_SM : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache2.stateEvent_FlushLine_IB : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l1cache2.stateEvent_FlushLine_SB : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache2.stateEvent_FlushLineInv_I : Accumulator : Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; 
 l1cache2.stateEvent_FlushLineInv_S : Accumulator : Sum.u64 = 19; SumSQ.u64 = 19; Count.u64 = 19; 
 l1cache2.stateEvent_FlushLineInv_M : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l1cache2.stateEvent_FlushLineInv_IS : Accumulator : Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; 
 l1cache2.stateEvent_FlushLineInv_IM : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache2.stateEvent_FlushLineInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.stateEvent_FlushLineInv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.stateEvent_FlushLineInv_SB : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache2.stateEvent_FlushLineResp_I : Accumulator : Sum.u64 = 69; SumSQ.u64 = 69; Count.u64 = 69; 
 l1cache2.stateEvent_FlushLineResp_IB : Accumulator : Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; 
 l1cache2.stateEvent_FlushLineResp_SB : Accumulator : Sum.u64 = 36; SumSQ.u64 = 36; Count.u64 = 36; 
 l1cache2.eventSent_GetS : Accumulator : Sum.u64 = 1629; SumSQ.u64 = 1629; Count.u64 = 1629; 
 l1cache2.eventSent_GetX : Accumulator : Sum.u64 = 326; SumSQ.u64 = 326; Count.u64 = 326; 
 l1cache2.eventSent_GetSX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.eventSent_PutM : Accumulator : Sum.u64 = 31; SumSQ.u64 = 31; Count.u64 = 31; 
 l1cache2.eventSent_NACK_down : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.eventSent_FlushLine : Accumulator : Sum.u64 = 235; SumSQ.u64 = 235; Count.u64 = 235; 
 l1cache2.eventSent_FlushLineInv : Accumulator : Sum.u64 = 167; SumSQ.u64 = 167; Count.u64 = 167; 
 l1cache2.eventSent_FetchResp : Accumulator : Sum.u64 = 29; SumSQ.u64 = 29; Count.u64 = 29; 
 l1cache2.eventSent_FetchXResp : Accumulator : Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; 
 l1cache2.eventSent_AckInv : Accumulator : Sum.u64 = 292; SumSQ.u64 = 292; Count.u64 = 292; 
 l1cache2.eventSent_GetSResp : Accumulator : Sum.u64 = 1192; SumSQ.u64 = 1192; Count.u64 = 1192; 
 l1cache2.eventSent_GetXResp : Accumulator : Sum.u64 = 150; SumSQ.u64 = 150; Count.u64 = 150; 
 l1cache2.eventSent_FlushLineResp : Accumulator : Sum.u64 = 158; SumSQ.u64 = 158; Count.u64 = 158; 
 l1cache2.stateEvent_AckPut_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.eventSent_PutS : Accumulator : Sum.u64 = 314; SumSQ.u64 = 314; Count.u64 = 314; 
 l1cache2.eventSent_PutE : Accumulator : Sum.u64 = 7; SumSQ.u64 = 7; Count.u64 = 7; 
 l1cache2.stateEvent_GetS_E : Accumulator : Sum.u64 = 18; SumSQ.u64 = 18; Count.u64 = 18; 
 l1cache2.stateEvent_GetX_E : Accumulator : Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; 
 l1cache2.stateEvent_GetSX_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.stateEvent_FlushLine_E : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache2.stateEvent_FlushLineInv_E : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache2.stateEvent_FetchInv_E : Accumulator : Sum.u64 = 10; SumSQ.u64 = 10; Count.u64 = 10; 
 l1cache2.stateEvent_FetchInvX_E : Accumulator : Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; 
 l2cache2.packet_latency : Accumulator : Sum.u64 = 2823; SumSQ.u64 = 6285; Count.u64 = 1896; 
 l2cache2.send_bit_count : Accumulator : Sum.u64 = 312384; SumSQ.u64 = 130037760; Count.u64 = 1890; 
 l2cache2.output_port_stalls : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.idle_time : Accumulator : Sum.u64 = 3916598; SumSQ.u64 = 167942170784; Count.u64 = 1445; 
 l2cache2.TotalEventsReceived : Accumulator : Sum.u64 = 4788; SumSQ.u64 = 4788; Count.u64 = 4788; 
 l2cache2.TotalEventsReplayed : Accumulator : Sum.u64 = 7; SumSQ.u64 = 7; Count.u64 = 7; 
 l2cache2.TotalNoncacheableEventsReceived : Accumulator : Sum.u64 = 252; SumSQ.u64 = 252; Count.u64 = 252; 
 l2cache2.CacheHits : Accumulator : Sum.u64 = 364; SumSQ.u64 = 364; Count.u64 = 364; 
 l2cache2.GetSHit_Arrival : Accumulator : Sum.u64 = 364; SumSQ.u64 = 364; Count.u64 = 364; 
 l2cache2.GetXHit_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.GetSXHit_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.GetSHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.GetXHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.GetSXHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.CacheMisses : Accumulator : Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; 
 l2cache2.GetSMiss_Arrival : Accumulator : Sum.u64 = 454; SumSQ.u64 = 454; Count.u64 = 454; 
 l2cache2.GetXMiss_Arrival : Accumulator : Sum.u64 = 122; SumSQ.u64 = 122; Count.u64 = 122; 
 l2cache2.GetSXMiss_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.GetSMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.GetXMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.GetSXMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.GetS_recv : Accumulator : Sum.u64 = 1533; SumSQ.u64 = 1533; Count.u64 = 1533; 
 l2cache2.GetX_recv : Accumulator : Sum.u64 = 312; SumSQ.u64 = 312; Count.u64 = 312; 
 l2cache2.GetSX_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.GetSResp_recv : Accumulator : Sum.u64 = 391; SumSQ.u64 = 391; Count.u64 = 391; 
 l2cache2.GetXResp_recv : Accumulator : Sum.u64 = 185; SumSQ.u64 = 185; Count.u64 = 185; 
 l2cache2.PutS_recv : Accumulator : Sum.u64 = 314; SumSQ.u64 = 314; Count.u64 = 314; 
 l2cache2.PutM_recv : Accumulator : Sum.u64 = 31; SumSQ.u64 = 31; Count.u64 = 31; 
 l2cache2.PutE_recv : Accumulator : Sum.u64 = 7; SumSQ.u64 = 7; Count.u64 = 7; 
 l2cache2.FetchInv_recv : Accumulator : Sum.u64 = 40; SumSQ.u64 = 40; Count.u64 = 40; 
 l2cache2.FetchInvX_recv : Accumulator : Sum.u64 = 154; SumSQ.u64 = 154; Count.u64 = 154; 
 l2cache2.Inv_recv : Accumulator : Sum.u64 = 458; SumSQ.u64 = 458; Count.u64 = 458; 
 l2cache2.NACK_recv : Accumulator : Sum.u64 = 400; SumSQ.u64 = 400; Count.u64 = 400; 
 l2cache2.MSHR_occupancy : Accumulator : Sum.u64 = 92953; SumSQ.u64 = 584597; Count.u64 = 18057; 
 l2cache2.Bank_conflicts : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.evict_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.evict_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.evict_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.evict_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.evict_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.evict_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.evict_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.latency_GetS_IS : Accumulator : Sum.u64 = 53250; SumSQ.u64 = 22545050; Count.u64 = 454; 
 l2cache2.latency_GetS_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.latency_GetX_IM : Accumulator : Sum.u64 = 6550; SumSQ.u64 = 1515694; Count.u64 = 51; 
 l2cache2.latency_GetX_SM : Accumulator : Sum.u64 = 6190; SumSQ.u64 = 1004220; Count.u64 = 71; 
 l2cache2.latency_GetX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.latency_GetSX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.latency_GetSX_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.latency_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.evict_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.evict_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.evict_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.evict_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.evict_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.evict_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.evict_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_GetS_I : Accumulator : Sum.u64 = 454; SumSQ.u64 = 454; Count.u64 = 454; 
 l2cache2.stateEvent_GetS_S : Accumulator : Sum.u64 = 167; SumSQ.u64 = 167; Count.u64 = 167; 
 l2cache2.stateEvent_GetS_M : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 l2cache2.stateEvent_GetX_I : Accumulator : Sum.u64 = 51; SumSQ.u64 = 51; Count.u64 = 51; 
 l2cache2.stateEvent_GetX_S : Accumulator : Sum.u64 = 71; SumSQ.u64 = 71; Count.u64 = 71; 
 l2cache2.stateEvent_GetX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_GetSX_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_GetSX_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_GetSResp_IS : Accumulator : Sum.u64 = 391; SumSQ.u64 = 391; Count.u64 = 391; 
 l2cache2.stateEvent_GetXResp_IS : Accumulator : Sum.u64 = 63; SumSQ.u64 = 63; Count.u64 = 63; 
 l2cache2.stateEvent_GetXResp_IM : Accumulator : Sum.u64 = 54; SumSQ.u64 = 54; Count.u64 = 54; 
 l2cache2.stateEvent_GetXResp_SM : Accumulator : Sum.u64 = 68; SumSQ.u64 = 68; Count.u64 = 68; 
 l2cache2.stateEvent_GetXResp_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_PutS_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_PutS_S : Accumulator : Sum.u64 = 309; SumSQ.u64 = 309; Count.u64 = 309; 
 l2cache2.stateEvent_PutS_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_PutS_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_PutS_SInv : Accumulator : Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; 
 l2cache2.stateEvent_PutS_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_PutS_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_PutS_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_PutS_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_PutS_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_PutS_SBInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_PutM_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_PutM_M : Accumulator : Sum.u64 = 28; SumSQ.u64 = 28; Count.u64 = 28; 
 l2cache2.stateEvent_PutM_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_PutM_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_PutM_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_Inv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_Inv_S : Accumulator : Sum.u64 = 433; SumSQ.u64 = 433; Count.u64 = 433; 
 l2cache2.stateEvent_Inv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_Inv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_Inv_SM : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 l2cache2.stateEvent_Inv_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_Inv_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_Inv_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_Inv_SB : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l2cache2.stateEvent_Inv_IB : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l2cache2.stateEvent_FetchInvX_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FetchInvX_M : Accumulator : Sum.u64 = 96; SumSQ.u64 = 96; Count.u64 = 96; 
 l2cache2.stateEvent_FetchInvX_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FetchInvX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FetchInvX_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FetchInvX_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FetchInvX_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FetchInvX_IB : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache2.stateEvent_FetchInvX_SB : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 l2cache2.stateEvent_Fetch_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_Fetch_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_Fetch_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_Fetch_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_Fetch_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_Fetch_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_Fetch_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_Fetch_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_Fetch_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FetchInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FetchInv_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FetchInv_M : Accumulator : Sum.u64 = 24; SumSQ.u64 = 24; Count.u64 = 24; 
 l2cache2.stateEvent_FetchInv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FetchInv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FetchInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FetchInv_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FetchInv_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FetchInv_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FetchInv_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FetchInv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FetchInv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FetchResp_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FetchResp_MInv : Accumulator : Sum.u64 = 19; SumSQ.u64 = 19; Count.u64 = 19; 
 l2cache2.stateEvent_FetchResp_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FetchResp_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FetchXResp_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FetchXResp_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FetchXResp_MInvX : Accumulator : Sum.u64 = 73; SumSQ.u64 = 73; Count.u64 = 73; 
 l2cache2.stateEvent_FetchXResp_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_AckInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_AckInv_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_AckInv_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_AckInv_SInv : Accumulator : Sum.u64 = 288; SumSQ.u64 = 288; Count.u64 = 288; 
 l2cache2.stateEvent_AckInv_SMInv : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l2cache2.stateEvent_AckInv_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_AckInv_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_AckInv_SBInv : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l2cache2.stateEvent_FlushLine_I : Accumulator : Sum.u64 = 34; SumSQ.u64 = 34; Count.u64 = 34; 
 l2cache2.stateEvent_FlushLine_S : Accumulator : Sum.u64 = 46; SumSQ.u64 = 46; Count.u64 = 46; 
 l2cache2.stateEvent_FlushLine_M : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 l2cache2.stateEvent_FlushLine_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FlushLine_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FlushLine_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FlushLine_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FlushLine_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FlushLine_SInv : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache2.stateEvent_FlushLine_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FlushLine_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FlushLine_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FlushLine_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FlushLine_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FlushLineInv_I : Accumulator : Sum.u64 = 27; SumSQ.u64 = 27; Count.u64 = 27; 
 l2cache2.stateEvent_FlushLineInv_S : Accumulator : Sum.u64 = 26; SumSQ.u64 = 26; Count.u64 = 26; 
 l2cache2.stateEvent_FlushLineInv_M : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l2cache2.stateEvent_FlushLineInv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FlushLineInv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FlushLineInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FlushLineInv_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FlushLineInv_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FlushLineInv_SInv : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache2.stateEvent_FlushLineInv_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FlushLineInv_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FlushLineInv_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FlushLineInv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FlushLineInv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FlushLineResp_I : Accumulator : Sum.u64 = 9; SumSQ.u64 = 9; Count.u64 = 9; 
 l2cache2.stateEvent_FlushLineResp_IB : Accumulator : Sum.u64 = 85; SumSQ.u64 = 85; Count.u64 = 85; 
 l2cache2.stateEvent_FlushLineResp_SB : Accumulator : Sum.u64 = 48; SumSQ.u64 = 48; Count.u64 = 48; 
 l2cache2.eventSent_GetS : Accumulator : Sum.u64 = 816; SumSQ.u64 = 816; Count.u64 = 816; 
 l2cache2.eventSent_GetX : Accumulator : Sum.u64 = 207; SumSQ.u64 = 207; Count.u64 = 207; 
 l2cache2.eventSent_GetSX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.eventSent_PutS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.eventSent_PutM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.eventSent_FlushLine : Accumulator : Sum.u64 = 127; SumSQ.u64 = 127; Count.u64 = 127; 
 l2cache2.eventSent_FlushLineInv : Accumulator : Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; 
 l2cache2.eventSent_FetchResp : Accumulator : Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; 
 l2cache2.eventSent_FetchXResp : Accumulator : Sum.u64 = 140; SumSQ.u64 = 140; Count.u64 = 140; 
 l2cache2.eventSent_AckInv : Accumulator : Sum.u64 = 438; SumSQ.u64 = 438; Count.u64 = 438; 
 l2cache2.eventSent_NACK_down : Accumulator : Sum.u64 = 30; SumSQ.u64 = 30; Count.u64 = 30; 
 l2cache2.eventSent_GetSResp : Accumulator : Sum.u64 = 654; SumSQ.u64 = 654; Count.u64 = 654; 
 l2cache2.eventSent_GetXResp : Accumulator : Sum.u64 = 202; SumSQ.u64 = 202; Count.u64 = 202; 
 l2cache2.eventSent_FlushLineResp : Accumulator : Sum.u64 = 158; SumSQ.u64 = 158; Count.u64 = 158; 
 l2cache2.eventSent_Fetch : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.eventSent_FetchInv : Accumulator : Sum.u64 = 29; SumSQ.u64 = 29; Count.u64 = 29; 
 l2cache2.eventSent_FetchInvX : Accumulator : Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; 
 l2cache2.eventSent_Inv : Accumulator : Sum.u64 = 298; SumSQ.u64 = 298; Count.u64 = 298; 
 l2cache2.eventSent_NACK_up : Accumulator : Sum.u64 = 1343; SumSQ.u64 = 1343; Count.u64 = 1343; 
 l2cache2.stateEvent_AckPut_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.evict_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.evict_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_GetS_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_GetX_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_GetSX_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_PutS_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_PutS_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_PutS_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_PutE_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_PutE_E : Accumulator : Sum.u64 = 7; SumSQ.u64 = 7; Count.u64 = 7; 
 l2cache2.stateEvent_PutE_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_PutE_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_PutE_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_PutE_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_PutE_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_PutE_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_PutE_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_PutM_E : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 l2cache2.stateEvent_PutM_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_PutM_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_PutM_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FetchInvX_E : Accumulator : Sum.u64 = 44; SumSQ.u64 = 44; Count.u64 = 44; 
 l2cache2.stateEvent_FetchInvX_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FetchInvX_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FetchInvX_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FetchInv_E : Accumulator : Sum.u64 = 14; SumSQ.u64 = 14; Count.u64 = 14; 
 l2cache2.stateEvent_FetchInv_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FetchInv_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FetchInv_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FetchResp_EInv : Accumulator : Sum.u64 = 10; SumSQ.u64 = 10; Count.u64 = 10; 
 l2cache2.stateEvent_FetchResp_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FetchResp_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FetchXResp_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FetchXResp_EInvX : Accumulator : Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; 
 l2cache2.stateEvent_FetchXResp_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_AckInv_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_AckInv_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_AckInv_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FlushLine_E : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache2.stateEvent_FlushLine_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FlushLine_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FlushLine_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FlushLineInv_E : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache2.stateEvent_FlushLineInv_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FlushLineInv_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FlushLineInv_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.eventSent_PutE : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 cpu3.pendCycle : Accumulator : Sum.u64 = 268201; SumSQ.u64 = 4145849; Count.u64 = 17609; 
 l1cache3.TotalEventsReceived : Accumulator : Sum.u64 = 4113; SumSQ.u64 = 4113; Count.u64 = 4113; 
 l1cache3.TotalEventsReplayed : Accumulator : Sum.u64 = 295; SumSQ.u64 = 295; Count.u64 = 295; 
 l1cache3.TotalNoncacheableEventsReceived : Accumulator : Sum.u64 = 214; SumSQ.u64 = 214; Count.u64 = 214; 
 l1cache3.CacheHits : Accumulator : Sum.u64 = 494; SumSQ.u64 = 494; Count.u64 = 494; 
 l1cache3.GetSHit_Arrival : Accumulator : Sum.u64 = 344; SumSQ.u64 = 344; Count.u64 = 344; 
 l1cache3.GetXHit_Arrival : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 l1cache3.GetSXHit_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.GetSHit_Blocked : Accumulator : Sum.u64 = 141; SumSQ.u64 = 141; Count.u64 = 141; 
 l1cache3.GetXHit_Blocked : Accumulator : Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; 
 l1cache3.GetSXHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.CacheMisses : Accumulator : Sum.u64 = 737; SumSQ.u64 = 737; Count.u64 = 737; 
 l1cache3.GetSMiss_Arrival : Accumulator : Sum.u64 = 575; SumSQ.u64 = 575; Count.u64 = 575; 
 l1cache3.GetXMiss_Arrival : Accumulator : Sum.u64 = 113; SumSQ.u64 = 113; Count.u64 = 113; 
 l1cache3.GetSXMiss_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.GetSMiss_Blocked : Accumulator : Sum.u64 = 29; SumSQ.u64 = 29; Count.u64 = 29; 
 l1cache3.GetXMiss_Blocked : Accumulator : Sum.u64 = 20; SumSQ.u64 = 20; Count.u64 = 20; 
 l1cache3.GetSXMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.GetS_recv : Accumulator : Sum.u64 = 1089; SumSQ.u64 = 1089; Count.u64 = 1089; 
 l1cache3.GetX_recv : Accumulator : Sum.u64 = 142; SumSQ.u64 = 142; Count.u64 = 142; 
 l1cache3.GetSX_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.GetSResp_recv : Accumulator : Sum.u64 = 543; SumSQ.u64 = 543; Count.u64 = 543; 
 l1cache3.GetXResp_recv : Accumulator : Sum.u64 = 194; SumSQ.u64 = 194; Count.u64 = 194; 
 l1cache3.PutS_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.PutM_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.PutE_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.FetchInv_recv : Accumulator : Sum.u64 = 30; SumSQ.u64 = 30; Count.u64 = 30; 
 l1cache3.FetchInvX_recv : Accumulator : Sum.u64 = 127; SumSQ.u64 = 127; Count.u64 = 127; 
 l1cache3.Inv_recv : Accumulator : Sum.u64 = 307; SumSQ.u64 = 307; Count.u64 = 307; 
 l1cache3.NACK_recv : Accumulator : Sum.u64 = 1357; SumSQ.u64 = 1357; Count.u64 = 1357; 
 l1cache3.MSHR_occupancy : Accumulator : Sum.u64 = 249884; SumSQ.u64 = 3616314; Count.u64 = 18057; 
 l1cache3.Bank_conflicts : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.evict_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.evict_E : Accumulator : Sum.u64 = 9; SumSQ.u64 = 9; Count.u64 = 9; 
 l1cache3.evict_M : Accumulator : Sum.u64 = 20; SumSQ.u64 = 20; Count.u64 = 20; 
 l1cache3.evict_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.evict_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.evict_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.evict_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.latency_GetS_IS : Accumulator : Sum.u64 = 119705; SumSQ.u64 = 102961913; Count.u64 = 604; 
 l1cache3.latency_GetS_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.latency_GetX_IM : Accumulator : Sum.u64 = 19783; SumSQ.u64 = 18628141; Count.u64 = 86; 
 l1cache3.latency_GetX_SM : Accumulator : Sum.u64 = 17870; SumSQ.u64 = 20470960; Count.u64 = 47; 
 l1cache3.latency_GetX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.latency_GetSX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.latency_GetSX_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.latency_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.EventStalledForLockedCacheline : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.evict_S : Accumulator : Sum.u64 = 283; SumSQ.u64 = 283; Count.u64 = 283; 
 l1cache3.evict_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.stateEvent_GetS_I : Accumulator : Sum.u64 = 604; SumSQ.u64 = 604; Count.u64 = 604; 
 l1cache3.stateEvent_GetS_S : Accumulator : Sum.u64 = 415; SumSQ.u64 = 415; Count.u64 = 415; 
 l1cache3.stateEvent_GetS_M : Accumulator : Sum.u64 = 54; SumSQ.u64 = 54; Count.u64 = 54; 
 l1cache3.stateEvent_GetX_I : Accumulator : Sum.u64 = 86; SumSQ.u64 = 86; Count.u64 = 86; 
 l1cache3.stateEvent_GetX_S : Accumulator : Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; 
 l1cache3.stateEvent_GetX_M : Accumulator : Sum.u64 = 7; SumSQ.u64 = 7; Count.u64 = 7; 
 l1cache3.stateEvent_GetSX_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.stateEvent_GetSX_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.stateEvent_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.stateEvent_GetSResp_IS : Accumulator : Sum.u64 = 543; SumSQ.u64 = 543; Count.u64 = 543; 
 l1cache3.stateEvent_GetXResp_IS : Accumulator : Sum.u64 = 61; SumSQ.u64 = 61; Count.u64 = 61; 
 l1cache3.stateEvent_GetXResp_IM : Accumulator : Sum.u64 = 90; SumSQ.u64 = 90; Count.u64 = 90; 
 l1cache3.stateEvent_GetXResp_SM : Accumulator : Sum.u64 = 43; SumSQ.u64 = 43; Count.u64 = 43; 
 l1cache3.stateEvent_Inv_I : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l1cache3.stateEvent_Inv_S : Accumulator : Sum.u64 = 299; SumSQ.u64 = 299; Count.u64 = 299; 
 l1cache3.stateEvent_Inv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.stateEvent_Inv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.stateEvent_Inv_SM : Accumulator : Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; 
 l1cache3.stateEvent_Inv_SB : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache3.stateEvent_Inv_IB : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache3.stateEvent_FetchInvX_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.stateEvent_FetchInvX_M : Accumulator : Sum.u64 = 85; SumSQ.u64 = 85; Count.u64 = 85; 
 l1cache3.stateEvent_FetchInvX_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.stateEvent_FetchInvX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.stateEvent_FetchInvX_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.stateEvent_FetchInvX_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.stateEvent_Fetch_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.stateEvent_Fetch_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.stateEvent_Fetch_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.stateEvent_Fetch_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.stateEvent_Fetch_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.stateEvent_Fetch_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.stateEvent_Fetch_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.stateEvent_FetchInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.stateEvent_FetchInv_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.stateEvent_FetchInv_M : Accumulator : Sum.u64 = 24; SumSQ.u64 = 24; Count.u64 = 24; 
 l1cache3.stateEvent_FetchInv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.stateEvent_FetchInv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.stateEvent_FetchInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.stateEvent_FetchInv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.stateEvent_FetchInv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.stateEvent_FlushLine_I : Accumulator : Sum.u64 = 55; SumSQ.u64 = 55; Count.u64 = 55; 
 l1cache3.stateEvent_FlushLine_S : Accumulator : Sum.u64 = 25; SumSQ.u64 = 25; Count.u64 = 25; 
 l1cache3.stateEvent_FlushLine_M : Accumulator : Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; 
 l1cache3.stateEvent_FlushLine_IS : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache3.stateEvent_FlushLine_IM : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache3.stateEvent_FlushLine_SM : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache3.stateEvent_FlushLine_IB : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l1cache3.stateEvent_FlushLine_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.stateEvent_FlushLineInv_I : Accumulator : Sum.u64 = 53; SumSQ.u64 = 53; Count.u64 = 53; 
 l1cache3.stateEvent_FlushLineInv_S : Accumulator : Sum.u64 = 29; SumSQ.u64 = 29; Count.u64 = 29; 
 l1cache3.stateEvent_FlushLineInv_M : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l1cache3.stateEvent_FlushLineInv_IS : Accumulator : Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; 
 l1cache3.stateEvent_FlushLineInv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.stateEvent_FlushLineInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.stateEvent_FlushLineInv_IB : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache3.stateEvent_FlushLineInv_SB : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache3.stateEvent_FlushLineResp_I : Accumulator : Sum.u64 = 83; SumSQ.u64 = 83; Count.u64 = 83; 
 l1cache3.stateEvent_FlushLineResp_IB : Accumulator : Sum.u64 = 50; SumSQ.u64 = 50; Count.u64 = 50; 
 l1cache3.stateEvent_FlushLineResp_SB : Accumulator : Sum.u64 = 29; SumSQ.u64 = 29; Count.u64 = 29; 
 l1cache3.eventSent_GetS : Accumulator : Sum.u64 = 1588; SumSQ.u64 = 1588; Count.u64 = 1588; 
 l1cache3.eventSent_GetX : Accumulator : Sum.u64 = 342; SumSQ.u64 = 342; Count.u64 = 342; 
 l1cache3.eventSent_GetSX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.eventSent_PutM : Accumulator : Sum.u64 = 20; SumSQ.u64 = 20; Count.u64 = 20; 
 l1cache3.eventSent_NACK_down : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.eventSent_FlushLine : Accumulator : Sum.u64 = 208; SumSQ.u64 = 208; Count.u64 = 208; 
 l1cache3.eventSent_FlushLineInv : Accumulator : Sum.u64 = 225; SumSQ.u64 = 225; Count.u64 = 225; 
 l1cache3.eventSent_FetchResp : Accumulator : Sum.u64 = 30; SumSQ.u64 = 30; Count.u64 = 30; 
 l1cache3.eventSent_FetchXResp : Accumulator : Sum.u64 = 127; SumSQ.u64 = 127; Count.u64 = 127; 
 l1cache3.eventSent_AckInv : Accumulator : Sum.u64 = 304; SumSQ.u64 = 304; Count.u64 = 304; 
 l1cache3.eventSent_GetSResp : Accumulator : Sum.u64 = 1175; SumSQ.u64 = 1175; Count.u64 = 1175; 
 l1cache3.eventSent_GetXResp : Accumulator : Sum.u64 = 151; SumSQ.u64 = 151; Count.u64 = 151; 
 l1cache3.eventSent_FlushLineResp : Accumulator : Sum.u64 = 174; SumSQ.u64 = 174; Count.u64 = 174; 
 l1cache3.stateEvent_AckPut_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.eventSent_PutS : Accumulator : Sum.u64 = 283; SumSQ.u64 = 283; Count.u64 = 283; 
 l1cache3.eventSent_PutE : Accumulator : Sum.u64 = 9; SumSQ.u64 = 9; Count.u64 = 9; 
 l1cache3.stateEvent_GetS_E : Accumulator : Sum.u64 = 16; SumSQ.u64 = 16; Count.u64 = 16; 
 l1cache3.stateEvent_GetX_E : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l1cache3.stateEvent_GetSX_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.stateEvent_FlushLine_E : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache3.stateEvent_FlushLineInv_E : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache3.stateEvent_FetchInv_E : Accumulator : Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; 
 l1cache3.stateEvent_FetchInvX_E : Accumulator : Sum.u64 = 42; SumSQ.u64 = 42; Count.u64 = 42; 
 l2cache3.packet_latency : Accumulator : Sum.u64 = 2820; SumSQ.u64 = 6146; Count.u64 = 1910; 
 l2cache3.send_bit_count : Accumulator : Sum.u64 = 313888; SumSQ.u64 = 130413568; Count.u64 = 1908; 
 l2cache3.output_port_stalls : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.idle_time : Accumulator : Sum.u64 = 3661594; SumSQ.u64 = 43986185268; Count.u64 = 1526; 
 l2cache3.TotalEventsReceived : Accumulator : Sum.u64 = 4832; SumSQ.u64 = 4832; Count.u64 = 4832; 
 l2cache3.TotalEventsReplayed : Accumulator : Sum.u64 = 7; SumSQ.u64 = 7; Count.u64 = 7; 
 l2cache3.TotalNoncacheableEventsReceived : Accumulator : Sum.u64 = 214; SumSQ.u64 = 214; Count.u64 = 214; 
 l2cache3.CacheHits : Accumulator : Sum.u64 = 291; SumSQ.u64 = 291; Count.u64 = 291; 
 l2cache3.GetSHit_Arrival : Accumulator : Sum.u64 = 291; SumSQ.u64 = 291; Count.u64 = 291; 
 l2cache3.GetXHit_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.GetSXHit_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.GetSHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.GetXHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.GetSXHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.CacheMisses : Accumulator : Sum.u64 = 602; SumSQ.u64 = 602; Count.u64 = 602; 
 l2cache3.GetSMiss_Arrival : Accumulator : Sum.u64 = 469; SumSQ.u64 = 469; Count.u64 = 469; 
 l2cache3.GetXMiss_Arrival : Accumulator : Sum.u64 = 132; SumSQ.u64 = 132; Count.u64 = 132; 
 l2cache3.GetSXMiss_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.GetSMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.GetXMiss_Blocked : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache3.GetSXMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.GetS_recv : Accumulator : Sum.u64 = 1502; SumSQ.u64 = 1502; Count.u64 = 1502; 
 l2cache3.GetX_recv : Accumulator : Sum.u64 = 333; SumSQ.u64 = 333; Count.u64 = 333; 
 l2cache3.GetSX_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.GetSResp_recv : Accumulator : Sum.u64 = 410; SumSQ.u64 = 410; Count.u64 = 410; 
 l2cache3.GetXResp_recv : Accumulator : Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; 
 l2cache3.PutS_recv : Accumulator : Sum.u64 = 283; SumSQ.u64 = 283; Count.u64 = 283; 
 l2cache3.PutM_recv : Accumulator : Sum.u64 = 20; SumSQ.u64 = 20; Count.u64 = 20; 
 l2cache3.PutE_recv : Accumulator : Sum.u64 = 9; SumSQ.u64 = 9; Count.u64 = 9; 
 l2cache3.FetchInv_recv : Accumulator : Sum.u64 = 36; SumSQ.u64 = 36; Count.u64 = 36; 
 l2cache3.FetchInvX_recv : Accumulator : Sum.u64 = 155; SumSQ.u64 = 155; Count.u64 = 155; 
 l2cache3.Inv_recv : Accumulator : Sum.u64 = 457; SumSQ.u64 = 457; Count.u64 = 457; 
 l2cache3.NACK_recv : Accumulator : Sum.u64 = 391; SumSQ.u64 = 391; Count.u64 = 391; 
 l2cache3.MSHR_occupancy : Accumulator : Sum.u64 = 101284; SumSQ.u64 = 630248; Count.u64 = 18057; 
 l2cache3.Bank_conflicts : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.evict_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.evict_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.evict_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.evict_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.evict_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.evict_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.evict_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.latency_GetS_IS : Accumulator : Sum.u64 = 56726; SumSQ.u64 = 24682094; Count.u64 = 469; 
 l2cache3.latency_GetS_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.latency_GetX_IM : Accumulator : Sum.u64 = 9876; SumSQ.u64 = 6287592; Count.u64 = 71; 
 l2cache3.latency_GetX_SM : Accumulator : Sum.u64 = 6409; SumSQ.u64 = 1250527; Count.u64 = 62; 
 l2cache3.latency_GetX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.latency_GetSX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.latency_GetSX_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.latency_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.evict_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.evict_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.evict_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.evict_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.evict_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.evict_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.evict_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_GetS_I : Accumulator : Sum.u64 = 469; SumSQ.u64 = 469; Count.u64 = 469; 
 l2cache3.stateEvent_GetS_S : Accumulator : Sum.u64 = 133; SumSQ.u64 = 133; Count.u64 = 133; 
 l2cache3.stateEvent_GetS_M : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l2cache3.stateEvent_GetX_I : Accumulator : Sum.u64 = 71; SumSQ.u64 = 71; Count.u64 = 71; 
 l2cache3.stateEvent_GetX_S : Accumulator : Sum.u64 = 62; SumSQ.u64 = 62; Count.u64 = 62; 
 l2cache3.stateEvent_GetX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_GetSX_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_GetSX_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_GetSResp_IS : Accumulator : Sum.u64 = 410; SumSQ.u64 = 410; Count.u64 = 410; 
 l2cache3.stateEvent_GetXResp_IS : Accumulator : Sum.u64 = 59; SumSQ.u64 = 59; Count.u64 = 59; 
 l2cache3.stateEvent_GetXResp_IM : Accumulator : Sum.u64 = 75; SumSQ.u64 = 75; Count.u64 = 75; 
 l2cache3.stateEvent_GetXResp_SM : Accumulator : Sum.u64 = 58; SumSQ.u64 = 58; Count.u64 = 58; 
 l2cache3.stateEvent_GetXResp_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_PutS_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_PutS_S : Accumulator : Sum.u64 = 281; SumSQ.u64 = 281; Count.u64 = 281; 
 l2cache3.stateEvent_PutS_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_PutS_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_PutS_SInv : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l2cache3.stateEvent_PutS_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_PutS_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_PutS_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_PutS_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_PutS_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_PutS_SBInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_PutM_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_PutM_M : Accumulator : Sum.u64 = 20; SumSQ.u64 = 20; Count.u64 = 20; 
 l2cache3.stateEvent_PutM_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_PutM_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_PutM_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_Inv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_Inv_S : Accumulator : Sum.u64 = 440; SumSQ.u64 = 440; Count.u64 = 440; 
 l2cache3.stateEvent_Inv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_Inv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_Inv_SM : Accumulator : Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; 
 l2cache3.stateEvent_Inv_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_Inv_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_Inv_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_Inv_SB : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache3.stateEvent_Inv_IB : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache3.stateEvent_FetchInvX_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FetchInvX_M : Accumulator : Sum.u64 = 100; SumSQ.u64 = 100; Count.u64 = 100; 
 l2cache3.stateEvent_FetchInvX_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FetchInvX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FetchInvX_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FetchInvX_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FetchInvX_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FetchInvX_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FetchInvX_SB : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache3.stateEvent_Fetch_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_Fetch_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_Fetch_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_Fetch_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_Fetch_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_Fetch_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_Fetch_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_Fetch_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_Fetch_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FetchInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FetchInv_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FetchInv_M : Accumulator : Sum.u64 = 27; SumSQ.u64 = 27; Count.u64 = 27; 
 l2cache3.stateEvent_FetchInv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FetchInv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FetchInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FetchInv_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FetchInv_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FetchInv_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FetchInv_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FetchInv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FetchInv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FetchResp_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FetchResp_MInv : Accumulator : Sum.u64 = 24; SumSQ.u64 = 24; Count.u64 = 24; 
 l2cache3.stateEvent_FetchResp_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FetchResp_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FetchXResp_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FetchXResp_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FetchXResp_MInvX : Accumulator : Sum.u64 = 85; SumSQ.u64 = 85; Count.u64 = 85; 
 l2cache3.stateEvent_FetchXResp_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_AckInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_AckInv_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_AckInv_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_AckInv_SInv : Accumulator : Sum.u64 = 301; SumSQ.u64 = 301; Count.u64 = 301; 
 l2cache3.stateEvent_AckInv_SMInv : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l2cache3.stateEvent_AckInv_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_AckInv_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_AckInv_SBInv : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache3.stateEvent_FlushLine_I : Accumulator : Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; 
 l2cache3.stateEvent_FlushLine_S : Accumulator : Sum.u64 = 40; SumSQ.u64 = 40; Count.u64 = 40; 
 l2cache3.stateEvent_FlushLine_M : Accumulator : Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; 
 l2cache3.stateEvent_FlushLine_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FlushLine_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FlushLine_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FlushLine_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FlushLine_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FlushLine_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FlushLine_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FlushLine_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FlushLine_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FlushLine_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FlushLine_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FlushLineInv_I : Accumulator : Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; 
 l2cache3.stateEvent_FlushLineInv_S : Accumulator : Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; 
 l2cache3.stateEvent_FlushLineInv_M : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l2cache3.stateEvent_FlushLineInv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FlushLineInv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FlushLineInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FlushLineInv_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FlushLineInv_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FlushLineInv_SInv : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache3.stateEvent_FlushLineInv_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FlushLineInv_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FlushLineInv_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FlushLineInv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FlushLineInv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FlushLineResp_I : Accumulator : Sum.u64 = 16; SumSQ.u64 = 16; Count.u64 = 16; 
 l2cache3.stateEvent_FlushLineResp_IB : Accumulator : Sum.u64 = 102; SumSQ.u64 = 102; Count.u64 = 102; 
 l2cache3.stateEvent_FlushLineResp_SB : Accumulator : Sum.u64 = 44; SumSQ.u64 = 44; Count.u64 = 44; 
 l2cache3.eventSent_GetS : Accumulator : Sum.u64 = 829; SumSQ.u64 = 829; Count.u64 = 829; 
 l2cache3.eventSent_GetX : Accumulator : Sum.u64 = 211; SumSQ.u64 = 211; Count.u64 = 211; 
 l2cache3.eventSent_GetSX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.eventSent_PutS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.eventSent_PutM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.eventSent_FlushLine : Accumulator : Sum.u64 = 110; SumSQ.u64 = 110; Count.u64 = 110; 
 l2cache3.eventSent_FlushLineInv : Accumulator : Sum.u64 = 112; SumSQ.u64 = 112; Count.u64 = 112; 
 l2cache3.eventSent_FetchResp : Accumulator : Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; 
 l2cache3.eventSent_FetchXResp : Accumulator : Sum.u64 = 149; SumSQ.u64 = 149; Count.u64 = 149; 
 l2cache3.eventSent_AckInv : Accumulator : Sum.u64 = 445; SumSQ.u64 = 445; Count.u64 = 445; 
 l2cache3.eventSent_NACK_down : Accumulator : Sum.u64 = 17; SumSQ.u64 = 17; Count.u64 = 17; 
 l2cache3.eventSent_GetSResp : Accumulator : Sum.u64 = 629; SumSQ.u64 = 629; Count.u64 = 629; 
 l2cache3.eventSent_GetXResp : Accumulator : Sum.u64 = 203; SumSQ.u64 = 203; Count.u64 = 203; 
 l2cache3.eventSent_FlushLineResp : Accumulator : Sum.u64 = 174; SumSQ.u64 = 174; Count.u64 = 174; 
 l2cache3.eventSent_Fetch : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.eventSent_FetchInv : Accumulator : Sum.u64 = 30; SumSQ.u64 = 30; Count.u64 = 30; 
 l2cache3.eventSent_FetchInvX : Accumulator : Sum.u64 = 127; SumSQ.u64 = 127; Count.u64 = 127; 
 l2cache3.eventSent_Inv : Accumulator : Sum.u64 = 307; SumSQ.u64 = 307; Count.u64 = 307; 
 l2cache3.eventSent_NACK_up : Accumulator : Sum.u64 = 1357; SumSQ.u64 = 1357; Count.u64 = 1357; 
 l2cache3.stateEvent_AckPut_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.evict_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.evict_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_GetS_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_GetX_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_GetSX_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_PutS_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_PutS_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_PutS_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_PutE_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_PutE_E : Accumulator : Sum.u64 = 9; SumSQ.u64 = 9; Count.u64 = 9; 
 l2cache3.stateEvent_PutE_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_PutE_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_PutE_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_PutE_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_PutE_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_PutE_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_PutE_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_PutM_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_PutM_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_PutM_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_PutM_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FetchInvX_E : Accumulator : Sum.u64 = 49; SumSQ.u64 = 49; Count.u64 = 49; 
 l2cache3.stateEvent_FetchInvX_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FetchInvX_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FetchInvX_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FetchInv_E : Accumulator : Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; 
 l2cache3.stateEvent_FetchInv_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FetchInv_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FetchInv_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FetchResp_EInv : Accumulator : Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; 
 l2cache3.stateEvent_FetchResp_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FetchResp_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FetchXResp_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FetchXResp_EInvX : Accumulator : Sum.u64 = 42; SumSQ.u64 = 42; Count.u64 = 42; 
 l2cache3.stateEvent_FetchXResp_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_AckInv_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_AckInv_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_AckInv_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FlushLine_E : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache3.stateEvent_FlushLine_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FlushLine_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FlushLine_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FlushLineInv_E : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache3.stateEvent_FlushLineInv_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FlushLineInv_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FlushLineInv_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.eventSent_PutE : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 cpu4.pendCycle : Accumulator : Sum.u64 = 272308; SumSQ.u64 = 4233796; Count.u64 = 17649; 
 l1cache4.TotalEventsReceived : Accumulator : Sum.u64 = 4128; SumSQ.u64 = 4128; Count.u64 = 4128; 
 l1cache4.TotalEventsReplayed : Accumulator : Sum.u64 = 300; SumSQ.u64 = 300; Count.u64 = 300; 
 l1cache4.TotalNoncacheableEventsReceived : Accumulator : Sum.u64 = 186; SumSQ.u64 = 186; Count.u64 = 186; 
 l1cache4.CacheHits : Accumulator : Sum.u64 = 466; SumSQ.u64 = 466; Count.u64 = 466; 
 l1cache4.GetSHit_Arrival : Accumulator : Sum.u64 = 330; SumSQ.u64 = 330; Count.u64 = 330; 
 l1cache4.GetXHit_Arrival : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache4.GetSXHit_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.GetSHit_Blocked : Accumulator : Sum.u64 = 129; SumSQ.u64 = 129; Count.u64 = 129; 
 l1cache4.GetXHit_Blocked : Accumulator : Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; 
 l1cache4.GetSXHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.CacheMisses : Accumulator : Sum.u64 = 801; SumSQ.u64 = 801; Count.u64 = 801; 
 l1cache4.GetSMiss_Arrival : Accumulator : Sum.u64 = 616; SumSQ.u64 = 616; Count.u64 = 616; 
 l1cache4.GetXMiss_Arrival : Accumulator : Sum.u64 = 120; SumSQ.u64 = 120; Count.u64 = 120; 
 l1cache4.GetSXMiss_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.GetSMiss_Blocked : Accumulator : Sum.u64 = 45; SumSQ.u64 = 45; Count.u64 = 45; 
 l1cache4.GetXMiss_Blocked : Accumulator : Sum.u64 = 20; SumSQ.u64 = 20; Count.u64 = 20; 
 l1cache4.GetSXMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.GetS_recv : Accumulator : Sum.u64 = 1120; SumSQ.u64 = 1120; Count.u64 = 1120; 
 l1cache4.GetX_recv : Accumulator : Sum.u64 = 147; SumSQ.u64 = 147; Count.u64 = 147; 
 l1cache4.GetSX_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.GetSResp_recv : Accumulator : Sum.u64 = 572; SumSQ.u64 = 572; Count.u64 = 572; 
 l1cache4.GetXResp_recv : Accumulator : Sum.u64 = 229; SumSQ.u64 = 229; Count.u64 = 229; 
 l1cache4.PutS_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.PutM_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.PutE_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.FetchInv_recv : Accumulator : Sum.u64 = 40; SumSQ.u64 = 40; Count.u64 = 40; 
 l1cache4.FetchInvX_recv : Accumulator : Sum.u64 = 138; SumSQ.u64 = 138; Count.u64 = 138; 
 l1cache4.Inv_recv : Accumulator : Sum.u64 = 311; SumSQ.u64 = 311; Count.u64 = 311; 
 l1cache4.NACK_recv : Accumulator : Sum.u64 = 1291; SumSQ.u64 = 1291; Count.u64 = 1291; 
 l1cache4.MSHR_occupancy : Accumulator : Sum.u64 = 254815; SumSQ.u64 = 3735157; Count.u64 = 18057; 
 l1cache4.Bank_conflicts : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.evict_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.evict_E : Accumulator : Sum.u64 = 15; SumSQ.u64 = 15; Count.u64 = 15; 
 l1cache4.evict_M : Accumulator : Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; 
 l1cache4.evict_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.evict_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.evict_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.evict_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.latency_GetS_IS : Accumulator : Sum.u64 = 111967; SumSQ.u64 = 85924087; Count.u64 = 661; 
 l1cache4.latency_GetS_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.latency_GetX_IM : Accumulator : Sum.u64 = 25728; SumSQ.u64 = 38606704; Count.u64 = 84; 
 l1cache4.latency_GetX_SM : Accumulator : Sum.u64 = 17476; SumSQ.u64 = 39730740; Count.u64 = 56; 
 l1cache4.latency_GetX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.latency_GetSX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.latency_GetSX_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.latency_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.EventStalledForLockedCacheline : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.evict_S : Accumulator : Sum.u64 = 300; SumSQ.u64 = 300; Count.u64 = 300; 
 l1cache4.evict_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.stateEvent_GetS_I : Accumulator : Sum.u64 = 661; SumSQ.u64 = 661; Count.u64 = 661; 
 l1cache4.stateEvent_GetS_S : Accumulator : Sum.u64 = 387; SumSQ.u64 = 387; Count.u64 = 387; 
 l1cache4.stateEvent_GetS_M : Accumulator : Sum.u64 = 48; SumSQ.u64 = 48; Count.u64 = 48; 
 l1cache4.stateEvent_GetX_I : Accumulator : Sum.u64 = 84; SumSQ.u64 = 84; Count.u64 = 84; 
 l1cache4.stateEvent_GetX_S : Accumulator : Sum.u64 = 56; SumSQ.u64 = 56; Count.u64 = 56; 
 l1cache4.stateEvent_GetX_M : Accumulator : Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; 
 l1cache4.stateEvent_GetSX_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.stateEvent_GetSX_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.stateEvent_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.stateEvent_GetSResp_IS : Accumulator : Sum.u64 = 572; SumSQ.u64 = 572; Count.u64 = 572; 
 l1cache4.stateEvent_GetXResp_IS : Accumulator : Sum.u64 = 89; SumSQ.u64 = 89; Count.u64 = 89; 
 l1cache4.stateEvent_GetXResp_IM : Accumulator : Sum.u64 = 88; SumSQ.u64 = 88; Count.u64 = 88; 
 l1cache4.stateEvent_GetXResp_SM : Accumulator : Sum.u64 = 52; SumSQ.u64 = 52; Count.u64 = 52; 
 l1cache4.stateEvent_Inv_I : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache4.stateEvent_Inv_S : Accumulator : Sum.u64 = 305; SumSQ.u64 = 305; Count.u64 = 305; 
 l1cache4.stateEvent_Inv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.stateEvent_Inv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.stateEvent_Inv_SM : Accumulator : Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; 
 l1cache4.stateEvent_Inv_SB : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache4.stateEvent_Inv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.stateEvent_FetchInvX_I : Accumulator : Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; 
 l1cache4.stateEvent_FetchInvX_M : Accumulator : Sum.u64 = 75; SumSQ.u64 = 75; Count.u64 = 75; 
 l1cache4.stateEvent_FetchInvX_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.stateEvent_FetchInvX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.stateEvent_FetchInvX_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.stateEvent_FetchInvX_IB : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache4.stateEvent_Fetch_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.stateEvent_Fetch_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.stateEvent_Fetch_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.stateEvent_Fetch_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.stateEvent_Fetch_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.stateEvent_Fetch_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.stateEvent_Fetch_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.stateEvent_FetchInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.stateEvent_FetchInv_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.stateEvent_FetchInv_M : Accumulator : Sum.u64 = 28; SumSQ.u64 = 28; Count.u64 = 28; 
 l1cache4.stateEvent_FetchInv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.stateEvent_FetchInv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.stateEvent_FetchInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.stateEvent_FetchInv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.stateEvent_FetchInv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.stateEvent_FlushLine_I : Accumulator : Sum.u64 = 42; SumSQ.u64 = 42; Count.u64 = 42; 
 l1cache4.stateEvent_FlushLine_S : Accumulator : Sum.u64 = 19; SumSQ.u64 = 19; Count.u64 = 19; 
 l1cache4.stateEvent_FlushLine_M : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 l1cache4.stateEvent_FlushLine_IS : Accumulator : Sum.u64 = 7; SumSQ.u64 = 7; Count.u64 = 7; 
 l1cache4.stateEvent_FlushLine_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.stateEvent_FlushLine_SM : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache4.stateEvent_FlushLine_IB : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache4.stateEvent_FlushLine_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.stateEvent_FlushLineInv_I : Accumulator : Sum.u64 = 54; SumSQ.u64 = 54; Count.u64 = 54; 
 l1cache4.stateEvent_FlushLineInv_S : Accumulator : Sum.u64 = 20; SumSQ.u64 = 20; Count.u64 = 20; 
 l1cache4.stateEvent_FlushLineInv_M : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 l1cache4.stateEvent_FlushLineInv_IS : Accumulator : Sum.u64 = 7; SumSQ.u64 = 7; Count.u64 = 7; 
 l1cache4.stateEvent_FlushLineInv_IM : Accumulator : Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; 
 l1cache4.stateEvent_FlushLineInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.stateEvent_FlushLineInv_IB : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache4.stateEvent_FlushLineInv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.stateEvent_FlushLineResp_I : Accumulator : Sum.u64 = 69; SumSQ.u64 = 69; Count.u64 = 69; 
 l1cache4.stateEvent_FlushLineResp_IB : Accumulator : Sum.u64 = 50; SumSQ.u64 = 50; Count.u64 = 50; 
 l1cache4.stateEvent_FlushLineResp_SB : Accumulator : Sum.u64 = 21; SumSQ.u64 = 21; Count.u64 = 21; 
 l1cache4.eventSent_GetS : Accumulator : Sum.u64 = 1600; SumSQ.u64 = 1600; Count.u64 = 1600; 
 l1cache4.eventSent_GetX : Accumulator : Sum.u64 = 372; SumSQ.u64 = 372; Count.u64 = 372; 
 l1cache4.eventSent_GetSX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.eventSent_PutM : Accumulator : Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; 
 l1cache4.eventSent_NACK_down : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.eventSent_FlushLine : Accumulator : Sum.u64 = 166; SumSQ.u64 = 166; Count.u64 = 166; 
 l1cache4.eventSent_FlushLineInv : Accumulator : Sum.u64 = 187; SumSQ.u64 = 187; Count.u64 = 187; 
 l1cache4.eventSent_FetchResp : Accumulator : Sum.u64 = 40; SumSQ.u64 = 40; Count.u64 = 40; 
 l1cache4.eventSent_FetchXResp : Accumulator : Sum.u64 = 133; SumSQ.u64 = 133; Count.u64 = 133; 
 l1cache4.eventSent_AckInv : Accumulator : Sum.u64 = 310; SumSQ.u64 = 310; Count.u64 = 310; 
 l1cache4.eventSent_GetSResp : Accumulator : Sum.u64 = 1196; SumSQ.u64 = 1196; Count.u64 = 1196; 
 l1cache4.eventSent_GetXResp : Accumulator : Sum.u64 = 154; SumSQ.u64 = 154; Count.u64 = 154; 
 l1cache4.eventSent_FlushLineResp : Accumulator : Sum.u64 = 150; SumSQ.u64 = 150; Count.u64 = 150; 
 l1cache4.stateEvent_AckPut_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.eventSent_PutS : Accumulator : Sum.u64 = 300; SumSQ.u64 = 300; Count.u64 = 300; 
 l1cache4.eventSent_PutE : Accumulator : Sum.u64 = 15; SumSQ.u64 = 15; Count.u64 = 15; 
 l1cache4.stateEvent_GetS_E : Accumulator : Sum.u64 = 24; SumSQ.u64 = 24; Count.u64 = 24; 
 l1cache4.stateEvent_GetX_E : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l1cache4.stateEvent_GetSX_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.stateEvent_FlushLine_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.stateEvent_FlushLineInv_E : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l1cache4.stateEvent_FetchInv_E : Accumulator : Sum.u64 = 12; SumSQ.u64 = 12; Count.u64 = 12; 
 l1cache4.stateEvent_FetchInvX_E : Accumulator : Sum.u64 = 58; SumSQ.u64 = 58; Count.u64 = 58; 
 l2cache4.packet_latency : Accumulator : Sum.u64 = 2891; SumSQ.u64 = 6439; Count.u64 = 1949; 
 l2cache4.send_bit_count : Accumulator : Sum.u64 = 311008; SumSQ.u64 = 127273984; Count.u64 = 1944; 
 l2cache4.output_port_stalls : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.idle_time : Accumulator : Sum.u64 = 3417548; SumSQ.u64 = 20308779452; Count.u64 = 1522; 
 l2cache4.TotalEventsReceived : Accumulator : Sum.u64 = 4919; SumSQ.u64 = 4919; Count.u64 = 4919; 
 l2cache4.TotalEventsReplayed : Accumulator : Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; 
 l2cache4.TotalNoncacheableEventsReceived : Accumulator : Sum.u64 = 186; SumSQ.u64 = 186; Count.u64 = 186; 
 l2cache4.CacheHits : Accumulator : Sum.u64 = 375; SumSQ.u64 = 375; Count.u64 = 375; 
 l2cache4.GetSHit_Arrival : Accumulator : Sum.u64 = 364; SumSQ.u64 = 364; Count.u64 = 364; 
 l2cache4.GetXHit_Arrival : Accumulator : Sum.u64 = 11; SumSQ.u64 = 11; Count.u64 = 11; 
 l2cache4.GetSXHit_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.GetSHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.GetXHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.GetSXHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.CacheMisses : Accumulator : Sum.u64 = 645; SumSQ.u64 = 645; Count.u64 = 645; 
 l2cache4.GetSMiss_Arrival : Accumulator : Sum.u64 = 506; SumSQ.u64 = 506; Count.u64 = 506; 
 l2cache4.GetXMiss_Arrival : Accumulator : Sum.u64 = 138; SumSQ.u64 = 138; Count.u64 = 138; 
 l2cache4.GetSXMiss_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.GetSMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.GetXMiss_Blocked : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache4.GetSXMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.GetS_recv : Accumulator : Sum.u64 = 1524; SumSQ.u64 = 1524; Count.u64 = 1524; 
 l2cache4.GetX_recv : Accumulator : Sum.u64 = 365; SumSQ.u64 = 365; Count.u64 = 365; 
 l2cache4.GetSX_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.GetSResp_recv : Accumulator : Sum.u64 = 431; SumSQ.u64 = 431; Count.u64 = 431; 
 l2cache4.GetXResp_recv : Accumulator : Sum.u64 = 214; SumSQ.u64 = 214; Count.u64 = 214; 
 l2cache4.PutS_recv : Accumulator : Sum.u64 = 300; SumSQ.u64 = 300; Count.u64 = 300; 
 l2cache4.PutM_recv : Accumulator : Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; 
 l2cache4.PutE_recv : Accumulator : Sum.u64 = 15; SumSQ.u64 = 15; Count.u64 = 15; 
 l2cache4.FetchInv_recv : Accumulator : Sum.u64 = 45; SumSQ.u64 = 45; Count.u64 = 45; 
 l2cache4.FetchInvX_recv : Accumulator : Sum.u64 = 175; SumSQ.u64 = 175; Count.u64 = 175; 
 l2cache4.Inv_recv : Accumulator : Sum.u64 = 465; SumSQ.u64 = 465; Count.u64 = 465; 
 l2cache4.NACK_recv : Accumulator : Sum.u64 = 386; SumSQ.u64 = 386; Count.u64 = 386; 
 l2cache4.MSHR_occupancy : Accumulator : Sum.u64 = 98218; SumSQ.u64 = 595626; Count.u64 = 18057; 
 l2cache4.Bank_conflicts : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.evict_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.evict_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.evict_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.evict_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.evict_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.evict_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.evict_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.latency_GetS_IS : Accumulator : Sum.u64 = 56223; SumSQ.u64 = 14337833; Count.u64 = 506; 
 l2cache4.latency_GetS_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.latency_GetX_IM : Accumulator : Sum.u64 = 6974; SumSQ.u64 = 1462466; Count.u64 = 58; 
 l2cache4.latency_GetX_SM : Accumulator : Sum.u64 = 11975; SumSQ.u64 = 19509575; Count.u64 = 81; 
 l2cache4.latency_GetX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.latency_GetSX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.latency_GetSX_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.latency_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.evict_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.evict_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.evict_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.evict_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.evict_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.evict_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.evict_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_GetS_I : Accumulator : Sum.u64 = 506; SumSQ.u64 = 506; Count.u64 = 506; 
 l2cache4.stateEvent_GetS_S : Accumulator : Sum.u64 = 141; SumSQ.u64 = 141; Count.u64 = 141; 
 l2cache4.stateEvent_GetS_M : Accumulator : Sum.u64 = 11; SumSQ.u64 = 11; Count.u64 = 11; 
 l2cache4.stateEvent_GetX_I : Accumulator : Sum.u64 = 58; SumSQ.u64 = 58; Count.u64 = 58; 
 l2cache4.stateEvent_GetX_S : Accumulator : Sum.u64 = 81; SumSQ.u64 = 81; Count.u64 = 81; 
 l2cache4.stateEvent_GetX_M : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache4.stateEvent_GetSX_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_GetSX_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_GetSResp_IS : Accumulator : Sum.u64 = 431; SumSQ.u64 = 431; Count.u64 = 431; 
 l2cache4.stateEvent_GetXResp_IS : Accumulator : Sum.u64 = 75; SumSQ.u64 = 75; Count.u64 = 75; 
 l2cache4.stateEvent_GetXResp_IM : Accumulator : Sum.u64 = 63; SumSQ.u64 = 63; Count.u64 = 63; 
 l2cache4.stateEvent_GetXResp_SM : Accumulator : Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; 
 l2cache4.stateEvent_GetXResp_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_PutS_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_PutS_S : Accumulator : Sum.u64 = 299; SumSQ.u64 = 299; Count.u64 = 299; 
 l2cache4.stateEvent_PutS_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_PutS_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_PutS_SInv : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache4.stateEvent_PutS_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_PutS_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_PutS_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_PutS_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_PutS_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_PutS_SBInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_PutM_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_PutM_M : Accumulator : Sum.u64 = 29; SumSQ.u64 = 29; Count.u64 = 29; 
 l2cache4.stateEvent_PutM_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_PutM_MInvX : Accumulator : Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; 
 l2cache4.stateEvent_PutM_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_Inv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_Inv_S : Accumulator : Sum.u64 = 442; SumSQ.u64 = 442; Count.u64 = 442; 
 l2cache4.stateEvent_Inv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_Inv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_Inv_SM : Accumulator : Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; 
 l2cache4.stateEvent_Inv_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_Inv_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_Inv_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_Inv_SB : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache4.stateEvent_Inv_IB : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l2cache4.stateEvent_FetchInvX_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FetchInvX_M : Accumulator : Sum.u64 = 101; SumSQ.u64 = 101; Count.u64 = 101; 
 l2cache4.stateEvent_FetchInvX_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FetchInvX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FetchInvX_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FetchInvX_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FetchInvX_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FetchInvX_IB : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l2cache4.stateEvent_FetchInvX_SB : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache4.stateEvent_Fetch_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_Fetch_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_Fetch_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_Fetch_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_Fetch_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_Fetch_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_Fetch_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_Fetch_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_Fetch_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FetchInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FetchInv_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FetchInv_M : Accumulator : Sum.u64 = 32; SumSQ.u64 = 32; Count.u64 = 32; 
 l2cache4.stateEvent_FetchInv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FetchInv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FetchInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FetchInv_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FetchInv_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FetchInv_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FetchInv_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FetchInv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FetchInv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FetchResp_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FetchResp_MInv : Accumulator : Sum.u64 = 29; SumSQ.u64 = 29; Count.u64 = 29; 
 l2cache4.stateEvent_FetchResp_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FetchResp_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FetchXResp_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FetchXResp_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FetchXResp_MInvX : Accumulator : Sum.u64 = 81; SumSQ.u64 = 81; Count.u64 = 81; 
 l2cache4.stateEvent_FetchXResp_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_AckInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_AckInv_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_AckInv_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_AckInv_SInv : Accumulator : Sum.u64 = 307; SumSQ.u64 = 307; Count.u64 = 307; 
 l2cache4.stateEvent_AckInv_SMInv : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 l2cache4.stateEvent_AckInv_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_AckInv_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_AckInv_SBInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FlushLine_I : Accumulator : Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; 
 l2cache4.stateEvent_FlushLine_S : Accumulator : Sum.u64 = 27; SumSQ.u64 = 27; Count.u64 = 27; 
 l2cache4.stateEvent_FlushLine_M : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 l2cache4.stateEvent_FlushLine_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FlushLine_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FlushLine_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FlushLine_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FlushLine_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FlushLine_SInv : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache4.stateEvent_FlushLine_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FlushLine_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FlushLine_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FlushLine_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FlushLine_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FlushLineInv_I : Accumulator : Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; 
 l2cache4.stateEvent_FlushLineInv_S : Accumulator : Sum.u64 = 31; SumSQ.u64 = 31; Count.u64 = 31; 
 l2cache4.stateEvent_FlushLineInv_M : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l2cache4.stateEvent_FlushLineInv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FlushLineInv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FlushLineInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FlushLineInv_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FlushLineInv_MInvX : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache4.stateEvent_FlushLineInv_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FlushLineInv_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FlushLineInv_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FlushLineInv_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FlushLineInv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FlushLineInv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FlushLineResp_I : Accumulator : Sum.u64 = 12; SumSQ.u64 = 12; Count.u64 = 12; 
 l2cache4.stateEvent_FlushLineResp_IB : Accumulator : Sum.u64 = 99; SumSQ.u64 = 99; Count.u64 = 99; 
 l2cache4.stateEvent_FlushLineResp_SB : Accumulator : Sum.u64 = 29; SumSQ.u64 = 29; Count.u64 = 29; 
 l2cache4.eventSent_GetS : Accumulator : Sum.u64 = 877; SumSQ.u64 = 877; Count.u64 = 877; 
 l2cache4.eventSent_GetX : Accumulator : Sum.u64 = 204; SumSQ.u64 = 204; Count.u64 = 204; 
 l2cache4.eventSent_GetSX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.eventSent_PutS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.eventSent_PutM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.eventSent_FlushLine : Accumulator : Sum.u64 = 81; SumSQ.u64 = 81; Count.u64 = 81; 
 l2cache4.eventSent_FlushLineInv : Accumulator : Sum.u64 = 102; SumSQ.u64 = 102; Count.u64 = 102; 
 l2cache4.eventSent_FetchResp : Accumulator : Sum.u64 = 44; SumSQ.u64 = 44; Count.u64 = 44; 
 l2cache4.eventSent_FetchXResp : Accumulator : Sum.u64 = 162; SumSQ.u64 = 162; Count.u64 = 162; 
 l2cache4.eventSent_AckInv : Accumulator : Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; 
 l2cache4.eventSent_NACK_down : Accumulator : Sum.u64 = 26; SumSQ.u64 = 26; Count.u64 = 26; 
 l2cache4.eventSent_GetSResp : Accumulator : Sum.u64 = 648; SumSQ.u64 = 648; Count.u64 = 648; 
 l2cache4.eventSent_GetXResp : Accumulator : Sum.u64 = 236; SumSQ.u64 = 236; Count.u64 = 236; 
 l2cache4.eventSent_FlushLineResp : Accumulator : Sum.u64 = 150; SumSQ.u64 = 150; Count.u64 = 150; 
 l2cache4.eventSent_Fetch : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.eventSent_FetchInv : Accumulator : Sum.u64 = 40; SumSQ.u64 = 40; Count.u64 = 40; 
 l2cache4.eventSent_FetchInvX : Accumulator : Sum.u64 = 138; SumSQ.u64 = 138; Count.u64 = 138; 
 l2cache4.eventSent_Inv : Accumulator : Sum.u64 = 311; SumSQ.u64 = 311; Count.u64 = 311; 
 l2cache4.eventSent_NACK_up : Accumulator : Sum.u64 = 1291; SumSQ.u64 = 1291; Count.u64 = 1291; 
 l2cache4.stateEvent_AckPut_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.evict_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.evict_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_GetS_E : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 l2cache4.stateEvent_GetX_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_GetSX_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_PutS_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_PutS_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_PutS_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_PutE_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_PutE_E : Accumulator : Sum.u64 = 13; SumSQ.u64 = 13; Count.u64 = 13; 
 l2cache4.stateEvent_PutE_M : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l2cache4.stateEvent_PutE_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_PutE_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_PutE_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_PutE_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_PutE_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_PutE_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_PutM_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_PutM_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_PutM_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_PutM_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FetchInvX_E : Accumulator : Sum.u64 = 61; SumSQ.u64 = 61; Count.u64 = 61; 
 l2cache4.stateEvent_FetchInvX_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FetchInvX_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FetchInvX_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FetchInv_E : Accumulator : Sum.u64 = 12; SumSQ.u64 = 12; Count.u64 = 12; 
 l2cache4.stateEvent_FetchInv_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FetchInv_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FetchInv_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FetchResp_EInv : Accumulator : Sum.u64 = 11; SumSQ.u64 = 11; Count.u64 = 11; 
 l2cache4.stateEvent_FetchResp_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FetchResp_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FetchXResp_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FetchXResp_EInvX : Accumulator : Sum.u64 = 52; SumSQ.u64 = 52; Count.u64 = 52; 
 l2cache4.stateEvent_FetchXResp_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_AckInv_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_AckInv_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_AckInv_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FlushLine_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FlushLine_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FlushLine_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FlushLine_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FlushLineInv_E : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l2cache4.stateEvent_FlushLineInv_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FlushLineInv_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FlushLineInv_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.eventSent_PutE : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 cpu5.pendCycle : Accumulator : Sum.u64 = 225980; SumSQ.u64 = 3483070; Count.u64 = 14807; 
 l1cache5.TotalEventsReceived : Accumulator : Sum.u64 = 4084; SumSQ.u64 = 4084; Count.u64 = 4084; 
 l1cache5.TotalEventsReplayed : Accumulator : Sum.u64 = 331; SumSQ.u64 = 331; Count.u64 = 331; 
 l1cache5.TotalNoncacheableEventsReceived : Accumulator : Sum.u64 = 180; SumSQ.u64 = 180; Count.u64 = 180; 
 l1cache5.CacheHits : Accumulator : Sum.u64 = 510; SumSQ.u64 = 510; Count.u64 = 510; 
 l1cache5.GetSHit_Arrival : Accumulator : Sum.u64 = 346; SumSQ.u64 = 346; Count.u64 = 346; 
 l1cache5.GetXHit_Arrival : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache5.GetSXHit_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.GetSHit_Blocked : Accumulator : Sum.u64 = 160; SumSQ.u64 = 160; Count.u64 = 160; 
 l1cache5.GetXHit_Blocked : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 l1cache5.GetSXHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.CacheMisses : Accumulator : Sum.u64 = 759; SumSQ.u64 = 759; Count.u64 = 759; 
 l1cache5.GetSMiss_Arrival : Accumulator : Sum.u64 = 584; SumSQ.u64 = 584; Count.u64 = 584; 
 l1cache5.GetXMiss_Arrival : Accumulator : Sum.u64 = 124; SumSQ.u64 = 124; Count.u64 = 124; 
 l1cache5.GetSXMiss_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.GetSMiss_Blocked : Accumulator : Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; 
 l1cache5.GetXMiss_Blocked : Accumulator : Sum.u64 = 13; SumSQ.u64 = 13; Count.u64 = 13; 
 l1cache5.GetSXMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.GetS_recv : Accumulator : Sum.u64 = 1128; SumSQ.u64 = 1128; Count.u64 = 1128; 
 l1cache5.GetX_recv : Accumulator : Sum.u64 = 141; SumSQ.u64 = 141; Count.u64 = 141; 
 l1cache5.GetSX_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.GetSResp_recv : Accumulator : Sum.u64 = 547; SumSQ.u64 = 547; Count.u64 = 547; 
 l1cache5.GetXResp_recv : Accumulator : Sum.u64 = 212; SumSQ.u64 = 212; Count.u64 = 212; 
 l1cache5.PutS_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.PutM_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.PutE_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.FetchInv_recv : Accumulator : Sum.u64 = 27; SumSQ.u64 = 27; Count.u64 = 27; 
 l1cache5.FetchInvX_recv : Accumulator : Sum.u64 = 126; SumSQ.u64 = 126; Count.u64 = 126; 
 l1cache5.Inv_recv : Accumulator : Sum.u64 = 269; SumSQ.u64 = 269; Count.u64 = 269; 
 l1cache5.NACK_recv : Accumulator : Sum.u64 = 1352; SumSQ.u64 = 1352; Count.u64 = 1352; 
 l1cache5.MSHR_occupancy : Accumulator : Sum.u64 = 209380; SumSQ.u64 = 3009110; Count.u64 = 18057; 
 l1cache5.Bank_conflicts : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.evict_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.evict_E : Accumulator : Sum.u64 = 14; SumSQ.u64 = 14; Count.u64 = 14; 
 l1cache5.evict_M : Accumulator : Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; 
 l1cache5.evict_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.evict_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.evict_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.evict_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.latency_GetS_IS : Accumulator : Sum.u64 = 107101; SumSQ.u64 = 63805303; Count.u64 = 622; 
 l1cache5.latency_GetS_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.latency_GetX_IM : Accumulator : Sum.u64 = 19316; SumSQ.u64 = 12302278; Count.u64 = 91; 
 l1cache5.latency_GetX_SM : Accumulator : Sum.u64 = 9780; SumSQ.u64 = 5436736; Count.u64 = 46; 
 l1cache5.latency_GetX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.latency_GetSX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.latency_GetSX_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.latency_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.EventStalledForLockedCacheline : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.evict_S : Accumulator : Sum.u64 = 343; SumSQ.u64 = 343; Count.u64 = 343; 
 l1cache5.evict_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.stateEvent_GetS_I : Accumulator : Sum.u64 = 622; SumSQ.u64 = 622; Count.u64 = 622; 
 l1cache5.stateEvent_GetS_S : Accumulator : Sum.u64 = 432; SumSQ.u64 = 432; Count.u64 = 432; 
 l1cache5.stateEvent_GetS_M : Accumulator : Sum.u64 = 52; SumSQ.u64 = 52; Count.u64 = 52; 
 l1cache5.stateEvent_GetX_I : Accumulator : Sum.u64 = 91; SumSQ.u64 = 91; Count.u64 = 91; 
 l1cache5.stateEvent_GetX_S : Accumulator : Sum.u64 = 46; SumSQ.u64 = 46; Count.u64 = 46; 
 l1cache5.stateEvent_GetX_M : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache5.stateEvent_GetSX_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.stateEvent_GetSX_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.stateEvent_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.stateEvent_GetSResp_IS : Accumulator : Sum.u64 = 547; SumSQ.u64 = 547; Count.u64 = 547; 
 l1cache5.stateEvent_GetXResp_IS : Accumulator : Sum.u64 = 75; SumSQ.u64 = 75; Count.u64 = 75; 
 l1cache5.stateEvent_GetXResp_IM : Accumulator : Sum.u64 = 97; SumSQ.u64 = 97; Count.u64 = 97; 
 l1cache5.stateEvent_GetXResp_SM : Accumulator : Sum.u64 = 40; SumSQ.u64 = 40; Count.u64 = 40; 
 l1cache5.stateEvent_Inv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.stateEvent_Inv_S : Accumulator : Sum.u64 = 259; SumSQ.u64 = 259; Count.u64 = 259; 
 l1cache5.stateEvent_Inv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.stateEvent_Inv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.stateEvent_Inv_SM : Accumulator : Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; 
 l1cache5.stateEvent_Inv_SB : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 l1cache5.stateEvent_Inv_IB : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache5.stateEvent_FetchInvX_I : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l1cache5.stateEvent_FetchInvX_M : Accumulator : Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; 
 l1cache5.stateEvent_FetchInvX_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.stateEvent_FetchInvX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.stateEvent_FetchInvX_SB : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache5.stateEvent_FetchInvX_IB : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache5.stateEvent_Fetch_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.stateEvent_Fetch_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.stateEvent_Fetch_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.stateEvent_Fetch_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.stateEvent_Fetch_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.stateEvent_Fetch_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.stateEvent_Fetch_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.stateEvent_FetchInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.stateEvent_FetchInv_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.stateEvent_FetchInv_M : Accumulator : Sum.u64 = 21; SumSQ.u64 = 21; Count.u64 = 21; 
 l1cache5.stateEvent_FetchInv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.stateEvent_FetchInv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.stateEvent_FetchInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.stateEvent_FetchInv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.stateEvent_FetchInv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.stateEvent_FlushLine_I : Accumulator : Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; 
 l1cache5.stateEvent_FlushLine_S : Accumulator : Sum.u64 = 31; SumSQ.u64 = 31; Count.u64 = 31; 
 l1cache5.stateEvent_FlushLine_M : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 l1cache5.stateEvent_FlushLine_IS : Accumulator : Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; 
 l1cache5.stateEvent_FlushLine_IM : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache5.stateEvent_FlushLine_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.stateEvent_FlushLine_IB : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l1cache5.stateEvent_FlushLine_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.stateEvent_FlushLineInv_I : Accumulator : Sum.u64 = 43; SumSQ.u64 = 43; Count.u64 = 43; 
 l1cache5.stateEvent_FlushLineInv_S : Accumulator : Sum.u64 = 21; SumSQ.u64 = 21; Count.u64 = 21; 
 l1cache5.stateEvent_FlushLineInv_M : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l1cache5.stateEvent_FlushLineInv_IS : Accumulator : Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; 
 l1cache5.stateEvent_FlushLineInv_IM : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l1cache5.stateEvent_FlushLineInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.stateEvent_FlushLineInv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.stateEvent_FlushLineInv_SB : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache5.stateEvent_FlushLineResp_I : Accumulator : Sum.u64 = 62; SumSQ.u64 = 62; Count.u64 = 62; 
 l1cache5.stateEvent_FlushLineResp_IB : Accumulator : Sum.u64 = 46; SumSQ.u64 = 46; Count.u64 = 46; 
 l1cache5.stateEvent_FlushLineResp_SB : Accumulator : Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; 
 l1cache5.eventSent_GetS : Accumulator : Sum.u64 = 1638; SumSQ.u64 = 1638; Count.u64 = 1638; 
 l1cache5.eventSent_GetX : Accumulator : Sum.u64 = 293; SumSQ.u64 = 293; Count.u64 = 293; 
 l1cache5.eventSent_GetSX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.eventSent_PutM : Accumulator : Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; 
 l1cache5.eventSent_NACK_down : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.eventSent_FlushLine : Accumulator : Sum.u64 = 226; SumSQ.u64 = 226; Count.u64 = 226; 
 l1cache5.eventSent_FlushLineInv : Accumulator : Sum.u64 = 185; SumSQ.u64 = 185; Count.u64 = 185; 
 l1cache5.eventSent_FetchResp : Accumulator : Sum.u64 = 27; SumSQ.u64 = 27; Count.u64 = 27; 
 l1cache5.eventSent_FetchXResp : Accumulator : Sum.u64 = 122; SumSQ.u64 = 122; Count.u64 = 122; 
 l1cache5.eventSent_AckInv : Accumulator : Sum.u64 = 268; SumSQ.u64 = 268; Count.u64 = 268; 
 l1cache5.eventSent_GetSResp : Accumulator : Sum.u64 = 1194; SumSQ.u64 = 1194; Count.u64 = 1194; 
 l1cache5.eventSent_GetXResp : Accumulator : Sum.u64 = 153; SumSQ.u64 = 153; Count.u64 = 153; 
 l1cache5.eventSent_FlushLineResp : Accumulator : Sum.u64 = 153; SumSQ.u64 = 153; Count.u64 = 153; 
 l1cache5.stateEvent_AckPut_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.eventSent_PutS : Accumulator : Sum.u64 = 343; SumSQ.u64 = 343; Count.u64 = 343; 
 l1cache5.eventSent_PutE : Accumulator : Sum.u64 = 14; SumSQ.u64 = 14; Count.u64 = 14; 
 l1cache5.stateEvent_GetS_E : Accumulator : Sum.u64 = 22; SumSQ.u64 = 22; Count.u64 = 22; 
 l1cache5.stateEvent_GetX_E : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 l1cache5.stateEvent_GetSX_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.stateEvent_FlushLine_E : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l1cache5.stateEvent_FlushLineInv_E : Accumulator : Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; 
 l1cache5.stateEvent_FetchInv_E : Accumulator : Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; 
 l1cache5.stateEvent_FetchInvX_E : Accumulator : Sum.u64 = 46; SumSQ.u64 = 46; Count.u64 = 46; 
 l2cache5.packet_latency : Accumulator : Sum.u64 = 2837; SumSQ.u64 = 6379; Count.u64 = 1856; 
 l2cache5.send_bit_count : Accumulator : Sum.u64 = 318400; SumSQ.u64 = 135430144; Count.u64 = 1849; 
 l2cache5.output_port_stalls : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.idle_time : Accumulator : Sum.u64 = 3964860; SumSQ.u64 = 344075479532; Count.u64 = 1447; 
 l2cache5.TotalEventsReceived : Accumulator : Sum.u64 = 4830; SumSQ.u64 = 4830; Count.u64 = 4830; 
 l2cache5.TotalEventsReplayed : Accumulator : Sum.u64 = 13; SumSQ.u64 = 13; Count.u64 = 13; 
 l2cache5.TotalNoncacheableEventsReceived : Accumulator : Sum.u64 = 180; SumSQ.u64 = 180; Count.u64 = 180; 
 l2cache5.CacheHits : Accumulator : Sum.u64 = 434; SumSQ.u64 = 434; Count.u64 = 434; 
 l2cache5.GetSHit_Arrival : Accumulator : Sum.u64 = 434; SumSQ.u64 = 434; Count.u64 = 434; 
 l2cache5.GetXHit_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.GetSXHit_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.GetSHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.GetXHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.GetSXHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.CacheMisses : Accumulator : Sum.u64 = 569; SumSQ.u64 = 569; Count.u64 = 569; 
 l2cache5.GetSMiss_Arrival : Accumulator : Sum.u64 = 432; SumSQ.u64 = 432; Count.u64 = 432; 
 l2cache5.GetXMiss_Arrival : Accumulator : Sum.u64 = 136; SumSQ.u64 = 136; Count.u64 = 136; 
 l2cache5.GetSXMiss_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.GetSMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.GetXMiss_Blocked : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache5.GetSXMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.GetS_recv : Accumulator : Sum.u64 = 1572; SumSQ.u64 = 1572; Count.u64 = 1572; 
 l2cache5.GetX_recv : Accumulator : Sum.u64 = 281; SumSQ.u64 = 281; Count.u64 = 281; 
 l2cache5.GetSX_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.GetSResp_recv : Accumulator : Sum.u64 = 362; SumSQ.u64 = 362; Count.u64 = 362; 
 l2cache5.GetXResp_recv : Accumulator : Sum.u64 = 207; SumSQ.u64 = 207; Count.u64 = 207; 
 l2cache5.PutS_recv : Accumulator : Sum.u64 = 343; SumSQ.u64 = 343; Count.u64 = 343; 
 l2cache5.PutM_recv : Accumulator : Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; 
 l2cache5.PutE_recv : Accumulator : Sum.u64 = 14; SumSQ.u64 = 14; Count.u64 = 14; 
 l2cache5.FetchInv_recv : Accumulator : Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; 
 l2cache5.FetchInvX_recv : Accumulator : Sum.u64 = 174; SumSQ.u64 = 174; Count.u64 = 174; 
 l2cache5.Inv_recv : Accumulator : Sum.u64 = 461; SumSQ.u64 = 461; Count.u64 = 461; 
 l2cache5.NACK_recv : Accumulator : Sum.u64 = 388; SumSQ.u64 = 388; Count.u64 = 388; 
 l2cache5.MSHR_occupancy : Accumulator : Sum.u64 = 90327; SumSQ.u64 = 576909; Count.u64 = 18057; 
 l2cache5.Bank_conflicts : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.evict_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.evict_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.evict_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.evict_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.evict_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.evict_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.evict_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.latency_GetS_IS : Accumulator : Sum.u64 = 48075; SumSQ.u64 = 11705351; Count.u64 = 432; 
 l2cache5.latency_GetS_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.latency_GetX_IM : Accumulator : Sum.u64 = 9900; SumSQ.u64 = 3198664; Count.u64 = 66; 
 l2cache5.latency_GetX_SM : Accumulator : Sum.u64 = 7318; SumSQ.u64 = 1464016; Count.u64 = 71; 
 l2cache5.latency_GetX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.latency_GetSX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.latency_GetSX_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.latency_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.evict_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.evict_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.evict_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.evict_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.evict_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.evict_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.evict_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_GetS_I : Accumulator : Sum.u64 = 432; SumSQ.u64 = 432; Count.u64 = 432; 
 l2cache5.stateEvent_GetS_S : Accumulator : Sum.u64 = 185; SumSQ.u64 = 185; Count.u64 = 185; 
 l2cache5.stateEvent_GetS_M : Accumulator : Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; 
 l2cache5.stateEvent_GetX_I : Accumulator : Sum.u64 = 66; SumSQ.u64 = 66; Count.u64 = 66; 
 l2cache5.stateEvent_GetX_S : Accumulator : Sum.u64 = 71; SumSQ.u64 = 71; Count.u64 = 71; 
 l2cache5.stateEvent_GetX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_GetSX_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_GetSX_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_GetSResp_IS : Accumulator : Sum.u64 = 362; SumSQ.u64 = 362; Count.u64 = 362; 
 l2cache5.stateEvent_GetXResp_IS : Accumulator : Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; 
 l2cache5.stateEvent_GetXResp_IM : Accumulator : Sum.u64 = 71; SumSQ.u64 = 71; Count.u64 = 71; 
 l2cache5.stateEvent_GetXResp_SM : Accumulator : Sum.u64 = 66; SumSQ.u64 = 66; Count.u64 = 66; 
 l2cache5.stateEvent_GetXResp_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_PutS_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_PutS_S : Accumulator : Sum.u64 = 343; SumSQ.u64 = 343; Count.u64 = 343; 
 l2cache5.stateEvent_PutS_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_PutS_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_PutS_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_PutS_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_PutS_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_PutS_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_PutS_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_PutS_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_PutS_SBInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_PutM_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_PutM_M : Accumulator : Sum.u64 = 34; SumSQ.u64 = 34; Count.u64 = 34; 
 l2cache5.stateEvent_PutM_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_PutM_MInvX : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache5.stateEvent_PutM_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_Inv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_Inv_S : Accumulator : Sum.u64 = 429; SumSQ.u64 = 429; Count.u64 = 429; 
 l2cache5.stateEvent_Inv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_Inv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_Inv_SM : Accumulator : Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; 
 l2cache5.stateEvent_Inv_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_Inv_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_Inv_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_Inv_SB : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 l2cache5.stateEvent_Inv_IB : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache5.stateEvent_FetchInvX_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FetchInvX_M : Accumulator : Sum.u64 = 110; SumSQ.u64 = 110; Count.u64 = 110; 
 l2cache5.stateEvent_FetchInvX_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FetchInvX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FetchInvX_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FetchInvX_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FetchInvX_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FetchInvX_IB : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l2cache5.stateEvent_FetchInvX_SB : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache5.stateEvent_Fetch_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_Fetch_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_Fetch_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_Fetch_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_Fetch_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_Fetch_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_Fetch_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_Fetch_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_Fetch_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FetchInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FetchInv_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FetchInv_M : Accumulator : Sum.u64 = 23; SumSQ.u64 = 23; Count.u64 = 23; 
 l2cache5.stateEvent_FetchInv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FetchInv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FetchInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FetchInv_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FetchInv_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FetchInv_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FetchInv_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FetchInv_IB : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 l2cache5.stateEvent_FetchInv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FetchResp_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FetchResp_MInv : Accumulator : Sum.u64 = 21; SumSQ.u64 = 21; Count.u64 = 21; 
 l2cache5.stateEvent_FetchResp_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FetchResp_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FetchXResp_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FetchXResp_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FetchXResp_MInvX : Accumulator : Sum.u64 = 80; SumSQ.u64 = 80; Count.u64 = 80; 
 l2cache5.stateEvent_FetchXResp_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_AckInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_AckInv_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_AckInv_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_AckInv_SInv : Accumulator : Sum.u64 = 263; SumSQ.u64 = 263; Count.u64 = 263; 
 l2cache5.stateEvent_AckInv_SMInv : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 l2cache5.stateEvent_AckInv_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_AckInv_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_AckInv_SBInv : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l2cache5.stateEvent_FlushLine_I : Accumulator : Sum.u64 = 22; SumSQ.u64 = 22; Count.u64 = 22; 
 l2cache5.stateEvent_FlushLine_S : Accumulator : Sum.u64 = 42; SumSQ.u64 = 42; Count.u64 = 42; 
 l2cache5.stateEvent_FlushLine_M : Accumulator : Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; 
 l2cache5.stateEvent_FlushLine_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FlushLine_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FlushLine_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FlushLine_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FlushLine_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FlushLine_SInv : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache5.stateEvent_FlushLine_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FlushLine_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FlushLine_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FlushLine_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FlushLine_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FlushLineInv_I : Accumulator : Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; 
 l2cache5.stateEvent_FlushLineInv_S : Accumulator : Sum.u64 = 27; SumSQ.u64 = 27; Count.u64 = 27; 
 l2cache5.stateEvent_FlushLineInv_M : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 l2cache5.stateEvent_FlushLineInv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FlushLineInv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FlushLineInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FlushLineInv_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FlushLineInv_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FlushLineInv_SInv : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache5.stateEvent_FlushLineInv_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FlushLineInv_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FlushLineInv_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FlushLineInv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FlushLineInv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FlushLineResp_I : Accumulator : Sum.u64 = 13; SumSQ.u64 = 13; Count.u64 = 13; 
 l2cache5.stateEvent_FlushLineResp_IB : Accumulator : Sum.u64 = 82; SumSQ.u64 = 82; Count.u64 = 82; 
 l2cache5.stateEvent_FlushLineResp_SB : Accumulator : Sum.u64 = 46; SumSQ.u64 = 46; Count.u64 = 46; 
 l2cache5.eventSent_GetS : Accumulator : Sum.u64 = 730; SumSQ.u64 = 730; Count.u64 = 730; 
 l2cache5.eventSent_GetX : Accumulator : Sum.u64 = 220; SumSQ.u64 = 220; Count.u64 = 220; 
 l2cache5.eventSent_GetSX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.eventSent_PutS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.eventSent_PutM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.eventSent_FlushLine : Accumulator : Sum.u64 = 129; SumSQ.u64 = 129; Count.u64 = 129; 
 l2cache5.eventSent_FlushLineInv : Accumulator : Sum.u64 = 109; SumSQ.u64 = 109; Count.u64 = 109; 
 l2cache5.eventSent_FetchResp : Accumulator : Sum.u64 = 29; SumSQ.u64 = 29; Count.u64 = 29; 
 l2cache5.eventSent_FetchXResp : Accumulator : Sum.u64 = 165; SumSQ.u64 = 165; Count.u64 = 165; 
 l2cache5.eventSent_AckInv : Accumulator : Sum.u64 = 437; SumSQ.u64 = 437; Count.u64 = 437; 
 l2cache5.eventSent_NACK_down : Accumulator : Sum.u64 = 30; SumSQ.u64 = 30; Count.u64 = 30; 
 l2cache5.eventSent_GetSResp : Accumulator : Sum.u64 = 613; SumSQ.u64 = 613; Count.u64 = 613; 
 l2cache5.eventSent_GetXResp : Accumulator : Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; 
 l2cache5.eventSent_FlushLineResp : Accumulator : Sum.u64 = 153; SumSQ.u64 = 153; Count.u64 = 153; 
 l2cache5.eventSent_Fetch : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.eventSent_FetchInv : Accumulator : Sum.u64 = 27; SumSQ.u64 = 27; Count.u64 = 27; 
 l2cache5.eventSent_FetchInvX : Accumulator : Sum.u64 = 126; SumSQ.u64 = 126; Count.u64 = 126; 
 l2cache5.eventSent_Inv : Accumulator : Sum.u64 = 269; SumSQ.u64 = 269; Count.u64 = 269; 
 l2cache5.eventSent_NACK_up : Accumulator : Sum.u64 = 1352; SumSQ.u64 = 1352; Count.u64 = 1352; 
 l2cache5.stateEvent_AckPut_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.evict_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.evict_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_GetS_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_GetX_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_GetSX_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_PutS_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_PutS_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_PutS_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_PutE_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_PutE_E : Accumulator : Sum.u64 = 13; SumSQ.u64 = 13; Count.u64 = 13; 
 l2cache5.stateEvent_PutE_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_PutE_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_PutE_MInvX : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache5.stateEvent_PutE_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_PutE_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_PutE_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_PutE_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_PutM_E : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 l2cache5.stateEvent_PutM_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_PutM_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_PutM_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FetchInvX_E : Accumulator : Sum.u64 = 55; SumSQ.u64 = 55; Count.u64 = 55; 
 l2cache5.stateEvent_FetchInvX_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FetchInvX_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FetchInvX_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FetchInv_E : Accumulator : Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; 
 l2cache5.stateEvent_FetchInv_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FetchInv_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FetchInv_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FetchResp_EInv : Accumulator : Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; 
 l2cache5.stateEvent_FetchResp_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FetchResp_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FetchXResp_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FetchXResp_EInvX : Accumulator : Sum.u64 = 42; SumSQ.u64 = 42; Count.u64 = 42; 
 l2cache5.stateEvent_FetchXResp_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_AckInv_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_AckInv_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_AckInv_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FlushLine_E : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l2cache5.stateEvent_FlushLine_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FlushLine_EInvX : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache5.stateEvent_FlushLine_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FlushLineInv_E : Accumulator : Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; 
 l2cache5.stateEvent_FlushLineInv_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FlushLineInv_EInvX : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache5.stateEvent_FlushLineInv_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.eventSent_PutE : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.packet_latency : Accumulator : Sum.u64 = 6618; SumSQ.u64 = 16940; Count.u64 = 4471; 
 l3cache0.send_bit_count : Accumulator : Sum.u64 = 1214784; SumSQ.u64 = 607739904; Count.u64 = 4479; 
 l3cache0.output_port_stalls : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.idle_time : Accumulator : Sum.u64 = 1885139; SumSQ.u64 = 7089028965; Count.u64 = 1540; 
 l3cache0.TotalEventsReceived : Accumulator : Sum.u64 = 3843; SumSQ.u64 = 3843; Count.u64 = 3843; 
 l3cache0.TotalEventsReplayed : Accumulator : Sum.u64 = 277; SumSQ.u64 = 277; Count.u64 = 277; 
 l3cache0.TotalNoncacheableEventsReceived : Accumulator : Sum.u64 = 628; SumSQ.u64 = 628; Count.u64 = 628; 
 l3cache0.CacheHits : Accumulator : Sum.u64 = 663; SumSQ.u64 = 663; Count.u64 = 663; 
 l3cache0.GetSHit_Arrival : Accumulator : Sum.u64 = 581; SumSQ.u64 = 581; Count.u64 = 581; 
 l3cache0.GetXHit_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.GetSXHit_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.GetSHit_Blocked : Accumulator : Sum.u64 = 82; SumSQ.u64 = 82; Count.u64 = 82; 
 l3cache0.GetXHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.GetSXHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.CacheMisses : Accumulator : Sum.u64 = 676; SumSQ.u64 = 676; Count.u64 = 676; 
 l3cache0.GetSMiss_Arrival : Accumulator : Sum.u64 = 304; SumSQ.u64 = 304; Count.u64 = 304; 
 l3cache0.GetXMiss_Arrival : Accumulator : Sum.u64 = 221; SumSQ.u64 = 221; Count.u64 = 221; 
 l3cache0.GetSXMiss_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.GetSMiss_Blocked : Accumulator : Sum.u64 = 123; SumSQ.u64 = 123; Count.u64 = 123; 
 l3cache0.GetXMiss_Blocked : Accumulator : Sum.u64 = 28; SumSQ.u64 = 28; Count.u64 = 28; 
 l3cache0.GetSXMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.GetS_recv : Accumulator : Sum.u64 = 1380; SumSQ.u64 = 1380; Count.u64 = 1380; 
 l3cache0.GetX_recv : Accumulator : Sum.u64 = 338; SumSQ.u64 = 338; Count.u64 = 338; 
 l3cache0.GetSX_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.GetSResp_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.GetXResp_recv : Accumulator : Sum.u64 = 204; SumSQ.u64 = 204; Count.u64 = 204; 
 l3cache0.PutS_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.PutM_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.PutE_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.FetchInv_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.FetchInvX_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.Inv_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.NACK_recv : Accumulator : Sum.u64 = 54; SumSQ.u64 = 54; Count.u64 = 54; 
 l3cache0.MSHR_occupancy : Accumulator : Sum.u64 = 49222; SumSQ.u64 = 274800; Count.u64 = 10545; 
 l3cache0.Bank_conflicts : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.evict_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.evict_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.evict_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.evict_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.evict_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.evict_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.evict_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.latency_GetS_IS : Accumulator : Sum.u64 = 9360; SumSQ.u64 = 1070550; Count.u64 = 129; 
 l3cache0.latency_GetS_M : Accumulator : Sum.u64 = 10512; SumSQ.u64 = 845092; Count.u64 = 298; 
 l3cache0.latency_GetX_IM : Accumulator : Sum.u64 = 818; SumSQ.u64 = 55642; Count.u64 = 15; 
 l3cache0.latency_GetX_SM : Accumulator : Sum.u64 = 1797; SumSQ.u64 = 169261; Count.u64 = 60; 
 l3cache0.latency_GetX_M : Accumulator : Sum.u64 = 4815; SumSQ.u64 = 353381; Count.u64 = 174; 
 l3cache0.latency_GetSX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.latency_GetSX_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.latency_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.evict_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.evict_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.evict_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.evict_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.evict_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.evict_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.evict_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_GetS_I : Accumulator : Sum.u64 = 129; SumSQ.u64 = 129; Count.u64 = 129; 
 l3cache0.stateEvent_GetS_S : Accumulator : Sum.u64 = 129; SumSQ.u64 = 129; Count.u64 = 129; 
 l3cache0.stateEvent_GetS_M : Accumulator : Sum.u64 = 476; SumSQ.u64 = 476; Count.u64 = 476; 
 l3cache0.stateEvent_GetX_I : Accumulator : Sum.u64 = 15; SumSQ.u64 = 15; Count.u64 = 15; 
 l3cache0.stateEvent_GetX_S : Accumulator : Sum.u64 = 60; SumSQ.u64 = 60; Count.u64 = 60; 
 l3cache0.stateEvent_GetX_M : Accumulator : Sum.u64 = 113; SumSQ.u64 = 113; Count.u64 = 113; 
 l3cache0.stateEvent_GetSX_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_GetSX_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_GetSResp_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_GetXResp_IS : Accumulator : Sum.u64 = 129; SumSQ.u64 = 129; Count.u64 = 129; 
 l3cache0.stateEvent_GetXResp_IM : Accumulator : Sum.u64 = 15; SumSQ.u64 = 15; Count.u64 = 15; 
 l3cache0.stateEvent_GetXResp_SM : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l3cache0.stateEvent_GetXResp_SMInv : Accumulator : Sum.u64 = 59; SumSQ.u64 = 59; Count.u64 = 59; 
 l3cache0.stateEvent_PutS_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_PutS_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_PutS_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_PutS_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_PutS_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_PutS_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_PutS_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_PutS_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_PutS_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_PutS_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_PutS_SBInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_PutM_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_PutM_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_PutM_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_PutM_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_PutM_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_Inv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_Inv_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_Inv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_Inv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_Inv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_Inv_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_Inv_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_Inv_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_Inv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_Inv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FetchInvX_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FetchInvX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FetchInvX_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FetchInvX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FetchInvX_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FetchInvX_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FetchInvX_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FetchInvX_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FetchInvX_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_Fetch_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_Fetch_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_Fetch_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_Fetch_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_Fetch_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_Fetch_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_Fetch_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_Fetch_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_Fetch_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FetchInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FetchInv_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FetchInv_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FetchInv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FetchInv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FetchInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FetchInv_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FetchInv_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FetchInv_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FetchInv_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FetchInv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FetchInv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FetchResp_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FetchResp_MInv : Accumulator : Sum.u64 = 46; SumSQ.u64 = 46; Count.u64 = 46; 
 l3cache0.stateEvent_FetchResp_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FetchResp_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FetchXResp_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FetchXResp_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FetchXResp_MInvX : Accumulator : Sum.u64 = 201; SumSQ.u64 = 201; Count.u64 = 201; 
 l3cache0.stateEvent_FetchXResp_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_AckInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_AckInv_MInv : Accumulator : Sum.u64 = 725; SumSQ.u64 = 725; Count.u64 = 725; 
 l3cache0.stateEvent_AckInv_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_AckInv_SInv : Accumulator : Sum.u64 = 105; SumSQ.u64 = 105; Count.u64 = 105; 
 l3cache0.stateEvent_AckInv_SMInv : Accumulator : Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; 
 l3cache0.stateEvent_AckInv_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_AckInv_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_AckInv_SBInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FlushLine_I : Accumulator : Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; 
 l3cache0.stateEvent_FlushLine_S : Accumulator : Sum.u64 = 20; SumSQ.u64 = 20; Count.u64 = 20; 
 l3cache0.stateEvent_FlushLine_M : Accumulator : Sum.u64 = 56; SumSQ.u64 = 56; Count.u64 = 56; 
 l3cache0.stateEvent_FlushLine_IS : Accumulator : Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; 
 l3cache0.stateEvent_FlushLine_IM : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l3cache0.stateEvent_FlushLine_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FlushLine_MInv : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 l3cache0.stateEvent_FlushLine_MInvX : Accumulator : Sum.u64 = 7; SumSQ.u64 = 7; Count.u64 = 7; 
 l3cache0.stateEvent_FlushLine_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FlushLine_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FlushLine_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FlushLine_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FlushLine_IB : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 l3cache0.stateEvent_FlushLine_SB : Accumulator : Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; 
 l3cache0.stateEvent_FlushLineInv_I : Accumulator : Sum.u64 = 9; SumSQ.u64 = 9; Count.u64 = 9; 
 l3cache0.stateEvent_FlushLineInv_S : Accumulator : Sum.u64 = 26; SumSQ.u64 = 26; Count.u64 = 26; 
 l3cache0.stateEvent_FlushLineInv_M : Accumulator : Sum.u64 = 56; SumSQ.u64 = 56; Count.u64 = 56; 
 l3cache0.stateEvent_FlushLineInv_IS : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l3cache0.stateEvent_FlushLineInv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FlushLineInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FlushLineInv_MInv : Accumulator : Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; 
 l3cache0.stateEvent_FlushLineInv_MInvX : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l3cache0.stateEvent_FlushLineInv_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FlushLineInv_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FlushLineInv_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FlushLineInv_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FlushLineInv_IB : Accumulator : Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; 
 l3cache0.stateEvent_FlushLineInv_SB : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l3cache0.stateEvent_FlushLineResp_I : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l3cache0.stateEvent_FlushLineResp_IB : Accumulator : Sum.u64 = 145; SumSQ.u64 = 145; Count.u64 = 145; 
 l3cache0.stateEvent_FlushLineResp_SB : Accumulator : Sum.u64 = 116; SumSQ.u64 = 116; Count.u64 = 116; 
 l3cache0.eventSent_GetS : Accumulator : Sum.u64 = 379; SumSQ.u64 = 379; Count.u64 = 379; 
 l3cache0.eventSent_GetX : Accumulator : Sum.u64 = 100; SumSQ.u64 = 100; Count.u64 = 100; 
 l3cache0.eventSent_GetSX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.eventSent_PutS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.eventSent_PutM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.eventSent_FlushLine : Accumulator : Sum.u64 = 141; SumSQ.u64 = 141; Count.u64 = 141; 
 l3cache0.eventSent_FlushLineInv : Accumulator : Sum.u64 = 161; SumSQ.u64 = 161; Count.u64 = 161; 
 l3cache0.eventSent_FetchResp : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.eventSent_FetchXResp : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.eventSent_AckInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.eventSent_NACK_down : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.eventSent_GetSResp : Accumulator : Sum.u64 = 1082; SumSQ.u64 = 1082; Count.u64 = 1082; 
 l3cache0.eventSent_GetXResp : Accumulator : Sum.u64 = 404; SumSQ.u64 = 404; Count.u64 = 404; 
 l3cache0.eventSent_FlushLineResp : Accumulator : Sum.u64 = 302; SumSQ.u64 = 302; Count.u64 = 302; 
 l3cache0.eventSent_Fetch : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.eventSent_FetchInv : Accumulator : Sum.u64 = 52; SumSQ.u64 = 52; Count.u64 = 52; 
 l3cache0.eventSent_FetchInvX : Accumulator : Sum.u64 = 330; SumSQ.u64 = 330; Count.u64 = 330; 
 l3cache0.eventSent_Inv : Accumulator : Sum.u64 = 945; SumSQ.u64 = 945; Count.u64 = 945; 
 l3cache0.eventSent_NACK_up : Accumulator : Sum.u64 = 583; SumSQ.u64 = 583; Count.u64 = 583; 
 l3cache0.stateEvent_AckPut_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.evict_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.evict_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_GetS_E : Accumulator : Sum.u64 = 228; SumSQ.u64 = 228; Count.u64 = 228; 
 l3cache0.stateEvent_GetX_E : Accumulator : Sum.u64 = 61; SumSQ.u64 = 61; Count.u64 = 61; 
 l3cache0.stateEvent_GetSX_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_PutS_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_PutS_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_PutS_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_PutE_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_PutE_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_PutE_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_PutE_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_PutE_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_PutE_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_PutE_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_PutE_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_PutE_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_PutM_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_PutM_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_PutM_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_PutM_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FetchInvX_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FetchInvX_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FetchInvX_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FetchInvX_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FetchInv_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FetchInv_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FetchInv_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FetchInv_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FetchResp_EInv : Accumulator : Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; 
 l3cache0.stateEvent_FetchResp_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FetchResp_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FetchXResp_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FetchXResp_EInvX : Accumulator : Sum.u64 = 112; SumSQ.u64 = 112; Count.u64 = 112; 
 l3cache0.stateEvent_FetchXResp_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_AckInv_EInv : Accumulator : Sum.u64 = 64; SumSQ.u64 = 64; Count.u64 = 64; 
 l3cache0.stateEvent_AckInv_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_AckInv_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FlushLine_E : Accumulator : Sum.u64 = 20; SumSQ.u64 = 20; Count.u64 = 20; 
 l3cache0.stateEvent_FlushLine_EInv : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l3cache0.stateEvent_FlushLine_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FlushLine_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FlushLineInv_E : Accumulator : Sum.u64 = 28; SumSQ.u64 = 28; Count.u64 = 28; 
 l3cache0.stateEvent_FlushLineInv_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FlushLineInv_EInvX : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l3cache0.stateEvent_FlushLineInv_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.eventSent_PutE : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.packet_latency : Accumulator : Sum.u64 = 6686; SumSQ.u64 = 16694; Count.u64 = 4534; 
 l3cache1.send_bit_count : Accumulator : Sum.u64 = 1263072; SumSQ.u64 = 638407680; Count.u64 = 4545; 
 l3cache1.output_port_stalls : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.idle_time : Accumulator : Sum.u64 = 1687711; SumSQ.u64 = 8543085297; Count.u64 = 1477; 
 l3cache1.TotalEventsReceived : Accumulator : Sum.u64 = 4226; SumSQ.u64 = 4226; Count.u64 = 4226; 
 l3cache1.TotalEventsReplayed : Accumulator : Sum.u64 = 307; SumSQ.u64 = 307; Count.u64 = 307; 
 l3cache1.TotalNoncacheableEventsReceived : Accumulator : Sum.u64 = 308; SumSQ.u64 = 308; Count.u64 = 308; 
 l3cache1.CacheHits : Accumulator : Sum.u64 = 693; SumSQ.u64 = 693; Count.u64 = 693; 
 l3cache1.GetSHit_Arrival : Accumulator : Sum.u64 = 610; SumSQ.u64 = 610; Count.u64 = 610; 
 l3cache1.GetXHit_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.GetSXHit_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.GetSHit_Blocked : Accumulator : Sum.u64 = 83; SumSQ.u64 = 83; Count.u64 = 83; 
 l3cache1.GetXHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.GetSXHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.CacheMisses : Accumulator : Sum.u64 = 701; SumSQ.u64 = 701; Count.u64 = 701; 
 l3cache1.GetSMiss_Arrival : Accumulator : Sum.u64 = 313; SumSQ.u64 = 313; Count.u64 = 313; 
 l3cache1.GetXMiss_Arrival : Accumulator : Sum.u64 = 229; SumSQ.u64 = 229; Count.u64 = 229; 
 l3cache1.GetSXMiss_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.GetSMiss_Blocked : Accumulator : Sum.u64 = 126; SumSQ.u64 = 126; Count.u64 = 126; 
 l3cache1.GetXMiss_Blocked : Accumulator : Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; 
 l3cache1.GetSXMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.GetS_recv : Accumulator : Sum.u64 = 1525; SumSQ.u64 = 1525; Count.u64 = 1525; 
 l3cache1.GetX_recv : Accumulator : Sum.u64 = 423; SumSQ.u64 = 423; Count.u64 = 423; 
 l3cache1.GetSX_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.GetSResp_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.GetXResp_recv : Accumulator : Sum.u64 = 221; SumSQ.u64 = 221; Count.u64 = 221; 
 l3cache1.PutS_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.PutM_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.PutE_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.FetchInv_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.FetchInvX_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.Inv_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.NACK_recv : Accumulator : Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; 
 l3cache1.MSHR_occupancy : Accumulator : Sum.u64 = 52148; SumSQ.u64 = 297874; Count.u64 = 10545; 
 l3cache1.Bank_conflicts : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.evict_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.evict_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.evict_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.evict_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.evict_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.evict_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.evict_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.latency_GetS_IS : Accumulator : Sum.u64 = 10456; SumSQ.u64 = 1065958; Count.u64 = 144; 
 l3cache1.latency_GetS_M : Accumulator : Sum.u64 = 10892; SumSQ.u64 = 937674; Count.u64 = 295; 
 l3cache1.latency_GetX_IM : Accumulator : Sum.u64 = 1595; SumSQ.u64 = 147755; Count.u64 = 21; 
 l3cache1.latency_GetX_SM : Accumulator : Sum.u64 = 1664; SumSQ.u64 = 177034; Count.u64 = 56; 
 l3cache1.latency_GetX_M : Accumulator : Sum.u64 = 5093; SumSQ.u64 = 331573; Count.u64 = 185; 
 l3cache1.latency_GetSX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.latency_GetSX_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.latency_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.evict_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.evict_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.evict_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.evict_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.evict_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.evict_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.evict_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_GetS_I : Accumulator : Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; 
 l3cache1.stateEvent_GetS_S : Accumulator : Sum.u64 = 127; SumSQ.u64 = 127; Count.u64 = 127; 
 l3cache1.stateEvent_GetS_M : Accumulator : Sum.u64 = 442; SumSQ.u64 = 442; Count.u64 = 442; 
 l3cache1.stateEvent_GetX_I : Accumulator : Sum.u64 = 21; SumSQ.u64 = 21; Count.u64 = 21; 
 l3cache1.stateEvent_GetX_S : Accumulator : Sum.u64 = 56; SumSQ.u64 = 56; Count.u64 = 56; 
 l3cache1.stateEvent_GetX_M : Accumulator : Sum.u64 = 121; SumSQ.u64 = 121; Count.u64 = 121; 
 l3cache1.stateEvent_GetSX_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_GetSX_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_GetSResp_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_GetXResp_IS : Accumulator : Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; 
 l3cache1.stateEvent_GetXResp_IM : Accumulator : Sum.u64 = 21; SumSQ.u64 = 21; Count.u64 = 21; 
 l3cache1.stateEvent_GetXResp_SM : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l3cache1.stateEvent_GetXResp_SMInv : Accumulator : Sum.u64 = 55; SumSQ.u64 = 55; Count.u64 = 55; 
 l3cache1.stateEvent_PutS_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_PutS_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_PutS_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_PutS_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_PutS_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_PutS_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_PutS_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_PutS_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_PutS_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_PutS_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_PutS_SBInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_PutM_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_PutM_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_PutM_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_PutM_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_PutM_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_Inv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_Inv_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_Inv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_Inv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_Inv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_Inv_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_Inv_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_Inv_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_Inv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_Inv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FetchInvX_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FetchInvX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FetchInvX_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FetchInvX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FetchInvX_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FetchInvX_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FetchInvX_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FetchInvX_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FetchInvX_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_Fetch_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_Fetch_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_Fetch_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_Fetch_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_Fetch_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_Fetch_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_Fetch_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_Fetch_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_Fetch_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FetchInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FetchInv_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FetchInv_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FetchInv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FetchInv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FetchInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FetchInv_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FetchInv_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FetchInv_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FetchInv_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FetchInv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FetchInv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FetchResp_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FetchResp_MInv : Accumulator : Sum.u64 = 68; SumSQ.u64 = 68; Count.u64 = 68; 
 l3cache1.stateEvent_FetchResp_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FetchResp_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FetchXResp_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FetchXResp_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FetchXResp_MInvX : Accumulator : Sum.u64 = 195; SumSQ.u64 = 195; Count.u64 = 195; 
 l3cache1.stateEvent_FetchXResp_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_AckInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_AckInv_MInv : Accumulator : Sum.u64 = 710; SumSQ.u64 = 710; Count.u64 = 710; 
 l3cache1.stateEvent_AckInv_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_AckInv_SInv : Accumulator : Sum.u64 = 91; SumSQ.u64 = 91; Count.u64 = 91; 
 l3cache1.stateEvent_AckInv_SMInv : Accumulator : Sum.u64 = 14; SumSQ.u64 = 14; Count.u64 = 14; 
 l3cache1.stateEvent_AckInv_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_AckInv_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_AckInv_SBInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FlushLine_I : Accumulator : Sum.u64 = 11; SumSQ.u64 = 11; Count.u64 = 11; 
 l3cache1.stateEvent_FlushLine_S : Accumulator : Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; 
 l3cache1.stateEvent_FlushLine_M : Accumulator : Sum.u64 = 51; SumSQ.u64 = 51; Count.u64 = 51; 
 l3cache1.stateEvent_FlushLine_IS : Accumulator : Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; 
 l3cache1.stateEvent_FlushLine_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FlushLine_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FlushLine_MInv : Accumulator : Sum.u64 = 7; SumSQ.u64 = 7; Count.u64 = 7; 
 l3cache1.stateEvent_FlushLine_MInvX : Accumulator : Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; 
 l3cache1.stateEvent_FlushLine_SInv : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l3cache1.stateEvent_FlushLine_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FlushLine_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FlushLine_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FlushLine_IB : Accumulator : Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; 
 l3cache1.stateEvent_FlushLine_SB : Accumulator : Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; 
 l3cache1.stateEvent_FlushLineInv_I : Accumulator : Sum.u64 = 7; SumSQ.u64 = 7; Count.u64 = 7; 
 l3cache1.stateEvent_FlushLineInv_S : Accumulator : Sum.u64 = 21; SumSQ.u64 = 21; Count.u64 = 21; 
 l3cache1.stateEvent_FlushLineInv_M : Accumulator : Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; 
 l3cache1.stateEvent_FlushLineInv_IS : Accumulator : Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; 
 l3cache1.stateEvent_FlushLineInv_IM : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l3cache1.stateEvent_FlushLineInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FlushLineInv_MInv : Accumulator : Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; 
 l3cache1.stateEvent_FlushLineInv_MInvX : Accumulator : Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; 
 l3cache1.stateEvent_FlushLineInv_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FlushLineInv_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FlushLineInv_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FlushLineInv_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FlushLineInv_IB : Accumulator : Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; 
 l3cache1.stateEvent_FlushLineInv_SB : Accumulator : Sum.u64 = 7; SumSQ.u64 = 7; Count.u64 = 7; 
 l3cache1.stateEvent_FlushLineResp_I : Accumulator : Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; 
 l3cache1.stateEvent_FlushLineResp_IB : Accumulator : Sum.u64 = 176; SumSQ.u64 = 176; Count.u64 = 176; 
 l3cache1.stateEvent_FlushLineResp_SB : Accumulator : Sum.u64 = 129; SumSQ.u64 = 129; Count.u64 = 129; 
 l3cache1.eventSent_GetS : Accumulator : Sum.u64 = 263; SumSQ.u64 = 263; Count.u64 = 263; 
 l3cache1.eventSent_GetX : Accumulator : Sum.u64 = 96; SumSQ.u64 = 96; Count.u64 = 96; 
 l3cache1.eventSent_GetSX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.eventSent_PutS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.eventSent_PutM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.eventSent_FlushLine : Accumulator : Sum.u64 = 162; SumSQ.u64 = 162; Count.u64 = 162; 
 l3cache1.eventSent_FlushLineInv : Accumulator : Sum.u64 = 164; SumSQ.u64 = 164; Count.u64 = 164; 
 l3cache1.eventSent_FetchResp : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.eventSent_FetchXResp : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.eventSent_AckInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.eventSent_NACK_down : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.eventSent_GetSResp : Accumulator : Sum.u64 = 899; SumSQ.u64 = 899; Count.u64 = 899; 
 l3cache1.eventSent_GetXResp : Accumulator : Sum.u64 = 429; SumSQ.u64 = 429; Count.u64 = 429; 
 l3cache1.eventSent_FlushLineResp : Accumulator : Sum.u64 = 326; SumSQ.u64 = 326; Count.u64 = 326; 
 l3cache1.eventSent_Fetch : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.eventSent_FetchInv : Accumulator : Sum.u64 = 83; SumSQ.u64 = 83; Count.u64 = 83; 
 l3cache1.eventSent_FetchInvX : Accumulator : Sum.u64 = 330; SumSQ.u64 = 330; Count.u64 = 330; 
 l3cache1.eventSent_Inv : Accumulator : Sum.u64 = 904; SumSQ.u64 = 904; Count.u64 = 904; 
 l3cache1.eventSent_NACK_up : Accumulator : Sum.u64 = 889; SumSQ.u64 = 889; Count.u64 = 889; 
 l3cache1.stateEvent_AckPut_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.evict_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.evict_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_GetS_E : Accumulator : Sum.u64 = 215; SumSQ.u64 = 215; Count.u64 = 215; 
 l3cache1.stateEvent_GetX_E : Accumulator : Sum.u64 = 64; SumSQ.u64 = 64; Count.u64 = 64; 
 l3cache1.stateEvent_GetSX_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_PutS_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_PutS_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_PutS_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_PutE_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_PutE_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_PutE_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_PutE_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_PutE_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_PutE_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_PutE_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_PutE_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_PutE_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_PutM_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_PutM_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_PutM_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_PutM_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FetchInvX_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FetchInvX_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FetchInvX_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FetchInvX_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FetchInv_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FetchInv_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FetchInv_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FetchInv_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FetchResp_EInv : Accumulator : Sum.u64 = 9; SumSQ.u64 = 9; Count.u64 = 9; 
 l3cache1.stateEvent_FetchResp_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FetchResp_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FetchXResp_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FetchXResp_EInvX : Accumulator : Sum.u64 = 111; SumSQ.u64 = 111; Count.u64 = 111; 
 l3cache1.stateEvent_FetchXResp_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_AckInv_EInv : Accumulator : Sum.u64 = 67; SumSQ.u64 = 67; Count.u64 = 67; 
 l3cache1.stateEvent_AckInv_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_AckInv_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FlushLine_E : Accumulator : Sum.u64 = 19; SumSQ.u64 = 19; Count.u64 = 19; 
 l3cache1.stateEvent_FlushLine_EInv : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l3cache1.stateEvent_FlushLine_EInvX : Accumulator : Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; 
 l3cache1.stateEvent_FlushLine_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FlushLineInv_E : Accumulator : Sum.u64 = 29; SumSQ.u64 = 29; Count.u64 = 29; 
 l3cache1.stateEvent_FlushLineInv_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FlushLineInv_EInvX : Accumulator : Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; 
 l3cache1.stateEvent_FlushLineInv_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.eventSent_PutE : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.packet_latency : Accumulator : Sum.u64 = 6736; SumSQ.u64 = 17812; Count.u64 = 4476; 
 l3cache2.send_bit_count : Accumulator : Sum.u64 = 1271968; SumSQ.u64 = 646319104; Count.u64 = 4489; 
 l3cache2.output_port_stalls : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.idle_time : Accumulator : Sum.u64 = 1757387; SumSQ.u64 = 8426200281; Count.u64 = 1487; 
 l3cache2.TotalEventsReceived : Accumulator : Sum.u64 = 4188; SumSQ.u64 = 4188; Count.u64 = 4188; 
 l3cache2.TotalEventsReplayed : Accumulator : Sum.u64 = 306; SumSQ.u64 = 306; Count.u64 = 306; 
 l3cache2.TotalNoncacheableEventsReceived : Accumulator : Sum.u64 = 288; SumSQ.u64 = 288; Count.u64 = 288; 
 l3cache2.CacheHits : Accumulator : Sum.u64 = 753; SumSQ.u64 = 753; Count.u64 = 753; 
 l3cache2.GetSHit_Arrival : Accumulator : Sum.u64 = 665; SumSQ.u64 = 665; Count.u64 = 665; 
 l3cache2.GetXHit_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.GetSXHit_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.GetSHit_Blocked : Accumulator : Sum.u64 = 88; SumSQ.u64 = 88; Count.u64 = 88; 
 l3cache2.GetXHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.GetSXHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.CacheMisses : Accumulator : Sum.u64 = 669; SumSQ.u64 = 669; Count.u64 = 669; 
 l3cache2.GetSMiss_Arrival : Accumulator : Sum.u64 = 285; SumSQ.u64 = 285; Count.u64 = 285; 
 l3cache2.GetXMiss_Arrival : Accumulator : Sum.u64 = 230; SumSQ.u64 = 230; Count.u64 = 230; 
 l3cache2.GetSXMiss_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.GetSMiss_Blocked : Accumulator : Sum.u64 = 116; SumSQ.u64 = 116; Count.u64 = 116; 
 l3cache2.GetXMiss_Blocked : Accumulator : Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; 
 l3cache2.GetSXMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.GetS_recv : Accumulator : Sum.u64 = 1553; SumSQ.u64 = 1553; Count.u64 = 1553; 
 l3cache2.GetX_recv : Accumulator : Sum.u64 = 414; SumSQ.u64 = 414; Count.u64 = 414; 
 l3cache2.GetSX_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.GetSResp_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.GetXResp_recv : Accumulator : Sum.u64 = 195; SumSQ.u64 = 195; Count.u64 = 195; 
 l3cache2.PutS_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.PutM_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.PutE_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.FetchInv_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.FetchInvX_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.Inv_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.NACK_recv : Accumulator : Sum.u64 = 54; SumSQ.u64 = 54; Count.u64 = 54; 
 l3cache2.MSHR_occupancy : Accumulator : Sum.u64 = 50825; SumSQ.u64 = 290297; Count.u64 = 10545; 
 l3cache2.Bank_conflicts : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.evict_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.evict_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.evict_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.evict_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.evict_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.evict_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.evict_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.latency_GetS_IS : Accumulator : Sum.u64 = 9287; SumSQ.u64 = 961477; Count.u64 = 127; 
 l3cache2.latency_GetS_M : Accumulator : Sum.u64 = 9956; SumSQ.u64 = 795712; Count.u64 = 274; 
 l3cache2.latency_GetX_IM : Accumulator : Sum.u64 = 1010; SumSQ.u64 = 126430; Count.u64 = 10; 
 l3cache2.latency_GetX_SM : Accumulator : Sum.u64 = 1911; SumSQ.u64 = 203335; Count.u64 = 58; 
 l3cache2.latency_GetX_M : Accumulator : Sum.u64 = 5504; SumSQ.u64 = 260414; Count.u64 = 200; 
 l3cache2.latency_GetSX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.latency_GetSX_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.latency_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.evict_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.evict_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.evict_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.evict_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.evict_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.evict_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.evict_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_GetS_I : Accumulator : Sum.u64 = 127; SumSQ.u64 = 127; Count.u64 = 127; 
 l3cache2.stateEvent_GetS_S : Accumulator : Sum.u64 = 186; SumSQ.u64 = 186; Count.u64 = 186; 
 l3cache2.stateEvent_GetS_M : Accumulator : Sum.u64 = 424; SumSQ.u64 = 424; Count.u64 = 424; 
 l3cache2.stateEvent_GetX_I : Accumulator : Sum.u64 = 10; SumSQ.u64 = 10; Count.u64 = 10; 
 l3cache2.stateEvent_GetX_S : Accumulator : Sum.u64 = 58; SumSQ.u64 = 58; Count.u64 = 58; 
 l3cache2.stateEvent_GetX_M : Accumulator : Sum.u64 = 135; SumSQ.u64 = 135; Count.u64 = 135; 
 l3cache2.stateEvent_GetSX_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_GetSX_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_GetSResp_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_GetXResp_IS : Accumulator : Sum.u64 = 127; SumSQ.u64 = 127; Count.u64 = 127; 
 l3cache2.stateEvent_GetXResp_IM : Accumulator : Sum.u64 = 10; SumSQ.u64 = 10; Count.u64 = 10; 
 l3cache2.stateEvent_GetXResp_SM : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l3cache2.stateEvent_GetXResp_SMInv : Accumulator : Sum.u64 = 57; SumSQ.u64 = 57; Count.u64 = 57; 
 l3cache2.stateEvent_PutS_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_PutS_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_PutS_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_PutS_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_PutS_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_PutS_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_PutS_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_PutS_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_PutS_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_PutS_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_PutS_SBInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_PutM_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_PutM_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_PutM_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_PutM_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_PutM_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_Inv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_Inv_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_Inv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_Inv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_Inv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_Inv_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_Inv_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_Inv_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_Inv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_Inv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FetchInvX_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FetchInvX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FetchInvX_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FetchInvX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FetchInvX_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FetchInvX_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FetchInvX_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FetchInvX_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FetchInvX_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_Fetch_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_Fetch_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_Fetch_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_Fetch_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_Fetch_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_Fetch_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_Fetch_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_Fetch_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_Fetch_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FetchInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FetchInv_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FetchInv_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FetchInv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FetchInv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FetchInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FetchInv_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FetchInv_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FetchInv_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FetchInv_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FetchInv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FetchInv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FetchResp_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FetchResp_MInv : Accumulator : Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; 
 l3cache2.stateEvent_FetchResp_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FetchResp_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FetchXResp_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FetchXResp_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FetchXResp_MInvX : Accumulator : Sum.u64 = 193; SumSQ.u64 = 193; Count.u64 = 193; 
 l3cache2.stateEvent_FetchXResp_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_AckInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_AckInv_MInv : Accumulator : Sum.u64 = 691; SumSQ.u64 = 691; Count.u64 = 691; 
 l3cache2.stateEvent_AckInv_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_AckInv_SInv : Accumulator : Sum.u64 = 130; SumSQ.u64 = 130; Count.u64 = 130; 
 l3cache2.stateEvent_AckInv_SMInv : Accumulator : Sum.u64 = 9; SumSQ.u64 = 9; Count.u64 = 9; 
 l3cache2.stateEvent_AckInv_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_AckInv_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_AckInv_SBInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FlushLine_I : Accumulator : Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; 
 l3cache2.stateEvent_FlushLine_S : Accumulator : Sum.u64 = 48; SumSQ.u64 = 48; Count.u64 = 48; 
 l3cache2.stateEvent_FlushLine_M : Accumulator : Sum.u64 = 61; SumSQ.u64 = 61; Count.u64 = 61; 
 l3cache2.stateEvent_FlushLine_IS : Accumulator : Sum.u64 = 7; SumSQ.u64 = 7; Count.u64 = 7; 
 l3cache2.stateEvent_FlushLine_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FlushLine_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FlushLine_MInv : Accumulator : Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; 
 l3cache2.stateEvent_FlushLine_MInvX : Accumulator : Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; 
 l3cache2.stateEvent_FlushLine_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FlushLine_SMInv : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 l3cache2.stateEvent_FlushLine_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FlushLine_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FlushLine_IB : Accumulator : Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; 
 l3cache2.stateEvent_FlushLine_SB : Accumulator : Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; 
 l3cache2.stateEvent_FlushLineInv_I : Accumulator : Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; 
 l3cache2.stateEvent_FlushLineInv_S : Accumulator : Sum.u64 = 34; SumSQ.u64 = 34; Count.u64 = 34; 
 l3cache2.stateEvent_FlushLineInv_M : Accumulator : Sum.u64 = 43; SumSQ.u64 = 43; Count.u64 = 43; 
 l3cache2.stateEvent_FlushLineInv_IS : Accumulator : Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; 
 l3cache2.stateEvent_FlushLineInv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FlushLineInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FlushLineInv_MInv : Accumulator : Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; 
 l3cache2.stateEvent_FlushLineInv_MInvX : Accumulator : Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; 
 l3cache2.stateEvent_FlushLineInv_SInv : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l3cache2.stateEvent_FlushLineInv_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FlushLineInv_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FlushLineInv_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FlushLineInv_IB : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 l3cache2.stateEvent_FlushLineInv_SB : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 l3cache2.stateEvent_FlushLineResp_I : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l3cache2.stateEvent_FlushLineResp_IB : Accumulator : Sum.u64 = 134; SumSQ.u64 = 134; Count.u64 = 134; 
 l3cache2.stateEvent_FlushLineResp_SB : Accumulator : Sum.u64 = 157; SumSQ.u64 = 157; Count.u64 = 157; 
 l3cache2.eventSent_GetS : Accumulator : Sum.u64 = 242; SumSQ.u64 = 242; Count.u64 = 242; 
 l3cache2.eventSent_GetX : Accumulator : Sum.u64 = 84; SumSQ.u64 = 84; Count.u64 = 84; 
 l3cache2.eventSent_GetSX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.eventSent_PutS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.eventSent_PutM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.eventSent_FlushLine : Accumulator : Sum.u64 = 171; SumSQ.u64 = 171; Count.u64 = 171; 
 l3cache2.eventSent_FlushLineInv : Accumulator : Sum.u64 = 135; SumSQ.u64 = 135; Count.u64 = 135; 
 l3cache2.eventSent_FetchResp : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.eventSent_FetchXResp : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.eventSent_AckInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.eventSent_NACK_down : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.eventSent_GetSResp : Accumulator : Sum.u64 = 939; SumSQ.u64 = 939; Count.u64 = 939; 
 l3cache2.eventSent_GetXResp : Accumulator : Sum.u64 = 416; SumSQ.u64 = 416; Count.u64 = 416; 
 l3cache2.eventSent_FlushLineResp : Accumulator : Sum.u64 = 306; SumSQ.u64 = 306; Count.u64 = 306; 
 l3cache2.eventSent_Fetch : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.eventSent_FetchInv : Accumulator : Sum.u64 = 87; SumSQ.u64 = 87; Count.u64 = 87; 
 l3cache2.eventSent_FetchInvX : Accumulator : Sum.u64 = 316; SumSQ.u64 = 316; Count.u64 = 316; 
 l3cache2.eventSent_Inv : Accumulator : Sum.u64 = 911; SumSQ.u64 = 911; Count.u64 = 911; 
 l3cache2.eventSent_NACK_up : Accumulator : Sum.u64 = 882; SumSQ.u64 = 882; Count.u64 = 882; 
 l3cache2.stateEvent_AckPut_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.evict_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.evict_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_GetS_E : Accumulator : Sum.u64 = 219; SumSQ.u64 = 219; Count.u64 = 219; 
 l3cache2.stateEvent_GetX_E : Accumulator : Sum.u64 = 65; SumSQ.u64 = 65; Count.u64 = 65; 
 l3cache2.stateEvent_GetSX_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_PutS_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_PutS_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_PutS_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_PutE_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_PutE_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_PutE_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_PutE_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_PutE_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_PutE_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_PutE_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_PutE_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_PutE_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_PutM_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_PutM_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_PutM_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_PutM_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FetchInvX_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FetchInvX_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FetchInvX_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FetchInvX_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FetchInv_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FetchInv_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FetchInv_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FetchInv_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FetchResp_EInv : Accumulator : Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; 
 l3cache2.stateEvent_FetchResp_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FetchResp_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FetchXResp_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FetchXResp_EInvX : Accumulator : Sum.u64 = 99; SumSQ.u64 = 99; Count.u64 = 99; 
 l3cache2.stateEvent_FetchXResp_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_AckInv_EInv : Accumulator : Sum.u64 = 43; SumSQ.u64 = 43; Count.u64 = 43; 
 l3cache2.stateEvent_AckInv_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_AckInv_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FlushLine_E : Accumulator : Sum.u64 = 19; SumSQ.u64 = 19; Count.u64 = 19; 
 l3cache2.stateEvent_FlushLine_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FlushLine_EInvX : Accumulator : Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; 
 l3cache2.stateEvent_FlushLine_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FlushLineInv_E : Accumulator : Sum.u64 = 15; SumSQ.u64 = 15; Count.u64 = 15; 
 l3cache2.stateEvent_FlushLineInv_EInv : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l3cache2.stateEvent_FlushLineInv_EInvX : Accumulator : Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; 
 l3cache2.stateEvent_FlushLineInv_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.eventSent_PutE : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory0.packet_latency : Accumulator : Sum.u64 = 1507; SumSQ.u64 = 3165; Count.u64 = 1057; 
 directory0.send_bit_count : Accumulator : Sum.u64 = 416576; SumSQ.u64 = 223588352; Count.u64 = 1057; 
 directory0.output_port_stalls : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory0.idle_time : Accumulator : Sum.u64 = 3569629; SumSQ.u64 = 72175162633; Count.u64 = 692; 
 directory0.replacement_request_latency : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory0.get_request_latency : Accumulator : Sum.u64 = 7057; SumSQ.u64 = 316921; Count.u64 = 310; 
 directory0.directory_cache_hits : Accumulator : Sum.u64 = 350; SumSQ.u64 = 350; Count.u64 = 350; 
 directory0.mshr_hits : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory0.requests_received_GetX : Accumulator : Sum.u64 = 105; SumSQ.u64 = 105; Count.u64 = 105; 
 directory0.requests_received_GetSX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory0.requests_received_GetS : Accumulator : Sum.u64 = 205; SumSQ.u64 = 205; Count.u64 = 205; 
 directory0.requests_received_PutM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory0.requests_received_PutE : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory0.requests_received_PutS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory0.responses_received_NACK : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory0.responses_received_FetchResp : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory0.responses_received_FetchXResp : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory0.responses_received_PutM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory0.responses_received_PutE : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory0.responses_received_PutS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory0.memory_requests_data_read : Accumulator : Sum.u64 = 226; SumSQ.u64 = 226; Count.u64 = 226; 
 directory0.memory_requests_data_write : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory0.memory_requests_directory_entry_read : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory0.memory_requests_directory_entry_write : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory0.requests_sent_Inv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory0.requests_sent_FetchInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory0.requests_sent_FetchInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory0.responses_sent_NACK : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory0.responses_sent_GetSResp : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory0.responses_sent_GetXResp : Accumulator : Sum.u64 = 310; SumSQ.u64 = 310; Count.u64 = 310; 
 directory0.MSHR_occupancy : Accumulator : Sum.u64 = 20434; SumSQ.u64 = 73250; Count.u64 = 10475; 
 directory0.requests_received_noncacheable : Accumulator : Sum.u64 = 302; SumSQ.u64 = 302; Count.u64 = 302; 
 directory0.requests_received_custom : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 memory0.row_already_open : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 memory0.no_row_open : Accumulator : Sum.u64 = 699; SumSQ.u64 = 699; Count.u64 = 699; 
 memory0.wrong_row_open : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 memory0.requests_received_GetS : Accumulator : Sum.u64 = 437; SumSQ.u64 = 437; Count.u64 = 437; 
 memory0.requests_received_GetSX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 memory0.requests_received_GetX : Accumulator : Sum.u64 = 53; SumSQ.u64 = 53; Count.u64 = 53; 
 memory0.requests_received_PutM : Accumulator : Sum.u64 = 209; SumSQ.u64 = 209; Count.u64 = 209; 
 memory0.outstanding_requests : Accumulator : Sum.u64 = 12092; SumSQ.u64 = 67064; Count.u64 = 3764; 
 memory0.latency_GetS : Accumulator : Sum.u64 = 7499; SumSQ.u64 = 199881; Count.u64 = 437; 
 memory0.latency_GetSX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 memory0.latency_GetX : Accumulator : Sum.u64 = 907; SumSQ.u64 = 23511; Count.u64 = 53; 
 memory0.latency_PutM : Accumulator : Sum.u64 = 3686; SumSQ.u64 = 103764; Count.u64 = 209; 
 memory0.cycles_with_issue : Accumulator : Sum.u64 = 430; SumSQ.u64 = 430; Count.u64 = 430; 
 memory0.cycles_attempted_issue_but_rejected : Accumulator : Sum.u64 = 1917; SumSQ.u64 = 1917; Count.u64 = 1917; 
 memory0.total_cycles : Accumulator : Sum.u64 = 3764; SumSQ.u64 = 14167696; Count.u64 = 1; 
 directory1.packet_latency : Accumulator : Sum.u64 = 1457; SumSQ.u64 = 2967; Count.u64 = 1041; 
 directory1.send_bit_count : Accumulator : Sum.u64 = 402240; SumSQ.u64 = 214757376; Count.u64 = 1041; 
 directory1.output_port_stalls : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory1.idle_time : Accumulator : Sum.u64 = 3598043; SumSQ.u64 = 52402169313; Count.u64 = 709; 
 directory1.replacement_request_latency : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory1.get_request_latency : Accumulator : Sum.u64 = 7568; SumSQ.u64 = 381152; Count.u64 = 310; 
 directory1.directory_cache_hits : Accumulator : Sum.u64 = 345; SumSQ.u64 = 345; Count.u64 = 345; 
 directory1.mshr_hits : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory1.requests_received_GetX : Accumulator : Sum.u64 = 115; SumSQ.u64 = 115; Count.u64 = 115; 
 directory1.requests_received_GetSX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory1.requests_received_GetS : Accumulator : Sum.u64 = 195; SumSQ.u64 = 195; Count.u64 = 195; 
 directory1.requests_received_PutM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory1.requests_received_PutE : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory1.requests_received_PutS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory1.responses_received_NACK : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory1.responses_received_FetchResp : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory1.responses_received_FetchXResp : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory1.responses_received_PutM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory1.responses_received_PutE : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory1.responses_received_PutS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory1.memory_requests_data_read : Accumulator : Sum.u64 = 220; SumSQ.u64 = 220; Count.u64 = 220; 
 directory1.memory_requests_data_write : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory1.memory_requests_directory_entry_read : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory1.memory_requests_directory_entry_write : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory1.requests_sent_Inv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory1.requests_sent_FetchInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory1.requests_sent_FetchInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory1.responses_sent_NACK : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory1.responses_sent_GetSResp : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory1.responses_sent_GetXResp : Accumulator : Sum.u64 = 310; SumSQ.u64 = 310; Count.u64 = 310; 
 directory1.MSHR_occupancy : Accumulator : Sum.u64 = 19818; SumSQ.u64 = 72946; Count.u64 = 10526; 
 directory1.requests_received_noncacheable : Accumulator : Sum.u64 = 310; SumSQ.u64 = 310; Count.u64 = 310; 
 directory1.requests_received_custom : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 memory1.row_already_open : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 memory1.no_row_open : Accumulator : Sum.u64 = 690; SumSQ.u64 = 690; Count.u64 = 690; 
 memory1.wrong_row_open : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 memory1.requests_received_GetS : Accumulator : Sum.u64 = 447; SumSQ.u64 = 447; Count.u64 = 447; 
 memory1.requests_received_GetSX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 memory1.requests_received_GetX : Accumulator : Sum.u64 = 53; SumSQ.u64 = 53; Count.u64 = 53; 
 memory1.requests_received_PutM : Accumulator : Sum.u64 = 190; SumSQ.u64 = 190; Count.u64 = 190; 
 memory1.outstanding_requests : Accumulator : Sum.u64 = 12465; SumSQ.u64 = 72865; Count.u64 = 3764; 
 memory1.latency_GetS : Accumulator : Sum.u64 = 8245; SumSQ.u64 = 225513; Count.u64 = 447; 
 memory1.latency_GetSX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 memory1.latency_GetX : Accumulator : Sum.u64 = 998; SumSQ.u64 = 27098; Count.u64 = 53; 
 memory1.latency_PutM : Accumulator : Sum.u64 = 3222; SumSQ.u64 = 80298; Count.u64 = 190; 
 memory1.cycles_with_issue : Accumulator : Sum.u64 = 422; SumSQ.u64 = 422; Count.u64 = 422; 
 memory1.cycles_attempted_issue_but_rejected : Accumulator : Sum.u64 = 1883; SumSQ.u64 = 1883; Count.u64 = 1883; 
 memory1.total_cycles : Accumulator : Sum.u64 = 3764; SumSQ.u64 = 14167696; Count.u64 = 1; 
Simulation is complete, simulated time: 7.52977 us
