RTL:
`timescale 1ns / 1ps
//Date : 24/03/2025
//Name : Shankhalika Mallick

// DAY-19 2 BIT COMPARATOR

module COMP2BIT(A,B,LT,GT,EQ);
input [1:0]A,B;
output reg LT,GT,EQ;
always @(*)
begin
    EQ= (~(A[0]^B[0]))&(~(A[1]^B[1]));
    GT=(A[1]&(~B[1]))|((~(A[1]^B[1]))&(A[0]&(~B[0])));
    LT=(B[1]&(~A[1]))|((~(A[1]^B[1]))&(B[0]&(~A[0])));
end
endmodule

------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

TESTBENCH:
`include "COMP2BIT.v"
`timescale 1ns/1ps

module COMP2_TB();
reg [1:0]a,b;
wire l,g,e;
COMP2BIT ob(.A(a),.B(b),.LT(l),.GT(g),.EQ(e));
initial
begin
    #5 a=2'b01; b=2'b10;
    #5 a=2'b01; b=2'b00;
    #5 a=2'b10; b=2'b10;
    #5 a=2'b11; b=2'b10;
    #5 a=2'b11; b=2'b00;
    #5 a=2'b00; b=2'b10;
end
initial
begin
    $dumpfile("COMP2.vcd");
    $dumpvars(0,COMP2_TB);
    #5 $display("A\tB\tLT\tGT\tEQ");
    #2 $monitor("%d\t%d\t%b\t%b\t%b",a,b,l,g,e);
end
endmodule

--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

OUTPUT:
[Running] COMP2_TB.v
VCD info: dumpfile COMP2.vcd opened for output.
A	B	LT	GT	EQ
1	2	1	0	0
1	0	0	1	0
2	2	0	0	1
3	2	0	1	0
3	0	0	1	0
0	2	1	0	0
[Done] exit with code=0 in 0.932 seconds

