# 
# ===============================================================================
#                               Allegro PCB Router                               
# Copyright 1990-2010 Cadence Design Systems, Inc.  All Rights Reserved.
# ===============================================================================
# 
# Software licensed for sale by Cadence Design Systems, Inc.
# Current time = Wed Nov 05 18:14:33 2014
# 
# Allegro PCB Router v16-6-112 made 2012/09/12 at 23:00:45
# Running on: qgpwindowsvb-pc, OS Version: WindowsNT 6.1.7601, Architecture: Intel Pentium II, III, or 4
# Licensing: The program will not obey any unlicensed rules
# No graphics will be displayed.
# Design Name C:/Users/QGPWindowsVB/Downloads/orebi/SPB_Data/TUBII5/worklib/tubii/physical\CAEN_BUFFER.dsn
# Batch File Name: pasde.do
# Did File Name: C:/Users/QGPWindowsVB/Downloads/orebi/SPB_Data/TUBII5/worklib/tubii/physical/specctra.did
# Current time = Wed Nov 05 18:14:33 2014
# PCB C:/Users/QGPWindowsVB/Downloads/orebi/SPB_Data/TUBII5/worklib/tubii/physical
# Master Unit set up as: MIL 1000
# PCB Limits xlo=-360.0000 ylo=-1120.0000 xhi=16360.0000 yhi=16360.0000
# Total 28 Images Consolidated.
# Via VIA z=1, 2 xlo=-12.0000 ylo=-12.0000 xhi= 12.0000 yhi= 12.0000
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# Wires Processed 0, Vias Processed 0
# Using colormap in design file.
# Layers Processed: Signal Layers 2
# Layers Processed: Power Layers 3
# Components Placed 30, Images Processed 36, Padstacks Processed 23
# Nets Processed 35, Net Terminals 72
# PCB Area=231040000.000  EIC=5  Area/EIC=46208000.000  SMDs=27
# Total Pin Count: 78
# Signal Connections Created 40
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- C:/Users/QGPWindowsVB/Downloads/orebi/SPB_Data/TUBII5/worklib/tubii/physical\CAEN_BUFFER.dsn
# Nets 35 Connections 40 Unroutes 40
# Signal Layers 2 Power Layers 3
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 46845.4200 Horizontal 28057.7740 Vertical 18787.6460
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 46845.4200 Horizontal 28012.5200 Vertical 18832.9000
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Loading Do File pasde.do ...
# Loading Do File C:/Users/QGPWindowsVB/Downloads/orebi/SPB_Data/TUBII5/worklib/tubii/physical\CAEN_BUFFER_rules.do ...
# Colormap Written to File _notify.std
# Enter command <# Loading Do File C:/Users/QGPWIN~1/AppData/Local/Temp/#Taaaaab02256.tmp ...
# All Components Unselected.
# All Nets Unselected.
# Component R4 Selected.
# Component R13 Selected.
# Component R12 Selected.
# Component R11 Selected.
# Component R14 Selected.
# Component U2 Selected.
# Component C3 Selected.
# Component C2 Selected.
# Component R15 Selected.
# Component R19 Selected.
set route_diagonal 0
grid wire 0.010000 (direction x) (offset 0.000000)
grid wire 0.010000 (direction y) (offset 0.000000)
grid via 0.010000 (direction x) (offset 0.000000)
grid via 0.010000 (direction y) (offset 0.000000)
protect all wires
# All Wires Protected.
direction TOP horizontal
select layer TOP
unprotect layer_wires TOP
# Wires on layer TOP were Unprotected.
direction BOTTOM vertical
select layer BOTTOM
unprotect layer_wires BOTTOM
# Wires on layer BOTTOM were Unprotected.
cost via -1
# System default cost will be used.
set turbo_stagger off
limit outside -1
rule pcb (patterns_allowed  trombone accordion)
set pattern_stacking on
rule pcb (sawtooth_amplitude -1 -1)
rule pcb (sawtooth_gap -1)
rule pcb (accordion_amplitude -1 -1)
rule pcb (accordion_gap -1)
rule pcb (trombone_run_length -1)
rule pcb (trombone_gap -1)
unprotect selected
# All Selected Wires Unprotected.
route 25 1
# Current time = Wed Nov 05 18:15:40 2014
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# 
# Wiring Statistics ----------------- C:/Users/QGPWindowsVB/Downloads/orebi/SPB_Data/TUBII5/worklib/tubii/physical\CAEN_BUFFER.dsn
# Nets 35 Connections 40 Unroutes 40
# Signal Layers 2 Power Layers 3
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 46845.4200 Horizontal 28057.7740 Vertical 18787.6460
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 46845.4200 Horizontal 28012.5200 Vertical 18832.9000
# Start Route Pass 1 of 25
# Routing 14 wires.
# Total Conflicts: 1 (Cross: 1, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 26
# Attempts 14 Successes 14 Failures 0 Vias 1
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 25
# 2 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Start Route Pass 2 of 25
# Routing 3 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 26
# Attempts 3 Successes 3 Failures 0 Vias 1
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# End Pass 2 of 25
# Cpu Time = 0:00:04  Elapsed Time = 0:00:05
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     1|     0|   0|   26|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   26|    1|    0|   0|100|  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- C:/Users/QGPWindowsVB/Downloads/orebi/SPB_Data/TUBII5/worklib/tubii/physical\CAEN_BUFFER.dsn
# Nets 35 Connections 40 Unroutes 26
# Signal Layers 2 Power Layers 3
# Wire Junctions 2, at vias 0 Total Vias 1
# Percent Connected   35.00
# Manhattan Length 46845.4200 Horizontal 28057.7740 Vertical 18787.6460
# Routed Length 7496.9000 Horizontal 3170.0000 Vertical 4326.9000
# Ratio Actual / Manhattan   0.1600
# Unconnected Length 40418.8200 Horizontal 25240.0200 Vertical 15178.8000
clean 2
# Current time = Wed Nov 05 18:15:45 2014
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# 
# Wiring Statistics ----------------- C:/Users/QGPWindowsVB/Downloads/orebi/SPB_Data/TUBII5/worklib/tubii/physical\CAEN_BUFFER.dsn
# Nets 35 Connections 40 Unroutes 26
# Signal Layers 2 Power Layers 3
# Wire Junctions 2, at vias 0 Total Vias 1
# Percent Connected   35.00
# Manhattan Length 46845.4200 Horizontal 28057.7740 Vertical 18787.6460
# Routed Length 7496.9000 Horizontal 3170.0000 Vertical 4326.9000
# Ratio Actual / Manhattan   0.1600
# Unconnected Length 40418.8200 Horizontal 25240.0200 Vertical 15178.8000
# Start Clean Pass 1 of 2
# Routing 17 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 26
# Attempts 16 Successes 16 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Start Clean Pass 2 of 2
# Routing 16 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 26
# Attempts 16 Successes 16 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Cpu Time = 0:00:01  Elapsed Time = 0:00:02
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     1|     0|   0|   26|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   26|    1|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  3|     0|     0|   0|   26|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   26|    0|    0|   0|   |  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- C:/Users/QGPWindowsVB/Downloads/orebi/SPB_Data/TUBII5/worklib/tubii/physical\CAEN_BUFFER.dsn
# Nets 35 Connections 40 Unroutes 26
# Signal Layers 2 Power Layers 3
# Wire Junctions 2, at vias 0 Total Vias 0
# Percent Connected   35.00
# Manhattan Length 46845.4200 Horizontal 28057.7740 Vertical 18787.6460
# Routed Length 7326.9000 Horizontal 3020.0000 Vertical 4306.9000
# Ratio Actual / Manhattan   0.1564
# Unconnected Length 40418.8200 Horizontal 25240.0200 Vertical 15178.8000
write routes (changed_only) (reset_changed) C:/Users/QGPWIN~1/AppData/Local/Temp/#Taaaaac02256.tmp
# Routing Written to File C:/Users/QGPWIN~1/AppData/Local/Temp/#Taaaaac02256.tmp
# Loading Do File C:/Users/QGPWIN~1/AppData/Local/Temp/#Taaaaae02256.tmp ...
# All Components Unselected.
# All Nets Unselected.
# Net UNNAMED_1_RESL_I18_B Selected.
# Net VCC15 Selected.
# Net VCC15M Selected.
# Net IN Selected.
# Net UNNAMED_1_RESL_I6_B Selected.
# Net UNNAMED_1_RESL_I1_B Selected.
# Net UNNAMED_1_RESL_I16_B Selected.
# Net UNNAMED_1_RESL_I18_A Selected.
# Net UNNAMED_1_CSMD0805_I29_A Selected.
# Net UNNAMED_1_CSMD0805_I30_A Selected.
# Net GND_POWER Selected.
# All Selected Wires Unprotected.
# All unprotected selected wires were deleted.
# Current time = Wed Nov 05 18:16:18 2014
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- C:/Users/QGPWindowsVB/Downloads/orebi/SPB_Data/TUBII5/worklib/tubii/physical\CAEN_BUFFER.dsn
# Nets 35 Connections 40 Unroutes 40
# Signal Layers 2 Power Layers 3
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 46845.4200 Horizontal 28057.7740 Vertical 18787.6460
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 46845.4200 Horizontal 28012.5200 Vertical 18832.9000
# All Components Unselected.
# All Nets Unselected.
# Current time = Wed Nov 05 18:16:18 2014
# Nets Processed 36, Net Terminals 78
# Signal Connections Created 40
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- C:/Users/QGPWindowsVB/Downloads/orebi/SPB_Data/TUBII5/worklib/tubii/physical\CAEN_BUFFER.dsn
# Nets 36 Connections 40 Unroutes 40
# Signal Layers 2 Power Layers 3
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 46845.4200 Horizontal 28057.7740 Vertical 18787.6460
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 46845.4200 Horizontal 28012.5200 Vertical 18832.9000
quit
