
MatrizLeds.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003350  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000043c  080034d8  080034d8  000044d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003914  08003914  00005020  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08003914  08003914  00004914  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800391c  0800391c  00005020  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800391c  0800391c  0000491c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003920  08003920  00004920  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000020  20000000  08003924  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00005020  2**0
                  CONTENTS
 10 .bss          000000dc  20000020  20000020  00005020  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200000fc  200000fc  00005020  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00005020  2**0
                  CONTENTS, READONLY
 13 .debug_info   000066ec  00000000  00000000  00005050  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000015ce  00000000  00000000  0000b73c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000006a0  00000000  00000000  0000cd10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000004fb  00000000  00000000  0000d3b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00020054  00000000  00000000  0000d8ab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00007f29  00000000  00000000  0002d8ff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c2717  00000000  00000000  00035828  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000f7f3f  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00001b14  00000000  00000000  000f7f84  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000082  00000000  00000000  000f9a98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000020 	.word	0x20000020
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080034c0 	.word	0x080034c0

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000024 	.word	0x20000024
 80001c4:	080034c0 	.word	0x080034c0

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b988 	b.w	80004f0 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	468e      	mov	lr, r1
 8000200:	4604      	mov	r4, r0
 8000202:	4688      	mov	r8, r1
 8000204:	2b00      	cmp	r3, #0
 8000206:	d14a      	bne.n	800029e <__udivmoddi4+0xa6>
 8000208:	428a      	cmp	r2, r1
 800020a:	4617      	mov	r7, r2
 800020c:	d962      	bls.n	80002d4 <__udivmoddi4+0xdc>
 800020e:	fab2 f682 	clz	r6, r2
 8000212:	b14e      	cbz	r6, 8000228 <__udivmoddi4+0x30>
 8000214:	f1c6 0320 	rsb	r3, r6, #32
 8000218:	fa01 f806 	lsl.w	r8, r1, r6
 800021c:	fa20 f303 	lsr.w	r3, r0, r3
 8000220:	40b7      	lsls	r7, r6
 8000222:	ea43 0808 	orr.w	r8, r3, r8
 8000226:	40b4      	lsls	r4, r6
 8000228:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800022c:	fa1f fc87 	uxth.w	ip, r7
 8000230:	fbb8 f1fe 	udiv	r1, r8, lr
 8000234:	0c23      	lsrs	r3, r4, #16
 8000236:	fb0e 8811 	mls	r8, lr, r1, r8
 800023a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800023e:	fb01 f20c 	mul.w	r2, r1, ip
 8000242:	429a      	cmp	r2, r3
 8000244:	d909      	bls.n	800025a <__udivmoddi4+0x62>
 8000246:	18fb      	adds	r3, r7, r3
 8000248:	f101 30ff 	add.w	r0, r1, #4294967295
 800024c:	f080 80ea 	bcs.w	8000424 <__udivmoddi4+0x22c>
 8000250:	429a      	cmp	r2, r3
 8000252:	f240 80e7 	bls.w	8000424 <__udivmoddi4+0x22c>
 8000256:	3902      	subs	r1, #2
 8000258:	443b      	add	r3, r7
 800025a:	1a9a      	subs	r2, r3, r2
 800025c:	b2a3      	uxth	r3, r4
 800025e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000262:	fb0e 2210 	mls	r2, lr, r0, r2
 8000266:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800026a:	fb00 fc0c 	mul.w	ip, r0, ip
 800026e:	459c      	cmp	ip, r3
 8000270:	d909      	bls.n	8000286 <__udivmoddi4+0x8e>
 8000272:	18fb      	adds	r3, r7, r3
 8000274:	f100 32ff 	add.w	r2, r0, #4294967295
 8000278:	f080 80d6 	bcs.w	8000428 <__udivmoddi4+0x230>
 800027c:	459c      	cmp	ip, r3
 800027e:	f240 80d3 	bls.w	8000428 <__udivmoddi4+0x230>
 8000282:	443b      	add	r3, r7
 8000284:	3802      	subs	r0, #2
 8000286:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800028a:	eba3 030c 	sub.w	r3, r3, ip
 800028e:	2100      	movs	r1, #0
 8000290:	b11d      	cbz	r5, 800029a <__udivmoddi4+0xa2>
 8000292:	40f3      	lsrs	r3, r6
 8000294:	2200      	movs	r2, #0
 8000296:	e9c5 3200 	strd	r3, r2, [r5]
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	428b      	cmp	r3, r1
 80002a0:	d905      	bls.n	80002ae <__udivmoddi4+0xb6>
 80002a2:	b10d      	cbz	r5, 80002a8 <__udivmoddi4+0xb0>
 80002a4:	e9c5 0100 	strd	r0, r1, [r5]
 80002a8:	2100      	movs	r1, #0
 80002aa:	4608      	mov	r0, r1
 80002ac:	e7f5      	b.n	800029a <__udivmoddi4+0xa2>
 80002ae:	fab3 f183 	clz	r1, r3
 80002b2:	2900      	cmp	r1, #0
 80002b4:	d146      	bne.n	8000344 <__udivmoddi4+0x14c>
 80002b6:	4573      	cmp	r3, lr
 80002b8:	d302      	bcc.n	80002c0 <__udivmoddi4+0xc8>
 80002ba:	4282      	cmp	r2, r0
 80002bc:	f200 8105 	bhi.w	80004ca <__udivmoddi4+0x2d2>
 80002c0:	1a84      	subs	r4, r0, r2
 80002c2:	eb6e 0203 	sbc.w	r2, lr, r3
 80002c6:	2001      	movs	r0, #1
 80002c8:	4690      	mov	r8, r2
 80002ca:	2d00      	cmp	r5, #0
 80002cc:	d0e5      	beq.n	800029a <__udivmoddi4+0xa2>
 80002ce:	e9c5 4800 	strd	r4, r8, [r5]
 80002d2:	e7e2      	b.n	800029a <__udivmoddi4+0xa2>
 80002d4:	2a00      	cmp	r2, #0
 80002d6:	f000 8090 	beq.w	80003fa <__udivmoddi4+0x202>
 80002da:	fab2 f682 	clz	r6, r2
 80002de:	2e00      	cmp	r6, #0
 80002e0:	f040 80a4 	bne.w	800042c <__udivmoddi4+0x234>
 80002e4:	1a8a      	subs	r2, r1, r2
 80002e6:	0c03      	lsrs	r3, r0, #16
 80002e8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002ec:	b280      	uxth	r0, r0
 80002ee:	b2bc      	uxth	r4, r7
 80002f0:	2101      	movs	r1, #1
 80002f2:	fbb2 fcfe 	udiv	ip, r2, lr
 80002f6:	fb0e 221c 	mls	r2, lr, ip, r2
 80002fa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002fe:	fb04 f20c 	mul.w	r2, r4, ip
 8000302:	429a      	cmp	r2, r3
 8000304:	d907      	bls.n	8000316 <__udivmoddi4+0x11e>
 8000306:	18fb      	adds	r3, r7, r3
 8000308:	f10c 38ff 	add.w	r8, ip, #4294967295
 800030c:	d202      	bcs.n	8000314 <__udivmoddi4+0x11c>
 800030e:	429a      	cmp	r2, r3
 8000310:	f200 80e0 	bhi.w	80004d4 <__udivmoddi4+0x2dc>
 8000314:	46c4      	mov	ip, r8
 8000316:	1a9b      	subs	r3, r3, r2
 8000318:	fbb3 f2fe 	udiv	r2, r3, lr
 800031c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000320:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000324:	fb02 f404 	mul.w	r4, r2, r4
 8000328:	429c      	cmp	r4, r3
 800032a:	d907      	bls.n	800033c <__udivmoddi4+0x144>
 800032c:	18fb      	adds	r3, r7, r3
 800032e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000332:	d202      	bcs.n	800033a <__udivmoddi4+0x142>
 8000334:	429c      	cmp	r4, r3
 8000336:	f200 80ca 	bhi.w	80004ce <__udivmoddi4+0x2d6>
 800033a:	4602      	mov	r2, r0
 800033c:	1b1b      	subs	r3, r3, r4
 800033e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000342:	e7a5      	b.n	8000290 <__udivmoddi4+0x98>
 8000344:	f1c1 0620 	rsb	r6, r1, #32
 8000348:	408b      	lsls	r3, r1
 800034a:	fa22 f706 	lsr.w	r7, r2, r6
 800034e:	431f      	orrs	r7, r3
 8000350:	fa0e f401 	lsl.w	r4, lr, r1
 8000354:	fa20 f306 	lsr.w	r3, r0, r6
 8000358:	fa2e fe06 	lsr.w	lr, lr, r6
 800035c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000360:	4323      	orrs	r3, r4
 8000362:	fa00 f801 	lsl.w	r8, r0, r1
 8000366:	fa1f fc87 	uxth.w	ip, r7
 800036a:	fbbe f0f9 	udiv	r0, lr, r9
 800036e:	0c1c      	lsrs	r4, r3, #16
 8000370:	fb09 ee10 	mls	lr, r9, r0, lr
 8000374:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000378:	fb00 fe0c 	mul.w	lr, r0, ip
 800037c:	45a6      	cmp	lr, r4
 800037e:	fa02 f201 	lsl.w	r2, r2, r1
 8000382:	d909      	bls.n	8000398 <__udivmoddi4+0x1a0>
 8000384:	193c      	adds	r4, r7, r4
 8000386:	f100 3aff 	add.w	sl, r0, #4294967295
 800038a:	f080 809c 	bcs.w	80004c6 <__udivmoddi4+0x2ce>
 800038e:	45a6      	cmp	lr, r4
 8000390:	f240 8099 	bls.w	80004c6 <__udivmoddi4+0x2ce>
 8000394:	3802      	subs	r0, #2
 8000396:	443c      	add	r4, r7
 8000398:	eba4 040e 	sub.w	r4, r4, lr
 800039c:	fa1f fe83 	uxth.w	lr, r3
 80003a0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003a4:	fb09 4413 	mls	r4, r9, r3, r4
 80003a8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003ac:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b0:	45a4      	cmp	ip, r4
 80003b2:	d908      	bls.n	80003c6 <__udivmoddi4+0x1ce>
 80003b4:	193c      	adds	r4, r7, r4
 80003b6:	f103 3eff 	add.w	lr, r3, #4294967295
 80003ba:	f080 8082 	bcs.w	80004c2 <__udivmoddi4+0x2ca>
 80003be:	45a4      	cmp	ip, r4
 80003c0:	d97f      	bls.n	80004c2 <__udivmoddi4+0x2ca>
 80003c2:	3b02      	subs	r3, #2
 80003c4:	443c      	add	r4, r7
 80003c6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003ca:	eba4 040c 	sub.w	r4, r4, ip
 80003ce:	fba0 ec02 	umull	lr, ip, r0, r2
 80003d2:	4564      	cmp	r4, ip
 80003d4:	4673      	mov	r3, lr
 80003d6:	46e1      	mov	r9, ip
 80003d8:	d362      	bcc.n	80004a0 <__udivmoddi4+0x2a8>
 80003da:	d05f      	beq.n	800049c <__udivmoddi4+0x2a4>
 80003dc:	b15d      	cbz	r5, 80003f6 <__udivmoddi4+0x1fe>
 80003de:	ebb8 0203 	subs.w	r2, r8, r3
 80003e2:	eb64 0409 	sbc.w	r4, r4, r9
 80003e6:	fa04 f606 	lsl.w	r6, r4, r6
 80003ea:	fa22 f301 	lsr.w	r3, r2, r1
 80003ee:	431e      	orrs	r6, r3
 80003f0:	40cc      	lsrs	r4, r1
 80003f2:	e9c5 6400 	strd	r6, r4, [r5]
 80003f6:	2100      	movs	r1, #0
 80003f8:	e74f      	b.n	800029a <__udivmoddi4+0xa2>
 80003fa:	fbb1 fcf2 	udiv	ip, r1, r2
 80003fe:	0c01      	lsrs	r1, r0, #16
 8000400:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000404:	b280      	uxth	r0, r0
 8000406:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800040a:	463b      	mov	r3, r7
 800040c:	4638      	mov	r0, r7
 800040e:	463c      	mov	r4, r7
 8000410:	46b8      	mov	r8, r7
 8000412:	46be      	mov	lr, r7
 8000414:	2620      	movs	r6, #32
 8000416:	fbb1 f1f7 	udiv	r1, r1, r7
 800041a:	eba2 0208 	sub.w	r2, r2, r8
 800041e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000422:	e766      	b.n	80002f2 <__udivmoddi4+0xfa>
 8000424:	4601      	mov	r1, r0
 8000426:	e718      	b.n	800025a <__udivmoddi4+0x62>
 8000428:	4610      	mov	r0, r2
 800042a:	e72c      	b.n	8000286 <__udivmoddi4+0x8e>
 800042c:	f1c6 0220 	rsb	r2, r6, #32
 8000430:	fa2e f302 	lsr.w	r3, lr, r2
 8000434:	40b7      	lsls	r7, r6
 8000436:	40b1      	lsls	r1, r6
 8000438:	fa20 f202 	lsr.w	r2, r0, r2
 800043c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000440:	430a      	orrs	r2, r1
 8000442:	fbb3 f8fe 	udiv	r8, r3, lr
 8000446:	b2bc      	uxth	r4, r7
 8000448:	fb0e 3318 	mls	r3, lr, r8, r3
 800044c:	0c11      	lsrs	r1, r2, #16
 800044e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000452:	fb08 f904 	mul.w	r9, r8, r4
 8000456:	40b0      	lsls	r0, r6
 8000458:	4589      	cmp	r9, r1
 800045a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800045e:	b280      	uxth	r0, r0
 8000460:	d93e      	bls.n	80004e0 <__udivmoddi4+0x2e8>
 8000462:	1879      	adds	r1, r7, r1
 8000464:	f108 3cff 	add.w	ip, r8, #4294967295
 8000468:	d201      	bcs.n	800046e <__udivmoddi4+0x276>
 800046a:	4589      	cmp	r9, r1
 800046c:	d81f      	bhi.n	80004ae <__udivmoddi4+0x2b6>
 800046e:	eba1 0109 	sub.w	r1, r1, r9
 8000472:	fbb1 f9fe 	udiv	r9, r1, lr
 8000476:	fb09 f804 	mul.w	r8, r9, r4
 800047a:	fb0e 1119 	mls	r1, lr, r9, r1
 800047e:	b292      	uxth	r2, r2
 8000480:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000484:	4542      	cmp	r2, r8
 8000486:	d229      	bcs.n	80004dc <__udivmoddi4+0x2e4>
 8000488:	18ba      	adds	r2, r7, r2
 800048a:	f109 31ff 	add.w	r1, r9, #4294967295
 800048e:	d2c4      	bcs.n	800041a <__udivmoddi4+0x222>
 8000490:	4542      	cmp	r2, r8
 8000492:	d2c2      	bcs.n	800041a <__udivmoddi4+0x222>
 8000494:	f1a9 0102 	sub.w	r1, r9, #2
 8000498:	443a      	add	r2, r7
 800049a:	e7be      	b.n	800041a <__udivmoddi4+0x222>
 800049c:	45f0      	cmp	r8, lr
 800049e:	d29d      	bcs.n	80003dc <__udivmoddi4+0x1e4>
 80004a0:	ebbe 0302 	subs.w	r3, lr, r2
 80004a4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004a8:	3801      	subs	r0, #1
 80004aa:	46e1      	mov	r9, ip
 80004ac:	e796      	b.n	80003dc <__udivmoddi4+0x1e4>
 80004ae:	eba7 0909 	sub.w	r9, r7, r9
 80004b2:	4449      	add	r1, r9
 80004b4:	f1a8 0c02 	sub.w	ip, r8, #2
 80004b8:	fbb1 f9fe 	udiv	r9, r1, lr
 80004bc:	fb09 f804 	mul.w	r8, r9, r4
 80004c0:	e7db      	b.n	800047a <__udivmoddi4+0x282>
 80004c2:	4673      	mov	r3, lr
 80004c4:	e77f      	b.n	80003c6 <__udivmoddi4+0x1ce>
 80004c6:	4650      	mov	r0, sl
 80004c8:	e766      	b.n	8000398 <__udivmoddi4+0x1a0>
 80004ca:	4608      	mov	r0, r1
 80004cc:	e6fd      	b.n	80002ca <__udivmoddi4+0xd2>
 80004ce:	443b      	add	r3, r7
 80004d0:	3a02      	subs	r2, #2
 80004d2:	e733      	b.n	800033c <__udivmoddi4+0x144>
 80004d4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004d8:	443b      	add	r3, r7
 80004da:	e71c      	b.n	8000316 <__udivmoddi4+0x11e>
 80004dc:	4649      	mov	r1, r9
 80004de:	e79c      	b.n	800041a <__udivmoddi4+0x222>
 80004e0:	eba1 0109 	sub.w	r1, r1, r9
 80004e4:	46c4      	mov	ip, r8
 80004e6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004ea:	fb09 f804 	mul.w	r8, r9, r4
 80004ee:	e7c4      	b.n	800047a <__udivmoddi4+0x282>

080004f0 <__aeabi_idiv0>:
 80004f0:	4770      	bx	lr
 80004f2:	bf00      	nop

080004f4 <MAX7219_SendAll>:

// Importamos el SPI que creaste en el main
extern SPI_HandleTypeDef hspi1;

// Función privada (solo se usa aquí)
static void MAX7219_SendAll(uint8_t address, uint8_t data) {
 80004f4:	b580      	push	{r7, lr}
 80004f6:	b084      	sub	sp, #16
 80004f8:	af00      	add	r7, sp, #0
 80004fa:	4603      	mov	r3, r0
 80004fc:	460a      	mov	r2, r1
 80004fe:	71fb      	strb	r3, [r7, #7]
 8000500:	4613      	mov	r3, r2
 8000502:	71bb      	strb	r3, [r7, #6]
    uint8_t paquete[2] = {address, data};
 8000504:	79fb      	ldrb	r3, [r7, #7]
 8000506:	723b      	strb	r3, [r7, #8]
 8000508:	79bb      	ldrb	r3, [r7, #6]
 800050a:	727b      	strb	r3, [r7, #9]

    // Usamos TUS nombres de pines definidos en main.h
    HAL_GPIO_WritePin(CS_MATRIZ_GPIO_Port, CS_MATRIZ_Pin, GPIO_PIN_RESET);
 800050c:	2200      	movs	r2, #0
 800050e:	2110      	movs	r1, #16
 8000510:	480d      	ldr	r0, [pc, #52]	@ (8000548 <MAX7219_SendAll+0x54>)
 8000512:	f001 fb0d 	bl	8001b30 <HAL_GPIO_WritePin>

    for(int i = 0; i < NUM_DEVICES; i++) {
 8000516:	2300      	movs	r3, #0
 8000518:	60fb      	str	r3, [r7, #12]
 800051a:	e009      	b.n	8000530 <MAX7219_SendAll+0x3c>
        HAL_SPI_Transmit(&hspi1, paquete, 2, 10);
 800051c:	f107 0108 	add.w	r1, r7, #8
 8000520:	230a      	movs	r3, #10
 8000522:	2202      	movs	r2, #2
 8000524:	4809      	ldr	r0, [pc, #36]	@ (800054c <MAX7219_SendAll+0x58>)
 8000526:	f002 f80a 	bl	800253e <HAL_SPI_Transmit>
    for(int i = 0; i < NUM_DEVICES; i++) {
 800052a:	68fb      	ldr	r3, [r7, #12]
 800052c:	3301      	adds	r3, #1
 800052e:	60fb      	str	r3, [r7, #12]
 8000530:	68fb      	ldr	r3, [r7, #12]
 8000532:	2b07      	cmp	r3, #7
 8000534:	ddf2      	ble.n	800051c <MAX7219_SendAll+0x28>
    }

    HAL_GPIO_WritePin(CS_MATRIZ_GPIO_Port, CS_MATRIZ_Pin, GPIO_PIN_SET);
 8000536:	2201      	movs	r2, #1
 8000538:	2110      	movs	r1, #16
 800053a:	4803      	ldr	r0, [pc, #12]	@ (8000548 <MAX7219_SendAll+0x54>)
 800053c:	f001 faf8 	bl	8001b30 <HAL_GPIO_WritePin>
}
 8000540:	bf00      	nop
 8000542:	3710      	adds	r7, #16
 8000544:	46bd      	mov	sp, r7
 8000546:	bd80      	pop	{r7, pc}
 8000548:	40020000 	.word	0x40020000
 800054c:	2000008c 	.word	0x2000008c

08000550 <MAX7219_Init>:

void MAX7219_Init(void) {
 8000550:	b580      	push	{r7, lr}
 8000552:	af00      	add	r7, sp, #0
    MAX7219_SendAll(MAX7219_SHUTDOWN, 0x01); // Despertar
 8000554:	2101      	movs	r1, #1
 8000556:	200c      	movs	r0, #12
 8000558:	f7ff ffcc 	bl	80004f4 <MAX7219_SendAll>
    MAX7219_SendAll(MAX7219_DECODE_MODE, 0x00);
 800055c:	2100      	movs	r1, #0
 800055e:	2009      	movs	r0, #9
 8000560:	f7ff ffc8 	bl	80004f4 <MAX7219_SendAll>
    MAX7219_SendAll(MAX7219_SCAN_LIMIT, 0x07);
 8000564:	2107      	movs	r1, #7
 8000566:	200b      	movs	r0, #11
 8000568:	f7ff ffc4 	bl	80004f4 <MAX7219_SendAll>
    MAX7219_SendAll(MAX7219_INTENSITY, 0x01); // Brillo mínimo
 800056c:	2101      	movs	r1, #1
 800056e:	200a      	movs	r0, #10
 8000570:	f7ff ffc0 	bl	80004f4 <MAX7219_SendAll>
    MAX7219_SendAll(MAX7219_TEST, 0x00);      // Test apagado
 8000574:	2100      	movs	r1, #0
 8000576:	200f      	movs	r0, #15
 8000578:	f7ff ffbc 	bl	80004f4 <MAX7219_SendAll>
}
 800057c:	bf00      	nop
 800057e:	bd80      	pop	{r7, pc}

08000580 <HW_UpdateDisplay>:

// Esta función recibe el buffer desde 'Fisicas' y lo manda a los LEDs
void HW_UpdateDisplay(uint32_t *buffer_pantalla) {
 8000580:	b580      	push	{r7, lr}
 8000582:	b08a      	sub	sp, #40	@ 0x28
 8000584:	af00      	add	r7, sp, #0
 8000586:	6078      	str	r0, [r7, #4]
    for (int row = 0; row < 8; row++) {
 8000588:	2300      	movs	r3, #0
 800058a:	627b      	str	r3, [r7, #36]	@ 0x24
 800058c:	e053      	b.n	8000636 <HW_UpdateDisplay+0xb6>
        HAL_GPIO_WritePin(CS_MATRIZ_GPIO_Port, CS_MATRIZ_Pin, GPIO_PIN_RESET);
 800058e:	2200      	movs	r2, #0
 8000590:	2110      	movs	r1, #16
 8000592:	482d      	ldr	r0, [pc, #180]	@ (8000648 <HW_UpdateDisplay+0xc8>)
 8000594:	f001 facc 	bl	8001b30 <HAL_GPIO_WritePin>

        // 1. Datos de ABAJO (Filas 8-15)
        uint32_t linea_abajo = buffer_pantalla[row + 8];
 8000598:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800059a:	3308      	adds	r3, #8
 800059c:	009b      	lsls	r3, r3, #2
 800059e:	687a      	ldr	r2, [r7, #4]
 80005a0:	4413      	add	r3, r2
 80005a2:	681b      	ldr	r3, [r3, #0]
 80005a4:	61bb      	str	r3, [r7, #24]
        for(int m = 3; m >= 0; m--) {
 80005a6:	2303      	movs	r3, #3
 80005a8:	623b      	str	r3, [r7, #32]
 80005aa:	e016      	b.n	80005da <HW_UpdateDisplay+0x5a>
            uint8_t byte = (linea_abajo >> (m * 8)) & 0xFF;
 80005ac:	6a3b      	ldr	r3, [r7, #32]
 80005ae:	00db      	lsls	r3, r3, #3
 80005b0:	69ba      	ldr	r2, [r7, #24]
 80005b2:	fa22 f303 	lsr.w	r3, r2, r3
 80005b6:	74bb      	strb	r3, [r7, #18]
            uint8_t paq[2] = { row + 1, byte };
 80005b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80005ba:	b2db      	uxtb	r3, r3
 80005bc:	3301      	adds	r3, #1
 80005be:	b2db      	uxtb	r3, r3
 80005c0:	743b      	strb	r3, [r7, #16]
 80005c2:	7cbb      	ldrb	r3, [r7, #18]
 80005c4:	747b      	strb	r3, [r7, #17]
            HAL_SPI_Transmit(&hspi1, paq, 2, 10);
 80005c6:	f107 0110 	add.w	r1, r7, #16
 80005ca:	230a      	movs	r3, #10
 80005cc:	2202      	movs	r2, #2
 80005ce:	481f      	ldr	r0, [pc, #124]	@ (800064c <HW_UpdateDisplay+0xcc>)
 80005d0:	f001 ffb5 	bl	800253e <HAL_SPI_Transmit>
        for(int m = 3; m >= 0; m--) {
 80005d4:	6a3b      	ldr	r3, [r7, #32]
 80005d6:	3b01      	subs	r3, #1
 80005d8:	623b      	str	r3, [r7, #32]
 80005da:	6a3b      	ldr	r3, [r7, #32]
 80005dc:	2b00      	cmp	r3, #0
 80005de:	dae5      	bge.n	80005ac <HW_UpdateDisplay+0x2c>
        }

        // 2. Datos de ARRIBA (Filas 0-7)
        uint32_t linea_arriba = buffer_pantalla[row];
 80005e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80005e2:	009b      	lsls	r3, r3, #2
 80005e4:	687a      	ldr	r2, [r7, #4]
 80005e6:	4413      	add	r3, r2
 80005e8:	681b      	ldr	r3, [r3, #0]
 80005ea:	617b      	str	r3, [r7, #20]
        for(int m = 3; m >= 0; m--) {
 80005ec:	2303      	movs	r3, #3
 80005ee:	61fb      	str	r3, [r7, #28]
 80005f0:	e016      	b.n	8000620 <HW_UpdateDisplay+0xa0>
            uint8_t byte = (linea_arriba >> (m * 8)) & 0xFF;
 80005f2:	69fb      	ldr	r3, [r7, #28]
 80005f4:	00db      	lsls	r3, r3, #3
 80005f6:	697a      	ldr	r2, [r7, #20]
 80005f8:	fa22 f303 	lsr.w	r3, r2, r3
 80005fc:	74fb      	strb	r3, [r7, #19]
            uint8_t paq[2] = { row + 1, byte };
 80005fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000600:	b2db      	uxtb	r3, r3
 8000602:	3301      	adds	r3, #1
 8000604:	b2db      	uxtb	r3, r3
 8000606:	733b      	strb	r3, [r7, #12]
 8000608:	7cfb      	ldrb	r3, [r7, #19]
 800060a:	737b      	strb	r3, [r7, #13]
            HAL_SPI_Transmit(&hspi1, paq, 2, 10);
 800060c:	f107 010c 	add.w	r1, r7, #12
 8000610:	230a      	movs	r3, #10
 8000612:	2202      	movs	r2, #2
 8000614:	480d      	ldr	r0, [pc, #52]	@ (800064c <HW_UpdateDisplay+0xcc>)
 8000616:	f001 ff92 	bl	800253e <HAL_SPI_Transmit>
        for(int m = 3; m >= 0; m--) {
 800061a:	69fb      	ldr	r3, [r7, #28]
 800061c:	3b01      	subs	r3, #1
 800061e:	61fb      	str	r3, [r7, #28]
 8000620:	69fb      	ldr	r3, [r7, #28]
 8000622:	2b00      	cmp	r3, #0
 8000624:	dae5      	bge.n	80005f2 <HW_UpdateDisplay+0x72>
        }

        HAL_GPIO_WritePin(CS_MATRIZ_GPIO_Port, CS_MATRIZ_Pin, GPIO_PIN_SET);
 8000626:	2201      	movs	r2, #1
 8000628:	2110      	movs	r1, #16
 800062a:	4807      	ldr	r0, [pc, #28]	@ (8000648 <HW_UpdateDisplay+0xc8>)
 800062c:	f001 fa80 	bl	8001b30 <HAL_GPIO_WritePin>
    for (int row = 0; row < 8; row++) {
 8000630:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000632:	3301      	adds	r3, #1
 8000634:	627b      	str	r3, [r7, #36]	@ 0x24
 8000636:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000638:	2b07      	cmp	r3, #7
 800063a:	dda8      	ble.n	800058e <HW_UpdateDisplay+0xe>
    }
}
 800063c:	bf00      	nop
 800063e:	bf00      	nop
 8000640:	3728      	adds	r7, #40	@ 0x28
 8000642:	46bd      	mov	sp, r7
 8000644:	bd80      	pop	{r7, pc}
 8000646:	bf00      	nop
 8000648:	40020000 	.word	0x40020000
 800064c:	2000008c 	.word	0x2000008c

08000650 <Fisicas_GetBuffer>:
static float bala_x, bala_y, bala_vx, bala_vy;
#define GRAVEDAD 0.02f

// --- FUNCIONES DE MEMORIA ---

uint32_t* Fisicas_GetBuffer(void) {
 8000650:	b480      	push	{r7}
 8000652:	af00      	add	r7, sp, #0
    return (uint32_t*)framebuffer;
 8000654:	4b02      	ldr	r3, [pc, #8]	@ (8000660 <Fisicas_GetBuffer+0x10>)
}
 8000656:	4618      	mov	r0, r3
 8000658:	46bd      	mov	sp, r7
 800065a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800065e:	4770      	bx	lr
 8000660:	2000003c 	.word	0x2000003c

08000664 <ClearScreen>:

void ClearScreen(void) {
 8000664:	b480      	push	{r7}
 8000666:	b083      	sub	sp, #12
 8000668:	af00      	add	r7, sp, #0
    for(int i = 0; i < 16; i++) framebuffer[i] = 0;
 800066a:	2300      	movs	r3, #0
 800066c:	607b      	str	r3, [r7, #4]
 800066e:	e007      	b.n	8000680 <ClearScreen+0x1c>
 8000670:	4a08      	ldr	r2, [pc, #32]	@ (8000694 <ClearScreen+0x30>)
 8000672:	687b      	ldr	r3, [r7, #4]
 8000674:	2100      	movs	r1, #0
 8000676:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 800067a:	687b      	ldr	r3, [r7, #4]
 800067c:	3301      	adds	r3, #1
 800067e:	607b      	str	r3, [r7, #4]
 8000680:	687b      	ldr	r3, [r7, #4]
 8000682:	2b0f      	cmp	r3, #15
 8000684:	ddf4      	ble.n	8000670 <ClearScreen+0xc>
}
 8000686:	bf00      	nop
 8000688:	bf00      	nop
 800068a:	370c      	adds	r7, #12
 800068c:	46bd      	mov	sp, r7
 800068e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000692:	4770      	bx	lr
 8000694:	2000003c 	.word	0x2000003c

08000698 <SetPixel>:

void SetPixel(int x, int y, int color) {
 8000698:	b480      	push	{r7}
 800069a:	b085      	sub	sp, #20
 800069c:	af00      	add	r7, sp, #0
 800069e:	60f8      	str	r0, [r7, #12]
 80006a0:	60b9      	str	r1, [r7, #8]
 80006a2:	607a      	str	r2, [r7, #4]
    if (x >= 0 && x < 32 && y >= 0 && y < 16) {
 80006a4:	68fb      	ldr	r3, [r7, #12]
 80006a6:	2b00      	cmp	r3, #0
 80006a8:	db27      	blt.n	80006fa <SetPixel+0x62>
 80006aa:	68fb      	ldr	r3, [r7, #12]
 80006ac:	2b1f      	cmp	r3, #31
 80006ae:	dc24      	bgt.n	80006fa <SetPixel+0x62>
 80006b0:	68bb      	ldr	r3, [r7, #8]
 80006b2:	2b00      	cmp	r3, #0
 80006b4:	db21      	blt.n	80006fa <SetPixel+0x62>
 80006b6:	68bb      	ldr	r3, [r7, #8]
 80006b8:	2b0f      	cmp	r3, #15
 80006ba:	dc1e      	bgt.n	80006fa <SetPixel+0x62>
        if (color) framebuffer[y] |= (1UL << x);
 80006bc:	687b      	ldr	r3, [r7, #4]
 80006be:	2b00      	cmp	r3, #0
 80006c0:	d00d      	beq.n	80006de <SetPixel+0x46>
 80006c2:	4a11      	ldr	r2, [pc, #68]	@ (8000708 <SetPixel+0x70>)
 80006c4:	68bb      	ldr	r3, [r7, #8]
 80006c6:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80006ca:	2101      	movs	r1, #1
 80006cc:	68fb      	ldr	r3, [r7, #12]
 80006ce:	fa01 f303 	lsl.w	r3, r1, r3
 80006d2:	431a      	orrs	r2, r3
 80006d4:	490c      	ldr	r1, [pc, #48]	@ (8000708 <SetPixel+0x70>)
 80006d6:	68bb      	ldr	r3, [r7, #8]
 80006d8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        else       framebuffer[y] &= ~(1UL << x);
    }
}
 80006dc:	e00d      	b.n	80006fa <SetPixel+0x62>
        else       framebuffer[y] &= ~(1UL << x);
 80006de:	4a0a      	ldr	r2, [pc, #40]	@ (8000708 <SetPixel+0x70>)
 80006e0:	68bb      	ldr	r3, [r7, #8]
 80006e2:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80006e6:	2101      	movs	r1, #1
 80006e8:	68fb      	ldr	r3, [r7, #12]
 80006ea:	fa01 f303 	lsl.w	r3, r1, r3
 80006ee:	43db      	mvns	r3, r3
 80006f0:	401a      	ands	r2, r3
 80006f2:	4905      	ldr	r1, [pc, #20]	@ (8000708 <SetPixel+0x70>)
 80006f4:	68bb      	ldr	r3, [r7, #8]
 80006f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80006fa:	bf00      	nop
 80006fc:	3714      	adds	r7, #20
 80006fe:	46bd      	mov	sp, r7
 8000700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000704:	4770      	bx	lr
 8000706:	bf00      	nop
 8000708:	2000003c 	.word	0x2000003c

0800070c <Fisicas_GetBalaX>:

// --- DIBUJO ---

// Funciones para que el main sepa dónde dibujar la explosión
int Fisicas_GetBalaX(void) { return (int)bala_x; }
 800070c:	b480      	push	{r7}
 800070e:	af00      	add	r7, sp, #0
 8000710:	4b05      	ldr	r3, [pc, #20]	@ (8000728 <Fisicas_GetBalaX+0x1c>)
 8000712:	edd3 7a00 	vldr	s15, [r3]
 8000716:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800071a:	ee17 3a90 	vmov	r3, s15
 800071e:	4618      	mov	r0, r3
 8000720:	46bd      	mov	sp, r7
 8000722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000726:	4770      	bx	lr
 8000728:	2000007c 	.word	0x2000007c

0800072c <Fisicas_GetBalaY>:
int Fisicas_GetBalaY(void) { return (int)bala_y; }
 800072c:	b480      	push	{r7}
 800072e:	af00      	add	r7, sp, #0
 8000730:	4b05      	ldr	r3, [pc, #20]	@ (8000748 <Fisicas_GetBalaY+0x1c>)
 8000732:	edd3 7a00 	vldr	s15, [r3]
 8000736:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800073a:	ee17 3a90 	vmov	r3, s15
 800073e:	4618      	mov	r0, r3
 8000740:	46bd      	mov	sp, r7
 8000742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000746:	4770      	bx	lr
 8000748:	20000080 	.word	0x20000080

0800074c <PintarTanque>:


void PintarTanque(int x, int y, int direccion) {
 800074c:	b580      	push	{r7, lr}
 800074e:	b088      	sub	sp, #32
 8000750:	af00      	add	r7, sp, #0
 8000752:	60f8      	str	r0, [r7, #12]
 8000754:	60b9      	str	r1, [r7, #8]
 8000756:	607a      	str	r2, [r7, #4]
    static const int FORMA[3][3] = {
    		{0,0,1},
			{1,1,0},
			{1,1,1}
    };
    for (int f = 0; f < 3; f++) {
 8000758:	2300      	movs	r3, #0
 800075a:	61fb      	str	r3, [r7, #28]
 800075c:	e029      	b.n	80007b2 <PintarTanque+0x66>
        for (int c = 0; c < 3; c++) {
 800075e:	2300      	movs	r3, #0
 8000760:	61bb      	str	r3, [r7, #24]
 8000762:	e020      	b.n	80007a6 <PintarTanque+0x5a>
            int col_leida = (direccion == 1) ? c : (2 - c);
 8000764:	687b      	ldr	r3, [r7, #4]
 8000766:	2b01      	cmp	r3, #1
 8000768:	d003      	beq.n	8000772 <PintarTanque+0x26>
 800076a:	69bb      	ldr	r3, [r7, #24]
 800076c:	f1c3 0302 	rsb	r3, r3, #2
 8000770:	e000      	b.n	8000774 <PintarTanque+0x28>
 8000772:	69bb      	ldr	r3, [r7, #24]
 8000774:	617b      	str	r3, [r7, #20]
            if (FORMA[f][col_leida] == 1) SetPixel(x + c, y + f, 1);
 8000776:	4913      	ldr	r1, [pc, #76]	@ (80007c4 <PintarTanque+0x78>)
 8000778:	69fa      	ldr	r2, [r7, #28]
 800077a:	4613      	mov	r3, r2
 800077c:	005b      	lsls	r3, r3, #1
 800077e:	4413      	add	r3, r2
 8000780:	697a      	ldr	r2, [r7, #20]
 8000782:	4413      	add	r3, r2
 8000784:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000788:	2b01      	cmp	r3, #1
 800078a:	d109      	bne.n	80007a0 <PintarTanque+0x54>
 800078c:	68fa      	ldr	r2, [r7, #12]
 800078e:	69bb      	ldr	r3, [r7, #24]
 8000790:	18d0      	adds	r0, r2, r3
 8000792:	68ba      	ldr	r2, [r7, #8]
 8000794:	69fb      	ldr	r3, [r7, #28]
 8000796:	4413      	add	r3, r2
 8000798:	2201      	movs	r2, #1
 800079a:	4619      	mov	r1, r3
 800079c:	f7ff ff7c 	bl	8000698 <SetPixel>
        for (int c = 0; c < 3; c++) {
 80007a0:	69bb      	ldr	r3, [r7, #24]
 80007a2:	3301      	adds	r3, #1
 80007a4:	61bb      	str	r3, [r7, #24]
 80007a6:	69bb      	ldr	r3, [r7, #24]
 80007a8:	2b02      	cmp	r3, #2
 80007aa:	dddb      	ble.n	8000764 <PintarTanque+0x18>
    for (int f = 0; f < 3; f++) {
 80007ac:	69fb      	ldr	r3, [r7, #28]
 80007ae:	3301      	adds	r3, #1
 80007b0:	61fb      	str	r3, [r7, #28]
 80007b2:	69fb      	ldr	r3, [r7, #28]
 80007b4:	2b02      	cmp	r3, #2
 80007b6:	ddd2      	ble.n	800075e <PintarTanque+0x12>
        }
    }
}
 80007b8:	bf00      	nop
 80007ba:	bf00      	nop
 80007bc:	3720      	adds	r7, #32
 80007be:	46bd      	mov	sp, r7
 80007c0:	bd80      	pop	{r7, pc}
 80007c2:	bf00      	nop
 80007c4:	08003510 	.word	0x08003510

080007c8 <DibujarEscenario>:

// Dibuja suelo, muro y tanques (usando los parámetros que le pase la FSM)
void DibujarEscenario(int t1_x, int t1_y, int t2_x, int t2_y) {
 80007c8:	b580      	push	{r7, lr}
 80007ca:	b086      	sub	sp, #24
 80007cc:	af00      	add	r7, sp, #0
 80007ce:	60f8      	str	r0, [r7, #12]
 80007d0:	60b9      	str	r1, [r7, #8]
 80007d2:	607a      	str	r2, [r7, #4]
 80007d4:	603b      	str	r3, [r7, #0]
    // Suelo
    for(int x = 0; x < 32; x++) SetPixel(x, 15, 1);
 80007d6:	2300      	movs	r3, #0
 80007d8:	617b      	str	r3, [r7, #20]
 80007da:	e007      	b.n	80007ec <DibujarEscenario+0x24>
 80007dc:	2201      	movs	r2, #1
 80007de:	210f      	movs	r1, #15
 80007e0:	6978      	ldr	r0, [r7, #20]
 80007e2:	f7ff ff59 	bl	8000698 <SetPixel>
 80007e6:	697b      	ldr	r3, [r7, #20]
 80007e8:	3301      	adds	r3, #1
 80007ea:	617b      	str	r3, [r7, #20]
 80007ec:	697b      	ldr	r3, [r7, #20]
 80007ee:	2b1f      	cmp	r3, #31
 80007f0:	ddf4      	ble.n	80007dc <DibujarEscenario+0x14>

    // Muro (He copiado tu diseño de muros dobles)
    for(int y = 15 - 7; y < 15; y++) {
 80007f2:	2308      	movs	r3, #8
 80007f4:	613b      	str	r3, [r7, #16]
 80007f6:	e016      	b.n	8000826 <DibujarEscenario+0x5e>
        SetPixel(13, y, 1); SetPixel(14, y, 1); // Muro 1
 80007f8:	2201      	movs	r2, #1
 80007fa:	6939      	ldr	r1, [r7, #16]
 80007fc:	200d      	movs	r0, #13
 80007fe:	f7ff ff4b 	bl	8000698 <SetPixel>
 8000802:	2201      	movs	r2, #1
 8000804:	6939      	ldr	r1, [r7, #16]
 8000806:	200e      	movs	r0, #14
 8000808:	f7ff ff46 	bl	8000698 <SetPixel>
        SetPixel(17, y, 1); SetPixel(18, y, 1); // Muro 2
 800080c:	2201      	movs	r2, #1
 800080e:	6939      	ldr	r1, [r7, #16]
 8000810:	2011      	movs	r0, #17
 8000812:	f7ff ff41 	bl	8000698 <SetPixel>
 8000816:	2201      	movs	r2, #1
 8000818:	6939      	ldr	r1, [r7, #16]
 800081a:	2012      	movs	r0, #18
 800081c:	f7ff ff3c 	bl	8000698 <SetPixel>
    for(int y = 15 - 7; y < 15; y++) {
 8000820:	693b      	ldr	r3, [r7, #16]
 8000822:	3301      	adds	r3, #1
 8000824:	613b      	str	r3, [r7, #16]
 8000826:	693b      	ldr	r3, [r7, #16]
 8000828:	2b0e      	cmp	r3, #14
 800082a:	dde5      	ble.n	80007f8 <DibujarEscenario+0x30>
    }

    // Tanques
    PintarTanque(t1_x, t1_y, 1);
 800082c:	2201      	movs	r2, #1
 800082e:	68b9      	ldr	r1, [r7, #8]
 8000830:	68f8      	ldr	r0, [r7, #12]
 8000832:	f7ff ff8b 	bl	800074c <PintarTanque>
    PintarTanque(t2_x, t2_y, -1);
 8000836:	f04f 32ff 	mov.w	r2, #4294967295
 800083a:	6839      	ldr	r1, [r7, #0]
 800083c:	6878      	ldr	r0, [r7, #4]
 800083e:	f7ff ff85 	bl	800074c <PintarTanque>
}
 8000842:	bf00      	nop
 8000844:	3718      	adds	r7, #24
 8000846:	46bd      	mov	sp, r7
 8000848:	bd80      	pop	{r7, pc}
	...

0800084c <Fisicas_IniciarDisparo>:

// --- FÍSICAS DE LA BALA ---

// Configura el disparo inicial
void Fisicas_IniciarDisparo(int jugador, float angulo, float fuerza, int origen_x, int origen_y) {
 800084c:	b580      	push	{r7, lr}
 800084e:	b088      	sub	sp, #32
 8000850:	af00      	add	r7, sp, #0
 8000852:	6178      	str	r0, [r7, #20]
 8000854:	ed87 0a04 	vstr	s0, [r7, #16]
 8000858:	edc7 0a03 	vstr	s1, [r7, #12]
 800085c:	60b9      	str	r1, [r7, #8]
 800085e:	607a      	str	r2, [r7, #4]
    float radianes = angulo * (3.14159f / 180.0f);
 8000860:	edd7 7a04 	vldr	s15, [r7, #16]
 8000864:	ed9f 7a39 	vldr	s14, [pc, #228]	@ 800094c <Fisicas_IniciarDisparo+0x100>
 8000868:	ee67 7a87 	vmul.f32	s15, s15, s14
 800086c:	edc7 7a07 	vstr	s15, [r7, #28]
    float velocidad = fuerza * 0.02f; // Factor de ajuste
 8000870:	edd7 7a03 	vldr	s15, [r7, #12]
 8000874:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 8000950 <Fisicas_IniciarDisparo+0x104>
 8000878:	ee67 7a87 	vmul.f32	s15, s15, s14
 800087c:	edc7 7a06 	vstr	s15, [r7, #24]

    // Ajustamos origen para que salga del cañón
    if (jugador == 1) {
 8000880:	697b      	ldr	r3, [r7, #20]
 8000882:	2b01      	cmp	r3, #1
 8000884:	d12e      	bne.n	80008e4 <Fisicas_IniciarDisparo+0x98>
        bala_x = origen_x + 1;
 8000886:	68bb      	ldr	r3, [r7, #8]
 8000888:	3301      	adds	r3, #1
 800088a:	ee07 3a90 	vmov	s15, r3
 800088e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000892:	4b30      	ldr	r3, [pc, #192]	@ (8000954 <Fisicas_IniciarDisparo+0x108>)
 8000894:	edc3 7a00 	vstr	s15, [r3]
        bala_y = origen_y - 1;
 8000898:	687b      	ldr	r3, [r7, #4]
 800089a:	3b01      	subs	r3, #1
 800089c:	ee07 3a90 	vmov	s15, r3
 80008a0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80008a4:	4b2c      	ldr	r3, [pc, #176]	@ (8000958 <Fisicas_IniciarDisparo+0x10c>)
 80008a6:	edc3 7a00 	vstr	s15, [r3]
        bala_vx = cosf(radianes) * velocidad;
 80008aa:	ed97 0a07 	vldr	s0, [r7, #28]
 80008ae:	f002 f893 	bl	80029d8 <cosf>
 80008b2:	eeb0 7a40 	vmov.f32	s14, s0
 80008b6:	edd7 7a06 	vldr	s15, [r7, #24]
 80008ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 80008be:	4b27      	ldr	r3, [pc, #156]	@ (800095c <Fisicas_IniciarDisparo+0x110>)
 80008c0:	edc3 7a00 	vstr	s15, [r3]
        bala_vy = -sinf(radianes) * velocidad;
 80008c4:	ed97 0a07 	vldr	s0, [r7, #28]
 80008c8:	f002 f8ca 	bl	8002a60 <sinf>
 80008cc:	eef0 7a40 	vmov.f32	s15, s0
 80008d0:	eeb1 7a67 	vneg.f32	s14, s15
 80008d4:	edd7 7a06 	vldr	s15, [r7, #24]
 80008d8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80008dc:	4b20      	ldr	r3, [pc, #128]	@ (8000960 <Fisicas_IniciarDisparo+0x114>)
 80008de:	edc3 7a00 	vstr	s15, [r3]
        bala_x = origen_x; // Lado izquierdo del tanque 2
        bala_y = origen_y - 1;
        bala_vx = -cosf(radianes) * velocidad; // Hacia la izquierda
        bala_vy = -sinf(radianes) * velocidad;
    }
}
 80008e2:	e02e      	b.n	8000942 <Fisicas_IniciarDisparo+0xf6>
        bala_x = origen_x; // Lado izquierdo del tanque 2
 80008e4:	68bb      	ldr	r3, [r7, #8]
 80008e6:	ee07 3a90 	vmov	s15, r3
 80008ea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80008ee:	4b19      	ldr	r3, [pc, #100]	@ (8000954 <Fisicas_IniciarDisparo+0x108>)
 80008f0:	edc3 7a00 	vstr	s15, [r3]
        bala_y = origen_y - 1;
 80008f4:	687b      	ldr	r3, [r7, #4]
 80008f6:	3b01      	subs	r3, #1
 80008f8:	ee07 3a90 	vmov	s15, r3
 80008fc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000900:	4b15      	ldr	r3, [pc, #84]	@ (8000958 <Fisicas_IniciarDisparo+0x10c>)
 8000902:	edc3 7a00 	vstr	s15, [r3]
        bala_vx = -cosf(radianes) * velocidad; // Hacia la izquierda
 8000906:	ed97 0a07 	vldr	s0, [r7, #28]
 800090a:	f002 f865 	bl	80029d8 <cosf>
 800090e:	eef0 7a40 	vmov.f32	s15, s0
 8000912:	eeb1 7a67 	vneg.f32	s14, s15
 8000916:	edd7 7a06 	vldr	s15, [r7, #24]
 800091a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800091e:	4b0f      	ldr	r3, [pc, #60]	@ (800095c <Fisicas_IniciarDisparo+0x110>)
 8000920:	edc3 7a00 	vstr	s15, [r3]
        bala_vy = -sinf(radianes) * velocidad;
 8000924:	ed97 0a07 	vldr	s0, [r7, #28]
 8000928:	f002 f89a 	bl	8002a60 <sinf>
 800092c:	eef0 7a40 	vmov.f32	s15, s0
 8000930:	eeb1 7a67 	vneg.f32	s14, s15
 8000934:	edd7 7a06 	vldr	s15, [r7, #24]
 8000938:	ee67 7a27 	vmul.f32	s15, s14, s15
 800093c:	4b08      	ldr	r3, [pc, #32]	@ (8000960 <Fisicas_IniciarDisparo+0x114>)
 800093e:	edc3 7a00 	vstr	s15, [r3]
}
 8000942:	bf00      	nop
 8000944:	3720      	adds	r7, #32
 8000946:	46bd      	mov	sp, r7
 8000948:	bd80      	pop	{r7, pc}
 800094a:	bf00      	nop
 800094c:	3c8efa2e 	.word	0x3c8efa2e
 8000950:	3ca3d70a 	.word	0x3ca3d70a
 8000954:	2000007c 	.word	0x2000007c
 8000958:	20000080 	.word	0x20000080
 800095c:	20000084 	.word	0x20000084
 8000960:	20000088 	.word	0x20000088

08000964 <ProcesarBala>:

// Actualiza posición y detecta choques ("Caja Negra")
uint8_t ProcesarBala(int objetivo_x, int objetivo_y) {
 8000964:	b580      	push	{r7, lr}
 8000966:	b084      	sub	sp, #16
 8000968:	af00      	add	r7, sp, #0
 800096a:	6078      	str	r0, [r7, #4]
 800096c:	6039      	str	r1, [r7, #0]
    // 1. Física
    bala_vy += GRAVEDAD;
 800096e:	4b3c      	ldr	r3, [pc, #240]	@ (8000a60 <ProcesarBala+0xfc>)
 8000970:	edd3 7a00 	vldr	s15, [r3]
 8000974:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 8000a64 <ProcesarBala+0x100>
 8000978:	ee77 7a87 	vadd.f32	s15, s15, s14
 800097c:	4b38      	ldr	r3, [pc, #224]	@ (8000a60 <ProcesarBala+0xfc>)
 800097e:	edc3 7a00 	vstr	s15, [r3]
    bala_x += bala_vx;
 8000982:	4b39      	ldr	r3, [pc, #228]	@ (8000a68 <ProcesarBala+0x104>)
 8000984:	ed93 7a00 	vldr	s14, [r3]
 8000988:	4b38      	ldr	r3, [pc, #224]	@ (8000a6c <ProcesarBala+0x108>)
 800098a:	edd3 7a00 	vldr	s15, [r3]
 800098e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000992:	4b35      	ldr	r3, [pc, #212]	@ (8000a68 <ProcesarBala+0x104>)
 8000994:	edc3 7a00 	vstr	s15, [r3]
    bala_y += bala_vy;
 8000998:	4b35      	ldr	r3, [pc, #212]	@ (8000a70 <ProcesarBala+0x10c>)
 800099a:	ed93 7a00 	vldr	s14, [r3]
 800099e:	4b30      	ldr	r3, [pc, #192]	@ (8000a60 <ProcesarBala+0xfc>)
 80009a0:	edd3 7a00 	vldr	s15, [r3]
 80009a4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80009a8:	4b31      	ldr	r3, [pc, #196]	@ (8000a70 <ProcesarBala+0x10c>)
 80009aa:	edc3 7a00 	vstr	s15, [r3]

    // 2. Dibujar
    int ix = (int)bala_x;
 80009ae:	4b2e      	ldr	r3, [pc, #184]	@ (8000a68 <ProcesarBala+0x104>)
 80009b0:	edd3 7a00 	vldr	s15, [r3]
 80009b4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80009b8:	ee17 3a90 	vmov	r3, s15
 80009bc:	60fb      	str	r3, [r7, #12]
    int iy = (int)bala_y;
 80009be:	4b2c      	ldr	r3, [pc, #176]	@ (8000a70 <ProcesarBala+0x10c>)
 80009c0:	edd3 7a00 	vldr	s15, [r3]
 80009c4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80009c8:	ee17 3a90 	vmov	r3, s15
 80009cc:	60bb      	str	r3, [r7, #8]
    if(ix >= 0 && ix < 32 && iy >= 0 && iy < 16) {
 80009ce:	68fb      	ldr	r3, [r7, #12]
 80009d0:	2b00      	cmp	r3, #0
 80009d2:	db0d      	blt.n	80009f0 <ProcesarBala+0x8c>
 80009d4:	68fb      	ldr	r3, [r7, #12]
 80009d6:	2b1f      	cmp	r3, #31
 80009d8:	dc0a      	bgt.n	80009f0 <ProcesarBala+0x8c>
 80009da:	68bb      	ldr	r3, [r7, #8]
 80009dc:	2b00      	cmp	r3, #0
 80009de:	db07      	blt.n	80009f0 <ProcesarBala+0x8c>
 80009e0:	68bb      	ldr	r3, [r7, #8]
 80009e2:	2b0f      	cmp	r3, #15
 80009e4:	dc04      	bgt.n	80009f0 <ProcesarBala+0x8c>
        SetPixel(ix, iy, 1);
 80009e6:	2201      	movs	r2, #1
 80009e8:	68b9      	ldr	r1, [r7, #8]
 80009ea:	68f8      	ldr	r0, [r7, #12]
 80009ec:	f7ff fe54 	bl	8000698 <SetPixel>
    }

    // 3. Colisiones
    //Suelo o Muros o Fuera
    if (iy >= 15 || ix < 0 || ix > 32) return 1; // 1 = CHOQUE OBSTACULO
 80009f0:	68bb      	ldr	r3, [r7, #8]
 80009f2:	2b0e      	cmp	r3, #14
 80009f4:	dc05      	bgt.n	8000a02 <ProcesarBala+0x9e>
 80009f6:	68fb      	ldr	r3, [r7, #12]
 80009f8:	2b00      	cmp	r3, #0
 80009fa:	db02      	blt.n	8000a02 <ProcesarBala+0x9e>
 80009fc:	68fb      	ldr	r3, [r7, #12]
 80009fe:	2b20      	cmp	r3, #32
 8000a00:	dd01      	ble.n	8000a06 <ProcesarBala+0xa2>
 8000a02:	2301      	movs	r3, #1
 8000a04:	e028      	b.n	8000a58 <ProcesarBala+0xf4>

    //Tanque Enemigo (Hitbox 3x3)
    if (ix >= objetivo_x && ix <= (objetivo_x + 2) &&
 8000a06:	68fa      	ldr	r2, [r7, #12]
 8000a08:	687b      	ldr	r3, [r7, #4]
 8000a0a:	429a      	cmp	r2, r3
 8000a0c:	db0f      	blt.n	8000a2e <ProcesarBala+0xca>
 8000a0e:	687b      	ldr	r3, [r7, #4]
 8000a10:	3302      	adds	r3, #2
 8000a12:	68fa      	ldr	r2, [r7, #12]
 8000a14:	429a      	cmp	r2, r3
 8000a16:	dc0a      	bgt.n	8000a2e <ProcesarBala+0xca>
 8000a18:	68ba      	ldr	r2, [r7, #8]
 8000a1a:	683b      	ldr	r3, [r7, #0]
 8000a1c:	429a      	cmp	r2, r3
 8000a1e:	db06      	blt.n	8000a2e <ProcesarBala+0xca>
        iy >= objetivo_y && iy <= (objetivo_y + 2)) {
 8000a20:	683b      	ldr	r3, [r7, #0]
 8000a22:	3302      	adds	r3, #2
 8000a24:	68ba      	ldr	r2, [r7, #8]
 8000a26:	429a      	cmp	r2, r3
 8000a28:	dc01      	bgt.n	8000a2e <ProcesarBala+0xca>
        return 2; // 2 = CHOQUE TANQUE (GOL)
 8000a2a:	2302      	movs	r3, #2
 8000a2c:	e014      	b.n	8000a58 <ProcesarBala+0xf4>
    }
     //Muros
    if (iy >= 8 && iy < 15) {
 8000a2e:	68bb      	ldr	r3, [r7, #8]
 8000a30:	2b07      	cmp	r3, #7
 8000a32:	dd10      	ble.n	8000a56 <ProcesarBala+0xf2>
 8000a34:	68bb      	ldr	r3, [r7, #8]
 8000a36:	2b0e      	cmp	r3, #14
 8000a38:	dc0d      	bgt.n	8000a56 <ProcesarBala+0xf2>
            // Comprobamos si la X coincide con alguno de los dos muros
            if ((ix >= 13 && ix <= 14) || (ix >= 17 && ix <= 18)) {
 8000a3a:	68fb      	ldr	r3, [r7, #12]
 8000a3c:	2b0c      	cmp	r3, #12
 8000a3e:	dd02      	ble.n	8000a46 <ProcesarBala+0xe2>
 8000a40:	68fb      	ldr	r3, [r7, #12]
 8000a42:	2b0e      	cmp	r3, #14
 8000a44:	dd05      	ble.n	8000a52 <ProcesarBala+0xee>
 8000a46:	68fb      	ldr	r3, [r7, #12]
 8000a48:	2b10      	cmp	r3, #16
 8000a4a:	dd04      	ble.n	8000a56 <ProcesarBala+0xf2>
 8000a4c:	68fb      	ldr	r3, [r7, #12]
 8000a4e:	2b12      	cmp	r3, #18
 8000a50:	dc01      	bgt.n	8000a56 <ProcesarBala+0xf2>
                return 1; // 1 = Choque Obstáculo (Explosión y cambio de turno)
 8000a52:	2301      	movs	r3, #1
 8000a54:	e000      	b.n	8000a58 <ProcesarBala+0xf4>
            }
        }
    return 0; // 0 = SIGUE VOLANDO
 8000a56:	2300      	movs	r3, #0
}
 8000a58:	4618      	mov	r0, r3
 8000a5a:	3710      	adds	r7, #16
 8000a5c:	46bd      	mov	sp, r7
 8000a5e:	bd80      	pop	{r7, pc}
 8000a60:	20000088 	.word	0x20000088
 8000a64:	3ca3d70a 	.word	0x3ca3d70a
 8000a68:	2000007c 	.word	0x2000007c
 8000a6c:	20000084 	.word	0x20000084
 8000a70:	20000080 	.word	0x20000080

08000a74 <DibujarExplosion>:

void DibujarExplosion(int x, int y, uint32_t tiempo_explosion) {
 8000a74:	b580      	push	{r7, lr}
 8000a76:	b084      	sub	sp, #16
 8000a78:	af00      	add	r7, sp, #0
 8000a7a:	60f8      	str	r0, [r7, #12]
 8000a7c:	60b9      	str	r1, [r7, #8]
 8000a7e:	607a      	str	r2, [r7, #4]
	//tiempo_explosion se inicia el momento en el que se produce la explosion
     SetPixel(x, y, 1);
 8000a80:	2201      	movs	r2, #1
 8000a82:	68b9      	ldr	r1, [r7, #8]
 8000a84:	68f8      	ldr	r0, [r7, #12]
 8000a86:	f7ff fe07 	bl	8000698 <SetPixel>
     if(HAL_GetTick()-tiempo_explosion>900) {
 8000a8a:	f000 fd9f 	bl	80015cc <HAL_GetTick>
 8000a8e:	4603      	mov	r3, r0
 8000a90:	461a      	mov	r2, r3
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	1ad3      	subs	r3, r2, r3
 8000a96:	f5b3 7f61 	cmp.w	r3, #900	@ 0x384
 8000a9a:	d961      	bls.n	8000b60 <DibujarExplosion+0xec>
             	     SetPixel(x+1, y+1, 1);
 8000a9c:	68fb      	ldr	r3, [r7, #12]
 8000a9e:	1c58      	adds	r0, r3, #1
 8000aa0:	68bb      	ldr	r3, [r7, #8]
 8000aa2:	3301      	adds	r3, #1
 8000aa4:	2201      	movs	r2, #1
 8000aa6:	4619      	mov	r1, r3
 8000aa8:	f7ff fdf6 	bl	8000698 <SetPixel>
             	     SetPixel(x-1, y-1, 1);
 8000aac:	68fb      	ldr	r3, [r7, #12]
 8000aae:	1e58      	subs	r0, r3, #1
 8000ab0:	68bb      	ldr	r3, [r7, #8]
 8000ab2:	3b01      	subs	r3, #1
 8000ab4:	2201      	movs	r2, #1
 8000ab6:	4619      	mov	r1, r3
 8000ab8:	f7ff fdee 	bl	8000698 <SetPixel>
             	     SetPixel(x+1, y-1, 1);
 8000abc:	68fb      	ldr	r3, [r7, #12]
 8000abe:	1c58      	adds	r0, r3, #1
 8000ac0:	68bb      	ldr	r3, [r7, #8]
 8000ac2:	3b01      	subs	r3, #1
 8000ac4:	2201      	movs	r2, #1
 8000ac6:	4619      	mov	r1, r3
 8000ac8:	f7ff fde6 	bl	8000698 <SetPixel>
             	     SetPixel(x-1, y+1, 1);
 8000acc:	68fb      	ldr	r3, [r7, #12]
 8000ace:	1e58      	subs	r0, r3, #1
 8000ad0:	68bb      	ldr	r3, [r7, #8]
 8000ad2:	3301      	adds	r3, #1
 8000ad4:	2201      	movs	r2, #1
 8000ad6:	4619      	mov	r1, r3
 8000ad8:	f7ff fdde 	bl	8000698 <SetPixel>
                 	 SetPixel(x, y, 1);
 8000adc:	2201      	movs	r2, #1
 8000ade:	68b9      	ldr	r1, [r7, #8]
 8000ae0:	68f8      	ldr	r0, [r7, #12]
 8000ae2:	f7ff fdd9 	bl	8000698 <SetPixel>
                      SetPixel(x+2, y, 1);
 8000ae6:	68fb      	ldr	r3, [r7, #12]
 8000ae8:	3302      	adds	r3, #2
 8000aea:	2201      	movs	r2, #1
 8000aec:	68b9      	ldr	r1, [r7, #8]
 8000aee:	4618      	mov	r0, r3
 8000af0:	f7ff fdd2 	bl	8000698 <SetPixel>
                      SetPixel(x-2, y, 1);
 8000af4:	68fb      	ldr	r3, [r7, #12]
 8000af6:	3b02      	subs	r3, #2
 8000af8:	2201      	movs	r2, #1
 8000afa:	68b9      	ldr	r1, [r7, #8]
 8000afc:	4618      	mov	r0, r3
 8000afe:	f7ff fdcb 	bl	8000698 <SetPixel>
                      SetPixel(x, y-2, 1);
 8000b02:	68bb      	ldr	r3, [r7, #8]
 8000b04:	3b02      	subs	r3, #2
 8000b06:	2201      	movs	r2, #1
 8000b08:	4619      	mov	r1, r3
 8000b0a:	68f8      	ldr	r0, [r7, #12]
 8000b0c:	f7ff fdc4 	bl	8000698 <SetPixel>
                      SetPixel(x, y+2, 1);
 8000b10:	68bb      	ldr	r3, [r7, #8]
 8000b12:	3302      	adds	r3, #2
 8000b14:	2201      	movs	r2, #1
 8000b16:	4619      	mov	r1, r3
 8000b18:	68f8      	ldr	r0, [r7, #12]
 8000b1a:	f7ff fdbd 	bl	8000698 <SetPixel>
                      SetPixel(x+2, y+2, 1);
 8000b1e:	68fb      	ldr	r3, [r7, #12]
 8000b20:	1c98      	adds	r0, r3, #2
 8000b22:	68bb      	ldr	r3, [r7, #8]
 8000b24:	3302      	adds	r3, #2
 8000b26:	2201      	movs	r2, #1
 8000b28:	4619      	mov	r1, r3
 8000b2a:	f7ff fdb5 	bl	8000698 <SetPixel>
                      SetPixel(x-2, y-2, 1);
 8000b2e:	68fb      	ldr	r3, [r7, #12]
 8000b30:	1e98      	subs	r0, r3, #2
 8000b32:	68bb      	ldr	r3, [r7, #8]
 8000b34:	3b02      	subs	r3, #2
 8000b36:	2201      	movs	r2, #1
 8000b38:	4619      	mov	r1, r3
 8000b3a:	f7ff fdad 	bl	8000698 <SetPixel>
                      SetPixel(x+2, y-2, 1);
 8000b3e:	68fb      	ldr	r3, [r7, #12]
 8000b40:	1c98      	adds	r0, r3, #2
 8000b42:	68bb      	ldr	r3, [r7, #8]
 8000b44:	3b02      	subs	r3, #2
 8000b46:	2201      	movs	r2, #1
 8000b48:	4619      	mov	r1, r3
 8000b4a:	f7ff fda5 	bl	8000698 <SetPixel>
                      SetPixel(x-2, y+2, 1);
 8000b4e:	68fb      	ldr	r3, [r7, #12]
 8000b50:	1e98      	subs	r0, r3, #2
 8000b52:	68bb      	ldr	r3, [r7, #8]
 8000b54:	3302      	adds	r3, #2
 8000b56:	2201      	movs	r2, #1
 8000b58:	4619      	mov	r1, r3
 8000b5a:	f7ff fd9d 	bl	8000698 <SetPixel>
         SetPixel(x+1, y+1, 1);
         SetPixel(x-1, y-1, 1);
         SetPixel(x+1, y-1, 1);
         SetPixel(x-1, y+1, 1);
     }
}
 8000b5e:	e078      	b.n	8000c52 <DibujarExplosion+0x1de>
     else if(HAL_GetTick()-tiempo_explosion>600) {
 8000b60:	f000 fd34 	bl	80015cc <HAL_GetTick>
 8000b64:	4603      	mov	r3, r0
 8000b66:	461a      	mov	r2, r3
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	1ad3      	subs	r3, r2, r3
 8000b6c:	f5b3 7f16 	cmp.w	r3, #600	@ 0x258
 8000b70:	d941      	bls.n	8000bf6 <DibujarExplosion+0x182>
             	 SetPixel(x, y, 1);
 8000b72:	2201      	movs	r2, #1
 8000b74:	68b9      	ldr	r1, [r7, #8]
 8000b76:	68f8      	ldr	r0, [r7, #12]
 8000b78:	f7ff fd8e 	bl	8000698 <SetPixel>
                  SetPixel(x+1, y, 1);
 8000b7c:	68fb      	ldr	r3, [r7, #12]
 8000b7e:	3301      	adds	r3, #1
 8000b80:	2201      	movs	r2, #1
 8000b82:	68b9      	ldr	r1, [r7, #8]
 8000b84:	4618      	mov	r0, r3
 8000b86:	f7ff fd87 	bl	8000698 <SetPixel>
                  SetPixel(x-1, y, 1);
 8000b8a:	68fb      	ldr	r3, [r7, #12]
 8000b8c:	3b01      	subs	r3, #1
 8000b8e:	2201      	movs	r2, #1
 8000b90:	68b9      	ldr	r1, [r7, #8]
 8000b92:	4618      	mov	r0, r3
 8000b94:	f7ff fd80 	bl	8000698 <SetPixel>
                  SetPixel(x, y-1, 1);
 8000b98:	68bb      	ldr	r3, [r7, #8]
 8000b9a:	3b01      	subs	r3, #1
 8000b9c:	2201      	movs	r2, #1
 8000b9e:	4619      	mov	r1, r3
 8000ba0:	68f8      	ldr	r0, [r7, #12]
 8000ba2:	f7ff fd79 	bl	8000698 <SetPixel>
                  SetPixel(x, y+1, 1);
 8000ba6:	68bb      	ldr	r3, [r7, #8]
 8000ba8:	3301      	adds	r3, #1
 8000baa:	2201      	movs	r2, #1
 8000bac:	4619      	mov	r1, r3
 8000bae:	68f8      	ldr	r0, [r7, #12]
 8000bb0:	f7ff fd72 	bl	8000698 <SetPixel>
                  SetPixel(x+2, y+2, 1);
 8000bb4:	68fb      	ldr	r3, [r7, #12]
 8000bb6:	1c98      	adds	r0, r3, #2
 8000bb8:	68bb      	ldr	r3, [r7, #8]
 8000bba:	3302      	adds	r3, #2
 8000bbc:	2201      	movs	r2, #1
 8000bbe:	4619      	mov	r1, r3
 8000bc0:	f7ff fd6a 	bl	8000698 <SetPixel>
                  SetPixel(x-1, y-2, 1);
 8000bc4:	68fb      	ldr	r3, [r7, #12]
 8000bc6:	1e58      	subs	r0, r3, #1
 8000bc8:	68bb      	ldr	r3, [r7, #8]
 8000bca:	3b02      	subs	r3, #2
 8000bcc:	2201      	movs	r2, #1
 8000bce:	4619      	mov	r1, r3
 8000bd0:	f7ff fd62 	bl	8000698 <SetPixel>
                  SetPixel(x+2, y-2, 1);
 8000bd4:	68fb      	ldr	r3, [r7, #12]
 8000bd6:	1c98      	adds	r0, r3, #2
 8000bd8:	68bb      	ldr	r3, [r7, #8]
 8000bda:	3b02      	subs	r3, #2
 8000bdc:	2201      	movs	r2, #1
 8000bde:	4619      	mov	r1, r3
 8000be0:	f7ff fd5a 	bl	8000698 <SetPixel>
                  SetPixel(x-2, y+2, 1);
 8000be4:	68fb      	ldr	r3, [r7, #12]
 8000be6:	1e98      	subs	r0, r3, #2
 8000be8:	68bb      	ldr	r3, [r7, #8]
 8000bea:	3302      	adds	r3, #2
 8000bec:	2201      	movs	r2, #1
 8000bee:	4619      	mov	r1, r3
 8000bf0:	f7ff fd52 	bl	8000698 <SetPixel>
}
 8000bf4:	e02d      	b.n	8000c52 <DibujarExplosion+0x1de>
     else if(HAL_GetTick()-tiempo_explosion>300) {
 8000bf6:	f000 fce9 	bl	80015cc <HAL_GetTick>
 8000bfa:	4603      	mov	r3, r0
 8000bfc:	461a      	mov	r2, r3
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	1ad3      	subs	r3, r2, r3
 8000c02:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8000c06:	d924      	bls.n	8000c52 <DibujarExplosion+0x1de>
    	 SetPixel(x, y, 1);
 8000c08:	2201      	movs	r2, #1
 8000c0a:	68b9      	ldr	r1, [r7, #8]
 8000c0c:	68f8      	ldr	r0, [r7, #12]
 8000c0e:	f7ff fd43 	bl	8000698 <SetPixel>
         SetPixel(x+1, y+1, 1);
 8000c12:	68fb      	ldr	r3, [r7, #12]
 8000c14:	1c58      	adds	r0, r3, #1
 8000c16:	68bb      	ldr	r3, [r7, #8]
 8000c18:	3301      	adds	r3, #1
 8000c1a:	2201      	movs	r2, #1
 8000c1c:	4619      	mov	r1, r3
 8000c1e:	f7ff fd3b 	bl	8000698 <SetPixel>
         SetPixel(x-1, y-1, 1);
 8000c22:	68fb      	ldr	r3, [r7, #12]
 8000c24:	1e58      	subs	r0, r3, #1
 8000c26:	68bb      	ldr	r3, [r7, #8]
 8000c28:	3b01      	subs	r3, #1
 8000c2a:	2201      	movs	r2, #1
 8000c2c:	4619      	mov	r1, r3
 8000c2e:	f7ff fd33 	bl	8000698 <SetPixel>
         SetPixel(x+1, y-1, 1);
 8000c32:	68fb      	ldr	r3, [r7, #12]
 8000c34:	1c58      	adds	r0, r3, #1
 8000c36:	68bb      	ldr	r3, [r7, #8]
 8000c38:	3b01      	subs	r3, #1
 8000c3a:	2201      	movs	r2, #1
 8000c3c:	4619      	mov	r1, r3
 8000c3e:	f7ff fd2b 	bl	8000698 <SetPixel>
         SetPixel(x-1, y+1, 1);
 8000c42:	68fb      	ldr	r3, [r7, #12]
 8000c44:	1e58      	subs	r0, r3, #1
 8000c46:	68bb      	ldr	r3, [r7, #8]
 8000c48:	3301      	adds	r3, #1
 8000c4a:	2201      	movs	r2, #1
 8000c4c:	4619      	mov	r1, r3
 8000c4e:	f7ff fd23 	bl	8000698 <SetPixel>
}
 8000c52:	bf00      	nop
 8000c54:	3710      	adds	r7, #16
 8000c56:	46bd      	mov	sp, r7
 8000c58:	bd80      	pop	{r7, pc}

08000c5a <DibujarLetra8x8>:
// --- PANTALLA DE GAME OVER ---

// Función auxiliar para dibujar un carácter de 8x8 en una posición concreta
// Recibe el array de 8 bytes (bitmap) que define la letra
static void DibujarLetra8x8(int x_offset, int y_offset, const uint8_t *letra) {
 8000c5a:	b580      	push	{r7, lr}
 8000c5c:	b088      	sub	sp, #32
 8000c5e:	af00      	add	r7, sp, #0
 8000c60:	60f8      	str	r0, [r7, #12]
 8000c62:	60b9      	str	r1, [r7, #8]
 8000c64:	607a      	str	r2, [r7, #4]
    for (int fila = 0; fila < 8; fila++) {
 8000c66:	2300      	movs	r3, #0
 8000c68:	61fb      	str	r3, [r7, #28]
 8000c6a:	e022      	b.n	8000cb2 <DibujarLetra8x8+0x58>
        uint8_t linea = letra[fila];
 8000c6c:	69fb      	ldr	r3, [r7, #28]
 8000c6e:	687a      	ldr	r2, [r7, #4]
 8000c70:	4413      	add	r3, r2
 8000c72:	781b      	ldrb	r3, [r3, #0]
 8000c74:	75fb      	strb	r3, [r7, #23]
        for (int col = 0; col < 8; col++) {
 8000c76:	2300      	movs	r3, #0
 8000c78:	61bb      	str	r3, [r7, #24]
 8000c7a:	e014      	b.n	8000ca6 <DibujarLetra8x8+0x4c>
            // Leemos el bit correspondiente (MSB a la izquierda)
            if (linea & (1 <<  col)) {
 8000c7c:	7dfa      	ldrb	r2, [r7, #23]
 8000c7e:	69bb      	ldr	r3, [r7, #24]
 8000c80:	fa42 f303 	asr.w	r3, r2, r3
 8000c84:	f003 0301 	and.w	r3, r3, #1
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	d009      	beq.n	8000ca0 <DibujarLetra8x8+0x46>
                SetPixel(x_offset + col, y_offset + fila, 1);
 8000c8c:	68fa      	ldr	r2, [r7, #12]
 8000c8e:	69bb      	ldr	r3, [r7, #24]
 8000c90:	18d0      	adds	r0, r2, r3
 8000c92:	68ba      	ldr	r2, [r7, #8]
 8000c94:	69fb      	ldr	r3, [r7, #28]
 8000c96:	4413      	add	r3, r2
 8000c98:	2201      	movs	r2, #1
 8000c9a:	4619      	mov	r1, r3
 8000c9c:	f7ff fcfc 	bl	8000698 <SetPixel>
        for (int col = 0; col < 8; col++) {
 8000ca0:	69bb      	ldr	r3, [r7, #24]
 8000ca2:	3301      	adds	r3, #1
 8000ca4:	61bb      	str	r3, [r7, #24]
 8000ca6:	69bb      	ldr	r3, [r7, #24]
 8000ca8:	2b07      	cmp	r3, #7
 8000caa:	dde7      	ble.n	8000c7c <DibujarLetra8x8+0x22>
    for (int fila = 0; fila < 8; fila++) {
 8000cac:	69fb      	ldr	r3, [r7, #28]
 8000cae:	3301      	adds	r3, #1
 8000cb0:	61fb      	str	r3, [r7, #28]
 8000cb2:	69fb      	ldr	r3, [r7, #28]
 8000cb4:	2b07      	cmp	r3, #7
 8000cb6:	ddd9      	ble.n	8000c6c <DibujarLetra8x8+0x12>
            }
        }
    }
}
 8000cb8:	bf00      	nop
 8000cba:	bf00      	nop
 8000cbc:	3720      	adds	r7, #32
 8000cbe:	46bd      	mov	sp, r7
 8000cc0:	bd80      	pop	{r7, pc}
	...

08000cc4 <DibujarGameOver>:

void DibujarGameOver(void) {
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	b08e      	sub	sp, #56	@ 0x38
 8000cc8:	af00      	add	r7, sp, #0
    // 1. Borramos todo lo que hubiera antes
    ClearScreen();
 8000cca:	f7ff fccb 	bl	8000664 <ClearScreen>

    // 2. Definición de las letras (Mapas de bits 8x8)
    // Cada byte es una fila, de arriba a abajo.

    const uint8_t LETRA_G[] = { 0x3C, 0x66, 0xC0, 0xC0, 0xCE, 0xC6, 0x66, 0x3E };
 8000cce:	4a35      	ldr	r2, [pc, #212]	@ (8000da4 <DibujarGameOver+0xe0>)
 8000cd0:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000cd4:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000cd8:	e883 0003 	stmia.w	r3, {r0, r1}
    const uint8_t LETRA_A[] = { 0x18, 0x3C, 0x66, 0xC3, 0xFF, 0xC3, 0xC3, 0xC3 };
 8000cdc:	4a32      	ldr	r2, [pc, #200]	@ (8000da8 <DibujarGameOver+0xe4>)
 8000cde:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000ce2:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000ce6:	e883 0003 	stmia.w	r3, {r0, r1}
    const uint8_t LETRA_M[] = { 0xC3, 0xE7, 0xFF, 0xDB, 0xC3, 0xC3, 0xC3, 0xC3 };
 8000cea:	4a30      	ldr	r2, [pc, #192]	@ (8000dac <DibujarGameOver+0xe8>)
 8000cec:	f107 0320 	add.w	r3, r7, #32
 8000cf0:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000cf4:	e883 0003 	stmia.w	r3, {r0, r1}
    const uint8_t LETRA_E[] = { 0xFF, 0xC0, 0xC0, 0xFF, 0xC0, 0xC0, 0xC0, 0xFF };
 8000cf8:	4a2d      	ldr	r2, [pc, #180]	@ (8000db0 <DibujarGameOver+0xec>)
 8000cfa:	f107 0318 	add.w	r3, r7, #24
 8000cfe:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000d02:	e883 0003 	stmia.w	r3, {r0, r1}

    const uint8_t LETRA_O[] = { 0x3C, 0x66, 0xC3, 0xC3, 0xC3, 0xC3, 0x66, 0x3C };
 8000d06:	4a2b      	ldr	r2, [pc, #172]	@ (8000db4 <DibujarGameOver+0xf0>)
 8000d08:	f107 0310 	add.w	r3, r7, #16
 8000d0c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000d10:	e883 0003 	stmia.w	r3, {r0, r1}
    const uint8_t LETRA_V[] = { 0xC3, 0xC3, 0xC3, 0xC3, 0xC3, 0x66, 0x3C, 0x18 };
 8000d14:	4a28      	ldr	r2, [pc, #160]	@ (8000db8 <DibujarGameOver+0xf4>)
 8000d16:	f107 0308 	add.w	r3, r7, #8
 8000d1a:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000d1e:	e883 0003 	stmia.w	r3, {r0, r1}
    const uint8_t LETRA_R[] = { 0xF8, 0xFC, 0xC6, 0xC6, 0xFC, 0xF8, 0xC6, 0xC6 };
 8000d22:	4a26      	ldr	r2, [pc, #152]	@ (8000dbc <DibujarGameOver+0xf8>)
 8000d24:	463b      	mov	r3, r7
 8000d26:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000d2a:	e883 0003 	stmia.w	r3, {r0, r1}
    // Reutilizamos la E de arriba

    // 3. Dibujar "GAME" en la fila superior (Y=0)
    // Matriz 0 (X=0), Matriz 1 (X=8), Matriz 2 (X=16), Matriz 3 (X=24)
    DibujarLetra8x8(0,  0, LETRA_E);
 8000d2e:	f107 0318 	add.w	r3, r7, #24
 8000d32:	461a      	mov	r2, r3
 8000d34:	2100      	movs	r1, #0
 8000d36:	2000      	movs	r0, #0
 8000d38:	f7ff ff8f 	bl	8000c5a <DibujarLetra8x8>
    DibujarLetra8x8(8,  0, LETRA_M);
 8000d3c:	f107 0320 	add.w	r3, r7, #32
 8000d40:	461a      	mov	r2, r3
 8000d42:	2100      	movs	r1, #0
 8000d44:	2008      	movs	r0, #8
 8000d46:	f7ff ff88 	bl	8000c5a <DibujarLetra8x8>
    DibujarLetra8x8(16, 0, LETRA_A);
 8000d4a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000d4e:	461a      	mov	r2, r3
 8000d50:	2100      	movs	r1, #0
 8000d52:	2010      	movs	r0, #16
 8000d54:	f7ff ff81 	bl	8000c5a <DibujarLetra8x8>
    DibujarLetra8x8(24, 0, LETRA_G);
 8000d58:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000d5c:	461a      	mov	r2, r3
 8000d5e:	2100      	movs	r1, #0
 8000d60:	2018      	movs	r0, #24
 8000d62:	f7ff ff7a 	bl	8000c5a <DibujarLetra8x8>

    // 4. Dibujar "OVER" en la fila inferior (Y=8)
    DibujarLetra8x8(0,  8, LETRA_R);
 8000d66:	463b      	mov	r3, r7
 8000d68:	461a      	mov	r2, r3
 8000d6a:	2108      	movs	r1, #8
 8000d6c:	2000      	movs	r0, #0
 8000d6e:	f7ff ff74 	bl	8000c5a <DibujarLetra8x8>
    DibujarLetra8x8(8,  8, LETRA_E);
 8000d72:	f107 0318 	add.w	r3, r7, #24
 8000d76:	461a      	mov	r2, r3
 8000d78:	2108      	movs	r1, #8
 8000d7a:	2008      	movs	r0, #8
 8000d7c:	f7ff ff6d 	bl	8000c5a <DibujarLetra8x8>
    DibujarLetra8x8(16, 8, LETRA_V);
 8000d80:	f107 0308 	add.w	r3, r7, #8
 8000d84:	461a      	mov	r2, r3
 8000d86:	2108      	movs	r1, #8
 8000d88:	2010      	movs	r0, #16
 8000d8a:	f7ff ff66 	bl	8000c5a <DibujarLetra8x8>
    DibujarLetra8x8(24, 8, LETRA_O);
 8000d8e:	f107 0310 	add.w	r3, r7, #16
 8000d92:	461a      	mov	r2, r3
 8000d94:	2108      	movs	r1, #8
 8000d96:	2018      	movs	r0, #24
 8000d98:	f7ff ff5f 	bl	8000c5a <DibujarLetra8x8>
}
 8000d9c:	bf00      	nop
 8000d9e:	3738      	adds	r7, #56	@ 0x38
 8000da0:	46bd      	mov	sp, r7
 8000da2:	bd80      	pop	{r7, pc}
 8000da4:	080034d8 	.word	0x080034d8
 8000da8:	080034e0 	.word	0x080034e0
 8000dac:	080034e8 	.word	0x080034e8
 8000db0:	080034f0 	.word	0x080034f0
 8000db4:	080034f8 	.word	0x080034f8
 8000db8:	08003500 	.word	0x08003500
 8000dbc:	08003508 	.word	0x08003508

08000dc0 <main>:
/* USER CODE BEGIN 0 */
// (Ya no hay funciones aquí, todo está en los .c externos)
/* USER CODE END 0 */

int main(void)
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b086      	sub	sp, #24
 8000dc4:	af00      	add	r7, sp, #0
  HAL_Init();
 8000dc6:	f000 fb9b 	bl	8001500 <HAL_Init>
  SystemClock_Config();
 8000dca:	f000 f8d3 	bl	8000f74 <SystemClock_Config>
  MX_GPIO_Init();
 8000dce:	f000 f971 	bl	80010b4 <MX_GPIO_Init>
  MX_SPI1_Init();
 8000dd2:	f000 f939 	bl	8001048 <MX_SPI1_Init>

  /* USER CODE BEGIN 2 */
  // 1. Inicializar Hardware
  MAX7219_Init();
 8000dd6:	f7ff fbbb 	bl	8000550 <MAX7219_Init>

  /* Infinite loop */
  while (1)
  {
	  // --- LIMPIAR PANTALLA ---
	        ClearScreen();
 8000dda:	f7ff fc43 	bl	8000664 <ClearScreen>

	        // --- DIBUJAR ESCENARIO FIJO ---
	        DibujarEscenario(t1_x, t1_y, t2_x, t2_y);
 8000dde:	4b59      	ldr	r3, [pc, #356]	@ (8000f44 <main+0x184>)
 8000de0:	6818      	ldr	r0, [r3, #0]
 8000de2:	4b59      	ldr	r3, [pc, #356]	@ (8000f48 <main+0x188>)
 8000de4:	6819      	ldr	r1, [r3, #0]
 8000de6:	4b59      	ldr	r3, [pc, #356]	@ (8000f4c <main+0x18c>)
 8000de8:	681a      	ldr	r2, [r3, #0]
 8000dea:	4b59      	ldr	r3, [pc, #356]	@ (8000f50 <main+0x190>)
 8000dec:	681b      	ldr	r3, [r3, #0]
 8000dee:	f7ff fceb 	bl	80007c8 <DibujarEscenario>
	        static uint32_t tiempo_inicio_explosion = 0;
	        static int pos_explosion_x, pos_explosion_y;
	        //Variable para contar cuántos tiros llevamos
	              static int contador_turnos = 0;
	        // --- MÁQUINA DE ESTADOS DE PRUEBA ---
	        switch (estado_prueba) {
 8000df2:	4b58      	ldr	r3, [pc, #352]	@ (8000f54 <main+0x194>)
 8000df4:	681b      	ldr	r3, [r3, #0]
 8000df6:	2b02      	cmp	r3, #2
 8000df8:	d05e      	beq.n	8000eb8 <main+0xf8>
 8000dfa:	2b02      	cmp	r3, #2
 8000dfc:	f300 8097 	bgt.w	8000f2e <main+0x16e>
 8000e00:	2b00      	cmp	r3, #0
 8000e02:	d002      	beq.n	8000e0a <main+0x4a>
 8000e04:	2b01      	cmp	r3, #1
 8000e06:	d027      	beq.n	8000e58 <main+0x98>
 8000e08:	e091      	b.n	8000f2e <main+0x16e>

	            // ESTADO 0: Preparar disparo
	            case 0:
	                HAL_Delay(500); // Pausa de medio segundo entre turnos
 8000e0a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000e0e:	f000 fbe9 	bl	80015e4 <HAL_Delay>

	                // Configurar disparo: Jugador, Angulo 45, Fuerza 60
	                int origen_x = (turno == 1) ? t1_x : t2_x;
 8000e12:	4b51      	ldr	r3, [pc, #324]	@ (8000f58 <main+0x198>)
 8000e14:	681b      	ldr	r3, [r3, #0]
 8000e16:	2b01      	cmp	r3, #1
 8000e18:	d102      	bne.n	8000e20 <main+0x60>
 8000e1a:	4b4a      	ldr	r3, [pc, #296]	@ (8000f44 <main+0x184>)
 8000e1c:	681b      	ldr	r3, [r3, #0]
 8000e1e:	e001      	b.n	8000e24 <main+0x64>
 8000e20:	4b4a      	ldr	r3, [pc, #296]	@ (8000f4c <main+0x18c>)
 8000e22:	681b      	ldr	r3, [r3, #0]
 8000e24:	60bb      	str	r3, [r7, #8]
	                int origen_y = (turno == 1) ? t1_y : t2_y;
 8000e26:	4b4c      	ldr	r3, [pc, #304]	@ (8000f58 <main+0x198>)
 8000e28:	681b      	ldr	r3, [r3, #0]
 8000e2a:	2b01      	cmp	r3, #1
 8000e2c:	d102      	bne.n	8000e34 <main+0x74>
 8000e2e:	4b46      	ldr	r3, [pc, #280]	@ (8000f48 <main+0x188>)
 8000e30:	681b      	ldr	r3, [r3, #0]
 8000e32:	e001      	b.n	8000e38 <main+0x78>
 8000e34:	4b46      	ldr	r3, [pc, #280]	@ (8000f50 <main+0x190>)
 8000e36:	681b      	ldr	r3, [r3, #0]
 8000e38:	607b      	str	r3, [r7, #4]

	                Fisicas_IniciarDisparo(turno, 45.0f, 35.0f, origen_x, origen_y);
 8000e3a:	4b47      	ldr	r3, [pc, #284]	@ (8000f58 <main+0x198>)
 8000e3c:	681b      	ldr	r3, [r3, #0]
 8000e3e:	687a      	ldr	r2, [r7, #4]
 8000e40:	68b9      	ldr	r1, [r7, #8]
 8000e42:	eddf 0a46 	vldr	s1, [pc, #280]	@ 8000f5c <main+0x19c>
 8000e46:	ed9f 0a46 	vldr	s0, [pc, #280]	@ 8000f60 <main+0x1a0>
 8000e4a:	4618      	mov	r0, r3
 8000e4c:	f7ff fcfe 	bl	800084c <Fisicas_IniciarDisparo>

	                estado_prueba = 1; // ¡Fuego! Pasamos a volar
 8000e50:	4b40      	ldr	r3, [pc, #256]	@ (8000f54 <main+0x194>)
 8000e52:	2201      	movs	r2, #1
 8000e54:	601a      	str	r2, [r3, #0]
	                break;
 8000e56:	e06a      	b.n	8000f2e <main+0x16e>

	            // ESTADO 1: Bala volando
	            case 1:
	                // Calculamos objetivo (solo para saber si chocamos con tanque)
	                int obj_x = (turno == 1) ? t2_x : t1_x;
 8000e58:	4b3f      	ldr	r3, [pc, #252]	@ (8000f58 <main+0x198>)
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	2b01      	cmp	r3, #1
 8000e5e:	d102      	bne.n	8000e66 <main+0xa6>
 8000e60:	4b3a      	ldr	r3, [pc, #232]	@ (8000f4c <main+0x18c>)
 8000e62:	681b      	ldr	r3, [r3, #0]
 8000e64:	e001      	b.n	8000e6a <main+0xaa>
 8000e66:	4b37      	ldr	r3, [pc, #220]	@ (8000f44 <main+0x184>)
 8000e68:	681b      	ldr	r3, [r3, #0]
 8000e6a:	617b      	str	r3, [r7, #20]
	                int obj_y = (turno == 1) ? t2_y : t1_y;
 8000e6c:	4b3a      	ldr	r3, [pc, #232]	@ (8000f58 <main+0x198>)
 8000e6e:	681b      	ldr	r3, [r3, #0]
 8000e70:	2b01      	cmp	r3, #1
 8000e72:	d102      	bne.n	8000e7a <main+0xba>
 8000e74:	4b36      	ldr	r3, [pc, #216]	@ (8000f50 <main+0x190>)
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	e001      	b.n	8000e7e <main+0xbe>
 8000e7a:	4b33      	ldr	r3, [pc, #204]	@ (8000f48 <main+0x188>)
 8000e7c:	681b      	ldr	r3, [r3, #0]
 8000e7e:	613b      	str	r3, [r7, #16]

	                // Movemos la bala
	                uint8_t resultado = ProcesarBala(obj_x, obj_y);
 8000e80:	6939      	ldr	r1, [r7, #16]
 8000e82:	6978      	ldr	r0, [r7, #20]
 8000e84:	f7ff fd6e 	bl	8000964 <ProcesarBala>
 8000e88:	4603      	mov	r3, r0
 8000e8a:	73fb      	strb	r3, [r7, #15]

	                // Si chocó con algo (1=Pared/Suelo, 2=Tanque)
	                if (resultado != 0) {
 8000e8c:	7bfb      	ldrb	r3, [r7, #15]
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	d04a      	beq.n	8000f28 <main+0x168>
	                    // Guardamos DONDE explotó para dibujar la animación ahí
	                    pos_explosion_x = Fisicas_GetBalaX();
 8000e92:	f7ff fc3b 	bl	800070c <Fisicas_GetBalaX>
 8000e96:	4603      	mov	r3, r0
 8000e98:	4a32      	ldr	r2, [pc, #200]	@ (8000f64 <main+0x1a4>)
 8000e9a:	6013      	str	r3, [r2, #0]
	                    pos_explosion_y = Fisicas_GetBalaY();
 8000e9c:	f7ff fc46 	bl	800072c <Fisicas_GetBalaY>
 8000ea0:	4603      	mov	r3, r0
 8000ea2:	4a31      	ldr	r2, [pc, #196]	@ (8000f68 <main+0x1a8>)
 8000ea4:	6013      	str	r3, [r2, #0]

	                    // Iniciamos cronómetro de explosión
	                    tiempo_inicio_explosion = HAL_GetTick();
 8000ea6:	f000 fb91 	bl	80015cc <HAL_GetTick>
 8000eaa:	4603      	mov	r3, r0
 8000eac:	4a2f      	ldr	r2, [pc, #188]	@ (8000f6c <main+0x1ac>)
 8000eae:	6013      	str	r3, [r2, #0]
	                    estado_prueba = 2; // Pasamos a explotar
 8000eb0:	4b28      	ldr	r3, [pc, #160]	@ (8000f54 <main+0x194>)
 8000eb2:	2202      	movs	r2, #2
 8000eb4:	601a      	str	r2, [r3, #0]
	                }
	                break;
 8000eb6:	e037      	b.n	8000f28 <main+0x168>

	            // ESTADO 2: Animación Explosión
	            case 2:
	                // Dibujamos la explosión usando tus tiempos
	                DibujarExplosion(pos_explosion_x, pos_explosion_y, tiempo_inicio_explosion);
 8000eb8:	4b2a      	ldr	r3, [pc, #168]	@ (8000f64 <main+0x1a4>)
 8000eba:	681b      	ldr	r3, [r3, #0]
 8000ebc:	4a2a      	ldr	r2, [pc, #168]	@ (8000f68 <main+0x1a8>)
 8000ebe:	6811      	ldr	r1, [r2, #0]
 8000ec0:	4a2a      	ldr	r2, [pc, #168]	@ (8000f6c <main+0x1ac>)
 8000ec2:	6812      	ldr	r2, [r2, #0]
 8000ec4:	4618      	mov	r0, r3
 8000ec6:	f7ff fdd5 	bl	8000a74 <DibujarExplosion>

	                // Si ha pasado más de 1.6 segundos (tu tiempo máximo en fisicas.c)
	                if (HAL_GetTick() - tiempo_inicio_explosion > 1600) {
 8000eca:	f000 fb7f 	bl	80015cc <HAL_GetTick>
 8000ece:	4602      	mov	r2, r0
 8000ed0:	4b26      	ldr	r3, [pc, #152]	@ (8000f6c <main+0x1ac>)
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	1ad3      	subs	r3, r2, r3
 8000ed6:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 8000eda:	d927      	bls.n	8000f2c <main+0x16c>
	                    // Cambiamos de turno y volvemos a empezar
	                	// ¡NUEVO! Aumentamos el contador porque el turno ha terminado
	                	                  contador_turnos++;
 8000edc:	4b24      	ldr	r3, [pc, #144]	@ (8000f70 <main+0x1b0>)
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	3301      	adds	r3, #1
 8000ee2:	4a23      	ldr	r2, [pc, #140]	@ (8000f70 <main+0x1b0>)
 8000ee4:	6013      	str	r3, [r2, #0]

	                	                  // ¡NUEVO! Comprobamos si ya van 3 turnos
	                	                  if (contador_turnos >= 3) {
 8000ee6:	4b22      	ldr	r3, [pc, #136]	@ (8000f70 <main+0x1b0>)
 8000ee8:	681b      	ldr	r3, [r3, #0]
 8000eea:	2b02      	cmp	r3, #2
 8000eec:	dd0e      	ble.n	8000f0c <main+0x14c>

	                	                      // 1. Dibujamos Game Over
	                	                      DibujarGameOver();
 8000eee:	f7ff fee9 	bl	8000cc4 <DibujarGameOver>
	                	                      HW_UpdateDisplay(Fisicas_GetBuffer()); // Forzar pintado
 8000ef2:	f7ff fbad 	bl	8000650 <Fisicas_GetBuffer>
 8000ef6:	4603      	mov	r3, r0
 8000ef8:	4618      	mov	r0, r3
 8000efa:	f7ff fb41 	bl	8000580 <HW_UpdateDisplay>

	                	                      // 2. Esperamos 3 segundos para verlo bien
	                	                      HAL_Delay(30000);
 8000efe:	f247 5030 	movw	r0, #30000	@ 0x7530
 8000f02:	f000 fb6f 	bl	80015e4 <HAL_Delay>

	                	                      // 3. Reiniciamos el contador para volver a jugar
	                	                      contador_turnos = 0;
 8000f06:	4b1a      	ldr	r3, [pc, #104]	@ (8000f70 <main+0x1b0>)
 8000f08:	2200      	movs	r2, #0
 8000f0a:	601a      	str	r2, [r3, #0]
	                	                  }
	                    turno = (turno == 1) ? -1 : 1;
 8000f0c:	4b12      	ldr	r3, [pc, #72]	@ (8000f58 <main+0x198>)
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	2b01      	cmp	r3, #1
 8000f12:	d102      	bne.n	8000f1a <main+0x15a>
 8000f14:	f04f 33ff 	mov.w	r3, #4294967295
 8000f18:	e000      	b.n	8000f1c <main+0x15c>
 8000f1a:	2301      	movs	r3, #1
 8000f1c:	4a0e      	ldr	r2, [pc, #56]	@ (8000f58 <main+0x198>)
 8000f1e:	6013      	str	r3, [r2, #0]
	                    estado_prueba = 0;
 8000f20:	4b0c      	ldr	r3, [pc, #48]	@ (8000f54 <main+0x194>)
 8000f22:	2200      	movs	r2, #0
 8000f24:	601a      	str	r2, [r3, #0]
	                }
	                break;
 8000f26:	e001      	b.n	8000f2c <main+0x16c>
	                break;
 8000f28:	bf00      	nop
 8000f2a:	e000      	b.n	8000f2e <main+0x16e>
	                break;
 8000f2c:	bf00      	nop
	        }

	        // --- ENVIAR A PANTALLA ---
	        HW_UpdateDisplay( Fisicas_GetBuffer() );
 8000f2e:	f7ff fb8f 	bl	8000650 <Fisicas_GetBuffer>
 8000f32:	4603      	mov	r3, r0
 8000f34:	4618      	mov	r0, r3
 8000f36:	f7ff fb23 	bl	8000580 <HW_UpdateDisplay>

	        // Velocidad del juego (50ms = 20 FPS)
	        HAL_Delay(50);
 8000f3a:	2032      	movs	r0, #50	@ 0x32
 8000f3c:	f000 fb52 	bl	80015e4 <HAL_Delay>
  {
 8000f40:	e74b      	b.n	8000dda <main+0x1a>
 8000f42:	bf00      	nop
 8000f44:	20000000 	.word	0x20000000
 8000f48:	20000004 	.word	0x20000004
 8000f4c:	20000008 	.word	0x20000008
 8000f50:	2000000c 	.word	0x2000000c
 8000f54:	200000e4 	.word	0x200000e4
 8000f58:	20000010 	.word	0x20000010
 8000f5c:	420c0000 	.word	0x420c0000
 8000f60:	42340000 	.word	0x42340000
 8000f64:	200000e8 	.word	0x200000e8
 8000f68:	200000ec 	.word	0x200000ec
 8000f6c:	200000f0 	.word	0x200000f0
 8000f70:	200000f4 	.word	0x200000f4

08000f74 <SystemClock_Config>:

/**
  * @brief System Clock Configuration
  */
void SystemClock_Config(void)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b094      	sub	sp, #80	@ 0x50
 8000f78:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f7a:	f107 0320 	add.w	r3, r7, #32
 8000f7e:	2230      	movs	r2, #48	@ 0x30
 8000f80:	2100      	movs	r1, #0
 8000f82:	4618      	mov	r0, r3
 8000f84:	f001 fcfc 	bl	8002980 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f88:	f107 030c 	add.w	r3, r7, #12
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	601a      	str	r2, [r3, #0]
 8000f90:	605a      	str	r2, [r3, #4]
 8000f92:	609a      	str	r2, [r3, #8]
 8000f94:	60da      	str	r2, [r3, #12]
 8000f96:	611a      	str	r2, [r3, #16]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f98:	2300      	movs	r3, #0
 8000f9a:	60bb      	str	r3, [r7, #8]
 8000f9c:	4b28      	ldr	r3, [pc, #160]	@ (8001040 <SystemClock_Config+0xcc>)
 8000f9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fa0:	4a27      	ldr	r2, [pc, #156]	@ (8001040 <SystemClock_Config+0xcc>)
 8000fa2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000fa6:	6413      	str	r3, [r2, #64]	@ 0x40
 8000fa8:	4b25      	ldr	r3, [pc, #148]	@ (8001040 <SystemClock_Config+0xcc>)
 8000faa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000fb0:	60bb      	str	r3, [r7, #8]
 8000fb2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000fb4:	2300      	movs	r3, #0
 8000fb6:	607b      	str	r3, [r7, #4]
 8000fb8:	4b22      	ldr	r3, [pc, #136]	@ (8001044 <SystemClock_Config+0xd0>)
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	4a21      	ldr	r2, [pc, #132]	@ (8001044 <SystemClock_Config+0xd0>)
 8000fbe:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000fc2:	6013      	str	r3, [r2, #0]
 8000fc4:	4b1f      	ldr	r3, [pc, #124]	@ (8001044 <SystemClock_Config+0xd0>)
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000fcc:	607b      	str	r3, [r7, #4]
 8000fce:	687b      	ldr	r3, [r7, #4]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000fd0:	2302      	movs	r3, #2
 8000fd2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000fd4:	2301      	movs	r3, #1
 8000fd6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000fd8:	2310      	movs	r3, #16
 8000fda:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000fdc:	2302      	movs	r3, #2
 8000fde:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000fe0:	2300      	movs	r3, #0
 8000fe2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000fe4:	2308      	movs	r3, #8
 8000fe6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 50;
 8000fe8:	2332      	movs	r3, #50	@ 0x32
 8000fea:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000fec:	2304      	movs	r3, #4
 8000fee:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000ff0:	2307      	movs	r3, #7
 8000ff2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) Error_Handler();
 8000ff4:	f107 0320 	add.w	r3, r7, #32
 8000ff8:	4618      	mov	r0, r3
 8000ffa:	f000 fdb3 	bl	8001b64 <HAL_RCC_OscConfig>
 8000ffe:	4603      	mov	r3, r0
 8001000:	2b00      	cmp	r3, #0
 8001002:	d001      	beq.n	8001008 <SystemClock_Config+0x94>
 8001004:	f000 f99a 	bl	800133c <Error_Handler>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001008:	230f      	movs	r3, #15
 800100a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800100c:	2302      	movs	r3, #2
 800100e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001010:	2300      	movs	r3, #0
 8001012:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001014:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001018:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800101a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800101e:	61fb      	str	r3, [r7, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK) Error_Handler();
 8001020:	f107 030c 	add.w	r3, r7, #12
 8001024:	2100      	movs	r1, #0
 8001026:	4618      	mov	r0, r3
 8001028:	f001 f814 	bl	8002054 <HAL_RCC_ClockConfig>
 800102c:	4603      	mov	r3, r0
 800102e:	2b00      	cmp	r3, #0
 8001030:	d001      	beq.n	8001036 <SystemClock_Config+0xc2>
 8001032:	f000 f983 	bl	800133c <Error_Handler>
}
 8001036:	bf00      	nop
 8001038:	3750      	adds	r7, #80	@ 0x50
 800103a:	46bd      	mov	sp, r7
 800103c:	bd80      	pop	{r7, pc}
 800103e:	bf00      	nop
 8001040:	40023800 	.word	0x40023800
 8001044:	40007000 	.word	0x40007000

08001048 <MX_SPI1_Init>:

static void MX_SPI1_Init(void)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	af00      	add	r7, sp, #0
  hspi1.Instance = SPI1;
 800104c:	4b17      	ldr	r3, [pc, #92]	@ (80010ac <MX_SPI1_Init+0x64>)
 800104e:	4a18      	ldr	r2, [pc, #96]	@ (80010b0 <MX_SPI1_Init+0x68>)
 8001050:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001052:	4b16      	ldr	r3, [pc, #88]	@ (80010ac <MX_SPI1_Init+0x64>)
 8001054:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001058:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800105a:	4b14      	ldr	r3, [pc, #80]	@ (80010ac <MX_SPI1_Init+0x64>)
 800105c:	2200      	movs	r2, #0
 800105e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001060:	4b12      	ldr	r3, [pc, #72]	@ (80010ac <MX_SPI1_Init+0x64>)
 8001062:	2200      	movs	r2, #0
 8001064:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001066:	4b11      	ldr	r3, [pc, #68]	@ (80010ac <MX_SPI1_Init+0x64>)
 8001068:	2200      	movs	r2, #0
 800106a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800106c:	4b0f      	ldr	r3, [pc, #60]	@ (80010ac <MX_SPI1_Init+0x64>)
 800106e:	2200      	movs	r2, #0
 8001070:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001072:	4b0e      	ldr	r3, [pc, #56]	@ (80010ac <MX_SPI1_Init+0x64>)
 8001074:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001078:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32; // <--- OJO: 32
 800107a:	4b0c      	ldr	r3, [pc, #48]	@ (80010ac <MX_SPI1_Init+0x64>)
 800107c:	2220      	movs	r2, #32
 800107e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001080:	4b0a      	ldr	r3, [pc, #40]	@ (80010ac <MX_SPI1_Init+0x64>)
 8001082:	2200      	movs	r2, #0
 8001084:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001086:	4b09      	ldr	r3, [pc, #36]	@ (80010ac <MX_SPI1_Init+0x64>)
 8001088:	2200      	movs	r2, #0
 800108a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800108c:	4b07      	ldr	r3, [pc, #28]	@ (80010ac <MX_SPI1_Init+0x64>)
 800108e:	2200      	movs	r2, #0
 8001090:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001092:	4b06      	ldr	r3, [pc, #24]	@ (80010ac <MX_SPI1_Init+0x64>)
 8001094:	220a      	movs	r2, #10
 8001096:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK) Error_Handler();
 8001098:	4804      	ldr	r0, [pc, #16]	@ (80010ac <MX_SPI1_Init+0x64>)
 800109a:	f001 f9c7 	bl	800242c <HAL_SPI_Init>
 800109e:	4603      	mov	r3, r0
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d001      	beq.n	80010a8 <MX_SPI1_Init+0x60>
 80010a4:	f000 f94a 	bl	800133c <Error_Handler>
}
 80010a8:	bf00      	nop
 80010aa:	bd80      	pop	{r7, pc}
 80010ac:	2000008c 	.word	0x2000008c
 80010b0:	40013000 	.word	0x40013000

080010b4 <MX_GPIO_Init>:

static void MX_GPIO_Init(void)
{
 80010b4:	b580      	push	{r7, lr}
 80010b6:	b08c      	sub	sp, #48	@ 0x30
 80010b8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010ba:	f107 031c 	add.w	r3, r7, #28
 80010be:	2200      	movs	r2, #0
 80010c0:	601a      	str	r2, [r3, #0]
 80010c2:	605a      	str	r2, [r3, #4]
 80010c4:	609a      	str	r2, [r3, #8]
 80010c6:	60da      	str	r2, [r3, #12]
 80010c8:	611a      	str	r2, [r3, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80010ca:	2300      	movs	r3, #0
 80010cc:	61bb      	str	r3, [r7, #24]
 80010ce:	4b95      	ldr	r3, [pc, #596]	@ (8001324 <MX_GPIO_Init+0x270>)
 80010d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010d2:	4a94      	ldr	r2, [pc, #592]	@ (8001324 <MX_GPIO_Init+0x270>)
 80010d4:	f043 0310 	orr.w	r3, r3, #16
 80010d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80010da:	4b92      	ldr	r3, [pc, #584]	@ (8001324 <MX_GPIO_Init+0x270>)
 80010dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010de:	f003 0310 	and.w	r3, r3, #16
 80010e2:	61bb      	str	r3, [r7, #24]
 80010e4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80010e6:	2300      	movs	r3, #0
 80010e8:	617b      	str	r3, [r7, #20]
 80010ea:	4b8e      	ldr	r3, [pc, #568]	@ (8001324 <MX_GPIO_Init+0x270>)
 80010ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010ee:	4a8d      	ldr	r2, [pc, #564]	@ (8001324 <MX_GPIO_Init+0x270>)
 80010f0:	f043 0304 	orr.w	r3, r3, #4
 80010f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80010f6:	4b8b      	ldr	r3, [pc, #556]	@ (8001324 <MX_GPIO_Init+0x270>)
 80010f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010fa:	f003 0304 	and.w	r3, r3, #4
 80010fe:	617b      	str	r3, [r7, #20]
 8001100:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001102:	2300      	movs	r3, #0
 8001104:	613b      	str	r3, [r7, #16]
 8001106:	4b87      	ldr	r3, [pc, #540]	@ (8001324 <MX_GPIO_Init+0x270>)
 8001108:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800110a:	4a86      	ldr	r2, [pc, #536]	@ (8001324 <MX_GPIO_Init+0x270>)
 800110c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001110:	6313      	str	r3, [r2, #48]	@ 0x30
 8001112:	4b84      	ldr	r3, [pc, #528]	@ (8001324 <MX_GPIO_Init+0x270>)
 8001114:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001116:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800111a:	613b      	str	r3, [r7, #16]
 800111c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800111e:	2300      	movs	r3, #0
 8001120:	60fb      	str	r3, [r7, #12]
 8001122:	4b80      	ldr	r3, [pc, #512]	@ (8001324 <MX_GPIO_Init+0x270>)
 8001124:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001126:	4a7f      	ldr	r2, [pc, #508]	@ (8001324 <MX_GPIO_Init+0x270>)
 8001128:	f043 0301 	orr.w	r3, r3, #1
 800112c:	6313      	str	r3, [r2, #48]	@ 0x30
 800112e:	4b7d      	ldr	r3, [pc, #500]	@ (8001324 <MX_GPIO_Init+0x270>)
 8001130:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001132:	f003 0301 	and.w	r3, r3, #1
 8001136:	60fb      	str	r3, [r7, #12]
 8001138:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800113a:	2300      	movs	r3, #0
 800113c:	60bb      	str	r3, [r7, #8]
 800113e:	4b79      	ldr	r3, [pc, #484]	@ (8001324 <MX_GPIO_Init+0x270>)
 8001140:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001142:	4a78      	ldr	r2, [pc, #480]	@ (8001324 <MX_GPIO_Init+0x270>)
 8001144:	f043 0302 	orr.w	r3, r3, #2
 8001148:	6313      	str	r3, [r2, #48]	@ 0x30
 800114a:	4b76      	ldr	r3, [pc, #472]	@ (8001324 <MX_GPIO_Init+0x270>)
 800114c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800114e:	f003 0302 	and.w	r3, r3, #2
 8001152:	60bb      	str	r3, [r7, #8]
 8001154:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001156:	2300      	movs	r3, #0
 8001158:	607b      	str	r3, [r7, #4]
 800115a:	4b72      	ldr	r3, [pc, #456]	@ (8001324 <MX_GPIO_Init+0x270>)
 800115c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800115e:	4a71      	ldr	r2, [pc, #452]	@ (8001324 <MX_GPIO_Init+0x270>)
 8001160:	f043 0308 	orr.w	r3, r3, #8
 8001164:	6313      	str	r3, [r2, #48]	@ 0x30
 8001166:	4b6f      	ldr	r3, [pc, #444]	@ (8001324 <MX_GPIO_Init+0x270>)
 8001168:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800116a:	f003 0308 	and.w	r3, r3, #8
 800116e:	607b      	str	r3, [r7, #4]
 8001170:	687b      	ldr	r3, [r7, #4]

  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8001172:	2200      	movs	r2, #0
 8001174:	2108      	movs	r1, #8
 8001176:	486c      	ldr	r0, [pc, #432]	@ (8001328 <MX_GPIO_Init+0x274>)
 8001178:	f000 fcda 	bl	8001b30 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 800117c:	2201      	movs	r2, #1
 800117e:	2101      	movs	r1, #1
 8001180:	486a      	ldr	r0, [pc, #424]	@ (800132c <MX_GPIO_Init+0x278>)
 8001182:	f000 fcd5 	bl	8001b30 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(CS_MATRIZ_GPIO_Port, CS_MATRIZ_Pin, GPIO_PIN_RESET);
 8001186:	2200      	movs	r2, #0
 8001188:	2110      	movs	r1, #16
 800118a:	4869      	ldr	r0, [pc, #420]	@ (8001330 <MX_GPIO_Init+0x27c>)
 800118c:	f000 fcd0 	bl	8001b30 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin|Audio_RST_Pin, GPIO_PIN_RESET);
 8001190:	2200      	movs	r2, #0
 8001192:	f24f 0110 	movw	r1, #61456	@ 0xf010
 8001196:	4867      	ldr	r0, [pc, #412]	@ (8001334 <MX_GPIO_Init+0x280>)
 8001198:	f000 fcca 	bl	8001b30 <HAL_GPIO_WritePin>

  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 800119c:	2308      	movs	r3, #8
 800119e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011a0:	2301      	movs	r3, #1
 80011a2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011a4:	2300      	movs	r3, #0
 80011a6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011a8:	2300      	movs	r3, #0
 80011aa:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 80011ac:	f107 031c 	add.w	r3, r7, #28
 80011b0:	4619      	mov	r1, r3
 80011b2:	485d      	ldr	r0, [pc, #372]	@ (8001328 <MX_GPIO_Init+0x274>)
 80011b4:	f000 fb20 	bl	80017f8 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 80011b8:	2301      	movs	r3, #1
 80011ba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011bc:	2301      	movs	r3, #1
 80011be:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011c0:	2300      	movs	r3, #0
 80011c2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011c4:	2300      	movs	r3, #0
 80011c6:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80011c8:	f107 031c 	add.w	r3, r7, #28
 80011cc:	4619      	mov	r1, r3
 80011ce:	4857      	ldr	r0, [pc, #348]	@ (800132c <MX_GPIO_Init+0x278>)
 80011d0:	f000 fb12 	bl	80017f8 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 80011d4:	2308      	movs	r3, #8
 80011d6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011d8:	2302      	movs	r3, #2
 80011da:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011dc:	2300      	movs	r3, #0
 80011de:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011e0:	2300      	movs	r3, #0
 80011e2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80011e4:	2305      	movs	r3, #5
 80011e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 80011e8:	f107 031c 	add.w	r3, r7, #28
 80011ec:	4619      	mov	r1, r3
 80011ee:	484f      	ldr	r0, [pc, #316]	@ (800132c <MX_GPIO_Init+0x278>)
 80011f0:	f000 fb02 	bl	80017f8 <HAL_GPIO_Init>

  // CONFIGURACIÓN DE TU PIN CS (Chip Select)
  GPIO_InitStruct.Pin = CS_MATRIZ_Pin;
 80011f4:	2310      	movs	r3, #16
 80011f6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011f8:	2301      	movs	r3, #1
 80011fa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011fc:	2300      	movs	r3, #0
 80011fe:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001200:	2300      	movs	r3, #0
 8001202:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_MATRIZ_GPIO_Port, &GPIO_InitStruct);
 8001204:	f107 031c 	add.w	r3, r7, #28
 8001208:	4619      	mov	r1, r3
 800120a:	4849      	ldr	r0, [pc, #292]	@ (8001330 <MX_GPIO_Init+0x27c>)
 800120c:	f000 faf4 	bl	80017f8 <HAL_GPIO_Init>

  // BOTONES
  GPIO_InitStruct.Pin = BTN_J1_Pin|BTN_J2_Pin;
 8001210:	2303      	movs	r3, #3
 8001212:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001214:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001218:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800121a:	2300      	movs	r3, #0
 800121c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800121e:	f107 031c 	add.w	r3, r7, #28
 8001222:	4619      	mov	r1, r3
 8001224:	4844      	ldr	r0, [pc, #272]	@ (8001338 <MX_GPIO_Init+0x284>)
 8001226:	f000 fae7 	bl	80017f8 <HAL_GPIO_Init>

  // RESTO DE PINES (Audio, USB, LEDs...)
  GPIO_InitStruct.Pin = BOOT1_Pin;
 800122a:	2304      	movs	r3, #4
 800122c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800122e:	2300      	movs	r3, #0
 8001230:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001232:	2300      	movs	r3, #0
 8001234:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8001236:	f107 031c 	add.w	r3, r7, #28
 800123a:	4619      	mov	r1, r3
 800123c:	483e      	ldr	r0, [pc, #248]	@ (8001338 <MX_GPIO_Init+0x284>)
 800123e:	f000 fadb 	bl	80017f8 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8001242:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001246:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001248:	2302      	movs	r3, #2
 800124a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800124c:	2300      	movs	r3, #0
 800124e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001250:	2300      	movs	r3, #0
 8001252:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001254:	2305      	movs	r3, #5
 8001256:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8001258:	f107 031c 	add.w	r3, r7, #28
 800125c:	4619      	mov	r1, r3
 800125e:	4836      	ldr	r0, [pc, #216]	@ (8001338 <MX_GPIO_Init+0x284>)
 8001260:	f000 faca 	bl	80017f8 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin|Audio_RST_Pin;
 8001264:	f24f 0310 	movw	r3, #61456	@ 0xf010
 8001268:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800126a:	2301      	movs	r3, #1
 800126c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800126e:	2300      	movs	r3, #0
 8001270:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001272:	2300      	movs	r3, #0
 8001274:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001276:	f107 031c 	add.w	r3, r7, #28
 800127a:	4619      	mov	r1, r3
 800127c:	482d      	ldr	r0, [pc, #180]	@ (8001334 <MX_GPIO_Init+0x280>)
 800127e:	f000 fabb 	bl	80017f8 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8001282:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 8001286:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001288:	2302      	movs	r3, #2
 800128a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800128c:	2300      	movs	r3, #0
 800128e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001290:	2300      	movs	r3, #0
 8001292:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001294:	2306      	movs	r3, #6
 8001296:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001298:	f107 031c 	add.w	r3, r7, #28
 800129c:	4619      	mov	r1, r3
 800129e:	4823      	ldr	r0, [pc, #140]	@ (800132c <MX_GPIO_Init+0x278>)
 80012a0:	f000 faaa 	bl	80017f8 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = VBUS_FS_Pin;
 80012a4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80012a8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012aa:	2300      	movs	r3, #0
 80012ac:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ae:	2300      	movs	r3, #0
 80012b0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 80012b2:	f107 031c 	add.w	r3, r7, #28
 80012b6:	4619      	mov	r1, r3
 80012b8:	481d      	ldr	r0, [pc, #116]	@ (8001330 <MX_GPIO_Init+0x27c>)
 80012ba:	f000 fa9d 	bl	80017f8 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 80012be:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 80012c2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012c4:	2302      	movs	r3, #2
 80012c6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012c8:	2300      	movs	r3, #0
 80012ca:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012cc:	2300      	movs	r3, #0
 80012ce:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80012d0:	230a      	movs	r3, #10
 80012d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012d4:	f107 031c 	add.w	r3, r7, #28
 80012d8:	4619      	mov	r1, r3
 80012da:	4815      	ldr	r0, [pc, #84]	@ (8001330 <MX_GPIO_Init+0x27c>)
 80012dc:	f000 fa8c 	bl	80017f8 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 80012e0:	2320      	movs	r3, #32
 80012e2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012e4:	2300      	movs	r3, #0
 80012e6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012e8:	2300      	movs	r3, #0
 80012ea:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80012ec:	f107 031c 	add.w	r3, r7, #28
 80012f0:	4619      	mov	r1, r3
 80012f2:	4810      	ldr	r0, [pc, #64]	@ (8001334 <MX_GPIO_Init+0x280>)
 80012f4:	f000 fa80 	bl	80017f8 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 80012f8:	f44f 7310 	mov.w	r3, #576	@ 0x240
 80012fc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80012fe:	2312      	movs	r3, #18
 8001300:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001302:	2300      	movs	r3, #0
 8001304:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001306:	2300      	movs	r3, #0
 8001308:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800130a:	2304      	movs	r3, #4
 800130c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800130e:	f107 031c 	add.w	r3, r7, #28
 8001312:	4619      	mov	r1, r3
 8001314:	4808      	ldr	r0, [pc, #32]	@ (8001338 <MX_GPIO_Init+0x284>)
 8001316:	f000 fa6f 	bl	80017f8 <HAL_GPIO_Init>
}
 800131a:	bf00      	nop
 800131c:	3730      	adds	r7, #48	@ 0x30
 800131e:	46bd      	mov	sp, r7
 8001320:	bd80      	pop	{r7, pc}
 8001322:	bf00      	nop
 8001324:	40023800 	.word	0x40023800
 8001328:	40021000 	.word	0x40021000
 800132c:	40020800 	.word	0x40020800
 8001330:	40020000 	.word	0x40020000
 8001334:	40020c00 	.word	0x40020c00
 8001338:	40020400 	.word	0x40020400

0800133c <Error_Handler>:
    if (GPIO_Pin == BTN_J2_Pin) {
        flag_boton_j2 = 1;
    }
}

void Error_Handler(void) { __disable_irq(); while (1) {} }
 800133c:	b480      	push	{r7}
 800133e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001340:	b672      	cpsid	i
}
 8001342:	bf00      	nop
 8001344:	bf00      	nop
 8001346:	e7fd      	b.n	8001344 <Error_Handler+0x8>

08001348 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	b082      	sub	sp, #8
 800134c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800134e:	2300      	movs	r3, #0
 8001350:	607b      	str	r3, [r7, #4]
 8001352:	4b10      	ldr	r3, [pc, #64]	@ (8001394 <HAL_MspInit+0x4c>)
 8001354:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001356:	4a0f      	ldr	r2, [pc, #60]	@ (8001394 <HAL_MspInit+0x4c>)
 8001358:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800135c:	6453      	str	r3, [r2, #68]	@ 0x44
 800135e:	4b0d      	ldr	r3, [pc, #52]	@ (8001394 <HAL_MspInit+0x4c>)
 8001360:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001362:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001366:	607b      	str	r3, [r7, #4]
 8001368:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800136a:	2300      	movs	r3, #0
 800136c:	603b      	str	r3, [r7, #0]
 800136e:	4b09      	ldr	r3, [pc, #36]	@ (8001394 <HAL_MspInit+0x4c>)
 8001370:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001372:	4a08      	ldr	r2, [pc, #32]	@ (8001394 <HAL_MspInit+0x4c>)
 8001374:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001378:	6413      	str	r3, [r2, #64]	@ 0x40
 800137a:	4b06      	ldr	r3, [pc, #24]	@ (8001394 <HAL_MspInit+0x4c>)
 800137c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800137e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001382:	603b      	str	r3, [r7, #0]
 8001384:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001386:	2007      	movs	r0, #7
 8001388:	f000 fa02 	bl	8001790 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800138c:	bf00      	nop
 800138e:	3708      	adds	r7, #8
 8001390:	46bd      	mov	sp, r7
 8001392:	bd80      	pop	{r7, pc}
 8001394:	40023800 	.word	0x40023800

08001398 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	b08a      	sub	sp, #40	@ 0x28
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013a0:	f107 0314 	add.w	r3, r7, #20
 80013a4:	2200      	movs	r2, #0
 80013a6:	601a      	str	r2, [r3, #0]
 80013a8:	605a      	str	r2, [r3, #4]
 80013aa:	609a      	str	r2, [r3, #8]
 80013ac:	60da      	str	r2, [r3, #12]
 80013ae:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	4a19      	ldr	r2, [pc, #100]	@ (800141c <HAL_SPI_MspInit+0x84>)
 80013b6:	4293      	cmp	r3, r2
 80013b8:	d12b      	bne.n	8001412 <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80013ba:	2300      	movs	r3, #0
 80013bc:	613b      	str	r3, [r7, #16]
 80013be:	4b18      	ldr	r3, [pc, #96]	@ (8001420 <HAL_SPI_MspInit+0x88>)
 80013c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013c2:	4a17      	ldr	r2, [pc, #92]	@ (8001420 <HAL_SPI_MspInit+0x88>)
 80013c4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80013c8:	6453      	str	r3, [r2, #68]	@ 0x44
 80013ca:	4b15      	ldr	r3, [pc, #84]	@ (8001420 <HAL_SPI_MspInit+0x88>)
 80013cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013ce:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80013d2:	613b      	str	r3, [r7, #16]
 80013d4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013d6:	2300      	movs	r3, #0
 80013d8:	60fb      	str	r3, [r7, #12]
 80013da:	4b11      	ldr	r3, [pc, #68]	@ (8001420 <HAL_SPI_MspInit+0x88>)
 80013dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013de:	4a10      	ldr	r2, [pc, #64]	@ (8001420 <HAL_SPI_MspInit+0x88>)
 80013e0:	f043 0301 	orr.w	r3, r3, #1
 80013e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80013e6:	4b0e      	ldr	r3, [pc, #56]	@ (8001420 <HAL_SPI_MspInit+0x88>)
 80013e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013ea:	f003 0301 	and.w	r3, r3, #1
 80013ee:	60fb      	str	r3, [r7, #12]
 80013f0:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 80013f2:	23e0      	movs	r3, #224	@ 0xe0
 80013f4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013f6:	2302      	movs	r3, #2
 80013f8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013fa:	2300      	movs	r3, #0
 80013fc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013fe:	2300      	movs	r3, #0
 8001400:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001402:	2305      	movs	r3, #5
 8001404:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001406:	f107 0314 	add.w	r3, r7, #20
 800140a:	4619      	mov	r1, r3
 800140c:	4805      	ldr	r0, [pc, #20]	@ (8001424 <HAL_SPI_MspInit+0x8c>)
 800140e:	f000 f9f3 	bl	80017f8 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001412:	bf00      	nop
 8001414:	3728      	adds	r7, #40	@ 0x28
 8001416:	46bd      	mov	sp, r7
 8001418:	bd80      	pop	{r7, pc}
 800141a:	bf00      	nop
 800141c:	40013000 	.word	0x40013000
 8001420:	40023800 	.word	0x40023800
 8001424:	40020000 	.word	0x40020000

08001428 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001428:	b480      	push	{r7}
 800142a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800142c:	bf00      	nop
 800142e:	e7fd      	b.n	800142c <NMI_Handler+0x4>

08001430 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001430:	b480      	push	{r7}
 8001432:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001434:	bf00      	nop
 8001436:	e7fd      	b.n	8001434 <HardFault_Handler+0x4>

08001438 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001438:	b480      	push	{r7}
 800143a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800143c:	bf00      	nop
 800143e:	e7fd      	b.n	800143c <MemManage_Handler+0x4>

08001440 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001440:	b480      	push	{r7}
 8001442:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001444:	bf00      	nop
 8001446:	e7fd      	b.n	8001444 <BusFault_Handler+0x4>

08001448 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001448:	b480      	push	{r7}
 800144a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800144c:	bf00      	nop
 800144e:	e7fd      	b.n	800144c <UsageFault_Handler+0x4>

08001450 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001450:	b480      	push	{r7}
 8001452:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001454:	bf00      	nop
 8001456:	46bd      	mov	sp, r7
 8001458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800145c:	4770      	bx	lr

0800145e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800145e:	b480      	push	{r7}
 8001460:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001462:	bf00      	nop
 8001464:	46bd      	mov	sp, r7
 8001466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800146a:	4770      	bx	lr

0800146c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800146c:	b480      	push	{r7}
 800146e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001470:	bf00      	nop
 8001472:	46bd      	mov	sp, r7
 8001474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001478:	4770      	bx	lr

0800147a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800147a:	b580      	push	{r7, lr}
 800147c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800147e:	f000 f891 	bl	80015a4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001482:	bf00      	nop
 8001484:	bd80      	pop	{r7, pc}
	...

08001488 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001488:	b480      	push	{r7}
 800148a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800148c:	4b06      	ldr	r3, [pc, #24]	@ (80014a8 <SystemInit+0x20>)
 800148e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001492:	4a05      	ldr	r2, [pc, #20]	@ (80014a8 <SystemInit+0x20>)
 8001494:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001498:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800149c:	bf00      	nop
 800149e:	46bd      	mov	sp, r7
 80014a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a4:	4770      	bx	lr
 80014a6:	bf00      	nop
 80014a8:	e000ed00 	.word	0xe000ed00

080014ac <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80014ac:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80014e4 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80014b0:	f7ff ffea 	bl	8001488 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80014b4:	480c      	ldr	r0, [pc, #48]	@ (80014e8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80014b6:	490d      	ldr	r1, [pc, #52]	@ (80014ec <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80014b8:	4a0d      	ldr	r2, [pc, #52]	@ (80014f0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80014ba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80014bc:	e002      	b.n	80014c4 <LoopCopyDataInit>

080014be <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80014be:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80014c0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80014c2:	3304      	adds	r3, #4

080014c4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80014c4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80014c6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80014c8:	d3f9      	bcc.n	80014be <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80014ca:	4a0a      	ldr	r2, [pc, #40]	@ (80014f4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80014cc:	4c0a      	ldr	r4, [pc, #40]	@ (80014f8 <LoopFillZerobss+0x22>)
  movs r3, #0
 80014ce:	2300      	movs	r3, #0
  b LoopFillZerobss
 80014d0:	e001      	b.n	80014d6 <LoopFillZerobss>

080014d2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80014d2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80014d4:	3204      	adds	r2, #4

080014d6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80014d6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80014d8:	d3fb      	bcc.n	80014d2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80014da:	f001 fa59 	bl	8002990 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80014de:	f7ff fc6f 	bl	8000dc0 <main>
  bx  lr    
 80014e2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80014e4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80014e8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80014ec:	20000020 	.word	0x20000020
  ldr r2, =_sidata
 80014f0:	08003924 	.word	0x08003924
  ldr r2, =_sbss
 80014f4:	20000020 	.word	0x20000020
  ldr r4, =_ebss
 80014f8:	200000fc 	.word	0x200000fc

080014fc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80014fc:	e7fe      	b.n	80014fc <ADC_IRQHandler>
	...

08001500 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001504:	4b0e      	ldr	r3, [pc, #56]	@ (8001540 <HAL_Init+0x40>)
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	4a0d      	ldr	r2, [pc, #52]	@ (8001540 <HAL_Init+0x40>)
 800150a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800150e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001510:	4b0b      	ldr	r3, [pc, #44]	@ (8001540 <HAL_Init+0x40>)
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	4a0a      	ldr	r2, [pc, #40]	@ (8001540 <HAL_Init+0x40>)
 8001516:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800151a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800151c:	4b08      	ldr	r3, [pc, #32]	@ (8001540 <HAL_Init+0x40>)
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	4a07      	ldr	r2, [pc, #28]	@ (8001540 <HAL_Init+0x40>)
 8001522:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001526:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001528:	2003      	movs	r0, #3
 800152a:	f000 f931 	bl	8001790 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800152e:	2000      	movs	r0, #0
 8001530:	f000 f808 	bl	8001544 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001534:	f7ff ff08 	bl	8001348 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001538:	2300      	movs	r3, #0
}
 800153a:	4618      	mov	r0, r3
 800153c:	bd80      	pop	{r7, pc}
 800153e:	bf00      	nop
 8001540:	40023c00 	.word	0x40023c00

08001544 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001544:	b580      	push	{r7, lr}
 8001546:	b082      	sub	sp, #8
 8001548:	af00      	add	r7, sp, #0
 800154a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800154c:	4b12      	ldr	r3, [pc, #72]	@ (8001598 <HAL_InitTick+0x54>)
 800154e:	681a      	ldr	r2, [r3, #0]
 8001550:	4b12      	ldr	r3, [pc, #72]	@ (800159c <HAL_InitTick+0x58>)
 8001552:	781b      	ldrb	r3, [r3, #0]
 8001554:	4619      	mov	r1, r3
 8001556:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800155a:	fbb3 f3f1 	udiv	r3, r3, r1
 800155e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001562:	4618      	mov	r0, r3
 8001564:	f000 f93b 	bl	80017de <HAL_SYSTICK_Config>
 8001568:	4603      	mov	r3, r0
 800156a:	2b00      	cmp	r3, #0
 800156c:	d001      	beq.n	8001572 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800156e:	2301      	movs	r3, #1
 8001570:	e00e      	b.n	8001590 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	2b0f      	cmp	r3, #15
 8001576:	d80a      	bhi.n	800158e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001578:	2200      	movs	r2, #0
 800157a:	6879      	ldr	r1, [r7, #4]
 800157c:	f04f 30ff 	mov.w	r0, #4294967295
 8001580:	f000 f911 	bl	80017a6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001584:	4a06      	ldr	r2, [pc, #24]	@ (80015a0 <HAL_InitTick+0x5c>)
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800158a:	2300      	movs	r3, #0
 800158c:	e000      	b.n	8001590 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800158e:	2301      	movs	r3, #1
}
 8001590:	4618      	mov	r0, r3
 8001592:	3708      	adds	r7, #8
 8001594:	46bd      	mov	sp, r7
 8001596:	bd80      	pop	{r7, pc}
 8001598:	20000014 	.word	0x20000014
 800159c:	2000001c 	.word	0x2000001c
 80015a0:	20000018 	.word	0x20000018

080015a4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80015a4:	b480      	push	{r7}
 80015a6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80015a8:	4b06      	ldr	r3, [pc, #24]	@ (80015c4 <HAL_IncTick+0x20>)
 80015aa:	781b      	ldrb	r3, [r3, #0]
 80015ac:	461a      	mov	r2, r3
 80015ae:	4b06      	ldr	r3, [pc, #24]	@ (80015c8 <HAL_IncTick+0x24>)
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	4413      	add	r3, r2
 80015b4:	4a04      	ldr	r2, [pc, #16]	@ (80015c8 <HAL_IncTick+0x24>)
 80015b6:	6013      	str	r3, [r2, #0]
}
 80015b8:	bf00      	nop
 80015ba:	46bd      	mov	sp, r7
 80015bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c0:	4770      	bx	lr
 80015c2:	bf00      	nop
 80015c4:	2000001c 	.word	0x2000001c
 80015c8:	200000f8 	.word	0x200000f8

080015cc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80015cc:	b480      	push	{r7}
 80015ce:	af00      	add	r7, sp, #0
  return uwTick;
 80015d0:	4b03      	ldr	r3, [pc, #12]	@ (80015e0 <HAL_GetTick+0x14>)
 80015d2:	681b      	ldr	r3, [r3, #0]
}
 80015d4:	4618      	mov	r0, r3
 80015d6:	46bd      	mov	sp, r7
 80015d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015dc:	4770      	bx	lr
 80015de:	bf00      	nop
 80015e0:	200000f8 	.word	0x200000f8

080015e4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80015e4:	b580      	push	{r7, lr}
 80015e6:	b084      	sub	sp, #16
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80015ec:	f7ff ffee 	bl	80015cc <HAL_GetTick>
 80015f0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80015f6:	68fb      	ldr	r3, [r7, #12]
 80015f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80015fc:	d005      	beq.n	800160a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80015fe:	4b0a      	ldr	r3, [pc, #40]	@ (8001628 <HAL_Delay+0x44>)
 8001600:	781b      	ldrb	r3, [r3, #0]
 8001602:	461a      	mov	r2, r3
 8001604:	68fb      	ldr	r3, [r7, #12]
 8001606:	4413      	add	r3, r2
 8001608:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800160a:	bf00      	nop
 800160c:	f7ff ffde 	bl	80015cc <HAL_GetTick>
 8001610:	4602      	mov	r2, r0
 8001612:	68bb      	ldr	r3, [r7, #8]
 8001614:	1ad3      	subs	r3, r2, r3
 8001616:	68fa      	ldr	r2, [r7, #12]
 8001618:	429a      	cmp	r2, r3
 800161a:	d8f7      	bhi.n	800160c <HAL_Delay+0x28>
  {
  }
}
 800161c:	bf00      	nop
 800161e:	bf00      	nop
 8001620:	3710      	adds	r7, #16
 8001622:	46bd      	mov	sp, r7
 8001624:	bd80      	pop	{r7, pc}
 8001626:	bf00      	nop
 8001628:	2000001c 	.word	0x2000001c

0800162c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800162c:	b480      	push	{r7}
 800162e:	b085      	sub	sp, #20
 8001630:	af00      	add	r7, sp, #0
 8001632:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	f003 0307 	and.w	r3, r3, #7
 800163a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800163c:	4b0c      	ldr	r3, [pc, #48]	@ (8001670 <__NVIC_SetPriorityGrouping+0x44>)
 800163e:	68db      	ldr	r3, [r3, #12]
 8001640:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001642:	68ba      	ldr	r2, [r7, #8]
 8001644:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001648:	4013      	ands	r3, r2
 800164a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800164c:	68fb      	ldr	r3, [r7, #12]
 800164e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001650:	68bb      	ldr	r3, [r7, #8]
 8001652:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001654:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001658:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800165c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800165e:	4a04      	ldr	r2, [pc, #16]	@ (8001670 <__NVIC_SetPriorityGrouping+0x44>)
 8001660:	68bb      	ldr	r3, [r7, #8]
 8001662:	60d3      	str	r3, [r2, #12]
}
 8001664:	bf00      	nop
 8001666:	3714      	adds	r7, #20
 8001668:	46bd      	mov	sp, r7
 800166a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800166e:	4770      	bx	lr
 8001670:	e000ed00 	.word	0xe000ed00

08001674 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001674:	b480      	push	{r7}
 8001676:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001678:	4b04      	ldr	r3, [pc, #16]	@ (800168c <__NVIC_GetPriorityGrouping+0x18>)
 800167a:	68db      	ldr	r3, [r3, #12]
 800167c:	0a1b      	lsrs	r3, r3, #8
 800167e:	f003 0307 	and.w	r3, r3, #7
}
 8001682:	4618      	mov	r0, r3
 8001684:	46bd      	mov	sp, r7
 8001686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800168a:	4770      	bx	lr
 800168c:	e000ed00 	.word	0xe000ed00

08001690 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001690:	b480      	push	{r7}
 8001692:	b083      	sub	sp, #12
 8001694:	af00      	add	r7, sp, #0
 8001696:	4603      	mov	r3, r0
 8001698:	6039      	str	r1, [r7, #0]
 800169a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800169c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	db0a      	blt.n	80016ba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016a4:	683b      	ldr	r3, [r7, #0]
 80016a6:	b2da      	uxtb	r2, r3
 80016a8:	490c      	ldr	r1, [pc, #48]	@ (80016dc <__NVIC_SetPriority+0x4c>)
 80016aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016ae:	0112      	lsls	r2, r2, #4
 80016b0:	b2d2      	uxtb	r2, r2
 80016b2:	440b      	add	r3, r1
 80016b4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80016b8:	e00a      	b.n	80016d0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016ba:	683b      	ldr	r3, [r7, #0]
 80016bc:	b2da      	uxtb	r2, r3
 80016be:	4908      	ldr	r1, [pc, #32]	@ (80016e0 <__NVIC_SetPriority+0x50>)
 80016c0:	79fb      	ldrb	r3, [r7, #7]
 80016c2:	f003 030f 	and.w	r3, r3, #15
 80016c6:	3b04      	subs	r3, #4
 80016c8:	0112      	lsls	r2, r2, #4
 80016ca:	b2d2      	uxtb	r2, r2
 80016cc:	440b      	add	r3, r1
 80016ce:	761a      	strb	r2, [r3, #24]
}
 80016d0:	bf00      	nop
 80016d2:	370c      	adds	r7, #12
 80016d4:	46bd      	mov	sp, r7
 80016d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016da:	4770      	bx	lr
 80016dc:	e000e100 	.word	0xe000e100
 80016e0:	e000ed00 	.word	0xe000ed00

080016e4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80016e4:	b480      	push	{r7}
 80016e6:	b089      	sub	sp, #36	@ 0x24
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	60f8      	str	r0, [r7, #12]
 80016ec:	60b9      	str	r1, [r7, #8]
 80016ee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80016f0:	68fb      	ldr	r3, [r7, #12]
 80016f2:	f003 0307 	and.w	r3, r3, #7
 80016f6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80016f8:	69fb      	ldr	r3, [r7, #28]
 80016fa:	f1c3 0307 	rsb	r3, r3, #7
 80016fe:	2b04      	cmp	r3, #4
 8001700:	bf28      	it	cs
 8001702:	2304      	movcs	r3, #4
 8001704:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001706:	69fb      	ldr	r3, [r7, #28]
 8001708:	3304      	adds	r3, #4
 800170a:	2b06      	cmp	r3, #6
 800170c:	d902      	bls.n	8001714 <NVIC_EncodePriority+0x30>
 800170e:	69fb      	ldr	r3, [r7, #28]
 8001710:	3b03      	subs	r3, #3
 8001712:	e000      	b.n	8001716 <NVIC_EncodePriority+0x32>
 8001714:	2300      	movs	r3, #0
 8001716:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001718:	f04f 32ff 	mov.w	r2, #4294967295
 800171c:	69bb      	ldr	r3, [r7, #24]
 800171e:	fa02 f303 	lsl.w	r3, r2, r3
 8001722:	43da      	mvns	r2, r3
 8001724:	68bb      	ldr	r3, [r7, #8]
 8001726:	401a      	ands	r2, r3
 8001728:	697b      	ldr	r3, [r7, #20]
 800172a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800172c:	f04f 31ff 	mov.w	r1, #4294967295
 8001730:	697b      	ldr	r3, [r7, #20]
 8001732:	fa01 f303 	lsl.w	r3, r1, r3
 8001736:	43d9      	mvns	r1, r3
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800173c:	4313      	orrs	r3, r2
         );
}
 800173e:	4618      	mov	r0, r3
 8001740:	3724      	adds	r7, #36	@ 0x24
 8001742:	46bd      	mov	sp, r7
 8001744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001748:	4770      	bx	lr
	...

0800174c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	b082      	sub	sp, #8
 8001750:	af00      	add	r7, sp, #0
 8001752:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	3b01      	subs	r3, #1
 8001758:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800175c:	d301      	bcc.n	8001762 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800175e:	2301      	movs	r3, #1
 8001760:	e00f      	b.n	8001782 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001762:	4a0a      	ldr	r2, [pc, #40]	@ (800178c <SysTick_Config+0x40>)
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	3b01      	subs	r3, #1
 8001768:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800176a:	210f      	movs	r1, #15
 800176c:	f04f 30ff 	mov.w	r0, #4294967295
 8001770:	f7ff ff8e 	bl	8001690 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001774:	4b05      	ldr	r3, [pc, #20]	@ (800178c <SysTick_Config+0x40>)
 8001776:	2200      	movs	r2, #0
 8001778:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800177a:	4b04      	ldr	r3, [pc, #16]	@ (800178c <SysTick_Config+0x40>)
 800177c:	2207      	movs	r2, #7
 800177e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001780:	2300      	movs	r3, #0
}
 8001782:	4618      	mov	r0, r3
 8001784:	3708      	adds	r7, #8
 8001786:	46bd      	mov	sp, r7
 8001788:	bd80      	pop	{r7, pc}
 800178a:	bf00      	nop
 800178c:	e000e010 	.word	0xe000e010

08001790 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	b082      	sub	sp, #8
 8001794:	af00      	add	r7, sp, #0
 8001796:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001798:	6878      	ldr	r0, [r7, #4]
 800179a:	f7ff ff47 	bl	800162c <__NVIC_SetPriorityGrouping>
}
 800179e:	bf00      	nop
 80017a0:	3708      	adds	r7, #8
 80017a2:	46bd      	mov	sp, r7
 80017a4:	bd80      	pop	{r7, pc}

080017a6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80017a6:	b580      	push	{r7, lr}
 80017a8:	b086      	sub	sp, #24
 80017aa:	af00      	add	r7, sp, #0
 80017ac:	4603      	mov	r3, r0
 80017ae:	60b9      	str	r1, [r7, #8]
 80017b0:	607a      	str	r2, [r7, #4]
 80017b2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80017b4:	2300      	movs	r3, #0
 80017b6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80017b8:	f7ff ff5c 	bl	8001674 <__NVIC_GetPriorityGrouping>
 80017bc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80017be:	687a      	ldr	r2, [r7, #4]
 80017c0:	68b9      	ldr	r1, [r7, #8]
 80017c2:	6978      	ldr	r0, [r7, #20]
 80017c4:	f7ff ff8e 	bl	80016e4 <NVIC_EncodePriority>
 80017c8:	4602      	mov	r2, r0
 80017ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80017ce:	4611      	mov	r1, r2
 80017d0:	4618      	mov	r0, r3
 80017d2:	f7ff ff5d 	bl	8001690 <__NVIC_SetPriority>
}
 80017d6:	bf00      	nop
 80017d8:	3718      	adds	r7, #24
 80017da:	46bd      	mov	sp, r7
 80017dc:	bd80      	pop	{r7, pc}

080017de <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80017de:	b580      	push	{r7, lr}
 80017e0:	b082      	sub	sp, #8
 80017e2:	af00      	add	r7, sp, #0
 80017e4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80017e6:	6878      	ldr	r0, [r7, #4]
 80017e8:	f7ff ffb0 	bl	800174c <SysTick_Config>
 80017ec:	4603      	mov	r3, r0
}
 80017ee:	4618      	mov	r0, r3
 80017f0:	3708      	adds	r7, #8
 80017f2:	46bd      	mov	sp, r7
 80017f4:	bd80      	pop	{r7, pc}
	...

080017f8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80017f8:	b480      	push	{r7}
 80017fa:	b089      	sub	sp, #36	@ 0x24
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	6078      	str	r0, [r7, #4]
 8001800:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001802:	2300      	movs	r3, #0
 8001804:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001806:	2300      	movs	r3, #0
 8001808:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800180a:	2300      	movs	r3, #0
 800180c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800180e:	2300      	movs	r3, #0
 8001810:	61fb      	str	r3, [r7, #28]
 8001812:	e16b      	b.n	8001aec <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001814:	2201      	movs	r2, #1
 8001816:	69fb      	ldr	r3, [r7, #28]
 8001818:	fa02 f303 	lsl.w	r3, r2, r3
 800181c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800181e:	683b      	ldr	r3, [r7, #0]
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	697a      	ldr	r2, [r7, #20]
 8001824:	4013      	ands	r3, r2
 8001826:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001828:	693a      	ldr	r2, [r7, #16]
 800182a:	697b      	ldr	r3, [r7, #20]
 800182c:	429a      	cmp	r2, r3
 800182e:	f040 815a 	bne.w	8001ae6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001832:	683b      	ldr	r3, [r7, #0]
 8001834:	685b      	ldr	r3, [r3, #4]
 8001836:	f003 0303 	and.w	r3, r3, #3
 800183a:	2b01      	cmp	r3, #1
 800183c:	d005      	beq.n	800184a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800183e:	683b      	ldr	r3, [r7, #0]
 8001840:	685b      	ldr	r3, [r3, #4]
 8001842:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001846:	2b02      	cmp	r3, #2
 8001848:	d130      	bne.n	80018ac <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	689b      	ldr	r3, [r3, #8]
 800184e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001850:	69fb      	ldr	r3, [r7, #28]
 8001852:	005b      	lsls	r3, r3, #1
 8001854:	2203      	movs	r2, #3
 8001856:	fa02 f303 	lsl.w	r3, r2, r3
 800185a:	43db      	mvns	r3, r3
 800185c:	69ba      	ldr	r2, [r7, #24]
 800185e:	4013      	ands	r3, r2
 8001860:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001862:	683b      	ldr	r3, [r7, #0]
 8001864:	68da      	ldr	r2, [r3, #12]
 8001866:	69fb      	ldr	r3, [r7, #28]
 8001868:	005b      	lsls	r3, r3, #1
 800186a:	fa02 f303 	lsl.w	r3, r2, r3
 800186e:	69ba      	ldr	r2, [r7, #24]
 8001870:	4313      	orrs	r3, r2
 8001872:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	69ba      	ldr	r2, [r7, #24]
 8001878:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	685b      	ldr	r3, [r3, #4]
 800187e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001880:	2201      	movs	r2, #1
 8001882:	69fb      	ldr	r3, [r7, #28]
 8001884:	fa02 f303 	lsl.w	r3, r2, r3
 8001888:	43db      	mvns	r3, r3
 800188a:	69ba      	ldr	r2, [r7, #24]
 800188c:	4013      	ands	r3, r2
 800188e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001890:	683b      	ldr	r3, [r7, #0]
 8001892:	685b      	ldr	r3, [r3, #4]
 8001894:	091b      	lsrs	r3, r3, #4
 8001896:	f003 0201 	and.w	r2, r3, #1
 800189a:	69fb      	ldr	r3, [r7, #28]
 800189c:	fa02 f303 	lsl.w	r3, r2, r3
 80018a0:	69ba      	ldr	r2, [r7, #24]
 80018a2:	4313      	orrs	r3, r2
 80018a4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	69ba      	ldr	r2, [r7, #24]
 80018aa:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80018ac:	683b      	ldr	r3, [r7, #0]
 80018ae:	685b      	ldr	r3, [r3, #4]
 80018b0:	f003 0303 	and.w	r3, r3, #3
 80018b4:	2b03      	cmp	r3, #3
 80018b6:	d017      	beq.n	80018e8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	68db      	ldr	r3, [r3, #12]
 80018bc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80018be:	69fb      	ldr	r3, [r7, #28]
 80018c0:	005b      	lsls	r3, r3, #1
 80018c2:	2203      	movs	r2, #3
 80018c4:	fa02 f303 	lsl.w	r3, r2, r3
 80018c8:	43db      	mvns	r3, r3
 80018ca:	69ba      	ldr	r2, [r7, #24]
 80018cc:	4013      	ands	r3, r2
 80018ce:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80018d0:	683b      	ldr	r3, [r7, #0]
 80018d2:	689a      	ldr	r2, [r3, #8]
 80018d4:	69fb      	ldr	r3, [r7, #28]
 80018d6:	005b      	lsls	r3, r3, #1
 80018d8:	fa02 f303 	lsl.w	r3, r2, r3
 80018dc:	69ba      	ldr	r2, [r7, #24]
 80018de:	4313      	orrs	r3, r2
 80018e0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	69ba      	ldr	r2, [r7, #24]
 80018e6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80018e8:	683b      	ldr	r3, [r7, #0]
 80018ea:	685b      	ldr	r3, [r3, #4]
 80018ec:	f003 0303 	and.w	r3, r3, #3
 80018f0:	2b02      	cmp	r3, #2
 80018f2:	d123      	bne.n	800193c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80018f4:	69fb      	ldr	r3, [r7, #28]
 80018f6:	08da      	lsrs	r2, r3, #3
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	3208      	adds	r2, #8
 80018fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001900:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001902:	69fb      	ldr	r3, [r7, #28]
 8001904:	f003 0307 	and.w	r3, r3, #7
 8001908:	009b      	lsls	r3, r3, #2
 800190a:	220f      	movs	r2, #15
 800190c:	fa02 f303 	lsl.w	r3, r2, r3
 8001910:	43db      	mvns	r3, r3
 8001912:	69ba      	ldr	r2, [r7, #24]
 8001914:	4013      	ands	r3, r2
 8001916:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001918:	683b      	ldr	r3, [r7, #0]
 800191a:	691a      	ldr	r2, [r3, #16]
 800191c:	69fb      	ldr	r3, [r7, #28]
 800191e:	f003 0307 	and.w	r3, r3, #7
 8001922:	009b      	lsls	r3, r3, #2
 8001924:	fa02 f303 	lsl.w	r3, r2, r3
 8001928:	69ba      	ldr	r2, [r7, #24]
 800192a:	4313      	orrs	r3, r2
 800192c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800192e:	69fb      	ldr	r3, [r7, #28]
 8001930:	08da      	lsrs	r2, r3, #3
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	3208      	adds	r2, #8
 8001936:	69b9      	ldr	r1, [r7, #24]
 8001938:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001942:	69fb      	ldr	r3, [r7, #28]
 8001944:	005b      	lsls	r3, r3, #1
 8001946:	2203      	movs	r2, #3
 8001948:	fa02 f303 	lsl.w	r3, r2, r3
 800194c:	43db      	mvns	r3, r3
 800194e:	69ba      	ldr	r2, [r7, #24]
 8001950:	4013      	ands	r3, r2
 8001952:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001954:	683b      	ldr	r3, [r7, #0]
 8001956:	685b      	ldr	r3, [r3, #4]
 8001958:	f003 0203 	and.w	r2, r3, #3
 800195c:	69fb      	ldr	r3, [r7, #28]
 800195e:	005b      	lsls	r3, r3, #1
 8001960:	fa02 f303 	lsl.w	r3, r2, r3
 8001964:	69ba      	ldr	r2, [r7, #24]
 8001966:	4313      	orrs	r3, r2
 8001968:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	69ba      	ldr	r2, [r7, #24]
 800196e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001970:	683b      	ldr	r3, [r7, #0]
 8001972:	685b      	ldr	r3, [r3, #4]
 8001974:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001978:	2b00      	cmp	r3, #0
 800197a:	f000 80b4 	beq.w	8001ae6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800197e:	2300      	movs	r3, #0
 8001980:	60fb      	str	r3, [r7, #12]
 8001982:	4b60      	ldr	r3, [pc, #384]	@ (8001b04 <HAL_GPIO_Init+0x30c>)
 8001984:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001986:	4a5f      	ldr	r2, [pc, #380]	@ (8001b04 <HAL_GPIO_Init+0x30c>)
 8001988:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800198c:	6453      	str	r3, [r2, #68]	@ 0x44
 800198e:	4b5d      	ldr	r3, [pc, #372]	@ (8001b04 <HAL_GPIO_Init+0x30c>)
 8001990:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001992:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001996:	60fb      	str	r3, [r7, #12]
 8001998:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800199a:	4a5b      	ldr	r2, [pc, #364]	@ (8001b08 <HAL_GPIO_Init+0x310>)
 800199c:	69fb      	ldr	r3, [r7, #28]
 800199e:	089b      	lsrs	r3, r3, #2
 80019a0:	3302      	adds	r3, #2
 80019a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80019a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80019a8:	69fb      	ldr	r3, [r7, #28]
 80019aa:	f003 0303 	and.w	r3, r3, #3
 80019ae:	009b      	lsls	r3, r3, #2
 80019b0:	220f      	movs	r2, #15
 80019b2:	fa02 f303 	lsl.w	r3, r2, r3
 80019b6:	43db      	mvns	r3, r3
 80019b8:	69ba      	ldr	r2, [r7, #24]
 80019ba:	4013      	ands	r3, r2
 80019bc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	4a52      	ldr	r2, [pc, #328]	@ (8001b0c <HAL_GPIO_Init+0x314>)
 80019c2:	4293      	cmp	r3, r2
 80019c4:	d02b      	beq.n	8001a1e <HAL_GPIO_Init+0x226>
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	4a51      	ldr	r2, [pc, #324]	@ (8001b10 <HAL_GPIO_Init+0x318>)
 80019ca:	4293      	cmp	r3, r2
 80019cc:	d025      	beq.n	8001a1a <HAL_GPIO_Init+0x222>
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	4a50      	ldr	r2, [pc, #320]	@ (8001b14 <HAL_GPIO_Init+0x31c>)
 80019d2:	4293      	cmp	r3, r2
 80019d4:	d01f      	beq.n	8001a16 <HAL_GPIO_Init+0x21e>
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	4a4f      	ldr	r2, [pc, #316]	@ (8001b18 <HAL_GPIO_Init+0x320>)
 80019da:	4293      	cmp	r3, r2
 80019dc:	d019      	beq.n	8001a12 <HAL_GPIO_Init+0x21a>
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	4a4e      	ldr	r2, [pc, #312]	@ (8001b1c <HAL_GPIO_Init+0x324>)
 80019e2:	4293      	cmp	r3, r2
 80019e4:	d013      	beq.n	8001a0e <HAL_GPIO_Init+0x216>
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	4a4d      	ldr	r2, [pc, #308]	@ (8001b20 <HAL_GPIO_Init+0x328>)
 80019ea:	4293      	cmp	r3, r2
 80019ec:	d00d      	beq.n	8001a0a <HAL_GPIO_Init+0x212>
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	4a4c      	ldr	r2, [pc, #304]	@ (8001b24 <HAL_GPIO_Init+0x32c>)
 80019f2:	4293      	cmp	r3, r2
 80019f4:	d007      	beq.n	8001a06 <HAL_GPIO_Init+0x20e>
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	4a4b      	ldr	r2, [pc, #300]	@ (8001b28 <HAL_GPIO_Init+0x330>)
 80019fa:	4293      	cmp	r3, r2
 80019fc:	d101      	bne.n	8001a02 <HAL_GPIO_Init+0x20a>
 80019fe:	2307      	movs	r3, #7
 8001a00:	e00e      	b.n	8001a20 <HAL_GPIO_Init+0x228>
 8001a02:	2308      	movs	r3, #8
 8001a04:	e00c      	b.n	8001a20 <HAL_GPIO_Init+0x228>
 8001a06:	2306      	movs	r3, #6
 8001a08:	e00a      	b.n	8001a20 <HAL_GPIO_Init+0x228>
 8001a0a:	2305      	movs	r3, #5
 8001a0c:	e008      	b.n	8001a20 <HAL_GPIO_Init+0x228>
 8001a0e:	2304      	movs	r3, #4
 8001a10:	e006      	b.n	8001a20 <HAL_GPIO_Init+0x228>
 8001a12:	2303      	movs	r3, #3
 8001a14:	e004      	b.n	8001a20 <HAL_GPIO_Init+0x228>
 8001a16:	2302      	movs	r3, #2
 8001a18:	e002      	b.n	8001a20 <HAL_GPIO_Init+0x228>
 8001a1a:	2301      	movs	r3, #1
 8001a1c:	e000      	b.n	8001a20 <HAL_GPIO_Init+0x228>
 8001a1e:	2300      	movs	r3, #0
 8001a20:	69fa      	ldr	r2, [r7, #28]
 8001a22:	f002 0203 	and.w	r2, r2, #3
 8001a26:	0092      	lsls	r2, r2, #2
 8001a28:	4093      	lsls	r3, r2
 8001a2a:	69ba      	ldr	r2, [r7, #24]
 8001a2c:	4313      	orrs	r3, r2
 8001a2e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001a30:	4935      	ldr	r1, [pc, #212]	@ (8001b08 <HAL_GPIO_Init+0x310>)
 8001a32:	69fb      	ldr	r3, [r7, #28]
 8001a34:	089b      	lsrs	r3, r3, #2
 8001a36:	3302      	adds	r3, #2
 8001a38:	69ba      	ldr	r2, [r7, #24]
 8001a3a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001a3e:	4b3b      	ldr	r3, [pc, #236]	@ (8001b2c <HAL_GPIO_Init+0x334>)
 8001a40:	689b      	ldr	r3, [r3, #8]
 8001a42:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a44:	693b      	ldr	r3, [r7, #16]
 8001a46:	43db      	mvns	r3, r3
 8001a48:	69ba      	ldr	r2, [r7, #24]
 8001a4a:	4013      	ands	r3, r2
 8001a4c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001a4e:	683b      	ldr	r3, [r7, #0]
 8001a50:	685b      	ldr	r3, [r3, #4]
 8001a52:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d003      	beq.n	8001a62 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001a5a:	69ba      	ldr	r2, [r7, #24]
 8001a5c:	693b      	ldr	r3, [r7, #16]
 8001a5e:	4313      	orrs	r3, r2
 8001a60:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001a62:	4a32      	ldr	r2, [pc, #200]	@ (8001b2c <HAL_GPIO_Init+0x334>)
 8001a64:	69bb      	ldr	r3, [r7, #24]
 8001a66:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001a68:	4b30      	ldr	r3, [pc, #192]	@ (8001b2c <HAL_GPIO_Init+0x334>)
 8001a6a:	68db      	ldr	r3, [r3, #12]
 8001a6c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a6e:	693b      	ldr	r3, [r7, #16]
 8001a70:	43db      	mvns	r3, r3
 8001a72:	69ba      	ldr	r2, [r7, #24]
 8001a74:	4013      	ands	r3, r2
 8001a76:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001a78:	683b      	ldr	r3, [r7, #0]
 8001a7a:	685b      	ldr	r3, [r3, #4]
 8001a7c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d003      	beq.n	8001a8c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001a84:	69ba      	ldr	r2, [r7, #24]
 8001a86:	693b      	ldr	r3, [r7, #16]
 8001a88:	4313      	orrs	r3, r2
 8001a8a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001a8c:	4a27      	ldr	r2, [pc, #156]	@ (8001b2c <HAL_GPIO_Init+0x334>)
 8001a8e:	69bb      	ldr	r3, [r7, #24]
 8001a90:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001a92:	4b26      	ldr	r3, [pc, #152]	@ (8001b2c <HAL_GPIO_Init+0x334>)
 8001a94:	685b      	ldr	r3, [r3, #4]
 8001a96:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a98:	693b      	ldr	r3, [r7, #16]
 8001a9a:	43db      	mvns	r3, r3
 8001a9c:	69ba      	ldr	r2, [r7, #24]
 8001a9e:	4013      	ands	r3, r2
 8001aa0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001aa2:	683b      	ldr	r3, [r7, #0]
 8001aa4:	685b      	ldr	r3, [r3, #4]
 8001aa6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d003      	beq.n	8001ab6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001aae:	69ba      	ldr	r2, [r7, #24]
 8001ab0:	693b      	ldr	r3, [r7, #16]
 8001ab2:	4313      	orrs	r3, r2
 8001ab4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001ab6:	4a1d      	ldr	r2, [pc, #116]	@ (8001b2c <HAL_GPIO_Init+0x334>)
 8001ab8:	69bb      	ldr	r3, [r7, #24]
 8001aba:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001abc:	4b1b      	ldr	r3, [pc, #108]	@ (8001b2c <HAL_GPIO_Init+0x334>)
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ac2:	693b      	ldr	r3, [r7, #16]
 8001ac4:	43db      	mvns	r3, r3
 8001ac6:	69ba      	ldr	r2, [r7, #24]
 8001ac8:	4013      	ands	r3, r2
 8001aca:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001acc:	683b      	ldr	r3, [r7, #0]
 8001ace:	685b      	ldr	r3, [r3, #4]
 8001ad0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d003      	beq.n	8001ae0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001ad8:	69ba      	ldr	r2, [r7, #24]
 8001ada:	693b      	ldr	r3, [r7, #16]
 8001adc:	4313      	orrs	r3, r2
 8001ade:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001ae0:	4a12      	ldr	r2, [pc, #72]	@ (8001b2c <HAL_GPIO_Init+0x334>)
 8001ae2:	69bb      	ldr	r3, [r7, #24]
 8001ae4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001ae6:	69fb      	ldr	r3, [r7, #28]
 8001ae8:	3301      	adds	r3, #1
 8001aea:	61fb      	str	r3, [r7, #28]
 8001aec:	69fb      	ldr	r3, [r7, #28]
 8001aee:	2b0f      	cmp	r3, #15
 8001af0:	f67f ae90 	bls.w	8001814 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001af4:	bf00      	nop
 8001af6:	bf00      	nop
 8001af8:	3724      	adds	r7, #36	@ 0x24
 8001afa:	46bd      	mov	sp, r7
 8001afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b00:	4770      	bx	lr
 8001b02:	bf00      	nop
 8001b04:	40023800 	.word	0x40023800
 8001b08:	40013800 	.word	0x40013800
 8001b0c:	40020000 	.word	0x40020000
 8001b10:	40020400 	.word	0x40020400
 8001b14:	40020800 	.word	0x40020800
 8001b18:	40020c00 	.word	0x40020c00
 8001b1c:	40021000 	.word	0x40021000
 8001b20:	40021400 	.word	0x40021400
 8001b24:	40021800 	.word	0x40021800
 8001b28:	40021c00 	.word	0x40021c00
 8001b2c:	40013c00 	.word	0x40013c00

08001b30 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001b30:	b480      	push	{r7}
 8001b32:	b083      	sub	sp, #12
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	6078      	str	r0, [r7, #4]
 8001b38:	460b      	mov	r3, r1
 8001b3a:	807b      	strh	r3, [r7, #2]
 8001b3c:	4613      	mov	r3, r2
 8001b3e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001b40:	787b      	ldrb	r3, [r7, #1]
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d003      	beq.n	8001b4e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001b46:	887a      	ldrh	r2, [r7, #2]
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001b4c:	e003      	b.n	8001b56 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001b4e:	887b      	ldrh	r3, [r7, #2]
 8001b50:	041a      	lsls	r2, r3, #16
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	619a      	str	r2, [r3, #24]
}
 8001b56:	bf00      	nop
 8001b58:	370c      	adds	r7, #12
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b60:	4770      	bx	lr
	...

08001b64 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	b086      	sub	sp, #24
 8001b68:	af00      	add	r7, sp, #0
 8001b6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d101      	bne.n	8001b76 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001b72:	2301      	movs	r3, #1
 8001b74:	e267      	b.n	8002046 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	f003 0301 	and.w	r3, r3, #1
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d075      	beq.n	8001c6e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001b82:	4b88      	ldr	r3, [pc, #544]	@ (8001da4 <HAL_RCC_OscConfig+0x240>)
 8001b84:	689b      	ldr	r3, [r3, #8]
 8001b86:	f003 030c 	and.w	r3, r3, #12
 8001b8a:	2b04      	cmp	r3, #4
 8001b8c:	d00c      	beq.n	8001ba8 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001b8e:	4b85      	ldr	r3, [pc, #532]	@ (8001da4 <HAL_RCC_OscConfig+0x240>)
 8001b90:	689b      	ldr	r3, [r3, #8]
 8001b92:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001b96:	2b08      	cmp	r3, #8
 8001b98:	d112      	bne.n	8001bc0 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001b9a:	4b82      	ldr	r3, [pc, #520]	@ (8001da4 <HAL_RCC_OscConfig+0x240>)
 8001b9c:	685b      	ldr	r3, [r3, #4]
 8001b9e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001ba2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001ba6:	d10b      	bne.n	8001bc0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ba8:	4b7e      	ldr	r3, [pc, #504]	@ (8001da4 <HAL_RCC_OscConfig+0x240>)
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d05b      	beq.n	8001c6c <HAL_RCC_OscConfig+0x108>
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	685b      	ldr	r3, [r3, #4]
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d157      	bne.n	8001c6c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001bbc:	2301      	movs	r3, #1
 8001bbe:	e242      	b.n	8002046 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	685b      	ldr	r3, [r3, #4]
 8001bc4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001bc8:	d106      	bne.n	8001bd8 <HAL_RCC_OscConfig+0x74>
 8001bca:	4b76      	ldr	r3, [pc, #472]	@ (8001da4 <HAL_RCC_OscConfig+0x240>)
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	4a75      	ldr	r2, [pc, #468]	@ (8001da4 <HAL_RCC_OscConfig+0x240>)
 8001bd0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001bd4:	6013      	str	r3, [r2, #0]
 8001bd6:	e01d      	b.n	8001c14 <HAL_RCC_OscConfig+0xb0>
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	685b      	ldr	r3, [r3, #4]
 8001bdc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001be0:	d10c      	bne.n	8001bfc <HAL_RCC_OscConfig+0x98>
 8001be2:	4b70      	ldr	r3, [pc, #448]	@ (8001da4 <HAL_RCC_OscConfig+0x240>)
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	4a6f      	ldr	r2, [pc, #444]	@ (8001da4 <HAL_RCC_OscConfig+0x240>)
 8001be8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001bec:	6013      	str	r3, [r2, #0]
 8001bee:	4b6d      	ldr	r3, [pc, #436]	@ (8001da4 <HAL_RCC_OscConfig+0x240>)
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	4a6c      	ldr	r2, [pc, #432]	@ (8001da4 <HAL_RCC_OscConfig+0x240>)
 8001bf4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001bf8:	6013      	str	r3, [r2, #0]
 8001bfa:	e00b      	b.n	8001c14 <HAL_RCC_OscConfig+0xb0>
 8001bfc:	4b69      	ldr	r3, [pc, #420]	@ (8001da4 <HAL_RCC_OscConfig+0x240>)
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	4a68      	ldr	r2, [pc, #416]	@ (8001da4 <HAL_RCC_OscConfig+0x240>)
 8001c02:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001c06:	6013      	str	r3, [r2, #0]
 8001c08:	4b66      	ldr	r3, [pc, #408]	@ (8001da4 <HAL_RCC_OscConfig+0x240>)
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	4a65      	ldr	r2, [pc, #404]	@ (8001da4 <HAL_RCC_OscConfig+0x240>)
 8001c0e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001c12:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	685b      	ldr	r3, [r3, #4]
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d013      	beq.n	8001c44 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c1c:	f7ff fcd6 	bl	80015cc <HAL_GetTick>
 8001c20:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c22:	e008      	b.n	8001c36 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c24:	f7ff fcd2 	bl	80015cc <HAL_GetTick>
 8001c28:	4602      	mov	r2, r0
 8001c2a:	693b      	ldr	r3, [r7, #16]
 8001c2c:	1ad3      	subs	r3, r2, r3
 8001c2e:	2b64      	cmp	r3, #100	@ 0x64
 8001c30:	d901      	bls.n	8001c36 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001c32:	2303      	movs	r3, #3
 8001c34:	e207      	b.n	8002046 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c36:	4b5b      	ldr	r3, [pc, #364]	@ (8001da4 <HAL_RCC_OscConfig+0x240>)
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d0f0      	beq.n	8001c24 <HAL_RCC_OscConfig+0xc0>
 8001c42:	e014      	b.n	8001c6e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c44:	f7ff fcc2 	bl	80015cc <HAL_GetTick>
 8001c48:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c4a:	e008      	b.n	8001c5e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c4c:	f7ff fcbe 	bl	80015cc <HAL_GetTick>
 8001c50:	4602      	mov	r2, r0
 8001c52:	693b      	ldr	r3, [r7, #16]
 8001c54:	1ad3      	subs	r3, r2, r3
 8001c56:	2b64      	cmp	r3, #100	@ 0x64
 8001c58:	d901      	bls.n	8001c5e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001c5a:	2303      	movs	r3, #3
 8001c5c:	e1f3      	b.n	8002046 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c5e:	4b51      	ldr	r3, [pc, #324]	@ (8001da4 <HAL_RCC_OscConfig+0x240>)
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d1f0      	bne.n	8001c4c <HAL_RCC_OscConfig+0xe8>
 8001c6a:	e000      	b.n	8001c6e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c6c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	f003 0302 	and.w	r3, r3, #2
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d063      	beq.n	8001d42 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001c7a:	4b4a      	ldr	r3, [pc, #296]	@ (8001da4 <HAL_RCC_OscConfig+0x240>)
 8001c7c:	689b      	ldr	r3, [r3, #8]
 8001c7e:	f003 030c 	and.w	r3, r3, #12
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d00b      	beq.n	8001c9e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001c86:	4b47      	ldr	r3, [pc, #284]	@ (8001da4 <HAL_RCC_OscConfig+0x240>)
 8001c88:	689b      	ldr	r3, [r3, #8]
 8001c8a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001c8e:	2b08      	cmp	r3, #8
 8001c90:	d11c      	bne.n	8001ccc <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001c92:	4b44      	ldr	r3, [pc, #272]	@ (8001da4 <HAL_RCC_OscConfig+0x240>)
 8001c94:	685b      	ldr	r3, [r3, #4]
 8001c96:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d116      	bne.n	8001ccc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c9e:	4b41      	ldr	r3, [pc, #260]	@ (8001da4 <HAL_RCC_OscConfig+0x240>)
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	f003 0302 	and.w	r3, r3, #2
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d005      	beq.n	8001cb6 <HAL_RCC_OscConfig+0x152>
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	68db      	ldr	r3, [r3, #12]
 8001cae:	2b01      	cmp	r3, #1
 8001cb0:	d001      	beq.n	8001cb6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001cb2:	2301      	movs	r3, #1
 8001cb4:	e1c7      	b.n	8002046 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001cb6:	4b3b      	ldr	r3, [pc, #236]	@ (8001da4 <HAL_RCC_OscConfig+0x240>)
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	691b      	ldr	r3, [r3, #16]
 8001cc2:	00db      	lsls	r3, r3, #3
 8001cc4:	4937      	ldr	r1, [pc, #220]	@ (8001da4 <HAL_RCC_OscConfig+0x240>)
 8001cc6:	4313      	orrs	r3, r2
 8001cc8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001cca:	e03a      	b.n	8001d42 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	68db      	ldr	r3, [r3, #12]
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d020      	beq.n	8001d16 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001cd4:	4b34      	ldr	r3, [pc, #208]	@ (8001da8 <HAL_RCC_OscConfig+0x244>)
 8001cd6:	2201      	movs	r2, #1
 8001cd8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cda:	f7ff fc77 	bl	80015cc <HAL_GetTick>
 8001cde:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ce0:	e008      	b.n	8001cf4 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ce2:	f7ff fc73 	bl	80015cc <HAL_GetTick>
 8001ce6:	4602      	mov	r2, r0
 8001ce8:	693b      	ldr	r3, [r7, #16]
 8001cea:	1ad3      	subs	r3, r2, r3
 8001cec:	2b02      	cmp	r3, #2
 8001cee:	d901      	bls.n	8001cf4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001cf0:	2303      	movs	r3, #3
 8001cf2:	e1a8      	b.n	8002046 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cf4:	4b2b      	ldr	r3, [pc, #172]	@ (8001da4 <HAL_RCC_OscConfig+0x240>)
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	f003 0302 	and.w	r3, r3, #2
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d0f0      	beq.n	8001ce2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d00:	4b28      	ldr	r3, [pc, #160]	@ (8001da4 <HAL_RCC_OscConfig+0x240>)
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	691b      	ldr	r3, [r3, #16]
 8001d0c:	00db      	lsls	r3, r3, #3
 8001d0e:	4925      	ldr	r1, [pc, #148]	@ (8001da4 <HAL_RCC_OscConfig+0x240>)
 8001d10:	4313      	orrs	r3, r2
 8001d12:	600b      	str	r3, [r1, #0]
 8001d14:	e015      	b.n	8001d42 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001d16:	4b24      	ldr	r3, [pc, #144]	@ (8001da8 <HAL_RCC_OscConfig+0x244>)
 8001d18:	2200      	movs	r2, #0
 8001d1a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d1c:	f7ff fc56 	bl	80015cc <HAL_GetTick>
 8001d20:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d22:	e008      	b.n	8001d36 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001d24:	f7ff fc52 	bl	80015cc <HAL_GetTick>
 8001d28:	4602      	mov	r2, r0
 8001d2a:	693b      	ldr	r3, [r7, #16]
 8001d2c:	1ad3      	subs	r3, r2, r3
 8001d2e:	2b02      	cmp	r3, #2
 8001d30:	d901      	bls.n	8001d36 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001d32:	2303      	movs	r3, #3
 8001d34:	e187      	b.n	8002046 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d36:	4b1b      	ldr	r3, [pc, #108]	@ (8001da4 <HAL_RCC_OscConfig+0x240>)
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	f003 0302 	and.w	r3, r3, #2
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d1f0      	bne.n	8001d24 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	f003 0308 	and.w	r3, r3, #8
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d036      	beq.n	8001dbc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	695b      	ldr	r3, [r3, #20]
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d016      	beq.n	8001d84 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001d56:	4b15      	ldr	r3, [pc, #84]	@ (8001dac <HAL_RCC_OscConfig+0x248>)
 8001d58:	2201      	movs	r2, #1
 8001d5a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d5c:	f7ff fc36 	bl	80015cc <HAL_GetTick>
 8001d60:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d62:	e008      	b.n	8001d76 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d64:	f7ff fc32 	bl	80015cc <HAL_GetTick>
 8001d68:	4602      	mov	r2, r0
 8001d6a:	693b      	ldr	r3, [r7, #16]
 8001d6c:	1ad3      	subs	r3, r2, r3
 8001d6e:	2b02      	cmp	r3, #2
 8001d70:	d901      	bls.n	8001d76 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001d72:	2303      	movs	r3, #3
 8001d74:	e167      	b.n	8002046 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d76:	4b0b      	ldr	r3, [pc, #44]	@ (8001da4 <HAL_RCC_OscConfig+0x240>)
 8001d78:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001d7a:	f003 0302 	and.w	r3, r3, #2
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d0f0      	beq.n	8001d64 <HAL_RCC_OscConfig+0x200>
 8001d82:	e01b      	b.n	8001dbc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001d84:	4b09      	ldr	r3, [pc, #36]	@ (8001dac <HAL_RCC_OscConfig+0x248>)
 8001d86:	2200      	movs	r2, #0
 8001d88:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d8a:	f7ff fc1f 	bl	80015cc <HAL_GetTick>
 8001d8e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d90:	e00e      	b.n	8001db0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d92:	f7ff fc1b 	bl	80015cc <HAL_GetTick>
 8001d96:	4602      	mov	r2, r0
 8001d98:	693b      	ldr	r3, [r7, #16]
 8001d9a:	1ad3      	subs	r3, r2, r3
 8001d9c:	2b02      	cmp	r3, #2
 8001d9e:	d907      	bls.n	8001db0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001da0:	2303      	movs	r3, #3
 8001da2:	e150      	b.n	8002046 <HAL_RCC_OscConfig+0x4e2>
 8001da4:	40023800 	.word	0x40023800
 8001da8:	42470000 	.word	0x42470000
 8001dac:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001db0:	4b88      	ldr	r3, [pc, #544]	@ (8001fd4 <HAL_RCC_OscConfig+0x470>)
 8001db2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001db4:	f003 0302 	and.w	r3, r3, #2
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d1ea      	bne.n	8001d92 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	f003 0304 	and.w	r3, r3, #4
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	f000 8097 	beq.w	8001ef8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001dca:	2300      	movs	r3, #0
 8001dcc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001dce:	4b81      	ldr	r3, [pc, #516]	@ (8001fd4 <HAL_RCC_OscConfig+0x470>)
 8001dd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dd2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d10f      	bne.n	8001dfa <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001dda:	2300      	movs	r3, #0
 8001ddc:	60bb      	str	r3, [r7, #8]
 8001dde:	4b7d      	ldr	r3, [pc, #500]	@ (8001fd4 <HAL_RCC_OscConfig+0x470>)
 8001de0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001de2:	4a7c      	ldr	r2, [pc, #496]	@ (8001fd4 <HAL_RCC_OscConfig+0x470>)
 8001de4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001de8:	6413      	str	r3, [r2, #64]	@ 0x40
 8001dea:	4b7a      	ldr	r3, [pc, #488]	@ (8001fd4 <HAL_RCC_OscConfig+0x470>)
 8001dec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001df2:	60bb      	str	r3, [r7, #8]
 8001df4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001df6:	2301      	movs	r3, #1
 8001df8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001dfa:	4b77      	ldr	r3, [pc, #476]	@ (8001fd8 <HAL_RCC_OscConfig+0x474>)
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d118      	bne.n	8001e38 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001e06:	4b74      	ldr	r3, [pc, #464]	@ (8001fd8 <HAL_RCC_OscConfig+0x474>)
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	4a73      	ldr	r2, [pc, #460]	@ (8001fd8 <HAL_RCC_OscConfig+0x474>)
 8001e0c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001e10:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001e12:	f7ff fbdb 	bl	80015cc <HAL_GetTick>
 8001e16:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e18:	e008      	b.n	8001e2c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001e1a:	f7ff fbd7 	bl	80015cc <HAL_GetTick>
 8001e1e:	4602      	mov	r2, r0
 8001e20:	693b      	ldr	r3, [r7, #16]
 8001e22:	1ad3      	subs	r3, r2, r3
 8001e24:	2b02      	cmp	r3, #2
 8001e26:	d901      	bls.n	8001e2c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001e28:	2303      	movs	r3, #3
 8001e2a:	e10c      	b.n	8002046 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e2c:	4b6a      	ldr	r3, [pc, #424]	@ (8001fd8 <HAL_RCC_OscConfig+0x474>)
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d0f0      	beq.n	8001e1a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	689b      	ldr	r3, [r3, #8]
 8001e3c:	2b01      	cmp	r3, #1
 8001e3e:	d106      	bne.n	8001e4e <HAL_RCC_OscConfig+0x2ea>
 8001e40:	4b64      	ldr	r3, [pc, #400]	@ (8001fd4 <HAL_RCC_OscConfig+0x470>)
 8001e42:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e44:	4a63      	ldr	r2, [pc, #396]	@ (8001fd4 <HAL_RCC_OscConfig+0x470>)
 8001e46:	f043 0301 	orr.w	r3, r3, #1
 8001e4a:	6713      	str	r3, [r2, #112]	@ 0x70
 8001e4c:	e01c      	b.n	8001e88 <HAL_RCC_OscConfig+0x324>
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	689b      	ldr	r3, [r3, #8]
 8001e52:	2b05      	cmp	r3, #5
 8001e54:	d10c      	bne.n	8001e70 <HAL_RCC_OscConfig+0x30c>
 8001e56:	4b5f      	ldr	r3, [pc, #380]	@ (8001fd4 <HAL_RCC_OscConfig+0x470>)
 8001e58:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e5a:	4a5e      	ldr	r2, [pc, #376]	@ (8001fd4 <HAL_RCC_OscConfig+0x470>)
 8001e5c:	f043 0304 	orr.w	r3, r3, #4
 8001e60:	6713      	str	r3, [r2, #112]	@ 0x70
 8001e62:	4b5c      	ldr	r3, [pc, #368]	@ (8001fd4 <HAL_RCC_OscConfig+0x470>)
 8001e64:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e66:	4a5b      	ldr	r2, [pc, #364]	@ (8001fd4 <HAL_RCC_OscConfig+0x470>)
 8001e68:	f043 0301 	orr.w	r3, r3, #1
 8001e6c:	6713      	str	r3, [r2, #112]	@ 0x70
 8001e6e:	e00b      	b.n	8001e88 <HAL_RCC_OscConfig+0x324>
 8001e70:	4b58      	ldr	r3, [pc, #352]	@ (8001fd4 <HAL_RCC_OscConfig+0x470>)
 8001e72:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e74:	4a57      	ldr	r2, [pc, #348]	@ (8001fd4 <HAL_RCC_OscConfig+0x470>)
 8001e76:	f023 0301 	bic.w	r3, r3, #1
 8001e7a:	6713      	str	r3, [r2, #112]	@ 0x70
 8001e7c:	4b55      	ldr	r3, [pc, #340]	@ (8001fd4 <HAL_RCC_OscConfig+0x470>)
 8001e7e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e80:	4a54      	ldr	r2, [pc, #336]	@ (8001fd4 <HAL_RCC_OscConfig+0x470>)
 8001e82:	f023 0304 	bic.w	r3, r3, #4
 8001e86:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	689b      	ldr	r3, [r3, #8]
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d015      	beq.n	8001ebc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e90:	f7ff fb9c 	bl	80015cc <HAL_GetTick>
 8001e94:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e96:	e00a      	b.n	8001eae <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e98:	f7ff fb98 	bl	80015cc <HAL_GetTick>
 8001e9c:	4602      	mov	r2, r0
 8001e9e:	693b      	ldr	r3, [r7, #16]
 8001ea0:	1ad3      	subs	r3, r2, r3
 8001ea2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ea6:	4293      	cmp	r3, r2
 8001ea8:	d901      	bls.n	8001eae <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001eaa:	2303      	movs	r3, #3
 8001eac:	e0cb      	b.n	8002046 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001eae:	4b49      	ldr	r3, [pc, #292]	@ (8001fd4 <HAL_RCC_OscConfig+0x470>)
 8001eb0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001eb2:	f003 0302 	and.w	r3, r3, #2
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d0ee      	beq.n	8001e98 <HAL_RCC_OscConfig+0x334>
 8001eba:	e014      	b.n	8001ee6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ebc:	f7ff fb86 	bl	80015cc <HAL_GetTick>
 8001ec0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ec2:	e00a      	b.n	8001eda <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ec4:	f7ff fb82 	bl	80015cc <HAL_GetTick>
 8001ec8:	4602      	mov	r2, r0
 8001eca:	693b      	ldr	r3, [r7, #16]
 8001ecc:	1ad3      	subs	r3, r2, r3
 8001ece:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ed2:	4293      	cmp	r3, r2
 8001ed4:	d901      	bls.n	8001eda <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001ed6:	2303      	movs	r3, #3
 8001ed8:	e0b5      	b.n	8002046 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001eda:	4b3e      	ldr	r3, [pc, #248]	@ (8001fd4 <HAL_RCC_OscConfig+0x470>)
 8001edc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ede:	f003 0302 	and.w	r3, r3, #2
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d1ee      	bne.n	8001ec4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001ee6:	7dfb      	ldrb	r3, [r7, #23]
 8001ee8:	2b01      	cmp	r3, #1
 8001eea:	d105      	bne.n	8001ef8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001eec:	4b39      	ldr	r3, [pc, #228]	@ (8001fd4 <HAL_RCC_OscConfig+0x470>)
 8001eee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ef0:	4a38      	ldr	r2, [pc, #224]	@ (8001fd4 <HAL_RCC_OscConfig+0x470>)
 8001ef2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001ef6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	699b      	ldr	r3, [r3, #24]
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	f000 80a1 	beq.w	8002044 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001f02:	4b34      	ldr	r3, [pc, #208]	@ (8001fd4 <HAL_RCC_OscConfig+0x470>)
 8001f04:	689b      	ldr	r3, [r3, #8]
 8001f06:	f003 030c 	and.w	r3, r3, #12
 8001f0a:	2b08      	cmp	r3, #8
 8001f0c:	d05c      	beq.n	8001fc8 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	699b      	ldr	r3, [r3, #24]
 8001f12:	2b02      	cmp	r3, #2
 8001f14:	d141      	bne.n	8001f9a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f16:	4b31      	ldr	r3, [pc, #196]	@ (8001fdc <HAL_RCC_OscConfig+0x478>)
 8001f18:	2200      	movs	r2, #0
 8001f1a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f1c:	f7ff fb56 	bl	80015cc <HAL_GetTick>
 8001f20:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f22:	e008      	b.n	8001f36 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f24:	f7ff fb52 	bl	80015cc <HAL_GetTick>
 8001f28:	4602      	mov	r2, r0
 8001f2a:	693b      	ldr	r3, [r7, #16]
 8001f2c:	1ad3      	subs	r3, r2, r3
 8001f2e:	2b02      	cmp	r3, #2
 8001f30:	d901      	bls.n	8001f36 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001f32:	2303      	movs	r3, #3
 8001f34:	e087      	b.n	8002046 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f36:	4b27      	ldr	r3, [pc, #156]	@ (8001fd4 <HAL_RCC_OscConfig+0x470>)
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d1f0      	bne.n	8001f24 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	69da      	ldr	r2, [r3, #28]
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	6a1b      	ldr	r3, [r3, #32]
 8001f4a:	431a      	orrs	r2, r3
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f50:	019b      	lsls	r3, r3, #6
 8001f52:	431a      	orrs	r2, r3
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f58:	085b      	lsrs	r3, r3, #1
 8001f5a:	3b01      	subs	r3, #1
 8001f5c:	041b      	lsls	r3, r3, #16
 8001f5e:	431a      	orrs	r2, r3
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f64:	061b      	lsls	r3, r3, #24
 8001f66:	491b      	ldr	r1, [pc, #108]	@ (8001fd4 <HAL_RCC_OscConfig+0x470>)
 8001f68:	4313      	orrs	r3, r2
 8001f6a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001f6c:	4b1b      	ldr	r3, [pc, #108]	@ (8001fdc <HAL_RCC_OscConfig+0x478>)
 8001f6e:	2201      	movs	r2, #1
 8001f70:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f72:	f7ff fb2b 	bl	80015cc <HAL_GetTick>
 8001f76:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f78:	e008      	b.n	8001f8c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f7a:	f7ff fb27 	bl	80015cc <HAL_GetTick>
 8001f7e:	4602      	mov	r2, r0
 8001f80:	693b      	ldr	r3, [r7, #16]
 8001f82:	1ad3      	subs	r3, r2, r3
 8001f84:	2b02      	cmp	r3, #2
 8001f86:	d901      	bls.n	8001f8c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001f88:	2303      	movs	r3, #3
 8001f8a:	e05c      	b.n	8002046 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f8c:	4b11      	ldr	r3, [pc, #68]	@ (8001fd4 <HAL_RCC_OscConfig+0x470>)
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d0f0      	beq.n	8001f7a <HAL_RCC_OscConfig+0x416>
 8001f98:	e054      	b.n	8002044 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f9a:	4b10      	ldr	r3, [pc, #64]	@ (8001fdc <HAL_RCC_OscConfig+0x478>)
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fa0:	f7ff fb14 	bl	80015cc <HAL_GetTick>
 8001fa4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001fa6:	e008      	b.n	8001fba <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001fa8:	f7ff fb10 	bl	80015cc <HAL_GetTick>
 8001fac:	4602      	mov	r2, r0
 8001fae:	693b      	ldr	r3, [r7, #16]
 8001fb0:	1ad3      	subs	r3, r2, r3
 8001fb2:	2b02      	cmp	r3, #2
 8001fb4:	d901      	bls.n	8001fba <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001fb6:	2303      	movs	r3, #3
 8001fb8:	e045      	b.n	8002046 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001fba:	4b06      	ldr	r3, [pc, #24]	@ (8001fd4 <HAL_RCC_OscConfig+0x470>)
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d1f0      	bne.n	8001fa8 <HAL_RCC_OscConfig+0x444>
 8001fc6:	e03d      	b.n	8002044 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	699b      	ldr	r3, [r3, #24]
 8001fcc:	2b01      	cmp	r3, #1
 8001fce:	d107      	bne.n	8001fe0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001fd0:	2301      	movs	r3, #1
 8001fd2:	e038      	b.n	8002046 <HAL_RCC_OscConfig+0x4e2>
 8001fd4:	40023800 	.word	0x40023800
 8001fd8:	40007000 	.word	0x40007000
 8001fdc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001fe0:	4b1b      	ldr	r3, [pc, #108]	@ (8002050 <HAL_RCC_OscConfig+0x4ec>)
 8001fe2:	685b      	ldr	r3, [r3, #4]
 8001fe4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	699b      	ldr	r3, [r3, #24]
 8001fea:	2b01      	cmp	r3, #1
 8001fec:	d028      	beq.n	8002040 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001ff8:	429a      	cmp	r2, r3
 8001ffa:	d121      	bne.n	8002040 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002006:	429a      	cmp	r2, r3
 8002008:	d11a      	bne.n	8002040 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800200a:	68fa      	ldr	r2, [r7, #12]
 800200c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002010:	4013      	ands	r3, r2
 8002012:	687a      	ldr	r2, [r7, #4]
 8002014:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002016:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002018:	4293      	cmp	r3, r2
 800201a:	d111      	bne.n	8002040 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002026:	085b      	lsrs	r3, r3, #1
 8002028:	3b01      	subs	r3, #1
 800202a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800202c:	429a      	cmp	r2, r3
 800202e:	d107      	bne.n	8002040 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800203a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800203c:	429a      	cmp	r2, r3
 800203e:	d001      	beq.n	8002044 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002040:	2301      	movs	r3, #1
 8002042:	e000      	b.n	8002046 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002044:	2300      	movs	r3, #0
}
 8002046:	4618      	mov	r0, r3
 8002048:	3718      	adds	r7, #24
 800204a:	46bd      	mov	sp, r7
 800204c:	bd80      	pop	{r7, pc}
 800204e:	bf00      	nop
 8002050:	40023800 	.word	0x40023800

08002054 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002054:	b580      	push	{r7, lr}
 8002056:	b084      	sub	sp, #16
 8002058:	af00      	add	r7, sp, #0
 800205a:	6078      	str	r0, [r7, #4]
 800205c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	2b00      	cmp	r3, #0
 8002062:	d101      	bne.n	8002068 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002064:	2301      	movs	r3, #1
 8002066:	e0cc      	b.n	8002202 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002068:	4b68      	ldr	r3, [pc, #416]	@ (800220c <HAL_RCC_ClockConfig+0x1b8>)
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	f003 0307 	and.w	r3, r3, #7
 8002070:	683a      	ldr	r2, [r7, #0]
 8002072:	429a      	cmp	r2, r3
 8002074:	d90c      	bls.n	8002090 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002076:	4b65      	ldr	r3, [pc, #404]	@ (800220c <HAL_RCC_ClockConfig+0x1b8>)
 8002078:	683a      	ldr	r2, [r7, #0]
 800207a:	b2d2      	uxtb	r2, r2
 800207c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800207e:	4b63      	ldr	r3, [pc, #396]	@ (800220c <HAL_RCC_ClockConfig+0x1b8>)
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	f003 0307 	and.w	r3, r3, #7
 8002086:	683a      	ldr	r2, [r7, #0]
 8002088:	429a      	cmp	r2, r3
 800208a:	d001      	beq.n	8002090 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800208c:	2301      	movs	r3, #1
 800208e:	e0b8      	b.n	8002202 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	f003 0302 	and.w	r3, r3, #2
 8002098:	2b00      	cmp	r3, #0
 800209a:	d020      	beq.n	80020de <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	f003 0304 	and.w	r3, r3, #4
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d005      	beq.n	80020b4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80020a8:	4b59      	ldr	r3, [pc, #356]	@ (8002210 <HAL_RCC_ClockConfig+0x1bc>)
 80020aa:	689b      	ldr	r3, [r3, #8]
 80020ac:	4a58      	ldr	r2, [pc, #352]	@ (8002210 <HAL_RCC_ClockConfig+0x1bc>)
 80020ae:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80020b2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	f003 0308 	and.w	r3, r3, #8
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d005      	beq.n	80020cc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80020c0:	4b53      	ldr	r3, [pc, #332]	@ (8002210 <HAL_RCC_ClockConfig+0x1bc>)
 80020c2:	689b      	ldr	r3, [r3, #8]
 80020c4:	4a52      	ldr	r2, [pc, #328]	@ (8002210 <HAL_RCC_ClockConfig+0x1bc>)
 80020c6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80020ca:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80020cc:	4b50      	ldr	r3, [pc, #320]	@ (8002210 <HAL_RCC_ClockConfig+0x1bc>)
 80020ce:	689b      	ldr	r3, [r3, #8]
 80020d0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	689b      	ldr	r3, [r3, #8]
 80020d8:	494d      	ldr	r1, [pc, #308]	@ (8002210 <HAL_RCC_ClockConfig+0x1bc>)
 80020da:	4313      	orrs	r3, r2
 80020dc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	f003 0301 	and.w	r3, r3, #1
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d044      	beq.n	8002174 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	685b      	ldr	r3, [r3, #4]
 80020ee:	2b01      	cmp	r3, #1
 80020f0:	d107      	bne.n	8002102 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020f2:	4b47      	ldr	r3, [pc, #284]	@ (8002210 <HAL_RCC_ClockConfig+0x1bc>)
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d119      	bne.n	8002132 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020fe:	2301      	movs	r3, #1
 8002100:	e07f      	b.n	8002202 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	685b      	ldr	r3, [r3, #4]
 8002106:	2b02      	cmp	r3, #2
 8002108:	d003      	beq.n	8002112 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800210e:	2b03      	cmp	r3, #3
 8002110:	d107      	bne.n	8002122 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002112:	4b3f      	ldr	r3, [pc, #252]	@ (8002210 <HAL_RCC_ClockConfig+0x1bc>)
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800211a:	2b00      	cmp	r3, #0
 800211c:	d109      	bne.n	8002132 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800211e:	2301      	movs	r3, #1
 8002120:	e06f      	b.n	8002202 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002122:	4b3b      	ldr	r3, [pc, #236]	@ (8002210 <HAL_RCC_ClockConfig+0x1bc>)
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	f003 0302 	and.w	r3, r3, #2
 800212a:	2b00      	cmp	r3, #0
 800212c:	d101      	bne.n	8002132 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800212e:	2301      	movs	r3, #1
 8002130:	e067      	b.n	8002202 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002132:	4b37      	ldr	r3, [pc, #220]	@ (8002210 <HAL_RCC_ClockConfig+0x1bc>)
 8002134:	689b      	ldr	r3, [r3, #8]
 8002136:	f023 0203 	bic.w	r2, r3, #3
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	685b      	ldr	r3, [r3, #4]
 800213e:	4934      	ldr	r1, [pc, #208]	@ (8002210 <HAL_RCC_ClockConfig+0x1bc>)
 8002140:	4313      	orrs	r3, r2
 8002142:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002144:	f7ff fa42 	bl	80015cc <HAL_GetTick>
 8002148:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800214a:	e00a      	b.n	8002162 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800214c:	f7ff fa3e 	bl	80015cc <HAL_GetTick>
 8002150:	4602      	mov	r2, r0
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	1ad3      	subs	r3, r2, r3
 8002156:	f241 3288 	movw	r2, #5000	@ 0x1388
 800215a:	4293      	cmp	r3, r2
 800215c:	d901      	bls.n	8002162 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800215e:	2303      	movs	r3, #3
 8002160:	e04f      	b.n	8002202 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002162:	4b2b      	ldr	r3, [pc, #172]	@ (8002210 <HAL_RCC_ClockConfig+0x1bc>)
 8002164:	689b      	ldr	r3, [r3, #8]
 8002166:	f003 020c 	and.w	r2, r3, #12
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	685b      	ldr	r3, [r3, #4]
 800216e:	009b      	lsls	r3, r3, #2
 8002170:	429a      	cmp	r2, r3
 8002172:	d1eb      	bne.n	800214c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002174:	4b25      	ldr	r3, [pc, #148]	@ (800220c <HAL_RCC_ClockConfig+0x1b8>)
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	f003 0307 	and.w	r3, r3, #7
 800217c:	683a      	ldr	r2, [r7, #0]
 800217e:	429a      	cmp	r2, r3
 8002180:	d20c      	bcs.n	800219c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002182:	4b22      	ldr	r3, [pc, #136]	@ (800220c <HAL_RCC_ClockConfig+0x1b8>)
 8002184:	683a      	ldr	r2, [r7, #0]
 8002186:	b2d2      	uxtb	r2, r2
 8002188:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800218a:	4b20      	ldr	r3, [pc, #128]	@ (800220c <HAL_RCC_ClockConfig+0x1b8>)
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	f003 0307 	and.w	r3, r3, #7
 8002192:	683a      	ldr	r2, [r7, #0]
 8002194:	429a      	cmp	r2, r3
 8002196:	d001      	beq.n	800219c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002198:	2301      	movs	r3, #1
 800219a:	e032      	b.n	8002202 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	f003 0304 	and.w	r3, r3, #4
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d008      	beq.n	80021ba <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80021a8:	4b19      	ldr	r3, [pc, #100]	@ (8002210 <HAL_RCC_ClockConfig+0x1bc>)
 80021aa:	689b      	ldr	r3, [r3, #8]
 80021ac:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	68db      	ldr	r3, [r3, #12]
 80021b4:	4916      	ldr	r1, [pc, #88]	@ (8002210 <HAL_RCC_ClockConfig+0x1bc>)
 80021b6:	4313      	orrs	r3, r2
 80021b8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	f003 0308 	and.w	r3, r3, #8
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d009      	beq.n	80021da <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80021c6:	4b12      	ldr	r3, [pc, #72]	@ (8002210 <HAL_RCC_ClockConfig+0x1bc>)
 80021c8:	689b      	ldr	r3, [r3, #8]
 80021ca:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	691b      	ldr	r3, [r3, #16]
 80021d2:	00db      	lsls	r3, r3, #3
 80021d4:	490e      	ldr	r1, [pc, #56]	@ (8002210 <HAL_RCC_ClockConfig+0x1bc>)
 80021d6:	4313      	orrs	r3, r2
 80021d8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80021da:	f000 f821 	bl	8002220 <HAL_RCC_GetSysClockFreq>
 80021de:	4602      	mov	r2, r0
 80021e0:	4b0b      	ldr	r3, [pc, #44]	@ (8002210 <HAL_RCC_ClockConfig+0x1bc>)
 80021e2:	689b      	ldr	r3, [r3, #8]
 80021e4:	091b      	lsrs	r3, r3, #4
 80021e6:	f003 030f 	and.w	r3, r3, #15
 80021ea:	490a      	ldr	r1, [pc, #40]	@ (8002214 <HAL_RCC_ClockConfig+0x1c0>)
 80021ec:	5ccb      	ldrb	r3, [r1, r3]
 80021ee:	fa22 f303 	lsr.w	r3, r2, r3
 80021f2:	4a09      	ldr	r2, [pc, #36]	@ (8002218 <HAL_RCC_ClockConfig+0x1c4>)
 80021f4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80021f6:	4b09      	ldr	r3, [pc, #36]	@ (800221c <HAL_RCC_ClockConfig+0x1c8>)
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	4618      	mov	r0, r3
 80021fc:	f7ff f9a2 	bl	8001544 <HAL_InitTick>

  return HAL_OK;
 8002200:	2300      	movs	r3, #0
}
 8002202:	4618      	mov	r0, r3
 8002204:	3710      	adds	r7, #16
 8002206:	46bd      	mov	sp, r7
 8002208:	bd80      	pop	{r7, pc}
 800220a:	bf00      	nop
 800220c:	40023c00 	.word	0x40023c00
 8002210:	40023800 	.word	0x40023800
 8002214:	08003534 	.word	0x08003534
 8002218:	20000014 	.word	0x20000014
 800221c:	20000018 	.word	0x20000018

08002220 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002220:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002224:	b094      	sub	sp, #80	@ 0x50
 8002226:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002228:	2300      	movs	r3, #0
 800222a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 800222c:	2300      	movs	r3, #0
 800222e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8002230:	2300      	movs	r3, #0
 8002232:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8002234:	2300      	movs	r3, #0
 8002236:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002238:	4b79      	ldr	r3, [pc, #484]	@ (8002420 <HAL_RCC_GetSysClockFreq+0x200>)
 800223a:	689b      	ldr	r3, [r3, #8]
 800223c:	f003 030c 	and.w	r3, r3, #12
 8002240:	2b08      	cmp	r3, #8
 8002242:	d00d      	beq.n	8002260 <HAL_RCC_GetSysClockFreq+0x40>
 8002244:	2b08      	cmp	r3, #8
 8002246:	f200 80e1 	bhi.w	800240c <HAL_RCC_GetSysClockFreq+0x1ec>
 800224a:	2b00      	cmp	r3, #0
 800224c:	d002      	beq.n	8002254 <HAL_RCC_GetSysClockFreq+0x34>
 800224e:	2b04      	cmp	r3, #4
 8002250:	d003      	beq.n	800225a <HAL_RCC_GetSysClockFreq+0x3a>
 8002252:	e0db      	b.n	800240c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002254:	4b73      	ldr	r3, [pc, #460]	@ (8002424 <HAL_RCC_GetSysClockFreq+0x204>)
 8002256:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002258:	e0db      	b.n	8002412 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800225a:	4b73      	ldr	r3, [pc, #460]	@ (8002428 <HAL_RCC_GetSysClockFreq+0x208>)
 800225c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800225e:	e0d8      	b.n	8002412 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002260:	4b6f      	ldr	r3, [pc, #444]	@ (8002420 <HAL_RCC_GetSysClockFreq+0x200>)
 8002262:	685b      	ldr	r3, [r3, #4]
 8002264:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002268:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800226a:	4b6d      	ldr	r3, [pc, #436]	@ (8002420 <HAL_RCC_GetSysClockFreq+0x200>)
 800226c:	685b      	ldr	r3, [r3, #4]
 800226e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002272:	2b00      	cmp	r3, #0
 8002274:	d063      	beq.n	800233e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002276:	4b6a      	ldr	r3, [pc, #424]	@ (8002420 <HAL_RCC_GetSysClockFreq+0x200>)
 8002278:	685b      	ldr	r3, [r3, #4]
 800227a:	099b      	lsrs	r3, r3, #6
 800227c:	2200      	movs	r2, #0
 800227e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002280:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002282:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002284:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002288:	633b      	str	r3, [r7, #48]	@ 0x30
 800228a:	2300      	movs	r3, #0
 800228c:	637b      	str	r3, [r7, #52]	@ 0x34
 800228e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002292:	4622      	mov	r2, r4
 8002294:	462b      	mov	r3, r5
 8002296:	f04f 0000 	mov.w	r0, #0
 800229a:	f04f 0100 	mov.w	r1, #0
 800229e:	0159      	lsls	r1, r3, #5
 80022a0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80022a4:	0150      	lsls	r0, r2, #5
 80022a6:	4602      	mov	r2, r0
 80022a8:	460b      	mov	r3, r1
 80022aa:	4621      	mov	r1, r4
 80022ac:	1a51      	subs	r1, r2, r1
 80022ae:	6139      	str	r1, [r7, #16]
 80022b0:	4629      	mov	r1, r5
 80022b2:	eb63 0301 	sbc.w	r3, r3, r1
 80022b6:	617b      	str	r3, [r7, #20]
 80022b8:	f04f 0200 	mov.w	r2, #0
 80022bc:	f04f 0300 	mov.w	r3, #0
 80022c0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80022c4:	4659      	mov	r1, fp
 80022c6:	018b      	lsls	r3, r1, #6
 80022c8:	4651      	mov	r1, sl
 80022ca:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80022ce:	4651      	mov	r1, sl
 80022d0:	018a      	lsls	r2, r1, #6
 80022d2:	4651      	mov	r1, sl
 80022d4:	ebb2 0801 	subs.w	r8, r2, r1
 80022d8:	4659      	mov	r1, fp
 80022da:	eb63 0901 	sbc.w	r9, r3, r1
 80022de:	f04f 0200 	mov.w	r2, #0
 80022e2:	f04f 0300 	mov.w	r3, #0
 80022e6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80022ea:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80022ee:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80022f2:	4690      	mov	r8, r2
 80022f4:	4699      	mov	r9, r3
 80022f6:	4623      	mov	r3, r4
 80022f8:	eb18 0303 	adds.w	r3, r8, r3
 80022fc:	60bb      	str	r3, [r7, #8]
 80022fe:	462b      	mov	r3, r5
 8002300:	eb49 0303 	adc.w	r3, r9, r3
 8002304:	60fb      	str	r3, [r7, #12]
 8002306:	f04f 0200 	mov.w	r2, #0
 800230a:	f04f 0300 	mov.w	r3, #0
 800230e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002312:	4629      	mov	r1, r5
 8002314:	024b      	lsls	r3, r1, #9
 8002316:	4621      	mov	r1, r4
 8002318:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800231c:	4621      	mov	r1, r4
 800231e:	024a      	lsls	r2, r1, #9
 8002320:	4610      	mov	r0, r2
 8002322:	4619      	mov	r1, r3
 8002324:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002326:	2200      	movs	r2, #0
 8002328:	62bb      	str	r3, [r7, #40]	@ 0x28
 800232a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800232c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002330:	f7fd ff4a 	bl	80001c8 <__aeabi_uldivmod>
 8002334:	4602      	mov	r2, r0
 8002336:	460b      	mov	r3, r1
 8002338:	4613      	mov	r3, r2
 800233a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800233c:	e058      	b.n	80023f0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800233e:	4b38      	ldr	r3, [pc, #224]	@ (8002420 <HAL_RCC_GetSysClockFreq+0x200>)
 8002340:	685b      	ldr	r3, [r3, #4]
 8002342:	099b      	lsrs	r3, r3, #6
 8002344:	2200      	movs	r2, #0
 8002346:	4618      	mov	r0, r3
 8002348:	4611      	mov	r1, r2
 800234a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800234e:	623b      	str	r3, [r7, #32]
 8002350:	2300      	movs	r3, #0
 8002352:	627b      	str	r3, [r7, #36]	@ 0x24
 8002354:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002358:	4642      	mov	r2, r8
 800235a:	464b      	mov	r3, r9
 800235c:	f04f 0000 	mov.w	r0, #0
 8002360:	f04f 0100 	mov.w	r1, #0
 8002364:	0159      	lsls	r1, r3, #5
 8002366:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800236a:	0150      	lsls	r0, r2, #5
 800236c:	4602      	mov	r2, r0
 800236e:	460b      	mov	r3, r1
 8002370:	4641      	mov	r1, r8
 8002372:	ebb2 0a01 	subs.w	sl, r2, r1
 8002376:	4649      	mov	r1, r9
 8002378:	eb63 0b01 	sbc.w	fp, r3, r1
 800237c:	f04f 0200 	mov.w	r2, #0
 8002380:	f04f 0300 	mov.w	r3, #0
 8002384:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002388:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800238c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002390:	ebb2 040a 	subs.w	r4, r2, sl
 8002394:	eb63 050b 	sbc.w	r5, r3, fp
 8002398:	f04f 0200 	mov.w	r2, #0
 800239c:	f04f 0300 	mov.w	r3, #0
 80023a0:	00eb      	lsls	r3, r5, #3
 80023a2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80023a6:	00e2      	lsls	r2, r4, #3
 80023a8:	4614      	mov	r4, r2
 80023aa:	461d      	mov	r5, r3
 80023ac:	4643      	mov	r3, r8
 80023ae:	18e3      	adds	r3, r4, r3
 80023b0:	603b      	str	r3, [r7, #0]
 80023b2:	464b      	mov	r3, r9
 80023b4:	eb45 0303 	adc.w	r3, r5, r3
 80023b8:	607b      	str	r3, [r7, #4]
 80023ba:	f04f 0200 	mov.w	r2, #0
 80023be:	f04f 0300 	mov.w	r3, #0
 80023c2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80023c6:	4629      	mov	r1, r5
 80023c8:	028b      	lsls	r3, r1, #10
 80023ca:	4621      	mov	r1, r4
 80023cc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80023d0:	4621      	mov	r1, r4
 80023d2:	028a      	lsls	r2, r1, #10
 80023d4:	4610      	mov	r0, r2
 80023d6:	4619      	mov	r1, r3
 80023d8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80023da:	2200      	movs	r2, #0
 80023dc:	61bb      	str	r3, [r7, #24]
 80023de:	61fa      	str	r2, [r7, #28]
 80023e0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80023e4:	f7fd fef0 	bl	80001c8 <__aeabi_uldivmod>
 80023e8:	4602      	mov	r2, r0
 80023ea:	460b      	mov	r3, r1
 80023ec:	4613      	mov	r3, r2
 80023ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80023f0:	4b0b      	ldr	r3, [pc, #44]	@ (8002420 <HAL_RCC_GetSysClockFreq+0x200>)
 80023f2:	685b      	ldr	r3, [r3, #4]
 80023f4:	0c1b      	lsrs	r3, r3, #16
 80023f6:	f003 0303 	and.w	r3, r3, #3
 80023fa:	3301      	adds	r3, #1
 80023fc:	005b      	lsls	r3, r3, #1
 80023fe:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8002400:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002402:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002404:	fbb2 f3f3 	udiv	r3, r2, r3
 8002408:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800240a:	e002      	b.n	8002412 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800240c:	4b05      	ldr	r3, [pc, #20]	@ (8002424 <HAL_RCC_GetSysClockFreq+0x204>)
 800240e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002410:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002412:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8002414:	4618      	mov	r0, r3
 8002416:	3750      	adds	r7, #80	@ 0x50
 8002418:	46bd      	mov	sp, r7
 800241a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800241e:	bf00      	nop
 8002420:	40023800 	.word	0x40023800
 8002424:	00f42400 	.word	0x00f42400
 8002428:	007a1200 	.word	0x007a1200

0800242c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800242c:	b580      	push	{r7, lr}
 800242e:	b082      	sub	sp, #8
 8002430:	af00      	add	r7, sp, #0
 8002432:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	2b00      	cmp	r3, #0
 8002438:	d101      	bne.n	800243e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800243a:	2301      	movs	r3, #1
 800243c:	e07b      	b.n	8002536 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002442:	2b00      	cmp	r3, #0
 8002444:	d108      	bne.n	8002458 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	685b      	ldr	r3, [r3, #4]
 800244a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800244e:	d009      	beq.n	8002464 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	2200      	movs	r2, #0
 8002454:	61da      	str	r2, [r3, #28]
 8002456:	e005      	b.n	8002464 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	2200      	movs	r2, #0
 800245c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	2200      	movs	r2, #0
 8002462:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	2200      	movs	r2, #0
 8002468:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002470:	b2db      	uxtb	r3, r3
 8002472:	2b00      	cmp	r3, #0
 8002474:	d106      	bne.n	8002484 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	2200      	movs	r2, #0
 800247a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800247e:	6878      	ldr	r0, [r7, #4]
 8002480:	f7fe ff8a 	bl	8001398 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	2202      	movs	r2, #2
 8002488:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	681a      	ldr	r2, [r3, #0]
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800249a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	685b      	ldr	r3, [r3, #4]
 80024a0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	689b      	ldr	r3, [r3, #8]
 80024a8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80024ac:	431a      	orrs	r2, r3
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	68db      	ldr	r3, [r3, #12]
 80024b2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80024b6:	431a      	orrs	r2, r3
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	691b      	ldr	r3, [r3, #16]
 80024bc:	f003 0302 	and.w	r3, r3, #2
 80024c0:	431a      	orrs	r2, r3
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	695b      	ldr	r3, [r3, #20]
 80024c6:	f003 0301 	and.w	r3, r3, #1
 80024ca:	431a      	orrs	r2, r3
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	699b      	ldr	r3, [r3, #24]
 80024d0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80024d4:	431a      	orrs	r2, r3
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	69db      	ldr	r3, [r3, #28]
 80024da:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80024de:	431a      	orrs	r2, r3
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	6a1b      	ldr	r3, [r3, #32]
 80024e4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80024e8:	ea42 0103 	orr.w	r1, r2, r3
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024f0:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	430a      	orrs	r2, r1
 80024fa:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	699b      	ldr	r3, [r3, #24]
 8002500:	0c1b      	lsrs	r3, r3, #16
 8002502:	f003 0104 	and.w	r1, r3, #4
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800250a:	f003 0210 	and.w	r2, r3, #16
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	430a      	orrs	r2, r1
 8002514:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	69da      	ldr	r2, [r3, #28]
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002524:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	2200      	movs	r2, #0
 800252a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	2201      	movs	r2, #1
 8002530:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8002534:	2300      	movs	r3, #0
}
 8002536:	4618      	mov	r0, r3
 8002538:	3708      	adds	r7, #8
 800253a:	46bd      	mov	sp, r7
 800253c:	bd80      	pop	{r7, pc}

0800253e <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800253e:	b580      	push	{r7, lr}
 8002540:	b088      	sub	sp, #32
 8002542:	af00      	add	r7, sp, #0
 8002544:	60f8      	str	r0, [r7, #12]
 8002546:	60b9      	str	r1, [r7, #8]
 8002548:	603b      	str	r3, [r7, #0]
 800254a:	4613      	mov	r3, r2
 800254c:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800254e:	f7ff f83d 	bl	80015cc <HAL_GetTick>
 8002552:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8002554:	88fb      	ldrh	r3, [r7, #6]
 8002556:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800255e:	b2db      	uxtb	r3, r3
 8002560:	2b01      	cmp	r3, #1
 8002562:	d001      	beq.n	8002568 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8002564:	2302      	movs	r3, #2
 8002566:	e12a      	b.n	80027be <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8002568:	68bb      	ldr	r3, [r7, #8]
 800256a:	2b00      	cmp	r3, #0
 800256c:	d002      	beq.n	8002574 <HAL_SPI_Transmit+0x36>
 800256e:	88fb      	ldrh	r3, [r7, #6]
 8002570:	2b00      	cmp	r3, #0
 8002572:	d101      	bne.n	8002578 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8002574:	2301      	movs	r3, #1
 8002576:	e122      	b.n	80027be <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800257e:	2b01      	cmp	r3, #1
 8002580:	d101      	bne.n	8002586 <HAL_SPI_Transmit+0x48>
 8002582:	2302      	movs	r3, #2
 8002584:	e11b      	b.n	80027be <HAL_SPI_Transmit+0x280>
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	2201      	movs	r2, #1
 800258a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	2203      	movs	r2, #3
 8002592:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	2200      	movs	r2, #0
 800259a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	68ba      	ldr	r2, [r7, #8]
 80025a0:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	88fa      	ldrh	r2, [r7, #6]
 80025a6:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	88fa      	ldrh	r2, [r7, #6]
 80025ac:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	2200      	movs	r2, #0
 80025b2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	2200      	movs	r2, #0
 80025b8:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	2200      	movs	r2, #0
 80025be:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	2200      	movs	r2, #0
 80025c4:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	2200      	movs	r2, #0
 80025ca:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	689b      	ldr	r3, [r3, #8]
 80025d0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80025d4:	d10f      	bne.n	80025f6 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	681a      	ldr	r2, [r3, #0]
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80025e4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	681a      	ldr	r2, [r3, #0]
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80025f4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002600:	2b40      	cmp	r3, #64	@ 0x40
 8002602:	d007      	beq.n	8002614 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	681a      	ldr	r2, [r3, #0]
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002612:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	68db      	ldr	r3, [r3, #12]
 8002618:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800261c:	d152      	bne.n	80026c4 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	685b      	ldr	r3, [r3, #4]
 8002622:	2b00      	cmp	r3, #0
 8002624:	d002      	beq.n	800262c <HAL_SPI_Transmit+0xee>
 8002626:	8b7b      	ldrh	r3, [r7, #26]
 8002628:	2b01      	cmp	r3, #1
 800262a:	d145      	bne.n	80026b8 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002630:	881a      	ldrh	r2, [r3, #0]
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800263c:	1c9a      	adds	r2, r3, #2
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002646:	b29b      	uxth	r3, r3
 8002648:	3b01      	subs	r3, #1
 800264a:	b29a      	uxth	r2, r3
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002650:	e032      	b.n	80026b8 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	689b      	ldr	r3, [r3, #8]
 8002658:	f003 0302 	and.w	r3, r3, #2
 800265c:	2b02      	cmp	r3, #2
 800265e:	d112      	bne.n	8002686 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002664:	881a      	ldrh	r2, [r3, #0]
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002670:	1c9a      	adds	r2, r3, #2
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800267a:	b29b      	uxth	r3, r3
 800267c:	3b01      	subs	r3, #1
 800267e:	b29a      	uxth	r2, r3
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	86da      	strh	r2, [r3, #54]	@ 0x36
 8002684:	e018      	b.n	80026b8 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002686:	f7fe ffa1 	bl	80015cc <HAL_GetTick>
 800268a:	4602      	mov	r2, r0
 800268c:	69fb      	ldr	r3, [r7, #28]
 800268e:	1ad3      	subs	r3, r2, r3
 8002690:	683a      	ldr	r2, [r7, #0]
 8002692:	429a      	cmp	r2, r3
 8002694:	d803      	bhi.n	800269e <HAL_SPI_Transmit+0x160>
 8002696:	683b      	ldr	r3, [r7, #0]
 8002698:	f1b3 3fff 	cmp.w	r3, #4294967295
 800269c:	d102      	bne.n	80026a4 <HAL_SPI_Transmit+0x166>
 800269e:	683b      	ldr	r3, [r7, #0]
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d109      	bne.n	80026b8 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	2201      	movs	r2, #1
 80026a8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	2200      	movs	r2, #0
 80026b0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80026b4:	2303      	movs	r3, #3
 80026b6:	e082      	b.n	80027be <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80026bc:	b29b      	uxth	r3, r3
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d1c7      	bne.n	8002652 <HAL_SPI_Transmit+0x114>
 80026c2:	e053      	b.n	800276c <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	685b      	ldr	r3, [r3, #4]
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d002      	beq.n	80026d2 <HAL_SPI_Transmit+0x194>
 80026cc:	8b7b      	ldrh	r3, [r7, #26]
 80026ce:	2b01      	cmp	r3, #1
 80026d0:	d147      	bne.n	8002762 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	330c      	adds	r3, #12
 80026dc:	7812      	ldrb	r2, [r2, #0]
 80026de:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026e4:	1c5a      	adds	r2, r3, #1
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80026ee:	b29b      	uxth	r3, r3
 80026f0:	3b01      	subs	r3, #1
 80026f2:	b29a      	uxth	r2, r3
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 80026f8:	e033      	b.n	8002762 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	689b      	ldr	r3, [r3, #8]
 8002700:	f003 0302 	and.w	r3, r3, #2
 8002704:	2b02      	cmp	r3, #2
 8002706:	d113      	bne.n	8002730 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	330c      	adds	r3, #12
 8002712:	7812      	ldrb	r2, [r2, #0]
 8002714:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800271a:	1c5a      	adds	r2, r3, #1
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002724:	b29b      	uxth	r3, r3
 8002726:	3b01      	subs	r3, #1
 8002728:	b29a      	uxth	r2, r3
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	86da      	strh	r2, [r3, #54]	@ 0x36
 800272e:	e018      	b.n	8002762 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002730:	f7fe ff4c 	bl	80015cc <HAL_GetTick>
 8002734:	4602      	mov	r2, r0
 8002736:	69fb      	ldr	r3, [r7, #28]
 8002738:	1ad3      	subs	r3, r2, r3
 800273a:	683a      	ldr	r2, [r7, #0]
 800273c:	429a      	cmp	r2, r3
 800273e:	d803      	bhi.n	8002748 <HAL_SPI_Transmit+0x20a>
 8002740:	683b      	ldr	r3, [r7, #0]
 8002742:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002746:	d102      	bne.n	800274e <HAL_SPI_Transmit+0x210>
 8002748:	683b      	ldr	r3, [r7, #0]
 800274a:	2b00      	cmp	r3, #0
 800274c:	d109      	bne.n	8002762 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	2201      	movs	r2, #1
 8002752:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	2200      	movs	r2, #0
 800275a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800275e:	2303      	movs	r3, #3
 8002760:	e02d      	b.n	80027be <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002766:	b29b      	uxth	r3, r3
 8002768:	2b00      	cmp	r3, #0
 800276a:	d1c6      	bne.n	80026fa <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800276c:	69fa      	ldr	r2, [r7, #28]
 800276e:	6839      	ldr	r1, [r7, #0]
 8002770:	68f8      	ldr	r0, [r7, #12]
 8002772:	f000 f8b1 	bl	80028d8 <SPI_EndRxTxTransaction>
 8002776:	4603      	mov	r3, r0
 8002778:	2b00      	cmp	r3, #0
 800277a:	d002      	beq.n	8002782 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	2220      	movs	r2, #32
 8002780:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	689b      	ldr	r3, [r3, #8]
 8002786:	2b00      	cmp	r3, #0
 8002788:	d10a      	bne.n	80027a0 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800278a:	2300      	movs	r3, #0
 800278c:	617b      	str	r3, [r7, #20]
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	68db      	ldr	r3, [r3, #12]
 8002794:	617b      	str	r3, [r7, #20]
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	689b      	ldr	r3, [r3, #8]
 800279c:	617b      	str	r3, [r7, #20]
 800279e:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	2201      	movs	r2, #1
 80027a4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	2200      	movs	r2, #0
 80027ac:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d001      	beq.n	80027bc <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 80027b8:	2301      	movs	r3, #1
 80027ba:	e000      	b.n	80027be <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 80027bc:	2300      	movs	r3, #0
  }
}
 80027be:	4618      	mov	r0, r3
 80027c0:	3720      	adds	r7, #32
 80027c2:	46bd      	mov	sp, r7
 80027c4:	bd80      	pop	{r7, pc}
	...

080027c8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80027c8:	b580      	push	{r7, lr}
 80027ca:	b088      	sub	sp, #32
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	60f8      	str	r0, [r7, #12]
 80027d0:	60b9      	str	r1, [r7, #8]
 80027d2:	603b      	str	r3, [r7, #0]
 80027d4:	4613      	mov	r3, r2
 80027d6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80027d8:	f7fe fef8 	bl	80015cc <HAL_GetTick>
 80027dc:	4602      	mov	r2, r0
 80027de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80027e0:	1a9b      	subs	r3, r3, r2
 80027e2:	683a      	ldr	r2, [r7, #0]
 80027e4:	4413      	add	r3, r2
 80027e6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80027e8:	f7fe fef0 	bl	80015cc <HAL_GetTick>
 80027ec:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80027ee:	4b39      	ldr	r3, [pc, #228]	@ (80028d4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	015b      	lsls	r3, r3, #5
 80027f4:	0d1b      	lsrs	r3, r3, #20
 80027f6:	69fa      	ldr	r2, [r7, #28]
 80027f8:	fb02 f303 	mul.w	r3, r2, r3
 80027fc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80027fe:	e055      	b.n	80028ac <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002800:	683b      	ldr	r3, [r7, #0]
 8002802:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002806:	d051      	beq.n	80028ac <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002808:	f7fe fee0 	bl	80015cc <HAL_GetTick>
 800280c:	4602      	mov	r2, r0
 800280e:	69bb      	ldr	r3, [r7, #24]
 8002810:	1ad3      	subs	r3, r2, r3
 8002812:	69fa      	ldr	r2, [r7, #28]
 8002814:	429a      	cmp	r2, r3
 8002816:	d902      	bls.n	800281e <SPI_WaitFlagStateUntilTimeout+0x56>
 8002818:	69fb      	ldr	r3, [r7, #28]
 800281a:	2b00      	cmp	r3, #0
 800281c:	d13d      	bne.n	800289a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	685a      	ldr	r2, [r3, #4]
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800282c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	685b      	ldr	r3, [r3, #4]
 8002832:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002836:	d111      	bne.n	800285c <SPI_WaitFlagStateUntilTimeout+0x94>
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	689b      	ldr	r3, [r3, #8]
 800283c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002840:	d004      	beq.n	800284c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	689b      	ldr	r3, [r3, #8]
 8002846:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800284a:	d107      	bne.n	800285c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	681a      	ldr	r2, [r3, #0]
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800285a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002860:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002864:	d10f      	bne.n	8002886 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	681a      	ldr	r2, [r3, #0]
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002874:	601a      	str	r2, [r3, #0]
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	681a      	ldr	r2, [r3, #0]
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002884:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	2201      	movs	r2, #1
 800288a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	2200      	movs	r2, #0
 8002892:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8002896:	2303      	movs	r3, #3
 8002898:	e018      	b.n	80028cc <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800289a:	697b      	ldr	r3, [r7, #20]
 800289c:	2b00      	cmp	r3, #0
 800289e:	d102      	bne.n	80028a6 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 80028a0:	2300      	movs	r3, #0
 80028a2:	61fb      	str	r3, [r7, #28]
 80028a4:	e002      	b.n	80028ac <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 80028a6:	697b      	ldr	r3, [r7, #20]
 80028a8:	3b01      	subs	r3, #1
 80028aa:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	689a      	ldr	r2, [r3, #8]
 80028b2:	68bb      	ldr	r3, [r7, #8]
 80028b4:	4013      	ands	r3, r2
 80028b6:	68ba      	ldr	r2, [r7, #8]
 80028b8:	429a      	cmp	r2, r3
 80028ba:	bf0c      	ite	eq
 80028bc:	2301      	moveq	r3, #1
 80028be:	2300      	movne	r3, #0
 80028c0:	b2db      	uxtb	r3, r3
 80028c2:	461a      	mov	r2, r3
 80028c4:	79fb      	ldrb	r3, [r7, #7]
 80028c6:	429a      	cmp	r2, r3
 80028c8:	d19a      	bne.n	8002800 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 80028ca:	2300      	movs	r3, #0
}
 80028cc:	4618      	mov	r0, r3
 80028ce:	3720      	adds	r7, #32
 80028d0:	46bd      	mov	sp, r7
 80028d2:	bd80      	pop	{r7, pc}
 80028d4:	20000014 	.word	0x20000014

080028d8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80028d8:	b580      	push	{r7, lr}
 80028da:	b088      	sub	sp, #32
 80028dc:	af02      	add	r7, sp, #8
 80028de:	60f8      	str	r0, [r7, #12]
 80028e0:	60b9      	str	r1, [r7, #8]
 80028e2:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	9300      	str	r3, [sp, #0]
 80028e8:	68bb      	ldr	r3, [r7, #8]
 80028ea:	2201      	movs	r2, #1
 80028ec:	2102      	movs	r1, #2
 80028ee:	68f8      	ldr	r0, [r7, #12]
 80028f0:	f7ff ff6a 	bl	80027c8 <SPI_WaitFlagStateUntilTimeout>
 80028f4:	4603      	mov	r3, r0
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d007      	beq.n	800290a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028fe:	f043 0220 	orr.w	r2, r3, #32
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8002906:	2303      	movs	r3, #3
 8002908:	e032      	b.n	8002970 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800290a:	4b1b      	ldr	r3, [pc, #108]	@ (8002978 <SPI_EndRxTxTransaction+0xa0>)
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	4a1b      	ldr	r2, [pc, #108]	@ (800297c <SPI_EndRxTxTransaction+0xa4>)
 8002910:	fba2 2303 	umull	r2, r3, r2, r3
 8002914:	0d5b      	lsrs	r3, r3, #21
 8002916:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800291a:	fb02 f303 	mul.w	r3, r2, r3
 800291e:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	685b      	ldr	r3, [r3, #4]
 8002924:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002928:	d112      	bne.n	8002950 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	9300      	str	r3, [sp, #0]
 800292e:	68bb      	ldr	r3, [r7, #8]
 8002930:	2200      	movs	r2, #0
 8002932:	2180      	movs	r1, #128	@ 0x80
 8002934:	68f8      	ldr	r0, [r7, #12]
 8002936:	f7ff ff47 	bl	80027c8 <SPI_WaitFlagStateUntilTimeout>
 800293a:	4603      	mov	r3, r0
 800293c:	2b00      	cmp	r3, #0
 800293e:	d016      	beq.n	800296e <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002944:	f043 0220 	orr.w	r2, r3, #32
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800294c:	2303      	movs	r3, #3
 800294e:	e00f      	b.n	8002970 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8002950:	697b      	ldr	r3, [r7, #20]
 8002952:	2b00      	cmp	r3, #0
 8002954:	d00a      	beq.n	800296c <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8002956:	697b      	ldr	r3, [r7, #20]
 8002958:	3b01      	subs	r3, #1
 800295a:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	689b      	ldr	r3, [r3, #8]
 8002962:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002966:	2b80      	cmp	r3, #128	@ 0x80
 8002968:	d0f2      	beq.n	8002950 <SPI_EndRxTxTransaction+0x78>
 800296a:	e000      	b.n	800296e <SPI_EndRxTxTransaction+0x96>
        break;
 800296c:	bf00      	nop
  }

  return HAL_OK;
 800296e:	2300      	movs	r3, #0
}
 8002970:	4618      	mov	r0, r3
 8002972:	3718      	adds	r7, #24
 8002974:	46bd      	mov	sp, r7
 8002976:	bd80      	pop	{r7, pc}
 8002978:	20000014 	.word	0x20000014
 800297c:	165e9f81 	.word	0x165e9f81

08002980 <memset>:
 8002980:	4402      	add	r2, r0
 8002982:	4603      	mov	r3, r0
 8002984:	4293      	cmp	r3, r2
 8002986:	d100      	bne.n	800298a <memset+0xa>
 8002988:	4770      	bx	lr
 800298a:	f803 1b01 	strb.w	r1, [r3], #1
 800298e:	e7f9      	b.n	8002984 <memset+0x4>

08002990 <__libc_init_array>:
 8002990:	b570      	push	{r4, r5, r6, lr}
 8002992:	4d0d      	ldr	r5, [pc, #52]	@ (80029c8 <__libc_init_array+0x38>)
 8002994:	4c0d      	ldr	r4, [pc, #52]	@ (80029cc <__libc_init_array+0x3c>)
 8002996:	1b64      	subs	r4, r4, r5
 8002998:	10a4      	asrs	r4, r4, #2
 800299a:	2600      	movs	r6, #0
 800299c:	42a6      	cmp	r6, r4
 800299e:	d109      	bne.n	80029b4 <__libc_init_array+0x24>
 80029a0:	4d0b      	ldr	r5, [pc, #44]	@ (80029d0 <__libc_init_array+0x40>)
 80029a2:	4c0c      	ldr	r4, [pc, #48]	@ (80029d4 <__libc_init_array+0x44>)
 80029a4:	f000 fd8c 	bl	80034c0 <_init>
 80029a8:	1b64      	subs	r4, r4, r5
 80029aa:	10a4      	asrs	r4, r4, #2
 80029ac:	2600      	movs	r6, #0
 80029ae:	42a6      	cmp	r6, r4
 80029b0:	d105      	bne.n	80029be <__libc_init_array+0x2e>
 80029b2:	bd70      	pop	{r4, r5, r6, pc}
 80029b4:	f855 3b04 	ldr.w	r3, [r5], #4
 80029b8:	4798      	blx	r3
 80029ba:	3601      	adds	r6, #1
 80029bc:	e7ee      	b.n	800299c <__libc_init_array+0xc>
 80029be:	f855 3b04 	ldr.w	r3, [r5], #4
 80029c2:	4798      	blx	r3
 80029c4:	3601      	adds	r6, #1
 80029c6:	e7f2      	b.n	80029ae <__libc_init_array+0x1e>
 80029c8:	0800391c 	.word	0x0800391c
 80029cc:	0800391c 	.word	0x0800391c
 80029d0:	0800391c 	.word	0x0800391c
 80029d4:	08003920 	.word	0x08003920

080029d8 <cosf>:
 80029d8:	ee10 3a10 	vmov	r3, s0
 80029dc:	b507      	push	{r0, r1, r2, lr}
 80029de:	4a1e      	ldr	r2, [pc, #120]	@ (8002a58 <cosf+0x80>)
 80029e0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80029e4:	4293      	cmp	r3, r2
 80029e6:	d806      	bhi.n	80029f6 <cosf+0x1e>
 80029e8:	eddf 0a1c 	vldr	s1, [pc, #112]	@ 8002a5c <cosf+0x84>
 80029ec:	b003      	add	sp, #12
 80029ee:	f85d eb04 	ldr.w	lr, [sp], #4
 80029f2:	f000 b87b 	b.w	8002aec <__kernel_cosf>
 80029f6:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80029fa:	d304      	bcc.n	8002a06 <cosf+0x2e>
 80029fc:	ee30 0a40 	vsub.f32	s0, s0, s0
 8002a00:	b003      	add	sp, #12
 8002a02:	f85d fb04 	ldr.w	pc, [sp], #4
 8002a06:	4668      	mov	r0, sp
 8002a08:	f000 f910 	bl	8002c2c <__ieee754_rem_pio2f>
 8002a0c:	f000 0003 	and.w	r0, r0, #3
 8002a10:	2801      	cmp	r0, #1
 8002a12:	d009      	beq.n	8002a28 <cosf+0x50>
 8002a14:	2802      	cmp	r0, #2
 8002a16:	d010      	beq.n	8002a3a <cosf+0x62>
 8002a18:	b9b0      	cbnz	r0, 8002a48 <cosf+0x70>
 8002a1a:	eddd 0a01 	vldr	s1, [sp, #4]
 8002a1e:	ed9d 0a00 	vldr	s0, [sp]
 8002a22:	f000 f863 	bl	8002aec <__kernel_cosf>
 8002a26:	e7eb      	b.n	8002a00 <cosf+0x28>
 8002a28:	eddd 0a01 	vldr	s1, [sp, #4]
 8002a2c:	ed9d 0a00 	vldr	s0, [sp]
 8002a30:	f000 f8b4 	bl	8002b9c <__kernel_sinf>
 8002a34:	eeb1 0a40 	vneg.f32	s0, s0
 8002a38:	e7e2      	b.n	8002a00 <cosf+0x28>
 8002a3a:	eddd 0a01 	vldr	s1, [sp, #4]
 8002a3e:	ed9d 0a00 	vldr	s0, [sp]
 8002a42:	f000 f853 	bl	8002aec <__kernel_cosf>
 8002a46:	e7f5      	b.n	8002a34 <cosf+0x5c>
 8002a48:	eddd 0a01 	vldr	s1, [sp, #4]
 8002a4c:	ed9d 0a00 	vldr	s0, [sp]
 8002a50:	2001      	movs	r0, #1
 8002a52:	f000 f8a3 	bl	8002b9c <__kernel_sinf>
 8002a56:	e7d3      	b.n	8002a00 <cosf+0x28>
 8002a58:	3f490fd8 	.word	0x3f490fd8
 8002a5c:	00000000 	.word	0x00000000

08002a60 <sinf>:
 8002a60:	ee10 3a10 	vmov	r3, s0
 8002a64:	b507      	push	{r0, r1, r2, lr}
 8002a66:	4a1f      	ldr	r2, [pc, #124]	@ (8002ae4 <sinf+0x84>)
 8002a68:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002a6c:	4293      	cmp	r3, r2
 8002a6e:	d807      	bhi.n	8002a80 <sinf+0x20>
 8002a70:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 8002ae8 <sinf+0x88>
 8002a74:	2000      	movs	r0, #0
 8002a76:	b003      	add	sp, #12
 8002a78:	f85d eb04 	ldr.w	lr, [sp], #4
 8002a7c:	f000 b88e 	b.w	8002b9c <__kernel_sinf>
 8002a80:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8002a84:	d304      	bcc.n	8002a90 <sinf+0x30>
 8002a86:	ee30 0a40 	vsub.f32	s0, s0, s0
 8002a8a:	b003      	add	sp, #12
 8002a8c:	f85d fb04 	ldr.w	pc, [sp], #4
 8002a90:	4668      	mov	r0, sp
 8002a92:	f000 f8cb 	bl	8002c2c <__ieee754_rem_pio2f>
 8002a96:	f000 0003 	and.w	r0, r0, #3
 8002a9a:	2801      	cmp	r0, #1
 8002a9c:	d00a      	beq.n	8002ab4 <sinf+0x54>
 8002a9e:	2802      	cmp	r0, #2
 8002aa0:	d00f      	beq.n	8002ac2 <sinf+0x62>
 8002aa2:	b9c0      	cbnz	r0, 8002ad6 <sinf+0x76>
 8002aa4:	eddd 0a01 	vldr	s1, [sp, #4]
 8002aa8:	ed9d 0a00 	vldr	s0, [sp]
 8002aac:	2001      	movs	r0, #1
 8002aae:	f000 f875 	bl	8002b9c <__kernel_sinf>
 8002ab2:	e7ea      	b.n	8002a8a <sinf+0x2a>
 8002ab4:	eddd 0a01 	vldr	s1, [sp, #4]
 8002ab8:	ed9d 0a00 	vldr	s0, [sp]
 8002abc:	f000 f816 	bl	8002aec <__kernel_cosf>
 8002ac0:	e7e3      	b.n	8002a8a <sinf+0x2a>
 8002ac2:	eddd 0a01 	vldr	s1, [sp, #4]
 8002ac6:	ed9d 0a00 	vldr	s0, [sp]
 8002aca:	2001      	movs	r0, #1
 8002acc:	f000 f866 	bl	8002b9c <__kernel_sinf>
 8002ad0:	eeb1 0a40 	vneg.f32	s0, s0
 8002ad4:	e7d9      	b.n	8002a8a <sinf+0x2a>
 8002ad6:	eddd 0a01 	vldr	s1, [sp, #4]
 8002ada:	ed9d 0a00 	vldr	s0, [sp]
 8002ade:	f000 f805 	bl	8002aec <__kernel_cosf>
 8002ae2:	e7f5      	b.n	8002ad0 <sinf+0x70>
 8002ae4:	3f490fd8 	.word	0x3f490fd8
 8002ae8:	00000000 	.word	0x00000000

08002aec <__kernel_cosf>:
 8002aec:	ee10 3a10 	vmov	r3, s0
 8002af0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002af4:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8002af8:	eef0 6a40 	vmov.f32	s13, s0
 8002afc:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8002b00:	d204      	bcs.n	8002b0c <__kernel_cosf+0x20>
 8002b02:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 8002b06:	ee17 2a90 	vmov	r2, s15
 8002b0a:	b342      	cbz	r2, 8002b5e <__kernel_cosf+0x72>
 8002b0c:	ee26 7aa6 	vmul.f32	s14, s13, s13
 8002b10:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 8002b7c <__kernel_cosf+0x90>
 8002b14:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 8002b80 <__kernel_cosf+0x94>
 8002b18:	4a1a      	ldr	r2, [pc, #104]	@ (8002b84 <__kernel_cosf+0x98>)
 8002b1a:	eea7 6a27 	vfma.f32	s12, s14, s15
 8002b1e:	4293      	cmp	r3, r2
 8002b20:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8002b88 <__kernel_cosf+0x9c>
 8002b24:	eee6 7a07 	vfma.f32	s15, s12, s14
 8002b28:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 8002b8c <__kernel_cosf+0xa0>
 8002b2c:	eea7 6a87 	vfma.f32	s12, s15, s14
 8002b30:	eddf 7a17 	vldr	s15, [pc, #92]	@ 8002b90 <__kernel_cosf+0xa4>
 8002b34:	eee6 7a07 	vfma.f32	s15, s12, s14
 8002b38:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 8002b94 <__kernel_cosf+0xa8>
 8002b3c:	eea7 6a87 	vfma.f32	s12, s15, s14
 8002b40:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 8002b44:	ee26 6a07 	vmul.f32	s12, s12, s14
 8002b48:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8002b4c:	eee7 0a06 	vfma.f32	s1, s14, s12
 8002b50:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b54:	d804      	bhi.n	8002b60 <__kernel_cosf+0x74>
 8002b56:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8002b5a:	ee30 0a67 	vsub.f32	s0, s0, s15
 8002b5e:	4770      	bx	lr
 8002b60:	4a0d      	ldr	r2, [pc, #52]	@ (8002b98 <__kernel_cosf+0xac>)
 8002b62:	4293      	cmp	r3, r2
 8002b64:	bf9a      	itte	ls
 8002b66:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 8002b6a:	ee07 3a10 	vmovls	s14, r3
 8002b6e:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 8002b72:	ee30 0a47 	vsub.f32	s0, s0, s14
 8002b76:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002b7a:	e7ec      	b.n	8002b56 <__kernel_cosf+0x6a>
 8002b7c:	ad47d74e 	.word	0xad47d74e
 8002b80:	310f74f6 	.word	0x310f74f6
 8002b84:	3e999999 	.word	0x3e999999
 8002b88:	b493f27c 	.word	0xb493f27c
 8002b8c:	37d00d01 	.word	0x37d00d01
 8002b90:	bab60b61 	.word	0xbab60b61
 8002b94:	3d2aaaab 	.word	0x3d2aaaab
 8002b98:	3f480000 	.word	0x3f480000

08002b9c <__kernel_sinf>:
 8002b9c:	ee10 3a10 	vmov	r3, s0
 8002ba0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002ba4:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8002ba8:	d204      	bcs.n	8002bb4 <__kernel_sinf+0x18>
 8002baa:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8002bae:	ee17 3a90 	vmov	r3, s15
 8002bb2:	b35b      	cbz	r3, 8002c0c <__kernel_sinf+0x70>
 8002bb4:	ee20 7a00 	vmul.f32	s14, s0, s0
 8002bb8:	eddf 7a15 	vldr	s15, [pc, #84]	@ 8002c10 <__kernel_sinf+0x74>
 8002bbc:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 8002c14 <__kernel_sinf+0x78>
 8002bc0:	eea7 6a27 	vfma.f32	s12, s14, s15
 8002bc4:	eddf 7a14 	vldr	s15, [pc, #80]	@ 8002c18 <__kernel_sinf+0x7c>
 8002bc8:	eee6 7a07 	vfma.f32	s15, s12, s14
 8002bcc:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 8002c1c <__kernel_sinf+0x80>
 8002bd0:	eea7 6a87 	vfma.f32	s12, s15, s14
 8002bd4:	eddf 7a12 	vldr	s15, [pc, #72]	@ 8002c20 <__kernel_sinf+0x84>
 8002bd8:	ee60 6a07 	vmul.f32	s13, s0, s14
 8002bdc:	eee6 7a07 	vfma.f32	s15, s12, s14
 8002be0:	b930      	cbnz	r0, 8002bf0 <__kernel_sinf+0x54>
 8002be2:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 8002c24 <__kernel_sinf+0x88>
 8002be6:	eea7 6a27 	vfma.f32	s12, s14, s15
 8002bea:	eea6 0a26 	vfma.f32	s0, s12, s13
 8002bee:	4770      	bx	lr
 8002bf0:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8002bf4:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 8002bf8:	eee0 7a86 	vfma.f32	s15, s1, s12
 8002bfc:	eed7 0a87 	vfnms.f32	s1, s15, s14
 8002c00:	eddf 7a09 	vldr	s15, [pc, #36]	@ 8002c28 <__kernel_sinf+0x8c>
 8002c04:	eee6 0aa7 	vfma.f32	s1, s13, s15
 8002c08:	ee30 0a60 	vsub.f32	s0, s0, s1
 8002c0c:	4770      	bx	lr
 8002c0e:	bf00      	nop
 8002c10:	2f2ec9d3 	.word	0x2f2ec9d3
 8002c14:	b2d72f34 	.word	0xb2d72f34
 8002c18:	3638ef1b 	.word	0x3638ef1b
 8002c1c:	b9500d01 	.word	0xb9500d01
 8002c20:	3c088889 	.word	0x3c088889
 8002c24:	be2aaaab 	.word	0xbe2aaaab
 8002c28:	3e2aaaab 	.word	0x3e2aaaab

08002c2c <__ieee754_rem_pio2f>:
 8002c2c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002c2e:	ee10 6a10 	vmov	r6, s0
 8002c32:	4b88      	ldr	r3, [pc, #544]	@ (8002e54 <__ieee754_rem_pio2f+0x228>)
 8002c34:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 8002c38:	429d      	cmp	r5, r3
 8002c3a:	b087      	sub	sp, #28
 8002c3c:	4604      	mov	r4, r0
 8002c3e:	d805      	bhi.n	8002c4c <__ieee754_rem_pio2f+0x20>
 8002c40:	2300      	movs	r3, #0
 8002c42:	ed80 0a00 	vstr	s0, [r0]
 8002c46:	6043      	str	r3, [r0, #4]
 8002c48:	2000      	movs	r0, #0
 8002c4a:	e022      	b.n	8002c92 <__ieee754_rem_pio2f+0x66>
 8002c4c:	4b82      	ldr	r3, [pc, #520]	@ (8002e58 <__ieee754_rem_pio2f+0x22c>)
 8002c4e:	429d      	cmp	r5, r3
 8002c50:	d83a      	bhi.n	8002cc8 <__ieee754_rem_pio2f+0x9c>
 8002c52:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 8002c56:	2e00      	cmp	r6, #0
 8002c58:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 8002e5c <__ieee754_rem_pio2f+0x230>
 8002c5c:	4a80      	ldr	r2, [pc, #512]	@ (8002e60 <__ieee754_rem_pio2f+0x234>)
 8002c5e:	f023 030f 	bic.w	r3, r3, #15
 8002c62:	dd18      	ble.n	8002c96 <__ieee754_rem_pio2f+0x6a>
 8002c64:	4293      	cmp	r3, r2
 8002c66:	ee70 7a47 	vsub.f32	s15, s0, s14
 8002c6a:	bf09      	itett	eq
 8002c6c:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 8002e64 <__ieee754_rem_pio2f+0x238>
 8002c70:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 8002e68 <__ieee754_rem_pio2f+0x23c>
 8002c74:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 8002e6c <__ieee754_rem_pio2f+0x240>
 8002c78:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 8002c7c:	ee37 7ae6 	vsub.f32	s14, s15, s13
 8002c80:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002c84:	ed80 7a00 	vstr	s14, [r0]
 8002c88:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8002c8c:	edc0 7a01 	vstr	s15, [r0, #4]
 8002c90:	2001      	movs	r0, #1
 8002c92:	b007      	add	sp, #28
 8002c94:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002c96:	4293      	cmp	r3, r2
 8002c98:	ee70 7a07 	vadd.f32	s15, s0, s14
 8002c9c:	bf09      	itett	eq
 8002c9e:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 8002e64 <__ieee754_rem_pio2f+0x238>
 8002ca2:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 8002e68 <__ieee754_rem_pio2f+0x23c>
 8002ca6:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 8002e6c <__ieee754_rem_pio2f+0x240>
 8002caa:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 8002cae:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8002cb2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002cb6:	ed80 7a00 	vstr	s14, [r0]
 8002cba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002cbe:	edc0 7a01 	vstr	s15, [r0, #4]
 8002cc2:	f04f 30ff 	mov.w	r0, #4294967295
 8002cc6:	e7e4      	b.n	8002c92 <__ieee754_rem_pio2f+0x66>
 8002cc8:	4b69      	ldr	r3, [pc, #420]	@ (8002e70 <__ieee754_rem_pio2f+0x244>)
 8002cca:	429d      	cmp	r5, r3
 8002ccc:	d873      	bhi.n	8002db6 <__ieee754_rem_pio2f+0x18a>
 8002cce:	f000 f8dd 	bl	8002e8c <fabsf>
 8002cd2:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 8002e74 <__ieee754_rem_pio2f+0x248>
 8002cd6:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8002cda:	eee0 7a07 	vfma.f32	s15, s0, s14
 8002cde:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002ce2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002ce6:	ee17 0a90 	vmov	r0, s15
 8002cea:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8002e5c <__ieee754_rem_pio2f+0x230>
 8002cee:	eea7 0a67 	vfms.f32	s0, s14, s15
 8002cf2:	281f      	cmp	r0, #31
 8002cf4:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8002e68 <__ieee754_rem_pio2f+0x23c>
 8002cf8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002cfc:	eeb1 6a47 	vneg.f32	s12, s14
 8002d00:	ee70 6a67 	vsub.f32	s13, s0, s15
 8002d04:	ee16 1a90 	vmov	r1, s13
 8002d08:	dc09      	bgt.n	8002d1e <__ieee754_rem_pio2f+0xf2>
 8002d0a:	4a5b      	ldr	r2, [pc, #364]	@ (8002e78 <__ieee754_rem_pio2f+0x24c>)
 8002d0c:	1e47      	subs	r7, r0, #1
 8002d0e:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 8002d12:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 8002d16:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002d1a:	4293      	cmp	r3, r2
 8002d1c:	d107      	bne.n	8002d2e <__ieee754_rem_pio2f+0x102>
 8002d1e:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 8002d22:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 8002d26:	2a08      	cmp	r2, #8
 8002d28:	ea4f 53e5 	mov.w	r3, r5, asr #23
 8002d2c:	dc14      	bgt.n	8002d58 <__ieee754_rem_pio2f+0x12c>
 8002d2e:	6021      	str	r1, [r4, #0]
 8002d30:	ed94 7a00 	vldr	s14, [r4]
 8002d34:	ee30 0a47 	vsub.f32	s0, s0, s14
 8002d38:	2e00      	cmp	r6, #0
 8002d3a:	ee30 0a67 	vsub.f32	s0, s0, s15
 8002d3e:	ed84 0a01 	vstr	s0, [r4, #4]
 8002d42:	daa6      	bge.n	8002c92 <__ieee754_rem_pio2f+0x66>
 8002d44:	eeb1 7a47 	vneg.f32	s14, s14
 8002d48:	eeb1 0a40 	vneg.f32	s0, s0
 8002d4c:	ed84 7a00 	vstr	s14, [r4]
 8002d50:	ed84 0a01 	vstr	s0, [r4, #4]
 8002d54:	4240      	negs	r0, r0
 8002d56:	e79c      	b.n	8002c92 <__ieee754_rem_pio2f+0x66>
 8002d58:	eddf 5a42 	vldr	s11, [pc, #264]	@ 8002e64 <__ieee754_rem_pio2f+0x238>
 8002d5c:	eef0 6a40 	vmov.f32	s13, s0
 8002d60:	eee6 6a25 	vfma.f32	s13, s12, s11
 8002d64:	ee70 7a66 	vsub.f32	s15, s0, s13
 8002d68:	eee6 7a25 	vfma.f32	s15, s12, s11
 8002d6c:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8002e6c <__ieee754_rem_pio2f+0x240>
 8002d70:	eed7 7a25 	vfnms.f32	s15, s14, s11
 8002d74:	ee76 5ae7 	vsub.f32	s11, s13, s15
 8002d78:	ee15 2a90 	vmov	r2, s11
 8002d7c:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 8002d80:	1a5b      	subs	r3, r3, r1
 8002d82:	2b19      	cmp	r3, #25
 8002d84:	dc04      	bgt.n	8002d90 <__ieee754_rem_pio2f+0x164>
 8002d86:	edc4 5a00 	vstr	s11, [r4]
 8002d8a:	eeb0 0a66 	vmov.f32	s0, s13
 8002d8e:	e7cf      	b.n	8002d30 <__ieee754_rem_pio2f+0x104>
 8002d90:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 8002e7c <__ieee754_rem_pio2f+0x250>
 8002d94:	eeb0 0a66 	vmov.f32	s0, s13
 8002d98:	eea6 0a25 	vfma.f32	s0, s12, s11
 8002d9c:	ee76 7ac0 	vsub.f32	s15, s13, s0
 8002da0:	eddf 6a37 	vldr	s13, [pc, #220]	@ 8002e80 <__ieee754_rem_pio2f+0x254>
 8002da4:	eee6 7a25 	vfma.f32	s15, s12, s11
 8002da8:	eed7 7a26 	vfnms.f32	s15, s14, s13
 8002dac:	ee30 7a67 	vsub.f32	s14, s0, s15
 8002db0:	ed84 7a00 	vstr	s14, [r4]
 8002db4:	e7bc      	b.n	8002d30 <__ieee754_rem_pio2f+0x104>
 8002db6:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 8002dba:	d306      	bcc.n	8002dca <__ieee754_rem_pio2f+0x19e>
 8002dbc:	ee70 7a40 	vsub.f32	s15, s0, s0
 8002dc0:	edc0 7a01 	vstr	s15, [r0, #4]
 8002dc4:	edc0 7a00 	vstr	s15, [r0]
 8002dc8:	e73e      	b.n	8002c48 <__ieee754_rem_pio2f+0x1c>
 8002dca:	15ea      	asrs	r2, r5, #23
 8002dcc:	3a86      	subs	r2, #134	@ 0x86
 8002dce:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 8002dd2:	ee07 3a90 	vmov	s15, r3
 8002dd6:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8002dda:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 8002e84 <__ieee754_rem_pio2f+0x258>
 8002dde:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8002de2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002de6:	ed8d 7a03 	vstr	s14, [sp, #12]
 8002dea:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002dee:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8002df2:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8002df6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002dfa:	ed8d 7a04 	vstr	s14, [sp, #16]
 8002dfe:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002e02:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002e06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e0a:	edcd 7a05 	vstr	s15, [sp, #20]
 8002e0e:	d11e      	bne.n	8002e4e <__ieee754_rem_pio2f+0x222>
 8002e10:	eeb5 7a40 	vcmp.f32	s14, #0.0
 8002e14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e18:	bf0c      	ite	eq
 8002e1a:	2301      	moveq	r3, #1
 8002e1c:	2302      	movne	r3, #2
 8002e1e:	491a      	ldr	r1, [pc, #104]	@ (8002e88 <__ieee754_rem_pio2f+0x25c>)
 8002e20:	9101      	str	r1, [sp, #4]
 8002e22:	2102      	movs	r1, #2
 8002e24:	9100      	str	r1, [sp, #0]
 8002e26:	a803      	add	r0, sp, #12
 8002e28:	4621      	mov	r1, r4
 8002e2a:	f000 f837 	bl	8002e9c <__kernel_rem_pio2f>
 8002e2e:	2e00      	cmp	r6, #0
 8002e30:	f6bf af2f 	bge.w	8002c92 <__ieee754_rem_pio2f+0x66>
 8002e34:	edd4 7a00 	vldr	s15, [r4]
 8002e38:	eef1 7a67 	vneg.f32	s15, s15
 8002e3c:	edc4 7a00 	vstr	s15, [r4]
 8002e40:	edd4 7a01 	vldr	s15, [r4, #4]
 8002e44:	eef1 7a67 	vneg.f32	s15, s15
 8002e48:	edc4 7a01 	vstr	s15, [r4, #4]
 8002e4c:	e782      	b.n	8002d54 <__ieee754_rem_pio2f+0x128>
 8002e4e:	2303      	movs	r3, #3
 8002e50:	e7e5      	b.n	8002e1e <__ieee754_rem_pio2f+0x1f2>
 8002e52:	bf00      	nop
 8002e54:	3f490fd8 	.word	0x3f490fd8
 8002e58:	4016cbe3 	.word	0x4016cbe3
 8002e5c:	3fc90f80 	.word	0x3fc90f80
 8002e60:	3fc90fd0 	.word	0x3fc90fd0
 8002e64:	37354400 	.word	0x37354400
 8002e68:	37354443 	.word	0x37354443
 8002e6c:	2e85a308 	.word	0x2e85a308
 8002e70:	43490f80 	.word	0x43490f80
 8002e74:	3f22f984 	.word	0x3f22f984
 8002e78:	08003544 	.word	0x08003544
 8002e7c:	2e85a300 	.word	0x2e85a300
 8002e80:	248d3132 	.word	0x248d3132
 8002e84:	43800000 	.word	0x43800000
 8002e88:	080035c4 	.word	0x080035c4

08002e8c <fabsf>:
 8002e8c:	ee10 3a10 	vmov	r3, s0
 8002e90:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002e94:	ee00 3a10 	vmov	s0, r3
 8002e98:	4770      	bx	lr
	...

08002e9c <__kernel_rem_pio2f>:
 8002e9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002ea0:	ed2d 8b04 	vpush	{d8-d9}
 8002ea4:	b0d9      	sub	sp, #356	@ 0x164
 8002ea6:	4690      	mov	r8, r2
 8002ea8:	9001      	str	r0, [sp, #4]
 8002eaa:	4ab6      	ldr	r2, [pc, #728]	@ (8003184 <__kernel_rem_pio2f+0x2e8>)
 8002eac:	9866      	ldr	r0, [sp, #408]	@ 0x198
 8002eae:	f118 0f04 	cmn.w	r8, #4
 8002eb2:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 8002eb6:	460f      	mov	r7, r1
 8002eb8:	f103 3bff 	add.w	fp, r3, #4294967295
 8002ebc:	db26      	blt.n	8002f0c <__kernel_rem_pio2f+0x70>
 8002ebe:	f1b8 0203 	subs.w	r2, r8, #3
 8002ec2:	bf48      	it	mi
 8002ec4:	f108 0204 	addmi.w	r2, r8, #4
 8002ec8:	10d2      	asrs	r2, r2, #3
 8002eca:	1c55      	adds	r5, r2, #1
 8002ecc:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 8002ece:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 8003194 <__kernel_rem_pio2f+0x2f8>
 8002ed2:	00e8      	lsls	r0, r5, #3
 8002ed4:	eba2 060b 	sub.w	r6, r2, fp
 8002ed8:	9002      	str	r0, [sp, #8]
 8002eda:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 8002ede:	eb0a 0c0b 	add.w	ip, sl, fp
 8002ee2:	ac1c      	add	r4, sp, #112	@ 0x70
 8002ee4:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 8002ee8:	2000      	movs	r0, #0
 8002eea:	4560      	cmp	r0, ip
 8002eec:	dd10      	ble.n	8002f10 <__kernel_rem_pio2f+0x74>
 8002eee:	a91c      	add	r1, sp, #112	@ 0x70
 8002ef0:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 8002ef4:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 8002ef8:	2600      	movs	r6, #0
 8002efa:	4556      	cmp	r6, sl
 8002efc:	dc24      	bgt.n	8002f48 <__kernel_rem_pio2f+0xac>
 8002efe:	f8dd e004 	ldr.w	lr, [sp, #4]
 8002f02:	eddf 7aa4 	vldr	s15, [pc, #656]	@ 8003194 <__kernel_rem_pio2f+0x2f8>
 8002f06:	4684      	mov	ip, r0
 8002f08:	2400      	movs	r4, #0
 8002f0a:	e016      	b.n	8002f3a <__kernel_rem_pio2f+0x9e>
 8002f0c:	2200      	movs	r2, #0
 8002f0e:	e7dc      	b.n	8002eca <__kernel_rem_pio2f+0x2e>
 8002f10:	42c6      	cmn	r6, r0
 8002f12:	bf5d      	ittte	pl
 8002f14:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 8002f18:	ee07 1a90 	vmovpl	s15, r1
 8002f1c:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 8002f20:	eef0 7a47 	vmovmi.f32	s15, s14
 8002f24:	ece4 7a01 	vstmia	r4!, {s15}
 8002f28:	3001      	adds	r0, #1
 8002f2a:	e7de      	b.n	8002eea <__kernel_rem_pio2f+0x4e>
 8002f2c:	ecfe 6a01 	vldmia	lr!, {s13}
 8002f30:	ed3c 7a01 	vldmdb	ip!, {s14}
 8002f34:	eee6 7a87 	vfma.f32	s15, s13, s14
 8002f38:	3401      	adds	r4, #1
 8002f3a:	455c      	cmp	r4, fp
 8002f3c:	ddf6      	ble.n	8002f2c <__kernel_rem_pio2f+0x90>
 8002f3e:	ece9 7a01 	vstmia	r9!, {s15}
 8002f42:	3601      	adds	r6, #1
 8002f44:	3004      	adds	r0, #4
 8002f46:	e7d8      	b.n	8002efa <__kernel_rem_pio2f+0x5e>
 8002f48:	a908      	add	r1, sp, #32
 8002f4a:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8002f4e:	9104      	str	r1, [sp, #16]
 8002f50:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 8002f52:	eddf 8a8f 	vldr	s17, [pc, #572]	@ 8003190 <__kernel_rem_pio2f+0x2f4>
 8002f56:	ed9f 9a8d 	vldr	s18, [pc, #564]	@ 800318c <__kernel_rem_pio2f+0x2f0>
 8002f5a:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 8002f5e:	9203      	str	r2, [sp, #12]
 8002f60:	4654      	mov	r4, sl
 8002f62:	00a2      	lsls	r2, r4, #2
 8002f64:	9205      	str	r2, [sp, #20]
 8002f66:	aa58      	add	r2, sp, #352	@ 0x160
 8002f68:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 8002f6c:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 8002f70:	a944      	add	r1, sp, #272	@ 0x110
 8002f72:	aa08      	add	r2, sp, #32
 8002f74:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 8002f78:	4694      	mov	ip, r2
 8002f7a:	4626      	mov	r6, r4
 8002f7c:	2e00      	cmp	r6, #0
 8002f7e:	dc4c      	bgt.n	800301a <__kernel_rem_pio2f+0x17e>
 8002f80:	4628      	mov	r0, r5
 8002f82:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8002f86:	f000 f9f1 	bl	800336c <scalbnf>
 8002f8a:	eeb0 8a40 	vmov.f32	s16, s0
 8002f8e:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 8002f92:	ee28 0a00 	vmul.f32	s0, s16, s0
 8002f96:	f000 fa4f 	bl	8003438 <floorf>
 8002f9a:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 8002f9e:	eea0 8a67 	vfms.f32	s16, s0, s15
 8002fa2:	2d00      	cmp	r5, #0
 8002fa4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8002fa8:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 8002fac:	ee17 9a90 	vmov	r9, s15
 8002fb0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002fb4:	ee38 8a67 	vsub.f32	s16, s16, s15
 8002fb8:	dd41      	ble.n	800303e <__kernel_rem_pio2f+0x1a2>
 8002fba:	f104 3cff 	add.w	ip, r4, #4294967295
 8002fbe:	a908      	add	r1, sp, #32
 8002fc0:	f1c5 0e08 	rsb	lr, r5, #8
 8002fc4:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 8002fc8:	fa46 f00e 	asr.w	r0, r6, lr
 8002fcc:	4481      	add	r9, r0
 8002fce:	fa00 f00e 	lsl.w	r0, r0, lr
 8002fd2:	1a36      	subs	r6, r6, r0
 8002fd4:	f1c5 0007 	rsb	r0, r5, #7
 8002fd8:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 8002fdc:	4106      	asrs	r6, r0
 8002fde:	2e00      	cmp	r6, #0
 8002fe0:	dd3c      	ble.n	800305c <__kernel_rem_pio2f+0x1c0>
 8002fe2:	f04f 0e00 	mov.w	lr, #0
 8002fe6:	f109 0901 	add.w	r9, r9, #1
 8002fea:	4670      	mov	r0, lr
 8002fec:	4574      	cmp	r4, lr
 8002fee:	dc68      	bgt.n	80030c2 <__kernel_rem_pio2f+0x226>
 8002ff0:	2d00      	cmp	r5, #0
 8002ff2:	dd03      	ble.n	8002ffc <__kernel_rem_pio2f+0x160>
 8002ff4:	2d01      	cmp	r5, #1
 8002ff6:	d074      	beq.n	80030e2 <__kernel_rem_pio2f+0x246>
 8002ff8:	2d02      	cmp	r5, #2
 8002ffa:	d07d      	beq.n	80030f8 <__kernel_rem_pio2f+0x25c>
 8002ffc:	2e02      	cmp	r6, #2
 8002ffe:	d12d      	bne.n	800305c <__kernel_rem_pio2f+0x1c0>
 8003000:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8003004:	ee30 8a48 	vsub.f32	s16, s0, s16
 8003008:	b340      	cbz	r0, 800305c <__kernel_rem_pio2f+0x1c0>
 800300a:	4628      	mov	r0, r5
 800300c:	9306      	str	r3, [sp, #24]
 800300e:	f000 f9ad 	bl	800336c <scalbnf>
 8003012:	9b06      	ldr	r3, [sp, #24]
 8003014:	ee38 8a40 	vsub.f32	s16, s16, s0
 8003018:	e020      	b.n	800305c <__kernel_rem_pio2f+0x1c0>
 800301a:	ee60 7a28 	vmul.f32	s15, s0, s17
 800301e:	3e01      	subs	r6, #1
 8003020:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003024:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003028:	eea7 0ac9 	vfms.f32	s0, s15, s18
 800302c:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8003030:	ecac 0a01 	vstmia	ip!, {s0}
 8003034:	ed30 0a01 	vldmdb	r0!, {s0}
 8003038:	ee37 0a80 	vadd.f32	s0, s15, s0
 800303c:	e79e      	b.n	8002f7c <__kernel_rem_pio2f+0xe0>
 800303e:	d105      	bne.n	800304c <__kernel_rem_pio2f+0x1b0>
 8003040:	1e60      	subs	r0, r4, #1
 8003042:	a908      	add	r1, sp, #32
 8003044:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 8003048:	11f6      	asrs	r6, r6, #7
 800304a:	e7c8      	b.n	8002fde <__kernel_rem_pio2f+0x142>
 800304c:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8003050:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8003054:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003058:	da31      	bge.n	80030be <__kernel_rem_pio2f+0x222>
 800305a:	2600      	movs	r6, #0
 800305c:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8003060:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003064:	f040 8098 	bne.w	8003198 <__kernel_rem_pio2f+0x2fc>
 8003068:	1e60      	subs	r0, r4, #1
 800306a:	2200      	movs	r2, #0
 800306c:	4550      	cmp	r0, sl
 800306e:	da4b      	bge.n	8003108 <__kernel_rem_pio2f+0x26c>
 8003070:	2a00      	cmp	r2, #0
 8003072:	d065      	beq.n	8003140 <__kernel_rem_pio2f+0x2a4>
 8003074:	3c01      	subs	r4, #1
 8003076:	ab08      	add	r3, sp, #32
 8003078:	3d08      	subs	r5, #8
 800307a:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800307e:	2b00      	cmp	r3, #0
 8003080:	d0f8      	beq.n	8003074 <__kernel_rem_pio2f+0x1d8>
 8003082:	4628      	mov	r0, r5
 8003084:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8003088:	f000 f970 	bl	800336c <scalbnf>
 800308c:	1c63      	adds	r3, r4, #1
 800308e:	aa44      	add	r2, sp, #272	@ 0x110
 8003090:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 8003190 <__kernel_rem_pio2f+0x2f4>
 8003094:	0099      	lsls	r1, r3, #2
 8003096:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800309a:	4623      	mov	r3, r4
 800309c:	2b00      	cmp	r3, #0
 800309e:	f280 80a9 	bge.w	80031f4 <__kernel_rem_pio2f+0x358>
 80030a2:	4623      	mov	r3, r4
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	f2c0 80c7 	blt.w	8003238 <__kernel_rem_pio2f+0x39c>
 80030aa:	aa44      	add	r2, sp, #272	@ 0x110
 80030ac:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 80030b0:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 8003188 <__kernel_rem_pio2f+0x2ec>
 80030b4:	eddf 7a37 	vldr	s15, [pc, #220]	@ 8003194 <__kernel_rem_pio2f+0x2f8>
 80030b8:	2000      	movs	r0, #0
 80030ba:	1ae2      	subs	r2, r4, r3
 80030bc:	e0b1      	b.n	8003222 <__kernel_rem_pio2f+0x386>
 80030be:	2602      	movs	r6, #2
 80030c0:	e78f      	b.n	8002fe2 <__kernel_rem_pio2f+0x146>
 80030c2:	f852 1b04 	ldr.w	r1, [r2], #4
 80030c6:	b948      	cbnz	r0, 80030dc <__kernel_rem_pio2f+0x240>
 80030c8:	b121      	cbz	r1, 80030d4 <__kernel_rem_pio2f+0x238>
 80030ca:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 80030ce:	f842 1c04 	str.w	r1, [r2, #-4]
 80030d2:	2101      	movs	r1, #1
 80030d4:	f10e 0e01 	add.w	lr, lr, #1
 80030d8:	4608      	mov	r0, r1
 80030da:	e787      	b.n	8002fec <__kernel_rem_pio2f+0x150>
 80030dc:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 80030e0:	e7f5      	b.n	80030ce <__kernel_rem_pio2f+0x232>
 80030e2:	f104 3cff 	add.w	ip, r4, #4294967295
 80030e6:	aa08      	add	r2, sp, #32
 80030e8:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 80030ec:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80030f0:	a908      	add	r1, sp, #32
 80030f2:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 80030f6:	e781      	b.n	8002ffc <__kernel_rem_pio2f+0x160>
 80030f8:	f104 3cff 	add.w	ip, r4, #4294967295
 80030fc:	aa08      	add	r2, sp, #32
 80030fe:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 8003102:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8003106:	e7f3      	b.n	80030f0 <__kernel_rem_pio2f+0x254>
 8003108:	a908      	add	r1, sp, #32
 800310a:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 800310e:	3801      	subs	r0, #1
 8003110:	430a      	orrs	r2, r1
 8003112:	e7ab      	b.n	800306c <__kernel_rem_pio2f+0x1d0>
 8003114:	3201      	adds	r2, #1
 8003116:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 800311a:	2e00      	cmp	r6, #0
 800311c:	d0fa      	beq.n	8003114 <__kernel_rem_pio2f+0x278>
 800311e:	9905      	ldr	r1, [sp, #20]
 8003120:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 8003124:	eb0d 0001 	add.w	r0, sp, r1
 8003128:	18e6      	adds	r6, r4, r3
 800312a:	a91c      	add	r1, sp, #112	@ 0x70
 800312c:	f104 0c01 	add.w	ip, r4, #1
 8003130:	384c      	subs	r0, #76	@ 0x4c
 8003132:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 8003136:	4422      	add	r2, r4
 8003138:	4562      	cmp	r2, ip
 800313a:	da04      	bge.n	8003146 <__kernel_rem_pio2f+0x2aa>
 800313c:	4614      	mov	r4, r2
 800313e:	e710      	b.n	8002f62 <__kernel_rem_pio2f+0xc6>
 8003140:	9804      	ldr	r0, [sp, #16]
 8003142:	2201      	movs	r2, #1
 8003144:	e7e7      	b.n	8003116 <__kernel_rem_pio2f+0x27a>
 8003146:	9903      	ldr	r1, [sp, #12]
 8003148:	f8dd e004 	ldr.w	lr, [sp, #4]
 800314c:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 8003150:	9105      	str	r1, [sp, #20]
 8003152:	ee07 1a90 	vmov	s15, r1
 8003156:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800315a:	2400      	movs	r4, #0
 800315c:	ece6 7a01 	vstmia	r6!, {s15}
 8003160:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 8003194 <__kernel_rem_pio2f+0x2f8>
 8003164:	46b1      	mov	r9, r6
 8003166:	455c      	cmp	r4, fp
 8003168:	dd04      	ble.n	8003174 <__kernel_rem_pio2f+0x2d8>
 800316a:	ece0 7a01 	vstmia	r0!, {s15}
 800316e:	f10c 0c01 	add.w	ip, ip, #1
 8003172:	e7e1      	b.n	8003138 <__kernel_rem_pio2f+0x29c>
 8003174:	ecfe 6a01 	vldmia	lr!, {s13}
 8003178:	ed39 7a01 	vldmdb	r9!, {s14}
 800317c:	3401      	adds	r4, #1
 800317e:	eee6 7a87 	vfma.f32	s15, s13, s14
 8003182:	e7f0      	b.n	8003166 <__kernel_rem_pio2f+0x2ca>
 8003184:	08003908 	.word	0x08003908
 8003188:	080038dc 	.word	0x080038dc
 800318c:	43800000 	.word	0x43800000
 8003190:	3b800000 	.word	0x3b800000
 8003194:	00000000 	.word	0x00000000
 8003198:	9b02      	ldr	r3, [sp, #8]
 800319a:	eeb0 0a48 	vmov.f32	s0, s16
 800319e:	eba3 0008 	sub.w	r0, r3, r8
 80031a2:	f000 f8e3 	bl	800336c <scalbnf>
 80031a6:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 800318c <__kernel_rem_pio2f+0x2f0>
 80031aa:	eeb4 0ac7 	vcmpe.f32	s0, s14
 80031ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031b2:	db19      	blt.n	80031e8 <__kernel_rem_pio2f+0x34c>
 80031b4:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 8003190 <__kernel_rem_pio2f+0x2f4>
 80031b8:	ee60 7a27 	vmul.f32	s15, s0, s15
 80031bc:	aa08      	add	r2, sp, #32
 80031be:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80031c2:	3508      	adds	r5, #8
 80031c4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80031c8:	eea7 0ac7 	vfms.f32	s0, s15, s14
 80031cc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80031d0:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 80031d4:	ee10 3a10 	vmov	r3, s0
 80031d8:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 80031dc:	ee17 3a90 	vmov	r3, s15
 80031e0:	3401      	adds	r4, #1
 80031e2:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 80031e6:	e74c      	b.n	8003082 <__kernel_rem_pio2f+0x1e6>
 80031e8:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 80031ec:	aa08      	add	r2, sp, #32
 80031ee:	ee10 3a10 	vmov	r3, s0
 80031f2:	e7f6      	b.n	80031e2 <__kernel_rem_pio2f+0x346>
 80031f4:	a808      	add	r0, sp, #32
 80031f6:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 80031fa:	9001      	str	r0, [sp, #4]
 80031fc:	ee07 0a90 	vmov	s15, r0
 8003200:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003204:	3b01      	subs	r3, #1
 8003206:	ee67 7a80 	vmul.f32	s15, s15, s0
 800320a:	ee20 0a07 	vmul.f32	s0, s0, s14
 800320e:	ed62 7a01 	vstmdb	r2!, {s15}
 8003212:	e743      	b.n	800309c <__kernel_rem_pio2f+0x200>
 8003214:	ecfc 6a01 	vldmia	ip!, {s13}
 8003218:	ecb5 7a01 	vldmia	r5!, {s14}
 800321c:	eee6 7a87 	vfma.f32	s15, s13, s14
 8003220:	3001      	adds	r0, #1
 8003222:	4550      	cmp	r0, sl
 8003224:	dc01      	bgt.n	800322a <__kernel_rem_pio2f+0x38e>
 8003226:	4290      	cmp	r0, r2
 8003228:	ddf4      	ble.n	8003214 <__kernel_rem_pio2f+0x378>
 800322a:	a858      	add	r0, sp, #352	@ 0x160
 800322c:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8003230:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 8003234:	3b01      	subs	r3, #1
 8003236:	e735      	b.n	80030a4 <__kernel_rem_pio2f+0x208>
 8003238:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800323a:	2b02      	cmp	r3, #2
 800323c:	dc09      	bgt.n	8003252 <__kernel_rem_pio2f+0x3b6>
 800323e:	2b00      	cmp	r3, #0
 8003240:	dc27      	bgt.n	8003292 <__kernel_rem_pio2f+0x3f6>
 8003242:	d040      	beq.n	80032c6 <__kernel_rem_pio2f+0x42a>
 8003244:	f009 0007 	and.w	r0, r9, #7
 8003248:	b059      	add	sp, #356	@ 0x164
 800324a:	ecbd 8b04 	vpop	{d8-d9}
 800324e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003252:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 8003254:	2b03      	cmp	r3, #3
 8003256:	d1f5      	bne.n	8003244 <__kernel_rem_pio2f+0x3a8>
 8003258:	aa30      	add	r2, sp, #192	@ 0xc0
 800325a:	1f0b      	subs	r3, r1, #4
 800325c:	4413      	add	r3, r2
 800325e:	461a      	mov	r2, r3
 8003260:	4620      	mov	r0, r4
 8003262:	2800      	cmp	r0, #0
 8003264:	dc50      	bgt.n	8003308 <__kernel_rem_pio2f+0x46c>
 8003266:	4622      	mov	r2, r4
 8003268:	2a01      	cmp	r2, #1
 800326a:	dc5d      	bgt.n	8003328 <__kernel_rem_pio2f+0x48c>
 800326c:	ab30      	add	r3, sp, #192	@ 0xc0
 800326e:	ed5f 7a37 	vldr	s15, [pc, #-220]	@ 8003194 <__kernel_rem_pio2f+0x2f8>
 8003272:	440b      	add	r3, r1
 8003274:	2c01      	cmp	r4, #1
 8003276:	dc67      	bgt.n	8003348 <__kernel_rem_pio2f+0x4ac>
 8003278:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 800327c:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 8003280:	2e00      	cmp	r6, #0
 8003282:	d167      	bne.n	8003354 <__kernel_rem_pio2f+0x4b8>
 8003284:	edc7 6a00 	vstr	s13, [r7]
 8003288:	ed87 7a01 	vstr	s14, [r7, #4]
 800328c:	edc7 7a02 	vstr	s15, [r7, #8]
 8003290:	e7d8      	b.n	8003244 <__kernel_rem_pio2f+0x3a8>
 8003292:	ab30      	add	r3, sp, #192	@ 0xc0
 8003294:	ed1f 7a41 	vldr	s14, [pc, #-260]	@ 8003194 <__kernel_rem_pio2f+0x2f8>
 8003298:	440b      	add	r3, r1
 800329a:	4622      	mov	r2, r4
 800329c:	2a00      	cmp	r2, #0
 800329e:	da24      	bge.n	80032ea <__kernel_rem_pio2f+0x44e>
 80032a0:	b34e      	cbz	r6, 80032f6 <__kernel_rem_pio2f+0x45a>
 80032a2:	eef1 7a47 	vneg.f32	s15, s14
 80032a6:	edc7 7a00 	vstr	s15, [r7]
 80032aa:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 80032ae:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80032b2:	aa31      	add	r2, sp, #196	@ 0xc4
 80032b4:	2301      	movs	r3, #1
 80032b6:	429c      	cmp	r4, r3
 80032b8:	da20      	bge.n	80032fc <__kernel_rem_pio2f+0x460>
 80032ba:	b10e      	cbz	r6, 80032c0 <__kernel_rem_pio2f+0x424>
 80032bc:	eef1 7a67 	vneg.f32	s15, s15
 80032c0:	edc7 7a01 	vstr	s15, [r7, #4]
 80032c4:	e7be      	b.n	8003244 <__kernel_rem_pio2f+0x3a8>
 80032c6:	ab30      	add	r3, sp, #192	@ 0xc0
 80032c8:	ed5f 7a4e 	vldr	s15, [pc, #-312]	@ 8003194 <__kernel_rem_pio2f+0x2f8>
 80032cc:	440b      	add	r3, r1
 80032ce:	2c00      	cmp	r4, #0
 80032d0:	da05      	bge.n	80032de <__kernel_rem_pio2f+0x442>
 80032d2:	b10e      	cbz	r6, 80032d8 <__kernel_rem_pio2f+0x43c>
 80032d4:	eef1 7a67 	vneg.f32	s15, s15
 80032d8:	edc7 7a00 	vstr	s15, [r7]
 80032dc:	e7b2      	b.n	8003244 <__kernel_rem_pio2f+0x3a8>
 80032de:	ed33 7a01 	vldmdb	r3!, {s14}
 80032e2:	3c01      	subs	r4, #1
 80032e4:	ee77 7a87 	vadd.f32	s15, s15, s14
 80032e8:	e7f1      	b.n	80032ce <__kernel_rem_pio2f+0x432>
 80032ea:	ed73 7a01 	vldmdb	r3!, {s15}
 80032ee:	3a01      	subs	r2, #1
 80032f0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80032f4:	e7d2      	b.n	800329c <__kernel_rem_pio2f+0x400>
 80032f6:	eef0 7a47 	vmov.f32	s15, s14
 80032fa:	e7d4      	b.n	80032a6 <__kernel_rem_pio2f+0x40a>
 80032fc:	ecb2 7a01 	vldmia	r2!, {s14}
 8003300:	3301      	adds	r3, #1
 8003302:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003306:	e7d6      	b.n	80032b6 <__kernel_rem_pio2f+0x41a>
 8003308:	ed72 7a01 	vldmdb	r2!, {s15}
 800330c:	edd2 6a01 	vldr	s13, [r2, #4]
 8003310:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8003314:	3801      	subs	r0, #1
 8003316:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800331a:	ed82 7a00 	vstr	s14, [r2]
 800331e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003322:	edc2 7a01 	vstr	s15, [r2, #4]
 8003326:	e79c      	b.n	8003262 <__kernel_rem_pio2f+0x3c6>
 8003328:	ed73 7a01 	vldmdb	r3!, {s15}
 800332c:	edd3 6a01 	vldr	s13, [r3, #4]
 8003330:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8003334:	3a01      	subs	r2, #1
 8003336:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800333a:	ed83 7a00 	vstr	s14, [r3]
 800333e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003342:	edc3 7a01 	vstr	s15, [r3, #4]
 8003346:	e78f      	b.n	8003268 <__kernel_rem_pio2f+0x3cc>
 8003348:	ed33 7a01 	vldmdb	r3!, {s14}
 800334c:	3c01      	subs	r4, #1
 800334e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003352:	e78f      	b.n	8003274 <__kernel_rem_pio2f+0x3d8>
 8003354:	eef1 6a66 	vneg.f32	s13, s13
 8003358:	eeb1 7a47 	vneg.f32	s14, s14
 800335c:	edc7 6a00 	vstr	s13, [r7]
 8003360:	ed87 7a01 	vstr	s14, [r7, #4]
 8003364:	eef1 7a67 	vneg.f32	s15, s15
 8003368:	e790      	b.n	800328c <__kernel_rem_pio2f+0x3f0>
 800336a:	bf00      	nop

0800336c <scalbnf>:
 800336c:	ee10 3a10 	vmov	r3, s0
 8003370:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 8003374:	d02b      	beq.n	80033ce <scalbnf+0x62>
 8003376:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800337a:	d302      	bcc.n	8003382 <scalbnf+0x16>
 800337c:	ee30 0a00 	vadd.f32	s0, s0, s0
 8003380:	4770      	bx	lr
 8003382:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 8003386:	d123      	bne.n	80033d0 <scalbnf+0x64>
 8003388:	4b24      	ldr	r3, [pc, #144]	@ (800341c <scalbnf+0xb0>)
 800338a:	eddf 7a25 	vldr	s15, [pc, #148]	@ 8003420 <scalbnf+0xb4>
 800338e:	4298      	cmp	r0, r3
 8003390:	ee20 0a27 	vmul.f32	s0, s0, s15
 8003394:	db17      	blt.n	80033c6 <scalbnf+0x5a>
 8003396:	ee10 3a10 	vmov	r3, s0
 800339a:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800339e:	3a19      	subs	r2, #25
 80033a0:	f24c 3150 	movw	r1, #50000	@ 0xc350
 80033a4:	4288      	cmp	r0, r1
 80033a6:	dd15      	ble.n	80033d4 <scalbnf+0x68>
 80033a8:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 8003424 <scalbnf+0xb8>
 80033ac:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 8003428 <scalbnf+0xbc>
 80033b0:	ee10 3a10 	vmov	r3, s0
 80033b4:	eeb0 7a67 	vmov.f32	s14, s15
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	bfb8      	it	lt
 80033bc:	eef0 7a66 	vmovlt.f32	s15, s13
 80033c0:	ee27 0a87 	vmul.f32	s0, s15, s14
 80033c4:	4770      	bx	lr
 80033c6:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800342c <scalbnf+0xc0>
 80033ca:	ee27 0a80 	vmul.f32	s0, s15, s0
 80033ce:	4770      	bx	lr
 80033d0:	0dd2      	lsrs	r2, r2, #23
 80033d2:	e7e5      	b.n	80033a0 <scalbnf+0x34>
 80033d4:	4410      	add	r0, r2
 80033d6:	28fe      	cmp	r0, #254	@ 0xfe
 80033d8:	dce6      	bgt.n	80033a8 <scalbnf+0x3c>
 80033da:	2800      	cmp	r0, #0
 80033dc:	dd06      	ble.n	80033ec <scalbnf+0x80>
 80033de:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 80033e2:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 80033e6:	ee00 3a10 	vmov	s0, r3
 80033ea:	4770      	bx	lr
 80033ec:	f110 0f16 	cmn.w	r0, #22
 80033f0:	da09      	bge.n	8003406 <scalbnf+0x9a>
 80033f2:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 800342c <scalbnf+0xc0>
 80033f6:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8003430 <scalbnf+0xc4>
 80033fa:	ee10 3a10 	vmov	r3, s0
 80033fe:	eeb0 7a67 	vmov.f32	s14, s15
 8003402:	2b00      	cmp	r3, #0
 8003404:	e7d9      	b.n	80033ba <scalbnf+0x4e>
 8003406:	3019      	adds	r0, #25
 8003408:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800340c:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8003410:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 8003434 <scalbnf+0xc8>
 8003414:	ee07 3a90 	vmov	s15, r3
 8003418:	e7d7      	b.n	80033ca <scalbnf+0x5e>
 800341a:	bf00      	nop
 800341c:	ffff3cb0 	.word	0xffff3cb0
 8003420:	4c000000 	.word	0x4c000000
 8003424:	7149f2ca 	.word	0x7149f2ca
 8003428:	f149f2ca 	.word	0xf149f2ca
 800342c:	0da24260 	.word	0x0da24260
 8003430:	8da24260 	.word	0x8da24260
 8003434:	33000000 	.word	0x33000000

08003438 <floorf>:
 8003438:	ee10 3a10 	vmov	r3, s0
 800343c:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8003440:	3a7f      	subs	r2, #127	@ 0x7f
 8003442:	2a16      	cmp	r2, #22
 8003444:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8003448:	dc2b      	bgt.n	80034a2 <floorf+0x6a>
 800344a:	2a00      	cmp	r2, #0
 800344c:	da12      	bge.n	8003474 <floorf+0x3c>
 800344e:	eddf 7a19 	vldr	s15, [pc, #100]	@ 80034b4 <floorf+0x7c>
 8003452:	ee30 0a27 	vadd.f32	s0, s0, s15
 8003456:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800345a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800345e:	dd06      	ble.n	800346e <floorf+0x36>
 8003460:	2b00      	cmp	r3, #0
 8003462:	da24      	bge.n	80034ae <floorf+0x76>
 8003464:	2900      	cmp	r1, #0
 8003466:	4b14      	ldr	r3, [pc, #80]	@ (80034b8 <floorf+0x80>)
 8003468:	bf08      	it	eq
 800346a:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 800346e:	ee00 3a10 	vmov	s0, r3
 8003472:	4770      	bx	lr
 8003474:	4911      	ldr	r1, [pc, #68]	@ (80034bc <floorf+0x84>)
 8003476:	4111      	asrs	r1, r2
 8003478:	420b      	tst	r3, r1
 800347a:	d0fa      	beq.n	8003472 <floorf+0x3a>
 800347c:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 80034b4 <floorf+0x7c>
 8003480:	ee30 0a27 	vadd.f32	s0, s0, s15
 8003484:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8003488:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800348c:	ddef      	ble.n	800346e <floorf+0x36>
 800348e:	2b00      	cmp	r3, #0
 8003490:	bfbe      	ittt	lt
 8003492:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 8003496:	fa40 f202 	asrlt.w	r2, r0, r2
 800349a:	189b      	addlt	r3, r3, r2
 800349c:	ea23 0301 	bic.w	r3, r3, r1
 80034a0:	e7e5      	b.n	800346e <floorf+0x36>
 80034a2:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 80034a6:	d3e4      	bcc.n	8003472 <floorf+0x3a>
 80034a8:	ee30 0a00 	vadd.f32	s0, s0, s0
 80034ac:	4770      	bx	lr
 80034ae:	2300      	movs	r3, #0
 80034b0:	e7dd      	b.n	800346e <floorf+0x36>
 80034b2:	bf00      	nop
 80034b4:	7149f2ca 	.word	0x7149f2ca
 80034b8:	bf800000 	.word	0xbf800000
 80034bc:	007fffff 	.word	0x007fffff

080034c0 <_init>:
 80034c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80034c2:	bf00      	nop
 80034c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80034c6:	bc08      	pop	{r3}
 80034c8:	469e      	mov	lr, r3
 80034ca:	4770      	bx	lr

080034cc <_fini>:
 80034cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80034ce:	bf00      	nop
 80034d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80034d2:	bc08      	pop	{r3}
 80034d4:	469e      	mov	lr, r3
 80034d6:	4770      	bx	lr
