
*** Running vivado
    with args -log ulp.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ulp.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source ulp.tcl -notrace
INFO: Dispatch client connection id - 32860
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1859.820 ; gain = 2.020 ; free physical = 103709 ; free virtual = 127500
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/xo/ip_repo/xilinx_com_hls_topKQueryScores_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2022.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axis_clk_metadata_adapter:1.0'. The one found in IP location '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/shell_subsystem_ipdefs/axis_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/pxi_ii_infra/axis_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:pipeline_reg:1.0'. The one found in IP location '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/shell_subsystem_ipdefs/pipeline_reg_v1_0' will take precedence over the same IP in location /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/pxi_ii_infra/pipeline_reg_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:shell_utils_build_info:1.0'. The one found in IP location '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/shell_subsystem_ipdefs/shell_utils_build_info_v1_0' will take precedence over the same IP in the Xilinx installed IP.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axi_clk_metadata_adapter:1.0'. The one found in IP location '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/shell_subsystem_ipdefs/axi_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/pxi_ii_infra/axi_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:clk_metadata_adapter:1.0'. The one found in IP location '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/shell_subsystem_ipdefs/clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/pxi_ii_infra/clk_metadata_adapter_v1_0
WARNING: [BD 41-2576] File '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ulp_sim_netlist.vhdl' referenced by design 'ulp' could not be found.
WARNING: [BD 41-2576] File '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ulp_sim_netlist.v' referenced by design 'ulp' could not be found.
WARNING: [BD 41-2576] File '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ulp_stub.vhdl' referenced by design 'ulp' could not be found.
WARNING: [BD 41-2576] File '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ulp_stub.v' referenced by design 'ulp' could not be found.
WARNING: [BD 41-2576] File '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ulp.dcp' referenced by design 'ulp' could not be found.
add_files: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1999.738 ; gain = 105.047 ; free physical = 103556 ; free virtual = 127347
Command: synth_design -top ulp -part xcu250-figd2104-2L-e -incremental_mode off -mode out_of_context
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.srcs/my_rm/bd/ulp/ulp.bd

WARNING: [Vivado_Tcl 4-393] The 'Implementation' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.srcs/my_rm/bd/ulp/ulp.bd

Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22843
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3533.199 ; gain = 354.758 ; free physical = 101846 ; free virtual = 125638
Synthesis current peak Physical Memory [PSS] (MB): peak = 2811.776; parent = 2568.212; children = 243.564
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4766.801; parent = 3546.078; children = 1220.723
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ulp' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3958]
INFO: [Synth 8-6157] synthesizing module 'ulp_ict_axi_ctrl_mgmt_00_0' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:9007]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_H1IGO9' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3558]
INFO: [Synth 8-6157] synthesizing module 'ulp_s00_regslice_38' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_s00_regslice_38_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_s00_regslice_38' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_s00_regslice_38_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'ulp_s00_regslice_38' is unconnected for instance 's00_regslice' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3717]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'ulp_s00_regslice_38' is unconnected for instance 's00_regslice' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3717]
WARNING: [Synth 8-7023] instance 's00_regslice' of module 'ulp_s00_regslice_38' has 40 connections declared, but only 38 given [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3717]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_H1IGO9' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3558]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ict_axi_ctrl_mgmt_00_0' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:9007]
INFO: [Synth 8-6157] synthesizing module 'ulp_ict_axi_ctrl_mgmt_01_0' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:9217]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_5IEKK0' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:12]
INFO: [Synth 8-6157] synthesizing module 'ulp_m00_regslice_2' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_m00_regslice_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_m00_regslice_2' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_m00_regslice_2_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'ulp_m00_regslice_2' is unconnected for instance 'm00_regslice' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:171]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'ulp_m00_regslice_2' is unconnected for instance 'm00_regslice' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:171]
WARNING: [Synth 8-7023] instance 'm00_regslice' of module 'ulp_m00_regslice_2' has 40 connections declared, but only 38 given [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:171]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_5IEKK0' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:12]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1L8KMQD' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1372]
INFO: [Synth 8-6157] synthesizing module 'ulp_m01_regslice_2' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_m01_regslice_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_m01_regslice_2' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_m01_regslice_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1L8KMQD' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1372]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_W1PJOB' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1582]
INFO: [Synth 8-6157] synthesizing module 'ulp_m02_regslice_0' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_m02_regslice_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_m02_regslice_0' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_m02_regslice_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_W1PJOB' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1582]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_1CAX07Y' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1792]
INFO: [Synth 8-6157] synthesizing module 'ulp_m03_regslice_0' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_m03_regslice_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_m03_regslice_0' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_m03_regslice_0_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'ulp_m03_regslice_0' is unconnected for instance 'm03_regslice' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1951]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'ulp_m03_regslice_0' is unconnected for instance 'm03_regslice' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1951]
WARNING: [Synth 8-7023] instance 'm03_regslice' of module 'ulp_m03_regslice_0' has 40 connections declared, but only 38 given [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1951]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_1CAX07Y' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1792]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1FTWZ3E' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1992]
INFO: [Synth 8-6157] synthesizing module 'ulp_s00_regslice_39' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_s00_regslice_39_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_s00_regslice_39' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_s00_regslice_39_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1FTWZ3E' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1992]
INFO: [Synth 8-6157] synthesizing module 'ulp_xbar_2' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_xbar_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_xbar_2' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_xbar_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ict_axi_ctrl_mgmt_01_0' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:9217]
INFO: [Synth 8-6157] synthesizing module 'ulp_ict_axi_ctrl_user_00_0' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:9961]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_SWCQJL' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3758]
INFO: [Synth 8-6157] synthesizing module 'ulp_s00_regslice_40' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_s00_regslice_40_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_s00_regslice_40' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_s00_regslice_40_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'ulp_s00_regslice_40' is unconnected for instance 's00_regslice' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3917]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'ulp_s00_regslice_40' is unconnected for instance 's00_regslice' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3917]
WARNING: [Synth 8-7023] instance 's00_regslice' of module 'ulp_s00_regslice_40' has 40 connections declared, but only 38 given [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3917]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_SWCQJL' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3758]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ict_axi_ctrl_user_00_0' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:9961]
INFO: [Synth 8-6157] synthesizing module 'ulp_ict_axi_ctrl_user_01_0' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:10171]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_JKUG48' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:212]
INFO: [Synth 8-6157] synthesizing module 'ulp_m00_regslice_3' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_m00_regslice_3_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_m00_regslice_3' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_m00_regslice_3_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'ulp_m00_regslice_3' is unconnected for instance 'm00_regslice' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:371]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'ulp_m00_regslice_3' is unconnected for instance 'm00_regslice' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:371]
WARNING: [Synth 8-7023] instance 'm00_regslice' of module 'ulp_m00_regslice_3' has 40 connections declared, but only 38 given [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:371]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_JKUG48' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:212]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_170IHEL' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:698]
INFO: [Synth 8-6157] synthesizing module 'ulp_auto_cc_0' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_auto_cc_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_auto_cc_0' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_auto_cc_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ulp_m01_regslice_3' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_m01_regslice_3_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_m01_regslice_3' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_m01_regslice_3_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'ulp_m01_regslice_3' is unconnected for instance 'm01_regslice' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:923]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'ulp_m01_regslice_3' is unconnected for instance 'm01_regslice' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:923]
WARNING: [Synth 8-7023] instance 'm01_regslice' of module 'ulp_m01_regslice_3' has 40 connections declared, but only 38 given [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:923]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_170IHEL' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:698]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1UGDFZ6' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2778]
INFO: [Synth 8-6157] synthesizing module 'ulp_s00_regslice_41' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_s00_regslice_41_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_s00_regslice_41' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_s00_regslice_41_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1UGDFZ6' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2778]
INFO: [Synth 8-6157] synthesizing module 'ulp_xbar_4' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_xbar_4_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_xbar_4' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_xbar_4_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ict_axi_ctrl_user_01_0' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:10171]
INFO: [Synth 8-6157] synthesizing module 'ulp_ict_axi_ctrl_user_02_0' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:10643]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1G6YKDI' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2202]
INFO: [Synth 8-6157] synthesizing module 'ulp_s00_regslice_42' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_s00_regslice_42_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_s00_regslice_42' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_s00_regslice_42_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'ulp_s00_regslice_42' is unconnected for instance 's00_regslice' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2361]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'ulp_s00_regslice_42' is unconnected for instance 's00_regslice' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2361]
WARNING: [Synth 8-7023] instance 's00_regslice' of module 'ulp_s00_regslice_42' has 40 connections declared, but only 38 given [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2361]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1G6YKDI' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2202]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ict_axi_ctrl_user_02_0' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:10643]
INFO: [Synth 8-6157] synthesizing module 'ulp_ict_axi_ctrl_user_03_0' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:10853]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_GKQ76T' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3358]
INFO: [Synth 8-6157] synthesizing module 'ulp_s00_regslice_43' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_s00_regslice_43_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_s00_regslice_43' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_s00_regslice_43_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'ulp_s00_regslice_43' is unconnected for instance 's00_regslice' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3517]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'ulp_s00_regslice_43' is unconnected for instance 's00_regslice' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3517]
WARNING: [Synth 8-7023] instance 's00_regslice' of module 'ulp_s00_regslice_43' has 40 connections declared, but only 38 given [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3517]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_GKQ76T' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3358]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ict_axi_ctrl_user_03_0' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:10853]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:6760]
INFO: [Synth 8-6157] synthesizing module 'ulp_ict_axi_ctrl_user_debug_00_0' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:11063]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_4JLIIO' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2988]
INFO: [Synth 8-6157] synthesizing module 'ulp_s00_regslice_44' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_s00_regslice_44_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_s00_regslice_44' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_s00_regslice_44_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_4JLIIO' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2988]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ict_axi_ctrl_user_debug_00_0' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:11063]
WARNING: [Synth 8-7071] port 'M00_AXI_araddr' of module 'ulp_ict_axi_ctrl_user_debug_00_0' is unconnected for instance 'ict_axi_ctrl_user_debug_00' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:6760]
WARNING: [Synth 8-7071] port 'M00_AXI_arburst' of module 'ulp_ict_axi_ctrl_user_debug_00_0' is unconnected for instance 'ict_axi_ctrl_user_debug_00' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:6760]
WARNING: [Synth 8-7071] port 'M00_AXI_arcache' of module 'ulp_ict_axi_ctrl_user_debug_00_0' is unconnected for instance 'ict_axi_ctrl_user_debug_00' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:6760]
WARNING: [Synth 8-7071] port 'M00_AXI_arlen' of module 'ulp_ict_axi_ctrl_user_debug_00_0' is unconnected for instance 'ict_axi_ctrl_user_debug_00' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:6760]
WARNING: [Synth 8-7071] port 'M00_AXI_arlock' of module 'ulp_ict_axi_ctrl_user_debug_00_0' is unconnected for instance 'ict_axi_ctrl_user_debug_00' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:6760]
WARNING: [Synth 8-7071] port 'M00_AXI_arprot' of module 'ulp_ict_axi_ctrl_user_debug_00_0' is unconnected for instance 'ict_axi_ctrl_user_debug_00' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:6760]
WARNING: [Synth 8-7071] port 'M00_AXI_arqos' of module 'ulp_ict_axi_ctrl_user_debug_00_0' is unconnected for instance 'ict_axi_ctrl_user_debug_00' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:6760]
WARNING: [Synth 8-7071] port 'M00_AXI_arregion' of module 'ulp_ict_axi_ctrl_user_debug_00_0' is unconnected for instance 'ict_axi_ctrl_user_debug_00' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:6760]
WARNING: [Synth 8-7071] port 'M00_AXI_arsize' of module 'ulp_ict_axi_ctrl_user_debug_00_0' is unconnected for instance 'ict_axi_ctrl_user_debug_00' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:6760]
WARNING: [Synth 8-7071] port 'M00_AXI_arvalid' of module 'ulp_ict_axi_ctrl_user_debug_00_0' is unconnected for instance 'ict_axi_ctrl_user_debug_00' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:6760]
WARNING: [Synth 8-7071] port 'M00_AXI_awaddr' of module 'ulp_ict_axi_ctrl_user_debug_00_0' is unconnected for instance 'ict_axi_ctrl_user_debug_00' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:6760]
WARNING: [Synth 8-7071] port 'M00_AXI_awburst' of module 'ulp_ict_axi_ctrl_user_debug_00_0' is unconnected for instance 'ict_axi_ctrl_user_debug_00' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:6760]
WARNING: [Synth 8-7071] port 'M00_AXI_awcache' of module 'ulp_ict_axi_ctrl_user_debug_00_0' is unconnected for instance 'ict_axi_ctrl_user_debug_00' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:6760]
WARNING: [Synth 8-7071] port 'M00_AXI_awlen' of module 'ulp_ict_axi_ctrl_user_debug_00_0' is unconnected for instance 'ict_axi_ctrl_user_debug_00' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:6760]
WARNING: [Synth 8-7071] port 'M00_AXI_awlock' of module 'ulp_ict_axi_ctrl_user_debug_00_0' is unconnected for instance 'ict_axi_ctrl_user_debug_00' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:6760]
WARNING: [Synth 8-7071] port 'M00_AXI_awprot' of module 'ulp_ict_axi_ctrl_user_debug_00_0' is unconnected for instance 'ict_axi_ctrl_user_debug_00' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:6760]
WARNING: [Synth 8-7071] port 'M00_AXI_awqos' of module 'ulp_ict_axi_ctrl_user_debug_00_0' is unconnected for instance 'ict_axi_ctrl_user_debug_00' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:6760]
WARNING: [Synth 8-7071] port 'M00_AXI_awregion' of module 'ulp_ict_axi_ctrl_user_debug_00_0' is unconnected for instance 'ict_axi_ctrl_user_debug_00' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:6760]
WARNING: [Synth 8-7071] port 'M00_AXI_awsize' of module 'ulp_ict_axi_ctrl_user_debug_00_0' is unconnected for instance 'ict_axi_ctrl_user_debug_00' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:6760]
WARNING: [Synth 8-7071] port 'M00_AXI_awvalid' of module 'ulp_ict_axi_ctrl_user_debug_00_0' is unconnected for instance 'ict_axi_ctrl_user_debug_00' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:6760]
WARNING: [Synth 8-7071] port 'M00_AXI_bready' of module 'ulp_ict_axi_ctrl_user_debug_00_0' is unconnected for instance 'ict_axi_ctrl_user_debug_00' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:6760]
WARNING: [Synth 8-7071] port 'M00_AXI_rready' of module 'ulp_ict_axi_ctrl_user_debug_00_0' is unconnected for instance 'ict_axi_ctrl_user_debug_00' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:6760]
WARNING: [Synth 8-7071] port 'M00_AXI_wdata' of module 'ulp_ict_axi_ctrl_user_debug_00_0' is unconnected for instance 'ict_axi_ctrl_user_debug_00' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:6760]
WARNING: [Synth 8-7071] port 'M00_AXI_wlast' of module 'ulp_ict_axi_ctrl_user_debug_00_0' is unconnected for instance 'ict_axi_ctrl_user_debug_00' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:6760]
WARNING: [Synth 8-7071] port 'M00_AXI_wstrb' of module 'ulp_ict_axi_ctrl_user_debug_00_0' is unconnected for instance 'ict_axi_ctrl_user_debug_00' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:6760]
WARNING: [Synth 8-7071] port 'M00_AXI_wvalid' of module 'ulp_ict_axi_ctrl_user_debug_00_0' is unconnected for instance 'ict_axi_ctrl_user_debug_00' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:6760]
WARNING: [Synth 8-7071] port 'S00_AXI_arready' of module 'ulp_ict_axi_ctrl_user_debug_00_0' is unconnected for instance 'ict_axi_ctrl_user_debug_00' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:6760]
WARNING: [Synth 8-7071] port 'S00_AXI_awready' of module 'ulp_ict_axi_ctrl_user_debug_00_0' is unconnected for instance 'ict_axi_ctrl_user_debug_00' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:6760]
WARNING: [Synth 8-7071] port 'S00_AXI_bresp' of module 'ulp_ict_axi_ctrl_user_debug_00_0' is unconnected for instance 'ict_axi_ctrl_user_debug_00' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:6760]
WARNING: [Synth 8-7071] port 'S00_AXI_bvalid' of module 'ulp_ict_axi_ctrl_user_debug_00_0' is unconnected for instance 'ict_axi_ctrl_user_debug_00' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:6760]
WARNING: [Synth 8-7071] port 'S00_AXI_rdata' of module 'ulp_ict_axi_ctrl_user_debug_00_0' is unconnected for instance 'ict_axi_ctrl_user_debug_00' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:6760]
WARNING: [Synth 8-7071] port 'S00_AXI_rlast' of module 'ulp_ict_axi_ctrl_user_debug_00_0' is unconnected for instance 'ict_axi_ctrl_user_debug_00' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:6760]
WARNING: [Synth 8-7071] port 'S00_AXI_rresp' of module 'ulp_ict_axi_ctrl_user_debug_00_0' is unconnected for instance 'ict_axi_ctrl_user_debug_00' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:6760]
WARNING: [Synth 8-7071] port 'S00_AXI_rvalid' of module 'ulp_ict_axi_ctrl_user_debug_00_0' is unconnected for instance 'ict_axi_ctrl_user_debug_00' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:6760]
WARNING: [Synth 8-7071] port 'S00_AXI_wready' of module 'ulp_ict_axi_ctrl_user_debug_00_0' is unconnected for instance 'ict_axi_ctrl_user_debug_00' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:6760]
WARNING: [Synth 8-7023] instance 'ict_axi_ctrl_user_debug_00' of module 'ulp_ict_axi_ctrl_user_debug_00_0' has 76 connections declared, but only 41 given [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:6760]
INFO: [Synth 8-6157] synthesizing module 'ulp_ict_axi_data_h2c_01_0' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:11443]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_QWJHY5' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:412]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_QWJHY5' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:412]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1GJMPZS' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:964]
INFO: [Synth 8-6157] synthesizing module 'ulp_auto_ds_0' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_auto_ds_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_auto_ds_0' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_auto_ds_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ulp_auto_pc_0' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_auto_pc_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_auto_pc_0' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_auto_pc_0_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'ulp_auto_pc_0' is unconnected for instance 'auto_pc' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1315]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'ulp_auto_pc_0' is unconnected for instance 'auto_pc' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1315]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'ulp_auto_pc_0' has 56 connections declared, but only 54 given [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1315]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1GJMPZS' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:964]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1K0R4BR' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2402]
INFO: [Synth 8-6157] synthesizing module 'ulp_s00_regslice_45' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_s00_regslice_45_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_s00_regslice_45' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_s00_regslice_45_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'ulp_s00_regslice_45' is unconnected for instance 's00_regslice' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2697]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'ulp_s00_regslice_45' is unconnected for instance 's00_regslice' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2697]
WARNING: [Synth 8-7023] instance 's00_regslice' of module 'ulp_s00_regslice_45' has 80 connections declared, but only 78 given [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2697]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1K0R4BR' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2402]
INFO: [Synth 8-6157] synthesizing module 'ulp_xbar_3' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_xbar_3_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_xbar_3' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_xbar_3_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ict_axi_data_h2c_01_0' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:11443]
INFO: [Synth 8-6157] synthesizing module 'ulp_ii_level1_wire_0' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_ii_level1_wire_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ii_level1_wire_0' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_ii_level1_wire_0_stub.v:5]
WARNING: [Synth 8-7071] port 'ULP_S_AXI_DATA_C2H_00_bid' of module 'ulp_ii_level1_wire_0' is unconnected for instance 'ii_level1_wire' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:6900]
WARNING: [Synth 8-7071] port 'ULP_S_AXI_DATA_C2H_00_rid' of module 'ulp_ii_level1_wire_0' is unconnected for instance 'ii_level1_wire' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:6900]
WARNING: [Synth 8-7071] port 'ulp_m_aresetn_data_u2s_00' of module 'ulp_ii_level1_wire_0' is unconnected for instance 'ii_level1_wire' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:6900]
WARNING: [Synth 8-7023] instance 'ii_level1_wire' of module 'ulp_ii_level1_wire_0' has 682 connections declared, but only 679 given [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:6900]
INFO: [Synth 8-6157] synthesizing module 'ulp_ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_0' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_0/synth/ulp_ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_0' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_0/synth/ulp_ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'ulp_ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_0_0' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_0_0/synth/ulp_ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat__parameterized0' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat__parameterized0' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_0_0' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_0_0/synth/ulp_ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'ulp_ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_1_0' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_1_0/synth/ulp_ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_1_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_1_0' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_1_0/synth/ulp_ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'ulp_ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_2_0' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_2_0/synth/ulp_ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_2_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_2_0' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_2_0/synth/ulp_ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_2_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'ulp_ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_3_0' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_3_0/synth/ulp_ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_3_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_3_0' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_3_0/synth/ulp_ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_3_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'ulp_ip_cc_axi_data_h2c_00_0' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_ip_cc_axi_data_h2c_00_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ip_cc_axi_data_h2c_00_0' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_ip_cc_axi_data_h2c_00_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ulp_ip_cc_axi_data_h2c_01_0' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_ip_cc_axi_data_h2c_01_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ip_cc_axi_data_h2c_01_0' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_ip_cc_axi_data_h2c_01_0_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awsize' of module 'ulp_ip_cc_axi_data_h2c_01_0' is unconnected for instance 'ip_cc_axi_data_h2c_01' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:7805]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'ulp_ip_cc_axi_data_h2c_01_0' is unconnected for instance 'ip_cc_axi_data_h2c_01' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:7805]
WARNING: [Synth 8-7071] port 'm_axi_awqos' of module 'ulp_ip_cc_axi_data_h2c_01_0' is unconnected for instance 'ip_cc_axi_data_h2c_01' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:7805]
WARNING: [Synth 8-7071] port 'm_axi_arsize' of module 'ulp_ip_cc_axi_data_h2c_01_0' is unconnected for instance 'ip_cc_axi_data_h2c_01' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:7805]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'ulp_ip_cc_axi_data_h2c_01_0' is unconnected for instance 'ip_cc_axi_data_h2c_01' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:7805]
WARNING: [Synth 8-7071] port 'm_axi_arqos' of module 'ulp_ip_cc_axi_data_h2c_01_0' is unconnected for instance 'ip_cc_axi_data_h2c_01' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:7805]
WARNING: [Synth 8-7023] instance 'ip_cc_axi_data_h2c_01' of module 'ulp_ip_cc_axi_data_h2c_01_0' has 82 connections declared, but only 76 given [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:7805]
INFO: [Synth 8-6157] synthesizing module 'ulp_ip_cc_axi_data_h2c_02_0' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_ip_cc_axi_data_h2c_02_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ip_cc_axi_data_h2c_02_0' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_ip_cc_axi_data_h2c_02_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ulp_ip_cc_axi_data_h2c_03_0' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_ip_cc_axi_data_h2c_03_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ip_cc_axi_data_h2c_03_0' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_ip_cc_axi_data_h2c_03_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ulp_ip_gpio_debug_axi_ctrl_mgmt_00_0' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_ip_gpio_debug_axi_ctrl_mgmt_00_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ip_gpio_debug_axi_ctrl_mgmt_00_0' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_ip_gpio_debug_axi_ctrl_mgmt_00_0_stub.v:5]
WARNING: [Synth 8-7071] port 'gpio_io_t' of module 'ulp_ip_gpio_debug_axi_ctrl_mgmt_00_0' is unconnected for instance 'ip_gpio_debug_axi_ctrl_mgmt_00' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:8048]
WARNING: [Synth 8-7023] instance 'ip_gpio_debug_axi_ctrl_mgmt_00' of module 'ulp_ip_gpio_debug_axi_ctrl_mgmt_00_0' has 22 connections declared, but only 21 given [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:8048]
INFO: [Synth 8-6157] synthesizing module 'ulp_ip_gpio_debug_axi_ctrl_mgmt_01_0' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_ip_gpio_debug_axi_ctrl_mgmt_01_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ip_gpio_debug_axi_ctrl_mgmt_01_0' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_ip_gpio_debug_axi_ctrl_mgmt_01_0_stub.v:5]
WARNING: [Synth 8-7071] port 'gpio_io_t' of module 'ulp_ip_gpio_debug_axi_ctrl_mgmt_01_0' is unconnected for instance 'ip_gpio_debug_axi_ctrl_mgmt_01' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:8070]
WARNING: [Synth 8-7023] instance 'ip_gpio_debug_axi_ctrl_mgmt_01' of module 'ulp_ip_gpio_debug_axi_ctrl_mgmt_01_0' has 22 connections declared, but only 21 given [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:8070]
INFO: [Synth 8-6157] synthesizing module 'ulp_ip_gpio_debug_axi_ctrl_user_00_0' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_ip_gpio_debug_axi_ctrl_user_00_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ip_gpio_debug_axi_ctrl_user_00_0' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_ip_gpio_debug_axi_ctrl_user_00_0_stub.v:5]
WARNING: [Synth 8-7071] port 'gpio_io_t' of module 'ulp_ip_gpio_debug_axi_ctrl_user_00_0' is unconnected for instance 'ip_gpio_debug_axi_ctrl_user_00' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:8092]
WARNING: [Synth 8-7023] instance 'ip_gpio_debug_axi_ctrl_user_00' of module 'ulp_ip_gpio_debug_axi_ctrl_user_00_0' has 22 connections declared, but only 21 given [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:8092]
INFO: [Synth 8-6157] synthesizing module 'ulp_ip_gpio_debug_axi_ctrl_user_01_0' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_ip_gpio_debug_axi_ctrl_user_01_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ip_gpio_debug_axi_ctrl_user_01_0' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_ip_gpio_debug_axi_ctrl_user_01_0_stub.v:5]
WARNING: [Synth 8-7071] port 'gpio_io_t' of module 'ulp_ip_gpio_debug_axi_ctrl_user_01_0' is unconnected for instance 'ip_gpio_debug_axi_ctrl_user_01' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:8114]
WARNING: [Synth 8-7023] instance 'ip_gpio_debug_axi_ctrl_user_01' of module 'ulp_ip_gpio_debug_axi_ctrl_user_01_0' has 22 connections declared, but only 21 given [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:8114]
INFO: [Synth 8-6157] synthesizing module 'ulp_ip_gpio_debug_axi_ctrl_user_02_0' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_ip_gpio_debug_axi_ctrl_user_02_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ip_gpio_debug_axi_ctrl_user_02_0' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_ip_gpio_debug_axi_ctrl_user_02_0_stub.v:5]
WARNING: [Synth 8-7071] port 'gpio_io_t' of module 'ulp_ip_gpio_debug_axi_ctrl_user_02_0' is unconnected for instance 'ip_gpio_debug_axi_ctrl_user_02' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:8136]
WARNING: [Synth 8-7023] instance 'ip_gpio_debug_axi_ctrl_user_02' of module 'ulp_ip_gpio_debug_axi_ctrl_user_02_0' has 22 connections declared, but only 21 given [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:8136]
INFO: [Synth 8-6157] synthesizing module 'ulp_ip_gpio_debug_axi_ctrl_user_03_0' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_ip_gpio_debug_axi_ctrl_user_03_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ip_gpio_debug_axi_ctrl_user_03_0' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_ip_gpio_debug_axi_ctrl_user_03_0_stub.v:5]
WARNING: [Synth 8-7071] port 'gpio_io_t' of module 'ulp_ip_gpio_debug_axi_ctrl_user_03_0' is unconnected for instance 'ip_gpio_debug_axi_ctrl_user_03' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:8158]
WARNING: [Synth 8-7023] instance 'ip_gpio_debug_axi_ctrl_user_03' of module 'ulp_ip_gpio_debug_axi_ctrl_user_03_0' has 22 connections declared, but only 21 given [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:8158]
INFO: [Synth 8-6157] synthesizing module 'ulp_ip_gpio_debug_axi_ctrl_user_debug_00_0' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_ip_gpio_debug_axi_ctrl_user_debug_00_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ip_gpio_debug_axi_ctrl_user_debug_00_0' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_ip_gpio_debug_axi_ctrl_user_debug_00_0_stub.v:5]
WARNING: [Synth 8-7071] port 's_axi_awready' of module 'ulp_ip_gpio_debug_axi_ctrl_user_debug_00_0' is unconnected for instance 'ip_gpio_debug_axi_ctrl_user_debug_00' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:8180]
WARNING: [Synth 8-7071] port 's_axi_wready' of module 'ulp_ip_gpio_debug_axi_ctrl_user_debug_00_0' is unconnected for instance 'ip_gpio_debug_axi_ctrl_user_debug_00' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:8180]
WARNING: [Synth 8-7071] port 's_axi_bresp' of module 'ulp_ip_gpio_debug_axi_ctrl_user_debug_00_0' is unconnected for instance 'ip_gpio_debug_axi_ctrl_user_debug_00' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:8180]
WARNING: [Synth 8-7071] port 's_axi_bvalid' of module 'ulp_ip_gpio_debug_axi_ctrl_user_debug_00_0' is unconnected for instance 'ip_gpio_debug_axi_ctrl_user_debug_00' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:8180]
WARNING: [Synth 8-7071] port 's_axi_arready' of module 'ulp_ip_gpio_debug_axi_ctrl_user_debug_00_0' is unconnected for instance 'ip_gpio_debug_axi_ctrl_user_debug_00' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:8180]
WARNING: [Synth 8-7071] port 's_axi_rdata' of module 'ulp_ip_gpio_debug_axi_ctrl_user_debug_00_0' is unconnected for instance 'ip_gpio_debug_axi_ctrl_user_debug_00' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:8180]
WARNING: [Synth 8-7071] port 's_axi_rresp' of module 'ulp_ip_gpio_debug_axi_ctrl_user_debug_00_0' is unconnected for instance 'ip_gpio_debug_axi_ctrl_user_debug_00' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:8180]
WARNING: [Synth 8-7071] port 's_axi_rvalid' of module 'ulp_ip_gpio_debug_axi_ctrl_user_debug_00_0' is unconnected for instance 'ip_gpio_debug_axi_ctrl_user_debug_00' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:8180]
WARNING: [Synth 8-7071] port 'gpio_io_t' of module 'ulp_ip_gpio_debug_axi_ctrl_user_debug_00_0' is unconnected for instance 'ip_gpio_debug_axi_ctrl_user_debug_00' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:8180]
WARNING: [Synth 8-7023] instance 'ip_gpio_debug_axi_ctrl_user_debug_00' of module 'ulp_ip_gpio_debug_axi_ctrl_user_debug_00_0' has 22 connections declared, but only 13 given [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:8180]
INFO: [Synth 8-6157] synthesizing module 'ulp_ip_gpio_debug_axi_data_h2c_01_0' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_ip_gpio_debug_axi_data_h2c_01_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ip_gpio_debug_axi_data_h2c_01_0' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_ip_gpio_debug_axi_data_h2c_01_0_stub.v:5]
WARNING: [Synth 8-7071] port 'gpio_io_t' of module 'ulp_ip_gpio_debug_axi_data_h2c_01_0' is unconnected for instance 'ip_gpio_debug_axi_data_h2c_01' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:8194]
WARNING: [Synth 8-7023] instance 'ip_gpio_debug_axi_data_h2c_01' of module 'ulp_ip_gpio_debug_axi_data_h2c_01_0' has 22 connections declared, but only 21 given [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:8194]
INFO: [Synth 8-6157] synthesizing module 'ulp_ip_inv_aresetn_ctrl_00_0' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_ip_inv_aresetn_ctrl_00_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ip_inv_aresetn_ctrl_00_0' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_ip_inv_aresetn_ctrl_00_0_stub.v:5]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:8219]
INFO: [Synth 8-6157] synthesizing module 'ulp_ip_psr_aresetn_ctrl_slr0_0' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_ip_psr_aresetn_ctrl_slr0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ip_psr_aresetn_ctrl_slr0_0' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_ip_psr_aresetn_ctrl_slr0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'ulp_ip_psr_aresetn_ctrl_slr0_0' is unconnected for instance 'ip_psr_aresetn_ctrl_slr0' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:8219]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'ulp_ip_psr_aresetn_ctrl_slr0_0' is unconnected for instance 'ip_psr_aresetn_ctrl_slr0' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:8219]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'ulp_ip_psr_aresetn_ctrl_slr0_0' is unconnected for instance 'ip_psr_aresetn_ctrl_slr0' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:8219]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'ulp_ip_psr_aresetn_ctrl_slr0_0' is unconnected for instance 'ip_psr_aresetn_ctrl_slr0' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:8219]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'ulp_ip_psr_aresetn_ctrl_slr0_0' is unconnected for instance 'ip_psr_aresetn_ctrl_slr0' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:8219]
WARNING: [Synth 8-7023] instance 'ip_psr_aresetn_ctrl_slr0' of module 'ulp_ip_psr_aresetn_ctrl_slr0_0' has 10 connections declared, but only 5 given [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:8219]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:8225]
INFO: [Synth 8-6157] synthesizing module 'ulp_ip_psr_aresetn_ctrl_slr1_0' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_ip_psr_aresetn_ctrl_slr1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ip_psr_aresetn_ctrl_slr1_0' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_ip_psr_aresetn_ctrl_slr1_0_stub.v:5]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'ulp_ip_psr_aresetn_ctrl_slr1_0' is unconnected for instance 'ip_psr_aresetn_ctrl_slr1' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:8225]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'ulp_ip_psr_aresetn_ctrl_slr1_0' is unconnected for instance 'ip_psr_aresetn_ctrl_slr1' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:8225]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'ulp_ip_psr_aresetn_ctrl_slr1_0' is unconnected for instance 'ip_psr_aresetn_ctrl_slr1' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:8225]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'ulp_ip_psr_aresetn_ctrl_slr1_0' is unconnected for instance 'ip_psr_aresetn_ctrl_slr1' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:8225]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'ulp_ip_psr_aresetn_ctrl_slr1_0' is unconnected for instance 'ip_psr_aresetn_ctrl_slr1' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:8225]
WARNING: [Synth 8-7023] instance 'ip_psr_aresetn_ctrl_slr1' of module 'ulp_ip_psr_aresetn_ctrl_slr1_0' has 10 connections declared, but only 5 given [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:8225]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:8231]
INFO: [Synth 8-6157] synthesizing module 'ulp_ip_psr_aresetn_ctrl_slr2_0' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_ip_psr_aresetn_ctrl_slr2_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ip_psr_aresetn_ctrl_slr2_0' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_ip_psr_aresetn_ctrl_slr2_0_stub.v:5]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'ulp_ip_psr_aresetn_ctrl_slr2_0' is unconnected for instance 'ip_psr_aresetn_ctrl_slr2' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:8231]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'ulp_ip_psr_aresetn_ctrl_slr2_0' is unconnected for instance 'ip_psr_aresetn_ctrl_slr2' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:8231]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'ulp_ip_psr_aresetn_ctrl_slr2_0' is unconnected for instance 'ip_psr_aresetn_ctrl_slr2' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:8231]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'ulp_ip_psr_aresetn_ctrl_slr2_0' is unconnected for instance 'ip_psr_aresetn_ctrl_slr2' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:8231]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'ulp_ip_psr_aresetn_ctrl_slr2_0' is unconnected for instance 'ip_psr_aresetn_ctrl_slr2' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:8231]
WARNING: [Synth 8-7023] instance 'ip_psr_aresetn_ctrl_slr2' of module 'ulp_ip_psr_aresetn_ctrl_slr2_0' has 10 connections declared, but only 5 given [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:8231]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:8237]
INFO: [Synth 8-6157] synthesizing module 'ulp_ip_psr_aresetn_ctrl_slr3_0' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_ip_psr_aresetn_ctrl_slr3_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ip_psr_aresetn_ctrl_slr3_0' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_ip_psr_aresetn_ctrl_slr3_0_stub.v:5]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'ulp_ip_psr_aresetn_ctrl_slr3_0' is unconnected for instance 'ip_psr_aresetn_ctrl_slr3' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:8237]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'ulp_ip_psr_aresetn_ctrl_slr3_0' is unconnected for instance 'ip_psr_aresetn_ctrl_slr3' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:8237]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'ulp_ip_psr_aresetn_ctrl_slr3_0' is unconnected for instance 'ip_psr_aresetn_ctrl_slr3' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:8237]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'ulp_ip_psr_aresetn_ctrl_slr3_0' is unconnected for instance 'ip_psr_aresetn_ctrl_slr3' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:8237]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'ulp_ip_psr_aresetn_ctrl_slr3_0' is unconnected for instance 'ip_psr_aresetn_ctrl_slr3' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:8237]
INFO: [Common 17-14] Message 'Synth 8-7071' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'ip_psr_aresetn_ctrl_slr3' of module 'ulp_ip_psr_aresetn_ctrl_slr3_0' has 10 connections declared, but only 5 given [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:8237]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:8243]
INFO: [Synth 8-6157] synthesizing module 'ulp_ip_psr_aresetn_freerun_slr0_0' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_ip_psr_aresetn_freerun_slr0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ip_psr_aresetn_freerun_slr0_0' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_ip_psr_aresetn_freerun_slr0_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'ip_psr_aresetn_freerun_slr0' of module 'ulp_ip_psr_aresetn_freerun_slr0_0' has 10 connections declared, but only 5 given [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:8243]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:8249]
INFO: [Synth 8-6157] synthesizing module 'ulp_ip_psr_aresetn_freerun_slr1_0' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_ip_psr_aresetn_freerun_slr1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ip_psr_aresetn_freerun_slr1_0' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_ip_psr_aresetn_freerun_slr1_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'ip_psr_aresetn_freerun_slr1' of module 'ulp_ip_psr_aresetn_freerun_slr1_0' has 10 connections declared, but only 5 given [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:8249]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:8255]
INFO: [Synth 8-6157] synthesizing module 'ulp_ip_psr_aresetn_freerun_slr2_0' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_ip_psr_aresetn_freerun_slr2_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ip_psr_aresetn_freerun_slr2_0' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_ip_psr_aresetn_freerun_slr2_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'ip_psr_aresetn_freerun_slr2' of module 'ulp_ip_psr_aresetn_freerun_slr2_0' has 10 connections declared, but only 5 given [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:8255]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:8261]
INFO: [Synth 8-6157] synthesizing module 'ulp_ip_psr_aresetn_freerun_slr3_0' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_ip_psr_aresetn_freerun_slr3_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ip_psr_aresetn_freerun_slr3_0' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_ip_psr_aresetn_freerun_slr3_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'ip_psr_aresetn_freerun_slr3' of module 'ulp_ip_psr_aresetn_freerun_slr3_0' has 10 connections declared, but only 5 given [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:8261]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:8267]
INFO: [Synth 8-6157] synthesizing module 'ulp_ip_psr_aresetn_kernel_00_slr0_0' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_ip_psr_aresetn_kernel_00_slr0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ip_psr_aresetn_kernel_00_slr0_0' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_ip_psr_aresetn_kernel_00_slr0_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'ip_psr_aresetn_kernel_00_slr0' of module 'ulp_ip_psr_aresetn_kernel_00_slr0_0' has 10 connections declared, but only 5 given [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:8267]
INFO: [Synth 8-6157] synthesizing module 'ulp_ip_psr_aresetn_kernel_00_slr1_0' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_ip_psr_aresetn_kernel_00_slr1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ip_psr_aresetn_kernel_00_slr1_0' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_ip_psr_aresetn_kernel_00_slr1_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'ip_psr_aresetn_kernel_00_slr1' of module 'ulp_ip_psr_aresetn_kernel_00_slr1_0' has 10 connections declared, but only 7 given [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:8273]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:8281]
INFO: [Synth 8-6157] synthesizing module 'ulp_ip_psr_aresetn_kernel_00_slr2_0' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_ip_psr_aresetn_kernel_00_slr2_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ip_psr_aresetn_kernel_00_slr2_0' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_ip_psr_aresetn_kernel_00_slr2_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'ip_psr_aresetn_kernel_00_slr2' of module 'ulp_ip_psr_aresetn_kernel_00_slr2_0' has 10 connections declared, but only 5 given [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:8281]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:8287]
INFO: [Synth 8-6157] synthesizing module 'ulp_ip_psr_aresetn_kernel_00_slr3_0' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_ip_psr_aresetn_kernel_00_slr3_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ip_psr_aresetn_kernel_00_slr3_0' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_ip_psr_aresetn_kernel_00_slr3_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'ip_psr_aresetn_kernel_00_slr3' of module 'ulp_ip_psr_aresetn_kernel_00_slr3_0' has 10 connections declared, but only 5 given [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:8287]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:8293]
INFO: [Synth 8-6157] synthesizing module 'ulp_ip_psr_aresetn_kernel_01_slr0_0' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_ip_psr_aresetn_kernel_01_slr0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ip_psr_aresetn_kernel_01_slr0_0' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_ip_psr_aresetn_kernel_01_slr0_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'ip_psr_aresetn_kernel_01_slr0' of module 'ulp_ip_psr_aresetn_kernel_01_slr0_0' has 10 connections declared, but only 5 given [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:8293]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:8299]
INFO: [Synth 8-6157] synthesizing module 'ulp_ip_psr_aresetn_kernel_01_slr1_0' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_ip_psr_aresetn_kernel_01_slr1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ip_psr_aresetn_kernel_01_slr1_0' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_ip_psr_aresetn_kernel_01_slr1_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'ip_psr_aresetn_kernel_01_slr1' of module 'ulp_ip_psr_aresetn_kernel_01_slr1_0' has 10 connections declared, but only 5 given [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:8299]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:8305]
INFO: [Synth 8-6157] synthesizing module 'ulp_ip_psr_aresetn_kernel_01_slr2_0' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_ip_psr_aresetn_kernel_01_slr2_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ip_psr_aresetn_kernel_01_slr2_0' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_ip_psr_aresetn_kernel_01_slr2_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'ip_psr_aresetn_kernel_01_slr2' of module 'ulp_ip_psr_aresetn_kernel_01_slr2_0' has 10 connections declared, but only 5 given [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:8305]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:8311]
INFO: [Synth 8-6157] synthesizing module 'ulp_ip_psr_aresetn_kernel_01_slr3_0' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_ip_psr_aresetn_kernel_01_slr3_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ip_psr_aresetn_kernel_01_slr3_0' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_ip_psr_aresetn_kernel_01_slr3_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'ip_psr_aresetn_kernel_01_slr3' of module 'ulp_ip_psr_aresetn_kernel_01_slr3_0' has 10 connections declared, but only 5 given [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:8311]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:8317]
INFO: [Synth 8-6157] synthesizing module 'ulp_ip_psr_aresetn_pcie_slr0_0' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_ip_psr_aresetn_pcie_slr0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ip_psr_aresetn_pcie_slr0_0' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_ip_psr_aresetn_pcie_slr0_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'ip_psr_aresetn_pcie_slr0' of module 'ulp_ip_psr_aresetn_pcie_slr0_0' has 10 connections declared, but only 5 given [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:8317]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:8323]
INFO: [Synth 8-6157] synthesizing module 'ulp_ip_psr_aresetn_pcie_slr1_0' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_ip_psr_aresetn_pcie_slr1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ip_psr_aresetn_pcie_slr1_0' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_ip_psr_aresetn_pcie_slr1_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'ip_psr_aresetn_pcie_slr1' of module 'ulp_ip_psr_aresetn_pcie_slr1_0' has 10 connections declared, but only 5 given [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:8323]
INFO: [Synth 8-6157] synthesizing module 'ulp_ip_psr_aresetn_pcie_slr2_0' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_ip_psr_aresetn_pcie_slr2_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ip_psr_aresetn_pcie_slr2_0' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_ip_psr_aresetn_pcie_slr2_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'ip_psr_aresetn_pcie_slr2' of module 'ulp_ip_psr_aresetn_pcie_slr2_0' has 10 connections declared, but only 6 given [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:8329]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:8336]
INFO: [Synth 8-6157] synthesizing module 'ulp_ip_psr_aresetn_pcie_slr3_0' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_ip_psr_aresetn_pcie_slr3_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ip_psr_aresetn_pcie_slr3_0' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_ip_psr_aresetn_pcie_slr3_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'ip_psr_aresetn_pcie_slr3' of module 'ulp_ip_psr_aresetn_pcie_slr3_0' has 10 connections declared, but only 5 given [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:8336]
INFO: [Synth 8-6157] synthesizing module 'ulp_ip_rs_axi_ctrl_user_03_0' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_ip_rs_axi_ctrl_user_03_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ip_rs_axi_ctrl_user_03_0' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_ip_rs_axi_ctrl_user_03_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ulp_ip_rs_axi_data_c2h_00_0' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_ip_rs_axi_data_c2h_00_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ip_rs_axi_data_c2h_00_0' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_ip_rs_axi_data_c2h_00_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'ip_rs_axi_data_c2h_00' of module 'ulp_ip_rs_axi_data_c2h_00_0' has 72 connections declared, but only 66 given [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:8383]
INFO: [Synth 8-6157] synthesizing module 'ulp_ip_rs_axi_data_h2c_03_0' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_ip_rs_axi_data_h2c_03_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ip_rs_axi_data_h2c_03_0' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_ip_rs_axi_data_h2c_03_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ulp_irq_const_tieoff_0' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_irq_const_tieoff_0/synth/ulp_irq_const_tieoff_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/badb/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/badb/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ulp_irq_const_tieoff_0' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_irq_const_tieoff_0/synth/ulp_irq_const_tieoff_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'ulp_memory_subsystem_0' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_memory_subsystem_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_memory_subsystem_0' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_memory_subsystem_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'memory_subsystem' of module 'ulp_memory_subsystem_0' has 333 connections declared, but only 329 given [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:8533]
INFO: [Synth 8-6157] synthesizing module 'ulp_satellite_gpio_slice_1_0' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_satellite_gpio_slice_1_0/synth/ulp_satellite_gpio_slice_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'ulp_satellite_gpio_slice_1_0' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_satellite_gpio_slice_1_0/synth/ulp_satellite_gpio_slice_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'ulp_shell_cmp_subsystem_0_0' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_shell_cmp_subsystem_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_shell_cmp_subsystem_0_0' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_shell_cmp_subsystem_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ulp_ss_ucs_0' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_ss_ucs_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ss_ucs_0' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_ss_ucs_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ulp_topKQueryScores_1_0' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_topKQueryScores_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_topKQueryScores_1_0' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-22763-wolverine.cs.ucr.edu/realtime/ulp_topKQueryScores_1_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'topKQueryScores_1' of module 'ulp_topKQueryScores_1_0' has 60 connections declared, but only 55 given [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:8949]
INFO: [Synth 8-6155] done synthesizing module 'ulp' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3958]
WARNING: [Synth 8-3848] Net io_gt_qsfp_00_gtx_n in module/entity ulp does not have driver. [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4754]
WARNING: [Synth 8-3848] Net io_gt_qsfp_00_gtx_p in module/entity ulp does not have driver. [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4755]
WARNING: [Synth 8-3848] Net io_gt_qsfp_01_gtx_n in module/entity ulp does not have driver. [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4758]
WARNING: [Synth 8-3848] Net io_gt_qsfp_01_gtx_p in module/entity ulp does not have driver. [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4759]
WARNING: [Synth 8-7129] Port Din[3] in module xlslice_v1_0_2_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[2] in module xlslice_v1_0_2_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[0] in module xlslice_v1_0_2_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port In32[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In33[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In34[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In35[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In36[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In37[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In38[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In39[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In40[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In41[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In42[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In43[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In44[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In45[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In46[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In47[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In48[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In49[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In50[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In51[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In52[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In53[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In54[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In55[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In56[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In57[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In58[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In59[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In60[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In61[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In62[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In63[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In64[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In65[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In66[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In67[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In68[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In69[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In70[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In71[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In72[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In73[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In74[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In75[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In76[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In77[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In78[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In79[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In80[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In81[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In82[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In83[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In84[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In85[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In86[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In87[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In88[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In89[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In90[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In91[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In92[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In93[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In94[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In95[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In96[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In97[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In98[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In99[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In100[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In101[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In102[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In103[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In104[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In105[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In106[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In107[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In108[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In109[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In110[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In111[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In112[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In113[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In114[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In115[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In116[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In117[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In118[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In119[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In120[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In121[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In122[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In123[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In124[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In125[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In126[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In127[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In4[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3648.020 ; gain = 469.578 ; free physical = 101975 ; free virtual = 125769
Synthesis current peak Physical Memory [PSS] (MB): peak = 2811.776; parent = 2568.212; children = 243.564
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4929.223; parent = 3648.016; children = 1281.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3665.828 ; gain = 487.387 ; free physical = 101975 ; free virtual = 125769
Synthesis current peak Physical Memory [PSS] (MB): peak = 2811.776; parent = 2568.212; children = 243.564
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4947.035; parent = 3665.828; children = 1281.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3665.828 ; gain = 487.387 ; free physical = 101975 ; free virtual = 125769
Synthesis current peak Physical Memory [PSS] (MB): peak = 2811.776; parent = 2568.212; children = 243.564
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4947.035; parent = 3665.828; children = 1281.207
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3665.828 ; gain = 0.000 ; free physical = 101960 ; free virtual = 125754
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/ulp_ii_level1_wire_0/ulp_ii_level1_wire_0_in_context.xdc] for cell 'ii_level1_wire'
Finished Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/ulp_ii_level1_wire_0/ulp_ii_level1_wire_0_in_context.xdc] for cell 'ii_level1_wire'
Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ss_ucs_0/ulp_ss_ucs_0/ulp_ss_ucs_0_in_context.xdc] for cell 'ss_ucs'
Finished Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ss_ucs_0/ulp_ss_ucs_0/ulp_ss_ucs_0_in_context.xdc] for cell 'ss_ucs'
Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_shell_cmp_subsystem_0_0/ulp_shell_cmp_subsystem_0_0/ulp_shell_cmp_subsystem_0_0_in_context.xdc] for cell 'shell_cmp_subsystem_0'
Finished Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_shell_cmp_subsystem_0_0/ulp_shell_cmp_subsystem_0_0/ulp_shell_cmp_subsystem_0_0_in_context.xdc] for cell 'shell_cmp_subsystem_0'
Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ip_inv_aresetn_ctrl_00_0/ulp_ip_inv_aresetn_ctrl_00_0/ulp_ip_inv_aresetn_ctrl_00_0_in_context.xdc] for cell 'ip_inv_aresetn_ctrl_00'
Finished Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ip_inv_aresetn_ctrl_00_0/ulp_ip_inv_aresetn_ctrl_00_0/ulp_ip_inv_aresetn_ctrl_00_0_in_context.xdc] for cell 'ip_inv_aresetn_ctrl_00'
Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ip_psr_aresetn_ctrl_slr0_0/ulp_ip_psr_aresetn_ctrl_slr0_0/ulp_ip_psr_aresetn_ctrl_slr0_0_in_context.xdc] for cell 'ip_psr_aresetn_ctrl_slr0'
Finished Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ip_psr_aresetn_ctrl_slr0_0/ulp_ip_psr_aresetn_ctrl_slr0_0/ulp_ip_psr_aresetn_ctrl_slr0_0_in_context.xdc] for cell 'ip_psr_aresetn_ctrl_slr0'
Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ip_psr_aresetn_ctrl_slr1_0/ulp_ip_psr_aresetn_ctrl_slr1_0/ulp_ip_psr_aresetn_ctrl_slr1_0_in_context.xdc] for cell 'ip_psr_aresetn_ctrl_slr1'
Finished Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ip_psr_aresetn_ctrl_slr1_0/ulp_ip_psr_aresetn_ctrl_slr1_0/ulp_ip_psr_aresetn_ctrl_slr1_0_in_context.xdc] for cell 'ip_psr_aresetn_ctrl_slr1'
Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ip_psr_aresetn_ctrl_slr2_0/ulp_ip_psr_aresetn_ctrl_slr2_0/ulp_ip_psr_aresetn_ctrl_slr2_0_in_context.xdc] for cell 'ip_psr_aresetn_ctrl_slr2'
Finished Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ip_psr_aresetn_ctrl_slr2_0/ulp_ip_psr_aresetn_ctrl_slr2_0/ulp_ip_psr_aresetn_ctrl_slr2_0_in_context.xdc] for cell 'ip_psr_aresetn_ctrl_slr2'
Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ip_psr_aresetn_ctrl_slr3_0/ulp_ip_psr_aresetn_ctrl_slr3_0/ulp_ip_psr_aresetn_ctrl_slr3_0_in_context.xdc] for cell 'ip_psr_aresetn_ctrl_slr3'
Finished Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ip_psr_aresetn_ctrl_slr3_0/ulp_ip_psr_aresetn_ctrl_slr3_0/ulp_ip_psr_aresetn_ctrl_slr3_0_in_context.xdc] for cell 'ip_psr_aresetn_ctrl_slr3'
Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ip_psr_aresetn_kernel_00_slr0_0/ulp_ip_psr_aresetn_kernel_00_slr0_0/ulp_ip_psr_aresetn_kernel_00_slr0_0_in_context.xdc] for cell 'ip_psr_aresetn_kernel_00_slr0'
Finished Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ip_psr_aresetn_kernel_00_slr0_0/ulp_ip_psr_aresetn_kernel_00_slr0_0/ulp_ip_psr_aresetn_kernel_00_slr0_0_in_context.xdc] for cell 'ip_psr_aresetn_kernel_00_slr0'
Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ip_psr_aresetn_kernel_00_slr1_0/ulp_ip_psr_aresetn_kernel_00_slr1_0/ulp_ip_psr_aresetn_kernel_00_slr1_0_in_context.xdc] for cell 'ip_psr_aresetn_kernel_00_slr1'
Finished Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ip_psr_aresetn_kernel_00_slr1_0/ulp_ip_psr_aresetn_kernel_00_slr1_0/ulp_ip_psr_aresetn_kernel_00_slr1_0_in_context.xdc] for cell 'ip_psr_aresetn_kernel_00_slr1'
Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ip_psr_aresetn_kernel_00_slr2_0/ulp_ip_psr_aresetn_kernel_00_slr2_0/ulp_ip_psr_aresetn_kernel_00_slr2_0_in_context.xdc] for cell 'ip_psr_aresetn_kernel_00_slr2'
Finished Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ip_psr_aresetn_kernel_00_slr2_0/ulp_ip_psr_aresetn_kernel_00_slr2_0/ulp_ip_psr_aresetn_kernel_00_slr2_0_in_context.xdc] for cell 'ip_psr_aresetn_kernel_00_slr2'
Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ip_psr_aresetn_kernel_00_slr3_0/ulp_ip_psr_aresetn_kernel_00_slr3_0/ulp_ip_psr_aresetn_kernel_00_slr3_0_in_context.xdc] for cell 'ip_psr_aresetn_kernel_00_slr3'
Finished Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ip_psr_aresetn_kernel_00_slr3_0/ulp_ip_psr_aresetn_kernel_00_slr3_0/ulp_ip_psr_aresetn_kernel_00_slr3_0_in_context.xdc] for cell 'ip_psr_aresetn_kernel_00_slr3'
Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ip_psr_aresetn_kernel_01_slr0_0/ulp_ip_psr_aresetn_kernel_01_slr0_0/ulp_ip_psr_aresetn_kernel_01_slr0_0_in_context.xdc] for cell 'ip_psr_aresetn_kernel_01_slr0'
Finished Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ip_psr_aresetn_kernel_01_slr0_0/ulp_ip_psr_aresetn_kernel_01_slr0_0/ulp_ip_psr_aresetn_kernel_01_slr0_0_in_context.xdc] for cell 'ip_psr_aresetn_kernel_01_slr0'
Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ip_psr_aresetn_kernel_01_slr1_0/ulp_ip_psr_aresetn_kernel_01_slr1_0/ulp_ip_psr_aresetn_kernel_01_slr1_0_in_context.xdc] for cell 'ip_psr_aresetn_kernel_01_slr1'
Finished Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ip_psr_aresetn_kernel_01_slr1_0/ulp_ip_psr_aresetn_kernel_01_slr1_0/ulp_ip_psr_aresetn_kernel_01_slr1_0_in_context.xdc] for cell 'ip_psr_aresetn_kernel_01_slr1'
Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ip_psr_aresetn_kernel_01_slr2_0/ulp_ip_psr_aresetn_kernel_01_slr2_0/ulp_ip_psr_aresetn_kernel_01_slr2_0_in_context.xdc] for cell 'ip_psr_aresetn_kernel_01_slr2'
Finished Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ip_psr_aresetn_kernel_01_slr2_0/ulp_ip_psr_aresetn_kernel_01_slr2_0/ulp_ip_psr_aresetn_kernel_01_slr2_0_in_context.xdc] for cell 'ip_psr_aresetn_kernel_01_slr2'
Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ip_psr_aresetn_kernel_01_slr3_0/ulp_ip_psr_aresetn_kernel_01_slr3_0/ulp_ip_psr_aresetn_kernel_01_slr3_0_in_context.xdc] for cell 'ip_psr_aresetn_kernel_01_slr3'
Finished Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ip_psr_aresetn_kernel_01_slr3_0/ulp_ip_psr_aresetn_kernel_01_slr3_0/ulp_ip_psr_aresetn_kernel_01_slr3_0_in_context.xdc] for cell 'ip_psr_aresetn_kernel_01_slr3'
Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ip_psr_aresetn_pcie_slr0_0/ulp_ip_psr_aresetn_pcie_slr0_0/ulp_ip_psr_aresetn_pcie_slr0_0_in_context.xdc] for cell 'ip_psr_aresetn_pcie_slr0'
Finished Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ip_psr_aresetn_pcie_slr0_0/ulp_ip_psr_aresetn_pcie_slr0_0/ulp_ip_psr_aresetn_pcie_slr0_0_in_context.xdc] for cell 'ip_psr_aresetn_pcie_slr0'
Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ip_psr_aresetn_pcie_slr1_0/ulp_ip_psr_aresetn_pcie_slr1_0/ulp_ip_psr_aresetn_pcie_slr1_0_in_context.xdc] for cell 'ip_psr_aresetn_pcie_slr1'
Finished Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ip_psr_aresetn_pcie_slr1_0/ulp_ip_psr_aresetn_pcie_slr1_0/ulp_ip_psr_aresetn_pcie_slr1_0_in_context.xdc] for cell 'ip_psr_aresetn_pcie_slr1'
Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ip_psr_aresetn_pcie_slr2_0/ulp_ip_psr_aresetn_pcie_slr2_0/ulp_ip_psr_aresetn_pcie_slr2_0_in_context.xdc] for cell 'ip_psr_aresetn_pcie_slr2'
Finished Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ip_psr_aresetn_pcie_slr2_0/ulp_ip_psr_aresetn_pcie_slr2_0/ulp_ip_psr_aresetn_pcie_slr2_0_in_context.xdc] for cell 'ip_psr_aresetn_pcie_slr2'
Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ip_psr_aresetn_pcie_slr3_0/ulp_ip_psr_aresetn_pcie_slr3_0/ulp_ip_psr_aresetn_pcie_slr3_0_in_context.xdc] for cell 'ip_psr_aresetn_pcie_slr3'
Finished Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ip_psr_aresetn_pcie_slr3_0/ulp_ip_psr_aresetn_pcie_slr3_0/ulp_ip_psr_aresetn_pcie_slr3_0_in_context.xdc] for cell 'ip_psr_aresetn_pcie_slr3'
Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ip_psr_aresetn_freerun_slr0_0/ulp_ip_psr_aresetn_freerun_slr0_0/ulp_ip_psr_aresetn_freerun_slr0_0_in_context.xdc] for cell 'ip_psr_aresetn_freerun_slr0'
Finished Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ip_psr_aresetn_freerun_slr0_0/ulp_ip_psr_aresetn_freerun_slr0_0/ulp_ip_psr_aresetn_freerun_slr0_0_in_context.xdc] for cell 'ip_psr_aresetn_freerun_slr0'
Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ip_psr_aresetn_freerun_slr1_0/ulp_ip_psr_aresetn_freerun_slr1_0/ulp_ip_psr_aresetn_freerun_slr1_0_in_context.xdc] for cell 'ip_psr_aresetn_freerun_slr1'
Finished Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ip_psr_aresetn_freerun_slr1_0/ulp_ip_psr_aresetn_freerun_slr1_0/ulp_ip_psr_aresetn_freerun_slr1_0_in_context.xdc] for cell 'ip_psr_aresetn_freerun_slr1'
Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ip_psr_aresetn_freerun_slr2_0/ulp_ip_psr_aresetn_freerun_slr2_0/ulp_ip_psr_aresetn_freerun_slr2_0_in_context.xdc] for cell 'ip_psr_aresetn_freerun_slr2'
Finished Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ip_psr_aresetn_freerun_slr2_0/ulp_ip_psr_aresetn_freerun_slr2_0/ulp_ip_psr_aresetn_freerun_slr2_0_in_context.xdc] for cell 'ip_psr_aresetn_freerun_slr2'
Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ip_psr_aresetn_freerun_slr3_0/ulp_ip_psr_aresetn_freerun_slr3_0/ulp_ip_psr_aresetn_freerun_slr3_0_in_context.xdc] for cell 'ip_psr_aresetn_freerun_slr3'
Finished Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ip_psr_aresetn_freerun_slr3_0/ulp_ip_psr_aresetn_freerun_slr3_0/ulp_ip_psr_aresetn_freerun_slr3_0_in_context.xdc] for cell 'ip_psr_aresetn_freerun_slr3'
Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_38/ulp_s00_regslice_38/ulp_m02_regslice_0_in_context.xdc] for cell 'ict_axi_ctrl_mgmt_00/s00_couplers/s00_regslice'
Finished Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_38/ulp_s00_regslice_38/ulp_m02_regslice_0_in_context.xdc] for cell 'ict_axi_ctrl_mgmt_00/s00_couplers/s00_regslice'
Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xbar_2/ulp_xbar_2/ulp_xbar_2_in_context.xdc] for cell 'ict_axi_ctrl_mgmt_01/xbar'
Finished Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xbar_2/ulp_xbar_2/ulp_xbar_2_in_context.xdc] for cell 'ict_axi_ctrl_mgmt_01/xbar'
Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_39/ulp_s00_regslice_39/ulp_m02_regslice_0_in_context.xdc] for cell 'ict_axi_ctrl_mgmt_01/s00_couplers/s00_regslice'
Finished Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_39/ulp_s00_regslice_39/ulp_m02_regslice_0_in_context.xdc] for cell 'ict_axi_ctrl_mgmt_01/s00_couplers/s00_regslice'
Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m00_regslice_2/ulp_m00_regslice_2/ulp_m00_regslice_2_in_context.xdc] for cell 'ict_axi_ctrl_mgmt_01/m00_couplers/m00_regslice'
Finished Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m00_regslice_2/ulp_m00_regslice_2/ulp_m00_regslice_2_in_context.xdc] for cell 'ict_axi_ctrl_mgmt_01/m00_couplers/m00_regslice'
Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m01_regslice_2/ulp_m01_regslice_2/ulp_m02_regslice_0_in_context.xdc] for cell 'ict_axi_ctrl_mgmt_01/m01_couplers/m01_regslice'
Finished Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m01_regslice_2/ulp_m01_regslice_2/ulp_m02_regslice_0_in_context.xdc] for cell 'ict_axi_ctrl_mgmt_01/m01_couplers/m01_regslice'
Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m02_regslice_0/ulp_m02_regslice_0/ulp_m02_regslice_0_in_context.xdc] for cell 'ict_axi_ctrl_mgmt_01/m02_couplers/m02_regslice'
Finished Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m02_regslice_0/ulp_m02_regslice_0/ulp_m02_regslice_0_in_context.xdc] for cell 'ict_axi_ctrl_mgmt_01/m02_couplers/m02_regslice'
Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m03_regslice_0/ulp_m03_regslice_0/ulp_m03_regslice_0_in_context.xdc] for cell 'ict_axi_ctrl_mgmt_01/m03_couplers/m03_regslice'
Finished Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m03_regslice_0/ulp_m03_regslice_0/ulp_m03_regslice_0_in_context.xdc] for cell 'ict_axi_ctrl_mgmt_01/m03_couplers/m03_regslice'
Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_40/ulp_s00_regslice_40/ulp_s00_regslice_42_in_context.xdc] for cell 'ict_axi_ctrl_user_00/s00_couplers/s00_regslice'
Finished Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_40/ulp_s00_regslice_40/ulp_s00_regslice_42_in_context.xdc] for cell 'ict_axi_ctrl_user_00/s00_couplers/s00_regslice'
Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xbar_4/ulp_xbar_4/ulp_xbar_4_in_context.xdc] for cell 'ict_axi_ctrl_user_01/xbar'
Finished Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xbar_4/ulp_xbar_4/ulp_xbar_4_in_context.xdc] for cell 'ict_axi_ctrl_user_01/xbar'
Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_41/ulp_s00_regslice_41/ulp_s00_regslice_42_in_context.xdc] for cell 'ict_axi_ctrl_user_01/s00_couplers/s00_regslice'
Finished Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_41/ulp_s00_regslice_41/ulp_s00_regslice_42_in_context.xdc] for cell 'ict_axi_ctrl_user_01/s00_couplers/s00_regslice'
Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m00_regslice_3/ulp_m00_regslice_3/ulp_s00_regslice_43_in_context.xdc] for cell 'ict_axi_ctrl_user_01/m00_couplers/m00_regslice'
Finished Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m00_regslice_3/ulp_m00_regslice_3/ulp_s00_regslice_43_in_context.xdc] for cell 'ict_axi_ctrl_user_01/m00_couplers/m00_regslice'
Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m01_regslice_3/ulp_m01_regslice_3/ulp_m01_regslice_3_in_context.xdc] for cell 'ict_axi_ctrl_user_01/m01_couplers/m01_regslice'
Finished Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m01_regslice_3/ulp_m01_regslice_3/ulp_m01_regslice_3_in_context.xdc] for cell 'ict_axi_ctrl_user_01/m01_couplers/m01_regslice'
Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_0/ulp_auto_cc_0/ulp_auto_cc_0_in_context.xdc] for cell 'ict_axi_ctrl_user_01/m01_couplers/auto_cc'
Finished Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_0/ulp_auto_cc_0/ulp_auto_cc_0_in_context.xdc] for cell 'ict_axi_ctrl_user_01/m01_couplers/auto_cc'
Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_42/ulp_s00_regslice_42/ulp_s00_regslice_42_in_context.xdc] for cell 'ict_axi_ctrl_user_02/s00_couplers/s00_regslice'
Finished Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_42/ulp_s00_regslice_42/ulp_s00_regslice_42_in_context.xdc] for cell 'ict_axi_ctrl_user_02/s00_couplers/s00_regslice'
Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_43/ulp_s00_regslice_43/ulp_s00_regslice_43_in_context.xdc] for cell 'ict_axi_ctrl_user_03/s00_couplers/s00_regslice'
Finished Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_43/ulp_s00_regslice_43/ulp_s00_regslice_43_in_context.xdc] for cell 'ict_axi_ctrl_user_03/s00_couplers/s00_regslice'
Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_44/ulp_s00_regslice_44/ulp_s00_regslice_44_in_context.xdc] for cell 'ict_axi_ctrl_user_debug_00/s00_couplers/s00_regslice'
Finished Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_44/ulp_s00_regslice_44/ulp_s00_regslice_44_in_context.xdc] for cell 'ict_axi_ctrl_user_debug_00/s00_couplers/s00_regslice'
Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xbar_3/ulp_xbar_3/ulp_xbar_3_in_context.xdc] for cell 'ict_axi_data_h2c_01/xbar'
Finished Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xbar_3/ulp_xbar_3/ulp_xbar_3_in_context.xdc] for cell 'ict_axi_data_h2c_01/xbar'
Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_45/ulp_s00_regslice_45/ulp_s00_regslice_45_in_context.xdc] for cell 'ict_axi_data_h2c_01/s00_couplers/s00_regslice'
Finished Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_45/ulp_s00_regslice_45/ulp_s00_regslice_45_in_context.xdc] for cell 'ict_axi_data_h2c_01/s00_couplers/s00_regslice'
Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_ds_0/ulp_auto_ds_0/ulp_auto_ds_0_in_context.xdc] for cell 'ict_axi_data_h2c_01/m01_couplers/auto_ds'
Finished Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_ds_0/ulp_auto_ds_0/ulp_auto_ds_0_in_context.xdc] for cell 'ict_axi_data_h2c_01/m01_couplers/auto_ds'
Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_pc_0/ulp_auto_pc_0/ulp_auto_pc_0_in_context.xdc] for cell 'ict_axi_data_h2c_01/m01_couplers/auto_pc'
Finished Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_pc_0/ulp_auto_pc_0/ulp_auto_pc_0_in_context.xdc] for cell 'ict_axi_data_h2c_01/m01_couplers/auto_pc'
Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_memory_subsystem_0/ulp_memory_subsystem_0/ulp_memory_subsystem_0_in_context.xdc] for cell 'memory_subsystem'
Finished Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_memory_subsystem_0/ulp_memory_subsystem_0/ulp_memory_subsystem_0_in_context.xdc] for cell 'memory_subsystem'
Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ip_cc_axi_data_h2c_00_0/ulp_ip_cc_axi_data_h2c_00_0/ulp_ip_cc_axi_data_h2c_00_0_in_context.xdc] for cell 'ip_cc_axi_data_h2c_00'
Finished Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ip_cc_axi_data_h2c_00_0/ulp_ip_cc_axi_data_h2c_00_0/ulp_ip_cc_axi_data_h2c_00_0_in_context.xdc] for cell 'ip_cc_axi_data_h2c_00'
Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ip_cc_axi_data_h2c_01_0/ulp_ip_cc_axi_data_h2c_01_0/ulp_ip_cc_axi_data_h2c_01_0_in_context.xdc] for cell 'ip_cc_axi_data_h2c_01'
Finished Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ip_cc_axi_data_h2c_01_0/ulp_ip_cc_axi_data_h2c_01_0/ulp_ip_cc_axi_data_h2c_01_0_in_context.xdc] for cell 'ip_cc_axi_data_h2c_01'
Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ip_cc_axi_data_h2c_02_0/ulp_ip_cc_axi_data_h2c_02_0/ulp_ip_cc_axi_data_h2c_02_0_in_context.xdc] for cell 'ip_cc_axi_data_h2c_02'
Finished Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ip_cc_axi_data_h2c_02_0/ulp_ip_cc_axi_data_h2c_02_0/ulp_ip_cc_axi_data_h2c_02_0_in_context.xdc] for cell 'ip_cc_axi_data_h2c_02'
Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ip_cc_axi_data_h2c_03_0/ulp_ip_cc_axi_data_h2c_03_0/ulp_ip_cc_axi_data_h2c_03_0_in_context.xdc] for cell 'ip_cc_axi_data_h2c_03'
Finished Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ip_cc_axi_data_h2c_03_0/ulp_ip_cc_axi_data_h2c_03_0/ulp_ip_cc_axi_data_h2c_03_0_in_context.xdc] for cell 'ip_cc_axi_data_h2c_03'
Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ip_rs_axi_data_h2c_03_0/ulp_ip_rs_axi_data_h2c_03_0/ulp_ip_rs_axi_data_h2c_03_0_in_context.xdc] for cell 'ip_rs_axi_data_h2c_03'
Finished Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ip_rs_axi_data_h2c_03_0/ulp_ip_rs_axi_data_h2c_03_0/ulp_ip_rs_axi_data_h2c_03_0_in_context.xdc] for cell 'ip_rs_axi_data_h2c_03'
Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ip_rs_axi_ctrl_user_03_0/ulp_ip_rs_axi_ctrl_user_03_0/ulp_ip_rs_axi_ctrl_user_03_0_in_context.xdc] for cell 'ip_rs_axi_ctrl_user_03'
Finished Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ip_rs_axi_ctrl_user_03_0/ulp_ip_rs_axi_ctrl_user_03_0/ulp_ip_rs_axi_ctrl_user_03_0_in_context.xdc] for cell 'ip_rs_axi_ctrl_user_03'
Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ip_rs_axi_data_c2h_00_0/ulp_ip_rs_axi_data_c2h_00_0/ulp_ip_rs_axi_data_c2h_00_0_in_context.xdc] for cell 'ip_rs_axi_data_c2h_00'
Finished Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ip_rs_axi_data_c2h_00_0/ulp_ip_rs_axi_data_c2h_00_0/ulp_ip_rs_axi_data_c2h_00_0_in_context.xdc] for cell 'ip_rs_axi_data_c2h_00'
Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ip_gpio_debug_axi_ctrl_mgmt_00_0/ulp_ip_gpio_debug_axi_ctrl_mgmt_00_0/ulp_ip_gpio_debug_axi_ctrl_mgmt_00_0_in_context.xdc] for cell 'ip_gpio_debug_axi_ctrl_mgmt_00'
Finished Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ip_gpio_debug_axi_ctrl_mgmt_00_0/ulp_ip_gpio_debug_axi_ctrl_mgmt_00_0/ulp_ip_gpio_debug_axi_ctrl_mgmt_00_0_in_context.xdc] for cell 'ip_gpio_debug_axi_ctrl_mgmt_00'
Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ip_gpio_debug_axi_ctrl_mgmt_01_0/ulp_ip_gpio_debug_axi_ctrl_mgmt_01_0/ulp_ip_gpio_debug_axi_ctrl_mgmt_01_0_in_context.xdc] for cell 'ip_gpio_debug_axi_ctrl_mgmt_01'
Finished Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ip_gpio_debug_axi_ctrl_mgmt_01_0/ulp_ip_gpio_debug_axi_ctrl_mgmt_01_0/ulp_ip_gpio_debug_axi_ctrl_mgmt_01_0_in_context.xdc] for cell 'ip_gpio_debug_axi_ctrl_mgmt_01'
Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ip_gpio_debug_axi_ctrl_user_00_0/ulp_ip_gpio_debug_axi_ctrl_user_00_0/ulp_ip_gpio_debug_axi_ctrl_user_00_0_in_context.xdc] for cell 'ip_gpio_debug_axi_ctrl_user_00'
Finished Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ip_gpio_debug_axi_ctrl_user_00_0/ulp_ip_gpio_debug_axi_ctrl_user_00_0/ulp_ip_gpio_debug_axi_ctrl_user_00_0_in_context.xdc] for cell 'ip_gpio_debug_axi_ctrl_user_00'
Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ip_gpio_debug_axi_ctrl_user_01_0/ulp_ip_gpio_debug_axi_ctrl_user_01_0/ulp_ip_gpio_debug_axi_ctrl_user_01_0_in_context.xdc] for cell 'ip_gpio_debug_axi_ctrl_user_01'
Finished Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ip_gpio_debug_axi_ctrl_user_01_0/ulp_ip_gpio_debug_axi_ctrl_user_01_0/ulp_ip_gpio_debug_axi_ctrl_user_01_0_in_context.xdc] for cell 'ip_gpio_debug_axi_ctrl_user_01'
Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ip_gpio_debug_axi_ctrl_user_02_0/ulp_ip_gpio_debug_axi_ctrl_user_02_0/ulp_ip_gpio_debug_axi_ctrl_user_02_0_in_context.xdc] for cell 'ip_gpio_debug_axi_ctrl_user_02'
Finished Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ip_gpio_debug_axi_ctrl_user_02_0/ulp_ip_gpio_debug_axi_ctrl_user_02_0/ulp_ip_gpio_debug_axi_ctrl_user_02_0_in_context.xdc] for cell 'ip_gpio_debug_axi_ctrl_user_02'
Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ip_gpio_debug_axi_ctrl_user_03_0/ulp_ip_gpio_debug_axi_ctrl_user_03_0/ulp_ip_gpio_debug_axi_ctrl_user_03_0_in_context.xdc] for cell 'ip_gpio_debug_axi_ctrl_user_03'
Finished Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ip_gpio_debug_axi_ctrl_user_03_0/ulp_ip_gpio_debug_axi_ctrl_user_03_0/ulp_ip_gpio_debug_axi_ctrl_user_03_0_in_context.xdc] for cell 'ip_gpio_debug_axi_ctrl_user_03'
Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ip_gpio_debug_axi_ctrl_user_debug_00_0/ulp_ip_gpio_debug_axi_ctrl_user_debug_00_0/ulp_ip_gpio_debug_axi_ctrl_user_debug_00_0_in_context.xdc] for cell 'ip_gpio_debug_axi_ctrl_user_debug_00'
Finished Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ip_gpio_debug_axi_ctrl_user_debug_00_0/ulp_ip_gpio_debug_axi_ctrl_user_debug_00_0/ulp_ip_gpio_debug_axi_ctrl_user_debug_00_0_in_context.xdc] for cell 'ip_gpio_debug_axi_ctrl_user_debug_00'
Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ip_gpio_debug_axi_data_h2c_01_0/ulp_ip_gpio_debug_axi_data_h2c_01_0/ulp_ip_gpio_debug_axi_ctrl_user_01_0_in_context.xdc] for cell 'ip_gpio_debug_axi_data_h2c_01'
Finished Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ip_gpio_debug_axi_data_h2c_01_0/ulp_ip_gpio_debug_axi_data_h2c_01_0/ulp_ip_gpio_debug_axi_ctrl_user_01_0_in_context.xdc] for cell 'ip_gpio_debug_axi_data_h2c_01'
Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_topKQueryScores_1_0/ulp_topKQueryScores_1_0/ulp_topKQueryScores_1_0_in_context.xdc] for cell 'topKQueryScores_1'
Finished Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_topKQueryScores_1_0/ulp_topKQueryScores_1_0/ulp_topKQueryScores_1_0_in_context.xdc] for cell 'topKQueryScores_1'
Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ulp_ooc.xdc]
Finished Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ulp_ooc.xdc]
Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/dont_touch.xdc]
Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/output/ulp_ooc_copy.xdc]
WARNING: [Constraints 18-619] A clock with name 'plp_s_aclk_ctrl_00' already exists, overwriting the previous clock with the same name. [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/output/ulp_ooc_copy.xdc:9]
WARNING: [Constraints 18-619] A clock with name 'plp_s_aclk_data_u2s_00' already exists, overwriting the previous clock with the same name. [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/output/ulp_ooc_copy.xdc:10]
WARNING: [Constraints 18-619] A clock with name 'plp_s_aclk_freerun_ref_00' already exists, overwriting the previous clock with the same name. [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/output/ulp_ooc_copy.xdc:11]
WARNING: [Constraints 18-619] A clock with name 'plp_s_aclk_pcie_user_00' already exists, overwriting the previous clock with the same name. [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/output/ulp_ooc_copy.xdc:12]
Finished Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/output/ulp_ooc_copy.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3713.516 ; gain = 0.000 ; free physical = 101809 ; free virtual = 125603
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.69 . Memory (MB): peak = 3713.516 ; gain = 0.000 ; free physical = 101806 ; free virtual = 125599
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 3713.516 ; gain = 535.074 ; free physical = 101957 ; free virtual = 125751
Synthesis current peak Physical Memory [PSS] (MB): peak = 2811.776; parent = 2568.212; children = 243.564
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4994.719; parent = 3713.512; children = 1281.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 3713.516 ; gain = 535.074 ; free physical = 101958 ; free virtual = 125752
Synthesis current peak Physical Memory [PSS] (MB): peak = 2811.776; parent = 2568.212; children = 243.564
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4994.719; parent = 3713.512; children = 1281.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for ii_level1_wire. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ss_ucs. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for shell_cmp_subsystem_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ip_inv_aresetn_ctrl_00. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ip_psr_aresetn_ctrl_slr0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ip_psr_aresetn_ctrl_slr1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ip_psr_aresetn_ctrl_slr2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ip_psr_aresetn_ctrl_slr3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ip_psr_aresetn_kernel_00_slr0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ip_psr_aresetn_kernel_00_slr1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ip_psr_aresetn_kernel_00_slr2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ip_psr_aresetn_kernel_00_slr3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ip_psr_aresetn_kernel_01_slr0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ip_psr_aresetn_kernel_01_slr1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ip_psr_aresetn_kernel_01_slr2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ip_psr_aresetn_kernel_01_slr3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ip_psr_aresetn_pcie_slr0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ip_psr_aresetn_pcie_slr1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ip_psr_aresetn_pcie_slr2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ip_psr_aresetn_pcie_slr3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ip_psr_aresetn_freerun_slr0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ip_psr_aresetn_freerun_slr1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ip_psr_aresetn_freerun_slr2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ip_psr_aresetn_freerun_slr3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for satellite_gpio_slice_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ict_axi_ctrl_mgmt_00/s00_couplers/s00_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ict_axi_ctrl_mgmt_00. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ict_axi_ctrl_mgmt_01/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ict_axi_ctrl_mgmt_01/s00_couplers/s00_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ict_axi_ctrl_mgmt_01/m00_couplers/m00_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ict_axi_ctrl_mgmt_01/m01_couplers/m01_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ict_axi_ctrl_mgmt_01/m02_couplers/m02_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ict_axi_ctrl_mgmt_01/m03_couplers/m03_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ict_axi_ctrl_mgmt_01. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ict_axi_ctrl_user_00/s00_couplers/s00_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ict_axi_ctrl_user_00. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ict_axi_ctrl_user_01/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ict_axi_ctrl_user_01/s00_couplers/s00_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ict_axi_ctrl_user_01/m00_couplers/m00_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ict_axi_ctrl_user_01/m01_couplers/m01_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ict_axi_ctrl_user_01/m01_couplers/auto_cc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ict_axi_ctrl_user_01. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ict_axi_ctrl_user_02/s00_couplers/s00_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ict_axi_ctrl_user_02. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ict_axi_ctrl_user_03/s00_couplers/s00_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ict_axi_ctrl_user_03. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ict_axi_ctrl_user_debug_00/s00_couplers/s00_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ict_axi_ctrl_user_debug_00. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ict_axi_data_h2c_01/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ict_axi_data_h2c_01/s00_couplers/s00_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ict_axi_data_h2c_01/m01_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ict_axi_data_h2c_01/m01_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ict_axi_data_h2c_01. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for memory_subsystem. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ip_cc_axi_data_h2c_00. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ip_cc_axi_data_h2c_01. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ip_cc_axi_data_h2c_02. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ip_cc_axi_data_h2c_03. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ip_rs_axi_data_h2c_03. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ip_rs_axi_ctrl_user_03. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ip_rs_axi_data_c2h_00. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ip_gpio_debug_axi_ctrl_mgmt_00. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ip_gpio_debug_axi_ctrl_mgmt_01. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ip_gpio_debug_axi_ctrl_user_00. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ip_gpio_debug_axi_ctrl_user_01. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ip_gpio_debug_axi_ctrl_user_02. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ip_gpio_debug_axi_ctrl_user_03. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ip_gpio_debug_axi_ctrl_user_debug_00. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ip_gpio_debug_axi_data_h2c_01. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for topKQueryScores_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for irq_const_tieoff. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 3713.516 ; gain = 535.074 ; free physical = 101958 ; free virtual = 125752
Synthesis current peak Physical Memory [PSS] (MB): peak = 2811.776; parent = 2568.212; children = 243.564
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4994.719; parent = 3713.512; children = 1281.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3713.516 ; gain = 535.074 ; free physical = 101957 ; free virtual = 125753
Synthesis current peak Physical Memory [PSS] (MB): peak = 2811.776; parent = 2568.212; children = 243.564
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4994.719; parent = 3713.512; children = 1281.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 3713.516 ; gain = 535.074 ; free physical = 101929 ; free virtual = 125735
Synthesis current peak Physical Memory [PSS] (MB): peak = 2811.776; parent = 2568.212; children = 243.564
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4994.719; parent = 3713.512; children = 1281.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'plp_s_aclk_ctrl_00'
WARNING: [Synth 8-565] redefining clock 'plp_s_aclk_data_u2s_00'
WARNING: [Synth 8-565] redefining clock 'plp_s_aclk_freerun_ref_00'
WARNING: [Synth 8-565] redefining clock 'plp_s_aclk_pcie_user_00'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:00:50 . Memory (MB): peak = 4014.652 ; gain = 836.211 ; free physical = 101457 ; free virtual = 125263
Synthesis current peak Physical Memory [PSS] (MB): peak = 3203.126; parent = 3030.123; children = 243.564
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5295.859; parent = 4014.652; children = 1281.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:50 . Memory (MB): peak = 4018.648 ; gain = 840.207 ; free physical = 101451 ; free virtual = 125257
Synthesis current peak Physical Memory [PSS] (MB): peak = 3206.091; parent = 3033.088; children = 243.564
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5299.859; parent = 4018.652; children = 1281.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:43 ; elapsed = 00:00:51 . Memory (MB): peak = 4038.688 ; gain = 860.246 ; free physical = 101446 ; free virtual = 125252
Synthesis current peak Physical Memory [PSS] (MB): peak = 3211.005; parent = 3038.002; children = 243.564
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5319.898; parent = 4038.691; children = 1281.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:47 ; elapsed = 00:00:55 . Memory (MB): peak = 4050.027 ; gain = 871.586 ; free physical = 101448 ; free virtual = 125254
Synthesis current peak Physical Memory [PSS] (MB): peak = 3211.239; parent = 3038.236; children = 243.564
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5331.234; parent = 4050.027; children = 1281.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:47 ; elapsed = 00:00:55 . Memory (MB): peak = 4050.027 ; gain = 871.586 ; free physical = 101448 ; free virtual = 125254
Synthesis current peak Physical Memory [PSS] (MB): peak = 3211.282; parent = 3038.279; children = 243.564
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5331.234; parent = 4050.027; children = 1281.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:48 ; elapsed = 00:00:56 . Memory (MB): peak = 4050.027 ; gain = 871.586 ; free physical = 101446 ; free virtual = 125252
Synthesis current peak Physical Memory [PSS] (MB): peak = 3213.438; parent = 3040.436; children = 243.564
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5331.234; parent = 4050.027; children = 1281.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:48 ; elapsed = 00:00:56 . Memory (MB): peak = 4050.027 ; gain = 871.586 ; free physical = 101446 ; free virtual = 125252
Synthesis current peak Physical Memory [PSS] (MB): peak = 3213.450; parent = 3040.447; children = 243.564
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5331.234; parent = 4050.027; children = 1281.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:48 ; elapsed = 00:00:56 . Memory (MB): peak = 4050.027 ; gain = 871.586 ; free physical = 101446 ; free virtual = 125252
Synthesis current peak Physical Memory [PSS] (MB): peak = 3213.450; parent = 3040.447; children = 243.564
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5331.234; parent = 4050.027; children = 1281.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:48 ; elapsed = 00:00:56 . Memory (MB): peak = 4050.027 ; gain = 871.586 ; free physical = 101444 ; free virtual = 125250
Synthesis current peak Physical Memory [PSS] (MB): peak = 3215.462; parent = 3042.459; children = 243.564
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5331.234; parent = 4050.027; children = 1281.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------------------+----------+
|      |BlackBox name                              |Instances |
+------+-------------------------------------------+----------+
|1     |ulp_s00_regslice_38                        |         1|
|2     |ulp_xbar_2                                 |         1|
|3     |ulp_m00_regslice_2                         |         1|
|4     |ulp_m01_regslice_2                         |         1|
|5     |ulp_m02_regslice_0                         |         1|
|6     |ulp_m03_regslice_0                         |         1|
|7     |ulp_s00_regslice_39                        |         1|
|8     |ulp_s00_regslice_40                        |         1|
|9     |ulp_xbar_4                                 |         1|
|10    |ulp_m00_regslice_3                         |         1|
|11    |ulp_auto_cc_0                              |         1|
|12    |ulp_m01_regslice_3                         |         1|
|13    |ulp_s00_regslice_41                        |         1|
|14    |ulp_s00_regslice_42                        |         1|
|15    |ulp_s00_regslice_43                        |         1|
|16    |ulp_s00_regslice_44                        |         1|
|17    |ulp_xbar_3                                 |         1|
|18    |ulp_auto_ds_0                              |         1|
|19    |ulp_auto_pc_0                              |         1|
|20    |ulp_s00_regslice_45                        |         1|
|21    |ulp_ii_level1_wire_0                       |         1|
|22    |ulp_ip_cc_axi_data_h2c_00_0                |         1|
|23    |ulp_ip_cc_axi_data_h2c_01_0                |         1|
|24    |ulp_ip_cc_axi_data_h2c_02_0                |         1|
|25    |ulp_ip_cc_axi_data_h2c_03_0                |         1|
|26    |ulp_ip_gpio_debug_axi_ctrl_mgmt_00_0       |         1|
|27    |ulp_ip_gpio_debug_axi_ctrl_mgmt_01_0       |         1|
|28    |ulp_ip_gpio_debug_axi_ctrl_user_00_0       |         1|
|29    |ulp_ip_gpio_debug_axi_ctrl_user_01_0       |         1|
|30    |ulp_ip_gpio_debug_axi_ctrl_user_02_0       |         1|
|31    |ulp_ip_gpio_debug_axi_ctrl_user_03_0       |         1|
|32    |ulp_ip_gpio_debug_axi_ctrl_user_debug_00_0 |         1|
|33    |ulp_ip_gpio_debug_axi_data_h2c_01_0        |         1|
|34    |ulp_ip_inv_aresetn_ctrl_00_0               |         1|
|35    |ulp_ip_psr_aresetn_ctrl_slr0_0             |         1|
|36    |ulp_ip_psr_aresetn_ctrl_slr1_0             |         1|
|37    |ulp_ip_psr_aresetn_ctrl_slr2_0             |         1|
|38    |ulp_ip_psr_aresetn_ctrl_slr3_0             |         1|
|39    |ulp_ip_psr_aresetn_freerun_slr0_0          |         1|
|40    |ulp_ip_psr_aresetn_freerun_slr1_0          |         1|
|41    |ulp_ip_psr_aresetn_freerun_slr2_0          |         1|
|42    |ulp_ip_psr_aresetn_freerun_slr3_0          |         1|
|43    |ulp_ip_psr_aresetn_kernel_00_slr0_0        |         1|
|44    |ulp_ip_psr_aresetn_kernel_00_slr1_0        |         1|
|45    |ulp_ip_psr_aresetn_kernel_00_slr2_0        |         1|
|46    |ulp_ip_psr_aresetn_kernel_00_slr3_0        |         1|
|47    |ulp_ip_psr_aresetn_kernel_01_slr0_0        |         1|
|48    |ulp_ip_psr_aresetn_kernel_01_slr1_0        |         1|
|49    |ulp_ip_psr_aresetn_kernel_01_slr2_0        |         1|
|50    |ulp_ip_psr_aresetn_kernel_01_slr3_0        |         1|
|51    |ulp_ip_psr_aresetn_pcie_slr0_0             |         1|
|52    |ulp_ip_psr_aresetn_pcie_slr1_0             |         1|
|53    |ulp_ip_psr_aresetn_pcie_slr2_0             |         1|
|54    |ulp_ip_psr_aresetn_pcie_slr3_0             |         1|
|55    |ulp_ip_rs_axi_ctrl_user_03_0               |         1|
|56    |ulp_ip_rs_axi_data_c2h_00_0                |         1|
|57    |ulp_ip_rs_axi_data_h2c_03_0                |         1|
|58    |ulp_memory_subsystem_0                     |         1|
|59    |ulp_shell_cmp_subsystem_0_0                |         1|
|60    |ulp_ss_ucs_0                               |         1|
|61    |ulp_topKQueryScores_1_0                    |         1|
+------+-------------------------------------------+----------+

Report Cell Usage: 
+------+-----------------------------------------+------+
|      |Cell                                     |Count |
+------+-----------------------------------------+------+
|1     |ulp_auto_cc                              |     1|
|2     |ulp_auto_ds                              |     1|
|3     |ulp_auto_pc                              |     1|
|4     |ulp_ii_level1_wire                       |     1|
|5     |ulp_ip_cc_axi_data_h2c_00                |     1|
|6     |ulp_ip_cc_axi_data_h2c_01                |     1|
|7     |ulp_ip_cc_axi_data_h2c_02                |     1|
|8     |ulp_ip_cc_axi_data_h2c_03                |     1|
|9     |ulp_ip_gpio_debug_axi_ctrl_mgmt_00       |     1|
|10    |ulp_ip_gpio_debug_axi_ctrl_mgmt_01       |     1|
|11    |ulp_ip_gpio_debug_axi_ctrl_user_00       |     1|
|12    |ulp_ip_gpio_debug_axi_ctrl_user_01       |     1|
|13    |ulp_ip_gpio_debug_axi_ctrl_user_02       |     1|
|14    |ulp_ip_gpio_debug_axi_ctrl_user_03       |     1|
|15    |ulp_ip_gpio_debug_axi_ctrl_user_debug_00 |     1|
|16    |ulp_ip_gpio_debug_axi_data_h2c_01        |     1|
|17    |ulp_ip_inv_aresetn_ctrl_00               |     1|
|18    |ulp_ip_psr_aresetn_ctrl_slr0             |     1|
|19    |ulp_ip_psr_aresetn_ctrl_slr1             |     1|
|20    |ulp_ip_psr_aresetn_ctrl_slr2             |     1|
|21    |ulp_ip_psr_aresetn_ctrl_slr3             |     1|
|22    |ulp_ip_psr_aresetn_freerun_slr0          |     1|
|23    |ulp_ip_psr_aresetn_freerun_slr1          |     1|
|24    |ulp_ip_psr_aresetn_freerun_slr2          |     1|
|25    |ulp_ip_psr_aresetn_freerun_slr3          |     1|
|26    |ulp_ip_psr_aresetn_kernel_00_slr0        |     1|
|27    |ulp_ip_psr_aresetn_kernel_00_slr1        |     1|
|28    |ulp_ip_psr_aresetn_kernel_00_slr2        |     1|
|29    |ulp_ip_psr_aresetn_kernel_00_slr3        |     1|
|30    |ulp_ip_psr_aresetn_kernel_01_slr0        |     1|
|31    |ulp_ip_psr_aresetn_kernel_01_slr1        |     1|
|32    |ulp_ip_psr_aresetn_kernel_01_slr2        |     1|
|33    |ulp_ip_psr_aresetn_kernel_01_slr3        |     1|
|34    |ulp_ip_psr_aresetn_pcie_slr0             |     1|
|35    |ulp_ip_psr_aresetn_pcie_slr1             |     1|
|36    |ulp_ip_psr_aresetn_pcie_slr2             |     1|
|37    |ulp_ip_psr_aresetn_pcie_slr3             |     1|
|38    |ulp_ip_rs_axi_ctrl_user_03               |     1|
|39    |ulp_ip_rs_axi_data_c2h_00                |     1|
|40    |ulp_ip_rs_axi_data_h2c_03                |     1|
|41    |ulp_m00_regslice                         |     2|
|43    |ulp_m01_regslice                         |     2|
|45    |ulp_m02_regslice                         |     1|
|46    |ulp_m03_regslice                         |     1|
|47    |ulp_memory_subsystem                     |     1|
|48    |ulp_s00_regslice                         |     8|
|56    |ulp_shell_cmp_subsystem_0                |     1|
|57    |ulp_ss_ucs                               |     1|
|58    |ulp_topKQueryScores_1                    |     1|
|59    |ulp_xbar                                 |     3|
+------+-----------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:48 ; elapsed = 00:00:56 . Memory (MB): peak = 4050.027 ; gain = 871.586 ; free physical = 101444 ; free virtual = 125250
Synthesis current peak Physical Memory [PSS] (MB): peak = 3215.513; parent = 3042.510; children = 243.564
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5331.234; parent = 4050.027; children = 1281.207
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 116 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:36 ; elapsed = 00:00:43 . Memory (MB): peak = 4050.027 ; gain = 823.898 ; free physical = 101471 ; free virtual = 125277
Synthesis Optimization Complete : Time (s): cpu = 00:00:48 ; elapsed = 00:00:56 . Memory (MB): peak = 4050.031 ; gain = 871.586 ; free physical = 101471 ; free virtual = 125278
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.13 . Memory (MB): peak = 4050.031 ; gain = 0.000 ; free physical = 101562 ; free virtual = 125368
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4166.613 ; gain = 0.000 ; free physical = 101442 ; free virtual = 125248
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: d855cf00
INFO: [Common 17-83] Releasing license: Synthesis
218 Infos, 288 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:08 ; elapsed = 00:01:15 . Memory (MB): peak = 4180.551 ; gain = 2179.812 ; free physical = 101660 ; free virtual = 125466
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Coretcl 2-1174] Renamed 15 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/ulp.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Mon Nov 27 18:35:04 2023...
