/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [6:0] _00_;
  wire [34:0] celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  wire [11:0] celloutsig_0_11z;
  wire [9:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [7:0] celloutsig_0_14z;
  wire [15:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [8:0] celloutsig_0_1z;
  wire [16:0] celloutsig_0_20z;
  wire [10:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [6:0] celloutsig_0_23z;
  wire [5:0] celloutsig_0_24z;
  wire [2:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire [5:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [6:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire [5:0] celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire [15:0] celloutsig_0_40z;
  wire [7:0] celloutsig_0_41z;
  wire [3:0] celloutsig_0_42z;
  wire [4:0] celloutsig_0_43z;
  wire celloutsig_0_47z;
  wire [5:0] celloutsig_0_48z;
  reg [27:0] celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire [15:0] celloutsig_0_51z;
  wire celloutsig_0_54z;
  wire celloutsig_0_55z;
  wire celloutsig_0_56z;
  wire celloutsig_0_58z;
  wire celloutsig_0_59z;
  wire [3:0] celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire [12:0] celloutsig_0_61z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_84z;
  wire celloutsig_0_8z;
  wire celloutsig_0_92z;
  wire celloutsig_0_95z;
  wire [5:0] celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [16:0] celloutsig_1_13z;
  wire [6:0] celloutsig_1_15z;
  wire [2:0] celloutsig_1_18z;
  reg [14:0] celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [5:0] celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire [6:0] celloutsig_1_9z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_8z = !(in_data[40] ? celloutsig_0_2z[5] : celloutsig_0_0z[17]);
  assign celloutsig_0_36z = ~((celloutsig_0_23z[2] | celloutsig_0_21z[8]) & celloutsig_0_2z[1]);
  assign celloutsig_0_3z = ~((in_data[4] | in_data[55]) & celloutsig_0_2z[3]);
  assign celloutsig_0_47z = ~((celloutsig_0_12z[8] | celloutsig_0_23z[3]) & 1'h1);
  assign celloutsig_0_50z = ~((celloutsig_0_16z | celloutsig_0_4z) & celloutsig_0_29z);
  assign celloutsig_0_92z = ~((celloutsig_0_61z[12] | celloutsig_0_37z[1]) & celloutsig_0_43z[1]);
  assign celloutsig_1_4z = ~((in_data[121] | celloutsig_1_0z[2]) & celloutsig_1_2z[2]);
  assign celloutsig_0_16z = celloutsig_0_8z | celloutsig_0_13z;
  assign celloutsig_0_18z = celloutsig_0_9z[1] | celloutsig_0_4z;
  assign celloutsig_0_34z = ~(celloutsig_0_10z[3] ^ celloutsig_0_7z);
  assign celloutsig_0_42z = celloutsig_0_15z[11:8] + celloutsig_0_20z[11:8];
  assign celloutsig_0_32z = { in_data[87:82], celloutsig_0_4z } + { celloutsig_0_2z, celloutsig_0_29z };
  reg [6:0] _13_;
  always_ff @(posedge celloutsig_1_18z[0], posedge clkin_data[96])
    if (clkin_data[96]) _13_ <= 7'h00;
    else _13_ <= { celloutsig_0_23z[4:0], celloutsig_0_18z, celloutsig_0_84z };
  assign out_data[38:32] = _13_;
  always_ff @(negedge clkin_data[160], posedge clkin_data[128])
    if (clkin_data[128]) _00_ <= 7'h00;
    else _00_ <= celloutsig_1_1z[13:7];
  reg [10:0] _15_;
  always_ff @(posedge clkin_data[160], posedge clkin_data[128])
    if (clkin_data[128]) _15_ <= 11'h000;
    else _15_ <= celloutsig_1_13z[15:5];
  assign out_data[106:96] = _15_;
  assign celloutsig_0_1z = in_data[14:6] / { 1'h1, in_data[42:35] };
  assign celloutsig_0_21z = { celloutsig_0_15z[14:11], celloutsig_0_3z, celloutsig_0_9z } / { 1'h1, in_data[49:41], celloutsig_0_7z };
  assign celloutsig_0_60z = celloutsig_0_15z[6:4] >= { celloutsig_0_20z[1:0], celloutsig_0_33z };
  assign celloutsig_0_27z = { celloutsig_0_18z, celloutsig_0_16z, celloutsig_0_25z, celloutsig_0_13z } >= { celloutsig_0_10z[5:1], celloutsig_0_3z };
  assign celloutsig_0_38z = { in_data[51:44], celloutsig_0_31z, celloutsig_0_19z, celloutsig_0_33z, celloutsig_0_6z, celloutsig_0_18z } > { celloutsig_0_2z[5], celloutsig_0_36z, celloutsig_0_21z };
  assign celloutsig_0_6z = { celloutsig_0_0z[25:21], celloutsig_0_4z, celloutsig_0_5z[3], 1'h1, celloutsig_0_5z[1:0] } > in_data[90:81];
  assign celloutsig_1_11z = celloutsig_1_7z[3:1] > { celloutsig_1_6z[4:3], celloutsig_1_10z };
  assign celloutsig_0_22z = celloutsig_0_10z[5:2] > { celloutsig_0_12z[6:5], celloutsig_0_3z, celloutsig_0_18z };
  assign celloutsig_0_33z = in_data[55:23] > { celloutsig_0_20z[4:2], celloutsig_0_15z, celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_16z };
  assign celloutsig_0_54z = { celloutsig_0_2z[5:4], celloutsig_0_31z } && celloutsig_0_21z[4:2];
  assign celloutsig_0_30z = in_data[26:20] && { celloutsig_0_3z, celloutsig_0_9z };
  assign celloutsig_0_56z = celloutsig_0_15z[14] & ~(celloutsig_0_47z);
  assign celloutsig_0_19z = celloutsig_0_3z & ~(celloutsig_0_18z);
  assign celloutsig_0_29z = celloutsig_0_26z & ~(in_data[40]);
  assign celloutsig_0_41z = { celloutsig_0_40z[5:0], celloutsig_0_7z, celloutsig_0_27z } * { celloutsig_0_21z[7:1], celloutsig_0_34z };
  assign celloutsig_1_6z = in_data[156:151] * { in_data[174:170], celloutsig_1_4z };
  assign celloutsig_0_0z = in_data[50] ? in_data[34:0] : { in_data[80:51], 1'h0, in_data[49:46] };
  assign celloutsig_0_61z = celloutsig_0_21z[10] ? { celloutsig_0_59z, celloutsig_0_55z, celloutsig_0_9z, celloutsig_0_58z, celloutsig_0_36z, celloutsig_0_8z, celloutsig_0_60z, celloutsig_0_22z } : { celloutsig_0_51z[5:3], celloutsig_0_50z, celloutsig_0_14z, in_data[40] };
  assign celloutsig_0_23z = celloutsig_0_16z ? celloutsig_0_0z[17:11] : in_data[25:19];
  assign celloutsig_1_18z = - celloutsig_1_15z[6:4];
  assign celloutsig_0_58z = { celloutsig_0_49z[25:22], celloutsig_0_54z, celloutsig_0_8z, celloutsig_0_14z } !== { celloutsig_0_10z[5:4], celloutsig_0_11z };
  assign celloutsig_0_37z = ~ { celloutsig_0_32z[4:0], celloutsig_0_3z };
  assign celloutsig_0_15z = ~ { celloutsig_0_14z[7:1], celloutsig_0_1z };
  assign celloutsig_0_84z = & { celloutsig_0_56z, celloutsig_0_55z, celloutsig_0_30z };
  assign celloutsig_0_31z = & { celloutsig_0_29z, celloutsig_0_18z, celloutsig_0_9z[4:0] };
  assign celloutsig_0_4z = celloutsig_0_2z[5] & celloutsig_0_0z[27];
  assign celloutsig_0_59z = celloutsig_0_26z & celloutsig_0_47z;
  assign celloutsig_0_95z = celloutsig_0_56z & celloutsig_0_92z;
  assign celloutsig_0_17z = celloutsig_0_16z & celloutsig_0_13z;
  assign celloutsig_0_13z = | celloutsig_0_1z[7:2];
  assign celloutsig_0_26z = | celloutsig_0_0z[21:9];
  assign celloutsig_0_55z = ~^ celloutsig_0_48z[5:2];
  assign celloutsig_0_7z = ~^ { celloutsig_0_5z[3], 1'h1, celloutsig_0_5z[1:0], celloutsig_0_4z };
  assign celloutsig_1_5z = ~^ in_data[154:150];
  assign celloutsig_1_10z = ~^ { celloutsig_1_1z[13:1], _00_, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_0_10z = { celloutsig_0_2z[5], celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_7z } >> celloutsig_0_2z;
  assign celloutsig_0_51z = { celloutsig_0_2z[3:1], celloutsig_0_11z, celloutsig_0_17z } << { celloutsig_0_37z[4:1], celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_42z, celloutsig_0_37z };
  assign celloutsig_0_9z = in_data[47:42] << { celloutsig_0_0z[3:2], celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_6z };
  assign celloutsig_0_25z = { 1'h1, celloutsig_0_5z[1:0] } << celloutsig_0_12z[2:0];
  assign celloutsig_0_43z = celloutsig_0_23z[5:1] >> celloutsig_0_20z[11:7];
  assign celloutsig_1_13z = { celloutsig_1_1z[13:5], celloutsig_1_5z, celloutsig_1_9z } >> { celloutsig_1_11z, celloutsig_1_1z, celloutsig_1_10z };
  assign celloutsig_0_14z = { celloutsig_0_10z[3], celloutsig_0_9z, celloutsig_0_6z } >> in_data[53:46];
  assign celloutsig_0_2z = celloutsig_0_0z[5:0] >> celloutsig_0_1z[6:1];
  assign celloutsig_0_48z = { celloutsig_0_41z[6:2], celloutsig_0_26z } <<< { celloutsig_0_11z[4:1], 1'h1, celloutsig_0_26z };
  assign celloutsig_1_0z = in_data[162:160] <<< in_data[141:139];
  assign celloutsig_0_20z = celloutsig_0_0z[16:0] <<< { celloutsig_0_1z[2:1], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_5z[3], 1'h1, celloutsig_0_5z[1:0], celloutsig_0_19z };
  assign celloutsig_1_15z = in_data[127:121] >>> { celloutsig_1_2z[0], celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_1_7z = celloutsig_1_1z[4:1] ~^ _00_[3:0];
  assign celloutsig_0_11z = { celloutsig_0_0z[13:8], celloutsig_0_10z } ~^ { in_data[44:34], celloutsig_0_3z };
  assign celloutsig_0_12z = { celloutsig_0_11z[11:3], celloutsig_0_8z } ~^ { celloutsig_0_0z[21:18], celloutsig_0_9z };
  assign celloutsig_0_24z = { celloutsig_0_10z[3:0], celloutsig_0_6z, celloutsig_0_8z } ~^ { celloutsig_0_1z[6:2], celloutsig_0_6z };
  assign celloutsig_0_40z = { celloutsig_0_11z[7:2], celloutsig_0_9z, celloutsig_0_38z, celloutsig_0_7z, celloutsig_0_22z, celloutsig_0_27z } ^ celloutsig_0_20z[15:0];
  assign celloutsig_1_2z = celloutsig_1_1z[6:2] ^ { celloutsig_1_1z[1:0], celloutsig_1_0z };
  assign celloutsig_1_9z = { celloutsig_1_6z[2:0], celloutsig_1_7z } ^ { _00_[0], celloutsig_1_6z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_49z = 28'h0000000;
    else if (!clkin_data[0]) celloutsig_0_49z = { celloutsig_0_21z, celloutsig_0_25z, celloutsig_0_24z, celloutsig_0_41z };
  always_latch
    if (clkin_data[128]) celloutsig_1_1z = 15'h0000;
    else if (clkin_data[32]) celloutsig_1_1z = { in_data[162:151], celloutsig_1_0z };
  assign { celloutsig_0_5z[0], celloutsig_0_5z[3], celloutsig_0_5z[1] } = { celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_3z } ~^ { celloutsig_0_3z, in_data[88], celloutsig_0_4z };
  assign celloutsig_0_5z[2] = 1'h1;
  assign { out_data[130:128], out_data[0] } = { celloutsig_1_18z, celloutsig_0_95z };
endmodule
