WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2514814 heartbeat IPC: 3.976 cumulative IPC: 3.976 (Simulation time: 00 hr 00 min 23 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5030033 heartbeat IPC: 3.976 cumulative IPC: 3.976 (Simulation time: 00 hr 00 min 46 sec)
Warmup finished CPU 0 instructions: 25000000 cycles: 6283757 cumulative IPC: 3.979 (Simulation time: 00 hr 00 min 58 sec)
Warmup complete CPU 0 instructions: 25000000 cycles: 6283757 cumulative IPC: 3.979 (Simulation time: 00 hr 00 min 58 sec)
Heartbeat CPU 0 instructions: 30000000 cycles: 16635020 heartbeat IPC: 0.8617 cumulative IPC: 0.483 (Simulation time: 00 hr 01 min 36 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_44.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000001 cycles: 36992410 heartbeat IPC: 0.4912 cumulative IPC: 0.4885 (Simulation time: 00 hr 02 min 53 sec)
Heartbeat CPU 0 instructions: 50000001 cycles: 57524978 heartbeat IPC: 0.487 cumulative IPC: 0.4879 (Simulation time: 00 hr 04 min 09 sec)
Heartbeat CPU 0 instructions: 60000002 cycles: 77986596 heartbeat IPC: 0.4887 cumulative IPC: 0.4881 (Simulation time: 00 hr 05 min 26 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_44.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000003 cycles: 98182975 heartbeat IPC: 0.4951 cumulative IPC: 0.4897 (Simulation time: 00 hr 06 min 42 sec)
Heartbeat CPU 0 instructions: 80000001 cycles: 118938546 heartbeat IPC: 0.4818 cumulative IPC: 0.4882 (Simulation time: 00 hr 07 min 59 sec)
Heartbeat CPU 0 instructions: 90000003 cycles: 139183317 heartbeat IPC: 0.494 cumulative IPC: 0.4891 (Simulation time: 00 hr 09 min 15 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_44.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000004 cycles: 159412449 heartbeat IPC: 0.4943 cumulative IPC: 0.4898 (Simulation time: 00 hr 10 min 31 sec)
Heartbeat CPU 0 instructions: 110000001 cycles: 180201200 heartbeat IPC: 0.481 cumulative IPC: 0.4887 (Simulation time: 00 hr 11 min 49 sec)
Heartbeat CPU 0 instructions: 120000002 cycles: 200394327 heartbeat IPC: 0.4952 cumulative IPC: 0.4894 (Simulation time: 00 hr 13 min 05 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_44.champsimtrace.xz")
Simulation finished CPU 0 instructions: 100000003 cycles: 204537010 cumulative IPC: 0.4889 (Simulation time: 00 hr 13 min 44 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 204537010 cumulative IPC: 0.4889 (Simulation time: 00 hr 13 min 44 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/srv/srv_44.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.4889 instructions: 100000003 cycles: 204537010
CPU 0 Branch Prediction Accuracy: 67.15% MPKI: 56.33 Average ROB Occupancy at Mispredict: 4.051
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.685
BRANCH_INDIRECT: 41
BRANCH_CONDITIONAL: 7.9
BRANCH_DIRECT_CALL: 1.53
BRANCH_INDIRECT_CALL: 4.27
BRANCH_RETURN: 0.99

LLC TOTAL        ACCESS:    2273377 HIT:    1995846 MISS:     277531
LLC LOAD         ACCESS:    1209398 HIT:    1080913 MISS:     128485
LLC RFO          ACCESS:     406365 HIT:     295296 MISS:     111069
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     594798 HIT:     593264 MISS:       1534
LLC TRANSLATION  ACCESS:      62816 HIT:      26373 MISS:      36443
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 438.1 cycles
cpu0_DTLB TOTAL        ACCESS:   28801212 HIT:   27384315 MISS:    1416897
cpu0_DTLB LOAD         ACCESS:   28801212 HIT:   27384315 MISS:    1416897
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 12.28 cycles
cpu0_ITLB TOTAL        ACCESS:   11895861 HIT:    9588793 MISS:    2307068
cpu0_ITLB LOAD         ACCESS:   11895861 HIT:    9588793 MISS:    2307068
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 3.683 cycles
cpu0_L1D TOTAL        ACCESS:   36130167 HIT:   31137404 MISS:    4992763
cpu0_L1D LOAD         ACCESS:   23481448 HIT:   20987730 MISS:    2493718
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:   12569898 HIT:   10147347 MISS:    2422551
cpu0_L1D TRANSLATION  ACCESS:      78821 HIT:       2327 MISS:      76494
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 32.56 cycles
cpu0_L1I TOTAL        ACCESS:   13324267 HIT:    5749071 MISS:    7575196
cpu0_L1I LOAD         ACCESS:   13324267 HIT:    5749071 MISS:    7575196
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 9.862 cycles
cpu0_L2C TOTAL        ACCESS:   10439576 HIT:    8745905 MISS:    1693671
cpu0_L2C LOAD         ACCESS:    8108972 HIT:    6899574 MISS:    1209398
cpu0_L2C RFO          ACCESS:     867666 HIT:     461301 MISS:     406365
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:    1387734 HIT:    1372642 MISS:      15092
cpu0_L2C TRANSLATION  ACCESS:      75204 HIT:      12388 MISS:      62816
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 91.78 cycles
cpu0_STLB TOTAL        ACCESS:    2342928 HIT:    2291995 MISS:      50933
cpu0_STLB LOAD         ACCESS:    2342928 HIT:    2291995 MISS:      50933
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 195.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:     100002
  ROW_BUFFER_MISS:     175982
 AVG DBUS CONGESTED CYCLE: 3.961
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      19265
  FULL:     119977
