{
	"author": ["Lucian N. Vintan", "Cristian Armat", "Gordon B. Steven"],
	"booktitle": "PDP",
	"crossref": "conf/pdp/1999",
	"dblpkey": "conf/pdp/VintanAS99",
	"ee": ["http://dx.doi.org/10.1109/EMPDP.1999.746646", "http://doi.ieeecomputersociety.org/10.1109/EMPDP.1999.746646"],
	"pages": "58-65",
	"publisher": "IEEE Computer Society",
	"stemmed": ["the", "impact", "of", "cach", "organis", "on", "the", "instruct", "issu", "rate", "of", "a", "superscalar", "processor"],
	"title": "The impact of cache organisation on the instruction issue rate of a superscalar processor",
	"type": "inproceedings",
	"url": "db/conf/pdp/pdp1999.html#VintanAS99",
	"year": 1999
}