ARM GAS  /tmp/cc6nCbgB.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"dma.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.MX_DMA_Init,"ax",%progbits
  20              		.align	1
  21              		.global	MX_DMA_Init
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	MX_DMA_Init:
  27              	.LFB134:
  28              		.file 1 "Core/Src/dma.c"
   1:Core/Src/dma.c **** /* USER CODE BEGIN Header */
   2:Core/Src/dma.c **** /**
   3:Core/Src/dma.c ****   ******************************************************************************
   4:Core/Src/dma.c ****   * @file    dma.c
   5:Core/Src/dma.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/dma.c ****   *          of all the requested memory to memory DMA transfers.
   7:Core/Src/dma.c ****   ******************************************************************************
   8:Core/Src/dma.c ****   * @attention
   9:Core/Src/dma.c ****   *
  10:Core/Src/dma.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/dma.c ****   * All rights reserved.
  12:Core/Src/dma.c ****   *
  13:Core/Src/dma.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/dma.c ****   * in the root directory of this software component.
  15:Core/Src/dma.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/dma.c ****   *
  17:Core/Src/dma.c ****   ******************************************************************************
  18:Core/Src/dma.c ****   */
  19:Core/Src/dma.c **** /* USER CODE END Header */
  20:Core/Src/dma.c **** 
  21:Core/Src/dma.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/dma.c **** #include "dma.h"
  23:Core/Src/dma.c **** 
  24:Core/Src/dma.c **** /* USER CODE BEGIN 0 */
  25:Core/Src/dma.c **** 
  26:Core/Src/dma.c **** /* USER CODE END 0 */
  27:Core/Src/dma.c **** 
  28:Core/Src/dma.c **** /*----------------------------------------------------------------------------*/
  29:Core/Src/dma.c **** /* Configure DMA                                                              */
  30:Core/Src/dma.c **** /*----------------------------------------------------------------------------*/
ARM GAS  /tmp/cc6nCbgB.s 			page 2


  31:Core/Src/dma.c **** 
  32:Core/Src/dma.c **** /* USER CODE BEGIN 1 */
  33:Core/Src/dma.c **** 
  34:Core/Src/dma.c **** /* USER CODE END 1 */
  35:Core/Src/dma.c **** 
  36:Core/Src/dma.c **** /**
  37:Core/Src/dma.c ****   * Enable DMA controller clock
  38:Core/Src/dma.c ****   */
  39:Core/Src/dma.c **** void MX_DMA_Init(void)
  40:Core/Src/dma.c **** {
  29              		.loc 1 40 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 10B5     		push	{r4, lr}
  34              		.cfi_def_cfa_offset 8
  35              		.cfi_offset 4, -8
  36              		.cfi_offset 14, -4
  37 0002 82B0     		sub	sp, sp, #8
  38              		.cfi_def_cfa_offset 16
  41:Core/Src/dma.c **** 
  42:Core/Src/dma.c ****   /* DMA controller clock enable */
  43:Core/Src/dma.c ****   __HAL_RCC_DMA2_CLK_ENABLE();
  39              		.loc 1 43 3 view .LVU1
  40              	.LBB2:
  41              		.loc 1 43 3 view .LVU2
  42 0004 0024     		movs	r4, #0
  43 0006 0094     		str	r4, [sp]
  44              		.loc 1 43 3 view .LVU3
  45 0008 224B     		ldr	r3, .L3
  46 000a 1A6B     		ldr	r2, [r3, #48]
  47 000c 42F48002 		orr	r2, r2, #4194304
  48 0010 1A63     		str	r2, [r3, #48]
  49              		.loc 1 43 3 view .LVU4
  50 0012 1A6B     		ldr	r2, [r3, #48]
  51 0014 02F48002 		and	r2, r2, #4194304
  52 0018 0092     		str	r2, [sp]
  53              		.loc 1 43 3 view .LVU5
  54 001a 009A     		ldr	r2, [sp]
  55              	.LBE2:
  56              		.loc 1 43 3 view .LVU6
  44:Core/Src/dma.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
  57              		.loc 1 44 3 view .LVU7
  58              	.LBB3:
  59              		.loc 1 44 3 view .LVU8
  60 001c 0194     		str	r4, [sp, #4]
  61              		.loc 1 44 3 view .LVU9
  62 001e 1A6B     		ldr	r2, [r3, #48]
  63 0020 42F40012 		orr	r2, r2, #2097152
  64 0024 1A63     		str	r2, [r3, #48]
  65              		.loc 1 44 3 view .LVU10
  66 0026 1B6B     		ldr	r3, [r3, #48]
  67 0028 03F40013 		and	r3, r3, #2097152
  68 002c 0193     		str	r3, [sp, #4]
  69              		.loc 1 44 3 view .LVU11
  70 002e 019B     		ldr	r3, [sp, #4]
  71              	.LBE3:
ARM GAS  /tmp/cc6nCbgB.s 			page 3


  72              		.loc 1 44 3 view .LVU12
  45:Core/Src/dma.c **** 
  46:Core/Src/dma.c ****   /* DMA interrupt init */
  47:Core/Src/dma.c ****   /* DMA1_Stream1_IRQn interrupt configuration */
  48:Core/Src/dma.c ****   HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
  73              		.loc 1 48 3 view .LVU13
  74 0030 2246     		mov	r2, r4
  75 0032 2146     		mov	r1, r4
  76 0034 0C20     		movs	r0, #12
  77 0036 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  78              	.LVL0:
  49:Core/Src/dma.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
  79              		.loc 1 49 3 view .LVU14
  80 003a 0C20     		movs	r0, #12
  81 003c FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
  82              	.LVL1:
  50:Core/Src/dma.c ****   /* DMA1_Stream3_IRQn interrupt configuration */
  51:Core/Src/dma.c ****   HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
  83              		.loc 1 51 3 view .LVU15
  84 0040 2246     		mov	r2, r4
  85 0042 2146     		mov	r1, r4
  86 0044 0E20     		movs	r0, #14
  87 0046 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  88              	.LVL2:
  52:Core/Src/dma.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
  89              		.loc 1 52 3 view .LVU16
  90 004a 0E20     		movs	r0, #14
  91 004c FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
  92              	.LVL3:
  53:Core/Src/dma.c ****   /* DMA1_Stream4_IRQn interrupt configuration */
  54:Core/Src/dma.c ****   HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
  93              		.loc 1 54 3 view .LVU17
  94 0050 2246     		mov	r2, r4
  95 0052 2146     		mov	r1, r4
  96 0054 0F20     		movs	r0, #15
  97 0056 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  98              	.LVL4:
  55:Core/Src/dma.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
  99              		.loc 1 55 3 view .LVU18
 100 005a 0F20     		movs	r0, #15
 101 005c FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 102              	.LVL5:
  56:Core/Src/dma.c ****   /* DMA1_Stream5_IRQn interrupt configuration */
  57:Core/Src/dma.c ****   HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 103              		.loc 1 57 3 view .LVU19
 104 0060 2246     		mov	r2, r4
 105 0062 2146     		mov	r1, r4
 106 0064 1020     		movs	r0, #16
 107 0066 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 108              	.LVL6:
  58:Core/Src/dma.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 109              		.loc 1 58 3 view .LVU20
 110 006a 1020     		movs	r0, #16
 111 006c FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 112              	.LVL7:
  59:Core/Src/dma.c ****   /* DMA2_Stream1_IRQn interrupt configuration */
  60:Core/Src/dma.c ****   HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
ARM GAS  /tmp/cc6nCbgB.s 			page 4


 113              		.loc 1 60 3 view .LVU21
 114 0070 2246     		mov	r2, r4
 115 0072 2146     		mov	r1, r4
 116 0074 3920     		movs	r0, #57
 117 0076 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 118              	.LVL8:
  61:Core/Src/dma.c ****   HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 119              		.loc 1 61 3 view .LVU22
 120 007a 3920     		movs	r0, #57
 121 007c FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 122              	.LVL9:
  62:Core/Src/dma.c ****   /* DMA2_Stream2_IRQn interrupt configuration */
  63:Core/Src/dma.c ****   HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 123              		.loc 1 63 3 view .LVU23
 124 0080 2246     		mov	r2, r4
 125 0082 2146     		mov	r1, r4
 126 0084 3A20     		movs	r0, #58
 127 0086 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 128              	.LVL10:
  64:Core/Src/dma.c ****   HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 129              		.loc 1 64 3 view .LVU24
 130 008a 3A20     		movs	r0, #58
 131 008c FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 132              	.LVL11:
  65:Core/Src/dma.c **** 
  66:Core/Src/dma.c **** }
 133              		.loc 1 66 1 is_stmt 0 view .LVU25
 134 0090 02B0     		add	sp, sp, #8
 135              		.cfi_def_cfa_offset 8
 136              		@ sp needed
 137 0092 10BD     		pop	{r4, pc}
 138              	.L4:
 139              		.align	2
 140              	.L3:
 141 0094 00380240 		.word	1073887232
 142              		.cfi_endproc
 143              	.LFE134:
 145              		.text
 146              	.Letext0:
 147              		.file 2 "/usr/share/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/machine/_default_types.h"
 148              		.file 3 "/usr/share/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/_stdint.h"
 149              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f405xx.h"
 150              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
ARM GAS  /tmp/cc6nCbgB.s 			page 5


DEFINED SYMBOLS
                            *ABS*:0000000000000000 dma.c
     /tmp/cc6nCbgB.s:20     .text.MX_DMA_Init:0000000000000000 $t
     /tmp/cc6nCbgB.s:26     .text.MX_DMA_Init:0000000000000000 MX_DMA_Init
     /tmp/cc6nCbgB.s:141    .text.MX_DMA_Init:0000000000000094 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
