EN clockdiv2_muser_uartreceiver NULL C:/Users/David/Documents/GitHub/CPLD/Lab/UARTReceiver.vhf sub00/vhpl22 1644420316
AR toplevel behavioral C:/Users/David/Documents/GitHub/CPLD/Lab/TopLevel.vhd sub00/vhpl07 1644423082
AR uartreceivervhdl behavioral C:/Users/David/Documents/GitHub/CPLD/Lab/ControlLogicVHDL.vhd sub00/vhpl29 1644423078
EN fd_mxilinx_clockdiv NULL C:/Users/David/Documents/GitHub/CPLD/Lab/ClockDiv.vhf sub00/vhpl16 1644423071
AR sr8ce_mxilinx_uartreceiver behavioral C:/Users/David/Documents/GitHub/CPLD/Lab/UARTReceiver.vhf sub00/vhpl09 1644420319
AR sevensegdriver behavioral "C:/Users/David/OneDrive - The University of Nottingham/Modules/EEEE2046/Electronics/CPLD/Lab/SevenSegDriver.vhd" sub00/vhpl01 1644333783
AR fd_mxilinx_clockdiv2 behavioral C:/Users/David/Documents/GitHub/CPLD/Lab/ClockDiv2.vhf sub00/vhpl25 1644423084
AR fdd8ce_mxilinx_uartreceiver behavioral C:/Users/David/Documents/GitHub/CPLD/Lab/UARTReceiver.vhf sub00/vhpl11 1644420321
EN fdd8ce_mxilinx_uartreceiver NULL C:/Users/David/Documents/GitHub/CPLD/Lab/UARTReceiver.vhf sub00/vhpl10 1644420320
EN fd_mxilinx_clockdiv2 NULL C:/Users/David/Documents/GitHub/CPLD/Lab/ClockDiv2.vhf sub00/vhpl24 1644423083
EN sr8ce_mxilinx_uartreceiver NULL C:/Users/David/Documents/GitHub/CPLD/Lab/UARTReceiver.vhf sub00/vhpl08 1644420318
EN toplevel NULL C:/Users/David/Documents/GitHub/CPLD/Lab/TopLevel.vhd sub00/vhpl04 1644423081
EN clockdiv NULL C:/Users/David/Documents/GitHub/CPLD/Lab/ClockDiv.vhf sub00/vhpl05 1644423075
AR fd_mxilinx_clockdiv behavioral C:/Users/David/Documents/GitHub/CPLD/Lab/ClockDiv.vhf sub00/vhpl17 1644423072
AR clockdiv behavioral C:/Users/David/Documents/GitHub/CPLD/Lab/ClockDiv.vhf sub00/vhpl06 1644423076
AR sevensegdrivervhdl behavioral C:/Users/David/Documents/GitHub/CPLD/Lab/SevenSegDriver.vhd sub00/vhpl15 1644423080
AR fd_mxilinx_uartreceiver behavioral C:/Users/David/Documents/GitHub/CPLD/Lab/UARTReceiver.vhf sub00/vhpl21 1644420315
EN controllogicvhdl NULL C:/Users/David/Documents/GitHub/CPLD/Lab/ControlLogicVHDL.vhd sub00/vhpl02 1644422398
AR clockdiv2_muser_clockdiv behavioral C:/Users/David/Documents/GitHub/CPLD/Lab/ClockDiv.vhf sub00/vhpl19 1644423074
EN clockdiv2 NULL C:/Users/David/Documents/GitHub/CPLD/Lab/ClockDiv2.vhf sub00/vhpl26 1644423085
EN uartreceivervhdl NULL C:/Users/David/Documents/GitHub/CPLD/Lab/ControlLogicVHDL.vhd sub00/vhpl28 1644423077
EN sevensegdrivervhdl NULL C:/Users/David/Documents/GitHub/CPLD/Lab/SevenSegDriver.vhd sub00/vhpl14 1644423079
AR uartreceiver behavioral C:/Users/David/Documents/GitHub/CPLD/Lab/UARTReceiver.vhf sub00/vhpl13 1644420323
EN sevensegdriver NULL "C:/Users/David/OneDrive - The University of Nottingham/Modules/EEEE2046/Electronics/CPLD/Lab/SevenSegDriver.vhd" sub00/vhpl00 1644333782
AR clockdiv2_muser_uartreceiver behavioral C:/Users/David/Documents/GitHub/CPLD/Lab/UARTReceiver.vhf sub00/vhpl23 1644420317
EN clockdiv2_muser_clockdiv NULL C:/Users/David/Documents/GitHub/CPLD/Lab/ClockDiv.vhf sub00/vhpl18 1644423073
EN fd_mxilinx_uartreceiver NULL C:/Users/David/Documents/GitHub/CPLD/Lab/UARTReceiver.vhf sub00/vhpl20 1644420314
EN uartreceiver NULL C:/Users/David/Documents/GitHub/CPLD/Lab/UARTReceiver.vhf sub00/vhpl12 1644420322
AR controllogicvhdl behavioral C:/Users/David/Documents/GitHub/CPLD/Lab/ControlLogicVHDL.vhd sub00/vhpl03 1644422399
AR clockdiv2 behavioral C:/Users/David/Documents/GitHub/CPLD/Lab/ClockDiv2.vhf sub00/vhpl27 1644423086
