// Seed: 1715698678
module module_0;
  assign id_1 = 1;
  bit id_2, id_3;
  wire id_4;
  reg id_5, id_6;
  assign id_3 = id_6;
  always id_3 <= id_3 && 1;
endmodule
module module_1 (
    input wire id_0,
    input wor id_1,
    input uwire id_2,
    input supply0 id_3,
    input wire id_4,
    output wand id_5,
    output supply0 id_6,
    input tri0 id_7,
    output uwire id_8
);
  wire id_10;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output logic id_0,
    input  logic id_1
);
  initial
    if (-1) id_0 = id_1;
    else id_0 <= -1;
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
  assign id_0 = id_1;
  assign id_0 = id_1;
  wire id_3;
endmodule
