/* Generated by Yosys 0.41+83 (git sha1 7045cf509, x86_64-w64-mingw32-g++ 13.2.1 -Os) */

/* cells_not_processed =  1  */
/* src = "xor7.v:2.1-19.10" */
module xor7(a, b, out);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  wire _19_;
  wire _20_;
  wire _21_;
  wire _22_;
  wire _23_;
  /* src = "xor7.v:3.17-3.18" */
  input [7:0] a;
  wire [7:0] a;
  /* src = "xor7.v:4.17-4.18" */
  input [7:0] b;
  wire [7:0] b;
  /* src = "xor7.v:5.18-5.21" */
  output [7:0] out;
  wire [7:0] out;
  AND _24_ (
    .A(a[1]),
    .B(b[1]),
    .Y(_04_)
  );
  NOT _25_ (
    .A(_04_),
    .Y(_05_)
  );
  AND _26_ (
    .A(_03_),
    .B(_05_),
    .Y(out[1])
  );
  OR _27_ (
    .A(a[2]),
    .B(b[2]),
    .Y(_06_)
  );
  AND _28_ (
    .A(a[2]),
    .B(b[2]),
    .Y(_07_)
  );
  NOT _29_ (
    .A(_07_),
    .Y(_08_)
  );
  AND _30_ (
    .A(_06_),
    .B(_08_),
    .Y(out[2])
  );
  OR _31_ (
    .A(a[3]),
    .B(b[3]),
    .Y(_09_)
  );
  AND _32_ (
    .A(a[3]),
    .B(b[3]),
    .Y(_10_)
  );
  NOT _33_ (
    .A(_10_),
    .Y(_11_)
  );
  AND _34_ (
    .A(_09_),
    .B(_11_),
    .Y(out[3])
  );
  OR _35_ (
    .A(a[4]),
    .B(b[4]),
    .Y(_12_)
  );
  AND _36_ (
    .A(a[4]),
    .B(b[4]),
    .Y(_13_)
  );
  NOT _37_ (
    .A(_13_),
    .Y(_14_)
  );
  AND _38_ (
    .A(_12_),
    .B(_14_),
    .Y(out[4])
  );
  OR _39_ (
    .A(a[5]),
    .B(b[5]),
    .Y(_15_)
  );
  AND _40_ (
    .A(a[5]),
    .B(b[5]),
    .Y(_16_)
  );
  NOT _41_ (
    .A(_16_),
    .Y(_17_)
  );
  AND _42_ (
    .A(_15_),
    .B(_17_),
    .Y(out[5])
  );
  OR _43_ (
    .A(a[6]),
    .B(b[6]),
    .Y(_18_)
  );
  AND _44_ (
    .A(a[6]),
    .B(b[6]),
    .Y(_19_)
  );
  NOT _45_ (
    .A(_19_),
    .Y(_20_)
  );
  AND _46_ (
    .A(_18_),
    .B(_20_),
    .Y(out[6])
  );
  OR _47_ (
    .A(a[7]),
    .B(b[7]),
    .Y(_21_)
  );
  AND _48_ (
    .A(a[7]),
    .B(b[7]),
    .Y(_22_)
  );
  NOT _49_ (
    .A(_22_),
    .Y(_23_)
  );
  AND _50_ (
    .A(_21_),
    .B(_23_),
    .Y(out[7])
  );
  OR _51_ (
    .A(a[0]),
    .B(b[0]),
    .Y(_00_)
  );
  AND _52_ (
    .A(a[0]),
    .B(b[0]),
    .Y(_01_)
  );
  NOT _53_ (
    .A(_01_),
    .Y(_02_)
  );
  AND _54_ (
    .A(_00_),
    .B(_02_),
    .Y(out[0])
  );
  OR _55_ (
    .A(a[1]),
    .B(b[1]),
    .Y(_03_)
  );
endmodule
