// Seed: 255908102
`timescale 1ps / 1ps
module module_0 (
    input logic id_1,
    input id_2,
    input logic id_3,
    output id_4,
    output logic id_5,
    input id_6,
    input id_7,
    output id_8,
    output id_9
);
  logic id_10;
  logic id_11;
  type_18(
      1, id_7, id_5, id_8
  );
  assign id_10 = 1;
  assign id_3  = id_4;
  logic id_12;
  assign id_5[1] = 1;
endmodule
