The following files were generated for 'v_tc_v3_0_u0' in directory
F:\ECE.CLASSES\ECE 443\Project1\ipcore_dir\

XCO file generator:
   Generate an XCO file for compatibility with legacy flows.

   * v_tc_v3_0_u0.xco

Creates an implementation netlist:
   Creates an implementation netlist for the IP.

   * v_tc_v3_0_u0.ngc
   * v_tc_v3_0_u0.vhd
   * v_tc_v3_0_u0.vho

IP Symbol Generator:
   Generate an IP symbol based on the current project options'.

   * v_tc_v3_0_u0.asy

Generate ISE metadata:
   Create a metadata file for use when including this core in ISE designs

   * v_tc_v3_0_u0_xmdf.tcl

Generate ISE subproject:
   Create an ISE subproject for use when including this core in ISE designs

   * _xmsgs/pn_parser.xmsgs
   * v_tc_v3_0_u0.gise
   * v_tc_v3_0_u0.xise

Deliver Readme:
   Readme file for the IP.

   * v_tc_v3_0_u0_readme.txt

Generate FLIST file:
   Text file listing all of the output files produced when a customized core was
   generated in the CORE Generator.

   * v_tc_v3_0_u0_flist.txt

Please see the Xilinx CORE Generator online help for further details on
generated files and how to use them.

