Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Nov 28 14:31:37 2019
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file TDC_OVERLAY_wrapper_timing_summary_routed.rpt -pb TDC_OVERLAY_wrapper_timing_summary_routed.pb -rpx TDC_OVERLAY_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : TDC_OVERLAY_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.446      -51.211                     75                 2236        0.057        0.000                      0                 2236        0.019        0.000                       0                  1191  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                               Waveform(ns)         Period(ns)      Frequency(MHz)
-----                               ------------         ----------      --------------
clk_fpga_0                          {0.000 5.000}        10.000          100.000         
sys_clock                           {0.000 4.000}        8.000           125.000         
  clk_out1_TDC_OVERLAY_clk_wiz_0_0  {0.000 1.087}        2.174           460.000         
  clkfbout_TDC_OVERLAY_clk_wiz_0_0  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                3.979        0.000                      0                 2067        0.061        0.000                      0                 2067        4.020        0.000                       0                  1113  
sys_clock                                                                                                                                                                             2.000        0.000                       0                     1  
  clk_out1_TDC_OVERLAY_clk_wiz_0_0       -3.402      -41.916                     73                  167        0.057        0.000                      0                  167        0.019        0.000                       0                    74  
  clkfbout_TDC_OVERLAY_clk_wiz_0_0                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                        To Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                        --------                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_TDC_OVERLAY_clk_wiz_0_0  clk_fpga_0                             -3.849       -3.849                      1                    1        0.912        0.000                      0                    1  
clk_fpga_0                        clk_out1_TDC_OVERLAY_clk_wiz_0_0       -5.446       -5.446                      1                    1        1.584        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.979ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.979ns  (required time - arrival time)
  Source:                 TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.920ns  (logic 2.613ns (44.139%)  route 3.307ns (55.861%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 12.874 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        1.892     3.186    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X31Y101        FDSE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y101        FDSE (Prop_fdse_C_Q)         0.456     3.642 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/Q
                         net (fo=22, routed)          0.958     4.600    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[0]
    SLICE_X32Y102        LUT2 (Prop_lut2_I1_O)        0.148     4.748 f  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.914     5.663    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X31Y102        LUT5 (Prop_lut5_I2_O)        0.356     6.019 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.620     6.639    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y103        LUT4 (Prop_lut4_I3_O)        0.326     6.965 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     6.965    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X29Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.515 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.515    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X29Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.629 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.629    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X29Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.963 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.814     8.777    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]
    SLICE_X26Y105        LUT3 (Prop_lut3_I0_O)        0.329     9.106 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1/O
                         net (fo=1, routed)           0.000     9.106    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[9]
    SLICE_X26Y105        FDRE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        1.695    12.874    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X26Y105        FDRE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.247    13.121    
                         clock uncertainty           -0.154    12.967    
    SLICE_X26Y105        FDRE (Setup_fdre_C_D)        0.118    13.085    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         13.085    
                         arrival time                          -9.106    
  -------------------------------------------------------------------
                         slack                                  3.979    

Slack (MET) :             4.177ns  (required time - arrival time)
  Source:                 TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.469ns  (logic 2.249ns (41.121%)  route 3.220ns (58.879%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        1.845     3.139    TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X33Y101        FDRE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y101        FDRE (Prop_fdre_C_Q)         0.456     3.595 r  TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=29, routed)          0.780     4.375    TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X33Y102        LUT2 (Prop_lut2_I0_O)        0.150     4.525 r  TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_arready[0]_INST_0/O
                         net (fo=15, routed)          1.458     5.983    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_arready
    SLICE_X28Y83         LUT6 (Prop_lut6_I3_O)        0.332     6.315 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_11/O
                         net (fo=1, routed)           0.000     6.315    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[3][0]
    SLICE_X28Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.847 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.847    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[3]_i_2__0_n_0
    SLICE_X28Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.961 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.961    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[7]_i_2__0_n_0
    SLICE_X28Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.295 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[11]_i_3__0/O[1]
                         net (fo=1, routed)           0.983     8.277    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/O[1]
    SLICE_X26Y83         LUT3 (Prop_lut3_I0_O)        0.331     8.608 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1__0/O
                         net (fo=1, routed)           0.000     8.608    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1__0_n_0
    SLICE_X26Y83         FDRE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        1.514    12.693    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X26Y83         FDRE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.129    12.822    
                         clock uncertainty           -0.154    12.668    
    SLICE_X26Y83         FDRE (Setup_fdre_C_D)        0.118    12.786    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         12.786    
                         arrival time                          -8.608    
  -------------------------------------------------------------------
                         slack                                  4.177    

Slack (MET) :             4.190ns  (required time - arrival time)
  Source:                 TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.672ns  (logic 2.569ns (45.291%)  route 3.103ns (54.709%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 12.874 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        1.892     3.186    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X31Y101        FDSE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y101        FDSE (Prop_fdse_C_Q)         0.456     3.642 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/Q
                         net (fo=22, routed)          0.958     4.600    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[0]
    SLICE_X32Y102        LUT2 (Prop_lut2_I1_O)        0.148     4.748 f  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.914     5.663    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X31Y102        LUT5 (Prop_lut5_I2_O)        0.356     6.019 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.620     6.639    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y103        LUT4 (Prop_lut4_I3_O)        0.326     6.965 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     6.965    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X29Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.515 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.515    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X29Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.629 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.629    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X29Y105        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.942 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.611     8.552    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]
    SLICE_X26Y104        LUT3 (Prop_lut3_I0_O)        0.306     8.858 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_2/O
                         net (fo=1, routed)           0.000     8.858    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[11]
    SLICE_X26Y104        FDRE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        1.695    12.874    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X26Y104        FDRE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.247    13.121    
                         clock uncertainty           -0.154    12.967    
    SLICE_X26Y104        FDRE (Setup_fdre_C_D)        0.081    13.048    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                         13.048    
                         arrival time                          -8.858    
  -------------------------------------------------------------------
                         slack                                  4.190    

Slack (MET) :             4.200ns  (required time - arrival time)
  Source:                 TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.811ns  (logic 1.278ns (26.563%)  route 3.533ns (73.437%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        1.892     3.186    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X31Y101        FDSE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y101        FDSE (Prop_fdse_C_Q)         0.456     3.642 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/Q
                         net (fo=22, routed)          0.958     4.600    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[0]
    SLICE_X32Y102        LUT2 (Prop_lut2_I1_O)        0.148     4.748 f  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.914     5.663    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X31Y102        LUT5 (Prop_lut5_I2_O)        0.356     6.019 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          1.012     7.031    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next
    SLICE_X32Y106        LUT5 (Prop_lut5_I0_O)        0.318     7.349 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[8]_i_1__0/O
                         net (fo=5, routed)           0.648     7.997    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]_1
    SLICE_X34Y107        FDRE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        1.653    12.832    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X34Y107        FDRE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]/C
                         clock pessimism              0.247    13.079    
                         clock uncertainty           -0.154    12.925    
    SLICE_X34Y107        FDRE (Setup_fdre_C_R)       -0.728    12.197    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         12.197    
                         arrival time                          -7.997    
  -------------------------------------------------------------------
                         slack                                  4.200    

Slack (MET) :             4.237ns  (required time - arrival time)
  Source:                 TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.372ns  (logic 2.133ns (39.708%)  route 3.239ns (60.292%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        1.845     3.139    TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X33Y101        FDRE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y101        FDRE (Prop_fdre_C_Q)         0.456     3.595 r  TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=29, routed)          0.780     4.375    TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X33Y102        LUT2 (Prop_lut2_I0_O)        0.150     4.525 r  TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_arready[0]_INST_0/O
                         net (fo=15, routed)          1.458     5.983    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_arready
    SLICE_X28Y83         LUT6 (Prop_lut6_I3_O)        0.332     6.315 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_11/O
                         net (fo=1, routed)           0.000     6.315    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[3][0]
    SLICE_X28Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.847 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.847    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[3]_i_2__0_n_0
    SLICE_X28Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.961 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.961    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[7]_i_2__0_n_0
    SLICE_X28Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.183 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[11]_i_3__0/O[0]
                         net (fo=1, routed)           1.001     8.184    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/O[0]
    SLICE_X29Y84         LUT3 (Prop_lut3_I0_O)        0.327     8.511 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1__0/O
                         net (fo=1, routed)           0.000     8.511    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1__0_n_0
    SLICE_X29Y84         FDRE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        1.519    12.698    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X29Y84         FDRE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism              0.129    12.827    
                         clock uncertainty           -0.154    12.673    
    SLICE_X29Y84         FDRE (Setup_fdre_C_D)        0.075    12.748    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                         12.748    
                         arrival time                          -8.511    
  -------------------------------------------------------------------
                         slack                                  4.237    

Slack (MET) :             4.254ns  (required time - arrival time)
  Source:                 TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.962ns  (logic 1.090ns (21.966%)  route 3.872ns (78.034%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=1 SRL16E=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        1.892     3.186    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X31Y101        FDSE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y101        FDSE (Prop_fdse_C_Q)         0.419     3.605 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          1.559     5.164    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X34Y104        SRL16E (Prop_srl16e_A1_Q)    0.299     5.463 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/Q
                         net (fo=1, routed)           0.551     6.015    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4_n_0
    SLICE_X33Y105        LUT3 (Prop_lut3_I2_O)        0.124     6.139 f  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3__0/O
                         net (fo=1, routed)           0.517     6.656    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3__0_n_0
    SLICE_X32Y105        LUT6 (Prop_lut6_I1_O)        0.124     6.780 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=5, routed)           0.601     7.381    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push
    SLICE_X32Y102        LUT2 (Prop_lut2_I1_O)        0.124     7.505 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1/O
                         net (fo=10, routed)          0.643     8.148    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0
    SLICE_X32Y102        FDRE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        1.654    12.833    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X32Y102        FDRE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]/C
                         clock pessimism              0.247    13.080    
                         clock uncertainty           -0.154    12.926    
    SLICE_X32Y102        FDRE (Setup_fdre_C_R)       -0.524    12.402    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         12.402    
                         arrival time                          -8.148    
  -------------------------------------------------------------------
                         slack                                  4.254    

Slack (MET) :             4.254ns  (required time - arrival time)
  Source:                 TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.962ns  (logic 1.090ns (21.966%)  route 3.872ns (78.034%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=1 SRL16E=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        1.892     3.186    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X31Y101        FDSE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y101        FDSE (Prop_fdse_C_Q)         0.419     3.605 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          1.559     5.164    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X34Y104        SRL16E (Prop_srl16e_A1_Q)    0.299     5.463 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/Q
                         net (fo=1, routed)           0.551     6.015    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4_n_0
    SLICE_X33Y105        LUT3 (Prop_lut3_I2_O)        0.124     6.139 f  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3__0/O
                         net (fo=1, routed)           0.517     6.656    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3__0_n_0
    SLICE_X32Y105        LUT6 (Prop_lut6_I1_O)        0.124     6.780 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=5, routed)           0.601     7.381    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push
    SLICE_X32Y102        LUT2 (Prop_lut2_I1_O)        0.124     7.505 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1/O
                         net (fo=10, routed)          0.643     8.148    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0
    SLICE_X32Y102        FDRE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        1.654    12.833    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X32Y102        FDRE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[7]/C
                         clock pessimism              0.247    13.080    
                         clock uncertainty           -0.154    12.926    
    SLICE_X32Y102        FDRE (Setup_fdre_C_R)       -0.524    12.402    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         12.402    
                         arrival time                          -8.148    
  -------------------------------------------------------------------
                         slack                                  4.254    

Slack (MET) :             4.302ns  (required time - arrival time)
  Source:                 TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.597ns  (logic 2.502ns (44.703%)  route 3.095ns (55.297%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 12.874 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        1.892     3.186    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X31Y101        FDSE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y101        FDSE (Prop_fdse_C_Q)         0.456     3.642 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/Q
                         net (fo=22, routed)          0.958     4.600    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[0]
    SLICE_X32Y102        LUT2 (Prop_lut2_I1_O)        0.148     4.748 f  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.914     5.663    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X31Y102        LUT5 (Prop_lut5_I2_O)        0.356     6.019 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.620     6.639    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y103        LUT4 (Prop_lut4_I3_O)        0.326     6.965 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     6.965    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X29Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.515 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.515    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X29Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.849 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.602     8.451    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]
    SLICE_X26Y104        LUT3 (Prop_lut3_I0_O)        0.332     8.783 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1/O
                         net (fo=1, routed)           0.000     8.783    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[5]
    SLICE_X26Y104        FDRE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        1.695    12.874    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X26Y104        FDRE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                         clock pessimism              0.247    13.121    
                         clock uncertainty           -0.154    12.967    
    SLICE_X26Y104        FDRE (Setup_fdre_C_D)        0.118    13.085    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
  -------------------------------------------------------------------
                         required time                         13.085    
                         arrival time                          -8.783    
  -------------------------------------------------------------------
                         slack                                  4.302    

Slack (MET) :             4.308ns  (required time - arrival time)
  Source:                 TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.591ns  (logic 2.480ns (44.360%)  route 3.111ns (55.640%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 12.874 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        1.892     3.186    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X31Y101        FDSE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y101        FDSE (Prop_fdse_C_Q)         0.456     3.642 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/Q
                         net (fo=22, routed)          0.958     4.600    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[0]
    SLICE_X32Y102        LUT2 (Prop_lut2_I1_O)        0.148     4.748 f  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.914     5.663    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X31Y102        LUT5 (Prop_lut5_I2_O)        0.356     6.019 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.620     6.639    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y103        LUT4 (Prop_lut4_I3_O)        0.326     6.965 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     6.965    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X29Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.515 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.515    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X29Y104        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.828 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.618     8.446    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]
    SLICE_X26Y104        LUT3 (Prop_lut3_I0_O)        0.331     8.777 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1/O
                         net (fo=1, routed)           0.000     8.777    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[7]
    SLICE_X26Y104        FDRE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        1.695    12.874    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X26Y104        FDRE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.247    13.121    
                         clock uncertainty           -0.154    12.967    
    SLICE_X26Y104        FDRE (Setup_fdre_C_D)        0.118    13.085    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         13.085    
                         arrival time                          -8.777    
  -------------------------------------------------------------------
                         slack                                  4.308    

Slack (MET) :             4.352ns  (required time - arrival time)
  Source:                 TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.547ns  (logic 2.463ns (44.400%)  route 3.084ns (55.600%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 12.874 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        1.892     3.186    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X31Y101        FDSE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y101        FDSE (Prop_fdse_C_Q)         0.456     3.642 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/Q
                         net (fo=22, routed)          0.958     4.600    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[0]
    SLICE_X32Y102        LUT2 (Prop_lut2_I1_O)        0.148     4.748 f  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.914     5.663    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X31Y102        LUT5 (Prop_lut5_I2_O)        0.356     6.019 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.620     6.639    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y103        LUT4 (Prop_lut4_I3_O)        0.326     6.965 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     6.965    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X29Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.515 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.515    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X29Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.629 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.629    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X29Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.851 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.592     8.442    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]
    SLICE_X26Y104        LUT3 (Prop_lut3_I0_O)        0.291     8.733 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1/O
                         net (fo=1, routed)           0.000     8.733    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[8]
    SLICE_X26Y104        FDRE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        1.695    12.874    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X26Y104        FDRE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism              0.247    13.121    
                         clock uncertainty           -0.154    12.967    
    SLICE_X26Y104        FDRE (Setup_fdre_C_D)        0.118    13.085    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                         13.085    
                         arrival time                          -8.733    
  -------------------------------------------------------------------
                         slack                                  4.352    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 TDC_OVERLAY_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDC_OVERLAY_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.619%)  route 0.168ns (54.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        0.639     0.975    TDC_OVERLAY_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X37Y100        FDRE                                         r  TDC_OVERLAY_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  TDC_OVERLAY_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[2]/Q
                         net (fo=1, routed)           0.168     1.284    TDC_OVERLAY_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[29]
    SLICE_X35Y98         FDRE                                         r  TDC_OVERLAY_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        0.826     1.192    TDC_OVERLAY_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X35Y98         FDRE                                         r  TDC_OVERLAY_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X35Y98         FDRE (Hold_fdre_C_D)         0.066     1.223    TDC_OVERLAY_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (50.063%)  route 0.186ns (49.937%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        0.659     0.995    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y100        FDRE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[20]/Q
                         net (fo=1, routed)           0.186     1.322    TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[20]
    SLICE_X30Y98         LUT4 (Prop_lut4_I3_O)        0.045     1.367 r  TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[21]_i_1/O
                         net (fo=1, routed)           0.000     1.367    TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[21]
    SLICE_X30Y98         FDRE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        0.845     1.211    TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X30Y98         FDRE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[21]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y98         FDRE (Hold_fdre_C_D)         0.120     1.296    TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.367    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.186ns (35.561%)  route 0.337ns (64.439%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        0.576     0.912    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X31Y95         FDRE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y95         FDRE (Prop_fdre_C_Q)         0.141     1.053 f  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/Q
                         net (fo=32, routed)          0.337     1.390    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/si_rs_bready
    SLICE_X31Y100        LUT6 (Prop_lut6_I5_O)        0.045     1.435 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bvalid_i_i_1/O
                         net (fo=1, routed)           0.000     1.435    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0_n_5
    SLICE_X31Y100        FDRE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        0.931     1.297    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X31Y100        FDRE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg/C
                         clock pessimism             -0.035     1.262    
    SLICE_X31Y100        FDRE (Hold_fdre_C_D)         0.091     1.353    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg
  -------------------------------------------------------------------
                         required time                         -1.353    
                         arrival time                           1.435    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.227ns (58.295%)  route 0.162ns (41.705%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        0.659     0.995    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y101        FDRE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y101        FDRE (Prop_fdre_C_Q)         0.128     1.123 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[30]/Q
                         net (fo=1, routed)           0.162     1.285    TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[30]
    SLICE_X30Y98         LUT4 (Prop_lut4_I3_O)        0.099     1.384 r  TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[31]_i_1/O
                         net (fo=1, routed)           0.000     1.384    TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[31]
    SLICE_X30Y98         FDRE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        0.845     1.211    TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X30Y98         FDRE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[31]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y98         FDRE (Hold_fdre_C_D)         0.121     1.297    TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           1.384    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.186ns (32.666%)  route 0.383ns (67.334%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        0.577     0.913    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y97         FDRE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y97         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[2]/Q
                         net (fo=7, routed)           0.383     1.437    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/Q[2]
    SLICE_X30Y105        LUT6 (Prop_lut6_I0_O)        0.045     1.482 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/wrap_boundary_axaddr_r[2]_i_1/O
                         net (fo=1, routed)           0.000     1.482    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]_0[2]
    SLICE_X30Y105        FDRE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        0.930     1.296    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X30Y105        FDRE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X30Y105        FDRE (Hold_fdre_C_D)         0.121     1.382    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           1.482    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.359%)  route 0.177ns (55.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        0.576     0.912    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y93         FDRE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.177     1.229    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X26Y93         SRLC32E                                      r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        0.843     1.209    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y93         SRLC32E                                      r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.264     0.945    
    SLICE_X26Y93         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.128    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.128    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 TDC_OVERLAY_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDC_OVERLAY_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.973%)  route 0.195ns (58.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        0.639     0.975    TDC_OVERLAY_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X37Y100        FDRE                                         r  TDC_OVERLAY_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  TDC_OVERLAY_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[0]/Q
                         net (fo=1, routed)           0.195     1.311    TDC_OVERLAY_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[31]
    SLICE_X36Y99         FDRE                                         r  TDC_OVERLAY_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        0.825     1.191    TDC_OVERLAY_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X36Y99         FDRE                                         r  TDC_OVERLAY_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X36Y99         FDRE (Hold_fdre_C_D)         0.053     1.209    TDC_OVERLAY_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.522%)  route 0.113ns (44.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        0.558     0.894    TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y95         FDRE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/Q
                         net (fo=1, routed)           0.113     1.148    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[25]
    SLICE_X34Y95         SRLC32E                                      r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        0.825     1.191    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y95         SRLC32E                                      r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
                         clock pessimism             -0.264     0.927    
    SLICE_X34Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.044    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32
  -------------------------------------------------------------------
                         required time                         -1.044    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.070%)  route 0.115ns (44.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        0.576     0.912    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y93         FDRE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/Q
                         net (fo=1, routed)           0.115     1.168    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[10]
    SLICE_X26Y93         SRLC32E                                      r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        0.843     1.209    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y93         SRLC32E                                      r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
                         clock pessimism             -0.264     0.945    
    SLICE_X26Y93         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.062    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32
  -------------------------------------------------------------------
                         required time                         -1.062    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 TDC_OVERLAY_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDC_OVERLAY_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.209ns (53.482%)  route 0.182ns (46.518%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        0.639     0.975    TDC_OVERLAY_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X36Y100        FDRE                                         r  TDC_OVERLAY_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y100        FDRE (Prop_fdre_C_Q)         0.164     1.139 f  TDC_OVERLAY_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/Q
                         net (fo=32, routed)          0.182     1.321    TDC_OVERLAY_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg
    SLICE_X37Y98         LUT6 (Prop_lut6_I5_O)        0.045     1.366 r  TDC_OVERLAY_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[1]_i_1/O
                         net (fo=1, routed)           0.000     1.366    TDC_OVERLAY_i/axi_gpio_0/U0/ip2bus_data[1]
    SLICE_X37Y98         FDRE                                         r  TDC_OVERLAY_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        0.825     1.191    TDC_OVERLAY_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X37Y98         FDRE                                         r  TDC_OVERLAY_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[1]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X37Y98         FDRE (Hold_fdre_C_D)         0.092     1.248    TDC_OVERLAY_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.366    
  -------------------------------------------------------------------
                         slack                                  0.118    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y100   TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[0].reg3_reg[31]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y97    TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y94    TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X39Y94    TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y96    TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X47Y99    TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X44Y96    TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y97    TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X38Y97    TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y104   TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y104   TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y104   TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y104   TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y104   TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y99    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y99    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y99    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y99    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y99    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y89    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y100   TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y100   TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y95    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y95    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y89    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_TDC_OVERLAY_clk_wiz_0_0
  To Clock:  clk_out1_TDC_OVERLAY_clk_wiz_0_0

Setup :           73  Failing Endpoints,  Worst Slack       -3.402ns,  Total Violation      -41.916ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.402ns  (required time - arrival time)
  Source:                 TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/S_EDGE_DET_0/U0/dn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/D_REG_0/U0/DAT_OUT_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_TDC_OVERLAY_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@2.174ns - clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.304ns  (logic 0.456ns (8.597%)  route 4.848ns (91.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 0.659 - 2.174 ) 
    Source Clock Delay      (SCD):    -1.064ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=72, routed)          1.652    -1.064    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/S_EDGE_DET_0/U0/HS_CLK_IN
    SLICE_X45Y99         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/S_EDGE_DET_0/U0/dn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.608 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/S_EDGE_DET_0/U0/dn_reg/Q
                         net (fo=38, routed)          4.848     4.240    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/D_REG_0/U0/DAT_OUT_reg[0]_0
    SLICE_X43Y101        FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/D_REG_0/U0/DAT_OUT_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    H16                                               0.000     2.174 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.174    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.554 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.716    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -3.098 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -1.086    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.995 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=72, routed)          1.654     0.659    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/D_REG_0/U0/HS_CLK_IN
    SLICE_X43Y101        FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/D_REG_0/U0/DAT_OUT_reg[22]/C
                         clock pessimism              0.466     1.126    
                         clock uncertainty           -0.083     1.043    
    SLICE_X43Y101        FDRE (Setup_fdre_C_CE)      -0.205     0.838    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/D_REG_0/U0/DAT_OUT_reg[22]
  -------------------------------------------------------------------
                         required time                          0.838    
                         arrival time                          -4.240    
  -------------------------------------------------------------------
                         slack                                 -3.402    

Slack (VIOLATED) :        -3.402ns  (required time - arrival time)
  Source:                 TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/S_EDGE_DET_0/U0/dn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/D_REG_0/U0/DAT_OUT_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_TDC_OVERLAY_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@2.174ns - clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.304ns  (logic 0.456ns (8.597%)  route 4.848ns (91.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 0.659 - 2.174 ) 
    Source Clock Delay      (SCD):    -1.064ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=72, routed)          1.652    -1.064    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/S_EDGE_DET_0/U0/HS_CLK_IN
    SLICE_X45Y99         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/S_EDGE_DET_0/U0/dn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.608 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/S_EDGE_DET_0/U0/dn_reg/Q
                         net (fo=38, routed)          4.848     4.240    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/D_REG_0/U0/DAT_OUT_reg[0]_0
    SLICE_X43Y101        FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/D_REG_0/U0/DAT_OUT_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    H16                                               0.000     2.174 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.174    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.554 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.716    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -3.098 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -1.086    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.995 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=72, routed)          1.654     0.659    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/D_REG_0/U0/HS_CLK_IN
    SLICE_X43Y101        FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/D_REG_0/U0/DAT_OUT_reg[23]/C
                         clock pessimism              0.466     1.126    
                         clock uncertainty           -0.083     1.043    
    SLICE_X43Y101        FDRE (Setup_fdre_C_CE)      -0.205     0.838    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/D_REG_0/U0/DAT_OUT_reg[23]
  -------------------------------------------------------------------
                         required time                          0.838    
                         arrival time                          -4.240    
  -------------------------------------------------------------------
                         slack                                 -3.402    

Slack (VIOLATED) :        -3.402ns  (required time - arrival time)
  Source:                 TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/S_EDGE_DET_0/U0/dn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/D_REG_0/U0/DAT_OUT_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_TDC_OVERLAY_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@2.174ns - clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.304ns  (logic 0.456ns (8.597%)  route 4.848ns (91.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 0.659 - 2.174 ) 
    Source Clock Delay      (SCD):    -1.064ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=72, routed)          1.652    -1.064    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/S_EDGE_DET_0/U0/HS_CLK_IN
    SLICE_X45Y99         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/S_EDGE_DET_0/U0/dn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.608 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/S_EDGE_DET_0/U0/dn_reg/Q
                         net (fo=38, routed)          4.848     4.240    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/D_REG_0/U0/DAT_OUT_reg[0]_0
    SLICE_X43Y101        FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/D_REG_0/U0/DAT_OUT_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    H16                                               0.000     2.174 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.174    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.554 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.716    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -3.098 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -1.086    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.995 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=72, routed)          1.654     0.659    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/D_REG_0/U0/HS_CLK_IN
    SLICE_X43Y101        FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/D_REG_0/U0/DAT_OUT_reg[24]/C
                         clock pessimism              0.466     1.126    
                         clock uncertainty           -0.083     1.043    
    SLICE_X43Y101        FDRE (Setup_fdre_C_CE)      -0.205     0.838    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/D_REG_0/U0/DAT_OUT_reg[24]
  -------------------------------------------------------------------
                         required time                          0.838    
                         arrival time                          -4.240    
  -------------------------------------------------------------------
                         slack                                 -3.402    

Slack (VIOLATED) :        -3.402ns  (required time - arrival time)
  Source:                 TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/S_EDGE_DET_0/U0/dn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/D_REG_0/U0/DAT_OUT_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_TDC_OVERLAY_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@2.174ns - clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.304ns  (logic 0.456ns (8.597%)  route 4.848ns (91.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 0.659 - 2.174 ) 
    Source Clock Delay      (SCD):    -1.064ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=72, routed)          1.652    -1.064    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/S_EDGE_DET_0/U0/HS_CLK_IN
    SLICE_X45Y99         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/S_EDGE_DET_0/U0/dn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.608 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/S_EDGE_DET_0/U0/dn_reg/Q
                         net (fo=38, routed)          4.848     4.240    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/D_REG_0/U0/DAT_OUT_reg[0]_0
    SLICE_X43Y101        FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/D_REG_0/U0/DAT_OUT_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    H16                                               0.000     2.174 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.174    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.554 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.716    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -3.098 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -1.086    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.995 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=72, routed)          1.654     0.659    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/D_REG_0/U0/HS_CLK_IN
    SLICE_X43Y101        FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/D_REG_0/U0/DAT_OUT_reg[26]/C
                         clock pessimism              0.466     1.126    
                         clock uncertainty           -0.083     1.043    
    SLICE_X43Y101        FDRE (Setup_fdre_C_CE)      -0.205     0.838    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/D_REG_0/U0/DAT_OUT_reg[26]
  -------------------------------------------------------------------
                         required time                          0.838    
                         arrival time                          -4.240    
  -------------------------------------------------------------------
                         slack                                 -3.402    

Slack (VIOLATED) :        -3.402ns  (required time - arrival time)
  Source:                 TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/S_EDGE_DET_0/U0/dn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/D_REG_0/U0/DAT_OUT_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_TDC_OVERLAY_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@2.174ns - clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.304ns  (logic 0.456ns (8.597%)  route 4.848ns (91.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 0.659 - 2.174 ) 
    Source Clock Delay      (SCD):    -1.064ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=72, routed)          1.652    -1.064    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/S_EDGE_DET_0/U0/HS_CLK_IN
    SLICE_X45Y99         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/S_EDGE_DET_0/U0/dn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.608 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/S_EDGE_DET_0/U0/dn_reg/Q
                         net (fo=38, routed)          4.848     4.240    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/D_REG_0/U0/DAT_OUT_reg[0]_0
    SLICE_X43Y101        FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/D_REG_0/U0/DAT_OUT_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    H16                                               0.000     2.174 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.174    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.554 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.716    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -3.098 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -1.086    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.995 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=72, routed)          1.654     0.659    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/D_REG_0/U0/HS_CLK_IN
    SLICE_X43Y101        FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/D_REG_0/U0/DAT_OUT_reg[27]/C
                         clock pessimism              0.466     1.126    
                         clock uncertainty           -0.083     1.043    
    SLICE_X43Y101        FDRE (Setup_fdre_C_CE)      -0.205     0.838    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/D_REG_0/U0/DAT_OUT_reg[27]
  -------------------------------------------------------------------
                         required time                          0.838    
                         arrival time                          -4.240    
  -------------------------------------------------------------------
                         slack                                 -3.402    

Slack (VIOLATED) :        -1.676ns  (required time - arrival time)
  Source:                 TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/S_EDGE_DET_0/U0/dn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/S_EDGE_DET_0/U0/ARMED_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_TDC_OVERLAY_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@2.174ns - clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.538ns  (logic 0.580ns (16.395%)  route 2.958ns (83.605%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.690ns = ( 0.484 - 2.174 ) 
    Source Clock Delay      (SCD):    -1.064ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=72, routed)          1.652    -1.064    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/S_EDGE_DET_0/U0/HS_CLK_IN
    SLICE_X45Y99         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/S_EDGE_DET_0/U0/dn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.608 f  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/S_EDGE_DET_0/U0/dn_reg/Q
                         net (fo=38, routed)          2.633     2.025    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/S_EDGE_DET_0/U0/dn_reg_0
    SLICE_X45Y98         LUT2 (Prop_lut2_I0_O)        0.124     2.149 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/S_EDGE_DET_0/U0/ARMED_i_2/O
                         net (fo=1, routed)           0.324     2.473    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/S_EDGE_DET_0/U0/ARMED_i_2_n_0
    SLICE_X47Y98         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/S_EDGE_DET_0/U0/ARMED_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    H16                                               0.000     2.174 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.174    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.554 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.716    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -3.098 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -1.086    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.995 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=72, routed)          1.479     0.484    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/S_EDGE_DET_0/U0/HS_CLK_IN
    SLICE_X47Y98         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/S_EDGE_DET_0/U0/ARMED_reg/C
                         clock pessimism              0.601     1.085    
                         clock uncertainty           -0.083     1.002    
    SLICE_X47Y98         FDRE (Setup_fdre_C_CE)      -0.205     0.797    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/S_EDGE_DET_0/U0/ARMED_reg
  -------------------------------------------------------------------
                         required time                          0.797    
                         arrival time                          -2.473    
  -------------------------------------------------------------------
                         slack                                 -1.676    

Slack (VIOLATED) :        -0.889ns  (required time - arrival time)
  Source:                 TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/S_EDGE_DET_0/U0/dn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/S_EDGE_DET_0/U0/detected_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_TDC_OVERLAY_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@2.174ns - clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.986ns  (logic 0.580ns (19.422%)  route 2.406ns (80.578%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.690ns = ( 0.484 - 2.174 ) 
    Source Clock Delay      (SCD):    -1.064ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=72, routed)          1.652    -1.064    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/S_EDGE_DET_0/U0/HS_CLK_IN
    SLICE_X45Y99         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/S_EDGE_DET_0/U0/dn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.608 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/S_EDGE_DET_0/U0/dn_reg/Q
                         net (fo=38, routed)          2.406     1.798    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/S_EDGE_DET_0/U0/dn_reg_0
    SLICE_X44Y98         LUT5 (Prop_lut5_I3_O)        0.124     1.922 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/S_EDGE_DET_0/U0/detected_i_1/O
                         net (fo=1, routed)           0.000     1.922    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/S_EDGE_DET_0/U0/detected_i_1_n_0
    SLICE_X44Y98         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/S_EDGE_DET_0/U0/detected_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    H16                                               0.000     2.174 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.174    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.554 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.716    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -3.098 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -1.086    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.995 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=72, routed)          1.479     0.484    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/S_EDGE_DET_0/U0/HS_CLK_IN
    SLICE_X44Y98         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/S_EDGE_DET_0/U0/detected_reg/C
                         clock pessimism              0.601     1.085    
                         clock uncertainty           -0.083     1.002    
    SLICE_X44Y98         FDRE (Setup_fdre_C_D)        0.031     1.033    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/S_EDGE_DET_0/U0/detected_reg
  -------------------------------------------------------------------
                         required time                          1.033    
                         arrival time                          -1.922    
  -------------------------------------------------------------------
                         slack                                 -0.889    

Slack (VIOLATED) :        -0.783ns  (required time - arrival time)
  Source:                 TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/S_EDGE_DET_0/U0/dn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/D_REG_0/U0/DAT_OUT_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_TDC_OVERLAY_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@2.174ns - clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.610ns  (logic 0.456ns (17.472%)  route 2.154ns (82.528%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.690ns = ( 0.484 - 2.174 ) 
    Source Clock Delay      (SCD):    -1.064ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=72, routed)          1.652    -1.064    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/S_EDGE_DET_0/U0/HS_CLK_IN
    SLICE_X45Y99         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/S_EDGE_DET_0/U0/dn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.608 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/S_EDGE_DET_0/U0/dn_reg/Q
                         net (fo=38, routed)          2.154     1.546    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/D_REG_0/U0/DAT_OUT_reg[0]_0
    SLICE_X43Y96         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/D_REG_0/U0/DAT_OUT_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    H16                                               0.000     2.174 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.174    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.554 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.716    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -3.098 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -1.086    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.995 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=72, routed)          1.479     0.484    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/D_REG_0/U0/HS_CLK_IN
    SLICE_X43Y96         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/D_REG_0/U0/DAT_OUT_reg[10]/C
                         clock pessimism              0.567     1.051    
                         clock uncertainty           -0.083     0.968    
    SLICE_X43Y96         FDRE (Setup_fdre_C_CE)      -0.205     0.763    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/D_REG_0/U0/DAT_OUT_reg[10]
  -------------------------------------------------------------------
                         required time                          0.763    
                         arrival time                          -1.546    
  -------------------------------------------------------------------
                         slack                                 -0.783    

Slack (VIOLATED) :        -0.783ns  (required time - arrival time)
  Source:                 TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/S_EDGE_DET_0/U0/dn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/D_REG_0/U0/DAT_OUT_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_TDC_OVERLAY_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@2.174ns - clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.610ns  (logic 0.456ns (17.472%)  route 2.154ns (82.528%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.690ns = ( 0.484 - 2.174 ) 
    Source Clock Delay      (SCD):    -1.064ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=72, routed)          1.652    -1.064    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/S_EDGE_DET_0/U0/HS_CLK_IN
    SLICE_X45Y99         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/S_EDGE_DET_0/U0/dn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.608 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/S_EDGE_DET_0/U0/dn_reg/Q
                         net (fo=38, routed)          2.154     1.546    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/D_REG_0/U0/DAT_OUT_reg[0]_0
    SLICE_X43Y96         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/D_REG_0/U0/DAT_OUT_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    H16                                               0.000     2.174 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.174    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.554 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.716    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -3.098 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -1.086    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.995 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=72, routed)          1.479     0.484    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/D_REG_0/U0/HS_CLK_IN
    SLICE_X43Y96         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/D_REG_0/U0/DAT_OUT_reg[12]/C
                         clock pessimism              0.567     1.051    
                         clock uncertainty           -0.083     0.968    
    SLICE_X43Y96         FDRE (Setup_fdre_C_CE)      -0.205     0.763    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/D_REG_0/U0/DAT_OUT_reg[12]
  -------------------------------------------------------------------
                         required time                          0.763    
                         arrival time                          -1.546    
  -------------------------------------------------------------------
                         slack                                 -0.783    

Slack (VIOLATED) :        -0.783ns  (required time - arrival time)
  Source:                 TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/S_EDGE_DET_0/U0/dn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/D_REG_0/U0/DAT_OUT_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_TDC_OVERLAY_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@2.174ns - clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.610ns  (logic 0.456ns (17.472%)  route 2.154ns (82.528%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.690ns = ( 0.484 - 2.174 ) 
    Source Clock Delay      (SCD):    -1.064ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=72, routed)          1.652    -1.064    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/S_EDGE_DET_0/U0/HS_CLK_IN
    SLICE_X45Y99         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/S_EDGE_DET_0/U0/dn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.608 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/S_EDGE_DET_0/U0/dn_reg/Q
                         net (fo=38, routed)          2.154     1.546    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/D_REG_0/U0/DAT_OUT_reg[0]_0
    SLICE_X43Y96         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/D_REG_0/U0/DAT_OUT_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    H16                                               0.000     2.174 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.174    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.554 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.716    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -3.098 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -1.086    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.995 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=72, routed)          1.479     0.484    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/D_REG_0/U0/HS_CLK_IN
    SLICE_X43Y96         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/D_REG_0/U0/DAT_OUT_reg[14]/C
                         clock pessimism              0.567     1.051    
                         clock uncertainty           -0.083     0.968    
    SLICE_X43Y96         FDRE (Setup_fdre_C_CE)      -0.205     0.763    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/D_REG_0/U0/DAT_OUT_reg[14]
  -------------------------------------------------------------------
                         required time                          0.763    
                         arrival time                          -1.546    
  -------------------------------------------------------------------
                         slack                                 -0.783    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_TDC_OVERLAY_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@0.000ns - clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.443%)  route 0.127ns (23.557%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=72, routed)          0.557    -0.674    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X42Y98         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.510 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/Q
                         net (fo=2, routed)           0.127    -0.384    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[10]
    SLICE_X42Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.228 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.228    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X42Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.188 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.187    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X42Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.134 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000    -0.134    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[16]
    SLICE_X42Y100        FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=72, routed)          0.911    -0.829    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X42Y100        FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/C
                         clock pessimism              0.504    -0.325    
    SLICE_X42Y100        FDRE (Hold_fdre_C_D)         0.134    -0.191    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]
  -------------------------------------------------------------------
                         required time                          0.191    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_TDC_OVERLAY_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@0.000ns - clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.426ns (76.997%)  route 0.127ns (23.003%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=72, routed)          0.557    -0.674    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X42Y98         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.510 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/Q
                         net (fo=2, routed)           0.127    -0.384    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[10]
    SLICE_X42Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.228 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.228    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X42Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.188 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.187    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X42Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.121 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000    -0.121    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[18]
    SLICE_X42Y100        FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=72, routed)          0.911    -0.829    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X42Y100        FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]/C
                         clock pessimism              0.504    -0.325    
    SLICE_X42Y100        FDRE (Hold_fdre_C_D)         0.134    -0.191    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]
  -------------------------------------------------------------------
                         required time                          0.191    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/D_REG_0/U0/DAT_OUT_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_TDC_OVERLAY_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@0.000ns - clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.164ns (51.953%)  route 0.152ns (48.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=72, routed)          0.639    -0.592    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X42Y100        FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/Q
                         net (fo=2, routed)           0.152    -0.276    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/D_REG_0/U0/D[16]
    SLICE_X43Y99         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/D_REG_0/U0/DAT_OUT_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=72, routed)          0.825    -0.915    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/D_REG_0/U0/HS_CLK_IN
    SLICE_X43Y99         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/D_REG_0/U0/DAT_OUT_reg[16]/C
                         clock pessimism              0.504    -0.411    
    SLICE_X43Y99         FDRE (Hold_fdre_C_D)         0.047    -0.364    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/D_REG_0/U0/DAT_OUT_reg[16]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_TDC_OVERLAY_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@0.000ns - clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.449ns (77.915%)  route 0.127ns (22.085%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=72, routed)          0.557    -0.674    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X42Y98         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.510 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/Q
                         net (fo=2, routed)           0.127    -0.384    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[10]
    SLICE_X42Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.228 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.228    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X42Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.188 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.187    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X42Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089    -0.098 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000    -0.098    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[17]
    SLICE_X42Y100        FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=72, routed)          0.911    -0.829    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X42Y100        FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/C
                         clock pessimism              0.504    -0.325    
    SLICE_X42Y100        FDRE (Hold_fdre_C_D)         0.134    -0.191    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]
  -------------------------------------------------------------------
                         required time                          0.191    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_TDC_OVERLAY_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@0.000ns - clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.451ns (77.991%)  route 0.127ns (22.009%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=72, routed)          0.557    -0.674    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X42Y98         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.510 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/Q
                         net (fo=2, routed)           0.127    -0.384    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[10]
    SLICE_X42Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.228 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.228    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X42Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.188 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.187    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X42Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091    -0.096 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000    -0.096    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[19]
    SLICE_X42Y100        FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=72, routed)          0.911    -0.829    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X42Y100        FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/C
                         clock pessimism              0.504    -0.325    
    SLICE_X42Y100        FDRE (Hold_fdre_C_D)         0.134    -0.191    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]
  -------------------------------------------------------------------
                         required time                          0.191    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_TDC_OVERLAY_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@0.000ns - clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.453ns (78.067%)  route 0.127ns (21.933%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=72, routed)          0.557    -0.674    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X42Y98         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.510 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/Q
                         net (fo=2, routed)           0.127    -0.384    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[10]
    SLICE_X42Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.228 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.228    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X42Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.188 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.187    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X42Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.147 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.147    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_19
    SLICE_X42Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.094 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000    -0.094    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[20]
    SLICE_X42Y101        FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=72, routed)          0.911    -0.829    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X42Y101        FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/C
                         clock pessimism              0.504    -0.325    
    SLICE_X42Y101        FDRE (Hold_fdre_C_D)         0.134    -0.191    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]
  -------------------------------------------------------------------
                         required time                          0.191    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/S_EDGE_DET_0/U0/dn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/D_REG_0/U0/DAT_OUT_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_TDC_OVERLAY_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@0.000ns - clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.392%)  route 0.269ns (65.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=72, routed)          0.557    -0.674    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/S_EDGE_DET_0/U0/HS_CLK_IN
    SLICE_X45Y99         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/S_EDGE_DET_0/U0/dn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.533 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/S_EDGE_DET_0/U0/dn_reg/Q
                         net (fo=38, routed)          0.269    -0.264    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/D_REG_0/U0/DAT_OUT_reg[0]_0
    SLICE_X43Y102        FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/D_REG_0/U0/DAT_OUT_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=72, routed)          0.911    -0.829    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/D_REG_0/U0/HS_CLK_IN
    SLICE_X43Y102        FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/D_REG_0/U0/DAT_OUT_reg[25]/C
                         clock pessimism              0.504    -0.325    
    SLICE_X43Y102        FDRE (Hold_fdre_C_CE)       -0.039    -0.364    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/D_REG_0/U0/DAT_OUT_reg[25]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/S_EDGE_DET_0/U0/dn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/D_REG_0/U0/DAT_OUT_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_TDC_OVERLAY_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@0.000ns - clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.392%)  route 0.269ns (65.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=72, routed)          0.557    -0.674    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/S_EDGE_DET_0/U0/HS_CLK_IN
    SLICE_X45Y99         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/S_EDGE_DET_0/U0/dn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.533 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/S_EDGE_DET_0/U0/dn_reg/Q
                         net (fo=38, routed)          0.269    -0.264    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/D_REG_0/U0/DAT_OUT_reg[0]_0
    SLICE_X43Y102        FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/D_REG_0/U0/DAT_OUT_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=72, routed)          0.911    -0.829    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/D_REG_0/U0/HS_CLK_IN
    SLICE_X43Y102        FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/D_REG_0/U0/DAT_OUT_reg[28]/C
                         clock pessimism              0.504    -0.325    
    SLICE_X43Y102        FDRE (Hold_fdre_C_CE)       -0.039    -0.364    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/D_REG_0/U0/DAT_OUT_reg[28]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/S_EDGE_DET_0/U0/dn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/D_REG_0/U0/DAT_OUT_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_TDC_OVERLAY_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@0.000ns - clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.392%)  route 0.269ns (65.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=72, routed)          0.557    -0.674    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/S_EDGE_DET_0/U0/HS_CLK_IN
    SLICE_X45Y99         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/S_EDGE_DET_0/U0/dn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.533 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/S_EDGE_DET_0/U0/dn_reg/Q
                         net (fo=38, routed)          0.269    -0.264    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/D_REG_0/U0/DAT_OUT_reg[0]_0
    SLICE_X43Y102        FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/D_REG_0/U0/DAT_OUT_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=72, routed)          0.911    -0.829    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/D_REG_0/U0/HS_CLK_IN
    SLICE_X43Y102        FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/D_REG_0/U0/DAT_OUT_reg[29]/C
                         clock pessimism              0.504    -0.325    
    SLICE_X43Y102        FDRE (Hold_fdre_C_CE)       -0.039    -0.364    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/D_REG_0/U0/DAT_OUT_reg[29]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/S_EDGE_DET_0/U0/dn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/D_REG_0/U0/DAT_OUT_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_TDC_OVERLAY_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@0.000ns - clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.392%)  route 0.269ns (65.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=72, routed)          0.557    -0.674    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/S_EDGE_DET_0/U0/HS_CLK_IN
    SLICE_X45Y99         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/S_EDGE_DET_0/U0/dn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.533 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/S_EDGE_DET_0/U0/dn_reg/Q
                         net (fo=38, routed)          0.269    -0.264    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/D_REG_0/U0/DAT_OUT_reg[0]_0
    SLICE_X43Y102        FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/D_REG_0/U0/DAT_OUT_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=72, routed)          0.911    -0.829    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/D_REG_0/U0/HS_CLK_IN
    SLICE_X43Y102        FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/D_REG_0/U0/DAT_OUT_reg[30]/C
                         clock pessimism              0.504    -0.325    
    SLICE_X43Y102        FDRE (Hold_fdre_C_CE)       -0.039    -0.364    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/D_REG_0/U0/DAT_OUT_reg[30]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.100    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_TDC_OVERLAY_clk_wiz_0_0
Waveform(ns):       { 0.000 1.087 }
Period(ns):         2.174
Sources:            { TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         2.174       0.019      BUFGCTRL_X0Y17   TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         2.174       0.925      MMCME2_ADV_X1Y2  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X43Y97     TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/D_REG_0/U0/DAT_OUT_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X43Y96     TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/D_REG_0/U0/DAT_OUT_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X43Y97     TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/D_REG_0/U0/DAT_OUT_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X43Y96     TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/D_REG_0/U0/DAT_OUT_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X43Y99     TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/D_REG_0/U0/DAT_OUT_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X43Y96     TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/D_REG_0/U0/DAT_OUT_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X43Y99     TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/D_REG_0/U0/DAT_OUT_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X43Y99     TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/D_REG_0/U0/DAT_OUT_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.174       211.186    MMCME2_ADV_X1Y2  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X43Y101    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/D_REG_0/U0/DAT_OUT_reg[22]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X43Y101    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/D_REG_0/U0/DAT_OUT_reg[23]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X43Y101    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/D_REG_0/U0/DAT_OUT_reg[24]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X43Y102    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/D_REG_0/U0/DAT_OUT_reg[25]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X43Y101    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/D_REG_0/U0/DAT_OUT_reg[26]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X43Y101    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/D_REG_0/U0/DAT_OUT_reg[27]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X43Y102    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/D_REG_0/U0/DAT_OUT_reg[28]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X43Y102    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/D_REG_0/U0/DAT_OUT_reg[29]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X43Y102    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/D_REG_0/U0/DAT_OUT_reg[30]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X43Y102    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/D_REG_0/U0/DAT_OUT_reg[31]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X43Y97     TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/D_REG_0/U0/DAT_OUT_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X43Y96     TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/D_REG_0/U0/DAT_OUT_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X43Y97     TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/D_REG_0/U0/DAT_OUT_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X43Y96     TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/D_REG_0/U0/DAT_OUT_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X43Y99     TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/D_REG_0/U0/DAT_OUT_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X43Y96     TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/D_REG_0/U0/DAT_OUT_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X43Y99     TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/D_REG_0/U0/DAT_OUT_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X43Y99     TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/D_REG_0/U0/DAT_OUT_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X43Y99     TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/D_REG_0/U0/DAT_OUT_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X43Y99     TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/D_REG_0/U0/DAT_OUT_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_TDC_OVERLAY_clk_wiz_0_0
  To Clock:  clkfbout_TDC_OVERLAY_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_TDC_OVERLAY_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y18   TDC_OVERLAY_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_TDC_OVERLAY_clk_wiz_0_0
  To Clock:  clk_fpga_0

Setup :            1  Failing Endpoint ,  Worst Slack       -3.849ns,  Total Violation       -3.849ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.912ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.849ns  (required time - arrival time)
  Source:                 TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/S_EDGE_DET_0/U0/dn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            TDC_OVERLAY_i/T_META_HARDEN_0/U0/META_0/S_OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_fpga_0 rise@20.000ns - clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@19.565ns)
  Data Path Delay:        7.543ns  (logic 0.456ns (6.045%)  route 7.087ns (93.955%))
  Logic Levels:           0  
  Clock Path Skew:        3.722ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 22.658 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.064ns = ( 18.501 - 19.565 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                     19.565    19.565 r  
    H16                                               0.000    19.565 r  sys_clock (IN)
                         net (fo=0)                   0.000    19.565    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.016 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.301    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.542 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    16.748    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    16.849 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=72, routed)          1.652    18.501    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/S_EDGE_DET_0/U0/HS_CLK_IN
    SLICE_X45Y99         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/S_EDGE_DET_0/U0/dn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y99         FDRE (Prop_fdre_C_Q)         0.456    18.957 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/S_EDGE_DET_0/U0/dn_reg/Q
                         net (fo=38, routed)          7.087    26.044    TDC_OVERLAY_i/T_META_HARDEN_0/U0/META_0/INP
    SLICE_X45Y98         FDRE                                         r  TDC_OVERLAY_i/T_META_HARDEN_0/U0/META_0/S_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        1.479    22.658    TDC_OVERLAY_i/T_META_HARDEN_0/U0/META_0/CLK
    SLICE_X45Y98         FDRE                                         r  TDC_OVERLAY_i/T_META_HARDEN_0/U0/META_0/S_OUT_reg/C
                         clock pessimism              0.000    22.658    
                         clock uncertainty           -0.396    22.262    
    SLICE_X45Y98         FDRE (Setup_fdre_C_D)       -0.067    22.195    TDC_OVERLAY_i/T_META_HARDEN_0/U0/META_0/S_OUT_reg
  -------------------------------------------------------------------
                         required time                         22.195    
                         arrival time                         -26.044    
  -------------------------------------------------------------------
                         slack                                 -3.849    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.912ns  (arrival time - required time)
  Source:                 TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/S_EDGE_DET_0/U0/dn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            TDC_OVERLAY_i/T_META_HARDEN_0/U0/META_0/S_OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.244ns  (logic 0.141ns (4.347%)  route 3.103ns (95.653%))
  Logic Levels:           0  
  Clock Path Skew:        1.865ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=72, routed)          0.557    -0.674    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/S_EDGE_DET_0/U0/HS_CLK_IN
    SLICE_X45Y99         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/S_EDGE_DET_0/U0/dn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.533 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/S_EDGE_DET_0/U0/dn_reg/Q
                         net (fo=38, routed)          3.103     2.570    TDC_OVERLAY_i/T_META_HARDEN_0/U0/META_0/INP
    SLICE_X45Y98         FDRE                                         r  TDC_OVERLAY_i/T_META_HARDEN_0/U0/META_0/S_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        0.825     1.191    TDC_OVERLAY_i/T_META_HARDEN_0/U0/META_0/CLK
    SLICE_X45Y98         FDRE                                         r  TDC_OVERLAY_i/T_META_HARDEN_0/U0/META_0/S_OUT_reg/C
                         clock pessimism              0.000     1.191    
                         clock uncertainty            0.396     1.587    
    SLICE_X45Y98         FDRE (Hold_fdre_C_D)         0.070     1.657    TDC_OVERLAY_i/T_META_HARDEN_0/U0/META_0/S_OUT_reg
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           2.570    
  -------------------------------------------------------------------
                         slack                                  0.912    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_TDC_OVERLAY_clk_wiz_0_0

Setup :            1  Failing Endpoint ,  Worst Slack       -5.446ns,  Total Violation       -5.446ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.584ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.446ns  (required time - arrival time)
  Source:                 TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/T_META_HARDEN_0/U0/META_0/S_OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_TDC_OVERLAY_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        0.788ns  (logic 0.456ns (57.873%)  route 0.332ns (42.127%))
  Logic Levels:           0  
  Clock Path Skew:        -4.654ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 28.919 - 30.435 ) 
    Source Clock Delay      (SCD):    3.138ns = ( 33.138 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        1.844    33.138    TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y100        FDRE                                         r  TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y100        FDRE (Prop_fdre_C_Q)         0.456    33.594 r  TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.332    33.926    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/T_META_HARDEN_0/U0/META_0/M_RST
    SLICE_X47Y100        FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/T_META_HARDEN_0/U0/META_0/S_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                     30.435    30.435 r  
    H16                                               0.000    30.435 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.435    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    31.815 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.977    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    25.163 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    27.175    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.266 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=72, routed)          1.653    28.919    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/T_META_HARDEN_0/U0/META_0/HS_CLK_IN
    SLICE_X47Y100        FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/T_META_HARDEN_0/U0/META_0/S_OUT_reg/C
                         clock pessimism              0.000    28.919    
                         clock uncertainty           -0.396    28.523    
    SLICE_X47Y100        FDRE (Setup_fdre_C_D)       -0.043    28.480    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/T_META_HARDEN_0/U0/META_0/S_OUT_reg
  -------------------------------------------------------------------
                         required time                         28.480    
                         arrival time                         -33.926    
  -------------------------------------------------------------------
                         slack                                 -5.446    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.584ns  (arrival time - required time)
  Source:                 TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/T_META_HARDEN_0/U0/META_0/S_OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_TDC_OVERLAY_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.746%)  route 0.112ns (44.254%))
  Logic Levels:           0  
  Clock Path Skew:        -1.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        0.639     0.975    TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y100        FDRE                                         r  TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.112     1.228    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/T_META_HARDEN_0/U0/META_0/M_RST
    SLICE_X47Y100        FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/T_META_HARDEN_0/U0/META_0/S_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=72, routed)          0.911    -0.829    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/T_META_HARDEN_0/U0/META_0/HS_CLK_IN
    SLICE_X47Y100        FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/T_META_HARDEN_0/U0/META_0/S_OUT_reg/C
                         clock pessimism              0.000    -0.829    
                         clock uncertainty            0.396    -0.433    
    SLICE_X47Y100        FDRE (Hold_fdre_C_D)         0.076    -0.357    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/T_META_HARDEN_0/U0/META_0/S_OUT_reg
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  1.584    





