<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 139 (means success: 0)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/pr3292735.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr3292735.v</a>
defines: 
time_elapsed: 0.776s
ram usage: 34544 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpfb9vspad/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/pr3292735.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr3292735.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/pr3292735.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr3292735.v:1</a>: No timescale set for &#34;table_out&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/pr3292735.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr3292735.v:1</a>: Compile module &#34;work@table_out&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/pr3292735.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr3292735.v:1</a>: Top level module &#34;work@table_out&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpfb9vspad/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_table_out
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpfb9vspad/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594645251277/work=/usr/local/src/conda/uhdm-integration-0.0_0097_gfa6ade0 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpfb9vspad/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@table_out)
 |vpiName:work@table_out
 |uhdmallPackages:
 \_package: builtin, parent:work@table_out
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@table_out, file:<a href="../../../../third_party/tests/ivtest/ivltests/pr3292735.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr3292735.v</a>, line:1, parent:work@table_out
   |vpiDefName:work@table_out
   |vpiFullName:work@table_out
   |vpiProcess:
   \_always: , line:6
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:6
       |vpiStmt:
       \_case_stmt: , line:6
         |vpiCaseType:1
         |vpiCondition:
         \_ref_obj: (a), line:6
           |vpiName:a
           |vpiFullName:work@table_out.a
         |vpiCaseItem:
         \_case_item: , line:7
           |vpiExpr:
           \_constant: , line:7
             |vpiConstType:3
             |vpiDecompile:2&#39;d0
             |BIN:2&#39;d0
           |vpiStmt:
           \_assignment: , line:7
             |vpiOpType:82
             |vpiBlocking:1
             |vpiLhs:
             \_ref_obj: (phase), line:7
               |vpiName:phase
               |vpiFullName:work@table_out.phase
             |vpiRhs:
             \_constant: , line:7
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
         |vpiCaseItem:
         \_case_item: , line:8
           |vpiExpr:
           \_constant: , line:8
             |vpiConstType:3
             |vpiDecompile:2&#39;d1
             |BIN:2&#39;d1
           |vpiStmt:
           \_assignment: , line:8
             |vpiOpType:82
             |vpiBlocking:1
             |vpiLhs:
             \_ref_obj: (phase), line:8
               |vpiName:phase
               |vpiFullName:work@table_out.phase
             |vpiRhs:
             \_constant: , line:8
               |vpiConstType:7
               |vpiDecompile:90
               |vpiSize:32
               |INT:90
         |vpiCaseItem:
         \_case_item: , line:9
           |vpiExpr:
           \_constant: , line:9
             |vpiConstType:3
             |vpiDecompile:2&#39;d2
             |BIN:2&#39;d2
           |vpiStmt:
           \_assignment: , line:9
             |vpiOpType:82
             |vpiBlocking:1
             |vpiLhs:
             \_ref_obj: (phase), line:9
               |vpiName:phase
               |vpiFullName:work@table_out.phase
             |vpiRhs:
             \_constant: , line:9
               |vpiConstType:7
               |vpiDecompile:180
               |vpiSize:32
               |INT:180
         |vpiCaseItem:
         \_case_item: , line:10
           |vpiExpr:
           \_constant: , line:10
             |vpiConstType:3
             |vpiDecompile:2&#39;d3
             |BIN:2&#39;d3
           |vpiStmt:
           \_assignment: , line:10
             |vpiOpType:82
             |vpiBlocking:1
             |vpiLhs:
             \_ref_obj: (phase), line:10
               |vpiName:phase
               |vpiFullName:work@table_out.phase
             |vpiRhs:
             \_constant: , line:10
               |vpiConstType:7
               |vpiDecompile:270
               |vpiSize:32
               |INT:270
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_sys_func_call: ($display), line:13
       |vpiName:$display
       |vpiArgument:
       \_constant: , line:13
         |vpiConstType:6
         |vpiDecompile:&#34;PASSED&#34;
         |vpiSize:8
         |STRING:&#34;PASSED&#34;
   |vpiPort:
   \_port: (a), line:2
     |vpiName:a
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (a), line:2
         |vpiName:a
         |vpiFullName:work@table_out.a
   |vpiPort:
   \_port: (phase), line:3
     |vpiName:phase
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (phase), line:3
         |vpiName:phase
         |vpiFullName:work@table_out.phase
         |vpiNetType:48
   |vpiNet:
   \_logic_net: (a), line:2
   |vpiNet:
   \_logic_net: (phase), line:3
 |uhdmtopModules:
 \_module: work@table_out (work@table_out), file:<a href="../../../../third_party/tests/ivtest/ivltests/pr3292735.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr3292735.v</a>, line:1
   |vpiDefName:work@table_out
   |vpiName:work@table_out
   |vpiPort:
   \_port: (a), line:2, parent:work@table_out
     |vpiName:a
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (a), line:2, parent:work@table_out
         |vpiName:a
         |vpiFullName:work@table_out.a
         |vpiRange:
         \_range: , line:2
           |vpiLeftRange:
           \_constant: , line:2
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
           |vpiRightRange:
           \_constant: , line:2
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (phase), line:3, parent:work@table_out
     |vpiName:phase
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (phase), line:3, parent:work@table_out
         |vpiName:phase
         |vpiFullName:work@table_out.phase
         |vpiNetType:48
   |vpiNet:
   \_logic_net: (a), line:2, parent:work@table_out
   |vpiNet:
   \_logic_net: (phase), line:3, parent:work@table_out
Object: \work_table_out of type 3000
Object: \work_table_out of type 32
Object: \a of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \phase of type 44
Object: \a of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \phase of type 36
Object: \work_table_out of type 32
Object: \a of type 44
Object: \phase of type 44
Object:  of type 1
Object:  of type 13
Object:  of type 5
Object: \a of type 608
Object:  of type 6
Object:  of type 7
Object:  of type 3
Object: \phase of type 608
Object:  of type 7
Object:  of type 6
Object:  of type 7
Object:  of type 3
Object: \phase of type 608
Object:  of type 7
Object:  of type 6
Object:  of type 7
Object:  of type 3
Object: \phase of type 608
Object:  of type 7
Object:  of type 6
Object:  of type 7
Object:  of type 3
Object: \phase of type 608
Object:  of type 7
Object:  of type 24
Object: \$display of type 56
Object:  of type 7
Object: \a of type 36
Object: \phase of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_table_out&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x33ff820] str=&#39;\work_table_out&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr3292735.v.html#l-2" target="file-frame">third_party/tests/ivtest/ivltests/pr3292735.v:2</a>.0-2.0&gt; [0x33ffa60] str=&#39;\a&#39; input port=1
        AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr3292735.v.html#l-2" target="file-frame">third_party/tests/ivtest/ivltests/pr3292735.v:2</a>.0-2.0&gt; [0x33ffd90]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr3292735.v.html#l-2" target="file-frame">third_party/tests/ivtest/ivltests/pr3292735.v:2</a>.0-2.0&gt; [0x34002d0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr3292735.v.html#l-2" target="file-frame">third_party/tests/ivtest/ivltests/pr3292735.v:2</a>.0-2.0&gt; [0x3400540] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr3292735.v.html#l-3" target="file-frame">third_party/tests/ivtest/ivltests/pr3292735.v:3</a>.0-3.0&gt; [0x3400700] str=&#39;\phase&#39; output reg port=2
      AST_ALWAYS &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr3292735.v.html#l-6" target="file-frame">third_party/tests/ivtest/ivltests/pr3292735.v:6</a>.0-6.0&gt; [0x34008c0]
        AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr3292735.v.html#l-6" target="file-frame">third_party/tests/ivtest/ivltests/pr3292735.v:6</a>.0-6.0&gt; [0x3400be0]
          AST_CASE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr3292735.v.html#l-6" target="file-frame">third_party/tests/ivtest/ivltests/pr3292735.v:6</a>.0-6.0&gt; [0x3400f40]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr3292735.v.html#l-6" target="file-frame">third_party/tests/ivtest/ivltests/pr3292735.v:6</a>.0-6.0&gt; [0x3400a20] str=&#39;\a&#39;
            AST_COND &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr3292735.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr3292735.v:7</a>.0-7.0&gt; [0x34011f0]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr3292735.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr3292735.v:7</a>.0-7.0&gt; [0x3401680] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
              AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3401f50]
                AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr3292735.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr3292735.v:7</a>.0-7.0&gt; [0x3401490]
                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr3292735.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr3292735.v:7</a>.0-7.0&gt; [0x3401b90] str=&#39;\phase&#39;
                  AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr3292735.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr3292735.v:7</a>.0-7.0&gt; [0x3402090] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
            AST_COND &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr3292735.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/pr3292735.v:8</a>.0-8.0&gt; [0x3402250]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr3292735.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/pr3292735.v:8</a>.0-8.0&gt; [0x34024f0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
              AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x34028b0]
                AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr3292735.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/pr3292735.v:8</a>.0-8.0&gt; [0x3402370]
                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr3292735.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/pr3292735.v:8</a>.0-8.0&gt; [0x34026b0] str=&#39;\phase&#39;
                  AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr3292735.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/pr3292735.v:8</a>.0-8.0&gt; [0x34029f0] bits=&#39;00000000000000000000000001011010&#39;(32) range=[31:0] int=90
            AST_COND &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr3292735.v.html#l-9" target="file-frame">third_party/tests/ivtest/ivltests/pr3292735.v:9</a>.0-9.0&gt; [0x3402bb0]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr3292735.v.html#l-9" target="file-frame">third_party/tests/ivtest/ivltests/pr3292735.v:9</a>.0-9.0&gt; [0x3402e50] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
              AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x34031f0]
                AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr3292735.v.html#l-9" target="file-frame">third_party/tests/ivtest/ivltests/pr3292735.v:9</a>.0-9.0&gt; [0x3402cd0]
                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr3292735.v.html#l-9" target="file-frame">third_party/tests/ivtest/ivltests/pr3292735.v:9</a>.0-9.0&gt; [0x3402ff0] str=&#39;\phase&#39;
                  AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr3292735.v.html#l-9" target="file-frame">third_party/tests/ivtest/ivltests/pr3292735.v:9</a>.0-9.0&gt; [0x3414360] bits=&#39;00000000000000000000000010110100&#39;(32) range=[31:0] int=180
            AST_COND &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr3292735.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/pr3292735.v:10</a>.0-10.0&gt; [0x3414520]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr3292735.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/pr3292735.v:10</a>.0-10.0&gt; [0x34147c0] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
              AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3414b80]
                AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr3292735.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/pr3292735.v:10</a>.0-10.0&gt; [0x3414640]
                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr3292735.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/pr3292735.v:10</a>.0-10.0&gt; [0x3414980] str=&#39;\phase&#39;
                  AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr3292735.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/pr3292735.v:10</a>.0-10.0&gt; [0x3414cc0] bits=&#39;00000000000000000000000100001110&#39;(32) range=[31:0] int=270
      AST_INITIAL &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3414e80]
        AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr3292735.v.html#l-13" target="file-frame">third_party/tests/ivtest/ivltests/pr3292735.v:13</a>.0-13.0&gt; [0x3414fa0] str=&#39;$display&#39;
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr3292735.v.html#l-13" target="file-frame">third_party/tests/ivtest/ivltests/pr3292735.v:13</a>.0-13.0&gt; [0x3415290] str=&#39;&#34;PASSED&#34;&#39; bits=&#39;0010001001010000010000010101001101010011010001010100010000100010&#39;(64) range=[63:0] int=1397048354
--- END OF AST DUMP ---
&#34;PASSED&#34;
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x33ff820] str=&#39;\work_table_out&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr3292735.v.html#l-2" target="file-frame">third_party/tests/ivtest/ivltests/pr3292735.v:2</a>.0-2.0&gt; [0x33ffa60] str=&#39;\a&#39; input basic_prep port=1 range=[1:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr3292735.v.html#l-2" target="file-frame">third_party/tests/ivtest/ivltests/pr3292735.v:2</a>.0-2.0&gt; [0x33ffd90] basic_prep range=[1:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr3292735.v.html#l-2" target="file-frame">third_party/tests/ivtest/ivltests/pr3292735.v:2</a>.0-2.0&gt; [0x34002d0] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr3292735.v.html#l-2" target="file-frame">third_party/tests/ivtest/ivltests/pr3292735.v:2</a>.0-2.0&gt; [0x3400540] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr3292735.v.html#l-3" target="file-frame">third_party/tests/ivtest/ivltests/pr3292735.v:3</a>.0-3.0&gt; [0x3400700] str=&#39;\phase&#39; output reg basic_prep port=2 range=[0:0]
      AST_ALWAYS &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr3292735.v.html#l-6" target="file-frame">third_party/tests/ivtest/ivltests/pr3292735.v:6</a>.0-6.0&gt; [0x34008c0] basic_prep
        AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr3292735.v.html#l-6" target="file-frame">third_party/tests/ivtest/ivltests/pr3292735.v:6</a>.0-6.0&gt; [0x3400be0] basic_prep
          AST_CASE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr3292735.v.html#l-6" target="file-frame">third_party/tests/ivtest/ivltests/pr3292735.v:6</a>.0-6.0&gt; [0x3400f40] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr3292735.v.html#l-6" target="file-frame">third_party/tests/ivtest/ivltests/pr3292735.v:6</a>.0-6.0&gt; [0x3400a20 -&gt; 0x33ffa60] str=&#39;\a&#39; basic_prep
            AST_COND &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr3292735.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr3292735.v:7</a>.0-7.0&gt; [0x34011f0] basic_prep
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr3292735.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr3292735.v:7</a>.0-7.0&gt; [0x3401680] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
              AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3401f50] basic_prep
                AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr3292735.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr3292735.v:7</a>.0-7.0&gt; [0x3401490] basic_prep
                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr3292735.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr3292735.v:7</a>.0-7.0&gt; [0x3401b90 -&gt; 0x3400700] str=&#39;\phase&#39; basic_prep
                  AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr3292735.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr3292735.v:7</a>.0-7.0&gt; [0x3402090] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
            AST_COND &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr3292735.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/pr3292735.v:8</a>.0-8.0&gt; [0x3402250] basic_prep
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr3292735.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/pr3292735.v:8</a>.0-8.0&gt; [0x34024f0] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
              AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x34028b0] basic_prep
                AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr3292735.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/pr3292735.v:8</a>.0-8.0&gt; [0x3402370] basic_prep
                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr3292735.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/pr3292735.v:8</a>.0-8.0&gt; [0x34026b0 -&gt; 0x3400700] str=&#39;\phase&#39; basic_prep
                  AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr3292735.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/pr3292735.v:8</a>.0-8.0&gt; [0x34029f0] bits=&#39;00000000000000000000000001011010&#39;(32) basic_prep range=[31:0] int=90
            AST_COND &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr3292735.v.html#l-9" target="file-frame">third_party/tests/ivtest/ivltests/pr3292735.v:9</a>.0-9.0&gt; [0x3402bb0] basic_prep
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr3292735.v.html#l-9" target="file-frame">third_party/tests/ivtest/ivltests/pr3292735.v:9</a>.0-9.0&gt; [0x3402e50] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
              AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x34031f0] basic_prep
                AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr3292735.v.html#l-9" target="file-frame">third_party/tests/ivtest/ivltests/pr3292735.v:9</a>.0-9.0&gt; [0x3402cd0] basic_prep
                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr3292735.v.html#l-9" target="file-frame">third_party/tests/ivtest/ivltests/pr3292735.v:9</a>.0-9.0&gt; [0x3402ff0 -&gt; 0x3400700] str=&#39;\phase&#39; basic_prep
                  AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr3292735.v.html#l-9" target="file-frame">third_party/tests/ivtest/ivltests/pr3292735.v:9</a>.0-9.0&gt; [0x3414360] bits=&#39;00000000000000000000000010110100&#39;(32) basic_prep range=[31:0] int=180
            AST_COND &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr3292735.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/pr3292735.v:10</a>.0-10.0&gt; [0x3414520] basic_prep
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr3292735.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/pr3292735.v:10</a>.0-10.0&gt; [0x34147c0] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
              AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3414b80] basic_prep
                AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr3292735.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/pr3292735.v:10</a>.0-10.0&gt; [0x3414640] basic_prep
                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr3292735.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/pr3292735.v:10</a>.0-10.0&gt; [0x3414980 -&gt; 0x3400700] str=&#39;\phase&#39; basic_prep
                  AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr3292735.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/pr3292735.v:10</a>.0-10.0&gt; [0x3414cc0] bits=&#39;00000000000000000000000100001110&#39;(32) basic_prep range=[31:0] int=270
      AST_INITIAL &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3414e80] basic_prep
        AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr3292735.v.html#l-13" target="file-frame">third_party/tests/ivtest/ivltests/pr3292735.v:13</a>.0-13.0&gt; [0x3414fa0] basic_prep
Segmentation fault

</pre>
</body>