# do IITB-Proc_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying /home/burixzura/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:28:47 on May 19,2021
# vcom -reportprogress 300 -93 -work work /home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/Memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memory
# -- Compiling architecture arch of Memory
# End time: 17:28:47 on May 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/LoadTest.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:28:47 on May 19,2021
# vcom -reportprogress 300 -93 -work work /home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/LoadTest.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity LoadTest
# -- Compiling architecture arch of LoadTest
# End time: 17:28:47 on May 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/LOAD_TB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:28:47 on May 19,2021
# vcom -reportprogress 300 -93 -work work /home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/LOAD_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity LOAD_TB
# -- Compiling architecture BEHAVIOUR of LOAD_TB
# End time: 17:28:47 on May 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs="+acc"  LOAD_TB
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs=""+acc"" LOAD_TB 
# Start time: 17:28:47 on May 19,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading work.load_tb(behaviour)
# Loading ieee.numeric_std(body)
# Loading work.loadtest(arch)
# Loading work.memory(arch)
# 
# add wave *
# Unable to lock WLF file "vsim.wlf". Retrying 1 times, errno 11
# Unable to lock WLF file "vsim.wlf". Retrying 2 times, errno 11
# Unable to lock WLF file "vsim.wlf". Retrying 3 times, errno 11
# Cannot lock WLF file: "vsim.wlf"
#           errno 11: Resource temporarily unavailable.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: burixzura  Hostname: HP-ENVY-Laptop-13-ah0xxx  ProcessID: 5257
#           Attempting to use alternate WLF file "./wlft0Pnigs".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft0Pnigs
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# End time: 17:29:21 on May 19,2021, Elapsed time: 0:00:34
# Errors: 0, Warnings: 2
