# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1278 \
    name weights_V1525 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename weights_V1525 \
    op interface \
    ports { weights_V1525_address0 { O 2 vector } weights_V1525_ce0 { O 1 bit } weights_V1525_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights_V1525'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1279 \
    name weights_V1526 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename weights_V1526 \
    op interface \
    ports { weights_V1526_address0 { O 2 vector } weights_V1526_ce0 { O 1 bit } weights_V1526_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights_V1526'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1280 \
    name weights_V1527 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename weights_V1527 \
    op interface \
    ports { weights_V1527_address0 { O 2 vector } weights_V1527_ce0 { O 1 bit } weights_V1527_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights_V1527'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1281 \
    name weights_V1528 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename weights_V1528 \
    op interface \
    ports { weights_V1528_address0 { O 2 vector } weights_V1528_ce0 { O 1 bit } weights_V1528_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights_V1528'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1282 \
    name weights_V1529 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename weights_V1529 \
    op interface \
    ports { weights_V1529_address0 { O 2 vector } weights_V1529_ce0 { O 1 bit } weights_V1529_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights_V1529'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1283 \
    name weights_V1630 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename weights_V1630 \
    op interface \
    ports { weights_V1630_address0 { O 2 vector } weights_V1630_ce0 { O 1 bit } weights_V1630_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights_V1630'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1284 \
    name weights_V1631 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename weights_V1631 \
    op interface \
    ports { weights_V1631_address0 { O 2 vector } weights_V1631_ce0 { O 1 bit } weights_V1631_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights_V1631'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1285 \
    name weights_V1632 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename weights_V1632 \
    op interface \
    ports { weights_V1632_address0 { O 2 vector } weights_V1632_ce0 { O 1 bit } weights_V1632_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights_V1632'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1286 \
    name weights_V1633 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename weights_V1633 \
    op interface \
    ports { weights_V1633_address0 { O 2 vector } weights_V1633_ce0 { O 1 bit } weights_V1633_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights_V1633'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1287 \
    name weights_V1634 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename weights_V1634 \
    op interface \
    ports { weights_V1634_address0 { O 2 vector } weights_V1634_ce0 { O 1 bit } weights_V1634_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights_V1634'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1288 \
    name weights_V1735 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename weights_V1735 \
    op interface \
    ports { weights_V1735_address0 { O 2 vector } weights_V1735_ce0 { O 1 bit } weights_V1735_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights_V1735'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1289 \
    name weights_V1736 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename weights_V1736 \
    op interface \
    ports { weights_V1736_address0 { O 2 vector } weights_V1736_ce0 { O 1 bit } weights_V1736_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights_V1736'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1290 \
    name weights_V1737 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename weights_V1737 \
    op interface \
    ports { weights_V1737_address0 { O 2 vector } weights_V1737_ce0 { O 1 bit } weights_V1737_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights_V1737'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1291 \
    name weights_V1738 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename weights_V1738 \
    op interface \
    ports { weights_V1738_address0 { O 2 vector } weights_V1738_ce0 { O 1 bit } weights_V1738_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights_V1738'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1292 \
    name weights_V1739 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename weights_V1739 \
    op interface \
    ports { weights_V1739_address0 { O 2 vector } weights_V1739_ce0 { O 1 bit } weights_V1739_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights_V1739'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1293 \
    name weights_V1840 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename weights_V1840 \
    op interface \
    ports { weights_V1840_address0 { O 2 vector } weights_V1840_ce0 { O 1 bit } weights_V1840_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights_V1840'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1294 \
    name weights_V1841 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename weights_V1841 \
    op interface \
    ports { weights_V1841_address0 { O 2 vector } weights_V1841_ce0 { O 1 bit } weights_V1841_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights_V1841'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1295 \
    name weights_V1842 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename weights_V1842 \
    op interface \
    ports { weights_V1842_address0 { O 2 vector } weights_V1842_ce0 { O 1 bit } weights_V1842_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights_V1842'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1296 \
    name weights_V1843 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename weights_V1843 \
    op interface \
    ports { weights_V1843_address0 { O 2 vector } weights_V1843_ce0 { O 1 bit } weights_V1843_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights_V1843'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1297 \
    name weights_V1844 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename weights_V1844 \
    op interface \
    ports { weights_V1844_address0 { O 2 vector } weights_V1844_ce0 { O 1 bit } weights_V1844_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights_V1844'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1298 \
    name weights_V1945 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename weights_V1945 \
    op interface \
    ports { weights_V1945_address0 { O 2 vector } weights_V1945_ce0 { O 1 bit } weights_V1945_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights_V1945'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1299 \
    name weights_V1946 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename weights_V1946 \
    op interface \
    ports { weights_V1946_address0 { O 2 vector } weights_V1946_ce0 { O 1 bit } weights_V1946_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights_V1946'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1300 \
    name weights_V1947 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename weights_V1947 \
    op interface \
    ports { weights_V1947_address0 { O 2 vector } weights_V1947_ce0 { O 1 bit } weights_V1947_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights_V1947'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1301 \
    name weights_V1948 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename weights_V1948 \
    op interface \
    ports { weights_V1948_address0 { O 2 vector } weights_V1948_ce0 { O 1 bit } weights_V1948_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights_V1948'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1302 \
    name weights_V1949 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename weights_V1949 \
    op interface \
    ports { weights_V1949_address0 { O 2 vector } weights_V1949_ce0 { O 1 bit } weights_V1949_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights_V1949'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1303 \
    name in_V_V4 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_V_V4 \
    op interface \
    ports { in_V_V4_dout { I 16 vector } in_V_V4_empty_n { I 1 bit } in_V_V4_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1304 \
    name in_V_V4120 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_V_V4120 \
    op interface \
    ports { in_V_V4120_dout { I 16 vector } in_V_V4120_empty_n { I 1 bit } in_V_V4120_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1305 \
    name in_V_V4121 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_V_V4121 \
    op interface \
    ports { in_V_V4121_dout { I 16 vector } in_V_V4121_empty_n { I 1 bit } in_V_V4121_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1306 \
    name in_V_V4122 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_V_V4122 \
    op interface \
    ports { in_V_V4122_dout { I 16 vector } in_V_V4122_empty_n { I 1 bit } in_V_V4122_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1307 \
    name in_V_V4123 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_V_V4123 \
    op interface \
    ports { in_V_V4123_dout { I 16 vector } in_V_V4123_empty_n { I 1 bit } in_V_V4123_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1308 \
    name in_V_V424 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_V_V424 \
    op interface \
    ports { in_V_V424_dout { I 16 vector } in_V_V424_empty_n { I 1 bit } in_V_V424_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1309 \
    name in_V_V424124 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_V_V424124 \
    op interface \
    ports { in_V_V424124_dout { I 16 vector } in_V_V424124_empty_n { I 1 bit } in_V_V424124_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1310 \
    name in_V_V424125 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_V_V424125 \
    op interface \
    ports { in_V_V424125_dout { I 16 vector } in_V_V424125_empty_n { I 1 bit } in_V_V424125_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1311 \
    name in_V_V424126 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_V_V424126 \
    op interface \
    ports { in_V_V424126_dout { I 16 vector } in_V_V424126_empty_n { I 1 bit } in_V_V424126_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1312 \
    name in_V_V424127 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_V_V424127 \
    op interface \
    ports { in_V_V424127_dout { I 16 vector } in_V_V424127_empty_n { I 1 bit } in_V_V424127_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1313 \
    name in_V_V425 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_V_V425 \
    op interface \
    ports { in_V_V425_dout { I 16 vector } in_V_V425_empty_n { I 1 bit } in_V_V425_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1314 \
    name in_V_V425128 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_V_V425128 \
    op interface \
    ports { in_V_V425128_dout { I 16 vector } in_V_V425128_empty_n { I 1 bit } in_V_V425128_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1315 \
    name in_V_V425129 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_V_V425129 \
    op interface \
    ports { in_V_V425129_dout { I 16 vector } in_V_V425129_empty_n { I 1 bit } in_V_V425129_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1316 \
    name in_V_V425130 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_V_V425130 \
    op interface \
    ports { in_V_V425130_dout { I 16 vector } in_V_V425130_empty_n { I 1 bit } in_V_V425130_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1317 \
    name in_V_V425131 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_V_V425131 \
    op interface \
    ports { in_V_V425131_dout { I 16 vector } in_V_V425131_empty_n { I 1 bit } in_V_V425131_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1318 \
    name in_V_V426 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_V_V426 \
    op interface \
    ports { in_V_V426_dout { I 16 vector } in_V_V426_empty_n { I 1 bit } in_V_V426_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1319 \
    name in_V_V426132 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_V_V426132 \
    op interface \
    ports { in_V_V426132_dout { I 16 vector } in_V_V426132_empty_n { I 1 bit } in_V_V426132_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1320 \
    name in_V_V426133 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_V_V426133 \
    op interface \
    ports { in_V_V426133_dout { I 16 vector } in_V_V426133_empty_n { I 1 bit } in_V_V426133_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1321 \
    name in_V_V426134 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_V_V426134 \
    op interface \
    ports { in_V_V426134_dout { I 16 vector } in_V_V426134_empty_n { I 1 bit } in_V_V426134_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1322 \
    name in_V_V426135 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_V_V426135 \
    op interface \
    ports { in_V_V426135_dout { I 16 vector } in_V_V426135_empty_n { I 1 bit } in_V_V426135_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1323 \
    name in_V_V427 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_V_V427 \
    op interface \
    ports { in_V_V427_dout { I 16 vector } in_V_V427_empty_n { I 1 bit } in_V_V427_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1324 \
    name in_V_V427136 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_V_V427136 \
    op interface \
    ports { in_V_V427136_dout { I 16 vector } in_V_V427136_empty_n { I 1 bit } in_V_V427136_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1325 \
    name in_V_V427137 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_V_V427137 \
    op interface \
    ports { in_V_V427137_dout { I 16 vector } in_V_V427137_empty_n { I 1 bit } in_V_V427137_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1326 \
    name in_V_V427138 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_V_V427138 \
    op interface \
    ports { in_V_V427138_dout { I 16 vector } in_V_V427138_empty_n { I 1 bit } in_V_V427138_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1327 \
    name in_V_V427139 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_V_V427139 \
    op interface \
    ports { in_V_V427139_dout { I 16 vector } in_V_V427139_empty_n { I 1 bit } in_V_V427139_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1328 \
    name out_V_V7 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_V_V7 \
    op interface \
    ports { out_V_V7_din { O 30 vector } out_V_V7_full_n { I 1 bit } out_V_V7_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } ap_continue { I 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


