m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dE:/Quartus/Project/Final/Final/simulation/modelsim
vcolor_mapper
Z1 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z2 !s110 1587844914
!i10b 1
!s100 z9OAncfQ^FGbRnmAlk;IZ3
I;LVDTDo9DXiNj0kZ5XCn12
Z3 VDg1SIo80bB@j0V0VzS_@n1
!s105 Color_Mapper_sv_unit
S1
R0
w1587843447
8E:/Quartus/Project/Final/Final/Color_Mapper.sv
FE:/Quartus/Project/Final/Final/Color_Mapper.sv
L0 17
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1587844914.000000
!s107 E:/Quartus/Project/Final/Final/Color_Mapper.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+E:/Quartus/Project/Final/Final|E:/Quartus/Project/Final/Final/Color_Mapper.sv|
!i113 1
Z6 o-sv -work work
Z7 !s92 -sv -work work +incdir+E:/Quartus/Project/Final/Final
Z8 tCvgOpt 0
vDraw_Frame_Buffer
R1
R2
!i10b 1
!s100 3l8kSe]@NzFMKE0TFlFeI3
IU5hacIMiBJI6G[zNYh6_92
R3
!s105 My_Draw_FB_sv_unit
S1
R0
w1587844758
8E:/Quartus/Project/Final/Final/My_Draw_FB.sv
FE:/Quartus/Project/Final/Final/My_Draw_FB.sv
L0 1
R4
r1
!s85 0
31
R5
!s107 E:/Quartus/Project/Final/Final/My_Draw_FB.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+E:/Quartus/Project/Final/Final|E:/Quartus/Project/Final/Final/My_Draw_FB.sv|
!i113 1
R6
R7
R8
n@draw_@frame_@buffer
vFrameBuffer
R1
Z9 !s110 1587844908
!i10b 1
!s100 o0m_Ri23n5eic9mUTN00o1
IoO>L:QTSgOTegd757STSd2
R3
!s105 My_frame_buffer_sv_unit
S1
R0
w1587840803
8E:/Quartus/Project/Final/Final/My_frame_buffer.sv
FE:/Quartus/Project/Final/Final/My_frame_buffer.sv
L0 7
R4
r1
!s85 0
31
Z10 !s108 1587844908.000000
!s107 E:/Quartus/Project/Final/Final/My_frame_buffer.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+E:/Quartus/Project/Final/Final|E:/Quartus/Project/Final/Final/My_frame_buffer.sv|
!i113 1
R6
R7
R8
n@frame@buffer
vHexDriver
R1
R9
!i10b 1
!s100 hKBo4zbCRmY3[Ac9JZP;<0
IozUcDT1`l>ofg?MIGkTBK3
R3
!s105 HexDriver_sv_unit
S1
R0
w1443471228
8E:/Quartus/Project/Final/Final/HexDriver.sv
FE:/Quartus/Project/Final/Final/HexDriver.sv
L0 1
R4
r1
!s85 0
31
R10
!s107 E:/Quartus/Project/Final/Final/HexDriver.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+E:/Quartus/Project/Final/Final|E:/Quartus/Project/Final/Final/HexDriver.sv|
!i113 1
R6
R7
R8
n@hex@driver
vlab8
R1
Z11 !s110 1587844915
!i10b 1
!s100 lQYjo^SS`3ET8Y@9B30n[0
IhPC]=F_cVe1`8FmPRoB7R0
R3
!s105 lab8_sv_unit
S1
R0
w1587843474
8E:/Quartus/Project/Final/Final/lab8.sv
FE:/Quartus/Project/Final/Final/lab8.sv
L0 16
R4
r1
!s85 0
31
Z12 !s108 1587844915.000000
!s107 E:/Quartus/Project/Final/Final/lab8.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+E:/Quartus/Project/Final/Final|E:/Quartus/Project/Final/Final/lab8.sv|
!i113 1
R6
R7
R8
vPalette
R1
R9
!i10b 1
!s100 BR?A[LJG7S]BjP]zTYISk3
I3a[P2Z=1?_JO_g[AHML6k2
R3
!s105 My_Palette_sv_unit
S1
R0
w1587843250
8E:/Quartus/Project/Final/Final/My_Palette.sv
FE:/Quartus/Project/Final/Final/My_Palette.sv
L0 1
R4
r1
!s85 0
31
R10
!s107 E:/Quartus/Project/Final/Final/My_Palette.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+E:/Quartus/Project/Final/Final|E:/Quartus/Project/Final/Final/My_Palette.sv|
!i113 1
R6
R7
R8
n@palette
vSpriteSheet
R1
R9
!i10b 1
!s100 kEfR@jU5AOkHC;@dcG>Cl2
I3UWF4=LlLcINa::6QV=QW1
R3
!s105 My_ram_sv_unit
S1
R0
w1587840924
8E:/Quartus/Project/Final/Final/My_ram.sv
FE:/Quartus/Project/Final/Final/My_ram.sv
L0 7
R4
r1
!s85 0
31
R10
!s107 E:/Quartus/Project/Final/Final/My_ram.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+E:/Quartus/Project/Final/Final|E:/Quartus/Project/Final/Final/My_ram.sv|
!i113 1
R6
R7
R8
n@sprite@sheet
vtestbench2
R1
R11
!i10b 1
!s100 OTmOF1iAiWR]I>z_8^eDS2
IgiLTFIoi]gZ[6kcU7jbM>1
R3
!s105 testbench2_sv_unit
S1
R0
w1587844287
8E:/Quartus/Project/Final/Final/testbench2.sv
FE:/Quartus/Project/Final/Final/testbench2.sv
L0 1
R4
r1
!s85 0
31
R12
!s107 E:/Quartus/Project/Final/Final/testbench2.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+E:/Quartus/Project/Final/Final|E:/Quartus/Project/Final/Final/testbench2.sv|
!i113 1
R6
R7
R8
vvga_clk
Z13 !s110 1587844901
!i10b 1
!s100 OGlLO8;N^^k^>BA7[_bgn1
IkL5l7]DQ3I8fR^BOk<hE=1
R3
R0
w1512855280
8E:/Quartus/Project/Final/Final/vga_clk.v
FE:/Quartus/Project/Final/Final/vga_clk.v
L0 40
R4
r1
!s85 0
31
Z14 !s108 1587844901.000000
!s107 E:/Quartus/Project/Final/Final/vga_clk.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/Quartus/Project/Final/Final|E:/Quartus/Project/Final/Final/vga_clk.v|
!i113 1
Z15 o-vlog01compat -work work
!s92 -vlog01compat -work work +incdir+E:/Quartus/Project/Final/Final
R8
vvga_clk_altpll
R13
!i10b 1
!s100 M:z4m=8?iG0fP6=5PXSTl1
I:8BNUK_?:79Omj]DmJMhg1
R3
R0
w1584656466
8E:/Quartus/Project/Final/Final/db/vga_clk_altpll.v
FE:/Quartus/Project/Final/Final/db/vga_clk_altpll.v
L0 29
R4
r1
!s85 0
31
R14
!s107 E:/Quartus/Project/Final/Final/db/vga_clk_altpll.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/Quartus/Project/Final/Final/db|E:/Quartus/Project/Final/Final/db/vga_clk_altpll.v|
!i113 1
R15
!s92 -vlog01compat -work work +incdir+E:/Quartus/Project/Final/Final/db
R8
vVGA_controller
R1
!s110 1587844907
!i10b 1
!s100 iZ^ZkeRFZV@Tdc684OR@G2
Iik19odP`U8Z1FdFEL0HVK1
R3
!s105 VGA_controller_sv_unit
S1
R0
w1512857294
8E:/Quartus/Project/Final/Final/VGA_controller.sv
FE:/Quartus/Project/Final/Final/VGA_controller.sv
L0 26
R4
r1
!s85 0
31
!s108 1587844907.000000
!s107 E:/Quartus/Project/Final/Final/VGA_controller.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+E:/Quartus/Project/Final/Final|E:/Quartus/Project/Final/Final/VGA_controller.sv|
!i113 1
R6
R7
R8
n@v@g@a_controller
