
*** Running vivado
    with args -log TOP.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source TOP.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source TOP.tcl -notrace
Command: link_design -top TOP -part xc7a100tfgg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk.dcp' for cell 'cpuclk'
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/hao/Desktop/code/verilog/cpu/download_test/synthesized_ip/dram/dram.dcp' for cell 'dram'
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/hao/Desktop/code/verilog/cpu/download_test/synthesized_ip/prgrom/prgrom.dcp' for cell 'irom'
INFO: [Netlist 29-17] Analyzing 3401 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk_board.xdc] for cell 'cpuclk/inst'
Finished Parsing XDC File [c:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk_board.xdc] for cell 'cpuclk/inst'
Parsing XDC File [c:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk.xdc] for cell 'cpuclk/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk.xdc:57]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1232.617 ; gain = 583.793
Finished Parsing XDC File [c:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk.xdc] for cell 'cpuclk/inst'
Parsing XDC File [C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/constrs_1/new/pin.xdc]
Finished Parsing XDC File [C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/constrs_1/new/pin.xdc]
Parsing XDC File [C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/constrs_1/new/clock.xdc]
WARNING: [Constraints 18-619] A clock with name 'clk_i' already exists, overwriting the previous clock with the same name. [C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/constrs_1/new/clock.xdc:1]
Finished Parsing XDC File [C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/constrs_1/new/clock.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1235.934 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2048 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 2048 instances

12 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1235.934 ; gain = 973.730
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.439 . Memory (MB): peak = 1235.934 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1cf519443

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.814 . Memory (MB): peak = 1244.867 ; gain = 8.934

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1cf519443

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.935 . Memory (MB): peak = 1329.941 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1b031c2d7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1329.941 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 11ea3ab26

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1329.941 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 32 cells

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG cpuclk/inst/clk_out1_cpuclk_BUFG_inst to drive 0 load(s) on clock net cpuclk/inst/clk_out1_cpuclk_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 11d675d85

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1329.941 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1dd5726f3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1329.941 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1a9e1aca2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1329.941 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |              32  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1329.941 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1d7005f70

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1329.941 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1d7005f70

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1329.941 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1d7005f70

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1329.941 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1329.941 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1d7005f70

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1329.941 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1329.941 ; gain = 94.008
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1329.941 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1329.941 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1329.941 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/hao/Desktop/code/verilog/cpu/cpu.runs/impl_1/TOP_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file TOP_drc_opted.rpt -pb TOP_drc_opted.pb -rpx TOP_drc_opted.rpx
Command: report_drc -file TOP_drc_opted.rpt -pb TOP_drc_opted.pb -rpx TOP_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/hao/Desktop/code/verilog/cpu/cpu.runs/impl_1/TOP_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1329.941 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f0d373f8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1329.941 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1329.941 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e626655f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1329.941 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: fa8c1b2b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1504.449 ; gain = 174.508

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: fa8c1b2b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1504.449 ; gain = 174.508
Phase 1 Placer Initialization | Checksum: fa8c1b2b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1504.449 ; gain = 174.508

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1a0e594a1

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1504.449 ; gain = 174.508

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-76] Pass 1. Identified 8 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net pipeline_cpu/cpu_pc/Q[3]. Replicated 18 times.
INFO: [Physopt 32-81] Processed net pipeline_cpu/cpu_pc/Q[4]. Replicated 18 times.
INFO: [Physopt 32-81] Processed net pipeline_cpu/cpu_pc/Q[8]. Replicated 11 times.
INFO: [Physopt 32-81] Processed net pipeline_cpu/cpu_pc/Q[6]. Replicated 18 times.
INFO: [Physopt 32-81] Processed net pipeline_cpu/cpu_pc/Q[2]. Replicated 17 times.
INFO: [Physopt 32-81] Processed net pipeline_cpu/cpu_pc/Q[9]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net pipeline_cpu/cpu_pc/Q[14]. Replicated 14 times.
INFO: [Physopt 32-232] Optimized 7 nets. Created 103 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 7 nets or cells. Created 103 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 1504.449 ; gain = 0.000
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1504.449 ; gain = 0.000
INFO: [Physopt 32-117] Net pipeline_cpu/cpu_id_ex/address_i[3] could not be optimized because driver pipeline_cpu/cpu_id_ex/addr[3]_i_1 could not be replicated
INFO: [Physopt 32-117] Net pipeline_cpu/cpu_id_ex/address_i[4] could not be optimized because driver pipeline_cpu/cpu_id_ex/addr[4]_i_1 could not be replicated
INFO: [Physopt 32-117] Net pipeline_cpu/cpu_id_ex/address_i[8] could not be optimized because driver pipeline_cpu/cpu_id_ex/addr[8]_i_1 could not be replicated
INFO: [Physopt 32-117] Net pipeline_cpu/cpu_id_ex/address_i[6] could not be optimized because driver pipeline_cpu/cpu_id_ex/addr[6]_i_1 could not be replicated
INFO: [Physopt 32-117] Net pipeline_cpu/cpu_id_ex/address_i[2] could not be optimized because driver pipeline_cpu/cpu_id_ex/addr[2]_i_1 could not be replicated
INFO: [Physopt 32-117] Net pipeline_cpu/cpu_id_ex/address_i[9] could not be optimized because driver pipeline_cpu/cpu_id_ex/addr[9]_i_1 could not be replicated
INFO: [Physopt 32-117] Net pipeline_cpu/cpu_id_ex/address_i[14] could not be optimized because driver pipeline_cpu/cpu_id_ex/addr[14]_i_1 could not be replicated
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1504.449 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |          103  |              0  |                     7  |           0  |           1  |  00:00:16  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |          103  |              0  |                     7  |           0  |           6  |  00:00:16  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 139edcc17

Time (s): cpu = 00:01:16 ; elapsed = 00:01:05 . Memory (MB): peak = 1504.449 ; gain = 174.508
Phase 2 Global Placement | Checksum: eaa0effa

Time (s): cpu = 00:01:17 ; elapsed = 00:01:06 . Memory (MB): peak = 1504.449 ; gain = 174.508

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: eaa0effa

Time (s): cpu = 00:01:17 ; elapsed = 00:01:06 . Memory (MB): peak = 1504.449 ; gain = 174.508

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 20a79d3df

Time (s): cpu = 00:01:36 ; elapsed = 00:01:24 . Memory (MB): peak = 1504.449 ; gain = 174.508

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 143b9f211

Time (s): cpu = 00:01:37 ; elapsed = 00:01:24 . Memory (MB): peak = 1504.449 ; gain = 174.508

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 13ca2df2a

Time (s): cpu = 00:01:37 ; elapsed = 00:01:24 . Memory (MB): peak = 1504.449 ; gain = 174.508

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1ac78dd0b

Time (s): cpu = 00:01:53 ; elapsed = 00:01:40 . Memory (MB): peak = 1504.449 ; gain = 174.508

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 8d78aacf

Time (s): cpu = 00:01:57 ; elapsed = 00:01:43 . Memory (MB): peak = 1504.449 ; gain = 174.508

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: d741bb6d

Time (s): cpu = 00:01:58 ; elapsed = 00:01:44 . Memory (MB): peak = 1504.449 ; gain = 174.508

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 98d70579

Time (s): cpu = 00:01:58 ; elapsed = 00:01:44 . Memory (MB): peak = 1504.449 ; gain = 174.508

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 19722451c

Time (s): cpu = 00:02:14 ; elapsed = 00:01:59 . Memory (MB): peak = 1504.449 ; gain = 174.508
Phase 3 Detail Placement | Checksum: 19722451c

Time (s): cpu = 00:02:14 ; elapsed = 00:01:59 . Memory (MB): peak = 1504.449 ; gain = 174.508

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1ebdb4e10

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net rst_i_IBUF, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-46] BUFG insertion identified 1 candidate nets, 0 success, 0 bufg driver replicated, 1 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1ebdb4e10

Time (s): cpu = 00:02:27 ; elapsed = 00:02:09 . Memory (MB): peak = 1511.598 ; gain = 181.656
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.243. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1960badb6

Time (s): cpu = 00:03:00 ; elapsed = 00:02:40 . Memory (MB): peak = 1512.680 ; gain = 182.738
Phase 4.1 Post Commit Optimization | Checksum: 1960badb6

Time (s): cpu = 00:03:00 ; elapsed = 00:02:40 . Memory (MB): peak = 1512.680 ; gain = 182.738

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1960badb6

Time (s): cpu = 00:03:01 ; elapsed = 00:02:40 . Memory (MB): peak = 1512.680 ; gain = 182.738

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1960badb6

Time (s): cpu = 00:03:01 ; elapsed = 00:02:40 . Memory (MB): peak = 1512.680 ; gain = 182.738

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1512.680 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 1a8ab02d6

Time (s): cpu = 00:03:01 ; elapsed = 00:02:40 . Memory (MB): peak = 1512.680 ; gain = 182.738
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1a8ab02d6

Time (s): cpu = 00:03:01 ; elapsed = 00:02:40 . Memory (MB): peak = 1512.680 ; gain = 182.738
Ending Placer Task | Checksum: 15023a3d2

Time (s): cpu = 00:03:01 ; elapsed = 00:02:40 . Memory (MB): peak = 1512.680 ; gain = 182.738
INFO: [Common 17-83] Releasing license: Implementation
79 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:02 ; elapsed = 00:02:41 . Memory (MB): peak = 1512.680 ; gain = 182.738
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1512.680 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1512.680 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1512.680 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/hao/Desktop/code/verilog/cpu/cpu.runs/impl_1/TOP_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file TOP_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 1512.680 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file TOP_utilization_placed.rpt -pb TOP_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file TOP_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 1512.680 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 6e1c2314 ConstDB: 0 ShapeSum: e20780be RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 161096581

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 1634.262 ; gain = 114.137
Post Restoration Checksum: NetGraph: 76e045e1 NumContArr: ea291fa0 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 161096581

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 1664.695 ; gain = 144.570

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 161096581

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 1671.375 ; gain = 151.250

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 161096581

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 1671.375 ; gain = 151.250
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: ccde07d9

Time (s): cpu = 00:00:40 ; elapsed = 00:00:32 . Memory (MB): peak = 1710.227 ; gain = 190.102
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.379  | TNS=0.000  | WHS=-0.129 | THS=-11.570|

Phase 2 Router Initialization | Checksum: 8fc013f7

Time (s): cpu = 00:00:45 ; elapsed = 00:00:35 . Memory (MB): peak = 1727.734 ; gain = 207.609

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: e4583ba5

Time (s): cpu = 00:00:57 ; elapsed = 00:00:42 . Memory (MB): peak = 1801.941 ; gain = 281.816

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 6307
 Number of Nodes with overlaps = 2171
 Number of Nodes with overlaps = 652
 Number of Nodes with overlaps = 190
 Number of Nodes with overlaps = 44
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.076 | TNS=-0.140 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 16d950858

Time (s): cpu = 00:01:49 ; elapsed = 00:01:17 . Memory (MB): peak = 1826.055 ; gain = 305.930

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 429
 Number of Nodes with overlaps = 149
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.031 | TNS=-0.047 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 11f87fefd

Time (s): cpu = 00:02:00 ; elapsed = 00:01:26 . Memory (MB): peak = 1826.055 ; gain = 305.930

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 308
 Number of Nodes with overlaps = 142
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.051 | TNS=-0.051 | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 10552e924

Time (s): cpu = 00:02:08 ; elapsed = 00:01:33 . Memory (MB): peak = 1826.055 ; gain = 305.930
Phase 4 Rip-up And Reroute | Checksum: 10552e924

Time (s): cpu = 00:02:08 ; elapsed = 00:01:33 . Memory (MB): peak = 1826.055 ; gain = 305.930

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 19d76733b

Time (s): cpu = 00:02:10 ; elapsed = 00:01:34 . Memory (MB): peak = 1826.055 ; gain = 305.930
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.056  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 19d76733b

Time (s): cpu = 00:02:10 ; elapsed = 00:01:34 . Memory (MB): peak = 1826.055 ; gain = 305.930

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 19d76733b

Time (s): cpu = 00:02:10 ; elapsed = 00:01:35 . Memory (MB): peak = 1826.055 ; gain = 305.930
Phase 5 Delay and Skew Optimization | Checksum: 19d76733b

Time (s): cpu = 00:02:10 ; elapsed = 00:01:35 . Memory (MB): peak = 1826.055 ; gain = 305.930

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1e805c952

Time (s): cpu = 00:02:12 ; elapsed = 00:01:36 . Memory (MB): peak = 1826.055 ; gain = 305.930
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.056  | TNS=0.000  | WHS=0.182  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1e805c952

Time (s): cpu = 00:02:12 ; elapsed = 00:01:36 . Memory (MB): peak = 1826.055 ; gain = 305.930
Phase 6 Post Hold Fix | Checksum: 1e805c952

Time (s): cpu = 00:02:12 ; elapsed = 00:01:36 . Memory (MB): peak = 1826.055 ; gain = 305.930

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 7.61527 %
  Global Horizontal Routing Utilization  = 8.02955 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1a20b6e19

Time (s): cpu = 00:02:13 ; elapsed = 00:01:36 . Memory (MB): peak = 1826.055 ; gain = 305.930

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1a20b6e19

Time (s): cpu = 00:02:13 ; elapsed = 00:01:36 . Memory (MB): peak = 1826.055 ; gain = 305.930

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 25fb3684d

Time (s): cpu = 00:02:14 ; elapsed = 00:01:37 . Memory (MB): peak = 1826.055 ; gain = 305.930

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.056  | TNS=0.000  | WHS=0.182  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 25fb3684d

Time (s): cpu = 00:02:14 ; elapsed = 00:01:37 . Memory (MB): peak = 1826.055 ; gain = 305.930
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:14 ; elapsed = 00:01:38 . Memory (MB): peak = 1826.055 ; gain = 305.930

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
99 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:16 ; elapsed = 00:01:39 . Memory (MB): peak = 1826.055 ; gain = 313.375
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1826.055 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1826.055 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1826.055 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/hao/Desktop/code/verilog/cpu/cpu.runs/impl_1/TOP_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file TOP_drc_routed.rpt -pb TOP_drc_routed.pb -rpx TOP_drc_routed.rpx
Command: report_drc -file TOP_drc_routed.rpt -pb TOP_drc_routed.pb -rpx TOP_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/hao/Desktop/code/verilog/cpu/cpu.runs/impl_1/TOP_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file TOP_methodology_drc_routed.rpt -pb TOP_methodology_drc_routed.pb -rpx TOP_methodology_drc_routed.rpx
Command: report_methodology -file TOP_methodology_drc_routed.rpt -pb TOP_methodology_drc_routed.pb -rpx TOP_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/hao/Desktop/code/verilog/cpu/cpu.runs/impl_1/TOP_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 1928.305 ; gain = 102.250
INFO: [runtcl-4] Executing : report_power -file TOP_power_routed.rpt -pb TOP_power_summary_routed.pb -rpx TOP_power_routed.rpx
Command: report_power -file TOP_power_routed.rpt -pb TOP_power_summary_routed.pb -rpx TOP_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
111 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file TOP_route_status.rpt -pb TOP_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file TOP_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file TOP_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file TOP_bus_skew_routed.rpt -pb TOP_bus_skew_routed.pb -rpx TOP_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Sun Jul 17 00:57:00 2022...
