

================================================================
== Vitis HLS Report for 'bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10'
================================================================
* Date:           Fri Dec 13 13:11:48 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.130 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      162|      162|  1.620 us|  1.620 us|  162|  162|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                       Loop Name                       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10  |      160|      160|         2|          1|          1|   160|       yes|
        +-------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      175|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      108|    -|
|Register             |        -|     -|       37|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       37|      283|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln1027_1_fu_139_p2     |         +|   0|  0|  15|           8|           1|
    |add_ln1027_fu_304_p2       |         +|   0|  0|  15|           8|           1|
    |add_ln341_1_fu_277_p2      |         +|   0|  0|  19|           8|           8|
    |add_ln341_2_fu_287_p2      |         +|   0|  0|  19|           8|           8|
    |add_ln341_fu_247_p2        |         +|   0|  0|  13|           6|           6|
    |add_ln840_32_fu_215_p2     |         +|   0|  0|  12|           4|           1|
    |add_ln840_33_fu_298_p2     |         +|   0|  0|  12|           4|           1|
    |add_ln840_fu_157_p2        |         +|   0|  0|   9|           2|           1|
    |and_ln1027_fu_209_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln1027_3_fu_163_p2    |      icmp|   0|  0|  11|           8|           7|
    |icmp_ln1027_4_fu_203_p2    |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln1027_fu_133_p2      |      icmp|   0|  0|  11|           8|           8|
    |or_ln1027_fu_221_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln1027_3_fu_177_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln1027_4_fu_227_p3  |    select|   0|  0|   4|           1|           1|
    |select_ln1027_5_fu_235_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln1027_6_fu_310_p3  |    select|   0|  0|   8|           1|           1|
    |select_ln1027_fu_169_p3    |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |xor_ln1027_fu_197_p2       |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 175|          77|          61|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_bank_V_load            |   9|          2|    4|          8|
    |ap_sig_allocacmp_cc_V_load              |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten13_load  |   9|          2|    8|         16|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|    8|         16|
    |ap_sig_allocacmp_m_V_load               |   9|          2|    2|          4|
    |bank_V_fu_62                            |   9|          2|    4|          8|
    |cc_V_fu_58                              |   9|          2|    4|          8|
    |indvar_flatten13_fu_74                  |   9|          2|    8|         16|
    |indvar_flatten_fu_66                    |   9|          2|    8|         16|
    |m_V_fu_70                               |   9|          2|    2|          4|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 108|         24|   54|        108|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |bank_V_fu_62             |  4|   0|    4|          0|
    |cc_V_fu_58               |  4|   0|    4|          0|
    |indvar_flatten13_fu_74   |  8|   0|    8|          0|
    |indvar_flatten_fu_66     |  8|   0|    8|          0|
    |m_V_fu_70                |  2|   0|    2|          0|
    |zext_ln341_3_reg_381     |  8|   0|   64|         56|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 37|   0|   93|         56|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                             Source Object                             |    C Type    |
+----------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10|  return value|
|word_buffer_V_address0      |  out|    8|   ap_memory|                                                          word_buffer_V|         array|
|word_buffer_V_ce0           |  out|    1|   ap_memory|                                                          word_buffer_V|         array|
|word_buffer_V_q0            |   in|    2|   ap_memory|                                                          word_buffer_V|         array|
|old_word_buffer_V_address0  |  out|    8|   ap_memory|                                                      old_word_buffer_V|         array|
|old_word_buffer_V_ce0       |  out|    1|   ap_memory|                                                      old_word_buffer_V|         array|
|old_word_buffer_V_we0       |  out|    1|   ap_memory|                                                      old_word_buffer_V|         array|
|old_word_buffer_V_d0        |  out|    2|   ap_memory|                                                      old_word_buffer_V|         array|
+----------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+

