
idle 500

###################################
# Read first part of PF header
rd hqm_pf_cfg_i.vendor_id
rd hqm_pf_cfg_i.device_id
rd hqm_pf_cfg_i.device_command 0x0000
rd hqm_pf_cfg_i.device_status 0x0010
rd hqm_pf_cfg_i.func_bar_l 0x0000000C
rd hqm_pf_cfg_i.func_bar_u 0x00000000
rd hqm_pf_cfg_i.csr_bar_l 0x0000000C
rd hqm_pf_cfg_i.csr_bar_u 0x00000000

# Setup FUNC_PF BAR to a base address of 0x00000001_xxxxxxxx
wr hqm_pf_cfg_i.func_bar_l 0x00000000
wr hqm_pf_cfg_i.func_bar_u 0x00000000
###################################
# Setup CSR_PF BAR to a base address of 0x00000002_xxxxxxxx
wr hqm_pf_cfg_i.csr_bar_l 0x00000000
wr hqm_pf_cfg_i.csr_bar_u 0x00000002
###################################
# Enable memory and parity operations
wr hqm_pf_cfg_i.device_command 0x46
rd hqm_pf_cfg_i.device_command
###################################
# 16 VF
wr hqm_pf_cfg_i.sriov_cap_num_vf 0x10
###################################
# Enable VF and VF memory operations
wr hqm_pf_cfg_i.sriov_cap_control_status 0x9
wr hqm_vf_cfg_i[0].device_command 0x4
wr hqm_vf_cfg_i[1].device_command 0x4
wr hqm_vf_cfg_i[2].device_command 0x4
wr hqm_vf_cfg_i[3].device_command 0x4
wr hqm_vf_cfg_i[4].device_command 0x4
wr hqm_vf_cfg_i[5].device_command 0x4
wr hqm_vf_cfg_i[6].device_command 0x4
wr hqm_vf_cfg_i[7].device_command 0x4
wr hqm_vf_cfg_i[8].device_command 0x4
wr hqm_vf_cfg_i[9].device_command 0x4
wr hqm_vf_cfg_i[10].device_command 0x4
wr hqm_vf_cfg_i[11].device_command 0x4
wr hqm_vf_cfg_i[12].device_command 0x4
wr hqm_vf_cfg_i[13].device_command 0x4
wr hqm_vf_cfg_i[14].device_command 0x4
wr hqm_vf_cfg_i[15].device_command 0x4
rd hqm_pf_cfg_i.sriov_cap_control_status

###################################
# Wait for reset to be done (including hardware memory init)
poll config_master.cfg_diagnostic_reset_status 0x000001ff 0x000081ff 1000

#FORCE VF1_CFG_RESET
wr config_master_bcast.CFG_RESET_VF_START 0x00000101

IDLE 500 
rd config_master_bcast.CFG_RESET_VF_START 0x00000000


