// Seed: 1140203143
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2 = ~id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  inout wire id_16;
  output wire id_15;
  inout wire id_14;
  output wire id_13;
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  tri1 id_17 = 1;
  module_0(
      id_1, id_17, id_3
  );
  wire id_18;
  nand (id_14, id_2, id_4, id_11, id_10, id_17, id_12, id_9, id_16, id_1);
  assign id_2 = 1 ? (1'b0 - 1'h0) : 1 ? 1 : 1'd0 ? 1 : 1;
endmodule
