Assertion report generated on: 27-Mar-2024 08:54:30 PM

Assertion summary report for design: uartRec
############################################

  Target   | Total | Passed | Failed | Vacuous | Hit | Miss
---------- | ----- | ------ | ------ | ------- | --- | ----
rxDoneTick |   9   |   0    |   0    |    9    | 0.0 | 1.0 


Resource usage summary report for the desing: uartRec
#####################################################

      Phase       | Time (in [H]H:MM:SS:UUUUUU) | Memory (in MB)
----------------- | --------------------------- | --------------
V Parse & Ranking |       0:00:02.203112        |     904.77    
   Simulation     |       0:00:02.036322        |     968.77    
     D Parse      |       0:00:16.264159        |     970.04    
     Mining       |       0:00:26.638077        |    1035.71    
     Overall      |       0:00:54.534042        |    1035.71    
