Classic Timing Analyzer report for Adder4bit
Mon Oct 28 13:51:42 2019
Quartus II Version 7.1 Build 156 04/30/2007 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. tpd
  5. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                      ;
+------------------------------+-------+---------------+-------------+------+-----------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+-----------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 8.443 ns    ; P[1] ; Result[3] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;           ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+-----------+------------+----------+--------------+


+------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                             ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                ; Setting            ; From ; To ; Entity Name ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                           ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                         ; Final              ;      ;    ;             ;
; Default hold multicycle                               ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains             ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                        ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                      ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                 ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements               ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                      ; Off                ;      ;    ;             ;
; Enable Clock Latency                                  ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                 ; 10                 ;      ;    ;             ;
; Number of paths to report                             ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                          ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                ; Off                ;      ;    ;             ;
; Report IO Paths Separately                            ; Off                ;      ;    ;             ;
+-------------------------------------------------------+--------------------+------+----+-------------+


+----------------------------------------------------------------+
; tpd                                                            ;
+-------+-------------------+-----------------+------+-----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To        ;
+-------+-------------------+-----------------+------+-----------+
; N/A   ; None              ; 8.443 ns        ; P[1] ; Result[3] ;
; N/A   ; None              ; 8.442 ns        ; P[1] ; Result[4] ;
; N/A   ; None              ; 8.316 ns        ; P[1] ; Result[2] ;
; N/A   ; None              ; 7.768 ns        ; P[2] ; Result[3] ;
; N/A   ; None              ; 7.767 ns        ; P[2] ; Result[4] ;
; N/A   ; None              ; 7.650 ns        ; P[1] ; Result[1] ;
; N/A   ; None              ; 7.637 ns        ; P[2] ; Result[2] ;
; N/A   ; None              ; 7.600 ns        ; P[0] ; Result[3] ;
; N/A   ; None              ; 7.599 ns        ; P[0] ; Result[4] ;
; N/A   ; None              ; 7.536 ns        ; P[3] ; Result[3] ;
; N/A   ; None              ; 7.535 ns        ; P[3] ; Result[4] ;
; N/A   ; None              ; 7.473 ns        ; P[0] ; Result[2] ;
; N/A   ; None              ; 7.024 ns        ; Q[2] ; Result[3] ;
; N/A   ; None              ; 7.023 ns        ; Q[2] ; Result[4] ;
; N/A   ; None              ; 6.901 ns        ; Q[0] ; Result[3] ;
; N/A   ; None              ; 6.900 ns        ; Q[0] ; Result[4] ;
; N/A   ; None              ; 6.885 ns        ; Q[2] ; Result[2] ;
; N/A   ; None              ; 6.811 ns        ; P[0] ; Result[1] ;
; N/A   ; None              ; 6.774 ns        ; Q[0] ; Result[2] ;
; N/A   ; None              ; 6.738 ns        ; Q[1] ; Result[3] ;
; N/A   ; None              ; 6.737 ns        ; Q[1] ; Result[4] ;
; N/A   ; None              ; 6.635 ns        ; Q[3] ; Result[4] ;
; N/A   ; None              ; 6.632 ns        ; Q[3] ; Result[3] ;
; N/A   ; None              ; 6.611 ns        ; Q[1] ; Result[2] ;
; N/A   ; None              ; 6.195 ns        ; P[0] ; Result[0] ;
; N/A   ; None              ; 6.112 ns        ; Q[0] ; Result[1] ;
; N/A   ; None              ; 5.943 ns        ; Q[1] ; Result[1] ;
; N/A   ; None              ; 5.882 ns        ; Q[0] ; Result[0] ;
+-------+-------------------+-----------------+------+-----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 7.1 Build 156 04/30/2007 SJ Full Version
    Info: Processing started: Mon Oct 28 13:51:41 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Adder4bit -c Adder4bit --timing_analysis_only
Info: Longest tpd from source pin "P[1]" to destination pin "Result[3]" is 8.443 ns
    Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M2; Fanout = 2; PIN Node = 'P[1]'
    Info: 2: + IC(2.546 ns) + CELL(0.521 ns) = 4.093 ns; Loc. = LCCOMB_X49_Y6_N0; Fanout = 2; COMB Node = 'FullAdder:FA1|or1~1'
    Info: 3: + IC(0.308 ns) + CELL(0.178 ns) = 4.579 ns; Loc. = LCCOMB_X49_Y6_N2; Fanout = 2; COMB Node = 'FullAdder:FA2|or1~68'
    Info: 4: + IC(0.294 ns) + CELL(0.178 ns) = 5.051 ns; Loc. = LCCOMB_X49_Y6_N12; Fanout = 1; COMB Node = 'FullAdder:FA3|HalfAdder:ha2|xor1'
    Info: 5: + IC(0.522 ns) + CELL(2.870 ns) = 8.443 ns; Loc. = PIN_Y22; Fanout = 0; PIN Node = 'Result[3]'
    Info: Total cell delay = 4.773 ns ( 56.53 % )
    Info: Total interconnect delay = 3.670 ns ( 43.47 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Allocated 230 megabytes of memory during processing
    Info: Processing ended: Mon Oct 28 13:51:42 2019
    Info: Elapsed time: 00:00:01


