digraph "CFG for '_Z13convertToCharPfPhii' function" {
	label="CFG for '_Z13convertToCharPfPhii' function";

	Node0x5eb86a0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%4:\l  %5 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %6 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %7 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %8 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !4\l  %9 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %10 = getelementptr i8, i8 addrspace(4)* %9, i64 6\l  %11 = bitcast i8 addrspace(4)* %10 to i16 addrspace(4)*\l  %12 = load i16, i16 addrspace(4)* %11, align 2, !range !5, !invariant.load !6\l  %13 = zext i16 %12 to i32\l  %14 = mul i32 %6, %13\l  %15 = add i32 %14, %8\l  %16 = getelementptr i8, i8 addrspace(4)* %9, i64 4\l  %17 = bitcast i8 addrspace(4)* %16 to i16 addrspace(4)*\l  %18 = load i16, i16 addrspace(4)* %17, align 4, !range !5, !invariant.load !6\l  %19 = zext i16 %18 to i32\l  %20 = mul i32 %5, %19\l  %21 = add i32 %20, %7\l  %22 = icmp slt i32 %15, %3\l  %23 = icmp slt i32 %21, %2\l  %24 = select i1 %22, i1 %23, i1 false\l  br i1 %24, label %25, label %49\l|{<s0>T|<s1>F}}"];
	Node0x5eb86a0:s0 -> Node0x5ebc150;
	Node0x5eb86a0:s1 -> Node0x5ebc1e0;
	Node0x5ebc150 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%25:\l25:                                               \l  %26 = mul nsw i32 %15, %2\l  %27 = add nsw i32 %26, %21\l  %28 = mul nsw i32 %27, 3\l  %29 = sext i32 %28 to i64\l  %30 = getelementptr inbounds float, float addrspace(1)* %0, i64 %29\l  %31 = load float, float addrspace(1)* %30, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %32 = fmul contract float %31, 2.550000e+02\l  %33 = fptoui float %32 to i8\l  %34 = getelementptr inbounds i8, i8 addrspace(1)* %1, i64 %29\l  store i8 %33, i8 addrspace(1)* %34, align 1, !tbaa !11\l  %35 = add nsw i32 %28, 1\l  %36 = sext i32 %35 to i64\l  %37 = getelementptr inbounds float, float addrspace(1)* %0, i64 %36\l  %38 = load float, float addrspace(1)* %37, align 4, !tbaa !7\l  %39 = fmul contract float %38, 2.550000e+02\l  %40 = fptoui float %39 to i8\l  %41 = getelementptr inbounds i8, i8 addrspace(1)* %1, i64 %36\l  store i8 %40, i8 addrspace(1)* %41, align 1, !tbaa !11\l  %42 = add nsw i32 %28, 2\l  %43 = sext i32 %42 to i64\l  %44 = getelementptr inbounds float, float addrspace(1)* %0, i64 %43\l  %45 = load float, float addrspace(1)* %44, align 4, !tbaa !7\l  %46 = fmul contract float %45, 2.550000e+02\l  %47 = fptoui float %46 to i8\l  %48 = getelementptr inbounds i8, i8 addrspace(1)* %1, i64 %43\l  store i8 %47, i8 addrspace(1)* %48, align 1, !tbaa !11\l  br label %49\l}"];
	Node0x5ebc150 -> Node0x5ebc1e0;
	Node0x5ebc1e0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%49:\l49:                                               \l  ret void\l}"];
}
