{
  "problemBankGridLines": null,
  "projectGridLines": [
    {
      "stationId": 6366,
      "stationName": "Astera Labs",
      "stationCity": "Bng",
      "businessDomain": "Electronics",
      "problemBankId": 2237,
      "projectId": 3460,
      "semesterId": 2,
      "pstypeId": 2,
      "psType": "PS II",
      "batchId": 16,
      "batch": "2024-25",
      "title": "Design Automation",
      "description": "<p>Description: Develop methodology, automation for design, DV, PD flows</p><p>Develop scripts, methodology for various VLSI flows to reduce cycle time and propose new</p><p>methodologies to improve current flows with good roi.</p><p>Skill sets: digital design, SV/Verilog, python/perl scripting , Linux</p><p>Traits expectation: Should be a self starter and proactive individual eager to try and explore new</p><p>concepts/methodologies</p><p>Expected learning: understand vlsi design flow, standard protocols</p>",
      "projectDomain": "",
      "projectSubDomain": null,
      "ugStipend": 90000,
      "pgStipend": 0,
      "totalMaleRequirement": 0,
      "totalFemalRequirement": 0,
      "totalRequirment": 0,
      "discipline": "",
      "sumOfStipend": 90000,
      "createdBy": "planning@bits.com",
      "assignedFacultyEmailId": "kranthi.kumar@pilani.bits-pilani.ac.in",
      "studentProjectDetails": null
    }
  ]
}