{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1712031079331 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1712031079332 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 02 11:11:19 2024 " "Processing started: Tue Apr 02 11:11:19 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1712031079332 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1712031079332 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Exercise1 -c Exercise1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Exercise1 -c Exercise1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1712031079332 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1712031079802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exercise1.sv 4 4 " "Found 4 design units, including 4 entities, in source file exercise1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "Exercise1.sv" "" { Text "D:/MAXMIN/Exercise1/Exercise1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712031079858 ""} { "Info" "ISGN_ENTITY_NAME" "2 Exercise1 " "Found entity 2: Exercise1" {  } { { "Exercise1.sv" "" { Text "D:/MAXMIN/Exercise1/Exercise1.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712031079858 ""} { "Info" "ISGN_ENTITY_NAME" "3 adder " "Found entity 3: adder" {  } { { "Exercise1.sv" "" { Text "D:/MAXMIN/Exercise1/Exercise1.sv" 127 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712031079858 ""} { "Info" "ISGN_ENTITY_NAME" "4 compare_A_lt_B " "Found entity 4: compare_A_lt_B" {  } { { "Exercise1.sv" "" { Text "D:/MAXMIN/Exercise1/Exercise1.sv" 139 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712031079858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712031079858 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "max_reg_out Exercise1.sv(86) " "Verilog HDL Implicit Net warning at Exercise1.sv(86): created implicit net for \"max_reg_out\"" {  } { { "Exercise1.sv" "" { Text "D:/MAXMIN/Exercise1/Exercise1.sv" 86 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712031079859 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ld_1024 Exercise1.sv(106) " "Verilog HDL Implicit Net warning at Exercise1.sv(106): created implicit net for \"ld_1024\"" {  } { { "Exercise1.sv" "" { Text "D:/MAXMIN/Exercise1/Exercise1.sv" 106 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712031079859 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Exercise1 " "Elaborating entity \"Exercise1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1712031079896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:count_reg " "Elaborating entity \"register\" for hierarchy \"register:count_reg\"" {  } { { "Exercise1.sv" "count_reg" { Text "D:/MAXMIN/Exercise1/Exercise1.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712031079915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:adder_countup_1 " "Elaborating entity \"adder\" for hierarchy \"adder:adder_countup_1\"" {  } { { "Exercise1.sv" "adder_countup_1" { Text "D:/MAXMIN/Exercise1/Exercise1.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712031079925 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Exercise1.sv(135) " "Verilog HDL assignment warning at Exercise1.sv(135): truncated value with size 32 to match size of target (10)" {  } { { "Exercise1.sv" "" { Text "D:/MAXMIN/Exercise1/Exercise1.sv" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712031079926 "|Exercise1|adder:adder_countup_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:value_reg " "Elaborating entity \"register\" for hierarchy \"register:value_reg\"" {  } { { "Exercise1.sv" "value_reg" { Text "D:/MAXMIN/Exercise1/Exercise1.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712031079935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compare_A_lt_B compare_A_lt_B:compare_min " "Elaborating entity \"compare_A_lt_B\" for hierarchy \"compare_A_lt_B:compare_min\"" {  } { { "Exercise1.sv" "compare_min" { Text "D:/MAXMIN/Exercise1/Exercise1.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712031079951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compare_A_lt_B compare_A_lt_B:compare_1024 " "Elaborating entity \"compare_A_lt_B\" for hierarchy \"compare_A_lt_B:compare_1024\"" {  } { { "Exercise1.sv" "compare_1024" { Text "D:/MAXMIN/Exercise1/Exercise1.sv" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712031079962 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "fsm FSM " "Node instance \"fsm\" instantiates undefined entity \"FSM\"" {  } { { "Exercise1.sv" "fsm" { Text "D:/MAXMIN/Exercise1/Exercise1.sv" 124 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712031079987 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4627 " "Peak virtual memory: 4627 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1712031080079 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr 02 11:11:20 2024 " "Processing ended: Tue Apr 02 11:11:20 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1712031080079 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1712031080079 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1712031080079 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1712031080079 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 4 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 4 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1712031080681 ""}
