

================================================================
== Vitis HLS Report for 'convolution_Pipeline_VITIS_LOOP_27_2_VITIS_LOOP_28_3'
================================================================
* Date:           Sat May 17 11:44:29 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        Convolution
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    |                    Pipeline                   |
    |   min   |   max   |    min   |    max   |   min  |   max  |                      Type                     |
    +---------+---------+----------+----------+--------+--------+-----------------------------------------------+
    |   142903|   142903|  1.429 ms|  1.429 ms|  142893|  142893|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+--------+--------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_27_2_VITIS_LOOP_28_3  |   142901|   142901|        27|          9|          1|  15876|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 9, depth = 27


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 27
* Pipeline : 1
  Pipeline-0 : II = 9, D = 27, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.32>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [Include/Convolution.c:28]   --->   Operation 30 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%indvar48 = alloca i32 1"   --->   Operation 31 'alloca' 'indvar48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%add_ln271 = alloca i32 1"   --->   Operation 32 'alloca' 'add_ln271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%indvar = alloca i32 1"   --->   Operation 33 'alloca' 'indvar' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 34 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%out_img_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %out_img"   --->   Operation 36 'read' 'out_img_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%in_img_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %in_img"   --->   Operation 37 'read' 'in_img_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten"   --->   Operation 38 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %indvar"   --->   Operation 39 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %indvar48"   --->   Operation 40 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln28 = store i7 1, i7 %j" [Include/Convolution.c:28]   --->   Operation 41 'store' 'store_ln28' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 42 [1/1] (1.58ns)   --->   "%br_ln0 = br void %VITIS_LOOP_31_4"   --->   Operation 42 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%first_iter_0 = phi i1 1, void %newFuncRoot, i1 0, void %new.latch.VITIS_LOOP_31_4.split"   --->   Operation 43 'phi' 'first_iter_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%j_1 = load i7 %j" [Include/Convolution.c:33]   --->   Operation 44 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i14 %indvar_flatten" [Include/Convolution.c:27]   --->   Operation 45 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (1.81ns)   --->   "%icmp_ln27 = icmp_eq  i14 %indvar_flatten_load, i14 15876" [Include/Convolution.c:27]   --->   Operation 47 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 1.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (1.81ns)   --->   "%add_ln27_1 = add i14 %indvar_flatten_load, i14 1" [Include/Convolution.c:27]   --->   Operation 48 'add' 'add_ln27_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %icmp_ln27, void %for.inc53, void %for.end55.exitStub" [Include/Convolution.c:27]   --->   Operation 49 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%add_ln271_load = load i7 %add_ln271" [Include/Convolution.c:27]   --->   Operation 50 'load' 'add_ln271_load' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%indvar_load = load i7 %indvar" [Include/Convolution.c:27]   --->   Operation 51 'load' 'indvar_load' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (1.87ns)   --->   "%icmp_ln28 = icmp_eq  i7 %j_1, i7 127" [Include/Convolution.c:28]   --->   Operation 52 'icmp' 'icmp_ln28' <Predicate = (!icmp_ln27)> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.97ns)   --->   "%or_ln27 = or i1 %icmp_ln28, i1 %first_iter_0" [Include/Convolution.c:27]   --->   Operation 53 'or' 'or_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.99ns)   --->   "%select_ln27_1 = select i1 %icmp_ln28, i7 %add_ln271_load, i7 %indvar_load" [Include/Convolution.c:27]   --->   Operation 54 'select' 'select_ln27_1' <Predicate = (!icmp_ln27)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %or_ln27, void %VITIS_LOOP_31_4.split, void %for.first.iter.VITIS_LOOP_31_4" [Include/Convolution.c:28]   --->   Operation 55 'br' 'br_ln28' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (1.87ns)   --->   "%add_ln33_5 = add i7 %j_1, i7 1" [Include/Convolution.c:33]   --->   Operation 56 'add' 'add_ln33_5' <Predicate = (!icmp_ln27)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.99ns)   --->   "%select_ln33 = select i1 %icmp_ln28, i7 2, i7 %add_ln33_5" [Include/Convolution.c:33]   --->   Operation 57 'select' 'select_ln33' <Predicate = (!icmp_ln27)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (1.87ns)   --->   "%icmp_ln28_1 = icmp_eq  i7 %select_ln33, i7 127" [Include/Convolution.c:28]   --->   Operation 58 'icmp' 'icmp_ln28_1' <Predicate = (!icmp_ln27)> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (1.87ns)   --->   "%add_ln27 = add i7 %select_ln27_1, i7 1" [Include/Convolution.c:27]   --->   Operation 59 'add' 'add_ln27' <Predicate = (!icmp_ln27)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %icmp_ln28_1, void %new.latch.VITIS_LOOP_31_4.split, void %last.iter.VITIS_LOOP_31_4.split" [Include/Convolution.c:28]   --->   Operation 60 'br' 'br_ln28' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (1.58ns)   --->   "%store_ln27 = store i14 %add_ln27_1, i14 %indvar_flatten" [Include/Convolution.c:27]   --->   Operation 61 'store' 'store_ln27' <Predicate = (!icmp_ln27)> <Delay = 1.58>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%store_ln27 = store i7 %add_ln27, i7 %add_ln271" [Include/Convolution.c:27]   --->   Operation 62 'store' 'store_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (1.58ns)   --->   "%store_ln28 = store i7 %select_ln33, i7 %j" [Include/Convolution.c:28]   --->   Operation 63 'store' 'store_ln28' <Predicate = (!icmp_ln27)> <Delay = 1.58>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln28 = br void %VITIS_LOOP_31_4" [Include/Convolution.c:28]   --->   Operation 64 'br' 'br_ln28' <Predicate = (!icmp_ln27)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.04>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%indvar48_load = load i7 %indvar48" [Include/Convolution.c:27]   --->   Operation 65 'load' 'indvar48_load' <Predicate = (!icmp_ln27 & !icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_27_2_VITIS_LOOP_28_3_str"   --->   Operation 66 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 15876, i64 15876, i64 15876"   --->   Operation 67 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.99ns)   --->   "%select_ln27 = select i1 %icmp_ln28, i7 0, i7 %indvar48_load" [Include/Convolution.c:27]   --->   Operation 68 'select' 'select_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %select_ln27_1, i7 0" [Include/Convolution.c:27]   --->   Operation 69 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (1.81ns)   --->   "%tmp = add i14 %tmp_1, i14 129" [Include/Convolution.c:27]   --->   Operation 70 'add' 'tmp' <Predicate = (!icmp_ln27)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_cast = zext i14 %tmp" [Include/Convolution.c:27]   --->   Operation 71 'zext' 'tmp_cast' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (3.52ns)   --->   "%empty_21 = add i64 %tmp_cast, i64 %out_img_read" [Include/Convolution.c:27]   --->   Operation 72 'add' 'empty_21' <Predicate = (!icmp_ln27)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i8 %gmem, i64 %empty_21" [Include/Convolution.c:28]   --->   Operation 73 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%p_cast = zext i14 %tmp_1" [Include/Convolution.c:27]   --->   Operation 74 'zext' 'p_cast' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i7 %select_ln27" [Include/Convolution.c:28]   --->   Operation 75 'zext' 'zext_ln28' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (3.52ns)   --->   "%add_ln33 = add i64 %p_cast, i64 %in_img_read" [Include/Convolution.c:33]   --->   Operation 76 'add' 'add_ln33' <Predicate = (!icmp_ln27)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i7 %select_ln27" [Include/Convolution.c:33]   --->   Operation 77 'zext' 'zext_ln33' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln33_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 1, i8 %zext_ln33" [Include/Convolution.c:33]   --->   Operation 78 'bitconcatenate' 'zext_ln33_cast' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln33_1 = zext i9 %zext_ln33_cast" [Include/Convolution.c:33]   --->   Operation 79 'zext' 'zext_ln33_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (3.52ns)   --->   "%add_ln33_1 = add i64 %zext_ln33_1, i64 %add_ln33" [Include/Convolution.c:33]   --->   Operation 80 'add' 'add_ln33_1' <Predicate = (!icmp_ln27)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln33_1_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %select_ln27" [Include/Convolution.c:33]   --->   Operation 81 'bitconcatenate' 'zext_ln33_1_cast' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln33_6 = zext i8 %zext_ln33_1_cast" [Include/Convolution.c:33]   --->   Operation 82 'zext' 'zext_ln33_6' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (3.52ns)   --->   "%add_ln33_2 = add i64 %zext_ln33_6, i64 %add_ln33" [Include/Convolution.c:33]   --->   Operation 83 'add' 'add_ln33_2' <Predicate = (!icmp_ln27)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_3 = add i64 %zext_ln28, i64 %in_img_read" [Include/Convolution.c:33]   --->   Operation 84 'add' 'add_ln33_3' <Predicate = (!icmp_ln27)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 85 [1/1] (5.30ns) (root node of TernaryAdder)   --->   "%add_ln33_4 = add i64 %add_ln33_3, i64 %p_cast" [Include/Convolution.c:33]   --->   Operation 85 'add' 'add_ln33_4' <Predicate = (!icmp_ln27)> <Delay = 5.30> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i8 %gmem, i64 %add_ln33_4" [Include/Convolution.c:33]   --->   Operation 86 'getelementptr' 'gmem_addr_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i8 %gmem, i64 %add_ln33_2" [Include/Convolution.c:33]   --->   Operation 87 'getelementptr' 'gmem_addr_2' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i8 %gmem, i64 %add_ln33_1" [Include/Convolution.c:33]   --->   Operation 88 'getelementptr' 'gmem_addr_3' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (1.87ns)   --->   "%add_ln28 = add i7 %select_ln27, i7 1" [Include/Convolution.c:28]   --->   Operation 89 'add' 'add_ln28' <Predicate = (!icmp_ln27)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (1.58ns)   --->   "%store_ln27 = store i7 %select_ln27_1, i7 %indvar" [Include/Convolution.c:27]   --->   Operation 90 'store' 'store_ln27' <Predicate = (!icmp_ln27)> <Delay = 1.58>
ST_2 : Operation 91 [1/1] (1.58ns)   --->   "%store_ln28 = store i7 %add_ln28, i7 %indvar48" [Include/Convolution.c:28]   --->   Operation 91 'store' 'store_ln28' <Predicate = (!icmp_ln27)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 92 [1/1] (7.30ns)   --->   "%empty_20 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i8, i8 %gmem_addr, i64 126" [Include/Convolution.c:28]   --->   Operation 92 'writereq' 'empty_20' <Predicate = (!icmp_ln27 & or_ln27)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln28 = br void %VITIS_LOOP_31_4.split" [Include/Convolution.c:28]   --->   Operation 93 'br' 'br_ln28' <Predicate = (!icmp_ln27 & or_ln27)> <Delay = 0.00>
ST_3 : Operation 94 [8/8] (7.30ns)   --->   "%empty_17 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_1, i64 3" [Include/Convolution.c:33]   --->   Operation 94 'readreq' 'empty_17' <Predicate = (!icmp_ln27)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 95 [7/8] (7.30ns)   --->   "%empty_17 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_1, i64 3" [Include/Convolution.c:33]   --->   Operation 95 'readreq' 'empty_17' <Predicate = (!icmp_ln27)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 96 [6/8] (7.30ns)   --->   "%empty_17 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_1, i64 3" [Include/Convolution.c:33]   --->   Operation 96 'readreq' 'empty_17' <Predicate = (!icmp_ln27)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 97 [5/8] (7.30ns)   --->   "%empty_17 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_1, i64 3" [Include/Convolution.c:33]   --->   Operation 97 'readreq' 'empty_17' <Predicate = (!icmp_ln27)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 98 [8/8] (7.30ns)   --->   "%empty_18 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_2, i64 3" [Include/Convolution.c:33]   --->   Operation 98 'readreq' 'empty_18' <Predicate = (!icmp_ln27)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 99 [4/8] (7.30ns)   --->   "%empty_17 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_1, i64 3" [Include/Convolution.c:33]   --->   Operation 99 'readreq' 'empty_17' <Predicate = (!icmp_ln27)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 100 [7/8] (7.30ns)   --->   "%empty_18 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_2, i64 3" [Include/Convolution.c:33]   --->   Operation 100 'readreq' 'empty_18' <Predicate = (!icmp_ln27)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 101 [3/8] (7.30ns)   --->   "%empty_17 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_1, i64 3" [Include/Convolution.c:33]   --->   Operation 101 'readreq' 'empty_17' <Predicate = (!icmp_ln27)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 102 [6/8] (7.30ns)   --->   "%empty_18 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_2, i64 3" [Include/Convolution.c:33]   --->   Operation 102 'readreq' 'empty_18' <Predicate = (!icmp_ln27)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 103 [2/8] (7.30ns)   --->   "%empty_17 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_1, i64 3" [Include/Convolution.c:33]   --->   Operation 103 'readreq' 'empty_17' <Predicate = (!icmp_ln27)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 104 [5/8] (7.30ns)   --->   "%empty_18 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_2, i64 3" [Include/Convolution.c:33]   --->   Operation 104 'readreq' 'empty_18' <Predicate = (!icmp_ln27)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 105 [8/8] (7.30ns)   --->   "%empty_19 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_3, i64 3" [Include/Convolution.c:33]   --->   Operation 105 'readreq' 'empty_19' <Predicate = (!icmp_ln27)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 106 [1/8] (7.30ns)   --->   "%empty_17 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_1, i64 3" [Include/Convolution.c:33]   --->   Operation 106 'readreq' 'empty_17' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 107 [4/8] (7.30ns)   --->   "%empty_18 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_2, i64 3" [Include/Convolution.c:33]   --->   Operation 107 'readreq' 'empty_18' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 108 [7/8] (7.30ns)   --->   "%empty_19 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_3, i64 3" [Include/Convolution.c:33]   --->   Operation 108 'readreq' 'empty_19' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 109 [1/1] (7.30ns)   --->   "%gmem_addr_1_read = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_addr_1" [Include/Convolution.c:33]   --->   Operation 109 'read' 'gmem_addr_1_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 110 [3/8] (7.30ns)   --->   "%empty_18 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_2, i64 3" [Include/Convolution.c:33]   --->   Operation 110 'readreq' 'empty_18' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 111 [6/8] (7.30ns)   --->   "%empty_19 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_3, i64 3" [Include/Convolution.c:33]   --->   Operation 111 'readreq' 'empty_19' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 112 [1/1] (7.30ns)   --->   "%gmem_addr_1_read_1 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_addr_1" [Include/Convolution.c:33]   --->   Operation 112 'read' 'gmem_addr_1_read_1' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 113 [2/8] (7.30ns)   --->   "%empty_18 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_2, i64 3" [Include/Convolution.c:33]   --->   Operation 113 'readreq' 'empty_18' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 114 [5/8] (7.30ns)   --->   "%empty_19 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_3, i64 3" [Include/Convolution.c:33]   --->   Operation 114 'readreq' 'empty_19' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 115 [1/1] (7.30ns)   --->   "%gmem_addr_1_read_2 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_addr_1" [Include/Convolution.c:33]   --->   Operation 115 'read' 'gmem_addr_1_read_2' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln33_2 = zext i8 %gmem_addr_1_read" [Include/Convolution.c:33]   --->   Operation 116 'zext' 'zext_ln33_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln33_3 = zext i8 %gmem_addr_1_read_1" [Include/Convolution.c:33]   --->   Operation 117 'zext' 'zext_ln33_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 118 [1/8] (7.30ns)   --->   "%empty_18 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_2, i64 3" [Include/Convolution.c:33]   --->   Operation 118 'readreq' 'empty_18' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 119 [4/8] (7.30ns)   --->   "%empty_19 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_3, i64 3" [Include/Convolution.c:33]   --->   Operation 119 'readreq' 'empty_19' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 120 [1/1] (1.91ns)   --->   "%add_ln33_6 = add i9 %zext_ln33_3, i9 %zext_ln33_2" [Include/Convolution.c:33]   --->   Operation 120 'add' 'add_ln33_6' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 121 [1/1] (7.30ns)   --->   "%gmem_addr_2_read = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_addr_2" [Include/Convolution.c:33]   --->   Operation 121 'read' 'gmem_addr_2_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 122 [3/8] (7.30ns)   --->   "%empty_19 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_3, i64 3" [Include/Convolution.c:33]   --->   Operation 122 'readreq' 'empty_19' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln33_4 = zext i8 %gmem_addr_1_read_2" [Include/Convolution.c:33]   --->   Operation 123 'zext' 'zext_ln33_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 124 [1/1] (7.30ns)   --->   "%gmem_addr_2_read_1 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_addr_2" [Include/Convolution.c:33]   --->   Operation 124 'read' 'gmem_addr_2_read_1' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln33_5 = zext i8 %gmem_addr_2_read" [Include/Convolution.c:33]   --->   Operation 125 'zext' 'zext_ln33_5' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 126 [2/8] (7.30ns)   --->   "%empty_19 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_3, i64 3" [Include/Convolution.c:33]   --->   Operation 126 'readreq' 'empty_19' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln33_11 = zext i9 %add_ln33_6" [Include/Convolution.c:33]   --->   Operation 127 'zext' 'zext_ln33_11' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 128 [1/1] (1.91ns)   --->   "%add_ln33_7 = add i9 %zext_ln33_4, i9 %zext_ln33_5" [Include/Convolution.c:33]   --->   Operation 128 'add' 'add_ln33_7' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln33_12 = zext i9 %add_ln33_7" [Include/Convolution.c:33]   --->   Operation 129 'zext' 'zext_ln33_12' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 130 [1/1] (1.82ns)   --->   "%add_ln33_8 = add i10 %zext_ln33_12, i10 %zext_ln33_11" [Include/Convolution.c:33]   --->   Operation 130 'add' 'add_ln33_8' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 131 [1/1] (7.30ns)   --->   "%gmem_addr_2_read_2 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_addr_2" [Include/Convolution.c:33]   --->   Operation 131 'read' 'gmem_addr_2_read_2' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 132 [1/8] (7.30ns)   --->   "%empty_19 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_3, i64 3" [Include/Convolution.c:33]   --->   Operation 132 'readreq' 'empty_19' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 133 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %gmem_addr_2_read_1, i3 0" [Include/Convolution.c:33]   --->   Operation 133 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i11 %shl_ln" [Include/Convolution.c:30]   --->   Operation 134 'zext' 'zext_ln30' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln33_13 = zext i10 %add_ln33_8" [Include/Convolution.c:33]   --->   Operation 135 'zext' 'zext_ln33_13' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 136 [1/1] (1.63ns)   --->   "%sub_ln33 = sub i12 %zext_ln30, i12 %zext_ln33_13" [Include/Convolution.c:33]   --->   Operation 136 'sub' 'sub_ln33' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 137 [1/1] (7.30ns)   --->   "%gmem_addr_3_read = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_addr_3" [Include/Convolution.c:33]   --->   Operation 137 'read' 'gmem_addr_3_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln33_7 = zext i8 %gmem_addr_2_read_2" [Include/Convolution.c:33]   --->   Operation 138 'zext' 'zext_ln33_7' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 139 [1/1] (7.30ns)   --->   "%gmem_addr_3_read_1 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_addr_3" [Include/Convolution.c:33]   --->   Operation 139 'read' 'gmem_addr_3_read_1' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln33_8 = zext i8 %gmem_addr_3_read" [Include/Convolution.c:33]   --->   Operation 140 'zext' 'zext_ln33_8' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 141 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln33_1 = sub i12 %sub_ln33, i12 %zext_ln33_7" [Include/Convolution.c:33]   --->   Operation 141 'sub' 'sub_ln33_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 142 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%sub_ln33_2 = sub i12 %sub_ln33_1, i12 %zext_ln33_8" [Include/Convolution.c:33]   --->   Operation 142 'sub' 'sub_ln33_2' <Predicate = true> <Delay = 3.78> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 163 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 163 'ret' 'ret_ln0' <Predicate = (icmp_ln27)> <Delay = 1.58>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 143 [1/1] (7.30ns)   --->   "%gmem_addr_3_read_2 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_addr_3" [Include/Convolution.c:33]   --->   Operation 143 'read' 'gmem_addr_3_read_2' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 6.12>
ST_20 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln33_9 = zext i8 %gmem_addr_3_read_1" [Include/Convolution.c:33]   --->   Operation 144 'zext' 'zext_ln33_9' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln33_10 = zext i8 %gmem_addr_3_read_2" [Include/Convolution.c:33]   --->   Operation 145 'zext' 'zext_ln33_10' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 146 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sum_3 = sub i12 %sub_ln33_2, i12 %zext_ln33_9" [Include/Convolution.c:33]   --->   Operation 146 'sub' 'sum_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 147 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%sum = sub i12 %sum_3, i12 %zext_ln33_10" [Include/Convolution.c:33]   --->   Operation 147 'sub' 'sum' <Predicate = true> <Delay = 3.78> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 148 [1/1] (0.00ns)   --->   "%trunc_ln30 = trunc i12 %sum" [Include/Convolution.c:30]   --->   Operation 148 'trunc' 'trunc_ln30' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %sum, i32 11" [Include/Convolution.c:36]   --->   Operation 149 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 150 [1/1] (0.69ns)   --->   "%sum_2 = select i1 %tmp_2, i11 0, i11 %trunc_ln30" [Include/Convolution.c:36]   --->   Operation 150 'select' 'sum_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i3 @_ssdm_op_PartSelect.i3.i11.i32.i32, i11 %sum_2, i32 8, i32 10" [Include/Convolution.c:37]   --->   Operation 151 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 152 [1/1] (1.65ns)   --->   "%icmp_ln37 = icmp_ne  i3 %tmp_3, i3 0" [Include/Convolution.c:37]   --->   Operation 152 'icmp' 'icmp_ln37' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 153 [1/1] (0.00ns)   --->   "%trunc_ln38 = trunc i11 %sum_2" [Include/Convolution.c:38]   --->   Operation 153 'trunc' 'trunc_ln38' <Predicate = true> <Delay = 0.00>

State 21 <SV = 20> <Delay = 1.24>
ST_21 : Operation 154 [1/1] (1.24ns)   --->   "%select_ln38 = select i1 %icmp_ln37, i8 255, i8 %trunc_ln38" [Include/Convolution.c:38]   --->   Operation 154 'select' 'select_ln38' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 155 [1/1] (0.00ns)   --->   "%specpipeline_ln29 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [Include/Convolution.c:29]   --->   Operation 155 'specpipeline' 'specpipeline_ln29' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 156 [1/1] (7.30ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %gmem_addr, i8 %select_ln38, i1 1" [Include/Convolution.c:38]   --->   Operation 156 'write' 'write_ln38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 157 [5/5] (7.30ns)   --->   "%empty = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem_addr" [Include/Convolution.c:27]   --->   Operation 157 'writeresp' 'empty' <Predicate = (icmp_ln28_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 158 [4/5] (7.30ns)   --->   "%empty = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem_addr" [Include/Convolution.c:27]   --->   Operation 158 'writeresp' 'empty' <Predicate = (icmp_ln28_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 159 [3/5] (7.30ns)   --->   "%empty = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem_addr" [Include/Convolution.c:27]   --->   Operation 159 'writeresp' 'empty' <Predicate = (icmp_ln28_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 160 [2/5] (7.30ns)   --->   "%empty = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem_addr" [Include/Convolution.c:27]   --->   Operation 160 'writeresp' 'empty' <Predicate = (icmp_ln28_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 7.30>
ST_27 : Operation 161 [1/5] (7.30ns)   --->   "%empty = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem_addr" [Include/Convolution.c:27]   --->   Operation 161 'writeresp' 'empty' <Predicate = (icmp_ln28_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln28 = br void %new.latch.VITIS_LOOP_31_4.split" [Include/Convolution.c:28]   --->   Operation 162 'br' 'br_ln28' <Predicate = (icmp_ln28_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 6.321ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln28', Include/Convolution.c:28) of constant 1 on local variable 'j', Include/Convolution.c:28 [15]  (1.588 ns)
	'load' operation 7 bit ('j', Include/Convolution.c:33) on local variable 'j', Include/Convolution.c:28 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln28', Include/Convolution.c:28) [31]  (1.870 ns)
	'select' operation 7 bit ('select_ln27_1', Include/Convolution.c:27) [34]  (0.993 ns)
	'add' operation 7 bit ('add_ln27', Include/Convolution.c:27) [106]  (1.870 ns)
	'store' operation 0 bit ('store_ln27', Include/Convolution.c:27) of variable 'add_ln27', Include/Convolution.c:27 on local variable 'add_ln271' [114]  (0.000 ns)

 <State 2>: 7.040ns
The critical path consists of the following:
	'add' operation 64 bit ('add_ln33', Include/Convolution.c:33) [48]  (3.520 ns)
	'add' operation 64 bit ('add_ln33_1', Include/Convolution.c:33) [52]  (3.520 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_20', Include/Convolution.c:28) on port 'gmem' (Include/Convolution.c:28) [42]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_17', Include/Convolution.c:33) on port 'gmem' (Include/Convolution.c:33) [59]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_17', Include/Convolution.c:33) on port 'gmem' (Include/Convolution.c:33) [59]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_17', Include/Convolution.c:33) on port 'gmem' (Include/Convolution.c:33) [59]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_17', Include/Convolution.c:33) on port 'gmem' (Include/Convolution.c:33) [59]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_17', Include/Convolution.c:33) on port 'gmem' (Include/Convolution.c:33) [59]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_17', Include/Convolution.c:33) on port 'gmem' (Include/Convolution.c:33) [59]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_17', Include/Convolution.c:33) on port 'gmem' (Include/Convolution.c:33) [59]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_1_read', Include/Convolution.c:33) on port 'gmem' (Include/Convolution.c:33) [60]  (7.300 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_1_read_1', Include/Convolution.c:33) on port 'gmem' (Include/Convolution.c:33) [61]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_1_read_2', Include/Convolution.c:33) on port 'gmem' (Include/Convolution.c:33) [62]  (7.300 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_2_read', Include/Convolution.c:33) on port 'gmem' (Include/Convolution.c:33) [70]  (7.300 ns)

 <State 15>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_2_read_1', Include/Convolution.c:33) on port 'gmem' (Include/Convolution.c:33) [71]  (7.300 ns)

 <State 16>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_2_read_2', Include/Convolution.c:33) on port 'gmem' (Include/Convolution.c:33) [72]  (7.300 ns)

 <State 17>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_3_read', Include/Convolution.c:33) on port 'gmem' (Include/Convolution.c:33) [77]  (7.300 ns)

 <State 18>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_3_read_1', Include/Convolution.c:33) on port 'gmem' (Include/Convolution.c:33) [78]  (7.300 ns)

 <State 19>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_3_read_2', Include/Convolution.c:33) on port 'gmem' (Include/Convolution.c:33) [79]  (7.300 ns)

 <State 20>: 6.128ns
The critical path consists of the following:
	'sub' operation 12 bit ('sum_3', Include/Convolution.c:33) [94]  (0.000 ns)
	'sub' operation 12 bit ('sum', Include/Convolution.c:33) [95]  (3.786 ns)
	'select' operation 11 bit ('sum', Include/Convolution.c:36) [98]  (0.692 ns)
	'icmp' operation 1 bit ('icmp_ln37', Include/Convolution.c:37) [100]  (1.650 ns)

 <State 21>: 1.248ns
The critical path consists of the following:
	'select' operation 8 bit ('select_ln38', Include/Convolution.c:38) [102]  (1.248 ns)

 <State 22>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln38', Include/Convolution.c:38) on port 'gmem' (Include/Convolution.c:38) [103]  (7.300 ns)

 <State 23>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty', Include/Convolution.c:27) on port 'gmem' (Include/Convolution.c:27) [109]  (7.300 ns)

 <State 24>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty', Include/Convolution.c:27) on port 'gmem' (Include/Convolution.c:27) [109]  (7.300 ns)

 <State 25>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty', Include/Convolution.c:27) on port 'gmem' (Include/Convolution.c:27) [109]  (7.300 ns)

 <State 26>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty', Include/Convolution.c:27) on port 'gmem' (Include/Convolution.c:27) [109]  (7.300 ns)

 <State 27>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty', Include/Convolution.c:27) on port 'gmem' (Include/Convolution.c:27) [109]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
