read -sv run_verilog_mid/adder_32b_10_80_8fbff19719657d4da26cd27642f07b40.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_10_80_8fbff19719657d4da26cd27642f07b40_yosys.v
