/*
 * Copyright (c) 2021, NVIDIA CORPORATION.  All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful, but WITHOUT
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
 * more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program.  If not, see <http://www.gnu.org/licenses/>.
 */
#include <t18x-common-modules/tegra186-camera-avt_csi2-a00.dtsi>
#include "dt-bindings/clock/tegra186-clock.h"

#include "tegra210-camera-rbpcv3-imx477.dtsi"

#define CAM0_RST_L     TEGRA_MAIN_GPIO(R, 5)
#define CAMERA_I2C_MUX_BUS(x) (0x1E + x)
#define CAM1_PWDN		TEGRA_GPIO(S, 7)

/ {
    host1x {
		i2c@546c0000 {
			rbpcv3_imx477_a@1a {
				status = "disabled";
				clocks = <&tegra_car TEGRA210_CLK_CLK_OUT_3>;
				clock-names = "clk_out_3";
				clock-frequency = <24000000>;
				mclk = "clk_out_3";
				reset-gpios = <&gpio CAM1_PWDN GPIO_ACTIVE_HIGH>;
			};
		};
	};

    gpio@6000d000 {
		camera-control-output-low {
			gpio-hog;
			output-low;
			gpios = < CAM1_PWDN 0 >;
			label = "cam1-pwdn";
		};
	};
};

/* camera control gpio definitions */
/ {
	i2c@3180000 {
		avt_csi2_a@3c {
			clocks = <&tegra_car TEGRA186_CLK_EXTPERIPH1>,
			       <&tegra_car TEGRA186_CLK_PLLP_OUT0>;
			clock-names = "extperiph1", "pllp_grtba";
			mclk = "extperiph1";
		};
	};
};


/* camera control gpio definitions */
/ {
	i2c@3160000 {
		avt_csi2_b@3c {
			clocks = <&tegra_car TEGRA186_CLK_EXTPERIPH1>,
			       <&tegra_car TEGRA186_CLK_PLLP_OUT0>;
			clock-names = "extperiph1", "pllp_grtba";
			mclk = "extperiph1";
		};
	};
};


/* camera control gpio definitions */
/ {
	i2c@c240000 {
		avt_csi2_c@3c {
			clocks = <&tegra_car TEGRA186_CLK_EXTPERIPH2>,
					 <&tegra_car TEGRA186_CLK_PLLP_OUT0>;
			clock-names = "extperiph2", "pllp_grtba";
			mclk = "extperiph2";
		};
	};
};
