

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-90ec3399763d7c8512cfe7dc193473086c38ca38_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   62 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,32 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  200 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          1,1,1,1,4,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          2,8,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    2 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           1 # Interconnection network mode
-inter_config_file   config_kepler_islip.icnt # Interconnection network config file
-icnt_in_buffer_limit                   64 # in_buffer_limit
-icnt_out_buffer_limit                   64 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   35 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:16:128:24,L:R:m:N:L,T:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:2,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:8:128:4,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:32,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         1 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      82 # L1 Hit Latency
-gpgpu_smem_latency                     3 # smem Latency
-gpgpu_cache:dl1PrefL1 S:4:128:96,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared S:4:128:32,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                 8192 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    1 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      14 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    0 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    1 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                   12 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    6 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    1 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    1 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   35 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    0 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 6,4,0,2,1,6,4,0,2,1,12 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    0 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     6 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    0 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    2 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    0 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    0 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    8 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          32:32:32:32 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:16,L:B:m:L:P,A:256:64,16:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=8:RCD=16:RAS=37:RP=16:RC=52: CL=16:WL=6:CDLR=7:WR=16:nbkgrp=4:CCDL=4:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    3 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 837.0:837.0:837.0:1502.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     8 # minimal delay between activation of rows in different banks
RCD                                    16 # row to column delay
RAS                                    37 # time needed to activate row
RP                                     16 # time needed to precharge (deactivate) row
RC                                     52 # row cycle time
CDLR                                    7 # switching from write to read (changes tWTR)
WR                                     16 # last data-in to row precharge
CL                                     16 # CAS latency
WL                                      6 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    4 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 837000000.000000:837000000.000000:837000000.000000:1502000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000119474313023:0.00000000119474313023:0.00000000119474313023:0.00000000066577896138
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 14
GPGPU-Sim uArch:    0   1   2   3   4   5
GPGPU-Sim uArch:    6   7   8   9  10  11
GPGPU-Sim uArch:   12  13  14  15  16  17
GPGPU-Sim uArch:   18  19  20  21  22  23
GPGPU-Sim uArch:   24  25  26  27  28  29
GPGPU-Sim uArch:   30  31  32  33  34  35
GPGPU-Sim uArch:   36  37
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 14
GPGPU-Sim uArch:    0   1   2   3   4   5
GPGPU-Sim uArch:    6   7   8   9  10  11
GPGPU-Sim uArch:   12  13  14  15  16  17
GPGPU-Sim uArch:   18  19  20  21  22  23
GPGPU-Sim uArch:   24  25  26  27  28  29
GPGPU-Sim uArch:   30  31  32  33  34  35
GPGPU-Sim uArch:   36  37
69b85e189661d10d6e5f492790654874  /home/ishan/COA/Lab4/gpu-rodinia/cuda/pathfinder/a.out
Extracting PTX file and ptxas options    1: a.1.sm_52.ptx -arch=sm_52
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/ishan/COA/Lab4/gpu-rodinia/cuda/pathfinder/a.out
self exe links to: /home/ishan/COA/Lab4/gpu-rodinia/cuda/pathfinder/a.out
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/ishan/COA/Lab4/gpu-rodinia/cuda/pathfinder/a.out
Running md5sum using "md5sum /home/ishan/COA/Lab4/gpu-rodinia/cuda/pathfinder/a.out "
self exe links to: /home/ishan/COA/Lab4/gpu-rodinia/cuda/pathfinder/a.out
Extracting specific PTX file named a.1.sm_52.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z14dynproc_kerneliPiS_S_iiii : hostFun 0x0x5621880c5ba4, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing a.1.sm_52.ptx
GPGPU-Sim PTX: allocating shared region for "_ZZ14dynproc_kerneliPiS_S_iiiiE4prev" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14dynproc_kerneliPiS_S_iiiiE6result" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14dynproc_kerneliPiS_S_iiii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file a.1.sm_52.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from a.1.sm_52.ptx
GPGPU-Sim PTX: Kernel '_Z14dynproc_kerneliPiS_S_iiii' : regs=18, lmem=0, smem=2048, cmem=368
pyramidHeight: 20
gridSize: [10000]
border:[20]
blockSize: 256
blockGrid:[47]
targetBlock:[216]
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffecfe78c4c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffecfe78c40..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffecfe78c38..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffecfe78c30..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffecfe78c48..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffecfe78c2c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffecfe78ce0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffecfe78ce8..

GPGPU-Sim PTX: cudaLaunch for 0x0x5621880c5ba4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: Finding dominators for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: reconvergence points for _Z14dynproc_kerneliPiS_S_iiii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x0c0 (a.1.sm_52.ptx:61) @!%p3 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x110 (a.1.sm_52.ptx:75) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0c8 (a.1.sm_52.ptx:62) bra.uni BB0_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0d0 (a.1.sm_52.ptx:65) cvta.to.global.u64 %rd4, %rd2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x120 (a.1.sm_52.ptx:77) @%p4 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (a.1.sm_52.ptx:157) and.b16 %rs6, %rs8, 255;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x208 (a.1.sm_52.ptx:109) @!%p12 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b8 (a.1.sm_52.ptx:135) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x210 (a.1.sm_52.ptx:110) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x218 (a.1.sm_52.ptx:113) ld.shared.u32 %r70, [%r2];
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2c8 (a.1.sm_52.ptx:137) @%p15 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (a.1.sm_52.ptx:157) and.b16 %rs6, %rs8, 255;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x2d8 (a.1.sm_52.ptx:140) @%p16 bra BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x310 (a.1.sm_52.ptx:150) bar.sync 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x330 (a.1.sm_52.ptx:154) @%p17 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (a.1.sm_52.ptx:157) and.b16 %rs6, %rs8, 255;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x348 (a.1.sm_52.ptx:159) @%p18 bra BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x390 (a.1.sm_52.ptx:171) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14dynproc_kerneliPiS_S_iiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14dynproc_kerneliPiS_S_iiii'.
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (47,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
Destroy streams for kernel 1: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 1 
gpu_sim_cycle = 15221
gpu_sim_insn = 12710760
gpu_ipc =     835.0805
gpu_tot_sim_cycle = 15221
gpu_tot_sim_insn = 12710760
gpu_tot_ipc =     835.0805
gpu_tot_issued_cta = 47
gpu_occupancy = 41.4841% 
gpu_tot_occupancy = 41.4841% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.5009
partiton_level_parallism_total  =       2.5009
partiton_level_parallism_util =       3.5800
partiton_level_parallism_util_total  =       3.5800
L2_BW  =      67.5996 GB/Sec
L2_BW_total  =      67.5996 GB/Sec
gpu_total_sim_rate=508430

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 225037
	L1I_total_cache_misses = 2816
	L1I_total_cache_miss_rate = 0.0125
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 2632
	L1C_total_cache_misses = 896
	L1C_total_cache_miss_rate = 0.3404
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3052
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1736
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 896
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3052
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 222221
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2816
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 2632
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 225037

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3052
ctas_completed 47, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1373, 1373, 1373, 1379, 1374, 1380, 1382, 1365, 1378, 1379, 1377, 1373, 1382, 1386, 1383, 1377, 1378, 1381, 1381, 1381, 1378, 1387, 1376, 1379, 1380, 1384, 1384, 1381, 1384, 1388, 1383, 1390, 
gpgpu_n_tot_thrd_icount = 13941152
gpgpu_n_tot_w_icount = 435661
gpgpu_n_stall_shd_mem = 32830
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 36366
gpgpu_n_mem_write_global = 1574
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 229320
gpgpu_n_store_insn = 10000
gpgpu_n_shmem_insn = 1306720
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 84224
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3052
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3052
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 29778
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:57980	W0_Idle:101727	W0_Scoreboard:310514	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:3219	W13:2484	W14:2484	W15:2484	W16:2484	W17:2484	W18:2484	W19:2484	W20:3035	W21:2484	W22:2484	W23:2484	W24:2484	W25:2484	W26:2484	W27:2484	W28:2484	W29:2484	W30:2484	W31:2484	W32:384695
single_issue_nums: WS0:68771	WS1:68701	WS2:68649	WS3:68832	
dual_issue_nums: WS0:20141	WS1:20176	WS2:20202	WS3:19835	
traffic_breakdown_coretomem[CONST_ACC_R] = 112 {8:14,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 290928 {8:36366,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 62960 {40:1574,}
traffic_breakdown_coretomem[INST_ACC_R] = 896 {8:112,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1120 {40:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1454640 {40:36366,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 12592 {8:1574,}
traffic_breakdown_memtocore[INST_ACC_R] = 17920 {40:448,}
maxmflatency = 395 
max_icnt2mem_latency = 68 
maxmrqlatency = 32 
max_icnt2sh_latency = 98 
averagemflatency = 251 
avg_icnt2mem_latency = 10 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 14 
mrq_lat_table:19830 	3140 	1603 	1079 	630 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	18892 	19076 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	18627 	15200 	2533 	1669 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	8028 	17240 	10598 	2037 	65 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	22 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      6768      6083      8070      8075      8686      8685      9491      9471     10159     10158     10873     10881     11481     11463     12277     12284 
dram[1]:      6064      5764      8104      8102      8702      8702      9466      9457     10130     10138     10868     10868     11460     11493     12289     12289 
dram[2]:      5695      5710      8099      8097      8725      8724      9442      9438     10138     10133     10927     10917     11468     11466     12287     12285 
dram[3]:      5738      7284      8123      8109      8717      8712      9466      9449     10130     10133     10915     10927     11471     11484     12284     12299 
dram[4]:      7317      7313      8107      8110      8859      8858      9443      9452     10141     10138     10887     10881     11473     11471     12297     12235 
dram[5]:      7307      7306      8116      8096      8865      8878      9450      9497     10143     10151     10873     10924     11489     11487     12233     12238 
dram[6]:      7335      7297      8095      8100      8876      8873      9511      9506     10148     10167     10921     10897     11479     11477     12230     12228 
dram[7]:      7293      7298      8105      8118      8908      8904      9503      9528     10191     10192     10900     10905     11481     11481     12224     12223 
dram[8]:      7316      7312      8123      8082      8882      8868      9472      9471     10182     10162     10921     10926     11487     11476     12245     12294 
dram[9]:      7307      7303      8080      8095      8863      8859      9467      9452     10160     10170     10913     10910     11476     11502     12292     12297 
dram[10]:      7326      7321      8068      8065      8889      8858      9450      9459     10169     10168     10879     10878     11501     11513     12296     12292 
dram[11]:      7340      7335      8086      8073      8854      8869      9457      9454     10165     10182     10888     10874     11509     11501     12294     12279 
average row accesses per activate:
dram[0]: 47.000000 46.000000 72.000000 72.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 
dram[1]: 46.000000 61.333332 72.000000 72.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 
dram[2]: 61.333332 61.333332 74.000000 74.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 
dram[3]: 61.333332 61.333332 74.000000 74.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 
dram[4]: 90.000000 90.000000 74.000000 74.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 
dram[5]: 90.000000 90.000000 74.000000 74.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 
dram[6]: 90.000000 90.000000 74.000000 74.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 
dram[7]: 90.000000 90.000000 72.000000 72.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 
dram[8]: 90.000000 90.000000 72.000000 72.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 
dram[9]: 90.000000 90.000000 72.000000 72.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 
dram[10]: 90.000000 90.000000 72.000000 72.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 
dram[11]: 90.000000 90.000000 72.000000 72.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 
average row locality = 26284/251 = 104.717133
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       188       184       144       144       128       128       128       128       128       128       128       128       128       128       128       128 
dram[1]:       184       184       144       144       128       128       128       128       128       128       128       128       128       128       128       128 
dram[2]:       184       184       148       148       128       128       128       128       128       128       128       128       128       128       128       128 
dram[3]:       184       184       148       148       128       128       128       128       128       128       128       128       128       128       128       128 
dram[4]:       180       180       148       148       128       128       128       128       128       128       128       128       128       128       128       128 
dram[5]:       180       180       148       148       128       128       128       128       128       128       128       128       128       128       128       128 
dram[6]:       180       180       148       148       128       128       128       128       128       128       128       128       128       128       128       128 
dram[7]:       180       180       144       144       128       128       128       128       128       128       128       128       128       128       128       128 
dram[8]:       180       180       144       144       128       128       128       128       128       128       128       128       128       128       128       128 
dram[9]:       180       180       144       144       128       128       128       128       128       128       128       128       128       128       128       128 
dram[10]:       180       180       144       144       128       128       128       128       128       128       128       128       128       128       128       128 
dram[11]:       180       180       144       144       128       128       128       128       128       128       128       128       128       128       128       128 
total dram reads = 26284
bank skew: 188/128 = 1.47
chip skew: 2200/2184 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        403       362       402       399       377       383       361       352       341       345       343       347       351       345       344       344
dram[1]:        406       372       401       391       381       365       348       364       347       344       349       339       344       349       349       352
dram[2]:        364       368       403       398       364       367       357       346       341       342       349       350       339       341       339       342
dram[3]:        379       369       393       393       370       387       354       361       346       349       342       344       346       347       342       346
dram[4]:        368       382       395       389       372       359       350       352       356       344       343       348       350       346       338       344
dram[5]:        380       365       401       412       377       378       361       364       332       345       346       341       343       341       356       339
dram[6]:        373       392       389       398       368       387       356       351       350       347       348       349       344       347       336       346
dram[7]:        376       384       401       392       376       371       355       355       347       346       341       344       355       349       343       340
dram[8]:        384       368       398       411       366       376       351       368       345       346       344       345       339       342       352       351
dram[9]:        374       387       401       401       368       374       366       350       349       358       353       352       344       348       343       352
dram[10]:        378       382       400       399       374       372       356       361       350       349       344       343       360       352       351       345
dram[11]:        388       382       408       403       372       375       350       360       350       343       350       344       342       350       347       352
maximum mf latency per bank:
dram[0]:        329       319       299       299       326       323       292       278       283       289       285       278       287       291       293       306
dram[1]:        395       346       309       297       365       326       295       288       280       290       285       276       281       287       305       285
dram[2]:        332       323       300       323       312       331       277       286       286       279       283       283       289       285       285       276
dram[3]:        315       326       311       301       331       318       285       287       295       291       296       287       282       293       270       287
dram[4]:        308       316       297       302       317       302       289       290       283       278       283       288       285       286       282       278
dram[5]:        319       310       314       317       328       325       283       279       282       282       288       281       282       282       275       290
dram[6]:        308       330       302       329       316       341       293       281       291       281       285       283       285       283       291       286
dram[7]:        329       307       293       294       306       306       285       291       280       285       283       279       295       281       287       284
dram[8]:        312       298       308       295       306       319       279       285       282       286       281       295       285       287       288       304
dram[9]:        316       323       293       294       309       329       289       294       289       283       284       288       289       295       308       295
dram[10]:        314       321       294       291       314       317       282       306       292       282       287       281       292       290       291       294
dram[11]:        340       337       297       290       325       318       292       314       277       288       285       294       292       291       283       277
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=27313 n_nop=25057 n_act=38 n_pre=22 n_ref_event=94702031002272 n_req=2196 n_rd=2196 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1608
n_activity=10733 dram_eff=0.4092
bk0: 188a 26855i bk1: 184a 26840i bk2: 144a 26929i bk3: 144a 26935i bk4: 128a 27018i bk5: 128a 26973i bk6: 128a 27012i bk7: 128a 27022i bk8: 128a 27029i bk9: 128a 26999i bk10: 128a 27021i bk11: 128a 27039i bk12: 128a 27018i bk13: 128a 27046i bk14: 128a 27027i bk15: 128a 27026i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989071
Row_Buffer_Locality_read = 0.989071
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.265545
Bank_Level_Parallism_Col = 0.676253
Bank_Level_Parallism_Ready = 1.058743
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.160803 
total_CMD = 27313 
util_bw = 4392 
Wasted_Col = 2024 
Wasted_Row = 167 
Idle = 20730 

BW Util Bottlenecks: 
RCDc_limit = 439 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1727 
rwq = 0 
CCDLc_limit_alone = 1727 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27313 
n_nop = 25057 
Read = 2196 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 22 
n_ref = 94702031002272 
n_req = 2196 
total_req = 2196 

Dual Bus Interface Util: 
issued_total_row = 60 
issued_total_col = 2196 
Row_Bus_Util =  0.002197 
CoL_Bus_Util = 0.080401 
Either_Row_CoL_Bus_Util = 0.082598 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.233625 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.233625
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=27313 n_nop=25061 n_act=38 n_pre=22 n_ref_event=94702031861904 n_req=2192 n_rd=2192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1605
n_activity=10524 dram_eff=0.4166
bk0: 184a 26835i bk1: 184a 26827i bk2: 144a 26945i bk3: 144a 26962i bk4: 128a 27021i bk5: 128a 27007i bk6: 128a 26995i bk7: 128a 27008i bk8: 128a 27033i bk9: 128a 27027i bk10: 128a 27040i bk11: 128a 27046i bk12: 128a 27045i bk13: 128a 27025i bk14: 128a 27026i bk15: 128a 26991i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989507
Row_Buffer_Locality_read = 0.989507
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.264483
Bank_Level_Parallism_Col = 1.229219
Bank_Level_Parallism_Ready = 1.047902
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.229219 

BW Util details:
bwutil = 0.160510 
total_CMD = 27313 
util_bw = 4384 
Wasted_Col = 1994 
Wasted_Row = 169 
Idle = 20766 

BW Util Bottlenecks: 
RCDc_limit = 492 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1674 
rwq = 0 
CCDLc_limit_alone = 1674 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27313 
n_nop = 25061 
Read = 2192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 22 
n_ref = 94702031861904 
n_req = 2192 
total_req = 2192 

Dual Bus Interface Util: 
issued_total_row = 60 
issued_total_col = 2192 
Row_Bus_Util =  0.002197 
CoL_Bus_Util = 0.080255 
Either_Row_CoL_Bus_Util = 0.082452 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.247941 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.247941
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=27313 n_nop=25053 n_act=38 n_pre=22 n_ref_event=0 n_req=2200 n_rd=2200 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1611
n_activity=10783 dram_eff=0.408
bk0: 184a 26880i bk1: 184a 26857i bk2: 148a 26931i bk3: 148a 26937i bk4: 128a 26985i bk5: 128a 26999i bk6: 128a 27025i bk7: 128a 26994i bk8: 128a 27019i bk9: 128a 27037i bk10: 128a 27022i bk11: 128a 27046i bk12: 128a 27063i bk13: 128a 27010i bk14: 128a 27052i bk15: 128a 27029i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990000
Row_Buffer_Locality_read = 0.990000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.244536
Bank_Level_Parallism_Col = 1.216197
Bank_Level_Parallism_Ready = 1.041345
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.216197 

BW Util details:
bwutil = 0.161095 
total_CMD = 27313 
util_bw = 4400 
Wasted_Col = 2069 
Wasted_Row = 186 
Idle = 20658 

BW Util Bottlenecks: 
RCDc_limit = 474 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1744 
rwq = 0 
CCDLc_limit_alone = 1744 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27313 
n_nop = 25053 
Read = 2200 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 22 
n_ref = 0 
n_req = 2200 
total_req = 2200 

Dual Bus Interface Util: 
issued_total_row = 60 
issued_total_col = 2200 
Row_Bus_Util =  0.002197 
CoL_Bus_Util = 0.080548 
Either_Row_CoL_Bus_Util = 0.082744 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.192399 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.192399
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=27313 n_nop=25053 n_act=38 n_pre=22 n_ref_event=0 n_req=2200 n_rd=2200 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1611
n_activity=10339 dram_eff=0.4256
bk0: 184a 26834i bk1: 184a 26832i bk2: 148a 26932i bk3: 148a 26953i bk4: 128a 27027i bk5: 128a 26998i bk6: 128a 26986i bk7: 128a 27012i bk8: 128a 27016i bk9: 128a 27008i bk10: 128a 27018i bk11: 128a 27027i bk12: 128a 27037i bk13: 128a 27010i bk14: 128a 27058i bk15: 128a 27021i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990000
Row_Buffer_Locality_read = 0.990000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.249283
Bank_Level_Parallism_Col = 1.220863
Bank_Level_Parallism_Ready = 1.044051
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.220863 

BW Util details:
bwutil = 0.161095 
total_CMD = 27313 
util_bw = 4400 
Wasted_Col = 2053 
Wasted_Row = 177 
Idle = 20683 

BW Util Bottlenecks: 
RCDc_limit = 447 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1721 
rwq = 0 
CCDLc_limit_alone = 1721 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27313 
n_nop = 25053 
Read = 2200 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 22 
n_ref = 0 
n_req = 2200 
total_req = 2200 

Dual Bus Interface Util: 
issued_total_row = 60 
issued_total_col = 2200 
Row_Bus_Util =  0.002197 
CoL_Bus_Util = 0.080548 
Either_Row_CoL_Bus_Util = 0.082744 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.231245 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.231245
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=27313 n_nop=25065 n_act=36 n_pre=20 n_ref_event=0 n_req=2192 n_rd=2192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1605
n_activity=10505 dram_eff=0.4173
bk0: 180a 26890i bk1: 180a 26903i bk2: 148a 26959i bk3: 148a 26923i bk4: 128a 27029i bk5: 128a 27006i bk6: 128a 26997i bk7: 128a 27021i bk8: 128a 26985i bk9: 128a 27034i bk10: 128a 27028i bk11: 128a 27032i bk12: 128a 27044i bk13: 128a 27036i bk14: 128a 27043i bk15: 128a 27025i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990876
Row_Buffer_Locality_read = 0.990876
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.268297
Bank_Level_Parallism_Col = 1.242038
Bank_Level_Parallism_Ready = 1.054288
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.242038 

BW Util details:
bwutil = 0.160510 
total_CMD = 27313 
util_bw = 4384 
Wasted_Col = 1886 
Wasted_Row = 156 
Idle = 20887 

BW Util Bottlenecks: 
RCDc_limit = 453 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1593 
rwq = 0 
CCDLc_limit_alone = 1593 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27313 
n_nop = 25065 
Read = 2192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 2192 
total_req = 2192 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 2192 
Row_Bus_Util =  0.002050 
CoL_Bus_Util = 0.080255 
Either_Row_CoL_Bus_Util = 0.082305 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.204408 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.204408
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=27313 n_nop=25065 n_act=36 n_pre=20 n_ref_event=0 n_req=2192 n_rd=2192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1605
n_activity=10977 dram_eff=0.3994
bk0: 180a 26897i bk1: 180a 26875i bk2: 148a 26938i bk3: 148a 26960i bk4: 128a 26994i bk5: 128a 26980i bk6: 128a 27028i bk7: 128a 27022i bk8: 128a 27043i bk9: 128a 27064i bk10: 128a 27026i bk11: 128a 27048i bk12: 128a 27050i bk13: 128a 27010i bk14: 128a 27062i bk15: 128a 27060i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990876
Row_Buffer_Locality_read = 0.990876
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.229105
Bank_Level_Parallism_Col = 1.004582
Bank_Level_Parallism_Ready = 1.045600
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.160510 
total_CMD = 27313 
util_bw = 4384 
Wasted_Col = 2069 
Wasted_Row = 160 
Idle = 20700 

BW Util Bottlenecks: 
RCDc_limit = 409 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1781 
rwq = 0 
CCDLc_limit_alone = 1781 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27313 
n_nop = 25065 
Read = 2192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 2192 
total_req = 2192 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 2192 
Row_Bus_Util =  0.002050 
CoL_Bus_Util = 0.080255 
Either_Row_CoL_Bus_Util = 0.082305 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.193534 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.193534
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=27313 n_nop=25065 n_act=36 n_pre=20 n_ref_event=4568229571824690154 n_req=2192 n_rd=2192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1605
n_activity=10889 dram_eff=0.4026
bk0: 180a 26922i bk1: 180a 26854i bk2: 148a 26952i bk3: 148a 26939i bk4: 128a 26979i bk5: 128a 26970i bk6: 128a 27012i bk7: 128a 27041i bk8: 128a 27032i bk9: 128a 27034i bk10: 128a 27041i bk11: 128a 27026i bk12: 128a 27030i bk13: 128a 27022i bk14: 128a 27039i bk15: 128a 27033i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990876
Row_Buffer_Locality_read = 0.990876
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.241084
Bank_Level_Parallism_Col = 1.219300
Bank_Level_Parallism_Ready = 1.065693
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.219300 

BW Util details:
bwutil = 0.160510 
total_CMD = 27313 
util_bw = 4384 
Wasted_Col = 2062 
Wasted_Row = 179 
Idle = 20688 

BW Util Bottlenecks: 
RCDc_limit = 459 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1737 
rwq = 0 
CCDLc_limit_alone = 1737 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27313 
n_nop = 25065 
Read = 2192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 4568229571824690154 
n_req = 2192 
total_req = 2192 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 2192 
Row_Bus_Util =  0.002050 
CoL_Bus_Util = 0.080255 
Either_Row_CoL_Bus_Util = 0.082305 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.217662 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.217662
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=27313 n_nop=25073 n_act=36 n_pre=20 n_ref_event=0 n_req=2184 n_rd=2184 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1599
n_activity=10580 dram_eff=0.4129
bk0: 180a 26863i bk1: 180a 26865i bk2: 144a 26939i bk3: 144a 26974i bk4: 128a 27020i bk5: 128a 26982i bk6: 128a 27042i bk7: 128a 27007i bk8: 128a 27021i bk9: 128a 27024i bk10: 128a 27030i bk11: 128a 27048i bk12: 128a 27025i bk13: 128a 27039i bk14: 128a 27011i bk15: 128a 27042i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990842
Row_Buffer_Locality_read = 0.990842
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.266854
Bank_Level_Parallism_Col = 1.233750
Bank_Level_Parallism_Ready = 1.059982
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.233750 

BW Util details:
bwutil = 0.159924 
total_CMD = 27313 
util_bw = 4368 
Wasted_Col = 1943 
Wasted_Row = 151 
Idle = 20851 

BW Util Bottlenecks: 
RCDc_limit = 431 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1667 
rwq = 0 
CCDLc_limit_alone = 1667 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27313 
n_nop = 25073 
Read = 2184 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 2184 
total_req = 2184 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 2184 
Row_Bus_Util =  0.002050 
CoL_Bus_Util = 0.079962 
Either_Row_CoL_Bus_Util = 0.082012 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.207886 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.207886
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=27313 n_nop=25073 n_act=36 n_pre=20 n_ref_event=0 n_req=2184 n_rd=2184 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1599
n_activity=10426 dram_eff=0.419
bk0: 180a 26873i bk1: 180a 26862i bk2: 144a 26979i bk3: 144a 26981i bk4: 128a 27007i bk5: 128a 27012i bk6: 128a 27040i bk7: 128a 27007i bk8: 128a 27029i bk9: 128a 27012i bk10: 128a 27034i bk11: 128a 26986i bk12: 128a 27058i bk13: 128a 27018i bk14: 128a 27036i bk15: 128a 27012i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990842
Row_Buffer_Locality_read = 0.990842
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.260930
Bank_Level_Parallism_Col = 1.237328
Bank_Level_Parallism_Ready = 1.056725
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.237328 

BW Util details:
bwutil = 0.159924 
total_CMD = 27313 
util_bw = 4368 
Wasted_Col = 1924 
Wasted_Row = 167 
Idle = 20854 

BW Util Bottlenecks: 
RCDc_limit = 415 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1630 
rwq = 0 
CCDLc_limit_alone = 1630 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27313 
n_nop = 25073 
Read = 2184 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 2184 
total_req = 2184 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 2184 
Row_Bus_Util =  0.002050 
CoL_Bus_Util = 0.079962 
Either_Row_CoL_Bus_Util = 0.082012 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.215648 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.215648
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=27313 n_nop=25073 n_act=36 n_pre=20 n_ref_event=0 n_req=2184 n_rd=2184 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1599
n_activity=10132 dram_eff=0.4311
bk0: 180a 26879i bk1: 180a 26857i bk2: 144a 26966i bk3: 144a 26933i bk4: 128a 27015i bk5: 128a 26981i bk6: 128a 27032i bk7: 128a 27005i bk8: 128a 27022i bk9: 128a 27041i bk10: 128a 27062i bk11: 128a 27015i bk12: 128a 27057i bk13: 128a 27019i bk14: 128a 27038i bk15: 128a 27039i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990842
Row_Buffer_Locality_read = 0.990842
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.279260
Bank_Level_Parallism_Col = 1.248853
Bank_Level_Parallism_Ready = 1.047619
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.248853 

BW Util details:
bwutil = 0.159924 
total_CMD = 27313 
util_bw = 4368 
Wasted_Col = 1855 
Wasted_Row = 148 
Idle = 20942 

BW Util Bottlenecks: 
RCDc_limit = 412 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1584 
rwq = 0 
CCDLc_limit_alone = 1584 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27313 
n_nop = 25073 
Read = 2184 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 2184 
total_req = 2184 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 2184 
Row_Bus_Util =  0.002050 
CoL_Bus_Util = 0.079962 
Either_Row_CoL_Bus_Util = 0.082012 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.212353 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.212353
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=27313 n_nop=25073 n_act=36 n_pre=20 n_ref_event=0 n_req=2184 n_rd=2184 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1599
n_activity=10491 dram_eff=0.4164
bk0: 180a 26896i bk1: 180a 26889i bk2: 144a 26953i bk3: 144a 26945i bk4: 128a 27024i bk5: 128a 26995i bk6: 128a 27021i bk7: 128a 27024i bk8: 128a 27024i bk9: 128a 27041i bk10: 128a 27056i bk11: 128a 27044i bk12: 128a 27026i bk13: 128a 27057i bk14: 128a 27047i bk15: 128a 27037i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990842
Row_Buffer_Locality_read = 0.990842
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.276123
Bank_Level_Parallism_Col = 1.236448
Bank_Level_Parallism_Ready = 1.038444
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.236448 

BW Util details:
bwutil = 0.159924 
total_CMD = 27313 
util_bw = 4368 
Wasted_Col = 1861 
Wasted_Row = 104 
Idle = 20980 

BW Util Bottlenecks: 
RCDc_limit = 421 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1580 
rwq = 0 
CCDLc_limit_alone = 1580 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27313 
n_nop = 25073 
Read = 2184 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 2184 
total_req = 2184 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 2184 
Row_Bus_Util =  0.002050 
CoL_Bus_Util = 0.079962 
Either_Row_CoL_Bus_Util = 0.082012 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.203603 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.203603
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=27313 n_nop=25073 n_act=36 n_pre=20 n_ref_event=0 n_req=2184 n_rd=2184 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1599
n_activity=10477 dram_eff=0.4169
bk0: 180a 26861i bk1: 180a 26878i bk2: 144a 26971i bk3: 144a 26921i bk4: 128a 26996i bk5: 128a 26957i bk6: 128a 27001i bk7: 128a 26992i bk8: 128a 27015i bk9: 128a 27008i bk10: 128a 27039i bk11: 128a 27052i bk12: 128a 27066i bk13: 128a 27017i bk14: 128a 27060i bk15: 128a 27021i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990842
Row_Buffer_Locality_read = 0.990842
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.282200
Bank_Level_Parallism_Col = 1.252759
Bank_Level_Parallism_Ready = 1.049451
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.252759 

BW Util details:
bwutil = 0.159924 
total_CMD = 27313 
util_bw = 4368 
Wasted_Col = 1931 
Wasted_Row = 137 
Idle = 20877 

BW Util Bottlenecks: 
RCDc_limit = 438 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1635 
rwq = 0 
CCDLc_limit_alone = 1635 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27313 
n_nop = 25073 
Read = 2184 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 2184 
total_req = 2184 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 2184 
Row_Bus_Util =  0.002050 
CoL_Bus_Util = 0.079962 
Either_Row_CoL_Bus_Util = 0.082012 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.225790 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.22579

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1665, Miss = 1167, Miss_rate = 0.701, Pending_hits = 487, Reservation_fails = 0
L2_cache_bank[1]: Access = 1636, Miss = 1161, Miss_rate = 0.710, Pending_hits = 455, Reservation_fails = 0
L2_cache_bank[2]: Access = 1639, Miss = 1163, Miss_rate = 0.710, Pending_hits = 452, Reservation_fails = 0
L2_cache_bank[3]: Access = 1638, Miss = 1162, Miss_rate = 0.709, Pending_hits = 456, Reservation_fails = 0
L2_cache_bank[4]: Access = 1641, Miss = 1165, Miss_rate = 0.710, Pending_hits = 451, Reservation_fails = 0
L2_cache_bank[5]: Access = 1631, Miss = 1165, Miss_rate = 0.714, Pending_hits = 431, Reservation_fails = 0
L2_cache_bank[6]: Access = 1640, Miss = 1166, Miss_rate = 0.711, Pending_hits = 444, Reservation_fails = 0
L2_cache_bank[7]: Access = 1644, Miss = 1165, Miss_rate = 0.709, Pending_hits = 434, Reservation_fails = 0
L2_cache_bank[8]: Access = 1579, Miss = 1161, Miss_rate = 0.735, Pending_hits = 401, Reservation_fails = 0
L2_cache_bank[9]: Access = 1576, Miss = 1162, Miss_rate = 0.737, Pending_hits = 399, Reservation_fails = 0
L2_cache_bank[10]: Access = 1585, Miss = 1161, Miss_rate = 0.732, Pending_hits = 403, Reservation_fails = 0
L2_cache_bank[11]: Access = 1583, Miss = 1161, Miss_rate = 0.733, Pending_hits = 408, Reservation_fails = 0
L2_cache_bank[12]: Access = 1576, Miss = 1162, Miss_rate = 0.737, Pending_hits = 402, Reservation_fails = 0
L2_cache_bank[13]: Access = 1590, Miss = 1161, Miss_rate = 0.730, Pending_hits = 415, Reservation_fails = 0
L2_cache_bank[14]: Access = 1582, Miss = 1157, Miss_rate = 0.731, Pending_hits = 409, Reservation_fails = 0
L2_cache_bank[15]: Access = 1576, Miss = 1159, Miss_rate = 0.735, Pending_hits = 409, Reservation_fails = 0
L2_cache_bank[16]: Access = 1578, Miss = 1157, Miss_rate = 0.733, Pending_hits = 413, Reservation_fails = 0
L2_cache_bank[17]: Access = 1580, Miss = 1157, Miss_rate = 0.732, Pending_hits = 406, Reservation_fails = 0
L2_cache_bank[18]: Access = 1576, Miss = 1159, Miss_rate = 0.735, Pending_hits = 403, Reservation_fails = 0
L2_cache_bank[19]: Access = 1583, Miss = 1157, Miss_rate = 0.731, Pending_hits = 413, Reservation_fails = 0
L2_cache_bank[20]: Access = 1584, Miss = 1157, Miss_rate = 0.730, Pending_hits = 419, Reservation_fails = 0
L2_cache_bank[21]: Access = 1579, Miss = 1159, Miss_rate = 0.734, Pending_hits = 411, Reservation_fails = 0
L2_cache_bank[22]: Access = 1580, Miss = 1157, Miss_rate = 0.732, Pending_hits = 419, Reservation_fails = 0
L2_cache_bank[23]: Access = 1575, Miss = 1157, Miss_rate = 0.735, Pending_hits = 414, Reservation_fails = 0
L2_total_cache_accesses = 38416
L2_total_cache_misses = 27858
L2_total_cache_miss_rate = 0.7252
L2_total_cache_pending_hits = 10154
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9732
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6563
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 19687
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 313
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1261
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 396
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 24
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 36366
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1574
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 448
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.072

icnt_total_pkts_mem_to_simt=38416
icnt_total_pkts_simt_to_mem=38066
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.82351
	minimum = 5
	maximum = 96
Network latency average = 8.81828
	minimum = 5
	maximum = 96
Slowest packet = 3376
Flit latency average = 8.81828
	minimum = 5
	maximum = 96
Slowest flit = 3376
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.132231
	minimum = 0.103475 (at node 37)
	maximum = 0.216083 (at node 1)
Accepted packet rate average = 0.132231
	minimum = 0.103475 (at node 37)
	maximum = 0.217726 (at node 1)
Injected flit rate average = 0.132231
	minimum = 0.103475 (at node 37)
	maximum = 0.216083 (at node 1)
Accepted flit rate average= 0.132231
	minimum = 0.103475 (at node 37)
	maximum = 0.217726 (at node 1)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.82351 (1 samples)
	minimum = 5 (1 samples)
	maximum = 96 (1 samples)
Network latency average = 8.81828 (1 samples)
	minimum = 5 (1 samples)
	maximum = 96 (1 samples)
Flit latency average = 8.81828 (1 samples)
	minimum = 5 (1 samples)
	maximum = 96 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.132231 (1 samples)
	minimum = 0.103475 (1 samples)
	maximum = 0.216083 (1 samples)
Accepted packet rate average = 0.132231 (1 samples)
	minimum = 0.103475 (1 samples)
	maximum = 0.217726 (1 samples)
Injected flit rate average = 0.132231 (1 samples)
	minimum = 0.103475 (1 samples)
	maximum = 0.216083 (1 samples)
Accepted flit rate average = 0.132231 (1 samples)
	minimum = 0.103475 (1 samples)
	maximum = 0.217726 (1 samples)
Injected packet size average = 1 (1 samples)
Accepted packet size average = 1 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 25 sec (25 sec)
gpgpu_simulation_rate = 508430 (inst/sec)
gpgpu_simulation_rate = 608 (cycle/sec)
gpgpu_silicon_slowdown = 1376644x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffecfe78c4c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffecfe78c40..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffecfe78c38..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffecfe78c30..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffecfe78c48..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffecfe78c2c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffecfe78ce0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffecfe78ce8..

GPGPU-Sim PTX: cudaLaunch for 0x0x5621880c5ba4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (47,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
Destroy streams for kernel 2: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 2 
gpu_sim_cycle = 13088
gpu_sim_insn = 12710760
gpu_ipc =     971.1766
gpu_tot_sim_cycle = 28309
gpu_tot_sim_insn = 25421520
gpu_tot_ipc =     898.0013
gpu_tot_issued_cta = 94
gpu_occupancy = 41.1086% 
gpu_tot_occupancy = 41.3106% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.8988
partiton_level_parallism_total  =       2.6849
partiton_level_parallism_util =       3.5205
partiton_level_parallism_util_total  =       3.5500
L2_BW  =      77.6425 GB/Sec
L2_BW_total  =      72.2427 GB/Sec
gpu_total_sim_rate=540883

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 450074
	L1I_total_cache_misses = 2816
	L1I_total_cache_miss_rate = 0.0063
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 5264
	L1C_total_cache_misses = 896
	L1C_total_cache_miss_rate = 0.1702
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3052
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 4368
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 896
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3052
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 447258
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2816
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 5264
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 450074

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3052
ctas_completed 94, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
2753, 2760, 2759, 2767, 2756, 2765, 2759, 2745, 2761, 2762, 2766, 2759, 2762, 2766, 2768, 2758, 2761, 2766, 2758, 2769, 2763, 2777, 2765, 2766, 1380, 1384, 1384, 1381, 1384, 1388, 1383, 1390, 
gpgpu_n_tot_thrd_icount = 27882304
gpgpu_n_tot_w_icount = 871322
gpgpu_n_stall_shd_mem = 62608
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 72732
gpgpu_n_mem_write_global = 3148
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 458640
gpgpu_n_store_insn = 20000
gpgpu_n_shmem_insn = 2613440
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 168448
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3052
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3052
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 59556
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:96606	W0_Idle:111956	W0_Scoreboard:615836	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:6438	W13:4968	W14:4968	W15:4968	W16:4968	W17:4968	W18:4968	W19:4968	W20:6070	W21:4968	W22:4968	W23:4968	W24:4968	W25:4968	W26:4968	W27:4968	W28:4968	W29:4968	W30:4968	W31:4968	W32:769390
single_issue_nums: WS0:137372	WS1:137240	WS2:137190	WS3:137336	
dual_issue_nums: WS0:40367	WS1:40433	WS2:40458	WS3:39834	
traffic_breakdown_coretomem[CONST_ACC_R] = 112 {8:14,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 581856 {8:72732,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 125920 {40:3148,}
traffic_breakdown_coretomem[INST_ACC_R] = 896 {8:112,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1120 {40:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2909280 {40:72732,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 25184 {8:3148,}
traffic_breakdown_memtocore[INST_ACC_R] = 17920 {40:448,}
maxmflatency = 395 
max_icnt2mem_latency = 68 
maxmrqlatency = 34 
max_icnt2sh_latency = 98 
averagemflatency = 248 
avg_icnt2mem_latency = 9 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 14 
mrq_lat_table:39006 	6166 	2945 	1752 	1726 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	39949 	35959 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	38241 	32209 	3813 	1706 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	17395 	34914 	20110 	3424 	65 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	48 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      6768      6083      8070      8075      8686      8685      9491      9471     10159     10158     10873     10881     11481     11463     12277     12284 
dram[1]:      6064      5764      8104      8102      8702      8702      9466      9457     10130     10138     10868     10868     11460     11493     12289     12289 
dram[2]:      5695      5715      8099      8097      8725      8724      9442      9438     10138     10133     10927     10917     11468     11466     12287     12285 
dram[3]:      5738      7284      8123      8109      8717      8712      9466      9449     10130     10133     10915     10927     11471     11484     12284     12299 
dram[4]:      7317      7313      8107      8110      8859      8858      9443      9452     10141     10138     10887     10881     11473     11471     12297     12235 
dram[5]:      7307      7306      8116      8096      8865      8878      9450      9497     10143     10151     10873     10924     11489     11487     12233     12238 
dram[6]:      7335      7297      8095      8100      8876      8873      9511      9506     10148     10167     10921     10897     11479     11477     12230     12228 
dram[7]:      7293      7298      8105      8118      8908      8904      9503      9528     10191     10192     10900     10905     11481     11481     12224     12223 
dram[8]:      7316      7312      8123      8082      8882      8868      9472      9471     10182     10162     10921     10926     11487     11476     12245     12294 
dram[9]:      7307      7303      8080      8095      8863      8859      9467      9452     10160     10170     10913     10910     11476     11502     12292     12297 
dram[10]:      7326      7321      8068      8065      8889      8858      9450      9459     10169     10168     10879     10878     11501     11513     12296     12292 
dram[11]:      7340      7335      8086      8073      8854      8869      9457      9454     10165     10182     10888     10874     11509     11501     12294     12279 
average row accesses per activate:
dram[0]: 45.428570 44.857143 48.166668 47.833332 67.000000 67.000000 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 
dram[1]: 45.000000 52.500000 47.666668 47.833332 67.000000 67.000000 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 
dram[2]: 52.500000 52.500000 48.333332 48.333332 67.000000 67.000000 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 
dram[3]: 52.500000 52.500000 48.500000 48.333332 67.000000 67.000000 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 
dram[4]: 62.200001 62.200001 48.333332 48.500000 67.000000 67.000000 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 
dram[5]: 62.200001 62.200001 48.333332 48.333332 67.000000 67.000000 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 
dram[6]: 62.200001 62.200001 48.500000 48.333332 67.000000 67.000000 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 
dram[7]: 62.200001 62.400002 48.333332 48.500000 67.000000 67.000000 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 
dram[8]: 62.200001 62.200001 48.333332 48.333332 67.000000 67.000000 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 
dram[9]: 62.400002 62.200001 48.500000 48.333332 67.000000 67.000000 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 
dram[10]: 62.200001 62.400002 48.333332 48.500000 67.000000 67.000000 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 
dram[11]: 62.200001 62.200001 48.333332 48.333332 67.000000 67.000000 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 
average row locality = 51608/731 = 70.599182
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       318       314       289       287       268       268       256       256       256       256       256       256       256       256       256       256 
dram[1]:       315       315       286       287       268       268       256       256       256       256       256       256       256       256       256       256 
dram[2]:       315       315       290       290       268       268       256       256       256       256       256       256       256       256       256       256 
dram[3]:       315       315       291       290       268       268       256       256       256       256       256       256       256       256       256       256 
dram[4]:       311       311       290       291       268       268       256       256       256       256       256       256       256       256       256       256 
dram[5]:       311       311       290       290       268       268       256       256       256       256       256       256       256       256       256       256 
dram[6]:       311       311       291       290       268       268       256       256       256       256       256       256       256       256       256       256 
dram[7]:       311       312       290       291       268       268       256       256       256       256       256       256       256       256       256       256 
dram[8]:       311       311       290       290       268       268       256       256       256       256       256       256       256       256       256       256 
dram[9]:       312       311       291       290       268       268       256       256       256       256       256       256       256       256       256       256 
dram[10]:       311       312       290       291       268       268       256       256       256       256       256       256       256       256       256       256 
dram[11]:       311       311       290       290       268       268       256       256       256       256       256       256       256       256       256       256 
total dram reads = 51608
bank skew: 318/256 = 1.24
chip skew: 4307/4298 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        415       391       403       395       368       366       360       359       350       349       349       348       344       347       349       348
dram[1]:        418       397       396       396       370       368       357       360       346       350       347       341       345       345       351       350
dram[2]:        394       394       396       390       359       365       359       348       352       348       350       353       344       346       340       345
dram[3]:        399       400       394       392       370       372       354       358       349       352       342       349       351       342       345       345
dram[4]:        395       401       391       392       364       361       353       356       353       344       348       342       347       349       342       346
dram[5]:        404       397       401       403       372       369       359       361       342       351       345       343       343       342       348       340
dram[6]:        397       410       388       395       361       373       355       354       347       348       347       347       351       347       342       345
dram[7]:        401       404       397       389       367       362       357       356       347       347       346       343       347       347       343       344
dram[8]:        404       397       394       403       362       372       356       366       342       349       341       346       345       340       347       347
dram[9]:        400       406       396       390       362       368       362       350       356       351       348       348       344       356       345       349
dram[10]:        402       406       399       397       374       367       355       364       348       354       345       347       349       342       351       348
dram[11]:        409       403       395       396       366       371       358       360       351       344       350       348       346       350       347       348
maximum mf latency per bank:
dram[0]:        329       319       299       299       326       323       300       294       295       294       286       280       290       302       293       306
dram[1]:        395       346       309       297       365       326       308       298       295       290       285       296       294       287       309       287
dram[2]:        332       323       300       323       312       331       283       286       297       294       295       292       291       291       292       294
dram[3]:        315       326       320       301       331       318       289       301       302       293       296       291       292       293       301       302
dram[4]:        308       316       297       302       317       317       290       299       305       300       287       288       287       286       294       286
dram[5]:        319       310       314       317       328       325       301       291       291       289       291       281       298       288       283       290
dram[6]:        308       330       302       329       316       341       294       294       291       295       288       285       290       290       291       287
dram[7]:        329       307       293       294       306       306       299       298       292       305       283       282       298       288       288       287
dram[8]:        312       298       308       295       306       319       291       309       293       293       290       295       285       287       288       304
dram[9]:        316       323       298       296       309       329       296       305       289       289       284       288       303       295       308       295
dram[10]:        314       321       294       295       314       317       294       306       308       290       287       298       292       290       293       294
dram[11]:        340       337       297       290       325       318       298       314       296       314       288       294       296       304       287       285
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=50798 n_nop=46354 n_act=78 n_pre=62 n_ref_event=94702031002272 n_req=4304 n_rd=4304 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1695
n_activity=21283 dram_eff=0.4045
bk0: 318a 50000i bk1: 314a 49998i bk2: 289a 50062i bk3: 287a 50063i bk4: 268a 50110i bk5: 268a 50074i bk6: 256a 50166i bk7: 256a 50184i bk8: 256a 50192i bk9: 256a 50177i bk10: 256a 50196i bk11: 256a 50219i bk12: 256a 50209i bk13: 256a 50235i bk14: 256a 50210i bk15: 256a 50188i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985130
Row_Buffer_Locality_read = 0.985130
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.293419
Bank_Level_Parallism_Col = 0.676253
Bank_Level_Parallism_Ready = 1.056433
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.169455 
total_CMD = 50798 
util_bw = 8608 
Wasted_Col = 3845 
Wasted_Row = 440 
Idle = 37905 

BW Util Bottlenecks: 
RCDc_limit = 872 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3276 
rwq = 0 
CCDLc_limit_alone = 3276 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50798 
n_nop = 46354 
Read = 4304 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 78 
n_pre = 62 
n_ref = 94702031002272 
n_req = 4304 
total_req = 4304 

Dual Bus Interface Util: 
issued_total_row = 140 
issued_total_col = 4304 
Row_Bus_Util =  0.002756 
CoL_Bus_Util = 0.084728 
Either_Row_CoL_Bus_Util = 0.087484 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.259951 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.259951
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=50798 n_nop=46359 n_act=78 n_pre=62 n_ref_event=94702031861904 n_req=4299 n_rd=4299 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1693
n_activity=20964 dram_eff=0.4101
bk0: 315a 50003i bk1: 315a 49979i bk2: 286a 50044i bk3: 287a 50056i bk4: 268a 50128i bk5: 268a 50094i bk6: 256a 50150i bk7: 256a 50162i bk8: 256a 50190i bk9: 256a 50182i bk10: 256a 50236i bk11: 256a 50243i bk12: 256a 50218i bk13: 256a 50223i bk14: 256a 50189i bk15: 256a 50133i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985345
Row_Buffer_Locality_read = 0.985345
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.286487
Bank_Level_Parallism_Col = 1.243167
Bank_Level_Parallism_Ready = 1.058153
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.243167 

BW Util details:
bwutil = 0.169259 
total_CMD = 50798 
util_bw = 8598 
Wasted_Col = 3870 
Wasted_Row = 467 
Idle = 37863 

BW Util Bottlenecks: 
RCDc_limit = 948 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3250 
rwq = 0 
CCDLc_limit_alone = 3250 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50798 
n_nop = 46359 
Read = 4299 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 78 
n_pre = 62 
n_ref = 94702031861904 
n_req = 4299 
total_req = 4299 

Dual Bus Interface Util: 
issued_total_row = 140 
issued_total_col = 4299 
Row_Bus_Util =  0.002756 
CoL_Bus_Util = 0.084629 
Either_Row_CoL_Bus_Util = 0.087385 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.260837 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.260837
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=50798 n_nop=46352 n_act=78 n_pre=62 n_ref_event=0 n_req=4306 n_rd=4306 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1695
n_activity=21396 dram_eff=0.4025
bk0: 315a 50016i bk1: 315a 50025i bk2: 290a 50046i bk3: 290a 50070i bk4: 268a 50088i bk5: 268a 50094i bk6: 256a 50171i bk7: 256a 50162i bk8: 256a 50192i bk9: 256a 50186i bk10: 256a 50177i bk11: 256a 50208i bk12: 256a 50243i bk13: 256a 50197i bk14: 256a 50264i bk15: 256a 50214i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985601
Row_Buffer_Locality_read = 0.985601
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.263063
Bank_Level_Parallism_Col = 1.225511
Bank_Level_Parallism_Ready = 1.045244
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.225511 

BW Util details:
bwutil = 0.169534 
total_CMD = 50798 
util_bw = 8612 
Wasted_Col = 4020 
Wasted_Row = 522 
Idle = 37644 

BW Util Bottlenecks: 
RCDc_limit = 961 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3344 
rwq = 0 
CCDLc_limit_alone = 3344 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50798 
n_nop = 46352 
Read = 4306 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 78 
n_pre = 62 
n_ref = 0 
n_req = 4306 
total_req = 4306 

Dual Bus Interface Util: 
issued_total_row = 140 
issued_total_col = 4306 
Row_Bus_Util =  0.002756 
CoL_Bus_Util = 0.084767 
Either_Row_CoL_Bus_Util = 0.087523 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.226407 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.226407
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=50798 n_nop=46351 n_act=78 n_pre=62 n_ref_event=0 n_req=4307 n_rd=4307 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1696
n_activity=20910 dram_eff=0.412
bk0: 315a 49984i bk1: 315a 49984i bk2: 291a 50041i bk3: 290a 50083i bk4: 268a 50139i bk5: 268a 50061i bk6: 256a 50152i bk7: 256a 50170i bk8: 256a 50194i bk9: 256a 50171i bk10: 256a 50215i bk11: 256a 50175i bk12: 256a 50214i bk13: 256a 50186i bk14: 256a 50236i bk15: 256a 50221i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985605
Row_Buffer_Locality_read = 0.985605
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.276098
Bank_Level_Parallism_Col = 1.232604
Bank_Level_Parallism_Ready = 1.052656
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.232604 

BW Util details:
bwutil = 0.169574 
total_CMD = 50798 
util_bw = 8614 
Wasted_Col = 3974 
Wasted_Row = 447 
Idle = 37763 

BW Util Bottlenecks: 
RCDc_limit = 888 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3338 
rwq = 0 
CCDLc_limit_alone = 3338 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50798 
n_nop = 46351 
Read = 4307 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 78 
n_pre = 62 
n_ref = 0 
n_req = 4307 
total_req = 4307 

Dual Bus Interface Util: 
issued_total_row = 140 
issued_total_col = 4307 
Row_Bus_Util =  0.002756 
CoL_Bus_Util = 0.084787 
Either_Row_CoL_Bus_Util = 0.087543 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.251683 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.251683
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=50798 n_nop=46363 n_act=76 n_pre=60 n_ref_event=0 n_req=4299 n_rd=4299 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1693
n_activity=21308 dram_eff=0.4035
bk0: 311a 50030i bk1: 311a 50068i bk2: 290a 50063i bk3: 291a 50010i bk4: 268a 50164i bk5: 268a 50077i bk6: 256a 50179i bk7: 256a 50191i bk8: 256a 50169i bk9: 256a 50183i bk10: 256a 50187i bk11: 256a 50237i bk12: 256a 50247i bk13: 256a 50227i bk14: 256a 50221i bk15: 256a 50193i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986043
Row_Buffer_Locality_read = 0.986043
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.267806
Bank_Level_Parallism_Col = 1.230868
Bank_Level_Parallism_Ready = 1.053488
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.230868 

BW Util details:
bwutil = 0.169259 
total_CMD = 50798 
util_bw = 8598 
Wasted_Col = 3920 
Wasted_Row = 460 
Idle = 37820 

BW Util Bottlenecks: 
RCDc_limit = 943 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3262 
rwq = 0 
CCDLc_limit_alone = 3262 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50798 
n_nop = 46363 
Read = 4299 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 76 
n_pre = 60 
n_ref = 0 
n_req = 4299 
total_req = 4299 

Dual Bus Interface Util: 
issued_total_row = 136 
issued_total_col = 4299 
Row_Bus_Util =  0.002677 
CoL_Bus_Util = 0.084629 
Either_Row_CoL_Bus_Util = 0.087307 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.247923 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.247923
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=50798 n_nop=46364 n_act=76 n_pre=60 n_ref_event=0 n_req=4298 n_rd=4298 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1692
n_activity=21643 dram_eff=0.3972
bk0: 311a 50052i bk1: 311a 50050i bk2: 290a 50046i bk3: 290a 50066i bk4: 268a 50099i bk5: 268a 50099i bk6: 256a 50184i bk7: 256a 50207i bk8: 256a 50218i bk9: 256a 50236i bk10: 256a 50183i bk11: 256a 50223i bk12: 256a 50228i bk13: 256a 50218i bk14: 256a 50235i bk15: 256a 50260i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986040
Row_Buffer_Locality_read = 0.986040
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.255548
Bank_Level_Parallism_Col = 1.004582
Bank_Level_Parallism_Ready = 1.045581
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.169219 
total_CMD = 50798 
util_bw = 8596 
Wasted_Col = 4021 
Wasted_Row = 426 
Idle = 37755 

BW Util Bottlenecks: 
RCDc_limit = 878 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3447 
rwq = 0 
CCDLc_limit_alone = 3447 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50798 
n_nop = 46364 
Read = 4298 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 76 
n_pre = 60 
n_ref = 0 
n_req = 4298 
total_req = 4298 

Dual Bus Interface Util: 
issued_total_row = 136 
issued_total_col = 4298 
Row_Bus_Util =  0.002677 
CoL_Bus_Util = 0.084610 
Either_Row_CoL_Bus_Util = 0.087287 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.211544 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.211544
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=50798 n_nop=46363 n_act=76 n_pre=60 n_ref_event=4568229571824690154 n_req=4299 n_rd=4299 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1693
n_activity=21618 dram_eff=0.3977
bk0: 311a 50075i bk1: 311a 50022i bk2: 291a 50045i bk3: 290a 50040i bk4: 268a 50099i bk5: 268a 50080i bk6: 256a 50207i bk7: 256a 50200i bk8: 256a 50230i bk9: 256a 50202i bk10: 256a 50200i bk11: 256a 50227i bk12: 256a 50225i bk13: 256a 50208i bk14: 256a 50231i bk15: 256a 50191i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986043
Row_Buffer_Locality_read = 0.986043
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.242775
Bank_Level_Parallism_Col = 1.206475
Bank_Level_Parallism_Ready = 1.052326
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.206475 

BW Util details:
bwutil = 0.169259 
total_CMD = 50798 
util_bw = 8598 
Wasted_Col = 4127 
Wasted_Row = 480 
Idle = 37593 

BW Util Bottlenecks: 
RCDc_limit = 965 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3410 
rwq = 0 
CCDLc_limit_alone = 3410 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50798 
n_nop = 46363 
Read = 4299 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 76 
n_pre = 60 
n_ref = 4568229571824690154 
n_req = 4299 
total_req = 4299 

Dual Bus Interface Util: 
issued_total_row = 136 
issued_total_col = 4299 
Row_Bus_Util =  0.002677 
CoL_Bus_Util = 0.084629 
Either_Row_CoL_Bus_Util = 0.087307 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.249242 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.249242
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=50798 n_nop=46362 n_act=76 n_pre=60 n_ref_event=0 n_req=4300 n_rd=4300 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1693
n_activity=21379 dram_eff=0.4023
bk0: 311a 50013i bk1: 312a 50020i bk2: 290a 50023i bk3: 291a 50053i bk4: 268a 50130i bk5: 268a 50133i bk6: 256a 50229i bk7: 256a 50160i bk8: 256a 50196i bk9: 256a 50212i bk10: 256a 50221i bk11: 256a 50250i bk12: 256a 50194i bk13: 256a 50221i bk14: 256a 50233i bk15: 256a 50230i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986046
Row_Buffer_Locality_read = 0.986046
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.264451
Bank_Level_Parallism_Col = 1.217530
Bank_Level_Parallism_Ready = 1.054173
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.217530 

BW Util details:
bwutil = 0.169298 
total_CMD = 50798 
util_bw = 8600 
Wasted_Col = 3988 
Wasted_Row = 420 
Idle = 37790 

BW Util Bottlenecks: 
RCDc_limit = 935 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3378 
rwq = 0 
CCDLc_limit_alone = 3378 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50798 
n_nop = 46362 
Read = 4300 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 76 
n_pre = 60 
n_ref = 0 
n_req = 4300 
total_req = 4300 

Dual Bus Interface Util: 
issued_total_row = 136 
issued_total_col = 4300 
Row_Bus_Util =  0.002677 
CoL_Bus_Util = 0.084649 
Either_Row_CoL_Bus_Util = 0.087326 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.229576 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.229576
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=50798 n_nop=46364 n_act=76 n_pre=60 n_ref_event=0 n_req=4298 n_rd=4298 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1692
n_activity=21064 dram_eff=0.4081
bk0: 311a 50044i bk1: 311a 50009i bk2: 290a 50059i bk3: 290a 50061i bk4: 268a 50100i bk5: 268a 50068i bk6: 256a 50218i bk7: 256a 50162i bk8: 256a 50207i bk9: 256a 50220i bk10: 256a 50214i bk11: 256a 50175i bk12: 256a 50247i bk13: 256a 50191i bk14: 256a 50217i bk15: 256a 50204i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986040
Row_Buffer_Locality_read = 0.986040
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.276387
Bank_Level_Parallism_Col = 1.239040
Bank_Level_Parallism_Ready = 1.059056
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.239040 

BW Util details:
bwutil = 0.169219 
total_CMD = 50798 
util_bw = 8596 
Wasted_Col = 3840 
Wasted_Row = 483 
Idle = 37879 

BW Util Bottlenecks: 
RCDc_limit = 934 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3175 
rwq = 0 
CCDLc_limit_alone = 3175 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50798 
n_nop = 46364 
Read = 4298 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 76 
n_pre = 60 
n_ref = 0 
n_req = 4298 
total_req = 4298 

Dual Bus Interface Util: 
issued_total_row = 136 
issued_total_col = 4298 
Row_Bus_Util =  0.002677 
CoL_Bus_Util = 0.084610 
Either_Row_CoL_Bus_Util = 0.087287 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.234970 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.23497
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=50798 n_nop=46362 n_act=76 n_pre=60 n_ref_event=0 n_req=4300 n_rd=4300 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1693
n_activity=20950 dram_eff=0.4105
bk0: 312a 50021i bk1: 311a 49961i bk2: 291a 50102i bk3: 290a 50051i bk4: 268a 50107i bk5: 268a 50083i bk6: 256a 50216i bk7: 256a 50160i bk8: 256a 50183i bk9: 256a 50200i bk10: 256a 50244i bk11: 256a 50156i bk12: 256a 50225i bk13: 256a 50229i bk14: 256a 50262i bk15: 256a 50218i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986046
Row_Buffer_Locality_read = 0.986046
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.285399
Bank_Level_Parallism_Col = 1.239676
Bank_Level_Parallism_Ready = 1.056512
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.239676 

BW Util details:
bwutil = 0.169298 
total_CMD = 50798 
util_bw = 8600 
Wasted_Col = 3805 
Wasted_Row = 419 
Idle = 37974 

BW Util Bottlenecks: 
RCDc_limit = 909 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3183 
rwq = 0 
CCDLc_limit_alone = 3183 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50798 
n_nop = 46362 
Read = 4300 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 76 
n_pre = 60 
n_ref = 0 
n_req = 4300 
total_req = 4300 

Dual Bus Interface Util: 
issued_total_row = 136 
issued_total_col = 4300 
Row_Bus_Util =  0.002677 
CoL_Bus_Util = 0.084649 
Either_Row_CoL_Bus_Util = 0.087326 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.230048 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.230048
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=50798 n_nop=46362 n_act=76 n_pre=60 n_ref_event=0 n_req=4300 n_rd=4300 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1693
n_activity=21165 dram_eff=0.4063
bk0: 311a 50049i bk1: 312a 50013i bk2: 290a 50070i bk3: 291a 50019i bk4: 268a 50115i bk5: 268a 50117i bk6: 256a 50196i bk7: 256a 50187i bk8: 256a 50194i bk9: 256a 50200i bk10: 256a 50226i bk11: 256a 50213i bk12: 256a 50212i bk13: 256a 50232i bk14: 256a 50236i bk15: 256a 50185i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986046
Row_Buffer_Locality_read = 0.986046
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.277739
Bank_Level_Parallism_Col = 1.233904
Bank_Level_Parallism_Ready = 1.044630
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.233904 

BW Util details:
bwutil = 0.169298 
total_CMD = 50798 
util_bw = 8600 
Wasted_Col = 3848 
Wasted_Row = 416 
Idle = 37934 

BW Util Bottlenecks: 
RCDc_limit = 898 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3220 
rwq = 0 
CCDLc_limit_alone = 3220 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50798 
n_nop = 46362 
Read = 4300 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 76 
n_pre = 60 
n_ref = 0 
n_req = 4300 
total_req = 4300 

Dual Bus Interface Util: 
issued_total_row = 136 
issued_total_col = 4300 
Row_Bus_Util =  0.002677 
CoL_Bus_Util = 0.084649 
Either_Row_CoL_Bus_Util = 0.087326 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.240147 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.240147
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=50798 n_nop=46364 n_act=76 n_pre=60 n_ref_event=0 n_req=4298 n_rd=4298 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1692
n_activity=21076 dram_eff=0.4079
bk0: 311a 49993i bk1: 311a 50034i bk2: 290a 50069i bk3: 290a 50019i bk4: 268a 50110i bk5: 268a 50032i bk6: 256a 50176i bk7: 256a 50151i bk8: 256a 50193i bk9: 256a 50204i bk10: 256a 50220i bk11: 256a 50223i bk12: 256a 50258i bk13: 256a 50196i bk14: 256a 50250i bk15: 256a 50208i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986040
Row_Buffer_Locality_read = 0.986040
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.284474
Bank_Level_Parallism_Col = 1.243533
Bank_Level_Parallism_Ready = 1.043509
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.243533 

BW Util details:
bwutil = 0.169219 
total_CMD = 50798 
util_bw = 8596 
Wasted_Col = 3848 
Wasted_Row = 439 
Idle = 37915 

BW Util Bottlenecks: 
RCDc_limit = 937 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3225 
rwq = 0 
CCDLc_limit_alone = 3225 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50798 
n_nop = 46364 
Read = 4298 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 76 
n_pre = 60 
n_ref = 0 
n_req = 4298 
total_req = 4298 

Dual Bus Interface Util: 
issued_total_row = 136 
issued_total_col = 4298 
Row_Bus_Util =  0.002677 
CoL_Bus_Util = 0.084610 
Either_Row_CoL_Bus_Util = 0.087287 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.273672 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.273672

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3256, Miss = 2289, Miss_rate = 0.703, Pending_hits = 901, Reservation_fails = 0
L2_cache_bank[1]: Access = 3211, Miss = 2280, Miss_rate = 0.710, Pending_hits = 850, Reservation_fails = 0
L2_cache_bank[2]: Access = 3211, Miss = 2281, Miss_rate = 0.710, Pending_hits = 854, Reservation_fails = 0
L2_cache_bank[3]: Access = 3220, Miss = 2281, Miss_rate = 0.708, Pending_hits = 869, Reservation_fails = 0
L2_cache_bank[4]: Access = 3222, Miss = 2284, Miss_rate = 0.709, Pending_hits = 855, Reservation_fails = 0
L2_cache_bank[5]: Access = 3209, Miss = 2283, Miss_rate = 0.711, Pending_hits = 833, Reservation_fails = 0
L2_cache_bank[6]: Access = 3220, Miss = 2285, Miss_rate = 0.710, Pending_hits = 851, Reservation_fails = 0
L2_cache_bank[7]: Access = 3224, Miss = 2284, Miss_rate = 0.708, Pending_hits = 829, Reservation_fails = 0
L2_cache_bank[8]: Access = 3158, Miss = 2279, Miss_rate = 0.722, Pending_hits = 794, Reservation_fails = 0
L2_cache_bank[9]: Access = 3149, Miss = 2281, Miss_rate = 0.724, Pending_hits = 799, Reservation_fails = 0
L2_cache_bank[10]: Access = 3166, Miss = 2280, Miss_rate = 0.720, Pending_hits = 812, Reservation_fails = 0
L2_cache_bank[11]: Access = 3167, Miss = 2279, Miss_rate = 0.720, Pending_hits = 807, Reservation_fails = 0
L2_cache_bank[12]: Access = 3153, Miss = 2281, Miss_rate = 0.723, Pending_hits = 793, Reservation_fails = 0
L2_cache_bank[13]: Access = 3170, Miss = 2281, Miss_rate = 0.720, Pending_hits = 802, Reservation_fails = 0
L2_cache_bank[14]: Access = 3171, Miss = 2279, Miss_rate = 0.719, Pending_hits = 797, Reservation_fails = 0
L2_cache_bank[15]: Access = 3156, Miss = 2283, Miss_rate = 0.723, Pending_hits = 793, Reservation_fails = 0
L2_cache_bank[16]: Access = 3157, Miss = 2281, Miss_rate = 0.723, Pending_hits = 798, Reservation_fails = 0
L2_cache_bank[17]: Access = 3170, Miss = 2279, Miss_rate = 0.719, Pending_hits = 804, Reservation_fails = 0
L2_cache_bank[18]: Access = 3160, Miss = 2283, Miss_rate = 0.722, Pending_hits = 801, Reservation_fails = 0
L2_cache_bank[19]: Access = 3154, Miss = 2281, Miss_rate = 0.723, Pending_hits = 798, Reservation_fails = 0
L2_cache_bank[20]: Access = 3167, Miss = 2279, Miss_rate = 0.720, Pending_hits = 823, Reservation_fails = 0
L2_cache_bank[21]: Access = 3170, Miss = 2283, Miss_rate = 0.720, Pending_hits = 821, Reservation_fails = 0
L2_cache_bank[22]: Access = 3157, Miss = 2275, Miss_rate = 0.721, Pending_hits = 815, Reservation_fails = 0
L2_cache_bank[23]: Access = 3158, Miss = 2279, Miss_rate = 0.722, Pending_hits = 821, Reservation_fails = 0
L2_total_cache_accesses = 76356
L2_total_cache_misses = 54750
L2_total_cache_miss_rate = 0.7170
L2_total_cache_pending_hits = 19720
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1860
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19298
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 12813
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 38761
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 625
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2517
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 396
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 24
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 72732
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3148
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 448
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.076

icnt_total_pkts_mem_to_simt=76356
icnt_total_pkts_simt_to_mem=76006
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.40481
	minimum = 5
	maximum = 50
Network latency average = 7.40481
	minimum = 5
	maximum = 50
Slowest packet = 147024
Flit latency average = 7.40481
	minimum = 5
	maximum = 50
Slowest flit = 147024
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.15257
	minimum = 0.120034 (at node 33)
	maximum = 0.250611 (at node 6)
Accepted packet rate average = 0.15257
	minimum = 0.120034 (at node 33)
	maximum = 0.250611 (at node 6)
Injected flit rate average = 0.15257
	minimum = 0.120034 (at node 33)
	maximum = 0.250611 (at node 6)
Accepted flit rate average= 0.15257
	minimum = 0.120034 (at node 33)
	maximum = 0.250611 (at node 6)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.11416 (2 samples)
	minimum = 5 (2 samples)
	maximum = 73 (2 samples)
Network latency average = 8.11155 (2 samples)
	minimum = 5 (2 samples)
	maximum = 73 (2 samples)
Flit latency average = 8.11155 (2 samples)
	minimum = 5 (2 samples)
	maximum = 73 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.142401 (2 samples)
	minimum = 0.111755 (2 samples)
	maximum = 0.233347 (2 samples)
Accepted packet rate average = 0.142401 (2 samples)
	minimum = 0.111755 (2 samples)
	maximum = 0.234168 (2 samples)
Injected flit rate average = 0.142401 (2 samples)
	minimum = 0.111755 (2 samples)
	maximum = 0.233347 (2 samples)
Accepted flit rate average = 0.142401 (2 samples)
	minimum = 0.111755 (2 samples)
	maximum = 0.234168 (2 samples)
Injected packet size average = 1 (2 samples)
Accepted packet size average = 1 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 47 sec (47 sec)
gpgpu_simulation_rate = 540883 (inst/sec)
gpgpu_simulation_rate = 602 (cycle/sec)
gpgpu_silicon_slowdown = 1390365x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffecfe78c4c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffecfe78c40..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffecfe78c38..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffecfe78c30..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffecfe78c48..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffecfe78c2c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffecfe78ce0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffecfe78ce8..

GPGPU-Sim PTX: cudaLaunch for 0x0x5621880c5ba4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (47,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
Destroy streams for kernel 3: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 3 
gpu_sim_cycle = 13581
gpu_sim_insn = 12710760
gpu_ipc =     935.9222
gpu_tot_sim_cycle = 41890
gpu_tot_sim_insn = 38132280
gpu_tot_ipc =     910.2955
gpu_tot_issued_cta = 141
gpu_occupancy = 41.0099% 
gpu_tot_occupancy = 41.2152% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.7936
partiton_level_parallism_total  =       2.7201
partiton_level_parallism_util =       3.5648
partiton_level_parallism_util_total  =       3.5549
L2_BW  =      74.8240 GB/Sec
L2_BW_total  =      73.0796 GB/Sec
gpu_total_sim_rate=544746

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 675111
	L1I_total_cache_misses = 2816
	L1I_total_cache_miss_rate = 0.0042
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 7896
	L1C_total_cache_misses = 896
	L1C_total_cache_miss_rate = 0.1135
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3052
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7000
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 896
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3052
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 672295
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2816
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 7896
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 675111

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3052
ctas_completed 141, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
4129, 4135, 4144, 4145, 4136, 4147, 4135, 4120, 4146, 4143, 4149, 4140, 4150, 4158, 4144, 4144, 4149, 4143, 4140, 4150, 4152, 4161, 4155, 4138, 2775, 2770, 2772, 2073, 2079, 2080, 2078, 2081, 
gpgpu_n_tot_thrd_icount = 41823456
gpgpu_n_tot_w_icount = 1306983
gpgpu_n_stall_shd_mem = 92386
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 109098
gpgpu_n_mem_write_global = 4722
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 687960
gpgpu_n_store_insn = 30000
gpgpu_n_shmem_insn = 3920160
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 252672
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3052
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3052
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 89334
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:135589	W0_Idle:122183	W0_Scoreboard:924526	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:9657	W13:7452	W14:7452	W15:7452	W16:7452	W17:7452	W18:7452	W19:7452	W20:9105	W21:7452	W22:7452	W23:7452	W24:7452	W25:7452	W26:7452	W27:7452	W28:7452	W29:7452	W30:7452	W31:7452	W32:1154085
single_issue_nums: WS0:205877	WS1:205669	WS2:205617	WS3:205834	
dual_issue_nums: WS0:60641	WS1:60745	WS2:60771	WS3:59836	
traffic_breakdown_coretomem[CONST_ACC_R] = 112 {8:14,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 872784 {8:109098,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 188880 {40:4722,}
traffic_breakdown_coretomem[INST_ACC_R] = 896 {8:112,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1120 {40:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4363920 {40:109098,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 37776 {8:4722,}
traffic_breakdown_memtocore[INST_ACC_R] = 17920 {40:448,}
maxmflatency = 395 
max_icnt2mem_latency = 68 
maxmrqlatency = 101 
max_icnt2sh_latency = 98 
averagemflatency = 247 
avg_icnt2mem_latency = 9 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 13 
mrq_lat_table:58053 	9184 	4417 	2492 	2902 	138 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	60833 	53015 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	56389 	50111 	5665 	1744 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	27406 	52278 	29286 	4772 	106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	72 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      6768      6083      8070      8075      8686      8685      9491      9471     10159     10158     10873     10881     11481     11463     12277     12284 
dram[1]:      6064      5764      8104      8102      8702      8702      9466      9457     10130     10138     10868     10868     11460     11493     12289     12289 
dram[2]:      5695      5715      8099      8097      8725      8724      9442      9438     10138     10133     10927     10917     11468     11466     12287     12285 
dram[3]:      5738      7284      8123      8109      8717      8712      9466      9449     10130     10133     10915     10927     11471     11484     12284     12299 
dram[4]:      7317      7313      8107      8110      8859      8858      9443      9452     10141     10138     10887     10881     11473     11471     12297     12235 
dram[5]:      7307      7306      8116      8096      8865      8878      9450      9497     10143     10151     10873     10924     11489     11487     12233     12238 
dram[6]:      7335      7297      8095      8100      8876      8873      9511      9506     10148     10167     10921     10897     11479     11477     12230     12228 
dram[7]:      7293      7298      8105      8118      8908      8904      9503      9528     10191     10192     10900     10905     11481     11481     12224     12223 
dram[8]:      7316      7312      8123      8082      8882      8868      9472      9471     10182     10162     10921     10926     11487     11476     12245     12294 
dram[9]:      7307      7303      8080      8095      8863      8859      9467      9452     10160     10170     10913     10910     11476     11502     12292     12297 
dram[10]:      7326      7321      8068      8065      8889      8858      9450      9459     10169     10168     10879     10878     11501     11513     12296     12292 
dram[11]:      7340      7335      8086      8073      8854      8869      9457      9454     10165     10182     10888     10874     11509     11501     12294     12279 
average row accesses per activate:
dram[0]: 38.416668 38.166668 28.533333 28.400000 69.333336 69.333336 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 
dram[1]: 38.166668 41.636364 28.333334 32.692307 69.333336 69.333336 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 
dram[2]: 41.727272 41.636364 32.923077 32.923077 69.333336 69.333336 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 
dram[3]: 41.636364 46.000000 33.000000 32.923077 69.333336 69.333336 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 
dram[4]: 50.555557 50.555557 32.923077 33.000000 69.333336 69.333336 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 
dram[5]: 50.666668 41.272728 32.923077 38.909092 68.666664 68.666664 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 
dram[6]: 41.272728 41.454544 39.000000 38.909092 68.666664 68.666664 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 
dram[7]: 41.272728 41.363636 38.909092 39.000000 68.666664 68.666664 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 
dram[8]: 41.454544 41.272728 38.909092 38.909092 68.666664 68.666664 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 
dram[9]: 41.363636 50.666668 39.000000 47.555557 68.666664 68.666664 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 
dram[10]: 41.272728 41.363636 47.555557 39.000000 68.666664 68.666664 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 
dram[11]: 41.272728 41.272728 47.555557 47.555557 68.666664 68.666664 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 
average row locality = 77225/1286 = 60.050545
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       459       456       417       415       416       416       384       384       384       384       384       384       384       384       384       384 
dram[1]:       456       456       414       415       416       416       384       384       384       384       384       384       384       384       384       384 
dram[2]:       457       456       418       418       416       416       384       384       384       384       384       384       384       384       384       384 
dram[3]:       456       457       419       418       416       416       384       384       384       384       384       384       384       384       384       384 
dram[4]:       452       452       418       419       416       416       384       384       384       384       384       384       384       384       384       384 
dram[5]:       453       452       418       418       412       412       384       384       384       384       384       384       384       384       384       384 
dram[6]:       452       454       419       418       412       412       384       384       384       384       384       384       384       384       384       384 
dram[7]:       452       453       418       419       412       412       384       384       384       384       384       384       384       384       384       384 
dram[8]:       454       452       418       418       412       412       384       384       384       384       384       384       384       384       384       384 
dram[9]:       453       454       419       418       412       412       384       384       384       384       384       384       384       384       384       384 
dram[10]:       452       453       418       419       412       412       384       384       384       384       384       384       384       384       384       384 
dram[11]:       452       452       418       418       412       412       384       384       384       384       384       384       384       384       384       384 
total dram reads = 76930
bank skew: 459/384 = 1.20
chip skew: 6422/6404 = 1.00
number of total write accesses:
dram[0]:         8         8        44        44         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8        42        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8        40        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8        12        40        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12        12        40        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        12         8        40        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8        40        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8        40        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         8         8        40        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         8         8        40        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         8         8        40        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         8         8        40        40         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 1178
min_bank_accesses = 0!
chip skew: 104/96 = 1.08
average mf latency per bank:
dram[0]:        408       392       368       359       362       363       359       354       348       350       347       347       343       348       346       346
dram[1]:        415       399       362       362       364       364       355       365       352       353       346       342       344       342       346       346
dram[2]:        394       397       363       358       356       357       359       346       353       349       351       351       343       349       341       344
dram[3]:        405       397       362       362       364       367       358       362       347       352       343       347       346       340       345       343
dram[4]:        394       404       359       360       360       361       353       357       355       350       349       346       349       346       341       346
dram[5]:        400       398       368       369       365       363       360       359       349       350       347       345       342       344       350       342
dram[6]:        403       408       359       364       361       369       354       358       347       351       350       347       347       344       342       346
dram[7]:        401       409       364       358       363       362       361       354       350       350       347       347       350       352       342       346
dram[8]:        407       399       362       369       361       366       356       365       350       351       343       348       344       343       353       347
dram[9]:        402       408       363       360       360       362       359       352       352       350       351       351       347       351       347       350
dram[10]:        404       405       367       363       367       366       359       364       350       352       346       348       348       345       349       345
dram[11]:        410       404       361       362       361       363       353       359       352       347       348       345       348       347       347       348
maximum mf latency per bank:
dram[0]:        329       319       340       331       326       323       300       294       295       294       286       293       290       302       293       306
dram[1]:        395       346       356       346       365       326       308       298       295       298       286       296       294       287       309       287
dram[2]:        332       323       300       323       312       331       285       290       297       295       295       292       291       291       292       294
dram[3]:        315       326       320       334       331       318       292       301       302       298       296       301       292       293       301       302
dram[4]:        308       316       312       305       317       317       293       299       305       300       297       300       287       287       295       292
dram[5]:        319       310       320       317       328       325       301       291       291       295       291       281       298       292       291       290
dram[6]:        308       330       316       345       316       341       294       294       291       295       288       295       290       290       291       287
dram[7]:        329       321       328       322       306       306       299       298       292       305       294       295       298       289       302       301
dram[8]:        312       298       319       324       306       319       291       309       293       293       292       296       285       288       299       304
dram[9]:        319       323       334       354       309       329       296       305       289       292       299       292       303       295       308       295
dram[10]:        314       321       339       326       314       317       294       306       308       290       299       298       292       290       293       294
dram[11]:        340       337       316       295       325       318       298       314       296       314       289       294       296       304       299       296
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=75168 n_nop=68402 n_act=130 n_pre=114 n_ref_event=94702031002272 n_req=6445 n_rd=6419 n_rd_L2_A=0 n_write=0 n_wr_bk=104 bw_util=0.1736
n_activity=32390 dram_eff=0.4028
bk0: 459a 73869i bk1: 456a 73829i bk2: 417a 73427i bk3: 415a 73340i bk4: 416a 74093i bk5: 416a 74022i bk6: 384a 74246i bk7: 384a 74262i bk8: 384a 74267i bk9: 384a 74216i bk10: 384a 74256i bk11: 384a 74294i bk12: 384a 74305i bk13: 384a 74302i bk14: 384a 74280i bk15: 384a 74277i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982002
Row_Buffer_Locality_read = 0.983487
Row_Buffer_Locality_write = 0.615385
Bank_Level_Parallism = 1.332902
Bank_Level_Parallism_Col = 0.676253
Bank_Level_Parallism_Ready = 1.051479
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.173558 
total_CMD = 75168 
util_bw = 13046 
Wasted_Col = 6221 
Wasted_Row = 765 
Idle = 55136 

BW Util Bottlenecks: 
RCDc_limit = 1408 
RCDWRc_limit = 65 
WTRc_limit = 129 
RTWc_limit = 414 
CCDLc_limit = 5046 
rwq = 0 
CCDLc_limit_alone = 5041 
WTRc_limit_alone = 129 
RTWc_limit_alone = 409 

Commands details: 
total_CMD = 75168 
n_nop = 68402 
Read = 6419 
Write = 0 
L2_Alloc = 0 
L2_WB = 104 
n_act = 130 
n_pre = 114 
n_ref = 94702031002272 
n_req = 6445 
total_req = 6523 

Dual Bus Interface Util: 
issued_total_row = 244 
issued_total_col = 6523 
Row_Bus_Util =  0.003246 
CoL_Bus_Util = 0.086779 
Either_Row_CoL_Bus_Util = 0.090012 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.000148 
queue_avg = 0.283977 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.283977
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=75168 n_nop=68417 n_act=128 n_pre=112 n_ref_event=94702031861904 n_req=6438 n_rd=6413 n_rd_L2_A=0 n_write=0 n_wr_bk=98 bw_util=0.1732
n_activity=31638 dram_eff=0.4116
bk0: 456a 73928i bk1: 456a 73862i bk2: 414a 73356i bk3: 415a 73497i bk4: 416a 74102i bk5: 416a 74071i bk6: 384a 74182i bk7: 384a 74182i bk8: 384a 74222i bk9: 384a 74211i bk10: 384a 74295i bk11: 384a 74319i bk12: 384a 74301i bk13: 384a 74300i bk14: 384a 74222i bk15: 384a 74191i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982448
Row_Buffer_Locality_read = 0.983783
Row_Buffer_Locality_write = 0.640000
Bank_Level_Parallism = 1.338481
Bank_Level_Parallism_Col = 1.286242
Bank_Level_Parallism_Ready = 1.059410
write_to_read_ratio_blp_rw_average = 0.029013
GrpLevelPara = 1.282550 

BW Util details:
bwutil = 0.173239 
total_CMD = 75168 
util_bw = 13022 
Wasted_Col = 6043 
Wasted_Row = 831 
Idle = 55272 

BW Util Bottlenecks: 
RCDc_limit = 1466 
RCDWRc_limit = 62 
WTRc_limit = 168 
RTWc_limit = 360 
CCDLc_limit = 4838 
rwq = 0 
CCDLc_limit_alone = 4819 
WTRc_limit_alone = 161 
RTWc_limit_alone = 348 

Commands details: 
total_CMD = 75168 
n_nop = 68417 
Read = 6413 
Write = 0 
L2_Alloc = 0 
L2_WB = 98 
n_act = 128 
n_pre = 112 
n_ref = 94702031861904 
n_req = 6438 
total_req = 6511 

Dual Bus Interface Util: 
issued_total_row = 240 
issued_total_col = 6511 
Row_Bus_Util =  0.003193 
CoL_Bus_Util = 0.086619 
Either_Row_CoL_Bus_Util = 0.089812 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.305303 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.305303
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=75168 n_nop=68416 n_act=126 n_pre=110 n_ref_event=0 n_req=6445 n_rd=6421 n_rd_L2_A=0 n_write=0 n_wr_bk=96 bw_util=0.1734
n_activity=32464 dram_eff=0.4015
bk0: 457a 73878i bk1: 456a 73922i bk2: 418a 73519i bk3: 418a 73582i bk4: 416a 74072i bk5: 416a 74107i bk6: 384a 74200i bk7: 384a 74205i bk8: 384a 74249i bk9: 384a 74209i bk10: 384a 74248i bk11: 384a 74283i bk12: 384a 74327i bk13: 384a 74260i bk14: 384a 74362i bk15: 384a 74301i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982933
Row_Buffer_Locality_read = 0.984115
Row_Buffer_Locality_write = 0.666667
Bank_Level_Parallism = 1.311306
Bank_Level_Parallism_Col = 1.258334
Bank_Level_Parallism_Ready = 1.045998
write_to_read_ratio_blp_rw_average = 0.031360
GrpLevelPara = 1.254835 

BW Util details:
bwutil = 0.173398 
total_CMD = 75168 
util_bw = 13034 
Wasted_Col = 6237 
Wasted_Row = 788 
Idle = 55109 

BW Util Bottlenecks: 
RCDc_limit = 1407 
RCDWRc_limit = 34 
WTRc_limit = 129 
RTWc_limit = 304 
CCDLc_limit = 5072 
rwq = 0 
CCDLc_limit_alone = 5053 
WTRc_limit_alone = 129 
RTWc_limit_alone = 285 

Commands details: 
total_CMD = 75168 
n_nop = 68416 
Read = 6421 
Write = 0 
L2_Alloc = 0 
L2_WB = 96 
n_act = 126 
n_pre = 110 
n_ref = 0 
n_req = 6445 
total_req = 6517 

Dual Bus Interface Util: 
issued_total_row = 236 
issued_total_col = 6517 
Row_Bus_Util =  0.003140 
CoL_Bus_Util = 0.086699 
Either_Row_CoL_Bus_Util = 0.089825 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.000148 
queue_avg = 0.249534 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.249534
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=75168 n_nop=68413 n_act=125 n_pre=109 n_ref_event=0 n_req=6447 n_rd=6422 n_rd_L2_A=0 n_write=0 n_wr_bk=100 bw_util=0.1735
n_activity=31897 dram_eff=0.4089
bk0: 456a 73758i bk1: 457a 73774i bk2: 419a 73660i bk3: 418a 73551i bk4: 416a 74136i bk5: 416a 74079i bk6: 384a 74212i bk7: 384a 74221i bk8: 384a 74231i bk9: 384a 74220i bk10: 384a 74253i bk11: 384a 74243i bk12: 384a 74292i bk13: 384a 74273i bk14: 384a 74289i bk15: 384a 74245i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983093
Row_Buffer_Locality_read = 0.984273
Row_Buffer_Locality_write = 0.680000
Bank_Level_Parallism = 1.327490
Bank_Level_Parallism_Col = 1.269038
Bank_Level_Parallism_Ready = 1.059743
write_to_read_ratio_blp_rw_average = 0.029206
GrpLevelPara = 1.266914 

BW Util details:
bwutil = 0.173531 
total_CMD = 75168 
util_bw = 13044 
Wasted_Col = 6192 
Wasted_Row = 696 
Idle = 55236 

BW Util Bottlenecks: 
RCDc_limit = 1378 
RCDWRc_limit = 43 
WTRc_limit = 227 
RTWc_limit = 363 
CCDLc_limit = 4962 
rwq = 0 
CCDLc_limit_alone = 4955 
WTRc_limit_alone = 222 
RTWc_limit_alone = 361 

Commands details: 
total_CMD = 75168 
n_nop = 68413 
Read = 6422 
Write = 0 
L2_Alloc = 0 
L2_WB = 100 
n_act = 125 
n_pre = 109 
n_ref = 0 
n_req = 6447 
total_req = 6522 

Dual Bus Interface Util: 
issued_total_row = 234 
issued_total_col = 6522 
Row_Bus_Util =  0.003113 
CoL_Bus_Util = 0.086766 
Either_Row_CoL_Bus_Util = 0.089865 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.000148 
queue_avg = 0.261774 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.261774
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=75168 n_nop=68423 n_act=122 n_pre=106 n_ref_event=0 n_req=6439 n_rd=6413 n_rd_L2_A=0 n_write=0 n_wr_bk=104 bw_util=0.1734
n_activity=32004 dram_eff=0.4073
bk0: 452a 73817i bk1: 452a 73803i bk2: 418a 73608i bk3: 419a 73492i bk4: 416a 74198i bk5: 416a 74087i bk6: 384a 74266i bk7: 384a 74230i bk8: 384a 74235i bk9: 384a 74228i bk10: 384a 74227i bk11: 384a 74239i bk12: 384a 74310i bk13: 384a 74278i bk14: 384a 74255i bk15: 384a 74218i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983538
Row_Buffer_Locality_read = 0.984719
Row_Buffer_Locality_write = 0.692308
Bank_Level_Parallism = 1.332502
Bank_Level_Parallism_Col = 1.286600
Bank_Level_Parallism_Ready = 1.063967
write_to_read_ratio_blp_rw_average = 0.031556
GrpLevelPara = 1.279742 

BW Util details:
bwutil = 0.173398 
total_CMD = 75168 
util_bw = 13034 
Wasted_Col = 6055 
Wasted_Row = 748 
Idle = 55331 

BW Util Bottlenecks: 
RCDc_limit = 1357 
RCDWRc_limit = 52 
WTRc_limit = 151 
RTWc_limit = 409 
CCDLc_limit = 4840 
rwq = 0 
CCDLc_limit_alone = 4827 
WTRc_limit_alone = 149 
RTWc_limit_alone = 398 

Commands details: 
total_CMD = 75168 
n_nop = 68423 
Read = 6413 
Write = 0 
L2_Alloc = 0 
L2_WB = 104 
n_act = 122 
n_pre = 106 
n_ref = 0 
n_req = 6439 
total_req = 6517 

Dual Bus Interface Util: 
issued_total_row = 228 
issued_total_col = 6517 
Row_Bus_Util =  0.003033 
CoL_Bus_Util = 0.086699 
Either_Row_CoL_Bus_Util = 0.089732 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.274106 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.274106
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=75168 n_nop=68436 n_act=122 n_pre=106 n_ref_event=0 n_req=6430 n_rd=6405 n_rd_L2_A=0 n_write=0 n_wr_bk=100 bw_util=0.1731
n_activity=32102 dram_eff=0.4053
bk0: 453a 73813i bk1: 452a 73775i bk2: 418a 73529i bk3: 418a 73512i bk4: 412a 74112i bk5: 412a 74122i bk6: 384a 74223i bk7: 384a 74248i bk8: 384a 74264i bk9: 384a 74252i bk10: 384a 74240i bk11: 384a 74273i bk12: 384a 74290i bk13: 384a 74281i bk14: 384a 74312i bk15: 384a 74348i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983515
Row_Buffer_Locality_read = 0.984699
Row_Buffer_Locality_write = 0.680000
Bank_Level_Parallism = 1.319930
Bank_Level_Parallism_Col = 1.004582
Bank_Level_Parallism_Ready = 1.048234
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.173079 
total_CMD = 75168 
util_bw = 13010 
Wasted_Col = 6245 
Wasted_Row = 719 
Idle = 55194 

BW Util Bottlenecks: 
RCDc_limit = 1310 
RCDWRc_limit = 44 
WTRc_limit = 157 
RTWc_limit = 508 
CCDLc_limit = 5056 
rwq = 0 
CCDLc_limit_alone = 5035 
WTRc_limit_alone = 157 
RTWc_limit_alone = 487 

Commands details: 
total_CMD = 75168 
n_nop = 68436 
Read = 6405 
Write = 0 
L2_Alloc = 0 
L2_WB = 100 
n_act = 122 
n_pre = 106 
n_ref = 0 
n_req = 6430 
total_req = 6505 

Dual Bus Interface Util: 
issued_total_row = 228 
issued_total_col = 6505 
Row_Bus_Util =  0.003033 
CoL_Bus_Util = 0.086539 
Either_Row_CoL_Bus_Util = 0.089559 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.000149 
queue_avg = 0.233956 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.233956
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=75168 n_nop=68437 n_act=122 n_pre=106 n_ref_event=4568229571824690154 n_req=6431 n_rd=6407 n_rd_L2_A=0 n_write=0 n_wr_bk=96 bw_util=0.173
n_activity=32093 dram_eff=0.4053
bk0: 452a 73827i bk1: 454a 73777i bk2: 419a 73717i bk3: 418a 73594i bk4: 412a 74110i bk5: 412a 74109i bk6: 384a 74234i bk7: 384a 74246i bk8: 384a 74285i bk9: 384a 74248i bk10: 384a 74237i bk11: 384a 74254i bk12: 384a 74261i bk13: 384a 74279i bk14: 384a 74282i bk15: 384a 74253i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983517
Row_Buffer_Locality_read = 0.984704
Row_Buffer_Locality_write = 0.666667
Bank_Level_Parallism = 1.311389
Bank_Level_Parallism_Col = 1.264324
Bank_Level_Parallism_Ready = 1.059791
write_to_read_ratio_blp_rw_average = 0.024590
GrpLevelPara = 1.262902 

BW Util details:
bwutil = 0.173026 
total_CMD = 75168 
util_bw = 13006 
Wasted_Col = 6175 
Wasted_Row = 754 
Idle = 55233 

BW Util Bottlenecks: 
RCDc_limit = 1376 
RCDWRc_limit = 35 
WTRc_limit = 202 
RTWc_limit = 364 
CCDLc_limit = 4943 
rwq = 0 
CCDLc_limit_alone = 4936 
WTRc_limit_alone = 200 
RTWc_limit_alone = 359 

Commands details: 
total_CMD = 75168 
n_nop = 68437 
Read = 6407 
Write = 0 
L2_Alloc = 0 
L2_WB = 96 
n_act = 122 
n_pre = 106 
n_ref = 4568229571824690154 
n_req = 6431 
total_req = 6503 

Dual Bus Interface Util: 
issued_total_row = 228 
issued_total_col = 6503 
Row_Bus_Util =  0.003033 
CoL_Bus_Util = 0.086513 
Either_Row_CoL_Bus_Util = 0.089546 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.266377 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.266377
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=75168 n_nop=68438 n_act=122 n_pre=106 n_ref_event=0 n_req=6430 n_rd=6406 n_rd_L2_A=0 n_write=0 n_wr_bk=96 bw_util=0.173
n_activity=31727 dram_eff=0.4099
bk0: 452a 73809i bk1: 453a 73709i bk2: 418a 73677i bk3: 419a 73773i bk4: 412a 74152i bk5: 412a 74157i bk6: 384a 74298i bk7: 384a 74215i bk8: 384a 74236i bk9: 384a 74268i bk10: 384a 74252i bk11: 384a 74285i bk12: 384a 74261i bk13: 384a 74260i bk14: 384a 74176i bk15: 384a 74161i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983515
Row_Buffer_Locality_read = 0.984702
Row_Buffer_Locality_write = 0.666667
Bank_Level_Parallism = 1.328635
Bank_Level_Parallism_Col = 1.274101
Bank_Level_Parallism_Ready = 1.063777
write_to_read_ratio_blp_rw_average = 0.024306
GrpLevelPara = 1.269502 

BW Util details:
bwutil = 0.172999 
total_CMD = 75168 
util_bw = 13004 
Wasted_Col = 6070 
Wasted_Row = 692 
Idle = 55402 

BW Util Bottlenecks: 
RCDc_limit = 1338 
RCDWRc_limit = 44 
WTRc_limit = 310 
RTWc_limit = 268 
CCDLc_limit = 4994 
rwq = 0 
CCDLc_limit_alone = 4957 
WTRc_limit_alone = 277 
RTWc_limit_alone = 264 

Commands details: 
total_CMD = 75168 
n_nop = 68438 
Read = 6406 
Write = 0 
L2_Alloc = 0 
L2_WB = 96 
n_act = 122 
n_pre = 106 
n_ref = 0 
n_req = 6430 
total_req = 6502 

Dual Bus Interface Util: 
issued_total_row = 228 
issued_total_col = 6502 
Row_Bus_Util =  0.003033 
CoL_Bus_Util = 0.086500 
Either_Row_CoL_Bus_Util = 0.089533 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.275024 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.275024
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=75168 n_nop=68438 n_act=122 n_pre=106 n_ref_event=0 n_req=6430 n_rd=6406 n_rd_L2_A=0 n_write=0 n_wr_bk=96 bw_util=0.173
n_activity=31175 dram_eff=0.4171
bk0: 454a 73794i bk1: 452a 73808i bk2: 418a 73575i bk3: 418a 73595i bk4: 412a 74112i bk5: 412a 74092i bk6: 384a 74272i bk7: 384a 74202i bk8: 384a 74260i bk9: 384a 74300i bk10: 384a 74271i bk11: 384a 74219i bk12: 384a 74308i bk13: 384a 74276i bk14: 384a 74252i bk15: 384a 74263i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983515
Row_Buffer_Locality_read = 0.984702
Row_Buffer_Locality_write = 0.666667
Bank_Level_Parallism = 1.333429
Bank_Level_Parallism_Col = 1.291900
Bank_Level_Parallism_Ready = 1.058399
write_to_read_ratio_blp_rw_average = 0.029373
GrpLevelPara = 1.286781 

BW Util details:
bwutil = 0.172999 
total_CMD = 75168 
util_bw = 13004 
Wasted_Col = 5836 
Wasted_Row = 813 
Idle = 55515 

BW Util Bottlenecks: 
RCDc_limit = 1324 
RCDWRc_limit = 34 
WTRc_limit = 130 
RTWc_limit = 409 
CCDLc_limit = 4707 
rwq = 0 
CCDLc_limit_alone = 4672 
WTRc_limit_alone = 130 
RTWc_limit_alone = 374 

Commands details: 
total_CMD = 75168 
n_nop = 68438 
Read = 6406 
Write = 0 
L2_Alloc = 0 
L2_WB = 96 
n_act = 122 
n_pre = 106 
n_ref = 0 
n_req = 6430 
total_req = 6502 

Dual Bus Interface Util: 
issued_total_row = 228 
issued_total_col = 6502 
Row_Bus_Util =  0.003033 
CoL_Bus_Util = 0.086500 
Either_Row_CoL_Bus_Util = 0.089533 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.268731 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.268731
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=75168 n_nop=68444 n_act=118 n_pre=102 n_ref_event=0 n_req=6432 n_rd=6408 n_rd_L2_A=0 n_write=0 n_wr_bk=96 bw_util=0.1731
n_activity=31403 dram_eff=0.4142
bk0: 453a 73798i bk1: 454a 73748i bk2: 419a 73664i bk3: 418a 73602i bk4: 412a 74145i bk5: 412a 74108i bk6: 384a 74256i bk7: 384a 74213i bk8: 384a 74238i bk9: 384a 74217i bk10: 384a 74315i bk11: 384a 74219i bk12: 384a 74288i bk13: 384a 74286i bk14: 384a 74257i bk15: 384a 74197i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984142
Row_Buffer_Locality_read = 0.985019
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.342908
Bank_Level_Parallism_Col = 1.290761
Bank_Level_Parallism_Ready = 1.059474
write_to_read_ratio_blp_rw_average = 0.031864
GrpLevelPara = 1.283431 

BW Util details:
bwutil = 0.173052 
total_CMD = 75168 
util_bw = 13008 
Wasted_Col = 5930 
Wasted_Row = 707 
Idle = 55523 

BW Util Bottlenecks: 
RCDc_limit = 1337 
RCDWRc_limit = 37 
WTRc_limit = 233 
RTWc_limit = 431 
CCDLc_limit = 4823 
rwq = 0 
CCDLc_limit_alone = 4768 
WTRc_limit_alone = 220 
RTWc_limit_alone = 389 

Commands details: 
total_CMD = 75168 
n_nop = 68444 
Read = 6408 
Write = 0 
L2_Alloc = 0 
L2_WB = 96 
n_act = 118 
n_pre = 102 
n_ref = 0 
n_req = 6432 
total_req = 6504 

Dual Bus Interface Util: 
issued_total_row = 220 
issued_total_col = 6504 
Row_Bus_Util =  0.002927 
CoL_Bus_Util = 0.086526 
Either_Row_CoL_Bus_Util = 0.089453 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.296895 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.296895
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=75168 n_nop=68442 n_act=120 n_pre=104 n_ref_event=0 n_req=6430 n_rd=6406 n_rd_L2_A=0 n_write=0 n_wr_bk=96 bw_util=0.173
n_activity=31703 dram_eff=0.4102
bk0: 452a 73895i bk1: 453a 73865i bk2: 418a 73617i bk3: 419a 73570i bk4: 412a 74149i bk5: 412a 74124i bk6: 384a 74246i bk7: 384a 74244i bk8: 384a 74233i bk9: 384a 74258i bk10: 384a 74261i bk11: 384a 74234i bk12: 384a 74279i bk13: 384a 74293i bk14: 384a 74266i bk15: 384a 74214i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983826
Row_Buffer_Locality_read = 0.984858
Row_Buffer_Locality_write = 0.708333
Bank_Level_Parallism = 1.328602
Bank_Level_Parallism_Col = 1.273485
Bank_Level_Parallism_Ready = 1.054847
write_to_read_ratio_blp_rw_average = 0.032262
GrpLevelPara = 1.268569 

BW Util details:
bwutil = 0.172999 
total_CMD = 75168 
util_bw = 13004 
Wasted_Col = 5975 
Wasted_Row = 684 
Idle = 55505 

BW Util Bottlenecks: 
RCDc_limit = 1350 
RCDWRc_limit = 43 
WTRc_limit = 185 
RTWc_limit = 362 
CCDLc_limit = 4763 
rwq = 0 
CCDLc_limit_alone = 4728 
WTRc_limit_alone = 180 
RTWc_limit_alone = 332 

Commands details: 
total_CMD = 75168 
n_nop = 68442 
Read = 6406 
Write = 0 
L2_Alloc = 0 
L2_WB = 96 
n_act = 120 
n_pre = 104 
n_ref = 0 
n_req = 6430 
total_req = 6502 

Dual Bus Interface Util: 
issued_total_row = 224 
issued_total_col = 6502 
Row_Bus_Util =  0.002980 
CoL_Bus_Util = 0.086500 
Either_Row_CoL_Bus_Util = 0.089480 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.270168 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.270168
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=75168 n_nop=68448 n_act=118 n_pre=102 n_ref_event=0 n_req=6428 n_rd=6404 n_rd_L2_A=0 n_write=0 n_wr_bk=96 bw_util=0.1729
n_activity=31356 dram_eff=0.4146
bk0: 452a 73839i bk1: 452a 73903i bk2: 418a 73743i bk3: 418a 73646i bk4: 412a 74115i bk5: 412a 74042i bk6: 384a 74227i bk7: 384a 74202i bk8: 384a 74249i bk9: 384a 74254i bk10: 384a 74279i bk11: 384a 74273i bk12: 384a 74311i bk13: 384a 74247i bk14: 384a 74305i bk15: 384a 74262i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984132
Row_Buffer_Locality_read = 0.985009
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.333083
Bank_Level_Parallism_Col = 1.282358
Bank_Level_Parallism_Ready = 1.049024
write_to_read_ratio_blp_rw_average = 0.023676
GrpLevelPara = 1.280667 

BW Util details:
bwutil = 0.172946 
total_CMD = 75168 
util_bw = 13000 
Wasted_Col = 5798 
Wasted_Row = 670 
Idle = 55700 

BW Util Bottlenecks: 
RCDc_limit = 1347 
RCDWRc_limit = 42 
WTRc_limit = 147 
RTWc_limit = 285 
CCDLc_limit = 4725 
rwq = 0 
CCDLc_limit_alone = 4704 
WTRc_limit_alone = 145 
RTWc_limit_alone = 266 

Commands details: 
total_CMD = 75168 
n_nop = 68448 
Read = 6404 
Write = 0 
L2_Alloc = 0 
L2_WB = 96 
n_act = 118 
n_pre = 102 
n_ref = 0 
n_req = 6428 
total_req = 6500 

Dual Bus Interface Util: 
issued_total_row = 220 
issued_total_col = 6500 
Row_Bus_Util =  0.002927 
CoL_Bus_Util = 0.086473 
Either_Row_CoL_Bus_Util = 0.089400 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.285494 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.285494

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4844, Miss = 3413, Miss_rate = 0.705, Pending_hits = 1271, Reservation_fails = 0
L2_cache_bank[1]: Access = 4786, Miss = 3403, Miss_rate = 0.711, Pending_hits = 1224, Reservation_fails = 0
L2_cache_bank[2]: Access = 4796, Miss = 3400, Miss_rate = 0.709, Pending_hits = 1234, Reservation_fails = 0
L2_cache_bank[3]: Access = 4809, Miss = 3399, Miss_rate = 0.707, Pending_hits = 1259, Reservation_fails = 0
L2_cache_bank[4]: Access = 4799, Miss = 3402, Miss_rate = 0.709, Pending_hits = 1243, Reservation_fails = 0
L2_cache_bank[5]: Access = 4780, Miss = 3400, Miss_rate = 0.711, Pending_hits = 1209, Reservation_fails = 0
L2_cache_bank[6]: Access = 4810, Miss = 3403, Miss_rate = 0.707, Pending_hits = 1240, Reservation_fails = 0
L2_cache_bank[7]: Access = 4810, Miss = 3407, Miss_rate = 0.708, Pending_hits = 1220, Reservation_fails = 0
L2_cache_bank[8]: Access = 4731, Miss = 3401, Miss_rate = 0.719, Pending_hits = 1181, Reservation_fails = 0
L2_cache_bank[9]: Access = 4739, Miss = 3404, Miss_rate = 0.718, Pending_hits = 1203, Reservation_fails = 0
L2_cache_bank[10]: Access = 4750, Miss = 3399, Miss_rate = 0.716, Pending_hits = 1219, Reservation_fails = 0
L2_cache_bank[11]: Access = 4736, Miss = 3392, Miss_rate = 0.716, Pending_hits = 1201, Reservation_fails = 0
L2_cache_bank[12]: Access = 4729, Miss = 3395, Miss_rate = 0.718, Pending_hits = 1191, Reservation_fails = 0
L2_cache_bank[13]: Access = 4757, Miss = 3396, Miss_rate = 0.714, Pending_hits = 1219, Reservation_fails = 0
L2_cache_bank[14]: Access = 4745, Miss = 3392, Miss_rate = 0.715, Pending_hits = 1207, Reservation_fails = 0
L2_cache_bank[15]: Access = 4738, Miss = 3398, Miss_rate = 0.717, Pending_hits = 1204, Reservation_fails = 0
L2_cache_bank[16]: Access = 4744, Miss = 3396, Miss_rate = 0.716, Pending_hits = 1221, Reservation_fails = 0
L2_cache_bank[17]: Access = 4747, Miss = 3392, Miss_rate = 0.715, Pending_hits = 1213, Reservation_fails = 0
L2_cache_bank[18]: Access = 4735, Miss = 3397, Miss_rate = 0.717, Pending_hits = 1205, Reservation_fails = 0
L2_cache_bank[19]: Access = 4732, Miss = 3396, Miss_rate = 0.718, Pending_hits = 1202, Reservation_fails = 0
L2_cache_bank[20]: Access = 4749, Miss = 3392, Miss_rate = 0.714, Pending_hits = 1225, Reservation_fails = 0
L2_cache_bank[21]: Access = 4750, Miss = 3398, Miss_rate = 0.715, Pending_hits = 1213, Reservation_fails = 0
L2_cache_bank[22]: Access = 4739, Miss = 3388, Miss_rate = 0.715, Pending_hits = 1201, Reservation_fails = 0
L2_cache_bank[23]: Access = 4741, Miss = 3392, Miss_rate = 0.715, Pending_hits = 1199, Reservation_fails = 0
L2_total_cache_accesses = 114296
L2_total_cache_misses = 81555
L2_total_cache_miss_rate = 0.7135
L2_total_cache_pending_hits = 29204
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3420
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 28782
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 19063
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 57833
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 97
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 920
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3705
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 396
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 24
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 109098
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4722
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 448
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.004
L2_cache_fill_port_util = 0.077

icnt_total_pkts_mem_to_simt=114296
icnt_total_pkts_simt_to_mem=113946
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.65523
	minimum = 5
	maximum = 72
Network latency average = 7.65523
	minimum = 5
	maximum = 72
Slowest packet = 225876
Flit latency average = 7.65523
	minimum = 5
	maximum = 72
Slowest flit = 225876
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.147032
	minimum = 0.115529 (at node 25)
	maximum = 0.241514 (at node 11)
Accepted packet rate average = 0.147032
	minimum = 0.115529 (at node 25)
	maximum = 0.241514 (at node 11)
Injected flit rate average = 0.147032
	minimum = 0.115529 (at node 25)
	maximum = 0.241514 (at node 11)
Accepted flit rate average= 0.147032
	minimum = 0.115529 (at node 25)
	maximum = 0.241514 (at node 11)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 7.96119 (3 samples)
	minimum = 5 (3 samples)
	maximum = 72.6667 (3 samples)
Network latency average = 7.95944 (3 samples)
	minimum = 5 (3 samples)
	maximum = 72.6667 (3 samples)
Flit latency average = 7.95944 (3 samples)
	minimum = 5 (3 samples)
	maximum = 72.6667 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.143944 (3 samples)
	minimum = 0.113013 (3 samples)
	maximum = 0.236069 (3 samples)
Accepted packet rate average = 0.143944 (3 samples)
	minimum = 0.113013 (3 samples)
	maximum = 0.236617 (3 samples)
Injected flit rate average = 0.143944 (3 samples)
	minimum = 0.113013 (3 samples)
	maximum = 0.236069 (3 samples)
Accepted flit rate average = 0.143944 (3 samples)
	minimum = 0.113013 (3 samples)
	maximum = 0.236617 (3 samples)
Injected packet size average = 1 (3 samples)
Accepted packet size average = 1 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 10 sec (70 sec)
gpgpu_simulation_rate = 544746 (inst/sec)
gpgpu_simulation_rate = 598 (cycle/sec)
gpgpu_silicon_slowdown = 1399665x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffecfe78c4c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffecfe78c40..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffecfe78c38..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffecfe78c30..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffecfe78c48..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffecfe78c2c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffecfe78ce0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffecfe78ce8..

GPGPU-Sim PTX: cudaLaunch for 0x0x5621880c5ba4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (47,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
Destroy streams for kernel 4: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 4 
gpu_sim_cycle = 13405
gpu_sim_insn = 12710760
gpu_ipc =     948.2104
gpu_tot_sim_cycle = 55295
gpu_tot_sim_insn = 50843040
gpu_tot_ipc =     919.4871
gpu_tot_issued_cta = 188
gpu_occupancy = 40.9116% 
gpu_tot_occupancy = 41.1419% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.8303
partiton_level_parallism_total  =       2.7468
partiton_level_parallism_util =       3.2583
partiton_level_parallism_util_total  =       3.4759
L2_BW  =      75.8064 GB/Sec
L2_BW_total  =      73.7406 GB/Sec
gpu_total_sim_rate=546699

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 900148
	L1I_total_cache_misses = 2816
	L1I_total_cache_miss_rate = 0.0031
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 10528
	L1C_total_cache_misses = 896
	L1C_total_cache_miss_rate = 0.0851
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3052
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 9632
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 896
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3052
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 897332
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2816
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 10528
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 900148

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3052
ctas_completed 188, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
5512, 5517, 5522, 5522, 5517, 5520, 5516, 5508, 5531, 5527, 5538, 5530, 5529, 5546, 5529, 5527, 5529, 5524, 5521, 5531, 5536, 5546, 5538, 5521, 2775, 2770, 2772, 2073, 2079, 2080, 2078, 2081, 
gpgpu_n_tot_thrd_icount = 55764608
gpgpu_n_tot_w_icount = 1742644
gpgpu_n_stall_shd_mem = 122164
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 145464
gpgpu_n_mem_write_global = 6296
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 917280
gpgpu_n_store_insn = 40000
gpgpu_n_shmem_insn = 5226880
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 336896
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3052
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3052
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 119112
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:175449	W0_Idle:132366	W0_Scoreboard:1235474	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:12876	W13:9936	W14:9936	W15:9936	W16:9936	W17:9936	W18:9936	W19:9936	W20:12140	W21:9936	W22:9936	W23:9936	W24:9936	W25:9936	W26:9936	W27:9936	W28:9936	W29:9936	W30:9936	W31:9936	W32:1538780
single_issue_nums: WS0:274460	WS1:274166	WS2:274084	WS3:274364	
dual_issue_nums: WS0:80876	WS1:81023	WS2:81064	WS3:79822	
traffic_breakdown_coretomem[CONST_ACC_R] = 112 {8:14,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1163712 {8:145464,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 251840 {40:6296,}
traffic_breakdown_coretomem[INST_ACC_R] = 896 {8:112,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1120 {40:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5818560 {40:145464,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 50368 {8:6296,}
traffic_breakdown_memtocore[INST_ACC_R] = 17920 {40:448,}
maxmflatency = 419 
max_icnt2mem_latency = 68 
maxmrqlatency = 148 
max_icnt2sh_latency = 98 
averagemflatency = 247 
avg_icnt2mem_latency = 9 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 13 
mrq_lat_table:77336 	12097 	5753 	3174 	3994 	305 	142 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	81777 	70011 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	76861 	66171 	7073 	1744 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	37617 	69040 	38875 	6140 	116 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	98 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      6768      6083      8070      8075      8686      8685      9491      9471     10159     10158     10873     10881     11481     11463     12277     12284 
dram[1]:      6064      5799      8104      8102      8702      8702      9466      9457     10130     10138     10868     10868     11460     11493     12289     12289 
dram[2]:      5838      5856      8099      8097      8725      8724      9442      9438     10138     10133     10927     10917     11468     11466     12287     12285 
dram[3]:      5843      7284      8123      8109      8717      8712      9466      9449     10130     10133     10915     10927     11471     11484     12284     12299 
dram[4]:      7317      7313      8107      8110      8859      8858      9443      9452     10141     10138     10887     10881     11473     11471     12297     12235 
dram[5]:      7307      7306      8116      8096      8865      8878      9450      9497     10143     10151     10873     10924     11489     11487     12233     12238 
dram[6]:      7335      7297      8095      8100      8876      8873      9511      9506     10148     10167     10921     10897     11479     11477     12230     12228 
dram[7]:      7293      7298      8105      8118      8908      8904      9503      9528     10191     10192     10900     10905     11481     11481     12224     12223 
dram[8]:      7316      7312      8123      8082      8882      8868      9472      9471     10182     10162     10921     10926     11487     11476     12245     12294 
dram[9]:      7307      7303      8080      8095      8863      8859      9467      9452     10160     10170     10913     10910     11476     11502     12292     12297 
dram[10]:      7326      7321      8068      8065      8889      8858      9450      9459     10169     10168     10879     10878     11501     11513     12296     12292 
dram[11]:      7340      7335      8086      8073      8854      8869      9457      9454     10165     10182     10888     10874     11509     11501     12294     12279 
average row accesses per activate:
dram[0]: 27.500000 27.318182 31.611111 31.388889 70.000000 70.000000 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 
dram[1]: 27.318182 28.619047 31.277779 35.250000 70.000000 70.000000 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 
dram[2]: 31.684210 31.631578 35.375000 35.375000 70.000000 70.000000 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 
dram[3]: 31.631578 35.529411 35.500000 35.375000 70.000000 70.000000 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 
dram[4]: 33.277779 33.277779 35.375000 35.500000 70.000000 70.000000 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 
dram[5]: 37.500000 29.850000 35.375000 40.428570 70.000000 70.000000 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 
dram[6]: 29.850000 29.950001 40.571430 40.428570 70.000000 70.000000 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 
dram[7]: 29.850000 24.958334 40.428570 40.571430 70.000000 70.000000 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 
dram[8]: 27.227272 27.136364 40.428570 40.428570 70.000000 70.000000 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 
dram[9]: 33.222221 42.785713 40.571430 47.166668 70.000000 70.000000 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 
dram[10]: 33.166668 33.277779 47.166668 40.571430 69.500000 69.500000 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 
dram[11]: 29.850000 33.166668 47.166668 47.166668 69.500000 69.500000 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 
average row locality = 102843/1855 = 55.440971
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       589       586       558       554       560       560       512       512       512       512       512       512       512       512       512       512 
dram[1]:       586       586       552       554       560       560       512       512       512       512       512       512       512       512       512       512 
dram[2]:       587       586       556       556       560       560       512       512       512       512       512       512       512       512       512       512 
dram[3]:       586       588       558       556       560       560       512       512       512       512       512       512       512       512       512       512 
dram[4]:       583       583       556       558       560       560       512       512       512       512       512       512       512       512       512       512 
dram[5]:       584       582       556       556       560       560       512       512       512       512       512       512       512       512       512       512 
dram[6]:       582       584       558       556       560       560       512       512       512       512       512       512       512       512       512       512 
dram[7]:       582       584       556       558       560       560       512       512       512       512       512       512       512       512       512       512 
dram[8]:       584       582       556       556       560       560       512       512       512       512       512       512       512       512       512       512 
dram[9]:       583       584       558       556       560       560       512       512       512       512       512       512       512       512       512       512 
dram[10]:       582       584       556       558       556       556       512       512       512       512       512       512       512       512       512       512 
dram[11]:       582       582       556       556       556       556       512       512       512       512       512       512       512       512       512       512 
total dram reads = 102235
bank skew: 589/512 = 1.15
chip skew: 8528/8508 = 1.00
number of total write accesses:
dram[0]:        62        60        44        44         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        60        60        42        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        60        60        40        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        60        64        40        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        40        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        60        40        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        60        60        40        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        60        60        40        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        60        60        40        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        60        60        40        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        60        60        40        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        60        60        40        40         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 2428
min_bank_accesses = 0!
chip skew: 210/200 = 1.05
average mf latency per bank:
dram[0]:        380       372       378       366       357       358       359       357       351       351       347       349       346       348       345       347
dram[1]:        388       375       369       375       359       358       359       365       352       353       345       344       344       343       349       346
dram[2]:        373       376       370       365       354       355       357       350       352       349       351       350       345       349       343       346
dram[3]:        381       375       372       371       361       363       359       361       349       353       344       349       347       343       343       343
dram[4]:        372       380       366       369       356       354       355       358       354       351       348       345       348       344       344       347
dram[5]:        373       374       376       374       361       359       359       357       348       350       348       345       342       342       347       342
dram[6]:        377       380       367       371       356       364       354       360       349       352       347       346       346       345       340       344
dram[7]:        375       384       372       367       359       357       358       355       353       349       348       346       348       350       343       347
dram[8]:        382       374       370       378       359       362       360       363       348       351       341       350       344       341       351       346
dram[9]:        378       382       371       366       355       359       357       354       354       352       349       348       347       353       348       348
dram[10]:        377       380       375       370       362       361       357       360       351       353       347       347       348       345       349       346
dram[11]:        385       378       367       371       355       359       359       361       351       349       348       348       346       347       348       349
maximum mf latency per bank:
dram[0]:        345       319       340       331       326       323       300       296       295       298       286       293       290       302       293       306
dram[1]:        395       362       356       346       365       326       308       306       295       298       286       296       294       287       309       287
dram[2]:        390       394       300       323       312       331       286       300       297       295       295       292       291       291       297       299
dram[3]:        416       419       320       334       331       318       306       301       302       298       296       301       292       293       301       302
dram[4]:        379       399       312       305       317       317       296       299       305       300       297       300       288       287       299       292
dram[5]:        319       310       320       317       328       325       301       291       291       295       294       292       298       292       291       290
dram[6]:        308       330       316       345       316       341       294       294       300       295       289       295       290       290       291       287
dram[7]:        329       332       328       322       306       306       299       298       292       305       294       295       298       289       302       301
dram[8]:        327       322       319       324       313       319       296       309       293       293       292       296       292       288       299       304
dram[9]:        393       323       334       354       309       329       304       305       290       294       299       292       303       295       308       295
dram[10]:        325       341       339       326       314       317       294       306       308       296       299       298       292       290       309       294
dram[11]:        348       362       316       295       325       318       306       314       314       314       295       294       296       304       299       296
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=99222 n_nop=90144 n_act=180 n_pre=164 n_ref_event=94702031002272 n_req=8580 n_rd=8527 n_rd_L2_A=0 n_write=0 n_wr_bk=210 bw_util=0.1761
n_activity=43428 dram_eff=0.4024
bk0: 589a 96946i bk1: 586a 96830i bk2: 558a 97015i bk3: 554a 96972i bk4: 560a 97819i bk5: 560a 97710i bk6: 512a 98005i bk7: 512a 98017i bk8: 512a 98004i bk9: 512a 97968i bk10: 512a 98011i bk11: 512a 98050i bk12: 512a 98033i bk13: 512a 98051i bk14: 512a 98029i bk15: 512a 98039i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980653
Row_Buffer_Locality_read = 0.982643
Row_Buffer_Locality_write = 0.660377
Bank_Level_Parallism = 1.353830
Bank_Level_Parallism_Col = 0.676253
Bank_Level_Parallism_Ready = 1.052836
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.176110 
total_CMD = 99222 
util_bw = 17474 
Wasted_Col = 8382 
Wasted_Row = 1094 
Idle = 72272 

BW Util Bottlenecks: 
RCDc_limit = 1888 
RCDWRc_limit = 109 
WTRc_limit = 237 
RTWc_limit = 695 
CCDLc_limit = 6686 
rwq = 0 
CCDLc_limit_alone = 6665 
WTRc_limit_alone = 235 
RTWc_limit_alone = 676 

Commands details: 
total_CMD = 99222 
n_nop = 90144 
Read = 8527 
Write = 0 
L2_Alloc = 0 
L2_WB = 210 
n_act = 180 
n_pre = 164 
n_ref = 94702031002272 
n_req = 8580 
total_req = 8737 

Dual Bus Interface Util: 
issued_total_row = 344 
issued_total_col = 8737 
Row_Bus_Util =  0.003467 
CoL_Bus_Util = 0.088055 
Either_Row_CoL_Bus_Util = 0.091492 
Issued_on_Two_Bus_Simul_Util = 0.000030 
issued_two_Eff = 0.000330 
queue_avg = 0.310758 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.310758
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=99222 n_nop=90162 n_act=178 n_pre=162 n_ref_event=94702031861904 n_req=8569 n_rd=8518 n_rd_L2_A=0 n_write=0 n_wr_bk=202 bw_util=0.1758
n_activity=42917 dram_eff=0.4064
bk0: 586a 96858i bk1: 586a 96814i bk2: 552a 97010i bk3: 554a 97020i bk4: 560a 97772i bk5: 560a 97779i bk6: 512a 97925i bk7: 512a 97948i bk8: 512a 97970i bk9: 512a 97968i bk10: 512a 98058i bk11: 512a 98082i bk12: 512a 98042i bk13: 512a 98062i bk14: 512a 97991i bk15: 512a 97952i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980978
Row_Buffer_Locality_read = 0.982860
Row_Buffer_Locality_write = 0.666667
Bank_Level_Parallism = 1.364741
Bank_Level_Parallism_Col = 1.301875
Bank_Level_Parallism_Ready = 1.057644
write_to_read_ratio_blp_rw_average = 0.041841
GrpLevelPara = 1.294154 

BW Util details:
bwutil = 0.175767 
total_CMD = 99222 
util_bw = 17440 
Wasted_Col = 8318 
Wasted_Row = 1119 
Idle = 72345 

BW Util Bottlenecks: 
RCDc_limit = 1980 
RCDWRc_limit = 113 
WTRc_limit = 294 
RTWc_limit = 706 
CCDLc_limit = 6541 
rwq = 0 
CCDLc_limit_alone = 6515 
WTRc_limit_alone = 287 
RTWc_limit_alone = 687 

Commands details: 
total_CMD = 99222 
n_nop = 90162 
Read = 8518 
Write = 0 
L2_Alloc = 0 
L2_WB = 202 
n_act = 178 
n_pre = 162 
n_ref = 94702031861904 
n_req = 8569 
total_req = 8720 

Dual Bus Interface Util: 
issued_total_row = 340 
issued_total_col = 8720 
Row_Bus_Util =  0.003427 
CoL_Bus_Util = 0.087884 
Either_Row_CoL_Bus_Util = 0.091310 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.348955 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.348955
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=99222 n_nop=90171 n_act=172 n_pre=156 n_ref_event=0 n_req=8575 n_rd=8525 n_rd_L2_A=0 n_write=0 n_wr_bk=200 bw_util=0.1759
n_activity=43207 dram_eff=0.4039
bk0: 587a 96888i bk1: 586a 96961i bk2: 556a 97205i bk3: 556a 97160i bk4: 560a 97757i bk5: 560a 97780i bk6: 512a 97951i bk7: 512a 97928i bk8: 512a 98015i bk9: 512a 97956i bk10: 512a 97983i bk11: 512a 98029i bk12: 512a 98054i bk13: 512a 98042i bk14: 512a 98114i bk15: 512a 98040i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981808
Row_Buffer_Locality_read = 0.983343
Row_Buffer_Locality_write = 0.720000
Bank_Level_Parallism = 1.345780
Bank_Level_Parallism_Col = 1.284672
Bank_Level_Parallism_Ready = 1.046038
write_to_read_ratio_blp_rw_average = 0.044187
GrpLevelPara = 1.281093 

BW Util details:
bwutil = 0.175868 
total_CMD = 99222 
util_bw = 17450 
Wasted_Col = 8356 
Wasted_Row = 1067 
Idle = 72349 

BW Util Bottlenecks: 
RCDc_limit = 1859 
RCDWRc_limit = 71 
WTRc_limit = 265 
RTWc_limit = 693 
CCDLc_limit = 6668 
rwq = 0 
CCDLc_limit_alone = 6642 
WTRc_limit_alone = 261 
RTWc_limit_alone = 671 

Commands details: 
total_CMD = 99222 
n_nop = 90171 
Read = 8525 
Write = 0 
L2_Alloc = 0 
L2_WB = 200 
n_act = 172 
n_pre = 156 
n_ref = 0 
n_req = 8575 
total_req = 8725 

Dual Bus Interface Util: 
issued_total_row = 328 
issued_total_col = 8725 
Row_Bus_Util =  0.003306 
CoL_Bus_Util = 0.087934 
Either_Row_CoL_Bus_Util = 0.091220 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.000221 
queue_avg = 0.294229 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.294229
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=99222 n_nop=90168 n_act=170 n_pre=154 n_ref_event=0 n_req=8579 n_rd=8528 n_rd_L2_A=0 n_write=0 n_wr_bk=204 bw_util=0.176
n_activity=42877 dram_eff=0.4073
bk0: 586a 96737i bk1: 588a 96843i bk2: 558a 97264i bk3: 556a 97085i bk4: 560a 97842i bk5: 560a 97766i bk6: 512a 97948i bk7: 512a 97961i bk8: 512a 97964i bk9: 512a 98007i bk10: 512a 98019i bk11: 512a 97994i bk12: 512a 98062i bk13: 512a 98028i bk14: 512a 98030i bk15: 512a 97984i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982049
Row_Buffer_Locality_read = 0.983584
Row_Buffer_Locality_write = 0.725490
Bank_Level_Parallism = 1.345458
Bank_Level_Parallism_Col = 1.286251
Bank_Level_Parallism_Ready = 1.058588
write_to_read_ratio_blp_rw_average = 0.043256
GrpLevelPara = 1.282800 

BW Util details:
bwutil = 0.176009 
total_CMD = 99222 
util_bw = 17464 
Wasted_Col = 8490 
Wasted_Row = 1048 
Idle = 72220 

BW Util Bottlenecks: 
RCDc_limit = 1869 
RCDWRc_limit = 76 
WTRc_limit = 424 
RTWc_limit = 720 
CCDLc_limit = 6659 
rwq = 0 
CCDLc_limit_alone = 6648 
WTRc_limit_alone = 417 
RTWc_limit_alone = 716 

Commands details: 
total_CMD = 99222 
n_nop = 90168 
Read = 8528 
Write = 0 
L2_Alloc = 0 
L2_WB = 204 
n_act = 170 
n_pre = 154 
n_ref = 0 
n_req = 8579 
total_req = 8732 

Dual Bus Interface Util: 
issued_total_row = 324 
issued_total_col = 8732 
Row_Bus_Util =  0.003265 
CoL_Bus_Util = 0.088005 
Either_Row_CoL_Bus_Util = 0.091250 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.000221 
queue_avg = 0.345478 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.345478
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=99222 n_nop=90171 n_act=170 n_pre=154 n_ref_event=0 n_req=8572 n_rd=8520 n_rd_L2_A=0 n_write=0 n_wr_bk=208 bw_util=0.1759
n_activity=43137 dram_eff=0.4047
bk0: 583a 96875i bk1: 583a 96808i bk2: 556a 97206i bk3: 558a 97033i bk4: 560a 97871i bk5: 560a 97763i bk6: 512a 97995i bk7: 512a 97960i bk8: 512a 97975i bk9: 512a 97981i bk10: 512a 97974i bk11: 512a 98001i bk12: 512a 98053i bk13: 512a 98044i bk14: 512a 98031i bk15: 512a 98003i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982035
Row_Buffer_Locality_read = 0.983803
Row_Buffer_Locality_write = 0.692308
Bank_Level_Parallism = 1.351524
Bank_Level_Parallism_Col = 1.295861
Bank_Level_Parallism_Ready = 1.061126
write_to_read_ratio_blp_rw_average = 0.042962
GrpLevelPara = 1.290797 

BW Util details:
bwutil = 0.175929 
total_CMD = 99222 
util_bw = 17456 
Wasted_Col = 8341 
Wasted_Row = 1084 
Idle = 72341 

BW Util Bottlenecks: 
RCDc_limit = 1818 
RCDWRc_limit = 95 
WTRc_limit = 289 
RTWc_limit = 716 
CCDLc_limit = 6630 
rwq = 0 
CCDLc_limit_alone = 6617 
WTRc_limit_alone = 287 
RTWc_limit_alone = 705 

Commands details: 
total_CMD = 99222 
n_nop = 90171 
Read = 8520 
Write = 0 
L2_Alloc = 0 
L2_WB = 208 
n_act = 170 
n_pre = 154 
n_ref = 0 
n_req = 8572 
total_req = 8728 

Dual Bus Interface Util: 
issued_total_row = 324 
issued_total_col = 8728 
Row_Bus_Util =  0.003265 
CoL_Bus_Util = 0.087964 
Either_Row_CoL_Bus_Util = 0.091220 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.000110 
queue_avg = 0.312733 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.312733
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=99222 n_nop=90181 n_act=168 n_pre=152 n_ref_event=0 n_req=8569 n_rd=8518 n_rd_L2_A=0 n_write=0 n_wr_bk=204 bw_util=0.1758
n_activity=43520 dram_eff=0.4008
bk0: 584a 97041i bk1: 582a 96888i bk2: 556a 97128i bk3: 556a 97124i bk4: 560a 97802i bk5: 560a 97819i bk6: 512a 97962i bk7: 512a 98011i bk8: 512a 98039i bk9: 512a 98002i bk10: 512a 97987i bk11: 512a 98011i bk12: 512a 98046i bk13: 512a 98048i bk14: 512a 98090i bk15: 512a 98135i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982262
Row_Buffer_Locality_read = 0.983916
Row_Buffer_Locality_write = 0.705882
Bank_Level_Parallism = 1.323548
Bank_Level_Parallism_Col = 1.004582
Bank_Level_Parallism_Ready = 1.046730
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.175808 
total_CMD = 99222 
util_bw = 17444 
Wasted_Col = 8627 
Wasted_Row = 1007 
Idle = 72144 

BW Util Bottlenecks: 
RCDc_limit = 1786 
RCDWRc_limit = 79 
WTRc_limit = 295 
RTWc_limit = 811 
CCDLc_limit = 6884 
rwq = 0 
CCDLc_limit_alone = 6863 
WTRc_limit_alone = 295 
RTWc_limit_alone = 790 

Commands details: 
total_CMD = 99222 
n_nop = 90181 
Read = 8518 
Write = 0 
L2_Alloc = 0 
L2_WB = 204 
n_act = 168 
n_pre = 152 
n_ref = 0 
n_req = 8569 
total_req = 8722 

Dual Bus Interface Util: 
issued_total_row = 320 
issued_total_col = 8722 
Row_Bus_Util =  0.003225 
CoL_Bus_Util = 0.087904 
Either_Row_CoL_Bus_Util = 0.091119 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.000111 
queue_avg = 0.245601 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.245601
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=99222 n_nop=90178 n_act=170 n_pre=154 n_ref_event=4568229571824690154 n_req=8570 n_rd=8520 n_rd_L2_A=0 n_write=0 n_wr_bk=200 bw_util=0.1758
n_activity=43516 dram_eff=0.4008
bk0: 582a 96928i bk1: 584a 96823i bk2: 558a 97263i bk3: 556a 97216i bk4: 560a 97848i bk5: 560a 97817i bk6: 512a 97974i bk7: 512a 97943i bk8: 512a 98033i bk9: 512a 97996i bk10: 512a 98000i bk11: 512a 98029i bk12: 512a 98045i bk13: 512a 98049i bk14: 512a 98069i bk15: 512a 98011i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982030
Row_Buffer_Locality_read = 0.983803
Row_Buffer_Locality_write = 0.680000
Bank_Level_Parallism = 1.316979
Bank_Level_Parallism_Col = 1.266189
Bank_Level_Parallism_Ready = 1.056969
write_to_read_ratio_blp_rw_average = 0.040288
GrpLevelPara = 1.263960 

BW Util details:
bwutil = 0.175767 
total_CMD = 99222 
util_bw = 17440 
Wasted_Col = 8575 
Wasted_Row = 1164 
Idle = 72043 

BW Util Bottlenecks: 
RCDc_limit = 1895 
RCDWRc_limit = 88 
WTRc_limit = 337 
RTWc_limit = 734 
CCDLc_limit = 6681 
rwq = 0 
CCDLc_limit_alone = 6662 
WTRc_limit_alone = 335 
RTWc_limit_alone = 717 

Commands details: 
total_CMD = 99222 
n_nop = 90178 
Read = 8520 
Write = 0 
L2_Alloc = 0 
L2_WB = 200 
n_act = 170 
n_pre = 154 
n_ref = 4568229571824690154 
n_req = 8570 
total_req = 8720 

Dual Bus Interface Util: 
issued_total_row = 324 
issued_total_col = 8720 
Row_Bus_Util =  0.003265 
CoL_Bus_Util = 0.087884 
Either_Row_CoL_Bus_Util = 0.091149 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.269275 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.269275
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=99222 n_nop=90170 n_act=174 n_pre=158 n_ref_event=0 n_req=8570 n_rd=8520 n_rd_L2_A=0 n_write=0 n_wr_bk=200 bw_util=0.1758
n_activity=42931 dram_eff=0.4062
bk0: 582a 96841i bk1: 584a 96536i bk2: 556a 97272i bk3: 558a 97318i bk4: 560a 97794i bk5: 560a 97863i bk6: 512a 98022i bk7: 512a 97937i bk8: 512a 97977i bk9: 512a 98007i bk10: 512a 98018i bk11: 512a 98041i bk12: 512a 98032i bk13: 512a 98019i bk14: 512a 97962i bk15: 512a 97929i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981564
Row_Buffer_Locality_read = 0.983568
Row_Buffer_Locality_write = 0.640000
Bank_Level_Parallism = 1.351943
Bank_Level_Parallism_Col = 1.286901
Bank_Level_Parallism_Ready = 1.062085
write_to_read_ratio_blp_rw_average = 0.042501
GrpLevelPara = 1.280922 

BW Util details:
bwutil = 0.175767 
total_CMD = 99222 
util_bw = 17440 
Wasted_Col = 8415 
Wasted_Row = 1047 
Idle = 72320 

BW Util Bottlenecks: 
RCDc_limit = 1849 
RCDWRc_limit = 105 
WTRc_limit = 517 
RTWc_limit = 625 
CCDLc_limit = 6723 
rwq = 0 
CCDLc_limit_alone = 6656 
WTRc_limit_alone = 470 
RTWc_limit_alone = 605 

Commands details: 
total_CMD = 99222 
n_nop = 90170 
Read = 8520 
Write = 0 
L2_Alloc = 0 
L2_WB = 200 
n_act = 174 
n_pre = 158 
n_ref = 0 
n_req = 8570 
total_req = 8720 

Dual Bus Interface Util: 
issued_total_row = 332 
issued_total_col = 8720 
Row_Bus_Util =  0.003346 
CoL_Bus_Util = 0.087884 
Either_Row_CoL_Bus_Util = 0.091230 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.288888 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.288888
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=99222 n_nop=90173 n_act=174 n_pre=158 n_ref_event=0 n_req=8568 n_rd=8518 n_rd_L2_A=0 n_write=0 n_wr_bk=200 bw_util=0.1757
n_activity=42343 dram_eff=0.4118
bk0: 584a 96687i bk1: 582a 96740i bk2: 556a 97186i bk3: 556a 97055i bk4: 560a 97821i bk5: 560a 97817i bk6: 512a 97994i bk7: 512a 97921i bk8: 512a 98016i bk9: 512a 98062i bk10: 512a 98037i bk11: 512a 97963i bk12: 512a 98058i bk13: 512a 98037i bk14: 512a 98004i bk15: 512a 98029i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981559
Row_Buffer_Locality_read = 0.983564
Row_Buffer_Locality_write = 0.640000
Bank_Level_Parallism = 1.359918
Bank_Level_Parallism_Col = 1.305362
Bank_Level_Parallism_Ready = 1.059255
write_to_read_ratio_blp_rw_average = 0.043745
GrpLevelPara = 1.301289 

BW Util details:
bwutil = 0.175727 
total_CMD = 99222 
util_bw = 17436 
Wasted_Col = 8168 
Wasted_Row = 1150 
Idle = 72468 

BW Util Bottlenecks: 
RCDc_limit = 1864 
RCDWRc_limit = 91 
WTRc_limit = 309 
RTWc_limit = 809 
CCDLc_limit = 6374 
rwq = 0 
CCDLc_limit_alone = 6335 
WTRc_limit_alone = 309 
RTWc_limit_alone = 770 

Commands details: 
total_CMD = 99222 
n_nop = 90173 
Read = 8518 
Write = 0 
L2_Alloc = 0 
L2_WB = 200 
n_act = 174 
n_pre = 158 
n_ref = 0 
n_req = 8568 
total_req = 8718 

Dual Bus Interface Util: 
issued_total_row = 332 
issued_total_col = 8718 
Row_Bus_Util =  0.003346 
CoL_Bus_Util = 0.087864 
Either_Row_CoL_Bus_Util = 0.091200 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.000111 
queue_avg = 0.286297 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.286297
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=99222 n_nop=90197 n_act=160 n_pre=144 n_ref_event=0 n_req=8571 n_rd=8521 n_rd_L2_A=0 n_write=0 n_wr_bk=200 bw_util=0.1758
n_activity=42623 dram_eff=0.4092
bk0: 583a 96887i bk1: 584a 96959i bk2: 558a 97186i bk3: 556a 97205i bk4: 560a 97858i bk5: 560a 97789i bk6: 512a 97988i bk7: 512a 97963i bk8: 512a 97992i bk9: 512a 97968i bk10: 512a 98072i bk11: 512a 97963i bk12: 512a 98037i bk13: 512a 98052i bk14: 512a 98029i bk15: 512a 97970i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983199
Row_Buffer_Locality_read = 0.984392
Row_Buffer_Locality_write = 0.780000
Bank_Level_Parallism = 1.351469
Bank_Level_Parallism_Col = 1.297277
Bank_Level_Parallism_Ready = 1.057974
write_to_read_ratio_blp_rw_average = 0.043594
GrpLevelPara = 1.291875 

BW Util details:
bwutil = 0.175788 
total_CMD = 99222 
util_bw = 17442 
Wasted_Col = 8227 
Wasted_Row = 986 
Idle = 72567 

BW Util Bottlenecks: 
RCDc_limit = 1817 
RCDWRc_limit = 63 
WTRc_limit = 410 
RTWc_limit = 763 
CCDLc_limit = 6521 
rwq = 0 
CCDLc_limit_alone = 6466 
WTRc_limit_alone = 397 
RTWc_limit_alone = 721 

Commands details: 
total_CMD = 99222 
n_nop = 90197 
Read = 8521 
Write = 0 
L2_Alloc = 0 
L2_WB = 200 
n_act = 160 
n_pre = 144 
n_ref = 0 
n_req = 8571 
total_req = 8721 

Dual Bus Interface Util: 
issued_total_row = 304 
issued_total_col = 8721 
Row_Bus_Util =  0.003064 
CoL_Bus_Util = 0.087894 
Either_Row_CoL_Bus_Util = 0.090958 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.330783 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.330783
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=99222 n_nop=90198 n_act=164 n_pre=148 n_ref_event=0 n_req=8562 n_rd=8512 n_rd_L2_A=0 n_write=0 n_wr_bk=200 bw_util=0.1756
n_activity=42790 dram_eff=0.4072
bk0: 582a 96965i bk1: 584a 96901i bk2: 556a 97211i bk3: 558a 97185i bk4: 556a 97876i bk5: 556a 97807i bk6: 512a 97965i bk7: 512a 97947i bk8: 512a 97960i bk9: 512a 97998i bk10: 512a 98019i bk11: 512a 97982i bk12: 512a 98021i bk13: 512a 98056i bk14: 512a 98039i bk15: 512a 97979i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982714
Row_Buffer_Locality_read = 0.984140
Row_Buffer_Locality_write = 0.740000
Bank_Level_Parallism = 1.348319
Bank_Level_Parallism_Col = 1.290102
Bank_Level_Parallism_Ready = 1.052511
write_to_read_ratio_blp_rw_average = 0.046796
GrpLevelPara = 1.285462 

BW Util details:
bwutil = 0.175606 
total_CMD = 99222 
util_bw = 17424 
Wasted_Col = 8250 
Wasted_Row = 964 
Idle = 72584 

BW Util Bottlenecks: 
RCDc_limit = 1796 
RCDWRc_limit = 78 
WTRc_limit = 317 
RTWc_limit = 758 
CCDLc_limit = 6517 
rwq = 0 
CCDLc_limit_alone = 6470 
WTRc_limit_alone = 308 
RTWc_limit_alone = 720 

Commands details: 
total_CMD = 99222 
n_nop = 90198 
Read = 8512 
Write = 0 
L2_Alloc = 0 
L2_WB = 200 
n_act = 164 
n_pre = 148 
n_ref = 0 
n_req = 8562 
total_req = 8712 

Dual Bus Interface Util: 
issued_total_row = 312 
issued_total_col = 8712 
Row_Bus_Util =  0.003144 
CoL_Bus_Util = 0.087803 
Either_Row_CoL_Bus_Util = 0.090948 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.298986 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.298986
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=99222 n_nop=90203 n_act=164 n_pre=148 n_ref_event=0 n_req=8558 n_rd=8508 n_rd_L2_A=0 n_write=0 n_wr_bk=200 bw_util=0.1755
n_activity=42342 dram_eff=0.4113
bk0: 582a 96793i bk1: 582a 96863i bk2: 556a 97337i bk3: 556a 97241i bk4: 556a 97812i bk5: 556a 97731i bk6: 512a 97950i bk7: 512a 97953i bk8: 512a 98015i bk9: 512a 98027i bk10: 512a 98021i bk11: 512a 98000i bk12: 512a 98053i bk13: 512a 97985i bk14: 512a 98037i bk15: 512a 97997i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982706
Row_Buffer_Locality_read = 0.984133
Row_Buffer_Locality_write = 0.740000
Bank_Level_Parallism = 1.356253
Bank_Level_Parallism_Col = 1.301775
Bank_Level_Parallism_Ready = 1.047849
write_to_read_ratio_blp_rw_average = 0.042755
GrpLevelPara = 1.298314 

BW Util details:
bwutil = 0.175526 
total_CMD = 99222 
util_bw = 17416 
Wasted_Col = 8108 
Wasted_Row = 1012 
Idle = 72686 

BW Util Bottlenecks: 
RCDc_limit = 1844 
RCDWRc_limit = 79 
WTRc_limit = 339 
RTWc_limit = 712 
CCDLc_limit = 6410 
rwq = 0 
CCDLc_limit_alone = 6377 
WTRc_limit_alone = 335 
RTWc_limit_alone = 683 

Commands details: 
total_CMD = 99222 
n_nop = 90203 
Read = 8508 
Write = 0 
L2_Alloc = 0 
L2_WB = 200 
n_act = 164 
n_pre = 148 
n_ref = 0 
n_req = 8558 
total_req = 8708 

Dual Bus Interface Util: 
issued_total_row = 312 
issued_total_col = 8708 
Row_Bus_Util =  0.003144 
CoL_Bus_Util = 0.087763 
Either_Row_CoL_Bus_Util = 0.090897 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.000111 
queue_avg = 0.332305 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.332305

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6427, Miss = 4535, Miss_rate = 0.706, Pending_hits = 1670, Reservation_fails = 0
L2_cache_bank[1]: Access = 6367, Miss = 4522, Miss_rate = 0.710, Pending_hits = 1627, Reservation_fails = 0
L2_cache_bank[2]: Access = 6377, Miss = 4517, Miss_rate = 0.708, Pending_hits = 1641, Reservation_fails = 0
L2_cache_bank[3]: Access = 6388, Miss = 4517, Miss_rate = 0.707, Pending_hits = 1667, Reservation_fails = 0
L2_cache_bank[4]: Access = 6379, Miss = 4520, Miss_rate = 0.709, Pending_hits = 1638, Reservation_fails = 0
L2_cache_bank[5]: Access = 6353, Miss = 4517, Miss_rate = 0.711, Pending_hits = 1600, Reservation_fails = 0
L2_cache_bank[6]: Access = 6388, Miss = 4521, Miss_rate = 0.708, Pending_hits = 1640, Reservation_fails = 0
L2_cache_bank[7]: Access = 6391, Miss = 4526, Miss_rate = 0.708, Pending_hits = 1612, Reservation_fails = 0
L2_cache_bank[8]: Access = 6312, Miss = 4519, Miss_rate = 0.716, Pending_hits = 1567, Reservation_fails = 0
L2_cache_bank[9]: Access = 6320, Miss = 4523, Miss_rate = 0.716, Pending_hits = 1590, Reservation_fails = 0
L2_cache_bank[10]: Access = 6338, Miss = 4522, Miss_rate = 0.713, Pending_hits = 1593, Reservation_fails = 0
L2_cache_bank[11]: Access = 6315, Miss = 4513, Miss_rate = 0.715, Pending_hits = 1570, Reservation_fails = 0
L2_cache_bank[12]: Access = 6308, Miss = 4517, Miss_rate = 0.716, Pending_hits = 1566, Reservation_fails = 0
L2_cache_bank[13]: Access = 6344, Miss = 4519, Miss_rate = 0.712, Pending_hits = 1606, Reservation_fails = 0
L2_cache_bank[14]: Access = 6326, Miss = 4513, Miss_rate = 0.713, Pending_hits = 1593, Reservation_fails = 0
L2_cache_bank[15]: Access = 6314, Miss = 4521, Miss_rate = 0.716, Pending_hits = 1594, Reservation_fails = 0
L2_cache_bank[16]: Access = 6329, Miss = 4519, Miss_rate = 0.714, Pending_hits = 1614, Reservation_fails = 0
L2_cache_bank[17]: Access = 6335, Miss = 4513, Miss_rate = 0.712, Pending_hits = 1603, Reservation_fails = 0
L2_cache_bank[18]: Access = 6313, Miss = 4519, Miss_rate = 0.716, Pending_hits = 1587, Reservation_fails = 0
L2_cache_bank[19]: Access = 6317, Miss = 4519, Miss_rate = 0.715, Pending_hits = 1590, Reservation_fails = 0
L2_cache_bank[20]: Access = 6331, Miss = 4509, Miss_rate = 0.712, Pending_hits = 1614, Reservation_fails = 0
L2_cache_bank[21]: Access = 6327, Miss = 4517, Miss_rate = 0.714, Pending_hits = 1597, Reservation_fails = 0
L2_cache_bank[22]: Access = 6316, Miss = 4507, Miss_rate = 0.714, Pending_hits = 1580, Reservation_fails = 0
L2_cache_bank[23]: Access = 6321, Miss = 4509, Miss_rate = 0.713, Pending_hits = 1592, Reservation_fails = 0
L2_total_cache_accesses = 152236
L2_total_cache_misses = 108434
L2_total_cache_miss_rate = 0.7123
L2_total_cache_pending_hits = 38551
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5134
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 38129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 25313
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 76888
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 97
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1233
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4966
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 396
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 24
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 145464
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6296
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 448
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.004
L2_cache_fill_port_util = 0.077

icnt_total_pkts_mem_to_simt=152236
icnt_total_pkts_simt_to_mem=151886
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.14142
	minimum = 5
	maximum = 61
Network latency average = 7.14142
	minimum = 5
	maximum = 61
Slowest packet = 299410
Flit latency average = 7.14142
	minimum = 5
	maximum = 61
Slowest flit = 299410
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.148962
	minimum = 0.117344 (at node 19)
	maximum = 0.244685 (at node 2)
Accepted packet rate average = 0.148962
	minimum = 0.117344 (at node 19)
	maximum = 0.244685 (at node 2)
Injected flit rate average = 0.148962
	minimum = 0.117344 (at node 19)
	maximum = 0.244685 (at node 2)
Accepted flit rate average= 0.148962
	minimum = 0.117344 (at node 19)
	maximum = 0.244685 (at node 2)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 7.75624 (4 samples)
	minimum = 5 (4 samples)
	maximum = 69.75 (4 samples)
Network latency average = 7.75494 (4 samples)
	minimum = 5 (4 samples)
	maximum = 69.75 (4 samples)
Flit latency average = 7.75494 (4 samples)
	minimum = 5 (4 samples)
	maximum = 69.75 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.145199 (4 samples)
	minimum = 0.114096 (4 samples)
	maximum = 0.238223 (4 samples)
Accepted packet rate average = 0.145199 (4 samples)
	minimum = 0.114096 (4 samples)
	maximum = 0.238634 (4 samples)
Injected flit rate average = 0.145199 (4 samples)
	minimum = 0.114096 (4 samples)
	maximum = 0.238223 (4 samples)
Accepted flit rate average = 0.145199 (4 samples)
	minimum = 0.114096 (4 samples)
	maximum = 0.238634 (4 samples)
Injected packet size average = 1 (4 samples)
Accepted packet size average = 1 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 33 sec (93 sec)
gpgpu_simulation_rate = 546699 (inst/sec)
gpgpu_simulation_rate = 594 (cycle/sec)
gpgpu_silicon_slowdown = 1409090x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffecfe78c4c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffecfe78c40..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffecfe78c38..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffecfe78c30..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffecfe78c48..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffecfe78c2c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffecfe78ce0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffecfe78ce8..

GPGPU-Sim PTX: cudaLaunch for 0x0x5621880c5ba4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (47,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
Destroy streams for kernel 5: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 5 
gpu_sim_cycle = 12624
gpu_sim_insn = 12070574
gpu_ipc =     956.1608
gpu_tot_sim_cycle = 67919
gpu_tot_sim_insn = 62913614
gpu_tot_ipc =     926.3036
gpu_tot_issued_cta = 235
gpu_occupancy = 40.4534% 
gpu_tot_occupancy = 41.0138% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.7206
partiton_level_parallism_total  =       2.7420
partiton_level_parallism_util =       3.1931
partiton_level_parallism_util_total  =       3.4200
L2_BW  =      72.8689 GB/Sec
L2_BW_total  =      73.5786 GB/Sec
gpu_total_sim_rate=547074

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1113346
	L1I_total_cache_misses = 2816
	L1I_total_cache_miss_rate = 0.0025
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 13160
	L1C_total_cache_misses = 896
	L1C_total_cache_miss_rate = 0.0681
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3052
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 12264
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 896
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3052
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1110530
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2816
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 13160
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1113346

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3052
ctas_completed 235, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
6825, 6839, 6835, 6842, 6829, 6835, 6827, 6818, 6847, 6839, 6851, 6842, 6843, 6858, 6846, 6840, 6850, 6839, 6841, 6849, 6863, 6868, 6862, 6838, 2775, 2770, 2772, 2073, 2079, 2080, 2078, 2081, 
gpgpu_n_tot_thrd_icount = 68969216
gpgpu_n_tot_w_icount = 2155288
gpgpu_n_stall_shd_mem = 148802
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 178270
gpgpu_n_mem_write_global = 7835
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 1134380
gpgpu_n_store_insn = 50000
gpgpu_n_shmem_insn = 6460930
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 421120
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3052
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3052
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 145750
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:211956	W0_Idle:142469	W0_Scoreboard:1529470	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:13400	W13:12546	W14:12366	W15:12366	W16:12366	W17:12366	W18:12890	W19:12366	W20:14570	W21:12366	W22:12366	W23:12366	W24:12366	W25:12366	W26:12366	W27:12366	W28:12366	W29:12366	W30:12366	W31:12366	W32:1904026
single_issue_nums: WS0:339466	WS1:339158	WS2:339050	WS3:339248	
dual_issue_nums: WS0:100019	WS1:100173	WS2:100227	WS3:98764	
traffic_breakdown_coretomem[CONST_ACC_R] = 112 {8:14,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1426160 {8:178270,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 313400 {40:7835,}
traffic_breakdown_coretomem[INST_ACC_R] = 896 {8:112,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1120 {40:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7130800 {40:178270,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 62680 {8:7835,}
traffic_breakdown_memtocore[INST_ACC_R] = 17920 {40:448,}
maxmflatency = 419 
max_icnt2mem_latency = 68 
maxmrqlatency = 148 
max_icnt2sh_latency = 98 
averagemflatency = 246 
avg_icnt2mem_latency = 9 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 13 
mrq_lat_table:95596 	14856 	7244 	3825 	4970 	372 	147 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	101562 	84571 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	95606 	81006 	7838 	1744 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	47644 	84714 	46483 	7172 	120 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	122 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      6768      6083      8070      8075      8686      8685      9491      9471     10159     10158     10873     10881     11481     11463     12277     12284 
dram[1]:      6064      5799      8104      8102      8702      8702      9466      9457     10130     10138     10868     10868     11460     11493     12289     12289 
dram[2]:      5838      5856      8099      8097      8725      8724      9442      9438     10138     10133     10927     10917     11468     11466     12287     12285 
dram[3]:      5843      7284      8123      8109      8717      8712      9466      9449     10130     10133     10915     10927     11471     11484     12284     12299 
dram[4]:      7317      7313      8107      8110      8859      8858      9443      9452     10141     10138     10887     10881     11473     11471     12297     12235 
dram[5]:      7307      7306      8116      8096      8865      8878      9450      9497     10143     10151     10873     10924     11489     11487     12233     12238 
dram[6]:      7335      7297      8095      8100      8876      8873      9511      9506     10148     10167     10921     10897     11479     11477     12230     12228 
dram[7]:      7293      7298      8105      8118      8908      8904      9503      9528     10191     10192     10900     10905     11481     11481     12224     12223 
dram[8]:      7316      7312      8123      8082      8882      8868      9472      9471     10182     10162     10921     10926     11487     11476     12245     12294 
dram[9]:      7307      7303      8080      8095      8863      8859      9467      9452     10160     10170     10913     10910     11476     11502     12292     12297 
dram[10]:      7326      7321      8068      8065      8889      8858      9450      9459     10169     10168     10879     10878     11501     11513     12296     12292 
dram[11]:      7340      7335      8086      8073      8854      8869      9457      9454     10165     10182     10888     10874     11509     11501     12294     12279 
average row accesses per activate:
dram[0]: 27.703703 27.592592 33.333332 33.142857 65.599998 65.599998 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 
dram[1]: 25.689655 26.607143 33.047619 33.047619 65.599998 65.599998 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 
dram[2]: 31.125000 31.041666 33.142857 36.631580 65.599998 65.400002 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 
dram[3]: 31.041666 37.450001 36.736843 36.631580 65.199997 65.199997 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 
dram[4]: 32.304348 29.719999 36.631580 36.736843 65.199997 65.199997 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 
dram[5]: 32.391304 27.444445 33.190475 36.684212 65.199997 65.199997 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 
dram[6]: 27.444445 27.592592 36.789474 36.684212 65.199997 65.199997 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 
dram[7]: 29.639999 25.620689 36.684212 36.789474 65.199997 65.199997 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 
dram[8]: 27.592592 27.444445 36.684212 36.684212 65.199997 65.199997 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 
dram[9]: 32.260868 39.210526 41.117645 41.000000 65.199997 65.199997 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 
dram[10]: 29.639999 29.719999 41.000000 36.789474 65.199997 65.199997 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 
dram[11]: 29.719999 32.217392 41.000000 46.466667 65.199997 65.199997 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 
average row locality = 127052/2379 = 53.405632
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       730       728       686       682       656       656       640       640       640       640       640       640       640       640       640       640 
dram[1]:       727       727       680       682       656       656       640       640       640       640       640       640       640       640       640       640 
dram[2]:       729       727       684       684       656       654       640       640       640       640       640       640       640       640       640       640 
dram[3]:       727       730       686       684       652       652       640       640       640       640       640       640       640       640       640       640 
dram[4]:       724       724       684       686       652       652       640       640       640       640       640       640       640       640       640       640 
dram[5]:       726       723       684       684       652       652       640       640       640       640       640       640       640       640       640       640 
dram[6]:       723       727       686       684       652       652       640       640       640       640       640       640       640       640       640       640 
dram[7]:       723       725       684       686       652       652       640       640       640       640       640       640       640       640       640       640 
dram[8]:       727       723       684       684       652       652       640       640       640       640       640       640       640       640       640       640 
dram[9]:       724       727       686       684       652       652       640       640       640       640       640       640       640       640       640       640 
dram[10]:       723       725       684       686       652       652       640       640       640       640       640       640       640       640       640       640 
dram[11]:       725       723       684       684       652       652       640       640       640       640       640       640       640       640       640       640 
total dram reads = 126309
bank skew: 730/640 = 1.14
chip skew: 10538/10520 = 1.00
number of total write accesses:
dram[0]:        70        68        56        56         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        72        72        52        48         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        72        72        48        48         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        72        76        48        48         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        76        76        48        48         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        76        72        52        52         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        72        72        52        52         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        72        72        52        52         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        72        72        52        52         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        72        72        52        52         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        72        72        52        52         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        72        72        52        52         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 2966
min_bank_accesses = 0!
chip skew: 252/240 = 1.05
average mf latency per bank:
dram[0]:        375       369       371       364       350       350       352       354       347       349       345       345       343       343       341       344
dram[1]:        385       372       366       369       357       354       356       358       350       352       345       343       339       340       343       340
dram[2]:        371       374       367       364       348       353       353       347       349       347       348       346       345       344       337       343
dram[3]:        377       372       370       368       358       358       355       356       348       348       343       348       343       341       338       340
dram[4]:        370       380       367       368       352       355       354       357       351       347       345       345       347       342       344       342
dram[5]:        370       372       371       372       357       354       354       354       346       345       348       342       341       344       346       341
dram[6]:        377       375       364       367       356       363       352       357       347       351       345       345       342       342       339       341
dram[7]:        372       381       367       364       353       351       357       353       347       346       345       344       347       344       341       346
dram[8]:        377       371       366       369       356       356       358       356       346       348       338       346       341       338       345       343
dram[9]:        376       379       365       361       349       356       352       352       350       349       342       342       344       346       345       344
dram[10]:        372       375       368       365       356       353       351       355       348       348       344       341       342       341       344       342
dram[11]:        382       375       361       363       351       357       356       357       349       348       342       345       342       341       343       342
maximum mf latency per bank:
dram[0]:        345       319       340       331       326       323       300       296       301       298       292       294       290       302       293       306
dram[1]:        395       362       356       346       365       326       308       306       295       298       297       296       294       293       309       287
dram[2]:        390       394       300       323       312       331       305       300       298       295       295       293       291       291       297       299
dram[3]:        416       419       320       334       331       318       306       301       302       298       296       301       292       293       301       302
dram[4]:        379       399       312       305       317       317       299       299       305       300       297       300       288       290       299       306
dram[5]:        323       310       320       317       328       325       301       291       297       295       299       305       298       292       291       290
dram[6]:        308       330       316       345       316       341       294       294       300       295       297       295       292       293       291       287
dram[7]:        329       332       328       322       306       306       299       298       292       305       294       295       298       290       302       301
dram[8]:        327       322       319       324       313       319       301       309       293       293       292       296       294       288       299       304
dram[9]:        393       323       334       354       309       329       304       305       290       294       299       292       303       295       308       295
dram[10]:        334       341       339       326       314       317       294       306       308       296       299       298       292       290       309       298
dram[11]:        348       362       316       314       325       318       306       314       314       314       300       294       296       304       305       296
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=121875 n_nop=110666 n_act=220 n_pre=204 n_ref_event=94702031002272 n_req=10601 n_rd=10538 n_rd_L2_A=0 n_write=0 n_wr_bk=250 bw_util=0.177
n_activity=53828 dram_eff=0.4008
bk0: 730a 119037i bk1: 728a 118940i bk2: 686a 119136i bk3: 682a 119076i bk4: 656a 120233i bk5: 656a 120078i bk6: 640a 120357i bk7: 640a 120359i bk8: 640a 120359i bk9: 640a 120309i bk10: 640a 120370i bk11: 640a 120440i bk12: 640a 120404i bk13: 640a 120404i bk14: 640a 120362i bk15: 640a 120376i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980568
Row_Buffer_Locality_read = 0.982729
Row_Buffer_Locality_write = 0.619048
Bank_Level_Parallism = 1.352390
Bank_Level_Parallism_Col = 0.676253
Bank_Level_Parallism_Ready = 1.052802
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.177034 
total_CMD = 121875 
util_bw = 21576 
Wasted_Col = 10435 
Wasted_Row = 1348 
Idle = 88516 

BW Util Bottlenecks: 
RCDc_limit = 2312 
RCDWRc_limit = 132 
WTRc_limit = 303 
RTWc_limit = 940 
CCDLc_limit = 8323 
rwq = 0 
CCDLc_limit_alone = 8300 
WTRc_limit_alone = 301 
RTWc_limit_alone = 919 

Commands details: 
total_CMD = 121875 
n_nop = 110666 
Read = 10538 
Write = 0 
L2_Alloc = 0 
L2_WB = 250 
n_act = 220 
n_pre = 204 
n_ref = 94702031002272 
n_req = 10601 
total_req = 10788 

Dual Bus Interface Util: 
issued_total_row = 424 
issued_total_col = 10788 
Row_Bus_Util =  0.003479 
CoL_Bus_Util = 0.088517 
Either_Row_CoL_Bus_Util = 0.091971 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.000268 
queue_avg = 0.302695 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.302695
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=121875 n_nop=110671 n_act=224 n_pre=208 n_ref_event=94702031861904 n_req=10590 n_rd=10528 n_rd_L2_A=0 n_write=0 n_wr_bk=244 bw_util=0.1768
n_activity=53515 dram_eff=0.4026
bk0: 727a 118900i bk1: 727a 118841i bk2: 680a 119134i bk3: 682a 119210i bk4: 656a 120147i bk5: 656a 120170i bk6: 640a 120276i bk7: 640a 120290i bk8: 640a 120324i bk9: 640a 120330i bk10: 640a 120405i bk11: 640a 120441i bk12: 640a 120391i bk13: 640a 120413i bk14: 640a 120341i bk15: 640a 120332i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980264
Row_Buffer_Locality_read = 0.982618
Row_Buffer_Locality_write = 0.580645
Bank_Level_Parallism = 1.362823
Bank_Level_Parallism_Col = 1.294806
Bank_Level_Parallism_Ready = 1.055736
write_to_read_ratio_blp_rw_average = 0.045015
GrpLevelPara = 1.288560 

BW Util details:
bwutil = 0.176771 
total_CMD = 121875 
util_bw = 21544 
Wasted_Col = 10361 
Wasted_Row = 1406 
Idle = 88564 

BW Util Bottlenecks: 
RCDc_limit = 2393 
RCDWRc_limit = 157 
WTRc_limit = 321 
RTWc_limit = 970 
CCDLc_limit = 8137 
rwq = 0 
CCDLc_limit_alone = 8111 
WTRc_limit_alone = 314 
RTWc_limit_alone = 951 

Commands details: 
total_CMD = 121875 
n_nop = 110671 
Read = 10528 
Write = 0 
L2_Alloc = 0 
L2_WB = 244 
n_act = 224 
n_pre = 208 
n_ref = 94702031861904 
n_req = 10590 
total_req = 10772 

Dual Bus Interface Util: 
issued_total_row = 432 
issued_total_col = 10772 
Row_Bus_Util =  0.003545 
CoL_Bus_Util = 0.088386 
Either_Row_CoL_Bus_Util = 0.091930 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.338978 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.338978
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=121875 n_nop=110691 n_act=214 n_pre=198 n_ref_event=0 n_req=10594 n_rd=10534 n_rd_L2_A=0 n_write=0 n_wr_bk=240 bw_util=0.1768
n_activity=53706 dram_eff=0.4012
bk0: 729a 119004i bk1: 727a 119059i bk2: 684a 119397i bk3: 684a 119353i bk4: 656a 120143i bk5: 654a 120185i bk6: 640a 120305i bk7: 640a 120273i bk8: 640a 120364i bk9: 640a 120303i bk10: 640a 120345i bk11: 640a 120349i bk12: 640a 120414i bk13: 640a 120388i bk14: 640a 120465i bk15: 640a 120405i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981310
Row_Buffer_Locality_read = 0.983197
Row_Buffer_Locality_write = 0.650000
Bank_Level_Parallism = 1.339614
Bank_Level_Parallism_Col = 1.279761
Bank_Level_Parallism_Ready = 1.046745
write_to_read_ratio_blp_rw_average = 0.043566
GrpLevelPara = 1.276869 

BW Util details:
bwutil = 0.176804 
total_CMD = 121875 
util_bw = 21548 
Wasted_Col = 10419 
Wasted_Row = 1371 
Idle = 88537 

BW Util Bottlenecks: 
RCDc_limit = 2268 
RCDWRc_limit = 113 
WTRc_limit = 360 
RTWc_limit = 846 
CCDLc_limit = 8282 
rwq = 0 
CCDLc_limit_alone = 8256 
WTRc_limit_alone = 356 
RTWc_limit_alone = 824 

Commands details: 
total_CMD = 121875 
n_nop = 110691 
Read = 10534 
Write = 0 
L2_Alloc = 0 
L2_WB = 240 
n_act = 214 
n_pre = 198 
n_ref = 0 
n_req = 10594 
total_req = 10774 

Dual Bus Interface Util: 
issued_total_row = 412 
issued_total_col = 10774 
Row_Bus_Util =  0.003381 
CoL_Bus_Util = 0.088402 
Either_Row_CoL_Bus_Util = 0.091766 
Issued_on_Two_Bus_Simul_Util = 0.000016 
issued_two_Eff = 0.000179 
queue_avg = 0.288049 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.288049
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=121875 n_nop=110702 n_act=208 n_pre=192 n_ref_event=0 n_req=10592 n_rd=10531 n_rd_L2_A=0 n_write=0 n_wr_bk=244 bw_util=0.1768
n_activity=53254 dram_eff=0.4047
bk0: 727a 118865i bk1: 730a 118988i bk2: 686a 119449i bk3: 684a 119222i bk4: 652a 120243i bk5: 652a 120172i bk6: 640a 120295i bk7: 640a 120292i bk8: 640a 120304i bk9: 640a 120358i bk10: 640a 120366i bk11: 640a 120353i bk12: 640a 120427i bk13: 640a 120368i bk14: 640a 120372i bk15: 640a 120365i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981873
Row_Buffer_Locality_read = 0.983572
Row_Buffer_Locality_write = 0.688525
Bank_Level_Parallism = 1.341535
Bank_Level_Parallism_Col = 1.281106
Bank_Level_Parallism_Ready = 1.057302
write_to_read_ratio_blp_rw_average = 0.043299
GrpLevelPara = 1.278316 

BW Util details:
bwutil = 0.176821 
total_CMD = 121875 
util_bw = 21550 
Wasted_Col = 10577 
Wasted_Row = 1265 
Idle = 88483 

BW Util Bottlenecks: 
RCDc_limit = 2270 
RCDWRc_limit = 92 
WTRc_limit = 503 
RTWc_limit = 929 
CCDLc_limit = 8316 
rwq = 0 
CCDLc_limit_alone = 8305 
WTRc_limit_alone = 496 
RTWc_limit_alone = 925 

Commands details: 
total_CMD = 121875 
n_nop = 110702 
Read = 10531 
Write = 0 
L2_Alloc = 0 
L2_WB = 244 
n_act = 208 
n_pre = 192 
n_ref = 0 
n_req = 10592 
total_req = 10775 

Dual Bus Interface Util: 
issued_total_row = 400 
issued_total_col = 10775 
Row_Bus_Util =  0.003282 
CoL_Bus_Util = 0.088410 
Either_Row_CoL_Bus_Util = 0.091676 
Issued_on_Two_Bus_Simul_Util = 0.000016 
issued_two_Eff = 0.000179 
queue_avg = 0.329149 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.329149
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=121875 n_nop=110698 n_act=212 n_pre=196 n_ref_event=0 n_req=10584 n_rd=10522 n_rd_L2_A=0 n_write=0 n_wr_bk=248 bw_util=0.1767
n_activity=53459 dram_eff=0.4029
bk0: 724a 118975i bk1: 724a 118874i bk2: 684a 119381i bk3: 686a 119261i bk4: 652a 120272i bk5: 652a 120169i bk6: 640a 120328i bk7: 640a 120293i bk8: 640a 120319i bk9: 640a 120323i bk10: 640a 120335i bk11: 640a 120374i bk12: 640a 120422i bk13: 640a 120379i bk14: 640a 120387i bk15: 640a 120338i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981481
Row_Buffer_Locality_read = 0.983558
Row_Buffer_Locality_write = 0.629032
Bank_Level_Parallism = 1.345513
Bank_Level_Parallism_Col = 1.287943
Bank_Level_Parallism_Ready = 1.057241
write_to_read_ratio_blp_rw_average = 0.043419
GrpLevelPara = 1.283847 

BW Util details:
bwutil = 0.176738 
total_CMD = 121875 
util_bw = 21540 
Wasted_Col = 10357 
Wasted_Row = 1388 
Idle = 88590 

BW Util Bottlenecks: 
RCDc_limit = 2249 
RCDWRc_limit = 136 
WTRc_limit = 314 
RTWc_limit = 891 
CCDLc_limit = 8236 
rwq = 0 
CCDLc_limit_alone = 8223 
WTRc_limit_alone = 312 
RTWc_limit_alone = 880 

Commands details: 
total_CMD = 121875 
n_nop = 110698 
Read = 10522 
Write = 0 
L2_Alloc = 0 
L2_WB = 248 
n_act = 212 
n_pre = 196 
n_ref = 0 
n_req = 10584 
total_req = 10770 

Dual Bus Interface Util: 
issued_total_row = 408 
issued_total_col = 10770 
Row_Bus_Util =  0.003348 
CoL_Bus_Util = 0.088369 
Either_Row_CoL_Bus_Util = 0.091709 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000089 
queue_avg = 0.314617 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.314617
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=121875 n_nop=110688 n_act=216 n_pre=200 n_ref_event=0 n_req=10584 n_rd=10521 n_rd_L2_A=0 n_write=0 n_wr_bk=252 bw_util=0.1768
n_activity=53850 dram_eff=0.4001
bk0: 726a 119069i bk1: 723a 118976i bk2: 684a 119301i bk3: 684a 119243i bk4: 652a 120217i bk5: 652a 120211i bk6: 640a 120301i bk7: 640a 120330i bk8: 640a 120370i bk9: 640a 120322i bk10: 640a 120317i bk11: 640a 120312i bk12: 640a 120393i bk13: 640a 120393i bk14: 640a 120463i bk15: 640a 120496i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981104
Row_Buffer_Locality_read = 0.983367
Row_Buffer_Locality_write = 0.603175
Bank_Level_Parallism = 1.327668
Bank_Level_Parallism_Col = 1.004582
Bank_Level_Parallism_Ready = 1.047288
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.176788 
total_CMD = 121875 
util_bw = 21546 
Wasted_Col = 10671 
Wasted_Row = 1354 
Idle = 88304 

BW Util Bottlenecks: 
RCDc_limit = 2235 
RCDWRc_limit = 147 
WTRc_limit = 412 
RTWc_limit = 972 
CCDLc_limit = 8449 
rwq = 0 
CCDLc_limit_alone = 8428 
WTRc_limit_alone = 412 
RTWc_limit_alone = 951 

Commands details: 
total_CMD = 121875 
n_nop = 110688 
Read = 10521 
Write = 0 
L2_Alloc = 0 
L2_WB = 252 
n_act = 216 
n_pre = 200 
n_ref = 0 
n_req = 10584 
total_req = 10773 

Dual Bus Interface Util: 
issued_total_row = 416 
issued_total_col = 10773 
Row_Bus_Util =  0.003413 
CoL_Bus_Util = 0.088394 
Either_Row_CoL_Bus_Util = 0.091791 
Issued_on_Two_Bus_Simul_Util = 0.000016 
issued_two_Eff = 0.000179 
queue_avg = 0.257846 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.257846
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=121875 n_nop=110683 n_act=218 n_pre=202 n_ref_event=4568229571824690154 n_req=10586 n_rd=10524 n_rd_L2_A=0 n_write=0 n_wr_bk=248 bw_util=0.1768
n_activity=53665 dram_eff=0.4015
bk0: 723a 118994i bk1: 727a 118893i bk2: 686a 119470i bk3: 684a 119384i bk4: 652a 120245i bk5: 652a 120169i bk6: 640a 120290i bk7: 640a 120279i bk8: 640a 120371i bk9: 640a 120355i bk10: 640a 120341i bk11: 640a 120365i bk12: 640a 120400i bk13: 640a 120394i bk14: 640a 120408i bk15: 640a 120354i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980918
Row_Buffer_Locality_read = 0.983276
Row_Buffer_Locality_write = 0.580645
Bank_Level_Parallism = 1.325022
Bank_Level_Parallism_Col = 1.268769
Bank_Level_Parallism_Ready = 1.053628
write_to_read_ratio_blp_rw_average = 0.041779
GrpLevelPara = 1.266962 

BW Util details:
bwutil = 0.176771 
total_CMD = 121875 
util_bw = 21544 
Wasted_Col = 10524 
Wasted_Row = 1469 
Idle = 88338 

BW Util Bottlenecks: 
RCDc_limit = 2356 
RCDWRc_limit = 160 
WTRc_limit = 416 
RTWc_limit = 906 
CCDLc_limit = 8184 
rwq = 0 
CCDLc_limit_alone = 8165 
WTRc_limit_alone = 414 
RTWc_limit_alone = 889 

Commands details: 
total_CMD = 121875 
n_nop = 110683 
Read = 10524 
Write = 0 
L2_Alloc = 0 
L2_WB = 248 
n_act = 218 
n_pre = 202 
n_ref = 4568229571824690154 
n_req = 10586 
total_req = 10772 

Dual Bus Interface Util: 
issued_total_row = 420 
issued_total_col = 10772 
Row_Bus_Util =  0.003446 
CoL_Bus_Util = 0.088386 
Either_Row_CoL_Bus_Util = 0.091832 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.276636 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.276636
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=121875 n_nop=110686 n_act=218 n_pre=202 n_ref_event=0 n_req=10584 n_rd=10522 n_rd_L2_A=0 n_write=0 n_wr_bk=248 bw_util=0.1767
n_activity=53261 dram_eff=0.4044
bk0: 723a 118957i bk1: 725a 118676i bk2: 684a 119423i bk3: 686a 119420i bk4: 652a 120198i bk5: 652a 120260i bk6: 640a 120316i bk7: 640a 120279i bk8: 640a 120321i bk9: 640a 120328i bk10: 640a 120361i bk11: 640a 120392i bk12: 640a 120392i bk13: 640a 120368i bk14: 640a 120320i bk15: 640a 120286i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980915
Row_Buffer_Locality_read = 0.983273
Row_Buffer_Locality_write = 0.580645
Bank_Level_Parallism = 1.351428
Bank_Level_Parallism_Col = 1.284580
Bank_Level_Parallism_Ready = 1.059631
write_to_read_ratio_blp_rw_average = 0.042924
GrpLevelPara = 1.279738 

BW Util details:
bwutil = 0.176738 
total_CMD = 121875 
util_bw = 21540 
Wasted_Col = 10428 
Wasted_Row = 1344 
Idle = 88563 

BW Util Bottlenecks: 
RCDc_limit = 2325 
RCDWRc_limit = 153 
WTRc_limit = 571 
RTWc_limit = 825 
CCDLc_limit = 8295 
rwq = 0 
CCDLc_limit_alone = 8228 
WTRc_limit_alone = 524 
RTWc_limit_alone = 805 

Commands details: 
total_CMD = 121875 
n_nop = 110686 
Read = 10522 
Write = 0 
L2_Alloc = 0 
L2_WB = 248 
n_act = 218 
n_pre = 202 
n_ref = 0 
n_req = 10584 
total_req = 10770 

Dual Bus Interface Util: 
issued_total_row = 420 
issued_total_col = 10770 
Row_Bus_Util =  0.003446 
CoL_Bus_Util = 0.088369 
Either_Row_CoL_Bus_Util = 0.091807 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000089 
queue_avg = 0.287147 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.287147
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=121875 n_nop=110686 n_act=218 n_pre=202 n_ref_event=0 n_req=10584 n_rd=10522 n_rd_L2_A=0 n_write=0 n_wr_bk=248 bw_util=0.1767
n_activity=53107 dram_eff=0.4056
bk0: 727a 118851i bk1: 723a 118889i bk2: 684a 119364i bk3: 684a 119127i bk4: 652a 120230i bk5: 652a 120211i bk6: 640a 120336i bk7: 640a 120270i bk8: 640a 120367i bk9: 640a 120402i bk10: 640a 120395i bk11: 640a 120294i bk12: 640a 120407i bk13: 640a 120410i bk14: 640a 120377i bk15: 640a 120396i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980915
Row_Buffer_Locality_read = 0.983273
Row_Buffer_Locality_write = 0.580645
Bank_Level_Parallism = 1.344988
Bank_Level_Parallism_Col = 1.287261
Bank_Level_Parallism_Ready = 1.055478
write_to_read_ratio_blp_rw_average = 0.043078
GrpLevelPara = 1.283985 

BW Util details:
bwutil = 0.176738 
total_CMD = 121875 
util_bw = 21540 
Wasted_Col = 10341 
Wasted_Row = 1471 
Idle = 88523 

BW Util Bottlenecks: 
RCDc_limit = 2307 
RCDWRc_limit = 149 
WTRc_limit = 463 
RTWc_limit = 911 
CCDLc_limit = 8032 
rwq = 0 
CCDLc_limit_alone = 7993 
WTRc_limit_alone = 463 
RTWc_limit_alone = 872 

Commands details: 
total_CMD = 121875 
n_nop = 110686 
Read = 10522 
Write = 0 
L2_Alloc = 0 
L2_WB = 248 
n_act = 218 
n_pre = 202 
n_ref = 0 
n_req = 10584 
total_req = 10770 

Dual Bus Interface Util: 
issued_total_row = 420 
issued_total_col = 10770 
Row_Bus_Util =  0.003446 
CoL_Bus_Util = 0.088369 
Either_Row_CoL_Bus_Util = 0.091807 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000089 
queue_avg = 0.284939 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.284939
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=121875 n_nop=110714 n_act=202 n_pre=186 n_ref_event=0 n_req=10587 n_rd=10525 n_rd_L2_A=0 n_write=0 n_wr_bk=248 bw_util=0.1768
n_activity=53098 dram_eff=0.4058
bk0: 724a 119041i bk1: 727a 119046i bk2: 686a 119341i bk3: 684a 119353i bk4: 652a 120246i bk5: 652a 120200i bk6: 640a 120311i bk7: 640a 120320i bk8: 640a 120328i bk9: 640a 120283i bk10: 640a 120410i bk11: 640a 120339i bk12: 640a 120385i bk13: 640a 120403i bk14: 640a 120386i bk15: 640a 120315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982431
Row_Buffer_Locality_read = 0.984038
Row_Buffer_Locality_write = 0.709677
Bank_Level_Parallism = 1.347616
Bank_Level_Parallism_Col = 1.291972
Bank_Level_Parallism_Ready = 1.055282
write_to_read_ratio_blp_rw_average = 0.044498
GrpLevelPara = 1.287609 

BW Util details:
bwutil = 0.176788 
total_CMD = 121875 
util_bw = 21546 
Wasted_Col = 10267 
Wasted_Row = 1278 
Idle = 88784 

BW Util Bottlenecks: 
RCDc_limit = 2242 
RCDWRc_limit = 111 
WTRc_limit = 502 
RTWc_limit = 967 
CCDLc_limit = 8139 
rwq = 0 
CCDLc_limit_alone = 8084 
WTRc_limit_alone = 489 
RTWc_limit_alone = 925 

Commands details: 
total_CMD = 121875 
n_nop = 110714 
Read = 10525 
Write = 0 
L2_Alloc = 0 
L2_WB = 248 
n_act = 202 
n_pre = 186 
n_ref = 0 
n_req = 10587 
total_req = 10773 

Dual Bus Interface Util: 
issued_total_row = 388 
issued_total_col = 10773 
Row_Bus_Util =  0.003184 
CoL_Bus_Util = 0.088394 
Either_Row_CoL_Bus_Util = 0.091577 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.321797 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.321797
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=121875 n_nop=110698 n_act=212 n_pre=196 n_ref_event=0 n_req=10584 n_rd=10522 n_rd_L2_A=0 n_write=0 n_wr_bk=248 bw_util=0.1767
n_activity=53207 dram_eff=0.4048
bk0: 723a 118967i bk1: 725a 118870i bk2: 684a 119347i bk3: 686a 119317i bk4: 652a 120279i bk5: 652a 120191i bk6: 640a 120321i bk7: 640a 120273i bk8: 640a 120303i bk9: 640a 120347i bk10: 640a 120394i bk11: 640a 120317i bk12: 640a 120367i bk13: 640a 120424i bk14: 640a 120391i bk15: 640a 120355i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981481
Row_Buffer_Locality_read = 0.983558
Row_Buffer_Locality_write = 0.629032
Bank_Level_Parallism = 1.354580
Bank_Level_Parallism_Col = 1.289640
Bank_Level_Parallism_Ready = 1.050913
write_to_read_ratio_blp_rw_average = 0.046459
GrpLevelPara = 1.285893 

BW Util details:
bwutil = 0.176738 
total_CMD = 121875 
util_bw = 21540 
Wasted_Col = 10274 
Wasted_Row = 1231 
Idle = 88830 

BW Util Bottlenecks: 
RCDc_limit = 2248 
RCDWRc_limit = 131 
WTRc_limit = 394 
RTWc_limit = 966 
CCDLc_limit = 8057 
rwq = 0 
CCDLc_limit_alone = 8010 
WTRc_limit_alone = 385 
RTWc_limit_alone = 928 

Commands details: 
total_CMD = 121875 
n_nop = 110698 
Read = 10522 
Write = 0 
L2_Alloc = 0 
L2_WB = 248 
n_act = 212 
n_pre = 196 
n_ref = 0 
n_req = 10584 
total_req = 10770 

Dual Bus Interface Util: 
issued_total_row = 408 
issued_total_col = 10770 
Row_Bus_Util =  0.003348 
CoL_Bus_Util = 0.088369 
Either_Row_CoL_Bus_Util = 0.091709 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000089 
queue_avg = 0.295294 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.295294
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=121875 n_nop=110712 n_act=206 n_pre=190 n_ref_event=0 n_req=10582 n_rd=10520 n_rd_L2_A=0 n_write=0 n_wr_bk=248 bw_util=0.1767
n_activity=52536 dram_eff=0.4099
bk0: 725a 118857i bk1: 723a 119005i bk2: 684a 119468i bk3: 684a 119387i bk4: 652a 120205i bk5: 652a 120131i bk6: 640a 120279i bk7: 640a 120306i bk8: 640a 120328i bk9: 640a 120350i bk10: 640a 120370i bk11: 640a 120354i bk12: 640a 120408i bk13: 640a 120353i bk14: 640a 120375i bk15: 640a 120339i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982045
Row_Buffer_Locality_read = 0.983840
Row_Buffer_Locality_write = 0.677419
Bank_Level_Parallism = 1.351420
Bank_Level_Parallism_Col = 1.296049
Bank_Level_Parallism_Ready = 1.047601
write_to_read_ratio_blp_rw_average = 0.047360
GrpLevelPara = 1.293262 

BW Util details:
bwutil = 0.176706 
total_CMD = 121875 
util_bw = 21536 
Wasted_Col = 10148 
Wasted_Row = 1316 
Idle = 88875 

BW Util Bottlenecks: 
RCDc_limit = 2282 
RCDWRc_limit = 120 
WTRc_limit = 387 
RTWc_limit = 967 
CCDLc_limit = 7962 
rwq = 0 
CCDLc_limit_alone = 7929 
WTRc_limit_alone = 383 
RTWc_limit_alone = 938 

Commands details: 
total_CMD = 121875 
n_nop = 110712 
Read = 10520 
Write = 0 
L2_Alloc = 0 
L2_WB = 248 
n_act = 206 
n_pre = 190 
n_ref = 0 
n_req = 10582 
total_req = 10768 

Dual Bus Interface Util: 
issued_total_row = 396 
issued_total_col = 10768 
Row_Bus_Util =  0.003249 
CoL_Bus_Util = 0.088353 
Either_Row_CoL_Bus_Util = 0.091594 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000090 
queue_avg = 0.328279 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.328279

========= L2 cache stats =========
L2_cache_bank[0]: Access = 7824, Miss = 5563, Miss_rate = 0.711, Pending_hits = 1933, Reservation_fails = 0
L2_cache_bank[1]: Access = 7783, Miss = 5551, Miss_rate = 0.713, Pending_hits = 1909, Reservation_fails = 0
L2_cache_bank[2]: Access = 7817, Miss = 5547, Miss_rate = 0.710, Pending_hits = 1943, Reservation_fails = 0
L2_cache_bank[3]: Access = 7814, Miss = 5546, Miss_rate = 0.710, Pending_hits = 1962, Reservation_fails = 0
L2_cache_bank[4]: Access = 7804, Miss = 5550, Miss_rate = 0.711, Pending_hits = 1926, Reservation_fails = 0
L2_cache_bank[5]: Access = 7803, Miss = 5545, Miss_rate = 0.711, Pending_hits = 1908, Reservation_fails = 0
L2_cache_bank[6]: Access = 7838, Miss = 5547, Miss_rate = 0.708, Pending_hits = 1950, Reservation_fails = 0
L2_cache_bank[7]: Access = 7825, Miss = 5553, Miss_rate = 0.710, Pending_hits = 1916, Reservation_fails = 0
L2_cache_bank[8]: Access = 7765, Miss = 5548, Miss_rate = 0.714, Pending_hits = 1885, Reservation_fails = 0
L2_cache_bank[9]: Access = 7785, Miss = 5549, Miss_rate = 0.713, Pending_hits = 1920, Reservation_fails = 0
L2_cache_bank[10]: Access = 7784, Miss = 5556, Miss_rate = 0.714, Pending_hits = 1920, Reservation_fails = 0
L2_cache_bank[11]: Access = 7757, Miss = 5544, Miss_rate = 0.715, Pending_hits = 1892, Reservation_fails = 0
L2_cache_bank[12]: Access = 7768, Miss = 5549, Miss_rate = 0.714, Pending_hits = 1893, Reservation_fails = 0
L2_cache_bank[13]: Access = 7785, Miss = 5553, Miss_rate = 0.713, Pending_hits = 1925, Reservation_fails = 0
L2_cache_bank[14]: Access = 7749, Miss = 5544, Miss_rate = 0.715, Pending_hits = 1898, Reservation_fails = 0
L2_cache_bank[15]: Access = 7755, Miss = 5553, Miss_rate = 0.716, Pending_hits = 1910, Reservation_fails = 0
L2_cache_bank[16]: Access = 7769, Miss = 5550, Miss_rate = 0.714, Pending_hits = 1932, Reservation_fails = 0
L2_cache_bank[17]: Access = 7746, Miss = 5543, Miss_rate = 0.716, Pending_hits = 1893, Reservation_fails = 0
L2_cache_bank[18]: Access = 7730, Miss = 5549, Miss_rate = 0.718, Pending_hits = 1867, Reservation_fails = 0
L2_cache_bank[19]: Access = 7744, Miss = 5549, Miss_rate = 0.717, Pending_hits = 1883, Reservation_fails = 0
L2_cache_bank[20]: Access = 7743, Miss = 5543, Miss_rate = 0.716, Pending_hits = 1879, Reservation_fails = 0
L2_cache_bank[21]: Access = 7723, Miss = 5551, Miss_rate = 0.719, Pending_hits = 1839, Reservation_fails = 0
L2_cache_bank[22]: Access = 7731, Miss = 5544, Miss_rate = 0.717, Pending_hits = 1844, Reservation_fails = 0
L2_cache_bank[23]: Access = 7739, Miss = 5542, Miss_rate = 0.716, Pending_hits = 1867, Reservation_fails = 0
L2_total_cache_accesses = 186581
L2_total_cache_misses = 133169
L2_total_cache_miss_rate = 0.7137
L2_total_cache_pending_hits = 45694
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6723
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 45272
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 31251
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 95024
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 975
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1368
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 5492
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 396
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 24
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 178270
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 7835
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 448
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.077

icnt_total_pkts_mem_to_simt=186581
icnt_total_pkts_simt_to_mem=186231
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.87042
	minimum = 5
	maximum = 54
Network latency average = 6.87042
	minimum = 5
	maximum = 54
Slowest packet = 369854
Flit latency average = 6.87042
	minimum = 5
	maximum = 54
Slowest flit = 369854
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.14319
	minimum = 0.110583 (at node 35)
	maximum = 0.248733 (at node 7)
Accepted packet rate average = 0.14319
	minimum = 0.110583 (at node 35)
	maximum = 0.248733 (at node 7)
Injected flit rate average = 0.14319
	minimum = 0.110583 (at node 35)
	maximum = 0.248733 (at node 7)
Accepted flit rate average= 0.14319
	minimum = 0.110583 (at node 35)
	maximum = 0.248733 (at node 7)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 7.57908 (5 samples)
	minimum = 5 (5 samples)
	maximum = 66.6 (5 samples)
Network latency average = 7.57803 (5 samples)
	minimum = 5 (5 samples)
	maximum = 66.6 (5 samples)
Flit latency average = 7.57803 (5 samples)
	minimum = 5 (5 samples)
	maximum = 66.6 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.144797 (5 samples)
	minimum = 0.113393 (5 samples)
	maximum = 0.240325 (5 samples)
Accepted packet rate average = 0.144797 (5 samples)
	minimum = 0.113393 (5 samples)
	maximum = 0.240654 (5 samples)
Injected flit rate average = 0.144797 (5 samples)
	minimum = 0.113393 (5 samples)
	maximum = 0.240325 (5 samples)
Accepted flit rate average = 0.144797 (5 samples)
	minimum = 0.113393 (5 samples)
	maximum = 0.240654 (5 samples)
Injected packet size average = 1 (5 samples)
Accepted packet size average = 1 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 55 sec (115 sec)
gpgpu_simulation_rate = 547074 (inst/sec)
gpgpu_simulation_rate = 590 (cycle/sec)
gpgpu_silicon_slowdown = 1418644x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: *** exit detected ***
