// Copyright 2019-2021 ETH Zurich and the DaCe authors. All rights reserved.
#pragma once

#include "hlslib/xilinx/Simulation.h"
#include "hlslib/xilinx/Utility.h"
#include "hlslib/xilinx/ShiftRegister.h"

#include <dace_fpga/xilinx/reduce.h>
#include <dace_fpga/xilinx/stream.h>
#include <dace_fpga/xilinx/vec.h>
#include <dace_fpga/xilinx/access.h>

#include <dace_fpga/xilinx/math.h>

#include "dace/copy.h"
#include "dace/types.h"
#include "dace/pyinterop.h"