# AGENTS v0.9 - Bytecode Dispatch and Instruction Set

**Document:** Phase 2, Document 5 of 10
**Status:** Complete
**Date:** 2025-11-04
**Purpose:** Detailed analysis of bytecode interpretation and dispatch mechanisms

---

## Table of Contents

1. [Executive Summary](#executive-summary)
2. [Dispatch Mechanisms](#dispatch-mechanisms)
3. [Instruction Set Architecture](#instruction-set-architecture)
4. [Instruction Categories](#instruction-categories)
5. [Bytecode Format](#bytecode-format)
6. [Performance Characteristics](#performance-characteristics)
7. [BAM Extensions](#bam-extensions)
8. [Porting Implications](#porting-implications)
9. [References](#references)

---

## Executive Summary

The AGENTS emulator uses a **hybrid dispatch strategy** with two modes:

### Dispatch Modes

| Mode | Performance | Requirements | Status |
|------|-------------|--------------|--------|
| **Threaded Code** | âš¡ Fast (~20-30% faster) | gcc 2.0+ with computed goto | âœ… Preferred |
| **Switch-based** | ðŸŒ Slower | Any C compiler | âœ… Fallback |

### Instruction Set

- **~115 instruction handlers** in engine.c
- **Core WAM-style:** GET, PUT, UNIFY, CALL, ALLOCATE, etc.
- **Concurrent extensions:** GUARD instructions, SUSPEND, ports
- **BAM extensions:** ~30 additional instructions (optional)

### Architecture Dependencies

âœ… **Low Risk:**
- Pure C code (no assembly)
- Computed goto widely supported (gcc, clang)
- No architecture-specific instructions

âš ï¸ **Medium Risk:**
- Performance sensitive (hot path)
- Branch prediction matters
- Register allocation helps (HARDREGS)

---

## Dispatch Mechanisms

### Threaded Code (Computed Goto)

**File:** `emulator/instructions.h:27-41`, `emulator/engine.c:155-175`

#### Configuration

```c
#ifndef NOTHREAD
#if defined(__GNUC__) && (__GNUC__ >= 2)
#define THREADED_CODE
#endif
#endif
```

**Enabled automatically** if gcc 2.0+ detected

#### Label Table Setup

From `engine.c:161-173`:

```c
#ifdef THREADED_CODE
#define Item(x)  &&CaseLabel(x),

static address label_table[] = {
#include "opcodes.h"
  // Expands to: &&LABEL_SWITCH_ON_TERM, &&LABEL_TRY, &&LABEL_CALL, ...
};

if (initcodes) {
  instr_label_table = label_table;
  instr_label_table_length = sizeof(label_table)/sizeof(label_table[0]);
  return;
}
#endif
```

**Mechanism:**
1. **Compile-time:** Macro generates array of label addresses
2. **Startup:** `tengine(exs, 1)` initializes label table
3. **Runtime:** Opcodes are addresses, not enums

#### Dispatch Implementation

From `instructions.h:27-41`:

```c
#ifdef THREADED_CODE
typedef void *address;
typedef address opcode;

extern address *instr_label_table;

#define SwitchTo(x)   goto *(address)(x);
#define CaseLabel(x)  LABELNAME(x)
#define NextOp()      SwitchTo(op)
#endif
```

**Dispatch sequence:**
```c
// Fetch next opcode (which is a label address)
#define FetchOpCode(offset) \
  op = *(opcode*)(pc + offset)

// Jump directly to handler
NextOp();  // Expands to: goto *(address)(op);
```

**Example instruction handler:**
```c
CaseLabel(CALL):  // Expands to: LABEL_CALL:
  Instr_Pred(CALL, def);
  // ... handle CALL instruction ...
  FetchOpCode(0);  // Load next instruction
  NextOp();        // goto *op;
```

#### Performance Advantage

**Why faster?**
- **Direct jump:** No switch overhead
- **No bounds check:** Compiler knows labels are valid
- **Better prediction:** Branch predictor sees direct targets
- **Instruction cache:** More compact code path

**Measured:** ~20-30% speedup vs switch

---

### Switch-based Dispatch (Fallback)

**File:** `emulator/instructions.h:43-52`

#### Configuration

```c
#ifndef THREADED_CODE
typedef enum_opcode opcode;

#define SwitchTo(x)   switch(x)
#define CaseLabel(x)  case x
#define NextOp()      goto read_instr_dispatch
#endif
```

**Used when:** Compiler doesn't support computed goto

#### Enum Definition

From `instructions.h:15-24`:

```c
#define Item(x)  x,

typedef enum {
#include "opcodes.h"
  COMMA_HERE_NOT_ACCEPTABLE
} enum_opcode;
```

Expands to:
```c
typedef enum {
  SWITCH_ON_TERM,
  TRY_SINGLE,
  TRY,
  RETRY,
  // ... ~115 opcodes ...
} enum_opcode;
```

#### Dispatch Implementation

From `engine.c:220-227`:

```c
#ifndef THREADED_CODE
read_instr_dispatch:
  DisplayReadInstr;
#endif

SwitchTo(op) {    // switch(op)
  CaseLabel(SWITCH_ON_TERM):  // case SWITCH_ON_TERM:
    // ... handler ...
    NextOp();     // goto read_instr_dispatch;

  CaseLabel(TRY):  // case TRY:
    // ... handler ...
    NextOp();

  // ... 113 more cases ...
}
```

#### Performance Cost

**Why slower?**
- **Indirect jump:** Jump through table
- **Bounds check:** May verify opcode in range
- **Less predictable:** Branch predictor works harder
- **Larger code:** Switch statement overhead

---

## Instruction Set Architecture

### Total Instructions

From analysis of `emulator/engine.c`:
- **~115 instruction handlers** total
- **~85 core instructions** (always present)
- **~30 BAM instructions** (ifdef BAM)

### Opcode List

From `emulator/opcodes.h:1-100+`:

```c
// Control flow
Item(SWITCH_ON_TERM)
Item(TRY_SINGLE)
Item(TRY)
Item(RETRY)
Item(TRUST)

// Guards (concurrent)
Item(GUARD_UNORDER)
Item(GUARD_ORDER)
Item(GUARD_UNIT)
Item(GUARD_COND)
Item(GUARD_CUT)
Item(GUARD_COMMIT)
Item(GUARD_WAIT)
Item(GUARD_HALT)

// Environment management
Item(ALLOCATE)
Item(DEALLOCATE)
Item(CALL)
Item(EXECUTE)
Item(DEALLOC_EXECUTE)
Item(PROCEED)
Item(DEALLOC_PROCEED)
Item(META_CALL)
Item(CALL_APPLY)
Item(EXECUTE_APPLY)
Item(DEALLOC_EXECUTE_APPLY)
Item(EXECUTE_APPLY_LIST)

Item(FAIL)

// GET instructions (read from arguments)
Item(GET_X_VARIABLE)
Item(GET_Y_VARIABLE)
Item(GET2_Y_VARIABLE)
Item(GET3_Y_VARIABLE)
Item(GET4_Y_VARIABLE)
Item(GET5_Y_VARIABLE)
Item(GET_X_VALUE)
Item(GET_Y_VALUE)
Item(GET_CONSTANT)
Item(GET_NIL)
Item(GET_STRUCTURE)
Item(GET_LIST)
Item(GET_LIST_X0)
Item(GET_NIL_X0)
Item(GET_STRUCTURE_X0)
Item(GET_CONSTANT_X0)
Item(GET_ABSTRACTION)

// PUT instructions (write to arguments)
Item(PUT_X_VOID)
Item(PUT_Y_VOID)
Item(PUT_X_VARIABLE)
Item(PUT_Y_VARIABLE)
Item(PUT_X_VALUE)
Item(PUT_Y_VALUE)
Item(PUT2_Y_VALUE)
Item(PUT3_Y_VALUE)
Item(PUT4_Y_VALUE)
Item(PUT5_Y_VALUE)
Item(PUT_CONSTANT)
Item(PUT_NIL)
Item(PUT_STRUCTURE)
Item(PUT_LIST)
Item(PUT_ABSTRACTION)

// UNIFY instructions (structure traversal)
Item(UNIFY_VOID)
Item(UNIFY_Y_VARIABLE)
Item(UNIFY_X_VARIABLE)
Item(UNIFY_X_VALUE)
Item(UNIFY_Y_VALUE)
Item(UNIFY_CONSTANT)
Item(UNIFY_NIL)
Item(UNIFY_LIST)
Item(UNIFY_STRUCTURE)

// Indexing
Item(SWITCH_ON_CONSTANT)
Item(SWITCH_ON_STRUCTURE)

// Ports
Item(SEND3)

// Constraints
Item(SUSPEND_FLAT)

#ifdef BAM
// ~30 BAM-specific instructions
Item(FAIL_DEC)
Item(LOAD_NIL)
Item(LOAD_ATOM)
Item(LOAD_INTEGER)
Item(READ_CAR)
Item(READ_CDR)
Item(READ_ARG)
Item(SET_REG_REG)
Item(SET_REG_YVAR)
Item(SET_YVAR_REG)
// ... many more BAM instructions ...
#endif
```

---

## Instruction Categories

### 1. Control Flow (Choice Points)

**TRY/RETRY/TRUST** - Disjunction handling

From `engine.c:260-370`:

```c
CaseLabel(TRY):
  // Build choice-box for first clause
  {
    code *label;
    FetchTryBranchLabel(label);

    PushContext(exs);
    MakeChoicebox(chb,def,andb);

    pc += TryInstructionSize;
    MakeChoiceCont(chb,pc,areg,arity);  // Save continuation

    InsertChoicebox(chb,insert,andb);

    pc = label;  // Jump to first clause
    FetchOpCode(0);

    MakeAndbox(andb,chb);
    insert = NULL;
    chb->tried = andb;

    NextOp();
  }

CaseLabel(RETRY):
  // Try next clause
  {
    andbox *prev = andb;
    code *label;

    FetchTryBranchLabel(label);
    RestoreAreg(chb,areg);  // Restore arguments

    pc += TryInstructionSize;
    SetChoiceContLabel(chb,pc);  // Update continuation

    pc = label;  // Jump to next clause
    FetchOpCode(0);

    MakeAndbox(andb,chb);
    InsertAndbox(andb, prev, chb);

    NextOp();
  }

CaseLabel(TRUST):
  // Last clause, remove choice-box continuation
  {
    andbox *prev = andb;

    FetchTryBranchLabel(pc);
    FetchOpCode(0);

    RestoreAreg(chb,areg);
    RemoveChoiceCont(chb);  // No more alternatives

    MakeAndbox(andb,chb);
    InsertAndbox(andb,prev,chb);

    NextOp();
  }
```

**Purpose:** Implement or-parallelism (backtracking)

### 2. Guard Instructions (Concurrent)

**GUARD_UNIT/ORDER/UNORDER** - Commitment control

From `engine.c:489-533`:

```c
CaseLabel(GUARD_UNIT):
  if(Solved(andb) && Quiet(andb) && EmptyTrail(exs)) {
    if(Leftmost(andb)) {
      // Promote guard to body
      andbox *promoted = andb;
      andb = chb->father;

      PromoteAndbox(promoted,andb);
      RestoreContext(exs);
      PopContext(exs);

      KillAll(chb);  // Kill other alternatives
      RemoveChoicebox(chb,insert,andb);

      chb = andb->father;
      promoted->cont->next = andb->cont;
      andb->cont = promoted->cont;

      NextOp();
    }
    RemoveChoiceCont(chb);
    KillLeft(andb);
  }
  goto guardhandler;  // Suspend if not ready
```

**Purpose:** Control when guards commit (AKL-specific)

### 3. Call/Return

**CALL/EXECUTE/PROCEED** - Procedure invocation

From `engine.c:682-833`:

```c
CaseLabel(CALL):
  Instr_Pred(CALL,def);

call_definition:
  andb->cont->label = pc;  // Save return address
  cont_pc = pc;

common_call_definition:
  arity = def->arity;
  heaplimit = heapend-1024;

  switch (def->enter_instruction) {
  case ENTER_EMULATED:
    CheckExceptions;
    pc = def->code.incoreinfo;  // Jump to bytecode
    break;
  case ENTER_C:
    // Call C built-in
    SaveRegisters;
    switch((def->code.cinfo)(exs)) {
    case FALSE:
      RestoreRegisters;
      goto fail;
    case TRUE:
      RestoreRegisters;
      pc = cont_pc;
      break;
    case SUSPEND:
      // Create choice-box for suspension
      ...
      break;
    }
    break;
  case ENTER_UNDEFINED:
    ENGINE_ERROR_2(AtmPname(truedef->name), truedef->arity, "undefined agent")
    goto fail;
  }

  FetchOpCode(0);
  NextOp();

CaseLabel(EXECUTE):
  // Tail call (no environment allocated)
  Instr_Pred(EXECUTE,def);
  cont_pc = andb->cont->label;
  goto common_call_definition;

CaseLabel(PROCEED):
  // Return from call
  pc = andb->cont->label;
  FetchOpCode(0);
  arity = 0;
  CheckExceptions;
  NextOp();
```

**Purpose:** Function calls with continuation passing

### 4. Argument Passing

**GET/PUT instructions** - Warren Abstract Machine style

From `engine.c:1030-1530`:

```c
CaseLabel(GET_X_VARIABLE):
  {
    indx i, j;
    Instr_Index_Index(GET_X_VARIABLE,i,j);
    Xb(j) = Xb(i);
    NextOp();
  }

CaseLabel(GET_STRUCTURE):
  {
    Functor f;
    indx i;
    Term s;
    Instr_Functor_Index(GET_STRUCTURE,f,i);
    DerefJumpIfVar(Xb(i), get_structure_var);
    if(IsSTR(Xb(i))) {
      Register Structure S = Str(Xb(i));
      if(StrFunctor(S) == f) {
        str = StrArgRef(S,0);
        NextReadOp();  // Switch to read mode
      } else {
        goto fail;
      }
    }
    goto fail;
  get_structure_var:
    {
      Register Reference V = Ref(Xb(i));
      MakeStructTerm(s, f, andb);
      str = StrArgRef(Str(s),0);
      BindVariable(exs,andb,V,s, goto fail);
      NextWriteOp();  // Switch to write mode
    }
  }

CaseLabel(PUT_STRUCTURE):
  {
    Functor f;
    indx i;
    Term s;
    Instr_Functor_Index(PUT_STRUCTURE,f,i);
    MakeStructTerm(s, f, andb);
    Xb(i) = s;
    str = StrArgRef(Str(Xb(i)),0);
    NextWriteOp();
  }
```

**Purpose:** Efficiently pass structured arguments

### 5. Unification

**UNIFY instructions** - Structure traversal

From `engine.c:1531-1690`:

```c
CaseLabel(UNIFY_X_VALUE):
  WriteModeDispatch(unify_x_value_write);
  {
    indx n;
    Term s;
    Instr_Index(UNIFY_X_VALUE,n);
    GetArg(s,str++);  // Get next argument from structure
    {
      Term X1, Y1;
      Deref(X1,s);
      Deref(Y1,Xb(n));
      if(!unify(X1,Y1,andb,exs))
        goto fail;
    }
    NextOp();
  }

WriteModeLabel(unify_x_value_write):
  {
    indx n;
    Instr_Index(UNIFY_X_VALUE,n);
    *str++ = Xb(n);  // Write argument to structure
    NextOp();
  }
```

**Read/Write Mode:**
- **Read mode:** Matching against existing structure
- **Write mode:** Building new structure

**Purpose:** Efficient structure unification

### 6. Indexing

**SWITCH_ON_CONSTANT/STRUCTURE** - Clause selection

From `engine.c:1692-1754`:

```c
CaseLabel(SWITCH_ON_CONSTANT):
  {
    Register Term X0;
    Register Term c;
    Register int cond;
    Register int tablesize;
    X0 = X(0);
    Instr_Size_No_Prefetch(SWITCH_ON_CONSTANT,tablesize);

    // Binary search in jump table
    {
      Register int low = 0;
      Register int high = 2*tablesize;
      Register int pivot;

      for (;;) {
        pivot = (((low+high) >> 2) << 1);
        c = (Term)(*(pc+pivot));
        cond = CompareConstants(X0, c);
        if (cond == 0) {
          Branch(pivot+1);  // Found, take this branch
        } else if (pivot == low) {
          Branch(2*tablesize);  // Not found, else branch
        } else if (cond < 0) {
          high = pivot;
        } else {
          low = pivot;
        }
      }
    }
  }
```

**Purpose:** Fast clause selection based on first argument

---

## Bytecode Format

### Instruction Encoding

**Variable-length instructions:**
- Opcode: 1 word (4 bytes on 32-bit, 8 bytes on 64-bit)
- Arguments: 0-N words

**Common patterns:**

```c
// No arguments
PROCEED:  [opcode]

// One index
GET_X_VARIABLE:  [opcode] [index]

// Two indices
GET_X_VARIABLE:  [opcode] [index1] [index2]

// Predicate reference
CALL:  [opcode] [predicate*]

// Functor + index
GET_STRUCTURE:  [opcode] [functor*] [index]

// Term
GET_CONSTANT:  [opcode] [term]

// Size + table
SWITCH_ON_CONSTANT:  [opcode] [size] [term1] [label1] ... [termN] [labelN] [else_label]
```

### Instruction Fetch Macros

From `emulator/decodeinstr.h` (inferred):

```c
#define FetchOpCode(offset) \
  op = *(opcode*)(pc + offset)

#define Instr_None(Op) \
  pc += OpInstructionSize

#define Instr_Index(Op,i) \
  (i) = *(indx*)(pc + 1); \
  pc += OpInstructionSize

#define Instr_Pred(Op,pred) \
  (pred) = *(predicate**)(pc + 1); \
  pc += OpInstructionSize
```

**Architecture dependency:** Assumes little-endian (x86-64, ARM64 OK)

---

## Performance Characteristics

### Hot Path Analysis

**Most frequent instructions:**
1. **CALL/EXECUTE** - Every procedure call
2. **GET/PUT** - Argument passing
3. **UNIFY** - Structure matching
4. **SWITCH_ON_TERM** - Type dispatch
5. **PROCEED** - Return

**Critical path:** CALL â†’ GET â†’ UNIFY â†’ PROCEED

### Optimization Strategies

**1. Threaded Code**
- Direct jumps eliminate dispatch overhead
- ~20-30% speedup

**2. Hard Registers (HARDREGS)**
- Keep pc, op, areg, yreg, andb in physical registers
- Reduces memory traffic
- ~10-20% speedup

**3. Inline Small Operations**
- GET/PUT often inlined via macros
- Reduces function call overhead

**4. Speculative Prefetch**
```c
FetchOpCode(0);  // Load next opcode before dispatching
```
- Hides memory latency
- Improves instruction cache utilization

### Branch Prediction

**Predictable branches:**
- **NextOp()** - Branch predictor learns instruction patterns
- **Frequent paths** - Successful unifications, common types

**Unpredictable branches:**
- **SWITCH_ON_TERM** - Depends on runtime types
- **Binary search** - Data-dependent branches

**Modern CPUs:** Branch prediction very good, helps both modes

---

## BAM Extensions

### What is BAM?

**BAM** = "Berkeley Abstract Machine" (?)
- ~30 additional instructions
- Specialized for constraint solving
- More low-level operations

### BAM Instructions

From `emulator/opcodes.h:87-200+`:

```c
#ifdef BAM
Item(FAIL_DEC)              // Backtrack with try stack
Item(LOAD_NIL)              // Load constant NIL
Item(LOAD_ATOM)             // Load constant atom
Item(LOAD_INTEGER)          // Load constant integer
Item(READ_CAR)              // Get car of list
Item(READ_CDR)              // Get cdr of list
Item(READ_ARG)              // Get structure argument
Item(SET_REG_REG)           // Register copy
Item(SET_REG_YVAR)          // Environment to register
Item(SET_YVAR_REG)          // Register to environment
Item(TERM_SWITCH)           // Multi-way term switch
Item(ATOM_SWITCH)           // Atom switch with table
Item(INTEGER_SWITCH)        // Integer switch
Item(INTEGER_TYPE)          // Type check integer
Item(LIST_SWITCH)           // List/nil/var dispatch
Item(STRUCT_TYPE)           // Type check structure
Item(INT_COMPARE_REG_REG)   // Integer comparison
Item(INT_COMPARE_REG_INT)   // Integer vs constant
Item(EQ_REG_REG)            // Equality check
// ... many more ...
#endif
```

### Constraint Stacks

From `emulator/exstate.h:355-389`:

```c
#ifdef BAM
typedef struct cons_stack_cell {
  uword cons1;
  cons2 cons2;
} cons_stack_cell;

typedef struct try_stack_cell {
  code *code;
  cons_stack_cell *cons_stack;
} try_stack_cell;
#endif
```

**Purpose:** Support constraint propagation and backtracking

### Porting Implications

âš ï¸ **Decision needed:** Include BAM in initial port?

**Arguments for:**
- May be needed for some programs
- Already implemented

**Arguments against:**
- Adds complexity (~30 more instructions)
- May not be widely used
- Can add later if needed

**Recommendation:** Exclude BAM from Phase 1 bootstrap, add in Phase 2

---

## Porting Implications

### x86-64 Port

âœ… **Excellent compatibility:**
- gcc/clang both support computed goto
- Little-endian matches bytecode format
- Fast memory access
- Good branch prediction
- No changes needed

### ARM64 Port

âœ… **Good compatibility:**
- gcc/clang both support computed goto
- Little-endian (typical)
- Good branch prediction
- May need alignment checks for bytecode loads

**Test:** Verify unaligned bytecode reads don't fault

### Instruction Set Changes

âŒ **No changes needed:**
- Pure C implementation
- No architecture-specific instructions
- Bytecode format portable

### Performance Tuning

**Phase 1:** Get it working
- Use threaded code if available
- Don't worry about HARDREGS initially

**Phase 2:** Optimize
- Add HARDREGS definitions
- Profile hot paths
- Tune register allocation

---

## Testing Strategy

### Unit Tests

**Test 1: Dispatch Mechanism**
```c
void test_dispatch() {
  // Create bytecode sequence
  code buf[10];
  buf[0] = EnumToCode(PROCEED);

  // Execute
  exstate *exs = init_exstate();
  exs->pc = buf;
  tengine(exs, 0);

  // Verify executed
  assert(exs->pc == buf + 1);
}
```

**Test 2: Instruction Fetch**
```c
void test_fetch() {
  code buf[10];
  buf[0] = EnumToCode(GET_X_VARIABLE);
  buf[1] = (code)5;  // index i
  buf[2] = (code)10; // index j

  // Test fetch macros work
  ...
}
```

### Integration Tests

**Test 3: Full Programs**
- Compile small .akl programs
- Execute and verify results
- Test all instruction categories

**Test 4: Threaded vs Switch**
- Run same tests with both dispatch modes
- Verify identical results
- Measure performance difference

---

## References

### Source Files Analyzed

**Dispatch:**
- `emulator/engine.c:1-3581` - Complete instruction interpreter
- `emulator/instructions.h:1-80` - Dispatch mechanism definitions
- `emulator/opcodes.h:1-200+` - Complete opcode list
- `emulator/decodeinstr.h` - Instruction decode macros

**Related:**
- `emulator/bam.h:1-191` - BAM extensions
- `emulator/exstate.h:1-471` - Execution state

### Related Documents

- `01-ARCHITECTURE-OVERVIEW.md` - VM architecture
- `02-EMULATOR-ANALYSIS.md` - Emulator internals
- `03-PLATFORM-DEPENDENCIES.md` - Platform ports
- `04-MEMORY-MANAGEMENT.md` - Memory and GC

---

## Revision History

| Date | Version | Changes |
|------|---------|---------|
| 2025-11-04 | 1.0 | Complete bytecode dispatch analysis |

---

**End of Document**
