# VHDL-ALU
Modeling an arithmetic logic unit in VHDL
