############################################################
## This file is generated automatically by Vivado HLS.
## Please DO NOT edit it.
## Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
############################################################
set_directive_unroll "assign_2/for_2"
set_directive_pipeline "assign_2/write_start"
set_directive_pipeline "assign_2/read"
set_directive_pipeline "assign_2/write_end"
set_directive_pipeline "assign_2/proc"
