Bryan Ackland, Alex Anesko, Douglas Brinthaupt, Steven J. Daubert, Asawaree Kalavade, et al. 2000. A single-chip, 1.6-billion, 16-B MAC/s multiprocessor DSP. IEEE J. Solid-State Circ. 35, 3, 412--424.
Hussein Al-Zoubi , Aleksandar Milenkovic , Milena Milenkovic, Performance evaluation of cache replacement policies for the SPEC CPU2000 benchmark suite, Proceedings of the 42nd annual Southeast regional conference, April 02-03, 2004, Huntsville, Alabama[doi>10.1145/986537.986601]
Christian Bienia , Kai Li, Benchmarking modern multiprocessors, Princeton University, Princeton, NJ, 2011
Christian Bienia , Sanjeev Kumar , Jaswinder Pal Singh , Kai Li, The PARSEC benchmark suite: characterization and architectural implications, Proceedings of the 17th international conference on Parallel architectures and compilation techniques, October 25-29, 2008, Toronto, Ontario, Canada[doi>10.1145/1454115.1454128]
David Brooks , Vivek Tiwari , Margaret Martonosi, Wattch: a framework for architectural-level power analysis and optimizations, ACM SIGARCH Computer Architecture News, v.28 n.2, p.83-94, May 2000[doi>10.1145/342001.339657]
Doug Burger , Todd M. Austin, The SimpleScalar tool set, version 2.0, ACM SIGARCH Computer Architecture News, v.25 n.3, p.13-25, June 1997[doi>10.1145/268806.268810]
Trevor E. Carlson , Wim Heirman , Lieven Eeckhout, Sniper: exploring the level of abstraction for scalable and accurate parallel multi-core simulation, Proceedings of 2011 International Conference for High Performance Computing, Networking, Storage and Analysis, November 12-18, 2011, Seattle, Washington[doi>10.1145/2063384.2063454]
Xiangyu Dong , Yuan Xie , Naveen Muralimanohar , Norman P. Jouppi, Simple but Effective Heterogeneous Main Memory with On-Chip Memory Controller Support, Proceedings of the 2010 ACM/IEEE International Conference for High Performance Computing, Networking, Storage and Analysis, p.1-11, November 13-19, 2010[doi>10.1109/SC.2010.50]
Jorge García , Jesús Corbal , Llorenç Cerdà , Mateo Valero, Design and Implementation of High-Performance Memory Systems for Future Packet Buffers, Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, p.373, December 03-05, 2003
Hassan Ghasemzadeh , Sepideh Sepideh Mazrouee , Mohammad Reza Kakoee, Modified Pseudo LRU Replacement Algorithm, Proceedings of the 13th Annual IEEE International Symposium and Workshop on Engineering of Computer Based Systems, p.368-376, March 27-30, 2006[doi>10.1109/ECBS.2006.52]
Wim Heirman, Trevor Carlson, and Lieven Eeckhout. 2012. Sniper: Scalable and accurate parallel multi-core simulation. In Proceedings of the 8<sup>th</sup> International Summer School on Advanced Computer Architecture and Compilation for High-Performance and Embedded Systems, Abstracts. High-Performance and Embedded Architecture and Compilation Network of Excellence (HiPEAC'12). 91--94.
INTEL. 2004. Intel Xscale®Core -- Developer's Manual. Intel. http://developer.intel.com.
INTEL. 2001. Intel ® Pentium ® 4 and Intel ® Xeon Processor Optimization -- Reference Manual. Intel. http://developer.intel.com.
Jonas Jalminger and Per Stenstrom. 2002. Improvement of energy-efficiency in off-chip caches by selective prefetching. Microprocess. Microsyst. 26, 3, 107--121.
Xiaowei Jiang, Niti Madan, Li Zhao, Mike Upton, Ravishankar Iyer, Srihari Makineni, Donald Newell, Yan Solihin, and Rajeev Balasubramonian. 2010. CHOP: Adaptive filter-based DRAM caching for CMP server platforms. In Proceedings of the 16<sup>th</sup> IEEE International Symposium on High Performance Computer Architecture (HPCA'10). 1--12.
Murali Kadiyala , Laxmi N. Bhuyan, A dynamic cache sub-block design to reduce false sharing, Proceedings of the 1995 International Conference on Computer Design: VLSI in Computers and Processors, p.313, October 02-04, 1995
Johnson Kin , Munish Gupta , William H. Mangione-Smith, The filter cache: an energy efficient memory structure, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.184-193, December 01-03, 1997, Research Triangle Park, North Carolina, USA
J. S. Liptay, Structural aspects of the system/360 model 85: II the cache, IBM Systems Journal, v.7 n.1, p.15-21, March 1968[doi>10.1147/sj.71.0015]
Nihar R. Mahapatra , Balakrishna Venkatrao, The processor-memory bottleneck: problems and solutions, Crossroads, v.5 n.3es, Spring 1999[doi>10.1145/357783.331677]
Mahesh Mamidipaka and Nikil Dutt. 2004. eCACTI: An enhanced power estimation model for on-chip caches. Tech. rep. TR-04-28, Center for Embedded Computer Systems. http://www.ics.uci.edu∼maheshmn/eCACTI/ecacti&lowbar;tr.pdf.
Gabriel Moruz , Andrei Negoescu, Outperforming LRU via competitive analysis on parametrized inputs for paging, Proceedings of the twenty-third annual ACM-SIAM symposium on Discrete Algorithms, p.1669-1680, January 17-19, 2012, Kyoto, Japan
David A. Patterson , John L. Hennessy, Computer Organization and Design: The Hardware/Software Interface, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2007
Moinuddin K. Qureshi , Aamer Jaleel , Yale N. Patt , Simon C. Steely , Joel Emer, Adaptive insertion policies for high performance caching, ACM SIGARCH Computer Architecture News, v.35 n.2, May 2007[doi>10.1145/1273440.1250709]
Glen Reinman and Norman P. Jouppi. 2000. CACTI 2.0: An integrated cache timing and power model. Res. rep. 2000/7, Western Research Lab. http://www.hpl.hp.com/research/cacti/cacti2.pdf.
Yannis Smaragdakis , Scott Kaplan , Paul Wilson, The EELRU adaptive replacement algorithm, Performance Evaluation, v.53 n.2, p.93-123, July 2003[doi>10.1016/S0166-5316(02)00226-2]
Heiko Sparenberg, Matthias Martin, and Siegfried Foessel. 2012. Introduction of eviction strategies for caching scalable media files. In Proceedings of the 7<sup>th</sup> International Conference on Digital Information Management (ICDIM'12). Simon Fong, Pit Pichappan, Sabah Mohammed, Patrick Hung, and Sohail Asghar, Eds. IEEE, 352--356. http://dblp.uni-trier.de/db/conf/icdim/icdim2012.html&bsol;#SparenbergMF12.
Ching-Long Su , Alvin M. Despain, Cache design trade-offs for power and performance optimization: a case study, Proceedings of the 1995 international symposium on Low power design, p.63-68, April 23-26, 1995, Dana Point, California, USA[doi>10.1145/224081.224093]
J. Torrellas , H. S. Lam , J. L. Hennessy, False Sharing and Spatial Locality in Multiprocessor Caches, IEEE Transactions on Computers, v.43 n.6, p.651-663, June 1994[doi>10.1109/12.286299]
Hao Wang , Haiquan Zhao , Bill Lin , Jun Xu, Design and analysis of a robust pipelined memory system, Proceedings of the 29th conference on Information communications, p.1541-1549, March 14-19, 2010, San Diego, California, USA
Wayne A. Wong and Jean-Loup Baer. 2000. Modified LRU policies for improving second-level cache behavior. In Proceedings of the 6<sup>th</sup> International Symposium on High-Performance Computer Architecture (HPCA'00). 49--60.
Steven Cameron Woo , Moriyoshi Ohara , Evan Torrie , Jaswinder Pal Singh , Anoop Gupta, The SPLASH-2 programs: characterization and methodological considerations, ACM SIGARCH Computer Architecture News, v.23 n.2, p.24-36, May 1995[doi>10.1145/225830.223990]
Chia-Lin Yang , Chien-Hao Lee, HotSpot cache: joint temporal and spatial locality exploitation for i-cache energy reduction, Proceedings of the 2004 international symposium on Low power electronics and design, August 09-11, 2004, Newport Beach, California, USA[doi>10.1145/1013235.1013270]
Li Zhao, Ravi Iyer, Ramesh Illikkal, and Donald Newell. 2007. Exploring DRAM cache architectures for CMP server platforms. In Proceedings of the 25<sup>th</sup> International Conference on Computer Design (ICCD'07). 55--62.
