#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Sep 23 23:52:13 2018
# Process ID: 2064
# Current directory: C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.runs/synth_1
# Command line: vivado.exe -log Circuit2.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Circuit2.tcl
# Log file: C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.runs/synth_1/Circuit2.vds
# Journal file: C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Circuit2.tcl -notrace
Command: synth_design -top Circuit2 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15048 
WARNING: [Synth 8-1082] g was previously declared with a range [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/circuit1.v:29]
WARNING: [Synth 8-976] g has already been declared [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/circuit1.v:29]
WARNING: [Synth 8-2654] second declaration of g ignored [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/circuit1.v:29]
INFO: [Synth 8-994] g is declared here [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/circuit1.v:28]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 369.867 ; gain = 111.563
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Circuit2' [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit2.v:23]
INFO: [Synth 8-6157] synthesizing module 'ADD' [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/ADD.v:25]
	Parameter DATAWIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ADD' (1#1) [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/ADD.v:25]
INFO: [Synth 8-6157] synthesizing module 'SUB' [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/SUB.v:25]
	Parameter DATAWIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SUB' (2#1) [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/SUB.v:25]
INFO: [Synth 8-6157] synthesizing module 'COMP' [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/COMP.v:25]
	Parameter DATAWIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'COMP' (3#1) [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/COMP.v:25]
INFO: [Synth 8-6157] synthesizing module 'SHL' [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/SHL.v:25]
	Parameter DATAWIDTH bound to: 64 - type: integer 
WARNING: [Synth 8-567] referenced signal 'a' should be on the sensitivity list [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/SHL.v:30]
INFO: [Synth 8-6155] done synthesizing module 'SHL' (4#1) [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/SHL.v:25]
WARNING: [Synth 8-689] width (1) of port connection 'sh_amt' does not match port width (6) of module 'SHL' [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit2.v:38]
INFO: [Synth 8-6157] synthesizing module 'SHR' [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/SHR.v:25]
	Parameter DATAWIDTH bound to: 64 - type: integer 
WARNING: [Synth 8-567] referenced signal 'a' should be on the sensitivity list [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/SHR.v:30]
INFO: [Synth 8-6155] done synthesizing module 'SHR' (5#1) [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/SHR.v:25]
WARNING: [Synth 8-689] width (1) of port connection 'sh_amt' does not match port width (6) of module 'SHR' [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit2.v:39]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit2.v:40]
INFO: [Synth 8-6157] synthesizing module 'REG' [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/REG.v:25]
	Parameter DATAWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'REG' (6#1) [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/REG.v:25]
WARNING: [Synth 8-689] width (64) of port connection 'd' does not match port width (2) of module 'REG' [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit2.v:40]
WARNING: [Synth 8-350] instance 'reg1' of module 'REG' requires 4 connections, but only 2 given [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit2.v:40]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit2.v:41]
WARNING: [Synth 8-689] width (64) of port connection 'd' does not match port width (2) of module 'REG' [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit2.v:41]
WARNING: [Synth 8-350] instance 'reg2' of module 'REG' requires 4 connections, but only 2 given [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit2.v:41]
WARNING: [Synth 8-3848] Net z in module/entity Circuit2 does not have driver. [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit2.v:26]
WARNING: [Synth 8-3848] Net x in module/entity Circuit2 does not have driver. [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit2.v:26]
WARNING: [Synth 8-3848] Net xWire in module/entity Circuit2 does not have driver. [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit2.v:40]
WARNING: [Synth 8-3848] Net zWire in module/entity Circuit2 does not have driver. [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit2.v:41]
WARNING: [Synth 8-3848] Net g in module/entity Circuit2 does not have driver. [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit2.v:28]
WARNING: [Synth 8-3848] Net h in module/entity Circuit2 does not have driver. [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit2.v:28]
INFO: [Synth 8-6155] done synthesizing module 'Circuit2' (7#1) [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit2.v:23]
WARNING: [Synth 8-3331] design Circuit2 has unconnected port z[63]
WARNING: [Synth 8-3331] design Circuit2 has unconnected port z[62]
WARNING: [Synth 8-3331] design Circuit2 has unconnected port z[61]
WARNING: [Synth 8-3331] design Circuit2 has unconnected port z[60]
WARNING: [Synth 8-3331] design Circuit2 has unconnected port z[59]
WARNING: [Synth 8-3331] design Circuit2 has unconnected port z[58]
WARNING: [Synth 8-3331] design Circuit2 has unconnected port z[57]
WARNING: [Synth 8-3331] design Circuit2 has unconnected port z[56]
WARNING: [Synth 8-3331] design Circuit2 has unconnected port z[55]
WARNING: [Synth 8-3331] design Circuit2 has unconnected port z[54]
WARNING: [Synth 8-3331] design Circuit2 has unconnected port z[53]
WARNING: [Synth 8-3331] design Circuit2 has unconnected port z[52]
WARNING: [Synth 8-3331] design Circuit2 has unconnected port z[51]
WARNING: [Synth 8-3331] design Circuit2 has unconnected port z[50]
WARNING: [Synth 8-3331] design Circuit2 has unconnected port z[49]
WARNING: [Synth 8-3331] design Circuit2 has unconnected port z[48]
WARNING: [Synth 8-3331] design Circuit2 has unconnected port z[47]
WARNING: [Synth 8-3331] design Circuit2 has unconnected port z[46]
WARNING: [Synth 8-3331] design Circuit2 has unconnected port z[45]
WARNING: [Synth 8-3331] design Circuit2 has unconnected port z[44]
WARNING: [Synth 8-3331] design Circuit2 has unconnected port z[43]
WARNING: [Synth 8-3331] design Circuit2 has unconnected port z[42]
WARNING: [Synth 8-3331] design Circuit2 has unconnected port z[41]
WARNING: [Synth 8-3331] design Circuit2 has unconnected port z[40]
WARNING: [Synth 8-3331] design Circuit2 has unconnected port z[39]
WARNING: [Synth 8-3331] design Circuit2 has unconnected port z[38]
WARNING: [Synth 8-3331] design Circuit2 has unconnected port z[37]
WARNING: [Synth 8-3331] design Circuit2 has unconnected port z[36]
WARNING: [Synth 8-3331] design Circuit2 has unconnected port z[35]
WARNING: [Synth 8-3331] design Circuit2 has unconnected port z[34]
WARNING: [Synth 8-3331] design Circuit2 has unconnected port z[33]
WARNING: [Synth 8-3331] design Circuit2 has unconnected port z[32]
WARNING: [Synth 8-3331] design Circuit2 has unconnected port z[31]
WARNING: [Synth 8-3331] design Circuit2 has unconnected port z[30]
WARNING: [Synth 8-3331] design Circuit2 has unconnected port z[29]
WARNING: [Synth 8-3331] design Circuit2 has unconnected port z[28]
WARNING: [Synth 8-3331] design Circuit2 has unconnected port z[27]
WARNING: [Synth 8-3331] design Circuit2 has unconnected port z[26]
WARNING: [Synth 8-3331] design Circuit2 has unconnected port z[25]
WARNING: [Synth 8-3331] design Circuit2 has unconnected port z[24]
WARNING: [Synth 8-3331] design Circuit2 has unconnected port z[23]
WARNING: [Synth 8-3331] design Circuit2 has unconnected port z[22]
WARNING: [Synth 8-3331] design Circuit2 has unconnected port z[21]
WARNING: [Synth 8-3331] design Circuit2 has unconnected port z[20]
WARNING: [Synth 8-3331] design Circuit2 has unconnected port z[19]
WARNING: [Synth 8-3331] design Circuit2 has unconnected port z[18]
WARNING: [Synth 8-3331] design Circuit2 has unconnected port z[17]
WARNING: [Synth 8-3331] design Circuit2 has unconnected port z[16]
WARNING: [Synth 8-3331] design Circuit2 has unconnected port z[15]
WARNING: [Synth 8-3331] design Circuit2 has unconnected port z[14]
WARNING: [Synth 8-3331] design Circuit2 has unconnected port z[13]
WARNING: [Synth 8-3331] design Circuit2 has unconnected port z[12]
WARNING: [Synth 8-3331] design Circuit2 has unconnected port z[11]
WARNING: [Synth 8-3331] design Circuit2 has unconnected port z[10]
WARNING: [Synth 8-3331] design Circuit2 has unconnected port z[9]
WARNING: [Synth 8-3331] design Circuit2 has unconnected port z[8]
WARNING: [Synth 8-3331] design Circuit2 has unconnected port z[7]
WARNING: [Synth 8-3331] design Circuit2 has unconnected port z[6]
WARNING: [Synth 8-3331] design Circuit2 has unconnected port z[5]
WARNING: [Synth 8-3331] design Circuit2 has unconnected port z[4]
WARNING: [Synth 8-3331] design Circuit2 has unconnected port z[3]
WARNING: [Synth 8-3331] design Circuit2 has unconnected port z[2]
WARNING: [Synth 8-3331] design Circuit2 has unconnected port x[63]
WARNING: [Synth 8-3331] design Circuit2 has unconnected port x[62]
WARNING: [Synth 8-3331] design Circuit2 has unconnected port x[61]
WARNING: [Synth 8-3331] design Circuit2 has unconnected port x[60]
WARNING: [Synth 8-3331] design Circuit2 has unconnected port x[59]
WARNING: [Synth 8-3331] design Circuit2 has unconnected port x[58]
WARNING: [Synth 8-3331] design Circuit2 has unconnected port x[57]
WARNING: [Synth 8-3331] design Circuit2 has unconnected port x[56]
WARNING: [Synth 8-3331] design Circuit2 has unconnected port x[55]
WARNING: [Synth 8-3331] design Circuit2 has unconnected port x[54]
WARNING: [Synth 8-3331] design Circuit2 has unconnected port x[53]
WARNING: [Synth 8-3331] design Circuit2 has unconnected port x[52]
WARNING: [Synth 8-3331] design Circuit2 has unconnected port x[51]
WARNING: [Synth 8-3331] design Circuit2 has unconnected port x[50]
WARNING: [Synth 8-3331] design Circuit2 has unconnected port x[49]
WARNING: [Synth 8-3331] design Circuit2 has unconnected port x[48]
WARNING: [Synth 8-3331] design Circuit2 has unconnected port x[47]
WARNING: [Synth 8-3331] design Circuit2 has unconnected port x[46]
WARNING: [Synth 8-3331] design Circuit2 has unconnected port x[45]
WARNING: [Synth 8-3331] design Circuit2 has unconnected port x[44]
WARNING: [Synth 8-3331] design Circuit2 has unconnected port x[43]
WARNING: [Synth 8-3331] design Circuit2 has unconnected port x[42]
WARNING: [Synth 8-3331] design Circuit2 has unconnected port x[41]
WARNING: [Synth 8-3331] design Circuit2 has unconnected port x[40]
WARNING: [Synth 8-3331] design Circuit2 has unconnected port x[39]
WARNING: [Synth 8-3331] design Circuit2 has unconnected port x[38]
WARNING: [Synth 8-3331] design Circuit2 has unconnected port x[37]
WARNING: [Synth 8-3331] design Circuit2 has unconnected port x[36]
WARNING: [Synth 8-3331] design Circuit2 has unconnected port x[35]
WARNING: [Synth 8-3331] design Circuit2 has unconnected port x[34]
WARNING: [Synth 8-3331] design Circuit2 has unconnected port x[33]
WARNING: [Synth 8-3331] design Circuit2 has unconnected port x[32]
WARNING: [Synth 8-3331] design Circuit2 has unconnected port x[31]
WARNING: [Synth 8-3331] design Circuit2 has unconnected port x[30]
WARNING: [Synth 8-3331] design Circuit2 has unconnected port x[29]
WARNING: [Synth 8-3331] design Circuit2 has unconnected port x[28]
WARNING: [Synth 8-3331] design Circuit2 has unconnected port x[27]
WARNING: [Synth 8-3331] design Circuit2 has unconnected port x[26]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 402.793 ; gain = 144.488
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin shl:a[63] to constant 0 [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit2.v:38]
WARNING: [Synth 8-3295] tying undriven pin shl:a[62] to constant 0 [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit2.v:38]
WARNING: [Synth 8-3295] tying undriven pin shl:a[61] to constant 0 [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit2.v:38]
WARNING: [Synth 8-3295] tying undriven pin shl:a[60] to constant 0 [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit2.v:38]
WARNING: [Synth 8-3295] tying undriven pin shl:a[59] to constant 0 [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit2.v:38]
WARNING: [Synth 8-3295] tying undriven pin shl:a[58] to constant 0 [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit2.v:38]
WARNING: [Synth 8-3295] tying undriven pin shl:a[57] to constant 0 [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit2.v:38]
WARNING: [Synth 8-3295] tying undriven pin shl:a[56] to constant 0 [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit2.v:38]
WARNING: [Synth 8-3295] tying undriven pin shl:a[55] to constant 0 [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit2.v:38]
WARNING: [Synth 8-3295] tying undriven pin shl:a[54] to constant 0 [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit2.v:38]
WARNING: [Synth 8-3295] tying undriven pin shl:a[53] to constant 0 [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit2.v:38]
WARNING: [Synth 8-3295] tying undriven pin shl:a[52] to constant 0 [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit2.v:38]
WARNING: [Synth 8-3295] tying undriven pin shl:a[51] to constant 0 [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit2.v:38]
WARNING: [Synth 8-3295] tying undriven pin shl:a[50] to constant 0 [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit2.v:38]
WARNING: [Synth 8-3295] tying undriven pin shl:a[49] to constant 0 [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit2.v:38]
WARNING: [Synth 8-3295] tying undriven pin shl:a[48] to constant 0 [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit2.v:38]
WARNING: [Synth 8-3295] tying undriven pin shl:a[47] to constant 0 [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit2.v:38]
WARNING: [Synth 8-3295] tying undriven pin shl:a[46] to constant 0 [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit2.v:38]
WARNING: [Synth 8-3295] tying undriven pin shl:a[45] to constant 0 [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit2.v:38]
WARNING: [Synth 8-3295] tying undriven pin shl:a[44] to constant 0 [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit2.v:38]
WARNING: [Synth 8-3295] tying undriven pin shl:a[43] to constant 0 [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit2.v:38]
WARNING: [Synth 8-3295] tying undriven pin shl:a[42] to constant 0 [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit2.v:38]
WARNING: [Synth 8-3295] tying undriven pin shl:a[41] to constant 0 [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit2.v:38]
WARNING: [Synth 8-3295] tying undriven pin shl:a[40] to constant 0 [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit2.v:38]
WARNING: [Synth 8-3295] tying undriven pin shl:a[39] to constant 0 [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit2.v:38]
WARNING: [Synth 8-3295] tying undriven pin shl:a[38] to constant 0 [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit2.v:38]
WARNING: [Synth 8-3295] tying undriven pin shl:a[37] to constant 0 [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit2.v:38]
WARNING: [Synth 8-3295] tying undriven pin shl:a[36] to constant 0 [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit2.v:38]
WARNING: [Synth 8-3295] tying undriven pin shl:a[35] to constant 0 [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit2.v:38]
WARNING: [Synth 8-3295] tying undriven pin shl:a[34] to constant 0 [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit2.v:38]
WARNING: [Synth 8-3295] tying undriven pin shl:a[33] to constant 0 [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit2.v:38]
WARNING: [Synth 8-3295] tying undriven pin shl:a[32] to constant 0 [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit2.v:38]
WARNING: [Synth 8-3295] tying undriven pin shl:a[31] to constant 0 [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit2.v:38]
WARNING: [Synth 8-3295] tying undriven pin shl:a[30] to constant 0 [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit2.v:38]
WARNING: [Synth 8-3295] tying undriven pin shl:a[29] to constant 0 [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit2.v:38]
WARNING: [Synth 8-3295] tying undriven pin shl:a[28] to constant 0 [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit2.v:38]
WARNING: [Synth 8-3295] tying undriven pin shl:a[27] to constant 0 [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit2.v:38]
WARNING: [Synth 8-3295] tying undriven pin shl:a[26] to constant 0 [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit2.v:38]
WARNING: [Synth 8-3295] tying undriven pin shl:a[25] to constant 0 [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit2.v:38]
WARNING: [Synth 8-3295] tying undriven pin shl:a[24] to constant 0 [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit2.v:38]
WARNING: [Synth 8-3295] tying undriven pin shl:a[23] to constant 0 [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit2.v:38]
WARNING: [Synth 8-3295] tying undriven pin shl:a[22] to constant 0 [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit2.v:38]
WARNING: [Synth 8-3295] tying undriven pin shl:a[21] to constant 0 [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit2.v:38]
WARNING: [Synth 8-3295] tying undriven pin shl:a[20] to constant 0 [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit2.v:38]
WARNING: [Synth 8-3295] tying undriven pin shl:a[19] to constant 0 [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit2.v:38]
WARNING: [Synth 8-3295] tying undriven pin shl:a[18] to constant 0 [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit2.v:38]
WARNING: [Synth 8-3295] tying undriven pin shl:a[17] to constant 0 [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit2.v:38]
WARNING: [Synth 8-3295] tying undriven pin shl:a[16] to constant 0 [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit2.v:38]
WARNING: [Synth 8-3295] tying undriven pin shl:a[15] to constant 0 [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit2.v:38]
WARNING: [Synth 8-3295] tying undriven pin shl:a[14] to constant 0 [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit2.v:38]
WARNING: [Synth 8-3295] tying undriven pin shl:a[13] to constant 0 [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit2.v:38]
WARNING: [Synth 8-3295] tying undriven pin shl:a[12] to constant 0 [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit2.v:38]
WARNING: [Synth 8-3295] tying undriven pin shl:a[11] to constant 0 [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit2.v:38]
WARNING: [Synth 8-3295] tying undriven pin shl:a[10] to constant 0 [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit2.v:38]
WARNING: [Synth 8-3295] tying undriven pin shl:a[9] to constant 0 [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit2.v:38]
WARNING: [Synth 8-3295] tying undriven pin shl:a[8] to constant 0 [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit2.v:38]
WARNING: [Synth 8-3295] tying undriven pin shl:a[7] to constant 0 [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit2.v:38]
WARNING: [Synth 8-3295] tying undriven pin shl:a[6] to constant 0 [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit2.v:38]
WARNING: [Synth 8-3295] tying undriven pin shl:a[5] to constant 0 [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit2.v:38]
WARNING: [Synth 8-3295] tying undriven pin shl:a[4] to constant 0 [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit2.v:38]
WARNING: [Synth 8-3295] tying undriven pin shl:a[3] to constant 0 [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit2.v:38]
WARNING: [Synth 8-3295] tying undriven pin shl:a[2] to constant 0 [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit2.v:38]
WARNING: [Synth 8-3295] tying undriven pin shl:a[1] to constant 0 [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit2.v:38]
WARNING: [Synth 8-3295] tying undriven pin shl:a[0] to constant 0 [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit2.v:38]
WARNING: [Synth 8-3295] tying undriven pin shr:a[63] to constant 0 [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit2.v:39]
WARNING: [Synth 8-3295] tying undriven pin shr:a[62] to constant 0 [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit2.v:39]
WARNING: [Synth 8-3295] tying undriven pin shr:a[61] to constant 0 [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit2.v:39]
WARNING: [Synth 8-3295] tying undriven pin shr:a[60] to constant 0 [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit2.v:39]
WARNING: [Synth 8-3295] tying undriven pin shr:a[59] to constant 0 [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit2.v:39]
WARNING: [Synth 8-3295] tying undriven pin shr:a[58] to constant 0 [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit2.v:39]
WARNING: [Synth 8-3295] tying undriven pin shr:a[57] to constant 0 [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit2.v:39]
WARNING: [Synth 8-3295] tying undriven pin shr:a[56] to constant 0 [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit2.v:39]
WARNING: [Synth 8-3295] tying undriven pin shr:a[55] to constant 0 [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit2.v:39]
WARNING: [Synth 8-3295] tying undriven pin shr:a[54] to constant 0 [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit2.v:39]
WARNING: [Synth 8-3295] tying undriven pin shr:a[53] to constant 0 [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit2.v:39]
WARNING: [Synth 8-3295] tying undriven pin shr:a[52] to constant 0 [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit2.v:39]
WARNING: [Synth 8-3295] tying undriven pin shr:a[51] to constant 0 [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit2.v:39]
WARNING: [Synth 8-3295] tying undriven pin shr:a[50] to constant 0 [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit2.v:39]
WARNING: [Synth 8-3295] tying undriven pin shr:a[49] to constant 0 [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit2.v:39]
WARNING: [Synth 8-3295] tying undriven pin shr:a[48] to constant 0 [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit2.v:39]
WARNING: [Synth 8-3295] tying undriven pin shr:a[47] to constant 0 [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit2.v:39]
WARNING: [Synth 8-3295] tying undriven pin shr:a[46] to constant 0 [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit2.v:39]
WARNING: [Synth 8-3295] tying undriven pin shr:a[45] to constant 0 [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit2.v:39]
WARNING: [Synth 8-3295] tying undriven pin shr:a[44] to constant 0 [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit2.v:39]
WARNING: [Synth 8-3295] tying undriven pin shr:a[43] to constant 0 [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit2.v:39]
WARNING: [Synth 8-3295] tying undriven pin shr:a[42] to constant 0 [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit2.v:39]
WARNING: [Synth 8-3295] tying undriven pin shr:a[41] to constant 0 [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit2.v:39]
WARNING: [Synth 8-3295] tying undriven pin shr:a[40] to constant 0 [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit2.v:39]
WARNING: [Synth 8-3295] tying undriven pin shr:a[39] to constant 0 [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit2.v:39]
WARNING: [Synth 8-3295] tying undriven pin shr:a[38] to constant 0 [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit2.v:39]
WARNING: [Synth 8-3295] tying undriven pin shr:a[37] to constant 0 [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit2.v:39]
WARNING: [Synth 8-3295] tying undriven pin shr:a[36] to constant 0 [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit2.v:39]
WARNING: [Synth 8-3295] tying undriven pin shr:a[35] to constant 0 [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit2.v:39]
WARNING: [Synth 8-3295] tying undriven pin shr:a[34] to constant 0 [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit2.v:39]
WARNING: [Synth 8-3295] tying undriven pin shr:a[33] to constant 0 [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit2.v:39]
WARNING: [Synth 8-3295] tying undriven pin shr:a[32] to constant 0 [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit2.v:39]
WARNING: [Synth 8-3295] tying undriven pin shr:a[31] to constant 0 [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit2.v:39]
WARNING: [Synth 8-3295] tying undriven pin shr:a[30] to constant 0 [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit2.v:39]
WARNING: [Synth 8-3295] tying undriven pin shr:a[29] to constant 0 [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit2.v:39]
WARNING: [Synth 8-3295] tying undriven pin shr:a[28] to constant 0 [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit2.v:39]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 402.793 ; gain = 144.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 402.793 ; gain = 144.488
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/constraints_1/new/CircuitConstraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'Clk'. [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/constraints_1/new/CircuitConstraints.xdc:1]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports Clk]'. [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/constraints_1/new/CircuitConstraints.xdc:1]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/constraints_1/new/CircuitConstraints.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 707.500 ; gain = 0.148
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 707.500 ; gain = 449.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 707.500 ; gain = 449.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 707.500 ; gain = 449.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 707.500 ; gain = 449.195
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   3 Input     64 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ADD 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
Module SUB 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 1     
Module REG 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 707.500 ; gain = 449.195
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 728.828 ; gain = 470.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 728.828 ; gain = 470.523
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 728.828 ; gain = 470.523
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 730.219 ; gain = 471.914
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 730.219 ; gain = 471.914
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 730.219 ; gain = 471.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 730.219 ; gain = 471.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 730.219 ; gain = 471.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 730.219 ; gain = 471.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |OBUFT |   128|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   128|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 730.219 ; gain = 471.914
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 128 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 730.219 ; gain = 167.207
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 730.219 ; gain = 471.914
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 221 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 752.359 ; gain = 506.738
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.runs/synth_1/Circuit2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Circuit2_utilization_synth.rpt -pb Circuit2_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 752.680 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Sep 23 23:52:48 2018...
