Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.2 (lin64) Build 5164865 Thu Sep  5 14:36:28 MDT 2024
| Date         : Wed Feb 19 09:20:19 2025
| Host         : Dell-G15-5515 running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file cva6_zybo_z7_20_timing_summary_routed.rpt -pb cva6_zybo_z7_20_timing_summary_routed.pb -rpx cva6_zybo_z7_20_timing_summary_routed.rpx
| Design       : cva6_zybo_z7_20
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                     Violations  
---------  ----------------  ----------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks  1           
TIMING-7   Critical Warning  No common node between related clocks           1           
LUTAR-1    Warning           LUT drives async reset alert                    4           
SYNTH-10   Warning           Wide multiplier                                 4           
TIMING-10  Warning           Missing property on synchronizer                1           
TIMING-18  Warning           Missing input or output delay                   3           
TIMING-20  Warning           Non-clocked latch                               36          
XDCH-2     Warning           Same min and max delay values on IO port        3           
LATCH-1    Advisory          Existing latches in the design                  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (548)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (36)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (3)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (548)
--------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[0][operation][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[0][operation][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[0][operation][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[0][operation][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[0][operation][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[0][operation][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[0][operation][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[0][operation][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[1][operation][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[1][operation][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[1][operation][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[1][operation][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[1][operation][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[1][operation][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[1][operation][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[1][operation][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/id_q_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/i_frontend/icache_vaddr_q_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (36)
-------------------------------------------------
 There are 36 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (3)
------------------------------------
 There are 3 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.198        0.000                      0                48486        0.052        0.000                      0                48450        2.000        0.000                       0                 16475  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                    ------------         ----------      --------------
clk_sys                  {0.000 4.000}        8.000           125.000         
  clk_out1_xlnx_clk_gen  {0.000 10.000}       20.000          50.000          
  clkfbout_xlnx_clk_gen  {0.000 4.000}        8.000           125.000         
tck                      {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_sys                                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_xlnx_clk_gen        0.198        0.000                      0                35480        0.052        0.000                      0                35480        8.750        0.000                       0                 16212  
  clkfbout_xlnx_clk_gen                                                                                                                                                    5.845        0.000                       0                     3  
tck                            0.886        0.000                      0                  453        0.076        0.000                      0                  453       49.500        0.000                       0                   259  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
tck                    clk_out1_xlnx_clk_gen        9.175        0.000                      0                   43        2.817        0.000                      0                   43  
clk_out1_xlnx_clk_gen  tck                         18.629        0.000                      0                   36                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group             From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             ----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**      clk_out1_xlnx_clk_gen  clk_out1_xlnx_clk_gen       16.320        0.000                      0                12474        0.483        0.000                      0                12474  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group             From Clock             To Clock             
----------             ----------             --------             
(none)                 clk_out1_xlnx_clk_gen  clk_out1_xlnx_clk_gen  
(none)                                        tck                    
(none)                 clk_out1_xlnx_clk_gen  tck                    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group             From Clock             To Clock             
----------             ----------             --------             
(none)                 clk_out1_xlnx_clk_gen                         
(none)                 clkfbout_xlnx_clk_gen                         
(none)                                        clk_out1_xlnx_clk_gen  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_sys
  To Clock:  clk_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_sys
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_sys }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_xlnx_clk_gen
  To Clock:  clk_out1_xlnx_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operator_q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[1][5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.565ns  (logic 5.095ns (26.041%)  route 14.470ns (73.959%))
  Logic Levels:           26  (CARRY4=6 LUT2=2 LUT3=1 LUT4=2 LUT5=4 LUT6=11)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 18.636 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       1.901    -0.791    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X59Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operator_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y111        FDCE (Prop_fdce_C_Q)         0.456    -0.335 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operator_q_reg[5]/Q
                         net (fo=24, routed)          1.207     0.872    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/fu_data_id_ex[operation][5]
    SLICE_X63Y110        LUT3 (Prop_lut3_I2_O)        0.152     1.024 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_12/O
                         net (fo=12, routed)          0.481     1.505    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_data[operation][5]
    SLICE_X63Y110        LUT6 (Prop_lut6_I3_O)        0.326     1.831 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_77/O
                         net (fo=30, routed)          0.718     2.549    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_77_n_0
    SLICE_X62Y108        LUT6 (Prop_lut6_I3_O)        0.124     2.673 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][4]_i_82/O
                         net (fo=1, routed)           0.844     3.517    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][4]_i_82_n_0
    SLICE_X62Y108        LUT6 (Prop_lut6_I2_O)        0.124     3.641 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][4]_i_56/O
                         net (fo=8, routed)           0.612     4.254    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/branch_valid_q_reg_rep__1_3
    SLICE_X62Y110        LUT5 (Prop_lut5_I0_O)        0.124     4.378 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][4]_i_76/O
                         net (fo=1, routed)           0.000     4.378    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][result][4]_i_27[1]
    SLICE_X62Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.911 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][4]_i_49/CO[3]
                         net (fo=1, routed)           0.000     4.911    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][4]_i_49_n_0
    SLICE_X62Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.028 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.028    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23_n_0
    SLICE_X62Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.145 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.145    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24_n_0
    SLICE_X62Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.262 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][16]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.262    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][16]_i_30_n_0
    SLICE_X62Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.379 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][21]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.379    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][21]_i_26_n_0
    SLICE_X62Y115        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.694 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][27]_i_33/O[3]
                         net (fo=2, routed)           0.970     6.664    i_ariane/i_cva6/ex_stage_i/alu_i/adder_result[27]
    SLICE_X63Y113        LUT4 (Prop_lut4_I0_O)        0.307     6.971 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_26/O
                         net (fo=1, routed)           0.665     7.636    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_0
    SLICE_X63Y113        LUT6 (Prop_lut6_I0_O)        0.124     7.760 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16/O
                         net (fo=1, routed)           0.481     8.241    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16_n_0
    SLICE_X60Y112        LUT6 (Prop_lut6_I3_O)        0.124     8.365 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7/O
                         net (fo=3, routed)           0.464     8.830    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_n_0
    SLICE_X59Y111        LUT6 (Prop_lut6_I2_O)        0.124     8.954 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_5/O
                         net (fo=2, routed)           0.475     9.428    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_branch_res
    SLICE_X58Y110        LUT2 (Prop_lut2_I1_O)        0.124     9.552 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13/O
                         net (fo=89, routed)          0.838    10.390    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13_n_0
    SLICE_X52Y107        LUT6 (Prop_lut6_I2_O)        0.124    10.514 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/i___2_i_35/O
                         net (fo=2, routed)           0.633    11.147    i_ariane/i_cva6/issue_stage_i/i_scoreboard/resolved_branch[is_mispredict]
    SLICE_X53Y107        LUT5 (Prop_lut5_I3_O)        0.150    11.297 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_10/O
                         net (fo=39, routed)          0.880    12.177    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_reg_0
    SLICE_X52Y100        LUT2 (Prop_lut2_I1_O)        0.332    12.509 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_24/O
                         net (fo=3, routed)           0.507    13.016    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_itlb/icache_dreq_if_cache[spec]
    SLICE_X52Y100        LUT5 (Prop_lut5_I1_O)        0.124    13.140 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_itlb/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           0.360    13.501    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/cmp_en_q_reg_0
    SLICE_X52Y100        LUT5 (Prop_lut5_I3_O)        0.124    13.625 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/cmp_en_q_i_2/O
                         net (fo=2, routed)           0.452    14.076    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/cmp_en_q_i_2_n_0
    SLICE_X53Y100        LUT4 (Prop_lut4_I3_O)        0.118    14.194 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___193_i_2/O
                         net (fo=3, routed)           0.574    14.769    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_adapter_data_req
    SLICE_X58Y100        LUT6 (Prop_lut6_I0_O)        0.326    15.095 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/generic_counter_q[6][63]_i_21/O
                         net (fo=6, routed)           1.200    16.295    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/icache_miss_cache_perf
    SLICE_X87Y110        LUT6 (Prop_lut6_I3_O)        0.124    16.419 f  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[1][63]_i_10/O
                         net (fo=1, routed)           0.565    16.984    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[1][63]_i_10_n_0
    SLICE_X88Y112        LUT6 (Prop_lut6_I3_O)        0.124    17.108 r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[1][63]_i_3/O
                         net (fo=2, routed)           0.690    17.798    i_ariane/i_cva6/csr_regfile_i/generic_counter_q_reg[1][0]
    SLICE_X93Y112        LUT6 (Prop_lut6_I0_O)        0.124    17.922 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_337/O
                         net (fo=32, routed)          0.852    18.774    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[1][32]_1[0]
    SLICE_X94Y108        FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[1][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       1.781    18.636    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/clk_out1
    SLICE_X94Y108        FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[1][5]/C
                         clock pessimism              0.585    19.221    
                         clock uncertainty           -0.079    19.141    
    SLICE_X94Y108        FDCE (Setup_fdce_C_CE)      -0.169    18.972    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[1][5]
  -------------------------------------------------------------------
                         required time                         18.972    
                         arrival time                         -18.774    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.205ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operator_q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[5][33]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.520ns  (logic 5.095ns (26.101%)  route 14.425ns (73.899%))
  Logic Levels:           26  (CARRY4=6 LUT2=2 LUT3=1 LUT4=2 LUT5=4 LUT6=11)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 18.634 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       1.901    -0.791    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X59Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operator_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y111        FDCE (Prop_fdce_C_Q)         0.456    -0.335 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operator_q_reg[5]/Q
                         net (fo=24, routed)          1.207     0.872    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/fu_data_id_ex[operation][5]
    SLICE_X63Y110        LUT3 (Prop_lut3_I2_O)        0.152     1.024 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_12/O
                         net (fo=12, routed)          0.481     1.505    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_data[operation][5]
    SLICE_X63Y110        LUT6 (Prop_lut6_I3_O)        0.326     1.831 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_77/O
                         net (fo=30, routed)          0.718     2.549    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_77_n_0
    SLICE_X62Y108        LUT6 (Prop_lut6_I3_O)        0.124     2.673 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][4]_i_82/O
                         net (fo=1, routed)           0.844     3.517    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][4]_i_82_n_0
    SLICE_X62Y108        LUT6 (Prop_lut6_I2_O)        0.124     3.641 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][4]_i_56/O
                         net (fo=8, routed)           0.612     4.254    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/branch_valid_q_reg_rep__1_3
    SLICE_X62Y110        LUT5 (Prop_lut5_I0_O)        0.124     4.378 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][4]_i_76/O
                         net (fo=1, routed)           0.000     4.378    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][result][4]_i_27[1]
    SLICE_X62Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.911 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][4]_i_49/CO[3]
                         net (fo=1, routed)           0.000     4.911    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][4]_i_49_n_0
    SLICE_X62Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.028 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.028    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23_n_0
    SLICE_X62Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.145 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.145    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24_n_0
    SLICE_X62Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.262 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][16]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.262    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][16]_i_30_n_0
    SLICE_X62Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.379 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][21]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.379    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][21]_i_26_n_0
    SLICE_X62Y115        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.694 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][27]_i_33/O[3]
                         net (fo=2, routed)           0.970     6.664    i_ariane/i_cva6/ex_stage_i/alu_i/adder_result[27]
    SLICE_X63Y113        LUT4 (Prop_lut4_I0_O)        0.307     6.971 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_26/O
                         net (fo=1, routed)           0.665     7.636    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_0
    SLICE_X63Y113        LUT6 (Prop_lut6_I0_O)        0.124     7.760 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16/O
                         net (fo=1, routed)           0.481     8.241    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16_n_0
    SLICE_X60Y112        LUT6 (Prop_lut6_I3_O)        0.124     8.365 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7/O
                         net (fo=3, routed)           0.464     8.830    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_n_0
    SLICE_X59Y111        LUT6 (Prop_lut6_I2_O)        0.124     8.954 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_5/O
                         net (fo=2, routed)           0.475     9.428    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_branch_res
    SLICE_X58Y110        LUT2 (Prop_lut2_I1_O)        0.124     9.552 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13/O
                         net (fo=89, routed)          0.838    10.390    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13_n_0
    SLICE_X52Y107        LUT6 (Prop_lut6_I2_O)        0.124    10.514 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/i___2_i_35/O
                         net (fo=2, routed)           0.633    11.147    i_ariane/i_cva6/issue_stage_i/i_scoreboard/resolved_branch[is_mispredict]
    SLICE_X53Y107        LUT5 (Prop_lut5_I3_O)        0.150    11.297 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_10/O
                         net (fo=39, routed)          0.880    12.177    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_reg_0
    SLICE_X52Y100        LUT2 (Prop_lut2_I1_O)        0.332    12.509 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_24/O
                         net (fo=3, routed)           0.507    13.016    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_itlb/icache_dreq_if_cache[spec]
    SLICE_X52Y100        LUT5 (Prop_lut5_I1_O)        0.124    13.140 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_itlb/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           0.360    13.501    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/cmp_en_q_reg_0
    SLICE_X52Y100        LUT5 (Prop_lut5_I3_O)        0.124    13.625 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/cmp_en_q_i_2/O
                         net (fo=2, routed)           0.452    14.076    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/cmp_en_q_i_2_n_0
    SLICE_X53Y100        LUT4 (Prop_lut4_I3_O)        0.118    14.194 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___193_i_2/O
                         net (fo=3, routed)           0.574    14.769    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_adapter_data_req
    SLICE_X58Y100        LUT6 (Prop_lut6_I0_O)        0.326    15.095 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/generic_counter_q[6][63]_i_21/O
                         net (fo=6, routed)           1.313    16.408    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/icache_miss_cache_perf
    SLICE_X87Y111        LUT6 (Prop_lut6_I3_O)        0.124    16.532 f  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[5][63]_i_13/O
                         net (fo=1, routed)           0.438    16.969    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[5][63]_i_13_n_0
    SLICE_X88Y113        LUT6 (Prop_lut6_I3_O)        0.124    17.093 r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[5][63]_i_4/O
                         net (fo=2, routed)           0.690    17.783    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q_reg[5][32]_0
    SLICE_X93Y113        LUT6 (Prop_lut6_I2_O)        0.124    17.907 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q[5][63]_i_1/O
                         net (fo=32, routed)          0.822    18.729    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[5][32]_3[1]
    SLICE_X93Y108        FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[5][33]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       1.779    18.634    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/clk_out1
    SLICE_X93Y108        FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[5][33]/C
                         clock pessimism              0.585    19.219    
                         clock uncertainty           -0.079    19.139    
    SLICE_X93Y108        FDCE (Setup_fdce_C_CE)      -0.205    18.934    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[5][33]
  -------------------------------------------------------------------
                         required time                         18.934    
                         arrival time                         -18.729    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operator_q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[5][40]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.520ns  (logic 5.095ns (26.101%)  route 14.425ns (73.899%))
  Logic Levels:           26  (CARRY4=6 LUT2=2 LUT3=1 LUT4=2 LUT5=4 LUT6=11)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 18.634 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       1.901    -0.791    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X59Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operator_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y111        FDCE (Prop_fdce_C_Q)         0.456    -0.335 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operator_q_reg[5]/Q
                         net (fo=24, routed)          1.207     0.872    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/fu_data_id_ex[operation][5]
    SLICE_X63Y110        LUT3 (Prop_lut3_I2_O)        0.152     1.024 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_12/O
                         net (fo=12, routed)          0.481     1.505    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_data[operation][5]
    SLICE_X63Y110        LUT6 (Prop_lut6_I3_O)        0.326     1.831 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_77/O
                         net (fo=30, routed)          0.718     2.549    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_77_n_0
    SLICE_X62Y108        LUT6 (Prop_lut6_I3_O)        0.124     2.673 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][4]_i_82/O
                         net (fo=1, routed)           0.844     3.517    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][4]_i_82_n_0
    SLICE_X62Y108        LUT6 (Prop_lut6_I2_O)        0.124     3.641 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][4]_i_56/O
                         net (fo=8, routed)           0.612     4.254    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/branch_valid_q_reg_rep__1_3
    SLICE_X62Y110        LUT5 (Prop_lut5_I0_O)        0.124     4.378 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][4]_i_76/O
                         net (fo=1, routed)           0.000     4.378    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][result][4]_i_27[1]
    SLICE_X62Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.911 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][4]_i_49/CO[3]
                         net (fo=1, routed)           0.000     4.911    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][4]_i_49_n_0
    SLICE_X62Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.028 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.028    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23_n_0
    SLICE_X62Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.145 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.145    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24_n_0
    SLICE_X62Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.262 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][16]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.262    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][16]_i_30_n_0
    SLICE_X62Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.379 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][21]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.379    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][21]_i_26_n_0
    SLICE_X62Y115        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.694 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][27]_i_33/O[3]
                         net (fo=2, routed)           0.970     6.664    i_ariane/i_cva6/ex_stage_i/alu_i/adder_result[27]
    SLICE_X63Y113        LUT4 (Prop_lut4_I0_O)        0.307     6.971 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_26/O
                         net (fo=1, routed)           0.665     7.636    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_0
    SLICE_X63Y113        LUT6 (Prop_lut6_I0_O)        0.124     7.760 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16/O
                         net (fo=1, routed)           0.481     8.241    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16_n_0
    SLICE_X60Y112        LUT6 (Prop_lut6_I3_O)        0.124     8.365 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7/O
                         net (fo=3, routed)           0.464     8.830    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_n_0
    SLICE_X59Y111        LUT6 (Prop_lut6_I2_O)        0.124     8.954 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_5/O
                         net (fo=2, routed)           0.475     9.428    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_branch_res
    SLICE_X58Y110        LUT2 (Prop_lut2_I1_O)        0.124     9.552 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13/O
                         net (fo=89, routed)          0.838    10.390    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13_n_0
    SLICE_X52Y107        LUT6 (Prop_lut6_I2_O)        0.124    10.514 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/i___2_i_35/O
                         net (fo=2, routed)           0.633    11.147    i_ariane/i_cva6/issue_stage_i/i_scoreboard/resolved_branch[is_mispredict]
    SLICE_X53Y107        LUT5 (Prop_lut5_I3_O)        0.150    11.297 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_10/O
                         net (fo=39, routed)          0.880    12.177    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_reg_0
    SLICE_X52Y100        LUT2 (Prop_lut2_I1_O)        0.332    12.509 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_24/O
                         net (fo=3, routed)           0.507    13.016    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_itlb/icache_dreq_if_cache[spec]
    SLICE_X52Y100        LUT5 (Prop_lut5_I1_O)        0.124    13.140 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_itlb/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           0.360    13.501    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/cmp_en_q_reg_0
    SLICE_X52Y100        LUT5 (Prop_lut5_I3_O)        0.124    13.625 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/cmp_en_q_i_2/O
                         net (fo=2, routed)           0.452    14.076    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/cmp_en_q_i_2_n_0
    SLICE_X53Y100        LUT4 (Prop_lut4_I3_O)        0.118    14.194 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___193_i_2/O
                         net (fo=3, routed)           0.574    14.769    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_adapter_data_req
    SLICE_X58Y100        LUT6 (Prop_lut6_I0_O)        0.326    15.095 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/generic_counter_q[6][63]_i_21/O
                         net (fo=6, routed)           1.313    16.408    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/icache_miss_cache_perf
    SLICE_X87Y111        LUT6 (Prop_lut6_I3_O)        0.124    16.532 f  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[5][63]_i_13/O
                         net (fo=1, routed)           0.438    16.969    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[5][63]_i_13_n_0
    SLICE_X88Y113        LUT6 (Prop_lut6_I3_O)        0.124    17.093 r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[5][63]_i_4/O
                         net (fo=2, routed)           0.690    17.783    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q_reg[5][32]_0
    SLICE_X93Y113        LUT6 (Prop_lut6_I2_O)        0.124    17.907 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q[5][63]_i_1/O
                         net (fo=32, routed)          0.822    18.729    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[5][32]_3[1]
    SLICE_X93Y108        FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[5][40]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       1.779    18.634    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/clk_out1
    SLICE_X93Y108        FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[5][40]/C
                         clock pessimism              0.585    19.219    
                         clock uncertainty           -0.079    19.139    
    SLICE_X93Y108        FDCE (Setup_fdce_C_CE)      -0.205    18.934    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[5][40]
  -------------------------------------------------------------------
                         required time                         18.934    
                         arrival time                         -18.729    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.225ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operator_q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[5][49]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.492ns  (logic 5.095ns (26.139%)  route 14.397ns (73.861%))
  Logic Levels:           26  (CARRY4=6 LUT2=2 LUT3=1 LUT4=2 LUT5=4 LUT6=11)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 18.625 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       1.901    -0.791    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X59Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operator_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y111        FDCE (Prop_fdce_C_Q)         0.456    -0.335 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operator_q_reg[5]/Q
                         net (fo=24, routed)          1.207     0.872    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/fu_data_id_ex[operation][5]
    SLICE_X63Y110        LUT3 (Prop_lut3_I2_O)        0.152     1.024 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_12/O
                         net (fo=12, routed)          0.481     1.505    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_data[operation][5]
    SLICE_X63Y110        LUT6 (Prop_lut6_I3_O)        0.326     1.831 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_77/O
                         net (fo=30, routed)          0.718     2.549    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_77_n_0
    SLICE_X62Y108        LUT6 (Prop_lut6_I3_O)        0.124     2.673 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][4]_i_82/O
                         net (fo=1, routed)           0.844     3.517    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][4]_i_82_n_0
    SLICE_X62Y108        LUT6 (Prop_lut6_I2_O)        0.124     3.641 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][4]_i_56/O
                         net (fo=8, routed)           0.612     4.254    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/branch_valid_q_reg_rep__1_3
    SLICE_X62Y110        LUT5 (Prop_lut5_I0_O)        0.124     4.378 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][4]_i_76/O
                         net (fo=1, routed)           0.000     4.378    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][result][4]_i_27[1]
    SLICE_X62Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.911 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][4]_i_49/CO[3]
                         net (fo=1, routed)           0.000     4.911    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][4]_i_49_n_0
    SLICE_X62Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.028 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.028    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23_n_0
    SLICE_X62Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.145 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.145    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24_n_0
    SLICE_X62Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.262 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][16]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.262    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][16]_i_30_n_0
    SLICE_X62Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.379 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][21]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.379    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][21]_i_26_n_0
    SLICE_X62Y115        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.694 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][27]_i_33/O[3]
                         net (fo=2, routed)           0.970     6.664    i_ariane/i_cva6/ex_stage_i/alu_i/adder_result[27]
    SLICE_X63Y113        LUT4 (Prop_lut4_I0_O)        0.307     6.971 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_26/O
                         net (fo=1, routed)           0.665     7.636    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_0
    SLICE_X63Y113        LUT6 (Prop_lut6_I0_O)        0.124     7.760 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16/O
                         net (fo=1, routed)           0.481     8.241    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16_n_0
    SLICE_X60Y112        LUT6 (Prop_lut6_I3_O)        0.124     8.365 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7/O
                         net (fo=3, routed)           0.464     8.830    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_n_0
    SLICE_X59Y111        LUT6 (Prop_lut6_I2_O)        0.124     8.954 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_5/O
                         net (fo=2, routed)           0.475     9.428    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_branch_res
    SLICE_X58Y110        LUT2 (Prop_lut2_I1_O)        0.124     9.552 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13/O
                         net (fo=89, routed)          0.838    10.390    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13_n_0
    SLICE_X52Y107        LUT6 (Prop_lut6_I2_O)        0.124    10.514 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/i___2_i_35/O
                         net (fo=2, routed)           0.633    11.147    i_ariane/i_cva6/issue_stage_i/i_scoreboard/resolved_branch[is_mispredict]
    SLICE_X53Y107        LUT5 (Prop_lut5_I3_O)        0.150    11.297 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_10/O
                         net (fo=39, routed)          0.880    12.177    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_reg_0
    SLICE_X52Y100        LUT2 (Prop_lut2_I1_O)        0.332    12.509 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_24/O
                         net (fo=3, routed)           0.507    13.016    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_itlb/icache_dreq_if_cache[spec]
    SLICE_X52Y100        LUT5 (Prop_lut5_I1_O)        0.124    13.140 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_itlb/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           0.360    13.501    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/cmp_en_q_reg_0
    SLICE_X52Y100        LUT5 (Prop_lut5_I3_O)        0.124    13.625 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/cmp_en_q_i_2/O
                         net (fo=2, routed)           0.452    14.076    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/cmp_en_q_i_2_n_0
    SLICE_X53Y100        LUT4 (Prop_lut4_I3_O)        0.118    14.194 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___193_i_2/O
                         net (fo=3, routed)           0.574    14.769    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_adapter_data_req
    SLICE_X58Y100        LUT6 (Prop_lut6_I0_O)        0.326    15.095 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/generic_counter_q[6][63]_i_21/O
                         net (fo=6, routed)           1.313    16.408    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/icache_miss_cache_perf
    SLICE_X87Y111        LUT6 (Prop_lut6_I3_O)        0.124    16.532 f  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[5][63]_i_13/O
                         net (fo=1, routed)           0.438    16.969    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[5][63]_i_13_n_0
    SLICE_X88Y113        LUT6 (Prop_lut6_I3_O)        0.124    17.093 r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[5][63]_i_4/O
                         net (fo=2, routed)           0.690    17.783    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q_reg[5][32]_0
    SLICE_X93Y113        LUT6 (Prop_lut6_I2_O)        0.124    17.907 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q[5][63]_i_1/O
                         net (fo=32, routed)          0.793    18.701    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[5][32]_3[1]
    SLICE_X93Y118        FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[5][49]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       1.770    18.625    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/clk_out1
    SLICE_X93Y118        FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[5][49]/C
                         clock pessimism              0.585    19.210    
                         clock uncertainty           -0.079    19.130    
    SLICE_X93Y118        FDCE (Setup_fdce_C_CE)      -0.205    18.925    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[5][49]
  -------------------------------------------------------------------
                         required time                         18.925    
                         arrival time                         -18.701    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operator_q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[5][51]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.492ns  (logic 5.095ns (26.139%)  route 14.397ns (73.861%))
  Logic Levels:           26  (CARRY4=6 LUT2=2 LUT3=1 LUT4=2 LUT5=4 LUT6=11)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 18.625 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       1.901    -0.791    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X59Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operator_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y111        FDCE (Prop_fdce_C_Q)         0.456    -0.335 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operator_q_reg[5]/Q
                         net (fo=24, routed)          1.207     0.872    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/fu_data_id_ex[operation][5]
    SLICE_X63Y110        LUT3 (Prop_lut3_I2_O)        0.152     1.024 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_12/O
                         net (fo=12, routed)          0.481     1.505    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_data[operation][5]
    SLICE_X63Y110        LUT6 (Prop_lut6_I3_O)        0.326     1.831 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_77/O
                         net (fo=30, routed)          0.718     2.549    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_77_n_0
    SLICE_X62Y108        LUT6 (Prop_lut6_I3_O)        0.124     2.673 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][4]_i_82/O
                         net (fo=1, routed)           0.844     3.517    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][4]_i_82_n_0
    SLICE_X62Y108        LUT6 (Prop_lut6_I2_O)        0.124     3.641 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][4]_i_56/O
                         net (fo=8, routed)           0.612     4.254    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/branch_valid_q_reg_rep__1_3
    SLICE_X62Y110        LUT5 (Prop_lut5_I0_O)        0.124     4.378 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][4]_i_76/O
                         net (fo=1, routed)           0.000     4.378    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][result][4]_i_27[1]
    SLICE_X62Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.911 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][4]_i_49/CO[3]
                         net (fo=1, routed)           0.000     4.911    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][4]_i_49_n_0
    SLICE_X62Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.028 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.028    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23_n_0
    SLICE_X62Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.145 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.145    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24_n_0
    SLICE_X62Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.262 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][16]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.262    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][16]_i_30_n_0
    SLICE_X62Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.379 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][21]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.379    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][21]_i_26_n_0
    SLICE_X62Y115        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.694 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][27]_i_33/O[3]
                         net (fo=2, routed)           0.970     6.664    i_ariane/i_cva6/ex_stage_i/alu_i/adder_result[27]
    SLICE_X63Y113        LUT4 (Prop_lut4_I0_O)        0.307     6.971 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_26/O
                         net (fo=1, routed)           0.665     7.636    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_0
    SLICE_X63Y113        LUT6 (Prop_lut6_I0_O)        0.124     7.760 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16/O
                         net (fo=1, routed)           0.481     8.241    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16_n_0
    SLICE_X60Y112        LUT6 (Prop_lut6_I3_O)        0.124     8.365 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7/O
                         net (fo=3, routed)           0.464     8.830    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_n_0
    SLICE_X59Y111        LUT6 (Prop_lut6_I2_O)        0.124     8.954 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_5/O
                         net (fo=2, routed)           0.475     9.428    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_branch_res
    SLICE_X58Y110        LUT2 (Prop_lut2_I1_O)        0.124     9.552 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13/O
                         net (fo=89, routed)          0.838    10.390    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13_n_0
    SLICE_X52Y107        LUT6 (Prop_lut6_I2_O)        0.124    10.514 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/i___2_i_35/O
                         net (fo=2, routed)           0.633    11.147    i_ariane/i_cva6/issue_stage_i/i_scoreboard/resolved_branch[is_mispredict]
    SLICE_X53Y107        LUT5 (Prop_lut5_I3_O)        0.150    11.297 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_10/O
                         net (fo=39, routed)          0.880    12.177    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_reg_0
    SLICE_X52Y100        LUT2 (Prop_lut2_I1_O)        0.332    12.509 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_24/O
                         net (fo=3, routed)           0.507    13.016    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_itlb/icache_dreq_if_cache[spec]
    SLICE_X52Y100        LUT5 (Prop_lut5_I1_O)        0.124    13.140 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_itlb/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           0.360    13.501    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/cmp_en_q_reg_0
    SLICE_X52Y100        LUT5 (Prop_lut5_I3_O)        0.124    13.625 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/cmp_en_q_i_2/O
                         net (fo=2, routed)           0.452    14.076    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/cmp_en_q_i_2_n_0
    SLICE_X53Y100        LUT4 (Prop_lut4_I3_O)        0.118    14.194 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___193_i_2/O
                         net (fo=3, routed)           0.574    14.769    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_adapter_data_req
    SLICE_X58Y100        LUT6 (Prop_lut6_I0_O)        0.326    15.095 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/generic_counter_q[6][63]_i_21/O
                         net (fo=6, routed)           1.313    16.408    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/icache_miss_cache_perf
    SLICE_X87Y111        LUT6 (Prop_lut6_I3_O)        0.124    16.532 f  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[5][63]_i_13/O
                         net (fo=1, routed)           0.438    16.969    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[5][63]_i_13_n_0
    SLICE_X88Y113        LUT6 (Prop_lut6_I3_O)        0.124    17.093 r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[5][63]_i_4/O
                         net (fo=2, routed)           0.690    17.783    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q_reg[5][32]_0
    SLICE_X93Y113        LUT6 (Prop_lut6_I2_O)        0.124    17.907 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q[5][63]_i_1/O
                         net (fo=32, routed)          0.793    18.701    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[5][32]_3[1]
    SLICE_X93Y118        FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[5][51]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       1.770    18.625    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/clk_out1
    SLICE_X93Y118        FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[5][51]/C
                         clock pessimism              0.585    19.210    
                         clock uncertainty           -0.079    19.130    
    SLICE_X93Y118        FDCE (Setup_fdce_C_CE)      -0.205    18.925    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[5][51]
  -------------------------------------------------------------------
                         required time                         18.925    
                         arrival time                         -18.701    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operator_q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[5][55]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.492ns  (logic 5.095ns (26.139%)  route 14.397ns (73.861%))
  Logic Levels:           26  (CARRY4=6 LUT2=2 LUT3=1 LUT4=2 LUT5=4 LUT6=11)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 18.625 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       1.901    -0.791    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X59Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operator_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y111        FDCE (Prop_fdce_C_Q)         0.456    -0.335 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operator_q_reg[5]/Q
                         net (fo=24, routed)          1.207     0.872    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/fu_data_id_ex[operation][5]
    SLICE_X63Y110        LUT3 (Prop_lut3_I2_O)        0.152     1.024 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_12/O
                         net (fo=12, routed)          0.481     1.505    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_data[operation][5]
    SLICE_X63Y110        LUT6 (Prop_lut6_I3_O)        0.326     1.831 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_77/O
                         net (fo=30, routed)          0.718     2.549    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_77_n_0
    SLICE_X62Y108        LUT6 (Prop_lut6_I3_O)        0.124     2.673 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][4]_i_82/O
                         net (fo=1, routed)           0.844     3.517    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][4]_i_82_n_0
    SLICE_X62Y108        LUT6 (Prop_lut6_I2_O)        0.124     3.641 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][4]_i_56/O
                         net (fo=8, routed)           0.612     4.254    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/branch_valid_q_reg_rep__1_3
    SLICE_X62Y110        LUT5 (Prop_lut5_I0_O)        0.124     4.378 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][4]_i_76/O
                         net (fo=1, routed)           0.000     4.378    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][result][4]_i_27[1]
    SLICE_X62Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.911 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][4]_i_49/CO[3]
                         net (fo=1, routed)           0.000     4.911    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][4]_i_49_n_0
    SLICE_X62Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.028 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.028    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23_n_0
    SLICE_X62Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.145 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.145    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24_n_0
    SLICE_X62Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.262 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][16]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.262    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][16]_i_30_n_0
    SLICE_X62Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.379 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][21]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.379    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][21]_i_26_n_0
    SLICE_X62Y115        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.694 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][27]_i_33/O[3]
                         net (fo=2, routed)           0.970     6.664    i_ariane/i_cva6/ex_stage_i/alu_i/adder_result[27]
    SLICE_X63Y113        LUT4 (Prop_lut4_I0_O)        0.307     6.971 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_26/O
                         net (fo=1, routed)           0.665     7.636    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_0
    SLICE_X63Y113        LUT6 (Prop_lut6_I0_O)        0.124     7.760 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16/O
                         net (fo=1, routed)           0.481     8.241    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16_n_0
    SLICE_X60Y112        LUT6 (Prop_lut6_I3_O)        0.124     8.365 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7/O
                         net (fo=3, routed)           0.464     8.830    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_n_0
    SLICE_X59Y111        LUT6 (Prop_lut6_I2_O)        0.124     8.954 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_5/O
                         net (fo=2, routed)           0.475     9.428    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_branch_res
    SLICE_X58Y110        LUT2 (Prop_lut2_I1_O)        0.124     9.552 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13/O
                         net (fo=89, routed)          0.838    10.390    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13_n_0
    SLICE_X52Y107        LUT6 (Prop_lut6_I2_O)        0.124    10.514 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/i___2_i_35/O
                         net (fo=2, routed)           0.633    11.147    i_ariane/i_cva6/issue_stage_i/i_scoreboard/resolved_branch[is_mispredict]
    SLICE_X53Y107        LUT5 (Prop_lut5_I3_O)        0.150    11.297 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_10/O
                         net (fo=39, routed)          0.880    12.177    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_reg_0
    SLICE_X52Y100        LUT2 (Prop_lut2_I1_O)        0.332    12.509 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_24/O
                         net (fo=3, routed)           0.507    13.016    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_itlb/icache_dreq_if_cache[spec]
    SLICE_X52Y100        LUT5 (Prop_lut5_I1_O)        0.124    13.140 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_itlb/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           0.360    13.501    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/cmp_en_q_reg_0
    SLICE_X52Y100        LUT5 (Prop_lut5_I3_O)        0.124    13.625 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/cmp_en_q_i_2/O
                         net (fo=2, routed)           0.452    14.076    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/cmp_en_q_i_2_n_0
    SLICE_X53Y100        LUT4 (Prop_lut4_I3_O)        0.118    14.194 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___193_i_2/O
                         net (fo=3, routed)           0.574    14.769    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_adapter_data_req
    SLICE_X58Y100        LUT6 (Prop_lut6_I0_O)        0.326    15.095 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/generic_counter_q[6][63]_i_21/O
                         net (fo=6, routed)           1.313    16.408    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/icache_miss_cache_perf
    SLICE_X87Y111        LUT6 (Prop_lut6_I3_O)        0.124    16.532 f  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[5][63]_i_13/O
                         net (fo=1, routed)           0.438    16.969    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[5][63]_i_13_n_0
    SLICE_X88Y113        LUT6 (Prop_lut6_I3_O)        0.124    17.093 r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[5][63]_i_4/O
                         net (fo=2, routed)           0.690    17.783    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q_reg[5][32]_0
    SLICE_X93Y113        LUT6 (Prop_lut6_I2_O)        0.124    17.907 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q[5][63]_i_1/O
                         net (fo=32, routed)          0.793    18.701    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[5][32]_3[1]
    SLICE_X93Y118        FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[5][55]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       1.770    18.625    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/clk_out1
    SLICE_X93Y118        FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[5][55]/C
                         clock pessimism              0.585    19.210    
                         clock uncertainty           -0.079    19.130    
    SLICE_X93Y118        FDCE (Setup_fdce_C_CE)      -0.205    18.925    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[5][55]
  -------------------------------------------------------------------
                         required time                         18.925    
                         arrival time                         -18.701    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operator_q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[5][61]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.492ns  (logic 5.095ns (26.139%)  route 14.397ns (73.861%))
  Logic Levels:           26  (CARRY4=6 LUT2=2 LUT3=1 LUT4=2 LUT5=4 LUT6=11)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 18.625 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       1.901    -0.791    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X59Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operator_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y111        FDCE (Prop_fdce_C_Q)         0.456    -0.335 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operator_q_reg[5]/Q
                         net (fo=24, routed)          1.207     0.872    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/fu_data_id_ex[operation][5]
    SLICE_X63Y110        LUT3 (Prop_lut3_I2_O)        0.152     1.024 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_12/O
                         net (fo=12, routed)          0.481     1.505    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_data[operation][5]
    SLICE_X63Y110        LUT6 (Prop_lut6_I3_O)        0.326     1.831 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_77/O
                         net (fo=30, routed)          0.718     2.549    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_77_n_0
    SLICE_X62Y108        LUT6 (Prop_lut6_I3_O)        0.124     2.673 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][4]_i_82/O
                         net (fo=1, routed)           0.844     3.517    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][4]_i_82_n_0
    SLICE_X62Y108        LUT6 (Prop_lut6_I2_O)        0.124     3.641 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][4]_i_56/O
                         net (fo=8, routed)           0.612     4.254    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/branch_valid_q_reg_rep__1_3
    SLICE_X62Y110        LUT5 (Prop_lut5_I0_O)        0.124     4.378 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][4]_i_76/O
                         net (fo=1, routed)           0.000     4.378    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][result][4]_i_27[1]
    SLICE_X62Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.911 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][4]_i_49/CO[3]
                         net (fo=1, routed)           0.000     4.911    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][4]_i_49_n_0
    SLICE_X62Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.028 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.028    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23_n_0
    SLICE_X62Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.145 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.145    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24_n_0
    SLICE_X62Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.262 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][16]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.262    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][16]_i_30_n_0
    SLICE_X62Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.379 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][21]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.379    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][21]_i_26_n_0
    SLICE_X62Y115        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.694 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][27]_i_33/O[3]
                         net (fo=2, routed)           0.970     6.664    i_ariane/i_cva6/ex_stage_i/alu_i/adder_result[27]
    SLICE_X63Y113        LUT4 (Prop_lut4_I0_O)        0.307     6.971 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_26/O
                         net (fo=1, routed)           0.665     7.636    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_0
    SLICE_X63Y113        LUT6 (Prop_lut6_I0_O)        0.124     7.760 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16/O
                         net (fo=1, routed)           0.481     8.241    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16_n_0
    SLICE_X60Y112        LUT6 (Prop_lut6_I3_O)        0.124     8.365 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7/O
                         net (fo=3, routed)           0.464     8.830    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_n_0
    SLICE_X59Y111        LUT6 (Prop_lut6_I2_O)        0.124     8.954 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_5/O
                         net (fo=2, routed)           0.475     9.428    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_branch_res
    SLICE_X58Y110        LUT2 (Prop_lut2_I1_O)        0.124     9.552 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13/O
                         net (fo=89, routed)          0.838    10.390    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13_n_0
    SLICE_X52Y107        LUT6 (Prop_lut6_I2_O)        0.124    10.514 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/i___2_i_35/O
                         net (fo=2, routed)           0.633    11.147    i_ariane/i_cva6/issue_stage_i/i_scoreboard/resolved_branch[is_mispredict]
    SLICE_X53Y107        LUT5 (Prop_lut5_I3_O)        0.150    11.297 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_10/O
                         net (fo=39, routed)          0.880    12.177    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_reg_0
    SLICE_X52Y100        LUT2 (Prop_lut2_I1_O)        0.332    12.509 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_24/O
                         net (fo=3, routed)           0.507    13.016    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_itlb/icache_dreq_if_cache[spec]
    SLICE_X52Y100        LUT5 (Prop_lut5_I1_O)        0.124    13.140 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_itlb/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           0.360    13.501    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/cmp_en_q_reg_0
    SLICE_X52Y100        LUT5 (Prop_lut5_I3_O)        0.124    13.625 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/cmp_en_q_i_2/O
                         net (fo=2, routed)           0.452    14.076    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/cmp_en_q_i_2_n_0
    SLICE_X53Y100        LUT4 (Prop_lut4_I3_O)        0.118    14.194 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___193_i_2/O
                         net (fo=3, routed)           0.574    14.769    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_adapter_data_req
    SLICE_X58Y100        LUT6 (Prop_lut6_I0_O)        0.326    15.095 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/generic_counter_q[6][63]_i_21/O
                         net (fo=6, routed)           1.313    16.408    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/icache_miss_cache_perf
    SLICE_X87Y111        LUT6 (Prop_lut6_I3_O)        0.124    16.532 f  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[5][63]_i_13/O
                         net (fo=1, routed)           0.438    16.969    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[5][63]_i_13_n_0
    SLICE_X88Y113        LUT6 (Prop_lut6_I3_O)        0.124    17.093 r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[5][63]_i_4/O
                         net (fo=2, routed)           0.690    17.783    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q_reg[5][32]_0
    SLICE_X93Y113        LUT6 (Prop_lut6_I2_O)        0.124    17.907 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q[5][63]_i_1/O
                         net (fo=32, routed)          0.793    18.701    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[5][32]_3[1]
    SLICE_X93Y118        FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[5][61]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       1.770    18.625    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/clk_out1
    SLICE_X93Y118        FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[5][61]/C
                         clock pessimism              0.585    19.210    
                         clock uncertainty           -0.079    19.130    
    SLICE_X93Y118        FDCE (Setup_fdce_C_CE)      -0.205    18.925    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[5][61]
  -------------------------------------------------------------------
                         required time                         18.925    
                         arrival time                         -18.701    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.253ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operator_q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[1][2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.473ns  (logic 5.095ns (26.165%)  route 14.378ns (73.835%))
  Logic Levels:           26  (CARRY4=6 LUT2=2 LUT3=1 LUT4=2 LUT5=4 LUT6=11)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 18.634 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       1.901    -0.791    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X59Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operator_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y111        FDCE (Prop_fdce_C_Q)         0.456    -0.335 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operator_q_reg[5]/Q
                         net (fo=24, routed)          1.207     0.872    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/fu_data_id_ex[operation][5]
    SLICE_X63Y110        LUT3 (Prop_lut3_I2_O)        0.152     1.024 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_12/O
                         net (fo=12, routed)          0.481     1.505    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_data[operation][5]
    SLICE_X63Y110        LUT6 (Prop_lut6_I3_O)        0.326     1.831 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_77/O
                         net (fo=30, routed)          0.718     2.549    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_77_n_0
    SLICE_X62Y108        LUT6 (Prop_lut6_I3_O)        0.124     2.673 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][4]_i_82/O
                         net (fo=1, routed)           0.844     3.517    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][4]_i_82_n_0
    SLICE_X62Y108        LUT6 (Prop_lut6_I2_O)        0.124     3.641 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][4]_i_56/O
                         net (fo=8, routed)           0.612     4.254    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/branch_valid_q_reg_rep__1_3
    SLICE_X62Y110        LUT5 (Prop_lut5_I0_O)        0.124     4.378 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][4]_i_76/O
                         net (fo=1, routed)           0.000     4.378    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][result][4]_i_27[1]
    SLICE_X62Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.911 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][4]_i_49/CO[3]
                         net (fo=1, routed)           0.000     4.911    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][4]_i_49_n_0
    SLICE_X62Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.028 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.028    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23_n_0
    SLICE_X62Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.145 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.145    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24_n_0
    SLICE_X62Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.262 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][16]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.262    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][16]_i_30_n_0
    SLICE_X62Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.379 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][21]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.379    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][21]_i_26_n_0
    SLICE_X62Y115        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.694 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][27]_i_33/O[3]
                         net (fo=2, routed)           0.970     6.664    i_ariane/i_cva6/ex_stage_i/alu_i/adder_result[27]
    SLICE_X63Y113        LUT4 (Prop_lut4_I0_O)        0.307     6.971 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_26/O
                         net (fo=1, routed)           0.665     7.636    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_0
    SLICE_X63Y113        LUT6 (Prop_lut6_I0_O)        0.124     7.760 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16/O
                         net (fo=1, routed)           0.481     8.241    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16_n_0
    SLICE_X60Y112        LUT6 (Prop_lut6_I3_O)        0.124     8.365 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7/O
                         net (fo=3, routed)           0.464     8.830    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_n_0
    SLICE_X59Y111        LUT6 (Prop_lut6_I2_O)        0.124     8.954 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_5/O
                         net (fo=2, routed)           0.475     9.428    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_branch_res
    SLICE_X58Y110        LUT2 (Prop_lut2_I1_O)        0.124     9.552 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13/O
                         net (fo=89, routed)          0.838    10.390    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13_n_0
    SLICE_X52Y107        LUT6 (Prop_lut6_I2_O)        0.124    10.514 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/i___2_i_35/O
                         net (fo=2, routed)           0.633    11.147    i_ariane/i_cva6/issue_stage_i/i_scoreboard/resolved_branch[is_mispredict]
    SLICE_X53Y107        LUT5 (Prop_lut5_I3_O)        0.150    11.297 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_10/O
                         net (fo=39, routed)          0.880    12.177    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_reg_0
    SLICE_X52Y100        LUT2 (Prop_lut2_I1_O)        0.332    12.509 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_24/O
                         net (fo=3, routed)           0.507    13.016    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_itlb/icache_dreq_if_cache[spec]
    SLICE_X52Y100        LUT5 (Prop_lut5_I1_O)        0.124    13.140 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_itlb/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           0.360    13.501    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/cmp_en_q_reg_0
    SLICE_X52Y100        LUT5 (Prop_lut5_I3_O)        0.124    13.625 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/cmp_en_q_i_2/O
                         net (fo=2, routed)           0.452    14.076    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/cmp_en_q_i_2_n_0
    SLICE_X53Y100        LUT4 (Prop_lut4_I3_O)        0.118    14.194 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___193_i_2/O
                         net (fo=3, routed)           0.574    14.769    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_adapter_data_req
    SLICE_X58Y100        LUT6 (Prop_lut6_I0_O)        0.326    15.095 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/generic_counter_q[6][63]_i_21/O
                         net (fo=6, routed)           1.200    16.295    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/icache_miss_cache_perf
    SLICE_X87Y110        LUT6 (Prop_lut6_I3_O)        0.124    16.419 f  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[1][63]_i_10/O
                         net (fo=1, routed)           0.565    16.984    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[1][63]_i_10_n_0
    SLICE_X88Y112        LUT6 (Prop_lut6_I3_O)        0.124    17.108 r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[1][63]_i_3/O
                         net (fo=2, routed)           0.690    17.798    i_ariane/i_cva6/csr_regfile_i/generic_counter_q_reg[1][0]
    SLICE_X93Y112        LUT6 (Prop_lut6_I0_O)        0.124    17.922 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_337/O
                         net (fo=32, routed)          0.759    18.681    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[1][32]_1[0]
    SLICE_X93Y107        FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[1][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       1.779    18.634    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/clk_out1
    SLICE_X93Y107        FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[1][2]/C
                         clock pessimism              0.585    19.219    
                         clock uncertainty           -0.079    19.139    
    SLICE_X93Y107        FDCE (Setup_fdce_C_CE)      -0.205    18.934    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[1][2]
  -------------------------------------------------------------------
                         required time                         18.934    
                         arrival time                         -18.681    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.253ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operator_q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[1][4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.473ns  (logic 5.095ns (26.165%)  route 14.378ns (73.835%))
  Logic Levels:           26  (CARRY4=6 LUT2=2 LUT3=1 LUT4=2 LUT5=4 LUT6=11)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 18.634 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       1.901    -0.791    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X59Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operator_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y111        FDCE (Prop_fdce_C_Q)         0.456    -0.335 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operator_q_reg[5]/Q
                         net (fo=24, routed)          1.207     0.872    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/fu_data_id_ex[operation][5]
    SLICE_X63Y110        LUT3 (Prop_lut3_I2_O)        0.152     1.024 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_12/O
                         net (fo=12, routed)          0.481     1.505    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_data[operation][5]
    SLICE_X63Y110        LUT6 (Prop_lut6_I3_O)        0.326     1.831 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_77/O
                         net (fo=30, routed)          0.718     2.549    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_77_n_0
    SLICE_X62Y108        LUT6 (Prop_lut6_I3_O)        0.124     2.673 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][4]_i_82/O
                         net (fo=1, routed)           0.844     3.517    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][4]_i_82_n_0
    SLICE_X62Y108        LUT6 (Prop_lut6_I2_O)        0.124     3.641 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][4]_i_56/O
                         net (fo=8, routed)           0.612     4.254    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/branch_valid_q_reg_rep__1_3
    SLICE_X62Y110        LUT5 (Prop_lut5_I0_O)        0.124     4.378 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][4]_i_76/O
                         net (fo=1, routed)           0.000     4.378    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][result][4]_i_27[1]
    SLICE_X62Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.911 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][4]_i_49/CO[3]
                         net (fo=1, routed)           0.000     4.911    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][4]_i_49_n_0
    SLICE_X62Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.028 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.028    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23_n_0
    SLICE_X62Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.145 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.145    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24_n_0
    SLICE_X62Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.262 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][16]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.262    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][16]_i_30_n_0
    SLICE_X62Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.379 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][21]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.379    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][21]_i_26_n_0
    SLICE_X62Y115        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.694 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][27]_i_33/O[3]
                         net (fo=2, routed)           0.970     6.664    i_ariane/i_cva6/ex_stage_i/alu_i/adder_result[27]
    SLICE_X63Y113        LUT4 (Prop_lut4_I0_O)        0.307     6.971 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_26/O
                         net (fo=1, routed)           0.665     7.636    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_0
    SLICE_X63Y113        LUT6 (Prop_lut6_I0_O)        0.124     7.760 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16/O
                         net (fo=1, routed)           0.481     8.241    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16_n_0
    SLICE_X60Y112        LUT6 (Prop_lut6_I3_O)        0.124     8.365 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7/O
                         net (fo=3, routed)           0.464     8.830    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_n_0
    SLICE_X59Y111        LUT6 (Prop_lut6_I2_O)        0.124     8.954 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_5/O
                         net (fo=2, routed)           0.475     9.428    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_branch_res
    SLICE_X58Y110        LUT2 (Prop_lut2_I1_O)        0.124     9.552 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13/O
                         net (fo=89, routed)          0.838    10.390    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13_n_0
    SLICE_X52Y107        LUT6 (Prop_lut6_I2_O)        0.124    10.514 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/i___2_i_35/O
                         net (fo=2, routed)           0.633    11.147    i_ariane/i_cva6/issue_stage_i/i_scoreboard/resolved_branch[is_mispredict]
    SLICE_X53Y107        LUT5 (Prop_lut5_I3_O)        0.150    11.297 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_10/O
                         net (fo=39, routed)          0.880    12.177    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_reg_0
    SLICE_X52Y100        LUT2 (Prop_lut2_I1_O)        0.332    12.509 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_24/O
                         net (fo=3, routed)           0.507    13.016    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_itlb/icache_dreq_if_cache[spec]
    SLICE_X52Y100        LUT5 (Prop_lut5_I1_O)        0.124    13.140 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_itlb/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           0.360    13.501    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/cmp_en_q_reg_0
    SLICE_X52Y100        LUT5 (Prop_lut5_I3_O)        0.124    13.625 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/cmp_en_q_i_2/O
                         net (fo=2, routed)           0.452    14.076    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/cmp_en_q_i_2_n_0
    SLICE_X53Y100        LUT4 (Prop_lut4_I3_O)        0.118    14.194 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___193_i_2/O
                         net (fo=3, routed)           0.574    14.769    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_adapter_data_req
    SLICE_X58Y100        LUT6 (Prop_lut6_I0_O)        0.326    15.095 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/generic_counter_q[6][63]_i_21/O
                         net (fo=6, routed)           1.200    16.295    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/icache_miss_cache_perf
    SLICE_X87Y110        LUT6 (Prop_lut6_I3_O)        0.124    16.419 f  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[1][63]_i_10/O
                         net (fo=1, routed)           0.565    16.984    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[1][63]_i_10_n_0
    SLICE_X88Y112        LUT6 (Prop_lut6_I3_O)        0.124    17.108 r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[1][63]_i_3/O
                         net (fo=2, routed)           0.690    17.798    i_ariane/i_cva6/csr_regfile_i/generic_counter_q_reg[1][0]
    SLICE_X93Y112        LUT6 (Prop_lut6_I0_O)        0.124    17.922 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_337/O
                         net (fo=32, routed)          0.759    18.681    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[1][32]_1[0]
    SLICE_X93Y107        FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[1][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       1.779    18.634    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/clk_out1
    SLICE_X93Y107        FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[1][4]/C
                         clock pessimism              0.585    19.219    
                         clock uncertainty           -0.079    19.139    
    SLICE_X93Y107        FDCE (Setup_fdce_C_CE)      -0.205    18.934    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[1][4]
  -------------------------------------------------------------------
                         required time                         18.934    
                         arrival time                         -18.681    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.253ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operator_q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[1][6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.473ns  (logic 5.095ns (26.165%)  route 14.378ns (73.835%))
  Logic Levels:           26  (CARRY4=6 LUT2=2 LUT3=1 LUT4=2 LUT5=4 LUT6=11)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 18.634 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       1.901    -0.791    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X59Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operator_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y111        FDCE (Prop_fdce_C_Q)         0.456    -0.335 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operator_q_reg[5]/Q
                         net (fo=24, routed)          1.207     0.872    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/fu_data_id_ex[operation][5]
    SLICE_X63Y110        LUT3 (Prop_lut3_I2_O)        0.152     1.024 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_12/O
                         net (fo=12, routed)          0.481     1.505    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_data[operation][5]
    SLICE_X63Y110        LUT6 (Prop_lut6_I3_O)        0.326     1.831 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_77/O
                         net (fo=30, routed)          0.718     2.549    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_77_n_0
    SLICE_X62Y108        LUT6 (Prop_lut6_I3_O)        0.124     2.673 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][4]_i_82/O
                         net (fo=1, routed)           0.844     3.517    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][4]_i_82_n_0
    SLICE_X62Y108        LUT6 (Prop_lut6_I2_O)        0.124     3.641 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][4]_i_56/O
                         net (fo=8, routed)           0.612     4.254    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/branch_valid_q_reg_rep__1_3
    SLICE_X62Y110        LUT5 (Prop_lut5_I0_O)        0.124     4.378 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][4]_i_76/O
                         net (fo=1, routed)           0.000     4.378    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][result][4]_i_27[1]
    SLICE_X62Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.911 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][4]_i_49/CO[3]
                         net (fo=1, routed)           0.000     4.911    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][4]_i_49_n_0
    SLICE_X62Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.028 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.028    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23_n_0
    SLICE_X62Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.145 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.145    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24_n_0
    SLICE_X62Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.262 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][16]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.262    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][16]_i_30_n_0
    SLICE_X62Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.379 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][21]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.379    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][21]_i_26_n_0
    SLICE_X62Y115        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.694 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][27]_i_33/O[3]
                         net (fo=2, routed)           0.970     6.664    i_ariane/i_cva6/ex_stage_i/alu_i/adder_result[27]
    SLICE_X63Y113        LUT4 (Prop_lut4_I0_O)        0.307     6.971 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_26/O
                         net (fo=1, routed)           0.665     7.636    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_0
    SLICE_X63Y113        LUT6 (Prop_lut6_I0_O)        0.124     7.760 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16/O
                         net (fo=1, routed)           0.481     8.241    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16_n_0
    SLICE_X60Y112        LUT6 (Prop_lut6_I3_O)        0.124     8.365 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7/O
                         net (fo=3, routed)           0.464     8.830    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_n_0
    SLICE_X59Y111        LUT6 (Prop_lut6_I2_O)        0.124     8.954 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_5/O
                         net (fo=2, routed)           0.475     9.428    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_branch_res
    SLICE_X58Y110        LUT2 (Prop_lut2_I1_O)        0.124     9.552 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13/O
                         net (fo=89, routed)          0.838    10.390    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13_n_0
    SLICE_X52Y107        LUT6 (Prop_lut6_I2_O)        0.124    10.514 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/i___2_i_35/O
                         net (fo=2, routed)           0.633    11.147    i_ariane/i_cva6/issue_stage_i/i_scoreboard/resolved_branch[is_mispredict]
    SLICE_X53Y107        LUT5 (Prop_lut5_I3_O)        0.150    11.297 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_10/O
                         net (fo=39, routed)          0.880    12.177    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_reg_0
    SLICE_X52Y100        LUT2 (Prop_lut2_I1_O)        0.332    12.509 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_24/O
                         net (fo=3, routed)           0.507    13.016    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_itlb/icache_dreq_if_cache[spec]
    SLICE_X52Y100        LUT5 (Prop_lut5_I1_O)        0.124    13.140 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_itlb/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           0.360    13.501    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/cmp_en_q_reg_0
    SLICE_X52Y100        LUT5 (Prop_lut5_I3_O)        0.124    13.625 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/cmp_en_q_i_2/O
                         net (fo=2, routed)           0.452    14.076    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/cmp_en_q_i_2_n_0
    SLICE_X53Y100        LUT4 (Prop_lut4_I3_O)        0.118    14.194 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___193_i_2/O
                         net (fo=3, routed)           0.574    14.769    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_adapter_data_req
    SLICE_X58Y100        LUT6 (Prop_lut6_I0_O)        0.326    15.095 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/generic_counter_q[6][63]_i_21/O
                         net (fo=6, routed)           1.200    16.295    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/icache_miss_cache_perf
    SLICE_X87Y110        LUT6 (Prop_lut6_I3_O)        0.124    16.419 f  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[1][63]_i_10/O
                         net (fo=1, routed)           0.565    16.984    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[1][63]_i_10_n_0
    SLICE_X88Y112        LUT6 (Prop_lut6_I3_O)        0.124    17.108 r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[1][63]_i_3/O
                         net (fo=2, routed)           0.690    17.798    i_ariane/i_cva6/csr_regfile_i/generic_counter_q_reg[1][0]
    SLICE_X93Y112        LUT6 (Prop_lut6_I0_O)        0.124    17.922 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_337/O
                         net (fo=32, routed)          0.759    18.681    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[1][32]_1[0]
    SLICE_X93Y107        FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[1][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       1.779    18.634    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/clk_out1
    SLICE_X93Y107        FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[1][6]/C
                         clock pessimism              0.585    19.219    
                         clock uncertainty           -0.079    19.139    
    SLICE_X93Y107        FDCE (Setup_fdce_C_CE)      -0.205    18.934    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[1][6]
  -------------------------------------------------------------------
                         required time                         18.934    
                         arrival time                         -18.681    
  -------------------------------------------------------------------
                         slack                                  0.253    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[data][10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[data][10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.255%)  route 0.237ns (62.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.899ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       0.555    -0.653    i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_r_spill_reg/spill_register_flushable_i/clk_out1
    SLICE_X43Y18         FDCE                                         r  i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[data][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDCE (Prop_fdce_C_Q)         0.141    -0.512 r  i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[data][10]/Q
                         net (fo=2, routed)           0.237    -0.274    i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[data][10]
    SLICE_X53Y18         FDCE                                         r  i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[data][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       0.816    -0.899    i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_r_spill_reg/spill_register_flushable_i/clk_out1
    SLICE_X53Y18         FDCE                                         r  i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[data][10]/C
                         clock pessimism              0.503    -0.396    
    SLICE_X53Y18         FDCE (Hold_fdce_C_D)         0.070    -0.326    i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[data][10]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[6].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[data][38]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axi_xbar/i_xbar/gen_mst_port_mux[6].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[data][38]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.892%)  route 0.218ns (57.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       0.550    -0.658    i_axi_xbar/i_xbar/gen_mst_port_mux[6].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/clk_out1
    SLICE_X50Y19         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[6].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[data][38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y19         FDCE (Prop_fdce_C_Q)         0.164    -0.494 r  i_axi_xbar/i_xbar/gen_mst_port_mux[6].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[data][38]/Q
                         net (fo=3, routed)           0.218    -0.275    i_axi_xbar/i_xbar/gen_mst_port_mux[6].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[data_n_0_][38]
    SLICE_X48Y20         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[6].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[data][38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       0.818    -0.897    i_axi_xbar/i_xbar/gen_mst_port_mux[6].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/clk_out1
    SLICE_X48Y20         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[6].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[data][38]/C
                         clock pessimism              0.503    -0.394    
    SLICE_X48Y20         FDCE (Hold_fdce_C_D)         0.066    -0.328    i_axi_xbar/i_xbar/gen_mst_port_mux[6].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[data][38]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[9].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[data][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axi_xbar/i_xbar/gen_mst_port_mux[9].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[data][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.148ns (44.042%)  route 0.188ns (55.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       0.554    -0.654    i_axi_xbar/i_xbar/gen_mst_port_mux[9].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/clk_out1
    SLICE_X50Y15         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[9].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[data][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y15         FDCE (Prop_fdce_C_Q)         0.148    -0.506 r  i_axi_xbar/i_xbar/gen_mst_port_mux[9].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[data][3]/Q
                         net (fo=2, routed)           0.188    -0.318    i_axi_xbar/i_xbar/gen_mst_port_mux[9].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[data_n_0_][3]
    SLICE_X47Y16         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[9].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[data][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       0.822    -0.893    i_axi_xbar/i_xbar/gen_mst_port_mux[9].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/clk_out1
    SLICE_X47Y16         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[9].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[data][3]/C
                         clock pessimism              0.503    -0.390    
    SLICE_X47Y16         FDCE (Hold_fdce_C_D)         0.017    -0.373    i_axi_xbar/i_xbar/gen_mst_port_mux[9].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[data][3]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[9].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[data][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axi_xbar/i_xbar/gen_mst_port_mux[9].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[data][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.148ns (43.411%)  route 0.193ns (56.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       0.552    -0.656    i_axi_xbar/i_xbar/gen_mst_port_mux[9].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/clk_out1
    SLICE_X50Y17         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[9].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[data][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y17         FDCE (Prop_fdce_C_Q)         0.148    -0.508 r  i_axi_xbar/i_xbar/gen_mst_port_mux[9].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[data][4]/Q
                         net (fo=2, routed)           0.193    -0.315    i_axi_xbar/i_xbar/gen_mst_port_mux[9].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[data_n_0_][4]
    SLICE_X47Y16         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[9].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[data][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       0.822    -0.893    i_axi_xbar/i_xbar/gen_mst_port_mux[9].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/clk_out1
    SLICE_X47Y16         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[9].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[data][4]/C
                         clock pessimism              0.503    -0.390    
    SLICE_X47Y16         FDCE (Hold_fdce_C_D)         0.019    -0.371    i_axi_xbar/i_xbar/gen_mst_port_mux[9].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[data][4]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[6].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[data][37]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axi_xbar/i_xbar/gen_mst_port_mux[6].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[data][37]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.148ns (43.823%)  route 0.190ns (56.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       0.550    -0.658    i_axi_xbar/i_xbar/gen_mst_port_mux[6].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/clk_out1
    SLICE_X50Y19         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[6].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[data][37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y19         FDCE (Prop_fdce_C_Q)         0.148    -0.510 r  i_axi_xbar/i_xbar/gen_mst_port_mux[6].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[data][37]/Q
                         net (fo=3, routed)           0.190    -0.320    i_axi_xbar/i_xbar/gen_mst_port_mux[6].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[data_n_0_][37]
    SLICE_X48Y20         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[6].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[data][37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       0.818    -0.897    i_axi_xbar/i_xbar/gen_mst_port_mux[6].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/clk_out1
    SLICE_X48Y20         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[6].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[data][37]/C
                         clock pessimism              0.503    -0.394    
    SLICE_X48Y20         FDCE (Hold_fdce_C_D)         0.017    -0.377    i_axi_xbar/i_xbar/gen_mst_port_mux[6].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[data][37]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_b_spill_reg/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[id][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_b_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[id][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.333%)  route 0.247ns (63.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       0.590    -0.618    i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_b_spill_reg/spill_register_flushable_i/clk_out1
    SLICE_X80Y49         FDCE                                         r  i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_b_spill_reg/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[id][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.477 r  i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_b_spill_reg/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[id][1]/Q
                         net (fo=2, routed)           0.247    -0.230    i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_b_spill_reg/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[id_n_0_][1]
    SLICE_X80Y55         FDCE                                         r  i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_b_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[id][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       0.852    -0.863    i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_b_spill_reg/spill_register_flushable_i/clk_out1
    SLICE_X80Y55         FDCE                                         r  i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_b_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[id][1]/C
                         clock pessimism              0.508    -0.355    
    SLICE_X80Y55         FDCE (Hold_fdce_C_D)         0.066    -0.289    i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_b_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[id][1]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/icache_rd_shift_q_reg[0][46]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/DIBDI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.583%)  route 0.132ns (48.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.639ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       0.569    -0.639    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/clk_out1
    SLICE_X55Y68         FDCE                                         r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/icache_rd_shift_q_reg[0][46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDCE (Prop_fdce_C_Q)         0.141    -0.498 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/icache_rd_shift_q_reg[0][46]/Q
                         net (fo=3, routed)           0.132    -0.365    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/wdata_i[46]
    RAMB36_X3Y13         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       0.880    -0.835    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y13         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.255    -0.580    
    RAMB36_X3Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[14])
                                                      0.155    -0.425    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[data][32]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[data][32]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.642%)  route 0.255ns (64.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       0.551    -0.657    i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_r_spill_reg/spill_register_flushable_i/clk_out1
    SLICE_X48Y21         FDCE                                         r  i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[data][32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y21         FDCE (Prop_fdce_C_Q)         0.141    -0.516 r  i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[data][32]/Q
                         net (fo=2, routed)           0.255    -0.261    i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[data][32]
    SLICE_X52Y17         FDCE                                         r  i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[data][32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       0.817    -0.898    i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_r_spill_reg/spill_register_flushable_i/clk_out1
    SLICE_X52Y17         FDCE                                         r  i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[data][32]/C
                         clock pessimism              0.503    -0.395    
    SLICE_X52Y17         FDCE (Hold_fdce_C_D)         0.070    -0.325    i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[data][32]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[36]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][cause][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.186ns (42.204%)  route 0.255ns (57.796%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       0.635    -0.572    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/clk_out1
    SLICE_X48Y111        FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y111        FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[36]/Q
                         net (fo=4, routed)           0.255    -0.176    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/load_exception_ex_id[cause][3]
    SLICE_X50Y116        LUT4 (Prop_lut4_I0_O)        0.045    -0.131 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[1][sbe][ex][cause][3]_i_1/O
                         net (fo=1, routed)           0.000    -0.131    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][cause][31]_5[3]
    SLICE_X50Y116        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][cause][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       0.899    -0.816    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X50Y116        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][cause][3]/C
                         clock pessimism              0.500    -0.317    
    SLICE_X50Y116        FDCE (Hold_fdce_C_D)         0.121    -0.196    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][cause][3]
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[6].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[data][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axi_xbar/i_xbar/gen_mst_port_mux[6].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[data][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.148ns (44.192%)  route 0.187ns (55.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       0.548    -0.660    i_axi_xbar/i_xbar/gen_mst_port_mux[6].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/clk_out1
    SLICE_X50Y22         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[6].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[data][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y22         FDCE (Prop_fdce_C_Q)         0.148    -0.512 r  i_axi_xbar/i_xbar/gen_mst_port_mux[6].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[data][1]/Q
                         net (fo=3, routed)           0.187    -0.325    i_axi_xbar/i_xbar/gen_mst_port_mux[6].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[data_n_0_][1]
    SLICE_X46Y21         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[6].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[data][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       0.817    -0.898    i_axi_xbar/i_xbar/gen_mst_port_mux[6].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/clk_out1
    SLICE_X46Y21         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[6].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[data][1]/C
                         clock pessimism              0.503    -0.395    
    SLICE_X46Y21         FDCE (Hold_fdce_C_D)         0.006    -0.389    i_axi_xbar/i_xbar/gen_mst_port_mux[6].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[data][1]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.065    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_xlnx_clk_gen
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y17     i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y17     i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y14     i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y14     i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y16     i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[1].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y16     i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[1].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y15     i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y15     i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X3Y13     i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X3Y13     i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X26Y101    bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[0].i_bht_ram/mem_reg_0_63_0_0/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X26Y101    bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[0].i_bht_ram/mem_reg_0_63_0_0/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X26Y101    bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[0].i_bht_ram/mem_reg_0_63_1_1/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X26Y101    bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[0].i_bht_ram/mem_reg_0_63_1_1/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X26Y101    bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[0].i_bht_ram/mem_reg_0_63_1_1/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X26Y101    bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[0].i_bht_ram/mem_reg_0_63_1_1/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X26Y102    bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[0].i_bht_ram/mem_reg_0_63_2_2/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X26Y102    bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[0].i_bht_ram/mem_reg_0_63_2_2/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X26Y102    bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[0].i_bht_ram/mem_reg_0_63_2_2/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X26Y102    bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[0].i_bht_ram/mem_reg_0_63_2_2/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X26Y101    bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[0].i_bht_ram/mem_reg_0_63_0_0/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X26Y101    bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[0].i_bht_ram/mem_reg_0_63_0_0/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X26Y101    bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[0].i_bht_ram/mem_reg_0_63_1_1/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X26Y101    bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[0].i_bht_ram/mem_reg_0_63_1_1/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X26Y101    bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[0].i_bht_ram/mem_reg_0_63_1_1/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X26Y101    bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[0].i_bht_ram/mem_reg_0_63_1_1/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X26Y102    bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[0].i_bht_ram/mem_reg_0_63_2_2/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X26Y102    bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[0].i_bht_ram/mem_reg_0_63_2_2/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X26Y102    bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[0].i_bht_ram/mem_reg_0_63_2_2/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X26Y102    bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[0].i_bht_ram/mem_reg_0_63_2_2/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_xlnx_clk_gen
  To Clock:  clkfbout_xlnx_clk_gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_xlnx_clk_gen
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   i_xlnx_clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  tck
  To Clock:  tck

Setup :            0  Failing Endpoints,  Worst Slack        0.886ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.886ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
                            (falling edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tdo
                            (output port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        6.505ns  (logic 4.015ns (61.731%)  route 2.489ns (38.269%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -7.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    7.108ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
    H15                                               0.000     0.000 f  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 f  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 f  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.848     7.108    i_dmi_jtag/i_dmi_jtag_tap/tck_ni
    SLICE_X106Y76        FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y76        FDCE (Prop_fdce_C_Q)         0.459     7.567 r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/Q
                         net (fo=1, routed)           2.489    10.057    tdo_OBUF
    J15                  OBUF (Prop_obuf_I_O)         3.556    13.613 r  tdo_OBUF_inst/O
                         net (fo=0)                   0.000    13.613    tdo
    J15                                                               r  tdo (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.501    19.499    
                         output delay                -5.000    14.499    
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                         -13.613    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             14.825ns  (required time - arrival time)
  Source:                 tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.106ns  (logic 0.558ns (26.505%)  route 1.548ns (73.495%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            5.000ns
  Clock Path Skew:        2.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    V12                                               0.000     5.000 f  tms (IN)
                         net (fo=0)                   0.000     5.000    tms
    V12                  IBUF (Prop_ibuf_I_O)         0.502     5.502 f  tms_IBUF_inst/O
                         net (fo=16, routed)          1.548     7.050    i_dmi_jtag/i_dmi_jtag_tap/tms_IBUF
    SLICE_X97Y54         LUT4 (Prop_lut4_I2_O)        0.056     7.106 r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[11]_i_1/O
                         net (fo=1, routed)           0.000     7.106    i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[11]_i_1_n_0
    SLICE_X97Y54         FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    H15                                               0.000    20.000 r  tck (IN)
                         net (fo=0)                   0.000    20.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268    20.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516    21.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.609    22.419    i_dmi_jtag/i_dmi_jtag_tap/CLK
    SLICE_X97Y54         FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[11]/C
                         clock pessimism              0.000    22.419    
                         clock uncertainty           -0.501    21.918    
    SLICE_X97Y54         FDCE (Setup_fdce_C_D)        0.013    21.931    i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[11]
  -------------------------------------------------------------------
                         required time                         21.931    
                         arrival time                          -7.106    
  -------------------------------------------------------------------
                         slack                                 14.825    

Slack (MET) :             14.827ns  (required time - arrival time)
  Source:                 tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.105ns  (logic 0.558ns (26.517%)  route 1.547ns (73.483%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            5.000ns
  Clock Path Skew:        2.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    V12                                               0.000     5.000 f  tms (IN)
                         net (fo=0)                   0.000     5.000    tms
    V12                  IBUF (Prop_ibuf_I_O)         0.502     5.502 f  tms_IBUF_inst/O
                         net (fo=16, routed)          1.547     7.049    i_dmi_jtag/i_dmi_jtag_tap/tms_IBUF
    SLICE_X97Y54         LUT3 (Prop_lut3_I1_O)        0.056     7.105 r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[13]_i_1/O
                         net (fo=1, routed)           0.000     7.105    i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[13]_i_1_n_0
    SLICE_X97Y54         FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    H15                                               0.000    20.000 r  tck (IN)
                         net (fo=0)                   0.000    20.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268    20.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516    21.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.609    22.419    i_dmi_jtag/i_dmi_jtag_tap/CLK
    SLICE_X97Y54         FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[13]/C
                         clock pessimism              0.000    22.419    
                         clock uncertainty           -0.501    21.918    
    SLICE_X97Y54         FDCE (Setup_fdce_C_D)        0.014    21.932    i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[13]
  -------------------------------------------------------------------
                         required time                         21.932    
                         arrival time                          -7.105    
  -------------------------------------------------------------------
                         slack                                 14.827    

Slack (MET) :             14.848ns  (required time - arrival time)
  Source:                 tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.105ns  (logic 0.558ns (26.517%)  route 1.547ns (73.483%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            5.000ns
  Clock Path Skew:        2.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    V12                                               0.000     5.000 f  tms (IN)
                         net (fo=0)                   0.000     5.000    tms
    V12                  IBUF (Prop_ibuf_I_O)         0.502     5.502 f  tms_IBUF_inst/O
                         net (fo=16, routed)          1.547     7.049    i_dmi_jtag/i_dmi_jtag_tap/tms_IBUF
    SLICE_X98Y54         LUT2 (Prop_lut2_I1_O)        0.056     7.105 r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[10]_i_1/O
                         net (fo=1, routed)           0.000     7.105    i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[10]_i_1_n_0
    SLICE_X98Y54         FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    H15                                               0.000    20.000 r  tck (IN)
                         net (fo=0)                   0.000    20.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268    20.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516    21.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.610    22.420    i_dmi_jtag/i_dmi_jtag_tap/CLK
    SLICE_X98Y54         FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[10]/C
                         clock pessimism              0.000    22.420    
                         clock uncertainty           -0.501    21.919    
    SLICE_X98Y54         FDCE (Setup_fdce_C_D)        0.034    21.953    i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[10]
  -------------------------------------------------------------------
                         required time                         21.953    
                         arrival time                          -7.105    
  -------------------------------------------------------------------
                         slack                                 14.848    

Slack (MET) :             14.849ns  (required time - arrival time)
  Source:                 tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.105ns  (logic 0.558ns (26.517%)  route 1.547ns (73.483%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            5.000ns
  Clock Path Skew:        2.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    V12                                               0.000     5.000 r  tms (IN)
                         net (fo=0)                   0.000     5.000    tms
    V12                  IBUF (Prop_ibuf_I_O)         0.502     5.502 r  tms_IBUF_inst/O
                         net (fo=16, routed)          1.547     7.049    i_dmi_jtag/i_dmi_jtag_tap/tms_IBUF
    SLICE_X97Y54         LUT3 (Prop_lut3_I1_O)        0.056     7.105 r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[15]_i_1/O
                         net (fo=1, routed)           0.000     7.105    i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[15]_i_1_n_0
    SLICE_X97Y54         FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    H15                                               0.000    20.000 r  tck (IN)
                         net (fo=0)                   0.000    20.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268    20.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516    21.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.609    22.419    i_dmi_jtag/i_dmi_jtag_tap/CLK
    SLICE_X97Y54         FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[15]/C
                         clock pessimism              0.000    22.419    
                         clock uncertainty           -0.501    21.918    
    SLICE_X97Y54         FDCE (Setup_fdce_C_D)        0.036    21.954    i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[15]
  -------------------------------------------------------------------
                         required time                         21.954    
                         arrival time                          -7.105    
  -------------------------------------------------------------------
                         slack                                 14.849    

Slack (MET) :             14.849ns  (required time - arrival time)
  Source:                 tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.105ns  (logic 0.557ns (26.470%)  route 1.548ns (73.530%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            5.000ns
  Clock Path Skew:        2.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    V12                                               0.000     5.000 r  tms (IN)
                         net (fo=0)                   0.000     5.000    tms
    V12                  IBUF (Prop_ibuf_I_O)         0.502     5.502 r  tms_IBUF_inst/O
                         net (fo=16, routed)          1.548     7.050    i_dmi_jtag/i_dmi_jtag_tap/tms_IBUF
    SLICE_X97Y54         LUT3 (Prop_lut3_I2_O)        0.055     7.105 r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[12]_i_1/O
                         net (fo=1, routed)           0.000     7.105    i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[12]_i_1_n_0
    SLICE_X97Y54         FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    H15                                               0.000    20.000 r  tck (IN)
                         net (fo=0)                   0.000    20.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268    20.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516    21.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.609    22.419    i_dmi_jtag/i_dmi_jtag_tap/CLK
    SLICE_X97Y54         FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[12]/C
                         clock pessimism              0.000    22.419    
                         clock uncertainty           -0.501    21.918    
    SLICE_X97Y54         FDCE (Setup_fdce_C_D)        0.036    21.954    i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[12]
  -------------------------------------------------------------------
                         required time                         21.954    
                         arrival time                          -7.105    
  -------------------------------------------------------------------
                         slack                                 14.849    

Slack (MET) :             14.851ns  (required time - arrival time)
  Source:                 tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.103ns  (logic 0.558ns (26.542%)  route 1.545ns (73.458%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            5.000ns
  Clock Path Skew:        2.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    V12                                               0.000     5.000 r  tms (IN)
                         net (fo=0)                   0.000     5.000    tms
    V12                  IBUF (Prop_ibuf_I_O)         0.502     5.502 r  tms_IBUF_inst/O
                         net (fo=16, routed)          1.545     7.047    i_dmi_jtag/i_dmi_jtag_tap/tms_IBUF
    SLICE_X98Y54         LUT2 (Prop_lut2_I1_O)        0.056     7.103 r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[14]_i_1/O
                         net (fo=1, routed)           0.000     7.103    i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[14]_i_1_n_0
    SLICE_X98Y54         FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    H15                                               0.000    20.000 r  tck (IN)
                         net (fo=0)                   0.000    20.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268    20.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516    21.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.610    22.420    i_dmi_jtag/i_dmi_jtag_tap/CLK
    SLICE_X98Y54         FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[14]/C
                         clock pessimism              0.000    22.420    
                         clock uncertainty           -0.501    21.919    
    SLICE_X98Y54         FDCE (Setup_fdce_C_D)        0.035    21.954    i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[14]
  -------------------------------------------------------------------
                         required time                         21.954    
                         arrival time                          -7.103    
  -------------------------------------------------------------------
                         slack                                 14.851    

Slack (MET) :             14.870ns  (required time - arrival time)
  Source:                 tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.104ns  (logic 0.557ns (26.482%)  route 1.547ns (73.518%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            5.000ns
  Clock Path Skew:        2.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    V12                                               0.000     5.000 r  tms (IN)
                         net (fo=0)                   0.000     5.000    tms
    V12                  IBUF (Prop_ibuf_I_O)         0.502     5.502 r  tms_IBUF_inst/O
                         net (fo=16, routed)          1.547     7.049    i_dmi_jtag/i_dmi_jtag_tap/tms_IBUF
    SLICE_X98Y54         LUT2 (Prop_lut2_I1_O)        0.055     7.104 r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[2]_i_1/O
                         net (fo=1, routed)           0.000     7.104    i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[2]_i_1_n_0
    SLICE_X98Y54         FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    H15                                               0.000    20.000 r  tck (IN)
                         net (fo=0)                   0.000    20.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268    20.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516    21.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.610    22.420    i_dmi_jtag/i_dmi_jtag_tap/CLK
    SLICE_X98Y54         FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[2]/C
                         clock pessimism              0.000    22.420    
                         clock uncertainty           -0.501    21.919    
    SLICE_X98Y54         FDCE (Setup_fdce_C_D)        0.055    21.974    i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[2]
  -------------------------------------------------------------------
                         required time                         21.974    
                         arrival time                          -7.104    
  -------------------------------------------------------------------
                         slack                                 14.870    

Slack (MET) :             14.872ns  (required time - arrival time)
  Source:                 tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.102ns  (logic 0.557ns (26.507%)  route 1.545ns (73.493%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            5.000ns
  Clock Path Skew:        2.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    V12                                               0.000     5.000 r  tms (IN)
                         net (fo=0)                   0.000     5.000    tms
    V12                  IBUF (Prop_ibuf_I_O)         0.502     5.502 r  tms_IBUF_inst/O
                         net (fo=16, routed)          1.545     7.047    i_dmi_jtag/i_dmi_jtag_tap/tms_IBUF
    SLICE_X98Y54         LUT4 (Prop_lut4_I3_O)        0.055     7.102 r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[1]_i_1/O
                         net (fo=1, routed)           0.000     7.102    i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[1]_i_1_n_0
    SLICE_X98Y54         FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    H15                                               0.000    20.000 r  tck (IN)
                         net (fo=0)                   0.000    20.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268    20.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516    21.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.610    22.420    i_dmi_jtag/i_dmi_jtag_tap/CLK
    SLICE_X98Y54         FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[1]/C
                         clock pessimism              0.000    22.420    
                         clock uncertainty           -0.501    21.919    
    SLICE_X98Y54         FDCE (Setup_fdce_C_D)        0.055    21.974    i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.974    
                         arrival time                          -7.102    
  -------------------------------------------------------------------
                         slack                                 14.872    

Slack (MET) :             14.874ns  (required time - arrival time)
  Source:                 tdi
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q_reg[zero1][31]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.947ns  (logic 0.509ns (26.162%)  route 1.438ns (73.838%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            5.000ns
  Clock Path Skew:        2.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    W16                                               0.000     5.000 r  tdi (IN)
                         net (fo=0)                   0.000     5.000    tdi
    W16                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  tdi_IBUF_inst/O
                         net (fo=5, routed)           1.228     6.682    i_dmi_jtag/i_dmi_jtag_tap/tdi_IBUF
    SLICE_X97Y51         LUT2 (Prop_lut2_I0_O)        0.055     6.737 r  i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q[zero1][31]_i_1/O
                         net (fo=1, routed)           0.210     6.947    i_dmi_jtag/i_dmi_jtag_tap/dtmcs_d[zero1][31]
    SLICE_X97Y52         FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q_reg[zero1][31]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    H15                                               0.000    20.000 r  tck (IN)
                         net (fo=0)                   0.000    20.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268    20.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516    21.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.610    22.420    i_dmi_jtag/i_dmi_jtag_tap/CLK
    SLICE_X97Y52         FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q_reg[zero1][31]/C
                         clock pessimism              0.000    22.420    
                         clock uncertainty           -0.501    21.919    
    SLICE_X97Y52         FDCE (Setup_fdce_C_D)       -0.097    21.822    i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q_reg[zero1][31]
  -------------------------------------------------------------------
                         required time                         21.822    
                         arrival time                          -6.947    
  -------------------------------------------------------------------
                         slack                                 14.874    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 i_dmi_jtag/dr_q_reg[40]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/address_q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.906%)  route 0.275ns (66.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.127ns
    Source Clock Delay      (SCD):    2.420ns
    Clock Pessimism Removal (CPR):    0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.610     2.420    i_dmi_jtag/CLK
    SLICE_X97Y51         FDCE                                         r  i_dmi_jtag/dr_q_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y51         FDCE (Prop_fdce_C_Q)         0.141     2.561 r  i_dmi_jtag/dr_q_reg[40]/Q
                         net (fo=2, routed)           0.275     2.836    i_dmi_jtag/dmi[address][6]
    SLICE_X97Y41         FDCE                                         r  i_dmi_jtag/address_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.880     3.127    i_dmi_jtag/CLK
    SLICE_X97Y41         FDCE                                         r  i_dmi_jtag/address_q_reg[6]/C
                         clock pessimism             -0.437     2.690    
    SLICE_X97Y41         FDCE (Hold_fdce_C_D)         0.070     2.760    i_dmi_jtag/address_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.760    
                         arrival time                           2.836    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 i_dmi_jtag/dr_q_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/data_q_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.636%)  route 0.063ns (25.364%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.126ns
    Source Clock Delay      (SCD):    2.420ns
    Clock Pessimism Removal (CPR):    0.693ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.610     2.420    i_dmi_jtag/CLK
    SLICE_X101Y10        FDCE                                         r  i_dmi_jtag/dr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y10        FDCE (Prop_fdce_C_Q)         0.141     2.561 r  i_dmi_jtag/dr_q_reg[11]/Q
                         net (fo=2, routed)           0.063     2.624    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_q_reg[31][11]
    SLICE_X100Y10        LUT4 (Prop_lut4_I3_O)        0.045     2.669 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_q[9]_i_1/O
                         net (fo=1, routed)           0.000     2.669    i_dmi_jtag/i_dmi_cdc_n_251
    SLICE_X100Y10        FDCE                                         r  i_dmi_jtag/data_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.879     3.126    i_dmi_jtag/CLK
    SLICE_X100Y10        FDCE                                         r  i_dmi_jtag/data_q_reg[9]/C
                         clock pessimism             -0.693     2.433    
    SLICE_X100Y10        FDCE (Hold_fdce_C_D)         0.121     2.554    i_dmi_jtag/data_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.554    
                         arrival time                           2.669    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 i_dmi_jtag/dr_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/data_q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.103%)  route 0.065ns (25.897%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.123ns
    Source Clock Delay      (SCD):    2.418ns
    Clock Pessimism Removal (CPR):    0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.608     2.418    i_dmi_jtag/CLK
    SLICE_X101Y13        FDCE                                         r  i_dmi_jtag/dr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y13        FDCE (Prop_fdce_C_Q)         0.141     2.559 r  i_dmi_jtag/dr_q_reg[4]/Q
                         net (fo=2, routed)           0.065     2.624    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_q_reg[31][4]
    SLICE_X100Y13        LUT4 (Prop_lut4_I3_O)        0.045     2.669 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_q[2]_i_1/O
                         net (fo=1, routed)           0.000     2.669    i_dmi_jtag/i_dmi_cdc_n_258
    SLICE_X100Y13        FDCE                                         r  i_dmi_jtag/data_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.876     3.123    i_dmi_jtag/CLK
    SLICE_X100Y13        FDCE                                         r  i_dmi_jtag/data_q_reg[2]/C
                         clock pessimism             -0.692     2.431    
    SLICE_X100Y13        FDCE (Hold_fdce_C_D)         0.121     2.552    i_dmi_jtag/data_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.552    
                         arrival time                           2.669    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 i_dmi_jtag/dr_q_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/data_q_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.122ns
    Source Clock Delay      (SCD):    2.417ns
    Clock Pessimism Removal (CPR):    0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.607     2.417    i_dmi_jtag/CLK
    SLICE_X103Y16        FDCE                                         r  i_dmi_jtag/dr_q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y16        FDCE (Prop_fdce_C_Q)         0.141     2.558 r  i_dmi_jtag/dr_q_reg[22]/Q
                         net (fo=2, routed)           0.065     2.623    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_q_reg[31][22]
    SLICE_X102Y16        LUT4 (Prop_lut4_I3_O)        0.045     2.668 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_q[20]_i_1/O
                         net (fo=1, routed)           0.000     2.668    i_dmi_jtag/i_dmi_cdc_n_240
    SLICE_X102Y16        FDCE                                         r  i_dmi_jtag/data_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.875     3.122    i_dmi_jtag/CLK
    SLICE_X102Y16        FDCE                                         r  i_dmi_jtag/data_q_reg[20]/C
                         clock pessimism             -0.692     2.430    
    SLICE_X102Y16        FDCE (Hold_fdce_C_D)         0.121     2.551    i_dmi_jtag/data_q_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.551    
                         arrival time                           2.668    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 i_dmi_jtag/dr_q_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/data_q_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.160%)  route 0.068ns (26.840%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.121ns
    Source Clock Delay      (SCD):    2.416ns
    Clock Pessimism Removal (CPR):    0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.606     2.416    i_dmi_jtag/CLK
    SLICE_X97Y16         FDCE                                         r  i_dmi_jtag/dr_q_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y16         FDCE (Prop_fdce_C_Q)         0.141     2.557 r  i_dmi_jtag/dr_q_reg[29]/Q
                         net (fo=2, routed)           0.068     2.625    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_q_reg[31][29]
    SLICE_X96Y16         LUT4 (Prop_lut4_I3_O)        0.045     2.670 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_q[27]_i_1/O
                         net (fo=1, routed)           0.000     2.670    i_dmi_jtag/i_dmi_cdc_n_233
    SLICE_X96Y16         FDCE                                         r  i_dmi_jtag/data_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.874     3.121    i_dmi_jtag/CLK
    SLICE_X96Y16         FDCE                                         r  i_dmi_jtag/data_q_reg[27]/C
                         clock pessimism             -0.692     2.429    
    SLICE_X96Y16         FDCE (Hold_fdce_C_D)         0.120     2.549    i_dmi_jtag/data_q_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.549    
                         arrival time                           2.670    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 i_dmi_jtag/dr_q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/data_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.988%)  route 0.100ns (35.012%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.123ns
    Source Clock Delay      (SCD):    2.418ns
    Clock Pessimism Removal (CPR):    0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.608     2.418    i_dmi_jtag/CLK
    SLICE_X101Y13        FDCE                                         r  i_dmi_jtag/dr_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y13        FDCE (Prop_fdce_C_Q)         0.141     2.559 r  i_dmi_jtag/dr_q_reg[5]/Q
                         net (fo=2, routed)           0.100     2.659    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_q_reg[31][5]
    SLICE_X100Y13        LUT4 (Prop_lut4_I3_O)        0.045     2.704 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_q[3]_i_1/O
                         net (fo=1, routed)           0.000     2.704    i_dmi_jtag/i_dmi_cdc_n_257
    SLICE_X100Y13        FDCE                                         r  i_dmi_jtag/data_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.876     3.123    i_dmi_jtag/CLK
    SLICE_X100Y13        FDCE                                         r  i_dmi_jtag/data_q_reg[3]/C
                         clock pessimism             -0.692     2.431    
    SLICE_X100Y13        FDCE (Hold_fdce_C_D)         0.121     2.552    i_dmi_jtag/data_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.552    
                         arrival time                           2.704    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 i_dmi_jtag/dr_q_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/data_q_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.293%)  route 0.103ns (35.707%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.122ns
    Source Clock Delay      (SCD):    2.417ns
    Clock Pessimism Removal (CPR):    0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.607     2.417    i_dmi_jtag/CLK
    SLICE_X103Y16        FDCE                                         r  i_dmi_jtag/dr_q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y16        FDCE (Prop_fdce_C_Q)         0.141     2.558 r  i_dmi_jtag/dr_q_reg[21]/Q
                         net (fo=2, routed)           0.103     2.661    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_q_reg[31][21]
    SLICE_X102Y16        LUT4 (Prop_lut4_I3_O)        0.045     2.706 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_q[19]_i_1/O
                         net (fo=1, routed)           0.000     2.706    i_dmi_jtag/i_dmi_cdc_n_241
    SLICE_X102Y16        FDCE                                         r  i_dmi_jtag/data_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.875     3.122    i_dmi_jtag/CLK
    SLICE_X102Y16        FDCE                                         r  i_dmi_jtag/data_q_reg[19]/C
                         clock pessimism             -0.692     2.430    
    SLICE_X102Y16        FDCE (Hold_fdce_C_D)         0.121     2.551    i_dmi_jtag/data_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.551    
                         arrival time                           2.706    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 i_dmi_jtag/dr_q_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/data_q_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.779%)  route 0.110ns (37.221%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.126ns
    Source Clock Delay      (SCD):    2.420ns
    Clock Pessimism Removal (CPR):    0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.610     2.420    i_dmi_jtag/CLK
    SLICE_X99Y10         FDCE                                         r  i_dmi_jtag/dr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y10         FDCE (Prop_fdce_C_Q)         0.141     2.561 r  i_dmi_jtag/dr_q_reg[19]/Q
                         net (fo=2, routed)           0.110     2.671    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_q_reg[31][19]
    SLICE_X100Y10        LUT4 (Prop_lut4_I3_O)        0.045     2.716 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_q[17]_i_1/O
                         net (fo=1, routed)           0.000     2.716    i_dmi_jtag/i_dmi_cdc_n_243
    SLICE_X100Y10        FDCE                                         r  i_dmi_jtag/data_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.879     3.126    i_dmi_jtag/CLK
    SLICE_X100Y10        FDCE                                         r  i_dmi_jtag/data_q_reg[17]/C
                         clock pessimism             -0.690     2.436    
    SLICE_X100Y10        FDCE (Hold_fdce_C_D)         0.121     2.557    i_dmi_jtag/data_q_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.557    
                         arrival time                           2.716    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 i_dmi_jtag/data_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/dr_q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.209ns (77.339%)  route 0.061ns (22.661%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.123ns
    Source Clock Delay      (SCD):    2.418ns
    Clock Pessimism Removal (CPR):    0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.608     2.418    i_dmi_jtag/CLK
    SLICE_X100Y13        FDCE                                         r  i_dmi_jtag/data_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y13        FDCE (Prop_fdce_C_Q)         0.164     2.582 r  i_dmi_jtag/data_q_reg[2]/Q
                         net (fo=2, routed)           0.061     2.643    i_dmi_jtag/i_dmi_jtag_tap/dr_q_reg[33][2]
    SLICE_X101Y13        LUT4 (Prop_lut4_I3_O)        0.045     2.688 r  i_dmi_jtag/i_dmi_jtag_tap/dr_q[4]_i_1/O
                         net (fo=1, routed)           0.000     2.688    i_dmi_jtag/dr_d[4]
    SLICE_X101Y13        FDCE                                         r  i_dmi_jtag/dr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.876     3.123    i_dmi_jtag/CLK
    SLICE_X101Y13        FDCE                                         r  i_dmi_jtag/dr_q_reg[4]/C
                         clock pessimism             -0.692     2.431    
    SLICE_X101Y13        FDCE (Hold_fdce_C_D)         0.092     2.523    i_dmi_jtag/dr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.523    
                         arrival time                           2.688    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 i_dmi_jtag/data_q_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/dr_q_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.209ns (77.054%)  route 0.062ns (22.946%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.122ns
    Source Clock Delay      (SCD):    2.417ns
    Clock Pessimism Removal (CPR):    0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.607     2.417    i_dmi_jtag/CLK
    SLICE_X102Y16        FDCE                                         r  i_dmi_jtag/data_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y16        FDCE (Prop_fdce_C_Q)         0.164     2.581 r  i_dmi_jtag/data_q_reg[20]/Q
                         net (fo=2, routed)           0.062     2.643    i_dmi_jtag/i_dmi_jtag_tap/dr_q_reg[33][20]
    SLICE_X103Y16        LUT4 (Prop_lut4_I3_O)        0.045     2.688 r  i_dmi_jtag/i_dmi_jtag_tap/dr_q[22]_i_1/O
                         net (fo=1, routed)           0.000     2.688    i_dmi_jtag/dr_d[22]
    SLICE_X103Y16        FDCE                                         r  i_dmi_jtag/dr_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.875     3.122    i_dmi_jtag/CLK
    SLICE_X103Y16        FDCE                                         r  i_dmi_jtag/dr_q_reg[22]/C
                         clock pessimism             -0.692     2.430    
    SLICE_X103Y16        FDCE (Hold_fdce_C_D)         0.092     2.522    i_dmi_jtag/dr_q_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.522    
                         arrival time                           2.688    
  -------------------------------------------------------------------
                         slack                                  0.166    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tck
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { tck }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  tck_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X96Y41   i_dmi_jtag/FSM_sequential_state_q_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X96Y42   i_dmi_jtag/FSM_sequential_state_q_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X96Y41   i_dmi_jtag/FSM_sequential_state_q_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X98Y19   i_dmi_jtag/address_q_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X101Y19  i_dmi_jtag/address_q_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X100Y19  i_dmi_jtag/address_q_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X100Y19  i_dmi_jtag/address_q_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X100Y19  i_dmi_jtag/address_q_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X100Y19  i_dmi_jtag/address_q_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X96Y41   i_dmi_jtag/FSM_sequential_state_q_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X96Y41   i_dmi_jtag/FSM_sequential_state_q_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X96Y42   i_dmi_jtag/FSM_sequential_state_q_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X96Y42   i_dmi_jtag/FSM_sequential_state_q_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X96Y41   i_dmi_jtag/FSM_sequential_state_q_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X96Y41   i_dmi_jtag/FSM_sequential_state_q_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X98Y19   i_dmi_jtag/address_q_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X98Y19   i_dmi_jtag/address_q_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X101Y19  i_dmi_jtag/address_q_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X101Y19  i_dmi_jtag/address_q_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X96Y41   i_dmi_jtag/FSM_sequential_state_q_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X96Y41   i_dmi_jtag/FSM_sequential_state_q_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X96Y42   i_dmi_jtag/FSM_sequential_state_q_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X96Y42   i_dmi_jtag/FSM_sequential_state_q_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X96Y41   i_dmi_jtag/FSM_sequential_state_q_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X96Y41   i_dmi_jtag/FSM_sequential_state_q_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X98Y19   i_dmi_jtag/address_q_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X98Y19   i_dmi_jtag/address_q_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X101Y19  i_dmi_jtag/address_q_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X101Y19  i_dmi_jtag/address_q_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  tck
  To Clock:  clk_out1_xlnx_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack        9.175ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.817ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.175ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][6]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - tck rise@0.000ns)
  Data Path Delay:        1.574ns  (logic 0.456ns (28.969%)  route 1.118ns (71.031%))
  Logic Levels:           0  
  Clock Path Skew:        -8.581ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 18.473 - 20.000 ) 
    Source Clock Delay      (SCD):    7.054ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.603ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.794     7.054    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/CLK
    SLICE_X97Y36         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y36         FDCE (Prop_fdce_C_Q)         0.456     7.510 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][6]/Q
                         net (fo=1, routed)           1.118     8.629    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_1[6]
    SLICE_X97Y15         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       1.618    18.473    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X97Y15         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]/C
                         clock pessimism              0.000    18.473    
                         clock uncertainty           -0.603    17.870    
    SLICE_X97Y15         FDCE (Setup_fdce_C_D)       -0.067    17.803    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]
  -------------------------------------------------------------------
                         required time                         17.803    
                         arrival time                          -8.629    
  -------------------------------------------------------------------
                         slack                                  9.175    

Slack (MET) :             9.464ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][4]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - tck rise@0.000ns)
  Data Path Delay:        1.141ns  (logic 0.478ns (41.882%)  route 0.663ns (58.118%))
  Logic Levels:           0  
  Clock Path Skew:        -8.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 18.474 - 20.000 ) 
    Source Clock Delay      (SCD):    7.050ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.603ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.790     7.050    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/CLK
    SLICE_X100Y17        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y17        FDCE (Prop_fdce_C_Q)         0.478     7.528 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][4]/Q
                         net (fo=1, routed)           0.663     8.192    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_1[4]
    SLICE_X100Y15        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       1.619    18.474    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X100Y15        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][4]/C
                         clock pessimism              0.000    18.474    
                         clock uncertainty           -0.603    17.871    
    SLICE_X100Y15        FDCE (Setup_fdce_C_D)       -0.216    17.655    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][4]
  -------------------------------------------------------------------
                         required time                         17.655    
                         arrival time                          -8.192    
  -------------------------------------------------------------------
                         slack                                  9.464    

Slack (MET) :             9.489ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][24]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - tck rise@0.000ns)
  Data Path Delay:        1.110ns  (logic 0.478ns (43.052%)  route 0.632ns (56.948%))
  Logic Levels:           0  
  Clock Path Skew:        -8.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 18.471 - 20.000 ) 
    Source Clock Delay      (SCD):    7.050ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.603ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.790     7.050    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/CLK
    SLICE_X100Y17        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y17        FDCE (Prop_fdce_C_Q)         0.478     7.528 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][24]/Q
                         net (fo=1, routed)           0.632     8.161    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_2[24]
    SLICE_X96Y17         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       1.616    18.471    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X96Y17         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]/C
                         clock pessimism              0.000    18.471    
                         clock uncertainty           -0.603    17.868    
    SLICE_X96Y17         FDCE (Setup_fdce_C_D)       -0.219    17.649    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]
  -------------------------------------------------------------------
                         required time                         17.649    
                         arrival time                          -8.161    
  -------------------------------------------------------------------
                         slack                                  9.489    

Slack (MET) :             9.489ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][16]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - tck rise@0.000ns)
  Data Path Delay:        1.096ns  (logic 0.478ns (43.625%)  route 0.618ns (56.375%))
  Logic Levels:           0  
  Clock Path Skew:        -8.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 18.477 - 20.000 ) 
    Source Clock Delay      (SCD):    7.057ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.603ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.797     7.057    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/CLK
    SLICE_X98Y10         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y10         FDCE (Prop_fdce_C_Q)         0.478     7.535 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][16]/Q
                         net (fo=1, routed)           0.618     8.153    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_2[16]
    SLICE_X99Y11         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       1.622    18.477    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X99Y11         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][16]/C
                         clock pessimism              0.000    18.477    
                         clock uncertainty           -0.603    17.874    
    SLICE_X99Y11         FDCE (Setup_fdce_C_D)       -0.232    17.642    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][16]
  -------------------------------------------------------------------
                         required time                         17.642    
                         arrival time                          -8.153    
  -------------------------------------------------------------------
                         slack                                  9.489    

Slack (MET) :             9.516ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][17]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - tck rise@0.000ns)
  Data Path Delay:        1.078ns  (logic 0.478ns (44.360%)  route 0.600ns (55.640%))
  Logic Levels:           0  
  Clock Path Skew:        -8.581ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 18.476 - 20.000 ) 
    Source Clock Delay      (SCD):    7.057ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.603ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.797     7.057    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/CLK
    SLICE_X98Y10         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y10         FDCE (Prop_fdce_C_Q)         0.478     7.535 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][17]/Q
                         net (fo=1, routed)           0.600     8.135    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_2[17]
    SLICE_X94Y11         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       1.621    18.476    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X94Y11         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][17]/C
                         clock pessimism              0.000    18.476    
                         clock uncertainty           -0.603    17.873    
    SLICE_X94Y11         FDCE (Setup_fdce_C_D)       -0.222    17.651    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][17]
  -------------------------------------------------------------------
                         required time                         17.651    
                         arrival time                          -8.135    
  -------------------------------------------------------------------
                         slack                                  9.516    

Slack (MET) :             9.525ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][7]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - tck rise@0.000ns)
  Data Path Delay:        1.105ns  (logic 0.478ns (43.239%)  route 0.627ns (56.761%))
  Logic Levels:           0  
  Clock Path Skew:        -8.581ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 18.476 - 20.000 ) 
    Source Clock Delay      (SCD):    7.057ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.603ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.797     7.057    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/CLK
    SLICE_X98Y10         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y10         FDCE (Prop_fdce_C_Q)         0.478     7.535 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][7]/Q
                         net (fo=1, routed)           0.627     8.163    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_2[7]
    SLICE_X94Y11         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       1.621    18.476    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X94Y11         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][7]/C
                         clock pessimism              0.000    18.476    
                         clock uncertainty           -0.603    17.873    
    SLICE_X94Y11         FDCE (Setup_fdce_C_D)       -0.185    17.688    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][7]
  -------------------------------------------------------------------
                         required time                         17.688    
                         arrival time                          -8.163    
  -------------------------------------------------------------------
                         slack                                  9.525    

Slack (MET) :             9.535ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][14]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - tck rise@0.000ns)
  Data Path Delay:        1.254ns  (logic 0.518ns (41.293%)  route 0.736ns (58.707%))
  Logic Levels:           0  
  Clock Path Skew:        -8.581ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 18.476 - 20.000 ) 
    Source Clock Delay      (SCD):    7.057ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.603ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.797     7.057    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/CLK
    SLICE_X98Y10         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y10         FDCE (Prop_fdce_C_Q)         0.518     7.575 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][14]/Q
                         net (fo=1, routed)           0.736     8.312    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_2[14]
    SLICE_X94Y11         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       1.621    18.476    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X94Y11         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][14]/C
                         clock pessimism              0.000    18.476    
                         clock uncertainty           -0.603    17.873    
    SLICE_X94Y11         FDCE (Setup_fdce_C_D)       -0.026    17.847    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][14]
  -------------------------------------------------------------------
                         required time                         17.847    
                         arrival time                          -8.312    
  -------------------------------------------------------------------
                         slack                                  9.535    

Slack (MET) :             9.580ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/ack_src_q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - tck rise@0.000ns)
  Data Path Delay:        1.208ns  (logic 0.518ns (42.897%)  route 0.690ns (57.103%))
  Logic Levels:           0  
  Clock Path Skew:        -8.581ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 18.470 - 20.000 ) 
    Source Clock Delay      (SCD):    7.051ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.603ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.791     7.051    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/CLK
    SLICE_X102Y17        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y17        FDCE (Prop_fdce_C_Q)         0.518     7.569 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/Q
                         net (fo=6, routed)           0.690     8.259    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/ack_src_q_reg_0
    SLICE_X98Y18         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/ack_src_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       1.615    18.470    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X98Y18         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/ack_src_q_reg/C
                         clock pessimism              0.000    18.470    
                         clock uncertainty           -0.603    17.867    
    SLICE_X98Y18         FDCE (Setup_fdce_C_D)       -0.028    17.839    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/ack_src_q_reg
  -------------------------------------------------------------------
                         required time                         17.839    
                         arrival time                          -8.259    
  -------------------------------------------------------------------
                         slack                                  9.580    

Slack (MET) :             9.590ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][5]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - tck rise@0.000ns)
  Data Path Delay:        0.959ns  (logic 0.478ns (49.818%)  route 0.481ns (50.182%))
  Logic Levels:           0  
  Clock Path Skew:        -8.578ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 18.472 - 20.000 ) 
    Source Clock Delay      (SCD):    7.050ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.603ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.790     7.050    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/CLK
    SLICE_X100Y17        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y17        FDCE (Prop_fdce_C_Q)         0.478     7.528 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][5]/Q
                         net (fo=1, routed)           0.481     8.010    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_1[5]
    SLICE_X99Y17         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       1.617    18.472    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X99Y17         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][5]/C
                         clock pessimism              0.000    18.472    
                         clock uncertainty           -0.603    17.869    
    SLICE_X99Y17         FDCE (Setup_fdce_C_D)       -0.269    17.600    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][5]
  -------------------------------------------------------------------
                         required time                         17.600    
                         arrival time                          -8.010    
  -------------------------------------------------------------------
                         slack                                  9.590    

Slack (MET) :             9.618ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][8]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - tck rise@0.000ns)
  Data Path Delay:        0.970ns  (logic 0.478ns (49.256%)  route 0.492ns (50.744%))
  Logic Levels:           0  
  Clock Path Skew:        -8.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    7.054ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.603ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.794     7.054    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/CLK
    SLICE_X100Y14        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y14        FDCE (Prop_fdce_C_Q)         0.478     7.532 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][8]/Q
                         net (fo=1, routed)           0.492     8.025    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_2[8]
    SLICE_X99Y14         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       1.620    18.475    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X99Y14         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][8]/C
                         clock pessimism              0.000    18.475    
                         clock uncertainty           -0.603    17.872    
    SLICE_X99Y14         FDCE (Setup_fdce_C_D)       -0.229    17.643    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][8]
  -------------------------------------------------------------------
                         required time                         17.643    
                         arrival time                          -8.025    
  -------------------------------------------------------------------
                         slack                                  9.618    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.817ns  (arrival time - required time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][21]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        -3.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    2.416ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.603ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.606     2.416    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/CLK
    SLICE_X101Y17        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y17        FDCE (Prop_fdce_C_Q)         0.141     2.557 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][21]/Q
                         net (fo=1, routed)           0.101     2.658    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_2[21]
    SLICE_X99Y17         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       0.875    -0.840    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X99Y17         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][21]/C
                         clock pessimism              0.000    -0.840    
                         clock uncertainty            0.603    -0.237    
    SLICE_X99Y17         FDCE (Hold_fdce_C_D)         0.078    -0.159    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][21]
  -------------------------------------------------------------------
                         required time                          0.159    
                         arrival time                           2.658    
  -------------------------------------------------------------------
                         slack                                  2.817    

Slack (MET) :             2.824ns  (arrival time - required time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][19]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        -3.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    2.416ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.603ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.606     2.416    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/CLK
    SLICE_X101Y17        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y17        FDCE (Prop_fdce_C_Q)         0.141     2.557 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][19]/Q
                         net (fo=1, routed)           0.101     2.658    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_2[19]
    SLICE_X99Y17         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       0.875    -0.840    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X99Y17         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][19]/C
                         clock pessimism              0.000    -0.840    
                         clock uncertainty            0.603    -0.237    
    SLICE_X99Y17         FDCE (Hold_fdce_C_D)         0.071    -0.166    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][19]
  -------------------------------------------------------------------
                         required time                          0.166    
                         arrival time                           2.658    
  -------------------------------------------------------------------
                         slack                                  2.824    

Slack (MET) :             2.830ns  (arrival time - required time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][29]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        -3.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    2.415ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.603ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.605     2.415    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/CLK
    SLICE_X95Y17         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y17         FDCE (Prop_fdce_C_Q)         0.128     2.543 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][29]/Q
                         net (fo=1, routed)           0.059     2.602    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_2[29]
    SLICE_X94Y17         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       0.875    -0.840    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X94Y17         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]/C
                         clock pessimism              0.000    -0.840    
                         clock uncertainty            0.603    -0.237    
    SLICE_X94Y17         FDCE (Hold_fdce_C_D)         0.009    -0.228    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                           2.602    
  -------------------------------------------------------------------
                         slack                                  2.830    

Slack (MET) :             2.842ns  (arrival time - required time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][1]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.500%)  route 0.059ns (28.500%))
  Logic Levels:           0  
  Clock Path Skew:        -3.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    2.417ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.603ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.607     2.417    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/CLK
    SLICE_X96Y15         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y15         FDCE (Prop_fdce_C_Q)         0.148     2.565 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][1]/Q
                         net (fo=1, routed)           0.059     2.624    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]_1[1]
    SLICE_X97Y15         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       0.877    -0.838    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X97Y15         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]/C
                         clock pessimism              0.000    -0.838    
                         clock uncertainty            0.603    -0.235    
    SLICE_X97Y15         FDCE (Hold_fdce_C_D)         0.017    -0.218    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]
  -------------------------------------------------------------------
                         required time                          0.218    
                         arrival time                           2.624    
  -------------------------------------------------------------------
                         slack                                  2.842    

Slack (MET) :             2.846ns  (arrival time - required time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][10]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.164ns (62.120%)  route 0.100ns (37.880%))
  Logic Levels:           0  
  Clock Path Skew:        -3.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    2.418ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.603ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.608     2.418    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/CLK
    SLICE_X100Y14        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y14        FDCE (Prop_fdce_C_Q)         0.164     2.582 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][10]/Q
                         net (fo=1, routed)           0.100     2.682    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_2[10]
    SLICE_X99Y14         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       0.878    -0.837    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X99Y14         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]/C
                         clock pessimism              0.000    -0.837    
                         clock uncertainty            0.603    -0.234    
    SLICE_X99Y14         FDCE (Hold_fdce_C_D)         0.070    -0.164    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]
  -------------------------------------------------------------------
                         required time                          0.164    
                         arrival time                           2.682    
  -------------------------------------------------------------------
                         slack                                  2.846    

Slack (MET) :             2.846ns  (arrival time - required time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][2]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.164ns (62.120%)  route 0.100ns (37.880%))
  Logic Levels:           0  
  Clock Path Skew:        -3.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    2.418ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.603ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.608     2.418    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/CLK
    SLICE_X100Y14        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y14        FDCE (Prop_fdce_C_Q)         0.164     2.582 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][2]/Q
                         net (fo=1, routed)           0.100     2.682    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_2[2]
    SLICE_X99Y14         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       0.878    -0.837    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X99Y14         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][2]/C
                         clock pessimism              0.000    -0.837    
                         clock uncertainty            0.603    -0.234    
    SLICE_X99Y14         FDCE (Hold_fdce_C_D)         0.070    -0.164    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][2]
  -------------------------------------------------------------------
                         required time                          0.164    
                         arrival time                           2.682    
  -------------------------------------------------------------------
                         slack                                  2.846    

Slack (MET) :             2.850ns  (arrival time - required time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][1]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.164ns (62.120%)  route 0.100ns (37.880%))
  Logic Levels:           0  
  Clock Path Skew:        -3.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    2.418ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.603ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.608     2.418    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/CLK
    SLICE_X100Y14        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y14        FDCE (Prop_fdce_C_Q)         0.164     2.582 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][1]/Q
                         net (fo=1, routed)           0.100     2.682    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_2[1]
    SLICE_X99Y14         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       0.878    -0.837    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X99Y14         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][1]/C
                         clock pessimism              0.000    -0.837    
                         clock uncertainty            0.603    -0.234    
    SLICE_X99Y14         FDCE (Hold_fdce_C_D)         0.066    -0.168    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][1]
  -------------------------------------------------------------------
                         required time                          0.168    
                         arrival time                           2.682    
  -------------------------------------------------------------------
                         slack                                  2.850    

Slack (MET) :             2.858ns  (arrival time - required time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][0]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        -3.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    2.418ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.603ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.608     2.418    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/CLK
    SLICE_X100Y14        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y14        FDCE (Prop_fdce_C_Q)         0.164     2.582 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][0]/Q
                         net (fo=1, routed)           0.101     2.683    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_2[0]
    SLICE_X98Y14         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       0.878    -0.837    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X98Y14         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][0]/C
                         clock pessimism              0.000    -0.837    
                         clock uncertainty            0.603    -0.234    
    SLICE_X98Y14         FDCE (Hold_fdce_C_D)         0.059    -0.175    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][0]
  -------------------------------------------------------------------
                         required time                          0.175    
                         arrival time                           2.683    
  -------------------------------------------------------------------
                         slack                                  2.858    

Slack (MET) :             2.863ns  (arrival time - required time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][2]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.164ns (63.770%)  route 0.093ns (36.230%))
  Logic Levels:           0  
  Clock Path Skew:        -3.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    2.416ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.603ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.606     2.416    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/CLK
    SLICE_X100Y17        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y17        FDCE (Prop_fdce_C_Q)         0.164     2.580 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][2]/Q
                         net (fo=1, routed)           0.093     2.673    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_1[2]
    SLICE_X99Y17         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       0.875    -0.840    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X99Y17         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][2]/C
                         clock pessimism              0.000    -0.840    
                         clock uncertainty            0.603    -0.237    
    SLICE_X99Y17         FDCE (Hold_fdce_C_D)         0.047    -0.190    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][2]
  -------------------------------------------------------------------
                         required time                          0.190    
                         arrival time                           2.673    
  -------------------------------------------------------------------
                         slack                                  2.863    

Slack (MET) :             2.871ns  (arrival time - required time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][20]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.936%)  route 0.153ns (52.064%))
  Logic Levels:           0  
  Clock Path Skew:        -3.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    2.416ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.603ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.606     2.416    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/CLK
    SLICE_X101Y17        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y17        FDCE (Prop_fdce_C_Q)         0.141     2.557 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][20]/Q
                         net (fo=1, routed)           0.153     2.710    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_2[20]
    SLICE_X99Y17         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       0.875    -0.840    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X99Y17         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][20]/C
                         clock pessimism              0.000    -0.840    
                         clock uncertainty            0.603    -0.237    
    SLICE_X99Y17         FDCE (Hold_fdce_C_D)         0.076    -0.161    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][20]
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                           2.710    
  -------------------------------------------------------------------
                         slack                                  2.871    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_xlnx_clk_gen
  To Clock:  tck

Setup :            0  Failing Endpoints,  Worst Slack       18.629ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.629ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][25]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][25]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.313ns  (logic 0.518ns (39.464%)  route 0.795ns (60.536%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y15                                      0.000     0.000 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][25]/C
    SLICE_X98Y15         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][25]/Q
                         net (fo=1, routed)           0.795     1.313    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[25]
    SLICE_X99Y15         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][25]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X99Y15         FDCE (Setup_fdce_C_D)       -0.058    19.942    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][25]
  -------------------------------------------------------------------
                         required time                         19.942    
                         arrival time                          -1.313    
  -------------------------------------------------------------------
                         slack                                 18.629    

Slack (MET) :             18.641ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][28]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.125ns  (logic 0.478ns (42.472%)  route 0.647ns (57.528%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y15                                      0.000     0.000 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][28]/C
    SLICE_X98Y15         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][28]/Q
                         net (fo=1, routed)           0.647     1.125    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[28]
    SLICE_X99Y15         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][28]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X99Y15         FDCE (Setup_fdce_C_D)       -0.234    19.766    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][28]
  -------------------------------------------------------------------
                         required time                         19.766    
                         arrival time                          -1.125    
  -------------------------------------------------------------------
                         slack                                 18.641    

Slack (MET) :             18.688ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][4]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.110ns  (logic 0.478ns (43.048%)  route 0.632ns (56.952%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y11                                      0.000     0.000 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][4]/C
    SLICE_X96Y11         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][4]/Q
                         net (fo=1, routed)           0.632     1.110    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[4]
    SLICE_X100Y11        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X100Y11        FDCE (Setup_fdce_C_D)       -0.202    19.798    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][4]
  -------------------------------------------------------------------
                         required time                         19.798    
                         arrival time                          -1.110    
  -------------------------------------------------------------------
                         slack                                 18.688    

Slack (MET) :             18.697ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][21]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.275ns  (logic 0.518ns (40.631%)  route 0.757ns (59.369%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y13                                      0.000     0.000 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][21]/C
    SLICE_X98Y13         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][21]/Q
                         net (fo=1, routed)           0.757     1.275    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[21]
    SLICE_X100Y16        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][21]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X100Y16        FDCE (Setup_fdce_C_D)       -0.028    19.972    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][21]
  -------------------------------------------------------------------
                         required time                         19.972    
                         arrival time                          -1.275    
  -------------------------------------------------------------------
                         slack                                 18.697    

Slack (MET) :             18.703ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][10]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.078ns  (logic 0.478ns (44.358%)  route 0.600ns (55.642%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y9                                       0.000     0.000 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][10]/C
    SLICE_X98Y9          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][10]/Q
                         net (fo=1, routed)           0.600     1.078    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[10]
    SLICE_X100Y11        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X100Y11        FDCE (Setup_fdce_C_D)       -0.219    19.781    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][10]
  -------------------------------------------------------------------
                         required time                         19.781    
                         arrival time                          -1.078    
  -------------------------------------------------------------------
                         slack                                 18.703    

Slack (MET) :             18.704ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][20]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.074ns  (logic 0.478ns (44.498%)  route 0.596ns (55.502%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y13                                      0.000     0.000 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][20]/C
    SLICE_X98Y13         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][20]/Q
                         net (fo=1, routed)           0.596     1.074    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[20]
    SLICE_X100Y16        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][20]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X100Y16        FDCE (Setup_fdce_C_D)       -0.222    19.778    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][20]
  -------------------------------------------------------------------
                         required time                         19.778    
                         arrival time                          -1.074    
  -------------------------------------------------------------------
                         slack                                 18.704    

Slack (MET) :             18.723ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/ack_dst_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/ack_src_q_reg/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.196ns  (logic 0.518ns (43.318%)  route 0.678ns (56.682%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y17                                      0.000     0.000 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/ack_dst_q_reg/C
    SLICE_X98Y17         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/ack_dst_q_reg/Q
                         net (fo=11, routed)          0.678     1.196    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/ack_src_q_reg_0
    SLICE_X97Y20         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/ack_src_q_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X97Y20         FDCE (Setup_fdce_C_D)       -0.081    19.919    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/ack_src_q_reg
  -------------------------------------------------------------------
                         required time                         19.919    
                         arrival time                          -1.196    
  -------------------------------------------------------------------
                         slack                                 18.723    

Slack (MET) :             18.764ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][19]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.193ns  (logic 0.518ns (43.416%)  route 0.675ns (56.584%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y13                                      0.000     0.000 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][19]/C
    SLICE_X98Y13         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][19]/Q
                         net (fo=1, routed)           0.675     1.193    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[19]
    SLICE_X100Y16        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][19]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X100Y16        FDCE (Setup_fdce_C_D)       -0.043    19.957    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][19]
  -------------------------------------------------------------------
                         required time                         19.957    
                         arrival time                          -1.193    
  -------------------------------------------------------------------
                         slack                                 18.764    

Slack (MET) :             18.768ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][18]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.966ns  (logic 0.478ns (49.478%)  route 0.488ns (50.522%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y13                                      0.000     0.000 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][18]/C
    SLICE_X98Y13         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][18]/Q
                         net (fo=1, routed)           0.488     0.966    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[18]
    SLICE_X99Y15         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][18]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X99Y15         FDCE (Setup_fdce_C_D)       -0.266    19.734    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][18]
  -------------------------------------------------------------------
                         required time                         19.734    
                         arrival time                          -0.966    
  -------------------------------------------------------------------
                         slack                                 18.768    

Slack (MET) :             18.782ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][26]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.011ns  (logic 0.478ns (47.302%)  route 0.533ns (52.698%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y15                                      0.000     0.000 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][26]/C
    SLICE_X98Y15         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][26]/Q
                         net (fo=1, routed)           0.533     1.011    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[26]
    SLICE_X100Y16        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][26]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X100Y16        FDCE (Setup_fdce_C_D)       -0.207    19.793    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][26]
  -------------------------------------------------------------------
                         required time                         19.793    
                         arrival time                          -1.011    
  -------------------------------------------------------------------
                         slack                                 18.782    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_xlnx_clk_gen
  To Clock:  clk_out1_xlnx_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack       16.320ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.483ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.320ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        3.126ns  (logic 0.773ns (24.724%)  route 2.353ns (75.276%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns = ( 18.460 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       1.789    -0.903    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X96Y29         FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y29         FDPE (Prop_fdpe_C_Q)         0.478    -0.425 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.829     0.404    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X96Y28         LUT3 (Prop_lut3_I2_O)        0.295     0.699 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.524     2.223    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X93Y25         FDCE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       1.605    18.460    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X93Y25         FDCE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.567    19.028    
                         clock uncertainty           -0.079    18.948    
    SLICE_X93Y25         FDCE (Recov_fdce_C_CLR)     -0.405    18.543    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         18.543    
                         arrival time                          -2.223    
  -------------------------------------------------------------------
                         slack                                 16.320    

Slack (MET) :             16.320ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        3.126ns  (logic 0.773ns (24.724%)  route 2.353ns (75.276%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns = ( 18.460 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       1.789    -0.903    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X96Y29         FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y29         FDPE (Prop_fdpe_C_Q)         0.478    -0.425 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.829     0.404    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X96Y28         LUT3 (Prop_lut3_I2_O)        0.295     0.699 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.524     2.223    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X93Y25         FDCE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       1.605    18.460    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X93Y25         FDCE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.567    19.028    
                         clock uncertainty           -0.079    18.948    
    SLICE_X93Y25         FDCE (Recov_fdce_C_CLR)     -0.405    18.543    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         18.543    
                         arrival time                          -2.223    
  -------------------------------------------------------------------
                         slack                                 16.320    

Slack (MET) :             16.320ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        3.126ns  (logic 0.773ns (24.724%)  route 2.353ns (75.276%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns = ( 18.460 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       1.789    -0.903    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X96Y29         FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y29         FDPE (Prop_fdpe_C_Q)         0.478    -0.425 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.829     0.404    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X96Y28         LUT3 (Prop_lut3_I2_O)        0.295     0.699 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.524     2.223    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X93Y25         FDCE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       1.605    18.460    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X93Y25         FDCE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism              0.567    19.028    
                         clock uncertainty           -0.079    18.948    
    SLICE_X93Y25         FDCE (Recov_fdce_C_CLR)     -0.405    18.543    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         18.543    
                         arrival time                          -2.223    
  -------------------------------------------------------------------
                         slack                                 16.320    

Slack (MET) :             16.320ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        3.126ns  (logic 0.773ns (24.724%)  route 2.353ns (75.276%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns = ( 18.460 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       1.789    -0.903    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X96Y29         FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y29         FDPE (Prop_fdpe_C_Q)         0.478    -0.425 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.829     0.404    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X96Y28         LUT3 (Prop_lut3_I2_O)        0.295     0.699 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.524     2.223    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X93Y25         FDCE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       1.605    18.460    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X93Y25         FDCE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.567    19.028    
                         clock uncertainty           -0.079    18.948    
    SLICE_X93Y25         FDCE (Recov_fdce_C_CLR)     -0.405    18.543    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         18.543    
                         arrival time                          -2.223    
  -------------------------------------------------------------------
                         slack                                 16.320    

Slack (MET) :             16.320ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        3.126ns  (logic 0.773ns (24.724%)  route 2.353ns (75.276%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns = ( 18.460 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       1.789    -0.903    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X96Y29         FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y29         FDPE (Prop_fdpe_C_Q)         0.478    -0.425 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.829     0.404    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X96Y28         LUT3 (Prop_lut3_I2_O)        0.295     0.699 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.524     2.223    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X93Y25         FDCE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       1.605    18.460    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X93Y25         FDCE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism              0.567    19.028    
                         clock uncertainty           -0.079    18.948    
    SLICE_X93Y25         FDCE (Recov_fdce_C_CLR)     -0.405    18.543    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         18.543    
                         arrival time                          -2.223    
  -------------------------------------------------------------------
                         slack                                 16.320    

Slack (MET) :             16.524ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        2.928ns  (logic 0.773ns (26.402%)  route 2.155ns (73.598%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 18.465 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       1.789    -0.903    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X96Y29         FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y29         FDPE (Prop_fdpe_C_Q)         0.478    -0.425 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.829     0.404    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X96Y28         LUT3 (Prop_lut3_I2_O)        0.295     0.699 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.326     2.025    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X93Y28         FDCE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       1.610    18.465    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X93Y28         FDCE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.567    19.033    
                         clock uncertainty           -0.079    18.953    
    SLICE_X93Y28         FDCE (Recov_fdce_C_CLR)     -0.405    18.548    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         18.548    
                         arrival time                          -2.025    
  -------------------------------------------------------------------
                         slack                                 16.524    

Slack (MET) :             16.524ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        2.928ns  (logic 0.773ns (26.402%)  route 2.155ns (73.598%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 18.465 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       1.789    -0.903    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X96Y29         FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y29         FDPE (Prop_fdpe_C_Q)         0.478    -0.425 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.829     0.404    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X96Y28         LUT3 (Prop_lut3_I2_O)        0.295     0.699 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.326     2.025    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X93Y28         FDCE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       1.610    18.465    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X93Y28         FDCE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.567    19.033    
                         clock uncertainty           -0.079    18.953    
    SLICE_X93Y28         FDCE (Recov_fdce_C_CLR)     -0.405    18.548    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         18.548    
                         arrival time                          -2.025    
  -------------------------------------------------------------------
                         slack                                 16.524    

Slack (MET) :             16.570ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        2.928ns  (logic 0.773ns (26.402%)  route 2.155ns (73.598%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 18.465 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       1.789    -0.903    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X96Y29         FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y29         FDPE (Prop_fdpe_C_Q)         0.478    -0.425 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.829     0.404    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X96Y28         LUT3 (Prop_lut3_I2_O)        0.295     0.699 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.326     2.025    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
    SLICE_X93Y28         FDPE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       1.610    18.465    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X93Y28         FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.567    19.033    
                         clock uncertainty           -0.079    18.953    
    SLICE_X93Y28         FDPE (Recov_fdpe_C_PRE)     -0.359    18.594    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         18.594    
                         arrival time                          -2.025    
  -------------------------------------------------------------------
                         slack                                 16.570    

Slack (MET) :             16.570ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        2.928ns  (logic 0.773ns (26.402%)  route 2.155ns (73.598%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 18.465 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       1.789    -0.903    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X96Y29         FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y29         FDPE (Prop_fdpe_C_Q)         0.478    -0.425 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.829     0.404    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X96Y28         LUT3 (Prop_lut3_I2_O)        0.295     0.699 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.326     2.025    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
    SLICE_X93Y28         FDPE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       1.610    18.465    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X93Y28         FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism              0.567    19.033    
                         clock uncertainty           -0.079    18.953    
    SLICE_X93Y28         FDPE (Recov_fdpe_C_PRE)     -0.359    18.594    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         18.594    
                         arrival time                          -2.025    
  -------------------------------------------------------------------
                         slack                                 16.570    

Slack (MET) :             16.592ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        2.867ns  (logic 0.718ns (25.046%)  route 2.149ns (74.954%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 18.473 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       1.790    -0.902    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X97Y30         FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y30         FDPE (Prop_fdpe_C_Q)         0.419    -0.483 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.871     0.388    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X97Y30         LUT3 (Prop_lut3_I2_O)        0.299     0.687 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.277     1.965    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X101Y33        FDCE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       1.618    18.473    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X101Y33        FDCE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.567    19.041    
                         clock uncertainty           -0.079    18.961    
    SLICE_X101Y33        FDCE (Recov_fdce_C_CLR)     -0.405    18.556    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         18.556    
                         arrival time                          -1.965    
  -------------------------------------------------------------------
                         slack                                 16.592    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.186ns (43.386%)  route 0.243ns (56.614%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       0.603    -0.605    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X97Y28         FDRE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.464 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.063    -0.400    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X96Y28         LUT3 (Prop_lut3_I0_O)        0.045    -0.355 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.180    -0.176    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X96Y28         FDCE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       0.871    -0.844    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X96Y28         FDCE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism              0.253    -0.592    
    SLICE_X96Y28         FDCE (Remov_fdce_C_CLR)     -0.067    -0.659    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.659    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.186ns (43.386%)  route 0.243ns (56.614%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       0.603    -0.605    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X97Y28         FDRE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.464 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.063    -0.400    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X96Y28         LUT3 (Prop_lut3_I0_O)        0.045    -0.355 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.180    -0.176    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X96Y28         FDCE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       0.871    -0.844    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X96Y28         FDCE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism              0.253    -0.592    
    SLICE_X96Y28         FDCE (Remov_fdce_C_CLR)     -0.067    -0.659    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.659    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.186ns (43.386%)  route 0.243ns (56.614%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       0.603    -0.605    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X97Y28         FDRE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.464 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.063    -0.400    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X96Y28         LUT3 (Prop_lut3_I0_O)        0.045    -0.355 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.180    -0.176    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X96Y28         FDPE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       0.871    -0.844    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X96Y28         FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism              0.253    -0.592    
    SLICE_X96Y28         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.663    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.186ns (43.386%)  route 0.243ns (56.614%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       0.603    -0.605    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X97Y28         FDRE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.464 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.063    -0.400    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X96Y28         LUT3 (Prop_lut3_I0_O)        0.045    -0.355 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.180    -0.176    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X96Y28         FDPE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       0.871    -0.844    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X96Y28         FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism              0.253    -0.592    
    SLICE_X96Y28         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.663    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.186ns (39.819%)  route 0.281ns (60.181%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       0.603    -0.605    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X97Y28         FDRE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.464 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.063    -0.400    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X96Y28         LUT3 (Prop_lut3_I0_O)        0.045    -0.355 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.218    -0.137    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X96Y27         FDCE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       0.870    -0.845    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X96Y27         FDCE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism              0.254    -0.592    
    SLICE_X96Y27         FDCE (Remov_fdce_C_CLR)     -0.067    -0.659    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                          0.659    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.186ns (39.819%)  route 0.281ns (60.181%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       0.603    -0.605    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X97Y28         FDRE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.464 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.063    -0.400    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X96Y28         LUT3 (Prop_lut3_I0_O)        0.045    -0.355 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.218    -0.137    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X96Y27         FDPE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       0.870    -0.845    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X96Y27         FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism              0.254    -0.592    
    SLICE_X96Y27         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.663    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.581ns  (arrival time - required time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.209ns (39.757%)  route 0.317ns (60.243%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       0.602    -0.606    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X102Y23        FDRE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y23        FDRE (Prop_fdre_C_Q)         0.164    -0.442 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.117    -0.324    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X102Y24        LUT3 (Prop_lut3_I0_O)        0.045    -0.279 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.199    -0.080    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X102Y24        FDCE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       0.868    -0.847    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X102Y24        FDCE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism              0.254    -0.594    
    SLICE_X102Y24        FDCE (Remov_fdce_C_CLR)     -0.067    -0.661    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                          0.661    
                         arrival time                          -0.080    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.209ns (39.757%)  route 0.317ns (60.243%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       0.602    -0.606    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X102Y23        FDRE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y23        FDRE (Prop_fdre_C_Q)         0.164    -0.442 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.117    -0.324    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X102Y24        LUT3 (Prop_lut3_I0_O)        0.045    -0.279 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.199    -0.080    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X102Y24        FDPE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       0.868    -0.847    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X102Y24        FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism              0.254    -0.594    
    SLICE_X102Y24        FDPE (Remov_fdpe_C_PRE)     -0.071    -0.665    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                          0.665    
                         arrival time                          -0.080    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.592ns  (arrival time - required time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.209ns (37.603%)  route 0.347ns (62.397%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       0.605    -0.603    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X96Y30         FDRE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.439 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.094    -0.344    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X97Y30         LUT3 (Prop_lut3_I1_O)        0.045    -0.299 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.253    -0.047    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X98Y30         FDPE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       0.873    -0.842    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X98Y30         FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism              0.275    -0.568    
    SLICE_X98Y30         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.639    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                          0.639    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.602ns  (arrival time - required time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.209ns (36.730%)  route 0.360ns (63.270%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       0.602    -0.606    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X102Y23        FDRE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y23        FDRE (Prop_fdre_C_Q)         0.164    -0.442 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.117    -0.324    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X102Y24        LUT3 (Prop_lut3_I0_O)        0.045    -0.279 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.243    -0.037    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X102Y26        FDCE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       0.869    -0.846    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X102Y26        FDCE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.275    -0.572    
    SLICE_X102Y26        FDCE (Remov_fdce_C_CLR)     -0.067    -0.639    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.639    
                         arrival time                          -0.037    
  -------------------------------------------------------------------
                         slack                                  0.602    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_xlnx_clk_gen
  To Clock:  clk_out1_xlnx_clk_gen

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.068ns  (logic 0.580ns (14.259%)  route 3.488ns (85.741%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       1.725    -0.967    i_rstgen_main/i_rstgen_bypass/clk_out1
    SLICE_X80Y20         FDCE                                         r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y20         FDCE (Prop_fdce_C_Q)         0.456    -0.511 r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=19, routed)          2.414     1.902    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X94Y28         LUT1 (Prop_lut1_I0_O)        0.124     2.026 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=162, routed)         1.074     3.100    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X100Y24        FDPE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       1.608    -1.537    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X100Y24        FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.068ns  (logic 0.580ns (14.259%)  route 3.488ns (85.741%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       1.725    -0.967    i_rstgen_main/i_rstgen_bypass/clk_out1
    SLICE_X80Y20         FDCE                                         r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y20         FDCE (Prop_fdce_C_Q)         0.456    -0.511 r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=19, routed)          2.414     1.902    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X94Y28         LUT1 (Prop_lut1_I0_O)        0.124     2.026 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=162, routed)         1.074     3.100    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X100Y24        FDPE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       1.608    -1.537    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X100Y24        FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.684ns  (logic 0.580ns (15.743%)  route 3.104ns (84.257%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       1.725    -0.967    i_rstgen_main/i_rstgen_bypass/clk_out1
    SLICE_X80Y20         FDCE                                         r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y20         FDCE (Prop_fdce_C_Q)         0.456    -0.511 r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=19, routed)          2.414     1.902    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X94Y28         LUT1 (Prop_lut1_I0_O)        0.124     2.026 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=162, routed)         0.691     2.717    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X97Y30         FDPE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       1.613    -1.532    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X97Y30         FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.684ns  (logic 0.580ns (15.743%)  route 3.104ns (84.257%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       1.725    -0.967    i_rstgen_main/i_rstgen_bypass/clk_out1
    SLICE_X80Y20         FDCE                                         r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y20         FDCE (Prop_fdce_C_Q)         0.456    -0.511 r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=19, routed)          2.414     1.902    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X94Y28         LUT1 (Prop_lut1_I0_O)        0.124     2.026 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=162, routed)         0.691     2.717    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X97Y30         FDPE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       1.613    -1.532    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X97Y30         FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.536ns  (logic 0.580ns (16.404%)  route 2.956ns (83.596%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       1.725    -0.967    i_rstgen_main/i_rstgen_bypass/clk_out1
    SLICE_X80Y20         FDCE                                         r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y20         FDCE (Prop_fdce_C_Q)         0.456    -0.511 r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=19, routed)          2.414     1.902    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X94Y28         LUT1 (Prop_lut1_I0_O)        0.124     2.026 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=162, routed)         0.542     2.569    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X96Y29         FDPE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       1.613    -1.532    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X96Y29         FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.536ns  (logic 0.580ns (16.404%)  route 2.956ns (83.596%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       1.725    -0.967    i_rstgen_main/i_rstgen_bypass/clk_out1
    SLICE_X80Y20         FDCE                                         r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y20         FDCE (Prop_fdce_C_Q)         0.456    -0.511 r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=19, routed)          2.414     1.902    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X94Y28         LUT1 (Prop_lut1_I0_O)        0.124     2.026 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=162, routed)         0.542     2.569    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X96Y29         FDPE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       1.613    -1.532    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X96Y29         FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.459ns  (logic 0.186ns (12.750%)  route 1.273ns (87.250%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       0.580    -0.628    i_rstgen_main/i_rstgen_bypass/clk_out1
    SLICE_X80Y20         FDCE                                         r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y20         FDCE (Prop_fdce_C_Q)         0.141    -0.487 r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=19, routed)          1.043     0.556    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X94Y28         LUT1 (Prop_lut1_I0_O)        0.045     0.601 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=162, routed)         0.230     0.831    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X96Y29         FDPE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       0.872    -0.843    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X96Y29         FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.459ns  (logic 0.186ns (12.750%)  route 1.273ns (87.250%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       0.580    -0.628    i_rstgen_main/i_rstgen_bypass/clk_out1
    SLICE_X80Y20         FDCE                                         r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y20         FDCE (Prop_fdce_C_Q)         0.141    -0.487 r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=19, routed)          1.043     0.556    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X94Y28         LUT1 (Prop_lut1_I0_O)        0.045     0.601 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=162, routed)         0.230     0.831    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X96Y29         FDPE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       0.872    -0.843    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X96Y29         FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.522ns  (logic 0.186ns (12.219%)  route 1.336ns (87.781%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       0.580    -0.628    i_rstgen_main/i_rstgen_bypass/clk_out1
    SLICE_X80Y20         FDCE                                         r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y20         FDCE (Prop_fdce_C_Q)         0.141    -0.487 r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=19, routed)          1.043     0.556    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X94Y28         LUT1 (Prop_lut1_I0_O)        0.045     0.601 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=162, routed)         0.294     0.895    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X97Y30         FDPE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       0.873    -0.842    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X97Y30         FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.522ns  (logic 0.186ns (12.219%)  route 1.336ns (87.781%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       0.580    -0.628    i_rstgen_main/i_rstgen_bypass/clk_out1
    SLICE_X80Y20         FDCE                                         r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y20         FDCE (Prop_fdce_C_Q)         0.141    -0.487 r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=19, routed)          1.043     0.556    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X94Y28         LUT1 (Prop_lut1_I0_O)        0.045     0.601 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=162, routed)         0.294     0.895    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X97Y30         FDPE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       0.873    -0.842    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X97Y30         FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.704ns  (logic 0.186ns (10.918%)  route 1.518ns (89.082%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       0.580    -0.628    i_rstgen_main/i_rstgen_bypass/clk_out1
    SLICE_X80Y20         FDCE                                         r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y20         FDCE (Prop_fdce_C_Q)         0.141    -0.487 r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=19, routed)          1.043     0.556    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X94Y28         LUT1 (Prop_lut1_I0_O)        0.045     0.601 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=162, routed)         0.475     1.076    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X100Y24        FDPE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       0.867    -0.848    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X100Y24        FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.704ns  (logic 0.186ns (10.918%)  route 1.518ns (89.082%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       0.580    -0.628    i_rstgen_main/i_rstgen_bypass/clk_out1
    SLICE_X80Y20         FDCE                                         r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y20         FDCE (Prop_fdce_C_Q)         0.141    -0.487 r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=19, routed)          1.043     0.556    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X94Y28         LUT1 (Prop_lut1_I0_O)        0.045     0.601 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=162, routed)         0.475     1.076    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X100Y24        FDPE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       0.867    -0.848    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X100Y24        FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  tck

Max Delay           258 Endpoints
Min Delay           258 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 trst_n
                            (input port)
  Destination:            i_dmi_jtag/data_q_reg[10]/CLR
                            (recovery check against rising-edge clock tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.871ns  (logic 1.694ns (17.162%)  route 8.177ns (82.838%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        6.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.260ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  trst_n (IN)
                         net (fo=0)                   0.000     0.000    trst_n
    V13                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  trst_n_IBUF_inst/O
                         net (fo=1, routed)           1.388     2.958    i_dmi_jtag/i_dmi_jtag_tap/trst_n_IBUF
    SLICE_X108Y92        LUT1 (Prop_lut1_I0_O)        0.124     3.082 f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[15]_i_2/O
                         net (fo=258, routed)         6.789     9.871    i_dmi_jtag/i_dmi_jtag_tap_n_0
    SLICE_X101Y11        FDCE                                         f  i_dmi_jtag/data_q_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.430     1.430 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.120     4.550    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.641 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.619     6.260    i_dmi_jtag/CLK
    SLICE_X101Y11        FDCE                                         r  i_dmi_jtag/data_q_reg[10]/C

Slack:                    inf
  Source:                 trst_n
                            (input port)
  Destination:            i_dmi_jtag/data_q_reg[11]/CLR
                            (recovery check against rising-edge clock tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.871ns  (logic 1.694ns (17.162%)  route 8.177ns (82.838%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        6.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.260ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  trst_n (IN)
                         net (fo=0)                   0.000     0.000    trst_n
    V13                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  trst_n_IBUF_inst/O
                         net (fo=1, routed)           1.388     2.958    i_dmi_jtag/i_dmi_jtag_tap/trst_n_IBUF
    SLICE_X108Y92        LUT1 (Prop_lut1_I0_O)        0.124     3.082 f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[15]_i_2/O
                         net (fo=258, routed)         6.789     9.871    i_dmi_jtag/i_dmi_jtag_tap_n_0
    SLICE_X101Y11        FDCE                                         f  i_dmi_jtag/data_q_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.430     1.430 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.120     4.550    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.641 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.619     6.260    i_dmi_jtag/CLK
    SLICE_X101Y11        FDCE                                         r  i_dmi_jtag/data_q_reg[11]/C

Slack:                    inf
  Source:                 trst_n
                            (input port)
  Destination:            i_dmi_jtag/data_q_reg[6]/CLR
                            (recovery check against rising-edge clock tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.871ns  (logic 1.694ns (17.162%)  route 8.177ns (82.838%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        6.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.260ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  trst_n (IN)
                         net (fo=0)                   0.000     0.000    trst_n
    V13                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  trst_n_IBUF_inst/O
                         net (fo=1, routed)           1.388     2.958    i_dmi_jtag/i_dmi_jtag_tap/trst_n_IBUF
    SLICE_X108Y92        LUT1 (Prop_lut1_I0_O)        0.124     3.082 f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[15]_i_2/O
                         net (fo=258, routed)         6.789     9.871    i_dmi_jtag/i_dmi_jtag_tap_n_0
    SLICE_X101Y11        FDCE                                         f  i_dmi_jtag/data_q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.430     1.430 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.120     4.550    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.641 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.619     6.260    i_dmi_jtag/CLK
    SLICE_X101Y11        FDCE                                         r  i_dmi_jtag/data_q_reg[6]/C

Slack:                    inf
  Source:                 trst_n
                            (input port)
  Destination:            i_dmi_jtag/data_q_reg[7]/CLR
                            (recovery check against rising-edge clock tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.871ns  (logic 1.694ns (17.162%)  route 8.177ns (82.838%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        6.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.260ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  trst_n (IN)
                         net (fo=0)                   0.000     0.000    trst_n
    V13                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  trst_n_IBUF_inst/O
                         net (fo=1, routed)           1.388     2.958    i_dmi_jtag/i_dmi_jtag_tap/trst_n_IBUF
    SLICE_X108Y92        LUT1 (Prop_lut1_I0_O)        0.124     3.082 f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[15]_i_2/O
                         net (fo=258, routed)         6.789     9.871    i_dmi_jtag/i_dmi_jtag_tap_n_0
    SLICE_X101Y11        FDCE                                         f  i_dmi_jtag/data_q_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.430     1.430 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.120     4.550    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.641 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.619     6.260    i_dmi_jtag/CLK
    SLICE_X101Y11        FDCE                                         r  i_dmi_jtag/data_q_reg[7]/C

Slack:                    inf
  Source:                 trst_n
                            (input port)
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][10]/CLR
                            (recovery check against rising-edge clock tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.871ns  (logic 1.694ns (17.162%)  route 8.177ns (82.838%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        6.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.260ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  trst_n (IN)
                         net (fo=0)                   0.000     0.000    trst_n
    V13                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  trst_n_IBUF_inst/O
                         net (fo=1, routed)           1.388     2.958    i_dmi_jtag/i_dmi_jtag_tap/trst_n_IBUF
    SLICE_X108Y92        LUT1 (Prop_lut1_I0_O)        0.124     3.082 f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[15]_i_2/O
                         net (fo=258, routed)         6.789     9.871    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[resp][0]_0
    SLICE_X100Y11        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.430     1.430 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.120     4.550    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.641 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.619     6.260    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/CLK
    SLICE_X100Y11        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][10]/C

Slack:                    inf
  Source:                 trst_n
                            (input port)
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][11]/CLR
                            (recovery check against rising-edge clock tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.871ns  (logic 1.694ns (17.162%)  route 8.177ns (82.838%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        6.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.260ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  trst_n (IN)
                         net (fo=0)                   0.000     0.000    trst_n
    V13                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  trst_n_IBUF_inst/O
                         net (fo=1, routed)           1.388     2.958    i_dmi_jtag/i_dmi_jtag_tap/trst_n_IBUF
    SLICE_X108Y92        LUT1 (Prop_lut1_I0_O)        0.124     3.082 f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[15]_i_2/O
                         net (fo=258, routed)         6.789     9.871    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[resp][0]_0
    SLICE_X100Y11        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.430     1.430 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.120     4.550    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.641 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.619     6.260    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/CLK
    SLICE_X100Y11        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][11]/C

Slack:                    inf
  Source:                 trst_n
                            (input port)
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][1]/CLR
                            (recovery check against rising-edge clock tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.871ns  (logic 1.694ns (17.162%)  route 8.177ns (82.838%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        6.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.260ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  trst_n (IN)
                         net (fo=0)                   0.000     0.000    trst_n
    V13                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  trst_n_IBUF_inst/O
                         net (fo=1, routed)           1.388     2.958    i_dmi_jtag/i_dmi_jtag_tap/trst_n_IBUF
    SLICE_X108Y92        LUT1 (Prop_lut1_I0_O)        0.124     3.082 f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[15]_i_2/O
                         net (fo=258, routed)         6.789     9.871    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[resp][0]_0
    SLICE_X100Y11        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.430     1.430 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.120     4.550    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.641 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.619     6.260    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/CLK
    SLICE_X100Y11        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][1]/C

Slack:                    inf
  Source:                 trst_n
                            (input port)
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][2]/CLR
                            (recovery check against rising-edge clock tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.871ns  (logic 1.694ns (17.162%)  route 8.177ns (82.838%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        6.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.260ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  trst_n (IN)
                         net (fo=0)                   0.000     0.000    trst_n
    V13                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  trst_n_IBUF_inst/O
                         net (fo=1, routed)           1.388     2.958    i_dmi_jtag/i_dmi_jtag_tap/trst_n_IBUF
    SLICE_X108Y92        LUT1 (Prop_lut1_I0_O)        0.124     3.082 f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[15]_i_2/O
                         net (fo=258, routed)         6.789     9.871    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[resp][0]_0
    SLICE_X100Y11        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.430     1.430 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.120     4.550    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.641 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.619     6.260    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/CLK
    SLICE_X100Y11        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][2]/C

Slack:                    inf
  Source:                 trst_n
                            (input port)
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][3]/CLR
                            (recovery check against rising-edge clock tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.871ns  (logic 1.694ns (17.162%)  route 8.177ns (82.838%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        6.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.260ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  trst_n (IN)
                         net (fo=0)                   0.000     0.000    trst_n
    V13                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  trst_n_IBUF_inst/O
                         net (fo=1, routed)           1.388     2.958    i_dmi_jtag/i_dmi_jtag_tap/trst_n_IBUF
    SLICE_X108Y92        LUT1 (Prop_lut1_I0_O)        0.124     3.082 f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[15]_i_2/O
                         net (fo=258, routed)         6.789     9.871    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[resp][0]_0
    SLICE_X100Y11        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.430     1.430 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.120     4.550    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.641 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.619     6.260    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/CLK
    SLICE_X100Y11        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][3]/C

Slack:                    inf
  Source:                 trst_n
                            (input port)
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][4]/CLR
                            (recovery check against rising-edge clock tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.871ns  (logic 1.694ns (17.162%)  route 8.177ns (82.838%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        6.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.260ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  trst_n (IN)
                         net (fo=0)                   0.000     0.000    trst_n
    V13                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  trst_n_IBUF_inst/O
                         net (fo=1, routed)           1.388     2.958    i_dmi_jtag/i_dmi_jtag_tap/trst_n_IBUF
    SLICE_X108Y92        LUT1 (Prop_lut1_I0_O)        0.124     3.082 f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[15]_i_2/O
                         net (fo=258, routed)         6.789     9.871    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[resp][0]_0
    SLICE_X100Y11        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.430     1.430 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.120     4.550    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.641 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.619     6.260    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/CLK
    SLICE_X100Y11        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 trst_n
                            (input port)
  Destination:            i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/CLR
                            (removal check against rising-edge clock tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.535ns  (logic 0.382ns (24.894%)  route 1.153ns (75.106%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.139ns = ( 53.139 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  trst_n (IN)
                         net (fo=0)                   0.000     0.000    trst_n
    V13                  IBUF (Prop_ibuf_I_O)         0.337     0.337 r  trst_n_IBUF_inst/O
                         net (fo=1, routed)           0.518     0.855    i_dmi_jtag/i_dmi_jtag_tap/trst_n_IBUF
    SLICE_X108Y92        LUT1 (Prop_lut1_I0_O)        0.045     0.900 f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[15]_i_2/O
                         net (fo=258, routed)         0.635     1.535    i_dmi_jtag/i_dmi_jtag_tap/trst_n
    SLICE_X106Y76        FDCE                                         f  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tck fall edge)       50.000    50.000 f  
    H15                                               0.000    50.000 f  tck (IN)
                         net (fo=0)                   0.000    50.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.456    50.456 f  tck_IBUF_inst/O
                         net (fo=1, routed)           1.762    52.218    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    52.247 f  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.892    53.139    i_dmi_jtag/i_dmi_jtag_tap/tck_ni
    SLICE_X106Y76        FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 trst_n
                            (input port)
  Destination:            i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[0]/PRE
                            (removal check against rising-edge clock tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.848ns  (logic 0.382ns (20.671%)  route 1.466ns (79.329%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.127ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  trst_n (IN)
                         net (fo=0)                   0.000     0.000    trst_n
    V13                  IBUF (Prop_ibuf_I_O)         0.337     0.337 r  trst_n_IBUF_inst/O
                         net (fo=1, routed)           0.518     0.855    i_dmi_jtag/i_dmi_jtag_tap/trst_n_IBUF
    SLICE_X108Y92        LUT1 (Prop_lut1_I0_O)        0.045     0.900 f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[15]_i_2/O
                         net (fo=258, routed)         0.948     1.848    i_dmi_jtag/i_dmi_jtag_tap/trst_n
    SLICE_X101Y54        FDPE                                         f  i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.880     3.127    i_dmi_jtag/i_dmi_jtag_tap/CLK
    SLICE_X101Y54        FDPE                                         r  i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[0]/C

Slack:                    inf
  Source:                 trst_n
                            (input port)
  Destination:            i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[1]/PRE
                            (removal check against rising-edge clock tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.848ns  (logic 0.382ns (20.671%)  route 1.466ns (79.329%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.127ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  trst_n (IN)
                         net (fo=0)                   0.000     0.000    trst_n
    V13                  IBUF (Prop_ibuf_I_O)         0.337     0.337 r  trst_n_IBUF_inst/O
                         net (fo=1, routed)           0.518     0.855    i_dmi_jtag/i_dmi_jtag_tap/trst_n_IBUF
    SLICE_X108Y92        LUT1 (Prop_lut1_I0_O)        0.045     0.900 f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[15]_i_2/O
                         net (fo=258, routed)         0.948     1.848    i_dmi_jtag/i_dmi_jtag_tap/trst_n
    SLICE_X101Y54        FDPE                                         f  i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.880     3.127    i_dmi_jtag/i_dmi_jtag_tap/CLK
    SLICE_X101Y54        FDPE                                         r  i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[1]/C

Slack:                    inf
  Source:                 trst_n
                            (input port)
  Destination:            i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[22]/CLR
                            (removal check against rising-edge clock tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.848ns  (logic 0.382ns (20.671%)  route 1.466ns (79.329%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.127ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  trst_n (IN)
                         net (fo=0)                   0.000     0.000    trst_n
    V13                  IBUF (Prop_ibuf_I_O)         0.337     0.337 r  trst_n_IBUF_inst/O
                         net (fo=1, routed)           0.518     0.855    i_dmi_jtag/i_dmi_jtag_tap/trst_n_IBUF
    SLICE_X108Y92        LUT1 (Prop_lut1_I0_O)        0.045     0.900 f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[15]_i_2/O
                         net (fo=258, routed)         0.948     1.848    i_dmi_jtag/i_dmi_jtag_tap/trst_n
    SLICE_X101Y54        FDCE                                         f  i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.880     3.127    i_dmi_jtag/i_dmi_jtag_tap/CLK
    SLICE_X101Y54        FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[22]/C

Slack:                    inf
  Source:                 trst_n
                            (input port)
  Destination:            i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[2]/CLR
                            (removal check against rising-edge clock tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.848ns  (logic 0.382ns (20.671%)  route 1.466ns (79.329%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.127ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  trst_n (IN)
                         net (fo=0)                   0.000     0.000    trst_n
    V13                  IBUF (Prop_ibuf_I_O)         0.337     0.337 r  trst_n_IBUF_inst/O
                         net (fo=1, routed)           0.518     0.855    i_dmi_jtag/i_dmi_jtag_tap/trst_n_IBUF
    SLICE_X108Y92        LUT1 (Prop_lut1_I0_O)        0.045     0.900 f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[15]_i_2/O
                         net (fo=258, routed)         0.948     1.848    i_dmi_jtag/i_dmi_jtag_tap/trst_n
    SLICE_X100Y54        FDCE                                         f  i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.880     3.127    i_dmi_jtag/i_dmi_jtag_tap/CLK
    SLICE_X100Y54        FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[2]/C

Slack:                    inf
  Source:                 trst_n
                            (input port)
  Destination:            i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[3]/CLR
                            (removal check against rising-edge clock tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.848ns  (logic 0.382ns (20.671%)  route 1.466ns (79.329%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.127ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  trst_n (IN)
                         net (fo=0)                   0.000     0.000    trst_n
    V13                  IBUF (Prop_ibuf_I_O)         0.337     0.337 r  trst_n_IBUF_inst/O
                         net (fo=1, routed)           0.518     0.855    i_dmi_jtag/i_dmi_jtag_tap/trst_n_IBUF
    SLICE_X108Y92        LUT1 (Prop_lut1_I0_O)        0.045     0.900 f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[15]_i_2/O
                         net (fo=258, routed)         0.948     1.848    i_dmi_jtag/i_dmi_jtag_tap/trst_n
    SLICE_X100Y54        FDCE                                         f  i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.880     3.127    i_dmi_jtag/i_dmi_jtag_tap/CLK
    SLICE_X100Y54        FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[3]/C

Slack:                    inf
  Source:                 trst_n
                            (input port)
  Destination:            i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[4]/CLR
                            (removal check against rising-edge clock tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.848ns  (logic 0.382ns (20.671%)  route 1.466ns (79.329%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.127ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  trst_n (IN)
                         net (fo=0)                   0.000     0.000    trst_n
    V13                  IBUF (Prop_ibuf_I_O)         0.337     0.337 r  trst_n_IBUF_inst/O
                         net (fo=1, routed)           0.518     0.855    i_dmi_jtag/i_dmi_jtag_tap/trst_n_IBUF
    SLICE_X108Y92        LUT1 (Prop_lut1_I0_O)        0.045     0.900 f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[15]_i_2/O
                         net (fo=258, routed)         0.948     1.848    i_dmi_jtag/i_dmi_jtag_tap/trst_n
    SLICE_X100Y54        FDCE                                         f  i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.880     3.127    i_dmi_jtag/i_dmi_jtag_tap/CLK
    SLICE_X100Y54        FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[4]/C

Slack:                    inf
  Source:                 trst_n
                            (input port)
  Destination:            i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[5]/CLR
                            (removal check against rising-edge clock tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.848ns  (logic 0.382ns (20.671%)  route 1.466ns (79.329%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.127ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  trst_n (IN)
                         net (fo=0)                   0.000     0.000    trst_n
    V13                  IBUF (Prop_ibuf_I_O)         0.337     0.337 r  trst_n_IBUF_inst/O
                         net (fo=1, routed)           0.518     0.855    i_dmi_jtag/i_dmi_jtag_tap/trst_n_IBUF
    SLICE_X108Y92        LUT1 (Prop_lut1_I0_O)        0.045     0.900 f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[15]_i_2/O
                         net (fo=258, routed)         0.948     1.848    i_dmi_jtag/i_dmi_jtag_tap/trst_n
    SLICE_X100Y54        FDCE                                         f  i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.880     3.127    i_dmi_jtag/i_dmi_jtag_tap/CLK
    SLICE_X100Y54        FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[5]/C

Slack:                    inf
  Source:                 trst_n
                            (input port)
  Destination:            i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[11]/CLR
                            (removal check against rising-edge clock tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.912ns  (logic 0.382ns (19.982%)  route 1.530ns (80.018%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.127ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  trst_n (IN)
                         net (fo=0)                   0.000     0.000    trst_n
    V13                  IBUF (Prop_ibuf_I_O)         0.337     0.337 r  trst_n_IBUF_inst/O
                         net (fo=1, routed)           0.518     0.855    i_dmi_jtag/i_dmi_jtag_tap/trst_n_IBUF
    SLICE_X108Y92        LUT1 (Prop_lut1_I0_O)        0.045     0.900 f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[15]_i_2/O
                         net (fo=258, routed)         1.012     1.912    i_dmi_jtag/i_dmi_jtag_tap/trst_n
    SLICE_X101Y53        FDCE                                         f  i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.880     3.127    i_dmi_jtag/i_dmi_jtag_tap/CLK
    SLICE_X101Y53        FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[11]/C

Slack:                    inf
  Source:                 trst_n
                            (input port)
  Destination:            i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[12]/PRE
                            (removal check against rising-edge clock tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.912ns  (logic 0.382ns (19.982%)  route 1.530ns (80.018%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.127ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  trst_n (IN)
                         net (fo=0)                   0.000     0.000    trst_n
    V13                  IBUF (Prop_ibuf_I_O)         0.337     0.337 r  trst_n_IBUF_inst/O
                         net (fo=1, routed)           0.518     0.855    i_dmi_jtag/i_dmi_jtag_tap/trst_n_IBUF
    SLICE_X108Y92        LUT1 (Prop_lut1_I0_O)        0.045     0.900 f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[15]_i_2/O
                         net (fo=258, routed)         1.012     1.912    i_dmi_jtag/i_dmi_jtag_tap/trst_n
    SLICE_X101Y53        FDPE                                         f  i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[12]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.880     3.127    i_dmi_jtag/i_dmi_jtag_tap/CLK
    SLICE_X101Y53        FDPE                                         r  i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[12]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_xlnx_clk_gen
  To Clock:  tck

Max Delay             0 Endpoints
Min Delay            36 Endpoints
--------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[resp][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[resp][0]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.625ns  (logic 0.337ns (53.957%)  route 0.288ns (46.043%))
  Logic Levels:           0  
  Clock Path Skew:        8.579ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.051ns
    Source Clock Delay      (SCD):    -1.528ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.603ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       1.617    -1.528    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X103Y17        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[resp][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y17        FDCE (Prop_fdce_C_Q)         0.337    -1.191 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[resp][0]/Q
                         net (fo=1, routed)           0.288    -0.903    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[resp][1]_0[0]
    SLICE_X104Y17        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[resp][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.791     7.051    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/CLK
    SLICE_X104Y17        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[resp][0]/C

Slack:                    inf
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/req_src_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/req_dst_q_reg/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.640ns  (logic 0.367ns (57.354%)  route 0.273ns (42.646%))
  Logic Levels:           0  
  Clock Path Skew:        8.579ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.051ns
    Source Clock Delay      (SCD):    -1.528ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.603ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       1.617    -1.528    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X103Y17        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/req_src_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y17        FDCE (Prop_fdce_C_Q)         0.367    -1.161 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/req_src_q_reg/Q
                         net (fo=6, routed)           0.273    -0.888    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/req_dst_q_reg_0
    SLICE_X102Y17        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/req_dst_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.791     7.051    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/CLK
    SLICE_X102Y17        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/req_dst_q_reg/C

Slack:                    inf
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][2]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.669ns  (logic 0.385ns (57.526%)  route 0.284ns (42.474%))
  Logic Levels:           0  
  Clock Path Skew:        8.580ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.056ns
    Source Clock Delay      (SCD):    -1.524ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.603ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       1.621    -1.524    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X96Y11         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y11         FDCE (Prop_fdce_C_Q)         0.385    -1.139 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][2]/Q
                         net (fo=1, routed)           0.284    -0.854    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[2]
    SLICE_X100Y11        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.796     7.056    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/CLK
    SLICE_X100Y11        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][2]/C

Slack:                    inf
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][15]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.688ns  (logic 0.418ns (60.755%)  route 0.270ns (39.245%))
  Logic Levels:           0  
  Clock Path Skew:        8.580ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.057ns
    Source Clock Delay      (SCD):    -1.523ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.603ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       1.622    -1.523    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X94Y9          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y9          FDCE (Prop_fdce_C_Q)         0.418    -1.105 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][15]/Q
                         net (fo=1, routed)           0.270    -0.834    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[15]
    SLICE_X97Y9          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.797     7.057    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/CLK
    SLICE_X97Y9          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][15]/C

Slack:                    inf
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][13]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.690ns  (logic 0.418ns (60.579%)  route 0.272ns (39.421%))
  Logic Levels:           0  
  Clock Path Skew:        8.580ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.057ns
    Source Clock Delay      (SCD):    -1.523ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.603ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       1.622    -1.523    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X94Y9          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y9          FDCE (Prop_fdce_C_Q)         0.418    -1.105 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][13]/Q
                         net (fo=1, routed)           0.272    -0.832    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[13]
    SLICE_X97Y9          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.797     7.057    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/CLK
    SLICE_X97Y9          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][13]/C

Slack:                    inf
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][30]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.694ns  (logic 0.418ns (60.230%)  route 0.276ns (39.770%))
  Logic Levels:           0  
  Clock Path Skew:        8.578ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.052ns
    Source Clock Delay      (SCD):    -1.526ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.603ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       1.619    -1.526    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X94Y14         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y14         FDCE (Prop_fdce_C_Q)         0.418    -1.108 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][30]/Q
                         net (fo=1, routed)           0.276    -0.831    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[30]
    SLICE_X94Y15         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.792     7.052    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/CLK
    SLICE_X94Y15         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][30]/C

Slack:                    inf
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][5]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.698ns  (logic 0.418ns (59.865%)  route 0.280ns (40.135%))
  Logic Levels:           0  
  Clock Path Skew:        8.580ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.056ns
    Source Clock Delay      (SCD):    -1.524ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.603ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       1.621    -1.524    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X96Y11         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y11         FDCE (Prop_fdce_C_Q)         0.418    -1.106 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][5]/Q
                         net (fo=1, routed)           0.280    -0.825    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[5]
    SLICE_X100Y11        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.796     7.056    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/CLK
    SLICE_X100Y11        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][5]/C

Slack:                    inf
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][22]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.753ns  (logic 0.385ns (51.144%)  route 0.368ns (48.856%))
  Logic Levels:           0  
  Clock Path Skew:        8.577ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.052ns
    Source Clock Delay      (SCD):    -1.525ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.603ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       1.620    -1.525    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X98Y13         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y13         FDCE (Prop_fdce_C_Q)         0.385    -1.140 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][22]/Q
                         net (fo=1, routed)           0.368    -0.772    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[22]
    SLICE_X99Y15         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.792     7.052    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/CLK
    SLICE_X99Y15         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][22]/C

Slack:                    inf
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][14]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.760ns  (logic 0.385ns (50.636%)  route 0.375ns (49.364%))
  Logic Levels:           0  
  Clock Path Skew:        8.580ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.057ns
    Source Clock Delay      (SCD):    -1.523ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.603ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       1.622    -1.523    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X94Y9          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y9          FDCE (Prop_fdce_C_Q)         0.385    -1.138 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][14]/Q
                         net (fo=1, routed)           0.375    -0.762    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[14]
    SLICE_X100Y9         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.797     7.057    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/CLK
    SLICE_X100Y9         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][14]/C

Slack:                    inf
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[resp][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[resp][1]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.780ns  (logic 0.367ns (47.034%)  route 0.413ns (52.966%))
  Logic Levels:           0  
  Clock Path Skew:        8.579ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.051ns
    Source Clock Delay      (SCD):    -1.528ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.603ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       1.617    -1.528    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X103Y17        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[resp][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y17        FDCE (Prop_fdce_C_Q)         0.367    -1.161 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[resp][1]/Q
                         net (fo=1, routed)           0.413    -0.747    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[resp][1]_0[1]
    SLICE_X104Y17        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[resp][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.791     7.051    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/CLK
    SLICE_X104Y17        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[resp][1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_xlnx_clk_gen
  To Clock:  

Max Delay            37 Endpoints
Min Delay            37 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_ariane/i_cva6/csr_regfile_i/debug_mode_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.667ns  (logic 3.983ns (19.272%)  route 16.684ns (80.728%))
  Logic Levels:           19  (CARRY4=2 LUT3=2 LUT4=1 LUT5=7 LUT6=7)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       1.904    -0.788    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X57Y105        FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/debug_mode_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y105        FDCE (Prop_fdce_C_Q)         0.456    -0.332 f  i_ariane/i_cva6/csr_regfile_i/debug_mode_q_reg/Q
                         net (fo=93, routed)          1.198     0.866    i_ariane/i_cva6/csr_regfile_i/debug_mode_q_reg_0
    SLICE_X59Y101        LUT5 (Prop_lut5_I3_O)        0.124     0.990 f  i_ariane/i_cva6/csr_regfile_i/i___61_i_1/O
                         net (fo=10, routed)          0.746     1.736    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/ld_st_priv_lvl_csr_ex[1]
    SLICE_X58Y95         LUT5 (Prop_lut5_I1_O)        0.124     1.860 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT5_49/O
                         net (fo=2, routed)           0.447     2.307    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[34]_0
    SLICE_X55Y95         LUT6 (Prop_lut6_I2_O)        0.124     2.431 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=3, routed)           0.321     2.752    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X56Y95         LUT5 (Prop_lut5_I4_O)        0.124     2.876 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2/O
                         net (fo=170, routed)         0.456     3.332    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X56Y95         LUT5 (Prop_lut5_I0_O)        0.124     3.456 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=12, routed)          1.336     4.792    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X81Y78         LUT5 (Prop_lut5_I1_O)        0.118     4.910 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___125_i_2/O
                         net (fo=22, routed)          1.157     6.067    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[2]_1
    SLICE_X94Y71         LUT6 (Prop_lut6_I1_O)        0.326     6.393 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_hit_oh_q[1]_i_26/O
                         net (fo=1, routed)           0.452     6.845    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_hit_oh_q[0]_i_9
    SLICE_X94Y71         LUT6 (Prop_lut6_I4_O)        0.124     6.969 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_7/O
                         net (fo=3, routed)           0.690     7.659    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___139_i_44_1
    SLICE_X94Y72         LUT3 (Prop_lut3_I1_O)        0.148     7.807 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___139_i_37/O
                         net (fo=2, routed)           0.821     8.628    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___139_i_37_n_0
    SLICE_X93Y73         LUT6 (Prop_lut6_I5_O)        0.328     8.956 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___139_i_12/O
                         net (fo=1, routed)           0.000     8.956    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___139_i_12_n_0
    SLICE_X93Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.506 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___139_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.506    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___139_i_4_n_0
    SLICE_X93Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.734 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___139_i_2/CO[2]
                         net (fo=2, routed)           1.339    11.073    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/CO[0]
    SLICE_X64Y75         LUT5 (Prop_lut5_I0_O)        0.313    11.386 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_LUT5_301/O
                         net (fo=37, routed)          0.401    11.786    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_net_24
    SLICE_X64Y74         LUT6 (Prop_lut6_I5_O)        0.124    11.910 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_LUT6_43/O
                         net (fo=4, routed)           0.521    12.431    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_384
    SLICE_X64Y74         LUT4 (Prop_lut4_I3_O)        0.124    12.555 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___141/O
                         net (fo=8, routed)           0.531    13.086    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q_reg[23]
    SLICE_X64Y72         LUT5 (Prop_lut5_I0_O)        0.124    13.210 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_LUT5_333/O
                         net (fo=5, routed)           2.284    15.493    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/gen_register.d_o_reg[88][16]
    SLICE_X42Y75         LUT6 (Prop_lut6_I1_O)        0.124    15.617 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_LUT6_20/O
                         net (fo=1, routed)           0.806    16.424    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_net_22
    SLICE_X41Y76         LUT6 (Prop_lut6_I5_O)        0.124    16.548 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_LUT6_21/O
                         net (fo=24, routed)          1.821    18.368    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_net_26
    SLICE_X52Y80         LUT3 (Prop_lut3_I2_O)        0.152    18.520 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[25]_i_1/O
                         net (fo=1, routed)           1.358    19.879    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[25]_i_1_n_0
    SLICE_X55Y97         LDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ariane/i_cva6/csr_regfile_i/debug_mode_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.531ns  (logic 3.955ns (19.264%)  route 16.576ns (80.736%))
  Logic Levels:           19  (CARRY4=2 LUT3=1 LUT4=1 LUT5=8 LUT6=7)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       1.904    -0.788    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X57Y105        FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/debug_mode_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y105        FDCE (Prop_fdce_C_Q)         0.456    -0.332 f  i_ariane/i_cva6/csr_regfile_i/debug_mode_q_reg/Q
                         net (fo=93, routed)          1.198     0.866    i_ariane/i_cva6/csr_regfile_i/debug_mode_q_reg_0
    SLICE_X59Y101        LUT5 (Prop_lut5_I3_O)        0.124     0.990 f  i_ariane/i_cva6/csr_regfile_i/i___61_i_1/O
                         net (fo=10, routed)          0.746     1.736    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/ld_st_priv_lvl_csr_ex[1]
    SLICE_X58Y95         LUT5 (Prop_lut5_I1_O)        0.124     1.860 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT5_49/O
                         net (fo=2, routed)           0.447     2.307    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[34]_0
    SLICE_X55Y95         LUT6 (Prop_lut6_I2_O)        0.124     2.431 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=3, routed)           0.321     2.752    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X56Y95         LUT5 (Prop_lut5_I4_O)        0.124     2.876 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2/O
                         net (fo=170, routed)         0.456     3.332    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X56Y95         LUT5 (Prop_lut5_I0_O)        0.124     3.456 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=12, routed)          1.336     4.792    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X81Y78         LUT5 (Prop_lut5_I1_O)        0.118     4.910 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___125_i_2/O
                         net (fo=22, routed)          1.157     6.067    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[2]_1
    SLICE_X94Y71         LUT6 (Prop_lut6_I1_O)        0.326     6.393 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_hit_oh_q[1]_i_26/O
                         net (fo=1, routed)           0.452     6.845    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_hit_oh_q[0]_i_9
    SLICE_X94Y71         LUT6 (Prop_lut6_I4_O)        0.124     6.969 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_7/O
                         net (fo=3, routed)           0.690     7.659    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___139_i_44_1
    SLICE_X94Y72         LUT3 (Prop_lut3_I1_O)        0.148     7.807 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___139_i_37/O
                         net (fo=2, routed)           0.821     8.628    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___139_i_37_n_0
    SLICE_X93Y73         LUT6 (Prop_lut6_I5_O)        0.328     8.956 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___139_i_12/O
                         net (fo=1, routed)           0.000     8.956    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___139_i_12_n_0
    SLICE_X93Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.506 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___139_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.506    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___139_i_4_n_0
    SLICE_X93Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.734 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___139_i_2/CO[2]
                         net (fo=2, routed)           1.339    11.073    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/CO[0]
    SLICE_X64Y75         LUT5 (Prop_lut5_I0_O)        0.313    11.386 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_LUT5_301/O
                         net (fo=37, routed)          0.401    11.786    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_net_24
    SLICE_X64Y74         LUT6 (Prop_lut6_I5_O)        0.124    11.910 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_LUT6_43/O
                         net (fo=4, routed)           0.521    12.431    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_384
    SLICE_X64Y74         LUT4 (Prop_lut4_I3_O)        0.124    12.555 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___141/O
                         net (fo=8, routed)           0.531    13.086    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q_reg[23]
    SLICE_X64Y72         LUT5 (Prop_lut5_I0_O)        0.124    13.210 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_LUT5_333/O
                         net (fo=5, routed)           2.284    15.493    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/gen_register.d_o_reg[88][16]
    SLICE_X42Y75         LUT6 (Prop_lut6_I1_O)        0.124    15.617 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_LUT6_20/O
                         net (fo=1, routed)           0.806    16.424    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_net_22
    SLICE_X41Y76         LUT6 (Prop_lut6_I5_O)        0.124    16.548 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_LUT6_21/O
                         net (fo=24, routed)          1.673    18.221    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_net_26
    SLICE_X53Y79         LUT5 (Prop_lut5_I0_O)        0.124    18.345 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[21]_i_1/O
                         net (fo=1, routed)           1.398    19.743    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[21]_i_1_n_0
    SLICE_X50Y99         LDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ariane/i_cva6/csr_regfile_i/debug_mode_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.482ns  (logic 3.983ns (19.446%)  route 16.499ns (80.554%))
  Logic Levels:           19  (CARRY4=2 LUT3=2 LUT4=1 LUT5=7 LUT6=7)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       1.904    -0.788    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X57Y105        FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/debug_mode_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y105        FDCE (Prop_fdce_C_Q)         0.456    -0.332 f  i_ariane/i_cva6/csr_regfile_i/debug_mode_q_reg/Q
                         net (fo=93, routed)          1.198     0.866    i_ariane/i_cva6/csr_regfile_i/debug_mode_q_reg_0
    SLICE_X59Y101        LUT5 (Prop_lut5_I3_O)        0.124     0.990 f  i_ariane/i_cva6/csr_regfile_i/i___61_i_1/O
                         net (fo=10, routed)          0.746     1.736    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/ld_st_priv_lvl_csr_ex[1]
    SLICE_X58Y95         LUT5 (Prop_lut5_I1_O)        0.124     1.860 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT5_49/O
                         net (fo=2, routed)           0.447     2.307    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[34]_0
    SLICE_X55Y95         LUT6 (Prop_lut6_I2_O)        0.124     2.431 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=3, routed)           0.321     2.752    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X56Y95         LUT5 (Prop_lut5_I4_O)        0.124     2.876 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2/O
                         net (fo=170, routed)         0.456     3.332    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X56Y95         LUT5 (Prop_lut5_I0_O)        0.124     3.456 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=12, routed)          1.336     4.792    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X81Y78         LUT5 (Prop_lut5_I1_O)        0.118     4.910 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___125_i_2/O
                         net (fo=22, routed)          1.157     6.067    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[2]_1
    SLICE_X94Y71         LUT6 (Prop_lut6_I1_O)        0.326     6.393 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_hit_oh_q[1]_i_26/O
                         net (fo=1, routed)           0.452     6.845    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_hit_oh_q[0]_i_9
    SLICE_X94Y71         LUT6 (Prop_lut6_I4_O)        0.124     6.969 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_7/O
                         net (fo=3, routed)           0.690     7.659    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___139_i_44_1
    SLICE_X94Y72         LUT3 (Prop_lut3_I1_O)        0.148     7.807 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___139_i_37/O
                         net (fo=2, routed)           0.821     8.628    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___139_i_37_n_0
    SLICE_X93Y73         LUT6 (Prop_lut6_I5_O)        0.328     8.956 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___139_i_12/O
                         net (fo=1, routed)           0.000     8.956    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___139_i_12_n_0
    SLICE_X93Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.506 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___139_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.506    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___139_i_4_n_0
    SLICE_X93Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.734 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___139_i_2/CO[2]
                         net (fo=2, routed)           1.339    11.073    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/CO[0]
    SLICE_X64Y75         LUT5 (Prop_lut5_I0_O)        0.313    11.386 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_LUT5_301/O
                         net (fo=37, routed)          0.401    11.786    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_net_24
    SLICE_X64Y74         LUT6 (Prop_lut6_I5_O)        0.124    11.910 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_LUT6_43/O
                         net (fo=4, routed)           0.521    12.431    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_384
    SLICE_X64Y74         LUT4 (Prop_lut4_I3_O)        0.124    12.555 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___141/O
                         net (fo=8, routed)           0.531    13.086    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q_reg[23]
    SLICE_X64Y72         LUT5 (Prop_lut5_I0_O)        0.124    13.210 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_LUT5_333/O
                         net (fo=5, routed)           2.284    15.493    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/gen_register.d_o_reg[88][16]
    SLICE_X42Y75         LUT6 (Prop_lut6_I1_O)        0.124    15.617 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_LUT6_20/O
                         net (fo=1, routed)           0.806    16.424    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_net_22
    SLICE_X41Y76         LUT6 (Prop_lut6_I5_O)        0.124    16.548 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_LUT6_21/O
                         net (fo=24, routed)          1.812    18.359    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_net_26
    SLICE_X53Y80         LUT3 (Prop_lut3_I2_O)        0.152    18.511 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[28]_i_1/O
                         net (fo=1, routed)           1.183    19.694    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[28]_i_1_n_0
    SLICE_X54Y96         LDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ariane/i_cva6/csr_regfile_i/debug_mode_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.407ns  (logic 3.983ns (19.518%)  route 16.424ns (80.482%))
  Logic Levels:           19  (CARRY4=2 LUT3=2 LUT4=1 LUT5=7 LUT6=7)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       1.904    -0.788    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X57Y105        FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/debug_mode_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y105        FDCE (Prop_fdce_C_Q)         0.456    -0.332 f  i_ariane/i_cva6/csr_regfile_i/debug_mode_q_reg/Q
                         net (fo=93, routed)          1.198     0.866    i_ariane/i_cva6/csr_regfile_i/debug_mode_q_reg_0
    SLICE_X59Y101        LUT5 (Prop_lut5_I3_O)        0.124     0.990 f  i_ariane/i_cva6/csr_regfile_i/i___61_i_1/O
                         net (fo=10, routed)          0.746     1.736    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/ld_st_priv_lvl_csr_ex[1]
    SLICE_X58Y95         LUT5 (Prop_lut5_I1_O)        0.124     1.860 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT5_49/O
                         net (fo=2, routed)           0.447     2.307    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[34]_0
    SLICE_X55Y95         LUT6 (Prop_lut6_I2_O)        0.124     2.431 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=3, routed)           0.321     2.752    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X56Y95         LUT5 (Prop_lut5_I4_O)        0.124     2.876 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2/O
                         net (fo=170, routed)         0.456     3.332    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X56Y95         LUT5 (Prop_lut5_I0_O)        0.124     3.456 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=12, routed)          1.336     4.792    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X81Y78         LUT5 (Prop_lut5_I1_O)        0.118     4.910 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___125_i_2/O
                         net (fo=22, routed)          1.157     6.067    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[2]_1
    SLICE_X94Y71         LUT6 (Prop_lut6_I1_O)        0.326     6.393 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_hit_oh_q[1]_i_26/O
                         net (fo=1, routed)           0.452     6.845    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_hit_oh_q[0]_i_9
    SLICE_X94Y71         LUT6 (Prop_lut6_I4_O)        0.124     6.969 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_7/O
                         net (fo=3, routed)           0.690     7.659    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___139_i_44_1
    SLICE_X94Y72         LUT3 (Prop_lut3_I1_O)        0.148     7.807 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___139_i_37/O
                         net (fo=2, routed)           0.821     8.628    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___139_i_37_n_0
    SLICE_X93Y73         LUT6 (Prop_lut6_I5_O)        0.328     8.956 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___139_i_12/O
                         net (fo=1, routed)           0.000     8.956    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___139_i_12_n_0
    SLICE_X93Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.506 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___139_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.506    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___139_i_4_n_0
    SLICE_X93Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.734 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___139_i_2/CO[2]
                         net (fo=2, routed)           1.339    11.073    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/CO[0]
    SLICE_X64Y75         LUT5 (Prop_lut5_I0_O)        0.313    11.386 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_LUT5_301/O
                         net (fo=37, routed)          0.401    11.786    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_net_24
    SLICE_X64Y74         LUT6 (Prop_lut6_I5_O)        0.124    11.910 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_LUT6_43/O
                         net (fo=4, routed)           0.521    12.431    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_384
    SLICE_X64Y74         LUT4 (Prop_lut4_I3_O)        0.124    12.555 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___141/O
                         net (fo=8, routed)           0.531    13.086    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q_reg[23]
    SLICE_X64Y72         LUT5 (Prop_lut5_I0_O)        0.124    13.210 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_LUT5_333/O
                         net (fo=5, routed)           2.284    15.493    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/gen_register.d_o_reg[88][16]
    SLICE_X42Y75         LUT6 (Prop_lut6_I1_O)        0.124    15.617 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_LUT6_20/O
                         net (fo=1, routed)           0.806    16.424    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_net_22
    SLICE_X41Y76         LUT6 (Prop_lut6_I5_O)        0.124    16.548 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_LUT6_21/O
                         net (fo=24, routed)          1.673    18.221    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_net_26
    SLICE_X53Y79         LUT3 (Prop_lut3_I2_O)        0.152    18.373 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[29]_i_1/O
                         net (fo=1, routed)           1.246    19.619    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[29]_i_1_n_0
    SLICE_X55Y95         LDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ariane/i_cva6/csr_regfile_i/debug_mode_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.406ns  (logic 3.983ns (19.519%)  route 16.423ns (80.481%))
  Logic Levels:           19  (CARRY4=2 LUT3=2 LUT4=1 LUT5=7 LUT6=7)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       1.904    -0.788    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X57Y105        FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/debug_mode_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y105        FDCE (Prop_fdce_C_Q)         0.456    -0.332 f  i_ariane/i_cva6/csr_regfile_i/debug_mode_q_reg/Q
                         net (fo=93, routed)          1.198     0.866    i_ariane/i_cva6/csr_regfile_i/debug_mode_q_reg_0
    SLICE_X59Y101        LUT5 (Prop_lut5_I3_O)        0.124     0.990 f  i_ariane/i_cva6/csr_regfile_i/i___61_i_1/O
                         net (fo=10, routed)          0.746     1.736    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/ld_st_priv_lvl_csr_ex[1]
    SLICE_X58Y95         LUT5 (Prop_lut5_I1_O)        0.124     1.860 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT5_49/O
                         net (fo=2, routed)           0.447     2.307    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[34]_0
    SLICE_X55Y95         LUT6 (Prop_lut6_I2_O)        0.124     2.431 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=3, routed)           0.321     2.752    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X56Y95         LUT5 (Prop_lut5_I4_O)        0.124     2.876 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2/O
                         net (fo=170, routed)         0.456     3.332    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X56Y95         LUT5 (Prop_lut5_I0_O)        0.124     3.456 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=12, routed)          1.336     4.792    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X81Y78         LUT5 (Prop_lut5_I1_O)        0.118     4.910 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___125_i_2/O
                         net (fo=22, routed)          1.157     6.067    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[2]_1
    SLICE_X94Y71         LUT6 (Prop_lut6_I1_O)        0.326     6.393 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_hit_oh_q[1]_i_26/O
                         net (fo=1, routed)           0.452     6.845    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_hit_oh_q[0]_i_9
    SLICE_X94Y71         LUT6 (Prop_lut6_I4_O)        0.124     6.969 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_7/O
                         net (fo=3, routed)           0.690     7.659    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___139_i_44_1
    SLICE_X94Y72         LUT3 (Prop_lut3_I1_O)        0.148     7.807 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___139_i_37/O
                         net (fo=2, routed)           0.821     8.628    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___139_i_37_n_0
    SLICE_X93Y73         LUT6 (Prop_lut6_I5_O)        0.328     8.956 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___139_i_12/O
                         net (fo=1, routed)           0.000     8.956    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___139_i_12_n_0
    SLICE_X93Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.506 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___139_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.506    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___139_i_4_n_0
    SLICE_X93Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.734 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___139_i_2/CO[2]
                         net (fo=2, routed)           1.339    11.073    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/CO[0]
    SLICE_X64Y75         LUT5 (Prop_lut5_I0_O)        0.313    11.386 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_LUT5_301/O
                         net (fo=37, routed)          0.401    11.786    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_net_24
    SLICE_X64Y74         LUT6 (Prop_lut6_I5_O)        0.124    11.910 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_LUT6_43/O
                         net (fo=4, routed)           0.521    12.431    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_384
    SLICE_X64Y74         LUT4 (Prop_lut4_I3_O)        0.124    12.555 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___141/O
                         net (fo=8, routed)           0.531    13.086    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q_reg[23]
    SLICE_X64Y72         LUT5 (Prop_lut5_I0_O)        0.124    13.210 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_LUT5_333/O
                         net (fo=5, routed)           2.284    15.493    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/gen_register.d_o_reg[88][16]
    SLICE_X42Y75         LUT6 (Prop_lut6_I1_O)        0.124    15.617 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_LUT6_20/O
                         net (fo=1, routed)           0.806    16.424    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_net_22
    SLICE_X41Y76         LUT6 (Prop_lut6_I5_O)        0.124    16.548 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_LUT6_21/O
                         net (fo=24, routed)          1.811    18.358    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_net_26
    SLICE_X53Y80         LUT3 (Prop_lut3_I2_O)        0.152    18.510 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_1/O
                         net (fo=1, routed)           1.107    19.617    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_1_n_0
    SLICE_X54Y96         LDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ariane/i_cva6/csr_regfile_i/debug_mode_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[20]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.366ns  (logic 3.955ns (19.420%)  route 16.411ns (80.580%))
  Logic Levels:           19  (CARRY4=2 LUT3=1 LUT4=1 LUT5=8 LUT6=7)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       1.904    -0.788    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X57Y105        FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/debug_mode_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y105        FDCE (Prop_fdce_C_Q)         0.456    -0.332 f  i_ariane/i_cva6/csr_regfile_i/debug_mode_q_reg/Q
                         net (fo=93, routed)          1.198     0.866    i_ariane/i_cva6/csr_regfile_i/debug_mode_q_reg_0
    SLICE_X59Y101        LUT5 (Prop_lut5_I3_O)        0.124     0.990 f  i_ariane/i_cva6/csr_regfile_i/i___61_i_1/O
                         net (fo=10, routed)          0.746     1.736    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/ld_st_priv_lvl_csr_ex[1]
    SLICE_X58Y95         LUT5 (Prop_lut5_I1_O)        0.124     1.860 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT5_49/O
                         net (fo=2, routed)           0.447     2.307    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[34]_0
    SLICE_X55Y95         LUT6 (Prop_lut6_I2_O)        0.124     2.431 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=3, routed)           0.321     2.752    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X56Y95         LUT5 (Prop_lut5_I4_O)        0.124     2.876 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2/O
                         net (fo=170, routed)         0.456     3.332    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X56Y95         LUT5 (Prop_lut5_I0_O)        0.124     3.456 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=12, routed)          1.336     4.792    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X81Y78         LUT5 (Prop_lut5_I1_O)        0.118     4.910 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___125_i_2/O
                         net (fo=22, routed)          1.157     6.067    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[2]_1
    SLICE_X94Y71         LUT6 (Prop_lut6_I1_O)        0.326     6.393 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_hit_oh_q[1]_i_26/O
                         net (fo=1, routed)           0.452     6.845    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_hit_oh_q[0]_i_9
    SLICE_X94Y71         LUT6 (Prop_lut6_I4_O)        0.124     6.969 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_7/O
                         net (fo=3, routed)           0.690     7.659    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___139_i_44_1
    SLICE_X94Y72         LUT3 (Prop_lut3_I1_O)        0.148     7.807 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___139_i_37/O
                         net (fo=2, routed)           0.821     8.628    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___139_i_37_n_0
    SLICE_X93Y73         LUT6 (Prop_lut6_I5_O)        0.328     8.956 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___139_i_12/O
                         net (fo=1, routed)           0.000     8.956    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___139_i_12_n_0
    SLICE_X93Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.506 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___139_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.506    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___139_i_4_n_0
    SLICE_X93Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.734 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___139_i_2/CO[2]
                         net (fo=2, routed)           1.339    11.073    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/CO[0]
    SLICE_X64Y75         LUT5 (Prop_lut5_I0_O)        0.313    11.386 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_LUT5_301/O
                         net (fo=37, routed)          0.401    11.786    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_net_24
    SLICE_X64Y74         LUT6 (Prop_lut6_I5_O)        0.124    11.910 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_LUT6_43/O
                         net (fo=4, routed)           0.521    12.431    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_384
    SLICE_X64Y74         LUT4 (Prop_lut4_I3_O)        0.124    12.555 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___141/O
                         net (fo=8, routed)           0.531    13.086    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q_reg[23]
    SLICE_X64Y72         LUT5 (Prop_lut5_I0_O)        0.124    13.210 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_LUT5_333/O
                         net (fo=5, routed)           2.284    15.493    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/gen_register.d_o_reg[88][16]
    SLICE_X42Y75         LUT6 (Prop_lut6_I1_O)        0.124    15.617 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_LUT6_20/O
                         net (fo=1, routed)           0.806    16.424    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_net_22
    SLICE_X41Y76         LUT6 (Prop_lut6_I5_O)        0.124    16.548 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_LUT6_21/O
                         net (fo=24, routed)          1.812    18.359    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_net_26
    SLICE_X53Y80         LUT5 (Prop_lut5_I0_O)        0.124    18.483 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[20]_i_1/O
                         net (fo=1, routed)           1.095    19.578    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[20]_i_1_n_0
    SLICE_X54Y96         LDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ariane/i_cva6/csr_regfile_i/debug_mode_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.308ns  (logic 3.955ns (19.475%)  route 16.353ns (80.525%))
  Logic Levels:           19  (CARRY4=2 LUT3=1 LUT4=1 LUT5=8 LUT6=7)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       1.904    -0.788    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X57Y105        FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/debug_mode_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y105        FDCE (Prop_fdce_C_Q)         0.456    -0.332 f  i_ariane/i_cva6/csr_regfile_i/debug_mode_q_reg/Q
                         net (fo=93, routed)          1.198     0.866    i_ariane/i_cva6/csr_regfile_i/debug_mode_q_reg_0
    SLICE_X59Y101        LUT5 (Prop_lut5_I3_O)        0.124     0.990 f  i_ariane/i_cva6/csr_regfile_i/i___61_i_1/O
                         net (fo=10, routed)          0.746     1.736    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/ld_st_priv_lvl_csr_ex[1]
    SLICE_X58Y95         LUT5 (Prop_lut5_I1_O)        0.124     1.860 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT5_49/O
                         net (fo=2, routed)           0.447     2.307    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[34]_0
    SLICE_X55Y95         LUT6 (Prop_lut6_I2_O)        0.124     2.431 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=3, routed)           0.321     2.752    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X56Y95         LUT5 (Prop_lut5_I4_O)        0.124     2.876 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2/O
                         net (fo=170, routed)         0.456     3.332    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X56Y95         LUT5 (Prop_lut5_I0_O)        0.124     3.456 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=12, routed)          1.336     4.792    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X81Y78         LUT5 (Prop_lut5_I1_O)        0.118     4.910 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___125_i_2/O
                         net (fo=22, routed)          1.157     6.067    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[2]_1
    SLICE_X94Y71         LUT6 (Prop_lut6_I1_O)        0.326     6.393 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_hit_oh_q[1]_i_26/O
                         net (fo=1, routed)           0.452     6.845    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_hit_oh_q[0]_i_9
    SLICE_X94Y71         LUT6 (Prop_lut6_I4_O)        0.124     6.969 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_7/O
                         net (fo=3, routed)           0.690     7.659    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___139_i_44_1
    SLICE_X94Y72         LUT3 (Prop_lut3_I1_O)        0.148     7.807 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___139_i_37/O
                         net (fo=2, routed)           0.821     8.628    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___139_i_37_n_0
    SLICE_X93Y73         LUT6 (Prop_lut6_I5_O)        0.328     8.956 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___139_i_12/O
                         net (fo=1, routed)           0.000     8.956    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___139_i_12_n_0
    SLICE_X93Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.506 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___139_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.506    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___139_i_4_n_0
    SLICE_X93Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.734 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___139_i_2/CO[2]
                         net (fo=2, routed)           1.339    11.073    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/CO[0]
    SLICE_X64Y75         LUT5 (Prop_lut5_I0_O)        0.313    11.386 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_LUT5_301/O
                         net (fo=37, routed)          0.401    11.786    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_net_24
    SLICE_X64Y74         LUT6 (Prop_lut6_I5_O)        0.124    11.910 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_LUT6_43/O
                         net (fo=4, routed)           0.521    12.431    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_384
    SLICE_X64Y74         LUT4 (Prop_lut4_I3_O)        0.124    12.555 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___141/O
                         net (fo=8, routed)           0.531    13.086    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q_reg[23]
    SLICE_X64Y72         LUT5 (Prop_lut5_I0_O)        0.124    13.210 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_LUT5_333/O
                         net (fo=5, routed)           2.284    15.493    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/gen_register.d_o_reg[88][16]
    SLICE_X42Y75         LUT6 (Prop_lut6_I1_O)        0.124    15.617 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_LUT6_20/O
                         net (fo=1, routed)           0.806    16.424    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_net_22
    SLICE_X41Y76         LUT6 (Prop_lut6_I5_O)        0.124    16.548 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_LUT6_21/O
                         net (fo=24, routed)          1.811    18.358    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_net_26
    SLICE_X53Y80         LUT5 (Prop_lut5_I0_O)        0.124    18.482 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[23]_i_1/O
                         net (fo=1, routed)           1.038    19.520    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[23]_i_1_n_0
    SLICE_X56Y97         LDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ariane/i_cva6/csr_regfile_i/debug_mode_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.299ns  (logic 3.981ns (19.611%)  route 16.318ns (80.389%))
  Logic Levels:           19  (CARRY4=2 LUT3=2 LUT4=1 LUT5=7 LUT6=7)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       1.904    -0.788    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X57Y105        FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/debug_mode_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y105        FDCE (Prop_fdce_C_Q)         0.456    -0.332 f  i_ariane/i_cva6/csr_regfile_i/debug_mode_q_reg/Q
                         net (fo=93, routed)          1.198     0.866    i_ariane/i_cva6/csr_regfile_i/debug_mode_q_reg_0
    SLICE_X59Y101        LUT5 (Prop_lut5_I3_O)        0.124     0.990 f  i_ariane/i_cva6/csr_regfile_i/i___61_i_1/O
                         net (fo=10, routed)          0.746     1.736    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/ld_st_priv_lvl_csr_ex[1]
    SLICE_X58Y95         LUT5 (Prop_lut5_I1_O)        0.124     1.860 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT5_49/O
                         net (fo=2, routed)           0.447     2.307    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[34]_0
    SLICE_X55Y95         LUT6 (Prop_lut6_I2_O)        0.124     2.431 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=3, routed)           0.321     2.752    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X56Y95         LUT5 (Prop_lut5_I4_O)        0.124     2.876 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2/O
                         net (fo=170, routed)         0.456     3.332    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X56Y95         LUT5 (Prop_lut5_I0_O)        0.124     3.456 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=12, routed)          1.336     4.792    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X81Y78         LUT5 (Prop_lut5_I1_O)        0.118     4.910 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___125_i_2/O
                         net (fo=22, routed)          1.157     6.067    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[2]_1
    SLICE_X94Y71         LUT6 (Prop_lut6_I1_O)        0.326     6.393 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_hit_oh_q[1]_i_26/O
                         net (fo=1, routed)           0.452     6.845    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_hit_oh_q[0]_i_9
    SLICE_X94Y71         LUT6 (Prop_lut6_I4_O)        0.124     6.969 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_7/O
                         net (fo=3, routed)           0.690     7.659    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___139_i_44_1
    SLICE_X94Y72         LUT3 (Prop_lut3_I1_O)        0.148     7.807 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___139_i_37/O
                         net (fo=2, routed)           0.821     8.628    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___139_i_37_n_0
    SLICE_X93Y73         LUT6 (Prop_lut6_I5_O)        0.328     8.956 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___139_i_12/O
                         net (fo=1, routed)           0.000     8.956    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___139_i_12_n_0
    SLICE_X93Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.506 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___139_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.506    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___139_i_4_n_0
    SLICE_X93Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.734 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___139_i_2/CO[2]
                         net (fo=2, routed)           1.339    11.073    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/CO[0]
    SLICE_X64Y75         LUT5 (Prop_lut5_I0_O)        0.313    11.386 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_LUT5_301/O
                         net (fo=37, routed)          0.401    11.786    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_net_24
    SLICE_X64Y74         LUT6 (Prop_lut6_I5_O)        0.124    11.910 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_LUT6_43/O
                         net (fo=4, routed)           0.521    12.431    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_384
    SLICE_X64Y74         LUT4 (Prop_lut4_I3_O)        0.124    12.555 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___141/O
                         net (fo=8, routed)           0.531    13.086    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q_reg[23]
    SLICE_X64Y72         LUT5 (Prop_lut5_I0_O)        0.124    13.210 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_LUT5_333/O
                         net (fo=5, routed)           2.284    15.493    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/gen_register.d_o_reg[88][16]
    SLICE_X42Y75         LUT6 (Prop_lut6_I1_O)        0.124    15.617 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_LUT6_20/O
                         net (fo=1, routed)           0.806    16.424    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_net_22
    SLICE_X41Y76         LUT6 (Prop_lut6_I5_O)        0.124    16.548 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_LUT6_21/O
                         net (fo=24, routed)          1.509    18.057    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_net_26
    SLICE_X50Y78         LUT3 (Prop_lut3_I2_O)        0.150    18.207 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[24]_i_1/O
                         net (fo=1, routed)           1.305    19.511    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[24]_i_1_n_0
    SLICE_X50Y98         LDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ariane/i_cva6/csr_regfile_i/debug_mode_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.297ns  (logic 3.955ns (19.486%)  route 16.342ns (80.514%))
  Logic Levels:           19  (CARRY4=2 LUT3=1 LUT4=1 LUT5=8 LUT6=7)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       1.904    -0.788    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X57Y105        FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/debug_mode_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y105        FDCE (Prop_fdce_C_Q)         0.456    -0.332 f  i_ariane/i_cva6/csr_regfile_i/debug_mode_q_reg/Q
                         net (fo=93, routed)          1.198     0.866    i_ariane/i_cva6/csr_regfile_i/debug_mode_q_reg_0
    SLICE_X59Y101        LUT5 (Prop_lut5_I3_O)        0.124     0.990 f  i_ariane/i_cva6/csr_regfile_i/i___61_i_1/O
                         net (fo=10, routed)          0.746     1.736    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/ld_st_priv_lvl_csr_ex[1]
    SLICE_X58Y95         LUT5 (Prop_lut5_I1_O)        0.124     1.860 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT5_49/O
                         net (fo=2, routed)           0.447     2.307    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[34]_0
    SLICE_X55Y95         LUT6 (Prop_lut6_I2_O)        0.124     2.431 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=3, routed)           0.321     2.752    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X56Y95         LUT5 (Prop_lut5_I4_O)        0.124     2.876 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2/O
                         net (fo=170, routed)         0.456     3.332    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X56Y95         LUT5 (Prop_lut5_I0_O)        0.124     3.456 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=12, routed)          1.336     4.792    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X81Y78         LUT5 (Prop_lut5_I1_O)        0.118     4.910 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___125_i_2/O
                         net (fo=22, routed)          1.157     6.067    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[2]_1
    SLICE_X94Y71         LUT6 (Prop_lut6_I1_O)        0.326     6.393 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_hit_oh_q[1]_i_26/O
                         net (fo=1, routed)           0.452     6.845    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_hit_oh_q[0]_i_9
    SLICE_X94Y71         LUT6 (Prop_lut6_I4_O)        0.124     6.969 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_7/O
                         net (fo=3, routed)           0.690     7.659    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___139_i_44_1
    SLICE_X94Y72         LUT3 (Prop_lut3_I1_O)        0.148     7.807 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___139_i_37/O
                         net (fo=2, routed)           0.821     8.628    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___139_i_37_n_0
    SLICE_X93Y73         LUT6 (Prop_lut6_I5_O)        0.328     8.956 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___139_i_12/O
                         net (fo=1, routed)           0.000     8.956    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___139_i_12_n_0
    SLICE_X93Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.506 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___139_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.506    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___139_i_4_n_0
    SLICE_X93Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.734 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___139_i_2/CO[2]
                         net (fo=2, routed)           1.339    11.073    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/CO[0]
    SLICE_X64Y75         LUT5 (Prop_lut5_I0_O)        0.313    11.386 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_LUT5_301/O
                         net (fo=37, routed)          0.401    11.786    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_net_24
    SLICE_X64Y74         LUT6 (Prop_lut6_I5_O)        0.124    11.910 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_LUT6_43/O
                         net (fo=4, routed)           0.521    12.431    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_384
    SLICE_X64Y74         LUT4 (Prop_lut4_I3_O)        0.124    12.555 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___141/O
                         net (fo=8, routed)           0.531    13.086    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q_reg[23]
    SLICE_X64Y72         LUT5 (Prop_lut5_I0_O)        0.124    13.210 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_LUT5_333/O
                         net (fo=5, routed)           2.284    15.493    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/gen_register.d_o_reg[88][16]
    SLICE_X42Y75         LUT6 (Prop_lut6_I1_O)        0.124    15.617 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_LUT6_20/O
                         net (fo=1, routed)           0.806    16.424    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_net_22
    SLICE_X41Y76         LUT6 (Prop_lut6_I5_O)        0.124    16.548 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_LUT6_21/O
                         net (fo=24, routed)          1.821    18.368    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_net_26
    SLICE_X52Y80         LUT5 (Prop_lut5_I0_O)        0.124    18.492 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[17]_i_1/O
                         net (fo=1, routed)           1.016    19.508    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[17]_i_1_n_0
    SLICE_X51Y94         LDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ariane/i_cva6/csr_regfile_i/debug_mode_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.289ns  (logic 3.983ns (19.632%)  route 16.306ns (80.368%))
  Logic Levels:           19  (CARRY4=2 LUT3=2 LUT4=1 LUT5=7 LUT6=7)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       1.904    -0.788    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X57Y105        FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/debug_mode_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y105        FDCE (Prop_fdce_C_Q)         0.456    -0.332 f  i_ariane/i_cva6/csr_regfile_i/debug_mode_q_reg/Q
                         net (fo=93, routed)          1.198     0.866    i_ariane/i_cva6/csr_regfile_i/debug_mode_q_reg_0
    SLICE_X59Y101        LUT5 (Prop_lut5_I3_O)        0.124     0.990 f  i_ariane/i_cva6/csr_regfile_i/i___61_i_1/O
                         net (fo=10, routed)          0.746     1.736    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/ld_st_priv_lvl_csr_ex[1]
    SLICE_X58Y95         LUT5 (Prop_lut5_I1_O)        0.124     1.860 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT5_49/O
                         net (fo=2, routed)           0.447     2.307    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[34]_0
    SLICE_X55Y95         LUT6 (Prop_lut6_I2_O)        0.124     2.431 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=3, routed)           0.321     2.752    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X56Y95         LUT5 (Prop_lut5_I4_O)        0.124     2.876 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2/O
                         net (fo=170, routed)         0.456     3.332    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X56Y95         LUT5 (Prop_lut5_I0_O)        0.124     3.456 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=12, routed)          1.336     4.792    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X81Y78         LUT5 (Prop_lut5_I1_O)        0.118     4.910 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___125_i_2/O
                         net (fo=22, routed)          1.157     6.067    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[2]_1
    SLICE_X94Y71         LUT6 (Prop_lut6_I1_O)        0.326     6.393 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_hit_oh_q[1]_i_26/O
                         net (fo=1, routed)           0.452     6.845    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_hit_oh_q[0]_i_9
    SLICE_X94Y71         LUT6 (Prop_lut6_I4_O)        0.124     6.969 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_7/O
                         net (fo=3, routed)           0.690     7.659    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___139_i_44_1
    SLICE_X94Y72         LUT3 (Prop_lut3_I1_O)        0.148     7.807 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___139_i_37/O
                         net (fo=2, routed)           0.821     8.628    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___139_i_37_n_0
    SLICE_X93Y73         LUT6 (Prop_lut6_I5_O)        0.328     8.956 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___139_i_12/O
                         net (fo=1, routed)           0.000     8.956    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___139_i_12_n_0
    SLICE_X93Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.506 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___139_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.506    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___139_i_4_n_0
    SLICE_X93Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.734 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___139_i_2/CO[2]
                         net (fo=2, routed)           1.339    11.073    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/CO[0]
    SLICE_X64Y75         LUT5 (Prop_lut5_I0_O)        0.313    11.386 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_LUT5_301/O
                         net (fo=37, routed)          0.401    11.786    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_net_24
    SLICE_X64Y74         LUT6 (Prop_lut6_I5_O)        0.124    11.910 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_LUT6_43/O
                         net (fo=4, routed)           0.521    12.431    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_384
    SLICE_X64Y74         LUT4 (Prop_lut4_I3_O)        0.124    12.555 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___141/O
                         net (fo=8, routed)           0.531    13.086    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q_reg[23]
    SLICE_X64Y72         LUT5 (Prop_lut5_I0_O)        0.124    13.210 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_LUT5_333/O
                         net (fo=5, routed)           2.284    15.493    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/gen_register.d_o_reg[88][16]
    SLICE_X42Y75         LUT6 (Prop_lut6_I1_O)        0.124    15.617 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_LUT6_20/O
                         net (fo=1, routed)           0.806    16.424    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_net_22
    SLICE_X41Y76         LUT6 (Prop_lut6_I5_O)        0.124    16.548 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_LUT6_21/O
                         net (fo=24, routed)          1.499    18.047    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_net_26
    SLICE_X50Y78         LUT3 (Prop_lut3_I2_O)        0.152    18.199 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[26]_i_1/O
                         net (fo=1, routed)           1.302    19.500    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[26]_i_1_n_0
    SLICE_X54Y96         LDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[26]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[0][address_offset][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.367ns  (logic 0.567ns (41.491%)  route 0.800ns (58.509%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       1.462    -1.683    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/clk_out1
    SLICE_X43Y75         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[0][address_offset][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDCE (Prop_fdce_C_Q)         0.367    -1.316 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[0][address_offset][0]/Q
                         net (fo=4, routed)           0.352    -0.964    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[0][address_offset][0]
    SLICE_X43Y75         LUT3 (Prop_lut3_I1_O)        0.100    -0.864 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_LUT3/O
                         net (fo=11, routed)          0.447    -0.417    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/ldbuf_rdata[address_offset][0]
    SLICE_X48Y75         LUT6 (Prop_lut6_I0_O)        0.100    -0.317 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_LUT6_31/O
                         net (fo=1, routed)           0.000    -0.317    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/gen_register.d_o_reg[72][0]
    SLICE_X48Y75         LDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[0][address_offset][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.370ns  (logic 0.567ns (41.374%)  route 0.803ns (58.626%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       1.462    -1.683    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/clk_out1
    SLICE_X43Y75         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[0][address_offset][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDCE (Prop_fdce_C_Q)         0.367    -1.316 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[0][address_offset][0]/Q
                         net (fo=4, routed)           0.352    -0.964    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[0][address_offset][0]
    SLICE_X43Y75         LUT3 (Prop_lut3_I1_O)        0.100    -0.864 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_LUT3/O
                         net (fo=11, routed)          0.451    -0.413    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/ldbuf_rdata[address_offset][0]
    SLICE_X47Y74         LUT6 (Prop_lut6_I0_O)        0.100    -0.313 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_LUT6_33/O
                         net (fo=1, routed)           0.000    -0.313    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/gen_register.d_o_reg[72][2]
    SLICE_X47Y74         LDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[0][operation][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.520ns  (logic 0.718ns (47.241%)  route 0.802ns (52.759%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       1.465    -1.680    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/clk_out1
    SLICE_X38Y77         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[0][operation][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y77         FDCE (Prop_fdce_C_Q)         0.418    -1.262 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[0][operation][0]/Q
                         net (fo=3, routed)           0.232    -1.031    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[0][operation][0]
    SLICE_X39Y77         LUT3 (Prop_lut3_I2_O)        0.100    -0.931 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_15/O
                         net (fo=4, routed)           0.160    -0.771    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_rdata[operation]__26[0]
    SLICE_X39Y77         LUT6 (Prop_lut6_I1_O)        0.100    -0.671 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_LUT6_15/O
                         net (fo=8, routed)           0.411    -0.260    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_net_25
    SLICE_X46Y77         LUT4 (Prop_lut4_I0_O)        0.100    -0.160 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_LUT4_8/O
                         net (fo=1, routed)           0.000    -0.160    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[8]_i_1_n_0
    SLICE_X46Y77         LDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[0][address_offset][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.626ns  (logic 0.567ns (34.880%)  route 1.059ns (65.120%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       1.462    -1.683    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/clk_out1
    SLICE_X43Y75         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[0][address_offset][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDCE (Prop_fdce_C_Q)         0.367    -1.316 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[0][address_offset][0]/Q
                         net (fo=4, routed)           0.352    -0.964    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[0][address_offset][0]
    SLICE_X43Y75         LUT3 (Prop_lut3_I1_O)        0.100    -0.864 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_LUT3/O
                         net (fo=11, routed)          0.706    -0.158    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/ldbuf_rdata[address_offset][0]
    SLICE_X51Y76         LUT6 (Prop_lut6_I0_O)        0.100    -0.058 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_LUT6_35/O
                         net (fo=1, routed)           0.000    -0.058    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/gen_register.d_o_reg[72][4]
    SLICE_X51Y76         LDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[1][address_offset][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.720ns  (logic 0.718ns (41.747%)  route 1.002ns (58.253%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       1.462    -1.683    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/clk_out1
    SLICE_X42Y75         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[1][address_offset][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDCE (Prop_fdce_C_Q)         0.418    -1.265 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[1][address_offset][1]/Q
                         net (fo=5, routed)           0.158    -1.107    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[1][address_offset][1]
    SLICE_X43Y75         LUT5 (Prop_lut5_I4_O)        0.100    -1.007 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_LUT5_8/O
                         net (fo=9, routed)           0.706    -0.301    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_net_23
    SLICE_X50Y75         LUT4 (Prop_lut4_I3_O)        0.100    -0.201 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_LUT4_3/O
                         net (fo=1, routed)           0.138    -0.063    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_net_27
    SLICE_X50Y75         LUT6 (Prop_lut6_I5_O)        0.100     0.037 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_LUT6_23/O
                         net (fo=1, routed)           0.000     0.037    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[11]_i_1_n_0
    SLICE_X50Y75         LDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[1].i_bht_ram/mem_reg_0_63_1_1/DP/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][taken]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.615ns  (logic 0.386ns (62.738%)  route 0.229ns (37.262%))
  Logic Levels:           0  
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       0.658    -0.549    bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[1].i_bht_ram/mem_reg_0_63_1_1/WCLK
    SLICE_X30Y103        RAMD64E                                      r  bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[1].i_bht_ram/mem_reg_0_63_1_1/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y103        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.386    -0.163 r  bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[1].i_bht_ram/mem_reg_0_63_1_1/DP/O
                         net (fo=1, routed)           0.229     0.066    i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_ram_rdata_0[2]
    SLICE_X31Y103        LDCE                                         r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][taken]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[1][address_offset][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.759ns  (logic 0.618ns (35.127%)  route 1.141ns (64.873%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       1.462    -1.683    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/clk_out1
    SLICE_X42Y75         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[1][address_offset][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDCE (Prop_fdce_C_Q)         0.418    -1.265 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[1][address_offset][0]/Q
                         net (fo=4, routed)           0.238    -1.027    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[1][address_offset][0]
    SLICE_X43Y75         LUT5 (Prop_lut5_I4_O)        0.100    -0.927 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[15]_i_7/O
                         net (fo=8, routed)           0.903    -0.024    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[15]_i_7_n_0
    SLICE_X51Y76         LUT6 (Prop_lut6_I1_O)        0.100     0.076 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_LUT6_25/O
                         net (fo=1, routed)           0.000     0.076    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[13]_i_1_n_0
    SLICE_X51Y76         LDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[1].i_bht_ram/mem_reg_0_63_2_2/DP/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][valid]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.625ns  (logic 0.386ns (61.770%)  route 0.239ns (38.230%))
  Logic Levels:           0  
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       0.659    -0.548    bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[1].i_bht_ram/mem_reg_0_63_2_2/WCLK
    SLICE_X30Y102        RAMD64E                                      r  bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[1].i_bht_ram/mem_reg_0_63_2_2/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y102        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.386    -0.162 r  bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[1].i_bht_ram/mem_reg_0_63_2_2/DP/O
                         net (fo=1, routed)           0.239     0.077    i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_ram_rdata_0[3]
    SLICE_X32Y101        LDCE                                         r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][valid]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[0][address_offset][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.767ns  (logic 0.567ns (32.089%)  route 1.200ns (67.911%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       1.462    -1.683    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/clk_out1
    SLICE_X43Y75         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[0][address_offset][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDCE (Prop_fdce_C_Q)         0.367    -1.316 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[0][address_offset][0]/Q
                         net (fo=4, routed)           0.352    -0.964    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[0][address_offset][0]
    SLICE_X43Y75         LUT3 (Prop_lut3_I1_O)        0.100    -0.864 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_LUT3/O
                         net (fo=11, routed)          0.848    -0.016    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/ldbuf_rdata[address_offset][0]
    SLICE_X50Y75         LUT6 (Prop_lut6_I0_O)        0.100     0.084 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_LUT6_34/O
                         net (fo=1, routed)           0.000     0.084    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/gen_register.d_o_reg[72][3]
    SLICE_X50Y75         LDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[0].i_bht_ram/mem_reg_0_63_1_1/DP/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[0][taken]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.709ns  (logic 0.386ns (54.460%)  route 0.323ns (45.540%))
  Logic Levels:           0  
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       0.656    -0.551    bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[0].i_bht_ram/mem_reg_0_63_1_1/WCLK
    SLICE_X26Y101        RAMD64E                                      r  bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[0].i_bht_ram/mem_reg_0_63_1_1/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y101        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.386    -0.165 r  bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[0].i_bht_ram/mem_reg_0_63_1_1/DP/O
                         net (fo=1, routed)           0.323     0.158    i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_ram_rdata_0[0]
    SLICE_X31Y101        LDCE                                         r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[0][taken]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_xlnx_clk_gen
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_xlnx_clk_gen'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.287ns  (logic 0.101ns (2.356%)  route 4.186ns (97.644%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_xlnx_clk_gen fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     5.475 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     6.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.759    -0.999 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.206     1.207    i_xlnx_clk_gen/inst/clkfbout_xlnx_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.308 f  i_xlnx_clk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           1.980     3.288    i_xlnx_clk_gen/inst/clkfbout_buf_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_xlnx_clk_gen'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.873ns  (logic 0.091ns (2.349%)  route 3.782ns (97.651%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clkfbout_xlnx_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           1.770    -1.375    i_xlnx_clk_gen/inst/clkfbout_buf_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_xlnx_clk_gen

Max Delay          2648 Endpoints
Min Delay          2648 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][valid]/G
                            (positive level-sensitive latch)
  Destination:            i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[1][5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.223ns  (logic 3.333ns (21.895%)  route 11.890ns (78.105%))
  Logic Levels:           16  (LDCE=1 LUT2=1 LUT4=3 LUT5=3 LUT6=8)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        LDCE                         0.000     0.000 r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][valid]/G
    SLICE_X32Y101        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][valid]/Q
                         net (fo=4, routed)           1.069     1.694    i_ariane/i_cva6/i_frontend/bht_gen.i_bht/bht_prediction[1][valid]
    SLICE_X31Y100        LUT5 (Prop_lut5_I3_O)        0.124     1.818 r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/mem_reg_0_3_30_35_i_16/O
                         net (fo=2, routed)           1.081     2.900    i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q[12]_i_10_0
    SLICE_X31Y99         LUT6 (Prop_lut6_I3_O)        0.124     3.024 r  i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_30_35_i_12/O
                         net (fo=2, routed)           0.811     3.835    i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_30_35_i_12_n_0
    SLICE_X34Y100        LUT2 (Prop_lut2_I1_O)        0.119     3.954 f  i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q[31]_i_10/O
                         net (fo=43, routed)          1.214     5.168    i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q[31]_i_10_n_0
    SLICE_X34Y111        LUT5 (Prop_lut5_I2_O)        0.381     5.549 r  i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_0_5_i_12/O
                         net (fo=1, routed)           0.467     6.016    i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/mem_reg_0_3_0_5_i_10__0
    SLICE_X34Y112        LUT4 (Prop_lut4_I3_O)        0.320     6.336 r  i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/mem_reg_0_3_0_5_i_10__1/O
                         net (fo=6, routed)           0.651     6.987    i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_0_5_i_11__0
    SLICE_X33Y111        LUT6 (Prop_lut6_I1_O)        0.328     7.315 r  i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_0_5_i_10__0/O
                         net (fo=2, routed)           0.320     7.636    i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/gen_fpga_queue.fifo_ram/issue_q_reg[sbe][bp][predict_address][1]_2
    SLICE_X34Y111        LUT4 (Prop_lut4_I3_O)        0.124     7.760 f  i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/gen_fpga_queue.fifo_ram/mem_reg_0_3_0_5_i_11__0/O
                         net (fo=8, routed)           0.210     7.969    i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_1
    SLICE_X34Y111        LUT6 (Prop_lut6_I0_O)        0.124     8.093 r  i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/i___2_i_9/O
                         net (fo=64, routed)          1.282     9.375    i_ariane/i_cva6/i_frontend/i_instr_realign/unaligned_q_reg_rep__0_1
    SLICE_X51Y100        LUT6 (Prop_lut6_I3_O)        0.124     9.499 f  i_ariane/i_cva6/i_frontend/i_instr_realign/i___2_i_2__0/O
                         net (fo=8, routed)           0.450     9.949    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_if_cache[kill_s2]
    SLICE_X52Y100        LUT5 (Prop_lut5_I0_O)        0.124    10.073 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/cmp_en_q_i_2/O
                         net (fo=2, routed)           0.452    10.525    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/cmp_en_q_i_2_n_0
    SLICE_X53Y100        LUT4 (Prop_lut4_I3_O)        0.118    10.643 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___193_i_2/O
                         net (fo=3, routed)           0.574    11.217    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_adapter_data_req
    SLICE_X58Y100        LUT6 (Prop_lut6_I0_O)        0.326    11.543 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/generic_counter_q[6][63]_i_21/O
                         net (fo=6, routed)           1.200    12.743    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/icache_miss_cache_perf
    SLICE_X87Y110        LUT6 (Prop_lut6_I3_O)        0.124    12.867 f  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[1][63]_i_10/O
                         net (fo=1, routed)           0.565    13.432    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[1][63]_i_10_n_0
    SLICE_X88Y112        LUT6 (Prop_lut6_I3_O)        0.124    13.556 r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[1][63]_i_3/O
                         net (fo=2, routed)           0.690    14.247    i_ariane/i_cva6/csr_regfile_i/generic_counter_q_reg[1][0]
    SLICE_X93Y112        LUT6 (Prop_lut6_I0_O)        0.124    14.371 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_337/O
                         net (fo=32, routed)          0.852    15.223    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[1][32]_1[0]
    SLICE_X94Y108        FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[1][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       1.781    -1.364    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/clk_out1
    SLICE_X94Y108        FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[1][5]/C

Slack:                    inf
  Source:                 i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][valid]/G
                            (positive level-sensitive latch)
  Destination:            i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[5][33]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.178ns  (logic 3.333ns (21.960%)  route 11.845ns (78.040%))
  Logic Levels:           16  (LDCE=1 LUT2=1 LUT4=3 LUT5=3 LUT6=8)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        LDCE                         0.000     0.000 r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][valid]/G
    SLICE_X32Y101        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][valid]/Q
                         net (fo=4, routed)           1.069     1.694    i_ariane/i_cva6/i_frontend/bht_gen.i_bht/bht_prediction[1][valid]
    SLICE_X31Y100        LUT5 (Prop_lut5_I3_O)        0.124     1.818 r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/mem_reg_0_3_30_35_i_16/O
                         net (fo=2, routed)           1.081     2.900    i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q[12]_i_10_0
    SLICE_X31Y99         LUT6 (Prop_lut6_I3_O)        0.124     3.024 r  i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_30_35_i_12/O
                         net (fo=2, routed)           0.811     3.835    i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_30_35_i_12_n_0
    SLICE_X34Y100        LUT2 (Prop_lut2_I1_O)        0.119     3.954 f  i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q[31]_i_10/O
                         net (fo=43, routed)          1.214     5.168    i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q[31]_i_10_n_0
    SLICE_X34Y111        LUT5 (Prop_lut5_I2_O)        0.381     5.549 r  i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_0_5_i_12/O
                         net (fo=1, routed)           0.467     6.016    i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/mem_reg_0_3_0_5_i_10__0
    SLICE_X34Y112        LUT4 (Prop_lut4_I3_O)        0.320     6.336 r  i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/mem_reg_0_3_0_5_i_10__1/O
                         net (fo=6, routed)           0.651     6.987    i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_0_5_i_11__0
    SLICE_X33Y111        LUT6 (Prop_lut6_I1_O)        0.328     7.315 r  i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_0_5_i_10__0/O
                         net (fo=2, routed)           0.320     7.636    i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/gen_fpga_queue.fifo_ram/issue_q_reg[sbe][bp][predict_address][1]_2
    SLICE_X34Y111        LUT4 (Prop_lut4_I3_O)        0.124     7.760 f  i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/gen_fpga_queue.fifo_ram/mem_reg_0_3_0_5_i_11__0/O
                         net (fo=8, routed)           0.210     7.969    i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_1
    SLICE_X34Y111        LUT6 (Prop_lut6_I0_O)        0.124     8.093 r  i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/i___2_i_9/O
                         net (fo=64, routed)          1.282     9.375    i_ariane/i_cva6/i_frontend/i_instr_realign/unaligned_q_reg_rep__0_1
    SLICE_X51Y100        LUT6 (Prop_lut6_I3_O)        0.124     9.499 f  i_ariane/i_cva6/i_frontend/i_instr_realign/i___2_i_2__0/O
                         net (fo=8, routed)           0.450     9.949    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_if_cache[kill_s2]
    SLICE_X52Y100        LUT5 (Prop_lut5_I0_O)        0.124    10.073 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/cmp_en_q_i_2/O
                         net (fo=2, routed)           0.452    10.525    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/cmp_en_q_i_2_n_0
    SLICE_X53Y100        LUT4 (Prop_lut4_I3_O)        0.118    10.643 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___193_i_2/O
                         net (fo=3, routed)           0.574    11.217    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_adapter_data_req
    SLICE_X58Y100        LUT6 (Prop_lut6_I0_O)        0.326    11.543 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/generic_counter_q[6][63]_i_21/O
                         net (fo=6, routed)           1.313    12.856    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/icache_miss_cache_perf
    SLICE_X87Y111        LUT6 (Prop_lut6_I3_O)        0.124    12.980 f  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[5][63]_i_13/O
                         net (fo=1, routed)           0.438    13.418    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[5][63]_i_13_n_0
    SLICE_X88Y113        LUT6 (Prop_lut6_I3_O)        0.124    13.542 r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[5][63]_i_4/O
                         net (fo=2, routed)           0.690    14.232    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q_reg[5][32]_0
    SLICE_X93Y113        LUT6 (Prop_lut6_I2_O)        0.124    14.356 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q[5][63]_i_1/O
                         net (fo=32, routed)          0.822    15.178    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[5][32]_3[1]
    SLICE_X93Y108        FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[5][33]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       1.779    -1.366    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/clk_out1
    SLICE_X93Y108        FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[5][33]/C

Slack:                    inf
  Source:                 i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][valid]/G
                            (positive level-sensitive latch)
  Destination:            i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[5][40]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.178ns  (logic 3.333ns (21.960%)  route 11.845ns (78.040%))
  Logic Levels:           16  (LDCE=1 LUT2=1 LUT4=3 LUT5=3 LUT6=8)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        LDCE                         0.000     0.000 r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][valid]/G
    SLICE_X32Y101        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][valid]/Q
                         net (fo=4, routed)           1.069     1.694    i_ariane/i_cva6/i_frontend/bht_gen.i_bht/bht_prediction[1][valid]
    SLICE_X31Y100        LUT5 (Prop_lut5_I3_O)        0.124     1.818 r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/mem_reg_0_3_30_35_i_16/O
                         net (fo=2, routed)           1.081     2.900    i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q[12]_i_10_0
    SLICE_X31Y99         LUT6 (Prop_lut6_I3_O)        0.124     3.024 r  i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_30_35_i_12/O
                         net (fo=2, routed)           0.811     3.835    i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_30_35_i_12_n_0
    SLICE_X34Y100        LUT2 (Prop_lut2_I1_O)        0.119     3.954 f  i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q[31]_i_10/O
                         net (fo=43, routed)          1.214     5.168    i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q[31]_i_10_n_0
    SLICE_X34Y111        LUT5 (Prop_lut5_I2_O)        0.381     5.549 r  i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_0_5_i_12/O
                         net (fo=1, routed)           0.467     6.016    i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/mem_reg_0_3_0_5_i_10__0
    SLICE_X34Y112        LUT4 (Prop_lut4_I3_O)        0.320     6.336 r  i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/mem_reg_0_3_0_5_i_10__1/O
                         net (fo=6, routed)           0.651     6.987    i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_0_5_i_11__0
    SLICE_X33Y111        LUT6 (Prop_lut6_I1_O)        0.328     7.315 r  i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_0_5_i_10__0/O
                         net (fo=2, routed)           0.320     7.636    i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/gen_fpga_queue.fifo_ram/issue_q_reg[sbe][bp][predict_address][1]_2
    SLICE_X34Y111        LUT4 (Prop_lut4_I3_O)        0.124     7.760 f  i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/gen_fpga_queue.fifo_ram/mem_reg_0_3_0_5_i_11__0/O
                         net (fo=8, routed)           0.210     7.969    i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_1
    SLICE_X34Y111        LUT6 (Prop_lut6_I0_O)        0.124     8.093 r  i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/i___2_i_9/O
                         net (fo=64, routed)          1.282     9.375    i_ariane/i_cva6/i_frontend/i_instr_realign/unaligned_q_reg_rep__0_1
    SLICE_X51Y100        LUT6 (Prop_lut6_I3_O)        0.124     9.499 f  i_ariane/i_cva6/i_frontend/i_instr_realign/i___2_i_2__0/O
                         net (fo=8, routed)           0.450     9.949    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_if_cache[kill_s2]
    SLICE_X52Y100        LUT5 (Prop_lut5_I0_O)        0.124    10.073 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/cmp_en_q_i_2/O
                         net (fo=2, routed)           0.452    10.525    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/cmp_en_q_i_2_n_0
    SLICE_X53Y100        LUT4 (Prop_lut4_I3_O)        0.118    10.643 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___193_i_2/O
                         net (fo=3, routed)           0.574    11.217    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_adapter_data_req
    SLICE_X58Y100        LUT6 (Prop_lut6_I0_O)        0.326    11.543 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/generic_counter_q[6][63]_i_21/O
                         net (fo=6, routed)           1.313    12.856    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/icache_miss_cache_perf
    SLICE_X87Y111        LUT6 (Prop_lut6_I3_O)        0.124    12.980 f  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[5][63]_i_13/O
                         net (fo=1, routed)           0.438    13.418    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[5][63]_i_13_n_0
    SLICE_X88Y113        LUT6 (Prop_lut6_I3_O)        0.124    13.542 r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[5][63]_i_4/O
                         net (fo=2, routed)           0.690    14.232    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q_reg[5][32]_0
    SLICE_X93Y113        LUT6 (Prop_lut6_I2_O)        0.124    14.356 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q[5][63]_i_1/O
                         net (fo=32, routed)          0.822    15.178    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[5][32]_3[1]
    SLICE_X93Y108        FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[5][40]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       1.779    -1.366    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/clk_out1
    SLICE_X93Y108        FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[5][40]/C

Slack:                    inf
  Source:                 i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][valid]/G
                            (positive level-sensitive latch)
  Destination:            i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[5][49]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.149ns  (logic 3.333ns (22.001%)  route 11.816ns (77.999%))
  Logic Levels:           16  (LDCE=1 LUT2=1 LUT4=3 LUT5=3 LUT6=8)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        LDCE                         0.000     0.000 r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][valid]/G
    SLICE_X32Y101        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][valid]/Q
                         net (fo=4, routed)           1.069     1.694    i_ariane/i_cva6/i_frontend/bht_gen.i_bht/bht_prediction[1][valid]
    SLICE_X31Y100        LUT5 (Prop_lut5_I3_O)        0.124     1.818 r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/mem_reg_0_3_30_35_i_16/O
                         net (fo=2, routed)           1.081     2.900    i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q[12]_i_10_0
    SLICE_X31Y99         LUT6 (Prop_lut6_I3_O)        0.124     3.024 r  i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_30_35_i_12/O
                         net (fo=2, routed)           0.811     3.835    i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_30_35_i_12_n_0
    SLICE_X34Y100        LUT2 (Prop_lut2_I1_O)        0.119     3.954 f  i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q[31]_i_10/O
                         net (fo=43, routed)          1.214     5.168    i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q[31]_i_10_n_0
    SLICE_X34Y111        LUT5 (Prop_lut5_I2_O)        0.381     5.549 r  i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_0_5_i_12/O
                         net (fo=1, routed)           0.467     6.016    i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/mem_reg_0_3_0_5_i_10__0
    SLICE_X34Y112        LUT4 (Prop_lut4_I3_O)        0.320     6.336 r  i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/mem_reg_0_3_0_5_i_10__1/O
                         net (fo=6, routed)           0.651     6.987    i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_0_5_i_11__0
    SLICE_X33Y111        LUT6 (Prop_lut6_I1_O)        0.328     7.315 r  i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_0_5_i_10__0/O
                         net (fo=2, routed)           0.320     7.636    i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/gen_fpga_queue.fifo_ram/issue_q_reg[sbe][bp][predict_address][1]_2
    SLICE_X34Y111        LUT4 (Prop_lut4_I3_O)        0.124     7.760 f  i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/gen_fpga_queue.fifo_ram/mem_reg_0_3_0_5_i_11__0/O
                         net (fo=8, routed)           0.210     7.969    i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_1
    SLICE_X34Y111        LUT6 (Prop_lut6_I0_O)        0.124     8.093 r  i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/i___2_i_9/O
                         net (fo=64, routed)          1.282     9.375    i_ariane/i_cva6/i_frontend/i_instr_realign/unaligned_q_reg_rep__0_1
    SLICE_X51Y100        LUT6 (Prop_lut6_I3_O)        0.124     9.499 f  i_ariane/i_cva6/i_frontend/i_instr_realign/i___2_i_2__0/O
                         net (fo=8, routed)           0.450     9.949    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_if_cache[kill_s2]
    SLICE_X52Y100        LUT5 (Prop_lut5_I0_O)        0.124    10.073 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/cmp_en_q_i_2/O
                         net (fo=2, routed)           0.452    10.525    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/cmp_en_q_i_2_n_0
    SLICE_X53Y100        LUT4 (Prop_lut4_I3_O)        0.118    10.643 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___193_i_2/O
                         net (fo=3, routed)           0.574    11.217    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_adapter_data_req
    SLICE_X58Y100        LUT6 (Prop_lut6_I0_O)        0.326    11.543 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/generic_counter_q[6][63]_i_21/O
                         net (fo=6, routed)           1.313    12.856    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/icache_miss_cache_perf
    SLICE_X87Y111        LUT6 (Prop_lut6_I3_O)        0.124    12.980 f  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[5][63]_i_13/O
                         net (fo=1, routed)           0.438    13.418    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[5][63]_i_13_n_0
    SLICE_X88Y113        LUT6 (Prop_lut6_I3_O)        0.124    13.542 r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[5][63]_i_4/O
                         net (fo=2, routed)           0.690    14.232    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q_reg[5][32]_0
    SLICE_X93Y113        LUT6 (Prop_lut6_I2_O)        0.124    14.356 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q[5][63]_i_1/O
                         net (fo=32, routed)          0.793    15.149    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[5][32]_3[1]
    SLICE_X93Y118        FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[5][49]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       1.770    -1.375    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/clk_out1
    SLICE_X93Y118        FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[5][49]/C

Slack:                    inf
  Source:                 i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][valid]/G
                            (positive level-sensitive latch)
  Destination:            i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[5][51]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.149ns  (logic 3.333ns (22.001%)  route 11.816ns (77.999%))
  Logic Levels:           16  (LDCE=1 LUT2=1 LUT4=3 LUT5=3 LUT6=8)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        LDCE                         0.000     0.000 r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][valid]/G
    SLICE_X32Y101        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][valid]/Q
                         net (fo=4, routed)           1.069     1.694    i_ariane/i_cva6/i_frontend/bht_gen.i_bht/bht_prediction[1][valid]
    SLICE_X31Y100        LUT5 (Prop_lut5_I3_O)        0.124     1.818 r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/mem_reg_0_3_30_35_i_16/O
                         net (fo=2, routed)           1.081     2.900    i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q[12]_i_10_0
    SLICE_X31Y99         LUT6 (Prop_lut6_I3_O)        0.124     3.024 r  i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_30_35_i_12/O
                         net (fo=2, routed)           0.811     3.835    i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_30_35_i_12_n_0
    SLICE_X34Y100        LUT2 (Prop_lut2_I1_O)        0.119     3.954 f  i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q[31]_i_10/O
                         net (fo=43, routed)          1.214     5.168    i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q[31]_i_10_n_0
    SLICE_X34Y111        LUT5 (Prop_lut5_I2_O)        0.381     5.549 r  i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_0_5_i_12/O
                         net (fo=1, routed)           0.467     6.016    i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/mem_reg_0_3_0_5_i_10__0
    SLICE_X34Y112        LUT4 (Prop_lut4_I3_O)        0.320     6.336 r  i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/mem_reg_0_3_0_5_i_10__1/O
                         net (fo=6, routed)           0.651     6.987    i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_0_5_i_11__0
    SLICE_X33Y111        LUT6 (Prop_lut6_I1_O)        0.328     7.315 r  i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_0_5_i_10__0/O
                         net (fo=2, routed)           0.320     7.636    i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/gen_fpga_queue.fifo_ram/issue_q_reg[sbe][bp][predict_address][1]_2
    SLICE_X34Y111        LUT4 (Prop_lut4_I3_O)        0.124     7.760 f  i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/gen_fpga_queue.fifo_ram/mem_reg_0_3_0_5_i_11__0/O
                         net (fo=8, routed)           0.210     7.969    i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_1
    SLICE_X34Y111        LUT6 (Prop_lut6_I0_O)        0.124     8.093 r  i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/i___2_i_9/O
                         net (fo=64, routed)          1.282     9.375    i_ariane/i_cva6/i_frontend/i_instr_realign/unaligned_q_reg_rep__0_1
    SLICE_X51Y100        LUT6 (Prop_lut6_I3_O)        0.124     9.499 f  i_ariane/i_cva6/i_frontend/i_instr_realign/i___2_i_2__0/O
                         net (fo=8, routed)           0.450     9.949    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_if_cache[kill_s2]
    SLICE_X52Y100        LUT5 (Prop_lut5_I0_O)        0.124    10.073 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/cmp_en_q_i_2/O
                         net (fo=2, routed)           0.452    10.525    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/cmp_en_q_i_2_n_0
    SLICE_X53Y100        LUT4 (Prop_lut4_I3_O)        0.118    10.643 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___193_i_2/O
                         net (fo=3, routed)           0.574    11.217    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_adapter_data_req
    SLICE_X58Y100        LUT6 (Prop_lut6_I0_O)        0.326    11.543 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/generic_counter_q[6][63]_i_21/O
                         net (fo=6, routed)           1.313    12.856    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/icache_miss_cache_perf
    SLICE_X87Y111        LUT6 (Prop_lut6_I3_O)        0.124    12.980 f  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[5][63]_i_13/O
                         net (fo=1, routed)           0.438    13.418    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[5][63]_i_13_n_0
    SLICE_X88Y113        LUT6 (Prop_lut6_I3_O)        0.124    13.542 r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[5][63]_i_4/O
                         net (fo=2, routed)           0.690    14.232    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q_reg[5][32]_0
    SLICE_X93Y113        LUT6 (Prop_lut6_I2_O)        0.124    14.356 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q[5][63]_i_1/O
                         net (fo=32, routed)          0.793    15.149    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[5][32]_3[1]
    SLICE_X93Y118        FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[5][51]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       1.770    -1.375    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/clk_out1
    SLICE_X93Y118        FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[5][51]/C

Slack:                    inf
  Source:                 i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][valid]/G
                            (positive level-sensitive latch)
  Destination:            i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[5][55]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.149ns  (logic 3.333ns (22.001%)  route 11.816ns (77.999%))
  Logic Levels:           16  (LDCE=1 LUT2=1 LUT4=3 LUT5=3 LUT6=8)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        LDCE                         0.000     0.000 r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][valid]/G
    SLICE_X32Y101        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][valid]/Q
                         net (fo=4, routed)           1.069     1.694    i_ariane/i_cva6/i_frontend/bht_gen.i_bht/bht_prediction[1][valid]
    SLICE_X31Y100        LUT5 (Prop_lut5_I3_O)        0.124     1.818 r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/mem_reg_0_3_30_35_i_16/O
                         net (fo=2, routed)           1.081     2.900    i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q[12]_i_10_0
    SLICE_X31Y99         LUT6 (Prop_lut6_I3_O)        0.124     3.024 r  i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_30_35_i_12/O
                         net (fo=2, routed)           0.811     3.835    i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_30_35_i_12_n_0
    SLICE_X34Y100        LUT2 (Prop_lut2_I1_O)        0.119     3.954 f  i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q[31]_i_10/O
                         net (fo=43, routed)          1.214     5.168    i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q[31]_i_10_n_0
    SLICE_X34Y111        LUT5 (Prop_lut5_I2_O)        0.381     5.549 r  i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_0_5_i_12/O
                         net (fo=1, routed)           0.467     6.016    i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/mem_reg_0_3_0_5_i_10__0
    SLICE_X34Y112        LUT4 (Prop_lut4_I3_O)        0.320     6.336 r  i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/mem_reg_0_3_0_5_i_10__1/O
                         net (fo=6, routed)           0.651     6.987    i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_0_5_i_11__0
    SLICE_X33Y111        LUT6 (Prop_lut6_I1_O)        0.328     7.315 r  i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_0_5_i_10__0/O
                         net (fo=2, routed)           0.320     7.636    i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/gen_fpga_queue.fifo_ram/issue_q_reg[sbe][bp][predict_address][1]_2
    SLICE_X34Y111        LUT4 (Prop_lut4_I3_O)        0.124     7.760 f  i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/gen_fpga_queue.fifo_ram/mem_reg_0_3_0_5_i_11__0/O
                         net (fo=8, routed)           0.210     7.969    i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_1
    SLICE_X34Y111        LUT6 (Prop_lut6_I0_O)        0.124     8.093 r  i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/i___2_i_9/O
                         net (fo=64, routed)          1.282     9.375    i_ariane/i_cva6/i_frontend/i_instr_realign/unaligned_q_reg_rep__0_1
    SLICE_X51Y100        LUT6 (Prop_lut6_I3_O)        0.124     9.499 f  i_ariane/i_cva6/i_frontend/i_instr_realign/i___2_i_2__0/O
                         net (fo=8, routed)           0.450     9.949    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_if_cache[kill_s2]
    SLICE_X52Y100        LUT5 (Prop_lut5_I0_O)        0.124    10.073 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/cmp_en_q_i_2/O
                         net (fo=2, routed)           0.452    10.525    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/cmp_en_q_i_2_n_0
    SLICE_X53Y100        LUT4 (Prop_lut4_I3_O)        0.118    10.643 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___193_i_2/O
                         net (fo=3, routed)           0.574    11.217    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_adapter_data_req
    SLICE_X58Y100        LUT6 (Prop_lut6_I0_O)        0.326    11.543 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/generic_counter_q[6][63]_i_21/O
                         net (fo=6, routed)           1.313    12.856    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/icache_miss_cache_perf
    SLICE_X87Y111        LUT6 (Prop_lut6_I3_O)        0.124    12.980 f  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[5][63]_i_13/O
                         net (fo=1, routed)           0.438    13.418    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[5][63]_i_13_n_0
    SLICE_X88Y113        LUT6 (Prop_lut6_I3_O)        0.124    13.542 r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[5][63]_i_4/O
                         net (fo=2, routed)           0.690    14.232    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q_reg[5][32]_0
    SLICE_X93Y113        LUT6 (Prop_lut6_I2_O)        0.124    14.356 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q[5][63]_i_1/O
                         net (fo=32, routed)          0.793    15.149    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[5][32]_3[1]
    SLICE_X93Y118        FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[5][55]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       1.770    -1.375    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/clk_out1
    SLICE_X93Y118        FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[5][55]/C

Slack:                    inf
  Source:                 i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][valid]/G
                            (positive level-sensitive latch)
  Destination:            i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[5][61]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.149ns  (logic 3.333ns (22.001%)  route 11.816ns (77.999%))
  Logic Levels:           16  (LDCE=1 LUT2=1 LUT4=3 LUT5=3 LUT6=8)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        LDCE                         0.000     0.000 r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][valid]/G
    SLICE_X32Y101        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][valid]/Q
                         net (fo=4, routed)           1.069     1.694    i_ariane/i_cva6/i_frontend/bht_gen.i_bht/bht_prediction[1][valid]
    SLICE_X31Y100        LUT5 (Prop_lut5_I3_O)        0.124     1.818 r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/mem_reg_0_3_30_35_i_16/O
                         net (fo=2, routed)           1.081     2.900    i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q[12]_i_10_0
    SLICE_X31Y99         LUT6 (Prop_lut6_I3_O)        0.124     3.024 r  i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_30_35_i_12/O
                         net (fo=2, routed)           0.811     3.835    i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_30_35_i_12_n_0
    SLICE_X34Y100        LUT2 (Prop_lut2_I1_O)        0.119     3.954 f  i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q[31]_i_10/O
                         net (fo=43, routed)          1.214     5.168    i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q[31]_i_10_n_0
    SLICE_X34Y111        LUT5 (Prop_lut5_I2_O)        0.381     5.549 r  i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_0_5_i_12/O
                         net (fo=1, routed)           0.467     6.016    i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/mem_reg_0_3_0_5_i_10__0
    SLICE_X34Y112        LUT4 (Prop_lut4_I3_O)        0.320     6.336 r  i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/mem_reg_0_3_0_5_i_10__1/O
                         net (fo=6, routed)           0.651     6.987    i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_0_5_i_11__0
    SLICE_X33Y111        LUT6 (Prop_lut6_I1_O)        0.328     7.315 r  i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_0_5_i_10__0/O
                         net (fo=2, routed)           0.320     7.636    i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/gen_fpga_queue.fifo_ram/issue_q_reg[sbe][bp][predict_address][1]_2
    SLICE_X34Y111        LUT4 (Prop_lut4_I3_O)        0.124     7.760 f  i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/gen_fpga_queue.fifo_ram/mem_reg_0_3_0_5_i_11__0/O
                         net (fo=8, routed)           0.210     7.969    i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_1
    SLICE_X34Y111        LUT6 (Prop_lut6_I0_O)        0.124     8.093 r  i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/i___2_i_9/O
                         net (fo=64, routed)          1.282     9.375    i_ariane/i_cva6/i_frontend/i_instr_realign/unaligned_q_reg_rep__0_1
    SLICE_X51Y100        LUT6 (Prop_lut6_I3_O)        0.124     9.499 f  i_ariane/i_cva6/i_frontend/i_instr_realign/i___2_i_2__0/O
                         net (fo=8, routed)           0.450     9.949    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_if_cache[kill_s2]
    SLICE_X52Y100        LUT5 (Prop_lut5_I0_O)        0.124    10.073 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/cmp_en_q_i_2/O
                         net (fo=2, routed)           0.452    10.525    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/cmp_en_q_i_2_n_0
    SLICE_X53Y100        LUT4 (Prop_lut4_I3_O)        0.118    10.643 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___193_i_2/O
                         net (fo=3, routed)           0.574    11.217    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_adapter_data_req
    SLICE_X58Y100        LUT6 (Prop_lut6_I0_O)        0.326    11.543 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/generic_counter_q[6][63]_i_21/O
                         net (fo=6, routed)           1.313    12.856    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/icache_miss_cache_perf
    SLICE_X87Y111        LUT6 (Prop_lut6_I3_O)        0.124    12.980 f  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[5][63]_i_13/O
                         net (fo=1, routed)           0.438    13.418    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[5][63]_i_13_n_0
    SLICE_X88Y113        LUT6 (Prop_lut6_I3_O)        0.124    13.542 r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[5][63]_i_4/O
                         net (fo=2, routed)           0.690    14.232    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q_reg[5][32]_0
    SLICE_X93Y113        LUT6 (Prop_lut6_I2_O)        0.124    14.356 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q[5][63]_i_1/O
                         net (fo=32, routed)          0.793    15.149    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[5][32]_3[1]
    SLICE_X93Y118        FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[5][61]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       1.770    -1.375    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/clk_out1
    SLICE_X93Y118        FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[5][61]/C

Slack:                    inf
  Source:                 i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][valid]/G
                            (positive level-sensitive latch)
  Destination:            i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[1][2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.130ns  (logic 3.333ns (22.029%)  route 11.797ns (77.971%))
  Logic Levels:           16  (LDCE=1 LUT2=1 LUT4=3 LUT5=3 LUT6=8)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        LDCE                         0.000     0.000 r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][valid]/G
    SLICE_X32Y101        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][valid]/Q
                         net (fo=4, routed)           1.069     1.694    i_ariane/i_cva6/i_frontend/bht_gen.i_bht/bht_prediction[1][valid]
    SLICE_X31Y100        LUT5 (Prop_lut5_I3_O)        0.124     1.818 r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/mem_reg_0_3_30_35_i_16/O
                         net (fo=2, routed)           1.081     2.900    i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q[12]_i_10_0
    SLICE_X31Y99         LUT6 (Prop_lut6_I3_O)        0.124     3.024 r  i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_30_35_i_12/O
                         net (fo=2, routed)           0.811     3.835    i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_30_35_i_12_n_0
    SLICE_X34Y100        LUT2 (Prop_lut2_I1_O)        0.119     3.954 f  i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q[31]_i_10/O
                         net (fo=43, routed)          1.214     5.168    i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q[31]_i_10_n_0
    SLICE_X34Y111        LUT5 (Prop_lut5_I2_O)        0.381     5.549 r  i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_0_5_i_12/O
                         net (fo=1, routed)           0.467     6.016    i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/mem_reg_0_3_0_5_i_10__0
    SLICE_X34Y112        LUT4 (Prop_lut4_I3_O)        0.320     6.336 r  i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/mem_reg_0_3_0_5_i_10__1/O
                         net (fo=6, routed)           0.651     6.987    i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_0_5_i_11__0
    SLICE_X33Y111        LUT6 (Prop_lut6_I1_O)        0.328     7.315 r  i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_0_5_i_10__0/O
                         net (fo=2, routed)           0.320     7.636    i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/gen_fpga_queue.fifo_ram/issue_q_reg[sbe][bp][predict_address][1]_2
    SLICE_X34Y111        LUT4 (Prop_lut4_I3_O)        0.124     7.760 f  i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/gen_fpga_queue.fifo_ram/mem_reg_0_3_0_5_i_11__0/O
                         net (fo=8, routed)           0.210     7.969    i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_1
    SLICE_X34Y111        LUT6 (Prop_lut6_I0_O)        0.124     8.093 r  i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/i___2_i_9/O
                         net (fo=64, routed)          1.282     9.375    i_ariane/i_cva6/i_frontend/i_instr_realign/unaligned_q_reg_rep__0_1
    SLICE_X51Y100        LUT6 (Prop_lut6_I3_O)        0.124     9.499 f  i_ariane/i_cva6/i_frontend/i_instr_realign/i___2_i_2__0/O
                         net (fo=8, routed)           0.450     9.949    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_if_cache[kill_s2]
    SLICE_X52Y100        LUT5 (Prop_lut5_I0_O)        0.124    10.073 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/cmp_en_q_i_2/O
                         net (fo=2, routed)           0.452    10.525    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/cmp_en_q_i_2_n_0
    SLICE_X53Y100        LUT4 (Prop_lut4_I3_O)        0.118    10.643 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___193_i_2/O
                         net (fo=3, routed)           0.574    11.217    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_adapter_data_req
    SLICE_X58Y100        LUT6 (Prop_lut6_I0_O)        0.326    11.543 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/generic_counter_q[6][63]_i_21/O
                         net (fo=6, routed)           1.200    12.743    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/icache_miss_cache_perf
    SLICE_X87Y110        LUT6 (Prop_lut6_I3_O)        0.124    12.867 f  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[1][63]_i_10/O
                         net (fo=1, routed)           0.565    13.432    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[1][63]_i_10_n_0
    SLICE_X88Y112        LUT6 (Prop_lut6_I3_O)        0.124    13.556 r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[1][63]_i_3/O
                         net (fo=2, routed)           0.690    14.247    i_ariane/i_cva6/csr_regfile_i/generic_counter_q_reg[1][0]
    SLICE_X93Y112        LUT6 (Prop_lut6_I0_O)        0.124    14.371 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_337/O
                         net (fo=32, routed)          0.759    15.130    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[1][32]_1[0]
    SLICE_X93Y107        FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[1][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       1.779    -1.366    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/clk_out1
    SLICE_X93Y107        FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[1][2]/C

Slack:                    inf
  Source:                 i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][valid]/G
                            (positive level-sensitive latch)
  Destination:            i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[1][4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.130ns  (logic 3.333ns (22.029%)  route 11.797ns (77.971%))
  Logic Levels:           16  (LDCE=1 LUT2=1 LUT4=3 LUT5=3 LUT6=8)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        LDCE                         0.000     0.000 r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][valid]/G
    SLICE_X32Y101        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][valid]/Q
                         net (fo=4, routed)           1.069     1.694    i_ariane/i_cva6/i_frontend/bht_gen.i_bht/bht_prediction[1][valid]
    SLICE_X31Y100        LUT5 (Prop_lut5_I3_O)        0.124     1.818 r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/mem_reg_0_3_30_35_i_16/O
                         net (fo=2, routed)           1.081     2.900    i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q[12]_i_10_0
    SLICE_X31Y99         LUT6 (Prop_lut6_I3_O)        0.124     3.024 r  i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_30_35_i_12/O
                         net (fo=2, routed)           0.811     3.835    i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_30_35_i_12_n_0
    SLICE_X34Y100        LUT2 (Prop_lut2_I1_O)        0.119     3.954 f  i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q[31]_i_10/O
                         net (fo=43, routed)          1.214     5.168    i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q[31]_i_10_n_0
    SLICE_X34Y111        LUT5 (Prop_lut5_I2_O)        0.381     5.549 r  i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_0_5_i_12/O
                         net (fo=1, routed)           0.467     6.016    i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/mem_reg_0_3_0_5_i_10__0
    SLICE_X34Y112        LUT4 (Prop_lut4_I3_O)        0.320     6.336 r  i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/mem_reg_0_3_0_5_i_10__1/O
                         net (fo=6, routed)           0.651     6.987    i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_0_5_i_11__0
    SLICE_X33Y111        LUT6 (Prop_lut6_I1_O)        0.328     7.315 r  i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_0_5_i_10__0/O
                         net (fo=2, routed)           0.320     7.636    i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/gen_fpga_queue.fifo_ram/issue_q_reg[sbe][bp][predict_address][1]_2
    SLICE_X34Y111        LUT4 (Prop_lut4_I3_O)        0.124     7.760 f  i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/gen_fpga_queue.fifo_ram/mem_reg_0_3_0_5_i_11__0/O
                         net (fo=8, routed)           0.210     7.969    i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_1
    SLICE_X34Y111        LUT6 (Prop_lut6_I0_O)        0.124     8.093 r  i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/i___2_i_9/O
                         net (fo=64, routed)          1.282     9.375    i_ariane/i_cva6/i_frontend/i_instr_realign/unaligned_q_reg_rep__0_1
    SLICE_X51Y100        LUT6 (Prop_lut6_I3_O)        0.124     9.499 f  i_ariane/i_cva6/i_frontend/i_instr_realign/i___2_i_2__0/O
                         net (fo=8, routed)           0.450     9.949    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_if_cache[kill_s2]
    SLICE_X52Y100        LUT5 (Prop_lut5_I0_O)        0.124    10.073 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/cmp_en_q_i_2/O
                         net (fo=2, routed)           0.452    10.525    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/cmp_en_q_i_2_n_0
    SLICE_X53Y100        LUT4 (Prop_lut4_I3_O)        0.118    10.643 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___193_i_2/O
                         net (fo=3, routed)           0.574    11.217    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_adapter_data_req
    SLICE_X58Y100        LUT6 (Prop_lut6_I0_O)        0.326    11.543 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/generic_counter_q[6][63]_i_21/O
                         net (fo=6, routed)           1.200    12.743    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/icache_miss_cache_perf
    SLICE_X87Y110        LUT6 (Prop_lut6_I3_O)        0.124    12.867 f  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[1][63]_i_10/O
                         net (fo=1, routed)           0.565    13.432    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[1][63]_i_10_n_0
    SLICE_X88Y112        LUT6 (Prop_lut6_I3_O)        0.124    13.556 r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[1][63]_i_3/O
                         net (fo=2, routed)           0.690    14.247    i_ariane/i_cva6/csr_regfile_i/generic_counter_q_reg[1][0]
    SLICE_X93Y112        LUT6 (Prop_lut6_I0_O)        0.124    14.371 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_337/O
                         net (fo=32, routed)          0.759    15.130    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[1][32]_1[0]
    SLICE_X93Y107        FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[1][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       1.779    -1.366    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/clk_out1
    SLICE_X93Y107        FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[1][4]/C

Slack:                    inf
  Source:                 i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][valid]/G
                            (positive level-sensitive latch)
  Destination:            i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[1][6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.130ns  (logic 3.333ns (22.029%)  route 11.797ns (77.971%))
  Logic Levels:           16  (LDCE=1 LUT2=1 LUT4=3 LUT5=3 LUT6=8)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        LDCE                         0.000     0.000 r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][valid]/G
    SLICE_X32Y101        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][valid]/Q
                         net (fo=4, routed)           1.069     1.694    i_ariane/i_cva6/i_frontend/bht_gen.i_bht/bht_prediction[1][valid]
    SLICE_X31Y100        LUT5 (Prop_lut5_I3_O)        0.124     1.818 r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/mem_reg_0_3_30_35_i_16/O
                         net (fo=2, routed)           1.081     2.900    i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q[12]_i_10_0
    SLICE_X31Y99         LUT6 (Prop_lut6_I3_O)        0.124     3.024 r  i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_30_35_i_12/O
                         net (fo=2, routed)           0.811     3.835    i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_30_35_i_12_n_0
    SLICE_X34Y100        LUT2 (Prop_lut2_I1_O)        0.119     3.954 f  i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q[31]_i_10/O
                         net (fo=43, routed)          1.214     5.168    i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q[31]_i_10_n_0
    SLICE_X34Y111        LUT5 (Prop_lut5_I2_O)        0.381     5.549 r  i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_0_5_i_12/O
                         net (fo=1, routed)           0.467     6.016    i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/mem_reg_0_3_0_5_i_10__0
    SLICE_X34Y112        LUT4 (Prop_lut4_I3_O)        0.320     6.336 r  i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/mem_reg_0_3_0_5_i_10__1/O
                         net (fo=6, routed)           0.651     6.987    i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_0_5_i_11__0
    SLICE_X33Y111        LUT6 (Prop_lut6_I1_O)        0.328     7.315 r  i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_0_5_i_10__0/O
                         net (fo=2, routed)           0.320     7.636    i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/gen_fpga_queue.fifo_ram/issue_q_reg[sbe][bp][predict_address][1]_2
    SLICE_X34Y111        LUT4 (Prop_lut4_I3_O)        0.124     7.760 f  i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/gen_fpga_queue.fifo_ram/mem_reg_0_3_0_5_i_11__0/O
                         net (fo=8, routed)           0.210     7.969    i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_1
    SLICE_X34Y111        LUT6 (Prop_lut6_I0_O)        0.124     8.093 r  i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/i___2_i_9/O
                         net (fo=64, routed)          1.282     9.375    i_ariane/i_cva6/i_frontend/i_instr_realign/unaligned_q_reg_rep__0_1
    SLICE_X51Y100        LUT6 (Prop_lut6_I3_O)        0.124     9.499 f  i_ariane/i_cva6/i_frontend/i_instr_realign/i___2_i_2__0/O
                         net (fo=8, routed)           0.450     9.949    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_if_cache[kill_s2]
    SLICE_X52Y100        LUT5 (Prop_lut5_I0_O)        0.124    10.073 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/cmp_en_q_i_2/O
                         net (fo=2, routed)           0.452    10.525    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/cmp_en_q_i_2_n_0
    SLICE_X53Y100        LUT4 (Prop_lut4_I3_O)        0.118    10.643 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___193_i_2/O
                         net (fo=3, routed)           0.574    11.217    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_adapter_data_req
    SLICE_X58Y100        LUT6 (Prop_lut6_I0_O)        0.326    11.543 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/generic_counter_q[6][63]_i_21/O
                         net (fo=6, routed)           1.200    12.743    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/icache_miss_cache_perf
    SLICE_X87Y110        LUT6 (Prop_lut6_I3_O)        0.124    12.867 f  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[1][63]_i_10/O
                         net (fo=1, routed)           0.565    13.432    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[1][63]_i_10_n_0
    SLICE_X88Y112        LUT6 (Prop_lut6_I3_O)        0.124    13.556 r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[1][63]_i_3/O
                         net (fo=2, routed)           0.690    14.247    i_ariane/i_cva6/csr_regfile_i/generic_counter_q_reg[1][0]
    SLICE_X93Y112        LUT6 (Prop_lut6_I0_O)        0.124    14.371 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_337/O
                         net (fo=32, routed)          0.759    15.130    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[1][32]_1[0]
    SLICE_X93Y107        FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[1][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       1.779    -1.366    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/clk_out1
    SLICE_X93Y107        FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[1][6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[28]/G
                            (positive level-sensitive latch)
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[93]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.291ns  (logic 0.181ns (62.198%)  route 0.110ns (37.802%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y96         LDCE                         0.000     0.000 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[28]/G
    SLICE_X54Y96         LDCE (EnToQ_ldce_G_Q)        0.181     0.181 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[28]/Q
                         net (fo=1, routed)           0.110     0.291    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/D[65]
    SLICE_X54Y97         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[93]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       0.846    -0.869    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/clk_out1
    SLICE_X54Y97         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[93]/C

Slack:                    inf
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[20]/G
                            (positive level-sensitive latch)
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[85]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.293ns  (logic 0.181ns (61.774%)  route 0.112ns (38.226%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y96         LDCE                         0.000     0.000 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[20]/G
    SLICE_X54Y96         LDCE (EnToQ_ldce_G_Q)        0.181     0.181 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[20]/Q
                         net (fo=1, routed)           0.112     0.293    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/D[57]
    SLICE_X54Y97         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[85]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       0.846    -0.869    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/clk_out1
    SLICE_X54Y97         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[85]/C

Slack:                    inf
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[25]/G
                            (positive level-sensitive latch)
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[90]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.327ns  (logic 0.163ns (49.865%)  route 0.164ns (50.135%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y97         LDCE                         0.000     0.000 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[25]/G
    SLICE_X55Y97         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[25]/Q
                         net (fo=1, routed)           0.164     0.327    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/D[62]
    SLICE_X55Y98         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[90]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       0.846    -0.869    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/clk_out1
    SLICE_X55Y98         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[90]/C

Slack:                    inf
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]/G
                            (positive level-sensitive latch)
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[96]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.361ns  (logic 0.181ns (50.153%)  route 0.180ns (49.847%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y96         LDCE                         0.000     0.000 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]/G
    SLICE_X54Y96         LDCE (EnToQ_ldce_G_Q)        0.181     0.181 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]/Q
                         net (fo=1, routed)           0.180     0.361    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/D[68]
    SLICE_X55Y98         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[96]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       0.846    -0.869    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/clk_out1
    SLICE_X55Y98         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[96]/C

Slack:                    inf
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[23]/G
                            (positive level-sensitive latch)
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[88]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.392ns  (logic 0.163ns (41.625%)  route 0.229ns (58.375%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y97         LDCE                         0.000     0.000 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[23]/G
    SLICE_X56Y97         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[23]/Q
                         net (fo=1, routed)           0.229     0.392    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/D[60]
    SLICE_X57Y97         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[88]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       0.848    -0.867    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/clk_out1
    SLICE_X57Y97         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[88]/C

Slack:                    inf
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[29]/G
                            (positive level-sensitive latch)
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[94]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.407ns  (logic 0.163ns (40.090%)  route 0.244ns (59.910%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y95         LDCE                         0.000     0.000 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[29]/G
    SLICE_X55Y95         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[29]/Q
                         net (fo=1, routed)           0.244     0.407    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/D[66]
    SLICE_X55Y98         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[94]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       0.846    -0.869    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/clk_out1
    SLICE_X55Y98         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[94]/C

Slack:                    inf
  Source:                 i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][taken]/G
                            (positive level-sensitive latch)
  Destination:            i_ariane/i_cva6/i_frontend/bht_q_reg[taken]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.411ns  (logic 0.158ns (38.468%)  route 0.253ns (61.532%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y103        LDCE                         0.000     0.000 r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][taken]/G
    SLICE_X31Y103        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][taken]/Q
                         net (fo=4, routed)           0.253     0.411    i_ariane/i_cva6/i_frontend/bht_prediction[1][taken]
    SLICE_X31Y98         FDCE                                         r  i_ariane/i_cva6/i_frontend/bht_q_reg[taken]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       0.845    -0.870    i_ariane/i_cva6/i_frontend/clk_out1
    SLICE_X31Y98         FDCE                                         r  i_ariane/i_cva6/i_frontend/bht_q_reg[taken]/C

Slack:                    inf
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[24]/G
                            (positive level-sensitive latch)
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[89]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.421ns  (logic 0.181ns (42.989%)  route 0.240ns (57.011%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         LDCE                         0.000     0.000 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[24]/G
    SLICE_X50Y98         LDCE (EnToQ_ldce_G_Q)        0.181     0.181 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[24]/Q
                         net (fo=1, routed)           0.240     0.421    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/D[61]
    SLICE_X51Y104        FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[89]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       0.906    -0.809    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/clk_out1
    SLICE_X51Y104        FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[89]/C

Slack:                    inf
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[17]/G
                            (positive level-sensitive latch)
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[82]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.421ns  (logic 0.163ns (38.696%)  route 0.258ns (61.304%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         LDCE                         0.000     0.000 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[17]/G
    SLICE_X51Y94         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[17]/Q
                         net (fo=1, routed)           0.258     0.421    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/D[54]
    SLICE_X51Y99         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[82]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       0.821    -0.894    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/clk_out1
    SLICE_X51Y99         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[82]/C

Slack:                    inf
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[19]/G
                            (positive level-sensitive latch)
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[84]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.435ns  (logic 0.163ns (37.447%)  route 0.272ns (62.553%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y95         LDCE                         0.000     0.000 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[19]/G
    SLICE_X55Y95         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[19]/Q
                         net (fo=1, routed)           0.272     0.435    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/D[56]
    SLICE_X55Y98         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[84]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       0.846    -0.869    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/clk_out1
    SLICE_X55Y98         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[84]/C





