
---------- Begin Simulation Statistics ----------
final_tick                                 1096338800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 181806                       # Simulator instruction rate (inst/s)
host_mem_usage                                4406844                       # Number of bytes of host memory used
host_op_rate                                   316842                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    11.43                       # Real time elapsed on the host
host_tick_rate                               95904651                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2078315                       # Number of instructions simulated
sim_ops                                       3621989                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001096                       # Number of seconds simulated
sim_ticks                                  1096338800                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               433510                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  7                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             24236                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            465760                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             238567                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          433510                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           194943                       # Number of indirect misses.
system.cpu.branchPred.lookups                  492263                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   11446                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        12154                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2385068                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1941952                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             24345                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     347452                       # Number of branches committed
system.cpu.commit.bw_lim_events                602062                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             760                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          889945                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2078315                       # Number of instructions committed
system.cpu.commit.committedOps                3621989                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2336242                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.550348                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.725535                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1152726     49.34%     49.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       179229      7.67%     57.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       172163      7.37%     64.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       230062      9.85%     74.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       602062     25.77%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2336242                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      77679                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 9634                       # Number of function calls committed.
system.cpu.commit.int_insts                   3563900                       # Number of committed integer instructions.
system.cpu.commit.loads                        495781                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        20777      0.57%      0.57% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2846743     78.60%     79.17% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1426      0.04%     79.21% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            37658      1.04%     80.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           3021      0.08%     80.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1248      0.03%     80.37% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.37% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.37% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.37% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.37% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6270      0.17%     80.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11876      0.33%     80.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12766      0.35%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           7811      0.22%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1316      0.04%     81.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          476015     13.14%     94.61% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         162949      4.50%     99.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        19766      0.55%     99.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12347      0.34%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3621989                       # Class of committed instruction
system.cpu.commit.refs                         671077                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2078315                       # Number of Instructions Simulated
system.cpu.committedOps                       3621989                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.318784                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.318784                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         7988                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        33728                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        48704                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4516                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1019868                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                4728296                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   297348                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1148342                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  24415                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 89005                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      578989                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2043                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      194612                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           154                       # TLB misses on write requests
system.cpu.fetch.Branches                      492263                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    242816                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2220258                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4694                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        2847924                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  135                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           727                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   48830                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.179602                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             333437                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             250013                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.039067                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2578978                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.941112                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.930946                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1222938     47.42%     47.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    73862      2.86%     50.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    59968      2.33%     52.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    76553      2.97%     55.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1145657     44.42%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2578978                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    129136                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    71024                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    218490400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    218490000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    218490000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    218490000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    218490000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    218490000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      8584000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      8583600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       597200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       597200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       597200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       596800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      4902000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      4924000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      4810000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      4844400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     78835200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     78801600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     78837200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     78866400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1665317200                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          161870                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                28763                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   377648                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.516318                       # Inst execution rate
system.cpu.iew.exec_refs                       775356                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     194598                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  691455                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                611455                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                943                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               549                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               204890                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4511891                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                580758                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             34541                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4155998                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3355                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  8092                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  24415                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 14425                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           625                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            39993                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          224                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           85                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       115672                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        29593                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             85                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        20678                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8085                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   5819129                       # num instructions consuming a value
system.cpu.iew.wb_count                       4134001                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.567169                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3300429                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.508293                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4140943                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  6432216                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3566345                       # number of integer regfile writes
system.cpu.ipc                               0.758274                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.758274                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             27246      0.65%      0.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3277353     78.21%     78.86% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1465      0.03%     78.89% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 41454      0.99%     79.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4687      0.11%     79.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1284      0.03%     80.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 7017      0.17%     80.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                15971      0.38%     80.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                14749      0.35%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                8503      0.20%     81.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2461      0.06%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               564925     13.48%     94.67% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              183442      4.38%     99.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           26255      0.63%     99.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          13731      0.33%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4190543                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   96115                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              193662                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        92460                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             141523                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4067182                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           10784936                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      4041541                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5260343                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4510781                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4190543                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1110                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          889891                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             18538                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            350                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1327051                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2578978                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.624885                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.670850                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1164462     45.15%     45.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              174288      6.76%     51.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              301822     11.70%     63.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              341013     13.22%     76.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              597393     23.16%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2578978                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.528922                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      242944                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           381                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             11575                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             4605                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               611455                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              204890                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1566184                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    702                       # number of misc regfile writes
system.cpu.numCycles                          2740848                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     57                       # Number of system calls
system.cpu.rename.BlockCycles                  834687                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               4952283                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents              168                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  47115                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   347756                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  16639                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4201                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              12155209                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4653512                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6350896                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1178517                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  72472                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  24415                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                173616                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1398587                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            167571                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          7377762                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          19987                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                895                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    207723                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            949                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6246114                       # The number of ROB reads
system.cpu.rob.rob_writes                     9267503                       # The number of ROB writes
system.cpu.timesIdled                            1656                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           15                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18522                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          435                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          38324                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              436                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          707                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            707                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage              129                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9423                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         22967                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1096338800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12202                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1348                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8075                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1342                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1342                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12202                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        36511                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        36511                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  36511                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       953088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       953088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  953088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13544                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13544    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13544                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11371370                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           29400930                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.7                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1096338800                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17701                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4129                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             23904                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                990                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2101                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2101                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17701                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         8504                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        49619                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   58123                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       186752                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1258368                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1445120                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10504                       # Total snoops (count)
system.l2bus.snoopTraffic                       86464                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              30303                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014916                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.121491                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    29852     98.51%     98.51% # Request fanout histogram
system.l2bus.snoop_fanout::1                      450      1.49%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        1      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                2                       # Request fanout histogram
system.l2bus.snoop_fanout::total                30303                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20258397                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.8                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             18955140                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3506397                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1096338800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1096338800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       239165                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           239165                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       239165                       # number of overall hits
system.cpu.icache.overall_hits::total          239165                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3650                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3650                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3650                       # number of overall misses
system.cpu.icache.overall_misses::total          3650                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    180230800                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    180230800                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    180230800                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    180230800                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       242815                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       242815                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       242815                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       242815                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.015032                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.015032                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.015032                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.015032                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 49378.301370                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 49378.301370                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 49378.301370                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 49378.301370                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           39                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    19.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          729                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          729                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          729                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          729                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2921                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2921                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2921                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2921                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    143876400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    143876400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    143876400                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    143876400                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.012030                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.012030                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.012030                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.012030                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 49255.871277                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 49255.871277                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 49255.871277                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 49255.871277                       # average overall mshr miss latency
system.cpu.icache.replacements                   2665                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       239165                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          239165                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3650                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3650                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    180230800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    180230800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       242815                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       242815                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.015032                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.015032                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 49378.301370                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 49378.301370                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          729                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          729                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2921                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2921                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    143876400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    143876400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.012030                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.012030                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 49255.871277                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 49255.871277                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1096338800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1096338800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.476850                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              230348                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2665                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             86.434522                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.476850                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990144                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990144                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          108                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          127                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            488551                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           488551                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1096338800                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1096338800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1096338800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       678450                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           678450                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       678450                       # number of overall hits
system.cpu.dcache.overall_hits::total          678450                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        34706                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          34706                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        34706                       # number of overall misses
system.cpu.dcache.overall_misses::total         34706                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1675393600                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1675393600                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1675393600                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1675393600                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       713156                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       713156                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       713156                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       713156                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.048665                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.048665                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.048665                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.048665                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48273.889241                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48273.889241                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48273.889241                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48273.889241                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        29468                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          138                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               773                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    38.121604                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          138                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1731                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2781                       # number of writebacks
system.cpu.dcache.writebacks::total              2781                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22104                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22104                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22104                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22104                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12602                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12602                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12602                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4279                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        16881                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    575214800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    575214800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    575214800                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    247694213                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    822909013                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017671                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017671                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017671                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.023671                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45644.723060                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45644.723060                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45644.723060                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57886.004440                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48747.646052                       # average overall mshr miss latency
system.cpu.dcache.replacements                  15857                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       505283                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          505283                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32569                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32569                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1570366800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1570366800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       537852                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       537852                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.060554                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.060554                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48216.610888                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48216.610888                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22066                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22066                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10503                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10503                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    473288400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    473288400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019528                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019528                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45062.210797                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45062.210797                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       173167                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         173167                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2137                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2137                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    105026800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    105026800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       175304                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       175304                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.012190                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012190                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49146.841366                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49146.841366                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           38                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           38                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2099                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2099                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    101926400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    101926400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.011973                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011973                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48559.504526                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48559.504526                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4279                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4279                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    247694213                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    247694213                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57886.004440                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 57886.004440                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1096338800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1096338800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           976.851963                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              633099                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15857                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.925522                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   745.956962                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   230.895001                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.728474                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.225483                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.953957                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          205                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          819                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          109                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           90                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           68                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          460                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          291                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.200195                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.799805                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1443193                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1443193                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1096338800                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             950                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4999                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          864                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6813                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            950                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4999                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          864                       # number of overall hits
system.l2cache.overall_hits::total               6813                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1968                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7603                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3415                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             12986                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1968                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7603                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3415                       # number of overall misses
system.l2cache.overall_misses::total            12986                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    132356800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    517817200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    238106817                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    888280817                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    132356800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    517817200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    238106817                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    888280817                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2918                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12602                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4279                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           19799                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2918                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12602                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4279                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          19799                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.674435                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.603317                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.798084                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.655892                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.674435                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.603317                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.798084                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.655892                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67254.471545                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68106.957780                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69723.811713                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68402.958340                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67254.471545                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68106.957780                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69723.811713                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68402.958340                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    3                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1348                       # number of writebacks
system.l2cache.writebacks::total                 1348                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data           11                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           19                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             30                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data           11                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           19                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            30                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1968                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7592                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3396                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        12956                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1968                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7592                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3396                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          588                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13544                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    116612800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    456771600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    210155243                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    783539643                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    116612800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    456771600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    210155243                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     34708226                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    818247869                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.674435                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.602444                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.793643                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.654376                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.674435                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.602444                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.793643                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.684075                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59254.471545                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60164.857745                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61883.169317                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60476.971519                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59254.471545                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60164.857745                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61883.169317                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 59027.595238                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60414.048213                       # average overall mshr miss latency
system.l2cache.replacements                      9511                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2781                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2781                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2781                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2781                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          348                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          348                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          588                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          588                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     34708226                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     34708226                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 59027.595238                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 59027.595238                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          756                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              756                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1345                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1345                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     93136800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     93136800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2101                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2101                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.640171                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.640171                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69246.691450                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69246.691450                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            3                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            3                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1342                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1342                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     82330000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     82330000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.638743                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.638743                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61348.733234                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61348.733234                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          950                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4243                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          864                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         6057                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1968                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6258                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3415                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11641                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    132356800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    424680400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    238106817                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    795144017                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2918                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10501                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4279                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17698                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.674435                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.595943                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.798084                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.657758                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67254.471545                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 67862.000639                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69723.811713                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68305.473499                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            8                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           19                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           27                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1968                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6250                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3396                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11614                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    116612800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    374441600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    210155243                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    701209643                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.674435                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.595181                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.793643                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.656232                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59254.471545                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 59910.656000                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61883.169317                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60376.239280                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1096338800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1096338800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3711.313236                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  25982                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9511                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.731784                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    13.800980                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   293.132837                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2355.976528                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   899.048240                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   149.354652                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.003369                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.071566                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.575190                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.219494                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.036464                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.906082                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1146                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2950                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            6                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          132                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1006                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          891                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1955                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.279785                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.720215                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               320071                       # Number of tag accesses
system.l2cache.tags.data_accesses              320071                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1096338800                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          125952                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          485888                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       217344                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        37632                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              866816                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       125952                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         125952                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        86272                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            86272                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1968                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7592                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3396                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          588                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13544                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1348                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1348                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          114884195                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          443191466                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    198245287                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     34325156                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              790646103                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     114884195                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         114884195                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        78691003                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              78691003                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        78691003                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         114884195                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         443191466                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    198245287                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     34325156                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             869337106                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1100468000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               62984335                       # Simulator instruction rate (inst/s)
host_mem_usage                                4406844                       # Number of bytes of host memory used
host_op_rate                                109578415                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.03                       # Real time elapsed on the host
host_tick_rate                              124597962                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2082969                       # Number of instructions simulated
sim_ops                                       3629905                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000004                       # Number of seconds simulated
sim_ticks                                     4129200                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                  818                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect                99                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted               796                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                254                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             818                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              564                       # Number of indirect misses.
system.cpu.branchPred.lookups                     881                       # Number of BP lookups
system.cpu.branchPred.usedRAS                      36                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           85                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                      7738                       # number of cc regfile reads
system.cpu.cc_regfile_writes                     4496                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts                99                       # The number of times a branch was mispredicted
system.cpu.commit.branches                        467                       # Number of branches committed
system.cpu.commit.bw_lim_events                   892                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            2523                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                 4654                       # Number of instructions committed
system.cpu.commit.committedOps                   7916                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples         7498                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.055748                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.325945                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0         3446     45.96%     45.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         2243     29.91%     75.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2          646      8.62%     84.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3          271      3.61%     88.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4          892     11.90%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total         7498                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        452                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   25                       # Number of function calls committed.
system.cpu.commit.int_insts                      7642                       # Number of committed integer instructions.
system.cpu.commit.loads                           806                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           88      1.11%      1.11% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu             6283     79.37%     80.48% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              63      0.80%     81.28% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               49      0.62%     81.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             21      0.27%     82.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     82.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.40%     82.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     82.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     82.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     82.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     82.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     82.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              28      0.35%     82.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     82.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              47      0.59%     83.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     83.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              56      0.71%     84.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             28      0.35%     84.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     84.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     84.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            36      0.45%     85.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     85.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     85.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     85.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     85.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     85.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     85.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     85.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     85.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     85.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     85.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     85.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     85.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     85.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     85.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     85.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     85.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     85.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     85.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     85.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     85.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     85.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     85.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     85.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     85.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     85.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     85.03% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead             678      8.56%     93.60% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite            307      3.88%     97.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          128      1.62%     99.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           72      0.91%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total              7916                       # Class of committed instruction
system.cpu.commit.refs                           1185                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                        4654                       # Number of Instructions Simulated
system.cpu.committedOps                          7916                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.218092                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.218092                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued            4                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           15                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           24                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                  3898                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  11286                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                     1282                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                      2155                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                     99                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                   764                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        1043                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            11                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                         438                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                         881                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                       714                       # Number of cache lines fetched
system.cpu.fetch.Cycles                          6660                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                    43                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                           6834                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                     198                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.085343                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles               1439                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches                290                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.662017                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples               8198                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.488168                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.865044                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                     4852     59.19%     59.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      152      1.85%     61.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                      254      3.10%     64.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      220      2.68%     66.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     2720     33.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                 8198                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       884                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      542                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)       486800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)       487200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)       487200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)       487200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)       487200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)       487200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        22800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        22800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)         8000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)         8000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)         8000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)         8000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        33600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        34000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        34400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        33200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)       152400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)       154000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)       151600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)       152800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total        3746400                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            2125                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  116                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                      545                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.908747                       # Inst execution rate
system.cpu.iew.exec_refs                         1475                       # number of memory reference insts executed
system.cpu.iew.exec_stores                        438                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    1886                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  1170                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 19                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 5                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                  460                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               10440                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  1037                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               145                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                  9381                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      8                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                     99                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    14                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads               41                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads          364                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores           82                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          102                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             14                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     15333                       # num instructions consuming a value
system.cpu.iew.wb_count                          9304                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.472902                       # average fanout of values written-back
system.cpu.iew.wb_producers                      7251                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.901288                       # insts written-back per cycle
system.cpu.iew.wb_sent                           9332                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    16010                       # number of integer regfile reads
system.cpu.int_regfile_writes                    7854                       # number of integer regfile writes
system.cpu.ipc                               0.450838                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.450838                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               160      1.68%      1.68% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                  7308     76.72%     78.40% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   63      0.66%     79.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    51      0.54%     79.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  48      0.50%     80.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.34%     80.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   39      0.41%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  104      1.09%     81.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     81.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   96      1.01%     82.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  36      0.38%     83.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     83.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     83.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 63      0.66%     83.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     83.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     83.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     83.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     83.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     83.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     83.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     83.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     83.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     83.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     83.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     83.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     83.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     83.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     83.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     83.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     83.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     83.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     83.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     83.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     83.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     83.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     83.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     83.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     83.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     83.99% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                  850      8.92%     92.91% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                 371      3.90%     96.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             230      2.41%     99.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             74      0.78%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                   9525                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     730                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                1469                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          675                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1398                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                   8635                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads              25848                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses         8629                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             11565                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      10420                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                      9525                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  20                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            2523                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                68                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              1                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined         3508                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples          8198                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.161869                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.336703                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                3589     43.78%     43.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                2001     24.41%     68.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                1170     14.27%     82.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                 568      6.93%     89.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                 870     10.61%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total            8198                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.922697                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                         714                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                17                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               13                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 1170                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                 460                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                    2575                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                            10323                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                    2147                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 11381                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   1162                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                     1574                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     34                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     7                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                 32050                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  10999                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               15043                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                      2610                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    123                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                     99                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  1439                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                     3663                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1485                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups            18476                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            329                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 20                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      1835                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             20                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                        17045                       # The number of ROB reads
system.cpu.rob.rob_writes                       21582                       # The number of ROB writes
system.cpu.timesIdled                              23                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests           65                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           10                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            131                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               10                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           31                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests            69                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED      4129200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 37                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            2                       # Transaction distribution
system.membus.trans_dist::CleanEvict               29                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            38                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         2496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         2496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    2496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                38                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      38    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  38                       # Request fanout histogram
system.membus.reqLayer2.occupancy               30800                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer0.occupancy              78900                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              1.9                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED      4129200                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                  65                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            13                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict                91                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq             66                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side          106                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side           90                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     196                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         2240                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         2624                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     4864                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                39                       # Total snoops (count)
system.l2bus.snoopTraffic                         128                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                105                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.095238                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.294951                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                       95     90.48%     90.48% # Request fanout histogram
system.l2bus.snoop_fanout::1                       10      9.52%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  105                       # Request fanout histogram
system.l2bus.respLayer1.occupancy               36000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.9                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy                61996                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.5                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               42000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               1.0                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON         4129200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED      4129200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst          664                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total              664                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst          664                       # number of overall hits
system.cpu.icache.overall_hits::total             664                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           50                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             50                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           50                       # number of overall misses
system.cpu.icache.overall_misses::total            50                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      2216800                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2216800                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      2216800                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2216800                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst          714                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total          714                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst          714                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total          714                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.070028                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.070028                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.070028                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.070028                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst        44336                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        44336                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst        44336                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        44336                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst           14                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           14                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           36                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           36                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      1643200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1643200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      1643200                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1643200                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.050420                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.050420                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.050420                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.050420                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 45644.444444                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 45644.444444                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 45644.444444                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 45644.444444                       # average overall mshr miss latency
system.cpu.icache.replacements                     35                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst          664                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total             664                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           50                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            50                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      2216800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2216800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst          714                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total          714                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.070028                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.070028                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst        44336                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        44336                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           14                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           36                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      1643200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1643200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.050420                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.050420                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 45644.444444                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 45644.444444                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED      4129200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED      4129200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                 499                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                35                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             14.257143                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           82                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          155                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              1463                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             1463                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED      4129200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED      4129200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED      4129200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         1310                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             1310                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         1310                       # number of overall hits
system.cpu.dcache.overall_hits::total            1310                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           69                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             69                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           69                       # number of overall misses
system.cpu.dcache.overall_misses::total            69                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      2514800                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      2514800                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      2514800                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      2514800                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         1379                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         1379                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         1379                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         1379                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.050036                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.050036                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.050036                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.050036                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 36446.376812                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 36446.376812                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 36446.376812                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 36446.376812                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 1                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           11                       # number of writebacks
system.cpu.dcache.writebacks::total                11                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           41                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           41                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           41                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           41                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           28                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           28                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher            2                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           30                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1054400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1054400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1054400                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher        19196                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1073596                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.020305                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.020305                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.020305                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.021755                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 37657.142857                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 37657.142857                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 37657.142857                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher         9598                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 35786.533333                       # average overall mshr miss latency
system.cpu.dcache.replacements                     30                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data          931                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total             931                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           69                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            69                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      2514800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      2514800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         1000                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         1000                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.069000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.069000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 36446.376812                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 36446.376812                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           41                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           41                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           28                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1054400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1054400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.028000                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.028000                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 37657.142857                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 37657.142857                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data          379                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            379                       # number of WriteReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data          379                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total          379                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher            2                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total            2                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher        19196                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total        19196                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher         9598                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total         9598                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED      4129200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED      4129200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                1658                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                30                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             55.266667                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   823.515839                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   200.484161                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.804215                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.195785                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          199                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          825                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          102                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           89                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          448                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          306                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.194336                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.805664                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              2788                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             2788                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED      4129200                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              12                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              14                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            2                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  28                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             12                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             14                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            2                       # number of overall hits
system.l2cache.overall_hits::total                 28                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            24                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            14                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                38                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           24                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           14                       # number of overall misses
system.l2cache.overall_misses::total               38                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      1500400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data       902000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      2402400                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      1500400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data       902000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      2402400                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           36                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           28                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher            2                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total              66                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           36                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           28                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher            2                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total             66                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.666667                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.575758                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.666667                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.575758                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 62516.666667                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 64428.571429                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 63221.052632                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 62516.666667                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 64428.571429                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 63221.052632                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              2                       # number of writebacks
system.l2cache.writebacks::total                    2                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           24                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           14                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           24                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           14                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      1316400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data       790000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      2106400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      1316400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data       790000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      2106400                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.666667                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.500000                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.575758                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.666667                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.500000                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.575758                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst        54850                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 56428.571429                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 55431.578947                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst        54850                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 56428.571429                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 55431.578947                       # average overall mshr miss latency
system.l2cache.replacements                        39                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           11                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           11                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           11                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           11                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            2                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            2                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadSharedReq_hits::.cpu.inst           12                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           14                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            2                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           28                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           24                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           14                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           38                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      1500400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data       902000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      2402400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           36                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           28                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total           66                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.666667                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.575758                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 62516.666667                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 64428.571429                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 63221.052632                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           24                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           14                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           38                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      1316400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data       790000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      2106400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.666667                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.500000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.575758                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst        54850                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 56428.571429                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 55431.578947                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED      4129200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED      4129200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    149                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   39                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.820513                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    37.399496                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1060.973072                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1858.489197                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher  1010.017920                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   129.120314                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009131                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.259027                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.453733                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.246586                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.031524                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1137                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2959                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            5                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          126                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1004                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          102                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          876                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1958                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.277588                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.722412                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 1087                       # Number of tag accesses
system.l2cache.tags.data_accesses                1087                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED      4129200                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            1472                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data             896                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                2368                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         1472                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           1472                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          128                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              128                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               23                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               14                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   37                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             2                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   2                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          356485518                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          216991185                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              573476703                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     356485518                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         356485518                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        30998741                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              30998741                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        30998741                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         356485518                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         216991185                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             604475443                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1128666800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                9221770                       # Simulator instruction rate (inst/s)
host_mem_usage                                4412988                       # Number of bytes of host memory used
host_op_rate                                 16089866                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.23                       # Real time elapsed on the host
host_tick_rate                              123594829                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2103282                       # Number of instructions simulated
sim_ops                                       3670680                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000028                       # Number of seconds simulated
sim_ticks                                    28198800                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 7155                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               959                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              6746                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2200                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            7155                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             4955                       # Number of indirect misses.
system.cpu.branchPred.lookups                    7680                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     359                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          804                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     26247                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    17453                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               982                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       4025                       # Number of branches committed
system.cpu.commit.bw_lim_events                  6090                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             128                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           19620                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                20313                       # Number of instructions committed
system.cpu.commit.committedOps                  40775                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        41882                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.973569                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.502763                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        27083     64.67%     64.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         3508      8.38%     73.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         2696      6.44%     79.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         2505      5.98%     85.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         6090     14.54%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        41882                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       2804                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  227                       # Number of function calls committed.
system.cpu.commit.int_insts                     39576                       # Number of committed integer instructions.
system.cpu.commit.loads                          6054                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          302      0.74%      0.74% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            29625     72.65%     73.40% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              13      0.03%     73.43% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              227      0.56%     73.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            141      0.35%     74.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     74.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            224      0.55%     74.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     74.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     74.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     74.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     74.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     74.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             108      0.26%     75.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             210      0.52%     75.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     75.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             308      0.76%     76.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            260      0.64%     77.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     77.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     77.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            99      0.24%     77.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     77.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     77.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     77.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     77.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     77.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     77.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     77.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     77.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     77.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     77.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     77.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     77.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     77.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     77.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     77.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     77.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     77.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     77.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     77.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     77.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     77.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     77.29% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            5204     12.76%     90.06% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           2642      6.48%     96.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          850      2.08%     98.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          562      1.38%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             40775                       # Class of committed instruction
system.cpu.commit.refs                           9258                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       20313                       # Number of Instructions Simulated
system.cpu.committedOps                         40775                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               3.470536                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         3.470536                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           76                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          184                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          328                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            16                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 17640                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  67719                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    11150                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     16386                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    992                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  1365                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        7882                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            84                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        3933                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             1                       # TLB misses on write requests
system.cpu.fetch.Branches                        7680                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      4231                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         33675                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   366                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          36853                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   26                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           144                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    1984                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.108941                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              12690                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               2559                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.522760                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              47533                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.567332                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.895062                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    27335     57.51%     57.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     1037      2.18%     59.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     1060      2.23%     61.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     1061      2.23%     64.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    17040     35.85%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                47533                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      4274                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     2630                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      2608000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      2608000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      2608000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      2607600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      2607600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      2607600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        55600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        56000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        49200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        49200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        48800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        48800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)       147200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)       148000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)       148400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)       146800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      1224800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      1229200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      1226000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      1227200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       21452000                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           22964                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1223                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     4858                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.750089                       # Inst execution rate
system.cpu.iew.exec_refs                        11785                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       3923                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   11511                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  8808                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                198                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                39                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 4476                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               60384                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  7862                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1446                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 52879                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     40                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                    10                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    992                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    90                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             3                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              372                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           10                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         2756                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1272                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             10                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1069                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            154                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     60607                       # num instructions consuming a value
system.cpu.iew.wb_count                         52179                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.608709                       # average fanout of values written-back
system.cpu.iew.wb_producers                     36892                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.740159                       # insts written-back per cycle
system.cpu.iew.wb_sent                          52471                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    75834                       # number of integer regfile reads
system.cpu.int_regfile_writes                   40962                       # number of integer regfile writes
system.cpu.ipc                               0.288140                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.288140                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               695      1.28%      1.28% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 39114     72.00%     73.28% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   14      0.03%     73.31% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   265      0.49%     73.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 244      0.45%     74.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     74.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 246      0.45%     74.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     74.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     74.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     74.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     74.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     74.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  151      0.28%     74.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     74.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  392      0.72%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  445      0.82%     76.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 302      0.56%     77.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     77.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                186      0.34%     77.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     77.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     77.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     77.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     77.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     77.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     77.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     77.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     77.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     77.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     77.42% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 6940     12.78%     90.19% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                3473      6.39%     96.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1232      2.27%     98.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            623      1.15%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  54322                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    3883                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                7823                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         3674                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               6482                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  49744                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             148732                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        48505                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             73532                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      60089                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     54322                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 295                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           19620                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               375                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            167                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        25172                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         47533                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.142827                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.562624                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               28290     59.52%     59.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                3544      7.46%     66.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                3771      7.93%     74.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                4476      9.42%     84.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                7452     15.68%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           47533                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.770558                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        4257                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            58                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads               182                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              223                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 8808                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                4476                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   22527                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    126                       # number of misc regfile writes
system.cpu.numCycles                            70497                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      2                       # Number of system calls
system.cpu.rename.BlockCycles                   12945                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 48674                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    376                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    12082                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    250                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    46                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                164311                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  65158                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               76137                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     16722                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1068                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    992                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  2119                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    27488                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              6395                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups            95079                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2673                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                147                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      2591                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            162                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                        96187                       # The number of ROB reads
system.cpu.rob.rob_writes                      126474                       # The number of ROB writes
system.cpu.timesIdled                             262                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          733                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           44                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           1458                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               44                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            4                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              4                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          363                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           751                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     28198800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                383                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           23                       # Transaction distribution
system.membus.trans_dist::CleanEvict              340                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 6                       # Transaction distribution
system.membus.trans_dist::ReadExResp                6                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           382                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1140                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1140                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1140                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        26368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        26368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   26368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               388                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     388    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 388                       # Request fanout histogram
system.membus.reqLayer2.occupancy              337636                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy             839564                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              3.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     28198800                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 718                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            93                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1035                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                  3                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 11                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                11                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            718                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1371                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          816                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    2187                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        29248                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        21888                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    51136                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               402                       # Total snoops (count)
system.l2bus.snoopTraffic                        1472                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1131                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.043324                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.203677                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1082     95.67%     95.67% # Request fanout histogram
system.l2bus.snoop_fanout::1                       49      4.33%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1131                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              326400                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.2                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               654752                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                2.3                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              548799                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               1.9                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        28198800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     28198800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         3668                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             3668                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         3668                       # number of overall hits
system.cpu.icache.overall_hits::total            3668                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          563                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            563                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          563                       # number of overall misses
system.cpu.icache.overall_misses::total           563                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     23473200                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     23473200                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     23473200                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     23473200                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         4231                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         4231                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         4231                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         4231                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.133065                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.133065                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.133065                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.133065                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 41693.072824                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 41693.072824                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 41693.072824                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 41693.072824                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          106                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          106                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          106                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          106                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          457                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          457                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          457                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          457                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     18469600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     18469600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     18469600                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     18469600                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.108012                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.108012                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.108012                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.108012                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 40414.879650                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 40414.879650                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 40414.879650                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 40414.879650                       # average overall mshr miss latency
system.cpu.icache.replacements                    457                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         3668                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            3668                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          563                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           563                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     23473200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     23473200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         4231                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         4231                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.133065                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.133065                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 41693.072824                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 41693.072824                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          106                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          106                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          457                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          457                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     18469600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     18469600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.108012                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.108012                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 40414.879650                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 40414.879650                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     28198800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     28198800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               16063                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               713                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             22.528752                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          113                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          135                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              8919                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             8919                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     28198800                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     28198800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     28198800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        10227                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            10227                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        10227                       # number of overall hits
system.cpu.dcache.overall_hits::total           10227                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          466                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            466                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          466                       # number of overall misses
system.cpu.dcache.overall_misses::total           466                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     21276400                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     21276400                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     21276400                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     21276400                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        10693                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        10693                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        10693                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        10693                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.043580                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.043580                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.043580                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.043580                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 45657.510730                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 45657.510730                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 45657.510730                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 45657.510730                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           96                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           24                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                26                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           70                       # number of writebacks
system.cpu.dcache.writebacks::total                70                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          243                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          243                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          243                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          243                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          223                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          223                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          223                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           49                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          272                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      9064800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      9064800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      9064800                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2641548                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     11706348                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.020855                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.020855                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.020855                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.025437                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 40649.327354                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 40649.327354                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 40649.327354                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 53909.142857                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 43038.044118                       # average overall mshr miss latency
system.cpu.dcache.replacements                    272                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         7027                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            7027                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          455                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           455                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     20830800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     20830800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         7482                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         7482                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.060813                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.060813                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 45781.978022                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 45781.978022                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          243                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          243                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          212                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          212                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      8628000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      8628000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.028335                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.028335                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 40698.113208                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 40698.113208                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         3200                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           3200                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           11                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           11                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       445600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       445600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         3211                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         3211                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003426                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003426                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 40509.090909                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 40509.090909                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           11                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           11                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       436800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       436800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003426                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003426                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 39709.090909                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 39709.090909                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           49                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           49                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      2641548                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      2641548                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 53909.142857                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 53909.142857                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     28198800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     28198800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               72413                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1296                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             55.874228                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   840.008100                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   183.991900                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.820320                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.179680                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          165                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          859                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           85                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           65                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          459                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          307                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.161133                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.838867                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             21658                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            21658                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     28198800                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             223                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             107                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher           12                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 342                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            223                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            107                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher           12                       # number of overall hits
system.l2cache.overall_hits::total                342                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           234                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           116                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           37                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               387                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          234                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          116                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           37                       # number of overall misses
system.l2cache.overall_misses::total              387                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     16043600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      7886400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      2513563                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     26443563                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     16043600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      7886400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      2513563                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     26443563                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          457                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          223                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           49                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             729                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          457                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          223                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           49                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            729                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.512035                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.520179                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.755102                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.530864                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.512035                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.520179                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.755102                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.530864                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 68562.393162                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 67986.206897                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 67934.135135                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68329.620155                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 68562.393162                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 67986.206897                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 67934.135135                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68329.620155                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             23                       # number of writebacks
system.l2cache.writebacks::total                   23                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          234                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          116                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           37                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          387                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          234                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          116                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           37                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher            2                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          389                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     14171600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      6958400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      2217563                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     23347563                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     14171600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      6958400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2217563                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher       124397                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     23471960                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.512035                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.520179                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.755102                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.530864                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.512035                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.520179                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.755102                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.533608                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 60562.393162                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 59986.206897                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59934.135135                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60329.620155                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 60562.393162                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 59986.206897                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59934.135135                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 62198.500000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60339.228792                       # average overall mshr miss latency
system.l2cache.replacements                       399                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           70                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           70                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           70                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           70                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            8                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            8                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher            2                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total            2                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher       124397                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total       124397                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 62198.500000                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 62198.500000                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data            5                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                5                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data            6                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total              6                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data       381600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total       381600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           11                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           11                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.545455                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.545455                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data        63600                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total        63600                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data            6                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total            6                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data       333600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total       333600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.545455                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.545455                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data        55600                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total        55600                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          223                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          102                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher           12                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          337                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          234                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          110                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           37                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          381                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     16043600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      7504800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      2513563                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     26061963                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          457                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          212                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           49                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          718                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.512035                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.518868                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.755102                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.530641                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 68562.393162                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68225.454545                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 67934.135135                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68404.102362                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          234                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          110                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           37                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          381                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     14171600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      6624800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      2217563                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     23013963                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.512035                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.518868                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.755102                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.530641                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 60562.393162                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60225.454545                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59934.135135                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60404.102362                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     28198800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     28198800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  13966                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4495                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.107008                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    40.722967                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1143.868367                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1816.141905                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   972.002424                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   123.264337                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009942                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.279265                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.443394                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.237305                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.030094                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1038                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3058                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           10                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          120                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          906                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          166                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          915                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1934                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           43                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.253418                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.746582                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                12055                       # Number of tag accesses
system.l2cache.tags.data_accesses               12055                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     28198800                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           14976                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            7424                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         2368                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher          128                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               24896                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        14976                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          14976                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         1472                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             1472                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              234                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              116                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           37                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher            2                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  389                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            23                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  23                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          531086429                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          263273614                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     83975205                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher      4539200                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              882874449                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     531086429                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         531086429                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        52200803                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              52200803                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        52200803                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         531086429                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         263273614                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     83975205                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher      4539200                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             935075251                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
