|output_interface
clk => output_interface_fifo:FIFOOP.clock
rdreq => output_interface_fifo:FIFOOP.rdreq
wrreq => output_interface_fifo:FIFOOP.wrreq
input[0] => output_interface_fifo:FIFOOP.data[0]
input[1] => output_interface_fifo:FIFOOP.data[1]
input[2] => output_interface_fifo:FIFOOP.data[2]
input[3] => output_interface_fifo:FIFOOP.data[3]
input[4] => output_interface_fifo:FIFOOP.data[4]
input[5] => output_interface_fifo:FIFOOP.data[5]
input[6] => output_interface_fifo:FIFOOP.data[6]
input[7] => output_interface_fifo:FIFOOP.data[7]
input[8] => output_interface_fifo:FIFOOP.data[8]
input[9] => output_interface_fifo:FIFOOP.data[9]
input[10] => output_interface_fifo:FIFOOP.data[10]
input[11] => output_interface_fifo:FIFOOP.data[11]
input[12] => output_interface_fifo:FIFOOP.data[12]
input[13] => output_interface_fifo:FIFOOP.data[13]
input[14] => output_interface_fifo:FIFOOP.data[14]
input[15] => output_interface_fifo:FIFOOP.data[15]
input[16] => output_interface_fifo:FIFOOP.data[16]
input[17] => output_interface_fifo:FIFOOP.data[17]
input[18] => output_interface_fifo:FIFOOP.data[18]
input[19] => output_interface_fifo:FIFOOP.data[19]
input[20] => output_interface_fifo:FIFOOP.data[20]
input[21] => output_interface_fifo:FIFOOP.data[21]
input[22] => output_interface_fifo:FIFOOP.data[22]
input[23] => output_interface_fifo:FIFOOP.data[23]
input[24] => output_interface_fifo:FIFOOP.data[24]
input[25] => output_interface_fifo:FIFOOP.data[25]
input[26] => output_interface_fifo:FIFOOP.data[26]
input[27] => output_interface_fifo:FIFOOP.data[27]
input[28] => output_interface_fifo:FIFOOP.data[28]
input[29] => output_interface_fifo:FIFOOP.data[29]
input[30] => output_interface_fifo:FIFOOP.data[30]
input[31] => output_interface_fifo:FIFOOP.data[31]
output[0] << output_interface_fifo:FIFOOP.q[0]
output[1] << output_interface_fifo:FIFOOP.q[1]
output[2] << output_interface_fifo:FIFOOP.q[2]
output[3] << output_interface_fifo:FIFOOP.q[3]
output[4] << output_interface_fifo:FIFOOP.q[4]
output[5] << output_interface_fifo:FIFOOP.q[5]
output[6] << output_interface_fifo:FIFOOP.q[6]
output[7] << output_interface_fifo:FIFOOP.q[7]
output[8] << output_interface_fifo:FIFOOP.q[8]
output[9] << output_interface_fifo:FIFOOP.q[9]
output[10] << output_interface_fifo:FIFOOP.q[10]
output[11] << output_interface_fifo:FIFOOP.q[11]
output[12] << output_interface_fifo:FIFOOP.q[12]
output[13] << output_interface_fifo:FIFOOP.q[13]
output[14] << output_interface_fifo:FIFOOP.q[14]
output[15] << output_interface_fifo:FIFOOP.q[15]
output[16] << output_interface_fifo:FIFOOP.q[16]
output[17] << output_interface_fifo:FIFOOP.q[17]
output[18] << output_interface_fifo:FIFOOP.q[18]
output[19] << output_interface_fifo:FIFOOP.q[19]
output[20] << output_interface_fifo:FIFOOP.q[20]
output[21] << output_interface_fifo:FIFOOP.q[21]
output[22] << output_interface_fifo:FIFOOP.q[22]
output[23] << output_interface_fifo:FIFOOP.q[23]
output[24] << output_interface_fifo:FIFOOP.q[24]
output[25] << output_interface_fifo:FIFOOP.q[25]
output[26] << output_interface_fifo:FIFOOP.q[26]
output[27] << output_interface_fifo:FIFOOP.q[27]
output[28] << output_interface_fifo:FIFOOP.q[28]
output[29] << output_interface_fifo:FIFOOP.q[29]
output[30] << output_interface_fifo:FIFOOP.q[30]
output[31] << output_interface_fifo:FIFOOP.q[31]
hfull_flag << output_interface_fifo:FIFOOP.almost_full
empty_flag << output_interface_fifo:FIFOOP.empty
full_flag << output_interface_fifo:FIFOOP.full


|output_interface|output_interface_fifo:FIFOOP
clock => scfifo:scfifo_component.clock
data[0] => scfifo:scfifo_component.data[0]
data[1] => scfifo:scfifo_component.data[1]
data[2] => scfifo:scfifo_component.data[2]
data[3] => scfifo:scfifo_component.data[3]
data[4] => scfifo:scfifo_component.data[4]
data[5] => scfifo:scfifo_component.data[5]
data[6] => scfifo:scfifo_component.data[6]
data[7] => scfifo:scfifo_component.data[7]
data[8] => scfifo:scfifo_component.data[8]
data[9] => scfifo:scfifo_component.data[9]
data[10] => scfifo:scfifo_component.data[10]
data[11] => scfifo:scfifo_component.data[11]
data[12] => scfifo:scfifo_component.data[12]
data[13] => scfifo:scfifo_component.data[13]
data[14] => scfifo:scfifo_component.data[14]
data[15] => scfifo:scfifo_component.data[15]
data[16] => scfifo:scfifo_component.data[16]
data[17] => scfifo:scfifo_component.data[17]
data[18] => scfifo:scfifo_component.data[18]
data[19] => scfifo:scfifo_component.data[19]
data[20] => scfifo:scfifo_component.data[20]
data[21] => scfifo:scfifo_component.data[21]
data[22] => scfifo:scfifo_component.data[22]
data[23] => scfifo:scfifo_component.data[23]
data[24] => scfifo:scfifo_component.data[24]
data[25] => scfifo:scfifo_component.data[25]
data[26] => scfifo:scfifo_component.data[26]
data[27] => scfifo:scfifo_component.data[27]
data[28] => scfifo:scfifo_component.data[28]
data[29] => scfifo:scfifo_component.data[29]
data[30] => scfifo:scfifo_component.data[30]
data[31] => scfifo:scfifo_component.data[31]
rdreq => scfifo:scfifo_component.rdreq
wrreq => scfifo:scfifo_component.wrreq
almost_full <= scfifo:scfifo_component.almost_full
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q[0]
q[1] <= scfifo:scfifo_component.q[1]
q[2] <= scfifo:scfifo_component.q[2]
q[3] <= scfifo:scfifo_component.q[3]
q[4] <= scfifo:scfifo_component.q[4]
q[5] <= scfifo:scfifo_component.q[5]
q[6] <= scfifo:scfifo_component.q[6]
q[7] <= scfifo:scfifo_component.q[7]
q[8] <= scfifo:scfifo_component.q[8]
q[9] <= scfifo:scfifo_component.q[9]
q[10] <= scfifo:scfifo_component.q[10]
q[11] <= scfifo:scfifo_component.q[11]
q[12] <= scfifo:scfifo_component.q[12]
q[13] <= scfifo:scfifo_component.q[13]
q[14] <= scfifo:scfifo_component.q[14]
q[15] <= scfifo:scfifo_component.q[15]
q[16] <= scfifo:scfifo_component.q[16]
q[17] <= scfifo:scfifo_component.q[17]
q[18] <= scfifo:scfifo_component.q[18]
q[19] <= scfifo:scfifo_component.q[19]
q[20] <= scfifo:scfifo_component.q[20]
q[21] <= scfifo:scfifo_component.q[21]
q[22] <= scfifo:scfifo_component.q[22]
q[23] <= scfifo:scfifo_component.q[23]
q[24] <= scfifo:scfifo_component.q[24]
q[25] <= scfifo:scfifo_component.q[25]
q[26] <= scfifo:scfifo_component.q[26]
q[27] <= scfifo:scfifo_component.q[27]
q[28] <= scfifo:scfifo_component.q[28]
q[29] <= scfifo:scfifo_component.q[29]
q[30] <= scfifo:scfifo_component.q[30]
q[31] <= scfifo:scfifo_component.q[31]


|output_interface|output_interface_fifo:FIFOOP|scfifo:scfifo_component
data[0] => scfifo_5361:auto_generated.data[0]
data[1] => scfifo_5361:auto_generated.data[1]
data[2] => scfifo_5361:auto_generated.data[2]
data[3] => scfifo_5361:auto_generated.data[3]
data[4] => scfifo_5361:auto_generated.data[4]
data[5] => scfifo_5361:auto_generated.data[5]
data[6] => scfifo_5361:auto_generated.data[6]
data[7] => scfifo_5361:auto_generated.data[7]
data[8] => scfifo_5361:auto_generated.data[8]
data[9] => scfifo_5361:auto_generated.data[9]
data[10] => scfifo_5361:auto_generated.data[10]
data[11] => scfifo_5361:auto_generated.data[11]
data[12] => scfifo_5361:auto_generated.data[12]
data[13] => scfifo_5361:auto_generated.data[13]
data[14] => scfifo_5361:auto_generated.data[14]
data[15] => scfifo_5361:auto_generated.data[15]
data[16] => scfifo_5361:auto_generated.data[16]
data[17] => scfifo_5361:auto_generated.data[17]
data[18] => scfifo_5361:auto_generated.data[18]
data[19] => scfifo_5361:auto_generated.data[19]
data[20] => scfifo_5361:auto_generated.data[20]
data[21] => scfifo_5361:auto_generated.data[21]
data[22] => scfifo_5361:auto_generated.data[22]
data[23] => scfifo_5361:auto_generated.data[23]
data[24] => scfifo_5361:auto_generated.data[24]
data[25] => scfifo_5361:auto_generated.data[25]
data[26] => scfifo_5361:auto_generated.data[26]
data[27] => scfifo_5361:auto_generated.data[27]
data[28] => scfifo_5361:auto_generated.data[28]
data[29] => scfifo_5361:auto_generated.data[29]
data[30] => scfifo_5361:auto_generated.data[30]
data[31] => scfifo_5361:auto_generated.data[31]
q[0] <= scfifo_5361:auto_generated.q[0]
q[1] <= scfifo_5361:auto_generated.q[1]
q[2] <= scfifo_5361:auto_generated.q[2]
q[3] <= scfifo_5361:auto_generated.q[3]
q[4] <= scfifo_5361:auto_generated.q[4]
q[5] <= scfifo_5361:auto_generated.q[5]
q[6] <= scfifo_5361:auto_generated.q[6]
q[7] <= scfifo_5361:auto_generated.q[7]
q[8] <= scfifo_5361:auto_generated.q[8]
q[9] <= scfifo_5361:auto_generated.q[9]
q[10] <= scfifo_5361:auto_generated.q[10]
q[11] <= scfifo_5361:auto_generated.q[11]
q[12] <= scfifo_5361:auto_generated.q[12]
q[13] <= scfifo_5361:auto_generated.q[13]
q[14] <= scfifo_5361:auto_generated.q[14]
q[15] <= scfifo_5361:auto_generated.q[15]
q[16] <= scfifo_5361:auto_generated.q[16]
q[17] <= scfifo_5361:auto_generated.q[17]
q[18] <= scfifo_5361:auto_generated.q[18]
q[19] <= scfifo_5361:auto_generated.q[19]
q[20] <= scfifo_5361:auto_generated.q[20]
q[21] <= scfifo_5361:auto_generated.q[21]
q[22] <= scfifo_5361:auto_generated.q[22]
q[23] <= scfifo_5361:auto_generated.q[23]
q[24] <= scfifo_5361:auto_generated.q[24]
q[25] <= scfifo_5361:auto_generated.q[25]
q[26] <= scfifo_5361:auto_generated.q[26]
q[27] <= scfifo_5361:auto_generated.q[27]
q[28] <= scfifo_5361:auto_generated.q[28]
q[29] <= scfifo_5361:auto_generated.q[29]
q[30] <= scfifo_5361:auto_generated.q[30]
q[31] <= scfifo_5361:auto_generated.q[31]
wrreq => scfifo_5361:auto_generated.wrreq
rdreq => scfifo_5361:auto_generated.rdreq
clock => scfifo_5361:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
empty <= scfifo_5361:auto_generated.empty
full <= scfifo_5361:auto_generated.full
almost_full <= scfifo_5361:auto_generated.almost_full
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
usedw[7] <= <GND>
usedw[8] <= <GND>


|output_interface|output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated
almost_full <= dffe_af.DB_MAX_OUTPUT_PORT_TYPE
clock => a_dpfifo_pk31:dpfifo.clock
clock => dffe_af.CLK
data[0] => a_dpfifo_pk31:dpfifo.data[0]
data[1] => a_dpfifo_pk31:dpfifo.data[1]
data[2] => a_dpfifo_pk31:dpfifo.data[2]
data[3] => a_dpfifo_pk31:dpfifo.data[3]
data[4] => a_dpfifo_pk31:dpfifo.data[4]
data[5] => a_dpfifo_pk31:dpfifo.data[5]
data[6] => a_dpfifo_pk31:dpfifo.data[6]
data[7] => a_dpfifo_pk31:dpfifo.data[7]
data[8] => a_dpfifo_pk31:dpfifo.data[8]
data[9] => a_dpfifo_pk31:dpfifo.data[9]
data[10] => a_dpfifo_pk31:dpfifo.data[10]
data[11] => a_dpfifo_pk31:dpfifo.data[11]
data[12] => a_dpfifo_pk31:dpfifo.data[12]
data[13] => a_dpfifo_pk31:dpfifo.data[13]
data[14] => a_dpfifo_pk31:dpfifo.data[14]
data[15] => a_dpfifo_pk31:dpfifo.data[15]
data[16] => a_dpfifo_pk31:dpfifo.data[16]
data[17] => a_dpfifo_pk31:dpfifo.data[17]
data[18] => a_dpfifo_pk31:dpfifo.data[18]
data[19] => a_dpfifo_pk31:dpfifo.data[19]
data[20] => a_dpfifo_pk31:dpfifo.data[20]
data[21] => a_dpfifo_pk31:dpfifo.data[21]
data[22] => a_dpfifo_pk31:dpfifo.data[22]
data[23] => a_dpfifo_pk31:dpfifo.data[23]
data[24] => a_dpfifo_pk31:dpfifo.data[24]
data[25] => a_dpfifo_pk31:dpfifo.data[25]
data[26] => a_dpfifo_pk31:dpfifo.data[26]
data[27] => a_dpfifo_pk31:dpfifo.data[27]
data[28] => a_dpfifo_pk31:dpfifo.data[28]
data[29] => a_dpfifo_pk31:dpfifo.data[29]
data[30] => a_dpfifo_pk31:dpfifo.data[30]
data[31] => a_dpfifo_pk31:dpfifo.data[31]
empty <= a_dpfifo_pk31:dpfifo.empty
full <= a_dpfifo_pk31:dpfifo.full
q[0] <= a_dpfifo_pk31:dpfifo.q[0]
q[1] <= a_dpfifo_pk31:dpfifo.q[1]
q[2] <= a_dpfifo_pk31:dpfifo.q[2]
q[3] <= a_dpfifo_pk31:dpfifo.q[3]
q[4] <= a_dpfifo_pk31:dpfifo.q[4]
q[5] <= a_dpfifo_pk31:dpfifo.q[5]
q[6] <= a_dpfifo_pk31:dpfifo.q[6]
q[7] <= a_dpfifo_pk31:dpfifo.q[7]
q[8] <= a_dpfifo_pk31:dpfifo.q[8]
q[9] <= a_dpfifo_pk31:dpfifo.q[9]
q[10] <= a_dpfifo_pk31:dpfifo.q[10]
q[11] <= a_dpfifo_pk31:dpfifo.q[11]
q[12] <= a_dpfifo_pk31:dpfifo.q[12]
q[13] <= a_dpfifo_pk31:dpfifo.q[13]
q[14] <= a_dpfifo_pk31:dpfifo.q[14]
q[15] <= a_dpfifo_pk31:dpfifo.q[15]
q[16] <= a_dpfifo_pk31:dpfifo.q[16]
q[17] <= a_dpfifo_pk31:dpfifo.q[17]
q[18] <= a_dpfifo_pk31:dpfifo.q[18]
q[19] <= a_dpfifo_pk31:dpfifo.q[19]
q[20] <= a_dpfifo_pk31:dpfifo.q[20]
q[21] <= a_dpfifo_pk31:dpfifo.q[21]
q[22] <= a_dpfifo_pk31:dpfifo.q[22]
q[23] <= a_dpfifo_pk31:dpfifo.q[23]
q[24] <= a_dpfifo_pk31:dpfifo.q[24]
q[25] <= a_dpfifo_pk31:dpfifo.q[25]
q[26] <= a_dpfifo_pk31:dpfifo.q[26]
q[27] <= a_dpfifo_pk31:dpfifo.q[27]
q[28] <= a_dpfifo_pk31:dpfifo.q[28]
q[29] <= a_dpfifo_pk31:dpfifo.q[29]
q[30] <= a_dpfifo_pk31:dpfifo.q[30]
q[31] <= a_dpfifo_pk31:dpfifo.q[31]
rdreq => a_dpfifo_pk31:dpfifo.rreq
rdreq => _~2.IN1
rdreq => _~10.IN0
wrreq => a_dpfifo_pk31:dpfifo.wreq
wrreq => _~0.IN0
wrreq => _~9.IN1


|output_interface|output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo
clock => a_fefifo_s7f:fifo_state.clock
clock => dpram_ev01:FIFOram.inclock
clock => dpram_ev01:FIFOram.outclock
clock => cntr_ijb:rd_ptr_count.clock
clock => cntr_ijb:wr_ptr.clock
data[0] => dpram_ev01:FIFOram.data[0]
data[1] => dpram_ev01:FIFOram.data[1]
data[2] => dpram_ev01:FIFOram.data[2]
data[3] => dpram_ev01:FIFOram.data[3]
data[4] => dpram_ev01:FIFOram.data[4]
data[5] => dpram_ev01:FIFOram.data[5]
data[6] => dpram_ev01:FIFOram.data[6]
data[7] => dpram_ev01:FIFOram.data[7]
data[8] => dpram_ev01:FIFOram.data[8]
data[9] => dpram_ev01:FIFOram.data[9]
data[10] => dpram_ev01:FIFOram.data[10]
data[11] => dpram_ev01:FIFOram.data[11]
data[12] => dpram_ev01:FIFOram.data[12]
data[13] => dpram_ev01:FIFOram.data[13]
data[14] => dpram_ev01:FIFOram.data[14]
data[15] => dpram_ev01:FIFOram.data[15]
data[16] => dpram_ev01:FIFOram.data[16]
data[17] => dpram_ev01:FIFOram.data[17]
data[18] => dpram_ev01:FIFOram.data[18]
data[19] => dpram_ev01:FIFOram.data[19]
data[20] => dpram_ev01:FIFOram.data[20]
data[21] => dpram_ev01:FIFOram.data[21]
data[22] => dpram_ev01:FIFOram.data[22]
data[23] => dpram_ev01:FIFOram.data[23]
data[24] => dpram_ev01:FIFOram.data[24]
data[25] => dpram_ev01:FIFOram.data[25]
data[26] => dpram_ev01:FIFOram.data[26]
data[27] => dpram_ev01:FIFOram.data[27]
data[28] => dpram_ev01:FIFOram.data[28]
data[29] => dpram_ev01:FIFOram.data[29]
data[30] => dpram_ev01:FIFOram.data[30]
data[31] => dpram_ev01:FIFOram.data[31]
empty <= a_fefifo_s7f:fifo_state.empty
full <= a_fefifo_s7f:fifo_state.full
q[0] <= dpram_ev01:FIFOram.q[0]
q[1] <= dpram_ev01:FIFOram.q[1]
q[2] <= dpram_ev01:FIFOram.q[2]
q[3] <= dpram_ev01:FIFOram.q[3]
q[4] <= dpram_ev01:FIFOram.q[4]
q[5] <= dpram_ev01:FIFOram.q[5]
q[6] <= dpram_ev01:FIFOram.q[6]
q[7] <= dpram_ev01:FIFOram.q[7]
q[8] <= dpram_ev01:FIFOram.q[8]
q[9] <= dpram_ev01:FIFOram.q[9]
q[10] <= dpram_ev01:FIFOram.q[10]
q[11] <= dpram_ev01:FIFOram.q[11]
q[12] <= dpram_ev01:FIFOram.q[12]
q[13] <= dpram_ev01:FIFOram.q[13]
q[14] <= dpram_ev01:FIFOram.q[14]
q[15] <= dpram_ev01:FIFOram.q[15]
q[16] <= dpram_ev01:FIFOram.q[16]
q[17] <= dpram_ev01:FIFOram.q[17]
q[18] <= dpram_ev01:FIFOram.q[18]
q[19] <= dpram_ev01:FIFOram.q[19]
q[20] <= dpram_ev01:FIFOram.q[20]
q[21] <= dpram_ev01:FIFOram.q[21]
q[22] <= dpram_ev01:FIFOram.q[22]
q[23] <= dpram_ev01:FIFOram.q[23]
q[24] <= dpram_ev01:FIFOram.q[24]
q[25] <= dpram_ev01:FIFOram.q[25]
q[26] <= dpram_ev01:FIFOram.q[26]
q[27] <= dpram_ev01:FIFOram.q[27]
q[28] <= dpram_ev01:FIFOram.q[28]
q[29] <= dpram_ev01:FIFOram.q[29]
q[30] <= dpram_ev01:FIFOram.q[30]
q[31] <= dpram_ev01:FIFOram.q[31]
rreq => a_fefifo_s7f:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_s7f:fifo_state.sclr
sclr => _~0.IN1
sclr => _~1.IN0
sclr => cntr_ijb:rd_ptr_count.sclr
sclr => cntr_ijb:wr_ptr.sclr
usedw[0] <= a_fefifo_s7f:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_s7f:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_s7f:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_s7f:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_s7f:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_s7f:fifo_state.usedw_out[5]
usedw[6] <= a_fefifo_s7f:fifo_state.usedw_out[6]
usedw[7] <= a_fefifo_s7f:fifo_state.usedw_out[7]
usedw[8] <= a_fefifo_s7f:fifo_state.usedw_out[8]
wreq => a_fefifo_s7f:fifo_state.wreq
wreq => valid_wreq.IN0


|output_interface|output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state
aclr => b_full~0.IN0
aclr => b_non_empty~0.IN0
aclr => cntr_uj7:count_usedw.aclr
clock => cntr_uj7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty~0.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _~0.IN1
rreq => _~7.IN0
rreq => _~22.IN1
rreq => valid_rreq.IN0
sclr => _~0.IN0
sclr => _~5.IN0
sclr => _~11.IN1
sclr => _~15.IN0
sclr => _~25.IN0
sclr => cntr_uj7:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[6] <= usedw[6].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[7] <= usedw[7].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[8] <= usedw[8].DB_MAX_OUTPUT_PORT_TYPE
wreq => _~6.IN1
wreq => _~14.IN1
wreq => _~23.IN0
wreq => valid_wreq.IN0


|output_interface|output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_uj7:count_usedw
aclr => counter_reg_bit1a[8].ACLR
aclr => counter_reg_bit1a[7].ACLR
aclr => counter_reg_bit1a[6].ACLR
aclr => counter_reg_bit1a[5].ACLR
aclr => counter_reg_bit1a[4].ACLR
aclr => counter_reg_bit1a[3].ACLR
aclr => counter_reg_bit1a[2].ACLR
aclr => counter_reg_bit1a[1].ACLR
aclr => counter_reg_bit1a[0].ACLR
clock => counter_reg_bit1a[8].CLK
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _~2.IN1
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT
q[8] <= counter_reg_bit1a[8].REGOUT
sclr => _~0.IN0
sclr => _~3.IN0
sclr => _~32.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB
updown => counter_comb_bita8.DATAB


|output_interface|output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram
data[0] => altsyncram_avj1:altsyncram2.data_a[0]
data[1] => altsyncram_avj1:altsyncram2.data_a[1]
data[2] => altsyncram_avj1:altsyncram2.data_a[2]
data[3] => altsyncram_avj1:altsyncram2.data_a[3]
data[4] => altsyncram_avj1:altsyncram2.data_a[4]
data[5] => altsyncram_avj1:altsyncram2.data_a[5]
data[6] => altsyncram_avj1:altsyncram2.data_a[6]
data[7] => altsyncram_avj1:altsyncram2.data_a[7]
data[8] => altsyncram_avj1:altsyncram2.data_a[8]
data[9] => altsyncram_avj1:altsyncram2.data_a[9]
data[10] => altsyncram_avj1:altsyncram2.data_a[10]
data[11] => altsyncram_avj1:altsyncram2.data_a[11]
data[12] => altsyncram_avj1:altsyncram2.data_a[12]
data[13] => altsyncram_avj1:altsyncram2.data_a[13]
data[14] => altsyncram_avj1:altsyncram2.data_a[14]
data[15] => altsyncram_avj1:altsyncram2.data_a[15]
data[16] => altsyncram_avj1:altsyncram2.data_a[16]
data[17] => altsyncram_avj1:altsyncram2.data_a[17]
data[18] => altsyncram_avj1:altsyncram2.data_a[18]
data[19] => altsyncram_avj1:altsyncram2.data_a[19]
data[20] => altsyncram_avj1:altsyncram2.data_a[20]
data[21] => altsyncram_avj1:altsyncram2.data_a[21]
data[22] => altsyncram_avj1:altsyncram2.data_a[22]
data[23] => altsyncram_avj1:altsyncram2.data_a[23]
data[24] => altsyncram_avj1:altsyncram2.data_a[24]
data[25] => altsyncram_avj1:altsyncram2.data_a[25]
data[26] => altsyncram_avj1:altsyncram2.data_a[26]
data[27] => altsyncram_avj1:altsyncram2.data_a[27]
data[28] => altsyncram_avj1:altsyncram2.data_a[28]
data[29] => altsyncram_avj1:altsyncram2.data_a[29]
data[30] => altsyncram_avj1:altsyncram2.data_a[30]
data[31] => altsyncram_avj1:altsyncram2.data_a[31]
inclock => altsyncram_avj1:altsyncram2.clock0
outclock => altsyncram_avj1:altsyncram2.clock1
outclocken => altsyncram_avj1:altsyncram2.clocken1
q[0] <= altsyncram_avj1:altsyncram2.q_b[0]
q[1] <= altsyncram_avj1:altsyncram2.q_b[1]
q[2] <= altsyncram_avj1:altsyncram2.q_b[2]
q[3] <= altsyncram_avj1:altsyncram2.q_b[3]
q[4] <= altsyncram_avj1:altsyncram2.q_b[4]
q[5] <= altsyncram_avj1:altsyncram2.q_b[5]
q[6] <= altsyncram_avj1:altsyncram2.q_b[6]
q[7] <= altsyncram_avj1:altsyncram2.q_b[7]
q[8] <= altsyncram_avj1:altsyncram2.q_b[8]
q[9] <= altsyncram_avj1:altsyncram2.q_b[9]
q[10] <= altsyncram_avj1:altsyncram2.q_b[10]
q[11] <= altsyncram_avj1:altsyncram2.q_b[11]
q[12] <= altsyncram_avj1:altsyncram2.q_b[12]
q[13] <= altsyncram_avj1:altsyncram2.q_b[13]
q[14] <= altsyncram_avj1:altsyncram2.q_b[14]
q[15] <= altsyncram_avj1:altsyncram2.q_b[15]
q[16] <= altsyncram_avj1:altsyncram2.q_b[16]
q[17] <= altsyncram_avj1:altsyncram2.q_b[17]
q[18] <= altsyncram_avj1:altsyncram2.q_b[18]
q[19] <= altsyncram_avj1:altsyncram2.q_b[19]
q[20] <= altsyncram_avj1:altsyncram2.q_b[20]
q[21] <= altsyncram_avj1:altsyncram2.q_b[21]
q[22] <= altsyncram_avj1:altsyncram2.q_b[22]
q[23] <= altsyncram_avj1:altsyncram2.q_b[23]
q[24] <= altsyncram_avj1:altsyncram2.q_b[24]
q[25] <= altsyncram_avj1:altsyncram2.q_b[25]
q[26] <= altsyncram_avj1:altsyncram2.q_b[26]
q[27] <= altsyncram_avj1:altsyncram2.q_b[27]
q[28] <= altsyncram_avj1:altsyncram2.q_b[28]
q[29] <= altsyncram_avj1:altsyncram2.q_b[29]
q[30] <= altsyncram_avj1:altsyncram2.q_b[30]
q[31] <= altsyncram_avj1:altsyncram2.q_b[31]
rdaddress[0] => altsyncram_avj1:altsyncram2.address_b[0]
rdaddress[1] => altsyncram_avj1:altsyncram2.address_b[1]
rdaddress[2] => altsyncram_avj1:altsyncram2.address_b[2]
rdaddress[3] => altsyncram_avj1:altsyncram2.address_b[3]
rdaddress[4] => altsyncram_avj1:altsyncram2.address_b[4]
rdaddress[5] => altsyncram_avj1:altsyncram2.address_b[5]
rdaddress[6] => altsyncram_avj1:altsyncram2.address_b[6]
rdaddress[7] => altsyncram_avj1:altsyncram2.address_b[7]
rdaddress[8] => altsyncram_avj1:altsyncram2.address_b[8]
wraddress[0] => altsyncram_avj1:altsyncram2.address_a[0]
wraddress[1] => altsyncram_avj1:altsyncram2.address_a[1]
wraddress[2] => altsyncram_avj1:altsyncram2.address_a[2]
wraddress[3] => altsyncram_avj1:altsyncram2.address_a[3]
wraddress[4] => altsyncram_avj1:altsyncram2.address_a[4]
wraddress[5] => altsyncram_avj1:altsyncram2.address_a[5]
wraddress[6] => altsyncram_avj1:altsyncram2.address_a[6]
wraddress[7] => altsyncram_avj1:altsyncram2.address_a[7]
wraddress[8] => altsyncram_avj1:altsyncram2.address_a[8]
wren => altsyncram_avj1:altsyncram2.wren_a


|output_interface|output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2
address_a[0] => altsyncram_9pc1:altsyncram3.address_b[0]
address_a[1] => altsyncram_9pc1:altsyncram3.address_b[1]
address_a[2] => altsyncram_9pc1:altsyncram3.address_b[2]
address_a[3] => altsyncram_9pc1:altsyncram3.address_b[3]
address_a[4] => altsyncram_9pc1:altsyncram3.address_b[4]
address_a[5] => altsyncram_9pc1:altsyncram3.address_b[5]
address_a[6] => altsyncram_9pc1:altsyncram3.address_b[6]
address_a[7] => altsyncram_9pc1:altsyncram3.address_b[7]
address_a[8] => altsyncram_9pc1:altsyncram3.address_b[8]
address_b[0] => altsyncram_9pc1:altsyncram3.address_a[0]
address_b[1] => altsyncram_9pc1:altsyncram3.address_a[1]
address_b[2] => altsyncram_9pc1:altsyncram3.address_a[2]
address_b[3] => altsyncram_9pc1:altsyncram3.address_a[3]
address_b[4] => altsyncram_9pc1:altsyncram3.address_a[4]
address_b[5] => altsyncram_9pc1:altsyncram3.address_a[5]
address_b[6] => altsyncram_9pc1:altsyncram3.address_a[6]
address_b[7] => altsyncram_9pc1:altsyncram3.address_a[7]
address_b[8] => altsyncram_9pc1:altsyncram3.address_a[8]
clock0 => altsyncram_9pc1:altsyncram3.clock1
clock1 => altsyncram_9pc1:altsyncram3.clock0
clocken1 => altsyncram_9pc1:altsyncram3.clocken0
data_a[0] => altsyncram_9pc1:altsyncram3.data_b[0]
data_a[1] => altsyncram_9pc1:altsyncram3.data_b[1]
data_a[2] => altsyncram_9pc1:altsyncram3.data_b[2]
data_a[3] => altsyncram_9pc1:altsyncram3.data_b[3]
data_a[4] => altsyncram_9pc1:altsyncram3.data_b[4]
data_a[5] => altsyncram_9pc1:altsyncram3.data_b[5]
data_a[6] => altsyncram_9pc1:altsyncram3.data_b[6]
data_a[7] => altsyncram_9pc1:altsyncram3.data_b[7]
data_a[8] => altsyncram_9pc1:altsyncram3.data_b[8]
data_a[9] => altsyncram_9pc1:altsyncram3.data_b[9]
data_a[10] => altsyncram_9pc1:altsyncram3.data_b[10]
data_a[11] => altsyncram_9pc1:altsyncram3.data_b[11]
data_a[12] => altsyncram_9pc1:altsyncram3.data_b[12]
data_a[13] => altsyncram_9pc1:altsyncram3.data_b[13]
data_a[14] => altsyncram_9pc1:altsyncram3.data_b[14]
data_a[15] => altsyncram_9pc1:altsyncram3.data_b[15]
data_a[16] => altsyncram_9pc1:altsyncram3.data_b[16]
data_a[17] => altsyncram_9pc1:altsyncram3.data_b[17]
data_a[18] => altsyncram_9pc1:altsyncram3.data_b[18]
data_a[19] => altsyncram_9pc1:altsyncram3.data_b[19]
data_a[20] => altsyncram_9pc1:altsyncram3.data_b[20]
data_a[21] => altsyncram_9pc1:altsyncram3.data_b[21]
data_a[22] => altsyncram_9pc1:altsyncram3.data_b[22]
data_a[23] => altsyncram_9pc1:altsyncram3.data_b[23]
data_a[24] => altsyncram_9pc1:altsyncram3.data_b[24]
data_a[25] => altsyncram_9pc1:altsyncram3.data_b[25]
data_a[26] => altsyncram_9pc1:altsyncram3.data_b[26]
data_a[27] => altsyncram_9pc1:altsyncram3.data_b[27]
data_a[28] => altsyncram_9pc1:altsyncram3.data_b[28]
data_a[29] => altsyncram_9pc1:altsyncram3.data_b[29]
data_a[30] => altsyncram_9pc1:altsyncram3.data_b[30]
data_a[31] => altsyncram_9pc1:altsyncram3.data_b[31]
q_b[0] <= altsyncram_9pc1:altsyncram3.q_a[0]
q_b[1] <= altsyncram_9pc1:altsyncram3.q_a[1]
q_b[2] <= altsyncram_9pc1:altsyncram3.q_a[2]
q_b[3] <= altsyncram_9pc1:altsyncram3.q_a[3]
q_b[4] <= altsyncram_9pc1:altsyncram3.q_a[4]
q_b[5] <= altsyncram_9pc1:altsyncram3.q_a[5]
q_b[6] <= altsyncram_9pc1:altsyncram3.q_a[6]
q_b[7] <= altsyncram_9pc1:altsyncram3.q_a[7]
q_b[8] <= altsyncram_9pc1:altsyncram3.q_a[8]
q_b[9] <= altsyncram_9pc1:altsyncram3.q_a[9]
q_b[10] <= altsyncram_9pc1:altsyncram3.q_a[10]
q_b[11] <= altsyncram_9pc1:altsyncram3.q_a[11]
q_b[12] <= altsyncram_9pc1:altsyncram3.q_a[12]
q_b[13] <= altsyncram_9pc1:altsyncram3.q_a[13]
q_b[14] <= altsyncram_9pc1:altsyncram3.q_a[14]
q_b[15] <= altsyncram_9pc1:altsyncram3.q_a[15]
q_b[16] <= altsyncram_9pc1:altsyncram3.q_a[16]
q_b[17] <= altsyncram_9pc1:altsyncram3.q_a[17]
q_b[18] <= altsyncram_9pc1:altsyncram3.q_a[18]
q_b[19] <= altsyncram_9pc1:altsyncram3.q_a[19]
q_b[20] <= altsyncram_9pc1:altsyncram3.q_a[20]
q_b[21] <= altsyncram_9pc1:altsyncram3.q_a[21]
q_b[22] <= altsyncram_9pc1:altsyncram3.q_a[22]
q_b[23] <= altsyncram_9pc1:altsyncram3.q_a[23]
q_b[24] <= altsyncram_9pc1:altsyncram3.q_a[24]
q_b[25] <= altsyncram_9pc1:altsyncram3.q_a[25]
q_b[26] <= altsyncram_9pc1:altsyncram3.q_a[26]
q_b[27] <= altsyncram_9pc1:altsyncram3.q_a[27]
q_b[28] <= altsyncram_9pc1:altsyncram3.q_a[28]
q_b[29] <= altsyncram_9pc1:altsyncram3.q_a[29]
q_b[30] <= altsyncram_9pc1:altsyncram3.q_a[30]
q_b[31] <= altsyncram_9pc1:altsyncram3.q_a[31]
wren_a => altsyncram_9pc1:altsyncram3.clocken1
wren_a => altsyncram_9pc1:altsyncram3.wren_b


|output_interface|output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3
address_a[0] => ram_block4a0.PORTAADDR
address_a[0] => ram_block4a1.PORTAADDR
address_a[0] => ram_block4a2.PORTAADDR
address_a[0] => ram_block4a3.PORTAADDR
address_a[0] => ram_block4a4.PORTAADDR
address_a[0] => ram_block4a5.PORTAADDR
address_a[0] => ram_block4a6.PORTAADDR
address_a[0] => ram_block4a7.PORTAADDR
address_a[0] => ram_block4a8.PORTAADDR
address_a[0] => ram_block4a9.PORTAADDR
address_a[0] => ram_block4a10.PORTAADDR
address_a[0] => ram_block4a11.PORTAADDR
address_a[0] => ram_block4a12.PORTAADDR
address_a[0] => ram_block4a13.PORTAADDR
address_a[0] => ram_block4a14.PORTAADDR
address_a[0] => ram_block4a15.PORTAADDR
address_a[0] => ram_block4a16.PORTAADDR
address_a[0] => ram_block4a17.PORTAADDR
address_a[0] => ram_block4a18.PORTAADDR
address_a[0] => ram_block4a19.PORTAADDR
address_a[0] => ram_block4a20.PORTAADDR
address_a[0] => ram_block4a21.PORTAADDR
address_a[0] => ram_block4a22.PORTAADDR
address_a[0] => ram_block4a23.PORTAADDR
address_a[0] => ram_block4a24.PORTAADDR
address_a[0] => ram_block4a25.PORTAADDR
address_a[0] => ram_block4a26.PORTAADDR
address_a[0] => ram_block4a27.PORTAADDR
address_a[0] => ram_block4a28.PORTAADDR
address_a[0] => ram_block4a29.PORTAADDR
address_a[0] => ram_block4a30.PORTAADDR
address_a[0] => ram_block4a31.PORTAADDR
address_a[1] => ram_block4a0.PORTAADDR1
address_a[1] => ram_block4a1.PORTAADDR1
address_a[1] => ram_block4a2.PORTAADDR1
address_a[1] => ram_block4a3.PORTAADDR1
address_a[1] => ram_block4a4.PORTAADDR1
address_a[1] => ram_block4a5.PORTAADDR1
address_a[1] => ram_block4a6.PORTAADDR1
address_a[1] => ram_block4a7.PORTAADDR1
address_a[1] => ram_block4a8.PORTAADDR1
address_a[1] => ram_block4a9.PORTAADDR1
address_a[1] => ram_block4a10.PORTAADDR1
address_a[1] => ram_block4a11.PORTAADDR1
address_a[1] => ram_block4a12.PORTAADDR1
address_a[1] => ram_block4a13.PORTAADDR1
address_a[1] => ram_block4a14.PORTAADDR1
address_a[1] => ram_block4a15.PORTAADDR1
address_a[1] => ram_block4a16.PORTAADDR1
address_a[1] => ram_block4a17.PORTAADDR1
address_a[1] => ram_block4a18.PORTAADDR1
address_a[1] => ram_block4a19.PORTAADDR1
address_a[1] => ram_block4a20.PORTAADDR1
address_a[1] => ram_block4a21.PORTAADDR1
address_a[1] => ram_block4a22.PORTAADDR1
address_a[1] => ram_block4a23.PORTAADDR1
address_a[1] => ram_block4a24.PORTAADDR1
address_a[1] => ram_block4a25.PORTAADDR1
address_a[1] => ram_block4a26.PORTAADDR1
address_a[1] => ram_block4a27.PORTAADDR1
address_a[1] => ram_block4a28.PORTAADDR1
address_a[1] => ram_block4a29.PORTAADDR1
address_a[1] => ram_block4a30.PORTAADDR1
address_a[1] => ram_block4a31.PORTAADDR1
address_a[2] => ram_block4a0.PORTAADDR2
address_a[2] => ram_block4a1.PORTAADDR2
address_a[2] => ram_block4a2.PORTAADDR2
address_a[2] => ram_block4a3.PORTAADDR2
address_a[2] => ram_block4a4.PORTAADDR2
address_a[2] => ram_block4a5.PORTAADDR2
address_a[2] => ram_block4a6.PORTAADDR2
address_a[2] => ram_block4a7.PORTAADDR2
address_a[2] => ram_block4a8.PORTAADDR2
address_a[2] => ram_block4a9.PORTAADDR2
address_a[2] => ram_block4a10.PORTAADDR2
address_a[2] => ram_block4a11.PORTAADDR2
address_a[2] => ram_block4a12.PORTAADDR2
address_a[2] => ram_block4a13.PORTAADDR2
address_a[2] => ram_block4a14.PORTAADDR2
address_a[2] => ram_block4a15.PORTAADDR2
address_a[2] => ram_block4a16.PORTAADDR2
address_a[2] => ram_block4a17.PORTAADDR2
address_a[2] => ram_block4a18.PORTAADDR2
address_a[2] => ram_block4a19.PORTAADDR2
address_a[2] => ram_block4a20.PORTAADDR2
address_a[2] => ram_block4a21.PORTAADDR2
address_a[2] => ram_block4a22.PORTAADDR2
address_a[2] => ram_block4a23.PORTAADDR2
address_a[2] => ram_block4a24.PORTAADDR2
address_a[2] => ram_block4a25.PORTAADDR2
address_a[2] => ram_block4a26.PORTAADDR2
address_a[2] => ram_block4a27.PORTAADDR2
address_a[2] => ram_block4a28.PORTAADDR2
address_a[2] => ram_block4a29.PORTAADDR2
address_a[2] => ram_block4a30.PORTAADDR2
address_a[2] => ram_block4a31.PORTAADDR2
address_a[3] => ram_block4a0.PORTAADDR3
address_a[3] => ram_block4a1.PORTAADDR3
address_a[3] => ram_block4a2.PORTAADDR3
address_a[3] => ram_block4a3.PORTAADDR3
address_a[3] => ram_block4a4.PORTAADDR3
address_a[3] => ram_block4a5.PORTAADDR3
address_a[3] => ram_block4a6.PORTAADDR3
address_a[3] => ram_block4a7.PORTAADDR3
address_a[3] => ram_block4a8.PORTAADDR3
address_a[3] => ram_block4a9.PORTAADDR3
address_a[3] => ram_block4a10.PORTAADDR3
address_a[3] => ram_block4a11.PORTAADDR3
address_a[3] => ram_block4a12.PORTAADDR3
address_a[3] => ram_block4a13.PORTAADDR3
address_a[3] => ram_block4a14.PORTAADDR3
address_a[3] => ram_block4a15.PORTAADDR3
address_a[3] => ram_block4a16.PORTAADDR3
address_a[3] => ram_block4a17.PORTAADDR3
address_a[3] => ram_block4a18.PORTAADDR3
address_a[3] => ram_block4a19.PORTAADDR3
address_a[3] => ram_block4a20.PORTAADDR3
address_a[3] => ram_block4a21.PORTAADDR3
address_a[3] => ram_block4a22.PORTAADDR3
address_a[3] => ram_block4a23.PORTAADDR3
address_a[3] => ram_block4a24.PORTAADDR3
address_a[3] => ram_block4a25.PORTAADDR3
address_a[3] => ram_block4a26.PORTAADDR3
address_a[3] => ram_block4a27.PORTAADDR3
address_a[3] => ram_block4a28.PORTAADDR3
address_a[3] => ram_block4a29.PORTAADDR3
address_a[3] => ram_block4a30.PORTAADDR3
address_a[3] => ram_block4a31.PORTAADDR3
address_a[4] => ram_block4a0.PORTAADDR4
address_a[4] => ram_block4a1.PORTAADDR4
address_a[4] => ram_block4a2.PORTAADDR4
address_a[4] => ram_block4a3.PORTAADDR4
address_a[4] => ram_block4a4.PORTAADDR4
address_a[4] => ram_block4a5.PORTAADDR4
address_a[4] => ram_block4a6.PORTAADDR4
address_a[4] => ram_block4a7.PORTAADDR4
address_a[4] => ram_block4a8.PORTAADDR4
address_a[4] => ram_block4a9.PORTAADDR4
address_a[4] => ram_block4a10.PORTAADDR4
address_a[4] => ram_block4a11.PORTAADDR4
address_a[4] => ram_block4a12.PORTAADDR4
address_a[4] => ram_block4a13.PORTAADDR4
address_a[4] => ram_block4a14.PORTAADDR4
address_a[4] => ram_block4a15.PORTAADDR4
address_a[4] => ram_block4a16.PORTAADDR4
address_a[4] => ram_block4a17.PORTAADDR4
address_a[4] => ram_block4a18.PORTAADDR4
address_a[4] => ram_block4a19.PORTAADDR4
address_a[4] => ram_block4a20.PORTAADDR4
address_a[4] => ram_block4a21.PORTAADDR4
address_a[4] => ram_block4a22.PORTAADDR4
address_a[4] => ram_block4a23.PORTAADDR4
address_a[4] => ram_block4a24.PORTAADDR4
address_a[4] => ram_block4a25.PORTAADDR4
address_a[4] => ram_block4a26.PORTAADDR4
address_a[4] => ram_block4a27.PORTAADDR4
address_a[4] => ram_block4a28.PORTAADDR4
address_a[4] => ram_block4a29.PORTAADDR4
address_a[4] => ram_block4a30.PORTAADDR4
address_a[4] => ram_block4a31.PORTAADDR4
address_a[5] => ram_block4a0.PORTAADDR5
address_a[5] => ram_block4a1.PORTAADDR5
address_a[5] => ram_block4a2.PORTAADDR5
address_a[5] => ram_block4a3.PORTAADDR5
address_a[5] => ram_block4a4.PORTAADDR5
address_a[5] => ram_block4a5.PORTAADDR5
address_a[5] => ram_block4a6.PORTAADDR5
address_a[5] => ram_block4a7.PORTAADDR5
address_a[5] => ram_block4a8.PORTAADDR5
address_a[5] => ram_block4a9.PORTAADDR5
address_a[5] => ram_block4a10.PORTAADDR5
address_a[5] => ram_block4a11.PORTAADDR5
address_a[5] => ram_block4a12.PORTAADDR5
address_a[5] => ram_block4a13.PORTAADDR5
address_a[5] => ram_block4a14.PORTAADDR5
address_a[5] => ram_block4a15.PORTAADDR5
address_a[5] => ram_block4a16.PORTAADDR5
address_a[5] => ram_block4a17.PORTAADDR5
address_a[5] => ram_block4a18.PORTAADDR5
address_a[5] => ram_block4a19.PORTAADDR5
address_a[5] => ram_block4a20.PORTAADDR5
address_a[5] => ram_block4a21.PORTAADDR5
address_a[5] => ram_block4a22.PORTAADDR5
address_a[5] => ram_block4a23.PORTAADDR5
address_a[5] => ram_block4a24.PORTAADDR5
address_a[5] => ram_block4a25.PORTAADDR5
address_a[5] => ram_block4a26.PORTAADDR5
address_a[5] => ram_block4a27.PORTAADDR5
address_a[5] => ram_block4a28.PORTAADDR5
address_a[5] => ram_block4a29.PORTAADDR5
address_a[5] => ram_block4a30.PORTAADDR5
address_a[5] => ram_block4a31.PORTAADDR5
address_a[6] => ram_block4a0.PORTAADDR6
address_a[6] => ram_block4a1.PORTAADDR6
address_a[6] => ram_block4a2.PORTAADDR6
address_a[6] => ram_block4a3.PORTAADDR6
address_a[6] => ram_block4a4.PORTAADDR6
address_a[6] => ram_block4a5.PORTAADDR6
address_a[6] => ram_block4a6.PORTAADDR6
address_a[6] => ram_block4a7.PORTAADDR6
address_a[6] => ram_block4a8.PORTAADDR6
address_a[6] => ram_block4a9.PORTAADDR6
address_a[6] => ram_block4a10.PORTAADDR6
address_a[6] => ram_block4a11.PORTAADDR6
address_a[6] => ram_block4a12.PORTAADDR6
address_a[6] => ram_block4a13.PORTAADDR6
address_a[6] => ram_block4a14.PORTAADDR6
address_a[6] => ram_block4a15.PORTAADDR6
address_a[6] => ram_block4a16.PORTAADDR6
address_a[6] => ram_block4a17.PORTAADDR6
address_a[6] => ram_block4a18.PORTAADDR6
address_a[6] => ram_block4a19.PORTAADDR6
address_a[6] => ram_block4a20.PORTAADDR6
address_a[6] => ram_block4a21.PORTAADDR6
address_a[6] => ram_block4a22.PORTAADDR6
address_a[6] => ram_block4a23.PORTAADDR6
address_a[6] => ram_block4a24.PORTAADDR6
address_a[6] => ram_block4a25.PORTAADDR6
address_a[6] => ram_block4a26.PORTAADDR6
address_a[6] => ram_block4a27.PORTAADDR6
address_a[6] => ram_block4a28.PORTAADDR6
address_a[6] => ram_block4a29.PORTAADDR6
address_a[6] => ram_block4a30.PORTAADDR6
address_a[6] => ram_block4a31.PORTAADDR6
address_a[7] => ram_block4a0.PORTAADDR7
address_a[7] => ram_block4a1.PORTAADDR7
address_a[7] => ram_block4a2.PORTAADDR7
address_a[7] => ram_block4a3.PORTAADDR7
address_a[7] => ram_block4a4.PORTAADDR7
address_a[7] => ram_block4a5.PORTAADDR7
address_a[7] => ram_block4a6.PORTAADDR7
address_a[7] => ram_block4a7.PORTAADDR7
address_a[7] => ram_block4a8.PORTAADDR7
address_a[7] => ram_block4a9.PORTAADDR7
address_a[7] => ram_block4a10.PORTAADDR7
address_a[7] => ram_block4a11.PORTAADDR7
address_a[7] => ram_block4a12.PORTAADDR7
address_a[7] => ram_block4a13.PORTAADDR7
address_a[7] => ram_block4a14.PORTAADDR7
address_a[7] => ram_block4a15.PORTAADDR7
address_a[7] => ram_block4a16.PORTAADDR7
address_a[7] => ram_block4a17.PORTAADDR7
address_a[7] => ram_block4a18.PORTAADDR7
address_a[7] => ram_block4a19.PORTAADDR7
address_a[7] => ram_block4a20.PORTAADDR7
address_a[7] => ram_block4a21.PORTAADDR7
address_a[7] => ram_block4a22.PORTAADDR7
address_a[7] => ram_block4a23.PORTAADDR7
address_a[7] => ram_block4a24.PORTAADDR7
address_a[7] => ram_block4a25.PORTAADDR7
address_a[7] => ram_block4a26.PORTAADDR7
address_a[7] => ram_block4a27.PORTAADDR7
address_a[7] => ram_block4a28.PORTAADDR7
address_a[7] => ram_block4a29.PORTAADDR7
address_a[7] => ram_block4a30.PORTAADDR7
address_a[7] => ram_block4a31.PORTAADDR7
address_a[8] => ram_block4a0.PORTAADDR8
address_a[8] => ram_block4a1.PORTAADDR8
address_a[8] => ram_block4a2.PORTAADDR8
address_a[8] => ram_block4a3.PORTAADDR8
address_a[8] => ram_block4a4.PORTAADDR8
address_a[8] => ram_block4a5.PORTAADDR8
address_a[8] => ram_block4a6.PORTAADDR8
address_a[8] => ram_block4a7.PORTAADDR8
address_a[8] => ram_block4a8.PORTAADDR8
address_a[8] => ram_block4a9.PORTAADDR8
address_a[8] => ram_block4a10.PORTAADDR8
address_a[8] => ram_block4a11.PORTAADDR8
address_a[8] => ram_block4a12.PORTAADDR8
address_a[8] => ram_block4a13.PORTAADDR8
address_a[8] => ram_block4a14.PORTAADDR8
address_a[8] => ram_block4a15.PORTAADDR8
address_a[8] => ram_block4a16.PORTAADDR8
address_a[8] => ram_block4a17.PORTAADDR8
address_a[8] => ram_block4a18.PORTAADDR8
address_a[8] => ram_block4a19.PORTAADDR8
address_a[8] => ram_block4a20.PORTAADDR8
address_a[8] => ram_block4a21.PORTAADDR8
address_a[8] => ram_block4a22.PORTAADDR8
address_a[8] => ram_block4a23.PORTAADDR8
address_a[8] => ram_block4a24.PORTAADDR8
address_a[8] => ram_block4a25.PORTAADDR8
address_a[8] => ram_block4a26.PORTAADDR8
address_a[8] => ram_block4a27.PORTAADDR8
address_a[8] => ram_block4a28.PORTAADDR8
address_a[8] => ram_block4a29.PORTAADDR8
address_a[8] => ram_block4a30.PORTAADDR8
address_a[8] => ram_block4a31.PORTAADDR8
address_b[0] => ram_block4a0.PORTBADDR
address_b[0] => ram_block4a1.PORTBADDR
address_b[0] => ram_block4a2.PORTBADDR
address_b[0] => ram_block4a3.PORTBADDR
address_b[0] => ram_block4a4.PORTBADDR
address_b[0] => ram_block4a5.PORTBADDR
address_b[0] => ram_block4a6.PORTBADDR
address_b[0] => ram_block4a7.PORTBADDR
address_b[0] => ram_block4a8.PORTBADDR
address_b[0] => ram_block4a9.PORTBADDR
address_b[0] => ram_block4a10.PORTBADDR
address_b[0] => ram_block4a11.PORTBADDR
address_b[0] => ram_block4a12.PORTBADDR
address_b[0] => ram_block4a13.PORTBADDR
address_b[0] => ram_block4a14.PORTBADDR
address_b[0] => ram_block4a15.PORTBADDR
address_b[0] => ram_block4a16.PORTBADDR
address_b[0] => ram_block4a17.PORTBADDR
address_b[0] => ram_block4a18.PORTBADDR
address_b[0] => ram_block4a19.PORTBADDR
address_b[0] => ram_block4a20.PORTBADDR
address_b[0] => ram_block4a21.PORTBADDR
address_b[0] => ram_block4a22.PORTBADDR
address_b[0] => ram_block4a23.PORTBADDR
address_b[0] => ram_block4a24.PORTBADDR
address_b[0] => ram_block4a25.PORTBADDR
address_b[0] => ram_block4a26.PORTBADDR
address_b[0] => ram_block4a27.PORTBADDR
address_b[0] => ram_block4a28.PORTBADDR
address_b[0] => ram_block4a29.PORTBADDR
address_b[0] => ram_block4a30.PORTBADDR
address_b[0] => ram_block4a31.PORTBADDR
address_b[1] => ram_block4a0.PORTBADDR1
address_b[1] => ram_block4a1.PORTBADDR1
address_b[1] => ram_block4a2.PORTBADDR1
address_b[1] => ram_block4a3.PORTBADDR1
address_b[1] => ram_block4a4.PORTBADDR1
address_b[1] => ram_block4a5.PORTBADDR1
address_b[1] => ram_block4a6.PORTBADDR1
address_b[1] => ram_block4a7.PORTBADDR1
address_b[1] => ram_block4a8.PORTBADDR1
address_b[1] => ram_block4a9.PORTBADDR1
address_b[1] => ram_block4a10.PORTBADDR1
address_b[1] => ram_block4a11.PORTBADDR1
address_b[1] => ram_block4a12.PORTBADDR1
address_b[1] => ram_block4a13.PORTBADDR1
address_b[1] => ram_block4a14.PORTBADDR1
address_b[1] => ram_block4a15.PORTBADDR1
address_b[1] => ram_block4a16.PORTBADDR1
address_b[1] => ram_block4a17.PORTBADDR1
address_b[1] => ram_block4a18.PORTBADDR1
address_b[1] => ram_block4a19.PORTBADDR1
address_b[1] => ram_block4a20.PORTBADDR1
address_b[1] => ram_block4a21.PORTBADDR1
address_b[1] => ram_block4a22.PORTBADDR1
address_b[1] => ram_block4a23.PORTBADDR1
address_b[1] => ram_block4a24.PORTBADDR1
address_b[1] => ram_block4a25.PORTBADDR1
address_b[1] => ram_block4a26.PORTBADDR1
address_b[1] => ram_block4a27.PORTBADDR1
address_b[1] => ram_block4a28.PORTBADDR1
address_b[1] => ram_block4a29.PORTBADDR1
address_b[1] => ram_block4a30.PORTBADDR1
address_b[1] => ram_block4a31.PORTBADDR1
address_b[2] => ram_block4a0.PORTBADDR2
address_b[2] => ram_block4a1.PORTBADDR2
address_b[2] => ram_block4a2.PORTBADDR2
address_b[2] => ram_block4a3.PORTBADDR2
address_b[2] => ram_block4a4.PORTBADDR2
address_b[2] => ram_block4a5.PORTBADDR2
address_b[2] => ram_block4a6.PORTBADDR2
address_b[2] => ram_block4a7.PORTBADDR2
address_b[2] => ram_block4a8.PORTBADDR2
address_b[2] => ram_block4a9.PORTBADDR2
address_b[2] => ram_block4a10.PORTBADDR2
address_b[2] => ram_block4a11.PORTBADDR2
address_b[2] => ram_block4a12.PORTBADDR2
address_b[2] => ram_block4a13.PORTBADDR2
address_b[2] => ram_block4a14.PORTBADDR2
address_b[2] => ram_block4a15.PORTBADDR2
address_b[2] => ram_block4a16.PORTBADDR2
address_b[2] => ram_block4a17.PORTBADDR2
address_b[2] => ram_block4a18.PORTBADDR2
address_b[2] => ram_block4a19.PORTBADDR2
address_b[2] => ram_block4a20.PORTBADDR2
address_b[2] => ram_block4a21.PORTBADDR2
address_b[2] => ram_block4a22.PORTBADDR2
address_b[2] => ram_block4a23.PORTBADDR2
address_b[2] => ram_block4a24.PORTBADDR2
address_b[2] => ram_block4a25.PORTBADDR2
address_b[2] => ram_block4a26.PORTBADDR2
address_b[2] => ram_block4a27.PORTBADDR2
address_b[2] => ram_block4a28.PORTBADDR2
address_b[2] => ram_block4a29.PORTBADDR2
address_b[2] => ram_block4a30.PORTBADDR2
address_b[2] => ram_block4a31.PORTBADDR2
address_b[3] => ram_block4a0.PORTBADDR3
address_b[3] => ram_block4a1.PORTBADDR3
address_b[3] => ram_block4a2.PORTBADDR3
address_b[3] => ram_block4a3.PORTBADDR3
address_b[3] => ram_block4a4.PORTBADDR3
address_b[3] => ram_block4a5.PORTBADDR3
address_b[3] => ram_block4a6.PORTBADDR3
address_b[3] => ram_block4a7.PORTBADDR3
address_b[3] => ram_block4a8.PORTBADDR3
address_b[3] => ram_block4a9.PORTBADDR3
address_b[3] => ram_block4a10.PORTBADDR3
address_b[3] => ram_block4a11.PORTBADDR3
address_b[3] => ram_block4a12.PORTBADDR3
address_b[3] => ram_block4a13.PORTBADDR3
address_b[3] => ram_block4a14.PORTBADDR3
address_b[3] => ram_block4a15.PORTBADDR3
address_b[3] => ram_block4a16.PORTBADDR3
address_b[3] => ram_block4a17.PORTBADDR3
address_b[3] => ram_block4a18.PORTBADDR3
address_b[3] => ram_block4a19.PORTBADDR3
address_b[3] => ram_block4a20.PORTBADDR3
address_b[3] => ram_block4a21.PORTBADDR3
address_b[3] => ram_block4a22.PORTBADDR3
address_b[3] => ram_block4a23.PORTBADDR3
address_b[3] => ram_block4a24.PORTBADDR3
address_b[3] => ram_block4a25.PORTBADDR3
address_b[3] => ram_block4a26.PORTBADDR3
address_b[3] => ram_block4a27.PORTBADDR3
address_b[3] => ram_block4a28.PORTBADDR3
address_b[3] => ram_block4a29.PORTBADDR3
address_b[3] => ram_block4a30.PORTBADDR3
address_b[3] => ram_block4a31.PORTBADDR3
address_b[4] => ram_block4a0.PORTBADDR4
address_b[4] => ram_block4a1.PORTBADDR4
address_b[4] => ram_block4a2.PORTBADDR4
address_b[4] => ram_block4a3.PORTBADDR4
address_b[4] => ram_block4a4.PORTBADDR4
address_b[4] => ram_block4a5.PORTBADDR4
address_b[4] => ram_block4a6.PORTBADDR4
address_b[4] => ram_block4a7.PORTBADDR4
address_b[4] => ram_block4a8.PORTBADDR4
address_b[4] => ram_block4a9.PORTBADDR4
address_b[4] => ram_block4a10.PORTBADDR4
address_b[4] => ram_block4a11.PORTBADDR4
address_b[4] => ram_block4a12.PORTBADDR4
address_b[4] => ram_block4a13.PORTBADDR4
address_b[4] => ram_block4a14.PORTBADDR4
address_b[4] => ram_block4a15.PORTBADDR4
address_b[4] => ram_block4a16.PORTBADDR4
address_b[4] => ram_block4a17.PORTBADDR4
address_b[4] => ram_block4a18.PORTBADDR4
address_b[4] => ram_block4a19.PORTBADDR4
address_b[4] => ram_block4a20.PORTBADDR4
address_b[4] => ram_block4a21.PORTBADDR4
address_b[4] => ram_block4a22.PORTBADDR4
address_b[4] => ram_block4a23.PORTBADDR4
address_b[4] => ram_block4a24.PORTBADDR4
address_b[4] => ram_block4a25.PORTBADDR4
address_b[4] => ram_block4a26.PORTBADDR4
address_b[4] => ram_block4a27.PORTBADDR4
address_b[4] => ram_block4a28.PORTBADDR4
address_b[4] => ram_block4a29.PORTBADDR4
address_b[4] => ram_block4a30.PORTBADDR4
address_b[4] => ram_block4a31.PORTBADDR4
address_b[5] => ram_block4a0.PORTBADDR5
address_b[5] => ram_block4a1.PORTBADDR5
address_b[5] => ram_block4a2.PORTBADDR5
address_b[5] => ram_block4a3.PORTBADDR5
address_b[5] => ram_block4a4.PORTBADDR5
address_b[5] => ram_block4a5.PORTBADDR5
address_b[5] => ram_block4a6.PORTBADDR5
address_b[5] => ram_block4a7.PORTBADDR5
address_b[5] => ram_block4a8.PORTBADDR5
address_b[5] => ram_block4a9.PORTBADDR5
address_b[5] => ram_block4a10.PORTBADDR5
address_b[5] => ram_block4a11.PORTBADDR5
address_b[5] => ram_block4a12.PORTBADDR5
address_b[5] => ram_block4a13.PORTBADDR5
address_b[5] => ram_block4a14.PORTBADDR5
address_b[5] => ram_block4a15.PORTBADDR5
address_b[5] => ram_block4a16.PORTBADDR5
address_b[5] => ram_block4a17.PORTBADDR5
address_b[5] => ram_block4a18.PORTBADDR5
address_b[5] => ram_block4a19.PORTBADDR5
address_b[5] => ram_block4a20.PORTBADDR5
address_b[5] => ram_block4a21.PORTBADDR5
address_b[5] => ram_block4a22.PORTBADDR5
address_b[5] => ram_block4a23.PORTBADDR5
address_b[5] => ram_block4a24.PORTBADDR5
address_b[5] => ram_block4a25.PORTBADDR5
address_b[5] => ram_block4a26.PORTBADDR5
address_b[5] => ram_block4a27.PORTBADDR5
address_b[5] => ram_block4a28.PORTBADDR5
address_b[5] => ram_block4a29.PORTBADDR5
address_b[5] => ram_block4a30.PORTBADDR5
address_b[5] => ram_block4a31.PORTBADDR5
address_b[6] => ram_block4a0.PORTBADDR6
address_b[6] => ram_block4a1.PORTBADDR6
address_b[6] => ram_block4a2.PORTBADDR6
address_b[6] => ram_block4a3.PORTBADDR6
address_b[6] => ram_block4a4.PORTBADDR6
address_b[6] => ram_block4a5.PORTBADDR6
address_b[6] => ram_block4a6.PORTBADDR6
address_b[6] => ram_block4a7.PORTBADDR6
address_b[6] => ram_block4a8.PORTBADDR6
address_b[6] => ram_block4a9.PORTBADDR6
address_b[6] => ram_block4a10.PORTBADDR6
address_b[6] => ram_block4a11.PORTBADDR6
address_b[6] => ram_block4a12.PORTBADDR6
address_b[6] => ram_block4a13.PORTBADDR6
address_b[6] => ram_block4a14.PORTBADDR6
address_b[6] => ram_block4a15.PORTBADDR6
address_b[6] => ram_block4a16.PORTBADDR6
address_b[6] => ram_block4a17.PORTBADDR6
address_b[6] => ram_block4a18.PORTBADDR6
address_b[6] => ram_block4a19.PORTBADDR6
address_b[6] => ram_block4a20.PORTBADDR6
address_b[6] => ram_block4a21.PORTBADDR6
address_b[6] => ram_block4a22.PORTBADDR6
address_b[6] => ram_block4a23.PORTBADDR6
address_b[6] => ram_block4a24.PORTBADDR6
address_b[6] => ram_block4a25.PORTBADDR6
address_b[6] => ram_block4a26.PORTBADDR6
address_b[6] => ram_block4a27.PORTBADDR6
address_b[6] => ram_block4a28.PORTBADDR6
address_b[6] => ram_block4a29.PORTBADDR6
address_b[6] => ram_block4a30.PORTBADDR6
address_b[6] => ram_block4a31.PORTBADDR6
address_b[7] => ram_block4a0.PORTBADDR7
address_b[7] => ram_block4a1.PORTBADDR7
address_b[7] => ram_block4a2.PORTBADDR7
address_b[7] => ram_block4a3.PORTBADDR7
address_b[7] => ram_block4a4.PORTBADDR7
address_b[7] => ram_block4a5.PORTBADDR7
address_b[7] => ram_block4a6.PORTBADDR7
address_b[7] => ram_block4a7.PORTBADDR7
address_b[7] => ram_block4a8.PORTBADDR7
address_b[7] => ram_block4a9.PORTBADDR7
address_b[7] => ram_block4a10.PORTBADDR7
address_b[7] => ram_block4a11.PORTBADDR7
address_b[7] => ram_block4a12.PORTBADDR7
address_b[7] => ram_block4a13.PORTBADDR7
address_b[7] => ram_block4a14.PORTBADDR7
address_b[7] => ram_block4a15.PORTBADDR7
address_b[7] => ram_block4a16.PORTBADDR7
address_b[7] => ram_block4a17.PORTBADDR7
address_b[7] => ram_block4a18.PORTBADDR7
address_b[7] => ram_block4a19.PORTBADDR7
address_b[7] => ram_block4a20.PORTBADDR7
address_b[7] => ram_block4a21.PORTBADDR7
address_b[7] => ram_block4a22.PORTBADDR7
address_b[7] => ram_block4a23.PORTBADDR7
address_b[7] => ram_block4a24.PORTBADDR7
address_b[7] => ram_block4a25.PORTBADDR7
address_b[7] => ram_block4a26.PORTBADDR7
address_b[7] => ram_block4a27.PORTBADDR7
address_b[7] => ram_block4a28.PORTBADDR7
address_b[7] => ram_block4a29.PORTBADDR7
address_b[7] => ram_block4a30.PORTBADDR7
address_b[7] => ram_block4a31.PORTBADDR7
address_b[8] => ram_block4a0.PORTBADDR8
address_b[8] => ram_block4a1.PORTBADDR8
address_b[8] => ram_block4a2.PORTBADDR8
address_b[8] => ram_block4a3.PORTBADDR8
address_b[8] => ram_block4a4.PORTBADDR8
address_b[8] => ram_block4a5.PORTBADDR8
address_b[8] => ram_block4a6.PORTBADDR8
address_b[8] => ram_block4a7.PORTBADDR8
address_b[8] => ram_block4a8.PORTBADDR8
address_b[8] => ram_block4a9.PORTBADDR8
address_b[8] => ram_block4a10.PORTBADDR8
address_b[8] => ram_block4a11.PORTBADDR8
address_b[8] => ram_block4a12.PORTBADDR8
address_b[8] => ram_block4a13.PORTBADDR8
address_b[8] => ram_block4a14.PORTBADDR8
address_b[8] => ram_block4a15.PORTBADDR8
address_b[8] => ram_block4a16.PORTBADDR8
address_b[8] => ram_block4a17.PORTBADDR8
address_b[8] => ram_block4a18.PORTBADDR8
address_b[8] => ram_block4a19.PORTBADDR8
address_b[8] => ram_block4a20.PORTBADDR8
address_b[8] => ram_block4a21.PORTBADDR8
address_b[8] => ram_block4a22.PORTBADDR8
address_b[8] => ram_block4a23.PORTBADDR8
address_b[8] => ram_block4a24.PORTBADDR8
address_b[8] => ram_block4a25.PORTBADDR8
address_b[8] => ram_block4a26.PORTBADDR8
address_b[8] => ram_block4a27.PORTBADDR8
address_b[8] => ram_block4a28.PORTBADDR8
address_b[8] => ram_block4a29.PORTBADDR8
address_b[8] => ram_block4a30.PORTBADDR8
address_b[8] => ram_block4a31.PORTBADDR8
clock0 => ram_block4a0.CLK0
clock0 => ram_block4a1.CLK0
clock0 => ram_block4a2.CLK0
clock0 => ram_block4a3.CLK0
clock0 => ram_block4a4.CLK0
clock0 => ram_block4a5.CLK0
clock0 => ram_block4a6.CLK0
clock0 => ram_block4a7.CLK0
clock0 => ram_block4a8.CLK0
clock0 => ram_block4a9.CLK0
clock0 => ram_block4a10.CLK0
clock0 => ram_block4a11.CLK0
clock0 => ram_block4a12.CLK0
clock0 => ram_block4a13.CLK0
clock0 => ram_block4a14.CLK0
clock0 => ram_block4a15.CLK0
clock0 => ram_block4a16.CLK0
clock0 => ram_block4a17.CLK0
clock0 => ram_block4a18.CLK0
clock0 => ram_block4a19.CLK0
clock0 => ram_block4a20.CLK0
clock0 => ram_block4a21.CLK0
clock0 => ram_block4a22.CLK0
clock0 => ram_block4a23.CLK0
clock0 => ram_block4a24.CLK0
clock0 => ram_block4a25.CLK0
clock0 => ram_block4a26.CLK0
clock0 => ram_block4a27.CLK0
clock0 => ram_block4a28.CLK0
clock0 => ram_block4a29.CLK0
clock0 => ram_block4a30.CLK0
clock0 => ram_block4a31.CLK0
clock1 => ram_block4a0.CLK1
clock1 => ram_block4a1.CLK1
clock1 => ram_block4a2.CLK1
clock1 => ram_block4a3.CLK1
clock1 => ram_block4a4.CLK1
clock1 => ram_block4a5.CLK1
clock1 => ram_block4a6.CLK1
clock1 => ram_block4a7.CLK1
clock1 => ram_block4a8.CLK1
clock1 => ram_block4a9.CLK1
clock1 => ram_block4a10.CLK1
clock1 => ram_block4a11.CLK1
clock1 => ram_block4a12.CLK1
clock1 => ram_block4a13.CLK1
clock1 => ram_block4a14.CLK1
clock1 => ram_block4a15.CLK1
clock1 => ram_block4a16.CLK1
clock1 => ram_block4a17.CLK1
clock1 => ram_block4a18.CLK1
clock1 => ram_block4a19.CLK1
clock1 => ram_block4a20.CLK1
clock1 => ram_block4a21.CLK1
clock1 => ram_block4a22.CLK1
clock1 => ram_block4a23.CLK1
clock1 => ram_block4a24.CLK1
clock1 => ram_block4a25.CLK1
clock1 => ram_block4a26.CLK1
clock1 => ram_block4a27.CLK1
clock1 => ram_block4a28.CLK1
clock1 => ram_block4a29.CLK1
clock1 => ram_block4a30.CLK1
clock1 => ram_block4a31.CLK1
clocken0 => ram_block4a0.ENA0
clocken0 => ram_block4a1.ENA0
clocken0 => ram_block4a2.ENA0
clocken0 => ram_block4a3.ENA0
clocken0 => ram_block4a4.ENA0
clocken0 => ram_block4a5.ENA0
clocken0 => ram_block4a6.ENA0
clocken0 => ram_block4a7.ENA0
clocken0 => ram_block4a8.ENA0
clocken0 => ram_block4a9.ENA0
clocken0 => ram_block4a10.ENA0
clocken0 => ram_block4a11.ENA0
clocken0 => ram_block4a12.ENA0
clocken0 => ram_block4a13.ENA0
clocken0 => ram_block4a14.ENA0
clocken0 => ram_block4a15.ENA0
clocken0 => ram_block4a16.ENA0
clocken0 => ram_block4a17.ENA0
clocken0 => ram_block4a18.ENA0
clocken0 => ram_block4a19.ENA0
clocken0 => ram_block4a20.ENA0
clocken0 => ram_block4a21.ENA0
clocken0 => ram_block4a22.ENA0
clocken0 => ram_block4a23.ENA0
clocken0 => ram_block4a24.ENA0
clocken0 => ram_block4a25.ENA0
clocken0 => ram_block4a26.ENA0
clocken0 => ram_block4a27.ENA0
clocken0 => ram_block4a28.ENA0
clocken0 => ram_block4a29.ENA0
clocken0 => ram_block4a30.ENA0
clocken0 => ram_block4a31.ENA0
clocken1 => ram_block4a0.ENA1
clocken1 => ram_block4a1.ENA1
clocken1 => ram_block4a2.ENA1
clocken1 => ram_block4a3.ENA1
clocken1 => ram_block4a4.ENA1
clocken1 => ram_block4a5.ENA1
clocken1 => ram_block4a6.ENA1
clocken1 => ram_block4a7.ENA1
clocken1 => ram_block4a8.ENA1
clocken1 => ram_block4a9.ENA1
clocken1 => ram_block4a10.ENA1
clocken1 => ram_block4a11.ENA1
clocken1 => ram_block4a12.ENA1
clocken1 => ram_block4a13.ENA1
clocken1 => ram_block4a14.ENA1
clocken1 => ram_block4a15.ENA1
clocken1 => ram_block4a16.ENA1
clocken1 => ram_block4a17.ENA1
clocken1 => ram_block4a18.ENA1
clocken1 => ram_block4a19.ENA1
clocken1 => ram_block4a20.ENA1
clocken1 => ram_block4a21.ENA1
clocken1 => ram_block4a22.ENA1
clocken1 => ram_block4a23.ENA1
clocken1 => ram_block4a24.ENA1
clocken1 => ram_block4a25.ENA1
clocken1 => ram_block4a26.ENA1
clocken1 => ram_block4a27.ENA1
clocken1 => ram_block4a28.ENA1
clocken1 => ram_block4a29.ENA1
clocken1 => ram_block4a30.ENA1
clocken1 => ram_block4a31.ENA1
data_a[0] => ram_block4a0.PORTADATAIN
data_a[1] => ram_block4a1.PORTADATAIN
data_a[2] => ram_block4a2.PORTADATAIN
data_a[3] => ram_block4a3.PORTADATAIN
data_a[4] => ram_block4a4.PORTADATAIN
data_a[5] => ram_block4a5.PORTADATAIN
data_a[6] => ram_block4a6.PORTADATAIN
data_a[7] => ram_block4a7.PORTADATAIN
data_a[8] => ram_block4a8.PORTADATAIN
data_a[9] => ram_block4a9.PORTADATAIN
data_a[10] => ram_block4a10.PORTADATAIN
data_a[11] => ram_block4a11.PORTADATAIN
data_a[12] => ram_block4a12.PORTADATAIN
data_a[13] => ram_block4a13.PORTADATAIN
data_a[14] => ram_block4a14.PORTADATAIN
data_a[15] => ram_block4a15.PORTADATAIN
data_a[16] => ram_block4a16.PORTADATAIN
data_a[17] => ram_block4a17.PORTADATAIN
data_a[18] => ram_block4a18.PORTADATAIN
data_a[19] => ram_block4a19.PORTADATAIN
data_a[20] => ram_block4a20.PORTADATAIN
data_a[21] => ram_block4a21.PORTADATAIN
data_a[22] => ram_block4a22.PORTADATAIN
data_a[23] => ram_block4a23.PORTADATAIN
data_a[24] => ram_block4a24.PORTADATAIN
data_a[25] => ram_block4a25.PORTADATAIN
data_a[26] => ram_block4a26.PORTADATAIN
data_a[27] => ram_block4a27.PORTADATAIN
data_a[28] => ram_block4a28.PORTADATAIN
data_a[29] => ram_block4a29.PORTADATAIN
data_a[30] => ram_block4a30.PORTADATAIN
data_a[31] => ram_block4a31.PORTADATAIN
data_b[0] => ram_block4a0.PORTBDATAIN
data_b[1] => ram_block4a1.PORTBDATAIN
data_b[2] => ram_block4a2.PORTBDATAIN
data_b[3] => ram_block4a3.PORTBDATAIN
data_b[4] => ram_block4a4.PORTBDATAIN
data_b[5] => ram_block4a5.PORTBDATAIN
data_b[6] => ram_block4a6.PORTBDATAIN
data_b[7] => ram_block4a7.PORTBDATAIN
data_b[8] => ram_block4a8.PORTBDATAIN
data_b[9] => ram_block4a9.PORTBDATAIN
data_b[10] => ram_block4a10.PORTBDATAIN
data_b[11] => ram_block4a11.PORTBDATAIN
data_b[12] => ram_block4a12.PORTBDATAIN
data_b[13] => ram_block4a13.PORTBDATAIN
data_b[14] => ram_block4a14.PORTBDATAIN
data_b[15] => ram_block4a15.PORTBDATAIN
data_b[16] => ram_block4a16.PORTBDATAIN
data_b[17] => ram_block4a17.PORTBDATAIN
data_b[18] => ram_block4a18.PORTBDATAIN
data_b[19] => ram_block4a19.PORTBDATAIN
data_b[20] => ram_block4a20.PORTBDATAIN
data_b[21] => ram_block4a21.PORTBDATAIN
data_b[22] => ram_block4a22.PORTBDATAIN
data_b[23] => ram_block4a23.PORTBDATAIN
data_b[24] => ram_block4a24.PORTBDATAIN
data_b[25] => ram_block4a25.PORTBDATAIN
data_b[26] => ram_block4a26.PORTBDATAIN
data_b[27] => ram_block4a27.PORTBDATAIN
data_b[28] => ram_block4a28.PORTBDATAIN
data_b[29] => ram_block4a29.PORTBDATAIN
data_b[30] => ram_block4a30.PORTBDATAIN
data_b[31] => ram_block4a31.PORTBDATAIN
q_a[0] <= ram_block4a0.PORTADATAOUT
q_a[1] <= ram_block4a1.PORTADATAOUT
q_a[2] <= ram_block4a2.PORTADATAOUT
q_a[3] <= ram_block4a3.PORTADATAOUT
q_a[4] <= ram_block4a4.PORTADATAOUT
q_a[5] <= ram_block4a5.PORTADATAOUT
q_a[6] <= ram_block4a6.PORTADATAOUT
q_a[7] <= ram_block4a7.PORTADATAOUT
q_a[8] <= ram_block4a8.PORTADATAOUT
q_a[9] <= ram_block4a9.PORTADATAOUT
q_a[10] <= ram_block4a10.PORTADATAOUT
q_a[11] <= ram_block4a11.PORTADATAOUT
q_a[12] <= ram_block4a12.PORTADATAOUT
q_a[13] <= ram_block4a13.PORTADATAOUT
q_a[14] <= ram_block4a14.PORTADATAOUT
q_a[15] <= ram_block4a15.PORTADATAOUT
q_a[16] <= ram_block4a16.PORTADATAOUT
q_a[17] <= ram_block4a17.PORTADATAOUT
q_a[18] <= ram_block4a18.PORTADATAOUT
q_a[19] <= ram_block4a19.PORTADATAOUT
q_a[20] <= ram_block4a20.PORTADATAOUT
q_a[21] <= ram_block4a21.PORTADATAOUT
q_a[22] <= ram_block4a22.PORTADATAOUT
q_a[23] <= ram_block4a23.PORTADATAOUT
q_a[24] <= ram_block4a24.PORTADATAOUT
q_a[25] <= ram_block4a25.PORTADATAOUT
q_a[26] <= ram_block4a26.PORTADATAOUT
q_a[27] <= ram_block4a27.PORTADATAOUT
q_a[28] <= ram_block4a28.PORTADATAOUT
q_a[29] <= ram_block4a29.PORTADATAOUT
q_a[30] <= ram_block4a30.PORTADATAOUT
q_a[31] <= ram_block4a31.PORTADATAOUT
q_b[0] <= ram_block4a0.PORTBDATAOUT
q_b[1] <= ram_block4a1.PORTBDATAOUT
q_b[2] <= ram_block4a2.PORTBDATAOUT
q_b[3] <= ram_block4a3.PORTBDATAOUT
q_b[4] <= ram_block4a4.PORTBDATAOUT
q_b[5] <= ram_block4a5.PORTBDATAOUT
q_b[6] <= ram_block4a6.PORTBDATAOUT
q_b[7] <= ram_block4a7.PORTBDATAOUT
q_b[8] <= ram_block4a8.PORTBDATAOUT
q_b[9] <= ram_block4a9.PORTBDATAOUT
q_b[10] <= ram_block4a10.PORTBDATAOUT
q_b[11] <= ram_block4a11.PORTBDATAOUT
q_b[12] <= ram_block4a12.PORTBDATAOUT
q_b[13] <= ram_block4a13.PORTBDATAOUT
q_b[14] <= ram_block4a14.PORTBDATAOUT
q_b[15] <= ram_block4a15.PORTBDATAOUT
q_b[16] <= ram_block4a16.PORTBDATAOUT
q_b[17] <= ram_block4a17.PORTBDATAOUT
q_b[18] <= ram_block4a18.PORTBDATAOUT
q_b[19] <= ram_block4a19.PORTBDATAOUT
q_b[20] <= ram_block4a20.PORTBDATAOUT
q_b[21] <= ram_block4a21.PORTBDATAOUT
q_b[22] <= ram_block4a22.PORTBDATAOUT
q_b[23] <= ram_block4a23.PORTBDATAOUT
q_b[24] <= ram_block4a24.PORTBDATAOUT
q_b[25] <= ram_block4a25.PORTBDATAOUT
q_b[26] <= ram_block4a26.PORTBDATAOUT
q_b[27] <= ram_block4a27.PORTBDATAOUT
q_b[28] <= ram_block4a28.PORTBDATAOUT
q_b[29] <= ram_block4a29.PORTBDATAOUT
q_b[30] <= ram_block4a30.PORTBDATAOUT
q_b[31] <= ram_block4a31.PORTBDATAOUT
wren_a => ram_block4a0.PORTAWE
wren_a => ram_block4a1.PORTAWE
wren_a => ram_block4a2.PORTAWE
wren_a => ram_block4a3.PORTAWE
wren_a => ram_block4a4.PORTAWE
wren_a => ram_block4a5.PORTAWE
wren_a => ram_block4a6.PORTAWE
wren_a => ram_block4a7.PORTAWE
wren_a => ram_block4a8.PORTAWE
wren_a => ram_block4a9.PORTAWE
wren_a => ram_block4a10.PORTAWE
wren_a => ram_block4a11.PORTAWE
wren_a => ram_block4a12.PORTAWE
wren_a => ram_block4a13.PORTAWE
wren_a => ram_block4a14.PORTAWE
wren_a => ram_block4a15.PORTAWE
wren_a => ram_block4a16.PORTAWE
wren_a => ram_block4a17.PORTAWE
wren_a => ram_block4a18.PORTAWE
wren_a => ram_block4a19.PORTAWE
wren_a => ram_block4a20.PORTAWE
wren_a => ram_block4a21.PORTAWE
wren_a => ram_block4a22.PORTAWE
wren_a => ram_block4a23.PORTAWE
wren_a => ram_block4a24.PORTAWE
wren_a => ram_block4a25.PORTAWE
wren_a => ram_block4a26.PORTAWE
wren_a => ram_block4a27.PORTAWE
wren_a => ram_block4a28.PORTAWE
wren_a => ram_block4a29.PORTAWE
wren_a => ram_block4a30.PORTAWE
wren_a => ram_block4a31.PORTAWE
wren_b => ram_block4a0.PORTBRE
wren_b => ram_block4a1.PORTBRE
wren_b => ram_block4a2.PORTBRE
wren_b => ram_block4a3.PORTBRE
wren_b => ram_block4a4.PORTBRE
wren_b => ram_block4a5.PORTBRE
wren_b => ram_block4a6.PORTBRE
wren_b => ram_block4a7.PORTBRE
wren_b => ram_block4a8.PORTBRE
wren_b => ram_block4a9.PORTBRE
wren_b => ram_block4a10.PORTBRE
wren_b => ram_block4a11.PORTBRE
wren_b => ram_block4a12.PORTBRE
wren_b => ram_block4a13.PORTBRE
wren_b => ram_block4a14.PORTBRE
wren_b => ram_block4a15.PORTBRE
wren_b => ram_block4a16.PORTBRE
wren_b => ram_block4a17.PORTBRE
wren_b => ram_block4a18.PORTBRE
wren_b => ram_block4a19.PORTBRE
wren_b => ram_block4a20.PORTBRE
wren_b => ram_block4a21.PORTBRE
wren_b => ram_block4a22.PORTBRE
wren_b => ram_block4a23.PORTBRE
wren_b => ram_block4a24.PORTBRE
wren_b => ram_block4a25.PORTBRE
wren_b => ram_block4a26.PORTBRE
wren_b => ram_block4a27.PORTBRE
wren_b => ram_block4a28.PORTBRE
wren_b => ram_block4a29.PORTBRE
wren_b => ram_block4a30.PORTBRE
wren_b => ram_block4a31.PORTBRE


|output_interface|output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count
aclr => counter_reg_bit5a[8].ACLR
aclr => counter_reg_bit5a[7].ACLR
aclr => counter_reg_bit5a[6].ACLR
aclr => counter_reg_bit5a[5].ACLR
aclr => counter_reg_bit5a[4].ACLR
aclr => counter_reg_bit5a[3].ACLR
aclr => counter_reg_bit5a[2].ACLR
aclr => counter_reg_bit5a[1].ACLR
aclr => counter_reg_bit5a[0].ACLR
clock => counter_reg_bit5a[8].CLK
clock => counter_reg_bit5a[7].CLK
clock => counter_reg_bit5a[6].CLK
clock => counter_reg_bit5a[5].CLK
clock => counter_reg_bit5a[4].CLK
clock => counter_reg_bit5a[3].CLK
clock => counter_reg_bit5a[2].CLK
clock => counter_reg_bit5a[1].CLK
clock => counter_reg_bit5a[0].CLK
cnt_en => _~2.IN1
q[0] <= counter_reg_bit5a[0].REGOUT
q[1] <= counter_reg_bit5a[1].REGOUT
q[2] <= counter_reg_bit5a[2].REGOUT
q[3] <= counter_reg_bit5a[3].REGOUT
q[4] <= counter_reg_bit5a[4].REGOUT
q[5] <= counter_reg_bit5a[5].REGOUT
q[6] <= counter_reg_bit5a[6].REGOUT
q[7] <= counter_reg_bit5a[7].REGOUT
q[8] <= counter_reg_bit5a[8].REGOUT
sclr => _~0.IN0
sclr => _~3.IN0
sclr => _~32.IN0


|output_interface|output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:wr_ptr
aclr => counter_reg_bit5a[8].ACLR
aclr => counter_reg_bit5a[7].ACLR
aclr => counter_reg_bit5a[6].ACLR
aclr => counter_reg_bit5a[5].ACLR
aclr => counter_reg_bit5a[4].ACLR
aclr => counter_reg_bit5a[3].ACLR
aclr => counter_reg_bit5a[2].ACLR
aclr => counter_reg_bit5a[1].ACLR
aclr => counter_reg_bit5a[0].ACLR
clock => counter_reg_bit5a[8].CLK
clock => counter_reg_bit5a[7].CLK
clock => counter_reg_bit5a[6].CLK
clock => counter_reg_bit5a[5].CLK
clock => counter_reg_bit5a[4].CLK
clock => counter_reg_bit5a[3].CLK
clock => counter_reg_bit5a[2].CLK
clock => counter_reg_bit5a[1].CLK
clock => counter_reg_bit5a[0].CLK
cnt_en => _~2.IN1
q[0] <= counter_reg_bit5a[0].REGOUT
q[1] <= counter_reg_bit5a[1].REGOUT
q[2] <= counter_reg_bit5a[2].REGOUT
q[3] <= counter_reg_bit5a[3].REGOUT
q[4] <= counter_reg_bit5a[4].REGOUT
q[5] <= counter_reg_bit5a[5].REGOUT
q[6] <= counter_reg_bit5a[6].REGOUT
q[7] <= counter_reg_bit5a[7].REGOUT
q[8] <= counter_reg_bit5a[8].REGOUT
sclr => _~0.IN0
sclr => _~3.IN0
sclr => _~32.IN0


