Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Sep 16 13:18:13 2025
| Host         : LAPTOP-1SQM85NC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file BK_HK_Combined_Test1_wrapper_timing_summary_routed.rpt -pb BK_HK_Combined_Test1_wrapper_timing_summary_routed.pb -rpx BK_HK_Combined_Test1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : BK_HK_Combined_Test1_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  64          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (20)
6. checking no_output_delay (44)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (20)
-------------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (44)
--------------------------------
 There are 44 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     70.909        0.000                      0                 9813        0.062        0.000                      0                 9813       41.160        0.000                       0                  3398  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        70.909        0.000                      0                 8812        0.062        0.000                      0                 8812       41.160        0.000                       0                  3398  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin             75.590        0.000                      0                 1001        1.023        0.000                      0                 1001  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       70.909ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             70.909ns  (required time - arrival time)
  Source:                 BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.442ns  (logic 2.947ns (23.686%)  route 9.495ns (76.314%))
  Logic Levels:           8  (CARRY4=2 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 88.207 - 83.330 ) 
    Source Clock Delay      (SCD):    5.111ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        1.567     5.111    BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/clk
    SLICE_X9Y9           FDRE                                         r  BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDRE (Prop_fdre_C_Q)         0.419     5.530 r  BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/Q
                         net (fo=2, routed)           0.616     6.146    BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/bit_cnt_reg_n_0_[1]
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     6.958 r  BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000     6.958    BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_23_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.177 r  BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_11/O[0]
                         net (fo=111, routed)         4.720    11.897    BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_11_n_7
    SLICE_X3Y43          MUXF7 (Prop_muxf7_S_O)       0.447    12.344 r  BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_247/O
                         net (fo=1, routed)           0.000    12.344    BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_247_n_0
    SLICE_X3Y43          MUXF8 (Prop_muxf8_I1_O)      0.094    12.438 r  BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_100/O
                         net (fo=3, routed)           1.993    14.431    BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_100_n_0
    SLICE_X5Y21          LUT6 (Prop_lut6_I0_O)        0.316    14.747 r  BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte[0]_i_13/O
                         net (fo=1, routed)           1.007    15.754    BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte[0]_i_13_n_0
    SLICE_X7Y20          LUT6 (Prop_lut6_I1_O)        0.124    15.878 r  BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte[0]_i_7/O
                         net (fo=1, routed)           0.000    15.878    BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte[0]_i_7_n_0
    SLICE_X7Y20          MUXF7 (Prop_muxf7_I1_O)      0.217    16.095 r  BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[0]_i_3/O
                         net (fo=1, routed)           1.159    17.254    BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/in16[0]
    SLICE_X5Y14          LUT6 (Prop_lut6_I5_O)        0.299    17.553 r  BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte[0]_i_1/O
                         net (fo=1, routed)           0.000    17.553    BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte[0]_i_1_n_0
    SLICE_X5Y14          FDRE                                         r  BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        1.512    88.207    BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/clk
    SLICE_X5Y14          FDRE                                         r  BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[0]/C
                         clock pessimism              0.259    88.466    
                         clock uncertainty           -0.035    88.431    
    SLICE_X5Y14          FDRE (Setup_fdre_C_D)        0.031    88.462    BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[0]
  -------------------------------------------------------------------
                         required time                         88.462    
                         arrival time                         -17.553    
  -------------------------------------------------------------------
                         slack                                 70.909    

Slack (MET) :             71.097ns  (required time - arrival time)
  Source:                 BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.251ns  (logic 2.947ns (24.055%)  route 9.304ns (75.945%))
  Logic Levels:           8  (CARRY4=2 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 88.207 - 83.330 ) 
    Source Clock Delay      (SCD):    5.111ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        1.567     5.111    BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/clk
    SLICE_X9Y9           FDRE                                         r  BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDRE (Prop_fdre_C_Q)         0.419     5.530 r  BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/Q
                         net (fo=2, routed)           0.616     6.146    BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/bit_cnt_reg_n_0_[1]
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     6.958 r  BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000     6.958    BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_23_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.177 r  BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_11/O[0]
                         net (fo=111, routed)         4.720    11.897    BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_11_n_7
    SLICE_X3Y43          MUXF7 (Prop_muxf7_S_O)       0.447    12.344 r  BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_247/O
                         net (fo=1, routed)           0.000    12.344    BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_247_n_0
    SLICE_X3Y43          MUXF8 (Prop_muxf8_I1_O)      0.094    12.438 r  BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_100/O
                         net (fo=3, routed)           1.926    14.364    BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_100_n_0
    SLICE_X5Y21          LUT6 (Prop_lut6_I3_O)        0.316    14.680 r  BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte[4]_i_14/O
                         net (fo=4, routed)           0.944    15.624    BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte[4]_i_14_n_0
    SLICE_X7Y18          LUT6 (Prop_lut6_I3_O)        0.124    15.748 r  BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte[1]_i_7/O
                         net (fo=1, routed)           0.000    15.748    BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte[1]_i_7_n_0
    SLICE_X7Y18          MUXF7 (Prop_muxf7_I1_O)      0.217    15.965 r  BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[1]_i_3/O
                         net (fo=1, routed)           1.098    17.063    BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/in16[1]
    SLICE_X5Y14          LUT6 (Prop_lut6_I5_O)        0.299    17.362 r  BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte[1]_i_1/O
                         net (fo=1, routed)           0.000    17.362    BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte[1]_i_1_n_0
    SLICE_X5Y14          FDRE                                         r  BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        1.512    88.207    BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/clk
    SLICE_X5Y14          FDRE                                         r  BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[1]/C
                         clock pessimism              0.259    88.466    
                         clock uncertainty           -0.035    88.431    
    SLICE_X5Y14          FDRE (Setup_fdre_C_D)        0.029    88.460    BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[1]
  -------------------------------------------------------------------
                         required time                         88.460    
                         arrival time                         -17.362    
  -------------------------------------------------------------------
                         slack                                 71.097    

Slack (MET) :             71.224ns  (required time - arrival time)
  Source:                 BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.127ns  (logic 2.955ns (24.368%)  route 9.172ns (75.632%))
  Logic Levels:           8  (CARRY4=2 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 88.207 - 83.330 ) 
    Source Clock Delay      (SCD):    5.111ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        1.567     5.111    BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/clk
    SLICE_X9Y9           FDRE                                         r  BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDRE (Prop_fdre_C_Q)         0.419     5.530 r  BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/Q
                         net (fo=2, routed)           0.616     6.146    BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/bit_cnt_reg_n_0_[1]
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     6.958 r  BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000     6.958    BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_23_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.177 r  BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_11/O[0]
                         net (fo=111, routed)         4.530    11.707    BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_11_n_7
    SLICE_X2Y43          MUXF7 (Prop_muxf7_S_O)       0.463    12.170 r  BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_218/O
                         net (fo=1, routed)           0.000    12.170    BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_218_n_0
    SLICE_X2Y43          MUXF8 (Prop_muxf8_I1_O)      0.088    12.258 r  BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_89/O
                         net (fo=3, routed)           1.756    14.014    BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_89_n_0
    SLICE_X3Y22          LUT6 (Prop_lut6_I3_O)        0.319    14.333 r  BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte[5]_i_14/O
                         net (fo=4, routed)           1.169    15.502    BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte[5]_i_14_n_0
    SLICE_X6Y20          LUT6 (Prop_lut6_I1_O)        0.124    15.626 r  BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte[5]_i_7/O
                         net (fo=1, routed)           0.000    15.626    BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte[5]_i_7_n_0
    SLICE_X6Y20          MUXF7 (Prop_muxf7_I1_O)      0.214    15.840 r  BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[5]_i_3/O
                         net (fo=1, routed)           1.101    16.940    BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/in16[5]
    SLICE_X7Y14          LUT6 (Prop_lut6_I5_O)        0.297    17.237 r  BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte[5]_i_1/O
                         net (fo=1, routed)           0.000    17.237    BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte[5]_i_1_n_0
    SLICE_X7Y14          FDRE                                         r  BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        1.512    88.207    BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/clk
    SLICE_X7Y14          FDRE                                         r  BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[5]/C
                         clock pessimism              0.259    88.466    
                         clock uncertainty           -0.035    88.431    
    SLICE_X7Y14          FDRE (Setup_fdre_C_D)        0.031    88.462    BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[5]
  -------------------------------------------------------------------
                         required time                         88.462    
                         arrival time                         -17.237    
  -------------------------------------------------------------------
                         slack                                 71.224    

Slack (MET) :             71.489ns  (required time - arrival time)
  Source:                 BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.859ns  (logic 3.019ns (25.457%)  route 8.840ns (74.543%))
  Logic Levels:           8  (CARRY4=2 LUT5=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 88.207 - 83.330 ) 
    Source Clock Delay      (SCD):    5.111ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        1.567     5.111    BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/clk
    SLICE_X9Y9           FDRE                                         r  BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDRE (Prop_fdre_C_Q)         0.419     5.530 r  BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/Q
                         net (fo=2, routed)           0.616     6.146    BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/bit_cnt_reg_n_0_[1]
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     6.958 r  BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000     6.958    BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_23_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.177 r  BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_11/O[0]
                         net (fo=111, routed)         5.095    12.271    BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_11_n_7
    SLICE_X6Y40          MUXF7 (Prop_muxf7_S_O)       0.485    12.756 r  BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_227/O
                         net (fo=1, routed)           0.000    12.756    BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_227_n_0
    SLICE_X6Y40          MUXF8 (Prop_muxf8_I0_O)      0.098    12.854 r  BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_93/O
                         net (fo=2, routed)           1.458    14.313    BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_93_n_0
    SLICE_X5Y22          LUT5 (Prop_lut5_I2_O)        0.319    14.632 r  BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte[3]_i_14/O
                         net (fo=4, routed)           1.119    15.750    BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte[3]_i_14_n_0
    SLICE_X7Y18          LUT6 (Prop_lut6_I5_O)        0.124    15.874 r  BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte[2]_i_7/O
                         net (fo=1, routed)           0.000    15.874    BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte[2]_i_7_n_0
    SLICE_X7Y18          MUXF7 (Prop_muxf7_I1_O)      0.245    16.119 r  BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[2]_i_3/O
                         net (fo=1, routed)           0.553    16.672    BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/in16[2]
    SLICE_X7Y14          LUT6 (Prop_lut6_I5_O)        0.298    16.970 r  BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte[2]_i_1/O
                         net (fo=1, routed)           0.000    16.970    BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte[2]_i_1_n_0
    SLICE_X7Y14          FDRE                                         r  BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        1.512    88.207    BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/clk
    SLICE_X7Y14          FDRE                                         r  BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[2]/C
                         clock pessimism              0.259    88.466    
                         clock uncertainty           -0.035    88.431    
    SLICE_X7Y14          FDRE (Setup_fdre_C_D)        0.029    88.460    BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[2]
  -------------------------------------------------------------------
                         required time                         88.460    
                         arrival time                         -16.970    
  -------------------------------------------------------------------
                         slack                                 71.489    

Slack (MET) :             71.526ns  (required time - arrival time)
  Source:                 BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.824ns  (logic 2.947ns (24.923%)  route 8.877ns (75.077%))
  Logic Levels:           8  (CARRY4=2 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 88.207 - 83.330 ) 
    Source Clock Delay      (SCD):    5.111ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        1.567     5.111    BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/clk
    SLICE_X9Y9           FDRE                                         r  BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDRE (Prop_fdre_C_Q)         0.419     5.530 r  BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/Q
                         net (fo=2, routed)           0.616     6.146    BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/bit_cnt_reg_n_0_[1]
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     6.958 r  BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000     6.958    BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_23_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.177 r  BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_11/O[0]
                         net (fo=111, routed)         4.720    11.897    BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_11_n_7
    SLICE_X3Y43          MUXF7 (Prop_muxf7_S_O)       0.447    12.344 r  BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_247/O
                         net (fo=1, routed)           0.000    12.344    BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_247_n_0
    SLICE_X3Y43          MUXF8 (Prop_muxf8_I1_O)      0.094    12.438 r  BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_100/O
                         net (fo=3, routed)           1.926    14.364    BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_100_n_0
    SLICE_X5Y21          LUT6 (Prop_lut6_I3_O)        0.316    14.680 r  BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte[4]_i_14/O
                         net (fo=4, routed)           1.102    15.782    BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte[4]_i_14_n_0
    SLICE_X7Y19          LUT6 (Prop_lut6_I5_O)        0.124    15.906 r  BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte[3]_i_7/O
                         net (fo=1, routed)           0.000    15.906    BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte[3]_i_7_n_0
    SLICE_X7Y19          MUXF7 (Prop_muxf7_I1_O)      0.217    16.123 r  BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[3]_i_3/O
                         net (fo=1, routed)           0.513    16.636    BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/in16[3]
    SLICE_X5Y14          LUT6 (Prop_lut6_I5_O)        0.299    16.935 r  BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte[3]_i_1/O
                         net (fo=1, routed)           0.000    16.935    BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte[3]_i_1_n_0
    SLICE_X5Y14          FDRE                                         r  BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        1.512    88.207    BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/clk
    SLICE_X5Y14          FDRE                                         r  BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[3]/C
                         clock pessimism              0.259    88.466    
                         clock uncertainty           -0.035    88.431    
    SLICE_X5Y14          FDRE (Setup_fdre_C_D)        0.031    88.462    BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[3]
  -------------------------------------------------------------------
                         required time                         88.462    
                         arrival time                         -16.935    
  -------------------------------------------------------------------
                         slack                                 71.526    

Slack (MET) :             71.821ns  (required time - arrival time)
  Source:                 BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.530ns  (logic 2.987ns (25.907%)  route 8.543ns (74.093%))
  Logic Levels:           8  (CARRY4=2 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 88.207 - 83.330 ) 
    Source Clock Delay      (SCD):    5.111ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        1.567     5.111    BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/clk
    SLICE_X9Y9           FDRE                                         r  BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDRE (Prop_fdre_C_Q)         0.419     5.530 r  BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/Q
                         net (fo=2, routed)           0.616     6.146    BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/bit_cnt_reg_n_0_[1]
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     6.958 r  BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000     6.958    BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_23_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.177 r  BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_11/O[0]
                         net (fo=111, routed)         4.530    11.707    BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_11_n_7
    SLICE_X2Y43          MUXF7 (Prop_muxf7_S_O)       0.463    12.170 r  BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_218/O
                         net (fo=1, routed)           0.000    12.170    BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_218_n_0
    SLICE_X2Y43          MUXF8 (Prop_muxf8_I1_O)      0.088    12.258 r  BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_89/O
                         net (fo=3, routed)           1.756    14.014    BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_89_n_0
    SLICE_X3Y22          LUT6 (Prop_lut6_I3_O)        0.319    14.333 r  BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte[5]_i_14/O
                         net (fo=4, routed)           1.025    15.358    BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte[5]_i_14_n_0
    SLICE_X7Y19          LUT6 (Prop_lut6_I5_O)        0.124    15.482 r  BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte[4]_i_7/O
                         net (fo=1, routed)           0.000    15.482    BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte[4]_i_7_n_0
    SLICE_X7Y19          MUXF7 (Prop_muxf7_I1_O)      0.245    15.727 r  BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[4]_i_3/O
                         net (fo=1, routed)           0.616    16.343    BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/in16[4]
    SLICE_X7Y14          LUT6 (Prop_lut6_I5_O)        0.298    16.641 r  BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte[4]_i_1/O
                         net (fo=1, routed)           0.000    16.641    BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte[4]_i_1_n_0
    SLICE_X7Y14          FDRE                                         r  BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        1.512    88.207    BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/clk
    SLICE_X7Y14          FDRE                                         r  BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[4]/C
                         clock pessimism              0.259    88.466    
                         clock uncertainty           -0.035    88.431    
    SLICE_X7Y14          FDRE (Setup_fdre_C_D)        0.031    88.462    BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[4]
  -------------------------------------------------------------------
                         required time                         88.462    
                         arrival time                         -16.641    
  -------------------------------------------------------------------
                         slack                                 71.821    

Slack (MET) :             71.822ns  (required time - arrival time)
  Source:                 BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.529ns  (logic 2.960ns (25.674%)  route 8.569ns (74.326%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 88.207 - 83.330 ) 
    Source Clock Delay      (SCD):    5.111ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        1.567     5.111    BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/clk
    SLICE_X9Y9           FDRE                                         r  BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDRE (Prop_fdre_C_Q)         0.419     5.530 r  BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/Q
                         net (fo=2, routed)           0.616     6.146    BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/bit_cnt_reg_n_0_[1]
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     6.958 r  BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000     6.958    BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_23_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.177 r  BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_11/O[0]
                         net (fo=111, routed)         4.530    11.707    BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_11_n_7
    SLICE_X2Y43          MUXF7 (Prop_muxf7_S_O)       0.463    12.170 r  BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_218/O
                         net (fo=1, routed)           0.000    12.170    BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_218_n_0
    SLICE_X2Y43          MUXF8 (Prop_muxf8_I1_O)      0.088    12.258 r  BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_89/O
                         net (fo=3, routed)           1.761    14.019    BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_89_n_0
    SLICE_X3Y22          LUT6 (Prop_lut6_I1_O)        0.319    14.338 r  BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_33/O
                         net (fo=2, routed)           0.808    15.146    BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_33_n_0
    SLICE_X5Y21          LUT6 (Prop_lut6_I0_O)        0.124    15.270 r  BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_13/O
                         net (fo=1, routed)           0.000    15.270    BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_13_n_0
    SLICE_X5Y21          MUXF7 (Prop_muxf7_I1_O)      0.217    15.487 r  BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_8/O
                         net (fo=1, routed)           0.854    16.341    BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/in16[7]
    SLICE_X5Y14          LUT4 (Prop_lut4_I3_O)        0.299    16.640 r  BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_3/O
                         net (fo=1, routed)           0.000    16.640    BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_3_n_0
    SLICE_X5Y14          FDRE                                         r  BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        1.512    88.207    BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/clk
    SLICE_X5Y14          FDRE                                         r  BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]/C
                         clock pessimism              0.259    88.466    
                         clock uncertainty           -0.035    88.431    
    SLICE_X5Y14          FDRE (Setup_fdre_C_D)        0.032    88.463    BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]
  -------------------------------------------------------------------
                         required time                         88.463    
                         arrival time                         -16.640    
  -------------------------------------------------------------------
                         slack                                 71.822    

Slack (MET) :             72.190ns  (required time - arrival time)
  Source:                 BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.159ns  (logic 2.743ns (24.581%)  route 8.416ns (75.419%))
  Logic Levels:           8  (CARRY4=2 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 88.207 - 83.330 ) 
    Source Clock Delay      (SCD):    5.111ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        1.567     5.111    BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/clk
    SLICE_X9Y9           FDRE                                         r  BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDRE (Prop_fdre_C_Q)         0.419     5.530 r  BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/Q
                         net (fo=2, routed)           0.616     6.146    BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/bit_cnt_reg_n_0_[1]
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     6.958 r  BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000     6.958    BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_23_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.281 r  BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_11/O[1]
                         net (fo=214, routed)         3.966    11.247    BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_11_n_6
    SLICE_X2Y45          LUT5 (Prop_lut5_I1_O)        0.306    11.553 r  BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_244/O
                         net (fo=2, routed)           1.420    12.973    BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_244_n_0
    SLICE_X3Y34          LUT5 (Prop_lut5_I2_O)        0.124    13.097 r  BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_99/O
                         net (fo=1, routed)           1.221    14.318    BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_99_n_0
    SLICE_X5Y22          LUT6 (Prop_lut6_I0_O)        0.124    14.442 r  BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_36/O
                         net (fo=3, routed)           0.689    15.131    BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_36_n_0
    SLICE_X6Y21          LUT6 (Prop_lut6_I0_O)        0.124    15.255 r  BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte[6]_i_7/O
                         net (fo=1, routed)           0.000    15.255    BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte[6]_i_7_n_0
    SLICE_X6Y21          MUXF7 (Prop_muxf7_I1_O)      0.214    15.469 r  BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[6]_i_3/O
                         net (fo=1, routed)           0.504    15.973    BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/in16[6]
    SLICE_X7Y13          LUT5 (Prop_lut5_I4_O)        0.297    16.270 r  BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte[6]_i_1/O
                         net (fo=1, routed)           0.000    16.270    BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte[6]_i_1_n_0
    SLICE_X7Y13          FDRE                                         r  BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        1.512    88.207    BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/clk
    SLICE_X7Y13          FDRE                                         r  BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[6]/C
                         clock pessimism              0.259    88.466    
                         clock uncertainty           -0.035    88.431    
    SLICE_X7Y13          FDRE (Setup_fdre_C_D)        0.029    88.460    BK_HK_Combined_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[6]
  -------------------------------------------------------------------
                         required time                         88.460    
                         arrival time                         -16.270    
  -------------------------------------------------------------------
                         slack                                 72.190    

Slack (MET) :             73.020ns  (required time - arrival time)
  Source:                 BK_HK_Combined_Test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            BK_HK_Combined_Test1_i/HK_formatter_0/U0/ALT_data_i_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.507ns  (logic 0.608ns (6.395%)  route 8.899ns (93.605%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 88.138 - 83.330 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        1.558     5.102    BK_HK_Combined_Test1_i/Switchmod_0/U0/sysclk
    SLICE_X28Y33         FDRE                                         r  BK_HK_Combined_Test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDRE (Prop_fdre_C_Q)         0.456     5.558 f  BK_HK_Combined_Test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=88, routed)          2.222     7.780    BK_HK_Combined_Test1_i/HK_formatter_0/U0/rst
    SLICE_X1Y15          LUT1 (Prop_lut1_I0_O)        0.152     7.932 r  BK_HK_Combined_Test1_i/HK_formatter_0/U0/RTC_request_i_1/O
                         net (fo=899, routed)         6.677    14.609    BK_HK_Combined_Test1_i/HK_formatter_0/U0/RTC_request_i_1_n_0
    SLICE_X14Y16         FDRE                                         r  BK_HK_Combined_Test1_i/HK_formatter_0/U0/ALT_data_i_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        1.443    88.138    BK_HK_Combined_Test1_i/HK_formatter_0/U0/clk
    SLICE_X14Y16         FDRE                                         r  BK_HK_Combined_Test1_i/HK_formatter_0/U0/ALT_data_i_reg[4]/C
                         clock pessimism              0.259    88.397    
                         clock uncertainty           -0.035    88.362    
    SLICE_X14Y16         FDRE (Setup_fdre_C_R)       -0.732    87.630    BK_HK_Combined_Test1_i/HK_formatter_0/U0/ALT_data_i_reg[4]
  -------------------------------------------------------------------
                         required time                         87.630    
                         arrival time                         -14.609    
  -------------------------------------------------------------------
                         slack                                 73.020    

Slack (MET) :             73.020ns  (required time - arrival time)
  Source:                 BK_HK_Combined_Test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            BK_HK_Combined_Test1_i/HK_formatter_0/U0/ALT_data_i_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.507ns  (logic 0.608ns (6.395%)  route 8.899ns (93.605%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 88.138 - 83.330 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        1.558     5.102    BK_HK_Combined_Test1_i/Switchmod_0/U0/sysclk
    SLICE_X28Y33         FDRE                                         r  BK_HK_Combined_Test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDRE (Prop_fdre_C_Q)         0.456     5.558 f  BK_HK_Combined_Test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=88, routed)          2.222     7.780    BK_HK_Combined_Test1_i/HK_formatter_0/U0/rst
    SLICE_X1Y15          LUT1 (Prop_lut1_I0_O)        0.152     7.932 r  BK_HK_Combined_Test1_i/HK_formatter_0/U0/RTC_request_i_1/O
                         net (fo=899, routed)         6.677    14.609    BK_HK_Combined_Test1_i/HK_formatter_0/U0/RTC_request_i_1_n_0
    SLICE_X14Y16         FDRE                                         r  BK_HK_Combined_Test1_i/HK_formatter_0/U0/ALT_data_i_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        1.443    88.138    BK_HK_Combined_Test1_i/HK_formatter_0/U0/clk
    SLICE_X14Y16         FDRE                                         r  BK_HK_Combined_Test1_i/HK_formatter_0/U0/ALT_data_i_reg[5]/C
                         clock pessimism              0.259    88.397    
                         clock uncertainty           -0.035    88.362    
    SLICE_X14Y16         FDRE (Setup_fdre_C_R)       -0.732    87.630    BK_HK_Combined_Test1_i/HK_formatter_0/U0/ALT_data_i_reg[5]
  -------------------------------------------------------------------
                         required time                         87.630    
                         arrival time                         -14.609    
  -------------------------------------------------------------------
                         slack                                 73.020    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 BK_HK_Combined_Test1_i/Write6_0/U0/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            BK_HK_Combined_Test1_i/Write6_0/U0/write_active_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.534%)  route 0.232ns (55.466%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        0.563     1.467    BK_HK_Combined_Test1_i/Write6_0/U0/sysclk
    SLICE_X32Y6          FDCE                                         r  BK_HK_Combined_Test1_i/Write6_0/U0/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y6          FDCE (Prop_fdce_C_Q)         0.141     1.608 f  BK_HK_Combined_Test1_i/Write6_0/U0/FSM_onehot_state_reg[2]/Q
                         net (fo=4, routed)           0.232     1.839    BK_HK_Combined_Test1_i/Write6_0/U0/FSM_onehot_state_reg_n_0_[2]
    SLICE_X37Y6          LUT3 (Prop_lut3_I1_O)        0.045     1.884 r  BK_HK_Combined_Test1_i/Write6_0/U0/write_active_i_1/O
                         net (fo=1, routed)           0.000     1.884    BK_HK_Combined_Test1_i/Write6_0/U0/write_active_i_1_n_0
    SLICE_X37Y6          FDCE                                         r  BK_HK_Combined_Test1_i/Write6_0/U0/write_active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        0.832     1.981    BK_HK_Combined_Test1_i/Write6_0/U0/sysclk
    SLICE_X37Y6          FDCE                                         r  BK_HK_Combined_Test1_i/Write6_0/U0/write_active_reg/C
                         clock pessimism             -0.250     1.731    
    SLICE_X37Y6          FDCE (Hold_fdce_C_D)         0.092     1.823    BK_HK_Combined_Test1_i/Write6_0/U0/write_active_reg
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 BK_HK_Combined_Test1_i/Read6_0/U0/data_exp_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            BK_HK_Combined_Test1_i/RW_ROUTER4_0/U0/DQ_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.189ns (43.666%)  route 0.244ns (56.334%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        0.563     1.467    BK_HK_Combined_Test1_i/Read6_0/U0/sysclk
    SLICE_X28Y4          FDPE                                         r  BK_HK_Combined_Test1_i/Read6_0/U0/data_exp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y4          FDPE (Prop_fdpe_C_Q)         0.141     1.608 r  BK_HK_Combined_Test1_i/Read6_0/U0/data_exp_reg[1]/Q
                         net (fo=3, routed)           0.244     1.851    BK_HK_Combined_Test1_i/RW_ROUTER4_0/U0/DQ_o_read[1]
    SLICE_X36Y4          LUT3 (Prop_lut3_I0_O)        0.048     1.899 r  BK_HK_Combined_Test1_i/RW_ROUTER4_0/U0/DQ_o[1]_i_1/O
                         net (fo=1, routed)           0.000     1.899    BK_HK_Combined_Test1_i/RW_ROUTER4_0/U0/DQ_o[1]_i_1_n_0
    SLICE_X36Y4          FDRE                                         r  BK_HK_Combined_Test1_i/RW_ROUTER4_0/U0/DQ_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        0.832     1.981    BK_HK_Combined_Test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X36Y4          FDRE                                         r  BK_HK_Combined_Test1_i/RW_ROUTER4_0/U0/DQ_o_reg[1]/C
                         clock pessimism             -0.250     1.731    
    SLICE_X36Y4          FDRE (Hold_fdre_C_D)         0.107     1.838    BK_HK_Combined_Test1_i/RW_ROUTER4_0/U0/DQ_o_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 BK_HK_Combined_Test1_i/Write6_0/U0/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            BK_HK_Combined_Test1_i/Write6_0/U0/write_complete_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.186ns (42.268%)  route 0.254ns (57.732%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        0.563     1.467    BK_HK_Combined_Test1_i/Write6_0/U0/sysclk
    SLICE_X32Y6          FDCE                                         r  BK_HK_Combined_Test1_i/Write6_0/U0/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y6          FDCE (Prop_fdce_C_Q)         0.141     1.608 r  BK_HK_Combined_Test1_i/Write6_0/U0/FSM_onehot_state_reg[4]/Q
                         net (fo=1, routed)           0.254     1.862    BK_HK_Combined_Test1_i/Write6_0/U0/FSM_onehot_state_reg_n_0_[4]
    SLICE_X37Y6          LUT3 (Prop_lut3_I1_O)        0.045     1.907 r  BK_HK_Combined_Test1_i/Write6_0/U0/write_complete_i_1/O
                         net (fo=1, routed)           0.000     1.907    BK_HK_Combined_Test1_i/Write6_0/U0/write_complete_i_1_n_0
    SLICE_X37Y6          FDCE                                         r  BK_HK_Combined_Test1_i/Write6_0/U0/write_complete_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        0.832     1.981    BK_HK_Combined_Test1_i/Write6_0/U0/sysclk
    SLICE_X37Y6          FDCE                                         r  BK_HK_Combined_Test1_i/Write6_0/U0/write_complete_reg/C
                         clock pessimism             -0.250     1.731    
    SLICE_X37Y6          FDCE (Hold_fdce_C_D)         0.107     1.838    BK_HK_Combined_Test1_i/Write6_0/U0/write_complete_reg
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 BK_HK_Combined_Test1_i/Read6_0/U0/A_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            BK_HK_Combined_Test1_i/RW_ROUTER4_0/U0/A_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.209ns (48.497%)  route 0.222ns (51.503%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        0.562     1.466    BK_HK_Combined_Test1_i/Read6_0/U0/sysclk
    SLICE_X30Y7          FDCE                                         r  BK_HK_Combined_Test1_i/Read6_0/U0/A_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y7          FDCE (Prop_fdce_C_Q)         0.164     1.630 r  BK_HK_Combined_Test1_i/Read6_0/U0/A_reg[0]/Q
                         net (fo=1, routed)           0.222     1.852    BK_HK_Combined_Test1_i/RW_ROUTER4_0/U0/A_read[0]
    SLICE_X36Y6          LUT3 (Prop_lut3_I0_O)        0.045     1.897 r  BK_HK_Combined_Test1_i/RW_ROUTER4_0/U0/A[0]_i_1/O
                         net (fo=1, routed)           0.000     1.897    BK_HK_Combined_Test1_i/RW_ROUTER4_0/U0/p_1_in[0]
    SLICE_X36Y6          FDRE                                         r  BK_HK_Combined_Test1_i/RW_ROUTER4_0/U0/A_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        0.832     1.981    BK_HK_Combined_Test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X36Y6          FDRE                                         r  BK_HK_Combined_Test1_i/RW_ROUTER4_0/U0/A_reg[0]/C
                         clock pessimism             -0.250     1.731    
    SLICE_X36Y6          FDRE (Hold_fdre_C_D)         0.091     1.822    BK_HK_Combined_Test1_i/RW_ROUTER4_0/U0/A_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 BK_HK_Combined_Test1_i/Read6_0/U0/A_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            BK_HK_Combined_Test1_i/RW_ROUTER4_0/U0/A_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.186ns (40.955%)  route 0.268ns (59.045%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        0.562     1.466    BK_HK_Combined_Test1_i/Read6_0/U0/sysclk
    SLICE_X32Y8          FDCE                                         r  BK_HK_Combined_Test1_i/Read6_0/U0/A_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y8          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  BK_HK_Combined_Test1_i/Read6_0/U0/A_reg[6]/Q
                         net (fo=1, routed)           0.268     1.875    BK_HK_Combined_Test1_i/RW_ROUTER4_0/U0/A_read[6]
    SLICE_X36Y8          LUT3 (Prop_lut3_I0_O)        0.045     1.920 r  BK_HK_Combined_Test1_i/RW_ROUTER4_0/U0/A[6]_i_1/O
                         net (fo=1, routed)           0.000     1.920    BK_HK_Combined_Test1_i/RW_ROUTER4_0/U0/p_1_in[6]
    SLICE_X36Y8          FDRE                                         r  BK_HK_Combined_Test1_i/RW_ROUTER4_0/U0/A_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        0.831     1.980    BK_HK_Combined_Test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X36Y8          FDRE                                         r  BK_HK_Combined_Test1_i/RW_ROUTER4_0/U0/A_reg[6]/C
                         clock pessimism             -0.250     1.730    
    SLICE_X36Y8          FDRE (Hold_fdre_C_D)         0.091     1.821    BK_HK_Combined_Test1_i/RW_ROUTER4_0/U0/A_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 BK_HK_Combined_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[300]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            BK_HK_Combined_Test1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[300]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        0.592     1.496    BK_HK_Combined_Test1_i/GNSS_Fetcher_mod_0/U0/sysclk
    SLICE_X7Y42          FDCE                                         r  BK_HK_Combined_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[300]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42          FDCE (Prop_fdce_C_Q)         0.141     1.637 r  BK_HK_Combined_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[300]/Q
                         net (fo=1, routed)           0.054     1.691    BK_HK_Combined_Test1_i/GNSS_Sender_0/U0/i_gnss_data[300]
    SLICE_X6Y42          FDCE                                         r  BK_HK_Combined_Test1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[300]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        0.863     2.012    BK_HK_Combined_Test1_i/GNSS_Sender_0/U0/sysclk
    SLICE_X6Y42          FDCE                                         r  BK_HK_Combined_Test1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[300]/C
                         clock pessimism             -0.503     1.509    
    SLICE_X6Y42          FDCE (Hold_fdce_C_D)         0.076     1.585    BK_HK_Combined_Test1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[300]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.691    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 BK_HK_Combined_Test1_i/I2C_full_sensor_data_0/U0/temp_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            BK_HK_Combined_Test1_i/I2C_full_sensor_data_0/U0/o_TX_TEMP_data_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        0.559     1.463    BK_HK_Combined_Test1_i/I2C_full_sensor_data_0/U0/clk
    SLICE_X9Y18          FDRE                                         r  BK_HK_Combined_Test1_i/I2C_full_sensor_data_0/U0/temp_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDRE (Prop_fdre_C_Q)         0.141     1.604 r  BK_HK_Combined_Test1_i/I2C_full_sensor_data_0/U0/temp_data_reg[2]/Q
                         net (fo=1, routed)           0.054     1.658    BK_HK_Combined_Test1_i/I2C_full_sensor_data_0/U0/temp_data[2]
    SLICE_X8Y18          FDRE                                         r  BK_HK_Combined_Test1_i/I2C_full_sensor_data_0/U0/o_TX_TEMP_data_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        0.827     1.976    BK_HK_Combined_Test1_i/I2C_full_sensor_data_0/U0/clk
    SLICE_X8Y18          FDRE                                         r  BK_HK_Combined_Test1_i/I2C_full_sensor_data_0/U0/o_TX_TEMP_data_reg[18]/C
                         clock pessimism             -0.500     1.476    
    SLICE_X8Y18          FDRE (Hold_fdre_C_D)         0.076     1.552    BK_HK_Combined_Test1_i/I2C_full_sensor_data_0/U0/o_TX_TEMP_data_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.658    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 BK_HK_Combined_Test1_i/Read6_0/U0/data_exp_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            BK_HK_Combined_Test1_i/RW_ROUTER4_0/U0/DQ_o_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.186ns (38.794%)  route 0.293ns (61.206%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        0.563     1.467    BK_HK_Combined_Test1_i/Read6_0/U0/sysclk
    SLICE_X29Y5          FDPE                                         r  BK_HK_Combined_Test1_i/Read6_0/U0/data_exp_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y5          FDPE (Prop_fdpe_C_Q)         0.141     1.608 r  BK_HK_Combined_Test1_i/Read6_0/U0/data_exp_reg[9]/Q
                         net (fo=3, routed)           0.293     1.901    BK_HK_Combined_Test1_i/RW_ROUTER4_0/U0/DQ_o_read[9]
    SLICE_X36Y6          LUT3 (Prop_lut3_I0_O)        0.045     1.946 r  BK_HK_Combined_Test1_i/RW_ROUTER4_0/U0/DQ_o[9]_i_1/O
                         net (fo=1, routed)           0.000     1.946    BK_HK_Combined_Test1_i/RW_ROUTER4_0/U0/DQ_o[9]_i_1_n_0
    SLICE_X36Y6          FDRE                                         r  BK_HK_Combined_Test1_i/RW_ROUTER4_0/U0/DQ_o_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        0.832     1.981    BK_HK_Combined_Test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X36Y6          FDRE                                         r  BK_HK_Combined_Test1_i/RW_ROUTER4_0/U0/DQ_o_reg[9]/C
                         clock pessimism             -0.250     1.731    
    SLICE_X36Y6          FDRE (Hold_fdre_C_D)         0.107     1.838    BK_HK_Combined_Test1_i/RW_ROUTER4_0/U0/DQ_o_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 BK_HK_Combined_Test1_i/Write6_0/U0/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            BK_HK_Combined_Test1_i/Write6_0/U0/WE_n_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.186ns (39.603%)  route 0.284ns (60.397%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        0.563     1.467    BK_HK_Combined_Test1_i/Write6_0/U0/sysclk
    SLICE_X32Y6          FDCE                                         r  BK_HK_Combined_Test1_i/Write6_0/U0/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y6          FDCE (Prop_fdce_C_Q)         0.141     1.608 r  BK_HK_Combined_Test1_i/Write6_0/U0/FSM_onehot_state_reg[2]/Q
                         net (fo=4, routed)           0.284     1.891    BK_HK_Combined_Test1_i/Write6_0/U0/FSM_onehot_state_reg_n_0_[2]
    SLICE_X37Y6          LUT3 (Prop_lut3_I1_O)        0.045     1.936 r  BK_HK_Combined_Test1_i/Write6_0/U0/WE_n_i_1/O
                         net (fo=1, routed)           0.000     1.936    BK_HK_Combined_Test1_i/Write6_0/U0/WE_n_i_1_n_0
    SLICE_X37Y6          FDPE                                         r  BK_HK_Combined_Test1_i/Write6_0/U0/WE_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        0.832     1.981    BK_HK_Combined_Test1_i/Write6_0/U0/sysclk
    SLICE_X37Y6          FDPE                                         r  BK_HK_Combined_Test1_i/Write6_0/U0/WE_n_reg/C
                         clock pessimism             -0.250     1.731    
    SLICE_X37Y6          FDPE (Hold_fdpe_C_D)         0.091     1.822    BK_HK_Combined_Test1_i/Write6_0/U0/WE_n_reg
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 BK_HK_Combined_Test1_i/I2Cmod_0/U0/data_rx_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            BK_HK_Combined_Test1_i/I2Cmod_0/U0/data_rd_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.141ns (69.047%)  route 0.063ns (30.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        0.594     1.498    BK_HK_Combined_Test1_i/I2Cmod_0/U0/sysclk
    SLICE_X3Y7           FDRE                                         r  BK_HK_Combined_Test1_i/I2Cmod_0/U0/data_rx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.141     1.639 r  BK_HK_Combined_Test1_i/I2Cmod_0/U0/data_rx_reg[3]/Q
                         net (fo=2, routed)           0.063     1.702    BK_HK_Combined_Test1_i/I2Cmod_0/U0/data_rx[3]
    SLICE_X2Y7           FDCE                                         r  BK_HK_Combined_Test1_i/I2Cmod_0/U0/data_rd_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        0.865     2.014    BK_HK_Combined_Test1_i/I2Cmod_0/U0/sysclk
    SLICE_X2Y7           FDCE                                         r  BK_HK_Combined_Test1_i/I2Cmod_0/U0/data_rd_reg[3]/C
                         clock pessimism             -0.503     1.511    
    SLICE_X2Y7           FDCE (Hold_fdce_C_D)         0.076     1.587    BK_HK_Combined_Test1_i/I2Cmod_0/U0/data_rd_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.702    
  -------------------------------------------------------------------
                         slack                                  0.115    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X13Y2    BK_HK_Combined_Test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[141]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X13Y2    BK_HK_Combined_Test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[142]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X14Y4    BK_HK_Combined_Test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[143]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X14Y4    BK_HK_Combined_Test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[144]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X14Y4    BK_HK_Combined_Test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[145]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X10Y0    BK_HK_Combined_Test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[150]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X10Y0    BK_HK_Combined_Test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[151]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X10Y0    BK_HK_Combined_Test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[152]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X10Y0    BK_HK_Combined_Test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[153]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X13Y2    BK_HK_Combined_Test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[141]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X13Y2    BK_HK_Combined_Test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[141]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X13Y2    BK_HK_Combined_Test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[142]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X13Y2    BK_HK_Combined_Test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[142]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X14Y4    BK_HK_Combined_Test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[143]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X14Y4    BK_HK_Combined_Test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[143]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X14Y4    BK_HK_Combined_Test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[144]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X14Y4    BK_HK_Combined_Test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[144]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X14Y4    BK_HK_Combined_Test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[145]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X14Y4    BK_HK_Combined_Test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[145]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X13Y2    BK_HK_Combined_Test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[141]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X13Y2    BK_HK_Combined_Test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[141]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X13Y2    BK_HK_Combined_Test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[142]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X13Y2    BK_HK_Combined_Test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[142]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X14Y4    BK_HK_Combined_Test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[143]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X14Y4    BK_HK_Combined_Test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[143]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X14Y4    BK_HK_Combined_Test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[144]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X14Y4    BK_HK_Combined_Test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[144]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X14Y4    BK_HK_Combined_Test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[145]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X14Y4    BK_HK_Combined_Test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[145]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       75.590ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.023ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             75.590ns  (required time - arrival time)
  Source:                 BK_HK_Combined_Test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            BK_HK_Combined_Test1_i/Write6_0/U0/CE_n_reg/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.031ns  (logic 0.608ns (8.648%)  route 6.423ns (91.352%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 88.140 - 83.330 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        1.558     5.102    BK_HK_Combined_Test1_i/Switchmod_0/U0/sysclk
    SLICE_X28Y33         FDRE                                         r  BK_HK_Combined_Test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDRE (Prop_fdre_C_Q)         0.456     5.558 r  BK_HK_Combined_Test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=88, routed)          4.380     9.938    BK_HK_Combined_Test1_i/Write6_0/U0/reset_n
    SLICE_X36Y9          LUT1 (Prop_lut1_I0_O)        0.152    10.090 f  BK_HK_Combined_Test1_i/Write6_0/U0/write_complete_i_2/O
                         net (fo=69, routed)          2.042    12.133    BK_HK_Combined_Test1_i/Write6_0/U0/write_complete_i_2_n_0
    SLICE_X38Y6          FDPE                                         f  BK_HK_Combined_Test1_i/Write6_0/U0/CE_n_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        1.445    88.140    BK_HK_Combined_Test1_i/Write6_0/U0/sysclk
    SLICE_X38Y6          FDPE                                         r  BK_HK_Combined_Test1_i/Write6_0/U0/CE_n_reg/C
                         clock pessimism              0.187    88.327    
                         clock uncertainty           -0.035    88.292    
    SLICE_X38Y6          FDPE (Recov_fdpe_C_PRE)     -0.569    87.723    BK_HK_Combined_Test1_i/Write6_0/U0/CE_n_reg
  -------------------------------------------------------------------
                         required time                         87.723    
                         arrival time                         -12.133    
  -------------------------------------------------------------------
                         slack                                 75.590    

Slack (MET) :             75.632ns  (required time - arrival time)
  Source:                 BK_HK_Combined_Test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            BK_HK_Combined_Test1_i/Write6_0/U0/A_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.031ns  (logic 0.608ns (8.648%)  route 6.423ns (91.352%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 88.140 - 83.330 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        1.558     5.102    BK_HK_Combined_Test1_i/Switchmod_0/U0/sysclk
    SLICE_X28Y33         FDRE                                         r  BK_HK_Combined_Test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDRE (Prop_fdre_C_Q)         0.456     5.558 r  BK_HK_Combined_Test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=88, routed)          4.380     9.938    BK_HK_Combined_Test1_i/Write6_0/U0/reset_n
    SLICE_X36Y9          LUT1 (Prop_lut1_I0_O)        0.152    10.090 f  BK_HK_Combined_Test1_i/Write6_0/U0/write_complete_i_2/O
                         net (fo=69, routed)          2.042    12.133    BK_HK_Combined_Test1_i/Write6_0/U0/write_complete_i_2_n_0
    SLICE_X38Y6          FDCE                                         f  BK_HK_Combined_Test1_i/Write6_0/U0/A_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        1.445    88.140    BK_HK_Combined_Test1_i/Write6_0/U0/sysclk
    SLICE_X38Y6          FDCE                                         r  BK_HK_Combined_Test1_i/Write6_0/U0/A_reg[0]/C
                         clock pessimism              0.187    88.327    
                         clock uncertainty           -0.035    88.292    
    SLICE_X38Y6          FDCE (Recov_fdce_C_CLR)     -0.527    87.765    BK_HK_Combined_Test1_i/Write6_0/U0/A_reg[0]
  -------------------------------------------------------------------
                         required time                         87.765    
                         arrival time                         -12.133    
  -------------------------------------------------------------------
                         slack                                 75.632    

Slack (MET) :             75.689ns  (required time - arrival time)
  Source:                 BK_HK_Combined_Test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            BK_HK_Combined_Test1_i/Write6_0/U0/A_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.887ns  (logic 0.608ns (8.828%)  route 6.279ns (91.172%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 88.139 - 83.330 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        1.558     5.102    BK_HK_Combined_Test1_i/Switchmod_0/U0/sysclk
    SLICE_X28Y33         FDRE                                         r  BK_HK_Combined_Test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDRE (Prop_fdre_C_Q)         0.456     5.558 r  BK_HK_Combined_Test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=88, routed)          4.380     9.938    BK_HK_Combined_Test1_i/Write6_0/U0/reset_n
    SLICE_X36Y9          LUT1 (Prop_lut1_I0_O)        0.152    10.090 f  BK_HK_Combined_Test1_i/Write6_0/U0/write_complete_i_2/O
                         net (fo=69, routed)          1.899    11.989    BK_HK_Combined_Test1_i/Write6_0/U0/write_complete_i_2_n_0
    SLICE_X36Y7          FDCE                                         f  BK_HK_Combined_Test1_i/Write6_0/U0/A_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        1.444    88.139    BK_HK_Combined_Test1_i/Write6_0/U0/sysclk
    SLICE_X36Y7          FDCE                                         r  BK_HK_Combined_Test1_i/Write6_0/U0/A_reg[6]/C
                         clock pessimism              0.187    88.326    
                         clock uncertainty           -0.035    88.291    
    SLICE_X36Y7          FDCE (Recov_fdce_C_CLR)     -0.613    87.678    BK_HK_Combined_Test1_i/Write6_0/U0/A_reg[6]
  -------------------------------------------------------------------
                         required time                         87.678    
                         arrival time                         -11.989    
  -------------------------------------------------------------------
                         slack                                 75.689    

Slack (MET) :             75.689ns  (required time - arrival time)
  Source:                 BK_HK_Combined_Test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            BK_HK_Combined_Test1_i/Write6_0/U0/A_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.887ns  (logic 0.608ns (8.828%)  route 6.279ns (91.172%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 88.139 - 83.330 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        1.558     5.102    BK_HK_Combined_Test1_i/Switchmod_0/U0/sysclk
    SLICE_X28Y33         FDRE                                         r  BK_HK_Combined_Test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDRE (Prop_fdre_C_Q)         0.456     5.558 r  BK_HK_Combined_Test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=88, routed)          4.380     9.938    BK_HK_Combined_Test1_i/Write6_0/U0/reset_n
    SLICE_X36Y9          LUT1 (Prop_lut1_I0_O)        0.152    10.090 f  BK_HK_Combined_Test1_i/Write6_0/U0/write_complete_i_2/O
                         net (fo=69, routed)          1.899    11.989    BK_HK_Combined_Test1_i/Write6_0/U0/write_complete_i_2_n_0
    SLICE_X36Y7          FDCE                                         f  BK_HK_Combined_Test1_i/Write6_0/U0/A_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        1.444    88.139    BK_HK_Combined_Test1_i/Write6_0/U0/sysclk
    SLICE_X36Y7          FDCE                                         r  BK_HK_Combined_Test1_i/Write6_0/U0/A_reg[7]/C
                         clock pessimism              0.187    88.326    
                         clock uncertainty           -0.035    88.291    
    SLICE_X36Y7          FDCE (Recov_fdce_C_CLR)     -0.613    87.678    BK_HK_Combined_Test1_i/Write6_0/U0/A_reg[7]
  -------------------------------------------------------------------
                         required time                         87.678    
                         arrival time                         -11.989    
  -------------------------------------------------------------------
                         slack                                 75.689    

Slack (MET) :             75.708ns  (required time - arrival time)
  Source:                 BK_HK_Combined_Test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            BK_HK_Combined_Test1_i/Write6_0/U0/addr_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.869ns  (logic 0.608ns (8.852%)  route 6.261ns (91.148%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 88.140 - 83.330 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        1.558     5.102    BK_HK_Combined_Test1_i/Switchmod_0/U0/sysclk
    SLICE_X28Y33         FDRE                                         r  BK_HK_Combined_Test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDRE (Prop_fdre_C_Q)         0.456     5.558 r  BK_HK_Combined_Test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=88, routed)          4.380     9.938    BK_HK_Combined_Test1_i/Write6_0/U0/reset_n
    SLICE_X36Y9          LUT1 (Prop_lut1_I0_O)        0.152    10.090 f  BK_HK_Combined_Test1_i/Write6_0/U0/write_complete_i_2/O
                         net (fo=69, routed)          1.880    11.971    BK_HK_Combined_Test1_i/Write6_0/U0/write_complete_i_2_n_0
    SLICE_X36Y5          FDCE                                         f  BK_HK_Combined_Test1_i/Write6_0/U0/addr_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        1.445    88.140    BK_HK_Combined_Test1_i/Write6_0/U0/sysclk
    SLICE_X36Y5          FDCE                                         r  BK_HK_Combined_Test1_i/Write6_0/U0/addr_cnt_reg[5]/C
                         clock pessimism              0.187    88.327    
                         clock uncertainty           -0.035    88.292    
    SLICE_X36Y5          FDCE (Recov_fdce_C_CLR)     -0.613    87.679    BK_HK_Combined_Test1_i/Write6_0/U0/addr_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         87.679    
                         arrival time                         -11.971    
  -------------------------------------------------------------------
                         slack                                 75.708    

Slack (MET) :             75.708ns  (required time - arrival time)
  Source:                 BK_HK_Combined_Test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            BK_HK_Combined_Test1_i/Write6_0/U0/write_data_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.869ns  (logic 0.608ns (8.852%)  route 6.261ns (91.148%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 88.140 - 83.330 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        1.558     5.102    BK_HK_Combined_Test1_i/Switchmod_0/U0/sysclk
    SLICE_X28Y33         FDRE                                         r  BK_HK_Combined_Test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDRE (Prop_fdre_C_Q)         0.456     5.558 r  BK_HK_Combined_Test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=88, routed)          4.380     9.938    BK_HK_Combined_Test1_i/Write6_0/U0/reset_n
    SLICE_X36Y9          LUT1 (Prop_lut1_I0_O)        0.152    10.090 f  BK_HK_Combined_Test1_i/Write6_0/U0/write_complete_i_2/O
                         net (fo=69, routed)          1.880    11.971    BK_HK_Combined_Test1_i/Write6_0/U0/write_complete_i_2_n_0
    SLICE_X36Y5          FDCE                                         f  BK_HK_Combined_Test1_i/Write6_0/U0/write_data_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        1.445    88.140    BK_HK_Combined_Test1_i/Write6_0/U0/sysclk
    SLICE_X36Y5          FDCE                                         r  BK_HK_Combined_Test1_i/Write6_0/U0/write_data_reg[8]/C
                         clock pessimism              0.187    88.327    
                         clock uncertainty           -0.035    88.292    
    SLICE_X36Y5          FDCE (Recov_fdce_C_CLR)     -0.613    87.679    BK_HK_Combined_Test1_i/Write6_0/U0/write_data_reg[8]
  -------------------------------------------------------------------
                         required time                         87.679    
                         arrival time                         -11.971    
  -------------------------------------------------------------------
                         slack                                 75.708    

Slack (MET) :             75.754ns  (required time - arrival time)
  Source:                 BK_HK_Combined_Test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            BK_HK_Combined_Test1_i/Write6_0/U0/write_data_reg[1]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.869ns  (logic 0.608ns (8.852%)  route 6.261ns (91.148%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 88.140 - 83.330 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        1.558     5.102    BK_HK_Combined_Test1_i/Switchmod_0/U0/sysclk
    SLICE_X28Y33         FDRE                                         r  BK_HK_Combined_Test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDRE (Prop_fdre_C_Q)         0.456     5.558 r  BK_HK_Combined_Test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=88, routed)          4.380     9.938    BK_HK_Combined_Test1_i/Write6_0/U0/reset_n
    SLICE_X36Y9          LUT1 (Prop_lut1_I0_O)        0.152    10.090 f  BK_HK_Combined_Test1_i/Write6_0/U0/write_complete_i_2/O
                         net (fo=69, routed)          1.880    11.971    BK_HK_Combined_Test1_i/Write6_0/U0/write_complete_i_2_n_0
    SLICE_X36Y5          FDPE                                         f  BK_HK_Combined_Test1_i/Write6_0/U0/write_data_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        1.445    88.140    BK_HK_Combined_Test1_i/Write6_0/U0/sysclk
    SLICE_X36Y5          FDPE                                         r  BK_HK_Combined_Test1_i/Write6_0/U0/write_data_reg[1]/C
                         clock pessimism              0.187    88.327    
                         clock uncertainty           -0.035    88.292    
    SLICE_X36Y5          FDPE (Recov_fdpe_C_PRE)     -0.567    87.725    BK_HK_Combined_Test1_i/Write6_0/U0/write_data_reg[1]
  -------------------------------------------------------------------
                         required time                         87.725    
                         arrival time                         -11.971    
  -------------------------------------------------------------------
                         slack                                 75.754    

Slack (MET) :             75.754ns  (required time - arrival time)
  Source:                 BK_HK_Combined_Test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            BK_HK_Combined_Test1_i/Write6_0/U0/write_data_reg[9]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.869ns  (logic 0.608ns (8.852%)  route 6.261ns (91.148%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 88.140 - 83.330 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        1.558     5.102    BK_HK_Combined_Test1_i/Switchmod_0/U0/sysclk
    SLICE_X28Y33         FDRE                                         r  BK_HK_Combined_Test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDRE (Prop_fdre_C_Q)         0.456     5.558 r  BK_HK_Combined_Test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=88, routed)          4.380     9.938    BK_HK_Combined_Test1_i/Write6_0/U0/reset_n
    SLICE_X36Y9          LUT1 (Prop_lut1_I0_O)        0.152    10.090 f  BK_HK_Combined_Test1_i/Write6_0/U0/write_complete_i_2/O
                         net (fo=69, routed)          1.880    11.971    BK_HK_Combined_Test1_i/Write6_0/U0/write_complete_i_2_n_0
    SLICE_X36Y5          FDPE                                         f  BK_HK_Combined_Test1_i/Write6_0/U0/write_data_reg[9]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        1.445    88.140    BK_HK_Combined_Test1_i/Write6_0/U0/sysclk
    SLICE_X36Y5          FDPE                                         r  BK_HK_Combined_Test1_i/Write6_0/U0/write_data_reg[9]/C
                         clock pessimism              0.187    88.327    
                         clock uncertainty           -0.035    88.292    
    SLICE_X36Y5          FDPE (Recov_fdpe_C_PRE)     -0.567    87.725    BK_HK_Combined_Test1_i/Write6_0/U0/write_data_reg[9]
  -------------------------------------------------------------------
                         required time                         87.725    
                         arrival time                         -11.971    
  -------------------------------------------------------------------
                         slack                                 75.754    

Slack (MET) :             75.832ns  (required time - arrival time)
  Source:                 BK_HK_Combined_Test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            BK_HK_Combined_Test1_i/Write6_0/U0/write_active_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.744ns  (logic 0.608ns (9.015%)  route 6.136ns (90.985%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 88.140 - 83.330 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        1.558     5.102    BK_HK_Combined_Test1_i/Switchmod_0/U0/sysclk
    SLICE_X28Y33         FDRE                                         r  BK_HK_Combined_Test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDRE (Prop_fdre_C_Q)         0.456     5.558 r  BK_HK_Combined_Test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=88, routed)          4.380     9.938    BK_HK_Combined_Test1_i/Write6_0/U0/reset_n
    SLICE_X36Y9          LUT1 (Prop_lut1_I0_O)        0.152    10.090 f  BK_HK_Combined_Test1_i/Write6_0/U0/write_complete_i_2/O
                         net (fo=69, routed)          1.756    11.846    BK_HK_Combined_Test1_i/Write6_0/U0/write_complete_i_2_n_0
    SLICE_X37Y6          FDCE                                         f  BK_HK_Combined_Test1_i/Write6_0/U0/write_active_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        1.445    88.140    BK_HK_Combined_Test1_i/Write6_0/U0/sysclk
    SLICE_X37Y6          FDCE                                         r  BK_HK_Combined_Test1_i/Write6_0/U0/write_active_reg/C
                         clock pessimism              0.187    88.327    
                         clock uncertainty           -0.035    88.292    
    SLICE_X37Y6          FDCE (Recov_fdce_C_CLR)     -0.613    87.679    BK_HK_Combined_Test1_i/Write6_0/U0/write_active_reg
  -------------------------------------------------------------------
                         required time                         87.679    
                         arrival time                         -11.846    
  -------------------------------------------------------------------
                         slack                                 75.832    

Slack (MET) :             75.832ns  (required time - arrival time)
  Source:                 BK_HK_Combined_Test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            BK_HK_Combined_Test1_i/Write6_0/U0/write_complete_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.744ns  (logic 0.608ns (9.015%)  route 6.136ns (90.985%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 88.140 - 83.330 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        1.558     5.102    BK_HK_Combined_Test1_i/Switchmod_0/U0/sysclk
    SLICE_X28Y33         FDRE                                         r  BK_HK_Combined_Test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDRE (Prop_fdre_C_Q)         0.456     5.558 r  BK_HK_Combined_Test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=88, routed)          4.380     9.938    BK_HK_Combined_Test1_i/Write6_0/U0/reset_n
    SLICE_X36Y9          LUT1 (Prop_lut1_I0_O)        0.152    10.090 f  BK_HK_Combined_Test1_i/Write6_0/U0/write_complete_i_2/O
                         net (fo=69, routed)          1.756    11.846    BK_HK_Combined_Test1_i/Write6_0/U0/write_complete_i_2_n_0
    SLICE_X37Y6          FDCE                                         f  BK_HK_Combined_Test1_i/Write6_0/U0/write_complete_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        1.445    88.140    BK_HK_Combined_Test1_i/Write6_0/U0/sysclk
    SLICE_X37Y6          FDCE                                         r  BK_HK_Combined_Test1_i/Write6_0/U0/write_complete_reg/C
                         clock pessimism              0.187    88.327    
                         clock uncertainty           -0.035    88.292    
    SLICE_X37Y6          FDCE (Recov_fdce_C_CLR)     -0.613    87.679    BK_HK_Combined_Test1_i/Write6_0/U0/write_complete_reg
  -------------------------------------------------------------------
                         required time                         87.679    
                         arrival time                         -11.846    
  -------------------------------------------------------------------
                         slack                                 75.832    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.023ns  (arrival time - required time)
  Source:                 BK_HK_Combined_Test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            BK_HK_Combined_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[32]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.995ns  (logic 0.186ns (18.689%)  route 0.809ns (81.311%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        0.558     1.462    BK_HK_Combined_Test1_i/Switchmod_0/U0/sysclk
    SLICE_X28Y33         FDRE                                         r  BK_HK_Combined_Test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  BK_HK_Combined_Test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=88, routed)          0.647     2.250    BK_HK_Combined_Test1_i/GNSS_Fetcher_mod_0/U0/reset_n
    SLICE_X15Y35         LUT1 (Prop_lut1_I0_O)        0.045     2.295 f  BK_HK_Combined_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf[351]_i_2/O
                         net (fo=356, routed)         0.162     2.457    BK_HK_Combined_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf[351]_i_2_n_0
    SLICE_X12Y35         FDCE                                         f  BK_HK_Combined_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[32]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        0.831     1.980    BK_HK_Combined_Test1_i/GNSS_Fetcher_mod_0/U0/sysclk
    SLICE_X12Y35         FDCE                                         r  BK_HK_Combined_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[32]/C
                         clock pessimism             -0.479     1.501    
    SLICE_X12Y35         FDCE (Remov_fdce_C_CLR)     -0.067     1.434    BK_HK_Combined_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           2.457    
  -------------------------------------------------------------------
                         slack                                  1.023    

Slack (MET) :             1.023ns  (arrival time - required time)
  Source:                 BK_HK_Combined_Test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            BK_HK_Combined_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[33]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.995ns  (logic 0.186ns (18.689%)  route 0.809ns (81.311%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        0.558     1.462    BK_HK_Combined_Test1_i/Switchmod_0/U0/sysclk
    SLICE_X28Y33         FDRE                                         r  BK_HK_Combined_Test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  BK_HK_Combined_Test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=88, routed)          0.647     2.250    BK_HK_Combined_Test1_i/GNSS_Fetcher_mod_0/U0/reset_n
    SLICE_X15Y35         LUT1 (Prop_lut1_I0_O)        0.045     2.295 f  BK_HK_Combined_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf[351]_i_2/O
                         net (fo=356, routed)         0.162     2.457    BK_HK_Combined_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf[351]_i_2_n_0
    SLICE_X12Y35         FDCE                                         f  BK_HK_Combined_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[33]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        0.831     1.980    BK_HK_Combined_Test1_i/GNSS_Fetcher_mod_0/U0/sysclk
    SLICE_X12Y35         FDCE                                         r  BK_HK_Combined_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[33]/C
                         clock pessimism             -0.479     1.501    
    SLICE_X12Y35         FDCE (Remov_fdce_C_CLR)     -0.067     1.434    BK_HK_Combined_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           2.457    
  -------------------------------------------------------------------
                         slack                                  1.023    

Slack (MET) :             1.023ns  (arrival time - required time)
  Source:                 BK_HK_Combined_Test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            BK_HK_Combined_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[34]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.995ns  (logic 0.186ns (18.689%)  route 0.809ns (81.311%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        0.558     1.462    BK_HK_Combined_Test1_i/Switchmod_0/U0/sysclk
    SLICE_X28Y33         FDRE                                         r  BK_HK_Combined_Test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  BK_HK_Combined_Test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=88, routed)          0.647     2.250    BK_HK_Combined_Test1_i/GNSS_Fetcher_mod_0/U0/reset_n
    SLICE_X15Y35         LUT1 (Prop_lut1_I0_O)        0.045     2.295 f  BK_HK_Combined_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf[351]_i_2/O
                         net (fo=356, routed)         0.162     2.457    BK_HK_Combined_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf[351]_i_2_n_0
    SLICE_X12Y35         FDCE                                         f  BK_HK_Combined_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[34]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        0.831     1.980    BK_HK_Combined_Test1_i/GNSS_Fetcher_mod_0/U0/sysclk
    SLICE_X12Y35         FDCE                                         r  BK_HK_Combined_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[34]/C
                         clock pessimism             -0.479     1.501    
    SLICE_X12Y35         FDCE (Remov_fdce_C_CLR)     -0.067     1.434    BK_HK_Combined_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           2.457    
  -------------------------------------------------------------------
                         slack                                  1.023    

Slack (MET) :             1.023ns  (arrival time - required time)
  Source:                 BK_HK_Combined_Test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            BK_HK_Combined_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[35]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.995ns  (logic 0.186ns (18.689%)  route 0.809ns (81.311%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        0.558     1.462    BK_HK_Combined_Test1_i/Switchmod_0/U0/sysclk
    SLICE_X28Y33         FDRE                                         r  BK_HK_Combined_Test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  BK_HK_Combined_Test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=88, routed)          0.647     2.250    BK_HK_Combined_Test1_i/GNSS_Fetcher_mod_0/U0/reset_n
    SLICE_X15Y35         LUT1 (Prop_lut1_I0_O)        0.045     2.295 f  BK_HK_Combined_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf[351]_i_2/O
                         net (fo=356, routed)         0.162     2.457    BK_HK_Combined_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf[351]_i_2_n_0
    SLICE_X12Y35         FDCE                                         f  BK_HK_Combined_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[35]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        0.831     1.980    BK_HK_Combined_Test1_i/GNSS_Fetcher_mod_0/U0/sysclk
    SLICE_X12Y35         FDCE                                         r  BK_HK_Combined_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[35]/C
                         clock pessimism             -0.479     1.501    
    SLICE_X12Y35         FDCE (Remov_fdce_C_CLR)     -0.067     1.434    BK_HK_Combined_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           2.457    
  -------------------------------------------------------------------
                         slack                                  1.023    

Slack (MET) :             1.023ns  (arrival time - required time)
  Source:                 BK_HK_Combined_Test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            BK_HK_Combined_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[37]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.995ns  (logic 0.186ns (18.689%)  route 0.809ns (81.311%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        0.558     1.462    BK_HK_Combined_Test1_i/Switchmod_0/U0/sysclk
    SLICE_X28Y33         FDRE                                         r  BK_HK_Combined_Test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  BK_HK_Combined_Test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=88, routed)          0.647     2.250    BK_HK_Combined_Test1_i/GNSS_Fetcher_mod_0/U0/reset_n
    SLICE_X15Y35         LUT1 (Prop_lut1_I0_O)        0.045     2.295 f  BK_HK_Combined_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf[351]_i_2/O
                         net (fo=356, routed)         0.162     2.457    BK_HK_Combined_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf[351]_i_2_n_0
    SLICE_X12Y35         FDCE                                         f  BK_HK_Combined_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[37]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        0.831     1.980    BK_HK_Combined_Test1_i/GNSS_Fetcher_mod_0/U0/sysclk
    SLICE_X12Y35         FDCE                                         r  BK_HK_Combined_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[37]/C
                         clock pessimism             -0.479     1.501    
    SLICE_X12Y35         FDCE (Remov_fdce_C_CLR)     -0.067     1.434    BK_HK_Combined_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[37]
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           2.457    
  -------------------------------------------------------------------
                         slack                                  1.023    

Slack (MET) :             1.023ns  (arrival time - required time)
  Source:                 BK_HK_Combined_Test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            BK_HK_Combined_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[38]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.995ns  (logic 0.186ns (18.689%)  route 0.809ns (81.311%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        0.558     1.462    BK_HK_Combined_Test1_i/Switchmod_0/U0/sysclk
    SLICE_X28Y33         FDRE                                         r  BK_HK_Combined_Test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  BK_HK_Combined_Test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=88, routed)          0.647     2.250    BK_HK_Combined_Test1_i/GNSS_Fetcher_mod_0/U0/reset_n
    SLICE_X15Y35         LUT1 (Prop_lut1_I0_O)        0.045     2.295 f  BK_HK_Combined_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf[351]_i_2/O
                         net (fo=356, routed)         0.162     2.457    BK_HK_Combined_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf[351]_i_2_n_0
    SLICE_X12Y35         FDCE                                         f  BK_HK_Combined_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[38]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        0.831     1.980    BK_HK_Combined_Test1_i/GNSS_Fetcher_mod_0/U0/sysclk
    SLICE_X12Y35         FDCE                                         r  BK_HK_Combined_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[38]/C
                         clock pessimism             -0.479     1.501    
    SLICE_X12Y35         FDCE (Remov_fdce_C_CLR)     -0.067     1.434    BK_HK_Combined_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[38]
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           2.457    
  -------------------------------------------------------------------
                         slack                                  1.023    

Slack (MET) :             1.023ns  (arrival time - required time)
  Source:                 BK_HK_Combined_Test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            BK_HK_Combined_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[39]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.995ns  (logic 0.186ns (18.689%)  route 0.809ns (81.311%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        0.558     1.462    BK_HK_Combined_Test1_i/Switchmod_0/U0/sysclk
    SLICE_X28Y33         FDRE                                         r  BK_HK_Combined_Test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  BK_HK_Combined_Test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=88, routed)          0.647     2.250    BK_HK_Combined_Test1_i/GNSS_Fetcher_mod_0/U0/reset_n
    SLICE_X15Y35         LUT1 (Prop_lut1_I0_O)        0.045     2.295 f  BK_HK_Combined_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf[351]_i_2/O
                         net (fo=356, routed)         0.162     2.457    BK_HK_Combined_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf[351]_i_2_n_0
    SLICE_X12Y35         FDCE                                         f  BK_HK_Combined_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[39]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        0.831     1.980    BK_HK_Combined_Test1_i/GNSS_Fetcher_mod_0/U0/sysclk
    SLICE_X12Y35         FDCE                                         r  BK_HK_Combined_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[39]/C
                         clock pessimism             -0.479     1.501    
    SLICE_X12Y35         FDCE (Remov_fdce_C_CLR)     -0.067     1.434    BK_HK_Combined_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[39]
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           2.457    
  -------------------------------------------------------------------
                         slack                                  1.023    

Slack (MET) :             1.051ns  (arrival time - required time)
  Source:                 BK_HK_Combined_Test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            BK_HK_Combined_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[92]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.997ns  (logic 0.186ns (18.649%)  route 0.811ns (81.351%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        0.558     1.462    BK_HK_Combined_Test1_i/Switchmod_0/U0/sysclk
    SLICE_X28Y33         FDRE                                         r  BK_HK_Combined_Test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  BK_HK_Combined_Test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=88, routed)          0.647     2.250    BK_HK_Combined_Test1_i/GNSS_Fetcher_mod_0/U0/reset_n
    SLICE_X15Y35         LUT1 (Prop_lut1_I0_O)        0.045     2.295 f  BK_HK_Combined_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf[351]_i_2/O
                         net (fo=356, routed)         0.164     2.459    BK_HK_Combined_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf[351]_i_2_n_0
    SLICE_X15Y34         FDCE                                         f  BK_HK_Combined_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[92]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        0.830     1.979    BK_HK_Combined_Test1_i/GNSS_Fetcher_mod_0/U0/sysclk
    SLICE_X15Y34         FDCE                                         r  BK_HK_Combined_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[92]/C
                         clock pessimism             -0.479     1.500    
    SLICE_X15Y34         FDCE (Remov_fdce_C_CLR)     -0.092     1.408    BK_HK_Combined_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[92]
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           2.459    
  -------------------------------------------------------------------
                         slack                                  1.051    

Slack (MET) :             1.051ns  (arrival time - required time)
  Source:                 BK_HK_Combined_Test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            BK_HK_Combined_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[95]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.997ns  (logic 0.186ns (18.649%)  route 0.811ns (81.351%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        0.558     1.462    BK_HK_Combined_Test1_i/Switchmod_0/U0/sysclk
    SLICE_X28Y33         FDRE                                         r  BK_HK_Combined_Test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  BK_HK_Combined_Test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=88, routed)          0.647     2.250    BK_HK_Combined_Test1_i/GNSS_Fetcher_mod_0/U0/reset_n
    SLICE_X15Y35         LUT1 (Prop_lut1_I0_O)        0.045     2.295 f  BK_HK_Combined_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf[351]_i_2/O
                         net (fo=356, routed)         0.164     2.459    BK_HK_Combined_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf[351]_i_2_n_0
    SLICE_X15Y34         FDCE                                         f  BK_HK_Combined_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[95]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        0.830     1.979    BK_HK_Combined_Test1_i/GNSS_Fetcher_mod_0/U0/sysclk
    SLICE_X15Y34         FDCE                                         r  BK_HK_Combined_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[95]/C
                         clock pessimism             -0.479     1.500    
    SLICE_X15Y34         FDCE (Remov_fdce_C_CLR)     -0.092     1.408    BK_HK_Combined_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[95]
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           2.459    
  -------------------------------------------------------------------
                         slack                                  1.051    

Slack (MET) :             1.127ns  (arrival time - required time)
  Source:                 BK_HK_Combined_Test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            BK_HK_Combined_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[136]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.186ns (17.035%)  route 0.906ns (82.965%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        0.558     1.462    BK_HK_Combined_Test1_i/Switchmod_0/U0/sysclk
    SLICE_X28Y33         FDRE                                         r  BK_HK_Combined_Test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  BK_HK_Combined_Test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=88, routed)          0.647     2.250    BK_HK_Combined_Test1_i/GNSS_Fetcher_mod_0/U0/reset_n
    SLICE_X15Y35         LUT1 (Prop_lut1_I0_O)        0.045     2.295 f  BK_HK_Combined_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf[351]_i_2/O
                         net (fo=356, routed)         0.259     2.553    BK_HK_Combined_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf[351]_i_2_n_0
    SLICE_X14Y28         FDCE                                         f  BK_HK_Combined_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[136]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        0.824     1.973    BK_HK_Combined_Test1_i/GNSS_Fetcher_mod_0/U0/sysclk
    SLICE_X14Y28         FDCE                                         r  BK_HK_Combined_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[136]/C
                         clock pessimism             -0.479     1.494    
    SLICE_X14Y28         FDCE (Remov_fdce_C_CLR)     -0.067     1.427    BK_HK_Combined_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[136]
  -------------------------------------------------------------------
                         required time                         -1.427    
                         arrival time                           2.553    
  -------------------------------------------------------------------
                         slack                                  1.127    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BK_HK_Combined_Test1_i/I2Cmod_0/U0/scl_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SCL
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.256ns  (logic 4.339ns (38.545%)  route 6.917ns (61.455%))
  Logic Levels:           2  (LUT2=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        1.639     5.183    BK_HK_Combined_Test1_i/I2Cmod_0/U0/sysclk
    SLICE_X1Y1           FDRE                                         r  BK_HK_Combined_Test1_i/I2Cmod_0/U0/scl_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.456     5.639 f  BK_HK_Combined_Test1_i/I2Cmod_0/U0/scl_clk_reg/Q
                         net (fo=2, routed)           0.966     6.605    BK_HK_Combined_Test1_i/I2Cmod_0/U0/scl_clk
    SLICE_X1Y4           LUT2 (Prop_lut2_I0_O)        0.149     6.754 f  BK_HK_Combined_Test1_i/I2Cmod_0/U0/scl_t_INST_0/O
                         net (fo=1, routed)           5.951    12.705    SCL_iobuf/T
    K3                   OBUFT (TriStatE_obuft_T_O)
                                                      3.734    16.439 r  SCL_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000    16.439    SCL
    K3                                                                r  SCL (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BK_HK_Combined_Test1_i/RW_ROUTER4_0/U0/A_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            A[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.035ns  (logic 4.119ns (37.323%)  route 6.917ns (62.677%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        1.563     5.107    BK_HK_Combined_Test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X32Y9          FDRE                                         r  BK_HK_Combined_Test1_i/RW_ROUTER4_0/U0/A_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y9          FDRE (Prop_fdre_C_Q)         0.419     5.526 r  BK_HK_Combined_Test1_i/RW_ROUTER4_0/U0/A_reg[3]/Q
                         net (fo=1, routed)           6.917    12.442    A_OBUF[3]
    B15                  OBUF (Prop_obuf_I_O)         3.700    16.142 r  A_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.142    A[3]
    B15                                                               r  A[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BK_HK_Combined_Test1_i/I2Cmod_0/U0/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SDA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.526ns  (logic 4.340ns (45.561%)  route 5.186ns (54.439%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        1.638     5.182    BK_HK_Combined_Test1_i/I2Cmod_0/U0/sysclk
    SLICE_X1Y4           FDCE                                         r  BK_HK_Combined_Test1_i/I2Cmod_0/U0/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDCE (Prop_fdce_C_Q)         0.456     5.638 r  BK_HK_Combined_Test1_i/I2Cmod_0/U0/FSM_onehot_state_reg[1]/Q
                         net (fo=6, routed)           0.986     6.624    BK_HK_Combined_Test1_i/I2Cmod_0/U0/FSM_onehot_state_reg_n_0_[1]
    SLICE_X0Y5           LUT4 (Prop_lut4_I3_O)        0.154     6.778 f  BK_HK_Combined_Test1_i/I2Cmod_0/U0/sda_t_INST_0/O
                         net (fo=1, routed)           4.199    10.978    SDA_iobuf/T
    A16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.730    14.708 r  SDA_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000    14.708    SDA
    A16                                                               r  SDA (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BK_HK_Combined_Test1_i/Switchmod_0/U0/o_signal_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.510ns  (logic 3.964ns (41.683%)  route 5.546ns (58.317%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        1.558     5.102    BK_HK_Combined_Test1_i/Switchmod_0/U0/sysclk
    SLICE_X28Y33         FDRE                                         r  BK_HK_Combined_Test1_i/Switchmod_0/U0/o_signal_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDRE (Prop_fdre_C_Q)         0.456     5.558 r  BK_HK_Combined_Test1_i/Switchmod_0/U0/o_signal_reg_lopt_replica/Q
                         net (fo=1, routed)           5.546    11.104    lopt
    A17                  OBUF (Prop_obuf_I_O)         3.508    14.612 r  led0_OBUF_inst/O
                         net (fo=0)                   0.000    14.612    led0
    A17                                                               r  led0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BK_HK_Combined_Test1_i/RW_ROUTER4_0/U0/A_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            A[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.427ns  (logic 4.099ns (43.479%)  route 5.328ns (56.521%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        1.565     5.109    BK_HK_Combined_Test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X36Y6          FDRE                                         r  BK_HK_Combined_Test1_i/RW_ROUTER4_0/U0/A_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y6          FDRE (Prop_fdre_C_Q)         0.419     5.528 r  BK_HK_Combined_Test1_i/RW_ROUTER4_0/U0/A_reg[1]/Q
                         net (fo=1, routed)           5.328    10.856    A_OBUF[1]
    H1                   OBUF (Prop_obuf_I_O)         3.680    14.535 r  A_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.535    A[1]
    H1                                                                r  A[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BK_HK_Combined_Test1_i/RW_ROUTER4_0/U0/A_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            A[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.400ns  (logic 3.961ns (42.137%)  route 5.439ns (57.863%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        1.565     5.109    BK_HK_Combined_Test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X36Y6          FDRE                                         r  BK_HK_Combined_Test1_i/RW_ROUTER4_0/U0/A_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y6          FDRE (Prop_fdre_C_Q)         0.456     5.565 r  BK_HK_Combined_Test1_i/RW_ROUTER4_0/U0/A_reg[0]/Q
                         net (fo=1, routed)           5.439    11.004    A_OBUF[0]
    C15                  OBUF (Prop_obuf_I_O)         3.505    14.509 r  A_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.509    A[0]
    C15                                                               r  A[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BK_HK_Combined_Test1_i/RW_ROUTER4_0/U0/A_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            A[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.385ns  (logic 3.976ns (42.364%)  route 5.409ns (57.636%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        1.565     5.109    BK_HK_Combined_Test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X32Y5          FDRE                                         r  BK_HK_Combined_Test1_i/RW_ROUTER4_0/U0/A_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDRE (Prop_fdre_C_Q)         0.456     5.565 r  BK_HK_Combined_Test1_i/RW_ROUTER4_0/U0/A_reg[4]/Q
                         net (fo=1, routed)           5.409    10.974    A_OBUF[4]
    A14                  OBUF (Prop_obuf_I_O)         3.520    14.494 r  A_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.494    A[4]
    A14                                                               r  A[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BK_HK_Combined_Test1_i/RW_ROUTER4_0/U0/A_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            A[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.371ns  (logic 3.959ns (42.250%)  route 5.411ns (57.750%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        1.563     5.107    BK_HK_Combined_Test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X32Y9          FDRE                                         r  BK_HK_Combined_Test1_i/RW_ROUTER4_0/U0/A_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y9          FDRE (Prop_fdre_C_Q)         0.456     5.563 r  BK_HK_Combined_Test1_i/RW_ROUTER4_0/U0/A_reg[2]/Q
                         net (fo=1, routed)           5.411    10.974    A_OBUF[2]
    A15                  OBUF (Prop_obuf_I_O)         3.503    14.477 r  A_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.477    A[2]
    A15                                                               r  A[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BK_HK_Combined_Test1_i/RW_ROUTER4_0/U0/A_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            A[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.253ns  (logic 4.101ns (44.320%)  route 5.152ns (55.680%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        1.564     5.108    BK_HK_Combined_Test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X36Y8          FDRE                                         r  BK_HK_Combined_Test1_i/RW_ROUTER4_0/U0/A_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y8          FDRE (Prop_fdre_C_Q)         0.419     5.527 r  BK_HK_Combined_Test1_i/RW_ROUTER4_0/U0/A_reg[7]/Q
                         net (fo=1, routed)           5.152    10.679    A_OBUF[7]
    K2                   OBUF (Prop_obuf_I_O)         3.682    14.360 r  A_OBUF[7]_inst/O
                         net (fo=0)                   0.000    14.360    A[7]
    K2                                                                r  A[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BK_HK_Combined_Test1_i/RW_ROUTER4_0/U0/A_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            A[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.245ns  (logic 3.977ns (43.024%)  route 5.267ns (56.976%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        1.562     5.106    BK_HK_Combined_Test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X35Y9          FDRE                                         r  BK_HK_Combined_Test1_i/RW_ROUTER4_0/U0/A_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDRE (Prop_fdre_C_Q)         0.456     5.562 r  BK_HK_Combined_Test1_i/RW_ROUTER4_0/U0/A_reg[8]/Q
                         net (fo=1, routed)           5.267    10.829    A_OBUF[8]
    L1                   OBUF (Prop_obuf_I_O)         3.521    14.351 r  A_OBUF[8]_inst/O
                         net (fo=0)                   0.000    14.351    A[8]
    L1                                                                r  A[8] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BK_HK_Combined_Test1_i/RW_ROUTER4_0/U0/DQ_t_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DQ[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.908ns  (logic 0.965ns (50.584%)  route 0.943ns (49.416%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        0.554     1.458    BK_HK_Combined_Test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X39Y20         FDPE                                         r  BK_HK_Combined_Test1_i/RW_ROUTER4_0/U0/DQ_t_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDPE (Prop_fdpe_C_Q)         0.141     1.599 r  BK_HK_Combined_Test1_i/RW_ROUTER4_0/U0/DQ_t_reg[6]/Q
                         net (fo=1, routed)           0.943     2.541    gen_iobuf[6].iobuf_inst/T
    V4                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.365 r  gen_iobuf[6].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.365    DQ[6]
    V4                                                                r  DQ[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BK_HK_Combined_Test1_i/RW_ROUTER4_0/U0/DQ_t_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DQ[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.925ns  (logic 1.026ns (53.295%)  route 0.899ns (46.705%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        0.557     1.461    BK_HK_Combined_Test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X38Y17         FDPE                                         r  BK_HK_Combined_Test1_i/RW_ROUTER4_0/U0/DQ_t_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y17         FDPE (Prop_fdpe_C_Q)         0.148     1.609 r  BK_HK_Combined_Test1_i/RW_ROUTER4_0/U0/DQ_t_reg[9]/Q
                         net (fo=1, routed)           0.899     2.508    gen_iobuf[9].iobuf_inst/T
    W4                   OBUFT (TriStatD_obuft_T_O)
                                                      0.878     3.386 r  gen_iobuf[9].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.386    DQ[9]
    W4                                                                r  DQ[9] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BK_HK_Combined_Test1_i/RW_ROUTER4_0/U0/DQ_t_reg[10]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DQ[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.017ns  (logic 0.988ns (48.992%)  route 1.029ns (51.008%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        0.556     1.460    BK_HK_Combined_Test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X38Y18         FDPE                                         r  BK_HK_Combined_Test1_i/RW_ROUTER4_0/U0/DQ_t_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDPE (Prop_fdpe_C_Q)         0.164     1.624 r  BK_HK_Combined_Test1_i/RW_ROUTER4_0/U0/DQ_t_reg[10]/Q
                         net (fo=1, routed)           1.029     2.652    gen_iobuf[10].iobuf_inst/T
    U5                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.476 r  gen_iobuf[10].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.476    DQ[10]
    U5                                                                r  DQ[10] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BK_HK_Combined_Test1_i/RW_ROUTER4_0/U0/DQ_t_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DQ[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.022ns  (logic 0.988ns (48.858%)  route 1.034ns (51.142%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        0.557     1.461    BK_HK_Combined_Test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X38Y17         FDPE                                         r  BK_HK_Combined_Test1_i/RW_ROUTER4_0/U0/DQ_t_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y17         FDPE (Prop_fdpe_C_Q)         0.164     1.625 r  BK_HK_Combined_Test1_i/RW_ROUTER4_0/U0/DQ_t_reg[8]/Q
                         net (fo=1, routed)           1.034     2.659    gen_iobuf[8].iobuf_inst/T
    V5                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.483 r  gen_iobuf[8].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.483    DQ[8]
    V5                                                                r  DQ[8] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BK_HK_Combined_Test1_i/UART_TXmod_0/U0/o_TX_Serial_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_rxd_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.996ns  (logic 1.367ns (68.485%)  route 0.629ns (31.515%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        0.590     1.494    BK_HK_Combined_Test1_i/UART_TXmod_0/U0/sysclk
    SLICE_X0Y16          FDRE                                         r  BK_HK_Combined_Test1_i/UART_TXmod_0/U0/o_TX_Serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.141     1.635 r  BK_HK_Combined_Test1_i/UART_TXmod_0/U0/o_TX_Serial_reg/Q
                         net (fo=2, routed)           0.629     2.264    uart_rxd_out_OBUF
    J18                  OBUF (Prop_obuf_I_O)         1.226     3.489 r  uart_rxd_out_OBUF_inst/O
                         net (fo=0)                   0.000     3.489    uart_rxd_out
    J18                                                               r  uart_rxd_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BK_HK_Combined_Test1_i/RW_ROUTER4_0/U0/DQ_t_reg[14]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DQ[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.045ns  (logic 0.988ns (48.323%)  route 1.057ns (51.677%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        0.557     1.461    BK_HK_Combined_Test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X38Y17         FDPE                                         r  BK_HK_Combined_Test1_i/RW_ROUTER4_0/U0/DQ_t_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y17         FDPE (Prop_fdpe_C_Q)         0.164     1.625 r  BK_HK_Combined_Test1_i/RW_ROUTER4_0/U0/DQ_t_reg[14]/Q
                         net (fo=1, routed)           1.057     2.681    gen_iobuf[14].iobuf_inst/T
    U7                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.505 r  gen_iobuf[14].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.505    DQ[14]
    U7                                                                r  DQ[14] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BK_HK_Combined_Test1_i/RW_ROUTER4_0/U0/DQ_t_reg[12]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DQ[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.068ns  (logic 0.965ns (46.662%)  route 1.103ns (53.338%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        0.554     1.458    BK_HK_Combined_Test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X39Y20         FDPE                                         r  BK_HK_Combined_Test1_i/RW_ROUTER4_0/U0/DQ_t_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDPE (Prop_fdpe_C_Q)         0.141     1.599 r  BK_HK_Combined_Test1_i/RW_ROUTER4_0/U0/DQ_t_reg[12]/Q
                         net (fo=1, routed)           1.103     2.702    gen_iobuf[12].iobuf_inst/T
    W6                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.526 r  gen_iobuf[12].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.526    DQ[12]
    W6                                                                r  DQ[12] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BK_HK_Combined_Test1_i/RW_ROUTER4_0/U0/DQ_t_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DQ[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.159ns  (logic 1.005ns (46.547%)  route 1.154ns (53.453%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        0.554     1.458    BK_HK_Combined_Test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X39Y20         FDPE                                         r  BK_HK_Combined_Test1_i/RW_ROUTER4_0/U0/DQ_t_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDPE (Prop_fdpe_C_Q)         0.128     1.586 r  BK_HK_Combined_Test1_i/RW_ROUTER4_0/U0/DQ_t_reg[7]/Q
                         net (fo=1, routed)           1.154     2.740    gen_iobuf[7].iobuf_inst/T
    U4                   OBUFT (TriStatD_obuft_T_O)
                                                      0.877     3.617 r  gen_iobuf[7].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.617    DQ[7]
    U4                                                                r  DQ[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BK_HK_Combined_Test1_i/RW_ROUTER4_0/U0/DQ_t_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DQ[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.186ns  (logic 1.025ns (46.892%)  route 1.161ns (53.108%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        0.554     1.458    BK_HK_Combined_Test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X38Y20         FDPE                                         r  BK_HK_Combined_Test1_i/RW_ROUTER4_0/U0/DQ_t_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDPE (Prop_fdpe_C_Q)         0.148     1.606 r  BK_HK_Combined_Test1_i/RW_ROUTER4_0/U0/DQ_t_reg[5]/Q
                         net (fo=1, routed)           1.161     2.767    gen_iobuf[5].iobuf_inst/T
    W5                   OBUFT (TriStatD_obuft_T_O)
                                                      0.877     3.644 r  gen_iobuf[5].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.644    DQ[5]
    W5                                                                r  DQ[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BK_HK_Combined_Test1_i/RW_ROUTER4_0/U0/DQ_t_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DQ[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.212ns  (logic 1.005ns (45.441%)  route 1.207ns (54.559%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        0.554     1.458    BK_HK_Combined_Test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X39Y20         FDPE                                         r  BK_HK_Combined_Test1_i/RW_ROUTER4_0/U0/DQ_t_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDPE (Prop_fdpe_C_Q)         0.128     1.586 r  BK_HK_Combined_Test1_i/RW_ROUTER4_0/U0/DQ_t_reg[13]/Q
                         net (fo=1, routed)           1.207     2.792    gen_iobuf[13].iobuf_inst/T
    U3                   OBUFT (TriStatD_obuft_T_O)
                                                      0.877     3.669 r  gen_iobuf[13].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.669    DQ[13]
    U3                                                                r  DQ[13] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            30 Endpoints
Min Delay            30 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SCL
                            (input port)
  Destination:            BK_HK_Combined_Test1_i/I2Cmod_0/U0/stretch_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.759ns  (logic 1.580ns (23.369%)  route 5.180ns (76.631%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.883ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 f  SCL (INOUT)
                         net (fo=1, unset)            0.000     0.000    SCL_iobuf/IO
    K3                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  SCL_iobuf/IBUF/O
                         net (fo=1, routed)           5.180     6.635    BK_HK_Combined_Test1_i/I2Cmod_0/U0/scl_i
    SLICE_X4Y0           LUT3 (Prop_lut3_I0_O)        0.124     6.759 r  BK_HK_Combined_Test1_i/I2Cmod_0/U0/stretch_i_1/O
                         net (fo=1, routed)           0.000     6.759    BK_HK_Combined_Test1_i/I2Cmod_0/U0/stretch_i_1_n_0
    SLICE_X4Y0           FDCE                                         r  BK_HK_Combined_Test1_i/I2Cmod_0/U0/stretch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        1.518     4.883    BK_HK_Combined_Test1_i/I2Cmod_0/U0/sysclk
    SLICE_X4Y0           FDCE                                         r  BK_HK_Combined_Test1_i/I2Cmod_0/U0/stretch_reg/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            BK_HK_Combined_Test1_i/Switchmod_0/U0/o_signal_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.361ns  (logic 1.613ns (25.356%)  route 4.748ns (74.644%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn0_IBUF_inst/O
                         net (fo=3, routed)           4.174     5.637    BK_HK_Combined_Test1_i/Switchmod_0/U0/i_signal
    SLICE_X28Y33         LUT3 (Prop_lut3_I1_O)        0.150     5.787 r  BK_HK_Combined_Test1_i/Switchmod_0/U0/o_signal_i_1/O
                         net (fo=2, routed)           0.575     6.361    BK_HK_Combined_Test1_i/Switchmod_0/U0/o_signal_i_1_n_0
    SLICE_X28Y33         FDRE                                         r  BK_HK_Combined_Test1_i/Switchmod_0/U0/o_signal_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        1.440     4.805    BK_HK_Combined_Test1_i/Switchmod_0/U0/sysclk
    SLICE_X28Y33         FDRE                                         r  BK_HK_Combined_Test1_i/Switchmod_0/U0/o_signal_reg_lopt_replica/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            BK_HK_Combined_Test1_i/I2Cmod_0/U0/data_rx_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.196ns  (logic 1.581ns (25.514%)  route 4.615ns (74.486%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.884ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           4.615     6.072    BK_HK_Combined_Test1_i/I2Cmod_0/U0/sda_i
    SLICE_X3Y6           LUT5 (Prop_lut5_I0_O)        0.124     6.196 r  BK_HK_Combined_Test1_i/I2Cmod_0/U0/data_rx[6]_i_1/O
                         net (fo=1, routed)           0.000     6.196    BK_HK_Combined_Test1_i/I2Cmod_0/U0/data_rx[6]_i_1_n_0
    SLICE_X3Y6           FDRE                                         r  BK_HK_Combined_Test1_i/I2Cmod_0/U0/data_rx_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        1.519     4.884    BK_HK_Combined_Test1_i/I2Cmod_0/U0/sysclk
    SLICE_X3Y6           FDRE                                         r  BK_HK_Combined_Test1_i/I2Cmod_0/U0/data_rx_reg[6]/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            BK_HK_Combined_Test1_i/I2Cmod_0/U0/data_rx_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.172ns  (logic 1.581ns (25.613%)  route 4.591ns (74.387%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.884ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           4.591     6.048    BK_HK_Combined_Test1_i/I2Cmod_0/U0/sda_i
    SLICE_X0Y6           LUT6 (Prop_lut6_I0_O)        0.124     6.172 r  BK_HK_Combined_Test1_i/I2Cmod_0/U0/data_rx[4]_i_1/O
                         net (fo=1, routed)           0.000     6.172    BK_HK_Combined_Test1_i/I2Cmod_0/U0/data_rx[4]_i_1_n_0
    SLICE_X0Y6           FDRE                                         r  BK_HK_Combined_Test1_i/I2Cmod_0/U0/data_rx_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        1.519     4.884    BK_HK_Combined_Test1_i/I2Cmod_0/U0/sysclk
    SLICE_X0Y6           FDRE                                         r  BK_HK_Combined_Test1_i/I2Cmod_0/U0/data_rx_reg[4]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            BK_HK_Combined_Test1_i/Switchmod_0/U0/o_signal_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.169ns  (logic 1.613ns (26.146%)  route 4.556ns (73.854%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn0_IBUF_inst/O
                         net (fo=3, routed)           4.174     5.637    BK_HK_Combined_Test1_i/Switchmod_0/U0/i_signal
    SLICE_X28Y33         LUT3 (Prop_lut3_I1_O)        0.150     5.787 r  BK_HK_Combined_Test1_i/Switchmod_0/U0/o_signal_i_1/O
                         net (fo=2, routed)           0.382     6.169    BK_HK_Combined_Test1_i/Switchmod_0/U0/o_signal_i_1_n_0
    SLICE_X28Y33         FDRE                                         r  BK_HK_Combined_Test1_i/Switchmod_0/U0/o_signal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        1.440     4.805    BK_HK_Combined_Test1_i/Switchmod_0/U0/sysclk
    SLICE_X28Y33         FDRE                                         r  BK_HK_Combined_Test1_i/Switchmod_0/U0/o_signal_reg/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            BK_HK_Combined_Test1_i/I2Cmod_0/U0/data_rx_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.028ns  (logic 1.581ns (26.225%)  route 4.447ns (73.775%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.884ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           4.447     5.904    BK_HK_Combined_Test1_i/I2Cmod_0/U0/sda_i
    SLICE_X3Y6           LUT5 (Prop_lut5_I0_O)        0.124     6.028 r  BK_HK_Combined_Test1_i/I2Cmod_0/U0/data_rx[2]_i_1/O
                         net (fo=1, routed)           0.000     6.028    BK_HK_Combined_Test1_i/I2Cmod_0/U0/data_rx[2]_i_1_n_0
    SLICE_X3Y6           FDRE                                         r  BK_HK_Combined_Test1_i/I2Cmod_0/U0/data_rx_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        1.519     4.884    BK_HK_Combined_Test1_i/I2Cmod_0/U0/sysclk
    SLICE_X3Y6           FDRE                                         r  BK_HK_Combined_Test1_i/I2Cmod_0/U0/data_rx_reg[2]/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            BK_HK_Combined_Test1_i/I2Cmod_0/U0/data_rx_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.874ns  (logic 1.581ns (26.915%)  route 4.293ns (73.085%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.884ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           4.293     5.750    BK_HK_Combined_Test1_i/I2Cmod_0/U0/sda_i
    SLICE_X3Y6           LUT5 (Prop_lut5_I0_O)        0.124     5.874 r  BK_HK_Combined_Test1_i/I2Cmod_0/U0/data_rx[0]_i_1/O
                         net (fo=1, routed)           0.000     5.874    BK_HK_Combined_Test1_i/I2Cmod_0/U0/data_rx[0]_i_1_n_0
    SLICE_X3Y6           FDRE                                         r  BK_HK_Combined_Test1_i/I2Cmod_0/U0/data_rx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        1.519     4.884    BK_HK_Combined_Test1_i/I2Cmod_0/U0/sysclk
    SLICE_X3Y6           FDRE                                         r  BK_HK_Combined_Test1_i/I2Cmod_0/U0/data_rx_reg[0]/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            BK_HK_Combined_Test1_i/I2Cmod_0/U0/data_rx_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.805ns  (logic 1.581ns (27.232%)  route 4.224ns (72.768%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.883ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           4.224     5.681    BK_HK_Combined_Test1_i/I2Cmod_0/U0/sda_i
    SLICE_X3Y7           LUT5 (Prop_lut5_I0_O)        0.124     5.805 r  BK_HK_Combined_Test1_i/I2Cmod_0/U0/data_rx[1]_i_1/O
                         net (fo=1, routed)           0.000     5.805    BK_HK_Combined_Test1_i/I2Cmod_0/U0/data_rx[1]_i_1_n_0
    SLICE_X3Y7           FDRE                                         r  BK_HK_Combined_Test1_i/I2Cmod_0/U0/data_rx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        1.518     4.883    BK_HK_Combined_Test1_i/I2Cmod_0/U0/sysclk
    SLICE_X3Y7           FDRE                                         r  BK_HK_Combined_Test1_i/I2Cmod_0/U0/data_rx_reg[1]/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            BK_HK_Combined_Test1_i/I2Cmod_0/U0/data_rx_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.803ns  (logic 1.581ns (27.242%)  route 4.222ns (72.758%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.883ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           4.222     5.679    BK_HK_Combined_Test1_i/I2Cmod_0/U0/sda_i
    SLICE_X3Y7           LUT5 (Prop_lut5_I0_O)        0.124     5.803 r  BK_HK_Combined_Test1_i/I2Cmod_0/U0/data_rx[3]_i_1/O
                         net (fo=1, routed)           0.000     5.803    BK_HK_Combined_Test1_i/I2Cmod_0/U0/data_rx[3]_i_1_n_0
    SLICE_X3Y7           FDRE                                         r  BK_HK_Combined_Test1_i/I2Cmod_0/U0/data_rx_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        1.518     4.883    BK_HK_Combined_Test1_i/I2Cmod_0/U0/sysclk
    SLICE_X3Y7           FDRE                                         r  BK_HK_Combined_Test1_i/I2Cmod_0/U0/data_rx_reg[3]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            BK_HK_Combined_Test1_i/Switchmod_0/U0/State_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.761ns  (logic 1.587ns (27.549%)  route 4.174ns (72.451%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn0_IBUF_inst/O
                         net (fo=3, routed)           4.174     5.637    BK_HK_Combined_Test1_i/Switchmod_0/U0/i_signal
    SLICE_X28Y33         LUT3 (Prop_lut3_I0_O)        0.124     5.761 r  BK_HK_Combined_Test1_i/Switchmod_0/U0/State_i_1/O
                         net (fo=1, routed)           0.000     5.761    BK_HK_Combined_Test1_i/Switchmod_0/U0/State_i_1_n_0
    SLICE_X28Y33         FDRE                                         r  BK_HK_Combined_Test1_i/Switchmod_0/U0/State_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        1.440     4.805    BK_HK_Combined_Test1_i/Switchmod_0/U0/sysclk
    SLICE_X28Y33         FDRE                                         r  BK_HK_Combined_Test1_i/Switchmod_0/U0/State_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DQ[8]
                            (input port)
  Destination:            BK_HK_Combined_Test1_i/Read6_0/U0/data_buf_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.131ns  (logic 0.218ns (19.258%)  route 0.913ns (80.742%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V5                                                0.000     0.000 r  DQ[8] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[8].iobuf_inst/IO
    V5                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  gen_iobuf[8].iobuf_inst/IBUF/O
                         net (fo=1, routed)           0.913     1.131    BK_HK_Combined_Test1_i/Read6_0/U0/DQ_i[8]
    SLICE_X29Y4          FDRE                                         r  BK_HK_Combined_Test1_i/Read6_0/U0/data_buf_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        0.833     1.982    BK_HK_Combined_Test1_i/Read6_0/U0/sysclk
    SLICE_X29Y4          FDRE                                         r  BK_HK_Combined_Test1_i/Read6_0/U0/data_buf_reg[8]/C

Slack:                    inf
  Source:                 DQ[10]
                            (input port)
  Destination:            BK_HK_Combined_Test1_i/Read6_0/U0/data_buf_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.195ns  (logic 0.233ns (19.512%)  route 0.961ns (80.488%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 r  DQ[10] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[10].iobuf_inst/IO
    U5                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  gen_iobuf[10].iobuf_inst/IBUF/O
                         net (fo=1, routed)           0.961     1.195    BK_HK_Combined_Test1_i/Read6_0/U0/DQ_i[10]
    SLICE_X29Y4          FDRE                                         r  BK_HK_Combined_Test1_i/Read6_0/U0/data_buf_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        0.833     1.982    BK_HK_Combined_Test1_i/Read6_0/U0/sysclk
    SLICE_X29Y4          FDRE                                         r  BK_HK_Combined_Test1_i/Read6_0/U0/data_buf_reg[10]/C

Slack:                    inf
  Source:                 DQ[14]
                            (input port)
  Destination:            BK_HK_Combined_Test1_i/Read6_0/U0/data_buf_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.256ns  (logic 0.245ns (19.465%)  route 1.012ns (80.535%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  DQ[14] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[14].iobuf_inst/IO
    U7                   IBUF (Prop_ibuf_I_O)         0.245     0.245 r  gen_iobuf[14].iobuf_inst/IBUF/O
                         net (fo=1, routed)           1.012     1.256    BK_HK_Combined_Test1_i/Read6_0/U0/DQ_i[14]
    SLICE_X29Y4          FDRE                                         r  BK_HK_Combined_Test1_i/Read6_0/U0/data_buf_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        0.833     1.982    BK_HK_Combined_Test1_i/Read6_0/U0/sysclk
    SLICE_X29Y4          FDRE                                         r  BK_HK_Combined_Test1_i/Read6_0/U0/data_buf_reg[14]/C

Slack:                    inf
  Source:                 DQ[15]
                            (input port)
  Destination:            BK_HK_Combined_Test1_i/Read6_0/U0/data_buf_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.335ns  (logic 0.224ns (16.783%)  route 1.111ns (83.217%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W7                                                0.000     0.000 r  DQ[15] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[15].iobuf_inst/IO
    W7                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  gen_iobuf[15].iobuf_inst/IBUF/O
                         net (fo=1, routed)           1.111     1.335    BK_HK_Combined_Test1_i/Read6_0/U0/DQ_i[15]
    SLICE_X29Y4          FDRE                                         r  BK_HK_Combined_Test1_i/Read6_0/U0/data_buf_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        0.833     1.982    BK_HK_Combined_Test1_i/Read6_0/U0/sysclk
    SLICE_X29Y4          FDRE                                         r  BK_HK_Combined_Test1_i/Read6_0/U0/data_buf_reg[15]/C

Slack:                    inf
  Source:                 DQ[6]
                            (input port)
  Destination:            BK_HK_Combined_Test1_i/Read6_0/U0/data_buf_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.355ns  (logic 0.236ns (17.429%)  route 1.119ns (82.571%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V4                                                0.000     0.000 r  DQ[6] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[6].iobuf_inst/IO
    V4                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  gen_iobuf[6].iobuf_inst/IBUF/O
                         net (fo=1, routed)           1.119     1.355    BK_HK_Combined_Test1_i/Read6_0/U0/DQ_i[6]
    SLICE_X29Y4          FDRE                                         r  BK_HK_Combined_Test1_i/Read6_0/U0/data_buf_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        0.833     1.982    BK_HK_Combined_Test1_i/Read6_0/U0/sysclk
    SLICE_X29Y4          FDRE                                         r  BK_HK_Combined_Test1_i/Read6_0/U0/data_buf_reg[6]/C

Slack:                    inf
  Source:                 DQ[12]
                            (input port)
  Destination:            BK_HK_Combined_Test1_i/Read6_0/U0/data_buf_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.360ns  (logic 0.242ns (17.810%)  route 1.118ns (82.190%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  DQ[12] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[12].iobuf_inst/IO
    W6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  gen_iobuf[12].iobuf_inst/IBUF/O
                         net (fo=1, routed)           1.118     1.360    BK_HK_Combined_Test1_i/Read6_0/U0/DQ_i[12]
    SLICE_X28Y3          FDRE                                         r  BK_HK_Combined_Test1_i/Read6_0/U0/data_buf_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        0.833     1.982    BK_HK_Combined_Test1_i/Read6_0/U0/sysclk
    SLICE_X28Y3          FDRE                                         r  BK_HK_Combined_Test1_i/Read6_0/U0/data_buf_reg[12]/C

Slack:                    inf
  Source:                 DQ[9]
                            (input port)
  Destination:            BK_HK_Combined_Test1_i/Read6_0/U0/data_buf_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.476ns  (logic 0.224ns (15.147%)  route 1.253ns (84.853%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W4                                                0.000     0.000 r  DQ[9] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[9].iobuf_inst/IO
    W4                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  gen_iobuf[9].iobuf_inst/IBUF/O
                         net (fo=1, routed)           1.253     1.476    BK_HK_Combined_Test1_i/Read6_0/U0/DQ_i[9]
    SLICE_X28Y3          FDRE                                         r  BK_HK_Combined_Test1_i/Read6_0/U0/data_buf_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        0.833     1.982    BK_HK_Combined_Test1_i/Read6_0/U0/sysclk
    SLICE_X28Y3          FDRE                                         r  BK_HK_Combined_Test1_i/Read6_0/U0/data_buf_reg[9]/C

Slack:                    inf
  Source:                 DQ[13]
                            (input port)
  Destination:            BK_HK_Combined_Test1_i/Read6_0/U0/data_buf_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.508ns  (logic 0.217ns (14.393%)  route 1.291ns (85.607%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U3                                                0.000     0.000 r  DQ[13] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[13].iobuf_inst/IO
    U3                   IBUF (Prop_ibuf_I_O)         0.217     0.217 r  gen_iobuf[13].iobuf_inst/IBUF/O
                         net (fo=1, routed)           1.291     1.508    BK_HK_Combined_Test1_i/Read6_0/U0/DQ_i[13]
    SLICE_X34Y4          FDRE                                         r  BK_HK_Combined_Test1_i/Read6_0/U0/data_buf_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        0.831     1.980    BK_HK_Combined_Test1_i/Read6_0/U0/sysclk
    SLICE_X34Y4          FDRE                                         r  BK_HK_Combined_Test1_i/Read6_0/U0/data_buf_reg[13]/C

Slack:                    inf
  Source:                 DQ[11]
                            (input port)
  Destination:            BK_HK_Combined_Test1_i/Read6_0/U0/data_buf_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.534ns  (logic 0.216ns (14.093%)  route 1.318ns (85.907%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  DQ[11] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[11].iobuf_inst/IO
    U2                   IBUF (Prop_ibuf_I_O)         0.216     0.216 r  gen_iobuf[11].iobuf_inst/IBUF/O
                         net (fo=1, routed)           1.318     1.534    BK_HK_Combined_Test1_i/Read6_0/U0/DQ_i[11]
    SLICE_X34Y4          FDRE                                         r  BK_HK_Combined_Test1_i/Read6_0/U0/data_buf_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        0.831     1.980    BK_HK_Combined_Test1_i/Read6_0/U0/sysclk
    SLICE_X34Y4          FDRE                                         r  BK_HK_Combined_Test1_i/Read6_0/U0/data_buf_reg[11]/C

Slack:                    inf
  Source:                 DQ[3]
                            (input port)
  Destination:            BK_HK_Combined_Test1_i/Read6_0/U0/data_buf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.548ns  (logic 0.239ns (15.407%)  route 1.310ns (84.593%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W3                                                0.000     0.000 r  DQ[3] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[3].iobuf_inst/IO
    W3                   IBUF (Prop_ibuf_I_O)         0.239     0.239 r  gen_iobuf[3].iobuf_inst/IBUF/O
                         net (fo=1, routed)           1.310     1.548    BK_HK_Combined_Test1_i/Read6_0/U0/DQ_i[3]
    SLICE_X29Y4          FDRE                                         r  BK_HK_Combined_Test1_i/Read6_0/U0/data_buf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3397, routed)        0.833     1.982    BK_HK_Combined_Test1_i/Read6_0/U0/sysclk
    SLICE_X29Y4          FDRE                                         r  BK_HK_Combined_Test1_i/Read6_0/U0/data_buf_reg[3]/C





