
i2c_sensor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000320  080001c4  080001c4  000101c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080004e4  080004e4  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  080004e4  080004e4  00020004  2**0
                  CONTENTS
  4 .ARM          00000000  080004e4  080004e4  00020004  2**0
                  CONTENTS
  5 .preinit_array 00000000  080004e4  080004e4  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080004e4  080004e4  000104e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080004e8  080004e8  000104e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000004  20000000  080004ec  00020000  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000028  20000004  080004f0  00020004  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000002c  080004f0  0002002c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY
 13 .debug_info   000014ae  00000000  00000000  00020077  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000522  00000000  00000000  00021525  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000001e0  00000000  00000000  00021a48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000153  00000000  00000000  00021c28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001f661  00000000  00000000  00021d7b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00002055  00000000  00000000  000413dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c2d50  00000000  00000000  00043431  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000005c0  00000000  00000000  00106184  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004d  00000000  00000000  00106744  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	; (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	20000004 	.word	0x20000004
 80001e0:	00000000 	.word	0x00000000
 80001e4:	080004cc 	.word	0x080004cc

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	; (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	; (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	; (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000008 	.word	0x20000008
 8000200:	080004cc 	.word	0x080004cc

08000204 <main>:
int I2C1_byteWrite(char saddr, char maddr, char data);
int I2C1_byteRead(char saddr, char maddr, char* data);
volatile int tmp;
volatile int temp;
volatile int tempp;
int main(void) {
 8000204:	b580      	push	{r7, lr}
 8000206:	af00      	add	r7, sp, #0

I2C1_init();
 8000208:	f000 f806 	bl	8000218 <I2C1_init>
I2C1_byteWrite(SLAVE_ADDR, 0xAC, 0x33);
 800020c:	2233      	movs	r2, #51	; 0x33
 800020e:	21ac      	movs	r1, #172	; 0xac
 8000210:	2038      	movs	r0, #56	; 0x38
 8000212:	f000 f85d 	bl	80002d0 <I2C1_byteWrite>

//I2C1_byteRead(SLAVE_ADDR, 0xAC, 0x33);
while(1)
 8000216:	e7fe      	b.n	8000216 <main+0x12>

08000218 <I2C1_init>:
{
}
}
void I2C1_init(void)
{
 8000218:	b480      	push	{r7}
 800021a:	af00      	add	r7, sp, #0
	RCC->AHB1ENR |= 2; /* Enable GPIOB clock */
 800021c:	4b29      	ldr	r3, [pc, #164]	; (80002c4 <I2C1_init+0xac>)
 800021e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000220:	4a28      	ldr	r2, [pc, #160]	; (80002c4 <I2C1_init+0xac>)
 8000222:	f043 0302 	orr.w	r3, r3, #2
 8000226:	6313      	str	r3, [r2, #48]	; 0x30

	RCC->APB1ENR |=0x00200000; /* Enable I2C1 clock */
 8000228:	4b26      	ldr	r3, [pc, #152]	; (80002c4 <I2C1_init+0xac>)
 800022a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800022c:	4a25      	ldr	r2, [pc, #148]	; (80002c4 <I2C1_init+0xac>)
 800022e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000232:	6413      	str	r3, [r2, #64]	; 0x40

/* configure PB8, PB9 pins for I2C1 */

	GPIOB->AFR[1] &= ~0x000000FF; /* PB8, PB9 I2C1 SCL, SDA */
 8000234:	4b24      	ldr	r3, [pc, #144]	; (80002c8 <I2C1_init+0xb0>)
 8000236:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000238:	4a23      	ldr	r2, [pc, #140]	; (80002c8 <I2C1_init+0xb0>)
 800023a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800023e:	6253      	str	r3, [r2, #36]	; 0x24

    GPIOB->AFR[1] |= 0x00000044;
 8000240:	4b21      	ldr	r3, [pc, #132]	; (80002c8 <I2C1_init+0xb0>)
 8000242:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000244:	4a20      	ldr	r2, [pc, #128]	; (80002c8 <I2C1_init+0xb0>)
 8000246:	f043 0344 	orr.w	r3, r3, #68	; 0x44
 800024a:	6253      	str	r3, [r2, #36]	; 0x24

    GPIOB->MODER &= ~0x000F0000; /* PB8, PB9 use alternate function */
 800024c:	4b1e      	ldr	r3, [pc, #120]	; (80002c8 <I2C1_init+0xb0>)
 800024e:	681b      	ldr	r3, [r3, #0]
 8000250:	4a1d      	ldr	r2, [pc, #116]	; (80002c8 <I2C1_init+0xb0>)
 8000252:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 8000256:	6013      	str	r3, [r2, #0]

    GPIOB->MODER |= 0x000A0000;
 8000258:	4b1b      	ldr	r3, [pc, #108]	; (80002c8 <I2C1_init+0xb0>)
 800025a:	681b      	ldr	r3, [r3, #0]
 800025c:	4a1a      	ldr	r2, [pc, #104]	; (80002c8 <I2C1_init+0xb0>)
 800025e:	f443 2320 	orr.w	r3, r3, #655360	; 0xa0000
 8000262:	6013      	str	r3, [r2, #0]

    GPIOB->OTYPER |= 0x00000300; /* output open-drain */
 8000264:	4b18      	ldr	r3, [pc, #96]	; (80002c8 <I2C1_init+0xb0>)
 8000266:	685b      	ldr	r3, [r3, #4]
 8000268:	4a17      	ldr	r2, [pc, #92]	; (80002c8 <I2C1_init+0xb0>)
 800026a:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 800026e:	6053      	str	r3, [r2, #4]

    GPIOB->PUPDR &=~0x000F0000; /* with pull-ups */
 8000270:	4b15      	ldr	r3, [pc, #84]	; (80002c8 <I2C1_init+0xb0>)
 8000272:	68db      	ldr	r3, [r3, #12]
 8000274:	4a14      	ldr	r2, [pc, #80]	; (80002c8 <I2C1_init+0xb0>)
 8000276:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 800027a:	60d3      	str	r3, [r2, #12]

    GPIOB->PUPDR |= 0x00050000;
 800027c:	4b12      	ldr	r3, [pc, #72]	; (80002c8 <I2C1_init+0xb0>)
 800027e:	68db      	ldr	r3, [r3, #12]
 8000280:	4a11      	ldr	r2, [pc, #68]	; (80002c8 <I2C1_init+0xb0>)
 8000282:	f443 23a0 	orr.w	r3, r3, #327680	; 0x50000
 8000286:	60d3      	str	r3, [r2, #12]
/* this funtion writes a byte of data to the memory location maddr
of*/
    I2C1->CR1 = 0x8000;
 8000288:	4b10      	ldr	r3, [pc, #64]	; (80002cc <I2C1_init+0xb4>)
 800028a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800028e:	601a      	str	r2, [r3, #0]
/* software reset I2C1 */

    I2C1->CR1 &= ~0x8000;/* out of reset */
 8000290:	4b0e      	ldr	r3, [pc, #56]	; (80002cc <I2C1_init+0xb4>)
 8000292:	681b      	ldr	r3, [r3, #0]
 8000294:	4a0d      	ldr	r2, [pc, #52]	; (80002cc <I2C1_init+0xb4>)
 8000296:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800029a:	6013      	str	r3, [r2, #0]

    I2C1->CR2 = 0x0010; /* peripheral clock is 16 MHz*/
 800029c:	4b0b      	ldr	r3, [pc, #44]	; (80002cc <I2C1_init+0xb4>)
 800029e:	2210      	movs	r2, #16
 80002a0:	605a      	str	r2, [r3, #4]

    I2C1->CCR = 80; /* standard mode, 100kHz clock */
 80002a2:	4b0a      	ldr	r3, [pc, #40]	; (80002cc <I2C1_init+0xb4>)
 80002a4:	2250      	movs	r2, #80	; 0x50
 80002a6:	61da      	str	r2, [r3, #28]

    I2C1->TRISE =17; /* maximum rise time */
 80002a8:	4b08      	ldr	r3, [pc, #32]	; (80002cc <I2C1_init+0xb4>)
 80002aa:	2211      	movs	r2, #17
 80002ac:	621a      	str	r2, [r3, #32]

    I2C1->CR1 |= 0x0001; /* enable I2C1
 80002ae:	4b07      	ldr	r3, [pc, #28]	; (80002cc <I2C1_init+0xb4>)
 80002b0:	681b      	ldr	r3, [r3, #0]
 80002b2:	4a06      	ldr	r2, [pc, #24]	; (80002cc <I2C1_init+0xb4>)
 80002b4:	f043 0301 	orr.w	r3, r3, #1
 80002b8:	6013      	str	r3, [r2, #0]
module */
}
 80002ba:	bf00      	nop
 80002bc:	46bd      	mov	sp, r7
 80002be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002c2:	4770      	bx	lr
 80002c4:	40023800 	.word	0x40023800
 80002c8:	40020400 	.word	0x40020400
 80002cc:	40005400 	.word	0x40005400

080002d0 <I2C1_byteWrite>:
/* a device with I2C slave device address saddr.
* For simplicity, no error checking or error report is done. */
int I2C1_byteWrite(char saddr, char maddr, char data)
{
 80002d0:	b480      	push	{r7}
 80002d2:	b083      	sub	sp, #12
 80002d4:	af00      	add	r7, sp, #0
 80002d6:	4603      	mov	r3, r0
 80002d8:	71fb      	strb	r3, [r7, #7]
 80002da:	460b      	mov	r3, r1
 80002dc:	71bb      	strb	r3, [r7, #6]
 80002de:	4613      	mov	r3, r2
 80002e0:	717b      	strb	r3, [r7, #5]
	while (I2C1->SR2 & 2); /* wait until bus not busy */
 80002e2:	bf00      	nop
 80002e4:	4b27      	ldr	r3, [pc, #156]	; (8000384 <I2C1_byteWrite+0xb4>)
 80002e6:	699b      	ldr	r3, [r3, #24]
 80002e8:	f003 0302 	and.w	r3, r3, #2
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	d1f9      	bne.n	80002e4 <I2C1_byteWrite+0x14>

	I2C1->CR1 |= 0x100; /* generate start */
 80002f0:	4b24      	ldr	r3, [pc, #144]	; (8000384 <I2C1_byteWrite+0xb4>)
 80002f2:	681b      	ldr	r3, [r3, #0]
 80002f4:	4a23      	ldr	r2, [pc, #140]	; (8000384 <I2C1_byteWrite+0xb4>)
 80002f6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80002fa:	6013      	str	r3, [r2, #0]

	while (!(I2C1->SR1 & 1));
 80002fc:	bf00      	nop
 80002fe:	4b21      	ldr	r3, [pc, #132]	; (8000384 <I2C1_byteWrite+0xb4>)
 8000300:	695b      	ldr	r3, [r3, #20]
 8000302:	f003 0301 	and.w	r3, r3, #1
 8000306:	2b00      	cmp	r3, #0
 8000308:	d0f9      	beq.n	80002fe <I2C1_byteWrite+0x2e>

	I2C1->DR = saddr << 1;
 800030a:	79fb      	ldrb	r3, [r7, #7]
 800030c:	005a      	lsls	r2, r3, #1
 800030e:	4b1d      	ldr	r3, [pc, #116]	; (8000384 <I2C1_byteWrite+0xb4>)
 8000310:	611a      	str	r2, [r3, #16]

	while (!(I2C1->SR1 & 2));
 8000312:	bf00      	nop
 8000314:	4b1b      	ldr	r3, [pc, #108]	; (8000384 <I2C1_byteWrite+0xb4>)
 8000316:	695b      	ldr	r3, [r3, #20]
 8000318:	f003 0302 	and.w	r3, r3, #2
 800031c:	2b00      	cmp	r3, #0
 800031e:	d0f9      	beq.n	8000314 <I2C1_byteWrite+0x44>

	tmp=I2C1 -> SR2;
 8000320:	4b18      	ldr	r3, [pc, #96]	; (8000384 <I2C1_byteWrite+0xb4>)
 8000322:	699b      	ldr	r3, [r3, #24]
 8000324:	461a      	mov	r2, r3
 8000326:	4b18      	ldr	r3, [pc, #96]	; (8000388 <I2C1_byteWrite+0xb8>)
 8000328:	601a      	str	r2, [r3, #0]

	while (!(I2C1->SR1 & 0x80)); /* wait until data register empty */
 800032a:	bf00      	nop
 800032c:	4b15      	ldr	r3, [pc, #84]	; (8000384 <I2C1_byteWrite+0xb4>)
 800032e:	695b      	ldr	r3, [r3, #20]
 8000330:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000334:	2b00      	cmp	r3, #0
 8000336:	d0f9      	beq.n	800032c <I2C1_byteWrite+0x5c>

	I2C1->DR = maddr; /* send memory address */
 8000338:	4a12      	ldr	r2, [pc, #72]	; (8000384 <I2C1_byteWrite+0xb4>)
 800033a:	79bb      	ldrb	r3, [r7, #6]
 800033c:	6113      	str	r3, [r2, #16]

	while (!(I2C1->SR1 & 0x80)); /* wait until data register empty */
 800033e:	bf00      	nop
 8000340:	4b10      	ldr	r3, [pc, #64]	; (8000384 <I2C1_byteWrite+0xb4>)
 8000342:	695b      	ldr	r3, [r3, #20]
 8000344:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000348:	2b00      	cmp	r3, #0
 800034a:	d0f9      	beq.n	8000340 <I2C1_byteWrite+0x70>

	I2C1->DR = data; /* transmit data */
 800034c:	4a0d      	ldr	r2, [pc, #52]	; (8000384 <I2C1_byteWrite+0xb4>)
 800034e:	797b      	ldrb	r3, [r7, #5]
 8000350:	6113      	str	r3, [r2, #16]

	temp=I2C1->DR;
 8000352:	4b0c      	ldr	r3, [pc, #48]	; (8000384 <I2C1_byteWrite+0xb4>)
 8000354:	691b      	ldr	r3, [r3, #16]
 8000356:	461a      	mov	r2, r3
 8000358:	4b0c      	ldr	r3, [pc, #48]	; (800038c <I2C1_byteWrite+0xbc>)
 800035a:	601a      	str	r2, [r3, #0]

	while (!(I2C1->SR1 & 4));/* wait until transfer finished */
 800035c:	bf00      	nop
 800035e:	4b09      	ldr	r3, [pc, #36]	; (8000384 <I2C1_byteWrite+0xb4>)
 8000360:	695b      	ldr	r3, [r3, #20]
 8000362:	f003 0304 	and.w	r3, r3, #4
 8000366:	2b00      	cmp	r3, #0
 8000368:	d0f9      	beq.n	800035e <I2C1_byteWrite+0x8e>

	I2C1->CR1 |= 0x200; /* generate stop */
 800036a:	4b06      	ldr	r3, [pc, #24]	; (8000384 <I2C1_byteWrite+0xb4>)
 800036c:	681b      	ldr	r3, [r3, #0]
 800036e:	4a05      	ldr	r2, [pc, #20]	; (8000384 <I2C1_byteWrite+0xb4>)
 8000370:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000374:	6013      	str	r3, [r2, #0]

	return 0;
 8000376:	2300      	movs	r3, #0
}
 8000378:	4618      	mov	r0, r3
 800037a:	370c      	adds	r7, #12
 800037c:	46bd      	mov	sp, r7
 800037e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000382:	4770      	bx	lr
 8000384:	40005400 	.word	0x40005400
 8000388:	20000020 	.word	0x20000020
 800038c:	20000024 	.word	0x20000024

08000390 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000390:	b480      	push	{r7}
 8000392:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000394:	e7fe      	b.n	8000394 <NMI_Handler+0x4>

08000396 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000396:	b480      	push	{r7}
 8000398:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800039a:	e7fe      	b.n	800039a <HardFault_Handler+0x4>

0800039c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800039c:	b480      	push	{r7}
 800039e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80003a0:	e7fe      	b.n	80003a0 <MemManage_Handler+0x4>

080003a2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80003a2:	b480      	push	{r7}
 80003a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80003a6:	e7fe      	b.n	80003a6 <BusFault_Handler+0x4>

080003a8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80003a8:	b480      	push	{r7}
 80003aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80003ac:	e7fe      	b.n	80003ac <UsageFault_Handler+0x4>

080003ae <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80003ae:	b480      	push	{r7}
 80003b0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80003b2:	bf00      	nop
 80003b4:	46bd      	mov	sp, r7
 80003b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003ba:	4770      	bx	lr

080003bc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80003bc:	b480      	push	{r7}
 80003be:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80003c0:	bf00      	nop
 80003c2:	46bd      	mov	sp, r7
 80003c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003c8:	4770      	bx	lr

080003ca <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80003ca:	b480      	push	{r7}
 80003cc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80003ce:	bf00      	nop
 80003d0:	46bd      	mov	sp, r7
 80003d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003d6:	4770      	bx	lr

080003d8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80003d8:	b580      	push	{r7, lr}
 80003da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80003dc:	f000 f83e 	bl	800045c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80003e0:	bf00      	nop
 80003e2:	bd80      	pop	{r7, pc}

080003e4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80003e4:	b480      	push	{r7}
 80003e6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80003e8:	4b06      	ldr	r3, [pc, #24]	; (8000404 <SystemInit+0x20>)
 80003ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80003ee:	4a05      	ldr	r2, [pc, #20]	; (8000404 <SystemInit+0x20>)
 80003f0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80003f4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80003f8:	bf00      	nop
 80003fa:	46bd      	mov	sp, r7
 80003fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000400:	4770      	bx	lr
 8000402:	bf00      	nop
 8000404:	e000ed00 	.word	0xe000ed00

08000408 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000408:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000440 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800040c:	480d      	ldr	r0, [pc, #52]	; (8000444 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800040e:	490e      	ldr	r1, [pc, #56]	; (8000448 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000410:	4a0e      	ldr	r2, [pc, #56]	; (800044c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000412:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000414:	e002      	b.n	800041c <LoopCopyDataInit>

08000416 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000416:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000418:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800041a:	3304      	adds	r3, #4

0800041c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800041c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800041e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000420:	d3f9      	bcc.n	8000416 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000422:	4a0b      	ldr	r2, [pc, #44]	; (8000450 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000424:	4c0b      	ldr	r4, [pc, #44]	; (8000454 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000426:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000428:	e001      	b.n	800042e <LoopFillZerobss>

0800042a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800042a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800042c:	3204      	adds	r2, #4

0800042e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800042e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000430:	d3fb      	bcc.n	800042a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000432:	f7ff ffd7 	bl	80003e4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000436:	f000 f825 	bl	8000484 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800043a:	f7ff fee3 	bl	8000204 <main>
  bx  lr    
 800043e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000440:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000444:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000448:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 800044c:	080004ec 	.word	0x080004ec
  ldr r2, =_sbss
 8000450:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 8000454:	2000002c 	.word	0x2000002c

08000458 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000458:	e7fe      	b.n	8000458 <ADC_IRQHandler>
	...

0800045c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800045c:	b480      	push	{r7}
 800045e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000460:	4b06      	ldr	r3, [pc, #24]	; (800047c <HAL_IncTick+0x20>)
 8000462:	781b      	ldrb	r3, [r3, #0]
 8000464:	461a      	mov	r2, r3
 8000466:	4b06      	ldr	r3, [pc, #24]	; (8000480 <HAL_IncTick+0x24>)
 8000468:	681b      	ldr	r3, [r3, #0]
 800046a:	4413      	add	r3, r2
 800046c:	4a04      	ldr	r2, [pc, #16]	; (8000480 <HAL_IncTick+0x24>)
 800046e:	6013      	str	r3, [r2, #0]
}
 8000470:	bf00      	nop
 8000472:	46bd      	mov	sp, r7
 8000474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000478:	4770      	bx	lr
 800047a:	bf00      	nop
 800047c:	20000000 	.word	0x20000000
 8000480:	20000028 	.word	0x20000028

08000484 <__libc_init_array>:
 8000484:	b570      	push	{r4, r5, r6, lr}
 8000486:	4d0d      	ldr	r5, [pc, #52]	; (80004bc <__libc_init_array+0x38>)
 8000488:	4c0d      	ldr	r4, [pc, #52]	; (80004c0 <__libc_init_array+0x3c>)
 800048a:	1b64      	subs	r4, r4, r5
 800048c:	10a4      	asrs	r4, r4, #2
 800048e:	2600      	movs	r6, #0
 8000490:	42a6      	cmp	r6, r4
 8000492:	d109      	bne.n	80004a8 <__libc_init_array+0x24>
 8000494:	4d0b      	ldr	r5, [pc, #44]	; (80004c4 <__libc_init_array+0x40>)
 8000496:	4c0c      	ldr	r4, [pc, #48]	; (80004c8 <__libc_init_array+0x44>)
 8000498:	f000 f818 	bl	80004cc <_init>
 800049c:	1b64      	subs	r4, r4, r5
 800049e:	10a4      	asrs	r4, r4, #2
 80004a0:	2600      	movs	r6, #0
 80004a2:	42a6      	cmp	r6, r4
 80004a4:	d105      	bne.n	80004b2 <__libc_init_array+0x2e>
 80004a6:	bd70      	pop	{r4, r5, r6, pc}
 80004a8:	f855 3b04 	ldr.w	r3, [r5], #4
 80004ac:	4798      	blx	r3
 80004ae:	3601      	adds	r6, #1
 80004b0:	e7ee      	b.n	8000490 <__libc_init_array+0xc>
 80004b2:	f855 3b04 	ldr.w	r3, [r5], #4
 80004b6:	4798      	blx	r3
 80004b8:	3601      	adds	r6, #1
 80004ba:	e7f2      	b.n	80004a2 <__libc_init_array+0x1e>
 80004bc:	080004e4 	.word	0x080004e4
 80004c0:	080004e4 	.word	0x080004e4
 80004c4:	080004e4 	.word	0x080004e4
 80004c8:	080004e8 	.word	0x080004e8

080004cc <_init>:
 80004cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80004ce:	bf00      	nop
 80004d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80004d2:	bc08      	pop	{r3}
 80004d4:	469e      	mov	lr, r3
 80004d6:	4770      	bx	lr

080004d8 <_fini>:
 80004d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80004da:	bf00      	nop
 80004dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80004de:	bc08      	pop	{r3}
 80004e0:	469e      	mov	lr, r3
 80004e2:	4770      	bx	lr
