#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x13b004e80 .scope module, "first_counter_tb" "first_counter_tb" 2 9;
 .timescale 0 0;
v0x60000284c2d0_0 .var "clk", 0 0;
v0x60000284c360_0 .net "counter_out", 3 0, v0x60000284c090_0;  1 drivers
v0x60000284c3f0_0 .var "enable", 0 0;
v0x60000284c480_0 .var/i "f", 31 0;
v0x60000284c510_0 .var "instrument_clk", 0 0;
v0x60000284c5a0_0 .net "overflow_out", 0 0, v0x60000284c1b0_0;  1 drivers
v0x60000284c630_0 .var "reset", 0 0;
E_0x600000f42200 .event "terminate_sim";
E_0x600000f42240 .event "reset_trigger";
E_0x600000f42280 .event "reset_done_trigger";
S_0x13b005700 .scope begin, "TEST_CASE_4" "TEST_CASE_4" 2 116, 2 116 0, S_0x13b004e80;
 .timescale 0 0;
E_0x600000f422c0 .event negedge, v0x60000284c000_0;
S_0x13b005870 .scope module, "U0" "first_counter" 2 16, 3 8 0, S_0x13b004e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /OUTPUT 4 "counter_out";
    .port_info 4 /OUTPUT 1 "overflow_out";
v0x60000284c000_0 .net "clk", 0 0, v0x60000284c2d0_0;  1 drivers
v0x60000284c090_0 .var "counter_out", 3 0;
v0x60000284c120_0 .net "enable", 0 0, v0x60000284c3f0_0;  1 drivers
v0x60000284c1b0_0 .var "overflow_out", 0 0;
v0x60000284c240_0 .net "reset", 0 0, v0x60000284c630_0;  1 drivers
E_0x600000f42300 .event posedge, v0x60000284c000_0;
S_0x13b0059e0 .scope begin, "COUNTER" "COUNTER" 3 35, 3 35 0, S_0x13b005870;
 .timescale 0 0;
    .scope S_0x13b005870;
T_0 ;
    %wait E_0x600000f42300;
    %fork t_1, S_0x13b0059e0;
    %jmp t_0;
    .scope S_0x13b0059e0;
t_1 ;
    %load/vec4 v0x60000284c240_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60000284c090_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000284c1b0_0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x60000284c120_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0x60000284c090_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x60000284c090_0, 1;
T_0.2 ;
T_0.1 ;
    %load/vec4 v0x60000284c090_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_0.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000284c1b0_0, 0;
T_0.4 ;
    %end;
    .scope S_0x13b005870;
t_0 %join;
    %jmp T_0;
    .thread T_0;
    .scope S_0x13b004e80;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000284c2d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000284c510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000284c630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000284c3f0_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x13b004e80;
T_2 ;
    %delay 5, 0;
    %load/vec4 v0x60000284c2d0_0;
    %nor/r;
    %store/vec4 v0x60000284c2d0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x13b004e80;
T_3 ;
    %delay 5, 0;
    %load/vec4 v0x60000284c510_0;
    %nor/r;
    %store/vec4 v0x60000284c510_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x13b004e80;
T_4 ;
    %vpi_func 2 42 "$fopen" 32, "output_first_counter_tb_t3.txt" {0 0 0};
    %store/vec4 v0x60000284c480_0, 0, 32;
    %vpi_call 2 44 "$fwrite", v0x60000284c480_0, "time,counter_out[3],counter_out[2],counter_out[1],counter_out[0],overflow_out\012" {0 0 0};
T_4.0 ;
    %wait E_0x600000f42300;
    %vpi_call 2 48 "$fwrite", v0x60000284c480_0, "%g,%b,%b,%b,%b,%b\012", $time, &PV<v0x60000284c360_0, 3, 1>, &PV<v0x60000284c360_0, 2, 1>, &PV<v0x60000284c360_0, 1, 1>, &PV<v0x60000284c360_0, 0, 1>, v0x60000284c5a0_0 {0 0 0};
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_0x13b004e80;
T_5 ;
    %delay 5, 0;
T_5.0 ;
    %wait E_0x600000f42240;
    %wait E_0x600000f422c0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000284c630_0, 0, 1;
    %wait E_0x600000f422c0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000284c630_0, 0, 1;
    %event E_0x600000f42280;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0x13b004e80;
T_6 ;
    %wait E_0x600000f42200;
    %delay 5, 0;
    %vpi_call 2 74 "$fclose", v0x60000284c480_0 {0 0 0};
    %vpi_call 2 75 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x13b004e80;
T_7 ;
    %fork t_3, S_0x13b005700;
    %jmp t_2;
    .scope S_0x13b005700;
t_3 ;
    %delay 10, 0;
    %event E_0x600000f42240;
    %wait E_0x600000f42280;
    %wait E_0x600000f422c0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000284c3f0_0, 0, 1;
    %pushi/vec4 100, 0, 32;
T_7.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.1, 5;
    %jmp/1 T_7.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x600000f422c0;
    %jmp T_7.0;
T_7.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000284c3f0_0, 0, 1;
    %delay 5, 0;
    %event E_0x600000f42200;
    %end;
    .scope S_0x13b004e80;
t_2 %join;
    %end;
    .thread T_7;
    .scope S_0x13b004e80;
T_8 ;
    %delay 253, 0;
    %event E_0x600000f42200;
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "/Users/aysim/code/verilog_webapp/verilog_repair/benchmarks/first_counter_overflow/first_counter_tb_t3.v";
    "/Users/aysim/code/verilog_webapp/backend/data/1/first_counter_overflow_1709228631.v";
