
IO_Tile_2_33

 (16 0)  (76 528)  (76 528)  IOB_0 IO Functioning bit
 (17 3)  (77 530)  (77 530)  IOB_0 IO Functioning bit
 (12 4)  (106 532)  (106 532)  routing T_2_33.lc_trk_g1_7 <X> T_2_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (107 532)  (107 532)  routing T_2_33.lc_trk_g1_7 <X> T_2_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (76 532)  (76 532)  IOB_0 IO Functioning bit
 (12 5)  (106 533)  (106 533)  routing T_2_33.lc_trk_g1_7 <X> T_2_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (107 533)  (107 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (98 535)  (98 535)  IO control bit: IOUP_REN_0

 (5 14)  (89 543)  (89 543)  routing T_2_33.span12_vert_7 <X> T_2_33.lc_trk_g1_7
 (7 14)  (91 543)  (91 543)  Enable bit of Mux _local_links/g1_mux_7 => span12_vert_7 lc_trk_g1_7
 (8 14)  (92 543)  (92 543)  routing T_2_33.span12_vert_7 <X> T_2_33.lc_trk_g1_7
 (8 15)  (92 542)  (92 542)  routing T_2_33.span12_vert_7 <X> T_2_33.lc_trk_g1_7


IO_Tile_3_33

 (16 0)  (130 528)  (130 528)  IOB_0 IO Functioning bit
 (3 1)  (153 529)  (153 529)  IO control bit: IOUP_REN_1

 (4 1)  (142 529)  (142 529)  routing T_3_33.span4_horz_r_0 <X> T_3_33.lc_trk_g0_0
 (5 1)  (143 529)  (143 529)  routing T_3_33.span4_horz_r_0 <X> T_3_33.lc_trk_g0_0
 (7 1)  (145 529)  (145 529)  Enable bit of Mux _local_links/g0_mux_0 => span4_horz_r_0 lc_trk_g0_0
 (17 3)  (131 530)  (131 530)  IOB_0 IO Functioning bit
 (16 4)  (130 532)  (130 532)  IOB_0 IO Functioning bit
 (13 5)  (161 533)  (161 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (152 535)  (152 535)  IO control bit: IOUP_REN_0

 (12 10)  (160 539)  (160 539)  routing T_3_33.lc_trk_g1_4 <X> T_3_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (161 539)  (161 539)  routing T_3_33.lc_trk_g1_4 <X> T_3_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (130 539)  (130 539)  IOB_1 IO Functioning bit
 (13 11)  (161 538)  (161 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (142 541)  (142 541)  routing T_3_33.span12_vert_20 <X> T_3_33.lc_trk_g1_4
 (6 13)  (144 541)  (144 541)  routing T_3_33.span12_vert_20 <X> T_3_33.lc_trk_g1_4
 (7 13)  (145 541)  (145 541)  Enable bit of Mux _local_links/g1_mux_4 => span12_vert_20 lc_trk_g1_4
 (17 13)  (131 541)  (131 541)  IOB_1 IO Functioning bit
 (16 14)  (130 543)  (130 543)  IOB_1 IO Functioning bit


IO_Tile_4_33

 (11 0)  (213 528)  (213 528)  routing T_4_33.span4_vert_1 <X> T_4_33.span4_horz_l_12
 (12 0)  (214 528)  (214 528)  routing T_4_33.span4_vert_1 <X> T_4_33.span4_horz_l_12


IO_Tile_5_33

 (16 0)  (238 528)  (238 528)  IOB_0 IO Functioning bit
 (17 3)  (239 530)  (239 530)  IOB_0 IO Functioning bit
 (13 4)  (269 532)  (269 532)  routing T_5_33.lc_trk_g0_4 <X> T_5_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (238 532)  (238 532)  IOB_0 IO Functioning bit
 (4 5)  (250 533)  (250 533)  routing T_5_33.span12_vert_20 <X> T_5_33.lc_trk_g0_4
 (6 5)  (252 533)  (252 533)  routing T_5_33.span12_vert_20 <X> T_5_33.lc_trk_g0_4
 (7 5)  (253 533)  (253 533)  Enable bit of Mux _local_links/g0_mux_4 => span12_vert_20 lc_trk_g0_4
 (13 5)  (269 533)  (269 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (260 535)  (260 535)  IO control bit: BIOUP_REN_0



IO_Tile_7_33

 (12 0)  (376 528)  (376 528)  routing T_7_33.span4_vert_25 <X> T_7_33.span4_horz_l_12


IO_Tile_10_33

 (12 1)  (526 529)  (526 529)  routing T_10_33.span4_horz_r_0 <X> T_10_33.span4_vert_25


IO_Tile_12_33

 (13 6)  (635 535)  (635 535)  routing T_12_33.span4_horz_r_2 <X> T_12_33.span4_vert_13
 (14 6)  (636 535)  (636 535)  routing T_12_33.span4_horz_r_2 <X> T_12_33.span4_vert_13


IO_Tile_13_33

 (3 1)  (681 529)  (681 529)  IO control bit: BIOUP_REN_1

 (6 4)  (672 532)  (672 532)  routing T_13_33.span4_vert_5 <X> T_13_33.lc_trk_g0_5
 (7 4)  (673 532)  (673 532)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_5 lc_trk_g0_5
 (8 4)  (674 532)  (674 532)  routing T_13_33.span4_vert_5 <X> T_13_33.lc_trk_g0_5
 (3 6)  (681 535)  (681 535)  IO control bit: BIOUP_IE_1

 (16 8)  (658 536)  (658 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (1 9)  (679 537)  (679 537)  Enable bit of Mux _out_links/OutMux1_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_12
 (16 9)  (658 537)  (658 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (0 10)  (677 539)  (677 539)  Enable bit of Mux _out_links/OutMux7_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_r_6
 (5 10)  (671 539)  (671 539)  routing T_13_33.span4_horz_r_11 <X> T_13_33.lc_trk_g1_3
 (7 10)  (673 539)  (673 539)  Enable bit of Mux _local_links/g1_mux_3 => span4_horz_r_11 lc_trk_g1_3
 (8 10)  (674 539)  (674 539)  routing T_13_33.span4_horz_r_11 <X> T_13_33.lc_trk_g1_3
 (11 10)  (687 539)  (687 539)  routing T_13_33.lc_trk_g1_3 <X> T_13_33.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (689 539)  (689 539)  routing T_13_33.lc_trk_g0_5 <X> T_13_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (658 539)  (658 539)  IOB_1 IO Functioning bit
 (10 11)  (686 538)  (686 538)  routing T_13_33.lc_trk_g1_3 <X> T_13_33.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (687 538)  (687 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_3 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (689 538)  (689 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (659 541)  (659 541)  IOB_1 IO Functioning bit
 (17 14)  (659 543)  (659 543)  IOB_1 IO Functioning bit


IO_Tile_14_33

 (11 0)  (741 528)  (741 528)  routing T_14_33.span4_vert_1 <X> T_14_33.span4_horz_l_12
 (12 0)  (742 528)  (742 528)  routing T_14_33.span4_vert_1 <X> T_14_33.span4_horz_l_12
 (3 1)  (735 529)  (735 529)  IO control bit: BIOUP_REN_1

 (3 6)  (735 535)  (735 535)  IO control bit: BIOUP_IE_1

 (0 8)  (731 536)  (731 536)  Enable bit of Mux _out_links/OutMux2_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_20
 (17 9)  (713 537)  (713 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (10 10)  (740 539)  (740 539)  routing T_14_33.lc_trk_g1_7 <X> T_14_33.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (741 539)  (741 539)  routing T_14_33.lc_trk_g1_7 <X> T_14_33.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (742 539)  (742 539)  routing T_14_33.lc_trk_g1_4 <X> T_14_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (743 539)  (743 539)  routing T_14_33.lc_trk_g1_4 <X> T_14_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (712 539)  (712 539)  IOB_1 IO Functioning bit
 (10 11)  (740 538)  (740 538)  routing T_14_33.lc_trk_g1_7 <X> T_14_33.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (741 538)  (741 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_7 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (743 538)  (743 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (724 540)  (724 540)  routing T_14_33.span12_vert_4 <X> T_14_33.lc_trk_g1_4
 (4 13)  (724 541)  (724 541)  routing T_14_33.span12_vert_4 <X> T_14_33.lc_trk_g1_4
 (5 13)  (725 541)  (725 541)  routing T_14_33.span12_vert_4 <X> T_14_33.lc_trk_g1_4
 (7 13)  (727 541)  (727 541)  Enable bit of Mux _local_links/g1_mux_4 => span12_vert_4 lc_trk_g1_4
 (17 13)  (713 541)  (713 541)  IOB_1 IO Functioning bit
 (5 14)  (725 543)  (725 543)  routing T_14_33.span4_horz_r_15 <X> T_14_33.lc_trk_g1_7
 (7 14)  (727 543)  (727 543)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_r_15 lc_trk_g1_7
 (8 14)  (728 543)  (728 543)  routing T_14_33.span4_horz_r_15 <X> T_14_33.lc_trk_g1_7
 (17 14)  (713 543)  (713 543)  IOB_1 IO Functioning bit


IO_Tile_15_33

 (13 1)  (797 529)  (797 529)  routing T_15_33.span4_vert_1 <X> T_15_33.span4_horz_r_0
 (14 1)  (798 529)  (798 529)  routing T_15_33.span4_vert_1 <X> T_15_33.span4_horz_r_0
 (11 12)  (795 540)  (795 540)  routing T_15_33.span4_horz_r_3 <X> T_15_33.span4_horz_l_15


IO_Tile_16_33

 (3 1)  (843 529)  (843 529)  IO control bit: GIOUP1_REN_1

 (15 4)  (853 532)  (853 532)  Enable bit of Mux _fablink/Mux => lc_trk_g1_4 wire_gbuf/in
 (14 5)  (852 533)  (852 533)  routing T_16_33.lc_trk_g1_4 <X> T_16_33.wire_gbuf/in
 (15 5)  (853 533)  (853 533)  routing T_16_33.lc_trk_g1_4 <X> T_16_33.wire_gbuf/in
 (10 10)  (848 539)  (848 539)  routing T_16_33.lc_trk_g1_5 <X> T_16_33.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (849 539)  (849 539)  routing T_16_33.lc_trk_g1_5 <X> T_16_33.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (850 539)  (850 539)  routing T_16_33.lc_trk_g1_6 <X> T_16_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (851 539)  (851 539)  routing T_16_33.lc_trk_g1_6 <X> T_16_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (820 539)  (820 539)  IOB_1 IO Functioning bit
 (11 11)  (849 538)  (849 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_5 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (850 538)  (850 538)  routing T_16_33.lc_trk_g1_6 <X> T_16_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (851 538)  (851 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (833 540)  (833 540)  routing T_16_33.span4_horz_r_5 <X> T_16_33.lc_trk_g1_5
 (7 12)  (835 540)  (835 540)  Enable bit of Mux _local_links/g1_mux_5 => span4_horz_r_5 lc_trk_g1_5
 (4 13)  (832 541)  (832 541)  routing T_16_33.span4_horz_r_4 <X> T_16_33.lc_trk_g1_4
 (5 13)  (833 541)  (833 541)  routing T_16_33.span4_horz_r_4 <X> T_16_33.lc_trk_g1_4
 (7 13)  (835 541)  (835 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_4 lc_trk_g1_4
 (8 13)  (836 541)  (836 541)  routing T_16_33.span4_horz_r_5 <X> T_16_33.lc_trk_g1_5
 (17 13)  (821 541)  (821 541)  IOB_1 IO Functioning bit
 (4 14)  (832 543)  (832 543)  routing T_16_33.span4_vert_14 <X> T_16_33.lc_trk_g1_6
 (17 14)  (821 543)  (821 543)  IOB_1 IO Functioning bit
 (4 15)  (832 542)  (832 542)  routing T_16_33.span4_vert_14 <X> T_16_33.lc_trk_g1_6
 (6 15)  (834 542)  (834 542)  routing T_16_33.span4_vert_14 <X> T_16_33.lc_trk_g1_6
 (7 15)  (835 542)  (835 542)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_14 lc_trk_g1_6


IO_Tile_17_33

 (5 0)  (891 528)  (891 528)  routing T_17_33.span4_horz_r_9 <X> T_17_33.lc_trk_g0_1
 (7 0)  (893 528)  (893 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_r_9 lc_trk_g0_1
 (8 0)  (894 528)  (894 528)  routing T_17_33.span4_horz_r_9 <X> T_17_33.lc_trk_g0_1
 (16 0)  (878 528)  (878 528)  IOB_0 IO Functioning bit
 (17 2)  (879 531)  (879 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (879 530)  (879 530)  IOB_0 IO Functioning bit
 (12 4)  (908 532)  (908 532)  routing T_17_33.lc_trk_g1_5 <X> T_17_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (909 532)  (909 532)  routing T_17_33.lc_trk_g1_5 <X> T_17_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (879 532)  (879 532)  IOB_0 IO Functioning bit
 (11 5)  (907 533)  (907 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_1 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (909 533)  (909 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (900 535)  (900 535)  IO control bit: GIOUP0_REN_0

 (3 9)  (901 537)  (901 537)  IO control bit: GIOUP0_IE_0

 (5 12)  (891 540)  (891 540)  routing T_17_33.span4_horz_r_5 <X> T_17_33.lc_trk_g1_5
 (7 12)  (893 540)  (893 540)  Enable bit of Mux _local_links/g1_mux_5 => span4_horz_r_5 lc_trk_g1_5
 (8 13)  (894 541)  (894 541)  routing T_17_33.span4_horz_r_5 <X> T_17_33.lc_trk_g1_5


IO_Tile_19_33

 (11 2)  (1015 531)  (1015 531)  routing T_19_33.span4_horz_r_1 <X> T_19_33.span4_horz_l_13
 (11 12)  (1015 540)  (1015 540)  routing T_19_33.span4_horz_r_3 <X> T_19_33.span4_horz_l_15


IO_Tile_20_33

 (3 1)  (1063 529)  (1063 529)  IO control bit: BIOUP_REN_1

 (5 2)  (1053 531)  (1053 531)  routing T_20_33.span4_vert_27 <X> T_20_33.lc_trk_g0_3
 (6 2)  (1054 531)  (1054 531)  routing T_20_33.span4_vert_27 <X> T_20_33.lc_trk_g0_3
 (7 2)  (1055 531)  (1055 531)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_27 lc_trk_g0_3
 (11 2)  (1069 531)  (1069 531)  routing T_20_33.span4_vert_7 <X> T_20_33.span4_horz_l_13
 (12 2)  (1070 531)  (1070 531)  routing T_20_33.span4_vert_7 <X> T_20_33.span4_horz_l_13
 (8 3)  (1056 530)  (1056 530)  routing T_20_33.span4_vert_27 <X> T_20_33.lc_trk_g0_3
 (10 10)  (1068 539)  (1068 539)  routing T_20_33.lc_trk_g1_5 <X> T_20_33.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (1069 539)  (1069 539)  routing T_20_33.lc_trk_g1_5 <X> T_20_33.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1040 539)  (1040 539)  IOB_1 IO Functioning bit
 (11 11)  (1069 538)  (1069 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_5 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1070 538)  (1070 538)  routing T_20_33.lc_trk_g0_3 <X> T_20_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1071 538)  (1071 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (1053 540)  (1053 540)  routing T_20_33.span4_horz_r_5 <X> T_20_33.lc_trk_g1_5
 (7 12)  (1055 540)  (1055 540)  Enable bit of Mux _local_links/g1_mux_5 => span4_horz_r_5 lc_trk_g1_5
 (8 13)  (1056 541)  (1056 541)  routing T_20_33.span4_horz_r_5 <X> T_20_33.lc_trk_g1_5
 (17 13)  (1041 541)  (1041 541)  IOB_1 IO Functioning bit
 (17 14)  (1041 543)  (1041 543)  IOB_1 IO Functioning bit


IO_Tile_21_33

 (13 0)  (1125 528)  (1125 528)  routing T_21_33.span4_horz_r_0 <X> T_21_33.span4_vert_1
 (14 0)  (1126 528)  (1126 528)  routing T_21_33.span4_horz_r_0 <X> T_21_33.span4_vert_1
 (13 6)  (1125 535)  (1125 535)  routing T_21_33.span4_horz_r_2 <X> T_21_33.span4_vert_13
 (14 6)  (1126 535)  (1126 535)  routing T_21_33.span4_horz_r_2 <X> T_21_33.span4_vert_13


IO_Tile_22_33

 (5 0)  (1161 528)  (1161 528)  routing T_22_33.span4_horz_r_1 <X> T_22_33.lc_trk_g0_1
 (7 0)  (1163 528)  (1163 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_r_1 lc_trk_g0_1
 (3 1)  (1171 529)  (1171 529)  IO control bit: BIOUP_REN_1

 (8 1)  (1164 529)  (1164 529)  routing T_22_33.span4_horz_r_1 <X> T_22_33.lc_trk_g0_1
 (3 6)  (1171 535)  (1171 535)  IO control bit: BIOUP_IE_1

 (16 9)  (1148 537)  (1148 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (0 10)  (1167 539)  (1167 539)  Enable bit of Mux _out_links/OutMux7_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_r_6
 (10 10)  (1176 539)  (1176 539)  routing T_22_33.lc_trk_g1_5 <X> T_22_33.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (1177 539)  (1177 539)  routing T_22_33.lc_trk_g1_5 <X> T_22_33.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1148 539)  (1148 539)  IOB_1 IO Functioning bit
 (11 11)  (1177 538)  (1177 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_5 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1179 538)  (1179 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (1161 540)  (1161 540)  routing T_22_33.span4_horz_r_13 <X> T_22_33.lc_trk_g1_5
 (7 12)  (1163 540)  (1163 540)  Enable bit of Mux _local_links/g1_mux_5 => span4_horz_r_13 lc_trk_g1_5
 (8 12)  (1164 540)  (1164 540)  routing T_22_33.span4_horz_r_13 <X> T_22_33.lc_trk_g1_5
 (17 13)  (1149 541)  (1149 541)  IOB_1 IO Functioning bit
 (17 14)  (1149 543)  (1149 543)  IOB_1 IO Functioning bit


IO_Tile_23_33

 (11 2)  (1231 531)  (1231 531)  routing T_23_33.span4_vert_7 <X> T_23_33.span4_horz_l_13
 (12 2)  (1232 531)  (1232 531)  routing T_23_33.span4_vert_7 <X> T_23_33.span4_horz_l_13
 (13 3)  (1233 530)  (1233 530)  routing T_23_33.span4_vert_7 <X> T_23_33.span4_horz_r_1
 (14 3)  (1234 530)  (1234 530)  routing T_23_33.span4_vert_7 <X> T_23_33.span4_horz_r_1
 (11 12)  (1231 540)  (1231 540)  routing T_23_33.span4_vert_19 <X> T_23_33.span4_horz_l_15
 (12 12)  (1232 540)  (1232 540)  routing T_23_33.span4_vert_19 <X> T_23_33.span4_horz_l_15


IO_Tile_24_33

 (13 7)  (1287 534)  (1287 534)  routing T_24_33.span4_vert_13 <X> T_24_33.span4_horz_r_2
 (14 7)  (1288 534)  (1288 534)  routing T_24_33.span4_vert_13 <X> T_24_33.span4_horz_r_2


IO_Tile_25_33

 (5 0)  (1323 528)  (1323 528)  routing T_25_33.span4_horz_r_9 <X> T_25_33.lc_trk_g0_1
 (7 0)  (1325 528)  (1325 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_r_9 lc_trk_g0_1
 (8 0)  (1326 528)  (1326 528)  routing T_25_33.span4_horz_r_9 <X> T_25_33.lc_trk_g0_1
 (11 0)  (1339 528)  (1339 528)  routing T_25_33.span4_horz_r_0 <X> T_25_33.span4_horz_l_12
 (16 0)  (1310 528)  (1310 528)  IOB_0 IO Functioning bit
 (17 3)  (1311 530)  (1311 530)  IOB_0 IO Functioning bit
 (13 4)  (1341 532)  (1341 532)  routing T_25_33.lc_trk_g0_6 <X> T_25_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1311 532)  (1311 532)  IOB_0 IO Functioning bit
 (11 5)  (1339 533)  (1339 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_1 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1340 533)  (1340 533)  routing T_25_33.lc_trk_g0_6 <X> T_25_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1341 533)  (1341 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1332 535)  (1332 535)  IO control bit: IOUP_REN_0

 (4 7)  (1322 534)  (1322 534)  routing T_25_33.span4_horz_r_6 <X> T_25_33.lc_trk_g0_6
 (5 7)  (1323 534)  (1323 534)  routing T_25_33.span4_horz_r_6 <X> T_25_33.lc_trk_g0_6
 (7 7)  (1325 534)  (1325 534)  Enable bit of Mux _local_links/g0_mux_6 => span4_horz_r_6 lc_trk_g0_6


IO_Tile_26_33

 (16 0)  (1352 528)  (1352 528)  IOB_0 IO Functioning bit
 (11 2)  (1381 531)  (1381 531)  routing T_26_33.span4_vert_7 <X> T_26_33.span4_horz_l_13
 (12 2)  (1382 531)  (1382 531)  routing T_26_33.span4_vert_7 <X> T_26_33.span4_horz_l_13
 (17 2)  (1353 531)  (1353 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (1353 530)  (1353 530)  IOB_0 IO Functioning bit
 (5 4)  (1365 532)  (1365 532)  routing T_26_33.span4_horz_r_13 <X> T_26_33.lc_trk_g0_5
 (7 4)  (1367 532)  (1367 532)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_r_13 lc_trk_g0_5
 (8 4)  (1368 532)  (1368 532)  routing T_26_33.span4_horz_r_13 <X> T_26_33.lc_trk_g0_5
 (10 4)  (1380 532)  (1380 532)  routing T_26_33.lc_trk_g0_5 <X> T_26_33.wire_io_cluster/io_0/OUT_ENB
 (13 4)  (1383 532)  (1383 532)  routing T_26_33.lc_trk_g0_6 <X> T_26_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1353 532)  (1353 532)  IOB_0 IO Functioning bit
 (11 5)  (1381 533)  (1381 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_5 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1382 533)  (1382 533)  routing T_26_33.lc_trk_g0_6 <X> T_26_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1383 533)  (1383 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1374 535)  (1374 535)  IO control bit: IOUP_REN_0

 (5 7)  (1365 534)  (1365 534)  routing T_26_33.span4_vert_22 <X> T_26_33.lc_trk_g0_6
 (6 7)  (1366 534)  (1366 534)  routing T_26_33.span4_vert_22 <X> T_26_33.lc_trk_g0_6
 (7 7)  (1367 534)  (1367 534)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_22 lc_trk_g0_6
 (3 9)  (1375 537)  (1375 537)  IO control bit: IOUP_IE_0



IO_Tile_27_33

 (4 0)  (1418 528)  (1418 528)  routing T_27_33.span4_vert_8 <X> T_27_33.lc_trk_g0_0
 (16 0)  (1406 528)  (1406 528)  IOB_0 IO Functioning bit
 (4 1)  (1418 529)  (1418 529)  routing T_27_33.span4_vert_8 <X> T_27_33.lc_trk_g0_0
 (6 1)  (1420 529)  (1420 529)  routing T_27_33.span4_vert_8 <X> T_27_33.lc_trk_g0_0
 (7 1)  (1421 529)  (1421 529)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_8 lc_trk_g0_0
 (17 1)  (1407 529)  (1407 529)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (1 2)  (1427 531)  (1427 531)  Enable bit of Mux _out_links/OutMux8_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_r_8
 (17 2)  (1407 531)  (1407 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (0 3)  (1425 530)  (1425 530)  Enable bit of Mux _out_links/OutMux5_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_40
 (14 3)  (1438 530)  (1438 530)  routing T_27_33.span4_horz_l_13 <X> T_27_33.span4_horz_r_1
 (17 3)  (1407 530)  (1407 530)  IOB_0 IO Functioning bit
 (11 4)  (1435 532)  (1435 532)  routing T_27_33.lc_trk_g1_0 <X> T_27_33.wire_io_cluster/io_0/OUT_ENB
 (17 4)  (1407 532)  (1407 532)  IOB_0 IO Functioning bit
 (11 5)  (1435 533)  (1435 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_0 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (1437 533)  (1437 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1428 535)  (1428 535)  IO control bit: IOUP_REN_0

 (13 7)  (1437 534)  (1437 534)  routing T_27_33.span4_vert_13 <X> T_27_33.span4_horz_r_2
 (14 7)  (1438 534)  (1438 534)  routing T_27_33.span4_vert_13 <X> T_27_33.span4_horz_r_2
 (3 9)  (1429 537)  (1429 537)  IO control bit: IOUP_IE_0

 (5 9)  (1419 537)  (1419 537)  routing T_27_33.span4_vert_16 <X> T_27_33.lc_trk_g1_0
 (6 9)  (1420 537)  (1420 537)  routing T_27_33.span4_vert_16 <X> T_27_33.lc_trk_g1_0
 (7 9)  (1421 537)  (1421 537)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_16 lc_trk_g1_0


IO_Tile_29_33

 (3 1)  (1537 529)  (1537 529)  IO control bit: IOUP_REN_1

 (4 2)  (1526 531)  (1526 531)  routing T_29_33.span4_horz_r_10 <X> T_29_33.lc_trk_g0_2
 (5 2)  (1527 531)  (1527 531)  routing T_29_33.span4_vert_35 <X> T_29_33.lc_trk_g0_3
 (6 2)  (1528 531)  (1528 531)  routing T_29_33.span4_vert_35 <X> T_29_33.lc_trk_g0_3
 (7 2)  (1529 531)  (1529 531)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_35 lc_trk_g0_3
 (8 2)  (1530 531)  (1530 531)  routing T_29_33.span4_vert_35 <X> T_29_33.lc_trk_g0_3
 (5 3)  (1527 530)  (1527 530)  routing T_29_33.span4_horz_r_10 <X> T_29_33.lc_trk_g0_2
 (7 3)  (1529 530)  (1529 530)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_r_10 lc_trk_g0_2
 (3 6)  (1537 535)  (1537 535)  IO control bit: IOUP_IE_1

 (0 9)  (1533 537)  (1533 537)  Enable bit of Mux _out_links/OutMux0_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_4
 (2 9)  (1536 537)  (1536 537)  Enable bit of Mux _out_links/OutMux4_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_36
 (16 9)  (1514 537)  (1514 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 9)  (1515 537)  (1515 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (16 10)  (1514 539)  (1514 539)  IOB_1 IO Functioning bit
 (10 11)  (1542 538)  (1542 538)  routing T_29_33.lc_trk_g0_2 <X> T_29_33.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1543 538)  (1543 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_2 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1544 538)  (1544 538)  routing T_29_33.lc_trk_g0_3 <X> T_29_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1545 538)  (1545 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1515 541)  (1515 541)  IOB_1 IO Functioning bit
 (17 14)  (1515 543)  (1515 543)  IOB_1 IO Functioning bit


IO_Tile_30_33

 (3 1)  (1591 529)  (1591 529)  IO control bit: IOUP_REN_1

 (5 2)  (1581 531)  (1581 531)  routing T_30_33.span4_vert_19 <X> T_30_33.lc_trk_g0_3
 (6 2)  (1582 531)  (1582 531)  routing T_30_33.span4_vert_19 <X> T_30_33.lc_trk_g0_3
 (7 2)  (1583 531)  (1583 531)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_19 lc_trk_g0_3
 (10 10)  (1596 539)  (1596 539)  routing T_30_33.lc_trk_g1_5 <X> T_30_33.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (1597 539)  (1597 539)  routing T_30_33.lc_trk_g1_5 <X> T_30_33.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1568 539)  (1568 539)  IOB_1 IO Functioning bit
 (11 11)  (1597 538)  (1597 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_5 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1598 538)  (1598 538)  routing T_30_33.lc_trk_g0_3 <X> T_30_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1599 538)  (1599 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (1581 540)  (1581 540)  routing T_30_33.span4_horz_r_13 <X> T_30_33.lc_trk_g1_5
 (7 12)  (1583 540)  (1583 540)  Enable bit of Mux _local_links/g1_mux_5 => span4_horz_r_13 lc_trk_g1_5
 (8 12)  (1584 540)  (1584 540)  routing T_30_33.span4_horz_r_13 <X> T_30_33.lc_trk_g1_5
 (17 13)  (1569 541)  (1569 541)  IOB_1 IO Functioning bit
 (17 14)  (1569 543)  (1569 543)  IOB_1 IO Functioning bit


RAM_Tile_8_32

 (7 0)  (403 512)  (403 512)  Ram config bit: MEMT_bram_cbit_1

 (26 0)  (422 512)  (422 512)  routing T_8_32.lc_trk_g1_5 <X> T_8_32.input0_0
 (7 1)  (403 513)  (403 513)  Ram config bit: MEMT_bram_cbit_0

 (27 1)  (423 513)  (423 513)  routing T_8_32.lc_trk_g1_5 <X> T_8_32.input0_0
 (29 1)  (425 513)  (425 513)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g1_5 input0_0
 (0 2)  (396 514)  (396 514)  routing T_8_32.glb_netwk_6 <X> T_8_32.wire_bram/ram/WCLK
 (1 2)  (397 514)  (397 514)  routing T_8_32.glb_netwk_6 <X> T_8_32.wire_bram/ram/WCLK
 (2 2)  (398 514)  (398 514)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (403 514)  (403 514)  Ram config bit: MEMT_bram_cbit_3

 (14 2)  (410 514)  (410 514)  routing T_8_32.sp4_v_t_1 <X> T_8_32.lc_trk_g0_4
 (26 2)  (422 514)  (422 514)  routing T_8_32.lc_trk_g1_6 <X> T_8_32.input0_1
 (7 3)  (403 515)  (403 515)  Ram config bit: MEMT_bram_cbit_2

 (14 3)  (410 515)  (410 515)  routing T_8_32.sp4_v_t_1 <X> T_8_32.lc_trk_g0_4
 (16 3)  (412 515)  (412 515)  routing T_8_32.sp4_v_t_1 <X> T_8_32.lc_trk_g0_4
 (17 3)  (413 515)  (413 515)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (26 3)  (422 515)  (422 515)  routing T_8_32.lc_trk_g1_6 <X> T_8_32.input0_1
 (27 3)  (423 515)  (423 515)  routing T_8_32.lc_trk_g1_6 <X> T_8_32.input0_1
 (29 3)  (425 515)  (425 515)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g1_6 input0_1
 (0 4)  (396 516)  (396 516)  routing T_8_32.lc_trk_g2_2 <X> T_8_32.wire_bram/ram/WCLKE
 (1 4)  (397 516)  (397 516)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_bram/ram/WCLKE
 (1 5)  (397 517)  (397 517)  routing T_8_32.lc_trk_g2_2 <X> T_8_32.wire_bram/ram/WCLKE
 (28 5)  (424 517)  (424 517)  routing T_8_32.lc_trk_g2_0 <X> T_8_32.input0_2
 (29 5)  (425 517)  (425 517)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g2_0 input0_2
 (17 6)  (413 518)  (413 518)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (25 6)  (421 518)  (421 518)  routing T_8_32.sp4_v_b_6 <X> T_8_32.lc_trk_g1_6
 (26 6)  (422 518)  (422 518)  routing T_8_32.lc_trk_g2_7 <X> T_8_32.input0_3
 (18 7)  (414 519)  (414 519)  routing T_8_32.sp4_r_v_b_29 <X> T_8_32.lc_trk_g1_5
 (22 7)  (418 519)  (418 519)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_6 lc_trk_g1_6
 (23 7)  (419 519)  (419 519)  routing T_8_32.sp4_v_b_6 <X> T_8_32.lc_trk_g1_6
 (26 7)  (422 519)  (422 519)  routing T_8_32.lc_trk_g2_7 <X> T_8_32.input0_3
 (28 7)  (424 519)  (424 519)  routing T_8_32.lc_trk_g2_7 <X> T_8_32.input0_3
 (29 7)  (425 519)  (425 519)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g2_7 input0_3
 (17 8)  (413 520)  (413 520)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (25 8)  (421 520)  (421 520)  routing T_8_32.sp4_v_b_26 <X> T_8_32.lc_trk_g2_2
 (26 8)  (422 520)  (422 520)  routing T_8_32.lc_trk_g2_4 <X> T_8_32.input0_4
 (27 8)  (423 520)  (423 520)  routing T_8_32.lc_trk_g3_0 <X> T_8_32.wire_bram/ram/WDATA_3
 (28 8)  (424 520)  (424 520)  routing T_8_32.lc_trk_g3_0 <X> T_8_32.wire_bram/ram/WDATA_3
 (29 8)  (425 520)  (425 520)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_0 wire_bram/ram/WDATA_3
 (14 9)  (410 521)  (410 521)  routing T_8_32.sp4_r_v_b_32 <X> T_8_32.lc_trk_g2_0
 (17 9)  (413 521)  (413 521)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (18 9)  (414 521)  (414 521)  routing T_8_32.sp4_r_v_b_33 <X> T_8_32.lc_trk_g2_1
 (22 9)  (418 521)  (418 521)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (419 521)  (419 521)  routing T_8_32.sp4_v_b_26 <X> T_8_32.lc_trk_g2_2
 (28 9)  (424 521)  (424 521)  routing T_8_32.lc_trk_g2_4 <X> T_8_32.input0_4
 (29 9)  (425 521)  (425 521)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g2_4 input0_4
 (38 9)  (434 521)  (434 521)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_3 sp12_h_r_16
 (22 10)  (418 522)  (418 522)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_18 lc_trk_g2_7
 (23 10)  (419 522)  (419 522)  routing T_8_32.sp4_h_l_18 <X> T_8_32.lc_trk_g2_7
 (24 10)  (420 522)  (420 522)  routing T_8_32.sp4_h_l_18 <X> T_8_32.lc_trk_g2_7
 (26 10)  (422 522)  (422 522)  routing T_8_32.lc_trk_g3_4 <X> T_8_32.input0_5
 (35 10)  (431 522)  (431 522)  routing T_8_32.lc_trk_g3_6 <X> T_8_32.input2_5
 (14 11)  (410 523)  (410 523)  routing T_8_32.sp4_h_l_17 <X> T_8_32.lc_trk_g2_4
 (15 11)  (411 523)  (411 523)  routing T_8_32.sp4_h_l_17 <X> T_8_32.lc_trk_g2_4
 (16 11)  (412 523)  (412 523)  routing T_8_32.sp4_h_l_17 <X> T_8_32.lc_trk_g2_4
 (17 11)  (413 523)  (413 523)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (21 11)  (417 523)  (417 523)  routing T_8_32.sp4_h_l_18 <X> T_8_32.lc_trk_g2_7
 (27 11)  (423 523)  (423 523)  routing T_8_32.lc_trk_g3_4 <X> T_8_32.input0_5
 (28 11)  (424 523)  (424 523)  routing T_8_32.lc_trk_g3_4 <X> T_8_32.input0_5
 (29 11)  (425 523)  (425 523)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g3_4 input0_5
 (32 11)  (428 523)  (428 523)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g3_6 input2_5
 (33 11)  (429 523)  (429 523)  routing T_8_32.lc_trk_g3_6 <X> T_8_32.input2_5
 (34 11)  (430 523)  (430 523)  routing T_8_32.lc_trk_g3_6 <X> T_8_32.input2_5
 (35 11)  (431 523)  (431 523)  routing T_8_32.lc_trk_g3_6 <X> T_8_32.input2_5
 (22 12)  (418 524)  (418 524)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (26 12)  (422 524)  (422 524)  routing T_8_32.lc_trk_g3_5 <X> T_8_32.input0_6
 (14 13)  (410 525)  (410 525)  routing T_8_32.sp12_v_b_16 <X> T_8_32.lc_trk_g3_0
 (16 13)  (412 525)  (412 525)  routing T_8_32.sp12_v_b_16 <X> T_8_32.lc_trk_g3_0
 (17 13)  (413 525)  (413 525)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (21 13)  (417 525)  (417 525)  routing T_8_32.sp4_r_v_b_43 <X> T_8_32.lc_trk_g3_3
 (22 13)  (418 525)  (418 525)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (421 525)  (421 525)  routing T_8_32.sp4_r_v_b_42 <X> T_8_32.lc_trk_g3_2
 (27 13)  (423 525)  (423 525)  routing T_8_32.lc_trk_g3_5 <X> T_8_32.input0_6
 (28 13)  (424 525)  (424 525)  routing T_8_32.lc_trk_g3_5 <X> T_8_32.input0_6
 (29 13)  (425 525)  (425 525)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g3_5 input0_6
 (32 13)  (428 525)  (428 525)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g3_3 input2_6
 (33 13)  (429 525)  (429 525)  routing T_8_32.lc_trk_g3_3 <X> T_8_32.input2_6
 (34 13)  (430 525)  (430 525)  routing T_8_32.lc_trk_g3_3 <X> T_8_32.input2_6
 (35 13)  (431 525)  (431 525)  routing T_8_32.lc_trk_g3_3 <X> T_8_32.input2_6
 (1 14)  (397 526)  (397 526)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (14 14)  (410 526)  (410 526)  routing T_8_32.sp4_h_r_36 <X> T_8_32.lc_trk_g3_4
 (15 14)  (411 526)  (411 526)  routing T_8_32.sp4_h_l_16 <X> T_8_32.lc_trk_g3_5
 (16 14)  (412 526)  (412 526)  routing T_8_32.sp4_h_l_16 <X> T_8_32.lc_trk_g3_5
 (17 14)  (413 526)  (413 526)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (1 15)  (397 527)  (397 527)  routing T_8_32.lc_trk_g0_4 <X> T_8_32.wire_bram/ram/WE
 (15 15)  (411 527)  (411 527)  routing T_8_32.sp4_h_r_36 <X> T_8_32.lc_trk_g3_4
 (16 15)  (412 527)  (412 527)  routing T_8_32.sp4_h_r_36 <X> T_8_32.lc_trk_g3_4
 (17 15)  (413 527)  (413 527)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (18 15)  (414 527)  (414 527)  routing T_8_32.sp4_h_l_16 <X> T_8_32.lc_trk_g3_5
 (22 15)  (418 527)  (418 527)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (419 527)  (419 527)  routing T_8_32.sp4_v_b_46 <X> T_8_32.lc_trk_g3_6
 (24 15)  (420 527)  (420 527)  routing T_8_32.sp4_v_b_46 <X> T_8_32.lc_trk_g3_6
 (28 15)  (424 527)  (424 527)  routing T_8_32.lc_trk_g2_1 <X> T_8_32.input0_7
 (29 15)  (425 527)  (425 527)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g2_1 input0_7
 (32 15)  (428 527)  (428 527)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g3_2 input2_7
 (33 15)  (429 527)  (429 527)  routing T_8_32.lc_trk_g3_2 <X> T_8_32.input2_7
 (34 15)  (430 527)  (430 527)  routing T_8_32.lc_trk_g3_2 <X> T_8_32.input2_7
 (35 15)  (431 527)  (431 527)  routing T_8_32.lc_trk_g3_2 <X> T_8_32.input2_7


LogicTile_9_32

 (9 2)  (447 514)  (447 514)  routing T_9_32.sp4_v_b_1 <X> T_9_32.sp4_h_l_36


LogicTile_10_32

 (10 6)  (502 518)  (502 518)  routing T_10_32.sp4_v_b_11 <X> T_10_32.sp4_h_l_41
 (12 6)  (504 518)  (504 518)  routing T_10_32.sp4_v_b_5 <X> T_10_32.sp4_h_l_40
 (10 10)  (502 522)  (502 522)  routing T_10_32.sp4_v_b_2 <X> T_10_32.sp4_h_l_42


LogicTile_12_32

 (3 5)  (603 517)  (603 517)  routing T_12_32.sp12_h_l_23 <X> T_12_32.sp12_h_r_0


LogicTile_15_32

 (3 0)  (765 512)  (765 512)  routing T_15_32.sp12_h_r_0 <X> T_15_32.sp12_v_b_0
 (3 1)  (765 513)  (765 513)  routing T_15_32.sp12_h_r_0 <X> T_15_32.sp12_v_b_0
 (19 1)  (781 513)  (781 513)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1


LogicTile_23_32

 (3 4)  (1201 516)  (1201 516)  routing T_23_32.sp12_v_b_0 <X> T_23_32.sp12_h_r_0
 (3 5)  (1201 517)  (1201 517)  routing T_23_32.sp12_v_b_0 <X> T_23_32.sp12_h_r_0


LogicTile_24_32

 (3 1)  (1255 513)  (1255 513)  routing T_24_32.sp12_h_l_23 <X> T_24_32.sp12_v_b_0


RAM_Tile_25_32

 (6 0)  (1312 512)  (1312 512)  routing T_25_32.sp4_h_r_7 <X> T_25_32.sp4_v_b_0
 (7 0)  (1313 512)  (1313 512)  Ram config bit: MEMT_bram_cbit_1

 (22 0)  (1328 512)  (1328 512)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (1329 512)  (1329 512)  routing T_25_32.sp4_v_b_19 <X> T_25_32.lc_trk_g0_3
 (24 0)  (1330 512)  (1330 512)  routing T_25_32.sp4_v_b_19 <X> T_25_32.lc_trk_g0_3
 (22 1)  (1328 513)  (1328 513)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (28 1)  (1334 513)  (1334 513)  routing T_25_32.lc_trk_g2_0 <X> T_25_32.input0_0
 (29 1)  (1335 513)  (1335 513)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g2_0 input0_0
 (0 2)  (1306 514)  (1306 514)  routing T_25_32.glb_netwk_6 <X> T_25_32.wire_bram/ram/WCLK
 (1 2)  (1307 514)  (1307 514)  routing T_25_32.glb_netwk_6 <X> T_25_32.wire_bram/ram/WCLK
 (2 2)  (1308 514)  (1308 514)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 514)  (1313 514)  Ram config bit: MEMT_bram_cbit_3

 (14 2)  (1320 514)  (1320 514)  routing T_25_32.sp4_v_t_1 <X> T_25_32.lc_trk_g0_4
 (14 3)  (1320 515)  (1320 515)  routing T_25_32.sp4_v_t_1 <X> T_25_32.lc_trk_g0_4
 (16 3)  (1322 515)  (1322 515)  routing T_25_32.sp4_v_t_1 <X> T_25_32.lc_trk_g0_4
 (17 3)  (1323 515)  (1323 515)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (27 3)  (1333 515)  (1333 515)  routing T_25_32.lc_trk_g3_0 <X> T_25_32.input0_1
 (28 3)  (1334 515)  (1334 515)  routing T_25_32.lc_trk_g3_0 <X> T_25_32.input0_1
 (29 3)  (1335 515)  (1335 515)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g3_0 input0_1
 (1 4)  (1307 516)  (1307 516)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_bram/ram/WCLKE
 (7 4)  (1313 516)  (1313 516)  Cascade buffer Enable bit: MEMT_LC03_inmux00_bram_cbit_5

 (16 4)  (1322 516)  (1322 516)  routing T_25_32.sp4_v_b_1 <X> T_25_32.lc_trk_g1_1
 (17 4)  (1323 516)  (1323 516)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (1324 516)  (1324 516)  routing T_25_32.sp4_v_b_1 <X> T_25_32.lc_trk_g1_1
 (22 4)  (1328 516)  (1328 516)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (29 4)  (1335 516)  (1335 516)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g0_3 wire_bram/ram/WDATA_5
 (1 5)  (1307 517)  (1307 517)  routing T_25_32.lc_trk_g0_2 <X> T_25_32.wire_bram/ram/WCLKE
 (21 5)  (1327 517)  (1327 517)  routing T_25_32.sp4_r_v_b_27 <X> T_25_32.lc_trk_g1_3
 (26 5)  (1332 517)  (1332 517)  routing T_25_32.lc_trk_g1_3 <X> T_25_32.input0_2
 (27 5)  (1333 517)  (1333 517)  routing T_25_32.lc_trk_g1_3 <X> T_25_32.input0_2
 (29 5)  (1335 517)  (1335 517)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g1_3 input0_2
 (30 5)  (1336 517)  (1336 517)  routing T_25_32.lc_trk_g0_3 <X> T_25_32.wire_bram/ram/WDATA_5
 (38 5)  (1344 517)  (1344 517)  Enable bit of Mux _out_links/OutMux0_2 => wire_bram/ram/RDATA_5 sp4_v_b_4
 (7 6)  (1313 518)  (1313 518)  Cascade buffer Enable bit: MEMT_LC03_inmux00_bram_cbit_7

 (14 6)  (1320 518)  (1320 518)  routing T_25_32.sp12_h_l_3 <X> T_25_32.lc_trk_g1_4
 (16 6)  (1322 518)  (1322 518)  routing T_25_32.sp4_v_b_13 <X> T_25_32.lc_trk_g1_5
 (17 6)  (1323 518)  (1323 518)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (1324 518)  (1324 518)  routing T_25_32.sp4_v_b_13 <X> T_25_32.lc_trk_g1_5
 (25 6)  (1331 518)  (1331 518)  routing T_25_32.sp4_v_b_6 <X> T_25_32.lc_trk_g1_6
 (14 7)  (1320 519)  (1320 519)  routing T_25_32.sp12_h_l_3 <X> T_25_32.lc_trk_g1_4
 (15 7)  (1321 519)  (1321 519)  routing T_25_32.sp12_h_l_3 <X> T_25_32.lc_trk_g1_4
 (17 7)  (1323 519)  (1323 519)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (18 7)  (1324 519)  (1324 519)  routing T_25_32.sp4_v_b_13 <X> T_25_32.lc_trk_g1_5
 (22 7)  (1328 519)  (1328 519)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_6 lc_trk_g1_6
 (23 7)  (1329 519)  (1329 519)  routing T_25_32.sp4_v_b_6 <X> T_25_32.lc_trk_g1_6
 (26 7)  (1332 519)  (1332 519)  routing T_25_32.lc_trk_g2_3 <X> T_25_32.input0_3
 (28 7)  (1334 519)  (1334 519)  routing T_25_32.lc_trk_g2_3 <X> T_25_32.input0_3
 (29 7)  (1335 519)  (1335 519)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g2_3 input0_3
 (22 8)  (1328 520)  (1328 520)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (14 9)  (1320 521)  (1320 521)  routing T_25_32.sp4_h_l_13 <X> T_25_32.lc_trk_g2_0
 (15 9)  (1321 521)  (1321 521)  routing T_25_32.sp4_h_l_13 <X> T_25_32.lc_trk_g2_0
 (16 9)  (1322 521)  (1322 521)  routing T_25_32.sp4_h_l_13 <X> T_25_32.lc_trk_g2_0
 (17 9)  (1323 521)  (1323 521)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_13 lc_trk_g2_0
 (27 9)  (1333 521)  (1333 521)  routing T_25_32.lc_trk_g1_1 <X> T_25_32.input0_4
 (29 9)  (1335 521)  (1335 521)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g1_1 input0_4
 (21 10)  (1327 522)  (1327 522)  routing T_25_32.sp4_v_t_26 <X> T_25_32.lc_trk_g2_7
 (22 10)  (1328 522)  (1328 522)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (1329 522)  (1329 522)  routing T_25_32.sp4_v_t_26 <X> T_25_32.lc_trk_g2_7
 (26 10)  (1332 522)  (1332 522)  routing T_25_32.lc_trk_g1_4 <X> T_25_32.input0_5
 (21 11)  (1327 523)  (1327 523)  routing T_25_32.sp4_v_t_26 <X> T_25_32.lc_trk_g2_7
 (27 11)  (1333 523)  (1333 523)  routing T_25_32.lc_trk_g1_4 <X> T_25_32.input0_5
 (29 11)  (1335 523)  (1335 523)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g1_4 input0_5
 (26 12)  (1332 524)  (1332 524)  routing T_25_32.lc_trk_g3_5 <X> T_25_32.input0_6
 (27 12)  (1333 524)  (1333 524)  routing T_25_32.lc_trk_g3_4 <X> T_25_32.wire_bram/ram/WDATA_1
 (28 12)  (1334 524)  (1334 524)  routing T_25_32.lc_trk_g3_4 <X> T_25_32.wire_bram/ram/WDATA_1
 (29 12)  (1335 524)  (1335 524)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g3_4 wire_bram/ram/WDATA_1
 (30 12)  (1336 524)  (1336 524)  routing T_25_32.lc_trk_g3_4 <X> T_25_32.wire_bram/ram/WDATA_1
 (35 12)  (1341 524)  (1341 524)  routing T_25_32.lc_trk_g1_5 <X> T_25_32.input2_6
 (15 13)  (1321 525)  (1321 525)  routing T_25_32.sp4_v_b_40 <X> T_25_32.lc_trk_g3_0
 (16 13)  (1322 525)  (1322 525)  routing T_25_32.sp4_v_b_40 <X> T_25_32.lc_trk_g3_0
 (17 13)  (1323 525)  (1323 525)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_40 lc_trk_g3_0
 (27 13)  (1333 525)  (1333 525)  routing T_25_32.lc_trk_g3_5 <X> T_25_32.input0_6
 (28 13)  (1334 525)  (1334 525)  routing T_25_32.lc_trk_g3_5 <X> T_25_32.input0_6
 (29 13)  (1335 525)  (1335 525)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g3_5 input0_6
 (32 13)  (1338 525)  (1338 525)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g1_5 input2_6
 (34 13)  (1340 525)  (1340 525)  routing T_25_32.lc_trk_g1_5 <X> T_25_32.input2_6
 (36 13)  (1342 525)  (1342 525)  Enable bit of Mux _out_links/OutMux6_6 => wire_bram/ram/RDATA_1 sp4_h_r_12
 (38 13)  (1344 525)  (1344 525)  Enable bit of Mux _out_links/OutMux5_6 => wire_bram/ram/RDATA_1 sp12_h_r_20
 (1 14)  (1307 526)  (1307 526)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (14 14)  (1320 526)  (1320 526)  routing T_25_32.sp4_v_b_28 <X> T_25_32.lc_trk_g3_4
 (15 14)  (1321 526)  (1321 526)  routing T_25_32.sp12_v_b_5 <X> T_25_32.lc_trk_g3_5
 (17 14)  (1323 526)  (1323 526)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_5 lc_trk_g3_5
 (18 14)  (1324 526)  (1324 526)  routing T_25_32.sp12_v_b_5 <X> T_25_32.lc_trk_g3_5
 (26 14)  (1332 526)  (1332 526)  routing T_25_32.lc_trk_g2_7 <X> T_25_32.input0_7
 (35 14)  (1341 526)  (1341 526)  routing T_25_32.lc_trk_g1_6 <X> T_25_32.input2_7
 (1 15)  (1307 527)  (1307 527)  routing T_25_32.lc_trk_g0_4 <X> T_25_32.wire_bram/ram/WE
 (16 15)  (1322 527)  (1322 527)  routing T_25_32.sp4_v_b_28 <X> T_25_32.lc_trk_g3_4
 (17 15)  (1323 527)  (1323 527)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_28 lc_trk_g3_4
 (18 15)  (1324 527)  (1324 527)  routing T_25_32.sp12_v_b_5 <X> T_25_32.lc_trk_g3_5
 (26 15)  (1332 527)  (1332 527)  routing T_25_32.lc_trk_g2_7 <X> T_25_32.input0_7
 (28 15)  (1334 527)  (1334 527)  routing T_25_32.lc_trk_g2_7 <X> T_25_32.input0_7
 (29 15)  (1335 527)  (1335 527)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g2_7 input0_7
 (32 15)  (1338 527)  (1338 527)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g1_6 input2_7
 (34 15)  (1340 527)  (1340 527)  routing T_25_32.lc_trk_g1_6 <X> T_25_32.input2_7
 (35 15)  (1341 527)  (1341 527)  routing T_25_32.lc_trk_g1_6 <X> T_25_32.input2_7


LogicTile_26_32

 (19 0)  (1367 512)  (1367 512)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13


LogicTile_27_32

 (9 1)  (1411 513)  (1411 513)  routing T_27_32.sp4_v_t_40 <X> T_27_32.sp4_v_b_1
 (10 1)  (1412 513)  (1412 513)  routing T_27_32.sp4_v_t_40 <X> T_27_32.sp4_v_b_1
 (4 3)  (1406 515)  (1406 515)  routing T_27_32.sp4_v_b_7 <X> T_27_32.sp4_h_l_37


LogicTile_28_32

 (8 9)  (1464 521)  (1464 521)  routing T_28_32.sp4_h_l_36 <X> T_28_32.sp4_v_b_7
 (9 9)  (1465 521)  (1465 521)  routing T_28_32.sp4_h_l_36 <X> T_28_32.sp4_v_b_7
 (10 9)  (1466 521)  (1466 521)  routing T_28_32.sp4_h_l_36 <X> T_28_32.sp4_v_b_7


LogicTile_29_32

 (8 10)  (1518 522)  (1518 522)  routing T_29_32.sp4_v_t_36 <X> T_29_32.sp4_h_l_42
 (9 10)  (1519 522)  (1519 522)  routing T_29_32.sp4_v_t_36 <X> T_29_32.sp4_h_l_42
 (10 10)  (1520 522)  (1520 522)  routing T_29_32.sp4_v_t_36 <X> T_29_32.sp4_h_l_42


LogicTile_3_31

 (3 6)  (129 502)  (129 502)  routing T_3_31.sp12_h_r_0 <X> T_3_31.sp12_v_t_23
 (3 7)  (129 503)  (129 503)  routing T_3_31.sp12_h_r_0 <X> T_3_31.sp12_v_t_23


LogicTile_5_31

 (3 6)  (237 502)  (237 502)  routing T_5_31.sp12_v_b_0 <X> T_5_31.sp12_v_t_23


LogicTile_7_31

 (9 3)  (351 499)  (351 499)  routing T_7_31.sp4_v_b_1 <X> T_7_31.sp4_v_t_36


RAM_Tile_8_31

 (17 0)  (413 496)  (413 496)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (26 0)  (422 496)  (422 496)  routing T_8_31.lc_trk_g2_6 <X> T_8_31.input0_0
 (7 1)  (403 497)  (403 497)  Ram config bit: MEMB_Power_Up_Control

 (18 1)  (414 497)  (414 497)  routing T_8_31.sp4_r_v_b_34 <X> T_8_31.lc_trk_g0_1
 (26 1)  (422 497)  (422 497)  routing T_8_31.lc_trk_g2_6 <X> T_8_31.input0_0
 (28 1)  (424 497)  (424 497)  routing T_8_31.lc_trk_g2_6 <X> T_8_31.input0_0
 (29 1)  (425 497)  (425 497)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g2_6 input0_0
 (0 2)  (396 498)  (396 498)  routing T_8_31.glb_netwk_6 <X> T_8_31.wire_bram/ram/RCLK
 (1 2)  (397 498)  (397 498)  routing T_8_31.glb_netwk_6 <X> T_8_31.wire_bram/ram/RCLK
 (2 2)  (398 498)  (398 498)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (17 2)  (413 498)  (413 498)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (18 3)  (414 499)  (414 499)  routing T_8_31.sp4_r_v_b_29 <X> T_8_31.lc_trk_g0_5
 (22 3)  (418 499)  (418 499)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (421 499)  (421 499)  routing T_8_31.sp4_r_v_b_30 <X> T_8_31.lc_trk_g0_6
 (27 3)  (423 499)  (423 499)  routing T_8_31.lc_trk_g1_0 <X> T_8_31.input0_1
 (29 3)  (425 499)  (425 499)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g1_0 input0_1
 (14 4)  (410 500)  (410 500)  routing T_8_31.sp4_v_b_0 <X> T_8_31.lc_trk_g1_0
 (17 4)  (413 500)  (413 500)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (22 4)  (418 500)  (418 500)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (16 5)  (412 501)  (412 501)  routing T_8_31.sp4_v_b_0 <X> T_8_31.lc_trk_g1_0
 (17 5)  (413 501)  (413 501)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_0 lc_trk_g1_0
 (18 5)  (414 501)  (414 501)  routing T_8_31.sp4_r_v_b_25 <X> T_8_31.lc_trk_g1_1
 (27 5)  (423 501)  (423 501)  routing T_8_31.lc_trk_g3_1 <X> T_8_31.input0_2
 (28 5)  (424 501)  (424 501)  routing T_8_31.lc_trk_g3_1 <X> T_8_31.input0_2
 (29 5)  (425 501)  (425 501)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g3_1 input0_2
 (16 6)  (412 502)  (412 502)  routing T_8_31.sp4_v_b_5 <X> T_8_31.lc_trk_g1_5
 (17 6)  (413 502)  (413 502)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (414 502)  (414 502)  routing T_8_31.sp4_v_b_5 <X> T_8_31.lc_trk_g1_5
 (19 6)  (415 502)  (415 502)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_t_6
 (26 6)  (422 502)  (422 502)  routing T_8_31.lc_trk_g2_7 <X> T_8_31.input0_3
 (26 7)  (422 503)  (422 503)  routing T_8_31.lc_trk_g2_7 <X> T_8_31.input0_3
 (28 7)  (424 503)  (424 503)  routing T_8_31.lc_trk_g2_7 <X> T_8_31.input0_3
 (29 7)  (425 503)  (425 503)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g2_7 input0_3
 (15 8)  (411 504)  (411 504)  routing T_8_31.sp4_h_r_25 <X> T_8_31.lc_trk_g2_1
 (16 8)  (412 504)  (412 504)  routing T_8_31.sp4_h_r_25 <X> T_8_31.lc_trk_g2_1
 (17 8)  (413 504)  (413 504)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (22 8)  (418 504)  (418 504)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (26 8)  (422 504)  (422 504)  routing T_8_31.lc_trk_g0_6 <X> T_8_31.input0_4
 (29 8)  (425 504)  (425 504)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_1 wire_bram/ram/WDATA_11
 (18 9)  (414 505)  (414 505)  routing T_8_31.sp4_h_r_25 <X> T_8_31.lc_trk_g2_1
 (21 9)  (417 505)  (417 505)  routing T_8_31.sp4_r_v_b_35 <X> T_8_31.lc_trk_g2_3
 (26 9)  (422 505)  (422 505)  routing T_8_31.lc_trk_g0_6 <X> T_8_31.input0_4
 (29 9)  (425 505)  (425 505)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g0_6 input0_4
 (38 9)  (434 505)  (434 505)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_11 sp12_h_l_15
 (21 10)  (417 506)  (417 506)  routing T_8_31.sp4_v_b_31 <X> T_8_31.lc_trk_g2_7
 (22 10)  (418 506)  (418 506)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_31 lc_trk_g2_7
 (23 10)  (419 506)  (419 506)  routing T_8_31.sp4_v_b_31 <X> T_8_31.lc_trk_g2_7
 (25 10)  (421 506)  (421 506)  routing T_8_31.sp12_v_t_5 <X> T_8_31.lc_trk_g2_6
 (22 11)  (418 507)  (418 507)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_t_5 lc_trk_g2_6
 (24 11)  (420 507)  (420 507)  routing T_8_31.sp12_v_t_5 <X> T_8_31.lc_trk_g2_6
 (25 11)  (421 507)  (421 507)  routing T_8_31.sp12_v_t_5 <X> T_8_31.lc_trk_g2_6
 (27 11)  (423 507)  (423 507)  routing T_8_31.lc_trk_g3_0 <X> T_8_31.input0_5
 (28 11)  (424 507)  (424 507)  routing T_8_31.lc_trk_g3_0 <X> T_8_31.input0_5
 (29 11)  (425 507)  (425 507)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g3_0 input0_5
 (32 11)  (428 507)  (428 507)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g2_3 input2_5
 (33 11)  (429 507)  (429 507)  routing T_8_31.lc_trk_g2_3 <X> T_8_31.input2_5
 (35 11)  (431 507)  (431 507)  routing T_8_31.lc_trk_g2_3 <X> T_8_31.input2_5
 (14 12)  (410 508)  (410 508)  routing T_8_31.sp4_h_r_32 <X> T_8_31.lc_trk_g3_0
 (15 12)  (411 508)  (411 508)  routing T_8_31.sp4_v_b_41 <X> T_8_31.lc_trk_g3_1
 (16 12)  (412 508)  (412 508)  routing T_8_31.sp4_v_b_41 <X> T_8_31.lc_trk_g3_1
 (17 12)  (413 508)  (413 508)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_41 lc_trk_g3_1
 (15 13)  (411 509)  (411 509)  routing T_8_31.sp4_h_r_32 <X> T_8_31.lc_trk_g3_0
 (16 13)  (412 509)  (412 509)  routing T_8_31.sp4_h_r_32 <X> T_8_31.lc_trk_g3_0
 (17 13)  (413 509)  (413 509)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_32 lc_trk_g3_0
 (26 13)  (422 509)  (422 509)  routing T_8_31.lc_trk_g1_3 <X> T_8_31.input0_6
 (27 13)  (423 509)  (423 509)  routing T_8_31.lc_trk_g1_3 <X> T_8_31.input0_6
 (29 13)  (425 509)  (425 509)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g1_3 input0_6
 (32 13)  (428 509)  (428 509)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g1_1 input2_6
 (34 13)  (430 509)  (430 509)  routing T_8_31.lc_trk_g1_1 <X> T_8_31.input2_6
 (1 14)  (397 510)  (397 510)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (13 14)  (409 510)  (409 510)  routing T_8_31.sp4_v_b_11 <X> T_8_31.sp4_v_t_46
 (35 14)  (431 510)  (431 510)  routing T_8_31.lc_trk_g0_5 <X> T_8_31.input2_7
 (0 15)  (396 511)  (396 511)  routing T_8_31.lc_trk_g1_5 <X> T_8_31.wire_bram/ram/RE
 (1 15)  (397 511)  (397 511)  routing T_8_31.lc_trk_g1_5 <X> T_8_31.wire_bram/ram/RE
 (28 15)  (424 511)  (424 511)  routing T_8_31.lc_trk_g2_1 <X> T_8_31.input0_7
 (29 15)  (425 511)  (425 511)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g2_1 input0_7
 (32 15)  (428 511)  (428 511)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g0_5 input2_7


LogicTile_9_31

 (4 10)  (442 506)  (442 506)  routing T_9_31.sp4_v_b_10 <X> T_9_31.sp4_v_t_43
 (6 10)  (444 506)  (444 506)  routing T_9_31.sp4_v_b_10 <X> T_9_31.sp4_v_t_43
 (9 11)  (447 507)  (447 507)  routing T_9_31.sp4_v_b_7 <X> T_9_31.sp4_v_t_42


LogicTile_10_31

 (8 2)  (500 498)  (500 498)  routing T_10_31.sp4_v_t_36 <X> T_10_31.sp4_h_l_36
 (9 2)  (501 498)  (501 498)  routing T_10_31.sp4_v_t_36 <X> T_10_31.sp4_h_l_36
 (19 5)  (511 501)  (511 501)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5
 (12 10)  (504 506)  (504 506)  routing T_10_31.sp4_v_b_8 <X> T_10_31.sp4_h_l_45


LogicTile_12_31

 (3 1)  (603 497)  (603 497)  routing T_12_31.sp12_h_l_23 <X> T_12_31.sp12_v_b_0


LogicTile_13_31

 (3 4)  (657 500)  (657 500)  routing T_13_31.sp12_v_t_23 <X> T_13_31.sp12_h_r_0


LogicTile_15_31

 (3 3)  (765 499)  (765 499)  routing T_15_31.sp12_v_b_0 <X> T_15_31.sp12_h_l_23


LogicTile_19_31

 (2 4)  (984 500)  (984 500)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_20_31

 (4 6)  (1040 502)  (1040 502)  routing T_20_31.sp4_v_b_7 <X> T_20_31.sp4_v_t_38
 (6 6)  (1042 502)  (1042 502)  routing T_20_31.sp4_v_b_7 <X> T_20_31.sp4_v_t_38


LogicTile_21_31

 (2 8)  (1092 504)  (1092 504)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_22_31

 (8 9)  (1152 505)  (1152 505)  routing T_22_31.sp4_h_l_42 <X> T_22_31.sp4_v_b_7
 (9 9)  (1153 505)  (1153 505)  routing T_22_31.sp4_h_l_42 <X> T_22_31.sp4_v_b_7


LogicTile_23_31

 (3 0)  (1201 496)  (1201 496)  routing T_23_31.sp12_h_r_0 <X> T_23_31.sp12_v_b_0
 (3 1)  (1201 497)  (1201 497)  routing T_23_31.sp12_h_r_0 <X> T_23_31.sp12_v_b_0


LogicTile_24_31

 (12 0)  (1264 496)  (1264 496)  routing T_24_31.sp4_v_b_2 <X> T_24_31.sp4_h_r_2
 (11 1)  (1263 497)  (1263 497)  routing T_24_31.sp4_v_b_2 <X> T_24_31.sp4_h_r_2
 (4 4)  (1256 500)  (1256 500)  routing T_24_31.sp4_h_l_44 <X> T_24_31.sp4_v_b_3
 (6 4)  (1258 500)  (1258 500)  routing T_24_31.sp4_h_l_44 <X> T_24_31.sp4_v_b_3
 (5 5)  (1257 501)  (1257 501)  routing T_24_31.sp4_h_l_44 <X> T_24_31.sp4_v_b_3


RAM_Tile_25_31

 (16 0)  (1322 496)  (1322 496)  routing T_25_31.sp4_v_b_9 <X> T_25_31.lc_trk_g0_1
 (17 0)  (1323 496)  (1323 496)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (1324 496)  (1324 496)  routing T_25_31.sp4_v_b_9 <X> T_25_31.lc_trk_g0_1
 (26 0)  (1332 496)  (1332 496)  routing T_25_31.lc_trk_g1_7 <X> T_25_31.input0_0
 (7 1)  (1313 497)  (1313 497)  Ram config bit: MEMB_Power_Up_Control

 (17 1)  (1323 497)  (1323 497)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (18 1)  (1324 497)  (1324 497)  routing T_25_31.sp4_v_b_9 <X> T_25_31.lc_trk_g0_1
 (26 1)  (1332 497)  (1332 497)  routing T_25_31.lc_trk_g1_7 <X> T_25_31.input0_0
 (27 1)  (1333 497)  (1333 497)  routing T_25_31.lc_trk_g1_7 <X> T_25_31.input0_0
 (29 1)  (1335 497)  (1335 497)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g1_7 input0_0
 (0 2)  (1306 498)  (1306 498)  routing T_25_31.glb_netwk_6 <X> T_25_31.wire_bram/ram/RCLK
 (1 2)  (1307 498)  (1307 498)  routing T_25_31.glb_netwk_6 <X> T_25_31.wire_bram/ram/RCLK
 (2 2)  (1308 498)  (1308 498)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (11 2)  (1317 498)  (1317 498)  routing T_25_31.sp4_v_b_11 <X> T_25_31.sp4_v_t_39
 (26 2)  (1332 498)  (1332 498)  routing T_25_31.lc_trk_g2_5 <X> T_25_31.input0_1
 (12 3)  (1318 499)  (1318 499)  routing T_25_31.sp4_v_b_11 <X> T_25_31.sp4_v_t_39
 (28 3)  (1334 499)  (1334 499)  routing T_25_31.lc_trk_g2_5 <X> T_25_31.input0_1
 (29 3)  (1335 499)  (1335 499)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g2_5 input0_1
 (28 4)  (1334 500)  (1334 500)  routing T_25_31.lc_trk_g2_7 <X> T_25_31.wire_bram/ram/WDATA_13
 (29 4)  (1335 500)  (1335 500)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g2_7 wire_bram/ram/WDATA_13
 (30 4)  (1336 500)  (1336 500)  routing T_25_31.lc_trk_g2_7 <X> T_25_31.wire_bram/ram/WDATA_13
 (39 4)  (1345 500)  (1345 500)  Enable bit of Mux _out_links/OutMux3_2 => wire_bram/ram/RDATA_13 sp12_v_b_4
 (29 5)  (1335 501)  (1335 501)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g0_0 input0_2
 (30 5)  (1336 501)  (1336 501)  routing T_25_31.lc_trk_g2_7 <X> T_25_31.wire_bram/ram/WDATA_13
 (11 6)  (1317 502)  (1317 502)  routing T_25_31.sp4_v_b_2 <X> T_25_31.sp4_v_t_40
 (21 6)  (1327 502)  (1327 502)  routing T_25_31.sp4_h_r_15 <X> T_25_31.lc_trk_g1_7
 (22 6)  (1328 502)  (1328 502)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_15 lc_trk_g1_7
 (23 6)  (1329 502)  (1329 502)  routing T_25_31.sp4_h_r_15 <X> T_25_31.lc_trk_g1_7
 (24 6)  (1330 502)  (1330 502)  routing T_25_31.sp4_h_r_15 <X> T_25_31.lc_trk_g1_7
 (26 6)  (1332 502)  (1332 502)  routing T_25_31.lc_trk_g1_4 <X> T_25_31.input0_3
 (12 7)  (1318 503)  (1318 503)  routing T_25_31.sp4_v_b_2 <X> T_25_31.sp4_v_t_40
 (15 7)  (1321 503)  (1321 503)  routing T_25_31.sp4_v_b_20 <X> T_25_31.lc_trk_g1_4
 (16 7)  (1322 503)  (1322 503)  routing T_25_31.sp4_v_b_20 <X> T_25_31.lc_trk_g1_4
 (17 7)  (1323 503)  (1323 503)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_20 lc_trk_g1_4
 (27 7)  (1333 503)  (1333 503)  routing T_25_31.lc_trk_g1_4 <X> T_25_31.input0_3
 (29 7)  (1335 503)  (1335 503)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g1_4 input0_3
 (22 8)  (1328 504)  (1328 504)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (26 8)  (1332 504)  (1332 504)  routing T_25_31.lc_trk_g3_5 <X> T_25_31.input0_4
 (22 9)  (1328 505)  (1328 505)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_31 lc_trk_g2_2
 (23 9)  (1329 505)  (1329 505)  routing T_25_31.sp4_v_t_31 <X> T_25_31.lc_trk_g2_2
 (24 9)  (1330 505)  (1330 505)  routing T_25_31.sp4_v_t_31 <X> T_25_31.lc_trk_g2_2
 (27 9)  (1333 505)  (1333 505)  routing T_25_31.lc_trk_g3_5 <X> T_25_31.input0_4
 (28 9)  (1334 505)  (1334 505)  routing T_25_31.lc_trk_g3_5 <X> T_25_31.input0_4
 (29 9)  (1335 505)  (1335 505)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g3_5 input0_4
 (14 10)  (1320 506)  (1320 506)  routing T_25_31.sp4_v_b_28 <X> T_25_31.lc_trk_g2_4
 (15 10)  (1321 506)  (1321 506)  routing T_25_31.sp12_v_b_5 <X> T_25_31.lc_trk_g2_5
 (17 10)  (1323 506)  (1323 506)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_5 lc_trk_g2_5
 (18 10)  (1324 506)  (1324 506)  routing T_25_31.sp12_v_b_5 <X> T_25_31.lc_trk_g2_5
 (21 10)  (1327 506)  (1327 506)  routing T_25_31.bnl_op_7 <X> T_25_31.lc_trk_g2_7
 (22 10)  (1328 506)  (1328 506)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (26 10)  (1332 506)  (1332 506)  routing T_25_31.lc_trk_g3_6 <X> T_25_31.input0_5
 (16 11)  (1322 507)  (1322 507)  routing T_25_31.sp4_v_b_28 <X> T_25_31.lc_trk_g2_4
 (17 11)  (1323 507)  (1323 507)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_28 lc_trk_g2_4
 (18 11)  (1324 507)  (1324 507)  routing T_25_31.sp12_v_b_5 <X> T_25_31.lc_trk_g2_5
 (21 11)  (1327 507)  (1327 507)  routing T_25_31.bnl_op_7 <X> T_25_31.lc_trk_g2_7
 (26 11)  (1332 507)  (1332 507)  routing T_25_31.lc_trk_g3_6 <X> T_25_31.input0_5
 (27 11)  (1333 507)  (1333 507)  routing T_25_31.lc_trk_g3_6 <X> T_25_31.input0_5
 (28 11)  (1334 507)  (1334 507)  routing T_25_31.lc_trk_g3_6 <X> T_25_31.input0_5
 (29 11)  (1335 507)  (1335 507)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g3_6 input0_5
 (26 12)  (1332 508)  (1332 508)  routing T_25_31.lc_trk_g3_7 <X> T_25_31.input0_6
 (29 12)  (1335 508)  (1335 508)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g0_1 wire_bram/ram/WDATA_9
 (37 12)  (1343 508)  (1343 508)  Enable bit of Mux _out_links/OutMux4_6 => wire_bram/ram/RDATA_9 sp12_h_l_3
 (22 13)  (1328 509)  (1328 509)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (1332 509)  (1332 509)  routing T_25_31.lc_trk_g3_7 <X> T_25_31.input0_6
 (27 13)  (1333 509)  (1333 509)  routing T_25_31.lc_trk_g3_7 <X> T_25_31.input0_6
 (28 13)  (1334 509)  (1334 509)  routing T_25_31.lc_trk_g3_7 <X> T_25_31.input0_6
 (29 13)  (1335 509)  (1335 509)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g3_7 input0_6
 (32 13)  (1338 509)  (1338 509)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g2_2 input2_6
 (33 13)  (1339 509)  (1339 509)  routing T_25_31.lc_trk_g2_2 <X> T_25_31.input2_6
 (35 13)  (1341 509)  (1341 509)  routing T_25_31.lc_trk_g2_2 <X> T_25_31.input2_6
 (0 14)  (1306 510)  (1306 510)  routing T_25_31.lc_trk_g2_4 <X> T_25_31.wire_bram/ram/RE
 (1 14)  (1307 510)  (1307 510)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (17 14)  (1323 510)  (1323 510)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (22 14)  (1328 510)  (1328 510)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_20 lc_trk_g3_7
 (23 14)  (1329 510)  (1329 510)  routing T_25_31.sp12_v_t_20 <X> T_25_31.lc_trk_g3_7
 (25 14)  (1331 510)  (1331 510)  routing T_25_31.sp4_v_t_27 <X> T_25_31.lc_trk_g3_6
 (1 15)  (1307 511)  (1307 511)  routing T_25_31.lc_trk_g2_4 <X> T_25_31.wire_bram/ram/RE
 (18 15)  (1324 511)  (1324 511)  routing T_25_31.sp4_r_v_b_45 <X> T_25_31.lc_trk_g3_5
 (21 15)  (1327 511)  (1327 511)  routing T_25_31.sp12_v_t_20 <X> T_25_31.lc_trk_g3_7
 (22 15)  (1328 511)  (1328 511)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_t_27 lc_trk_g3_6
 (23 15)  (1329 511)  (1329 511)  routing T_25_31.sp4_v_t_27 <X> T_25_31.lc_trk_g3_6
 (25 15)  (1331 511)  (1331 511)  routing T_25_31.sp4_v_t_27 <X> T_25_31.lc_trk_g3_6
 (26 15)  (1332 511)  (1332 511)  routing T_25_31.lc_trk_g3_2 <X> T_25_31.input0_7
 (27 15)  (1333 511)  (1333 511)  routing T_25_31.lc_trk_g3_2 <X> T_25_31.input0_7
 (28 15)  (1334 511)  (1334 511)  routing T_25_31.lc_trk_g3_2 <X> T_25_31.input0_7
 (29 15)  (1335 511)  (1335 511)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g3_2 input0_7
 (32 15)  (1338 511)  (1338 511)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g2_3 input2_7
 (33 15)  (1339 511)  (1339 511)  routing T_25_31.lc_trk_g2_3 <X> T_25_31.input2_7
 (35 15)  (1341 511)  (1341 511)  routing T_25_31.lc_trk_g2_3 <X> T_25_31.input2_7


LogicTile_26_31

 (19 7)  (1367 503)  (1367 503)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


LogicTile_29_31

 (13 14)  (1523 510)  (1523 510)  routing T_29_31.sp4_v_b_11 <X> T_29_31.sp4_v_t_46


IO_Tile_0_30

 (16 0)  (1 480)  (1 480)  IOB_0 IO Functioning bit
 (17 3)  (0 483)  (0 483)  IOB_0 IO Functioning bit
 (4 4)  (13 484)  (13 484)  routing T_0_30.span4_vert_b_12 <X> T_0_30.lc_trk_g0_4
 (13 4)  (4 484)  (4 484)  routing T_0_30.lc_trk_g0_4 <X> T_0_30.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 484)  (1 484)  IOB_0 IO Functioning bit
 (5 5)  (12 485)  (12 485)  routing T_0_30.span4_vert_b_12 <X> T_0_30.lc_trk_g0_4
 (7 5)  (10 485)  (10 485)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_12 lc_trk_g0_4
 (13 5)  (4 485)  (4 485)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 486)  (15 486)  IO control bit: IOLEFT_REN_0



RAM_Tile_8_30

 (7 0)  (403 480)  (403 480)  Ram config bit: MEMT_bram_cbit_1

 (17 0)  (413 480)  (413 480)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (7 1)  (403 481)  (403 481)  Ram config bit: MEMT_bram_cbit_0

 (22 1)  (418 481)  (418 481)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (419 481)  (419 481)  routing T_8_30.sp4_h_r_2 <X> T_8_30.lc_trk_g0_2
 (24 1)  (420 481)  (420 481)  routing T_8_30.sp4_h_r_2 <X> T_8_30.lc_trk_g0_2
 (25 1)  (421 481)  (421 481)  routing T_8_30.sp4_h_r_2 <X> T_8_30.lc_trk_g0_2
 (26 1)  (422 481)  (422 481)  routing T_8_30.lc_trk_g2_2 <X> T_8_30.input0_0
 (28 1)  (424 481)  (424 481)  routing T_8_30.lc_trk_g2_2 <X> T_8_30.input0_0
 (29 1)  (425 481)  (425 481)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g2_2 input0_0
 (0 2)  (396 482)  (396 482)  routing T_8_30.glb_netwk_6 <X> T_8_30.wire_bram/ram/WCLK
 (1 2)  (397 482)  (397 482)  routing T_8_30.glb_netwk_6 <X> T_8_30.wire_bram/ram/WCLK
 (2 2)  (398 482)  (398 482)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (403 482)  (403 482)  Ram config bit: MEMT_bram_cbit_3

 (13 2)  (409 482)  (409 482)  routing T_8_30.sp4_h_r_2 <X> T_8_30.sp4_v_t_39
 (7 3)  (403 483)  (403 483)  Ram config bit: MEMT_bram_cbit_2

 (12 3)  (408 483)  (408 483)  routing T_8_30.sp4_h_r_2 <X> T_8_30.sp4_v_t_39
 (27 3)  (423 483)  (423 483)  routing T_8_30.lc_trk_g3_0 <X> T_8_30.input0_1
 (28 3)  (424 483)  (424 483)  routing T_8_30.lc_trk_g3_0 <X> T_8_30.input0_1
 (29 3)  (425 483)  (425 483)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g3_0 input0_1
 (1 4)  (397 484)  (397 484)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_bram/ram/WCLKE
 (26 4)  (422 484)  (422 484)  routing T_8_30.lc_trk_g3_5 <X> T_8_30.input0_2
 (1 5)  (397 485)  (397 485)  routing T_8_30.lc_trk_g0_2 <X> T_8_30.wire_bram/ram/WCLKE
 (27 5)  (423 485)  (423 485)  routing T_8_30.lc_trk_g3_5 <X> T_8_30.input0_2
 (28 5)  (424 485)  (424 485)  routing T_8_30.lc_trk_g3_5 <X> T_8_30.input0_2
 (29 5)  (425 485)  (425 485)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g3_5 input0_2
 (15 6)  (411 486)  (411 486)  routing T_8_30.sp4_v_t_8 <X> T_8_30.lc_trk_g1_5
 (16 6)  (412 486)  (412 486)  routing T_8_30.sp4_v_t_8 <X> T_8_30.lc_trk_g1_5
 (17 6)  (413 486)  (413 486)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_t_8 lc_trk_g1_5
 (26 6)  (422 486)  (422 486)  routing T_8_30.lc_trk_g2_5 <X> T_8_30.input0_3
 (9 7)  (405 487)  (405 487)  routing T_8_30.sp4_v_b_8 <X> T_8_30.sp4_v_t_41
 (10 7)  (406 487)  (406 487)  routing T_8_30.sp4_v_b_8 <X> T_8_30.sp4_v_t_41
 (22 7)  (418 487)  (418 487)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (419 487)  (419 487)  routing T_8_30.sp4_v_b_22 <X> T_8_30.lc_trk_g1_6
 (24 7)  (420 487)  (420 487)  routing T_8_30.sp4_v_b_22 <X> T_8_30.lc_trk_g1_6
 (28 7)  (424 487)  (424 487)  routing T_8_30.lc_trk_g2_5 <X> T_8_30.input0_3
 (29 7)  (425 487)  (425 487)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g2_5 input0_3
 (25 8)  (421 488)  (421 488)  routing T_8_30.sp4_h_r_42 <X> T_8_30.lc_trk_g2_2
 (28 8)  (424 488)  (424 488)  routing T_8_30.lc_trk_g2_7 <X> T_8_30.wire_bram/ram/WDATA_3
 (29 8)  (425 488)  (425 488)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_7 wire_bram/ram/WDATA_3
 (30 8)  (426 488)  (426 488)  routing T_8_30.lc_trk_g2_7 <X> T_8_30.wire_bram/ram/WDATA_3
 (14 9)  (410 489)  (410 489)  routing T_8_30.sp4_h_l_13 <X> T_8_30.lc_trk_g2_0
 (15 9)  (411 489)  (411 489)  routing T_8_30.sp4_h_l_13 <X> T_8_30.lc_trk_g2_0
 (16 9)  (412 489)  (412 489)  routing T_8_30.sp4_h_l_13 <X> T_8_30.lc_trk_g2_0
 (17 9)  (413 489)  (413 489)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_13 lc_trk_g2_0
 (22 9)  (418 489)  (418 489)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (419 489)  (419 489)  routing T_8_30.sp4_h_r_42 <X> T_8_30.lc_trk_g2_2
 (24 9)  (420 489)  (420 489)  routing T_8_30.sp4_h_r_42 <X> T_8_30.lc_trk_g2_2
 (25 9)  (421 489)  (421 489)  routing T_8_30.sp4_h_r_42 <X> T_8_30.lc_trk_g2_2
 (27 9)  (423 489)  (423 489)  routing T_8_30.lc_trk_g3_1 <X> T_8_30.input0_4
 (28 9)  (424 489)  (424 489)  routing T_8_30.lc_trk_g3_1 <X> T_8_30.input0_4
 (29 9)  (425 489)  (425 489)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g3_1 input0_4
 (30 9)  (426 489)  (426 489)  routing T_8_30.lc_trk_g2_7 <X> T_8_30.wire_bram/ram/WDATA_3
 (40 9)  (436 489)  (436 489)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_3 sp12_v_t_7
 (15 10)  (411 490)  (411 490)  routing T_8_30.sp4_h_l_16 <X> T_8_30.lc_trk_g2_5
 (16 10)  (412 490)  (412 490)  routing T_8_30.sp4_h_l_16 <X> T_8_30.lc_trk_g2_5
 (17 10)  (413 490)  (413 490)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (22 10)  (418 490)  (418 490)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_18 lc_trk_g2_7
 (23 10)  (419 490)  (419 490)  routing T_8_30.sp4_h_l_18 <X> T_8_30.lc_trk_g2_7
 (24 10)  (420 490)  (420 490)  routing T_8_30.sp4_h_l_18 <X> T_8_30.lc_trk_g2_7
 (35 10)  (431 490)  (431 490)  routing T_8_30.lc_trk_g1_6 <X> T_8_30.input2_5
 (18 11)  (414 491)  (414 491)  routing T_8_30.sp4_h_l_16 <X> T_8_30.lc_trk_g2_5
 (21 11)  (417 491)  (417 491)  routing T_8_30.sp4_h_l_18 <X> T_8_30.lc_trk_g2_7
 (29 11)  (425 491)  (425 491)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g0_1 input0_5
 (32 11)  (428 491)  (428 491)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g1_6 input2_5
 (34 11)  (430 491)  (430 491)  routing T_8_30.lc_trk_g1_6 <X> T_8_30.input2_5
 (35 11)  (431 491)  (431 491)  routing T_8_30.lc_trk_g1_6 <X> T_8_30.input2_5
 (15 12)  (411 492)  (411 492)  routing T_8_30.sp4_h_r_25 <X> T_8_30.lc_trk_g3_1
 (16 12)  (412 492)  (412 492)  routing T_8_30.sp4_h_r_25 <X> T_8_30.lc_trk_g3_1
 (17 12)  (413 492)  (413 492)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (35 12)  (431 492)  (431 492)  routing T_8_30.lc_trk_g3_7 <X> T_8_30.input2_6
 (14 13)  (410 493)  (410 493)  routing T_8_30.sp12_v_b_16 <X> T_8_30.lc_trk_g3_0
 (16 13)  (412 493)  (412 493)  routing T_8_30.sp12_v_b_16 <X> T_8_30.lc_trk_g3_0
 (17 13)  (413 493)  (413 493)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (18 13)  (414 493)  (414 493)  routing T_8_30.sp4_h_r_25 <X> T_8_30.lc_trk_g3_1
 (22 13)  (418 493)  (418 493)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (28 13)  (424 493)  (424 493)  routing T_8_30.lc_trk_g2_0 <X> T_8_30.input0_6
 (29 13)  (425 493)  (425 493)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g2_0 input0_6
 (32 13)  (428 493)  (428 493)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g3_7 input2_6
 (33 13)  (429 493)  (429 493)  routing T_8_30.lc_trk_g3_7 <X> T_8_30.input2_6
 (34 13)  (430 493)  (430 493)  routing T_8_30.lc_trk_g3_7 <X> T_8_30.input2_6
 (35 13)  (431 493)  (431 493)  routing T_8_30.lc_trk_g3_7 <X> T_8_30.input2_6
 (1 14)  (397 494)  (397 494)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (14 14)  (410 494)  (410 494)  routing T_8_30.sp4_h_r_36 <X> T_8_30.lc_trk_g3_4
 (15 14)  (411 494)  (411 494)  routing T_8_30.sp4_h_r_37 <X> T_8_30.lc_trk_g3_5
 (16 14)  (412 494)  (412 494)  routing T_8_30.sp4_h_r_37 <X> T_8_30.lc_trk_g3_5
 (17 14)  (413 494)  (413 494)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_37 lc_trk_g3_5
 (18 14)  (414 494)  (414 494)  routing T_8_30.sp4_h_r_37 <X> T_8_30.lc_trk_g3_5
 (22 14)  (418 494)  (418 494)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (26 14)  (422 494)  (422 494)  routing T_8_30.lc_trk_g3_4 <X> T_8_30.input0_7
 (0 15)  (396 495)  (396 495)  routing T_8_30.lc_trk_g1_5 <X> T_8_30.wire_bram/ram/WE
 (1 15)  (397 495)  (397 495)  routing T_8_30.lc_trk_g1_5 <X> T_8_30.wire_bram/ram/WE
 (15 15)  (411 495)  (411 495)  routing T_8_30.sp4_h_r_36 <X> T_8_30.lc_trk_g3_4
 (16 15)  (412 495)  (412 495)  routing T_8_30.sp4_h_r_36 <X> T_8_30.lc_trk_g3_4
 (17 15)  (413 495)  (413 495)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (27 15)  (423 495)  (423 495)  routing T_8_30.lc_trk_g3_4 <X> T_8_30.input0_7
 (28 15)  (424 495)  (424 495)  routing T_8_30.lc_trk_g3_4 <X> T_8_30.input0_7
 (29 15)  (425 495)  (425 495)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g3_4 input0_7
 (32 15)  (428 495)  (428 495)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g3_2 input2_7
 (33 15)  (429 495)  (429 495)  routing T_8_30.lc_trk_g3_2 <X> T_8_30.input2_7
 (34 15)  (430 495)  (430 495)  routing T_8_30.lc_trk_g3_2 <X> T_8_30.input2_7
 (35 15)  (431 495)  (431 495)  routing T_8_30.lc_trk_g3_2 <X> T_8_30.input2_7


LogicTile_9_30

 (5 2)  (443 482)  (443 482)  routing T_9_30.sp4_v_b_0 <X> T_9_30.sp4_h_l_37
 (9 2)  (447 482)  (447 482)  routing T_9_30.sp4_v_b_1 <X> T_9_30.sp4_h_l_36
 (11 6)  (449 486)  (449 486)  routing T_9_30.sp4_v_b_2 <X> T_9_30.sp4_v_t_40
 (12 7)  (450 487)  (450 487)  routing T_9_30.sp4_v_b_2 <X> T_9_30.sp4_v_t_40
 (10 10)  (448 490)  (448 490)  routing T_9_30.sp4_v_b_2 <X> T_9_30.sp4_h_l_42
 (11 10)  (449 490)  (449 490)  routing T_9_30.sp4_v_b_0 <X> T_9_30.sp4_v_t_45
 (13 10)  (451 490)  (451 490)  routing T_9_30.sp4_v_b_0 <X> T_9_30.sp4_v_t_45
 (4 14)  (442 494)  (442 494)  routing T_9_30.sp4_v_b_1 <X> T_9_30.sp4_v_t_44
 (6 14)  (444 494)  (444 494)  routing T_9_30.sp4_v_b_1 <X> T_9_30.sp4_v_t_44


LogicTile_10_30

 (9 2)  (501 482)  (501 482)  routing T_10_30.sp4_v_b_1 <X> T_10_30.sp4_h_l_36
 (4 3)  (496 483)  (496 483)  routing T_10_30.sp4_v_b_7 <X> T_10_30.sp4_h_l_37
 (13 7)  (505 487)  (505 487)  routing T_10_30.sp4_v_b_0 <X> T_10_30.sp4_h_l_40
 (9 10)  (501 490)  (501 490)  routing T_10_30.sp4_h_r_4 <X> T_10_30.sp4_h_l_42
 (10 10)  (502 490)  (502 490)  routing T_10_30.sp4_h_r_4 <X> T_10_30.sp4_h_l_42


LogicTile_12_30

 (11 3)  (611 483)  (611 483)  routing T_12_30.sp4_h_r_6 <X> T_12_30.sp4_h_l_39
 (13 3)  (613 483)  (613 483)  routing T_12_30.sp4_h_r_6 <X> T_12_30.sp4_h_l_39
 (6 4)  (606 484)  (606 484)  routing T_12_30.sp4_v_t_37 <X> T_12_30.sp4_v_b_3
 (5 5)  (605 485)  (605 485)  routing T_12_30.sp4_v_t_37 <X> T_12_30.sp4_v_b_3


LogicTile_13_30

 (3 4)  (657 484)  (657 484)  routing T_13_30.sp12_v_b_0 <X> T_13_30.sp12_h_r_0
 (3 5)  (657 485)  (657 485)  routing T_13_30.sp12_v_b_0 <X> T_13_30.sp12_h_r_0
 (17 5)  (671 485)  (671 485)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (16 7)  (670 487)  (670 487)  routing T_13_30.sp12_h_r_12 <X> T_13_30.lc_trk_g1_4
 (17 7)  (671 487)  (671 487)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (27 8)  (681 488)  (681 488)  routing T_13_30.lc_trk_g1_0 <X> T_13_30.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 488)  (683 488)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (685 488)  (685 488)  routing T_13_30.lc_trk_g1_4 <X> T_13_30.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 488)  (686 488)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (688 488)  (688 488)  routing T_13_30.lc_trk_g1_4 <X> T_13_30.wire_logic_cluster/lc_4/in_3
 (37 8)  (691 488)  (691 488)  LC_4 Logic Functioning bit
 (39 8)  (693 488)  (693 488)  LC_4 Logic Functioning bit
 (51 8)  (705 488)  (705 488)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (37 9)  (691 489)  (691 489)  LC_4 Logic Functioning bit
 (39 9)  (693 489)  (693 489)  LC_4 Logic Functioning bit
 (4 12)  (658 492)  (658 492)  routing T_13_30.sp4_v_t_36 <X> T_13_30.sp4_v_b_9
 (6 12)  (660 492)  (660 492)  routing T_13_30.sp4_v_t_36 <X> T_13_30.sp4_v_b_9


LogicTile_14_30

 (13 1)  (721 481)  (721 481)  routing T_14_30.sp4_v_t_44 <X> T_14_30.sp4_h_r_2
 (3 4)  (711 484)  (711 484)  routing T_14_30.sp12_v_b_0 <X> T_14_30.sp12_h_r_0
 (11 4)  (719 484)  (719 484)  routing T_14_30.sp4_v_t_44 <X> T_14_30.sp4_v_b_5
 (13 4)  (721 484)  (721 484)  routing T_14_30.sp4_v_t_44 <X> T_14_30.sp4_v_b_5
 (3 5)  (711 485)  (711 485)  routing T_14_30.sp12_v_b_0 <X> T_14_30.sp12_h_r_0
 (8 6)  (716 486)  (716 486)  routing T_14_30.sp4_h_r_4 <X> T_14_30.sp4_h_l_41
 (10 13)  (718 493)  (718 493)  routing T_14_30.sp4_h_r_5 <X> T_14_30.sp4_v_b_10


LogicTile_15_30

 (2 0)  (764 480)  (764 480)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_16_30

 (4 6)  (820 486)  (820 486)  routing T_16_30.sp4_h_r_3 <X> T_16_30.sp4_v_t_38
 (5 7)  (821 487)  (821 487)  routing T_16_30.sp4_h_r_3 <X> T_16_30.sp4_v_t_38
 (4 11)  (820 491)  (820 491)  routing T_16_30.sp4_v_b_1 <X> T_16_30.sp4_h_l_43


LogicTile_17_30

 (19 15)  (893 495)  (893 495)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_18_30

 (11 1)  (939 481)  (939 481)  routing T_18_30.sp4_h_l_39 <X> T_18_30.sp4_h_r_2
 (10 6)  (938 486)  (938 486)  routing T_18_30.sp4_v_b_11 <X> T_18_30.sp4_h_l_41
 (11 8)  (939 488)  (939 488)  routing T_18_30.sp4_h_l_39 <X> T_18_30.sp4_v_b_8
 (13 8)  (941 488)  (941 488)  routing T_18_30.sp4_h_l_39 <X> T_18_30.sp4_v_b_8
 (12 9)  (940 489)  (940 489)  routing T_18_30.sp4_h_l_39 <X> T_18_30.sp4_v_b_8


LogicTile_19_30

 (3 2)  (985 482)  (985 482)  routing T_19_30.sp12_h_r_0 <X> T_19_30.sp12_h_l_23
 (3 3)  (985 483)  (985 483)  routing T_19_30.sp12_h_r_0 <X> T_19_30.sp12_h_l_23


LogicTile_20_30

 (3 4)  (1039 484)  (1039 484)  routing T_20_30.sp12_v_b_0 <X> T_20_30.sp12_h_r_0
 (3 5)  (1039 485)  (1039 485)  routing T_20_30.sp12_v_b_0 <X> T_20_30.sp12_h_r_0


LogicTile_21_30

 (6 4)  (1096 484)  (1096 484)  routing T_21_30.sp4_v_t_37 <X> T_21_30.sp4_v_b_3
 (5 5)  (1095 485)  (1095 485)  routing T_21_30.sp4_v_t_37 <X> T_21_30.sp4_v_b_3


LogicTile_22_30

 (12 0)  (1156 480)  (1156 480)  routing T_22_30.sp4_v_b_8 <X> T_22_30.sp4_h_r_2
 (13 0)  (1157 480)  (1157 480)  routing T_22_30.sp4_h_l_39 <X> T_22_30.sp4_v_b_2
 (11 1)  (1155 481)  (1155 481)  routing T_22_30.sp4_v_b_8 <X> T_22_30.sp4_h_r_2
 (12 1)  (1156 481)  (1156 481)  routing T_22_30.sp4_h_l_39 <X> T_22_30.sp4_v_b_2
 (13 1)  (1157 481)  (1157 481)  routing T_22_30.sp4_v_b_8 <X> T_22_30.sp4_h_r_2
 (12 4)  (1156 484)  (1156 484)  routing T_22_30.sp4_v_b_11 <X> T_22_30.sp4_h_r_5
 (11 5)  (1155 485)  (1155 485)  routing T_22_30.sp4_v_b_11 <X> T_22_30.sp4_h_r_5
 (13 5)  (1157 485)  (1157 485)  routing T_22_30.sp4_v_b_11 <X> T_22_30.sp4_h_r_5
 (5 8)  (1149 488)  (1149 488)  routing T_22_30.sp4_v_b_0 <X> T_22_30.sp4_h_r_6
 (4 9)  (1148 489)  (1148 489)  routing T_22_30.sp4_v_b_0 <X> T_22_30.sp4_h_r_6
 (6 9)  (1150 489)  (1150 489)  routing T_22_30.sp4_v_b_0 <X> T_22_30.sp4_h_r_6
 (19 15)  (1163 495)  (1163 495)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_23_30

 (3 0)  (1201 480)  (1201 480)  routing T_23_30.sp12_h_r_0 <X> T_23_30.sp12_v_b_0
 (31 0)  (1229 480)  (1229 480)  routing T_23_30.lc_trk_g3_6 <X> T_23_30.wire_logic_cluster/lc_0/in_3
 (32 0)  (1230 480)  (1230 480)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (1231 480)  (1231 480)  routing T_23_30.lc_trk_g3_6 <X> T_23_30.wire_logic_cluster/lc_0/in_3
 (34 0)  (1232 480)  (1232 480)  routing T_23_30.lc_trk_g3_6 <X> T_23_30.wire_logic_cluster/lc_0/in_3
 (40 0)  (1238 480)  (1238 480)  LC_0 Logic Functioning bit
 (41 0)  (1239 480)  (1239 480)  LC_0 Logic Functioning bit
 (42 0)  (1240 480)  (1240 480)  LC_0 Logic Functioning bit
 (43 0)  (1241 480)  (1241 480)  LC_0 Logic Functioning bit
 (3 1)  (1201 481)  (1201 481)  routing T_23_30.sp12_h_r_0 <X> T_23_30.sp12_v_b_0
 (31 1)  (1229 481)  (1229 481)  routing T_23_30.lc_trk_g3_6 <X> T_23_30.wire_logic_cluster/lc_0/in_3
 (40 1)  (1238 481)  (1238 481)  LC_0 Logic Functioning bit
 (41 1)  (1239 481)  (1239 481)  LC_0 Logic Functioning bit
 (42 1)  (1240 481)  (1240 481)  LC_0 Logic Functioning bit
 (43 1)  (1241 481)  (1241 481)  LC_0 Logic Functioning bit
 (46 1)  (1244 481)  (1244 481)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (3 2)  (1201 482)  (1201 482)  routing T_23_30.sp12_h_r_0 <X> T_23_30.sp12_h_l_23
 (3 3)  (1201 483)  (1201 483)  routing T_23_30.sp12_h_r_0 <X> T_23_30.sp12_h_l_23
 (8 8)  (1206 488)  (1206 488)  routing T_23_30.sp4_v_b_7 <X> T_23_30.sp4_h_r_7
 (9 8)  (1207 488)  (1207 488)  routing T_23_30.sp4_v_b_7 <X> T_23_30.sp4_h_r_7
 (4 10)  (1202 490)  (1202 490)  routing T_23_30.sp4_h_r_0 <X> T_23_30.sp4_v_t_43
 (6 10)  (1204 490)  (1204 490)  routing T_23_30.sp4_h_r_0 <X> T_23_30.sp4_v_t_43
 (5 11)  (1203 491)  (1203 491)  routing T_23_30.sp4_h_r_0 <X> T_23_30.sp4_v_t_43
 (25 14)  (1223 494)  (1223 494)  routing T_23_30.sp12_v_b_6 <X> T_23_30.lc_trk_g3_6
 (22 15)  (1220 495)  (1220 495)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_6 lc_trk_g3_6
 (24 15)  (1222 495)  (1222 495)  routing T_23_30.sp12_v_b_6 <X> T_23_30.lc_trk_g3_6
 (25 15)  (1223 495)  (1223 495)  routing T_23_30.sp12_v_b_6 <X> T_23_30.lc_trk_g3_6


LogicTile_24_30

 (15 1)  (1267 481)  (1267 481)  routing T_24_30.sp4_v_t_5 <X> T_24_30.lc_trk_g0_0
 (16 1)  (1268 481)  (1268 481)  routing T_24_30.sp4_v_t_5 <X> T_24_30.lc_trk_g0_0
 (17 1)  (1269 481)  (1269 481)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (4 2)  (1256 482)  (1256 482)  routing T_24_30.sp4_v_b_0 <X> T_24_30.sp4_v_t_37
 (19 2)  (1271 482)  (1271 482)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (25 2)  (1277 482)  (1277 482)  routing T_24_30.sp4_h_r_14 <X> T_24_30.lc_trk_g0_6
 (22 3)  (1274 483)  (1274 483)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (1275 483)  (1275 483)  routing T_24_30.sp4_h_r_14 <X> T_24_30.lc_trk_g0_6
 (24 3)  (1276 483)  (1276 483)  routing T_24_30.sp4_h_r_14 <X> T_24_30.lc_trk_g0_6
 (29 10)  (1281 490)  (1281 490)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (1283 490)  (1283 490)  routing T_24_30.lc_trk_g3_7 <X> T_24_30.wire_logic_cluster/lc_5/in_3
 (32 10)  (1284 490)  (1284 490)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (1285 490)  (1285 490)  routing T_24_30.lc_trk_g3_7 <X> T_24_30.wire_logic_cluster/lc_5/in_3
 (34 10)  (1286 490)  (1286 490)  routing T_24_30.lc_trk_g3_7 <X> T_24_30.wire_logic_cluster/lc_5/in_3
 (36 10)  (1288 490)  (1288 490)  LC_5 Logic Functioning bit
 (38 10)  (1290 490)  (1290 490)  LC_5 Logic Functioning bit
 (31 11)  (1283 491)  (1283 491)  routing T_24_30.lc_trk_g3_7 <X> T_24_30.wire_logic_cluster/lc_5/in_3
 (36 11)  (1288 491)  (1288 491)  LC_5 Logic Functioning bit
 (38 11)  (1290 491)  (1290 491)  LC_5 Logic Functioning bit
 (53 11)  (1305 491)  (1305 491)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (22 14)  (1274 494)  (1274 494)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (29 14)  (1281 494)  (1281 494)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (1283 494)  (1283 494)  routing T_24_30.lc_trk_g0_6 <X> T_24_30.wire_logic_cluster/lc_7/in_3
 (32 14)  (1284 494)  (1284 494)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (1288 494)  (1288 494)  LC_7 Logic Functioning bit
 (38 14)  (1290 494)  (1290 494)  LC_7 Logic Functioning bit
 (31 15)  (1283 495)  (1283 495)  routing T_24_30.lc_trk_g0_6 <X> T_24_30.wire_logic_cluster/lc_7/in_3
 (36 15)  (1288 495)  (1288 495)  LC_7 Logic Functioning bit
 (38 15)  (1290 495)  (1290 495)  LC_7 Logic Functioning bit


RAM_Tile_25_30

 (7 0)  (1313 480)  (1313 480)  Ram config bit: MEMT_bram_cbit_1

 (0 2)  (1306 482)  (1306 482)  routing T_25_30.glb_netwk_6 <X> T_25_30.wire_bram/ram/WCLK
 (1 2)  (1307 482)  (1307 482)  routing T_25_30.glb_netwk_6 <X> T_25_30.wire_bram/ram/WCLK
 (2 2)  (1308 482)  (1308 482)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 482)  (1313 482)  Ram config bit: MEMT_bram_cbit_3

 (0 4)  (1306 484)  (1306 484)  routing T_25_30.lc_trk_g3_3 <X> T_25_30.wire_bram/ram/WCLKE
 (1 4)  (1307 484)  (1307 484)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_bram/ram/WCLKE
 (28 4)  (1334 484)  (1334 484)  routing T_25_30.lc_trk_g2_7 <X> T_25_30.wire_bram/ram/WDATA_5
 (29 4)  (1335 484)  (1335 484)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g2_7 wire_bram/ram/WDATA_5
 (30 4)  (1336 484)  (1336 484)  routing T_25_30.lc_trk_g2_7 <X> T_25_30.wire_bram/ram/WDATA_5
 (37 4)  (1343 484)  (1343 484)  Enable bit of Mux _out_links/OutMux5_2 => wire_bram/ram/RDATA_5 sp12_h_r_12
 (0 5)  (1306 485)  (1306 485)  routing T_25_30.lc_trk_g3_3 <X> T_25_30.wire_bram/ram/WCLKE
 (1 5)  (1307 485)  (1307 485)  routing T_25_30.lc_trk_g3_3 <X> T_25_30.wire_bram/ram/WCLKE
 (7 5)  (1313 485)  (1313 485)  Cascade bit: MEMT_LC03_inmux00_bram_cbit_4

 (30 5)  (1336 485)  (1336 485)  routing T_25_30.lc_trk_g2_7 <X> T_25_30.wire_bram/ram/WDATA_5
 (40 5)  (1346 485)  (1346 485)  Enable bit of Mux _out_links/OutMux4_2 => wire_bram/ram/RDATA_5 sp12_v_t_19
 (3 7)  (1309 487)  (1309 487)  routing T_25_30.sp12_h_l_23 <X> T_25_30.sp12_v_t_23
 (5 7)  (1311 487)  (1311 487)  routing T_25_30.sp4_h_l_38 <X> T_25_30.sp4_v_t_38
 (7 7)  (1313 487)  (1313 487)  Cascade bit: MEMT_LC03_inmux00_bram_cbit_6

 (9 7)  (1315 487)  (1315 487)  routing T_25_30.sp4_v_b_8 <X> T_25_30.sp4_v_t_41
 (10 7)  (1316 487)  (1316 487)  routing T_25_30.sp4_v_b_8 <X> T_25_30.sp4_v_t_41
 (22 10)  (1328 490)  (1328 490)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_18 lc_trk_g2_7
 (23 10)  (1329 490)  (1329 490)  routing T_25_30.sp4_h_l_18 <X> T_25_30.lc_trk_g2_7
 (24 10)  (1330 490)  (1330 490)  routing T_25_30.sp4_h_l_18 <X> T_25_30.lc_trk_g2_7
 (8 11)  (1314 491)  (1314 491)  routing T_25_30.sp4_h_r_1 <X> T_25_30.sp4_v_t_42
 (9 11)  (1315 491)  (1315 491)  routing T_25_30.sp4_h_r_1 <X> T_25_30.sp4_v_t_42
 (10 11)  (1316 491)  (1316 491)  routing T_25_30.sp4_h_r_1 <X> T_25_30.sp4_v_t_42
 (21 11)  (1327 491)  (1327 491)  routing T_25_30.sp4_h_l_18 <X> T_25_30.lc_trk_g2_7
 (14 12)  (1320 492)  (1320 492)  routing T_25_30.sp4_h_l_29 <X> T_25_30.lc_trk_g3_0
 (21 12)  (1327 492)  (1327 492)  routing T_25_30.sp4_h_l_30 <X> T_25_30.lc_trk_g3_3
 (22 12)  (1328 492)  (1328 492)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_l_30 lc_trk_g3_3
 (23 12)  (1329 492)  (1329 492)  routing T_25_30.sp4_h_l_30 <X> T_25_30.lc_trk_g3_3
 (24 12)  (1330 492)  (1330 492)  routing T_25_30.sp4_h_l_30 <X> T_25_30.lc_trk_g3_3
 (27 12)  (1333 492)  (1333 492)  routing T_25_30.lc_trk_g3_0 <X> T_25_30.wire_bram/ram/WDATA_1
 (28 12)  (1334 492)  (1334 492)  routing T_25_30.lc_trk_g3_0 <X> T_25_30.wire_bram/ram/WDATA_1
 (29 12)  (1335 492)  (1335 492)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g3_0 wire_bram/ram/WDATA_1
 (37 12)  (1343 492)  (1343 492)  Enable bit of Mux _out_links/OutMux4_6 => wire_bram/ram/RDATA_1 sp12_h_l_3
 (14 13)  (1320 493)  (1320 493)  routing T_25_30.sp4_h_l_29 <X> T_25_30.lc_trk_g3_0
 (15 13)  (1321 493)  (1321 493)  routing T_25_30.sp4_h_l_29 <X> T_25_30.lc_trk_g3_0
 (16 13)  (1322 493)  (1322 493)  routing T_25_30.sp4_h_l_29 <X> T_25_30.lc_trk_g3_0
 (17 13)  (1323 493)  (1323 493)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_29 lc_trk_g3_0
 (21 13)  (1327 493)  (1327 493)  routing T_25_30.sp4_h_l_30 <X> T_25_30.lc_trk_g3_3
 (0 14)  (1306 494)  (1306 494)  routing T_25_30.lc_trk_g3_5 <X> T_25_30.wire_bram/ram/WE
 (1 14)  (1307 494)  (1307 494)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (15 14)  (1321 494)  (1321 494)  routing T_25_30.sp4_v_b_45 <X> T_25_30.lc_trk_g3_5
 (16 14)  (1322 494)  (1322 494)  routing T_25_30.sp4_v_b_45 <X> T_25_30.lc_trk_g3_5
 (17 14)  (1323 494)  (1323 494)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_45 lc_trk_g3_5
 (0 15)  (1306 495)  (1306 495)  routing T_25_30.lc_trk_g3_5 <X> T_25_30.wire_bram/ram/WE
 (1 15)  (1307 495)  (1307 495)  routing T_25_30.lc_trk_g3_5 <X> T_25_30.wire_bram/ram/WE


LogicTile_26_30

 (8 0)  (1356 480)  (1356 480)  routing T_26_30.sp4_v_b_1 <X> T_26_30.sp4_h_r_1
 (9 0)  (1357 480)  (1357 480)  routing T_26_30.sp4_v_b_1 <X> T_26_30.sp4_h_r_1
 (25 0)  (1373 480)  (1373 480)  routing T_26_30.sp4_v_b_2 <X> T_26_30.lc_trk_g0_2
 (22 1)  (1370 481)  (1370 481)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (1371 481)  (1371 481)  routing T_26_30.sp4_v_b_2 <X> T_26_30.lc_trk_g0_2
 (12 3)  (1360 483)  (1360 483)  routing T_26_30.sp4_h_l_39 <X> T_26_30.sp4_v_t_39
 (3 5)  (1351 485)  (1351 485)  routing T_26_30.sp12_h_l_23 <X> T_26_30.sp12_h_r_0
 (4 6)  (1352 486)  (1352 486)  routing T_26_30.sp4_v_b_3 <X> T_26_30.sp4_v_t_38
 (19 6)  (1367 486)  (1367 486)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (11 10)  (1359 490)  (1359 490)  routing T_26_30.sp4_v_b_0 <X> T_26_30.sp4_v_t_45
 (13 10)  (1361 490)  (1361 490)  routing T_26_30.sp4_v_b_0 <X> T_26_30.sp4_v_t_45
 (19 11)  (1367 491)  (1367 491)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22
 (31 12)  (1379 492)  (1379 492)  routing T_26_30.lc_trk_g3_6 <X> T_26_30.wire_logic_cluster/lc_6/in_3
 (32 12)  (1380 492)  (1380 492)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (1381 492)  (1381 492)  routing T_26_30.lc_trk_g3_6 <X> T_26_30.wire_logic_cluster/lc_6/in_3
 (34 12)  (1382 492)  (1382 492)  routing T_26_30.lc_trk_g3_6 <X> T_26_30.wire_logic_cluster/lc_6/in_3
 (37 12)  (1385 492)  (1385 492)  LC_6 Logic Functioning bit
 (39 12)  (1387 492)  (1387 492)  LC_6 Logic Functioning bit
 (19 13)  (1367 493)  (1367 493)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (26 13)  (1374 493)  (1374 493)  routing T_26_30.lc_trk_g0_2 <X> T_26_30.wire_logic_cluster/lc_6/in_0
 (29 13)  (1377 493)  (1377 493)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (1379 493)  (1379 493)  routing T_26_30.lc_trk_g3_6 <X> T_26_30.wire_logic_cluster/lc_6/in_3
 (36 13)  (1384 493)  (1384 493)  LC_6 Logic Functioning bit
 (38 13)  (1386 493)  (1386 493)  LC_6 Logic Functioning bit
 (53 13)  (1401 493)  (1401 493)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (13 14)  (1361 494)  (1361 494)  routing T_26_30.sp4_v_b_11 <X> T_26_30.sp4_v_t_46
 (25 14)  (1373 494)  (1373 494)  routing T_26_30.bnl_op_6 <X> T_26_30.lc_trk_g3_6
 (22 15)  (1370 495)  (1370 495)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (1373 495)  (1373 495)  routing T_26_30.bnl_op_6 <X> T_26_30.lc_trk_g3_6


LogicTile_27_30

 (3 3)  (1405 483)  (1405 483)  routing T_27_30.sp12_v_b_0 <X> T_27_30.sp12_h_l_23
 (5 3)  (1407 483)  (1407 483)  routing T_27_30.sp4_h_l_37 <X> T_27_30.sp4_v_t_37
 (5 4)  (1407 484)  (1407 484)  routing T_27_30.sp4_h_l_37 <X> T_27_30.sp4_h_r_3
 (4 5)  (1406 485)  (1406 485)  routing T_27_30.sp4_h_l_37 <X> T_27_30.sp4_h_r_3
 (5 6)  (1407 486)  (1407 486)  routing T_27_30.sp4_v_b_3 <X> T_27_30.sp4_h_l_38
 (11 6)  (1413 486)  (1413 486)  routing T_27_30.sp4_h_l_37 <X> T_27_30.sp4_v_t_40


LogicTile_30_30

 (6 10)  (1570 490)  (1570 490)  routing T_30_30.sp4_h_l_36 <X> T_30_30.sp4_v_t_43


LogicTile_31_30

 (5 8)  (1623 488)  (1623 488)  routing T_31_30.sp4_h_l_38 <X> T_31_30.sp4_h_r_6
 (4 9)  (1622 489)  (1622 489)  routing T_31_30.sp4_h_l_38 <X> T_31_30.sp4_h_r_6


IO_Tile_33_30

 (13 13)  (1739 493)  (1739 493)  routing T_33_30.span4_horz_19 <X> T_33_30.span4_vert_b_3
 (14 13)  (1740 493)  (1740 493)  routing T_33_30.span4_horz_19 <X> T_33_30.span4_vert_b_3


LogicTile_4_29

 (9 3)  (189 467)  (189 467)  routing T_4_29.sp4_v_b_1 <X> T_4_29.sp4_v_t_36


RAM_Tile_8_29

 (21 0)  (417 464)  (417 464)  routing T_8_29.sp4_v_b_11 <X> T_8_29.lc_trk_g0_3
 (22 0)  (418 464)  (418 464)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (419 464)  (419 464)  routing T_8_29.sp4_v_b_11 <X> T_8_29.lc_trk_g0_3
 (26 0)  (422 464)  (422 464)  routing T_8_29.lc_trk_g1_7 <X> T_8_29.input0_0
 (7 1)  (403 465)  (403 465)  Ram config bit: MEMB_Power_Up_Control

 (21 1)  (417 465)  (417 465)  routing T_8_29.sp4_v_b_11 <X> T_8_29.lc_trk_g0_3
 (26 1)  (422 465)  (422 465)  routing T_8_29.lc_trk_g1_7 <X> T_8_29.input0_0
 (27 1)  (423 465)  (423 465)  routing T_8_29.lc_trk_g1_7 <X> T_8_29.input0_0
 (29 1)  (425 465)  (425 465)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g1_7 input0_0
 (0 2)  (396 466)  (396 466)  routing T_8_29.glb_netwk_6 <X> T_8_29.wire_bram/ram/RCLK
 (1 2)  (397 466)  (397 466)  routing T_8_29.glb_netwk_6 <X> T_8_29.wire_bram/ram/RCLK
 (2 2)  (398 466)  (398 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (14 2)  (410 466)  (410 466)  routing T_8_29.sp4_v_b_4 <X> T_8_29.lc_trk_g0_4
 (9 3)  (405 467)  (405 467)  routing T_8_29.sp4_v_b_1 <X> T_8_29.sp4_v_t_36
 (16 3)  (412 467)  (412 467)  routing T_8_29.sp4_v_b_4 <X> T_8_29.lc_trk_g0_4
 (17 3)  (413 467)  (413 467)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (27 3)  (423 467)  (423 467)  routing T_8_29.lc_trk_g3_0 <X> T_8_29.input0_1
 (28 3)  (424 467)  (424 467)  routing T_8_29.lc_trk_g3_0 <X> T_8_29.input0_1
 (29 3)  (425 467)  (425 467)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g3_0 input0_1
 (22 4)  (418 468)  (418 468)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (26 4)  (422 468)  (422 468)  routing T_8_29.lc_trk_g1_5 <X> T_8_29.input0_2
 (21 5)  (417 469)  (417 469)  routing T_8_29.sp4_r_v_b_27 <X> T_8_29.lc_trk_g1_3
 (22 5)  (418 469)  (418 469)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (27 5)  (423 469)  (423 469)  routing T_8_29.lc_trk_g1_5 <X> T_8_29.input0_2
 (29 5)  (425 469)  (425 469)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g1_5 input0_2
 (15 6)  (411 470)  (411 470)  routing T_8_29.sp4_v_t_8 <X> T_8_29.lc_trk_g1_5
 (16 6)  (412 470)  (412 470)  routing T_8_29.sp4_v_t_8 <X> T_8_29.lc_trk_g1_5
 (17 6)  (413 470)  (413 470)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_t_8 lc_trk_g1_5
 (21 6)  (417 470)  (417 470)  routing T_8_29.sp4_v_b_7 <X> T_8_29.lc_trk_g1_7
 (22 6)  (418 470)  (418 470)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (419 470)  (419 470)  routing T_8_29.sp4_v_b_7 <X> T_8_29.lc_trk_g1_7
 (16 7)  (412 471)  (412 471)  routing T_8_29.sp12_h_r_12 <X> T_8_29.lc_trk_g1_4
 (17 7)  (413 471)  (413 471)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (26 7)  (422 471)  (422 471)  routing T_8_29.lc_trk_g0_3 <X> T_8_29.input0_3
 (29 7)  (425 471)  (425 471)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g0_3 input0_3
 (22 8)  (418 472)  (418 472)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (27 8)  (423 472)  (423 472)  routing T_8_29.lc_trk_g3_2 <X> T_8_29.wire_bram/ram/WDATA_11
 (28 8)  (424 472)  (424 472)  routing T_8_29.lc_trk_g3_2 <X> T_8_29.wire_bram/ram/WDATA_11
 (29 8)  (425 472)  (425 472)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_2 wire_bram/ram/WDATA_11
 (22 9)  (418 473)  (418 473)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (26 9)  (422 473)  (422 473)  routing T_8_29.lc_trk_g3_3 <X> T_8_29.input0_4
 (27 9)  (423 473)  (423 473)  routing T_8_29.lc_trk_g3_3 <X> T_8_29.input0_4
 (28 9)  (424 473)  (424 473)  routing T_8_29.lc_trk_g3_3 <X> T_8_29.input0_4
 (29 9)  (425 473)  (425 473)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g3_3 input0_4
 (30 9)  (426 473)  (426 473)  routing T_8_29.lc_trk_g3_2 <X> T_8_29.wire_bram/ram/WDATA_11
 (38 9)  (434 473)  (434 473)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_11 sp12_h_l_15
 (26 10)  (422 474)  (422 474)  routing T_8_29.lc_trk_g1_4 <X> T_8_29.input0_5
 (9 11)  (405 475)  (405 475)  routing T_8_29.sp4_v_b_11 <X> T_8_29.sp4_v_t_42
 (10 11)  (406 475)  (406 475)  routing T_8_29.sp4_v_b_11 <X> T_8_29.sp4_v_t_42
 (27 11)  (423 475)  (423 475)  routing T_8_29.lc_trk_g1_4 <X> T_8_29.input0_5
 (29 11)  (425 475)  (425 475)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g1_4 input0_5
 (32 11)  (428 475)  (428 475)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g2_3 input2_5
 (33 11)  (429 475)  (429 475)  routing T_8_29.lc_trk_g2_3 <X> T_8_29.input2_5
 (35 11)  (431 475)  (431 475)  routing T_8_29.lc_trk_g2_3 <X> T_8_29.input2_5
 (14 12)  (410 476)  (410 476)  routing T_8_29.sp4_v_t_13 <X> T_8_29.lc_trk_g3_0
 (21 12)  (417 476)  (417 476)  routing T_8_29.sp4_h_r_43 <X> T_8_29.lc_trk_g3_3
 (22 12)  (418 476)  (418 476)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (419 476)  (419 476)  routing T_8_29.sp4_h_r_43 <X> T_8_29.lc_trk_g3_3
 (24 12)  (420 476)  (420 476)  routing T_8_29.sp4_h_r_43 <X> T_8_29.lc_trk_g3_3
 (16 13)  (412 477)  (412 477)  routing T_8_29.sp4_v_t_13 <X> T_8_29.lc_trk_g3_0
 (17 13)  (413 477)  (413 477)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_13 lc_trk_g3_0
 (21 13)  (417 477)  (417 477)  routing T_8_29.sp4_h_r_43 <X> T_8_29.lc_trk_g3_3
 (22 13)  (418 477)  (418 477)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (422 477)  (422 477)  routing T_8_29.lc_trk_g1_3 <X> T_8_29.input0_6
 (27 13)  (423 477)  (423 477)  routing T_8_29.lc_trk_g1_3 <X> T_8_29.input0_6
 (29 13)  (425 477)  (425 477)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g1_3 input0_6
 (32 13)  (428 477)  (428 477)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g2_2 input2_6
 (33 13)  (429 477)  (429 477)  routing T_8_29.lc_trk_g2_2 <X> T_8_29.input2_6
 (35 13)  (431 477)  (431 477)  routing T_8_29.lc_trk_g2_2 <X> T_8_29.input2_6
 (1 14)  (397 478)  (397 478)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/RE
 (26 14)  (422 478)  (422 478)  routing T_8_29.lc_trk_g3_6 <X> T_8_29.input0_7
 (1 15)  (397 479)  (397 479)  routing T_8_29.lc_trk_g0_4 <X> T_8_29.wire_bram/ram/RE
 (22 15)  (418 479)  (418 479)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_l_19 lc_trk_g3_6
 (23 15)  (419 479)  (419 479)  routing T_8_29.sp4_h_l_19 <X> T_8_29.lc_trk_g3_6
 (24 15)  (420 479)  (420 479)  routing T_8_29.sp4_h_l_19 <X> T_8_29.lc_trk_g3_6
 (25 15)  (421 479)  (421 479)  routing T_8_29.sp4_h_l_19 <X> T_8_29.lc_trk_g3_6
 (26 15)  (422 479)  (422 479)  routing T_8_29.lc_trk_g3_6 <X> T_8_29.input0_7
 (27 15)  (423 479)  (423 479)  routing T_8_29.lc_trk_g3_6 <X> T_8_29.input0_7
 (28 15)  (424 479)  (424 479)  routing T_8_29.lc_trk_g3_6 <X> T_8_29.input0_7
 (29 15)  (425 479)  (425 479)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g3_6 input0_7
 (32 15)  (428 479)  (428 479)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g1_2 input2_7
 (34 15)  (430 479)  (430 479)  routing T_8_29.lc_trk_g1_2 <X> T_8_29.input2_7
 (35 15)  (431 479)  (431 479)  routing T_8_29.lc_trk_g1_2 <X> T_8_29.input2_7


LogicTile_9_29

 (8 3)  (446 467)  (446 467)  routing T_9_29.sp4_v_b_10 <X> T_9_29.sp4_v_t_36
 (10 3)  (448 467)  (448 467)  routing T_9_29.sp4_v_b_10 <X> T_9_29.sp4_v_t_36
 (19 3)  (457 467)  (457 467)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3
 (11 6)  (449 470)  (449 470)  routing T_9_29.sp4_v_b_2 <X> T_9_29.sp4_v_t_40
 (12 7)  (450 471)  (450 471)  routing T_9_29.sp4_v_b_2 <X> T_9_29.sp4_v_t_40
 (4 10)  (442 474)  (442 474)  routing T_9_29.sp4_v_b_6 <X> T_9_29.sp4_v_t_43
 (5 10)  (443 474)  (443 474)  routing T_9_29.sp4_v_b_6 <X> T_9_29.sp4_h_l_43
 (13 14)  (451 478)  (451 478)  routing T_9_29.sp4_v_b_11 <X> T_9_29.sp4_v_t_46
 (8 15)  (446 479)  (446 479)  routing T_9_29.sp4_v_b_7 <X> T_9_29.sp4_v_t_47
 (10 15)  (448 479)  (448 479)  routing T_9_29.sp4_v_b_7 <X> T_9_29.sp4_v_t_47


LogicTile_10_29

 (19 0)  (511 464)  (511 464)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (19 1)  (511 465)  (511 465)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (19 7)  (511 471)  (511 471)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18
 (4 11)  (496 475)  (496 475)  routing T_10_29.sp4_h_r_10 <X> T_10_29.sp4_h_l_43
 (6 11)  (498 475)  (498 475)  routing T_10_29.sp4_h_r_10 <X> T_10_29.sp4_h_l_43


LogicTile_12_29

 (3 5)  (603 469)  (603 469)  routing T_12_29.sp12_h_l_23 <X> T_12_29.sp12_h_r_0


LogicTile_14_29

 (8 1)  (716 465)  (716 465)  routing T_14_29.sp4_h_r_1 <X> T_14_29.sp4_v_b_1
 (3 3)  (711 467)  (711 467)  routing T_14_29.sp12_v_b_0 <X> T_14_29.sp12_h_l_23
 (9 3)  (717 467)  (717 467)  routing T_14_29.sp4_v_b_5 <X> T_14_29.sp4_v_t_36
 (10 3)  (718 467)  (718 467)  routing T_14_29.sp4_v_b_5 <X> T_14_29.sp4_v_t_36
 (10 14)  (718 478)  (718 478)  routing T_14_29.sp4_v_b_5 <X> T_14_29.sp4_h_l_47


LogicTile_15_29

 (19 13)  (781 477)  (781 477)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_16_29

 (19 1)  (835 465)  (835 465)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1


LogicTile_20_29

 (8 11)  (1044 475)  (1044 475)  routing T_20_29.sp4_v_b_4 <X> T_20_29.sp4_v_t_42
 (10 11)  (1046 475)  (1046 475)  routing T_20_29.sp4_v_b_4 <X> T_20_29.sp4_v_t_42


LogicTile_21_29

 (8 5)  (1098 469)  (1098 469)  routing T_21_29.sp4_v_t_36 <X> T_21_29.sp4_v_b_4
 (10 5)  (1100 469)  (1100 469)  routing T_21_29.sp4_v_t_36 <X> T_21_29.sp4_v_b_4


LogicTile_22_29

 (15 6)  (1159 470)  (1159 470)  routing T_22_29.sp4_v_b_21 <X> T_22_29.lc_trk_g1_5
 (16 6)  (1160 470)  (1160 470)  routing T_22_29.sp4_v_b_21 <X> T_22_29.lc_trk_g1_5
 (17 6)  (1161 470)  (1161 470)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (21 6)  (1165 470)  (1165 470)  routing T_22_29.sp4_v_b_15 <X> T_22_29.lc_trk_g1_7
 (22 6)  (1166 470)  (1166 470)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (1167 470)  (1167 470)  routing T_22_29.sp4_v_b_15 <X> T_22_29.lc_trk_g1_7
 (27 6)  (1171 470)  (1171 470)  routing T_22_29.lc_trk_g1_7 <X> T_22_29.wire_logic_cluster/lc_3/in_1
 (29 6)  (1173 470)  (1173 470)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (1174 470)  (1174 470)  routing T_22_29.lc_trk_g1_7 <X> T_22_29.wire_logic_cluster/lc_3/in_1
 (31 6)  (1175 470)  (1175 470)  routing T_22_29.lc_trk_g1_5 <X> T_22_29.wire_logic_cluster/lc_3/in_3
 (32 6)  (1176 470)  (1176 470)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (1178 470)  (1178 470)  routing T_22_29.lc_trk_g1_5 <X> T_22_29.wire_logic_cluster/lc_3/in_3
 (36 6)  (1180 470)  (1180 470)  LC_3 Logic Functioning bit
 (38 6)  (1182 470)  (1182 470)  LC_3 Logic Functioning bit
 (19 7)  (1163 471)  (1163 471)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18
 (21 7)  (1165 471)  (1165 471)  routing T_22_29.sp4_v_b_15 <X> T_22_29.lc_trk_g1_7
 (30 7)  (1174 471)  (1174 471)  routing T_22_29.lc_trk_g1_7 <X> T_22_29.wire_logic_cluster/lc_3/in_1
 (36 7)  (1180 471)  (1180 471)  LC_3 Logic Functioning bit
 (38 7)  (1182 471)  (1182 471)  LC_3 Logic Functioning bit
 (48 7)  (1192 471)  (1192 471)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22


LogicTile_23_29

 (27 2)  (1225 466)  (1225 466)  routing T_23_29.lc_trk_g1_3 <X> T_23_29.wire_logic_cluster/lc_1/in_1
 (29 2)  (1227 466)  (1227 466)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (1229 466)  (1229 466)  routing T_23_29.lc_trk_g1_5 <X> T_23_29.wire_logic_cluster/lc_1/in_3
 (32 2)  (1230 466)  (1230 466)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (1232 466)  (1232 466)  routing T_23_29.lc_trk_g1_5 <X> T_23_29.wire_logic_cluster/lc_1/in_3
 (36 2)  (1234 466)  (1234 466)  LC_1 Logic Functioning bit
 (38 2)  (1236 466)  (1236 466)  LC_1 Logic Functioning bit
 (30 3)  (1228 467)  (1228 467)  routing T_23_29.lc_trk_g1_3 <X> T_23_29.wire_logic_cluster/lc_1/in_1
 (36 3)  (1234 467)  (1234 467)  LC_1 Logic Functioning bit
 (38 3)  (1236 467)  (1236 467)  LC_1 Logic Functioning bit
 (48 3)  (1246 467)  (1246 467)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (22 4)  (1220 468)  (1220 468)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (21 5)  (1219 469)  (1219 469)  routing T_23_29.sp4_r_v_b_27 <X> T_23_29.lc_trk_g1_3
 (17 6)  (1215 470)  (1215 470)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (18 7)  (1216 471)  (1216 471)  routing T_23_29.sp4_r_v_b_29 <X> T_23_29.lc_trk_g1_5
 (9 11)  (1207 475)  (1207 475)  routing T_23_29.sp4_v_b_7 <X> T_23_29.sp4_v_t_42


LogicTile_24_29

 (26 0)  (1278 464)  (1278 464)  routing T_24_29.lc_trk_g3_5 <X> T_24_29.wire_logic_cluster/lc_0/in_0
 (31 0)  (1283 464)  (1283 464)  routing T_24_29.lc_trk_g3_4 <X> T_24_29.wire_logic_cluster/lc_0/in_3
 (32 0)  (1284 464)  (1284 464)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (1285 464)  (1285 464)  routing T_24_29.lc_trk_g3_4 <X> T_24_29.wire_logic_cluster/lc_0/in_3
 (34 0)  (1286 464)  (1286 464)  routing T_24_29.lc_trk_g3_4 <X> T_24_29.wire_logic_cluster/lc_0/in_3
 (36 0)  (1288 464)  (1288 464)  LC_0 Logic Functioning bit
 (38 0)  (1290 464)  (1290 464)  LC_0 Logic Functioning bit
 (3 1)  (1255 465)  (1255 465)  routing T_24_29.sp12_h_l_23 <X> T_24_29.sp12_v_b_0
 (27 1)  (1279 465)  (1279 465)  routing T_24_29.lc_trk_g3_5 <X> T_24_29.wire_logic_cluster/lc_0/in_0
 (28 1)  (1280 465)  (1280 465)  routing T_24_29.lc_trk_g3_5 <X> T_24_29.wire_logic_cluster/lc_0/in_0
 (29 1)  (1281 465)  (1281 465)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (37 1)  (1289 465)  (1289 465)  LC_0 Logic Functioning bit
 (39 1)  (1291 465)  (1291 465)  LC_0 Logic Functioning bit
 (53 1)  (1305 465)  (1305 465)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (17 10)  (1269 474)  (1269 474)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (26 10)  (1278 474)  (1278 474)  routing T_24_29.lc_trk_g2_5 <X> T_24_29.wire_logic_cluster/lc_5/in_0
 (31 10)  (1283 474)  (1283 474)  routing T_24_29.lc_trk_g3_5 <X> T_24_29.wire_logic_cluster/lc_5/in_3
 (32 10)  (1284 474)  (1284 474)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (1285 474)  (1285 474)  routing T_24_29.lc_trk_g3_5 <X> T_24_29.wire_logic_cluster/lc_5/in_3
 (34 10)  (1286 474)  (1286 474)  routing T_24_29.lc_trk_g3_5 <X> T_24_29.wire_logic_cluster/lc_5/in_3
 (36 10)  (1288 474)  (1288 474)  LC_5 Logic Functioning bit
 (38 10)  (1290 474)  (1290 474)  LC_5 Logic Functioning bit
 (18 11)  (1270 475)  (1270 475)  routing T_24_29.sp4_r_v_b_37 <X> T_24_29.lc_trk_g2_5
 (28 11)  (1280 475)  (1280 475)  routing T_24_29.lc_trk_g2_5 <X> T_24_29.wire_logic_cluster/lc_5/in_0
 (29 11)  (1281 475)  (1281 475)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (37 11)  (1289 475)  (1289 475)  LC_5 Logic Functioning bit
 (39 11)  (1291 475)  (1291 475)  LC_5 Logic Functioning bit
 (16 14)  (1268 478)  (1268 478)  routing T_24_29.sp4_v_t_16 <X> T_24_29.lc_trk_g3_5
 (17 14)  (1269 478)  (1269 478)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (1270 478)  (1270 478)  routing T_24_29.sp4_v_t_16 <X> T_24_29.lc_trk_g3_5
 (16 15)  (1268 479)  (1268 479)  routing T_24_29.sp12_v_b_12 <X> T_24_29.lc_trk_g3_4
 (17 15)  (1269 479)  (1269 479)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4


RAM_Tile_25_29

 (7 1)  (1313 465)  (1313 465)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 466)  (1306 466)  routing T_25_29.glb_netwk_6 <X> T_25_29.wire_bram/ram/RCLK
 (1 2)  (1307 466)  (1307 466)  routing T_25_29.glb_netwk_6 <X> T_25_29.wire_bram/ram/RCLK
 (2 2)  (1308 466)  (1308 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (6 2)  (1312 466)  (1312 466)  routing T_25_29.sp4_v_b_9 <X> T_25_29.sp4_v_t_37
 (14 2)  (1320 466)  (1320 466)  routing T_25_29.sp4_v_b_4 <X> T_25_29.lc_trk_g0_4
 (15 2)  (1321 466)  (1321 466)  routing T_25_29.lft_op_5 <X> T_25_29.lc_trk_g0_5
 (17 2)  (1323 466)  (1323 466)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (1324 466)  (1324 466)  routing T_25_29.lft_op_5 <X> T_25_29.lc_trk_g0_5
 (5 3)  (1311 467)  (1311 467)  routing T_25_29.sp4_v_b_9 <X> T_25_29.sp4_v_t_37
 (10 3)  (1316 467)  (1316 467)  routing T_25_29.sp4_h_l_45 <X> T_25_29.sp4_v_t_36
 (16 3)  (1322 467)  (1322 467)  routing T_25_29.sp4_v_b_4 <X> T_25_29.lc_trk_g0_4
 (17 3)  (1323 467)  (1323 467)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (29 4)  (1335 468)  (1335 468)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g0_5 wire_bram/ram/WDATA_13
 (30 4)  (1336 468)  (1336 468)  routing T_25_29.lc_trk_g0_5 <X> T_25_29.wire_bram/ram/WDATA_13
 (36 5)  (1342 469)  (1342 469)  Enable bit of Mux _out_links/OutMux6_2 => wire_bram/ram/RDATA_13 sp4_h_r_4
 (40 5)  (1346 469)  (1346 469)  Enable bit of Mux _out_links/OutMux4_2 => wire_bram/ram/RDATA_13 sp12_v_b_20
 (9 7)  (1315 471)  (1315 471)  routing T_25_29.sp4_v_b_4 <X> T_25_29.sp4_v_t_41
 (12 10)  (1318 474)  (1318 474)  routing T_25_29.sp4_v_b_8 <X> T_25_29.sp4_h_l_45
 (13 10)  (1319 474)  (1319 474)  routing T_25_29.sp4_v_b_8 <X> T_25_29.sp4_v_t_45
 (27 12)  (1333 476)  (1333 476)  routing T_25_29.lc_trk_g3_6 <X> T_25_29.wire_bram/ram/WDATA_9
 (28 12)  (1334 476)  (1334 476)  routing T_25_29.lc_trk_g3_6 <X> T_25_29.wire_bram/ram/WDATA_9
 (29 12)  (1335 476)  (1335 476)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g3_6 wire_bram/ram/WDATA_9
 (30 12)  (1336 476)  (1336 476)  routing T_25_29.lc_trk_g3_6 <X> T_25_29.wire_bram/ram/WDATA_9
 (30 13)  (1336 477)  (1336 477)  routing T_25_29.lc_trk_g3_6 <X> T_25_29.wire_bram/ram/WDATA_9
 (38 13)  (1344 477)  (1344 477)  Enable bit of Mux _out_links/OutMux5_6 => wire_bram/ram/RDATA_9 sp12_h_r_20
 (1 14)  (1307 478)  (1307 478)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/RE
 (25 14)  (1331 478)  (1331 478)  routing T_25_29.bnl_op_6 <X> T_25_29.lc_trk_g3_6
 (1 15)  (1307 479)  (1307 479)  routing T_25_29.lc_trk_g0_4 <X> T_25_29.wire_bram/ram/RE
 (22 15)  (1328 479)  (1328 479)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (1331 479)  (1331 479)  routing T_25_29.bnl_op_6 <X> T_25_29.lc_trk_g3_6


LogicTile_26_29

 (19 0)  (1367 464)  (1367 464)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (8 11)  (1356 475)  (1356 475)  routing T_26_29.sp4_v_b_4 <X> T_26_29.sp4_v_t_42
 (10 11)  (1358 475)  (1358 475)  routing T_26_29.sp4_v_b_4 <X> T_26_29.sp4_v_t_42


LogicTile_28_29

 (26 2)  (1482 466)  (1482 466)  routing T_28_29.lc_trk_g1_4 <X> T_28_29.wire_logic_cluster/lc_1/in_0
 (32 2)  (1488 466)  (1488 466)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (1489 466)  (1489 466)  routing T_28_29.lc_trk_g3_1 <X> T_28_29.wire_logic_cluster/lc_1/in_3
 (34 2)  (1490 466)  (1490 466)  routing T_28_29.lc_trk_g3_1 <X> T_28_29.wire_logic_cluster/lc_1/in_3
 (37 2)  (1493 466)  (1493 466)  LC_1 Logic Functioning bit
 (39 2)  (1495 466)  (1495 466)  LC_1 Logic Functioning bit
 (27 3)  (1483 467)  (1483 467)  routing T_28_29.lc_trk_g1_4 <X> T_28_29.wire_logic_cluster/lc_1/in_0
 (29 3)  (1485 467)  (1485 467)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (36 3)  (1492 467)  (1492 467)  LC_1 Logic Functioning bit
 (38 3)  (1494 467)  (1494 467)  LC_1 Logic Functioning bit
 (53 3)  (1509 467)  (1509 467)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (17 7)  (1473 471)  (1473 471)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (15 12)  (1471 476)  (1471 476)  routing T_28_29.sp4_h_r_41 <X> T_28_29.lc_trk_g3_1
 (16 12)  (1472 476)  (1472 476)  routing T_28_29.sp4_h_r_41 <X> T_28_29.lc_trk_g3_1
 (17 12)  (1473 476)  (1473 476)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (1474 476)  (1474 476)  routing T_28_29.sp4_h_r_41 <X> T_28_29.lc_trk_g3_1
 (18 13)  (1474 477)  (1474 477)  routing T_28_29.sp4_h_r_41 <X> T_28_29.lc_trk_g3_1


LogicTile_29_29

 (4 0)  (1514 464)  (1514 464)  routing T_29_29.sp4_v_t_41 <X> T_29_29.sp4_v_b_0
 (6 0)  (1516 464)  (1516 464)  routing T_29_29.sp4_v_t_41 <X> T_29_29.sp4_v_b_0


RAM_Tile_8_28

 (7 0)  (403 448)  (403 448)  Ram config bit: MEMT_bram_cbit_1

 (17 0)  (413 448)  (413 448)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (7 1)  (403 449)  (403 449)  Ram config bit: MEMT_bram_cbit_0

 (17 1)  (413 449)  (413 449)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (28 1)  (424 449)  (424 449)  routing T_8_28.lc_trk_g2_0 <X> T_8_28.input0_0
 (29 1)  (425 449)  (425 449)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g2_0 input0_0
 (0 2)  (396 450)  (396 450)  routing T_8_28.glb_netwk_6 <X> T_8_28.wire_bram/ram/WCLK
 (1 2)  (397 450)  (397 450)  routing T_8_28.glb_netwk_6 <X> T_8_28.wire_bram/ram/WCLK
 (2 2)  (398 450)  (398 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (403 450)  (403 450)  Ram config bit: MEMT_bram_cbit_3

 (14 2)  (410 450)  (410 450)  routing T_8_28.sp4_v_t_1 <X> T_8_28.lc_trk_g0_4
 (26 2)  (422 450)  (422 450)  routing T_8_28.lc_trk_g3_4 <X> T_8_28.input0_1
 (7 3)  (403 451)  (403 451)  Ram config bit: MEMT_bram_cbit_2

 (14 3)  (410 451)  (410 451)  routing T_8_28.sp4_v_t_1 <X> T_8_28.lc_trk_g0_4
 (16 3)  (412 451)  (412 451)  routing T_8_28.sp4_v_t_1 <X> T_8_28.lc_trk_g0_4
 (17 3)  (413 451)  (413 451)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (27 3)  (423 451)  (423 451)  routing T_8_28.lc_trk_g3_4 <X> T_8_28.input0_1
 (28 3)  (424 451)  (424 451)  routing T_8_28.lc_trk_g3_4 <X> T_8_28.input0_1
 (29 3)  (425 451)  (425 451)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g3_4 input0_1
 (1 4)  (397 452)  (397 452)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_bram/ram/WCLKE
 (14 4)  (410 452)  (410 452)  routing T_8_28.sp12_h_r_0 <X> T_8_28.lc_trk_g1_0
 (22 4)  (418 452)  (418 452)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (0 5)  (396 453)  (396 453)  routing T_8_28.lc_trk_g1_3 <X> T_8_28.wire_bram/ram/WCLKE
 (1 5)  (397 453)  (397 453)  routing T_8_28.lc_trk_g1_3 <X> T_8_28.wire_bram/ram/WCLKE
 (14 5)  (410 453)  (410 453)  routing T_8_28.sp12_h_r_0 <X> T_8_28.lc_trk_g1_0
 (15 5)  (411 453)  (411 453)  routing T_8_28.sp12_h_r_0 <X> T_8_28.lc_trk_g1_0
 (17 5)  (413 453)  (413 453)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (21 5)  (417 453)  (417 453)  routing T_8_28.sp4_r_v_b_27 <X> T_8_28.lc_trk_g1_3
 (29 5)  (425 453)  (425 453)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g0_0 input0_2
 (3 6)  (399 454)  (399 454)  routing T_8_28.sp12_h_r_0 <X> T_8_28.sp12_v_t_23
 (16 6)  (412 454)  (412 454)  routing T_8_28.sp12_h_l_18 <X> T_8_28.lc_trk_g1_5
 (17 6)  (413 454)  (413 454)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_l_18 lc_trk_g1_5
 (26 6)  (422 454)  (422 454)  routing T_8_28.lc_trk_g2_7 <X> T_8_28.input0_3
 (3 7)  (399 455)  (399 455)  routing T_8_28.sp12_h_r_0 <X> T_8_28.sp12_v_t_23
 (14 7)  (410 455)  (410 455)  routing T_8_28.sp12_h_r_20 <X> T_8_28.lc_trk_g1_4
 (16 7)  (412 455)  (412 455)  routing T_8_28.sp12_h_r_20 <X> T_8_28.lc_trk_g1_4
 (17 7)  (413 455)  (413 455)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (18 7)  (414 455)  (414 455)  routing T_8_28.sp12_h_l_18 <X> T_8_28.lc_trk_g1_5
 (19 7)  (415 455)  (415 455)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_t_7
 (26 7)  (422 455)  (422 455)  routing T_8_28.lc_trk_g2_7 <X> T_8_28.input0_3
 (28 7)  (424 455)  (424 455)  routing T_8_28.lc_trk_g2_7 <X> T_8_28.input0_3
 (29 7)  (425 455)  (425 455)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g2_7 input0_3
 (27 8)  (423 456)  (423 456)  routing T_8_28.lc_trk_g1_0 <X> T_8_28.wire_bram/ram/WDATA_3
 (29 8)  (425 456)  (425 456)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_0 wire_bram/ram/WDATA_3
 (14 9)  (410 457)  (410 457)  routing T_8_28.sp4_r_v_b_32 <X> T_8_28.lc_trk_g2_0
 (17 9)  (413 457)  (413 457)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (22 9)  (418 457)  (418 457)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (419 457)  (419 457)  routing T_8_28.sp4_h_l_15 <X> T_8_28.lc_trk_g2_2
 (24 9)  (420 457)  (420 457)  routing T_8_28.sp4_h_l_15 <X> T_8_28.lc_trk_g2_2
 (25 9)  (421 457)  (421 457)  routing T_8_28.sp4_h_l_15 <X> T_8_28.lc_trk_g2_2
 (26 9)  (422 457)  (422 457)  routing T_8_28.lc_trk_g3_3 <X> T_8_28.input0_4
 (27 9)  (423 457)  (423 457)  routing T_8_28.lc_trk_g3_3 <X> T_8_28.input0_4
 (28 9)  (424 457)  (424 457)  routing T_8_28.lc_trk_g3_3 <X> T_8_28.input0_4
 (29 9)  (425 457)  (425 457)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g3_3 input0_4
 (40 9)  (436 457)  (436 457)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_3 sp12_v_t_7
 (22 10)  (418 458)  (418 458)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_18 lc_trk_g2_7
 (23 10)  (419 458)  (419 458)  routing T_8_28.sp4_h_l_18 <X> T_8_28.lc_trk_g2_7
 (24 10)  (420 458)  (420 458)  routing T_8_28.sp4_h_l_18 <X> T_8_28.lc_trk_g2_7
 (26 10)  (422 458)  (422 458)  routing T_8_28.lc_trk_g1_4 <X> T_8_28.input0_5
 (35 10)  (431 458)  (431 458)  routing T_8_28.lc_trk_g3_6 <X> T_8_28.input2_5
 (21 11)  (417 459)  (417 459)  routing T_8_28.sp4_h_l_18 <X> T_8_28.lc_trk_g2_7
 (27 11)  (423 459)  (423 459)  routing T_8_28.lc_trk_g1_4 <X> T_8_28.input0_5
 (29 11)  (425 459)  (425 459)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g1_4 input0_5
 (32 11)  (428 459)  (428 459)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g3_6 input2_5
 (33 11)  (429 459)  (429 459)  routing T_8_28.lc_trk_g3_6 <X> T_8_28.input2_5
 (34 11)  (430 459)  (430 459)  routing T_8_28.lc_trk_g3_6 <X> T_8_28.input2_5
 (35 11)  (431 459)  (431 459)  routing T_8_28.lc_trk_g3_6 <X> T_8_28.input2_5
 (22 12)  (418 460)  (418 460)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (419 460)  (419 460)  routing T_8_28.sp4_h_r_27 <X> T_8_28.lc_trk_g3_3
 (24 12)  (420 460)  (420 460)  routing T_8_28.sp4_h_r_27 <X> T_8_28.lc_trk_g3_3
 (35 12)  (431 460)  (431 460)  routing T_8_28.lc_trk_g1_5 <X> T_8_28.input2_6
 (21 13)  (417 461)  (417 461)  routing T_8_28.sp4_h_r_27 <X> T_8_28.lc_trk_g3_3
 (22 13)  (418 461)  (418 461)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (421 461)  (421 461)  routing T_8_28.sp4_r_v_b_42 <X> T_8_28.lc_trk_g3_2
 (26 13)  (422 461)  (422 461)  routing T_8_28.lc_trk_g2_2 <X> T_8_28.input0_6
 (28 13)  (424 461)  (424 461)  routing T_8_28.lc_trk_g2_2 <X> T_8_28.input0_6
 (29 13)  (425 461)  (425 461)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g2_2 input0_6
 (32 13)  (428 461)  (428 461)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g1_5 input2_6
 (34 13)  (430 461)  (430 461)  routing T_8_28.lc_trk_g1_5 <X> T_8_28.input2_6
 (1 14)  (397 462)  (397 462)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (1 15)  (397 463)  (397 463)  routing T_8_28.lc_trk_g0_4 <X> T_8_28.wire_bram/ram/WE
 (14 15)  (410 463)  (410 463)  routing T_8_28.sp12_v_t_19 <X> T_8_28.lc_trk_g3_4
 (16 15)  (412 463)  (412 463)  routing T_8_28.sp12_v_t_19 <X> T_8_28.lc_trk_g3_4
 (17 15)  (413 463)  (413 463)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_19 lc_trk_g3_4
 (22 15)  (418 463)  (418 463)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (419 463)  (419 463)  routing T_8_28.sp4_v_b_46 <X> T_8_28.lc_trk_g3_6
 (24 15)  (420 463)  (420 463)  routing T_8_28.sp4_v_b_46 <X> T_8_28.lc_trk_g3_6
 (29 15)  (425 463)  (425 463)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g0_1 input0_7
 (32 15)  (428 463)  (428 463)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g3_2 input2_7
 (33 15)  (429 463)  (429 463)  routing T_8_28.lc_trk_g3_2 <X> T_8_28.input2_7
 (34 15)  (430 463)  (430 463)  routing T_8_28.lc_trk_g3_2 <X> T_8_28.input2_7
 (35 15)  (431 463)  (431 463)  routing T_8_28.lc_trk_g3_2 <X> T_8_28.input2_7


LogicTile_9_28

 (8 3)  (446 451)  (446 451)  routing T_9_28.sp4_h_r_1 <X> T_9_28.sp4_v_t_36
 (9 3)  (447 451)  (447 451)  routing T_9_28.sp4_h_r_1 <X> T_9_28.sp4_v_t_36


LogicTile_10_28

 (13 2)  (505 450)  (505 450)  routing T_10_28.sp4_v_b_2 <X> T_10_28.sp4_v_t_39
 (3 3)  (495 451)  (495 451)  routing T_10_28.sp12_v_b_0 <X> T_10_28.sp12_h_l_23
 (13 3)  (505 451)  (505 451)  routing T_10_28.sp4_v_b_9 <X> T_10_28.sp4_h_l_39
 (3 4)  (495 452)  (495 452)  routing T_10_28.sp12_v_b_0 <X> T_10_28.sp12_h_r_0
 (3 5)  (495 453)  (495 453)  routing T_10_28.sp12_v_b_0 <X> T_10_28.sp12_h_r_0
 (5 6)  (497 454)  (497 454)  routing T_10_28.sp4_v_b_3 <X> T_10_28.sp4_h_l_38
 (3 10)  (495 458)  (495 458)  routing T_10_28.sp12_h_r_1 <X> T_10_28.sp12_h_l_22
 (10 10)  (502 458)  (502 458)  routing T_10_28.sp4_v_b_2 <X> T_10_28.sp4_h_l_42
 (3 11)  (495 459)  (495 459)  routing T_10_28.sp12_h_r_1 <X> T_10_28.sp12_h_l_22
 (19 13)  (511 461)  (511 461)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (11 14)  (503 462)  (503 462)  routing T_10_28.sp4_v_b_3 <X> T_10_28.sp4_v_t_46
 (13 14)  (505 462)  (505 462)  routing T_10_28.sp4_v_b_3 <X> T_10_28.sp4_v_t_46


LogicTile_11_28

 (11 0)  (557 448)  (557 448)  routing T_11_28.sp4_h_r_9 <X> T_11_28.sp4_v_b_2


LogicTile_13_28

 (3 0)  (657 448)  (657 448)  routing T_13_28.sp12_h_r_0 <X> T_13_28.sp12_v_b_0
 (3 1)  (657 449)  (657 449)  routing T_13_28.sp12_h_r_0 <X> T_13_28.sp12_v_b_0


LogicTile_14_28

 (3 4)  (711 452)  (711 452)  routing T_14_28.sp12_v_b_0 <X> T_14_28.sp12_h_r_0
 (3 5)  (711 453)  (711 453)  routing T_14_28.sp12_v_b_0 <X> T_14_28.sp12_h_r_0
 (19 10)  (727 458)  (727 458)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (3 12)  (711 460)  (711 460)  routing T_14_28.sp12_v_b_1 <X> T_14_28.sp12_h_r_1
 (3 13)  (711 461)  (711 461)  routing T_14_28.sp12_v_b_1 <X> T_14_28.sp12_h_r_1


LogicTile_15_28

 (6 15)  (768 463)  (768 463)  routing T_15_28.sp4_h_r_9 <X> T_15_28.sp4_h_l_44


LogicTile_19_28

 (4 15)  (986 463)  (986 463)  routing T_19_28.sp4_h_r_1 <X> T_19_28.sp4_h_l_44
 (6 15)  (988 463)  (988 463)  routing T_19_28.sp4_h_r_1 <X> T_19_28.sp4_h_l_44


LogicTile_20_28

 (3 3)  (1039 451)  (1039 451)  routing T_20_28.sp12_v_b_0 <X> T_20_28.sp12_h_l_23
 (19 4)  (1055 452)  (1055 452)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


LogicTile_22_28

 (5 4)  (1149 452)  (1149 452)  routing T_22_28.sp4_v_b_9 <X> T_22_28.sp4_h_r_3
 (4 5)  (1148 453)  (1148 453)  routing T_22_28.sp4_v_b_9 <X> T_22_28.sp4_h_r_3
 (6 5)  (1150 453)  (1150 453)  routing T_22_28.sp4_v_b_9 <X> T_22_28.sp4_h_r_3
 (2 8)  (1146 456)  (1146 456)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (3 11)  (1147 459)  (1147 459)  routing T_22_28.sp12_v_b_1 <X> T_22_28.sp12_h_l_22
 (8 12)  (1152 460)  (1152 460)  routing T_22_28.sp4_v_b_4 <X> T_22_28.sp4_h_r_10
 (9 12)  (1153 460)  (1153 460)  routing T_22_28.sp4_v_b_4 <X> T_22_28.sp4_h_r_10
 (10 12)  (1154 460)  (1154 460)  routing T_22_28.sp4_v_b_4 <X> T_22_28.sp4_h_r_10


LogicTile_23_28

 (5 1)  (1203 449)  (1203 449)  routing T_23_28.sp4_h_r_0 <X> T_23_28.sp4_v_b_0
 (8 1)  (1206 449)  (1206 449)  routing T_23_28.sp4_h_r_1 <X> T_23_28.sp4_v_b_1
 (8 2)  (1206 450)  (1206 450)  routing T_23_28.sp4_h_r_1 <X> T_23_28.sp4_h_l_36


LogicTile_24_28

 (14 2)  (1266 450)  (1266 450)  routing T_24_28.sp4_h_l_1 <X> T_24_28.lc_trk_g0_4
 (15 3)  (1267 451)  (1267 451)  routing T_24_28.sp4_h_l_1 <X> T_24_28.lc_trk_g0_4
 (16 3)  (1268 451)  (1268 451)  routing T_24_28.sp4_h_l_1 <X> T_24_28.lc_trk_g0_4
 (17 3)  (1269 451)  (1269 451)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (26 12)  (1278 460)  (1278 460)  routing T_24_28.lc_trk_g0_4 <X> T_24_28.wire_logic_cluster/lc_6/in_0
 (32 12)  (1284 460)  (1284 460)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (1285 460)  (1285 460)  routing T_24_28.lc_trk_g3_0 <X> T_24_28.wire_logic_cluster/lc_6/in_3
 (34 12)  (1286 460)  (1286 460)  routing T_24_28.lc_trk_g3_0 <X> T_24_28.wire_logic_cluster/lc_6/in_3
 (36 12)  (1288 460)  (1288 460)  LC_6 Logic Functioning bit
 (38 12)  (1290 460)  (1290 460)  LC_6 Logic Functioning bit
 (15 13)  (1267 461)  (1267 461)  routing T_24_28.sp4_v_t_29 <X> T_24_28.lc_trk_g3_0
 (16 13)  (1268 461)  (1268 461)  routing T_24_28.sp4_v_t_29 <X> T_24_28.lc_trk_g3_0
 (17 13)  (1269 461)  (1269 461)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (29 13)  (1281 461)  (1281 461)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (37 13)  (1289 461)  (1289 461)  LC_6 Logic Functioning bit
 (39 13)  (1291 461)  (1291 461)  LC_6 Logic Functioning bit


RAM_Tile_25_28

 (4 0)  (1310 448)  (1310 448)  routing T_25_28.sp4_v_t_41 <X> T_25_28.sp4_v_b_0
 (6 0)  (1312 448)  (1312 448)  routing T_25_28.sp4_v_t_41 <X> T_25_28.sp4_v_b_0
 (7 0)  (1313 448)  (1313 448)  Ram config bit: MEMT_bram_cbit_1

 (22 0)  (1328 448)  (1328 448)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (26 0)  (1332 448)  (1332 448)  routing T_25_28.lc_trk_g2_4 <X> T_25_28.input0_0
 (7 1)  (1313 449)  (1313 449)  Ram config bit: MEMT_bram_cbit_0

 (21 1)  (1327 449)  (1327 449)  routing T_25_28.sp4_r_v_b_32 <X> T_25_28.lc_trk_g0_3
 (28 1)  (1334 449)  (1334 449)  routing T_25_28.lc_trk_g2_4 <X> T_25_28.input0_0
 (29 1)  (1335 449)  (1335 449)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g2_4 input0_0
 (0 2)  (1306 450)  (1306 450)  routing T_25_28.glb_netwk_6 <X> T_25_28.wire_bram/ram/WCLK
 (1 2)  (1307 450)  (1307 450)  routing T_25_28.glb_netwk_6 <X> T_25_28.wire_bram/ram/WCLK
 (2 2)  (1308 450)  (1308 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (3 2)  (1309 450)  (1309 450)  routing T_25_28.sp12_v_t_23 <X> T_25_28.sp12_h_l_23
 (7 2)  (1313 450)  (1313 450)  Ram config bit: MEMT_bram_cbit_3

 (17 2)  (1323 450)  (1323 450)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (7 3)  (1313 451)  (1313 451)  Ram config bit: MEMT_bram_cbit_2

 (9 3)  (1315 451)  (1315 451)  routing T_25_28.sp4_v_b_5 <X> T_25_28.sp4_v_t_36
 (10 3)  (1316 451)  (1316 451)  routing T_25_28.sp4_v_b_5 <X> T_25_28.sp4_v_t_36
 (18 3)  (1324 451)  (1324 451)  routing T_25_28.sp4_r_v_b_29 <X> T_25_28.lc_trk_g0_5
 (26 3)  (1332 451)  (1332 451)  routing T_25_28.lc_trk_g3_2 <X> T_25_28.input0_1
 (27 3)  (1333 451)  (1333 451)  routing T_25_28.lc_trk_g3_2 <X> T_25_28.input0_1
 (28 3)  (1334 451)  (1334 451)  routing T_25_28.lc_trk_g3_2 <X> T_25_28.input0_1
 (29 3)  (1335 451)  (1335 451)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g3_2 input0_1
 (0 4)  (1306 452)  (1306 452)  routing T_25_28.lc_trk_g2_2 <X> T_25_28.wire_bram/ram/WCLKE
 (1 4)  (1307 452)  (1307 452)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_bram/ram/WCLKE
 (26 4)  (1332 452)  (1332 452)  routing T_25_28.lc_trk_g3_5 <X> T_25_28.input0_2
 (1 5)  (1307 453)  (1307 453)  routing T_25_28.lc_trk_g2_2 <X> T_25_28.wire_bram/ram/WCLKE
 (22 5)  (1328 453)  (1328 453)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (27 5)  (1333 453)  (1333 453)  routing T_25_28.lc_trk_g3_5 <X> T_25_28.input0_2
 (28 5)  (1334 453)  (1334 453)  routing T_25_28.lc_trk_g3_5 <X> T_25_28.input0_2
 (29 5)  (1335 453)  (1335 453)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g3_5 input0_2
 (15 6)  (1321 454)  (1321 454)  routing T_25_28.sp4_v_t_8 <X> T_25_28.lc_trk_g1_5
 (16 6)  (1322 454)  (1322 454)  routing T_25_28.sp4_v_t_8 <X> T_25_28.lc_trk_g1_5
 (17 6)  (1323 454)  (1323 454)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_t_8 lc_trk_g1_5
 (14 7)  (1320 455)  (1320 455)  routing T_25_28.sp4_r_v_b_28 <X> T_25_28.lc_trk_g1_4
 (17 7)  (1323 455)  (1323 455)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (26 7)  (1332 455)  (1332 455)  routing T_25_28.lc_trk_g0_3 <X> T_25_28.input0_3
 (29 7)  (1335 455)  (1335 455)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g0_3 input0_3
 (11 8)  (1317 456)  (1317 456)  routing T_25_28.sp4_v_t_37 <X> T_25_28.sp4_v_b_8
 (13 8)  (1319 456)  (1319 456)  routing T_25_28.sp4_v_t_37 <X> T_25_28.sp4_v_b_8
 (17 8)  (1323 456)  (1323 456)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (25 8)  (1331 456)  (1331 456)  routing T_25_28.sp4_v_b_26 <X> T_25_28.lc_trk_g2_2
 (26 8)  (1332 456)  (1332 456)  routing T_25_28.lc_trk_g3_7 <X> T_25_28.input0_4
 (27 8)  (1333 456)  (1333 456)  routing T_25_28.lc_trk_g1_4 <X> T_25_28.wire_bram/ram/WDATA_3
 (29 8)  (1335 456)  (1335 456)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_4 wire_bram/ram/WDATA_3
 (30 8)  (1336 456)  (1336 456)  routing T_25_28.lc_trk_g1_4 <X> T_25_28.wire_bram/ram/WDATA_3
 (22 9)  (1328 457)  (1328 457)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (1329 457)  (1329 457)  routing T_25_28.sp4_v_b_26 <X> T_25_28.lc_trk_g2_2
 (26 9)  (1332 457)  (1332 457)  routing T_25_28.lc_trk_g3_7 <X> T_25_28.input0_4
 (27 9)  (1333 457)  (1333 457)  routing T_25_28.lc_trk_g3_7 <X> T_25_28.input0_4
 (28 9)  (1334 457)  (1334 457)  routing T_25_28.lc_trk_g3_7 <X> T_25_28.input0_4
 (29 9)  (1335 457)  (1335 457)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g3_7 input0_4
 (37 9)  (1343 457)  (1343 457)  Enable bit of Mux _out_links/OutMux7_4 => wire_bram/ram/RDATA_3 sp4_h_l_13
 (4 10)  (1310 458)  (1310 458)  routing T_25_28.sp4_v_b_6 <X> T_25_28.sp4_v_t_43
 (14 10)  (1320 458)  (1320 458)  routing T_25_28.sp4_v_b_28 <X> T_25_28.lc_trk_g2_4
 (21 10)  (1327 458)  (1327 458)  routing T_25_28.sp4_h_r_47 <X> T_25_28.lc_trk_g2_7
 (22 10)  (1328 458)  (1328 458)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_47 lc_trk_g2_7
 (23 10)  (1329 458)  (1329 458)  routing T_25_28.sp4_h_r_47 <X> T_25_28.lc_trk_g2_7
 (24 10)  (1330 458)  (1330 458)  routing T_25_28.sp4_h_r_47 <X> T_25_28.lc_trk_g2_7
 (25 10)  (1331 458)  (1331 458)  routing T_25_28.sp4_h_l_27 <X> T_25_28.lc_trk_g2_6
 (26 10)  (1332 458)  (1332 458)  routing T_25_28.lc_trk_g0_5 <X> T_25_28.input0_5
 (35 10)  (1341 458)  (1341 458)  routing T_25_28.lc_trk_g2_7 <X> T_25_28.input2_5
 (16 11)  (1322 459)  (1322 459)  routing T_25_28.sp4_v_b_28 <X> T_25_28.lc_trk_g2_4
 (17 11)  (1323 459)  (1323 459)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_28 lc_trk_g2_4
 (21 11)  (1327 459)  (1327 459)  routing T_25_28.sp4_h_r_47 <X> T_25_28.lc_trk_g2_7
 (22 11)  (1328 459)  (1328 459)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_l_27 lc_trk_g2_6
 (23 11)  (1329 459)  (1329 459)  routing T_25_28.sp4_h_l_27 <X> T_25_28.lc_trk_g2_6
 (24 11)  (1330 459)  (1330 459)  routing T_25_28.sp4_h_l_27 <X> T_25_28.lc_trk_g2_6
 (29 11)  (1335 459)  (1335 459)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g0_5 input0_5
 (32 11)  (1338 459)  (1338 459)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g2_7 input2_5
 (33 11)  (1339 459)  (1339 459)  routing T_25_28.lc_trk_g2_7 <X> T_25_28.input2_5
 (35 11)  (1341 459)  (1341 459)  routing T_25_28.lc_trk_g2_7 <X> T_25_28.input2_5
 (15 12)  (1321 460)  (1321 460)  routing T_25_28.sp4_h_l_28 <X> T_25_28.lc_trk_g3_1
 (16 12)  (1322 460)  (1322 460)  routing T_25_28.sp4_h_l_28 <X> T_25_28.lc_trk_g3_1
 (17 12)  (1323 460)  (1323 460)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_l_28 lc_trk_g3_1
 (18 12)  (1324 460)  (1324 460)  routing T_25_28.sp4_h_l_28 <X> T_25_28.lc_trk_g3_1
 (25 12)  (1331 460)  (1331 460)  routing T_25_28.sp4_v_t_23 <X> T_25_28.lc_trk_g3_2
 (26 12)  (1332 460)  (1332 460)  routing T_25_28.lc_trk_g2_6 <X> T_25_28.input0_6
 (18 13)  (1324 461)  (1324 461)  routing T_25_28.sp4_h_l_28 <X> T_25_28.lc_trk_g3_1
 (22 13)  (1328 461)  (1328 461)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (1329 461)  (1329 461)  routing T_25_28.sp4_v_t_23 <X> T_25_28.lc_trk_g3_2
 (25 13)  (1331 461)  (1331 461)  routing T_25_28.sp4_v_t_23 <X> T_25_28.lc_trk_g3_2
 (26 13)  (1332 461)  (1332 461)  routing T_25_28.lc_trk_g2_6 <X> T_25_28.input0_6
 (28 13)  (1334 461)  (1334 461)  routing T_25_28.lc_trk_g2_6 <X> T_25_28.input0_6
 (29 13)  (1335 461)  (1335 461)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g2_6 input0_6
 (32 13)  (1338 461)  (1338 461)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g3_1 input2_6
 (33 13)  (1339 461)  (1339 461)  routing T_25_28.lc_trk_g3_1 <X> T_25_28.input2_6
 (34 13)  (1340 461)  (1340 461)  routing T_25_28.lc_trk_g3_1 <X> T_25_28.input2_6
 (1 14)  (1307 462)  (1307 462)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (16 14)  (1322 462)  (1322 462)  routing T_25_28.sp12_v_b_21 <X> T_25_28.lc_trk_g3_5
 (17 14)  (1323 462)  (1323 462)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (21 14)  (1327 462)  (1327 462)  routing T_25_28.sp4_v_t_18 <X> T_25_28.lc_trk_g3_7
 (22 14)  (1328 462)  (1328 462)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (1329 462)  (1329 462)  routing T_25_28.sp4_v_t_18 <X> T_25_28.lc_trk_g3_7
 (0 15)  (1306 463)  (1306 463)  routing T_25_28.lc_trk_g1_5 <X> T_25_28.wire_bram/ram/WE
 (1 15)  (1307 463)  (1307 463)  routing T_25_28.lc_trk_g1_5 <X> T_25_28.wire_bram/ram/WE
 (5 15)  (1311 463)  (1311 463)  routing T_25_28.sp4_h_l_44 <X> T_25_28.sp4_v_t_44
 (18 15)  (1324 463)  (1324 463)  routing T_25_28.sp12_v_b_21 <X> T_25_28.lc_trk_g3_5
 (26 15)  (1332 463)  (1332 463)  routing T_25_28.lc_trk_g1_2 <X> T_25_28.input0_7
 (27 15)  (1333 463)  (1333 463)  routing T_25_28.lc_trk_g1_2 <X> T_25_28.input0_7
 (29 15)  (1335 463)  (1335 463)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g1_2 input0_7
 (32 15)  (1338 463)  (1338 463)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g2_1 input2_7
 (33 15)  (1339 463)  (1339 463)  routing T_25_28.lc_trk_g2_1 <X> T_25_28.input2_7


LogicTile_26_28

 (8 5)  (1356 453)  (1356 453)  routing T_26_28.sp4_h_l_47 <X> T_26_28.sp4_v_b_4
 (9 5)  (1357 453)  (1357 453)  routing T_26_28.sp4_h_l_47 <X> T_26_28.sp4_v_b_4
 (10 5)  (1358 453)  (1358 453)  routing T_26_28.sp4_h_l_47 <X> T_26_28.sp4_v_b_4
 (10 6)  (1358 454)  (1358 454)  routing T_26_28.sp4_v_b_11 <X> T_26_28.sp4_h_l_41
 (11 14)  (1359 462)  (1359 462)  routing T_26_28.sp4_v_b_8 <X> T_26_28.sp4_v_t_46
 (3 15)  (1351 463)  (1351 463)  routing T_26_28.sp12_h_l_22 <X> T_26_28.sp12_v_t_22
 (12 15)  (1360 463)  (1360 463)  routing T_26_28.sp4_v_b_8 <X> T_26_28.sp4_v_t_46


LogicTile_27_28

 (8 2)  (1410 450)  (1410 450)  routing T_27_28.sp4_v_t_36 <X> T_27_28.sp4_h_l_36
 (9 2)  (1411 450)  (1411 450)  routing T_27_28.sp4_v_t_36 <X> T_27_28.sp4_h_l_36
 (9 11)  (1411 459)  (1411 459)  routing T_27_28.sp4_v_b_11 <X> T_27_28.sp4_v_t_42
 (10 11)  (1412 459)  (1412 459)  routing T_27_28.sp4_v_b_11 <X> T_27_28.sp4_v_t_42


LogicTile_28_28

 (8 13)  (1464 461)  (1464 461)  routing T_28_28.sp4_v_t_42 <X> T_28_28.sp4_v_b_10
 (10 13)  (1466 461)  (1466 461)  routing T_28_28.sp4_v_t_42 <X> T_28_28.sp4_v_b_10


LogicTile_31_28

 (12 5)  (1630 453)  (1630 453)  routing T_31_28.sp4_h_r_5 <X> T_31_28.sp4_v_b_5


IO_Tile_33_28

 (0 0)  (1726 448)  (1726 448)  Enable bit of Mux _out_links/OutMux2_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_16
 (16 0)  (1742 448)  (1742 448)  IOB_0 IO Functioning bit
 (4 2)  (1730 450)  (1730 450)  routing T_33_28.span4_vert_b_10 <X> T_33_28.lc_trk_g0_2
 (5 3)  (1731 451)  (1731 451)  routing T_33_28.span4_vert_b_10 <X> T_33_28.lc_trk_g0_2
 (7 3)  (1733 451)  (1733 451)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_b_10 lc_trk_g0_2
 (17 3)  (1743 451)  (1743 451)  IOB_0 IO Functioning bit
 (10 4)  (1736 452)  (1736 452)  routing T_33_28.lc_trk_g1_6 <X> T_33_28.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (1737 452)  (1737 452)  routing T_33_28.lc_trk_g1_6 <X> T_33_28.wire_io_cluster/io_0/OUT_ENB
 (17 4)  (1743 452)  (1743 452)  IOB_0 IO Functioning bit
 (10 5)  (1736 453)  (1736 453)  routing T_33_28.lc_trk_g1_6 <X> T_33_28.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (1737 453)  (1737 453)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_6 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1738 453)  (1738 453)  routing T_33_28.lc_trk_g0_2 <X> T_33_28.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 453)  (1739 453)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 454)  (1728 454)  IO control bit: IORIGHT_REN_0

 (3 9)  (1729 457)  (1729 457)  IO control bit: IORIGHT_IE_0

 (4 15)  (1730 463)  (1730 463)  routing T_33_28.span4_vert_b_6 <X> T_33_28.lc_trk_g1_6
 (5 15)  (1731 463)  (1731 463)  routing T_33_28.span4_vert_b_6 <X> T_33_28.lc_trk_g1_6
 (7 15)  (1733 463)  (1733 463)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_b_6 lc_trk_g1_6


IO_Tile_0_27

 (16 0)  (1 432)  (1 432)  IOB_0 IO Functioning bit
 (17 3)  (0 435)  (0 435)  IOB_0 IO Functioning bit
 (4 4)  (13 436)  (13 436)  routing T_0_27.span4_horz_12 <X> T_0_27.lc_trk_g0_4
 (13 4)  (4 436)  (4 436)  routing T_0_27.lc_trk_g0_4 <X> T_0_27.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 436)  (1 436)  IOB_0 IO Functioning bit
 (4 5)  (13 437)  (13 437)  routing T_0_27.span4_horz_12 <X> T_0_27.lc_trk_g0_4
 (6 5)  (11 437)  (11 437)  routing T_0_27.span4_horz_12 <X> T_0_27.lc_trk_g0_4
 (7 5)  (10 437)  (10 437)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_12 lc_trk_g0_4
 (13 5)  (4 437)  (4 437)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 438)  (15 438)  IO control bit: IOLEFT_REN_0



LogicTile_3_27

 (9 2)  (135 434)  (135 434)  routing T_3_27.sp4_h_r_10 <X> T_3_27.sp4_h_l_36
 (10 2)  (136 434)  (136 434)  routing T_3_27.sp4_h_r_10 <X> T_3_27.sp4_h_l_36


LogicTile_4_27

 (5 8)  (185 440)  (185 440)  routing T_4_27.sp4_v_b_0 <X> T_4_27.sp4_h_r_6
 (4 9)  (184 441)  (184 441)  routing T_4_27.sp4_v_b_0 <X> T_4_27.sp4_h_r_6
 (6 9)  (186 441)  (186 441)  routing T_4_27.sp4_v_b_0 <X> T_4_27.sp4_h_r_6


LogicTile_7_27

 (9 3)  (351 435)  (351 435)  routing T_7_27.sp4_v_b_1 <X> T_7_27.sp4_v_t_36
 (10 14)  (352 446)  (352 446)  routing T_7_27.sp4_v_b_5 <X> T_7_27.sp4_h_l_47


RAM_Tile_8_27

 (26 0)  (422 432)  (422 432)  routing T_8_27.lc_trk_g2_6 <X> T_8_27.input0_0
 (7 1)  (403 433)  (403 433)  Ram config bit: MEMB_Power_Up_Control

 (26 1)  (422 433)  (422 433)  routing T_8_27.lc_trk_g2_6 <X> T_8_27.input0_0
 (28 1)  (424 433)  (424 433)  routing T_8_27.lc_trk_g2_6 <X> T_8_27.input0_0
 (29 1)  (425 433)  (425 433)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g2_6 input0_0
 (0 2)  (396 434)  (396 434)  routing T_8_27.glb_netwk_6 <X> T_8_27.wire_bram/ram/RCLK
 (1 2)  (397 434)  (397 434)  routing T_8_27.glb_netwk_6 <X> T_8_27.wire_bram/ram/RCLK
 (2 2)  (398 434)  (398 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (4 2)  (400 434)  (400 434)  routing T_8_27.sp4_h_r_0 <X> T_8_27.sp4_v_t_37
 (17 2)  (413 434)  (413 434)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (22 2)  (418 434)  (418 434)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (5 3)  (401 435)  (401 435)  routing T_8_27.sp4_h_r_0 <X> T_8_27.sp4_v_t_37
 (18 3)  (414 435)  (414 435)  routing T_8_27.sp4_r_v_b_29 <X> T_8_27.lc_trk_g0_5
 (21 3)  (417 435)  (417 435)  routing T_8_27.sp4_r_v_b_31 <X> T_8_27.lc_trk_g0_7
 (22 3)  (418 435)  (418 435)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (421 435)  (421 435)  routing T_8_27.sp4_r_v_b_30 <X> T_8_27.lc_trk_g0_6
 (27 3)  (423 435)  (423 435)  routing T_8_27.lc_trk_g1_0 <X> T_8_27.input0_1
 (29 3)  (425 435)  (425 435)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g1_0 input0_1
 (2 4)  (398 436)  (398 436)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_r_18
 (26 4)  (422 436)  (422 436)  routing T_8_27.lc_trk_g3_5 <X> T_8_27.input0_2
 (14 5)  (410 437)  (410 437)  routing T_8_27.sp4_h_r_0 <X> T_8_27.lc_trk_g1_0
 (15 5)  (411 437)  (411 437)  routing T_8_27.sp4_h_r_0 <X> T_8_27.lc_trk_g1_0
 (16 5)  (412 437)  (412 437)  routing T_8_27.sp4_h_r_0 <X> T_8_27.lc_trk_g1_0
 (17 5)  (413 437)  (413 437)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (22 5)  (418 437)  (418 437)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (421 437)  (421 437)  routing T_8_27.sp4_r_v_b_26 <X> T_8_27.lc_trk_g1_2
 (27 5)  (423 437)  (423 437)  routing T_8_27.lc_trk_g3_5 <X> T_8_27.input0_2
 (28 5)  (424 437)  (424 437)  routing T_8_27.lc_trk_g3_5 <X> T_8_27.input0_2
 (29 5)  (425 437)  (425 437)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g3_5 input0_2
 (13 6)  (409 438)  (409 438)  routing T_8_27.sp4_v_b_5 <X> T_8_27.sp4_v_t_40
 (16 6)  (412 438)  (412 438)  routing T_8_27.sp4_v_b_5 <X> T_8_27.lc_trk_g1_5
 (17 6)  (413 438)  (413 438)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (414 438)  (414 438)  routing T_8_27.sp4_v_b_5 <X> T_8_27.lc_trk_g1_5
 (22 6)  (418 438)  (418 438)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (26 7)  (422 439)  (422 439)  routing T_8_27.lc_trk_g2_3 <X> T_8_27.input0_3
 (28 7)  (424 439)  (424 439)  routing T_8_27.lc_trk_g2_3 <X> T_8_27.input0_3
 (29 7)  (425 439)  (425 439)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g2_3 input0_3
 (6 8)  (402 440)  (402 440)  routing T_8_27.sp4_h_r_1 <X> T_8_27.sp4_v_b_6
 (21 8)  (417 440)  (417 440)  routing T_8_27.sp4_v_b_35 <X> T_8_27.lc_trk_g2_3
 (22 8)  (418 440)  (418 440)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_b_35 lc_trk_g2_3
 (23 8)  (419 440)  (419 440)  routing T_8_27.sp4_v_b_35 <X> T_8_27.lc_trk_g2_3
 (26 8)  (422 440)  (422 440)  routing T_8_27.lc_trk_g0_6 <X> T_8_27.input0_4
 (29 8)  (425 440)  (425 440)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_7 wire_bram/ram/WDATA_11
 (30 8)  (426 440)  (426 440)  routing T_8_27.lc_trk_g0_7 <X> T_8_27.wire_bram/ram/WDATA_11
 (21 9)  (417 441)  (417 441)  routing T_8_27.sp4_v_b_35 <X> T_8_27.lc_trk_g2_3
 (22 9)  (418 441)  (418 441)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (421 441)  (421 441)  routing T_8_27.sp4_r_v_b_34 <X> T_8_27.lc_trk_g2_2
 (26 9)  (422 441)  (422 441)  routing T_8_27.lc_trk_g0_6 <X> T_8_27.input0_4
 (29 9)  (425 441)  (425 441)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g0_6 input0_4
 (30 9)  (426 441)  (426 441)  routing T_8_27.lc_trk_g0_7 <X> T_8_27.wire_bram/ram/WDATA_11
 (40 9)  (436 441)  (436 441)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_11 sp12_v_t_7
 (11 10)  (407 442)  (407 442)  routing T_8_27.sp4_v_b_5 <X> T_8_27.sp4_v_t_45
 (35 10)  (431 442)  (431 442)  routing T_8_27.lc_trk_g0_5 <X> T_8_27.input2_5
 (12 11)  (408 443)  (408 443)  routing T_8_27.sp4_v_b_5 <X> T_8_27.sp4_v_t_45
 (22 11)  (418 443)  (418 443)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_14 lc_trk_g2_6
 (23 11)  (419 443)  (419 443)  routing T_8_27.sp12_v_b_14 <X> T_8_27.lc_trk_g2_6
 (26 11)  (422 443)  (422 443)  routing T_8_27.lc_trk_g3_2 <X> T_8_27.input0_5
 (27 11)  (423 443)  (423 443)  routing T_8_27.lc_trk_g3_2 <X> T_8_27.input0_5
 (28 11)  (424 443)  (424 443)  routing T_8_27.lc_trk_g3_2 <X> T_8_27.input0_5
 (29 11)  (425 443)  (425 443)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g3_2 input0_5
 (32 11)  (428 443)  (428 443)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g0_5 input2_5
 (25 12)  (421 444)  (421 444)  routing T_8_27.sp4_h_r_34 <X> T_8_27.lc_trk_g3_2
 (26 12)  (422 444)  (422 444)  routing T_8_27.lc_trk_g1_7 <X> T_8_27.input0_6
 (22 13)  (418 445)  (418 445)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (419 445)  (419 445)  routing T_8_27.sp4_h_r_34 <X> T_8_27.lc_trk_g3_2
 (24 13)  (420 445)  (420 445)  routing T_8_27.sp4_h_r_34 <X> T_8_27.lc_trk_g3_2
 (26 13)  (422 445)  (422 445)  routing T_8_27.lc_trk_g1_7 <X> T_8_27.input0_6
 (27 13)  (423 445)  (423 445)  routing T_8_27.lc_trk_g1_7 <X> T_8_27.input0_6
 (29 13)  (425 445)  (425 445)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g1_7 input0_6
 (32 13)  (428 445)  (428 445)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g2_2 input2_6
 (33 13)  (429 445)  (429 445)  routing T_8_27.lc_trk_g2_2 <X> T_8_27.input2_6
 (35 13)  (431 445)  (431 445)  routing T_8_27.lc_trk_g2_2 <X> T_8_27.input2_6
 (1 14)  (397 446)  (397 446)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (11 14)  (407 446)  (407 446)  routing T_8_27.sp4_h_l_43 <X> T_8_27.sp4_v_t_46
 (15 14)  (411 446)  (411 446)  routing T_8_27.sp4_v_b_45 <X> T_8_27.lc_trk_g3_5
 (16 14)  (412 446)  (412 446)  routing T_8_27.sp4_v_b_45 <X> T_8_27.lc_trk_g3_5
 (17 14)  (413 446)  (413 446)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_45 lc_trk_g3_5
 (26 14)  (422 446)  (422 446)  routing T_8_27.lc_trk_g3_4 <X> T_8_27.input0_7
 (0 15)  (396 447)  (396 447)  routing T_8_27.lc_trk_g1_5 <X> T_8_27.wire_bram/ram/RE
 (1 15)  (397 447)  (397 447)  routing T_8_27.lc_trk_g1_5 <X> T_8_27.wire_bram/ram/RE
 (17 15)  (413 447)  (413 447)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (27 15)  (423 447)  (423 447)  routing T_8_27.lc_trk_g3_4 <X> T_8_27.input0_7
 (28 15)  (424 447)  (424 447)  routing T_8_27.lc_trk_g3_4 <X> T_8_27.input0_7
 (29 15)  (425 447)  (425 447)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g3_4 input0_7
 (32 15)  (428 447)  (428 447)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g1_2 input2_7
 (34 15)  (430 447)  (430 447)  routing T_8_27.lc_trk_g1_2 <X> T_8_27.input2_7
 (35 15)  (431 447)  (431 447)  routing T_8_27.lc_trk_g1_2 <X> T_8_27.input2_7


LogicTile_9_27

 (14 4)  (452 436)  (452 436)  routing T_9_27.sp12_h_r_0 <X> T_9_27.lc_trk_g1_0
 (14 5)  (452 437)  (452 437)  routing T_9_27.sp12_h_r_0 <X> T_9_27.lc_trk_g1_0
 (15 5)  (453 437)  (453 437)  routing T_9_27.sp12_h_r_0 <X> T_9_27.lc_trk_g1_0
 (17 5)  (455 437)  (455 437)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (4 6)  (442 438)  (442 438)  routing T_9_27.sp4_v_b_7 <X> T_9_27.sp4_v_t_38
 (6 6)  (444 438)  (444 438)  routing T_9_27.sp4_v_b_7 <X> T_9_27.sp4_v_t_38
 (8 11)  (446 443)  (446 443)  routing T_9_27.sp4_h_r_1 <X> T_9_27.sp4_v_t_42
 (9 11)  (447 443)  (447 443)  routing T_9_27.sp4_h_r_1 <X> T_9_27.sp4_v_t_42
 (10 11)  (448 443)  (448 443)  routing T_9_27.sp4_h_r_1 <X> T_9_27.sp4_v_t_42
 (27 12)  (465 444)  (465 444)  routing T_9_27.lc_trk_g3_0 <X> T_9_27.wire_logic_cluster/lc_6/in_1
 (28 12)  (466 444)  (466 444)  routing T_9_27.lc_trk_g3_0 <X> T_9_27.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 444)  (467 444)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (470 444)  (470 444)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (472 444)  (472 444)  routing T_9_27.lc_trk_g1_0 <X> T_9_27.wire_logic_cluster/lc_6/in_3
 (36 12)  (474 444)  (474 444)  LC_6 Logic Functioning bit
 (38 12)  (476 444)  (476 444)  LC_6 Logic Functioning bit
 (14 13)  (452 445)  (452 445)  routing T_9_27.sp4_h_r_24 <X> T_9_27.lc_trk_g3_0
 (15 13)  (453 445)  (453 445)  routing T_9_27.sp4_h_r_24 <X> T_9_27.lc_trk_g3_0
 (16 13)  (454 445)  (454 445)  routing T_9_27.sp4_h_r_24 <X> T_9_27.lc_trk_g3_0
 (17 13)  (455 445)  (455 445)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (36 13)  (474 445)  (474 445)  LC_6 Logic Functioning bit
 (38 13)  (476 445)  (476 445)  LC_6 Logic Functioning bit
 (8 15)  (446 447)  (446 447)  routing T_9_27.sp4_h_r_4 <X> T_9_27.sp4_v_t_47
 (9 15)  (447 447)  (447 447)  routing T_9_27.sp4_h_r_4 <X> T_9_27.sp4_v_t_47
 (10 15)  (448 447)  (448 447)  routing T_9_27.sp4_h_r_4 <X> T_9_27.sp4_v_t_47


LogicTile_10_27

 (19 2)  (511 434)  (511 434)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (1 3)  (493 435)  (493 435)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (19 3)  (511 435)  (511 435)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3
 (5 5)  (497 437)  (497 437)  routing T_10_27.sp4_h_r_3 <X> T_10_27.sp4_v_b_3
 (19 9)  (511 441)  (511 441)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9
 (11 10)  (503 442)  (503 442)  routing T_10_27.sp4_h_r_2 <X> T_10_27.sp4_v_t_45
 (13 10)  (505 442)  (505 442)  routing T_10_27.sp4_h_r_2 <X> T_10_27.sp4_v_t_45
 (12 11)  (504 443)  (504 443)  routing T_10_27.sp4_h_r_2 <X> T_10_27.sp4_v_t_45
 (19 13)  (511 445)  (511 445)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (8 14)  (500 446)  (500 446)  routing T_10_27.sp4_h_r_2 <X> T_10_27.sp4_h_l_47
 (10 14)  (502 446)  (502 446)  routing T_10_27.sp4_h_r_2 <X> T_10_27.sp4_h_l_47


LogicTile_11_27

 (8 1)  (554 433)  (554 433)  routing T_11_27.sp4_h_l_42 <X> T_11_27.sp4_v_b_1
 (9 1)  (555 433)  (555 433)  routing T_11_27.sp4_h_l_42 <X> T_11_27.sp4_v_b_1
 (10 1)  (556 433)  (556 433)  routing T_11_27.sp4_h_l_42 <X> T_11_27.sp4_v_b_1
 (14 2)  (560 434)  (560 434)  routing T_11_27.sp12_h_l_3 <X> T_11_27.lc_trk_g0_4
 (4 3)  (550 435)  (550 435)  routing T_11_27.sp4_v_b_7 <X> T_11_27.sp4_h_l_37
 (14 3)  (560 435)  (560 435)  routing T_11_27.sp12_h_l_3 <X> T_11_27.lc_trk_g0_4
 (15 3)  (561 435)  (561 435)  routing T_11_27.sp12_h_l_3 <X> T_11_27.lc_trk_g0_4
 (17 3)  (563 435)  (563 435)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (27 6)  (573 438)  (573 438)  routing T_11_27.lc_trk_g3_3 <X> T_11_27.wire_logic_cluster/lc_3/in_1
 (28 6)  (574 438)  (574 438)  routing T_11_27.lc_trk_g3_3 <X> T_11_27.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 438)  (575 438)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (577 438)  (577 438)  routing T_11_27.lc_trk_g0_4 <X> T_11_27.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 438)  (578 438)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (582 438)  (582 438)  LC_3 Logic Functioning bit
 (38 6)  (584 438)  (584 438)  LC_3 Logic Functioning bit
 (30 7)  (576 439)  (576 439)  routing T_11_27.lc_trk_g3_3 <X> T_11_27.wire_logic_cluster/lc_3/in_1
 (36 7)  (582 439)  (582 439)  LC_3 Logic Functioning bit
 (38 7)  (584 439)  (584 439)  LC_3 Logic Functioning bit
 (48 7)  (594 439)  (594 439)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (11 12)  (557 444)  (557 444)  routing T_11_27.sp4_h_r_6 <X> T_11_27.sp4_v_b_11
 (21 12)  (567 444)  (567 444)  routing T_11_27.rgt_op_3 <X> T_11_27.lc_trk_g3_3
 (22 12)  (568 444)  (568 444)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (570 444)  (570 444)  routing T_11_27.rgt_op_3 <X> T_11_27.lc_trk_g3_3
 (19 15)  (565 447)  (565 447)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_12_27

 (0 2)  (600 434)  (600 434)  routing T_12_27.glb_netwk_6 <X> T_12_27.wire_logic_cluster/lc_7/clk
 (1 2)  (601 434)  (601 434)  routing T_12_27.glb_netwk_6 <X> T_12_27.wire_logic_cluster/lc_7/clk
 (2 2)  (602 434)  (602 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (608 434)  (608 434)  routing T_12_27.sp4_h_r_5 <X> T_12_27.sp4_h_l_36
 (10 2)  (610 434)  (610 434)  routing T_12_27.sp4_h_r_5 <X> T_12_27.sp4_h_l_36
 (4 3)  (604 435)  (604 435)  routing T_12_27.sp4_v_b_7 <X> T_12_27.sp4_h_l_37
 (14 3)  (614 435)  (614 435)  routing T_12_27.sp12_h_r_20 <X> T_12_27.lc_trk_g0_4
 (16 3)  (616 435)  (616 435)  routing T_12_27.sp12_h_r_20 <X> T_12_27.lc_trk_g0_4
 (17 3)  (617 435)  (617 435)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (0 4)  (600 436)  (600 436)  routing T_12_27.lc_trk_g2_2 <X> T_12_27.wire_logic_cluster/lc_7/cen
 (1 4)  (601 436)  (601 436)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (601 437)  (601 437)  routing T_12_27.lc_trk_g2_2 <X> T_12_27.wire_logic_cluster/lc_7/cen
 (8 5)  (608 437)  (608 437)  routing T_12_27.sp4_h_r_4 <X> T_12_27.sp4_v_b_4
 (31 6)  (631 438)  (631 438)  routing T_12_27.lc_trk_g0_4 <X> T_12_27.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 438)  (632 438)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (636 438)  (636 438)  LC_3 Logic Functioning bit
 (37 6)  (637 438)  (637 438)  LC_3 Logic Functioning bit
 (38 6)  (638 438)  (638 438)  LC_3 Logic Functioning bit
 (39 6)  (639 438)  (639 438)  LC_3 Logic Functioning bit
 (45 6)  (645 438)  (645 438)  LC_3 Logic Functioning bit
 (36 7)  (636 439)  (636 439)  LC_3 Logic Functioning bit
 (37 7)  (637 439)  (637 439)  LC_3 Logic Functioning bit
 (38 7)  (638 439)  (638 439)  LC_3 Logic Functioning bit
 (39 7)  (639 439)  (639 439)  LC_3 Logic Functioning bit
 (22 9)  (622 441)  (622 441)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (625 441)  (625 441)  routing T_12_27.sp4_r_v_b_34 <X> T_12_27.lc_trk_g2_2
 (1 14)  (601 446)  (601 446)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (0 15)  (600 447)  (600 447)  routing T_12_27.glb_netwk_2 <X> T_12_27.wire_logic_cluster/lc_7/s_r


LogicTile_13_27

 (3 0)  (657 432)  (657 432)  routing T_13_27.sp12_h_r_0 <X> T_13_27.sp12_v_b_0
 (14 0)  (668 432)  (668 432)  routing T_13_27.sp4_v_b_8 <X> T_13_27.lc_trk_g0_0
 (28 0)  (682 432)  (682 432)  routing T_13_27.lc_trk_g2_1 <X> T_13_27.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 432)  (683 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 432)  (686 432)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 432)  (688 432)  routing T_13_27.lc_trk_g1_0 <X> T_13_27.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 432)  (690 432)  LC_0 Logic Functioning bit
 (38 0)  (692 432)  (692 432)  LC_0 Logic Functioning bit
 (46 0)  (700 432)  (700 432)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (3 1)  (657 433)  (657 433)  routing T_13_27.sp12_h_r_0 <X> T_13_27.sp12_v_b_0
 (8 1)  (662 433)  (662 433)  routing T_13_27.sp4_h_r_1 <X> T_13_27.sp4_v_b_1
 (14 1)  (668 433)  (668 433)  routing T_13_27.sp4_v_b_8 <X> T_13_27.lc_trk_g0_0
 (16 1)  (670 433)  (670 433)  routing T_13_27.sp4_v_b_8 <X> T_13_27.lc_trk_g0_0
 (17 1)  (671 433)  (671 433)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (22 1)  (676 433)  (676 433)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (677 433)  (677 433)  routing T_13_27.sp4_h_r_2 <X> T_13_27.lc_trk_g0_2
 (24 1)  (678 433)  (678 433)  routing T_13_27.sp4_h_r_2 <X> T_13_27.lc_trk_g0_2
 (25 1)  (679 433)  (679 433)  routing T_13_27.sp4_h_r_2 <X> T_13_27.lc_trk_g0_2
 (36 1)  (690 433)  (690 433)  LC_0 Logic Functioning bit
 (38 1)  (692 433)  (692 433)  LC_0 Logic Functioning bit
 (0 2)  (654 434)  (654 434)  routing T_13_27.glb_netwk_6 <X> T_13_27.wire_logic_cluster/lc_7/clk
 (1 2)  (655 434)  (655 434)  routing T_13_27.glb_netwk_6 <X> T_13_27.wire_logic_cluster/lc_7/clk
 (2 2)  (656 434)  (656 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (29 2)  (683 434)  (683 434)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (36 2)  (690 434)  (690 434)  LC_1 Logic Functioning bit
 (38 2)  (692 434)  (692 434)  LC_1 Logic Functioning bit
 (41 2)  (695 434)  (695 434)  LC_1 Logic Functioning bit
 (43 2)  (697 434)  (697 434)  LC_1 Logic Functioning bit
 (45 2)  (699 434)  (699 434)  LC_1 Logic Functioning bit
 (36 3)  (690 435)  (690 435)  LC_1 Logic Functioning bit
 (38 3)  (692 435)  (692 435)  LC_1 Logic Functioning bit
 (41 3)  (695 435)  (695 435)  LC_1 Logic Functioning bit
 (43 3)  (697 435)  (697 435)  LC_1 Logic Functioning bit
 (1 4)  (655 436)  (655 436)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (655 437)  (655 437)  routing T_13_27.lc_trk_g0_2 <X> T_13_27.wire_logic_cluster/lc_7/cen
 (16 5)  (670 437)  (670 437)  routing T_13_27.sp12_h_r_8 <X> T_13_27.lc_trk_g1_0
 (17 5)  (671 437)  (671 437)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (17 8)  (671 440)  (671 440)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (672 440)  (672 440)  routing T_13_27.wire_logic_cluster/lc_1/out <X> T_13_27.lc_trk_g2_1
 (1 14)  (655 446)  (655 446)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (0 15)  (654 447)  (654 447)  routing T_13_27.glb_netwk_2 <X> T_13_27.wire_logic_cluster/lc_7/s_r


LogicTile_14_27

 (26 0)  (734 432)  (734 432)  routing T_14_27.lc_trk_g3_7 <X> T_14_27.wire_logic_cluster/lc_0/in_0
 (28 0)  (736 432)  (736 432)  routing T_14_27.lc_trk_g2_1 <X> T_14_27.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 432)  (737 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (739 432)  (739 432)  routing T_14_27.lc_trk_g2_5 <X> T_14_27.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 432)  (740 432)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 432)  (741 432)  routing T_14_27.lc_trk_g2_5 <X> T_14_27.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 432)  (744 432)  LC_0 Logic Functioning bit
 (38 0)  (746 432)  (746 432)  LC_0 Logic Functioning bit
 (52 0)  (760 432)  (760 432)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (26 1)  (734 433)  (734 433)  routing T_14_27.lc_trk_g3_7 <X> T_14_27.wire_logic_cluster/lc_0/in_0
 (27 1)  (735 433)  (735 433)  routing T_14_27.lc_trk_g3_7 <X> T_14_27.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 433)  (736 433)  routing T_14_27.lc_trk_g3_7 <X> T_14_27.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 433)  (737 433)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (36 1)  (744 433)  (744 433)  LC_0 Logic Functioning bit
 (37 1)  (745 433)  (745 433)  LC_0 Logic Functioning bit
 (38 1)  (746 433)  (746 433)  LC_0 Logic Functioning bit
 (39 1)  (747 433)  (747 433)  LC_0 Logic Functioning bit
 (40 1)  (748 433)  (748 433)  LC_0 Logic Functioning bit
 (42 1)  (750 433)  (750 433)  LC_0 Logic Functioning bit
 (3 2)  (711 434)  (711 434)  routing T_14_27.sp12_v_t_23 <X> T_14_27.sp12_h_l_23
 (12 2)  (720 434)  (720 434)  routing T_14_27.sp4_v_b_2 <X> T_14_27.sp4_h_l_39
 (15 8)  (723 440)  (723 440)  routing T_14_27.sp4_v_t_28 <X> T_14_27.lc_trk_g2_1
 (16 8)  (724 440)  (724 440)  routing T_14_27.sp4_v_t_28 <X> T_14_27.lc_trk_g2_1
 (17 8)  (725 440)  (725 440)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (16 10)  (724 442)  (724 442)  routing T_14_27.sp12_v_b_21 <X> T_14_27.lc_trk_g2_5
 (17 10)  (725 442)  (725 442)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_21 lc_trk_g2_5
 (18 11)  (726 443)  (726 443)  routing T_14_27.sp12_v_b_21 <X> T_14_27.lc_trk_g2_5
 (19 13)  (727 445)  (727 445)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (22 14)  (730 446)  (730 446)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (731 446)  (731 446)  routing T_14_27.sp4_v_b_47 <X> T_14_27.lc_trk_g3_7
 (24 14)  (732 446)  (732 446)  routing T_14_27.sp4_v_b_47 <X> T_14_27.lc_trk_g3_7


LogicTile_15_27

 (5 5)  (767 437)  (767 437)  routing T_15_27.sp4_h_r_3 <X> T_15_27.sp4_v_b_3
 (5 10)  (767 442)  (767 442)  routing T_15_27.sp4_h_r_3 <X> T_15_27.sp4_h_l_43
 (4 11)  (766 443)  (766 443)  routing T_15_27.sp4_h_r_3 <X> T_15_27.sp4_h_l_43


LogicTile_16_27

 (8 1)  (824 433)  (824 433)  routing T_16_27.sp4_h_r_1 <X> T_16_27.sp4_v_b_1
 (9 6)  (825 438)  (825 438)  routing T_16_27.sp4_h_r_1 <X> T_16_27.sp4_h_l_41
 (10 6)  (826 438)  (826 438)  routing T_16_27.sp4_h_r_1 <X> T_16_27.sp4_h_l_41


LogicTile_17_27

 (15 1)  (889 433)  (889 433)  routing T_17_27.bot_op_0 <X> T_17_27.lc_trk_g0_0
 (17 1)  (891 433)  (891 433)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (12 2)  (886 434)  (886 434)  routing T_17_27.sp4_v_b_2 <X> T_17_27.sp4_h_l_39
 (21 2)  (895 434)  (895 434)  routing T_17_27.sp4_v_b_7 <X> T_17_27.lc_trk_g0_7
 (22 2)  (896 434)  (896 434)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (897 434)  (897 434)  routing T_17_27.sp4_v_b_7 <X> T_17_27.lc_trk_g0_7
 (28 8)  (902 440)  (902 440)  routing T_17_27.lc_trk_g2_7 <X> T_17_27.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 440)  (903 440)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 440)  (904 440)  routing T_17_27.lc_trk_g2_7 <X> T_17_27.wire_logic_cluster/lc_4/in_1
 (31 8)  (905 440)  (905 440)  routing T_17_27.lc_trk_g0_7 <X> T_17_27.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 440)  (906 440)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (910 440)  (910 440)  LC_4 Logic Functioning bit
 (38 8)  (912 440)  (912 440)  LC_4 Logic Functioning bit
 (48 8)  (922 440)  (922 440)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (51 8)  (925 440)  (925 440)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (29 9)  (903 441)  (903 441)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 441)  (904 441)  routing T_17_27.lc_trk_g2_7 <X> T_17_27.wire_logic_cluster/lc_4/in_1
 (31 9)  (905 441)  (905 441)  routing T_17_27.lc_trk_g0_7 <X> T_17_27.wire_logic_cluster/lc_4/in_3
 (51 9)  (925 441)  (925 441)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (22 10)  (896 442)  (896 442)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (3 11)  (877 443)  (877 443)  routing T_17_27.sp12_v_b_1 <X> T_17_27.sp12_h_l_22
 (19 13)  (893 445)  (893 445)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_19_27

 (6 0)  (988 432)  (988 432)  routing T_19_27.sp4_h_r_7 <X> T_19_27.sp4_v_b_0
 (4 7)  (986 439)  (986 439)  routing T_19_27.sp4_h_r_7 <X> T_19_27.sp4_h_l_38
 (6 7)  (988 439)  (988 439)  routing T_19_27.sp4_h_r_7 <X> T_19_27.sp4_h_l_38


LogicTile_20_27

 (2 4)  (1038 436)  (1038 436)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (8 11)  (1044 443)  (1044 443)  routing T_20_27.sp4_v_b_4 <X> T_20_27.sp4_v_t_42
 (10 11)  (1046 443)  (1046 443)  routing T_20_27.sp4_v_b_4 <X> T_20_27.sp4_v_t_42


LogicTile_22_27

 (5 1)  (1149 433)  (1149 433)  routing T_22_27.sp4_h_r_0 <X> T_22_27.sp4_v_b_0
 (3 3)  (1147 435)  (1147 435)  routing T_22_27.sp12_v_b_0 <X> T_22_27.sp12_h_l_23
 (5 4)  (1149 436)  (1149 436)  routing T_22_27.sp4_v_b_9 <X> T_22_27.sp4_h_r_3
 (4 5)  (1148 437)  (1148 437)  routing T_22_27.sp4_v_b_9 <X> T_22_27.sp4_h_r_3
 (6 5)  (1150 437)  (1150 437)  routing T_22_27.sp4_v_b_9 <X> T_22_27.sp4_h_r_3
 (9 9)  (1153 441)  (1153 441)  routing T_22_27.sp4_v_t_42 <X> T_22_27.sp4_v_b_7
 (19 9)  (1163 441)  (1163 441)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9


LogicTile_24_27

 (14 2)  (1266 434)  (1266 434)  routing T_24_27.sp12_h_l_3 <X> T_24_27.lc_trk_g0_4
 (14 3)  (1266 435)  (1266 435)  routing T_24_27.sp12_h_l_3 <X> T_24_27.lc_trk_g0_4
 (15 3)  (1267 435)  (1267 435)  routing T_24_27.sp12_h_l_3 <X> T_24_27.lc_trk_g0_4
 (17 3)  (1269 435)  (1269 435)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (25 4)  (1277 436)  (1277 436)  routing T_24_27.sp4_v_b_2 <X> T_24_27.lc_trk_g1_2
 (22 5)  (1274 437)  (1274 437)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (1275 437)  (1275 437)  routing T_24_27.sp4_v_b_2 <X> T_24_27.lc_trk_g1_2
 (11 6)  (1263 438)  (1263 438)  routing T_24_27.sp4_v_b_2 <X> T_24_27.sp4_v_t_40
 (12 7)  (1264 439)  (1264 439)  routing T_24_27.sp4_v_b_2 <X> T_24_27.sp4_v_t_40
 (6 8)  (1258 440)  (1258 440)  routing T_24_27.sp4_v_t_38 <X> T_24_27.sp4_v_b_6
 (5 9)  (1257 441)  (1257 441)  routing T_24_27.sp4_v_t_38 <X> T_24_27.sp4_v_b_6
 (26 12)  (1278 444)  (1278 444)  routing T_24_27.lc_trk_g0_4 <X> T_24_27.wire_logic_cluster/lc_6/in_0
 (32 12)  (1284 444)  (1284 444)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (1286 444)  (1286 444)  routing T_24_27.lc_trk_g1_2 <X> T_24_27.wire_logic_cluster/lc_6/in_3
 (36 12)  (1288 444)  (1288 444)  LC_6 Logic Functioning bit
 (38 12)  (1290 444)  (1290 444)  LC_6 Logic Functioning bit
 (29 13)  (1281 445)  (1281 445)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (1283 445)  (1283 445)  routing T_24_27.lc_trk_g1_2 <X> T_24_27.wire_logic_cluster/lc_6/in_3
 (37 13)  (1289 445)  (1289 445)  LC_6 Logic Functioning bit
 (39 13)  (1291 445)  (1291 445)  LC_6 Logic Functioning bit
 (53 13)  (1305 445)  (1305 445)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45


RAM_Tile_25_27

 (16 0)  (1322 432)  (1322 432)  routing T_25_27.sp4_v_b_9 <X> T_25_27.lc_trk_g0_1
 (17 0)  (1323 432)  (1323 432)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (1324 432)  (1324 432)  routing T_25_27.sp4_v_b_9 <X> T_25_27.lc_trk_g0_1
 (7 1)  (1313 433)  (1313 433)  Ram config bit: MEMB_Power_Up_Control

 (8 1)  (1314 433)  (1314 433)  routing T_25_27.sp4_h_r_1 <X> T_25_27.sp4_v_b_1
 (18 1)  (1324 433)  (1324 433)  routing T_25_27.sp4_v_b_9 <X> T_25_27.lc_trk_g0_1
 (27 1)  (1333 433)  (1333 433)  routing T_25_27.lc_trk_g3_1 <X> T_25_27.input0_0
 (28 1)  (1334 433)  (1334 433)  routing T_25_27.lc_trk_g3_1 <X> T_25_27.input0_0
 (29 1)  (1335 433)  (1335 433)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g3_1 input0_0
 (0 2)  (1306 434)  (1306 434)  routing T_25_27.glb_netwk_6 <X> T_25_27.wire_bram/ram/RCLK
 (1 2)  (1307 434)  (1307 434)  routing T_25_27.glb_netwk_6 <X> T_25_27.wire_bram/ram/RCLK
 (2 2)  (1308 434)  (1308 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (3 2)  (1309 434)  (1309 434)  routing T_25_27.sp12_v_t_23 <X> T_25_27.sp12_h_l_23
 (11 2)  (1317 434)  (1317 434)  routing T_25_27.sp4_v_b_11 <X> T_25_27.sp4_v_t_39
 (22 2)  (1328 434)  (1328 434)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (12 3)  (1318 435)  (1318 435)  routing T_25_27.sp4_v_b_11 <X> T_25_27.sp4_v_t_39
 (21 3)  (1327 435)  (1327 435)  routing T_25_27.sp4_r_v_b_31 <X> T_25_27.lc_trk_g0_7
 (29 3)  (1335 435)  (1335 435)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g0_1 input0_1
 (28 5)  (1334 437)  (1334 437)  routing T_25_27.lc_trk_g2_0 <X> T_25_27.input0_2
 (29 5)  (1335 437)  (1335 437)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g2_0 input0_2
 (17 6)  (1323 438)  (1323 438)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (26 6)  (1332 438)  (1332 438)  routing T_25_27.lc_trk_g1_6 <X> T_25_27.input0_3
 (15 7)  (1321 439)  (1321 439)  routing T_25_27.sp4_v_b_20 <X> T_25_27.lc_trk_g1_4
 (16 7)  (1322 439)  (1322 439)  routing T_25_27.sp4_v_b_20 <X> T_25_27.lc_trk_g1_4
 (17 7)  (1323 439)  (1323 439)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_20 lc_trk_g1_4
 (22 7)  (1328 439)  (1328 439)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (26 7)  (1332 439)  (1332 439)  routing T_25_27.lc_trk_g1_6 <X> T_25_27.input0_3
 (27 7)  (1333 439)  (1333 439)  routing T_25_27.lc_trk_g1_6 <X> T_25_27.input0_3
 (29 7)  (1335 439)  (1335 439)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g1_6 input0_3
 (22 8)  (1328 440)  (1328 440)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (27 8)  (1333 440)  (1333 440)  routing T_25_27.lc_trk_g3_6 <X> T_25_27.wire_bram/ram/WDATA_11
 (28 8)  (1334 440)  (1334 440)  routing T_25_27.lc_trk_g3_6 <X> T_25_27.wire_bram/ram/WDATA_11
 (29 8)  (1335 440)  (1335 440)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_6 wire_bram/ram/WDATA_11
 (30 8)  (1336 440)  (1336 440)  routing T_25_27.lc_trk_g3_6 <X> T_25_27.wire_bram/ram/WDATA_11
 (38 8)  (1344 440)  (1344 440)  Enable bit of Mux _out_links/OutMux1_4 => wire_bram/ram/RDATA_11 sp4_v_t_13
 (16 9)  (1322 441)  (1322 441)  routing T_25_27.sp12_v_t_7 <X> T_25_27.lc_trk_g2_0
 (17 9)  (1323 441)  (1323 441)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_t_7 lc_trk_g2_0
 (26 9)  (1332 441)  (1332 441)  routing T_25_27.lc_trk_g3_3 <X> T_25_27.input0_4
 (27 9)  (1333 441)  (1333 441)  routing T_25_27.lc_trk_g3_3 <X> T_25_27.input0_4
 (28 9)  (1334 441)  (1334 441)  routing T_25_27.lc_trk_g3_3 <X> T_25_27.input0_4
 (29 9)  (1335 441)  (1335 441)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g3_3 input0_4
 (30 9)  (1336 441)  (1336 441)  routing T_25_27.lc_trk_g3_6 <X> T_25_27.wire_bram/ram/WDATA_11
 (14 10)  (1320 442)  (1320 442)  routing T_25_27.sp4_v_b_28 <X> T_25_27.lc_trk_g2_4
 (15 10)  (1321 442)  (1321 442)  routing T_25_27.sp12_v_b_5 <X> T_25_27.lc_trk_g2_5
 (17 10)  (1323 442)  (1323 442)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_5 lc_trk_g2_5
 (18 10)  (1324 442)  (1324 442)  routing T_25_27.sp12_v_b_5 <X> T_25_27.lc_trk_g2_5
 (35 10)  (1341 442)  (1341 442)  routing T_25_27.lc_trk_g2_5 <X> T_25_27.input2_5
 (16 11)  (1322 443)  (1322 443)  routing T_25_27.sp4_v_b_28 <X> T_25_27.lc_trk_g2_4
 (17 11)  (1323 443)  (1323 443)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_28 lc_trk_g2_4
 (18 11)  (1324 443)  (1324 443)  routing T_25_27.sp12_v_b_5 <X> T_25_27.lc_trk_g2_5
 (26 11)  (1332 443)  (1332 443)  routing T_25_27.lc_trk_g2_3 <X> T_25_27.input0_5
 (28 11)  (1334 443)  (1334 443)  routing T_25_27.lc_trk_g2_3 <X> T_25_27.input0_5
 (29 11)  (1335 443)  (1335 443)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g2_3 input0_5
 (32 11)  (1338 443)  (1338 443)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g2_5 input2_5
 (33 11)  (1339 443)  (1339 443)  routing T_25_27.lc_trk_g2_5 <X> T_25_27.input2_5
 (16 12)  (1322 444)  (1322 444)  routing T_25_27.sp12_v_b_9 <X> T_25_27.lc_trk_g3_1
 (17 12)  (1323 444)  (1323 444)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_b_9 lc_trk_g3_1
 (22 12)  (1328 444)  (1328 444)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_8 lc_trk_g3_3
 (23 12)  (1329 444)  (1329 444)  routing T_25_27.sp12_v_t_8 <X> T_25_27.lc_trk_g3_3
 (26 12)  (1332 444)  (1332 444)  routing T_25_27.lc_trk_g1_5 <X> T_25_27.input0_6
 (35 12)  (1341 444)  (1341 444)  routing T_25_27.lc_trk_g3_7 <X> T_25_27.input2_6
 (27 13)  (1333 445)  (1333 445)  routing T_25_27.lc_trk_g1_5 <X> T_25_27.input0_6
 (29 13)  (1335 445)  (1335 445)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g1_5 input0_6
 (32 13)  (1338 445)  (1338 445)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g3_7 input2_6
 (33 13)  (1339 445)  (1339 445)  routing T_25_27.lc_trk_g3_7 <X> T_25_27.input2_6
 (34 13)  (1340 445)  (1340 445)  routing T_25_27.lc_trk_g3_7 <X> T_25_27.input2_6
 (35 13)  (1341 445)  (1341 445)  routing T_25_27.lc_trk_g3_7 <X> T_25_27.input2_6
 (0 14)  (1306 446)  (1306 446)  routing T_25_27.lc_trk_g2_4 <X> T_25_27.wire_bram/ram/RE
 (1 14)  (1307 446)  (1307 446)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (11 14)  (1317 446)  (1317 446)  routing T_25_27.sp4_v_b_8 <X> T_25_27.sp4_v_t_46
 (22 14)  (1328 446)  (1328 446)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_12 lc_trk_g3_7
 (23 14)  (1329 446)  (1329 446)  routing T_25_27.sp12_v_t_12 <X> T_25_27.lc_trk_g3_7
 (25 14)  (1331 446)  (1331 446)  routing T_25_27.sp4_h_l_27 <X> T_25_27.lc_trk_g3_6
 (26 14)  (1332 446)  (1332 446)  routing T_25_27.lc_trk_g1_4 <X> T_25_27.input0_7
 (35 14)  (1341 446)  (1341 446)  routing T_25_27.lc_trk_g0_7 <X> T_25_27.input2_7
 (1 15)  (1307 447)  (1307 447)  routing T_25_27.lc_trk_g2_4 <X> T_25_27.wire_bram/ram/RE
 (9 15)  (1315 447)  (1315 447)  routing T_25_27.sp4_v_b_2 <X> T_25_27.sp4_v_t_47
 (10 15)  (1316 447)  (1316 447)  routing T_25_27.sp4_v_b_2 <X> T_25_27.sp4_v_t_47
 (12 15)  (1318 447)  (1318 447)  routing T_25_27.sp4_v_b_8 <X> T_25_27.sp4_v_t_46
 (22 15)  (1328 447)  (1328 447)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_l_27 lc_trk_g3_6
 (23 15)  (1329 447)  (1329 447)  routing T_25_27.sp4_h_l_27 <X> T_25_27.lc_trk_g3_6
 (24 15)  (1330 447)  (1330 447)  routing T_25_27.sp4_h_l_27 <X> T_25_27.lc_trk_g3_6
 (27 15)  (1333 447)  (1333 447)  routing T_25_27.lc_trk_g1_4 <X> T_25_27.input0_7
 (29 15)  (1335 447)  (1335 447)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g1_4 input0_7
 (32 15)  (1338 447)  (1338 447)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g0_7 input2_7
 (35 15)  (1341 447)  (1341 447)  routing T_25_27.lc_trk_g0_7 <X> T_25_27.input2_7


LogicTile_26_27

 (3 0)  (1351 432)  (1351 432)  routing T_26_27.sp12_h_r_0 <X> T_26_27.sp12_v_b_0
 (3 1)  (1351 433)  (1351 433)  routing T_26_27.sp12_h_r_0 <X> T_26_27.sp12_v_b_0
 (3 2)  (1351 434)  (1351 434)  routing T_26_27.sp12_h_r_0 <X> T_26_27.sp12_h_l_23
 (5 2)  (1353 434)  (1353 434)  routing T_26_27.sp4_v_t_43 <X> T_26_27.sp4_h_l_37
 (3 3)  (1351 435)  (1351 435)  routing T_26_27.sp12_h_r_0 <X> T_26_27.sp12_h_l_23
 (4 3)  (1352 435)  (1352 435)  routing T_26_27.sp4_v_t_43 <X> T_26_27.sp4_h_l_37
 (6 3)  (1354 435)  (1354 435)  routing T_26_27.sp4_v_t_43 <X> T_26_27.sp4_h_l_37
 (19 13)  (1367 445)  (1367 445)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_28_27

 (22 6)  (1478 438)  (1478 438)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (1479 438)  (1479 438)  routing T_28_27.sp4_v_b_23 <X> T_28_27.lc_trk_g1_7
 (24 6)  (1480 438)  (1480 438)  routing T_28_27.sp4_v_b_23 <X> T_28_27.lc_trk_g1_7
 (14 7)  (1470 439)  (1470 439)  routing T_28_27.sp4_r_v_b_28 <X> T_28_27.lc_trk_g1_4
 (17 7)  (1473 439)  (1473 439)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (26 10)  (1482 442)  (1482 442)  routing T_28_27.lc_trk_g1_4 <X> T_28_27.wire_logic_cluster/lc_5/in_0
 (31 10)  (1487 442)  (1487 442)  routing T_28_27.lc_trk_g1_7 <X> T_28_27.wire_logic_cluster/lc_5/in_3
 (32 10)  (1488 442)  (1488 442)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (1490 442)  (1490 442)  routing T_28_27.lc_trk_g1_7 <X> T_28_27.wire_logic_cluster/lc_5/in_3
 (37 10)  (1493 442)  (1493 442)  LC_5 Logic Functioning bit
 (39 10)  (1495 442)  (1495 442)  LC_5 Logic Functioning bit
 (47 10)  (1503 442)  (1503 442)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (27 11)  (1483 443)  (1483 443)  routing T_28_27.lc_trk_g1_4 <X> T_28_27.wire_logic_cluster/lc_5/in_0
 (29 11)  (1485 443)  (1485 443)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (1487 443)  (1487 443)  routing T_28_27.lc_trk_g1_7 <X> T_28_27.wire_logic_cluster/lc_5/in_3
 (36 11)  (1492 443)  (1492 443)  LC_5 Logic Functioning bit
 (38 11)  (1494 443)  (1494 443)  LC_5 Logic Functioning bit


LogicTile_29_27

 (3 2)  (1513 434)  (1513 434)  routing T_29_27.sp12_v_t_23 <X> T_29_27.sp12_h_l_23


IO_Tile_33_27

 (3 1)  (1729 433)  (1729 433)  IO control bit: IORIGHT_REN_1

 (3 6)  (1729 438)  (1729 438)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 440)  (1742 440)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (17 9)  (1743 441)  (1743 441)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (1736 442)  (1736 442)  routing T_33_27.lc_trk_g1_7 <X> T_33_27.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (1737 442)  (1737 442)  routing T_33_27.lc_trk_g1_7 <X> T_33_27.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1738 442)  (1738 442)  routing T_33_27.lc_trk_g1_2 <X> T_33_27.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 442)  (1742 442)  IOB_1 IO Functioning bit
 (6 11)  (1732 443)  (1732 443)  routing T_33_27.span12_horz_10 <X> T_33_27.lc_trk_g1_2
 (7 11)  (1733 443)  (1733 443)  Enable bit of Mux _local_links/g1_mux_2 => span12_horz_10 lc_trk_g1_2
 (10 11)  (1736 443)  (1736 443)  routing T_33_27.lc_trk_g1_7 <X> T_33_27.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1737 443)  (1737 443)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_7 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 443)  (1738 443)  routing T_33_27.lc_trk_g1_2 <X> T_33_27.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 443)  (1739 443)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 445)  (1743 445)  IOB_1 IO Functioning bit
 (5 14)  (1731 446)  (1731 446)  routing T_33_27.span4_vert_b_15 <X> T_33_27.lc_trk_g1_7
 (7 14)  (1733 446)  (1733 446)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_15 lc_trk_g1_7
 (8 14)  (1734 446)  (1734 446)  routing T_33_27.span4_vert_b_15 <X> T_33_27.lc_trk_g1_7
 (17 14)  (1743 446)  (1743 446)  IOB_1 IO Functioning bit


LogicTile_4_26

 (19 0)  (199 416)  (199 416)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13


LogicTile_6_26

 (19 13)  (307 429)  (307 429)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_7_26

 (11 8)  (353 424)  (353 424)  routing T_7_26.sp4_h_r_3 <X> T_7_26.sp4_v_b_8


RAM_Tile_8_26

 (15 0)  (411 416)  (411 416)  routing T_8_26.sp12_h_r_1 <X> T_8_26.lc_trk_g0_1
 (17 0)  (413 416)  (413 416)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_1 lc_trk_g0_1
 (18 0)  (414 416)  (414 416)  routing T_8_26.sp12_h_r_1 <X> T_8_26.lc_trk_g0_1
 (21 0)  (417 416)  (417 416)  routing T_8_26.sp4_h_r_11 <X> T_8_26.lc_trk_g0_3
 (22 0)  (418 416)  (418 416)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (419 416)  (419 416)  routing T_8_26.sp4_h_r_11 <X> T_8_26.lc_trk_g0_3
 (24 0)  (420 416)  (420 416)  routing T_8_26.sp4_h_r_11 <X> T_8_26.lc_trk_g0_3
 (28 0)  (424 416)  (424 416)  routing T_8_26.lc_trk_g2_1 <X> T_8_26.wire_bram/ram/WDATA_7
 (29 0)  (425 416)  (425 416)  Enable bit of Mux _bram/lcb1_0 => lc_trk_g2_1 wire_bram/ram/WDATA_7
 (14 1)  (410 417)  (410 417)  routing T_8_26.sp4_h_r_0 <X> T_8_26.lc_trk_g0_0
 (15 1)  (411 417)  (411 417)  routing T_8_26.sp4_h_r_0 <X> T_8_26.lc_trk_g0_0
 (16 1)  (412 417)  (412 417)  routing T_8_26.sp4_h_r_0 <X> T_8_26.lc_trk_g0_0
 (17 1)  (413 417)  (413 417)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (18 1)  (414 417)  (414 417)  routing T_8_26.sp12_h_r_1 <X> T_8_26.lc_trk_g0_1
 (38 1)  (434 417)  (434 417)  Enable bit of Mux _out_links/OutMux0_0 => wire_bram/ram/RDATA_7 sp4_v_b_0
 (0 2)  (396 418)  (396 418)  routing T_8_26.glb_netwk_6 <X> T_8_26.wire_bram/ram/WCLK
 (1 2)  (397 418)  (397 418)  routing T_8_26.glb_netwk_6 <X> T_8_26.wire_bram/ram/WCLK
 (2 2)  (398 418)  (398 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (22 2)  (418 418)  (418 418)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_r_23 lc_trk_g0_7
 (23 2)  (419 418)  (419 418)  routing T_8_26.sp12_h_r_23 <X> T_8_26.lc_trk_g0_7
 (25 2)  (421 418)  (421 418)  routing T_8_26.sp12_h_l_5 <X> T_8_26.lc_trk_g0_6
 (27 2)  (423 418)  (423 418)  routing T_8_26.lc_trk_g1_3 <X> T_8_26.wire_bram/ram/WDATA_6
 (29 2)  (425 418)  (425 418)  Enable bit of Mux _bram/lcb1_1 => lc_trk_g1_3 wire_bram/ram/WDATA_6
 (41 2)  (437 418)  (437 418)  Enable bit of Mux _out_links/OutMuxb_1 => wire_bram/ram/RDATA_6 sp4_r_v_b_35
 (21 3)  (417 419)  (417 419)  routing T_8_26.sp12_h_r_23 <X> T_8_26.lc_trk_g0_7
 (22 3)  (418 419)  (418 419)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_5 lc_trk_g0_6
 (24 3)  (420 419)  (420 419)  routing T_8_26.sp12_h_l_5 <X> T_8_26.lc_trk_g0_6
 (25 3)  (421 419)  (421 419)  routing T_8_26.sp12_h_l_5 <X> T_8_26.lc_trk_g0_6
 (30 3)  (426 419)  (426 419)  routing T_8_26.lc_trk_g1_3 <X> T_8_26.wire_bram/ram/WDATA_6
 (39 3)  (435 419)  (435 419)  Enable bit of Mux _out_links/OutMux1_1 => wire_bram/ram/RDATA_6 sp4_v_t_7
 (0 4)  (396 420)  (396 420)  routing T_8_26.lc_trk_g2_2 <X> T_8_26.wire_bram/ram/WCLKE
 (1 4)  (397 420)  (397 420)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_bram/ram/WCLKE
 (7 4)  (403 420)  (403 420)  Cascade buffer Enable bit: MEMT_LC02_inmux00_bram_cbit_5

 (22 4)  (418 420)  (418 420)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (419 420)  (419 420)  routing T_8_26.sp4_v_b_19 <X> T_8_26.lc_trk_g1_3
 (24 4)  (420 420)  (420 420)  routing T_8_26.sp4_v_b_19 <X> T_8_26.lc_trk_g1_3
 (26 4)  (422 420)  (422 420)  routing T_8_26.lc_trk_g0_6 <X> T_8_26.input0_2
 (29 4)  (425 420)  (425 420)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g0_3 wire_bram/ram/WDATA_5
 (40 4)  (436 420)  (436 420)  Enable bit of Mux _out_links/OutMuxa_2 => wire_bram/ram/RDATA_5 sp4_r_v_b_21
 (1 5)  (397 421)  (397 421)  routing T_8_26.lc_trk_g2_2 <X> T_8_26.wire_bram/ram/WCLKE
 (26 5)  (422 421)  (422 421)  routing T_8_26.lc_trk_g0_6 <X> T_8_26.input0_2
 (29 5)  (425 421)  (425 421)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g0_6 input0_2
 (30 5)  (426 421)  (426 421)  routing T_8_26.lc_trk_g0_3 <X> T_8_26.wire_bram/ram/WDATA_5
 (39 5)  (435 421)  (435 421)  Enable bit of Mux _out_links/OutMux1_2 => wire_bram/ram/RDATA_5 sp4_v_b_20
 (3 6)  (399 422)  (399 422)  routing T_8_26.sp12_v_b_0 <X> T_8_26.sp12_v_t_23
 (7 6)  (403 422)  (403 422)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_7

 (27 6)  (423 422)  (423 422)  routing T_8_26.lc_trk_g3_3 <X> T_8_26.wire_bram/ram/WDATA_4
 (28 6)  (424 422)  (424 422)  routing T_8_26.lc_trk_g3_3 <X> T_8_26.wire_bram/ram/WDATA_4
 (29 6)  (425 422)  (425 422)  Enable bit of Mux _bram/lcb1_3 => lc_trk_g3_3 wire_bram/ram/WDATA_4
 (38 6)  (434 422)  (434 422)  Enable bit of Mux _out_links/OutMux2_3 => wire_bram/ram/RDATA_4 sp4_v_b_38
 (26 7)  (422 423)  (422 423)  routing T_8_26.lc_trk_g3_2 <X> T_8_26.input0_3
 (27 7)  (423 423)  (423 423)  routing T_8_26.lc_trk_g3_2 <X> T_8_26.input0_3
 (28 7)  (424 423)  (424 423)  routing T_8_26.lc_trk_g3_2 <X> T_8_26.input0_3
 (29 7)  (425 423)  (425 423)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g3_2 input0_3
 (30 7)  (426 423)  (426 423)  routing T_8_26.lc_trk_g3_3 <X> T_8_26.wire_bram/ram/WDATA_4
 (14 8)  (410 424)  (410 424)  routing T_8_26.rgt_op_0 <X> T_8_26.lc_trk_g2_0
 (15 8)  (411 424)  (411 424)  routing T_8_26.rgt_op_1 <X> T_8_26.lc_trk_g2_1
 (17 8)  (413 424)  (413 424)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (414 424)  (414 424)  routing T_8_26.rgt_op_1 <X> T_8_26.lc_trk_g2_1
 (26 8)  (422 424)  (422 424)  routing T_8_26.lc_trk_g3_7 <X> T_8_26.input0_4
 (28 8)  (424 424)  (424 424)  routing T_8_26.lc_trk_g2_5 <X> T_8_26.wire_bram/ram/WDATA_3
 (29 8)  (425 424)  (425 424)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_5 wire_bram/ram/WDATA_3
 (30 8)  (426 424)  (426 424)  routing T_8_26.lc_trk_g2_5 <X> T_8_26.wire_bram/ram/WDATA_3
 (15 9)  (411 425)  (411 425)  routing T_8_26.rgt_op_0 <X> T_8_26.lc_trk_g2_0
 (17 9)  (413 425)  (413 425)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (22 9)  (418 425)  (418 425)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (26 9)  (422 425)  (422 425)  routing T_8_26.lc_trk_g3_7 <X> T_8_26.input0_4
 (27 9)  (423 425)  (423 425)  routing T_8_26.lc_trk_g3_7 <X> T_8_26.input0_4
 (28 9)  (424 425)  (424 425)  routing T_8_26.lc_trk_g3_7 <X> T_8_26.input0_4
 (29 9)  (425 425)  (425 425)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g3_7 input0_4
 (37 9)  (433 425)  (433 425)  Enable bit of Mux _out_links/OutMux7_4 => wire_bram/ram/RDATA_3 sp4_h_l_13
 (13 10)  (409 426)  (409 426)  routing T_8_26.sp4_v_b_8 <X> T_8_26.sp4_v_t_45
 (14 10)  (410 426)  (410 426)  routing T_8_26.sp4_v_t_25 <X> T_8_26.lc_trk_g2_4
 (15 10)  (411 426)  (411 426)  routing T_8_26.rgt_op_5 <X> T_8_26.lc_trk_g2_5
 (17 10)  (413 426)  (413 426)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (414 426)  (414 426)  routing T_8_26.rgt_op_5 <X> T_8_26.lc_trk_g2_5
 (28 10)  (424 426)  (424 426)  routing T_8_26.lc_trk_g2_0 <X> T_8_26.wire_bram/ram/WDATA_2
 (29 10)  (425 426)  (425 426)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g2_0 wire_bram/ram/WDATA_2
 (14 11)  (410 427)  (410 427)  routing T_8_26.sp4_v_t_25 <X> T_8_26.lc_trk_g2_4
 (16 11)  (412 427)  (412 427)  routing T_8_26.sp4_v_t_25 <X> T_8_26.lc_trk_g2_4
 (17 11)  (413 427)  (413 427)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_25 lc_trk_g2_4
 (29 11)  (425 427)  (425 427)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g0_1 input0_5
 (37 11)  (433 427)  (433 427)  Enable bit of Mux _out_links/OutMux7_5 => wire_bram/ram/RDATA_2 sp4_h_l_15
 (39 11)  (435 427)  (435 427)  Enable bit of Mux _out_links/OutMux0_5 => wire_bram/ram/RDATA_2 sp4_v_b_10
 (21 12)  (417 428)  (417 428)  routing T_8_26.rgt_op_3 <X> T_8_26.lc_trk_g3_3
 (22 12)  (418 428)  (418 428)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (420 428)  (420 428)  routing T_8_26.rgt_op_3 <X> T_8_26.lc_trk_g3_3
 (25 12)  (421 428)  (421 428)  routing T_8_26.sp4_h_r_42 <X> T_8_26.lc_trk_g3_2
 (26 12)  (422 428)  (422 428)  routing T_8_26.lc_trk_g3_5 <X> T_8_26.input0_6
 (27 12)  (423 428)  (423 428)  routing T_8_26.lc_trk_g3_6 <X> T_8_26.wire_bram/ram/WDATA_1
 (28 12)  (424 428)  (424 428)  routing T_8_26.lc_trk_g3_6 <X> T_8_26.wire_bram/ram/WDATA_1
 (29 12)  (425 428)  (425 428)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g3_6 wire_bram/ram/WDATA_1
 (30 12)  (426 428)  (426 428)  routing T_8_26.lc_trk_g3_6 <X> T_8_26.wire_bram/ram/WDATA_1
 (22 13)  (418 429)  (418 429)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (419 429)  (419 429)  routing T_8_26.sp4_h_r_42 <X> T_8_26.lc_trk_g3_2
 (24 13)  (420 429)  (420 429)  routing T_8_26.sp4_h_r_42 <X> T_8_26.lc_trk_g3_2
 (25 13)  (421 429)  (421 429)  routing T_8_26.sp4_h_r_42 <X> T_8_26.lc_trk_g3_2
 (27 13)  (423 429)  (423 429)  routing T_8_26.lc_trk_g3_5 <X> T_8_26.input0_6
 (28 13)  (424 429)  (424 429)  routing T_8_26.lc_trk_g3_5 <X> T_8_26.input0_6
 (29 13)  (425 429)  (425 429)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g3_5 input0_6
 (30 13)  (426 429)  (426 429)  routing T_8_26.lc_trk_g3_6 <X> T_8_26.wire_bram/ram/WDATA_1
 (38 13)  (434 429)  (434 429)  Enable bit of Mux _out_links/OutMux5_6 => wire_bram/ram/RDATA_1 sp12_h_r_20
 (39 13)  (435 429)  (435 429)  Enable bit of Mux _out_links/OutMux0_6 => wire_bram/ram/RDATA_1 sp4_v_t_1
 (0 14)  (396 430)  (396 430)  routing T_8_26.lc_trk_g2_4 <X> T_8_26.wire_bram/ram/WE
 (1 14)  (397 430)  (397 430)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (15 14)  (411 430)  (411 430)  routing T_8_26.sp4_v_b_45 <X> T_8_26.lc_trk_g3_5
 (16 14)  (412 430)  (412 430)  routing T_8_26.sp4_v_b_45 <X> T_8_26.lc_trk_g3_5
 (17 14)  (413 430)  (413 430)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_45 lc_trk_g3_5
 (22 14)  (418 430)  (418 430)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (26 14)  (422 430)  (422 430)  routing T_8_26.lc_trk_g0_7 <X> T_8_26.input0_7
 (29 14)  (425 430)  (425 430)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g0_0 wire_bram/ram/WDATA_0
 (1 15)  (397 431)  (397 431)  routing T_8_26.lc_trk_g2_4 <X> T_8_26.wire_bram/ram/WE
 (22 15)  (418 431)  (418 431)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (420 431)  (420 431)  routing T_8_26.tnr_op_6 <X> T_8_26.lc_trk_g3_6
 (26 15)  (422 431)  (422 431)  routing T_8_26.lc_trk_g0_7 <X> T_8_26.input0_7
 (29 15)  (425 431)  (425 431)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g0_7 input0_7
 (36 15)  (432 431)  (432 431)  Enable bit of Mux _out_links/OutMux6_7 => wire_bram/ram/RDATA_0 sp4_h_l_3
 (38 15)  (434 431)  (434 431)  Enable bit of Mux _out_links/OutMux5_7 => wire_bram/ram/RDATA_0 sp12_h_l_21


LogicTile_9_26

 (15 0)  (453 416)  (453 416)  routing T_9_26.sp4_h_r_1 <X> T_9_26.lc_trk_g0_1
 (16 0)  (454 416)  (454 416)  routing T_9_26.sp4_h_r_1 <X> T_9_26.lc_trk_g0_1
 (17 0)  (455 416)  (455 416)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (29 0)  (467 416)  (467 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (469 416)  (469 416)  routing T_9_26.lc_trk_g1_6 <X> T_9_26.wire_logic_cluster/lc_0/in_3
 (32 0)  (470 416)  (470 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (472 416)  (472 416)  routing T_9_26.lc_trk_g1_6 <X> T_9_26.wire_logic_cluster/lc_0/in_3
 (36 0)  (474 416)  (474 416)  LC_0 Logic Functioning bit
 (38 0)  (476 416)  (476 416)  LC_0 Logic Functioning bit
 (18 1)  (456 417)  (456 417)  routing T_9_26.sp4_h_r_1 <X> T_9_26.lc_trk_g0_1
 (31 1)  (469 417)  (469 417)  routing T_9_26.lc_trk_g1_6 <X> T_9_26.wire_logic_cluster/lc_0/in_3
 (36 1)  (474 417)  (474 417)  LC_0 Logic Functioning bit
 (38 1)  (476 417)  (476 417)  LC_0 Logic Functioning bit
 (3 2)  (441 418)  (441 418)  routing T_9_26.sp12_h_r_0 <X> T_9_26.sp12_h_l_23
 (4 2)  (442 418)  (442 418)  routing T_9_26.sp4_h_r_0 <X> T_9_26.sp4_v_t_37
 (13 2)  (451 418)  (451 418)  routing T_9_26.sp4_h_r_2 <X> T_9_26.sp4_v_t_39
 (14 2)  (452 418)  (452 418)  routing T_9_26.sp4_h_l_1 <X> T_9_26.lc_trk_g0_4
 (25 2)  (463 418)  (463 418)  routing T_9_26.sp4_h_r_14 <X> T_9_26.lc_trk_g0_6
 (32 2)  (470 418)  (470 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (472 418)  (472 418)  routing T_9_26.lc_trk_g1_3 <X> T_9_26.wire_logic_cluster/lc_1/in_3
 (36 2)  (474 418)  (474 418)  LC_1 Logic Functioning bit
 (38 2)  (476 418)  (476 418)  LC_1 Logic Functioning bit
 (3 3)  (441 419)  (441 419)  routing T_9_26.sp12_h_r_0 <X> T_9_26.sp12_h_l_23
 (5 3)  (443 419)  (443 419)  routing T_9_26.sp4_h_r_0 <X> T_9_26.sp4_v_t_37
 (8 3)  (446 419)  (446 419)  routing T_9_26.sp4_h_l_36 <X> T_9_26.sp4_v_t_36
 (12 3)  (450 419)  (450 419)  routing T_9_26.sp4_h_r_2 <X> T_9_26.sp4_v_t_39
 (15 3)  (453 419)  (453 419)  routing T_9_26.sp4_h_l_1 <X> T_9_26.lc_trk_g0_4
 (16 3)  (454 419)  (454 419)  routing T_9_26.sp4_h_l_1 <X> T_9_26.lc_trk_g0_4
 (17 3)  (455 419)  (455 419)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (22 3)  (460 419)  (460 419)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (461 419)  (461 419)  routing T_9_26.sp4_h_r_14 <X> T_9_26.lc_trk_g0_6
 (24 3)  (462 419)  (462 419)  routing T_9_26.sp4_h_r_14 <X> T_9_26.lc_trk_g0_6
 (29 3)  (467 419)  (467 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (469 419)  (469 419)  routing T_9_26.lc_trk_g1_3 <X> T_9_26.wire_logic_cluster/lc_1/in_3
 (37 3)  (475 419)  (475 419)  LC_1 Logic Functioning bit
 (39 3)  (477 419)  (477 419)  LC_1 Logic Functioning bit
 (21 4)  (459 420)  (459 420)  routing T_9_26.sp4_h_r_11 <X> T_9_26.lc_trk_g1_3
 (22 4)  (460 420)  (460 420)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (461 420)  (461 420)  routing T_9_26.sp4_h_r_11 <X> T_9_26.lc_trk_g1_3
 (24 4)  (462 420)  (462 420)  routing T_9_26.sp4_h_r_11 <X> T_9_26.lc_trk_g1_3
 (31 6)  (469 422)  (469 422)  routing T_9_26.lc_trk_g0_6 <X> T_9_26.wire_logic_cluster/lc_3/in_3
 (32 6)  (470 422)  (470 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (474 422)  (474 422)  LC_3 Logic Functioning bit
 (38 6)  (476 422)  (476 422)  LC_3 Logic Functioning bit
 (22 7)  (460 423)  (460 423)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (461 423)  (461 423)  routing T_9_26.sp4_h_r_6 <X> T_9_26.lc_trk_g1_6
 (24 7)  (462 423)  (462 423)  routing T_9_26.sp4_h_r_6 <X> T_9_26.lc_trk_g1_6
 (25 7)  (463 423)  (463 423)  routing T_9_26.sp4_h_r_6 <X> T_9_26.lc_trk_g1_6
 (29 7)  (467 423)  (467 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (469 423)  (469 423)  routing T_9_26.lc_trk_g0_6 <X> T_9_26.wire_logic_cluster/lc_3/in_3
 (37 7)  (475 423)  (475 423)  LC_3 Logic Functioning bit
 (39 7)  (477 423)  (477 423)  LC_3 Logic Functioning bit
 (3 9)  (441 425)  (441 425)  routing T_9_26.sp12_h_l_22 <X> T_9_26.sp12_v_b_1
 (9 10)  (447 426)  (447 426)  routing T_9_26.sp4_h_r_4 <X> T_9_26.sp4_h_l_42
 (10 10)  (448 426)  (448 426)  routing T_9_26.sp4_h_r_4 <X> T_9_26.sp4_h_l_42
 (11 10)  (449 426)  (449 426)  routing T_9_26.sp4_h_r_2 <X> T_9_26.sp4_v_t_45
 (13 10)  (451 426)  (451 426)  routing T_9_26.sp4_h_r_2 <X> T_9_26.sp4_v_t_45
 (19 10)  (457 426)  (457 426)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (31 10)  (469 426)  (469 426)  routing T_9_26.lc_trk_g0_4 <X> T_9_26.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 426)  (470 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (474 426)  (474 426)  LC_5 Logic Functioning bit
 (38 10)  (476 426)  (476 426)  LC_5 Logic Functioning bit
 (9 11)  (447 427)  (447 427)  routing T_9_26.sp4_v_b_7 <X> T_9_26.sp4_v_t_42
 (12 11)  (450 427)  (450 427)  routing T_9_26.sp4_h_r_2 <X> T_9_26.sp4_v_t_45
 (29 11)  (467 427)  (467 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (37 11)  (475 427)  (475 427)  LC_5 Logic Functioning bit
 (39 11)  (477 427)  (477 427)  LC_5 Logic Functioning bit
 (10 13)  (448 429)  (448 429)  routing T_9_26.sp4_h_r_5 <X> T_9_26.sp4_v_b_10


LogicTile_10_26

 (13 0)  (505 416)  (505 416)  routing T_10_26.sp4_h_l_39 <X> T_10_26.sp4_v_b_2
 (3 1)  (495 417)  (495 417)  routing T_10_26.sp12_h_l_23 <X> T_10_26.sp12_v_b_0
 (12 1)  (504 417)  (504 417)  routing T_10_26.sp4_h_l_39 <X> T_10_26.sp4_v_b_2
 (14 2)  (506 418)  (506 418)  routing T_10_26.sp4_h_l_1 <X> T_10_26.lc_trk_g0_4
 (15 3)  (507 419)  (507 419)  routing T_10_26.sp4_h_l_1 <X> T_10_26.lc_trk_g0_4
 (16 3)  (508 419)  (508 419)  routing T_10_26.sp4_h_l_1 <X> T_10_26.lc_trk_g0_4
 (17 3)  (509 419)  (509 419)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (21 4)  (513 420)  (513 420)  routing T_10_26.sp4_h_r_11 <X> T_10_26.lc_trk_g1_3
 (22 4)  (514 420)  (514 420)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (515 420)  (515 420)  routing T_10_26.sp4_h_r_11 <X> T_10_26.lc_trk_g1_3
 (24 4)  (516 420)  (516 420)  routing T_10_26.sp4_h_r_11 <X> T_10_26.lc_trk_g1_3
 (4 8)  (496 424)  (496 424)  routing T_10_26.sp4_h_l_37 <X> T_10_26.sp4_v_b_6
 (6 8)  (498 424)  (498 424)  routing T_10_26.sp4_h_l_37 <X> T_10_26.sp4_v_b_6
 (26 8)  (518 424)  (518 424)  routing T_10_26.lc_trk_g0_4 <X> T_10_26.wire_logic_cluster/lc_4/in_0
 (32 8)  (524 424)  (524 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 424)  (525 424)  routing T_10_26.lc_trk_g3_0 <X> T_10_26.wire_logic_cluster/lc_4/in_3
 (34 8)  (526 424)  (526 424)  routing T_10_26.lc_trk_g3_0 <X> T_10_26.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 424)  (528 424)  LC_4 Logic Functioning bit
 (38 8)  (530 424)  (530 424)  LC_4 Logic Functioning bit
 (46 8)  (538 424)  (538 424)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (5 9)  (497 425)  (497 425)  routing T_10_26.sp4_h_l_37 <X> T_10_26.sp4_v_b_6
 (29 9)  (521 425)  (521 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (37 9)  (529 425)  (529 425)  LC_4 Logic Functioning bit
 (39 9)  (531 425)  (531 425)  LC_4 Logic Functioning bit
 (27 10)  (519 426)  (519 426)  routing T_10_26.lc_trk_g1_3 <X> T_10_26.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 426)  (521 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (523 426)  (523 426)  routing T_10_26.lc_trk_g0_4 <X> T_10_26.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 426)  (524 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (528 426)  (528 426)  LC_5 Logic Functioning bit
 (38 10)  (530 426)  (530 426)  LC_5 Logic Functioning bit
 (51 10)  (543 426)  (543 426)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (30 11)  (522 427)  (522 427)  routing T_10_26.lc_trk_g1_3 <X> T_10_26.wire_logic_cluster/lc_5/in_1
 (36 11)  (528 427)  (528 427)  LC_5 Logic Functioning bit
 (38 11)  (530 427)  (530 427)  LC_5 Logic Functioning bit
 (14 12)  (506 428)  (506 428)  routing T_10_26.rgt_op_0 <X> T_10_26.lc_trk_g3_0
 (19 12)  (511 428)  (511 428)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13
 (15 13)  (507 429)  (507 429)  routing T_10_26.rgt_op_0 <X> T_10_26.lc_trk_g3_0
 (17 13)  (509 429)  (509 429)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (19 14)  (511 430)  (511 430)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2


LogicTile_11_26

 (12 0)  (558 416)  (558 416)  routing T_11_26.sp4_v_b_8 <X> T_11_26.sp4_h_r_2
 (31 0)  (577 416)  (577 416)  routing T_11_26.lc_trk_g1_6 <X> T_11_26.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 416)  (578 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (580 416)  (580 416)  routing T_11_26.lc_trk_g1_6 <X> T_11_26.wire_logic_cluster/lc_0/in_3
 (36 0)  (582 416)  (582 416)  LC_0 Logic Functioning bit
 (37 0)  (583 416)  (583 416)  LC_0 Logic Functioning bit
 (38 0)  (584 416)  (584 416)  LC_0 Logic Functioning bit
 (39 0)  (585 416)  (585 416)  LC_0 Logic Functioning bit
 (45 0)  (591 416)  (591 416)  LC_0 Logic Functioning bit
 (11 1)  (557 417)  (557 417)  routing T_11_26.sp4_v_b_8 <X> T_11_26.sp4_h_r_2
 (13 1)  (559 417)  (559 417)  routing T_11_26.sp4_v_b_8 <X> T_11_26.sp4_h_r_2
 (31 1)  (577 417)  (577 417)  routing T_11_26.lc_trk_g1_6 <X> T_11_26.wire_logic_cluster/lc_0/in_3
 (36 1)  (582 417)  (582 417)  LC_0 Logic Functioning bit
 (37 1)  (583 417)  (583 417)  LC_0 Logic Functioning bit
 (38 1)  (584 417)  (584 417)  LC_0 Logic Functioning bit
 (39 1)  (585 417)  (585 417)  LC_0 Logic Functioning bit
 (0 2)  (546 418)  (546 418)  routing T_11_26.glb_netwk_6 <X> T_11_26.wire_logic_cluster/lc_7/clk
 (1 2)  (547 418)  (547 418)  routing T_11_26.glb_netwk_6 <X> T_11_26.wire_logic_cluster/lc_7/clk
 (2 2)  (548 418)  (548 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (36 2)  (582 418)  (582 418)  LC_1 Logic Functioning bit
 (38 2)  (584 418)  (584 418)  LC_1 Logic Functioning bit
 (41 2)  (587 418)  (587 418)  LC_1 Logic Functioning bit
 (43 2)  (589 418)  (589 418)  LC_1 Logic Functioning bit
 (45 2)  (591 418)  (591 418)  LC_1 Logic Functioning bit
 (22 3)  (568 419)  (568 419)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (569 419)  (569 419)  routing T_11_26.sp4_v_b_22 <X> T_11_26.lc_trk_g0_6
 (24 3)  (570 419)  (570 419)  routing T_11_26.sp4_v_b_22 <X> T_11_26.lc_trk_g0_6
 (28 3)  (574 419)  (574 419)  routing T_11_26.lc_trk_g2_1 <X> T_11_26.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 419)  (575 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (37 3)  (583 419)  (583 419)  LC_1 Logic Functioning bit
 (39 3)  (585 419)  (585 419)  LC_1 Logic Functioning bit
 (40 3)  (586 419)  (586 419)  LC_1 Logic Functioning bit
 (42 3)  (588 419)  (588 419)  LC_1 Logic Functioning bit
 (48 3)  (594 419)  (594 419)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (1 4)  (547 420)  (547 420)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (21 4)  (567 420)  (567 420)  routing T_11_26.sp4_h_r_11 <X> T_11_26.lc_trk_g1_3
 (22 4)  (568 420)  (568 420)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (569 420)  (569 420)  routing T_11_26.sp4_h_r_11 <X> T_11_26.lc_trk_g1_3
 (24 4)  (570 420)  (570 420)  routing T_11_26.sp4_h_r_11 <X> T_11_26.lc_trk_g1_3
 (36 4)  (582 420)  (582 420)  LC_2 Logic Functioning bit
 (38 4)  (584 420)  (584 420)  LC_2 Logic Functioning bit
 (41 4)  (587 420)  (587 420)  LC_2 Logic Functioning bit
 (43 4)  (589 420)  (589 420)  LC_2 Logic Functioning bit
 (45 4)  (591 420)  (591 420)  LC_2 Logic Functioning bit
 (0 5)  (546 421)  (546 421)  routing T_11_26.lc_trk_g1_3 <X> T_11_26.wire_logic_cluster/lc_7/cen
 (1 5)  (547 421)  (547 421)  routing T_11_26.lc_trk_g1_3 <X> T_11_26.wire_logic_cluster/lc_7/cen
 (27 5)  (573 421)  (573 421)  routing T_11_26.lc_trk_g3_1 <X> T_11_26.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 421)  (574 421)  routing T_11_26.lc_trk_g3_1 <X> T_11_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 421)  (575 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (37 5)  (583 421)  (583 421)  LC_2 Logic Functioning bit
 (39 5)  (585 421)  (585 421)  LC_2 Logic Functioning bit
 (40 5)  (586 421)  (586 421)  LC_2 Logic Functioning bit
 (42 5)  (588 421)  (588 421)  LC_2 Logic Functioning bit
 (47 5)  (593 421)  (593 421)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (25 6)  (571 422)  (571 422)  routing T_11_26.sp4_h_l_11 <X> T_11_26.lc_trk_g1_6
 (31 6)  (577 422)  (577 422)  routing T_11_26.lc_trk_g0_6 <X> T_11_26.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 422)  (578 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (582 422)  (582 422)  LC_3 Logic Functioning bit
 (37 6)  (583 422)  (583 422)  LC_3 Logic Functioning bit
 (38 6)  (584 422)  (584 422)  LC_3 Logic Functioning bit
 (39 6)  (585 422)  (585 422)  LC_3 Logic Functioning bit
 (45 6)  (591 422)  (591 422)  LC_3 Logic Functioning bit
 (22 7)  (568 423)  (568 423)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (569 423)  (569 423)  routing T_11_26.sp4_h_l_11 <X> T_11_26.lc_trk_g1_6
 (24 7)  (570 423)  (570 423)  routing T_11_26.sp4_h_l_11 <X> T_11_26.lc_trk_g1_6
 (25 7)  (571 423)  (571 423)  routing T_11_26.sp4_h_l_11 <X> T_11_26.lc_trk_g1_6
 (31 7)  (577 423)  (577 423)  routing T_11_26.lc_trk_g0_6 <X> T_11_26.wire_logic_cluster/lc_3/in_3
 (36 7)  (582 423)  (582 423)  LC_3 Logic Functioning bit
 (37 7)  (583 423)  (583 423)  LC_3 Logic Functioning bit
 (38 7)  (584 423)  (584 423)  LC_3 Logic Functioning bit
 (39 7)  (585 423)  (585 423)  LC_3 Logic Functioning bit
 (47 7)  (593 423)  (593 423)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (15 8)  (561 424)  (561 424)  routing T_11_26.sp4_h_r_33 <X> T_11_26.lc_trk_g2_1
 (16 8)  (562 424)  (562 424)  routing T_11_26.sp4_h_r_33 <X> T_11_26.lc_trk_g2_1
 (17 8)  (563 424)  (563 424)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (564 424)  (564 424)  routing T_11_26.sp4_h_r_33 <X> T_11_26.lc_trk_g2_1
 (25 8)  (571 424)  (571 424)  routing T_11_26.sp4_v_b_26 <X> T_11_26.lc_trk_g2_2
 (22 9)  (568 425)  (568 425)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (569 425)  (569 425)  routing T_11_26.sp4_v_b_26 <X> T_11_26.lc_trk_g2_2
 (17 12)  (563 428)  (563 428)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (1 14)  (547 430)  (547 430)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (32 14)  (578 430)  (578 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 430)  (579 430)  routing T_11_26.lc_trk_g2_2 <X> T_11_26.wire_logic_cluster/lc_7/in_3
 (36 14)  (582 430)  (582 430)  LC_7 Logic Functioning bit
 (37 14)  (583 430)  (583 430)  LC_7 Logic Functioning bit
 (38 14)  (584 430)  (584 430)  LC_7 Logic Functioning bit
 (39 14)  (585 430)  (585 430)  LC_7 Logic Functioning bit
 (45 14)  (591 430)  (591 430)  LC_7 Logic Functioning bit
 (46 14)  (592 430)  (592 430)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (0 15)  (546 431)  (546 431)  routing T_11_26.glb_netwk_2 <X> T_11_26.wire_logic_cluster/lc_7/s_r
 (31 15)  (577 431)  (577 431)  routing T_11_26.lc_trk_g2_2 <X> T_11_26.wire_logic_cluster/lc_7/in_3
 (36 15)  (582 431)  (582 431)  LC_7 Logic Functioning bit
 (37 15)  (583 431)  (583 431)  LC_7 Logic Functioning bit
 (38 15)  (584 431)  (584 431)  LC_7 Logic Functioning bit
 (39 15)  (585 431)  (585 431)  LC_7 Logic Functioning bit


LogicTile_12_26

 (31 0)  (631 416)  (631 416)  routing T_12_26.lc_trk_g3_6 <X> T_12_26.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 416)  (632 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 416)  (633 416)  routing T_12_26.lc_trk_g3_6 <X> T_12_26.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 416)  (634 416)  routing T_12_26.lc_trk_g3_6 <X> T_12_26.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 416)  (636 416)  LC_0 Logic Functioning bit
 (37 0)  (637 416)  (637 416)  LC_0 Logic Functioning bit
 (38 0)  (638 416)  (638 416)  LC_0 Logic Functioning bit
 (39 0)  (639 416)  (639 416)  LC_0 Logic Functioning bit
 (45 0)  (645 416)  (645 416)  LC_0 Logic Functioning bit
 (31 1)  (631 417)  (631 417)  routing T_12_26.lc_trk_g3_6 <X> T_12_26.wire_logic_cluster/lc_0/in_3
 (36 1)  (636 417)  (636 417)  LC_0 Logic Functioning bit
 (37 1)  (637 417)  (637 417)  LC_0 Logic Functioning bit
 (38 1)  (638 417)  (638 417)  LC_0 Logic Functioning bit
 (39 1)  (639 417)  (639 417)  LC_0 Logic Functioning bit
 (0 2)  (600 418)  (600 418)  routing T_12_26.glb_netwk_6 <X> T_12_26.wire_logic_cluster/lc_7/clk
 (1 2)  (601 418)  (601 418)  routing T_12_26.glb_netwk_6 <X> T_12_26.wire_logic_cluster/lc_7/clk
 (2 2)  (602 418)  (602 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (1 4)  (601 420)  (601 420)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (4 4)  (604 420)  (604 420)  routing T_12_26.sp4_v_t_38 <X> T_12_26.sp4_v_b_3
 (21 4)  (621 420)  (621 420)  routing T_12_26.sp4_h_r_19 <X> T_12_26.lc_trk_g1_3
 (22 4)  (622 420)  (622 420)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (623 420)  (623 420)  routing T_12_26.sp4_h_r_19 <X> T_12_26.lc_trk_g1_3
 (24 4)  (624 420)  (624 420)  routing T_12_26.sp4_h_r_19 <X> T_12_26.lc_trk_g1_3
 (0 5)  (600 421)  (600 421)  routing T_12_26.lc_trk_g1_3 <X> T_12_26.wire_logic_cluster/lc_7/cen
 (1 5)  (601 421)  (601 421)  routing T_12_26.lc_trk_g1_3 <X> T_12_26.wire_logic_cluster/lc_7/cen
 (21 5)  (621 421)  (621 421)  routing T_12_26.sp4_h_r_19 <X> T_12_26.lc_trk_g1_3
 (21 6)  (621 422)  (621 422)  routing T_12_26.sp4_h_l_2 <X> T_12_26.lc_trk_g1_7
 (22 6)  (622 422)  (622 422)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (623 422)  (623 422)  routing T_12_26.sp4_h_l_2 <X> T_12_26.lc_trk_g1_7
 (24 6)  (624 422)  (624 422)  routing T_12_26.sp4_h_l_2 <X> T_12_26.lc_trk_g1_7
 (1 14)  (601 430)  (601 430)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (12 14)  (612 430)  (612 430)  routing T_12_26.sp4_v_b_11 <X> T_12_26.sp4_h_l_46
 (31 14)  (631 430)  (631 430)  routing T_12_26.lc_trk_g1_7 <X> T_12_26.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 430)  (632 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (634 430)  (634 430)  routing T_12_26.lc_trk_g1_7 <X> T_12_26.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 430)  (636 430)  LC_7 Logic Functioning bit
 (37 14)  (637 430)  (637 430)  LC_7 Logic Functioning bit
 (38 14)  (638 430)  (638 430)  LC_7 Logic Functioning bit
 (39 14)  (639 430)  (639 430)  LC_7 Logic Functioning bit
 (45 14)  (645 430)  (645 430)  LC_7 Logic Functioning bit
 (0 15)  (600 431)  (600 431)  routing T_12_26.glb_netwk_2 <X> T_12_26.wire_logic_cluster/lc_7/s_r
 (22 15)  (622 431)  (622 431)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (31 15)  (631 431)  (631 431)  routing T_12_26.lc_trk_g1_7 <X> T_12_26.wire_logic_cluster/lc_7/in_3
 (36 15)  (636 431)  (636 431)  LC_7 Logic Functioning bit
 (37 15)  (637 431)  (637 431)  LC_7 Logic Functioning bit
 (38 15)  (638 431)  (638 431)  LC_7 Logic Functioning bit
 (39 15)  (639 431)  (639 431)  LC_7 Logic Functioning bit
 (47 15)  (647 431)  (647 431)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_13_26

 (6 0)  (660 416)  (660 416)  routing T_13_26.sp4_v_t_44 <X> T_13_26.sp4_v_b_0
 (5 1)  (659 417)  (659 417)  routing T_13_26.sp4_v_t_44 <X> T_13_26.sp4_v_b_0
 (8 2)  (662 418)  (662 418)  routing T_13_26.sp4_h_r_5 <X> T_13_26.sp4_h_l_36
 (10 2)  (664 418)  (664 418)  routing T_13_26.sp4_h_r_5 <X> T_13_26.sp4_h_l_36
 (9 6)  (663 422)  (663 422)  routing T_13_26.sp4_h_r_1 <X> T_13_26.sp4_h_l_41
 (10 6)  (664 422)  (664 422)  routing T_13_26.sp4_h_r_1 <X> T_13_26.sp4_h_l_41
 (11 7)  (665 423)  (665 423)  routing T_13_26.sp4_h_r_5 <X> T_13_26.sp4_h_l_40
 (10 13)  (664 429)  (664 429)  routing T_13_26.sp4_h_r_5 <X> T_13_26.sp4_v_b_10
 (5 14)  (659 430)  (659 430)  routing T_13_26.sp4_v_t_44 <X> T_13_26.sp4_h_l_44
 (6 15)  (660 431)  (660 431)  routing T_13_26.sp4_v_t_44 <X> T_13_26.sp4_h_l_44


LogicTile_14_26

 (22 1)  (730 417)  (730 417)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (731 417)  (731 417)  routing T_14_26.sp4_h_r_2 <X> T_14_26.lc_trk_g0_2
 (24 1)  (732 417)  (732 417)  routing T_14_26.sp4_h_r_2 <X> T_14_26.lc_trk_g0_2
 (25 1)  (733 417)  (733 417)  routing T_14_26.sp4_h_r_2 <X> T_14_26.lc_trk_g0_2
 (0 2)  (708 418)  (708 418)  routing T_14_26.glb_netwk_6 <X> T_14_26.wire_logic_cluster/lc_7/clk
 (1 2)  (709 418)  (709 418)  routing T_14_26.glb_netwk_6 <X> T_14_26.wire_logic_cluster/lc_7/clk
 (2 2)  (710 418)  (710 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (712 418)  (712 418)  routing T_14_26.sp4_v_b_4 <X> T_14_26.sp4_v_t_37
 (6 2)  (714 418)  (714 418)  routing T_14_26.sp4_v_b_4 <X> T_14_26.sp4_v_t_37
 (19 2)  (727 418)  (727 418)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (13 4)  (721 420)  (721 420)  routing T_14_26.sp4_v_t_40 <X> T_14_26.sp4_v_b_5
 (14 6)  (722 422)  (722 422)  routing T_14_26.sp4_h_l_1 <X> T_14_26.lc_trk_g1_4
 (9 7)  (717 423)  (717 423)  routing T_14_26.sp4_v_b_4 <X> T_14_26.sp4_v_t_41
 (15 7)  (723 423)  (723 423)  routing T_14_26.sp4_h_l_1 <X> T_14_26.lc_trk_g1_4
 (16 7)  (724 423)  (724 423)  routing T_14_26.sp4_h_l_1 <X> T_14_26.lc_trk_g1_4
 (17 7)  (725 423)  (725 423)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (25 8)  (733 424)  (733 424)  routing T_14_26.rgt_op_2 <X> T_14_26.lc_trk_g2_2
 (22 9)  (730 425)  (730 425)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (732 425)  (732 425)  routing T_14_26.rgt_op_2 <X> T_14_26.lc_trk_g2_2
 (17 10)  (725 426)  (725 426)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (726 426)  (726 426)  routing T_14_26.wire_logic_cluster/lc_5/out <X> T_14_26.lc_trk_g2_5
 (26 10)  (734 426)  (734 426)  routing T_14_26.lc_trk_g1_4 <X> T_14_26.wire_logic_cluster/lc_5/in_0
 (29 10)  (737 426)  (737 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (740 426)  (740 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 426)  (741 426)  routing T_14_26.lc_trk_g2_2 <X> T_14_26.wire_logic_cluster/lc_5/in_3
 (35 10)  (743 426)  (743 426)  routing T_14_26.lc_trk_g2_5 <X> T_14_26.input_2_5
 (37 10)  (745 426)  (745 426)  LC_5 Logic Functioning bit
 (42 10)  (750 426)  (750 426)  LC_5 Logic Functioning bit
 (45 10)  (753 426)  (753 426)  LC_5 Logic Functioning bit
 (48 10)  (756 426)  (756 426)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (27 11)  (735 427)  (735 427)  routing T_14_26.lc_trk_g1_4 <X> T_14_26.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 427)  (737 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 427)  (738 427)  routing T_14_26.lc_trk_g0_2 <X> T_14_26.wire_logic_cluster/lc_5/in_1
 (31 11)  (739 427)  (739 427)  routing T_14_26.lc_trk_g2_2 <X> T_14_26.wire_logic_cluster/lc_5/in_3
 (32 11)  (740 427)  (740 427)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (741 427)  (741 427)  routing T_14_26.lc_trk_g2_5 <X> T_14_26.input_2_5
 (39 11)  (747 427)  (747 427)  LC_5 Logic Functioning bit
 (42 11)  (750 427)  (750 427)  LC_5 Logic Functioning bit
 (8 12)  (716 428)  (716 428)  routing T_14_26.sp4_v_b_4 <X> T_14_26.sp4_h_r_10
 (9 12)  (717 428)  (717 428)  routing T_14_26.sp4_v_b_4 <X> T_14_26.sp4_h_r_10
 (10 12)  (718 428)  (718 428)  routing T_14_26.sp4_v_b_4 <X> T_14_26.sp4_h_r_10
 (0 14)  (708 430)  (708 430)  routing T_14_26.glb_netwk_4 <X> T_14_26.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 430)  (709 430)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (12 14)  (720 430)  (720 430)  routing T_14_26.sp4_v_t_40 <X> T_14_26.sp4_h_l_46
 (11 15)  (719 431)  (719 431)  routing T_14_26.sp4_v_t_40 <X> T_14_26.sp4_h_l_46
 (13 15)  (721 431)  (721 431)  routing T_14_26.sp4_v_t_40 <X> T_14_26.sp4_h_l_46


LogicTile_15_26

 (22 3)  (784 419)  (784 419)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (785 419)  (785 419)  routing T_15_26.sp12_h_r_14 <X> T_15_26.lc_trk_g0_6
 (26 4)  (788 420)  (788 420)  routing T_15_26.lc_trk_g0_6 <X> T_15_26.wire_logic_cluster/lc_2/in_0
 (27 4)  (789 420)  (789 420)  routing T_15_26.lc_trk_g3_0 <X> T_15_26.wire_logic_cluster/lc_2/in_1
 (28 4)  (790 420)  (790 420)  routing T_15_26.lc_trk_g3_0 <X> T_15_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 420)  (791 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 420)  (794 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 420)  (795 420)  routing T_15_26.lc_trk_g3_2 <X> T_15_26.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 420)  (796 420)  routing T_15_26.lc_trk_g3_2 <X> T_15_26.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 420)  (798 420)  LC_2 Logic Functioning bit
 (26 5)  (788 421)  (788 421)  routing T_15_26.lc_trk_g0_6 <X> T_15_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 421)  (791 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (793 421)  (793 421)  routing T_15_26.lc_trk_g3_2 <X> T_15_26.wire_logic_cluster/lc_2/in_3
 (32 5)  (794 421)  (794 421)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (795 421)  (795 421)  routing T_15_26.lc_trk_g3_3 <X> T_15_26.input_2_2
 (34 5)  (796 421)  (796 421)  routing T_15_26.lc_trk_g3_3 <X> T_15_26.input_2_2
 (35 5)  (797 421)  (797 421)  routing T_15_26.lc_trk_g3_3 <X> T_15_26.input_2_2
 (5 10)  (767 426)  (767 426)  routing T_15_26.sp4_h_r_3 <X> T_15_26.sp4_h_l_43
 (4 11)  (766 427)  (766 427)  routing T_15_26.sp4_h_r_3 <X> T_15_26.sp4_h_l_43
 (14 12)  (776 428)  (776 428)  routing T_15_26.sp4_h_l_21 <X> T_15_26.lc_trk_g3_0
 (22 12)  (784 428)  (784 428)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (785 428)  (785 428)  routing T_15_26.sp4_v_t_30 <X> T_15_26.lc_trk_g3_3
 (24 12)  (786 428)  (786 428)  routing T_15_26.sp4_v_t_30 <X> T_15_26.lc_trk_g3_3
 (25 12)  (787 428)  (787 428)  routing T_15_26.rgt_op_2 <X> T_15_26.lc_trk_g3_2
 (15 13)  (777 429)  (777 429)  routing T_15_26.sp4_h_l_21 <X> T_15_26.lc_trk_g3_0
 (16 13)  (778 429)  (778 429)  routing T_15_26.sp4_h_l_21 <X> T_15_26.lc_trk_g3_0
 (17 13)  (779 429)  (779 429)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (22 13)  (784 429)  (784 429)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (786 429)  (786 429)  routing T_15_26.rgt_op_2 <X> T_15_26.lc_trk_g3_2
 (11 15)  (773 431)  (773 431)  routing T_15_26.sp4_h_r_3 <X> T_15_26.sp4_h_l_46
 (13 15)  (775 431)  (775 431)  routing T_15_26.sp4_h_r_3 <X> T_15_26.sp4_h_l_46


LogicTile_16_26

 (21 0)  (837 416)  (837 416)  routing T_16_26.bnr_op_3 <X> T_16_26.lc_trk_g0_3
 (22 0)  (838 416)  (838 416)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (21 1)  (837 417)  (837 417)  routing T_16_26.bnr_op_3 <X> T_16_26.lc_trk_g0_3
 (22 2)  (838 418)  (838 418)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (21 4)  (837 420)  (837 420)  routing T_16_26.bnr_op_3 <X> T_16_26.lc_trk_g1_3
 (22 4)  (838 420)  (838 420)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (29 4)  (845 420)  (845 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 420)  (848 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 420)  (849 420)  routing T_16_26.lc_trk_g3_2 <X> T_16_26.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 420)  (850 420)  routing T_16_26.lc_trk_g3_2 <X> T_16_26.wire_logic_cluster/lc_2/in_3
 (35 4)  (851 420)  (851 420)  routing T_16_26.lc_trk_g2_4 <X> T_16_26.input_2_2
 (36 4)  (852 420)  (852 420)  LC_2 Logic Functioning bit
 (15 5)  (831 421)  (831 421)  routing T_16_26.bot_op_0 <X> T_16_26.lc_trk_g1_0
 (17 5)  (833 421)  (833 421)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (21 5)  (837 421)  (837 421)  routing T_16_26.bnr_op_3 <X> T_16_26.lc_trk_g1_3
 (28 5)  (844 421)  (844 421)  routing T_16_26.lc_trk_g2_0 <X> T_16_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 421)  (845 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 421)  (846 421)  routing T_16_26.lc_trk_g0_3 <X> T_16_26.wire_logic_cluster/lc_2/in_1
 (31 5)  (847 421)  (847 421)  routing T_16_26.lc_trk_g3_2 <X> T_16_26.wire_logic_cluster/lc_2/in_3
 (32 5)  (848 421)  (848 421)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (849 421)  (849 421)  routing T_16_26.lc_trk_g2_4 <X> T_16_26.input_2_2
 (22 6)  (838 422)  (838 422)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (839 422)  (839 422)  routing T_16_26.sp4_v_b_23 <X> T_16_26.lc_trk_g1_7
 (24 6)  (840 422)  (840 422)  routing T_16_26.sp4_v_b_23 <X> T_16_26.lc_trk_g1_7
 (27 6)  (843 422)  (843 422)  routing T_16_26.lc_trk_g1_7 <X> T_16_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 422)  (845 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 422)  (846 422)  routing T_16_26.lc_trk_g1_7 <X> T_16_26.wire_logic_cluster/lc_3/in_1
 (31 6)  (847 422)  (847 422)  routing T_16_26.lc_trk_g3_7 <X> T_16_26.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 422)  (848 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 422)  (849 422)  routing T_16_26.lc_trk_g3_7 <X> T_16_26.wire_logic_cluster/lc_3/in_3
 (34 6)  (850 422)  (850 422)  routing T_16_26.lc_trk_g3_7 <X> T_16_26.wire_logic_cluster/lc_3/in_3
 (37 6)  (853 422)  (853 422)  LC_3 Logic Functioning bit
 (39 6)  (855 422)  (855 422)  LC_3 Logic Functioning bit
 (53 6)  (869 422)  (869 422)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (27 7)  (843 423)  (843 423)  routing T_16_26.lc_trk_g1_0 <X> T_16_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 423)  (845 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 423)  (846 423)  routing T_16_26.lc_trk_g1_7 <X> T_16_26.wire_logic_cluster/lc_3/in_1
 (31 7)  (847 423)  (847 423)  routing T_16_26.lc_trk_g3_7 <X> T_16_26.wire_logic_cluster/lc_3/in_3
 (48 7)  (864 423)  (864 423)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (14 8)  (830 424)  (830 424)  routing T_16_26.rgt_op_0 <X> T_16_26.lc_trk_g2_0
 (27 8)  (843 424)  (843 424)  routing T_16_26.lc_trk_g3_2 <X> T_16_26.wire_logic_cluster/lc_4/in_1
 (28 8)  (844 424)  (844 424)  routing T_16_26.lc_trk_g3_2 <X> T_16_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 424)  (845 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (847 424)  (847 424)  routing T_16_26.lc_trk_g0_7 <X> T_16_26.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 424)  (848 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (852 424)  (852 424)  LC_4 Logic Functioning bit
 (37 8)  (853 424)  (853 424)  LC_4 Logic Functioning bit
 (38 8)  (854 424)  (854 424)  LC_4 Logic Functioning bit
 (39 8)  (855 424)  (855 424)  LC_4 Logic Functioning bit
 (51 8)  (867 424)  (867 424)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (15 9)  (831 425)  (831 425)  routing T_16_26.rgt_op_0 <X> T_16_26.lc_trk_g2_0
 (17 9)  (833 425)  (833 425)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (26 9)  (842 425)  (842 425)  routing T_16_26.lc_trk_g1_3 <X> T_16_26.wire_logic_cluster/lc_4/in_0
 (27 9)  (843 425)  (843 425)  routing T_16_26.lc_trk_g1_3 <X> T_16_26.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 425)  (845 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 425)  (846 425)  routing T_16_26.lc_trk_g3_2 <X> T_16_26.wire_logic_cluster/lc_4/in_1
 (31 9)  (847 425)  (847 425)  routing T_16_26.lc_trk_g0_7 <X> T_16_26.wire_logic_cluster/lc_4/in_3
 (32 9)  (848 425)  (848 425)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (849 425)  (849 425)  routing T_16_26.lc_trk_g2_0 <X> T_16_26.input_2_4
 (36 9)  (852 425)  (852 425)  LC_4 Logic Functioning bit
 (37 9)  (853 425)  (853 425)  LC_4 Logic Functioning bit
 (38 9)  (854 425)  (854 425)  LC_4 Logic Functioning bit
 (39 9)  (855 425)  (855 425)  LC_4 Logic Functioning bit
 (41 9)  (857 425)  (857 425)  LC_4 Logic Functioning bit
 (53 9)  (869 425)  (869 425)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (14 10)  (830 426)  (830 426)  routing T_16_26.rgt_op_4 <X> T_16_26.lc_trk_g2_4
 (15 11)  (831 427)  (831 427)  routing T_16_26.rgt_op_4 <X> T_16_26.lc_trk_g2_4
 (17 11)  (833 427)  (833 427)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (0 12)  (816 428)  (816 428)  routing T_16_26.glb_netwk_2 <X> T_16_26.glb2local_3
 (1 12)  (817 428)  (817 428)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_2 glb2local_3
 (22 13)  (838 429)  (838 429)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (21 14)  (837 430)  (837 430)  routing T_16_26.bnl_op_7 <X> T_16_26.lc_trk_g3_7
 (22 14)  (838 430)  (838 430)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (26 14)  (842 430)  (842 430)  routing T_16_26.lc_trk_g0_7 <X> T_16_26.wire_logic_cluster/lc_7/in_0
 (28 14)  (844 430)  (844 430)  routing T_16_26.lc_trk_g2_0 <X> T_16_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 430)  (845 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (848 430)  (848 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (850 430)  (850 430)  routing T_16_26.lc_trk_g1_3 <X> T_16_26.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 430)  (852 430)  LC_7 Logic Functioning bit
 (38 14)  (854 430)  (854 430)  LC_7 Logic Functioning bit
 (41 14)  (857 430)  (857 430)  LC_7 Logic Functioning bit
 (43 14)  (859 430)  (859 430)  LC_7 Logic Functioning bit
 (21 15)  (837 431)  (837 431)  routing T_16_26.bnl_op_7 <X> T_16_26.lc_trk_g3_7
 (26 15)  (842 431)  (842 431)  routing T_16_26.lc_trk_g0_7 <X> T_16_26.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 431)  (845 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (847 431)  (847 431)  routing T_16_26.lc_trk_g1_3 <X> T_16_26.wire_logic_cluster/lc_7/in_3
 (32 15)  (848 431)  (848 431)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (849 431)  (849 431)  routing T_16_26.lc_trk_g3_2 <X> T_16_26.input_2_7
 (34 15)  (850 431)  (850 431)  routing T_16_26.lc_trk_g3_2 <X> T_16_26.input_2_7
 (35 15)  (851 431)  (851 431)  routing T_16_26.lc_trk_g3_2 <X> T_16_26.input_2_7
 (37 15)  (853 431)  (853 431)  LC_7 Logic Functioning bit
 (39 15)  (855 431)  (855 431)  LC_7 Logic Functioning bit
 (40 15)  (856 431)  (856 431)  LC_7 Logic Functioning bit
 (42 15)  (858 431)  (858 431)  LC_7 Logic Functioning bit
 (43 15)  (859 431)  (859 431)  LC_7 Logic Functioning bit
 (46 15)  (862 431)  (862 431)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (52 15)  (868 431)  (868 431)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_17_26

 (14 0)  (888 416)  (888 416)  routing T_17_26.wire_logic_cluster/lc_0/out <X> T_17_26.lc_trk_g0_0
 (17 0)  (891 416)  (891 416)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (25 0)  (899 416)  (899 416)  routing T_17_26.lft_op_2 <X> T_17_26.lc_trk_g0_2
 (29 0)  (903 416)  (903 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (906 416)  (906 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (908 416)  (908 416)  routing T_17_26.lc_trk_g1_2 <X> T_17_26.wire_logic_cluster/lc_0/in_3
 (37 0)  (911 416)  (911 416)  LC_0 Logic Functioning bit
 (42 0)  (916 416)  (916 416)  LC_0 Logic Functioning bit
 (45 0)  (919 416)  (919 416)  LC_0 Logic Functioning bit
 (17 1)  (891 417)  (891 417)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (896 417)  (896 417)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (898 417)  (898 417)  routing T_17_26.lft_op_2 <X> T_17_26.lc_trk_g0_2
 (26 1)  (900 417)  (900 417)  routing T_17_26.lc_trk_g1_3 <X> T_17_26.wire_logic_cluster/lc_0/in_0
 (27 1)  (901 417)  (901 417)  routing T_17_26.lc_trk_g1_3 <X> T_17_26.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 417)  (903 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (905 417)  (905 417)  routing T_17_26.lc_trk_g1_2 <X> T_17_26.wire_logic_cluster/lc_0/in_3
 (32 1)  (906 417)  (906 417)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (39 1)  (913 417)  (913 417)  LC_0 Logic Functioning bit
 (42 1)  (916 417)  (916 417)  LC_0 Logic Functioning bit
 (48 1)  (922 417)  (922 417)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (874 418)  (874 418)  routing T_17_26.glb_netwk_6 <X> T_17_26.wire_logic_cluster/lc_7/clk
 (1 2)  (875 418)  (875 418)  routing T_17_26.glb_netwk_6 <X> T_17_26.wire_logic_cluster/lc_7/clk
 (2 2)  (876 418)  (876 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (9 2)  (883 418)  (883 418)  routing T_17_26.sp4_v_b_1 <X> T_17_26.sp4_h_l_36
 (14 2)  (888 418)  (888 418)  routing T_17_26.wire_logic_cluster/lc_4/out <X> T_17_26.lc_trk_g0_4
 (17 3)  (891 419)  (891 419)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (14 4)  (888 420)  (888 420)  routing T_17_26.sp4_v_b_8 <X> T_17_26.lc_trk_g1_0
 (22 4)  (896 420)  (896 420)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (898 420)  (898 420)  routing T_17_26.bot_op_3 <X> T_17_26.lc_trk_g1_3
 (14 5)  (888 421)  (888 421)  routing T_17_26.sp4_v_b_8 <X> T_17_26.lc_trk_g1_0
 (16 5)  (890 421)  (890 421)  routing T_17_26.sp4_v_b_8 <X> T_17_26.lc_trk_g1_0
 (17 5)  (891 421)  (891 421)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (22 5)  (896 421)  (896 421)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (897 421)  (897 421)  routing T_17_26.sp4_v_b_18 <X> T_17_26.lc_trk_g1_2
 (24 5)  (898 421)  (898 421)  routing T_17_26.sp4_v_b_18 <X> T_17_26.lc_trk_g1_2
 (12 6)  (886 422)  (886 422)  routing T_17_26.sp4_v_t_40 <X> T_17_26.sp4_h_l_40
 (22 6)  (896 422)  (896 422)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (898 422)  (898 422)  routing T_17_26.bot_op_7 <X> T_17_26.lc_trk_g1_7
 (11 7)  (885 423)  (885 423)  routing T_17_26.sp4_v_t_40 <X> T_17_26.sp4_h_l_40
 (26 8)  (900 424)  (900 424)  routing T_17_26.lc_trk_g0_4 <X> T_17_26.wire_logic_cluster/lc_4/in_0
 (29 8)  (903 424)  (903 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (906 424)  (906 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (908 424)  (908 424)  routing T_17_26.lc_trk_g1_0 <X> T_17_26.wire_logic_cluster/lc_4/in_3
 (37 8)  (911 424)  (911 424)  LC_4 Logic Functioning bit
 (39 8)  (913 424)  (913 424)  LC_4 Logic Functioning bit
 (45 8)  (919 424)  (919 424)  LC_4 Logic Functioning bit
 (48 8)  (922 424)  (922 424)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (29 9)  (903 425)  (903 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (40 9)  (914 425)  (914 425)  LC_4 Logic Functioning bit
 (42 9)  (916 425)  (916 425)  LC_4 Logic Functioning bit
 (17 10)  (891 426)  (891 426)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (892 426)  (892 426)  routing T_17_26.wire_logic_cluster/lc_5/out <X> T_17_26.lc_trk_g2_5
 (27 10)  (901 426)  (901 426)  routing T_17_26.lc_trk_g1_7 <X> T_17_26.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 426)  (903 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 426)  (904 426)  routing T_17_26.lc_trk_g1_7 <X> T_17_26.wire_logic_cluster/lc_5/in_1
 (32 10)  (906 426)  (906 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (35 10)  (909 426)  (909 426)  routing T_17_26.lc_trk_g2_5 <X> T_17_26.input_2_5
 (37 10)  (911 426)  (911 426)  LC_5 Logic Functioning bit
 (42 10)  (916 426)  (916 426)  LC_5 Logic Functioning bit
 (45 10)  (919 426)  (919 426)  LC_5 Logic Functioning bit
 (48 10)  (922 426)  (922 426)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (13 11)  (887 427)  (887 427)  routing T_17_26.sp4_v_b_3 <X> T_17_26.sp4_h_l_45
 (29 11)  (903 427)  (903 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (904 427)  (904 427)  routing T_17_26.lc_trk_g1_7 <X> T_17_26.wire_logic_cluster/lc_5/in_1
 (31 11)  (905 427)  (905 427)  routing T_17_26.lc_trk_g0_2 <X> T_17_26.wire_logic_cluster/lc_5/in_3
 (32 11)  (906 427)  (906 427)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (907 427)  (907 427)  routing T_17_26.lc_trk_g2_5 <X> T_17_26.input_2_5
 (38 11)  (912 427)  (912 427)  LC_5 Logic Functioning bit
 (43 11)  (917 427)  (917 427)  LC_5 Logic Functioning bit
 (0 14)  (874 430)  (874 430)  routing T_17_26.glb_netwk_4 <X> T_17_26.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 430)  (875 430)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_18_26

 (3 3)  (931 419)  (931 419)  routing T_18_26.sp12_v_b_0 <X> T_18_26.sp12_h_l_23
 (13 3)  (941 419)  (941 419)  routing T_18_26.sp4_v_b_9 <X> T_18_26.sp4_h_l_39
 (12 8)  (940 424)  (940 424)  routing T_18_26.sp4_v_t_45 <X> T_18_26.sp4_h_r_8
 (4 9)  (932 425)  (932 425)  routing T_18_26.sp4_h_l_47 <X> T_18_26.sp4_h_r_6
 (6 9)  (934 425)  (934 425)  routing T_18_26.sp4_h_l_47 <X> T_18_26.sp4_h_r_6
 (13 14)  (941 430)  (941 430)  routing T_18_26.sp4_h_r_11 <X> T_18_26.sp4_v_t_46
 (12 15)  (940 431)  (940 431)  routing T_18_26.sp4_h_r_11 <X> T_18_26.sp4_v_t_46


LogicTile_19_26

 (16 0)  (998 416)  (998 416)  routing T_19_26.sp4_v_b_1 <X> T_19_26.lc_trk_g0_1
 (17 0)  (999 416)  (999 416)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (1000 416)  (1000 416)  routing T_19_26.sp4_v_b_1 <X> T_19_26.lc_trk_g0_1
 (15 2)  (997 418)  (997 418)  routing T_19_26.sp4_h_r_21 <X> T_19_26.lc_trk_g0_5
 (16 2)  (998 418)  (998 418)  routing T_19_26.sp4_h_r_21 <X> T_19_26.lc_trk_g0_5
 (17 2)  (999 418)  (999 418)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (1000 418)  (1000 418)  routing T_19_26.sp4_h_r_21 <X> T_19_26.lc_trk_g0_5
 (18 3)  (1000 419)  (1000 419)  routing T_19_26.sp4_h_r_21 <X> T_19_26.lc_trk_g0_5
 (12 4)  (994 420)  (994 420)  routing T_19_26.sp4_v_b_11 <X> T_19_26.sp4_h_r_5
 (21 4)  (1003 420)  (1003 420)  routing T_19_26.sp4_v_b_11 <X> T_19_26.lc_trk_g1_3
 (22 4)  (1004 420)  (1004 420)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (1005 420)  (1005 420)  routing T_19_26.sp4_v_b_11 <X> T_19_26.lc_trk_g1_3
 (29 4)  (1011 420)  (1011 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (1013 420)  (1013 420)  routing T_19_26.lc_trk_g3_4 <X> T_19_26.wire_logic_cluster/lc_2/in_3
 (32 4)  (1014 420)  (1014 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (1015 420)  (1015 420)  routing T_19_26.lc_trk_g3_4 <X> T_19_26.wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 420)  (1016 420)  routing T_19_26.lc_trk_g3_4 <X> T_19_26.wire_logic_cluster/lc_2/in_3
 (48 4)  (1030 420)  (1030 420)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (11 5)  (993 421)  (993 421)  routing T_19_26.sp4_v_b_11 <X> T_19_26.sp4_h_r_5
 (13 5)  (995 421)  (995 421)  routing T_19_26.sp4_v_b_11 <X> T_19_26.sp4_h_r_5
 (21 5)  (1003 421)  (1003 421)  routing T_19_26.sp4_v_b_11 <X> T_19_26.lc_trk_g1_3
 (26 5)  (1008 421)  (1008 421)  routing T_19_26.lc_trk_g1_3 <X> T_19_26.wire_logic_cluster/lc_2/in_0
 (27 5)  (1009 421)  (1009 421)  routing T_19_26.lc_trk_g1_3 <X> T_19_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 421)  (1011 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (36 5)  (1018 421)  (1018 421)  LC_2 Logic Functioning bit
 (38 5)  (1020 421)  (1020 421)  LC_2 Logic Functioning bit
 (16 6)  (998 422)  (998 422)  routing T_19_26.sp4_v_b_13 <X> T_19_26.lc_trk_g1_5
 (17 6)  (999 422)  (999 422)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (1000 422)  (1000 422)  routing T_19_26.sp4_v_b_13 <X> T_19_26.lc_trk_g1_5
 (26 6)  (1008 422)  (1008 422)  routing T_19_26.lc_trk_g0_5 <X> T_19_26.wire_logic_cluster/lc_3/in_0
 (27 6)  (1009 422)  (1009 422)  routing T_19_26.lc_trk_g1_5 <X> T_19_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 422)  (1011 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (1012 422)  (1012 422)  routing T_19_26.lc_trk_g1_5 <X> T_19_26.wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 422)  (1014 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 422)  (1016 422)  routing T_19_26.lc_trk_g1_3 <X> T_19_26.wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 422)  (1018 422)  LC_3 Logic Functioning bit
 (38 6)  (1020 422)  (1020 422)  LC_3 Logic Functioning bit
 (43 6)  (1025 422)  (1025 422)  LC_3 Logic Functioning bit
 (46 6)  (1028 422)  (1028 422)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (1032 422)  (1032 422)  Cascade bit: LH_LC03_inmux02_5

 (18 7)  (1000 423)  (1000 423)  routing T_19_26.sp4_v_b_13 <X> T_19_26.lc_trk_g1_5
 (29 7)  (1011 423)  (1011 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (1013 423)  (1013 423)  routing T_19_26.lc_trk_g1_3 <X> T_19_26.wire_logic_cluster/lc_3/in_3
 (36 7)  (1018 423)  (1018 423)  LC_3 Logic Functioning bit
 (37 7)  (1019 423)  (1019 423)  LC_3 Logic Functioning bit
 (39 7)  (1021 423)  (1021 423)  LC_3 Logic Functioning bit
 (43 7)  (1025 423)  (1025 423)  LC_3 Logic Functioning bit
 (3 11)  (985 427)  (985 427)  routing T_19_26.sp12_v_b_1 <X> T_19_26.sp12_h_l_22
 (14 14)  (996 430)  (996 430)  routing T_19_26.sp4_v_b_36 <X> T_19_26.lc_trk_g3_4
 (14 15)  (996 431)  (996 431)  routing T_19_26.sp4_v_b_36 <X> T_19_26.lc_trk_g3_4
 (16 15)  (998 431)  (998 431)  routing T_19_26.sp4_v_b_36 <X> T_19_26.lc_trk_g3_4
 (17 15)  (999 431)  (999 431)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4


LogicTile_20_26

 (14 4)  (1050 420)  (1050 420)  routing T_20_26.sp4_h_l_5 <X> T_20_26.lc_trk_g1_0
 (22 4)  (1058 420)  (1058 420)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (1059 420)  (1059 420)  routing T_20_26.sp4_v_b_19 <X> T_20_26.lc_trk_g1_3
 (24 4)  (1060 420)  (1060 420)  routing T_20_26.sp4_v_b_19 <X> T_20_26.lc_trk_g1_3
 (25 4)  (1061 420)  (1061 420)  routing T_20_26.lft_op_2 <X> T_20_26.lc_trk_g1_2
 (27 4)  (1063 420)  (1063 420)  routing T_20_26.lc_trk_g1_2 <X> T_20_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 420)  (1065 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1068 420)  (1068 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (1070 420)  (1070 420)  routing T_20_26.lc_trk_g1_0 <X> T_20_26.wire_logic_cluster/lc_2/in_3
 (36 4)  (1072 420)  (1072 420)  LC_2 Logic Functioning bit
 (38 4)  (1074 420)  (1074 420)  LC_2 Logic Functioning bit
 (43 4)  (1079 420)  (1079 420)  LC_2 Logic Functioning bit
 (47 4)  (1083 420)  (1083 420)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (48 4)  (1084 420)  (1084 420)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (51 4)  (1087 420)  (1087 420)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (14 5)  (1050 421)  (1050 421)  routing T_20_26.sp4_h_l_5 <X> T_20_26.lc_trk_g1_0
 (15 5)  (1051 421)  (1051 421)  routing T_20_26.sp4_h_l_5 <X> T_20_26.lc_trk_g1_0
 (16 5)  (1052 421)  (1052 421)  routing T_20_26.sp4_h_l_5 <X> T_20_26.lc_trk_g1_0
 (17 5)  (1053 421)  (1053 421)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (22 5)  (1058 421)  (1058 421)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (1060 421)  (1060 421)  routing T_20_26.lft_op_2 <X> T_20_26.lc_trk_g1_2
 (27 5)  (1063 421)  (1063 421)  routing T_20_26.lc_trk_g3_1 <X> T_20_26.wire_logic_cluster/lc_2/in_0
 (28 5)  (1064 421)  (1064 421)  routing T_20_26.lc_trk_g3_1 <X> T_20_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 421)  (1065 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (1066 421)  (1066 421)  routing T_20_26.lc_trk_g1_2 <X> T_20_26.wire_logic_cluster/lc_2/in_1
 (32 5)  (1068 421)  (1068 421)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (1070 421)  (1070 421)  routing T_20_26.lc_trk_g1_3 <X> T_20_26.input_2_2
 (35 5)  (1071 421)  (1071 421)  routing T_20_26.lc_trk_g1_3 <X> T_20_26.input_2_2
 (36 5)  (1072 421)  (1072 421)  LC_2 Logic Functioning bit
 (37 5)  (1073 421)  (1073 421)  LC_2 Logic Functioning bit
 (39 5)  (1075 421)  (1075 421)  LC_2 Logic Functioning bit
 (43 5)  (1079 421)  (1079 421)  LC_2 Logic Functioning bit
 (8 8)  (1044 424)  (1044 424)  routing T_20_26.sp4_v_b_1 <X> T_20_26.sp4_h_r_7
 (9 8)  (1045 424)  (1045 424)  routing T_20_26.sp4_v_b_1 <X> T_20_26.sp4_h_r_7
 (10 8)  (1046 424)  (1046 424)  routing T_20_26.sp4_v_b_1 <X> T_20_26.sp4_h_r_7
 (17 12)  (1053 428)  (1053 428)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (18 13)  (1054 429)  (1054 429)  routing T_20_26.sp4_r_v_b_41 <X> T_20_26.lc_trk_g3_1


LogicTile_21_26

 (6 8)  (1096 424)  (1096 424)  routing T_21_26.sp4_v_t_38 <X> T_21_26.sp4_v_b_6
 (5 9)  (1095 425)  (1095 425)  routing T_21_26.sp4_v_t_38 <X> T_21_26.sp4_v_b_6
 (3 11)  (1093 427)  (1093 427)  routing T_21_26.sp12_v_b_1 <X> T_21_26.sp12_h_l_22


LogicTile_22_26

 (4 2)  (1148 418)  (1148 418)  routing T_22_26.sp4_v_b_0 <X> T_22_26.sp4_v_t_37
 (22 6)  (1166 422)  (1166 422)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (1167 422)  (1167 422)  routing T_22_26.sp4_v_b_23 <X> T_22_26.lc_trk_g1_7
 (24 6)  (1168 422)  (1168 422)  routing T_22_26.sp4_v_b_23 <X> T_22_26.lc_trk_g1_7
 (27 6)  (1171 422)  (1171 422)  routing T_22_26.lc_trk_g1_7 <X> T_22_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (1173 422)  (1173 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (1174 422)  (1174 422)  routing T_22_26.lc_trk_g1_7 <X> T_22_26.wire_logic_cluster/lc_3/in_1
 (31 6)  (1175 422)  (1175 422)  routing T_22_26.lc_trk_g3_7 <X> T_22_26.wire_logic_cluster/lc_3/in_3
 (32 6)  (1176 422)  (1176 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (1177 422)  (1177 422)  routing T_22_26.lc_trk_g3_7 <X> T_22_26.wire_logic_cluster/lc_3/in_3
 (34 6)  (1178 422)  (1178 422)  routing T_22_26.lc_trk_g3_7 <X> T_22_26.wire_logic_cluster/lc_3/in_3
 (36 6)  (1180 422)  (1180 422)  LC_3 Logic Functioning bit
 (38 6)  (1182 422)  (1182 422)  LC_3 Logic Functioning bit
 (47 6)  (1191 422)  (1191 422)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (52 6)  (1196 422)  (1196 422)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (53 6)  (1197 422)  (1197 422)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (26 7)  (1170 423)  (1170 423)  routing T_22_26.lc_trk_g2_3 <X> T_22_26.wire_logic_cluster/lc_3/in_0
 (28 7)  (1172 423)  (1172 423)  routing T_22_26.lc_trk_g2_3 <X> T_22_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (1173 423)  (1173 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (1174 423)  (1174 423)  routing T_22_26.lc_trk_g1_7 <X> T_22_26.wire_logic_cluster/lc_3/in_1
 (31 7)  (1175 423)  (1175 423)  routing T_22_26.lc_trk_g3_7 <X> T_22_26.wire_logic_cluster/lc_3/in_3
 (46 7)  (1190 423)  (1190 423)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (9 8)  (1153 424)  (1153 424)  routing T_22_26.sp4_v_t_42 <X> T_22_26.sp4_h_r_7
 (22 8)  (1166 424)  (1166 424)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (1167 424)  (1167 424)  routing T_22_26.sp12_v_b_11 <X> T_22_26.lc_trk_g2_3
 (11 10)  (1155 426)  (1155 426)  routing T_22_26.sp4_v_b_0 <X> T_22_26.sp4_v_t_45
 (13 10)  (1157 426)  (1157 426)  routing T_22_26.sp4_v_b_0 <X> T_22_26.sp4_v_t_45
 (5 12)  (1149 428)  (1149 428)  routing T_22_26.sp4_h_l_43 <X> T_22_26.sp4_h_r_9
 (4 13)  (1148 429)  (1148 429)  routing T_22_26.sp4_h_l_43 <X> T_22_26.sp4_h_r_9
 (11 13)  (1155 429)  (1155 429)  routing T_22_26.sp4_h_l_46 <X> T_22_26.sp4_h_r_11
 (22 14)  (1166 430)  (1166 430)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (1167 430)  (1167 430)  routing T_22_26.sp4_h_r_31 <X> T_22_26.lc_trk_g3_7
 (24 14)  (1168 430)  (1168 430)  routing T_22_26.sp4_h_r_31 <X> T_22_26.lc_trk_g3_7
 (21 15)  (1165 431)  (1165 431)  routing T_22_26.sp4_h_r_31 <X> T_22_26.lc_trk_g3_7


LogicTile_24_26

 (8 0)  (1260 416)  (1260 416)  routing T_24_26.sp4_v_b_7 <X> T_24_26.sp4_h_r_1
 (9 0)  (1261 416)  (1261 416)  routing T_24_26.sp4_v_b_7 <X> T_24_26.sp4_h_r_1
 (10 0)  (1262 416)  (1262 416)  routing T_24_26.sp4_v_b_7 <X> T_24_26.sp4_h_r_1
 (0 2)  (1252 418)  (1252 418)  routing T_24_26.glb_netwk_6 <X> T_24_26.wire_logic_cluster/lc_7/clk
 (1 2)  (1253 418)  (1253 418)  routing T_24_26.glb_netwk_6 <X> T_24_26.wire_logic_cluster/lc_7/clk
 (2 2)  (1254 418)  (1254 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (1256 418)  (1256 418)  routing T_24_26.sp4_v_b_0 <X> T_24_26.sp4_v_t_37
 (25 2)  (1277 418)  (1277 418)  routing T_24_26.sp4_v_b_6 <X> T_24_26.lc_trk_g0_6
 (22 3)  (1274 419)  (1274 419)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_6 lc_trk_g0_6
 (23 3)  (1275 419)  (1275 419)  routing T_24_26.sp4_v_b_6 <X> T_24_26.lc_trk_g0_6
 (26 4)  (1278 420)  (1278 420)  routing T_24_26.lc_trk_g0_6 <X> T_24_26.wire_logic_cluster/lc_2/in_0
 (28 4)  (1280 420)  (1280 420)  routing T_24_26.lc_trk_g2_3 <X> T_24_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (1281 420)  (1281 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (1284 420)  (1284 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (1285 420)  (1285 420)  routing T_24_26.lc_trk_g3_0 <X> T_24_26.wire_logic_cluster/lc_2/in_3
 (34 4)  (1286 420)  (1286 420)  routing T_24_26.lc_trk_g3_0 <X> T_24_26.wire_logic_cluster/lc_2/in_3
 (38 4)  (1290 420)  (1290 420)  LC_2 Logic Functioning bit
 (41 4)  (1293 420)  (1293 420)  LC_2 Logic Functioning bit
 (45 4)  (1297 420)  (1297 420)  LC_2 Logic Functioning bit
 (48 4)  (1300 420)  (1300 420)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (53 4)  (1305 420)  (1305 420)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (26 5)  (1278 421)  (1278 421)  routing T_24_26.lc_trk_g0_6 <X> T_24_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (1281 421)  (1281 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (1282 421)  (1282 421)  routing T_24_26.lc_trk_g2_3 <X> T_24_26.wire_logic_cluster/lc_2/in_1
 (32 5)  (1284 421)  (1284 421)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (1285 421)  (1285 421)  routing T_24_26.lc_trk_g2_0 <X> T_24_26.input_2_2
 (41 5)  (1293 421)  (1293 421)  LC_2 Logic Functioning bit
 (14 8)  (1266 424)  (1266 424)  routing T_24_26.bnl_op_0 <X> T_24_26.lc_trk_g2_0
 (21 8)  (1273 424)  (1273 424)  routing T_24_26.bnl_op_3 <X> T_24_26.lc_trk_g2_3
 (22 8)  (1274 424)  (1274 424)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (14 9)  (1266 425)  (1266 425)  routing T_24_26.bnl_op_0 <X> T_24_26.lc_trk_g2_0
 (17 9)  (1269 425)  (1269 425)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (21 9)  (1273 425)  (1273 425)  routing T_24_26.bnl_op_3 <X> T_24_26.lc_trk_g2_3
 (17 13)  (1269 429)  (1269 429)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (0 14)  (1252 430)  (1252 430)  routing T_24_26.glb_netwk_4 <X> T_24_26.wire_logic_cluster/lc_7/s_r
 (1 14)  (1253 430)  (1253 430)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


RAM_Tile_25_26

 (7 0)  (1313 416)  (1313 416)  Ram config bit: MEMT_bram_cbit_1

 (17 0)  (1323 416)  (1323 416)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (22 0)  (1328 416)  (1328 416)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (25 0)  (1331 416)  (1331 416)  routing T_25_26.sp4_v_b_10 <X> T_25_26.lc_trk_g0_2
 (26 0)  (1332 416)  (1332 416)  routing T_25_26.lc_trk_g0_4 <X> T_25_26.input0_0
 (7 1)  (1313 417)  (1313 417)  Ram config bit: MEMT_bram_cbit_0

 (14 1)  (1320 417)  (1320 417)  routing T_25_26.sp4_r_v_b_35 <X> T_25_26.lc_trk_g0_0
 (17 1)  (1323 417)  (1323 417)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (18 1)  (1324 417)  (1324 417)  routing T_25_26.sp4_r_v_b_34 <X> T_25_26.lc_trk_g0_1
 (22 1)  (1328 417)  (1328 417)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (1329 417)  (1329 417)  routing T_25_26.sp4_v_b_10 <X> T_25_26.lc_trk_g0_2
 (25 1)  (1331 417)  (1331 417)  routing T_25_26.sp4_v_b_10 <X> T_25_26.lc_trk_g0_2
 (29 1)  (1335 417)  (1335 417)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g0_4 input0_0
 (0 2)  (1306 418)  (1306 418)  routing T_25_26.glb_netwk_6 <X> T_25_26.wire_bram/ram/WCLK
 (1 2)  (1307 418)  (1307 418)  routing T_25_26.glb_netwk_6 <X> T_25_26.wire_bram/ram/WCLK
 (2 2)  (1308 418)  (1308 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 418)  (1313 418)  Ram config bit: MEMT_bram_cbit_3

 (11 2)  (1317 418)  (1317 418)  routing T_25_26.sp4_v_b_6 <X> T_25_26.sp4_v_t_39
 (13 2)  (1319 418)  (1319 418)  routing T_25_26.sp4_v_b_6 <X> T_25_26.sp4_v_t_39
 (14 2)  (1320 418)  (1320 418)  routing T_25_26.sp4_v_b_4 <X> T_25_26.lc_trk_g0_4
 (22 2)  (1328 418)  (1328 418)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_r_23 lc_trk_g0_7
 (23 2)  (1329 418)  (1329 418)  routing T_25_26.sp12_h_r_23 <X> T_25_26.lc_trk_g0_7
 (7 3)  (1313 419)  (1313 419)  Ram config bit: MEMT_bram_cbit_2

 (16 3)  (1322 419)  (1322 419)  routing T_25_26.sp4_v_b_4 <X> T_25_26.lc_trk_g0_4
 (17 3)  (1323 419)  (1323 419)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (21 3)  (1327 419)  (1327 419)  routing T_25_26.sp12_h_r_23 <X> T_25_26.lc_trk_g0_7
 (26 3)  (1332 419)  (1332 419)  routing T_25_26.lc_trk_g1_2 <X> T_25_26.input0_1
 (27 3)  (1333 419)  (1333 419)  routing T_25_26.lc_trk_g1_2 <X> T_25_26.input0_1
 (29 3)  (1335 419)  (1335 419)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g1_2 input0_1
 (1 4)  (1307 420)  (1307 420)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_bram/ram/WCLKE
 (21 4)  (1327 420)  (1327 420)  routing T_25_26.sp4_v_b_11 <X> T_25_26.lc_trk_g1_3
 (22 4)  (1328 420)  (1328 420)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (1329 420)  (1329 420)  routing T_25_26.sp4_v_b_11 <X> T_25_26.lc_trk_g1_3
 (25 4)  (1331 420)  (1331 420)  routing T_25_26.sp4_v_b_2 <X> T_25_26.lc_trk_g1_2
 (0 5)  (1306 421)  (1306 421)  routing T_25_26.lc_trk_g1_3 <X> T_25_26.wire_bram/ram/WCLKE
 (1 5)  (1307 421)  (1307 421)  routing T_25_26.lc_trk_g1_3 <X> T_25_26.wire_bram/ram/WCLKE
 (17 5)  (1323 421)  (1323 421)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (21 5)  (1327 421)  (1327 421)  routing T_25_26.sp4_v_b_11 <X> T_25_26.lc_trk_g1_3
 (22 5)  (1328 421)  (1328 421)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (1329 421)  (1329 421)  routing T_25_26.sp4_v_b_2 <X> T_25_26.lc_trk_g1_2
 (27 5)  (1333 421)  (1333 421)  routing T_25_26.lc_trk_g3_1 <X> T_25_26.input0_2
 (28 5)  (1334 421)  (1334 421)  routing T_25_26.lc_trk_g3_1 <X> T_25_26.input0_2
 (29 5)  (1335 421)  (1335 421)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g3_1 input0_2
 (9 7)  (1315 423)  (1315 423)  routing T_25_26.sp4_v_b_4 <X> T_25_26.sp4_v_t_41
 (14 7)  (1320 423)  (1320 423)  routing T_25_26.sp4_r_v_b_28 <X> T_25_26.lc_trk_g1_4
 (17 7)  (1323 423)  (1323 423)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (27 7)  (1333 423)  (1333 423)  routing T_25_26.lc_trk_g1_0 <X> T_25_26.input0_3
 (29 7)  (1335 423)  (1335 423)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g1_0 input0_3
 (17 8)  (1323 424)  (1323 424)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (25 8)  (1331 424)  (1331 424)  routing T_25_26.sp4_h_r_42 <X> T_25_26.lc_trk_g2_2
 (29 8)  (1335 424)  (1335 424)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_7 wire_bram/ram/WDATA_3
 (30 8)  (1336 424)  (1336 424)  routing T_25_26.lc_trk_g0_7 <X> T_25_26.wire_bram/ram/WDATA_3
 (22 9)  (1328 425)  (1328 425)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (1329 425)  (1329 425)  routing T_25_26.sp4_h_r_42 <X> T_25_26.lc_trk_g2_2
 (24 9)  (1330 425)  (1330 425)  routing T_25_26.sp4_h_r_42 <X> T_25_26.lc_trk_g2_2
 (25 9)  (1331 425)  (1331 425)  routing T_25_26.sp4_h_r_42 <X> T_25_26.lc_trk_g2_2
 (26 9)  (1332 425)  (1332 425)  routing T_25_26.lc_trk_g0_2 <X> T_25_26.input0_4
 (29 9)  (1335 425)  (1335 425)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g0_2 input0_4
 (30 9)  (1336 425)  (1336 425)  routing T_25_26.lc_trk_g0_7 <X> T_25_26.wire_bram/ram/WDATA_3
 (40 9)  (1346 425)  (1346 425)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_3 sp12_v_t_7
 (35 10)  (1341 426)  (1341 426)  routing T_25_26.lc_trk_g1_4 <X> T_25_26.input2_5
 (9 11)  (1315 427)  (1315 427)  routing T_25_26.sp4_v_b_7 <X> T_25_26.sp4_v_t_42
 (28 11)  (1334 427)  (1334 427)  routing T_25_26.lc_trk_g2_1 <X> T_25_26.input0_5
 (29 11)  (1335 427)  (1335 427)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g2_1 input0_5
 (32 11)  (1338 427)  (1338 427)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g1_4 input2_5
 (34 11)  (1340 427)  (1340 427)  routing T_25_26.lc_trk_g1_4 <X> T_25_26.input2_5
 (15 12)  (1321 428)  (1321 428)  routing T_25_26.sp12_v_b_1 <X> T_25_26.lc_trk_g3_1
 (17 12)  (1323 428)  (1323 428)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_b_1 lc_trk_g3_1
 (18 12)  (1324 428)  (1324 428)  routing T_25_26.sp12_v_b_1 <X> T_25_26.lc_trk_g3_1
 (18 13)  (1324 429)  (1324 429)  routing T_25_26.sp12_v_b_1 <X> T_25_26.lc_trk_g3_1
 (26 13)  (1332 429)  (1332 429)  routing T_25_26.lc_trk_g2_2 <X> T_25_26.input0_6
 (28 13)  (1334 429)  (1334 429)  routing T_25_26.lc_trk_g2_2 <X> T_25_26.input0_6
 (29 13)  (1335 429)  (1335 429)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g2_2 input0_6
 (32 13)  (1338 429)  (1338 429)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g0_0 input2_6
 (0 14)  (1306 430)  (1306 430)  routing T_25_26.lc_trk_g3_5 <X> T_25_26.wire_bram/ram/WE
 (1 14)  (1307 430)  (1307 430)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (3 14)  (1309 430)  (1309 430)  routing T_25_26.sp12_v_b_1 <X> T_25_26.sp12_v_t_22
 (15 14)  (1321 430)  (1321 430)  routing T_25_26.sp4_v_b_45 <X> T_25_26.lc_trk_g3_5
 (16 14)  (1322 430)  (1322 430)  routing T_25_26.sp4_v_b_45 <X> T_25_26.lc_trk_g3_5
 (17 14)  (1323 430)  (1323 430)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_45 lc_trk_g3_5
 (0 15)  (1306 431)  (1306 431)  routing T_25_26.lc_trk_g3_5 <X> T_25_26.wire_bram/ram/WE
 (1 15)  (1307 431)  (1307 431)  routing T_25_26.lc_trk_g3_5 <X> T_25_26.wire_bram/ram/WE
 (9 15)  (1315 431)  (1315 431)  routing T_25_26.sp4_v_b_2 <X> T_25_26.sp4_v_t_47
 (10 15)  (1316 431)  (1316 431)  routing T_25_26.sp4_v_b_2 <X> T_25_26.sp4_v_t_47
 (29 15)  (1335 431)  (1335 431)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g0_1 input0_7
 (32 15)  (1338 431)  (1338 431)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g0_3 input2_7
 (35 15)  (1341 431)  (1341 431)  routing T_25_26.lc_trk_g0_3 <X> T_25_26.input2_7


LogicTile_26_26

 (3 1)  (1351 417)  (1351 417)  routing T_26_26.sp12_h_l_23 <X> T_26_26.sp12_v_b_0
 (11 2)  (1359 418)  (1359 418)  routing T_26_26.sp4_h_l_44 <X> T_26_26.sp4_v_t_39
 (9 3)  (1357 419)  (1357 419)  routing T_26_26.sp4_v_b_1 <X> T_26_26.sp4_v_t_36
 (4 6)  (1352 422)  (1352 422)  routing T_26_26.sp4_h_r_9 <X> T_26_26.sp4_v_t_38
 (6 6)  (1354 422)  (1354 422)  routing T_26_26.sp4_h_r_9 <X> T_26_26.sp4_v_t_38
 (11 6)  (1359 422)  (1359 422)  routing T_26_26.sp4_v_b_9 <X> T_26_26.sp4_v_t_40
 (13 6)  (1361 422)  (1361 422)  routing T_26_26.sp4_v_b_9 <X> T_26_26.sp4_v_t_40
 (5 7)  (1353 423)  (1353 423)  routing T_26_26.sp4_h_r_9 <X> T_26_26.sp4_v_t_38
 (10 7)  (1358 423)  (1358 423)  routing T_26_26.sp4_h_l_46 <X> T_26_26.sp4_v_t_41
 (4 8)  (1352 424)  (1352 424)  routing T_26_26.sp4_h_l_43 <X> T_26_26.sp4_v_b_6
 (5 9)  (1353 425)  (1353 425)  routing T_26_26.sp4_h_l_43 <X> T_26_26.sp4_v_b_6
 (11 10)  (1359 426)  (1359 426)  routing T_26_26.sp4_v_b_0 <X> T_26_26.sp4_v_t_45
 (13 10)  (1361 426)  (1361 426)  routing T_26_26.sp4_v_b_0 <X> T_26_26.sp4_v_t_45
 (13 12)  (1361 428)  (1361 428)  routing T_26_26.sp4_h_l_46 <X> T_26_26.sp4_v_b_11
 (12 13)  (1360 429)  (1360 429)  routing T_26_26.sp4_h_l_46 <X> T_26_26.sp4_v_b_11
 (11 14)  (1359 430)  (1359 430)  routing T_26_26.sp4_v_b_3 <X> T_26_26.sp4_v_t_46
 (13 14)  (1361 430)  (1361 430)  routing T_26_26.sp4_v_b_3 <X> T_26_26.sp4_v_t_46


LogicTile_27_26

 (0 2)  (1402 418)  (1402 418)  routing T_27_26.glb_netwk_6 <X> T_27_26.wire_logic_cluster/lc_7/clk
 (1 2)  (1403 418)  (1403 418)  routing T_27_26.glb_netwk_6 <X> T_27_26.wire_logic_cluster/lc_7/clk
 (2 2)  (1404 418)  (1404 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 4)  (1428 420)  (1428 420)  routing T_27_26.lc_trk_g1_5 <X> T_27_26.wire_logic_cluster/lc_2/in_0
 (27 4)  (1429 420)  (1429 420)  routing T_27_26.lc_trk_g3_4 <X> T_27_26.wire_logic_cluster/lc_2/in_1
 (28 4)  (1430 420)  (1430 420)  routing T_27_26.lc_trk_g3_4 <X> T_27_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (1431 420)  (1431 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (1432 420)  (1432 420)  routing T_27_26.lc_trk_g3_4 <X> T_27_26.wire_logic_cluster/lc_2/in_1
 (31 4)  (1433 420)  (1433 420)  routing T_27_26.lc_trk_g3_6 <X> T_27_26.wire_logic_cluster/lc_2/in_3
 (32 4)  (1434 420)  (1434 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (1435 420)  (1435 420)  routing T_27_26.lc_trk_g3_6 <X> T_27_26.wire_logic_cluster/lc_2/in_3
 (34 4)  (1436 420)  (1436 420)  routing T_27_26.lc_trk_g3_6 <X> T_27_26.wire_logic_cluster/lc_2/in_3
 (36 4)  (1438 420)  (1438 420)  LC_2 Logic Functioning bit
 (38 4)  (1440 420)  (1440 420)  LC_2 Logic Functioning bit
 (41 4)  (1443 420)  (1443 420)  LC_2 Logic Functioning bit
 (43 4)  (1445 420)  (1445 420)  LC_2 Logic Functioning bit
 (45 4)  (1447 420)  (1447 420)  LC_2 Logic Functioning bit
 (46 4)  (1448 420)  (1448 420)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (27 5)  (1429 421)  (1429 421)  routing T_27_26.lc_trk_g1_5 <X> T_27_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (1431 421)  (1431 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (1433 421)  (1433 421)  routing T_27_26.lc_trk_g3_6 <X> T_27_26.wire_logic_cluster/lc_2/in_3
 (40 5)  (1442 421)  (1442 421)  LC_2 Logic Functioning bit
 (42 5)  (1444 421)  (1444 421)  LC_2 Logic Functioning bit
 (48 5)  (1450 421)  (1450 421)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (4 6)  (1406 422)  (1406 422)  routing T_27_26.sp4_v_b_3 <X> T_27_26.sp4_v_t_38
 (15 6)  (1417 422)  (1417 422)  routing T_27_26.bot_op_5 <X> T_27_26.lc_trk_g1_5
 (17 6)  (1419 422)  (1419 422)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (3 9)  (1405 425)  (1405 425)  routing T_27_26.sp12_h_l_22 <X> T_27_26.sp12_v_b_1
 (0 14)  (1402 430)  (1402 430)  routing T_27_26.glb_netwk_4 <X> T_27_26.wire_logic_cluster/lc_7/s_r
 (1 14)  (1403 430)  (1403 430)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (1416 430)  (1416 430)  routing T_27_26.sp4_h_r_36 <X> T_27_26.lc_trk_g3_4
 (25 14)  (1427 430)  (1427 430)  routing T_27_26.sp4_v_b_38 <X> T_27_26.lc_trk_g3_6
 (15 15)  (1417 431)  (1417 431)  routing T_27_26.sp4_h_r_36 <X> T_27_26.lc_trk_g3_4
 (16 15)  (1418 431)  (1418 431)  routing T_27_26.sp4_h_r_36 <X> T_27_26.lc_trk_g3_4
 (17 15)  (1419 431)  (1419 431)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (22 15)  (1424 431)  (1424 431)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (1425 431)  (1425 431)  routing T_27_26.sp4_v_b_38 <X> T_27_26.lc_trk_g3_6
 (25 15)  (1427 431)  (1427 431)  routing T_27_26.sp4_v_b_38 <X> T_27_26.lc_trk_g3_6


LogicTile_28_26

 (19 2)  (1475 418)  (1475 418)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_29_26

 (5 0)  (1515 416)  (1515 416)  routing T_29_26.sp4_v_b_0 <X> T_29_26.sp4_h_r_0
 (6 1)  (1516 417)  (1516 417)  routing T_29_26.sp4_v_b_0 <X> T_29_26.sp4_h_r_0


IO_Tile_33_26

 (12 6)  (1738 422)  (1738 422)  routing T_33_26.span4_horz_37 <X> T_33_26.span4_vert_t_14
 (14 13)  (1740 429)  (1740 429)  routing T_33_26.span4_vert_t_15 <X> T_33_26.span4_vert_b_3


IO_Tile_0_25

 (16 0)  (1 400)  (1 400)  IOB_0 IO Functioning bit
 (4 2)  (13 402)  (13 402)  routing T_0_25.span4_horz_10 <X> T_0_25.lc_trk_g0_2
 (4 3)  (13 403)  (13 403)  routing T_0_25.span4_horz_10 <X> T_0_25.lc_trk_g0_2
 (6 3)  (11 403)  (11 403)  routing T_0_25.span4_horz_10 <X> T_0_25.lc_trk_g0_2
 (7 3)  (10 403)  (10 403)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_10 lc_trk_g0_2
 (17 3)  (0 403)  (0 403)  IOB_0 IO Functioning bit
 (16 4)  (1 404)  (1 404)  IOB_0 IO Functioning bit
 (12 5)  (5 405)  (5 405)  routing T_0_25.lc_trk_g0_2 <X> T_0_25.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 405)  (4 405)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 406)  (15 406)  IO control bit: IOLEFT_REN_0



LogicTile_1_25



LogicTile_2_25



LogicTile_3_25



LogicTile_4_25

 (8 3)  (188 403)  (188 403)  routing T_4_25.sp4_v_b_10 <X> T_4_25.sp4_v_t_36
 (10 3)  (190 403)  (190 403)  routing T_4_25.sp4_v_b_10 <X> T_4_25.sp4_v_t_36
 (3 4)  (183 404)  (183 404)  routing T_4_25.sp12_v_b_0 <X> T_4_25.sp12_h_r_0
 (3 5)  (183 405)  (183 405)  routing T_4_25.sp12_v_b_0 <X> T_4_25.sp12_h_r_0
 (10 14)  (190 414)  (190 414)  routing T_4_25.sp4_v_b_5 <X> T_4_25.sp4_h_l_47


LogicTile_5_25

 (17 7)  (251 407)  (251 407)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (31 12)  (265 412)  (265 412)  routing T_5_25.lc_trk_g1_4 <X> T_5_25.wire_logic_cluster/lc_6/in_3
 (32 12)  (266 412)  (266 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (268 412)  (268 412)  routing T_5_25.lc_trk_g1_4 <X> T_5_25.wire_logic_cluster/lc_6/in_3
 (40 12)  (274 412)  (274 412)  LC_6 Logic Functioning bit
 (41 12)  (275 412)  (275 412)  LC_6 Logic Functioning bit
 (42 12)  (276 412)  (276 412)  LC_6 Logic Functioning bit
 (43 12)  (277 412)  (277 412)  LC_6 Logic Functioning bit
 (52 12)  (286 412)  (286 412)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (40 13)  (274 413)  (274 413)  LC_6 Logic Functioning bit
 (41 13)  (275 413)  (275 413)  LC_6 Logic Functioning bit
 (42 13)  (276 413)  (276 413)  LC_6 Logic Functioning bit
 (43 13)  (277 413)  (277 413)  LC_6 Logic Functioning bit


LogicTile_6_25



LogicTile_7_25



RAM_Tile_8_25

 (15 0)  (411 400)  (411 400)  routing T_8_25.sp4_h_r_1 <X> T_8_25.lc_trk_g0_1
 (16 0)  (412 400)  (412 400)  routing T_8_25.sp4_h_r_1 <X> T_8_25.lc_trk_g0_1
 (17 0)  (413 400)  (413 400)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (25 0)  (421 400)  (421 400)  routing T_8_25.sp4_h_r_10 <X> T_8_25.lc_trk_g0_2
 (27 0)  (423 400)  (423 400)  routing T_8_25.lc_trk_g1_4 <X> T_8_25.wire_bram/ram/WDATA_15
 (29 0)  (425 400)  (425 400)  Enable bit of Mux _bram/lcb1_0 => lc_trk_g1_4 wire_bram/ram/WDATA_15
 (30 0)  (426 400)  (426 400)  routing T_8_25.lc_trk_g1_4 <X> T_8_25.wire_bram/ram/WDATA_15
 (38 0)  (434 400)  (434 400)  Enable bit of Mux _out_links/OutMux2_0 => wire_bram/ram/RDATA_15 sp4_v_b_32
 (7 1)  (403 401)  (403 401)  Ram config bit: MEMB_Power_Up_Control

 (14 1)  (410 401)  (410 401)  routing T_8_25.sp4_r_v_b_35 <X> T_8_25.lc_trk_g0_0
 (17 1)  (413 401)  (413 401)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (18 1)  (414 401)  (414 401)  routing T_8_25.sp4_h_r_1 <X> T_8_25.lc_trk_g0_1
 (22 1)  (418 401)  (418 401)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (419 401)  (419 401)  routing T_8_25.sp4_h_r_10 <X> T_8_25.lc_trk_g0_2
 (24 1)  (420 401)  (420 401)  routing T_8_25.sp4_h_r_10 <X> T_8_25.lc_trk_g0_2
 (0 2)  (396 402)  (396 402)  routing T_8_25.glb_netwk_6 <X> T_8_25.wire_bram/ram/RCLK
 (1 2)  (397 402)  (397 402)  routing T_8_25.glb_netwk_6 <X> T_8_25.wire_bram/ram/RCLK
 (2 2)  (398 402)  (398 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (14 2)  (410 402)  (410 402)  routing T_8_25.sp4_v_b_4 <X> T_8_25.lc_trk_g0_4
 (15 2)  (411 402)  (411 402)  routing T_8_25.sp4_h_r_13 <X> T_8_25.lc_trk_g0_5
 (16 2)  (412 402)  (412 402)  routing T_8_25.sp4_h_r_13 <X> T_8_25.lc_trk_g0_5
 (17 2)  (413 402)  (413 402)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (414 402)  (414 402)  routing T_8_25.sp4_h_r_13 <X> T_8_25.lc_trk_g0_5
 (27 2)  (423 402)  (423 402)  routing T_8_25.lc_trk_g1_1 <X> T_8_25.wire_bram/ram/WDATA_14
 (29 2)  (425 402)  (425 402)  Enable bit of Mux _bram/lcb1_1 => lc_trk_g1_1 wire_bram/ram/WDATA_14
 (10 3)  (406 403)  (406 403)  routing T_8_25.sp4_h_l_45 <X> T_8_25.sp4_v_t_36
 (16 3)  (412 403)  (412 403)  routing T_8_25.sp4_v_b_4 <X> T_8_25.lc_trk_g0_4
 (17 3)  (413 403)  (413 403)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (41 3)  (437 403)  (437 403)  Enable bit of Mux _out_links/OutMux9_1 => wire_bram/ram/RDATA_14 sp4_r_v_b_3
 (15 4)  (411 404)  (411 404)  routing T_8_25.sp4_h_r_9 <X> T_8_25.lc_trk_g1_1
 (16 4)  (412 404)  (412 404)  routing T_8_25.sp4_h_r_9 <X> T_8_25.lc_trk_g1_1
 (17 4)  (413 404)  (413 404)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (414 404)  (414 404)  routing T_8_25.sp4_h_r_9 <X> T_8_25.lc_trk_g1_1
 (21 4)  (417 404)  (417 404)  routing T_8_25.sp12_h_r_3 <X> T_8_25.lc_trk_g1_3
 (22 4)  (418 404)  (418 404)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (420 404)  (420 404)  routing T_8_25.sp12_h_r_3 <X> T_8_25.lc_trk_g1_3
 (25 4)  (421 404)  (421 404)  routing T_8_25.sp12_h_l_1 <X> T_8_25.lc_trk_g1_2
 (27 4)  (423 404)  (423 404)  routing T_8_25.lc_trk_g1_2 <X> T_8_25.wire_bram/ram/WDATA_13
 (29 4)  (425 404)  (425 404)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g1_2 wire_bram/ram/WDATA_13
 (21 5)  (417 405)  (417 405)  routing T_8_25.sp12_h_r_3 <X> T_8_25.lc_trk_g1_3
 (22 5)  (418 405)  (418 405)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_l_1 lc_trk_g1_2
 (24 5)  (420 405)  (420 405)  routing T_8_25.sp12_h_l_1 <X> T_8_25.lc_trk_g1_2
 (25 5)  (421 405)  (421 405)  routing T_8_25.sp12_h_l_1 <X> T_8_25.lc_trk_g1_2
 (26 5)  (422 405)  (422 405)  routing T_8_25.lc_trk_g3_3 <X> T_8_25.input0_2
 (27 5)  (423 405)  (423 405)  routing T_8_25.lc_trk_g3_3 <X> T_8_25.input0_2
 (28 5)  (424 405)  (424 405)  routing T_8_25.lc_trk_g3_3 <X> T_8_25.input0_2
 (29 5)  (425 405)  (425 405)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g3_3 input0_2
 (30 5)  (426 405)  (426 405)  routing T_8_25.lc_trk_g1_2 <X> T_8_25.wire_bram/ram/WDATA_13
 (40 5)  (436 405)  (436 405)  Enable bit of Mux _out_links/OutMux4_2 => wire_bram/ram/RDATA_13 sp12_v_b_20
 (26 6)  (422 406)  (422 406)  routing T_8_25.lc_trk_g2_7 <X> T_8_25.input0_3
 (29 6)  (425 406)  (425 406)  Enable bit of Mux _bram/lcb1_3 => lc_trk_g0_2 wire_bram/ram/WDATA_12
 (38 6)  (434 406)  (434 406)  Enable bit of Mux _out_links/OutMux2_3 => wire_bram/ram/RDATA_12 sp4_v_t_27
 (9 7)  (405 407)  (405 407)  routing T_8_25.sp4_v_b_4 <X> T_8_25.sp4_v_t_41
 (14 7)  (410 407)  (410 407)  routing T_8_25.sp4_h_r_4 <X> T_8_25.lc_trk_g1_4
 (15 7)  (411 407)  (411 407)  routing T_8_25.sp4_h_r_4 <X> T_8_25.lc_trk_g1_4
 (16 7)  (412 407)  (412 407)  routing T_8_25.sp4_h_r_4 <X> T_8_25.lc_trk_g1_4
 (17 7)  (413 407)  (413 407)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (22 7)  (418 407)  (418 407)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_14 lc_trk_g1_6
 (23 7)  (419 407)  (419 407)  routing T_8_25.sp12_h_r_14 <X> T_8_25.lc_trk_g1_6
 (26 7)  (422 407)  (422 407)  routing T_8_25.lc_trk_g2_7 <X> T_8_25.input0_3
 (28 7)  (424 407)  (424 407)  routing T_8_25.lc_trk_g2_7 <X> T_8_25.input0_3
 (29 7)  (425 407)  (425 407)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g2_7 input0_3
 (30 7)  (426 407)  (426 407)  routing T_8_25.lc_trk_g0_2 <X> T_8_25.wire_bram/ram/WDATA_12
 (26 8)  (422 408)  (422 408)  routing T_8_25.lc_trk_g2_4 <X> T_8_25.input0_4
 (29 8)  (425 408)  (425 408)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_1 wire_bram/ram/WDATA_11
 (39 8)  (435 408)  (435 408)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_11 sp4_v_b_40
 (13 9)  (409 409)  (409 409)  routing T_8_25.sp4_v_t_38 <X> T_8_25.sp4_h_r_8
 (28 9)  (424 409)  (424 409)  routing T_8_25.lc_trk_g2_4 <X> T_8_25.input0_4
 (29 9)  (425 409)  (425 409)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g2_4 input0_4
 (11 10)  (407 410)  (407 410)  routing T_8_25.sp4_h_r_2 <X> T_8_25.sp4_v_t_45
 (12 10)  (408 410)  (408 410)  routing T_8_25.sp4_v_b_8 <X> T_8_25.sp4_h_l_45
 (13 10)  (409 410)  (409 410)  routing T_8_25.sp4_h_r_2 <X> T_8_25.sp4_v_t_45
 (22 10)  (418 410)  (418 410)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (26 10)  (422 410)  (422 410)  routing T_8_25.lc_trk_g0_5 <X> T_8_25.input0_5
 (27 10)  (423 410)  (423 410)  routing T_8_25.lc_trk_g1_3 <X> T_8_25.wire_bram/ram/WDATA_10
 (29 10)  (425 410)  (425 410)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g1_3 wire_bram/ram/WDATA_10
 (12 11)  (408 411)  (408 411)  routing T_8_25.sp4_h_r_2 <X> T_8_25.sp4_v_t_45
 (14 11)  (410 411)  (410 411)  routing T_8_25.sp4_h_r_28 <X> T_8_25.lc_trk_g2_4
 (15 11)  (411 411)  (411 411)  routing T_8_25.sp4_h_r_28 <X> T_8_25.lc_trk_g2_4
 (16 11)  (412 411)  (412 411)  routing T_8_25.sp4_h_r_28 <X> T_8_25.lc_trk_g2_4
 (17 11)  (413 411)  (413 411)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_28 lc_trk_g2_4
 (29 11)  (425 411)  (425 411)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g0_5 input0_5
 (30 11)  (426 411)  (426 411)  routing T_8_25.lc_trk_g1_3 <X> T_8_25.wire_bram/ram/WDATA_10
 (39 11)  (435 411)  (435 411)  Enable bit of Mux _out_links/OutMux0_5 => wire_bram/ram/RDATA_10 sp4_v_b_10
 (15 12)  (411 412)  (411 412)  routing T_8_25.sp4_h_r_25 <X> T_8_25.lc_trk_g3_1
 (16 12)  (412 412)  (412 412)  routing T_8_25.sp4_h_r_25 <X> T_8_25.lc_trk_g3_1
 (17 12)  (413 412)  (413 412)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (22 12)  (418 412)  (418 412)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_l_14 lc_trk_g3_3
 (23 12)  (419 412)  (419 412)  routing T_8_25.sp4_h_l_14 <X> T_8_25.lc_trk_g3_3
 (24 12)  (420 412)  (420 412)  routing T_8_25.sp4_h_l_14 <X> T_8_25.lc_trk_g3_3
 (27 12)  (423 412)  (423 412)  routing T_8_25.lc_trk_g1_6 <X> T_8_25.wire_bram/ram/WDATA_9
 (29 12)  (425 412)  (425 412)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g1_6 wire_bram/ram/WDATA_9
 (30 12)  (426 412)  (426 412)  routing T_8_25.lc_trk_g1_6 <X> T_8_25.wire_bram/ram/WDATA_9
 (41 12)  (437 412)  (437 412)  Enable bit of Mux _out_links/OutMuxb_6 => wire_bram/ram/RDATA_9 sp4_r_v_b_45
 (18 13)  (414 413)  (414 413)  routing T_8_25.sp4_h_r_25 <X> T_8_25.lc_trk_g3_1
 (21 13)  (417 413)  (417 413)  routing T_8_25.sp4_h_l_14 <X> T_8_25.lc_trk_g3_3
 (29 13)  (425 413)  (425 413)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g0_0 input0_6
 (30 13)  (426 413)  (426 413)  routing T_8_25.lc_trk_g1_6 <X> T_8_25.wire_bram/ram/WDATA_9
 (1 14)  (397 414)  (397 414)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/RE
 (13 14)  (409 414)  (409 414)  routing T_8_25.sp4_v_b_11 <X> T_8_25.sp4_v_t_46
 (26 14)  (422 414)  (422 414)  routing T_8_25.lc_trk_g3_6 <X> T_8_25.input0_7
 (27 14)  (423 414)  (423 414)  routing T_8_25.lc_trk_g3_1 <X> T_8_25.wire_bram/ram/WDATA_8
 (28 14)  (424 414)  (424 414)  routing T_8_25.lc_trk_g3_1 <X> T_8_25.wire_bram/ram/WDATA_8
 (29 14)  (425 414)  (425 414)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g3_1 wire_bram/ram/WDATA_8
 (1 15)  (397 415)  (397 415)  routing T_8_25.lc_trk_g0_4 <X> T_8_25.wire_bram/ram/RE
 (7 15)  (403 415)  (403 415)  Column buffer control bit: MEMB_colbuf_cntl_6

 (22 15)  (418 415)  (418 415)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (26 15)  (422 415)  (422 415)  routing T_8_25.lc_trk_g3_6 <X> T_8_25.input0_7
 (27 15)  (423 415)  (423 415)  routing T_8_25.lc_trk_g3_6 <X> T_8_25.input0_7
 (28 15)  (424 415)  (424 415)  routing T_8_25.lc_trk_g3_6 <X> T_8_25.input0_7
 (29 15)  (425 415)  (425 415)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g3_6 input0_7
 (36 15)  (432 415)  (432 415)  Enable bit of Mux _out_links/OutMux6_7 => wire_bram/ram/RDATA_8 sp4_h_l_3


LogicTile_9_25

 (27 0)  (465 400)  (465 400)  routing T_9_25.lc_trk_g3_0 <X> T_9_25.wire_logic_cluster/lc_0/in_1
 (28 0)  (466 400)  (466 400)  routing T_9_25.lc_trk_g3_0 <X> T_9_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 400)  (467 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (470 400)  (470 400)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (474 400)  (474 400)  LC_0 Logic Functioning bit
 (37 0)  (475 400)  (475 400)  LC_0 Logic Functioning bit
 (38 0)  (476 400)  (476 400)  LC_0 Logic Functioning bit
 (39 0)  (477 400)  (477 400)  LC_0 Logic Functioning bit
 (44 0)  (482 400)  (482 400)  LC_0 Logic Functioning bit
 (45 0)  (483 400)  (483 400)  LC_0 Logic Functioning bit
 (40 1)  (478 401)  (478 401)  LC_0 Logic Functioning bit
 (41 1)  (479 401)  (479 401)  LC_0 Logic Functioning bit
 (42 1)  (480 401)  (480 401)  LC_0 Logic Functioning bit
 (43 1)  (481 401)  (481 401)  LC_0 Logic Functioning bit
 (49 1)  (487 401)  (487 401)  Carry_In_Mux bit 

 (0 2)  (438 402)  (438 402)  routing T_9_25.glb_netwk_6 <X> T_9_25.wire_logic_cluster/lc_7/clk
 (1 2)  (439 402)  (439 402)  routing T_9_25.glb_netwk_6 <X> T_9_25.wire_logic_cluster/lc_7/clk
 (2 2)  (440 402)  (440 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (11 2)  (449 402)  (449 402)  routing T_9_25.sp4_h_r_8 <X> T_9_25.sp4_v_t_39
 (13 2)  (451 402)  (451 402)  routing T_9_25.sp4_h_r_8 <X> T_9_25.sp4_v_t_39
 (27 2)  (465 402)  (465 402)  routing T_9_25.lc_trk_g3_1 <X> T_9_25.wire_logic_cluster/lc_1/in_1
 (28 2)  (466 402)  (466 402)  routing T_9_25.lc_trk_g3_1 <X> T_9_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 402)  (467 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (470 402)  (470 402)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (474 402)  (474 402)  LC_1 Logic Functioning bit
 (37 2)  (475 402)  (475 402)  LC_1 Logic Functioning bit
 (38 2)  (476 402)  (476 402)  LC_1 Logic Functioning bit
 (39 2)  (477 402)  (477 402)  LC_1 Logic Functioning bit
 (44 2)  (482 402)  (482 402)  LC_1 Logic Functioning bit
 (45 2)  (483 402)  (483 402)  LC_1 Logic Functioning bit
 (12 3)  (450 403)  (450 403)  routing T_9_25.sp4_h_r_8 <X> T_9_25.sp4_v_t_39
 (40 3)  (478 403)  (478 403)  LC_1 Logic Functioning bit
 (41 3)  (479 403)  (479 403)  LC_1 Logic Functioning bit
 (42 3)  (480 403)  (480 403)  LC_1 Logic Functioning bit
 (43 3)  (481 403)  (481 403)  LC_1 Logic Functioning bit
 (21 4)  (459 404)  (459 404)  routing T_9_25.wire_logic_cluster/lc_3/out <X> T_9_25.lc_trk_g1_3
 (22 4)  (460 404)  (460 404)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (465 404)  (465 404)  routing T_9_25.lc_trk_g3_2 <X> T_9_25.wire_logic_cluster/lc_2/in_1
 (28 4)  (466 404)  (466 404)  routing T_9_25.lc_trk_g3_2 <X> T_9_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 404)  (467 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (470 404)  (470 404)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (37 4)  (475 404)  (475 404)  LC_2 Logic Functioning bit
 (39 4)  (477 404)  (477 404)  LC_2 Logic Functioning bit
 (41 4)  (479 404)  (479 404)  LC_2 Logic Functioning bit
 (43 4)  (481 404)  (481 404)  LC_2 Logic Functioning bit
 (45 4)  (483 404)  (483 404)  LC_2 Logic Functioning bit
 (30 5)  (468 405)  (468 405)  routing T_9_25.lc_trk_g3_2 <X> T_9_25.wire_logic_cluster/lc_2/in_1
 (37 5)  (475 405)  (475 405)  LC_2 Logic Functioning bit
 (39 5)  (477 405)  (477 405)  LC_2 Logic Functioning bit
 (41 5)  (479 405)  (479 405)  LC_2 Logic Functioning bit
 (43 5)  (481 405)  (481 405)  LC_2 Logic Functioning bit
 (3 6)  (441 406)  (441 406)  routing T_9_25.sp12_h_r_0 <X> T_9_25.sp12_v_t_23
 (11 6)  (449 406)  (449 406)  routing T_9_25.sp4_h_r_11 <X> T_9_25.sp4_v_t_40
 (13 6)  (451 406)  (451 406)  routing T_9_25.sp4_h_r_11 <X> T_9_25.sp4_v_t_40
 (32 6)  (470 406)  (470 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (472 406)  (472 406)  routing T_9_25.lc_trk_g1_3 <X> T_9_25.wire_logic_cluster/lc_3/in_3
 (36 6)  (474 406)  (474 406)  LC_3 Logic Functioning bit
 (37 6)  (475 406)  (475 406)  LC_3 Logic Functioning bit
 (38 6)  (476 406)  (476 406)  LC_3 Logic Functioning bit
 (39 6)  (477 406)  (477 406)  LC_3 Logic Functioning bit
 (41 6)  (479 406)  (479 406)  LC_3 Logic Functioning bit
 (43 6)  (481 406)  (481 406)  LC_3 Logic Functioning bit
 (45 6)  (483 406)  (483 406)  LC_3 Logic Functioning bit
 (46 6)  (484 406)  (484 406)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (47 6)  (485 406)  (485 406)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (3 7)  (441 407)  (441 407)  routing T_9_25.sp12_h_r_0 <X> T_9_25.sp12_v_t_23
 (12 7)  (450 407)  (450 407)  routing T_9_25.sp4_h_r_11 <X> T_9_25.sp4_v_t_40
 (26 7)  (464 407)  (464 407)  routing T_9_25.lc_trk_g3_2 <X> T_9_25.wire_logic_cluster/lc_3/in_0
 (27 7)  (465 407)  (465 407)  routing T_9_25.lc_trk_g3_2 <X> T_9_25.wire_logic_cluster/lc_3/in_0
 (28 7)  (466 407)  (466 407)  routing T_9_25.lc_trk_g3_2 <X> T_9_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 407)  (467 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (469 407)  (469 407)  routing T_9_25.lc_trk_g1_3 <X> T_9_25.wire_logic_cluster/lc_3/in_3
 (36 7)  (474 407)  (474 407)  LC_3 Logic Functioning bit
 (37 7)  (475 407)  (475 407)  LC_3 Logic Functioning bit
 (38 7)  (476 407)  (476 407)  LC_3 Logic Functioning bit
 (39 7)  (477 407)  (477 407)  LC_3 Logic Functioning bit
 (40 7)  (478 407)  (478 407)  LC_3 Logic Functioning bit
 (42 7)  (480 407)  (480 407)  LC_3 Logic Functioning bit
 (51 7)  (489 407)  (489 407)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (4 10)  (442 410)  (442 410)  routing T_9_25.sp4_h_r_6 <X> T_9_25.sp4_v_t_43
 (5 11)  (443 411)  (443 411)  routing T_9_25.sp4_h_r_6 <X> T_9_25.sp4_v_t_43
 (7 11)  (445 411)  (445 411)  Column buffer control bit: LH_colbuf_cntl_2

 (8 11)  (446 411)  (446 411)  routing T_9_25.sp4_h_r_1 <X> T_9_25.sp4_v_t_42
 (9 11)  (447 411)  (447 411)  routing T_9_25.sp4_h_r_1 <X> T_9_25.sp4_v_t_42
 (10 11)  (448 411)  (448 411)  routing T_9_25.sp4_h_r_1 <X> T_9_25.sp4_v_t_42
 (14 12)  (452 412)  (452 412)  routing T_9_25.wire_logic_cluster/lc_0/out <X> T_9_25.lc_trk_g3_0
 (17 12)  (455 412)  (455 412)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (456 412)  (456 412)  routing T_9_25.wire_logic_cluster/lc_1/out <X> T_9_25.lc_trk_g3_1
 (25 12)  (463 412)  (463 412)  routing T_9_25.wire_logic_cluster/lc_2/out <X> T_9_25.lc_trk_g3_2
 (17 13)  (455 413)  (455 413)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (22 13)  (460 413)  (460 413)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (1 14)  (439 414)  (439 414)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (13 14)  (451 414)  (451 414)  routing T_9_25.sp4_h_r_11 <X> T_9_25.sp4_v_t_46
 (19 14)  (457 414)  (457 414)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2
 (0 15)  (438 415)  (438 415)  routing T_9_25.glb_netwk_2 <X> T_9_25.wire_logic_cluster/lc_7/s_r
 (7 15)  (445 415)  (445 415)  Column buffer control bit: LH_colbuf_cntl_6

 (8 15)  (446 415)  (446 415)  routing T_9_25.sp4_h_r_10 <X> T_9_25.sp4_v_t_47
 (9 15)  (447 415)  (447 415)  routing T_9_25.sp4_h_r_10 <X> T_9_25.sp4_v_t_47
 (12 15)  (450 415)  (450 415)  routing T_9_25.sp4_h_r_11 <X> T_9_25.sp4_v_t_46


LogicTile_10_25

 (32 0)  (524 400)  (524 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 400)  (525 400)  routing T_10_25.lc_trk_g3_0 <X> T_10_25.wire_logic_cluster/lc_0/in_3
 (34 0)  (526 400)  (526 400)  routing T_10_25.lc_trk_g3_0 <X> T_10_25.wire_logic_cluster/lc_0/in_3
 (40 0)  (532 400)  (532 400)  LC_0 Logic Functioning bit
 (41 0)  (533 400)  (533 400)  LC_0 Logic Functioning bit
 (42 0)  (534 400)  (534 400)  LC_0 Logic Functioning bit
 (43 0)  (535 400)  (535 400)  LC_0 Logic Functioning bit
 (48 0)  (540 400)  (540 400)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (14 1)  (506 401)  (506 401)  routing T_10_25.sp4_r_v_b_35 <X> T_10_25.lc_trk_g0_0
 (17 1)  (509 401)  (509 401)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (40 1)  (532 401)  (532 401)  LC_0 Logic Functioning bit
 (41 1)  (533 401)  (533 401)  LC_0 Logic Functioning bit
 (42 1)  (534 401)  (534 401)  LC_0 Logic Functioning bit
 (43 1)  (535 401)  (535 401)  LC_0 Logic Functioning bit
 (8 2)  (500 402)  (500 402)  routing T_10_25.sp4_v_t_42 <X> T_10_25.sp4_h_l_36
 (9 2)  (501 402)  (501 402)  routing T_10_25.sp4_v_t_42 <X> T_10_25.sp4_h_l_36
 (10 2)  (502 402)  (502 402)  routing T_10_25.sp4_v_t_42 <X> T_10_25.sp4_h_l_36
 (14 2)  (506 402)  (506 402)  routing T_10_25.sp4_h_l_9 <X> T_10_25.lc_trk_g0_4
 (25 2)  (517 402)  (517 402)  routing T_10_25.bnr_op_6 <X> T_10_25.lc_trk_g0_6
 (29 2)  (521 402)  (521 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (523 402)  (523 402)  routing T_10_25.lc_trk_g0_4 <X> T_10_25.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 402)  (524 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (528 402)  (528 402)  LC_1 Logic Functioning bit
 (38 2)  (530 402)  (530 402)  LC_1 Logic Functioning bit
 (14 3)  (506 403)  (506 403)  routing T_10_25.sp4_h_l_9 <X> T_10_25.lc_trk_g0_4
 (15 3)  (507 403)  (507 403)  routing T_10_25.sp4_h_l_9 <X> T_10_25.lc_trk_g0_4
 (16 3)  (508 403)  (508 403)  routing T_10_25.sp4_h_l_9 <X> T_10_25.lc_trk_g0_4
 (17 3)  (509 403)  (509 403)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (22 3)  (514 403)  (514 403)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (517 403)  (517 403)  routing T_10_25.bnr_op_6 <X> T_10_25.lc_trk_g0_6
 (36 3)  (528 403)  (528 403)  LC_1 Logic Functioning bit
 (38 3)  (530 403)  (530 403)  LC_1 Logic Functioning bit
 (47 3)  (539 403)  (539 403)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (10 6)  (502 406)  (502 406)  routing T_10_25.sp4_v_b_11 <X> T_10_25.sp4_h_l_41
 (4 7)  (496 407)  (496 407)  routing T_10_25.sp4_v_b_10 <X> T_10_25.sp4_h_l_38
 (22 8)  (514 408)  (514 408)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (515 408)  (515 408)  routing T_10_25.sp12_v_b_19 <X> T_10_25.lc_trk_g2_3
 (21 9)  (513 409)  (513 409)  routing T_10_25.sp12_v_b_19 <X> T_10_25.lc_trk_g2_3
 (29 10)  (521 410)  (521 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 410)  (522 410)  routing T_10_25.lc_trk_g0_6 <X> T_10_25.wire_logic_cluster/lc_5/in_1
 (31 10)  (523 410)  (523 410)  routing T_10_25.lc_trk_g0_4 <X> T_10_25.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 410)  (524 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (528 410)  (528 410)  LC_5 Logic Functioning bit
 (38 10)  (530 410)  (530 410)  LC_5 Logic Functioning bit
 (30 11)  (522 411)  (522 411)  routing T_10_25.lc_trk_g0_6 <X> T_10_25.wire_logic_cluster/lc_5/in_1
 (36 11)  (528 411)  (528 411)  LC_5 Logic Functioning bit
 (38 11)  (530 411)  (530 411)  LC_5 Logic Functioning bit
 (51 11)  (543 411)  (543 411)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (14 12)  (506 412)  (506 412)  routing T_10_25.sp4_h_l_21 <X> T_10_25.lc_trk_g3_0
 (26 12)  (518 412)  (518 412)  routing T_10_25.lc_trk_g0_4 <X> T_10_25.wire_logic_cluster/lc_6/in_0
 (32 12)  (524 412)  (524 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 412)  (525 412)  routing T_10_25.lc_trk_g2_3 <X> T_10_25.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 412)  (528 412)  LC_6 Logic Functioning bit
 (38 12)  (530 412)  (530 412)  LC_6 Logic Functioning bit
 (46 12)  (538 412)  (538 412)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (15 13)  (507 413)  (507 413)  routing T_10_25.sp4_h_l_21 <X> T_10_25.lc_trk_g3_0
 (16 13)  (508 413)  (508 413)  routing T_10_25.sp4_h_l_21 <X> T_10_25.lc_trk_g3_0
 (17 13)  (509 413)  (509 413)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (19 13)  (511 413)  (511 413)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (29 13)  (521 413)  (521 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (523 413)  (523 413)  routing T_10_25.lc_trk_g2_3 <X> T_10_25.wire_logic_cluster/lc_6/in_3
 (37 13)  (529 413)  (529 413)  LC_6 Logic Functioning bit
 (39 13)  (531 413)  (531 413)  LC_6 Logic Functioning bit


LogicTile_11_25

 (26 0)  (572 400)  (572 400)  routing T_11_25.lc_trk_g3_7 <X> T_11_25.wire_logic_cluster/lc_0/in_0
 (32 0)  (578 400)  (578 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 400)  (579 400)  routing T_11_25.lc_trk_g2_1 <X> T_11_25.wire_logic_cluster/lc_0/in_3
 (36 0)  (582 400)  (582 400)  LC_0 Logic Functioning bit
 (38 0)  (584 400)  (584 400)  LC_0 Logic Functioning bit
 (47 0)  (593 400)  (593 400)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (26 1)  (572 401)  (572 401)  routing T_11_25.lc_trk_g3_7 <X> T_11_25.wire_logic_cluster/lc_0/in_0
 (27 1)  (573 401)  (573 401)  routing T_11_25.lc_trk_g3_7 <X> T_11_25.wire_logic_cluster/lc_0/in_0
 (28 1)  (574 401)  (574 401)  routing T_11_25.lc_trk_g3_7 <X> T_11_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 401)  (575 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (37 1)  (583 401)  (583 401)  LC_0 Logic Functioning bit
 (39 1)  (585 401)  (585 401)  LC_0 Logic Functioning bit
 (5 2)  (551 402)  (551 402)  routing T_11_25.sp4_v_b_0 <X> T_11_25.sp4_h_l_37
 (17 2)  (563 402)  (563 402)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (14 3)  (560 403)  (560 403)  routing T_11_25.sp4_r_v_b_28 <X> T_11_25.lc_trk_g0_4
 (17 3)  (563 403)  (563 403)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (18 3)  (564 403)  (564 403)  routing T_11_25.sp4_r_v_b_29 <X> T_11_25.lc_trk_g0_5
 (26 4)  (572 404)  (572 404)  routing T_11_25.lc_trk_g0_4 <X> T_11_25.wire_logic_cluster/lc_2/in_0
 (32 4)  (578 404)  (578 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 404)  (579 404)  routing T_11_25.lc_trk_g2_1 <X> T_11_25.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 404)  (582 404)  LC_2 Logic Functioning bit
 (38 4)  (584 404)  (584 404)  LC_2 Logic Functioning bit
 (29 5)  (575 405)  (575 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (37 5)  (583 405)  (583 405)  LC_2 Logic Functioning bit
 (39 5)  (585 405)  (585 405)  LC_2 Logic Functioning bit
 (47 5)  (593 405)  (593 405)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (15 6)  (561 406)  (561 406)  routing T_11_25.bot_op_5 <X> T_11_25.lc_trk_g1_5
 (17 6)  (563 406)  (563 406)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (15 8)  (561 408)  (561 408)  routing T_11_25.sp4_h_r_33 <X> T_11_25.lc_trk_g2_1
 (16 8)  (562 408)  (562 408)  routing T_11_25.sp4_h_r_33 <X> T_11_25.lc_trk_g2_1
 (17 8)  (563 408)  (563 408)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (564 408)  (564 408)  routing T_11_25.sp4_h_r_33 <X> T_11_25.lc_trk_g2_1
 (7 11)  (553 411)  (553 411)  Column buffer control bit: LH_colbuf_cntl_2

 (4 12)  (550 412)  (550 412)  routing T_11_25.sp4_h_l_38 <X> T_11_25.sp4_v_b_9
 (6 12)  (552 412)  (552 412)  routing T_11_25.sp4_h_l_38 <X> T_11_25.sp4_v_b_9
 (29 12)  (575 412)  (575 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 412)  (576 412)  routing T_11_25.lc_trk_g0_5 <X> T_11_25.wire_logic_cluster/lc_6/in_1
 (32 12)  (578 412)  (578 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 412)  (579 412)  routing T_11_25.lc_trk_g2_1 <X> T_11_25.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 412)  (582 412)  LC_6 Logic Functioning bit
 (38 12)  (584 412)  (584 412)  LC_6 Logic Functioning bit
 (5 13)  (551 413)  (551 413)  routing T_11_25.sp4_h_l_38 <X> T_11_25.sp4_v_b_9
 (36 13)  (582 413)  (582 413)  LC_6 Logic Functioning bit
 (38 13)  (584 413)  (584 413)  LC_6 Logic Functioning bit
 (47 13)  (593 413)  (593 413)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (21 14)  (567 414)  (567 414)  routing T_11_25.sp4_v_t_26 <X> T_11_25.lc_trk_g3_7
 (22 14)  (568 414)  (568 414)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (569 414)  (569 414)  routing T_11_25.sp4_v_t_26 <X> T_11_25.lc_trk_g3_7
 (31 14)  (577 414)  (577 414)  routing T_11_25.lc_trk_g1_5 <X> T_11_25.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 414)  (578 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (580 414)  (580 414)  routing T_11_25.lc_trk_g1_5 <X> T_11_25.wire_logic_cluster/lc_7/in_3
 (36 14)  (582 414)  (582 414)  LC_7 Logic Functioning bit
 (38 14)  (584 414)  (584 414)  LC_7 Logic Functioning bit
 (7 15)  (553 415)  (553 415)  Column buffer control bit: LH_colbuf_cntl_6

 (21 15)  (567 415)  (567 415)  routing T_11_25.sp4_v_t_26 <X> T_11_25.lc_trk_g3_7
 (28 15)  (574 415)  (574 415)  routing T_11_25.lc_trk_g2_1 <X> T_11_25.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 415)  (575 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (37 15)  (583 415)  (583 415)  LC_7 Logic Functioning bit
 (39 15)  (585 415)  (585 415)  LC_7 Logic Functioning bit
 (51 15)  (597 415)  (597 415)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_12_25

 (6 0)  (606 400)  (606 400)  routing T_12_25.sp4_h_r_7 <X> T_12_25.sp4_v_b_0
 (11 0)  (611 400)  (611 400)  routing T_12_25.sp4_h_l_45 <X> T_12_25.sp4_v_b_2
 (13 0)  (613 400)  (613 400)  routing T_12_25.sp4_h_l_45 <X> T_12_25.sp4_v_b_2
 (12 1)  (612 401)  (612 401)  routing T_12_25.sp4_h_l_45 <X> T_12_25.sp4_v_b_2
 (14 1)  (614 401)  (614 401)  routing T_12_25.top_op_0 <X> T_12_25.lc_trk_g0_0
 (15 1)  (615 401)  (615 401)  routing T_12_25.top_op_0 <X> T_12_25.lc_trk_g0_0
 (17 1)  (617 401)  (617 401)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (31 2)  (631 402)  (631 402)  routing T_12_25.lc_trk_g2_4 <X> T_12_25.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 402)  (632 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 402)  (633 402)  routing T_12_25.lc_trk_g2_4 <X> T_12_25.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 402)  (636 402)  LC_1 Logic Functioning bit
 (38 2)  (638 402)  (638 402)  LC_1 Logic Functioning bit
 (47 2)  (647 402)  (647 402)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (26 3)  (626 403)  (626 403)  routing T_12_25.lc_trk_g2_3 <X> T_12_25.wire_logic_cluster/lc_1/in_0
 (28 3)  (628 403)  (628 403)  routing T_12_25.lc_trk_g2_3 <X> T_12_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 403)  (629 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (37 3)  (637 403)  (637 403)  LC_1 Logic Functioning bit
 (39 3)  (639 403)  (639 403)  LC_1 Logic Functioning bit
 (29 6)  (629 406)  (629 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (631 406)  (631 406)  routing T_12_25.lc_trk_g2_4 <X> T_12_25.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 406)  (632 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 406)  (633 406)  routing T_12_25.lc_trk_g2_4 <X> T_12_25.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 406)  (636 406)  LC_3 Logic Functioning bit
 (38 6)  (638 406)  (638 406)  LC_3 Logic Functioning bit
 (36 7)  (636 407)  (636 407)  LC_3 Logic Functioning bit
 (38 7)  (638 407)  (638 407)  LC_3 Logic Functioning bit
 (48 7)  (648 407)  (648 407)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (2 8)  (602 408)  (602 408)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (22 8)  (622 408)  (622 408)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (21 9)  (621 409)  (621 409)  routing T_12_25.sp4_r_v_b_35 <X> T_12_25.lc_trk_g2_3
 (14 10)  (614 410)  (614 410)  routing T_12_25.sp4_h_r_44 <X> T_12_25.lc_trk_g2_4
 (17 10)  (617 410)  (617 410)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (7 11)  (607 411)  (607 411)  Column buffer control bit: LH_colbuf_cntl_2

 (14 11)  (614 411)  (614 411)  routing T_12_25.sp4_h_r_44 <X> T_12_25.lc_trk_g2_4
 (15 11)  (615 411)  (615 411)  routing T_12_25.sp4_h_r_44 <X> T_12_25.lc_trk_g2_4
 (16 11)  (616 411)  (616 411)  routing T_12_25.sp4_h_r_44 <X> T_12_25.lc_trk_g2_4
 (17 11)  (617 411)  (617 411)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (26 12)  (626 412)  (626 412)  routing T_12_25.lc_trk_g2_4 <X> T_12_25.wire_logic_cluster/lc_6/in_0
 (31 12)  (631 412)  (631 412)  routing T_12_25.lc_trk_g3_4 <X> T_12_25.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 412)  (632 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 412)  (633 412)  routing T_12_25.lc_trk_g3_4 <X> T_12_25.wire_logic_cluster/lc_6/in_3
 (34 12)  (634 412)  (634 412)  routing T_12_25.lc_trk_g3_4 <X> T_12_25.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 412)  (636 412)  LC_6 Logic Functioning bit
 (38 12)  (638 412)  (638 412)  LC_6 Logic Functioning bit
 (51 12)  (651 412)  (651 412)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (10 13)  (610 413)  (610 413)  routing T_12_25.sp4_h_r_5 <X> T_12_25.sp4_v_b_10
 (11 13)  (611 413)  (611 413)  routing T_12_25.sp4_h_l_46 <X> T_12_25.sp4_h_r_11
 (28 13)  (628 413)  (628 413)  routing T_12_25.lc_trk_g2_4 <X> T_12_25.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 413)  (629 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (37 13)  (637 413)  (637 413)  LC_6 Logic Functioning bit
 (39 13)  (639 413)  (639 413)  LC_6 Logic Functioning bit
 (14 14)  (614 414)  (614 414)  routing T_12_25.rgt_op_4 <X> T_12_25.lc_trk_g3_4
 (26 14)  (626 414)  (626 414)  routing T_12_25.lc_trk_g2_5 <X> T_12_25.wire_logic_cluster/lc_7/in_0
 (31 14)  (631 414)  (631 414)  routing T_12_25.lc_trk_g2_4 <X> T_12_25.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 414)  (632 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 414)  (633 414)  routing T_12_25.lc_trk_g2_4 <X> T_12_25.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 414)  (636 414)  LC_7 Logic Functioning bit
 (38 14)  (638 414)  (638 414)  LC_7 Logic Functioning bit
 (48 14)  (648 414)  (648 414)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (7 15)  (607 415)  (607 415)  Column buffer control bit: LH_colbuf_cntl_6

 (15 15)  (615 415)  (615 415)  routing T_12_25.rgt_op_4 <X> T_12_25.lc_trk_g3_4
 (17 15)  (617 415)  (617 415)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (28 15)  (628 415)  (628 415)  routing T_12_25.lc_trk_g2_5 <X> T_12_25.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 415)  (629 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (37 15)  (637 415)  (637 415)  LC_7 Logic Functioning bit
 (39 15)  (639 415)  (639 415)  LC_7 Logic Functioning bit


LogicTile_13_25

 (25 0)  (679 400)  (679 400)  routing T_13_25.sp4_h_r_10 <X> T_13_25.lc_trk_g0_2
 (22 1)  (676 401)  (676 401)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (677 401)  (677 401)  routing T_13_25.sp4_h_r_10 <X> T_13_25.lc_trk_g0_2
 (24 1)  (678 401)  (678 401)  routing T_13_25.sp4_h_r_10 <X> T_13_25.lc_trk_g0_2
 (0 2)  (654 402)  (654 402)  routing T_13_25.glb_netwk_6 <X> T_13_25.wire_logic_cluster/lc_7/clk
 (1 2)  (655 402)  (655 402)  routing T_13_25.glb_netwk_6 <X> T_13_25.wire_logic_cluster/lc_7/clk
 (2 2)  (656 402)  (656 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 3)  (668 403)  (668 403)  routing T_13_25.sp12_h_r_20 <X> T_13_25.lc_trk_g0_4
 (16 3)  (670 403)  (670 403)  routing T_13_25.sp12_h_r_20 <X> T_13_25.lc_trk_g0_4
 (17 3)  (671 403)  (671 403)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (1 4)  (655 404)  (655 404)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (655 405)  (655 405)  routing T_13_25.lc_trk_g0_2 <X> T_13_25.wire_logic_cluster/lc_7/cen
 (4 8)  (658 408)  (658 408)  routing T_13_25.sp4_v_t_47 <X> T_13_25.sp4_v_b_6
 (6 8)  (660 408)  (660 408)  routing T_13_25.sp4_v_t_47 <X> T_13_25.sp4_v_b_6
 (31 8)  (685 408)  (685 408)  routing T_13_25.lc_trk_g3_4 <X> T_13_25.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 408)  (686 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 408)  (687 408)  routing T_13_25.lc_trk_g3_4 <X> T_13_25.wire_logic_cluster/lc_4/in_3
 (34 8)  (688 408)  (688 408)  routing T_13_25.lc_trk_g3_4 <X> T_13_25.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 408)  (690 408)  LC_4 Logic Functioning bit
 (37 8)  (691 408)  (691 408)  LC_4 Logic Functioning bit
 (38 8)  (692 408)  (692 408)  LC_4 Logic Functioning bit
 (39 8)  (693 408)  (693 408)  LC_4 Logic Functioning bit
 (45 8)  (699 408)  (699 408)  LC_4 Logic Functioning bit
 (36 9)  (690 409)  (690 409)  LC_4 Logic Functioning bit
 (37 9)  (691 409)  (691 409)  LC_4 Logic Functioning bit
 (38 9)  (692 409)  (692 409)  LC_4 Logic Functioning bit
 (39 9)  (693 409)  (693 409)  LC_4 Logic Functioning bit
 (4 11)  (658 411)  (658 411)  routing T_13_25.sp4_v_b_1 <X> T_13_25.sp4_h_l_43
 (7 11)  (661 411)  (661 411)  Column buffer control bit: LH_colbuf_cntl_2

 (13 11)  (667 411)  (667 411)  routing T_13_25.sp4_v_b_3 <X> T_13_25.sp4_h_l_45
 (8 13)  (662 413)  (662 413)  routing T_13_25.sp4_h_r_10 <X> T_13_25.sp4_v_b_10
 (1 14)  (655 414)  (655 414)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (5 14)  (659 414)  (659 414)  routing T_13_25.sp4_h_r_6 <X> T_13_25.sp4_h_l_44
 (10 14)  (664 414)  (664 414)  routing T_13_25.sp4_v_b_5 <X> T_13_25.sp4_h_l_47
 (12 14)  (666 414)  (666 414)  routing T_13_25.sp4_v_b_11 <X> T_13_25.sp4_h_l_46
 (31 14)  (685 414)  (685 414)  routing T_13_25.lc_trk_g0_4 <X> T_13_25.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 414)  (686 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (690 414)  (690 414)  LC_7 Logic Functioning bit
 (37 14)  (691 414)  (691 414)  LC_7 Logic Functioning bit
 (38 14)  (692 414)  (692 414)  LC_7 Logic Functioning bit
 (39 14)  (693 414)  (693 414)  LC_7 Logic Functioning bit
 (45 14)  (699 414)  (699 414)  LC_7 Logic Functioning bit
 (0 15)  (654 415)  (654 415)  routing T_13_25.glb_netwk_2 <X> T_13_25.wire_logic_cluster/lc_7/s_r
 (4 15)  (658 415)  (658 415)  routing T_13_25.sp4_h_r_6 <X> T_13_25.sp4_h_l_44
 (7 15)  (661 415)  (661 415)  Column buffer control bit: LH_colbuf_cntl_6

 (8 15)  (662 415)  (662 415)  routing T_13_25.sp4_h_r_10 <X> T_13_25.sp4_v_t_47
 (9 15)  (663 415)  (663 415)  routing T_13_25.sp4_h_r_10 <X> T_13_25.sp4_v_t_47
 (14 15)  (668 415)  (668 415)  routing T_13_25.sp12_v_b_20 <X> T_13_25.lc_trk_g3_4
 (16 15)  (670 415)  (670 415)  routing T_13_25.sp12_v_b_20 <X> T_13_25.lc_trk_g3_4
 (17 15)  (671 415)  (671 415)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4
 (36 15)  (690 415)  (690 415)  LC_7 Logic Functioning bit
 (37 15)  (691 415)  (691 415)  LC_7 Logic Functioning bit
 (38 15)  (692 415)  (692 415)  LC_7 Logic Functioning bit
 (39 15)  (693 415)  (693 415)  LC_7 Logic Functioning bit
 (46 15)  (700 415)  (700 415)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_14_25

 (25 0)  (733 400)  (733 400)  routing T_14_25.sp4_h_r_10 <X> T_14_25.lc_trk_g0_2
 (27 0)  (735 400)  (735 400)  routing T_14_25.lc_trk_g3_6 <X> T_14_25.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 400)  (736 400)  routing T_14_25.lc_trk_g3_6 <X> T_14_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 400)  (737 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 400)  (738 400)  routing T_14_25.lc_trk_g3_6 <X> T_14_25.wire_logic_cluster/lc_0/in_1
 (32 0)  (740 400)  (740 400)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (35 0)  (743 400)  (743 400)  routing T_14_25.lc_trk_g0_4 <X> T_14_25.input_2_0
 (36 0)  (744 400)  (744 400)  LC_0 Logic Functioning bit
 (39 0)  (747 400)  (747 400)  LC_0 Logic Functioning bit
 (41 0)  (749 400)  (749 400)  LC_0 Logic Functioning bit
 (42 0)  (750 400)  (750 400)  LC_0 Logic Functioning bit
 (44 0)  (752 400)  (752 400)  LC_0 Logic Functioning bit
 (9 1)  (717 401)  (717 401)  routing T_14_25.sp4_v_t_36 <X> T_14_25.sp4_v_b_1
 (22 1)  (730 401)  (730 401)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (731 401)  (731 401)  routing T_14_25.sp4_h_r_10 <X> T_14_25.lc_trk_g0_2
 (24 1)  (732 401)  (732 401)  routing T_14_25.sp4_h_r_10 <X> T_14_25.lc_trk_g0_2
 (30 1)  (738 401)  (738 401)  routing T_14_25.lc_trk_g3_6 <X> T_14_25.wire_logic_cluster/lc_0/in_1
 (32 1)  (740 401)  (740 401)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (36 1)  (744 401)  (744 401)  LC_0 Logic Functioning bit
 (39 1)  (747 401)  (747 401)  LC_0 Logic Functioning bit
 (41 1)  (749 401)  (749 401)  LC_0 Logic Functioning bit
 (42 1)  (750 401)  (750 401)  LC_0 Logic Functioning bit
 (49 1)  (757 401)  (757 401)  Carry_In_Mux bit 

 (29 2)  (737 402)  (737 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 402)  (740 402)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (35 2)  (743 402)  (743 402)  routing T_14_25.lc_trk_g1_4 <X> T_14_25.input_2_1
 (36 2)  (744 402)  (744 402)  LC_1 Logic Functioning bit
 (37 2)  (745 402)  (745 402)  LC_1 Logic Functioning bit
 (38 2)  (746 402)  (746 402)  LC_1 Logic Functioning bit
 (39 2)  (747 402)  (747 402)  LC_1 Logic Functioning bit
 (44 2)  (752 402)  (752 402)  LC_1 Logic Functioning bit
 (46 2)  (754 402)  (754 402)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (14 3)  (722 403)  (722 403)  routing T_14_25.sp12_h_r_20 <X> T_14_25.lc_trk_g0_4
 (16 3)  (724 403)  (724 403)  routing T_14_25.sp12_h_r_20 <X> T_14_25.lc_trk_g0_4
 (17 3)  (725 403)  (725 403)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (30 3)  (738 403)  (738 403)  routing T_14_25.lc_trk_g0_2 <X> T_14_25.wire_logic_cluster/lc_1/in_1
 (32 3)  (740 403)  (740 403)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (742 403)  (742 403)  routing T_14_25.lc_trk_g1_4 <X> T_14_25.input_2_1
 (36 3)  (744 403)  (744 403)  LC_1 Logic Functioning bit
 (37 3)  (745 403)  (745 403)  LC_1 Logic Functioning bit
 (38 3)  (746 403)  (746 403)  LC_1 Logic Functioning bit
 (39 3)  (747 403)  (747 403)  LC_1 Logic Functioning bit
 (27 4)  (735 404)  (735 404)  routing T_14_25.lc_trk_g3_2 <X> T_14_25.wire_logic_cluster/lc_2/in_1
 (28 4)  (736 404)  (736 404)  routing T_14_25.lc_trk_g3_2 <X> T_14_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 404)  (737 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 404)  (740 404)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (35 4)  (743 404)  (743 404)  routing T_14_25.lc_trk_g0_4 <X> T_14_25.input_2_2
 (36 4)  (744 404)  (744 404)  LC_2 Logic Functioning bit
 (39 4)  (747 404)  (747 404)  LC_2 Logic Functioning bit
 (41 4)  (749 404)  (749 404)  LC_2 Logic Functioning bit
 (42 4)  (750 404)  (750 404)  LC_2 Logic Functioning bit
 (44 4)  (752 404)  (752 404)  LC_2 Logic Functioning bit
 (4 5)  (712 405)  (712 405)  routing T_14_25.sp4_v_t_47 <X> T_14_25.sp4_h_r_3
 (30 5)  (738 405)  (738 405)  routing T_14_25.lc_trk_g3_2 <X> T_14_25.wire_logic_cluster/lc_2/in_1
 (32 5)  (740 405)  (740 405)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (36 5)  (744 405)  (744 405)  LC_2 Logic Functioning bit
 (39 5)  (747 405)  (747 405)  LC_2 Logic Functioning bit
 (41 5)  (749 405)  (749 405)  LC_2 Logic Functioning bit
 (42 5)  (750 405)  (750 405)  LC_2 Logic Functioning bit
 (46 5)  (754 405)  (754 405)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (11 6)  (719 406)  (719 406)  routing T_14_25.sp4_v_b_9 <X> T_14_25.sp4_v_t_40
 (13 6)  (721 406)  (721 406)  routing T_14_25.sp4_v_b_9 <X> T_14_25.sp4_v_t_40
 (27 6)  (735 406)  (735 406)  routing T_14_25.lc_trk_g3_1 <X> T_14_25.wire_logic_cluster/lc_3/in_1
 (28 6)  (736 406)  (736 406)  routing T_14_25.lc_trk_g3_1 <X> T_14_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 406)  (737 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 406)  (740 406)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (35 6)  (743 406)  (743 406)  routing T_14_25.lc_trk_g1_4 <X> T_14_25.input_2_3
 (36 6)  (744 406)  (744 406)  LC_3 Logic Functioning bit
 (37 6)  (745 406)  (745 406)  LC_3 Logic Functioning bit
 (38 6)  (746 406)  (746 406)  LC_3 Logic Functioning bit
 (39 6)  (747 406)  (747 406)  LC_3 Logic Functioning bit
 (44 6)  (752 406)  (752 406)  LC_3 Logic Functioning bit
 (14 7)  (722 407)  (722 407)  routing T_14_25.sp12_h_r_20 <X> T_14_25.lc_trk_g1_4
 (16 7)  (724 407)  (724 407)  routing T_14_25.sp12_h_r_20 <X> T_14_25.lc_trk_g1_4
 (17 7)  (725 407)  (725 407)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (19 7)  (727 407)  (727 407)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18
 (32 7)  (740 407)  (740 407)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (742 407)  (742 407)  routing T_14_25.lc_trk_g1_4 <X> T_14_25.input_2_3
 (36 7)  (744 407)  (744 407)  LC_3 Logic Functioning bit
 (37 7)  (745 407)  (745 407)  LC_3 Logic Functioning bit
 (38 7)  (746 407)  (746 407)  LC_3 Logic Functioning bit
 (39 7)  (747 407)  (747 407)  LC_3 Logic Functioning bit
 (21 8)  (729 408)  (729 408)  routing T_14_25.rgt_op_3 <X> T_14_25.lc_trk_g2_3
 (22 8)  (730 408)  (730 408)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (732 408)  (732 408)  routing T_14_25.rgt_op_3 <X> T_14_25.lc_trk_g2_3
 (28 8)  (736 408)  (736 408)  routing T_14_25.lc_trk_g2_3 <X> T_14_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 408)  (737 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (740 408)  (740 408)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (743 408)  (743 408)  routing T_14_25.lc_trk_g0_4 <X> T_14_25.input_2_4
 (36 8)  (744 408)  (744 408)  LC_4 Logic Functioning bit
 (37 8)  (745 408)  (745 408)  LC_4 Logic Functioning bit
 (38 8)  (746 408)  (746 408)  LC_4 Logic Functioning bit
 (39 8)  (747 408)  (747 408)  LC_4 Logic Functioning bit
 (44 8)  (752 408)  (752 408)  LC_4 Logic Functioning bit
 (12 9)  (720 409)  (720 409)  routing T_14_25.sp4_h_r_8 <X> T_14_25.sp4_v_b_8
 (30 9)  (738 409)  (738 409)  routing T_14_25.lc_trk_g2_3 <X> T_14_25.wire_logic_cluster/lc_4/in_1
 (32 9)  (740 409)  (740 409)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (744 409)  (744 409)  LC_4 Logic Functioning bit
 (37 9)  (745 409)  (745 409)  LC_4 Logic Functioning bit
 (38 9)  (746 409)  (746 409)  LC_4 Logic Functioning bit
 (39 9)  (747 409)  (747 409)  LC_4 Logic Functioning bit
 (14 10)  (722 410)  (722 410)  routing T_14_25.rgt_op_4 <X> T_14_25.lc_trk_g2_4
 (28 10)  (736 410)  (736 410)  routing T_14_25.lc_trk_g2_4 <X> T_14_25.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 410)  (737 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 410)  (738 410)  routing T_14_25.lc_trk_g2_4 <X> T_14_25.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 410)  (740 410)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (744 410)  (744 410)  LC_5 Logic Functioning bit
 (38 10)  (746 410)  (746 410)  LC_5 Logic Functioning bit
 (40 10)  (748 410)  (748 410)  LC_5 Logic Functioning bit
 (42 10)  (750 410)  (750 410)  LC_5 Logic Functioning bit
 (46 10)  (754 410)  (754 410)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (15 11)  (723 411)  (723 411)  routing T_14_25.rgt_op_4 <X> T_14_25.lc_trk_g2_4
 (17 11)  (725 411)  (725 411)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (36 11)  (744 411)  (744 411)  LC_5 Logic Functioning bit
 (38 11)  (746 411)  (746 411)  LC_5 Logic Functioning bit
 (40 11)  (748 411)  (748 411)  LC_5 Logic Functioning bit
 (42 11)  (750 411)  (750 411)  LC_5 Logic Functioning bit
 (3 12)  (711 412)  (711 412)  routing T_14_25.sp12_v_b_1 <X> T_14_25.sp12_h_r_1
 (15 12)  (723 412)  (723 412)  routing T_14_25.rgt_op_1 <X> T_14_25.lc_trk_g3_1
 (17 12)  (725 412)  (725 412)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (726 412)  (726 412)  routing T_14_25.rgt_op_1 <X> T_14_25.lc_trk_g3_1
 (25 12)  (733 412)  (733 412)  routing T_14_25.rgt_op_2 <X> T_14_25.lc_trk_g3_2
 (3 13)  (711 413)  (711 413)  routing T_14_25.sp12_v_b_1 <X> T_14_25.sp12_h_r_1
 (7 13)  (715 413)  (715 413)  Column buffer control bit: LH_colbuf_cntl_4

 (22 13)  (730 413)  (730 413)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (732 413)  (732 413)  routing T_14_25.rgt_op_2 <X> T_14_25.lc_trk_g3_2
 (25 14)  (733 414)  (733 414)  routing T_14_25.rgt_op_6 <X> T_14_25.lc_trk_g3_6
 (3 15)  (711 415)  (711 415)  routing T_14_25.sp12_h_l_22 <X> T_14_25.sp12_v_t_22
 (7 15)  (715 415)  (715 415)  Column buffer control bit: LH_colbuf_cntl_6

 (22 15)  (730 415)  (730 415)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (732 415)  (732 415)  routing T_14_25.rgt_op_6 <X> T_14_25.lc_trk_g3_6


LogicTile_15_25

 (3 0)  (765 400)  (765 400)  routing T_15_25.sp12_h_r_0 <X> T_15_25.sp12_v_b_0
 (14 0)  (776 400)  (776 400)  routing T_15_25.lft_op_0 <X> T_15_25.lc_trk_g0_0
 (21 0)  (783 400)  (783 400)  routing T_15_25.wire_logic_cluster/lc_3/out <X> T_15_25.lc_trk_g0_3
 (22 0)  (784 400)  (784 400)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (787 400)  (787 400)  routing T_15_25.wire_logic_cluster/lc_2/out <X> T_15_25.lc_trk_g0_2
 (3 1)  (765 401)  (765 401)  routing T_15_25.sp12_h_r_0 <X> T_15_25.sp12_v_b_0
 (15 1)  (777 401)  (777 401)  routing T_15_25.lft_op_0 <X> T_15_25.lc_trk_g0_0
 (17 1)  (779 401)  (779 401)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (22 1)  (784 401)  (784 401)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (0 2)  (762 402)  (762 402)  routing T_15_25.glb_netwk_6 <X> T_15_25.wire_logic_cluster/lc_7/clk
 (1 2)  (763 402)  (763 402)  routing T_15_25.glb_netwk_6 <X> T_15_25.wire_logic_cluster/lc_7/clk
 (2 2)  (764 402)  (764 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 2)  (765 402)  (765 402)  routing T_15_25.sp12_h_r_0 <X> T_15_25.sp12_h_l_23
 (14 2)  (776 402)  (776 402)  routing T_15_25.lft_op_4 <X> T_15_25.lc_trk_g0_4
 (15 2)  (777 402)  (777 402)  routing T_15_25.sp4_h_r_5 <X> T_15_25.lc_trk_g0_5
 (16 2)  (778 402)  (778 402)  routing T_15_25.sp4_h_r_5 <X> T_15_25.lc_trk_g0_5
 (17 2)  (779 402)  (779 402)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (22 2)  (784 402)  (784 402)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (26 2)  (788 402)  (788 402)  routing T_15_25.lc_trk_g0_5 <X> T_15_25.wire_logic_cluster/lc_1/in_0
 (27 2)  (789 402)  (789 402)  routing T_15_25.lc_trk_g1_3 <X> T_15_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 402)  (791 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 402)  (794 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 402)  (795 402)  routing T_15_25.lc_trk_g3_1 <X> T_15_25.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 402)  (796 402)  routing T_15_25.lc_trk_g3_1 <X> T_15_25.wire_logic_cluster/lc_1/in_3
 (40 2)  (802 402)  (802 402)  LC_1 Logic Functioning bit
 (42 2)  (804 402)  (804 402)  LC_1 Logic Functioning bit
 (45 2)  (807 402)  (807 402)  LC_1 Logic Functioning bit
 (3 3)  (765 403)  (765 403)  routing T_15_25.sp12_h_r_0 <X> T_15_25.sp12_h_l_23
 (15 3)  (777 403)  (777 403)  routing T_15_25.lft_op_4 <X> T_15_25.lc_trk_g0_4
 (17 3)  (779 403)  (779 403)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (18 3)  (780 403)  (780 403)  routing T_15_25.sp4_h_r_5 <X> T_15_25.lc_trk_g0_5
 (22 3)  (784 403)  (784 403)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (786 403)  (786 403)  routing T_15_25.bot_op_6 <X> T_15_25.lc_trk_g0_6
 (29 3)  (791 403)  (791 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 403)  (792 403)  routing T_15_25.lc_trk_g1_3 <X> T_15_25.wire_logic_cluster/lc_1/in_1
 (36 3)  (798 403)  (798 403)  LC_1 Logic Functioning bit
 (38 3)  (800 403)  (800 403)  LC_1 Logic Functioning bit
 (0 4)  (762 404)  (762 404)  routing T_15_25.lc_trk_g3_3 <X> T_15_25.wire_logic_cluster/lc_7/cen
 (1 4)  (763 404)  (763 404)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (15 4)  (777 404)  (777 404)  routing T_15_25.sp4_h_l_4 <X> T_15_25.lc_trk_g1_1
 (16 4)  (778 404)  (778 404)  routing T_15_25.sp4_h_l_4 <X> T_15_25.lc_trk_g1_1
 (17 4)  (779 404)  (779 404)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (780 404)  (780 404)  routing T_15_25.sp4_h_l_4 <X> T_15_25.lc_trk_g1_1
 (21 4)  (783 404)  (783 404)  routing T_15_25.lft_op_3 <X> T_15_25.lc_trk_g1_3
 (22 4)  (784 404)  (784 404)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (786 404)  (786 404)  routing T_15_25.lft_op_3 <X> T_15_25.lc_trk_g1_3
 (29 4)  (791 404)  (791 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 404)  (792 404)  routing T_15_25.lc_trk_g0_5 <X> T_15_25.wire_logic_cluster/lc_2/in_1
 (32 4)  (794 404)  (794 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (796 404)  (796 404)  routing T_15_25.lc_trk_g1_2 <X> T_15_25.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 404)  (798 404)  LC_2 Logic Functioning bit
 (45 4)  (807 404)  (807 404)  LC_2 Logic Functioning bit
 (0 5)  (762 405)  (762 405)  routing T_15_25.lc_trk_g3_3 <X> T_15_25.wire_logic_cluster/lc_7/cen
 (1 5)  (763 405)  (763 405)  routing T_15_25.lc_trk_g3_3 <X> T_15_25.wire_logic_cluster/lc_7/cen
 (18 5)  (780 405)  (780 405)  routing T_15_25.sp4_h_l_4 <X> T_15_25.lc_trk_g1_1
 (22 5)  (784 405)  (784 405)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (785 405)  (785 405)  routing T_15_25.sp12_h_r_10 <X> T_15_25.lc_trk_g1_2
 (27 5)  (789 405)  (789 405)  routing T_15_25.lc_trk_g1_1 <X> T_15_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 405)  (791 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (793 405)  (793 405)  routing T_15_25.lc_trk_g1_2 <X> T_15_25.wire_logic_cluster/lc_2/in_3
 (32 5)  (794 405)  (794 405)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (795 405)  (795 405)  routing T_15_25.lc_trk_g2_0 <X> T_15_25.input_2_2
 (36 5)  (798 405)  (798 405)  LC_2 Logic Functioning bit
 (37 5)  (799 405)  (799 405)  LC_2 Logic Functioning bit
 (39 5)  (801 405)  (801 405)  LC_2 Logic Functioning bit
 (40 5)  (802 405)  (802 405)  LC_2 Logic Functioning bit
 (42 5)  (804 405)  (804 405)  LC_2 Logic Functioning bit
 (15 6)  (777 406)  (777 406)  routing T_15_25.bot_op_5 <X> T_15_25.lc_trk_g1_5
 (17 6)  (779 406)  (779 406)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (19 6)  (781 406)  (781 406)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (21 6)  (783 406)  (783 406)  routing T_15_25.sp12_h_l_4 <X> T_15_25.lc_trk_g1_7
 (22 6)  (784 406)  (784 406)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (786 406)  (786 406)  routing T_15_25.sp12_h_l_4 <X> T_15_25.lc_trk_g1_7
 (25 6)  (787 406)  (787 406)  routing T_15_25.wire_logic_cluster/lc_6/out <X> T_15_25.lc_trk_g1_6
 (26 6)  (788 406)  (788 406)  routing T_15_25.lc_trk_g0_5 <X> T_15_25.wire_logic_cluster/lc_3/in_0
 (31 6)  (793 406)  (793 406)  routing T_15_25.lc_trk_g0_4 <X> T_15_25.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 406)  (794 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (37 6)  (799 406)  (799 406)  LC_3 Logic Functioning bit
 (40 6)  (802 406)  (802 406)  LC_3 Logic Functioning bit
 (45 6)  (807 406)  (807 406)  LC_3 Logic Functioning bit
 (21 7)  (783 407)  (783 407)  routing T_15_25.sp12_h_l_4 <X> T_15_25.lc_trk_g1_7
 (22 7)  (784 407)  (784 407)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (29 7)  (791 407)  (791 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (32 7)  (794 407)  (794 407)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (797 407)  (797 407)  routing T_15_25.lc_trk_g0_3 <X> T_15_25.input_2_3
 (36 7)  (798 407)  (798 407)  LC_3 Logic Functioning bit
 (41 7)  (803 407)  (803 407)  LC_3 Logic Functioning bit
 (15 8)  (777 408)  (777 408)  routing T_15_25.rgt_op_1 <X> T_15_25.lc_trk_g2_1
 (17 8)  (779 408)  (779 408)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (780 408)  (780 408)  routing T_15_25.rgt_op_1 <X> T_15_25.lc_trk_g2_1
 (26 8)  (788 408)  (788 408)  routing T_15_25.lc_trk_g3_7 <X> T_15_25.wire_logic_cluster/lc_4/in_0
 (29 8)  (791 408)  (791 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 408)  (792 408)  routing T_15_25.lc_trk_g0_5 <X> T_15_25.wire_logic_cluster/lc_4/in_1
 (31 8)  (793 408)  (793 408)  routing T_15_25.lc_trk_g0_7 <X> T_15_25.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 408)  (794 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (35 8)  (797 408)  (797 408)  routing T_15_25.lc_trk_g2_6 <X> T_15_25.input_2_4
 (43 8)  (805 408)  (805 408)  LC_4 Logic Functioning bit
 (45 8)  (807 408)  (807 408)  LC_4 Logic Functioning bit
 (15 9)  (777 409)  (777 409)  routing T_15_25.sp4_v_t_29 <X> T_15_25.lc_trk_g2_0
 (16 9)  (778 409)  (778 409)  routing T_15_25.sp4_v_t_29 <X> T_15_25.lc_trk_g2_0
 (17 9)  (779 409)  (779 409)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (26 9)  (788 409)  (788 409)  routing T_15_25.lc_trk_g3_7 <X> T_15_25.wire_logic_cluster/lc_4/in_0
 (27 9)  (789 409)  (789 409)  routing T_15_25.lc_trk_g3_7 <X> T_15_25.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 409)  (790 409)  routing T_15_25.lc_trk_g3_7 <X> T_15_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 409)  (791 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (793 409)  (793 409)  routing T_15_25.lc_trk_g0_7 <X> T_15_25.wire_logic_cluster/lc_4/in_3
 (32 9)  (794 409)  (794 409)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (795 409)  (795 409)  routing T_15_25.lc_trk_g2_6 <X> T_15_25.input_2_4
 (35 9)  (797 409)  (797 409)  routing T_15_25.lc_trk_g2_6 <X> T_15_25.input_2_4
 (37 9)  (799 409)  (799 409)  LC_4 Logic Functioning bit
 (39 9)  (801 409)  (801 409)  LC_4 Logic Functioning bit
 (40 9)  (802 409)  (802 409)  LC_4 Logic Functioning bit
 (42 9)  (804 409)  (804 409)  LC_4 Logic Functioning bit
 (43 9)  (805 409)  (805 409)  LC_4 Logic Functioning bit
 (4 10)  (766 410)  (766 410)  routing T_15_25.sp4_h_r_0 <X> T_15_25.sp4_v_t_43
 (6 10)  (768 410)  (768 410)  routing T_15_25.sp4_h_r_0 <X> T_15_25.sp4_v_t_43
 (25 10)  (787 410)  (787 410)  routing T_15_25.sp12_v_b_6 <X> T_15_25.lc_trk_g2_6
 (27 10)  (789 410)  (789 410)  routing T_15_25.lc_trk_g3_1 <X> T_15_25.wire_logic_cluster/lc_5/in_1
 (28 10)  (790 410)  (790 410)  routing T_15_25.lc_trk_g3_1 <X> T_15_25.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 410)  (791 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (794 410)  (794 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (35 10)  (797 410)  (797 410)  routing T_15_25.lc_trk_g3_4 <X> T_15_25.input_2_5
 (40 10)  (802 410)  (802 410)  LC_5 Logic Functioning bit
 (51 10)  (813 410)  (813 410)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (5 11)  (767 411)  (767 411)  routing T_15_25.sp4_h_r_0 <X> T_15_25.sp4_v_t_43
 (7 11)  (769 411)  (769 411)  Column buffer control bit: LH_colbuf_cntl_2

 (22 11)  (784 411)  (784 411)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_6 lc_trk_g2_6
 (24 11)  (786 411)  (786 411)  routing T_15_25.sp12_v_b_6 <X> T_15_25.lc_trk_g2_6
 (25 11)  (787 411)  (787 411)  routing T_15_25.sp12_v_b_6 <X> T_15_25.lc_trk_g2_6
 (26 11)  (788 411)  (788 411)  routing T_15_25.lc_trk_g0_3 <X> T_15_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 411)  (791 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (793 411)  (793 411)  routing T_15_25.lc_trk_g0_2 <X> T_15_25.wire_logic_cluster/lc_5/in_3
 (32 11)  (794 411)  (794 411)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (795 411)  (795 411)  routing T_15_25.lc_trk_g3_4 <X> T_15_25.input_2_5
 (34 11)  (796 411)  (796 411)  routing T_15_25.lc_trk_g3_4 <X> T_15_25.input_2_5
 (0 12)  (762 412)  (762 412)  routing T_15_25.glb_netwk_2 <X> T_15_25.glb2local_3
 (1 12)  (763 412)  (763 412)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_2 glb2local_3
 (4 12)  (766 412)  (766 412)  routing T_15_25.sp4_h_l_44 <X> T_15_25.sp4_v_b_9
 (17 12)  (779 412)  (779 412)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (780 412)  (780 412)  routing T_15_25.wire_logic_cluster/lc_1/out <X> T_15_25.lc_trk_g3_1
 (22 12)  (784 412)  (784 412)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (29 12)  (791 412)  (791 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 412)  (792 412)  routing T_15_25.lc_trk_g0_5 <X> T_15_25.wire_logic_cluster/lc_6/in_1
 (31 12)  (793 412)  (793 412)  routing T_15_25.lc_trk_g0_7 <X> T_15_25.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 412)  (794 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (35 12)  (797 412)  (797 412)  routing T_15_25.lc_trk_g1_7 <X> T_15_25.input_2_6
 (43 12)  (805 412)  (805 412)  LC_6 Logic Functioning bit
 (45 12)  (807 412)  (807 412)  LC_6 Logic Functioning bit
 (5 13)  (767 413)  (767 413)  routing T_15_25.sp4_h_l_44 <X> T_15_25.sp4_v_b_9
 (21 13)  (783 413)  (783 413)  routing T_15_25.sp4_r_v_b_43 <X> T_15_25.lc_trk_g3_3
 (29 13)  (791 413)  (791 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (793 413)  (793 413)  routing T_15_25.lc_trk_g0_7 <X> T_15_25.wire_logic_cluster/lc_6/in_3
 (32 13)  (794 413)  (794 413)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (796 413)  (796 413)  routing T_15_25.lc_trk_g1_7 <X> T_15_25.input_2_6
 (35 13)  (797 413)  (797 413)  routing T_15_25.lc_trk_g1_7 <X> T_15_25.input_2_6
 (37 13)  (799 413)  (799 413)  LC_6 Logic Functioning bit
 (39 13)  (801 413)  (801 413)  LC_6 Logic Functioning bit
 (40 13)  (802 413)  (802 413)  LC_6 Logic Functioning bit
 (42 13)  (804 413)  (804 413)  LC_6 Logic Functioning bit
 (43 13)  (805 413)  (805 413)  LC_6 Logic Functioning bit
 (14 14)  (776 414)  (776 414)  routing T_15_25.wire_logic_cluster/lc_4/out <X> T_15_25.lc_trk_g3_4
 (21 14)  (783 414)  (783 414)  routing T_15_25.sp4_h_r_39 <X> T_15_25.lc_trk_g3_7
 (22 14)  (784 414)  (784 414)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (785 414)  (785 414)  routing T_15_25.sp4_h_r_39 <X> T_15_25.lc_trk_g3_7
 (24 14)  (786 414)  (786 414)  routing T_15_25.sp4_h_r_39 <X> T_15_25.lc_trk_g3_7
 (26 14)  (788 414)  (788 414)  routing T_15_25.lc_trk_g1_6 <X> T_15_25.wire_logic_cluster/lc_7/in_0
 (29 14)  (791 414)  (791 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 414)  (792 414)  routing T_15_25.lc_trk_g0_6 <X> T_15_25.wire_logic_cluster/lc_7/in_1
 (31 14)  (793 414)  (793 414)  routing T_15_25.lc_trk_g1_5 <X> T_15_25.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 414)  (794 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (796 414)  (796 414)  routing T_15_25.lc_trk_g1_5 <X> T_15_25.wire_logic_cluster/lc_7/in_3
 (40 14)  (802 414)  (802 414)  LC_7 Logic Functioning bit
 (7 15)  (769 415)  (769 415)  Column buffer control bit: LH_colbuf_cntl_6

 (17 15)  (779 415)  (779 415)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (26 15)  (788 415)  (788 415)  routing T_15_25.lc_trk_g1_6 <X> T_15_25.wire_logic_cluster/lc_7/in_0
 (27 15)  (789 415)  (789 415)  routing T_15_25.lc_trk_g1_6 <X> T_15_25.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 415)  (791 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 415)  (792 415)  routing T_15_25.lc_trk_g0_6 <X> T_15_25.wire_logic_cluster/lc_7/in_1
 (32 15)  (794 415)  (794 415)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (795 415)  (795 415)  routing T_15_25.lc_trk_g2_1 <X> T_15_25.input_2_7


LogicTile_16_25

 (26 0)  (842 400)  (842 400)  routing T_16_25.lc_trk_g2_6 <X> T_16_25.wire_logic_cluster/lc_0/in_0
 (27 0)  (843 400)  (843 400)  routing T_16_25.lc_trk_g3_0 <X> T_16_25.wire_logic_cluster/lc_0/in_1
 (28 0)  (844 400)  (844 400)  routing T_16_25.lc_trk_g3_0 <X> T_16_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 400)  (845 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 400)  (848 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (850 400)  (850 400)  routing T_16_25.lc_trk_g1_0 <X> T_16_25.wire_logic_cluster/lc_0/in_3
 (40 0)  (856 400)  (856 400)  LC_0 Logic Functioning bit
 (41 0)  (857 400)  (857 400)  LC_0 Logic Functioning bit
 (42 0)  (858 400)  (858 400)  LC_0 Logic Functioning bit
 (43 0)  (859 400)  (859 400)  LC_0 Logic Functioning bit
 (45 0)  (861 400)  (861 400)  LC_0 Logic Functioning bit
 (26 1)  (842 401)  (842 401)  routing T_16_25.lc_trk_g2_6 <X> T_16_25.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 401)  (844 401)  routing T_16_25.lc_trk_g2_6 <X> T_16_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 401)  (845 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (47 1)  (863 401)  (863 401)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (816 402)  (816 402)  routing T_16_25.glb_netwk_6 <X> T_16_25.wire_logic_cluster/lc_7/clk
 (1 2)  (817 402)  (817 402)  routing T_16_25.glb_netwk_6 <X> T_16_25.wire_logic_cluster/lc_7/clk
 (2 2)  (818 402)  (818 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (28 2)  (844 402)  (844 402)  routing T_16_25.lc_trk_g2_2 <X> T_16_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 402)  (845 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (848 402)  (848 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 402)  (849 402)  routing T_16_25.lc_trk_g3_1 <X> T_16_25.wire_logic_cluster/lc_1/in_3
 (34 2)  (850 402)  (850 402)  routing T_16_25.lc_trk_g3_1 <X> T_16_25.wire_logic_cluster/lc_1/in_3
 (40 2)  (856 402)  (856 402)  LC_1 Logic Functioning bit
 (42 2)  (858 402)  (858 402)  LC_1 Logic Functioning bit
 (45 2)  (861 402)  (861 402)  LC_1 Logic Functioning bit
 (22 3)  (838 403)  (838 403)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (839 403)  (839 403)  routing T_16_25.sp4_h_r_6 <X> T_16_25.lc_trk_g0_6
 (24 3)  (840 403)  (840 403)  routing T_16_25.sp4_h_r_6 <X> T_16_25.lc_trk_g0_6
 (25 3)  (841 403)  (841 403)  routing T_16_25.sp4_h_r_6 <X> T_16_25.lc_trk_g0_6
 (27 3)  (843 403)  (843 403)  routing T_16_25.lc_trk_g1_0 <X> T_16_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 403)  (845 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (846 403)  (846 403)  routing T_16_25.lc_trk_g2_2 <X> T_16_25.wire_logic_cluster/lc_1/in_1
 (36 3)  (852 403)  (852 403)  LC_1 Logic Functioning bit
 (38 3)  (854 403)  (854 403)  LC_1 Logic Functioning bit
 (47 3)  (863 403)  (863 403)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (0 4)  (816 404)  (816 404)  routing T_16_25.lc_trk_g3_3 <X> T_16_25.wire_logic_cluster/lc_7/cen
 (1 4)  (817 404)  (817 404)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (14 4)  (830 404)  (830 404)  routing T_16_25.sp4_h_l_5 <X> T_16_25.lc_trk_g1_0
 (0 5)  (816 405)  (816 405)  routing T_16_25.lc_trk_g3_3 <X> T_16_25.wire_logic_cluster/lc_7/cen
 (1 5)  (817 405)  (817 405)  routing T_16_25.lc_trk_g3_3 <X> T_16_25.wire_logic_cluster/lc_7/cen
 (3 5)  (819 405)  (819 405)  routing T_16_25.sp12_h_l_23 <X> T_16_25.sp12_h_r_0
 (14 5)  (830 405)  (830 405)  routing T_16_25.sp4_h_l_5 <X> T_16_25.lc_trk_g1_0
 (15 5)  (831 405)  (831 405)  routing T_16_25.sp4_h_l_5 <X> T_16_25.lc_trk_g1_0
 (16 5)  (832 405)  (832 405)  routing T_16_25.sp4_h_l_5 <X> T_16_25.lc_trk_g1_0
 (17 5)  (833 405)  (833 405)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (12 6)  (828 406)  (828 406)  routing T_16_25.sp4_v_t_40 <X> T_16_25.sp4_h_l_40
 (11 7)  (827 407)  (827 407)  routing T_16_25.sp4_v_t_40 <X> T_16_25.sp4_h_l_40
 (5 8)  (821 408)  (821 408)  routing T_16_25.sp4_h_l_38 <X> T_16_25.sp4_h_r_6
 (21 8)  (837 408)  (837 408)  routing T_16_25.sp4_h_r_43 <X> T_16_25.lc_trk_g2_3
 (22 8)  (838 408)  (838 408)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (839 408)  (839 408)  routing T_16_25.sp4_h_r_43 <X> T_16_25.lc_trk_g2_3
 (24 8)  (840 408)  (840 408)  routing T_16_25.sp4_h_r_43 <X> T_16_25.lc_trk_g2_3
 (25 8)  (841 408)  (841 408)  routing T_16_25.sp4_h_r_42 <X> T_16_25.lc_trk_g2_2
 (4 9)  (820 409)  (820 409)  routing T_16_25.sp4_h_l_38 <X> T_16_25.sp4_h_r_6
 (21 9)  (837 409)  (837 409)  routing T_16_25.sp4_h_r_43 <X> T_16_25.lc_trk_g2_3
 (22 9)  (838 409)  (838 409)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (839 409)  (839 409)  routing T_16_25.sp4_h_r_42 <X> T_16_25.lc_trk_g2_2
 (24 9)  (840 409)  (840 409)  routing T_16_25.sp4_h_r_42 <X> T_16_25.lc_trk_g2_2
 (25 9)  (841 409)  (841 409)  routing T_16_25.sp4_h_r_42 <X> T_16_25.lc_trk_g2_2
 (9 10)  (825 410)  (825 410)  routing T_16_25.sp4_h_r_4 <X> T_16_25.sp4_h_l_42
 (10 10)  (826 410)  (826 410)  routing T_16_25.sp4_h_r_4 <X> T_16_25.sp4_h_l_42
 (31 10)  (847 410)  (847 410)  routing T_16_25.lc_trk_g0_6 <X> T_16_25.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 410)  (848 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (852 410)  (852 410)  LC_5 Logic Functioning bit
 (38 10)  (854 410)  (854 410)  LC_5 Logic Functioning bit
 (51 10)  (867 410)  (867 410)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (7 11)  (823 411)  (823 411)  Column buffer control bit: LH_colbuf_cntl_2

 (22 11)  (838 411)  (838 411)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (841 411)  (841 411)  routing T_16_25.sp4_r_v_b_38 <X> T_16_25.lc_trk_g2_6
 (26 11)  (842 411)  (842 411)  routing T_16_25.lc_trk_g2_3 <X> T_16_25.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 411)  (844 411)  routing T_16_25.lc_trk_g2_3 <X> T_16_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 411)  (845 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (847 411)  (847 411)  routing T_16_25.lc_trk_g0_6 <X> T_16_25.wire_logic_cluster/lc_5/in_3
 (37 11)  (853 411)  (853 411)  LC_5 Logic Functioning bit
 (39 11)  (855 411)  (855 411)  LC_5 Logic Functioning bit
 (13 12)  (829 412)  (829 412)  routing T_16_25.sp4_h_l_46 <X> T_16_25.sp4_v_b_11
 (14 12)  (830 412)  (830 412)  routing T_16_25.wire_logic_cluster/lc_0/out <X> T_16_25.lc_trk_g3_0
 (17 12)  (833 412)  (833 412)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (834 412)  (834 412)  routing T_16_25.wire_logic_cluster/lc_1/out <X> T_16_25.lc_trk_g3_1
 (22 12)  (838 412)  (838 412)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (839 412)  (839 412)  routing T_16_25.sp4_v_t_30 <X> T_16_25.lc_trk_g3_3
 (24 12)  (840 412)  (840 412)  routing T_16_25.sp4_v_t_30 <X> T_16_25.lc_trk_g3_3
 (12 13)  (828 413)  (828 413)  routing T_16_25.sp4_h_l_46 <X> T_16_25.sp4_v_b_11
 (17 13)  (833 413)  (833 413)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (7 15)  (823 415)  (823 415)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_17_25

 (15 1)  (889 401)  (889 401)  routing T_17_25.bot_op_0 <X> T_17_25.lc_trk_g0_0
 (17 1)  (891 401)  (891 401)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (0 2)  (874 402)  (874 402)  routing T_17_25.glb_netwk_6 <X> T_17_25.wire_logic_cluster/lc_7/clk
 (1 2)  (875 402)  (875 402)  routing T_17_25.glb_netwk_6 <X> T_17_25.wire_logic_cluster/lc_7/clk
 (2 2)  (876 402)  (876 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (889 402)  (889 402)  routing T_17_25.top_op_5 <X> T_17_25.lc_trk_g0_5
 (17 2)  (891 402)  (891 402)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (14 3)  (888 403)  (888 403)  routing T_17_25.top_op_4 <X> T_17_25.lc_trk_g0_4
 (15 3)  (889 403)  (889 403)  routing T_17_25.top_op_4 <X> T_17_25.lc_trk_g0_4
 (17 3)  (891 403)  (891 403)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (18 3)  (892 403)  (892 403)  routing T_17_25.top_op_5 <X> T_17_25.lc_trk_g0_5
 (3 4)  (877 404)  (877 404)  routing T_17_25.sp12_v_t_23 <X> T_17_25.sp12_h_r_0
 (21 4)  (895 404)  (895 404)  routing T_17_25.wire_logic_cluster/lc_3/out <X> T_17_25.lc_trk_g1_3
 (22 4)  (896 404)  (896 404)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (15 6)  (889 406)  (889 406)  routing T_17_25.bot_op_5 <X> T_17_25.lc_trk_g1_5
 (17 6)  (891 406)  (891 406)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (25 6)  (899 406)  (899 406)  routing T_17_25.wire_logic_cluster/lc_6/out <X> T_17_25.lc_trk_g1_6
 (27 6)  (901 406)  (901 406)  routing T_17_25.lc_trk_g1_3 <X> T_17_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 406)  (903 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (905 406)  (905 406)  routing T_17_25.lc_trk_g1_5 <X> T_17_25.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 406)  (906 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (908 406)  (908 406)  routing T_17_25.lc_trk_g1_5 <X> T_17_25.wire_logic_cluster/lc_3/in_3
 (37 6)  (911 406)  (911 406)  LC_3 Logic Functioning bit
 (39 6)  (913 406)  (913 406)  LC_3 Logic Functioning bit
 (45 6)  (919 406)  (919 406)  LC_3 Logic Functioning bit
 (22 7)  (896 407)  (896 407)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (900 407)  (900 407)  routing T_17_25.lc_trk_g3_2 <X> T_17_25.wire_logic_cluster/lc_3/in_0
 (27 7)  (901 407)  (901 407)  routing T_17_25.lc_trk_g3_2 <X> T_17_25.wire_logic_cluster/lc_3/in_0
 (28 7)  (902 407)  (902 407)  routing T_17_25.lc_trk_g3_2 <X> T_17_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 407)  (903 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 407)  (904 407)  routing T_17_25.lc_trk_g1_3 <X> T_17_25.wire_logic_cluster/lc_3/in_1
 (41 7)  (915 407)  (915 407)  LC_3 Logic Functioning bit
 (43 7)  (917 407)  (917 407)  LC_3 Logic Functioning bit
 (48 7)  (922 407)  (922 407)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (53 7)  (927 407)  (927 407)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (26 8)  (900 408)  (900 408)  routing T_17_25.lc_trk_g2_4 <X> T_17_25.wire_logic_cluster/lc_4/in_0
 (27 8)  (901 408)  (901 408)  routing T_17_25.lc_trk_g3_2 <X> T_17_25.wire_logic_cluster/lc_4/in_1
 (28 8)  (902 408)  (902 408)  routing T_17_25.lc_trk_g3_2 <X> T_17_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 408)  (903 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (905 408)  (905 408)  routing T_17_25.lc_trk_g2_5 <X> T_17_25.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 408)  (906 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 408)  (907 408)  routing T_17_25.lc_trk_g2_5 <X> T_17_25.wire_logic_cluster/lc_4/in_3
 (37 8)  (911 408)  (911 408)  LC_4 Logic Functioning bit
 (39 8)  (913 408)  (913 408)  LC_4 Logic Functioning bit
 (45 8)  (919 408)  (919 408)  LC_4 Logic Functioning bit
 (46 8)  (920 408)  (920 408)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (48 8)  (922 408)  (922 408)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (28 9)  (902 409)  (902 409)  routing T_17_25.lc_trk_g2_4 <X> T_17_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 409)  (903 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 409)  (904 409)  routing T_17_25.lc_trk_g3_2 <X> T_17_25.wire_logic_cluster/lc_4/in_1
 (40 9)  (914 409)  (914 409)  LC_4 Logic Functioning bit
 (42 9)  (916 409)  (916 409)  LC_4 Logic Functioning bit
 (5 10)  (879 410)  (879 410)  routing T_17_25.sp4_v_t_37 <X> T_17_25.sp4_h_l_43
 (14 10)  (888 410)  (888 410)  routing T_17_25.wire_logic_cluster/lc_4/out <X> T_17_25.lc_trk_g2_4
 (17 10)  (891 410)  (891 410)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (892 410)  (892 410)  routing T_17_25.wire_logic_cluster/lc_5/out <X> T_17_25.lc_trk_g2_5
 (21 10)  (895 410)  (895 410)  routing T_17_25.wire_logic_cluster/lc_7/out <X> T_17_25.lc_trk_g2_7
 (22 10)  (896 410)  (896 410)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (900 410)  (900 410)  routing T_17_25.lc_trk_g2_7 <X> T_17_25.wire_logic_cluster/lc_5/in_0
 (29 10)  (903 410)  (903 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (905 410)  (905 410)  routing T_17_25.lc_trk_g0_4 <X> T_17_25.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 410)  (906 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (35 10)  (909 410)  (909 410)  routing T_17_25.lc_trk_g0_5 <X> T_17_25.input_2_5
 (36 10)  (910 410)  (910 410)  LC_5 Logic Functioning bit
 (4 11)  (878 411)  (878 411)  routing T_17_25.sp4_v_t_37 <X> T_17_25.sp4_h_l_43
 (6 11)  (880 411)  (880 411)  routing T_17_25.sp4_v_t_37 <X> T_17_25.sp4_h_l_43
 (17 11)  (891 411)  (891 411)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (26 11)  (900 411)  (900 411)  routing T_17_25.lc_trk_g2_7 <X> T_17_25.wire_logic_cluster/lc_5/in_0
 (28 11)  (902 411)  (902 411)  routing T_17_25.lc_trk_g2_7 <X> T_17_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 411)  (903 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (32 11)  (906 411)  (906 411)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (25 12)  (899 412)  (899 412)  routing T_17_25.rgt_op_2 <X> T_17_25.lc_trk_g3_2
 (26 12)  (900 412)  (900 412)  routing T_17_25.lc_trk_g2_4 <X> T_17_25.wire_logic_cluster/lc_6/in_0
 (27 12)  (901 412)  (901 412)  routing T_17_25.lc_trk_g1_6 <X> T_17_25.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 412)  (903 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 412)  (904 412)  routing T_17_25.lc_trk_g1_6 <X> T_17_25.wire_logic_cluster/lc_6/in_1
 (32 12)  (906 412)  (906 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 412)  (907 412)  routing T_17_25.lc_trk_g3_2 <X> T_17_25.wire_logic_cluster/lc_6/in_3
 (34 12)  (908 412)  (908 412)  routing T_17_25.lc_trk_g3_2 <X> T_17_25.wire_logic_cluster/lc_6/in_3
 (41 12)  (915 412)  (915 412)  LC_6 Logic Functioning bit
 (45 12)  (919 412)  (919 412)  LC_6 Logic Functioning bit
 (50 12)  (924 412)  (924 412)  Cascade bit: LH_LC06_inmux02_5

 (7 13)  (881 413)  (881 413)  Column buffer control bit: LH_colbuf_cntl_4

 (19 13)  (893 413)  (893 413)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (22 13)  (896 413)  (896 413)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (898 413)  (898 413)  routing T_17_25.rgt_op_2 <X> T_17_25.lc_trk_g3_2
 (28 13)  (902 413)  (902 413)  routing T_17_25.lc_trk_g2_4 <X> T_17_25.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 413)  (903 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 413)  (904 413)  routing T_17_25.lc_trk_g1_6 <X> T_17_25.wire_logic_cluster/lc_6/in_1
 (31 13)  (905 413)  (905 413)  routing T_17_25.lc_trk_g3_2 <X> T_17_25.wire_logic_cluster/lc_6/in_3
 (41 13)  (915 413)  (915 413)  LC_6 Logic Functioning bit
 (42 13)  (916 413)  (916 413)  LC_6 Logic Functioning bit
 (43 13)  (917 413)  (917 413)  LC_6 Logic Functioning bit
 (48 13)  (922 413)  (922 413)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (874 414)  (874 414)  routing T_17_25.glb_netwk_4 <X> T_17_25.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 414)  (875 414)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (8 14)  (882 414)  (882 414)  routing T_17_25.sp4_v_t_41 <X> T_17_25.sp4_h_l_47
 (9 14)  (883 414)  (883 414)  routing T_17_25.sp4_v_t_41 <X> T_17_25.sp4_h_l_47
 (10 14)  (884 414)  (884 414)  routing T_17_25.sp4_v_t_41 <X> T_17_25.sp4_h_l_47
 (29 14)  (903 414)  (903 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (905 414)  (905 414)  routing T_17_25.lc_trk_g0_4 <X> T_17_25.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 414)  (906 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (35 14)  (909 414)  (909 414)  routing T_17_25.lc_trk_g2_7 <X> T_17_25.input_2_7
 (37 14)  (911 414)  (911 414)  LC_7 Logic Functioning bit
 (42 14)  (916 414)  (916 414)  LC_7 Logic Functioning bit
 (45 14)  (919 414)  (919 414)  LC_7 Logic Functioning bit
 (48 14)  (922 414)  (922 414)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (7 15)  (881 415)  (881 415)  Column buffer control bit: LH_colbuf_cntl_6

 (26 15)  (900 415)  (900 415)  routing T_17_25.lc_trk_g3_2 <X> T_17_25.wire_logic_cluster/lc_7/in_0
 (27 15)  (901 415)  (901 415)  routing T_17_25.lc_trk_g3_2 <X> T_17_25.wire_logic_cluster/lc_7/in_0
 (28 15)  (902 415)  (902 415)  routing T_17_25.lc_trk_g3_2 <X> T_17_25.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 415)  (903 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (32 15)  (906 415)  (906 415)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (907 415)  (907 415)  routing T_17_25.lc_trk_g2_7 <X> T_17_25.input_2_7
 (35 15)  (909 415)  (909 415)  routing T_17_25.lc_trk_g2_7 <X> T_17_25.input_2_7
 (38 15)  (912 415)  (912 415)  LC_7 Logic Functioning bit
 (43 15)  (917 415)  (917 415)  LC_7 Logic Functioning bit
 (48 15)  (922 415)  (922 415)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_18_25

 (4 4)  (932 404)  (932 404)  routing T_18_25.sp4_h_l_38 <X> T_18_25.sp4_v_b_3
 (8 4)  (936 404)  (936 404)  routing T_18_25.sp4_v_b_10 <X> T_18_25.sp4_h_r_4
 (9 4)  (937 404)  (937 404)  routing T_18_25.sp4_v_b_10 <X> T_18_25.sp4_h_r_4
 (10 4)  (938 404)  (938 404)  routing T_18_25.sp4_v_b_10 <X> T_18_25.sp4_h_r_4
 (27 4)  (955 404)  (955 404)  routing T_18_25.lc_trk_g1_4 <X> T_18_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 404)  (957 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (958 404)  (958 404)  routing T_18_25.lc_trk_g1_4 <X> T_18_25.wire_logic_cluster/lc_2/in_1
 (31 4)  (959 404)  (959 404)  routing T_18_25.lc_trk_g3_4 <X> T_18_25.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 404)  (960 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 404)  (961 404)  routing T_18_25.lc_trk_g3_4 <X> T_18_25.wire_logic_cluster/lc_2/in_3
 (34 4)  (962 404)  (962 404)  routing T_18_25.lc_trk_g3_4 <X> T_18_25.wire_logic_cluster/lc_2/in_3
 (36 4)  (964 404)  (964 404)  LC_2 Logic Functioning bit
 (38 4)  (966 404)  (966 404)  LC_2 Logic Functioning bit
 (47 4)  (975 404)  (975 404)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (5 5)  (933 405)  (933 405)  routing T_18_25.sp4_h_l_38 <X> T_18_25.sp4_v_b_3
 (36 5)  (964 405)  (964 405)  LC_2 Logic Functioning bit
 (38 5)  (966 405)  (966 405)  LC_2 Logic Functioning bit
 (48 5)  (976 405)  (976 405)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (51 5)  (979 405)  (979 405)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (15 7)  (943 407)  (943 407)  routing T_18_25.bot_op_4 <X> T_18_25.lc_trk_g1_4
 (17 7)  (945 407)  (945 407)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (11 13)  (939 413)  (939 413)  routing T_18_25.sp4_h_l_38 <X> T_18_25.sp4_h_r_11
 (13 13)  (941 413)  (941 413)  routing T_18_25.sp4_h_l_38 <X> T_18_25.sp4_h_r_11
 (14 15)  (942 415)  (942 415)  routing T_18_25.sp4_h_l_17 <X> T_18_25.lc_trk_g3_4
 (15 15)  (943 415)  (943 415)  routing T_18_25.sp4_h_l_17 <X> T_18_25.lc_trk_g3_4
 (16 15)  (944 415)  (944 415)  routing T_18_25.sp4_h_l_17 <X> T_18_25.lc_trk_g3_4
 (17 15)  (945 415)  (945 415)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4


LogicTile_19_25

 (8 3)  (990 403)  (990 403)  routing T_19_25.sp4_v_b_10 <X> T_19_25.sp4_v_t_36
 (10 3)  (992 403)  (992 403)  routing T_19_25.sp4_v_b_10 <X> T_19_25.sp4_v_t_36
 (17 3)  (999 403)  (999 403)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (0 6)  (982 406)  (982 406)  routing T_19_25.glb_netwk_2 <X> T_19_25.glb2local_0
 (1 6)  (983 406)  (983 406)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_2 glb2local_0
 (13 7)  (995 407)  (995 407)  routing T_19_25.sp4_v_b_0 <X> T_19_25.sp4_h_l_40
 (29 10)  (1011 410)  (1011 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 410)  (1012 410)  routing T_19_25.lc_trk_g0_4 <X> T_19_25.wire_logic_cluster/lc_5/in_1
 (31 10)  (1013 410)  (1013 410)  routing T_19_25.lc_trk_g2_4 <X> T_19_25.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 410)  (1014 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (1015 410)  (1015 410)  routing T_19_25.lc_trk_g2_4 <X> T_19_25.wire_logic_cluster/lc_5/in_3
 (37 10)  (1019 410)  (1019 410)  LC_5 Logic Functioning bit
 (39 10)  (1021 410)  (1021 410)  LC_5 Logic Functioning bit
 (48 10)  (1030 410)  (1030 410)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (7 11)  (989 411)  (989 411)  Column buffer control bit: LH_colbuf_cntl_2

 (17 11)  (999 411)  (999 411)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (37 11)  (1019 411)  (1019 411)  LC_5 Logic Functioning bit
 (39 11)  (1021 411)  (1021 411)  LC_5 Logic Functioning bit
 (19 15)  (1001 415)  (1001 415)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_20_25

 (17 0)  (1053 400)  (1053 400)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (17 4)  (1053 404)  (1053 404)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (26 4)  (1062 404)  (1062 404)  routing T_20_25.lc_trk_g1_7 <X> T_20_25.wire_logic_cluster/lc_2/in_0
 (29 4)  (1065 404)  (1065 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (1068 404)  (1068 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (1070 404)  (1070 404)  routing T_20_25.lc_trk_g1_0 <X> T_20_25.wire_logic_cluster/lc_2/in_3
 (46 4)  (1082 404)  (1082 404)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (53 4)  (1089 404)  (1089 404)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (17 5)  (1053 405)  (1053 405)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (18 5)  (1054 405)  (1054 405)  routing T_20_25.sp4_r_v_b_25 <X> T_20_25.lc_trk_g1_1
 (26 5)  (1062 405)  (1062 405)  routing T_20_25.lc_trk_g1_7 <X> T_20_25.wire_logic_cluster/lc_2/in_0
 (27 5)  (1063 405)  (1063 405)  routing T_20_25.lc_trk_g1_7 <X> T_20_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 405)  (1065 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (37 5)  (1073 405)  (1073 405)  LC_2 Logic Functioning bit
 (39 5)  (1075 405)  (1075 405)  LC_2 Logic Functioning bit
 (9 6)  (1045 406)  (1045 406)  routing T_20_25.sp4_v_b_4 <X> T_20_25.sp4_h_l_41
 (21 6)  (1057 406)  (1057 406)  routing T_20_25.sp12_h_l_4 <X> T_20_25.lc_trk_g1_7
 (22 6)  (1058 406)  (1058 406)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (1060 406)  (1060 406)  routing T_20_25.sp12_h_l_4 <X> T_20_25.lc_trk_g1_7
 (27 6)  (1063 406)  (1063 406)  routing T_20_25.lc_trk_g1_7 <X> T_20_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 406)  (1065 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (1066 406)  (1066 406)  routing T_20_25.lc_trk_g1_7 <X> T_20_25.wire_logic_cluster/lc_3/in_1
 (32 6)  (1068 406)  (1068 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (1070 406)  (1070 406)  routing T_20_25.lc_trk_g1_1 <X> T_20_25.wire_logic_cluster/lc_3/in_3
 (35 6)  (1071 406)  (1071 406)  routing T_20_25.lc_trk_g1_4 <X> T_20_25.input_2_3
 (40 6)  (1076 406)  (1076 406)  LC_3 Logic Functioning bit
 (53 6)  (1089 406)  (1089 406)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (16 7)  (1052 407)  (1052 407)  routing T_20_25.sp12_h_r_12 <X> T_20_25.lc_trk_g1_4
 (17 7)  (1053 407)  (1053 407)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (21 7)  (1057 407)  (1057 407)  routing T_20_25.sp12_h_l_4 <X> T_20_25.lc_trk_g1_7
 (27 7)  (1063 407)  (1063 407)  routing T_20_25.lc_trk_g1_0 <X> T_20_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 407)  (1065 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (1066 407)  (1066 407)  routing T_20_25.lc_trk_g1_7 <X> T_20_25.wire_logic_cluster/lc_3/in_1
 (32 7)  (1068 407)  (1068 407)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (1070 407)  (1070 407)  routing T_20_25.lc_trk_g1_4 <X> T_20_25.input_2_3
 (12 8)  (1048 408)  (1048 408)  routing T_20_25.sp4_v_b_2 <X> T_20_25.sp4_h_r_8
 (8 9)  (1044 409)  (1044 409)  routing T_20_25.sp4_h_l_36 <X> T_20_25.sp4_v_b_7
 (9 9)  (1045 409)  (1045 409)  routing T_20_25.sp4_h_l_36 <X> T_20_25.sp4_v_b_7
 (10 9)  (1046 409)  (1046 409)  routing T_20_25.sp4_h_l_36 <X> T_20_25.sp4_v_b_7
 (11 9)  (1047 409)  (1047 409)  routing T_20_25.sp4_v_b_2 <X> T_20_25.sp4_h_r_8
 (13 9)  (1049 409)  (1049 409)  routing T_20_25.sp4_v_b_2 <X> T_20_25.sp4_h_r_8


LogicTile_21_25

 (27 0)  (1117 400)  (1117 400)  routing T_21_25.lc_trk_g3_0 <X> T_21_25.wire_logic_cluster/lc_0/in_1
 (28 0)  (1118 400)  (1118 400)  routing T_21_25.lc_trk_g3_0 <X> T_21_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 400)  (1119 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (1121 400)  (1121 400)  routing T_21_25.lc_trk_g0_7 <X> T_21_25.wire_logic_cluster/lc_0/in_3
 (32 0)  (1122 400)  (1122 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (35 0)  (1125 400)  (1125 400)  routing T_21_25.lc_trk_g0_6 <X> T_21_25.input_2_0
 (38 0)  (1128 400)  (1128 400)  LC_0 Logic Functioning bit
 (39 0)  (1129 400)  (1129 400)  LC_0 Logic Functioning bit
 (16 1)  (1106 401)  (1106 401)  routing T_21_25.sp12_h_r_8 <X> T_21_25.lc_trk_g0_0
 (17 1)  (1107 401)  (1107 401)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (29 1)  (1119 401)  (1119 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (1121 401)  (1121 401)  routing T_21_25.lc_trk_g0_7 <X> T_21_25.wire_logic_cluster/lc_0/in_3
 (32 1)  (1122 401)  (1122 401)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (1125 401)  (1125 401)  routing T_21_25.lc_trk_g0_6 <X> T_21_25.input_2_0
 (37 1)  (1127 401)  (1127 401)  LC_0 Logic Functioning bit
 (38 1)  (1128 401)  (1128 401)  LC_0 Logic Functioning bit
 (39 1)  (1129 401)  (1129 401)  LC_0 Logic Functioning bit
 (0 2)  (1090 402)  (1090 402)  routing T_21_25.glb_netwk_6 <X> T_21_25.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 402)  (1091 402)  routing T_21_25.glb_netwk_6 <X> T_21_25.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 402)  (1092 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (1104 402)  (1104 402)  routing T_21_25.wire_logic_cluster/lc_4/out <X> T_21_25.lc_trk_g0_4
 (21 2)  (1111 402)  (1111 402)  routing T_21_25.sp4_v_b_7 <X> T_21_25.lc_trk_g0_7
 (22 2)  (1112 402)  (1112 402)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (1113 402)  (1113 402)  routing T_21_25.sp4_v_b_7 <X> T_21_25.lc_trk_g0_7
 (29 2)  (1119 402)  (1119 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (1121 402)  (1121 402)  routing T_21_25.lc_trk_g1_7 <X> T_21_25.wire_logic_cluster/lc_1/in_3
 (32 2)  (1122 402)  (1122 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (1124 402)  (1124 402)  routing T_21_25.lc_trk_g1_7 <X> T_21_25.wire_logic_cluster/lc_1/in_3
 (37 2)  (1127 402)  (1127 402)  LC_1 Logic Functioning bit
 (42 2)  (1132 402)  (1132 402)  LC_1 Logic Functioning bit
 (43 2)  (1133 402)  (1133 402)  LC_1 Logic Functioning bit
 (50 2)  (1140 402)  (1140 402)  Cascade bit: LH_LC01_inmux02_5

 (17 3)  (1107 403)  (1107 403)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (1112 403)  (1112 403)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (1113 403)  (1113 403)  routing T_21_25.sp4_h_r_6 <X> T_21_25.lc_trk_g0_6
 (24 3)  (1114 403)  (1114 403)  routing T_21_25.sp4_h_r_6 <X> T_21_25.lc_trk_g0_6
 (25 3)  (1115 403)  (1115 403)  routing T_21_25.sp4_h_r_6 <X> T_21_25.lc_trk_g0_6
 (27 3)  (1117 403)  (1117 403)  routing T_21_25.lc_trk_g3_0 <X> T_21_25.wire_logic_cluster/lc_1/in_0
 (28 3)  (1118 403)  (1118 403)  routing T_21_25.lc_trk_g3_0 <X> T_21_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (1119 403)  (1119 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (1121 403)  (1121 403)  routing T_21_25.lc_trk_g1_7 <X> T_21_25.wire_logic_cluster/lc_1/in_3
 (36 3)  (1126 403)  (1126 403)  LC_1 Logic Functioning bit
 (37 3)  (1127 403)  (1127 403)  LC_1 Logic Functioning bit
 (42 3)  (1132 403)  (1132 403)  LC_1 Logic Functioning bit
 (43 3)  (1133 403)  (1133 403)  LC_1 Logic Functioning bit
 (14 4)  (1104 404)  (1104 404)  routing T_21_25.sp4_v_b_0 <X> T_21_25.lc_trk_g1_0
 (16 5)  (1106 405)  (1106 405)  routing T_21_25.sp4_v_b_0 <X> T_21_25.lc_trk_g1_0
 (17 5)  (1107 405)  (1107 405)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_0 lc_trk_g1_0
 (22 5)  (1112 405)  (1112 405)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (1113 405)  (1113 405)  routing T_21_25.sp4_v_b_18 <X> T_21_25.lc_trk_g1_2
 (24 5)  (1114 405)  (1114 405)  routing T_21_25.sp4_v_b_18 <X> T_21_25.lc_trk_g1_2
 (22 6)  (1112 406)  (1112 406)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_12 lc_trk_g1_7
 (23 6)  (1113 406)  (1113 406)  routing T_21_25.sp12_h_l_12 <X> T_21_25.lc_trk_g1_7
 (29 6)  (1119 406)  (1119 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1120 406)  (1120 406)  routing T_21_25.lc_trk_g0_4 <X> T_21_25.wire_logic_cluster/lc_3/in_1
 (32 6)  (1122 406)  (1122 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (1123 406)  (1123 406)  routing T_21_25.lc_trk_g3_1 <X> T_21_25.wire_logic_cluster/lc_3/in_3
 (34 6)  (1124 406)  (1124 406)  routing T_21_25.lc_trk_g3_1 <X> T_21_25.wire_logic_cluster/lc_3/in_3
 (36 6)  (1126 406)  (1126 406)  LC_3 Logic Functioning bit
 (38 6)  (1128 406)  (1128 406)  LC_3 Logic Functioning bit
 (36 7)  (1126 407)  (1126 407)  LC_3 Logic Functioning bit
 (38 7)  (1128 407)  (1128 407)  LC_3 Logic Functioning bit
 (5 8)  (1095 408)  (1095 408)  routing T_21_25.sp4_v_b_0 <X> T_21_25.sp4_h_r_6
 (6 8)  (1096 408)  (1096 408)  routing T_21_25.sp4_h_r_1 <X> T_21_25.sp4_v_b_6
 (15 8)  (1105 408)  (1105 408)  routing T_21_25.sp4_h_r_33 <X> T_21_25.lc_trk_g2_1
 (16 8)  (1106 408)  (1106 408)  routing T_21_25.sp4_h_r_33 <X> T_21_25.lc_trk_g2_1
 (17 8)  (1107 408)  (1107 408)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (1108 408)  (1108 408)  routing T_21_25.sp4_h_r_33 <X> T_21_25.lc_trk_g2_1
 (26 8)  (1116 408)  (1116 408)  routing T_21_25.lc_trk_g1_7 <X> T_21_25.wire_logic_cluster/lc_4/in_0
 (28 8)  (1118 408)  (1118 408)  routing T_21_25.lc_trk_g2_1 <X> T_21_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (1119 408)  (1119 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (1122 408)  (1122 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (1124 408)  (1124 408)  routing T_21_25.lc_trk_g1_2 <X> T_21_25.wire_logic_cluster/lc_4/in_3
 (36 8)  (1126 408)  (1126 408)  LC_4 Logic Functioning bit
 (37 8)  (1127 408)  (1127 408)  LC_4 Logic Functioning bit
 (42 8)  (1132 408)  (1132 408)  LC_4 Logic Functioning bit
 (43 8)  (1133 408)  (1133 408)  LC_4 Logic Functioning bit
 (45 8)  (1135 408)  (1135 408)  LC_4 Logic Functioning bit
 (46 8)  (1136 408)  (1136 408)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (1140 408)  (1140 408)  Cascade bit: LH_LC04_inmux02_5

 (4 9)  (1094 409)  (1094 409)  routing T_21_25.sp4_v_b_0 <X> T_21_25.sp4_h_r_6
 (6 9)  (1096 409)  (1096 409)  routing T_21_25.sp4_v_b_0 <X> T_21_25.sp4_h_r_6
 (26 9)  (1116 409)  (1116 409)  routing T_21_25.lc_trk_g1_7 <X> T_21_25.wire_logic_cluster/lc_4/in_0
 (27 9)  (1117 409)  (1117 409)  routing T_21_25.lc_trk_g1_7 <X> T_21_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (1119 409)  (1119 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (1121 409)  (1121 409)  routing T_21_25.lc_trk_g1_2 <X> T_21_25.wire_logic_cluster/lc_4/in_3
 (36 9)  (1126 409)  (1126 409)  LC_4 Logic Functioning bit
 (37 9)  (1127 409)  (1127 409)  LC_4 Logic Functioning bit
 (38 9)  (1128 409)  (1128 409)  LC_4 Logic Functioning bit
 (42 9)  (1132 409)  (1132 409)  LC_4 Logic Functioning bit
 (43 9)  (1133 409)  (1133 409)  LC_4 Logic Functioning bit
 (52 9)  (1142 409)  (1142 409)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (14 12)  (1104 412)  (1104 412)  routing T_21_25.sp4_v_b_24 <X> T_21_25.lc_trk_g3_0
 (15 12)  (1105 412)  (1105 412)  routing T_21_25.sp4_h_r_41 <X> T_21_25.lc_trk_g3_1
 (16 12)  (1106 412)  (1106 412)  routing T_21_25.sp4_h_r_41 <X> T_21_25.lc_trk_g3_1
 (17 12)  (1107 412)  (1107 412)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (1108 412)  (1108 412)  routing T_21_25.sp4_h_r_41 <X> T_21_25.lc_trk_g3_1
 (16 13)  (1106 413)  (1106 413)  routing T_21_25.sp4_v_b_24 <X> T_21_25.lc_trk_g3_0
 (17 13)  (1107 413)  (1107 413)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (18 13)  (1108 413)  (1108 413)  routing T_21_25.sp4_h_r_41 <X> T_21_25.lc_trk_g3_1
 (29 14)  (1119 414)  (1119 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (39 14)  (1129 414)  (1129 414)  LC_7 Logic Functioning bit
 (40 14)  (1130 414)  (1130 414)  LC_7 Logic Functioning bit
 (7 15)  (1097 415)  (1097 415)  Column buffer control bit: LH_colbuf_cntl_6

 (27 15)  (1117 415)  (1117 415)  routing T_21_25.lc_trk_g3_0 <X> T_21_25.wire_logic_cluster/lc_7/in_0
 (28 15)  (1118 415)  (1118 415)  routing T_21_25.lc_trk_g3_0 <X> T_21_25.wire_logic_cluster/lc_7/in_0
 (29 15)  (1119 415)  (1119 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (32 15)  (1122 415)  (1122 415)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (1124 415)  (1124 415)  routing T_21_25.lc_trk_g1_0 <X> T_21_25.input_2_7
 (51 15)  (1141 415)  (1141 415)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_22_25

 (22 0)  (1166 400)  (1166 400)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (1168 400)  (1168 400)  routing T_22_25.top_op_3 <X> T_22_25.lc_trk_g0_3
 (21 1)  (1165 401)  (1165 401)  routing T_22_25.top_op_3 <X> T_22_25.lc_trk_g0_3
 (3 3)  (1147 403)  (1147 403)  routing T_22_25.sp12_v_b_0 <X> T_22_25.sp12_h_l_23
 (4 4)  (1148 404)  (1148 404)  routing T_22_25.sp4_h_l_38 <X> T_22_25.sp4_v_b_3
 (8 4)  (1152 404)  (1152 404)  routing T_22_25.sp4_v_b_4 <X> T_22_25.sp4_h_r_4
 (9 4)  (1153 404)  (1153 404)  routing T_22_25.sp4_v_b_4 <X> T_22_25.sp4_h_r_4
 (29 4)  (1173 404)  (1173 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (1176 404)  (1176 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (1177 404)  (1177 404)  routing T_22_25.lc_trk_g3_0 <X> T_22_25.wire_logic_cluster/lc_2/in_3
 (34 4)  (1178 404)  (1178 404)  routing T_22_25.lc_trk_g3_0 <X> T_22_25.wire_logic_cluster/lc_2/in_3
 (37 4)  (1181 404)  (1181 404)  LC_2 Logic Functioning bit
 (39 4)  (1183 404)  (1183 404)  LC_2 Logic Functioning bit
 (5 5)  (1149 405)  (1149 405)  routing T_22_25.sp4_h_l_38 <X> T_22_25.sp4_v_b_3
 (26 5)  (1170 405)  (1170 405)  routing T_22_25.lc_trk_g3_3 <X> T_22_25.wire_logic_cluster/lc_2/in_0
 (27 5)  (1171 405)  (1171 405)  routing T_22_25.lc_trk_g3_3 <X> T_22_25.wire_logic_cluster/lc_2/in_0
 (28 5)  (1172 405)  (1172 405)  routing T_22_25.lc_trk_g3_3 <X> T_22_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (1173 405)  (1173 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (1174 405)  (1174 405)  routing T_22_25.lc_trk_g0_3 <X> T_22_25.wire_logic_cluster/lc_2/in_1
 (37 5)  (1181 405)  (1181 405)  LC_2 Logic Functioning bit
 (39 5)  (1183 405)  (1183 405)  LC_2 Logic Functioning bit
 (40 5)  (1184 405)  (1184 405)  LC_2 Logic Functioning bit
 (42 5)  (1186 405)  (1186 405)  LC_2 Logic Functioning bit
 (26 6)  (1170 406)  (1170 406)  routing T_22_25.lc_trk_g2_7 <X> T_22_25.wire_logic_cluster/lc_3/in_0
 (28 6)  (1172 406)  (1172 406)  routing T_22_25.lc_trk_g2_2 <X> T_22_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (1173 406)  (1173 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (1175 406)  (1175 406)  routing T_22_25.lc_trk_g3_5 <X> T_22_25.wire_logic_cluster/lc_3/in_3
 (32 6)  (1176 406)  (1176 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (1177 406)  (1177 406)  routing T_22_25.lc_trk_g3_5 <X> T_22_25.wire_logic_cluster/lc_3/in_3
 (34 6)  (1178 406)  (1178 406)  routing T_22_25.lc_trk_g3_5 <X> T_22_25.wire_logic_cluster/lc_3/in_3
 (36 6)  (1180 406)  (1180 406)  LC_3 Logic Functioning bit
 (37 6)  (1181 406)  (1181 406)  LC_3 Logic Functioning bit
 (42 6)  (1186 406)  (1186 406)  LC_3 Logic Functioning bit
 (43 6)  (1187 406)  (1187 406)  LC_3 Logic Functioning bit
 (50 6)  (1194 406)  (1194 406)  Cascade bit: LH_LC03_inmux02_5

 (26 7)  (1170 407)  (1170 407)  routing T_22_25.lc_trk_g2_7 <X> T_22_25.wire_logic_cluster/lc_3/in_0
 (28 7)  (1172 407)  (1172 407)  routing T_22_25.lc_trk_g2_7 <X> T_22_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (1173 407)  (1173 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (1174 407)  (1174 407)  routing T_22_25.lc_trk_g2_2 <X> T_22_25.wire_logic_cluster/lc_3/in_1
 (37 7)  (1181 407)  (1181 407)  LC_3 Logic Functioning bit
 (42 7)  (1186 407)  (1186 407)  LC_3 Logic Functioning bit
 (43 7)  (1187 407)  (1187 407)  LC_3 Logic Functioning bit
 (48 7)  (1192 407)  (1192 407)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (12 8)  (1156 408)  (1156 408)  routing T_22_25.sp4_v_b_8 <X> T_22_25.sp4_h_r_8
 (25 8)  (1169 408)  (1169 408)  routing T_22_25.sp4_v_t_23 <X> T_22_25.lc_trk_g2_2
 (11 9)  (1155 409)  (1155 409)  routing T_22_25.sp4_v_b_8 <X> T_22_25.sp4_h_r_8
 (22 9)  (1166 409)  (1166 409)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (1167 409)  (1167 409)  routing T_22_25.sp4_v_t_23 <X> T_22_25.lc_trk_g2_2
 (25 9)  (1169 409)  (1169 409)  routing T_22_25.sp4_v_t_23 <X> T_22_25.lc_trk_g2_2
 (21 10)  (1165 410)  (1165 410)  routing T_22_25.sp4_v_t_18 <X> T_22_25.lc_trk_g2_7
 (22 10)  (1166 410)  (1166 410)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (1167 410)  (1167 410)  routing T_22_25.sp4_v_t_18 <X> T_22_25.lc_trk_g2_7
 (3 12)  (1147 412)  (1147 412)  routing T_22_25.sp12_v_t_22 <X> T_22_25.sp12_h_r_1
 (14 12)  (1158 412)  (1158 412)  routing T_22_25.sp4_h_l_21 <X> T_22_25.lc_trk_g3_0
 (21 12)  (1165 412)  (1165 412)  routing T_22_25.sp4_h_r_35 <X> T_22_25.lc_trk_g3_3
 (22 12)  (1166 412)  (1166 412)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (1167 412)  (1167 412)  routing T_22_25.sp4_h_r_35 <X> T_22_25.lc_trk_g3_3
 (24 12)  (1168 412)  (1168 412)  routing T_22_25.sp4_h_r_35 <X> T_22_25.lc_trk_g3_3
 (8 13)  (1152 413)  (1152 413)  routing T_22_25.sp4_h_l_41 <X> T_22_25.sp4_v_b_10
 (9 13)  (1153 413)  (1153 413)  routing T_22_25.sp4_h_l_41 <X> T_22_25.sp4_v_b_10
 (10 13)  (1154 413)  (1154 413)  routing T_22_25.sp4_h_l_41 <X> T_22_25.sp4_v_b_10
 (11 13)  (1155 413)  (1155 413)  routing T_22_25.sp4_h_l_46 <X> T_22_25.sp4_h_r_11
 (15 13)  (1159 413)  (1159 413)  routing T_22_25.sp4_h_l_21 <X> T_22_25.lc_trk_g3_0
 (16 13)  (1160 413)  (1160 413)  routing T_22_25.sp4_h_l_21 <X> T_22_25.lc_trk_g3_0
 (17 13)  (1161 413)  (1161 413)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (16 14)  (1160 414)  (1160 414)  routing T_22_25.sp4_v_t_16 <X> T_22_25.lc_trk_g3_5
 (17 14)  (1161 414)  (1161 414)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (1162 414)  (1162 414)  routing T_22_25.sp4_v_t_16 <X> T_22_25.lc_trk_g3_5


LogicTile_23_25

 (22 0)  (1220 400)  (1220 400)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (26 0)  (1224 400)  (1224 400)  routing T_23_25.lc_trk_g0_6 <X> T_23_25.wire_logic_cluster/lc_0/in_0
 (27 0)  (1225 400)  (1225 400)  routing T_23_25.lc_trk_g1_6 <X> T_23_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (1227 400)  (1227 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (1228 400)  (1228 400)  routing T_23_25.lc_trk_g1_6 <X> T_23_25.wire_logic_cluster/lc_0/in_1
 (32 0)  (1230 400)  (1230 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (21 1)  (1219 401)  (1219 401)  routing T_23_25.sp4_r_v_b_32 <X> T_23_25.lc_trk_g0_3
 (26 1)  (1224 401)  (1224 401)  routing T_23_25.lc_trk_g0_6 <X> T_23_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (1227 401)  (1227 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (1228 401)  (1228 401)  routing T_23_25.lc_trk_g1_6 <X> T_23_25.wire_logic_cluster/lc_0/in_1
 (31 1)  (1229 401)  (1229 401)  routing T_23_25.lc_trk_g0_3 <X> T_23_25.wire_logic_cluster/lc_0/in_3
 (36 1)  (1234 401)  (1234 401)  LC_0 Logic Functioning bit
 (38 1)  (1236 401)  (1236 401)  LC_0 Logic Functioning bit
 (25 2)  (1223 402)  (1223 402)  routing T_23_25.sp4_h_l_11 <X> T_23_25.lc_trk_g0_6
 (22 3)  (1220 403)  (1220 403)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (1221 403)  (1221 403)  routing T_23_25.sp4_h_l_11 <X> T_23_25.lc_trk_g0_6
 (24 3)  (1222 403)  (1222 403)  routing T_23_25.sp4_h_l_11 <X> T_23_25.lc_trk_g0_6
 (25 3)  (1223 403)  (1223 403)  routing T_23_25.sp4_h_l_11 <X> T_23_25.lc_trk_g0_6
 (5 4)  (1203 404)  (1203 404)  routing T_23_25.sp4_v_b_9 <X> T_23_25.sp4_h_r_3
 (8 4)  (1206 404)  (1206 404)  routing T_23_25.sp4_v_b_10 <X> T_23_25.sp4_h_r_4
 (9 4)  (1207 404)  (1207 404)  routing T_23_25.sp4_v_b_10 <X> T_23_25.sp4_h_r_4
 (10 4)  (1208 404)  (1208 404)  routing T_23_25.sp4_v_b_10 <X> T_23_25.sp4_h_r_4
 (4 5)  (1202 405)  (1202 405)  routing T_23_25.sp4_v_b_9 <X> T_23_25.sp4_h_r_3
 (6 5)  (1204 405)  (1204 405)  routing T_23_25.sp4_v_b_9 <X> T_23_25.sp4_h_r_3
 (15 5)  (1213 405)  (1213 405)  routing T_23_25.bot_op_0 <X> T_23_25.lc_trk_g1_0
 (17 5)  (1215 405)  (1215 405)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (27 6)  (1225 406)  (1225 406)  routing T_23_25.lc_trk_g3_3 <X> T_23_25.wire_logic_cluster/lc_3/in_1
 (28 6)  (1226 406)  (1226 406)  routing T_23_25.lc_trk_g3_3 <X> T_23_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (1227 406)  (1227 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (1229 406)  (1229 406)  routing T_23_25.lc_trk_g3_5 <X> T_23_25.wire_logic_cluster/lc_3/in_3
 (32 6)  (1230 406)  (1230 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (1231 406)  (1231 406)  routing T_23_25.lc_trk_g3_5 <X> T_23_25.wire_logic_cluster/lc_3/in_3
 (34 6)  (1232 406)  (1232 406)  routing T_23_25.lc_trk_g3_5 <X> T_23_25.wire_logic_cluster/lc_3/in_3
 (37 6)  (1235 406)  (1235 406)  LC_3 Logic Functioning bit
 (39 6)  (1237 406)  (1237 406)  LC_3 Logic Functioning bit
 (22 7)  (1220 407)  (1220 407)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (1221 407)  (1221 407)  routing T_23_25.sp4_v_b_22 <X> T_23_25.lc_trk_g1_6
 (24 7)  (1222 407)  (1222 407)  routing T_23_25.sp4_v_b_22 <X> T_23_25.lc_trk_g1_6
 (26 7)  (1224 407)  (1224 407)  routing T_23_25.lc_trk_g3_2 <X> T_23_25.wire_logic_cluster/lc_3/in_0
 (27 7)  (1225 407)  (1225 407)  routing T_23_25.lc_trk_g3_2 <X> T_23_25.wire_logic_cluster/lc_3/in_0
 (28 7)  (1226 407)  (1226 407)  routing T_23_25.lc_trk_g3_2 <X> T_23_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (1227 407)  (1227 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (1228 407)  (1228 407)  routing T_23_25.lc_trk_g3_3 <X> T_23_25.wire_logic_cluster/lc_3/in_1
 (37 7)  (1235 407)  (1235 407)  LC_3 Logic Functioning bit
 (39 7)  (1237 407)  (1237 407)  LC_3 Logic Functioning bit
 (40 7)  (1238 407)  (1238 407)  LC_3 Logic Functioning bit
 (42 7)  (1240 407)  (1240 407)  LC_3 Logic Functioning bit
 (4 8)  (1202 408)  (1202 408)  routing T_23_25.sp4_h_l_37 <X> T_23_25.sp4_v_b_6
 (6 8)  (1204 408)  (1204 408)  routing T_23_25.sp4_h_l_37 <X> T_23_25.sp4_v_b_6
 (22 8)  (1220 408)  (1220 408)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (1222 408)  (1222 408)  routing T_23_25.tnl_op_3 <X> T_23_25.lc_trk_g2_3
 (5 9)  (1203 409)  (1203 409)  routing T_23_25.sp4_h_l_37 <X> T_23_25.sp4_v_b_6
 (21 9)  (1219 409)  (1219 409)  routing T_23_25.tnl_op_3 <X> T_23_25.lc_trk_g2_3
 (9 11)  (1207 411)  (1207 411)  routing T_23_25.sp4_v_b_11 <X> T_23_25.sp4_v_t_42
 (10 11)  (1208 411)  (1208 411)  routing T_23_25.sp4_v_b_11 <X> T_23_25.sp4_v_t_42
 (8 12)  (1206 412)  (1206 412)  routing T_23_25.sp4_v_b_4 <X> T_23_25.sp4_h_r_10
 (9 12)  (1207 412)  (1207 412)  routing T_23_25.sp4_v_b_4 <X> T_23_25.sp4_h_r_10
 (10 12)  (1208 412)  (1208 412)  routing T_23_25.sp4_v_b_4 <X> T_23_25.sp4_h_r_10
 (22 12)  (1220 412)  (1220 412)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (1222 412)  (1222 412)  routing T_23_25.tnl_op_3 <X> T_23_25.lc_trk_g3_3
 (26 12)  (1224 412)  (1224 412)  routing T_23_25.lc_trk_g3_5 <X> T_23_25.wire_logic_cluster/lc_6/in_0
 (27 12)  (1225 412)  (1225 412)  routing T_23_25.lc_trk_g1_0 <X> T_23_25.wire_logic_cluster/lc_6/in_1
 (29 12)  (1227 412)  (1227 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (1230 412)  (1230 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (1231 412)  (1231 412)  routing T_23_25.lc_trk_g2_3 <X> T_23_25.wire_logic_cluster/lc_6/in_3
 (41 12)  (1239 412)  (1239 412)  LC_6 Logic Functioning bit
 (43 12)  (1241 412)  (1241 412)  LC_6 Logic Functioning bit
 (21 13)  (1219 413)  (1219 413)  routing T_23_25.tnl_op_3 <X> T_23_25.lc_trk_g3_3
 (22 13)  (1220 413)  (1220 413)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (1222 413)  (1222 413)  routing T_23_25.tnr_op_2 <X> T_23_25.lc_trk_g3_2
 (27 13)  (1225 413)  (1225 413)  routing T_23_25.lc_trk_g3_5 <X> T_23_25.wire_logic_cluster/lc_6/in_0
 (28 13)  (1226 413)  (1226 413)  routing T_23_25.lc_trk_g3_5 <X> T_23_25.wire_logic_cluster/lc_6/in_0
 (29 13)  (1227 413)  (1227 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (1229 413)  (1229 413)  routing T_23_25.lc_trk_g2_3 <X> T_23_25.wire_logic_cluster/lc_6/in_3
 (40 13)  (1238 413)  (1238 413)  LC_6 Logic Functioning bit
 (41 13)  (1239 413)  (1239 413)  LC_6 Logic Functioning bit
 (42 13)  (1240 413)  (1240 413)  LC_6 Logic Functioning bit
 (43 13)  (1241 413)  (1241 413)  LC_6 Logic Functioning bit
 (51 13)  (1249 413)  (1249 413)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (15 14)  (1213 414)  (1213 414)  routing T_23_25.sp4_h_r_45 <X> T_23_25.lc_trk_g3_5
 (16 14)  (1214 414)  (1214 414)  routing T_23_25.sp4_h_r_45 <X> T_23_25.lc_trk_g3_5
 (17 14)  (1215 414)  (1215 414)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (1216 414)  (1216 414)  routing T_23_25.sp4_h_r_45 <X> T_23_25.lc_trk_g3_5
 (18 15)  (1216 415)  (1216 415)  routing T_23_25.sp4_h_r_45 <X> T_23_25.lc_trk_g3_5


LogicTile_24_25

 (27 0)  (1279 400)  (1279 400)  routing T_24_25.lc_trk_g3_0 <X> T_24_25.wire_logic_cluster/lc_0/in_1
 (28 0)  (1280 400)  (1280 400)  routing T_24_25.lc_trk_g3_0 <X> T_24_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (1281 400)  (1281 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (1283 400)  (1283 400)  routing T_24_25.lc_trk_g1_4 <X> T_24_25.wire_logic_cluster/lc_0/in_3
 (32 0)  (1284 400)  (1284 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (1286 400)  (1286 400)  routing T_24_25.lc_trk_g1_4 <X> T_24_25.wire_logic_cluster/lc_0/in_3
 (36 0)  (1288 400)  (1288 400)  LC_0 Logic Functioning bit
 (39 0)  (1291 400)  (1291 400)  LC_0 Logic Functioning bit
 (40 0)  (1292 400)  (1292 400)  LC_0 Logic Functioning bit
 (41 0)  (1293 400)  (1293 400)  LC_0 Logic Functioning bit
 (15 1)  (1267 401)  (1267 401)  routing T_24_25.bot_op_0 <X> T_24_25.lc_trk_g0_0
 (17 1)  (1269 401)  (1269 401)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (27 1)  (1279 401)  (1279 401)  routing T_24_25.lc_trk_g1_1 <X> T_24_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (1281 401)  (1281 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (32 1)  (1284 401)  (1284 401)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (1285 401)  (1285 401)  routing T_24_25.lc_trk_g3_1 <X> T_24_25.input_2_0
 (34 1)  (1286 401)  (1286 401)  routing T_24_25.lc_trk_g3_1 <X> T_24_25.input_2_0
 (36 1)  (1288 401)  (1288 401)  LC_0 Logic Functioning bit
 (38 1)  (1290 401)  (1290 401)  LC_0 Logic Functioning bit
 (41 1)  (1293 401)  (1293 401)  LC_0 Logic Functioning bit
 (0 2)  (1252 402)  (1252 402)  routing T_24_25.glb_netwk_6 <X> T_24_25.wire_logic_cluster/lc_7/clk
 (1 2)  (1253 402)  (1253 402)  routing T_24_25.glb_netwk_6 <X> T_24_25.wire_logic_cluster/lc_7/clk
 (2 2)  (1254 402)  (1254 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (1278 402)  (1278 402)  routing T_24_25.lc_trk_g3_6 <X> T_24_25.wire_logic_cluster/lc_1/in_0
 (28 2)  (1280 402)  (1280 402)  routing T_24_25.lc_trk_g2_4 <X> T_24_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (1281 402)  (1281 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (1282 402)  (1282 402)  routing T_24_25.lc_trk_g2_4 <X> T_24_25.wire_logic_cluster/lc_1/in_1
 (31 2)  (1283 402)  (1283 402)  routing T_24_25.lc_trk_g1_5 <X> T_24_25.wire_logic_cluster/lc_1/in_3
 (32 2)  (1284 402)  (1284 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (1286 402)  (1286 402)  routing T_24_25.lc_trk_g1_5 <X> T_24_25.wire_logic_cluster/lc_1/in_3
 (40 2)  (1292 402)  (1292 402)  LC_1 Logic Functioning bit
 (41 2)  (1293 402)  (1293 402)  LC_1 Logic Functioning bit
 (45 2)  (1297 402)  (1297 402)  LC_1 Logic Functioning bit
 (48 2)  (1300 402)  (1300 402)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (50 2)  (1302 402)  (1302 402)  Cascade bit: LH_LC01_inmux02_5

 (14 3)  (1266 403)  (1266 403)  routing T_24_25.sp4_h_r_4 <X> T_24_25.lc_trk_g0_4
 (15 3)  (1267 403)  (1267 403)  routing T_24_25.sp4_h_r_4 <X> T_24_25.lc_trk_g0_4
 (16 3)  (1268 403)  (1268 403)  routing T_24_25.sp4_h_r_4 <X> T_24_25.lc_trk_g0_4
 (17 3)  (1269 403)  (1269 403)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (26 3)  (1278 403)  (1278 403)  routing T_24_25.lc_trk_g3_6 <X> T_24_25.wire_logic_cluster/lc_1/in_0
 (27 3)  (1279 403)  (1279 403)  routing T_24_25.lc_trk_g3_6 <X> T_24_25.wire_logic_cluster/lc_1/in_0
 (28 3)  (1280 403)  (1280 403)  routing T_24_25.lc_trk_g3_6 <X> T_24_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (1281 403)  (1281 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (40 3)  (1292 403)  (1292 403)  LC_1 Logic Functioning bit
 (53 3)  (1305 403)  (1305 403)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (15 4)  (1267 404)  (1267 404)  routing T_24_25.sp4_h_l_4 <X> T_24_25.lc_trk_g1_1
 (16 4)  (1268 404)  (1268 404)  routing T_24_25.sp4_h_l_4 <X> T_24_25.lc_trk_g1_1
 (17 4)  (1269 404)  (1269 404)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (1270 404)  (1270 404)  routing T_24_25.sp4_h_l_4 <X> T_24_25.lc_trk_g1_1
 (18 5)  (1270 405)  (1270 405)  routing T_24_25.sp4_h_l_4 <X> T_24_25.lc_trk_g1_1
 (15 6)  (1267 406)  (1267 406)  routing T_24_25.sp12_h_r_5 <X> T_24_25.lc_trk_g1_5
 (17 6)  (1269 406)  (1269 406)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_5 lc_trk_g1_5
 (18 6)  (1270 406)  (1270 406)  routing T_24_25.sp12_h_r_5 <X> T_24_25.lc_trk_g1_5
 (15 7)  (1267 407)  (1267 407)  routing T_24_25.sp4_v_t_9 <X> T_24_25.lc_trk_g1_4
 (16 7)  (1268 407)  (1268 407)  routing T_24_25.sp4_v_t_9 <X> T_24_25.lc_trk_g1_4
 (17 7)  (1269 407)  (1269 407)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (18 7)  (1270 407)  (1270 407)  routing T_24_25.sp12_h_r_5 <X> T_24_25.lc_trk_g1_5
 (17 10)  (1269 410)  (1269 410)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (1270 410)  (1270 410)  routing T_24_25.wire_logic_cluster/lc_5/out <X> T_24_25.lc_trk_g2_5
 (29 10)  (1281 410)  (1281 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (1283 410)  (1283 410)  routing T_24_25.lc_trk_g0_4 <X> T_24_25.wire_logic_cluster/lc_5/in_3
 (32 10)  (1284 410)  (1284 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (35 10)  (1287 410)  (1287 410)  routing T_24_25.lc_trk_g2_5 <X> T_24_25.input_2_5
 (37 10)  (1289 410)  (1289 410)  LC_5 Logic Functioning bit
 (38 10)  (1290 410)  (1290 410)  LC_5 Logic Functioning bit
 (39 10)  (1291 410)  (1291 410)  LC_5 Logic Functioning bit
 (45 10)  (1297 410)  (1297 410)  LC_5 Logic Functioning bit
 (14 11)  (1266 411)  (1266 411)  routing T_24_25.sp4_h_l_17 <X> T_24_25.lc_trk_g2_4
 (15 11)  (1267 411)  (1267 411)  routing T_24_25.sp4_h_l_17 <X> T_24_25.lc_trk_g2_4
 (16 11)  (1268 411)  (1268 411)  routing T_24_25.sp4_h_l_17 <X> T_24_25.lc_trk_g2_4
 (17 11)  (1269 411)  (1269 411)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (27 11)  (1279 411)  (1279 411)  routing T_24_25.lc_trk_g3_0 <X> T_24_25.wire_logic_cluster/lc_5/in_0
 (28 11)  (1280 411)  (1280 411)  routing T_24_25.lc_trk_g3_0 <X> T_24_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (1281 411)  (1281 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (32 11)  (1284 411)  (1284 411)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (1285 411)  (1285 411)  routing T_24_25.lc_trk_g2_5 <X> T_24_25.input_2_5
 (36 11)  (1288 411)  (1288 411)  LC_5 Logic Functioning bit
 (37 11)  (1289 411)  (1289 411)  LC_5 Logic Functioning bit
 (38 11)  (1290 411)  (1290 411)  LC_5 Logic Functioning bit
 (46 11)  (1298 411)  (1298 411)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (53 11)  (1305 411)  (1305 411)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (14 12)  (1266 412)  (1266 412)  routing T_24_25.sp4_h_l_21 <X> T_24_25.lc_trk_g3_0
 (17 12)  (1269 412)  (1269 412)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1270 412)  (1270 412)  routing T_24_25.wire_logic_cluster/lc_1/out <X> T_24_25.lc_trk_g3_1
 (7 13)  (1259 413)  (1259 413)  Column buffer control bit: LH_colbuf_cntl_4

 (15 13)  (1267 413)  (1267 413)  routing T_24_25.sp4_h_l_21 <X> T_24_25.lc_trk_g3_0
 (16 13)  (1268 413)  (1268 413)  routing T_24_25.sp4_h_l_21 <X> T_24_25.lc_trk_g3_0
 (17 13)  (1269 413)  (1269 413)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (0 14)  (1252 414)  (1252 414)  routing T_24_25.glb_netwk_4 <X> T_24_25.wire_logic_cluster/lc_7/s_r
 (1 14)  (1253 414)  (1253 414)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (12 14)  (1264 414)  (1264 414)  routing T_24_25.sp4_v_b_11 <X> T_24_25.sp4_h_l_46
 (25 14)  (1277 414)  (1277 414)  routing T_24_25.sp4_v_b_30 <X> T_24_25.lc_trk_g3_6
 (7 15)  (1259 415)  (1259 415)  Column buffer control bit: LH_colbuf_cntl_6

 (22 15)  (1274 415)  (1274 415)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (1275 415)  (1275 415)  routing T_24_25.sp4_v_b_30 <X> T_24_25.lc_trk_g3_6


RAM_Tile_25_25

 (22 0)  (1328 400)  (1328 400)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (26 0)  (1332 400)  (1332 400)  routing T_25_25.lc_trk_g3_5 <X> T_25_25.input0_0
 (5 1)  (1311 401)  (1311 401)  routing T_25_25.sp4_h_r_0 <X> T_25_25.sp4_v_b_0
 (7 1)  (1313 401)  (1313 401)  Ram config bit: MEMB_Power_Up_Control

 (21 1)  (1327 401)  (1327 401)  routing T_25_25.sp4_r_v_b_32 <X> T_25_25.lc_trk_g0_3
 (27 1)  (1333 401)  (1333 401)  routing T_25_25.lc_trk_g3_5 <X> T_25_25.input0_0
 (28 1)  (1334 401)  (1334 401)  routing T_25_25.lc_trk_g3_5 <X> T_25_25.input0_0
 (29 1)  (1335 401)  (1335 401)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g3_5 input0_0
 (0 2)  (1306 402)  (1306 402)  routing T_25_25.glb_netwk_6 <X> T_25_25.wire_bram/ram/RCLK
 (1 2)  (1307 402)  (1307 402)  routing T_25_25.glb_netwk_6 <X> T_25_25.wire_bram/ram/RCLK
 (2 2)  (1308 402)  (1308 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (8 2)  (1314 402)  (1314 402)  routing T_25_25.sp4_h_r_1 <X> T_25_25.sp4_h_l_36
 (14 2)  (1320 402)  (1320 402)  routing T_25_25.sp4_v_b_4 <X> T_25_25.lc_trk_g0_4
 (16 3)  (1322 403)  (1322 403)  routing T_25_25.sp4_v_b_4 <X> T_25_25.lc_trk_g0_4
 (17 3)  (1323 403)  (1323 403)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (26 3)  (1332 403)  (1332 403)  routing T_25_25.lc_trk_g3_2 <X> T_25_25.input0_1
 (27 3)  (1333 403)  (1333 403)  routing T_25_25.lc_trk_g3_2 <X> T_25_25.input0_1
 (28 3)  (1334 403)  (1334 403)  routing T_25_25.lc_trk_g3_2 <X> T_25_25.input0_1
 (29 3)  (1335 403)  (1335 403)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g3_2 input0_1
 (6 4)  (1312 404)  (1312 404)  routing T_25_25.sp4_v_t_37 <X> T_25_25.sp4_v_b_3
 (26 4)  (1332 404)  (1332 404)  routing T_25_25.lc_trk_g2_4 <X> T_25_25.input0_2
 (5 5)  (1311 405)  (1311 405)  routing T_25_25.sp4_v_t_37 <X> T_25_25.sp4_v_b_3
 (10 5)  (1316 405)  (1316 405)  routing T_25_25.sp4_h_r_11 <X> T_25_25.sp4_v_b_4
 (17 5)  (1323 405)  (1323 405)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (28 5)  (1334 405)  (1334 405)  routing T_25_25.lc_trk_g2_4 <X> T_25_25.input0_2
 (29 5)  (1335 405)  (1335 405)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g2_4 input0_2
 (17 6)  (1323 406)  (1323 406)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (26 6)  (1332 406)  (1332 406)  routing T_25_25.lc_trk_g1_6 <X> T_25_25.input0_3
 (9 7)  (1315 407)  (1315 407)  routing T_25_25.sp4_v_b_8 <X> T_25_25.sp4_v_t_41
 (10 7)  (1316 407)  (1316 407)  routing T_25_25.sp4_v_b_8 <X> T_25_25.sp4_v_t_41
 (18 7)  (1324 407)  (1324 407)  routing T_25_25.sp4_r_v_b_29 <X> T_25_25.lc_trk_g1_5
 (22 7)  (1328 407)  (1328 407)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (1331 407)  (1331 407)  routing T_25_25.sp4_r_v_b_30 <X> T_25_25.lc_trk_g1_6
 (26 7)  (1332 407)  (1332 407)  routing T_25_25.lc_trk_g1_6 <X> T_25_25.input0_3
 (27 7)  (1333 407)  (1333 407)  routing T_25_25.lc_trk_g1_6 <X> T_25_25.input0_3
 (29 7)  (1335 407)  (1335 407)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g1_6 input0_3
 (16 8)  (1322 408)  (1322 408)  routing T_25_25.sp12_v_b_9 <X> T_25_25.lc_trk_g2_1
 (17 8)  (1323 408)  (1323 408)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_b_9 lc_trk_g2_1
 (22 8)  (1328 408)  (1328 408)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (26 8)  (1332 408)  (1332 408)  routing T_25_25.lc_trk_g3_7 <X> T_25_25.input0_4
 (28 8)  (1334 408)  (1334 408)  routing T_25_25.lc_trk_g2_3 <X> T_25_25.wire_bram/ram/WDATA_11
 (29 8)  (1335 408)  (1335 408)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_11
 (38 8)  (1344 408)  (1344 408)  Enable bit of Mux _out_links/OutMux1_4 => wire_bram/ram/RDATA_11 sp4_v_t_13
 (26 9)  (1332 409)  (1332 409)  routing T_25_25.lc_trk_g3_7 <X> T_25_25.input0_4
 (27 9)  (1333 409)  (1333 409)  routing T_25_25.lc_trk_g3_7 <X> T_25_25.input0_4
 (28 9)  (1334 409)  (1334 409)  routing T_25_25.lc_trk_g3_7 <X> T_25_25.input0_4
 (29 9)  (1335 409)  (1335 409)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g3_7 input0_4
 (30 9)  (1336 409)  (1336 409)  routing T_25_25.lc_trk_g2_3 <X> T_25_25.wire_bram/ram/WDATA_11
 (13 10)  (1319 410)  (1319 410)  routing T_25_25.sp4_v_b_8 <X> T_25_25.sp4_v_t_45
 (16 11)  (1322 411)  (1322 411)  routing T_25_25.sp12_v_t_11 <X> T_25_25.lc_trk_g2_4
 (17 11)  (1323 411)  (1323 411)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_t_11 lc_trk_g2_4
 (26 11)  (1332 411)  (1332 411)  routing T_25_25.lc_trk_g0_3 <X> T_25_25.input0_5
 (29 11)  (1335 411)  (1335 411)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g0_3 input0_5
 (32 11)  (1338 411)  (1338 411)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g2_1 input2_5
 (33 11)  (1339 411)  (1339 411)  routing T_25_25.lc_trk_g2_1 <X> T_25_25.input2_5
 (22 12)  (1328 412)  (1328 412)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (1329 412)  (1329 412)  routing T_25_25.sp12_v_b_19 <X> T_25_25.lc_trk_g3_3
 (25 12)  (1331 412)  (1331 412)  routing T_25_25.sp4_h_r_34 <X> T_25_25.lc_trk_g3_2
 (26 12)  (1332 412)  (1332 412)  routing T_25_25.lc_trk_g1_5 <X> T_25_25.input0_6
 (21 13)  (1327 413)  (1327 413)  routing T_25_25.sp12_v_b_19 <X> T_25_25.lc_trk_g3_3
 (22 13)  (1328 413)  (1328 413)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (1329 413)  (1329 413)  routing T_25_25.sp4_h_r_34 <X> T_25_25.lc_trk_g3_2
 (24 13)  (1330 413)  (1330 413)  routing T_25_25.sp4_h_r_34 <X> T_25_25.lc_trk_g3_2
 (27 13)  (1333 413)  (1333 413)  routing T_25_25.lc_trk_g1_5 <X> T_25_25.input0_6
 (29 13)  (1335 413)  (1335 413)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g1_5 input0_6
 (32 13)  (1338 413)  (1338 413)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g3_3 input2_6
 (33 13)  (1339 413)  (1339 413)  routing T_25_25.lc_trk_g3_3 <X> T_25_25.input2_6
 (34 13)  (1340 413)  (1340 413)  routing T_25_25.lc_trk_g3_3 <X> T_25_25.input2_6
 (35 13)  (1341 413)  (1341 413)  routing T_25_25.lc_trk_g3_3 <X> T_25_25.input2_6
 (1 14)  (1307 414)  (1307 414)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/RE
 (6 14)  (1312 414)  (1312 414)  routing T_25_25.sp4_v_b_6 <X> T_25_25.sp4_v_t_44
 (16 14)  (1322 414)  (1322 414)  routing T_25_25.sp12_v_b_13 <X> T_25_25.lc_trk_g3_5
 (17 14)  (1323 414)  (1323 414)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_13 lc_trk_g3_5
 (22 14)  (1328 414)  (1328 414)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_12 lc_trk_g3_7
 (23 14)  (1329 414)  (1329 414)  routing T_25_25.sp12_v_t_12 <X> T_25_25.lc_trk_g3_7
 (26 14)  (1332 414)  (1332 414)  routing T_25_25.lc_trk_g3_4 <X> T_25_25.input0_7
 (1 15)  (1307 415)  (1307 415)  routing T_25_25.lc_trk_g0_4 <X> T_25_25.wire_bram/ram/RE
 (5 15)  (1311 415)  (1311 415)  routing T_25_25.sp4_v_b_6 <X> T_25_25.sp4_v_t_44
 (7 15)  (1313 415)  (1313 415)  Column buffer control bit: MEMB_colbuf_cntl_6

 (15 15)  (1321 415)  (1321 415)  routing T_25_25.sp4_v_b_44 <X> T_25_25.lc_trk_g3_4
 (16 15)  (1322 415)  (1322 415)  routing T_25_25.sp4_v_b_44 <X> T_25_25.lc_trk_g3_4
 (17 15)  (1323 415)  (1323 415)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_44 lc_trk_g3_4
 (27 15)  (1333 415)  (1333 415)  routing T_25_25.lc_trk_g3_4 <X> T_25_25.input0_7
 (28 15)  (1334 415)  (1334 415)  routing T_25_25.lc_trk_g3_4 <X> T_25_25.input0_7
 (29 15)  (1335 415)  (1335 415)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g3_4 input0_7
 (32 15)  (1338 415)  (1338 415)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g1_0 input2_7
 (34 15)  (1340 415)  (1340 415)  routing T_25_25.lc_trk_g1_0 <X> T_25_25.input2_7


LogicTile_26_25

 (16 0)  (1364 400)  (1364 400)  routing T_26_25.sp12_h_r_9 <X> T_26_25.lc_trk_g0_1
 (17 0)  (1365 400)  (1365 400)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_9 lc_trk_g0_1
 (3 2)  (1351 402)  (1351 402)  routing T_26_25.sp12_v_t_23 <X> T_26_25.sp12_h_l_23
 (3 4)  (1351 404)  (1351 404)  routing T_26_25.sp12_v_t_23 <X> T_26_25.sp12_h_r_0
 (8 4)  (1356 404)  (1356 404)  routing T_26_25.sp4_h_l_41 <X> T_26_25.sp4_h_r_4
 (8 5)  (1356 405)  (1356 405)  routing T_26_25.sp4_h_l_41 <X> T_26_25.sp4_v_b_4
 (9 5)  (1357 405)  (1357 405)  routing T_26_25.sp4_h_l_41 <X> T_26_25.sp4_v_b_4
 (14 6)  (1362 406)  (1362 406)  routing T_26_25.sp4_v_b_4 <X> T_26_25.lc_trk_g1_4
 (15 6)  (1363 406)  (1363 406)  routing T_26_25.sp4_h_r_13 <X> T_26_25.lc_trk_g1_5
 (16 6)  (1364 406)  (1364 406)  routing T_26_25.sp4_h_r_13 <X> T_26_25.lc_trk_g1_5
 (17 6)  (1365 406)  (1365 406)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (1366 406)  (1366 406)  routing T_26_25.sp4_h_r_13 <X> T_26_25.lc_trk_g1_5
 (8 7)  (1356 407)  (1356 407)  routing T_26_25.sp4_v_b_1 <X> T_26_25.sp4_v_t_41
 (10 7)  (1358 407)  (1358 407)  routing T_26_25.sp4_v_b_1 <X> T_26_25.sp4_v_t_41
 (16 7)  (1364 407)  (1364 407)  routing T_26_25.sp4_v_b_4 <X> T_26_25.lc_trk_g1_4
 (17 7)  (1365 407)  (1365 407)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (8 8)  (1356 408)  (1356 408)  routing T_26_25.sp4_h_l_46 <X> T_26_25.sp4_h_r_7
 (10 8)  (1358 408)  (1358 408)  routing T_26_25.sp4_h_l_46 <X> T_26_25.sp4_h_r_7
 (15 8)  (1363 408)  (1363 408)  routing T_26_25.sp4_h_r_41 <X> T_26_25.lc_trk_g2_1
 (16 8)  (1364 408)  (1364 408)  routing T_26_25.sp4_h_r_41 <X> T_26_25.lc_trk_g2_1
 (17 8)  (1365 408)  (1365 408)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (1366 408)  (1366 408)  routing T_26_25.sp4_h_r_41 <X> T_26_25.lc_trk_g2_1
 (25 8)  (1373 408)  (1373 408)  routing T_26_25.sp4_h_r_34 <X> T_26_25.lc_trk_g2_2
 (27 8)  (1375 408)  (1375 408)  routing T_26_25.lc_trk_g3_2 <X> T_26_25.wire_logic_cluster/lc_4/in_1
 (28 8)  (1376 408)  (1376 408)  routing T_26_25.lc_trk_g3_2 <X> T_26_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (1377 408)  (1377 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (1380 408)  (1380 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (1381 408)  (1381 408)  routing T_26_25.lc_trk_g2_1 <X> T_26_25.wire_logic_cluster/lc_4/in_3
 (40 8)  (1388 408)  (1388 408)  LC_4 Logic Functioning bit
 (42 8)  (1390 408)  (1390 408)  LC_4 Logic Functioning bit
 (18 9)  (1366 409)  (1366 409)  routing T_26_25.sp4_h_r_41 <X> T_26_25.lc_trk_g2_1
 (22 9)  (1370 409)  (1370 409)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (1371 409)  (1371 409)  routing T_26_25.sp4_h_r_34 <X> T_26_25.lc_trk_g2_2
 (24 9)  (1372 409)  (1372 409)  routing T_26_25.sp4_h_r_34 <X> T_26_25.lc_trk_g2_2
 (30 9)  (1378 409)  (1378 409)  routing T_26_25.lc_trk_g3_2 <X> T_26_25.wire_logic_cluster/lc_4/in_1
 (40 9)  (1388 409)  (1388 409)  LC_4 Logic Functioning bit
 (42 9)  (1390 409)  (1390 409)  LC_4 Logic Functioning bit
 (32 10)  (1380 410)  (1380 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (1381 410)  (1381 410)  routing T_26_25.lc_trk_g2_2 <X> T_26_25.wire_logic_cluster/lc_5/in_3
 (40 10)  (1388 410)  (1388 410)  LC_5 Logic Functioning bit
 (42 10)  (1390 410)  (1390 410)  LC_5 Logic Functioning bit
 (9 11)  (1357 411)  (1357 411)  routing T_26_25.sp4_v_b_7 <X> T_26_25.sp4_v_t_42
 (28 11)  (1376 411)  (1376 411)  routing T_26_25.lc_trk_g2_1 <X> T_26_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (1377 411)  (1377 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (1379 411)  (1379 411)  routing T_26_25.lc_trk_g2_2 <X> T_26_25.wire_logic_cluster/lc_5/in_3
 (41 11)  (1389 411)  (1389 411)  LC_5 Logic Functioning bit
 (43 11)  (1391 411)  (1391 411)  LC_5 Logic Functioning bit
 (2 12)  (1350 412)  (1350 412)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (26 12)  (1374 412)  (1374 412)  routing T_26_25.lc_trk_g1_5 <X> T_26_25.wire_logic_cluster/lc_6/in_0
 (29 12)  (1377 412)  (1377 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (1379 412)  (1379 412)  routing T_26_25.lc_trk_g1_4 <X> T_26_25.wire_logic_cluster/lc_6/in_3
 (32 12)  (1380 412)  (1380 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (1382 412)  (1382 412)  routing T_26_25.lc_trk_g1_4 <X> T_26_25.wire_logic_cluster/lc_6/in_3
 (40 12)  (1388 412)  (1388 412)  LC_6 Logic Functioning bit
 (46 12)  (1394 412)  (1394 412)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (50 12)  (1398 412)  (1398 412)  Cascade bit: LH_LC06_inmux02_5

 (19 13)  (1367 413)  (1367 413)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (22 13)  (1370 413)  (1370 413)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (1372 413)  (1372 413)  routing T_26_25.tnr_op_2 <X> T_26_25.lc_trk_g3_2
 (27 13)  (1375 413)  (1375 413)  routing T_26_25.lc_trk_g1_5 <X> T_26_25.wire_logic_cluster/lc_6/in_0
 (29 13)  (1377 413)  (1377 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (39 13)  (1387 413)  (1387 413)  LC_6 Logic Functioning bit
 (40 13)  (1388 413)  (1388 413)  LC_6 Logic Functioning bit
 (3 15)  (1351 415)  (1351 415)  routing T_26_25.sp12_h_l_22 <X> T_26_25.sp12_v_t_22


LogicTile_27_25

 (15 0)  (1417 400)  (1417 400)  routing T_27_25.sp4_h_l_4 <X> T_27_25.lc_trk_g0_1
 (16 0)  (1418 400)  (1418 400)  routing T_27_25.sp4_h_l_4 <X> T_27_25.lc_trk_g0_1
 (17 0)  (1419 400)  (1419 400)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (1420 400)  (1420 400)  routing T_27_25.sp4_h_l_4 <X> T_27_25.lc_trk_g0_1
 (18 1)  (1420 401)  (1420 401)  routing T_27_25.sp4_h_l_4 <X> T_27_25.lc_trk_g0_1
 (22 1)  (1424 401)  (1424 401)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (1425 401)  (1425 401)  routing T_27_25.sp12_h_r_10 <X> T_27_25.lc_trk_g0_2
 (3 2)  (1405 402)  (1405 402)  routing T_27_25.sp12_v_t_23 <X> T_27_25.sp12_h_l_23
 (14 2)  (1416 402)  (1416 402)  routing T_27_25.lft_op_4 <X> T_27_25.lc_trk_g0_4
 (15 3)  (1417 403)  (1417 403)  routing T_27_25.lft_op_4 <X> T_27_25.lc_trk_g0_4
 (17 3)  (1419 403)  (1419 403)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (25 4)  (1427 404)  (1427 404)  routing T_27_25.sp4_h_l_7 <X> T_27_25.lc_trk_g1_2
 (22 5)  (1424 405)  (1424 405)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (1425 405)  (1425 405)  routing T_27_25.sp4_h_l_7 <X> T_27_25.lc_trk_g1_2
 (24 5)  (1426 405)  (1426 405)  routing T_27_25.sp4_h_l_7 <X> T_27_25.lc_trk_g1_2
 (25 5)  (1427 405)  (1427 405)  routing T_27_25.sp4_h_l_7 <X> T_27_25.lc_trk_g1_2
 (5 7)  (1407 407)  (1407 407)  routing T_27_25.sp4_h_l_38 <X> T_27_25.sp4_v_t_38
 (29 10)  (1431 410)  (1431 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (1433 410)  (1433 410)  routing T_27_25.lc_trk_g0_4 <X> T_27_25.wire_logic_cluster/lc_5/in_3
 (32 10)  (1434 410)  (1434 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (40 10)  (1442 410)  (1442 410)  LC_5 Logic Functioning bit
 (42 10)  (1444 410)  (1444 410)  LC_5 Logic Functioning bit
 (29 11)  (1431 411)  (1431 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (1432 411)  (1432 411)  routing T_27_25.lc_trk_g0_2 <X> T_27_25.wire_logic_cluster/lc_5/in_1
 (32 11)  (1434 411)  (1434 411)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (1436 411)  (1436 411)  routing T_27_25.lc_trk_g1_2 <X> T_27_25.input_2_5
 (35 11)  (1437 411)  (1437 411)  routing T_27_25.lc_trk_g1_2 <X> T_27_25.input_2_5
 (42 11)  (1444 411)  (1444 411)  LC_5 Logic Functioning bit
 (7 13)  (1409 413)  (1409 413)  Column buffer control bit: LH_colbuf_cntl_4

 (8 13)  (1410 413)  (1410 413)  routing T_27_25.sp4_h_l_41 <X> T_27_25.sp4_v_b_10
 (9 13)  (1411 413)  (1411 413)  routing T_27_25.sp4_h_l_41 <X> T_27_25.sp4_v_b_10
 (10 13)  (1412 413)  (1412 413)  routing T_27_25.sp4_h_l_41 <X> T_27_25.sp4_v_b_10
 (7 15)  (1409 415)  (1409 415)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_28_25

 (3 1)  (1459 401)  (1459 401)  routing T_28_25.sp12_h_l_23 <X> T_28_25.sp12_v_b_0


LogicTile_29_25

 (5 2)  (1515 402)  (1515 402)  routing T_29_25.sp4_v_t_37 <X> T_29_25.sp4_h_l_37
 (6 3)  (1516 403)  (1516 403)  routing T_29_25.sp4_v_t_37 <X> T_29_25.sp4_h_l_37
 (8 7)  (1518 407)  (1518 407)  routing T_29_25.sp4_v_b_1 <X> T_29_25.sp4_v_t_41
 (10 7)  (1520 407)  (1520 407)  routing T_29_25.sp4_v_b_1 <X> T_29_25.sp4_v_t_41


LogicTile_30_25



LogicTile_31_25



LogicTile_32_25



IO_Tile_33_25

 (11 6)  (1737 406)  (1737 406)  routing T_33_25.span4_vert_b_2 <X> T_33_25.span4_vert_t_14


IO_Tile_0_24



LogicTile_1_24

 (7 9)  (25 393)  (25 393)  Column buffer control bit: LH_colbuf_cntl_0



LogicTile_2_24

 (3 6)  (75 390)  (75 390)  routing T_2_24.sp12_h_r_0 <X> T_2_24.sp12_v_t_23
 (3 7)  (75 391)  (75 391)  routing T_2_24.sp12_h_r_0 <X> T_2_24.sp12_v_t_23


LogicTile_3_24



LogicTile_4_24



LogicTile_5_24



LogicTile_6_24



LogicTile_7_24

 (26 4)  (368 388)  (368 388)  routing T_7_24.lc_trk_g1_5 <X> T_7_24.wire_logic_cluster/lc_2/in_0
 (28 4)  (370 388)  (370 388)  routing T_7_24.lc_trk_g2_1 <X> T_7_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (371 388)  (371 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (373 388)  (373 388)  routing T_7_24.lc_trk_g1_6 <X> T_7_24.wire_logic_cluster/lc_2/in_3
 (32 4)  (374 388)  (374 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (376 388)  (376 388)  routing T_7_24.lc_trk_g1_6 <X> T_7_24.wire_logic_cluster/lc_2/in_3
 (36 4)  (378 388)  (378 388)  LC_2 Logic Functioning bit
 (38 4)  (380 388)  (380 388)  LC_2 Logic Functioning bit
 (40 4)  (382 388)  (382 388)  LC_2 Logic Functioning bit
 (41 4)  (383 388)  (383 388)  LC_2 Logic Functioning bit
 (42 4)  (384 388)  (384 388)  LC_2 Logic Functioning bit
 (43 4)  (385 388)  (385 388)  LC_2 Logic Functioning bit
 (27 5)  (369 389)  (369 389)  routing T_7_24.lc_trk_g1_5 <X> T_7_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 389)  (371 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (373 389)  (373 389)  routing T_7_24.lc_trk_g1_6 <X> T_7_24.wire_logic_cluster/lc_2/in_3
 (36 5)  (378 389)  (378 389)  LC_2 Logic Functioning bit
 (38 5)  (380 389)  (380 389)  LC_2 Logic Functioning bit
 (41 5)  (383 389)  (383 389)  LC_2 Logic Functioning bit
 (43 5)  (385 389)  (385 389)  LC_2 Logic Functioning bit
 (51 5)  (393 389)  (393 389)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (17 6)  (359 390)  (359 390)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (22 7)  (364 391)  (364 391)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_14 lc_trk_g1_6
 (23 7)  (365 391)  (365 391)  routing T_7_24.sp12_h_r_14 <X> T_7_24.lc_trk_g1_6
 (11 8)  (353 392)  (353 392)  routing T_7_24.sp4_h_r_3 <X> T_7_24.sp4_v_b_8
 (15 8)  (357 392)  (357 392)  routing T_7_24.sp4_h_r_41 <X> T_7_24.lc_trk_g2_1
 (16 8)  (358 392)  (358 392)  routing T_7_24.sp4_h_r_41 <X> T_7_24.lc_trk_g2_1
 (17 8)  (359 392)  (359 392)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (360 392)  (360 392)  routing T_7_24.sp4_h_r_41 <X> T_7_24.lc_trk_g2_1
 (18 9)  (360 393)  (360 393)  routing T_7_24.sp4_h_r_41 <X> T_7_24.lc_trk_g2_1
 (7 11)  (349 395)  (349 395)  Column buffer control bit: LH_colbuf_cntl_2

 (7 15)  (349 399)  (349 399)  Column buffer control bit: LH_colbuf_cntl_6



RAM_Tile_8_24

 (3 0)  (399 384)  (399 384)  routing T_8_24.sp12_h_r_0 <X> T_8_24.sp12_v_b_0
 (15 0)  (411 384)  (411 384)  routing T_8_24.sp4_h_r_9 <X> T_8_24.lc_trk_g0_1
 (16 0)  (412 384)  (412 384)  routing T_8_24.sp4_h_r_9 <X> T_8_24.lc_trk_g0_1
 (17 0)  (413 384)  (413 384)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (414 384)  (414 384)  routing T_8_24.sp4_h_r_9 <X> T_8_24.lc_trk_g0_1
 (29 0)  (425 384)  (425 384)  Enable bit of Mux _bram/lcb1_0 => lc_trk_g0_7 wire_bram/ram/WDATA_7
 (30 0)  (426 384)  (426 384)  routing T_8_24.lc_trk_g0_7 <X> T_8_24.wire_bram/ram/WDATA_7
 (3 1)  (399 385)  (399 385)  routing T_8_24.sp12_h_r_0 <X> T_8_24.sp12_v_b_0
 (30 1)  (426 385)  (426 385)  routing T_8_24.lc_trk_g0_7 <X> T_8_24.wire_bram/ram/WDATA_7
 (37 1)  (433 385)  (433 385)  Enable bit of Mux _out_links/OutMux7_0 => wire_bram/ram/RDATA_7 sp4_h_l_5
 (38 1)  (434 385)  (434 385)  Enable bit of Mux _out_links/OutMux0_0 => wire_bram/ram/RDATA_7 sp4_v_b_0
 (0 2)  (396 386)  (396 386)  routing T_8_24.glb_netwk_6 <X> T_8_24.wire_bram/ram/WCLK
 (1 2)  (397 386)  (397 386)  routing T_8_24.glb_netwk_6 <X> T_8_24.wire_bram/ram/WCLK
 (2 2)  (398 386)  (398 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (21 2)  (417 386)  (417 386)  routing T_8_24.sp4_h_l_2 <X> T_8_24.lc_trk_g0_7
 (22 2)  (418 386)  (418 386)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (419 386)  (419 386)  routing T_8_24.sp4_h_l_2 <X> T_8_24.lc_trk_g0_7
 (24 2)  (420 386)  (420 386)  routing T_8_24.sp4_h_l_2 <X> T_8_24.lc_trk_g0_7
 (25 2)  (421 386)  (421 386)  routing T_8_24.sp4_h_r_22 <X> T_8_24.lc_trk_g0_6
 (27 2)  (423 386)  (423 386)  routing T_8_24.lc_trk_g3_1 <X> T_8_24.wire_bram/ram/WDATA_6
 (28 2)  (424 386)  (424 386)  routing T_8_24.lc_trk_g3_1 <X> T_8_24.wire_bram/ram/WDATA_6
 (29 2)  (425 386)  (425 386)  Enable bit of Mux _bram/lcb1_1 => lc_trk_g3_1 wire_bram/ram/WDATA_6
 (22 3)  (418 387)  (418 387)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_22 lc_trk_g0_6
 (23 3)  (419 387)  (419 387)  routing T_8_24.sp4_h_r_22 <X> T_8_24.lc_trk_g0_6
 (24 3)  (420 387)  (420 387)  routing T_8_24.sp4_h_r_22 <X> T_8_24.lc_trk_g0_6
 (25 3)  (421 387)  (421 387)  routing T_8_24.sp4_h_r_22 <X> T_8_24.lc_trk_g0_6
 (41 3)  (437 387)  (437 387)  Enable bit of Mux _out_links/OutMux9_1 => wire_bram/ram/RDATA_6 sp4_r_v_b_3
 (0 4)  (396 388)  (396 388)  routing T_8_24.lc_trk_g2_2 <X> T_8_24.wire_bram/ram/WCLKE
 (1 4)  (397 388)  (397 388)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_bram/ram/WCLKE
 (22 4)  (418 388)  (418 388)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (419 388)  (419 388)  routing T_8_24.sp4_h_r_3 <X> T_8_24.lc_trk_g1_3
 (24 4)  (420 388)  (420 388)  routing T_8_24.sp4_h_r_3 <X> T_8_24.lc_trk_g1_3
 (27 4)  (423 388)  (423 388)  routing T_8_24.lc_trk_g3_0 <X> T_8_24.wire_bram/ram/WDATA_5
 (28 4)  (424 388)  (424 388)  routing T_8_24.lc_trk_g3_0 <X> T_8_24.wire_bram/ram/WDATA_5
 (29 4)  (425 388)  (425 388)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g3_0 wire_bram/ram/WDATA_5
 (41 4)  (437 388)  (437 388)  Enable bit of Mux _out_links/OutMuxb_2 => wire_bram/ram/RDATA_5 sp4_r_v_b_37
 (1 5)  (397 389)  (397 389)  routing T_8_24.lc_trk_g2_2 <X> T_8_24.wire_bram/ram/WCLKE
 (7 5)  (403 389)  (403 389)  Cascade bit: MEMT_LC02_inmux00_bram_cbit_4

 (12 5)  (408 389)  (408 389)  routing T_8_24.sp4_h_r_5 <X> T_8_24.sp4_v_b_5
 (21 5)  (417 389)  (417 389)  routing T_8_24.sp4_h_r_3 <X> T_8_24.lc_trk_g1_3
 (9 6)  (405 390)  (405 390)  routing T_8_24.sp4_h_r_1 <X> T_8_24.sp4_h_l_41
 (10 6)  (406 390)  (406 390)  routing T_8_24.sp4_h_r_1 <X> T_8_24.sp4_h_l_41
 (15 6)  (411 390)  (411 390)  routing T_8_24.sp4_v_t_8 <X> T_8_24.lc_trk_g1_5
 (16 6)  (412 390)  (412 390)  routing T_8_24.sp4_v_t_8 <X> T_8_24.lc_trk_g1_5
 (17 6)  (413 390)  (413 390)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_t_8 lc_trk_g1_5
 (28 6)  (424 390)  (424 390)  routing T_8_24.lc_trk_g2_4 <X> T_8_24.wire_bram/ram/WDATA_4
 (29 6)  (425 390)  (425 390)  Enable bit of Mux _bram/lcb1_3 => lc_trk_g2_4 wire_bram/ram/WDATA_4
 (30 6)  (426 390)  (426 390)  routing T_8_24.lc_trk_g2_4 <X> T_8_24.wire_bram/ram/WDATA_4
 (38 6)  (434 390)  (434 390)  Enable bit of Mux _out_links/OutMux2_3 => wire_bram/ram/RDATA_4 sp4_v_b_38
 (7 7)  (403 391)  (403 391)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_6

 (14 7)  (410 391)  (410 391)  routing T_8_24.sp4_h_r_4 <X> T_8_24.lc_trk_g1_4
 (15 7)  (411 391)  (411 391)  routing T_8_24.sp4_h_r_4 <X> T_8_24.lc_trk_g1_4
 (16 7)  (412 391)  (412 391)  routing T_8_24.sp4_h_r_4 <X> T_8_24.lc_trk_g1_4
 (17 7)  (413 391)  (413 391)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (27 8)  (423 392)  (423 392)  routing T_8_24.lc_trk_g1_4 <X> T_8_24.wire_bram/ram/WDATA_3
 (29 8)  (425 392)  (425 392)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_4 wire_bram/ram/WDATA_3
 (30 8)  (426 392)  (426 392)  routing T_8_24.lc_trk_g1_4 <X> T_8_24.wire_bram/ram/WDATA_3
 (13 9)  (409 393)  (409 393)  routing T_8_24.sp4_v_t_38 <X> T_8_24.sp4_h_r_8
 (22 9)  (418 393)  (418 393)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (421 393)  (421 393)  routing T_8_24.sp4_r_v_b_34 <X> T_8_24.lc_trk_g2_2
 (41 9)  (437 393)  (437 393)  Enable bit of Mux _out_links/OutMux9_4 => wire_bram/ram/RDATA_3 sp4_r_v_b_9
 (27 10)  (423 394)  (423 394)  routing T_8_24.lc_trk_g1_3 <X> T_8_24.wire_bram/ram/WDATA_2
 (29 10)  (425 394)  (425 394)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g1_3 wire_bram/ram/WDATA_2
 (41 10)  (437 394)  (437 394)  Enable bit of Mux _out_links/OutMuxb_5 => wire_bram/ram/RDATA_2 sp4_r_v_b_43
 (14 11)  (410 395)  (410 395)  routing T_8_24.sp4_r_v_b_36 <X> T_8_24.lc_trk_g2_4
 (17 11)  (413 395)  (413 395)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (30 11)  (426 395)  (426 395)  routing T_8_24.lc_trk_g1_3 <X> T_8_24.wire_bram/ram/WDATA_2
 (39 11)  (435 395)  (435 395)  Enable bit of Mux _out_links/OutMux0_5 => wire_bram/ram/RDATA_2 sp4_v_b_10
 (10 12)  (406 396)  (406 396)  routing T_8_24.sp4_v_t_40 <X> T_8_24.sp4_h_r_10
 (17 12)  (413 396)  (413 396)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (29 12)  (425 396)  (425 396)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g0_1 wire_bram/ram/WDATA_1
 (38 12)  (434 396)  (434 396)  Enable bit of Mux _out_links/OutMux1_6 => wire_bram/ram/RDATA_1 sp4_v_b_28
 (14 13)  (410 397)  (410 397)  routing T_8_24.sp4_h_l_13 <X> T_8_24.lc_trk_g3_0
 (15 13)  (411 397)  (411 397)  routing T_8_24.sp4_h_l_13 <X> T_8_24.lc_trk_g3_0
 (16 13)  (412 397)  (412 397)  routing T_8_24.sp4_h_l_13 <X> T_8_24.lc_trk_g3_0
 (17 13)  (413 397)  (413 397)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_13 lc_trk_g3_0
 (18 13)  (414 397)  (414 397)  routing T_8_24.sp4_r_v_b_41 <X> T_8_24.lc_trk_g3_1
 (39 13)  (435 397)  (435 397)  Enable bit of Mux _out_links/OutMux0_6 => wire_bram/ram/RDATA_1 sp4_v_t_1
 (1 14)  (397 398)  (397 398)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (29 14)  (425 398)  (425 398)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g0_6 wire_bram/ram/WDATA_0
 (30 14)  (426 398)  (426 398)  routing T_8_24.lc_trk_g0_6 <X> T_8_24.wire_bram/ram/WDATA_0
 (0 15)  (396 399)  (396 399)  routing T_8_24.lc_trk_g1_5 <X> T_8_24.wire_bram/ram/WE
 (1 15)  (397 399)  (397 399)  routing T_8_24.lc_trk_g1_5 <X> T_8_24.wire_bram/ram/WE
 (7 15)  (403 399)  (403 399)  Column buffer control bit: MEMT_colbuf_cntl_6

 (30 15)  (426 399)  (426 399)  routing T_8_24.lc_trk_g0_6 <X> T_8_24.wire_bram/ram/WDATA_0
 (36 15)  (432 399)  (432 399)  Enable bit of Mux _out_links/OutMux6_7 => wire_bram/ram/RDATA_0 sp4_h_l_3
 (39 15)  (435 399)  (435 399)  Enable bit of Mux _out_links/OutMux0_7 => wire_bram/ram/RDATA_0 sp4_v_b_14


LogicTile_9_24

 (27 0)  (465 384)  (465 384)  routing T_9_24.lc_trk_g3_0 <X> T_9_24.wire_logic_cluster/lc_0/in_1
 (28 0)  (466 384)  (466 384)  routing T_9_24.lc_trk_g3_0 <X> T_9_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 384)  (467 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (470 384)  (470 384)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (474 384)  (474 384)  LC_0 Logic Functioning bit
 (37 0)  (475 384)  (475 384)  LC_0 Logic Functioning bit
 (38 0)  (476 384)  (476 384)  LC_0 Logic Functioning bit
 (39 0)  (477 384)  (477 384)  LC_0 Logic Functioning bit
 (44 0)  (482 384)  (482 384)  LC_0 Logic Functioning bit
 (45 0)  (483 384)  (483 384)  LC_0 Logic Functioning bit
 (40 1)  (478 385)  (478 385)  LC_0 Logic Functioning bit
 (41 1)  (479 385)  (479 385)  LC_0 Logic Functioning bit
 (42 1)  (480 385)  (480 385)  LC_0 Logic Functioning bit
 (43 1)  (481 385)  (481 385)  LC_0 Logic Functioning bit
 (49 1)  (487 385)  (487 385)  Carry_In_Mux bit 

 (0 2)  (438 386)  (438 386)  routing T_9_24.glb_netwk_6 <X> T_9_24.wire_logic_cluster/lc_7/clk
 (1 2)  (439 386)  (439 386)  routing T_9_24.glb_netwk_6 <X> T_9_24.wire_logic_cluster/lc_7/clk
 (2 2)  (440 386)  (440 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (465 386)  (465 386)  routing T_9_24.lc_trk_g3_1 <X> T_9_24.wire_logic_cluster/lc_1/in_1
 (28 2)  (466 386)  (466 386)  routing T_9_24.lc_trk_g3_1 <X> T_9_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 386)  (467 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (470 386)  (470 386)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (474 386)  (474 386)  LC_1 Logic Functioning bit
 (37 2)  (475 386)  (475 386)  LC_1 Logic Functioning bit
 (38 2)  (476 386)  (476 386)  LC_1 Logic Functioning bit
 (39 2)  (477 386)  (477 386)  LC_1 Logic Functioning bit
 (44 2)  (482 386)  (482 386)  LC_1 Logic Functioning bit
 (45 2)  (483 386)  (483 386)  LC_1 Logic Functioning bit
 (40 3)  (478 387)  (478 387)  LC_1 Logic Functioning bit
 (41 3)  (479 387)  (479 387)  LC_1 Logic Functioning bit
 (42 3)  (480 387)  (480 387)  LC_1 Logic Functioning bit
 (43 3)  (481 387)  (481 387)  LC_1 Logic Functioning bit
 (21 4)  (459 388)  (459 388)  routing T_9_24.wire_logic_cluster/lc_3/out <X> T_9_24.lc_trk_g1_3
 (22 4)  (460 388)  (460 388)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (463 388)  (463 388)  routing T_9_24.wire_logic_cluster/lc_2/out <X> T_9_24.lc_trk_g1_2
 (27 4)  (465 388)  (465 388)  routing T_9_24.lc_trk_g1_2 <X> T_9_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 388)  (467 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (470 388)  (470 388)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (474 388)  (474 388)  LC_2 Logic Functioning bit
 (37 4)  (475 388)  (475 388)  LC_2 Logic Functioning bit
 (38 4)  (476 388)  (476 388)  LC_2 Logic Functioning bit
 (39 4)  (477 388)  (477 388)  LC_2 Logic Functioning bit
 (44 4)  (482 388)  (482 388)  LC_2 Logic Functioning bit
 (45 4)  (483 388)  (483 388)  LC_2 Logic Functioning bit
 (22 5)  (460 389)  (460 389)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (468 389)  (468 389)  routing T_9_24.lc_trk_g1_2 <X> T_9_24.wire_logic_cluster/lc_2/in_1
 (40 5)  (478 389)  (478 389)  LC_2 Logic Functioning bit
 (41 5)  (479 389)  (479 389)  LC_2 Logic Functioning bit
 (42 5)  (480 389)  (480 389)  LC_2 Logic Functioning bit
 (43 5)  (481 389)  (481 389)  LC_2 Logic Functioning bit
 (17 6)  (455 390)  (455 390)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (456 390)  (456 390)  routing T_9_24.wire_logic_cluster/lc_5/out <X> T_9_24.lc_trk_g1_5
 (25 6)  (463 390)  (463 390)  routing T_9_24.wire_logic_cluster/lc_6/out <X> T_9_24.lc_trk_g1_6
 (27 6)  (465 390)  (465 390)  routing T_9_24.lc_trk_g1_3 <X> T_9_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 390)  (467 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (470 390)  (470 390)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (474 390)  (474 390)  LC_3 Logic Functioning bit
 (37 6)  (475 390)  (475 390)  LC_3 Logic Functioning bit
 (38 6)  (476 390)  (476 390)  LC_3 Logic Functioning bit
 (39 6)  (477 390)  (477 390)  LC_3 Logic Functioning bit
 (44 6)  (482 390)  (482 390)  LC_3 Logic Functioning bit
 (45 6)  (483 390)  (483 390)  LC_3 Logic Functioning bit
 (22 7)  (460 391)  (460 391)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (468 391)  (468 391)  routing T_9_24.lc_trk_g1_3 <X> T_9_24.wire_logic_cluster/lc_3/in_1
 (40 7)  (478 391)  (478 391)  LC_3 Logic Functioning bit
 (41 7)  (479 391)  (479 391)  LC_3 Logic Functioning bit
 (42 7)  (480 391)  (480 391)  LC_3 Logic Functioning bit
 (43 7)  (481 391)  (481 391)  LC_3 Logic Functioning bit
 (6 8)  (444 392)  (444 392)  routing T_9_24.sp4_v_t_38 <X> T_9_24.sp4_v_b_6
 (13 8)  (451 392)  (451 392)  routing T_9_24.sp4_v_t_45 <X> T_9_24.sp4_v_b_8
 (27 8)  (465 392)  (465 392)  routing T_9_24.lc_trk_g3_4 <X> T_9_24.wire_logic_cluster/lc_4/in_1
 (28 8)  (466 392)  (466 392)  routing T_9_24.lc_trk_g3_4 <X> T_9_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 392)  (467 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 392)  (468 392)  routing T_9_24.lc_trk_g3_4 <X> T_9_24.wire_logic_cluster/lc_4/in_1
 (32 8)  (470 392)  (470 392)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (474 392)  (474 392)  LC_4 Logic Functioning bit
 (37 8)  (475 392)  (475 392)  LC_4 Logic Functioning bit
 (38 8)  (476 392)  (476 392)  LC_4 Logic Functioning bit
 (39 8)  (477 392)  (477 392)  LC_4 Logic Functioning bit
 (44 8)  (482 392)  (482 392)  LC_4 Logic Functioning bit
 (45 8)  (483 392)  (483 392)  LC_4 Logic Functioning bit
 (5 9)  (443 393)  (443 393)  routing T_9_24.sp4_v_t_38 <X> T_9_24.sp4_v_b_6
 (40 9)  (478 393)  (478 393)  LC_4 Logic Functioning bit
 (41 9)  (479 393)  (479 393)  LC_4 Logic Functioning bit
 (42 9)  (480 393)  (480 393)  LC_4 Logic Functioning bit
 (43 9)  (481 393)  (481 393)  LC_4 Logic Functioning bit
 (27 10)  (465 394)  (465 394)  routing T_9_24.lc_trk_g1_5 <X> T_9_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 394)  (467 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 394)  (468 394)  routing T_9_24.lc_trk_g1_5 <X> T_9_24.wire_logic_cluster/lc_5/in_1
 (32 10)  (470 394)  (470 394)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (474 394)  (474 394)  LC_5 Logic Functioning bit
 (37 10)  (475 394)  (475 394)  LC_5 Logic Functioning bit
 (38 10)  (476 394)  (476 394)  LC_5 Logic Functioning bit
 (39 10)  (477 394)  (477 394)  LC_5 Logic Functioning bit
 (44 10)  (482 394)  (482 394)  LC_5 Logic Functioning bit
 (45 10)  (483 394)  (483 394)  LC_5 Logic Functioning bit
 (7 11)  (445 395)  (445 395)  Column buffer control bit: LH_colbuf_cntl_2

 (40 11)  (478 395)  (478 395)  LC_5 Logic Functioning bit
 (41 11)  (479 395)  (479 395)  LC_5 Logic Functioning bit
 (42 11)  (480 395)  (480 395)  LC_5 Logic Functioning bit
 (43 11)  (481 395)  (481 395)  LC_5 Logic Functioning bit
 (13 12)  (451 396)  (451 396)  routing T_9_24.sp4_v_t_46 <X> T_9_24.sp4_v_b_11
 (14 12)  (452 396)  (452 396)  routing T_9_24.wire_logic_cluster/lc_0/out <X> T_9_24.lc_trk_g3_0
 (17 12)  (455 396)  (455 396)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (456 396)  (456 396)  routing T_9_24.wire_logic_cluster/lc_1/out <X> T_9_24.lc_trk_g3_1
 (27 12)  (465 396)  (465 396)  routing T_9_24.lc_trk_g1_6 <X> T_9_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 396)  (467 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (468 396)  (468 396)  routing T_9_24.lc_trk_g1_6 <X> T_9_24.wire_logic_cluster/lc_6/in_1
 (32 12)  (470 396)  (470 396)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (474 396)  (474 396)  LC_6 Logic Functioning bit
 (37 12)  (475 396)  (475 396)  LC_6 Logic Functioning bit
 (38 12)  (476 396)  (476 396)  LC_6 Logic Functioning bit
 (39 12)  (477 396)  (477 396)  LC_6 Logic Functioning bit
 (44 12)  (482 396)  (482 396)  LC_6 Logic Functioning bit
 (45 12)  (483 396)  (483 396)  LC_6 Logic Functioning bit
 (7 13)  (445 397)  (445 397)  Column buffer control bit: LH_colbuf_cntl_4

 (17 13)  (455 397)  (455 397)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (468 397)  (468 397)  routing T_9_24.lc_trk_g1_6 <X> T_9_24.wire_logic_cluster/lc_6/in_1
 (40 13)  (478 397)  (478 397)  LC_6 Logic Functioning bit
 (41 13)  (479 397)  (479 397)  LC_6 Logic Functioning bit
 (42 13)  (480 397)  (480 397)  LC_6 Logic Functioning bit
 (43 13)  (481 397)  (481 397)  LC_6 Logic Functioning bit
 (1 14)  (439 398)  (439 398)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (4 14)  (442 398)  (442 398)  routing T_9_24.sp4_h_r_9 <X> T_9_24.sp4_v_t_44
 (14 14)  (452 398)  (452 398)  routing T_9_24.wire_logic_cluster/lc_4/out <X> T_9_24.lc_trk_g3_4
 (21 14)  (459 398)  (459 398)  routing T_9_24.wire_logic_cluster/lc_7/out <X> T_9_24.lc_trk_g3_7
 (22 14)  (460 398)  (460 398)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (465 398)  (465 398)  routing T_9_24.lc_trk_g3_7 <X> T_9_24.wire_logic_cluster/lc_7/in_1
 (28 14)  (466 398)  (466 398)  routing T_9_24.lc_trk_g3_7 <X> T_9_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 398)  (467 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (468 398)  (468 398)  routing T_9_24.lc_trk_g3_7 <X> T_9_24.wire_logic_cluster/lc_7/in_1
 (32 14)  (470 398)  (470 398)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (474 398)  (474 398)  LC_7 Logic Functioning bit
 (37 14)  (475 398)  (475 398)  LC_7 Logic Functioning bit
 (38 14)  (476 398)  (476 398)  LC_7 Logic Functioning bit
 (39 14)  (477 398)  (477 398)  LC_7 Logic Functioning bit
 (44 14)  (482 398)  (482 398)  LC_7 Logic Functioning bit
 (45 14)  (483 398)  (483 398)  LC_7 Logic Functioning bit
 (0 15)  (438 399)  (438 399)  routing T_9_24.glb_netwk_2 <X> T_9_24.wire_logic_cluster/lc_7/s_r
 (5 15)  (443 399)  (443 399)  routing T_9_24.sp4_h_r_9 <X> T_9_24.sp4_v_t_44
 (7 15)  (445 399)  (445 399)  Column buffer control bit: LH_colbuf_cntl_6

 (17 15)  (455 399)  (455 399)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (468 399)  (468 399)  routing T_9_24.lc_trk_g3_7 <X> T_9_24.wire_logic_cluster/lc_7/in_1
 (40 15)  (478 399)  (478 399)  LC_7 Logic Functioning bit
 (41 15)  (479 399)  (479 399)  LC_7 Logic Functioning bit
 (42 15)  (480 399)  (480 399)  LC_7 Logic Functioning bit
 (43 15)  (481 399)  (481 399)  LC_7 Logic Functioning bit


LogicTile_10_24

 (4 3)  (496 387)  (496 387)  routing T_10_24.sp4_v_b_7 <X> T_10_24.sp4_h_l_37
 (17 5)  (509 389)  (509 389)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (28 6)  (520 390)  (520 390)  routing T_10_24.lc_trk_g2_4 <X> T_10_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 390)  (521 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 390)  (522 390)  routing T_10_24.lc_trk_g2_4 <X> T_10_24.wire_logic_cluster/lc_3/in_1
 (31 6)  (523 390)  (523 390)  routing T_10_24.lc_trk_g2_6 <X> T_10_24.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 390)  (524 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 390)  (525 390)  routing T_10_24.lc_trk_g2_6 <X> T_10_24.wire_logic_cluster/lc_3/in_3
 (36 6)  (528 390)  (528 390)  LC_3 Logic Functioning bit
 (38 6)  (530 390)  (530 390)  LC_3 Logic Functioning bit
 (31 7)  (523 391)  (523 391)  routing T_10_24.lc_trk_g2_6 <X> T_10_24.wire_logic_cluster/lc_3/in_3
 (36 7)  (528 391)  (528 391)  LC_3 Logic Functioning bit
 (38 7)  (530 391)  (530 391)  LC_3 Logic Functioning bit
 (53 7)  (545 391)  (545 391)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (21 8)  (513 392)  (513 392)  routing T_10_24.sp4_v_t_14 <X> T_10_24.lc_trk_g2_3
 (22 8)  (514 392)  (514 392)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (515 392)  (515 392)  routing T_10_24.sp4_v_t_14 <X> T_10_24.lc_trk_g2_3
 (26 8)  (518 392)  (518 392)  routing T_10_24.lc_trk_g3_7 <X> T_10_24.wire_logic_cluster/lc_4/in_0
 (27 8)  (519 392)  (519 392)  routing T_10_24.lc_trk_g1_0 <X> T_10_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 392)  (521 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (523 392)  (523 392)  routing T_10_24.lc_trk_g2_5 <X> T_10_24.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 392)  (524 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 392)  (525 392)  routing T_10_24.lc_trk_g2_5 <X> T_10_24.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 392)  (528 392)  LC_4 Logic Functioning bit
 (37 8)  (529 392)  (529 392)  LC_4 Logic Functioning bit
 (38 8)  (530 392)  (530 392)  LC_4 Logic Functioning bit
 (39 8)  (531 392)  (531 392)  LC_4 Logic Functioning bit
 (40 8)  (532 392)  (532 392)  LC_4 Logic Functioning bit
 (41 8)  (533 392)  (533 392)  LC_4 Logic Functioning bit
 (42 8)  (534 392)  (534 392)  LC_4 Logic Functioning bit
 (43 8)  (535 392)  (535 392)  LC_4 Logic Functioning bit
 (48 8)  (540 392)  (540 392)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (26 9)  (518 393)  (518 393)  routing T_10_24.lc_trk_g3_7 <X> T_10_24.wire_logic_cluster/lc_4/in_0
 (27 9)  (519 393)  (519 393)  routing T_10_24.lc_trk_g3_7 <X> T_10_24.wire_logic_cluster/lc_4/in_0
 (28 9)  (520 393)  (520 393)  routing T_10_24.lc_trk_g3_7 <X> T_10_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 393)  (521 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (32 9)  (524 393)  (524 393)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (525 393)  (525 393)  routing T_10_24.lc_trk_g3_1 <X> T_10_24.input_2_4
 (34 9)  (526 393)  (526 393)  routing T_10_24.lc_trk_g3_1 <X> T_10_24.input_2_4
 (37 9)  (529 393)  (529 393)  LC_4 Logic Functioning bit
 (38 9)  (530 393)  (530 393)  LC_4 Logic Functioning bit
 (39 9)  (531 393)  (531 393)  LC_4 Logic Functioning bit
 (40 9)  (532 393)  (532 393)  LC_4 Logic Functioning bit
 (41 9)  (533 393)  (533 393)  LC_4 Logic Functioning bit
 (42 9)  (534 393)  (534 393)  LC_4 Logic Functioning bit
 (43 9)  (535 393)  (535 393)  LC_4 Logic Functioning bit
 (14 10)  (506 394)  (506 394)  routing T_10_24.rgt_op_4 <X> T_10_24.lc_trk_g2_4
 (15 10)  (507 394)  (507 394)  routing T_10_24.sp4_h_l_16 <X> T_10_24.lc_trk_g2_5
 (16 10)  (508 394)  (508 394)  routing T_10_24.sp4_h_l_16 <X> T_10_24.lc_trk_g2_5
 (17 10)  (509 394)  (509 394)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (21 10)  (513 394)  (513 394)  routing T_10_24.rgt_op_7 <X> T_10_24.lc_trk_g2_7
 (22 10)  (514 394)  (514 394)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (516 394)  (516 394)  routing T_10_24.rgt_op_7 <X> T_10_24.lc_trk_g2_7
 (25 10)  (517 394)  (517 394)  routing T_10_24.sp4_v_b_38 <X> T_10_24.lc_trk_g2_6
 (7 11)  (499 395)  (499 395)  Column buffer control bit: LH_colbuf_cntl_2

 (15 11)  (507 395)  (507 395)  routing T_10_24.rgt_op_4 <X> T_10_24.lc_trk_g2_4
 (17 11)  (509 395)  (509 395)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (18 11)  (510 395)  (510 395)  routing T_10_24.sp4_h_l_16 <X> T_10_24.lc_trk_g2_5
 (22 11)  (514 395)  (514 395)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (515 395)  (515 395)  routing T_10_24.sp4_v_b_38 <X> T_10_24.lc_trk_g2_6
 (25 11)  (517 395)  (517 395)  routing T_10_24.sp4_v_b_38 <X> T_10_24.lc_trk_g2_6
 (14 12)  (506 396)  (506 396)  routing T_10_24.sp4_h_l_21 <X> T_10_24.lc_trk_g3_0
 (15 12)  (507 396)  (507 396)  routing T_10_24.sp4_h_r_25 <X> T_10_24.lc_trk_g3_1
 (16 12)  (508 396)  (508 396)  routing T_10_24.sp4_h_r_25 <X> T_10_24.lc_trk_g3_1
 (17 12)  (509 396)  (509 396)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (27 12)  (519 396)  (519 396)  routing T_10_24.lc_trk_g3_0 <X> T_10_24.wire_logic_cluster/lc_6/in_1
 (28 12)  (520 396)  (520 396)  routing T_10_24.lc_trk_g3_0 <X> T_10_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 396)  (521 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (524 396)  (524 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 396)  (525 396)  routing T_10_24.lc_trk_g2_3 <X> T_10_24.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 396)  (528 396)  LC_6 Logic Functioning bit
 (38 12)  (530 396)  (530 396)  LC_6 Logic Functioning bit
 (47 12)  (539 396)  (539 396)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (7 13)  (499 397)  (499 397)  Column buffer control bit: LH_colbuf_cntl_4

 (15 13)  (507 397)  (507 397)  routing T_10_24.sp4_h_l_21 <X> T_10_24.lc_trk_g3_0
 (16 13)  (508 397)  (508 397)  routing T_10_24.sp4_h_l_21 <X> T_10_24.lc_trk_g3_0
 (17 13)  (509 397)  (509 397)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (18 13)  (510 397)  (510 397)  routing T_10_24.sp4_h_r_25 <X> T_10_24.lc_trk_g3_1
 (31 13)  (523 397)  (523 397)  routing T_10_24.lc_trk_g2_3 <X> T_10_24.wire_logic_cluster/lc_6/in_3
 (36 13)  (528 397)  (528 397)  LC_6 Logic Functioning bit
 (38 13)  (530 397)  (530 397)  LC_6 Logic Functioning bit
 (22 14)  (514 398)  (514 398)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (515 398)  (515 398)  routing T_10_24.sp4_h_r_31 <X> T_10_24.lc_trk_g3_7
 (24 14)  (516 398)  (516 398)  routing T_10_24.sp4_h_r_31 <X> T_10_24.lc_trk_g3_7
 (26 14)  (518 398)  (518 398)  routing T_10_24.lc_trk_g2_7 <X> T_10_24.wire_logic_cluster/lc_7/in_0
 (31 14)  (523 398)  (523 398)  routing T_10_24.lc_trk_g2_6 <X> T_10_24.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 398)  (524 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (525 398)  (525 398)  routing T_10_24.lc_trk_g2_6 <X> T_10_24.wire_logic_cluster/lc_7/in_3
 (36 14)  (528 398)  (528 398)  LC_7 Logic Functioning bit
 (38 14)  (530 398)  (530 398)  LC_7 Logic Functioning bit
 (51 14)  (543 398)  (543 398)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (7 15)  (499 399)  (499 399)  Column buffer control bit: LH_colbuf_cntl_6

 (21 15)  (513 399)  (513 399)  routing T_10_24.sp4_h_r_31 <X> T_10_24.lc_trk_g3_7
 (26 15)  (518 399)  (518 399)  routing T_10_24.lc_trk_g2_7 <X> T_10_24.wire_logic_cluster/lc_7/in_0
 (28 15)  (520 399)  (520 399)  routing T_10_24.lc_trk_g2_7 <X> T_10_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 399)  (521 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (523 399)  (523 399)  routing T_10_24.lc_trk_g2_6 <X> T_10_24.wire_logic_cluster/lc_7/in_3
 (37 15)  (529 399)  (529 399)  LC_7 Logic Functioning bit
 (39 15)  (531 399)  (531 399)  LC_7 Logic Functioning bit


LogicTile_11_24

 (0 2)  (546 386)  (546 386)  routing T_11_24.glb_netwk_6 <X> T_11_24.wire_logic_cluster/lc_7/clk
 (1 2)  (547 386)  (547 386)  routing T_11_24.glb_netwk_6 <X> T_11_24.wire_logic_cluster/lc_7/clk
 (2 2)  (548 386)  (548 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (32 2)  (578 386)  (578 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 386)  (579 386)  routing T_11_24.lc_trk_g3_1 <X> T_11_24.wire_logic_cluster/lc_1/in_3
 (34 2)  (580 386)  (580 386)  routing T_11_24.lc_trk_g3_1 <X> T_11_24.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 386)  (582 386)  LC_1 Logic Functioning bit
 (37 2)  (583 386)  (583 386)  LC_1 Logic Functioning bit
 (38 2)  (584 386)  (584 386)  LC_1 Logic Functioning bit
 (39 2)  (585 386)  (585 386)  LC_1 Logic Functioning bit
 (45 2)  (591 386)  (591 386)  LC_1 Logic Functioning bit
 (13 3)  (559 387)  (559 387)  routing T_11_24.sp4_v_b_9 <X> T_11_24.sp4_h_l_39
 (36 3)  (582 387)  (582 387)  LC_1 Logic Functioning bit
 (37 3)  (583 387)  (583 387)  LC_1 Logic Functioning bit
 (38 3)  (584 387)  (584 387)  LC_1 Logic Functioning bit
 (39 3)  (585 387)  (585 387)  LC_1 Logic Functioning bit
 (47 3)  (593 387)  (593 387)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (0 4)  (546 388)  (546 388)  routing T_11_24.lc_trk_g3_3 <X> T_11_24.wire_logic_cluster/lc_7/cen
 (1 4)  (547 388)  (547 388)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (13 4)  (559 388)  (559 388)  routing T_11_24.sp4_h_l_40 <X> T_11_24.sp4_v_b_5
 (22 4)  (568 388)  (568 388)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (0 5)  (546 389)  (546 389)  routing T_11_24.lc_trk_g3_3 <X> T_11_24.wire_logic_cluster/lc_7/cen
 (1 5)  (547 389)  (547 389)  routing T_11_24.lc_trk_g3_3 <X> T_11_24.wire_logic_cluster/lc_7/cen
 (12 5)  (558 389)  (558 389)  routing T_11_24.sp4_h_l_40 <X> T_11_24.sp4_v_b_5
 (21 5)  (567 389)  (567 389)  routing T_11_24.sp4_r_v_b_27 <X> T_11_24.lc_trk_g1_3
 (22 6)  (568 390)  (568 390)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (569 390)  (569 390)  routing T_11_24.sp4_h_r_7 <X> T_11_24.lc_trk_g1_7
 (24 6)  (570 390)  (570 390)  routing T_11_24.sp4_h_r_7 <X> T_11_24.lc_trk_g1_7
 (21 7)  (567 391)  (567 391)  routing T_11_24.sp4_h_r_7 <X> T_11_24.lc_trk_g1_7
 (10 8)  (556 392)  (556 392)  routing T_11_24.sp4_v_t_39 <X> T_11_24.sp4_h_r_7
 (26 8)  (572 392)  (572 392)  routing T_11_24.lc_trk_g1_7 <X> T_11_24.wire_logic_cluster/lc_4/in_0
 (36 8)  (582 392)  (582 392)  LC_4 Logic Functioning bit
 (38 8)  (584 392)  (584 392)  LC_4 Logic Functioning bit
 (41 8)  (587 392)  (587 392)  LC_4 Logic Functioning bit
 (43 8)  (589 392)  (589 392)  LC_4 Logic Functioning bit
 (45 8)  (591 392)  (591 392)  LC_4 Logic Functioning bit
 (26 9)  (572 393)  (572 393)  routing T_11_24.lc_trk_g1_7 <X> T_11_24.wire_logic_cluster/lc_4/in_0
 (27 9)  (573 393)  (573 393)  routing T_11_24.lc_trk_g1_7 <X> T_11_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 393)  (575 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (37 9)  (583 393)  (583 393)  LC_4 Logic Functioning bit
 (39 9)  (585 393)  (585 393)  LC_4 Logic Functioning bit
 (40 9)  (586 393)  (586 393)  LC_4 Logic Functioning bit
 (42 9)  (588 393)  (588 393)  LC_4 Logic Functioning bit
 (36 10)  (582 394)  (582 394)  LC_5 Logic Functioning bit
 (38 10)  (584 394)  (584 394)  LC_5 Logic Functioning bit
 (41 10)  (587 394)  (587 394)  LC_5 Logic Functioning bit
 (43 10)  (589 394)  (589 394)  LC_5 Logic Functioning bit
 (45 10)  (591 394)  (591 394)  LC_5 Logic Functioning bit
 (7 11)  (553 395)  (553 395)  Column buffer control bit: LH_colbuf_cntl_2

 (27 11)  (573 395)  (573 395)  routing T_11_24.lc_trk_g3_0 <X> T_11_24.wire_logic_cluster/lc_5/in_0
 (28 11)  (574 395)  (574 395)  routing T_11_24.lc_trk_g3_0 <X> T_11_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 395)  (575 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (37 11)  (583 395)  (583 395)  LC_5 Logic Functioning bit
 (39 11)  (585 395)  (585 395)  LC_5 Logic Functioning bit
 (40 11)  (586 395)  (586 395)  LC_5 Logic Functioning bit
 (42 11)  (588 395)  (588 395)  LC_5 Logic Functioning bit
 (14 12)  (560 396)  (560 396)  routing T_11_24.sp4_v_t_21 <X> T_11_24.lc_trk_g3_0
 (17 12)  (563 396)  (563 396)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (21 12)  (567 396)  (567 396)  routing T_11_24.sp4_h_r_43 <X> T_11_24.lc_trk_g3_3
 (22 12)  (568 396)  (568 396)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (569 396)  (569 396)  routing T_11_24.sp4_h_r_43 <X> T_11_24.lc_trk_g3_3
 (24 12)  (570 396)  (570 396)  routing T_11_24.sp4_h_r_43 <X> T_11_24.lc_trk_g3_3
 (31 12)  (577 396)  (577 396)  routing T_11_24.lc_trk_g3_4 <X> T_11_24.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 396)  (578 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 396)  (579 396)  routing T_11_24.lc_trk_g3_4 <X> T_11_24.wire_logic_cluster/lc_6/in_3
 (34 12)  (580 396)  (580 396)  routing T_11_24.lc_trk_g3_4 <X> T_11_24.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 396)  (582 396)  LC_6 Logic Functioning bit
 (37 12)  (583 396)  (583 396)  LC_6 Logic Functioning bit
 (38 12)  (584 396)  (584 396)  LC_6 Logic Functioning bit
 (39 12)  (585 396)  (585 396)  LC_6 Logic Functioning bit
 (45 12)  (591 396)  (591 396)  LC_6 Logic Functioning bit
 (14 13)  (560 397)  (560 397)  routing T_11_24.sp4_v_t_21 <X> T_11_24.lc_trk_g3_0
 (16 13)  (562 397)  (562 397)  routing T_11_24.sp4_v_t_21 <X> T_11_24.lc_trk_g3_0
 (17 13)  (563 397)  (563 397)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (18 13)  (564 397)  (564 397)  routing T_11_24.sp4_r_v_b_41 <X> T_11_24.lc_trk_g3_1
 (21 13)  (567 397)  (567 397)  routing T_11_24.sp4_h_r_43 <X> T_11_24.lc_trk_g3_3
 (36 13)  (582 397)  (582 397)  LC_6 Logic Functioning bit
 (37 13)  (583 397)  (583 397)  LC_6 Logic Functioning bit
 (38 13)  (584 397)  (584 397)  LC_6 Logic Functioning bit
 (39 13)  (585 397)  (585 397)  LC_6 Logic Functioning bit
 (1 14)  (547 398)  (547 398)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (12 14)  (558 398)  (558 398)  routing T_11_24.sp4_v_t_46 <X> T_11_24.sp4_h_l_46
 (14 14)  (560 398)  (560 398)  routing T_11_24.sp4_v_b_36 <X> T_11_24.lc_trk_g3_4
 (32 14)  (578 398)  (578 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (580 398)  (580 398)  routing T_11_24.lc_trk_g1_3 <X> T_11_24.wire_logic_cluster/lc_7/in_3
 (36 14)  (582 398)  (582 398)  LC_7 Logic Functioning bit
 (37 14)  (583 398)  (583 398)  LC_7 Logic Functioning bit
 (38 14)  (584 398)  (584 398)  LC_7 Logic Functioning bit
 (39 14)  (585 398)  (585 398)  LC_7 Logic Functioning bit
 (45 14)  (591 398)  (591 398)  LC_7 Logic Functioning bit
 (0 15)  (546 399)  (546 399)  routing T_11_24.glb_netwk_2 <X> T_11_24.wire_logic_cluster/lc_7/s_r
 (7 15)  (553 399)  (553 399)  Column buffer control bit: LH_colbuf_cntl_6

 (11 15)  (557 399)  (557 399)  routing T_11_24.sp4_v_t_46 <X> T_11_24.sp4_h_l_46
 (14 15)  (560 399)  (560 399)  routing T_11_24.sp4_v_b_36 <X> T_11_24.lc_trk_g3_4
 (16 15)  (562 399)  (562 399)  routing T_11_24.sp4_v_b_36 <X> T_11_24.lc_trk_g3_4
 (17 15)  (563 399)  (563 399)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (31 15)  (577 399)  (577 399)  routing T_11_24.lc_trk_g1_3 <X> T_11_24.wire_logic_cluster/lc_7/in_3
 (36 15)  (582 399)  (582 399)  LC_7 Logic Functioning bit
 (37 15)  (583 399)  (583 399)  LC_7 Logic Functioning bit
 (38 15)  (584 399)  (584 399)  LC_7 Logic Functioning bit
 (39 15)  (585 399)  (585 399)  LC_7 Logic Functioning bit


LogicTile_12_24

 (0 2)  (600 386)  (600 386)  routing T_12_24.glb_netwk_6 <X> T_12_24.wire_logic_cluster/lc_7/clk
 (1 2)  (601 386)  (601 386)  routing T_12_24.glb_netwk_6 <X> T_12_24.wire_logic_cluster/lc_7/clk
 (2 2)  (602 386)  (602 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (608 386)  (608 386)  routing T_12_24.sp4_v_t_42 <X> T_12_24.sp4_h_l_36
 (9 2)  (609 386)  (609 386)  routing T_12_24.sp4_v_t_42 <X> T_12_24.sp4_h_l_36
 (10 2)  (610 386)  (610 386)  routing T_12_24.sp4_v_t_42 <X> T_12_24.sp4_h_l_36
 (0 4)  (600 388)  (600 388)  routing T_12_24.lc_trk_g3_3 <X> T_12_24.wire_logic_cluster/lc_7/cen
 (1 4)  (601 388)  (601 388)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (600 389)  (600 389)  routing T_12_24.lc_trk_g3_3 <X> T_12_24.wire_logic_cluster/lc_7/cen
 (1 5)  (601 389)  (601 389)  routing T_12_24.lc_trk_g3_3 <X> T_12_24.wire_logic_cluster/lc_7/cen
 (10 6)  (610 390)  (610 390)  routing T_12_24.sp4_v_b_11 <X> T_12_24.sp4_h_l_41
 (12 6)  (612 390)  (612 390)  routing T_12_24.sp4_v_b_5 <X> T_12_24.sp4_h_l_40
 (26 6)  (626 390)  (626 390)  routing T_12_24.lc_trk_g3_6 <X> T_12_24.wire_logic_cluster/lc_3/in_0
 (36 6)  (636 390)  (636 390)  LC_3 Logic Functioning bit
 (38 6)  (638 390)  (638 390)  LC_3 Logic Functioning bit
 (41 6)  (641 390)  (641 390)  LC_3 Logic Functioning bit
 (43 6)  (643 390)  (643 390)  LC_3 Logic Functioning bit
 (45 6)  (645 390)  (645 390)  LC_3 Logic Functioning bit
 (4 7)  (604 391)  (604 391)  routing T_12_24.sp4_h_r_7 <X> T_12_24.sp4_h_l_38
 (6 7)  (606 391)  (606 391)  routing T_12_24.sp4_h_r_7 <X> T_12_24.sp4_h_l_38
 (26 7)  (626 391)  (626 391)  routing T_12_24.lc_trk_g3_6 <X> T_12_24.wire_logic_cluster/lc_3/in_0
 (27 7)  (627 391)  (627 391)  routing T_12_24.lc_trk_g3_6 <X> T_12_24.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 391)  (628 391)  routing T_12_24.lc_trk_g3_6 <X> T_12_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 391)  (629 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (37 7)  (637 391)  (637 391)  LC_3 Logic Functioning bit
 (39 7)  (639 391)  (639 391)  LC_3 Logic Functioning bit
 (40 7)  (640 391)  (640 391)  LC_3 Logic Functioning bit
 (42 7)  (642 391)  (642 391)  LC_3 Logic Functioning bit
 (51 7)  (651 391)  (651 391)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (9 10)  (609 394)  (609 394)  routing T_12_24.sp4_v_b_7 <X> T_12_24.sp4_h_l_42
 (3 11)  (603 395)  (603 395)  routing T_12_24.sp12_v_b_1 <X> T_12_24.sp12_h_l_22
 (6 11)  (606 395)  (606 395)  routing T_12_24.sp4_h_r_6 <X> T_12_24.sp4_h_l_43
 (7 11)  (607 395)  (607 395)  Column buffer control bit: LH_colbuf_cntl_2

 (8 11)  (608 395)  (608 395)  routing T_12_24.sp4_v_b_4 <X> T_12_24.sp4_v_t_42
 (10 11)  (610 395)  (610 395)  routing T_12_24.sp4_v_b_4 <X> T_12_24.sp4_v_t_42
 (22 12)  (622 396)  (622 396)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (8 13)  (608 397)  (608 397)  routing T_12_24.sp4_h_l_47 <X> T_12_24.sp4_v_b_10
 (9 13)  (609 397)  (609 397)  routing T_12_24.sp4_h_l_47 <X> T_12_24.sp4_v_b_10
 (1 14)  (601 398)  (601 398)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (5 14)  (605 398)  (605 398)  routing T_12_24.sp4_v_t_44 <X> T_12_24.sp4_h_l_44
 (0 15)  (600 399)  (600 399)  routing T_12_24.glb_netwk_2 <X> T_12_24.wire_logic_cluster/lc_7/s_r
 (6 15)  (606 399)  (606 399)  routing T_12_24.sp4_v_t_44 <X> T_12_24.sp4_h_l_44
 (7 15)  (607 399)  (607 399)  Column buffer control bit: LH_colbuf_cntl_6

 (22 15)  (622 399)  (622 399)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (625 399)  (625 399)  routing T_12_24.sp4_r_v_b_46 <X> T_12_24.lc_trk_g3_6


LogicTile_13_24

 (0 2)  (654 386)  (654 386)  routing T_13_24.glb_netwk_6 <X> T_13_24.wire_logic_cluster/lc_7/clk
 (1 2)  (655 386)  (655 386)  routing T_13_24.glb_netwk_6 <X> T_13_24.wire_logic_cluster/lc_7/clk
 (2 2)  (656 386)  (656 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (1 4)  (655 388)  (655 388)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (3 4)  (657 388)  (657 388)  routing T_13_24.sp12_v_b_0 <X> T_13_24.sp12_h_r_0
 (21 4)  (675 388)  (675 388)  routing T_13_24.sp4_h_r_19 <X> T_13_24.lc_trk_g1_3
 (22 4)  (676 388)  (676 388)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (677 388)  (677 388)  routing T_13_24.sp4_h_r_19 <X> T_13_24.lc_trk_g1_3
 (24 4)  (678 388)  (678 388)  routing T_13_24.sp4_h_r_19 <X> T_13_24.lc_trk_g1_3
 (0 5)  (654 389)  (654 389)  routing T_13_24.lc_trk_g1_3 <X> T_13_24.wire_logic_cluster/lc_7/cen
 (1 5)  (655 389)  (655 389)  routing T_13_24.lc_trk_g1_3 <X> T_13_24.wire_logic_cluster/lc_7/cen
 (3 5)  (657 389)  (657 389)  routing T_13_24.sp12_v_b_0 <X> T_13_24.sp12_h_r_0
 (21 5)  (675 389)  (675 389)  routing T_13_24.sp4_h_r_19 <X> T_13_24.lc_trk_g1_3
 (31 8)  (685 392)  (685 392)  routing T_13_24.lc_trk_g3_4 <X> T_13_24.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 392)  (686 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 392)  (687 392)  routing T_13_24.lc_trk_g3_4 <X> T_13_24.wire_logic_cluster/lc_4/in_3
 (34 8)  (688 392)  (688 392)  routing T_13_24.lc_trk_g3_4 <X> T_13_24.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 392)  (690 392)  LC_4 Logic Functioning bit
 (37 8)  (691 392)  (691 392)  LC_4 Logic Functioning bit
 (38 8)  (692 392)  (692 392)  LC_4 Logic Functioning bit
 (39 8)  (693 392)  (693 392)  LC_4 Logic Functioning bit
 (45 8)  (699 392)  (699 392)  LC_4 Logic Functioning bit
 (36 9)  (690 393)  (690 393)  LC_4 Logic Functioning bit
 (37 9)  (691 393)  (691 393)  LC_4 Logic Functioning bit
 (38 9)  (692 393)  (692 393)  LC_4 Logic Functioning bit
 (39 9)  (693 393)  (693 393)  LC_4 Logic Functioning bit
 (31 10)  (685 394)  (685 394)  routing T_13_24.lc_trk_g3_5 <X> T_13_24.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 394)  (686 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 394)  (687 394)  routing T_13_24.lc_trk_g3_5 <X> T_13_24.wire_logic_cluster/lc_5/in_3
 (34 10)  (688 394)  (688 394)  routing T_13_24.lc_trk_g3_5 <X> T_13_24.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 394)  (690 394)  LC_5 Logic Functioning bit
 (37 10)  (691 394)  (691 394)  LC_5 Logic Functioning bit
 (38 10)  (692 394)  (692 394)  LC_5 Logic Functioning bit
 (39 10)  (693 394)  (693 394)  LC_5 Logic Functioning bit
 (45 10)  (699 394)  (699 394)  LC_5 Logic Functioning bit
 (7 11)  (661 395)  (661 395)  Column buffer control bit: LH_colbuf_cntl_2

 (36 11)  (690 395)  (690 395)  LC_5 Logic Functioning bit
 (37 11)  (691 395)  (691 395)  LC_5 Logic Functioning bit
 (38 11)  (692 395)  (692 395)  LC_5 Logic Functioning bit
 (39 11)  (693 395)  (693 395)  LC_5 Logic Functioning bit
 (8 13)  (662 397)  (662 397)  routing T_13_24.sp4_h_l_47 <X> T_13_24.sp4_v_b_10
 (9 13)  (663 397)  (663 397)  routing T_13_24.sp4_h_l_47 <X> T_13_24.sp4_v_b_10
 (1 14)  (655 398)  (655 398)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (14 14)  (668 398)  (668 398)  routing T_13_24.sp4_v_b_36 <X> T_13_24.lc_trk_g3_4
 (15 14)  (669 398)  (669 398)  routing T_13_24.sp4_v_t_32 <X> T_13_24.lc_trk_g3_5
 (16 14)  (670 398)  (670 398)  routing T_13_24.sp4_v_t_32 <X> T_13_24.lc_trk_g3_5
 (17 14)  (671 398)  (671 398)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (0 15)  (654 399)  (654 399)  routing T_13_24.glb_netwk_2 <X> T_13_24.wire_logic_cluster/lc_7/s_r
 (4 15)  (658 399)  (658 399)  routing T_13_24.sp4_h_r_1 <X> T_13_24.sp4_h_l_44
 (6 15)  (660 399)  (660 399)  routing T_13_24.sp4_h_r_1 <X> T_13_24.sp4_h_l_44
 (7 15)  (661 399)  (661 399)  Column buffer control bit: LH_colbuf_cntl_6

 (14 15)  (668 399)  (668 399)  routing T_13_24.sp4_v_b_36 <X> T_13_24.lc_trk_g3_4
 (16 15)  (670 399)  (670 399)  routing T_13_24.sp4_v_b_36 <X> T_13_24.lc_trk_g3_4
 (17 15)  (671 399)  (671 399)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4


LogicTile_14_24

 (28 0)  (736 384)  (736 384)  routing T_14_24.lc_trk_g2_1 <X> T_14_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 384)  (737 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (44 0)  (752 384)  (752 384)  LC_0 Logic Functioning bit
 (50 1)  (758 385)  (758 385)  Carry_In_Mux bit 

 (28 2)  (736 386)  (736 386)  routing T_14_24.lc_trk_g2_2 <X> T_14_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 386)  (737 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 386)  (740 386)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (35 2)  (743 386)  (743 386)  routing T_14_24.lc_trk_g3_4 <X> T_14_24.input_2_1
 (36 2)  (744 386)  (744 386)  LC_1 Logic Functioning bit
 (37 2)  (745 386)  (745 386)  LC_1 Logic Functioning bit
 (38 2)  (746 386)  (746 386)  LC_1 Logic Functioning bit
 (39 2)  (747 386)  (747 386)  LC_1 Logic Functioning bit
 (44 2)  (752 386)  (752 386)  LC_1 Logic Functioning bit
 (30 3)  (738 387)  (738 387)  routing T_14_24.lc_trk_g2_2 <X> T_14_24.wire_logic_cluster/lc_1/in_1
 (32 3)  (740 387)  (740 387)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (741 387)  (741 387)  routing T_14_24.lc_trk_g3_4 <X> T_14_24.input_2_1
 (34 3)  (742 387)  (742 387)  routing T_14_24.lc_trk_g3_4 <X> T_14_24.input_2_1
 (36 3)  (744 387)  (744 387)  LC_1 Logic Functioning bit
 (37 3)  (745 387)  (745 387)  LC_1 Logic Functioning bit
 (38 3)  (746 387)  (746 387)  LC_1 Logic Functioning bit
 (39 3)  (747 387)  (747 387)  LC_1 Logic Functioning bit
 (3 4)  (711 388)  (711 388)  routing T_14_24.sp12_v_b_0 <X> T_14_24.sp12_h_r_0
 (27 4)  (735 388)  (735 388)  routing T_14_24.lc_trk_g3_4 <X> T_14_24.wire_logic_cluster/lc_2/in_1
 (28 4)  (736 388)  (736 388)  routing T_14_24.lc_trk_g3_4 <X> T_14_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 388)  (737 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 388)  (738 388)  routing T_14_24.lc_trk_g3_4 <X> T_14_24.wire_logic_cluster/lc_2/in_1
 (32 4)  (740 388)  (740 388)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (744 388)  (744 388)  LC_2 Logic Functioning bit
 (37 4)  (745 388)  (745 388)  LC_2 Logic Functioning bit
 (38 4)  (746 388)  (746 388)  LC_2 Logic Functioning bit
 (39 4)  (747 388)  (747 388)  LC_2 Logic Functioning bit
 (44 4)  (752 388)  (752 388)  LC_2 Logic Functioning bit
 (3 5)  (711 389)  (711 389)  routing T_14_24.sp12_v_b_0 <X> T_14_24.sp12_h_r_0
 (32 5)  (740 389)  (740 389)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (741 389)  (741 389)  routing T_14_24.lc_trk_g3_3 <X> T_14_24.input_2_2
 (34 5)  (742 389)  (742 389)  routing T_14_24.lc_trk_g3_3 <X> T_14_24.input_2_2
 (35 5)  (743 389)  (743 389)  routing T_14_24.lc_trk_g3_3 <X> T_14_24.input_2_2
 (36 5)  (744 389)  (744 389)  LC_2 Logic Functioning bit
 (37 5)  (745 389)  (745 389)  LC_2 Logic Functioning bit
 (38 5)  (746 389)  (746 389)  LC_2 Logic Functioning bit
 (39 5)  (747 389)  (747 389)  LC_2 Logic Functioning bit
 (15 6)  (723 390)  (723 390)  routing T_14_24.sp4_v_b_21 <X> T_14_24.lc_trk_g1_5
 (16 6)  (724 390)  (724 390)  routing T_14_24.sp4_v_b_21 <X> T_14_24.lc_trk_g1_5
 (17 6)  (725 390)  (725 390)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (28 6)  (736 390)  (736 390)  routing T_14_24.lc_trk_g2_4 <X> T_14_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 390)  (737 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 390)  (738 390)  routing T_14_24.lc_trk_g2_4 <X> T_14_24.wire_logic_cluster/lc_3/in_1
 (32 6)  (740 390)  (740 390)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (35 6)  (743 390)  (743 390)  routing T_14_24.lc_trk_g3_4 <X> T_14_24.input_2_3
 (36 6)  (744 390)  (744 390)  LC_3 Logic Functioning bit
 (37 6)  (745 390)  (745 390)  LC_3 Logic Functioning bit
 (38 6)  (746 390)  (746 390)  LC_3 Logic Functioning bit
 (39 6)  (747 390)  (747 390)  LC_3 Logic Functioning bit
 (44 6)  (752 390)  (752 390)  LC_3 Logic Functioning bit
 (32 7)  (740 391)  (740 391)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (741 391)  (741 391)  routing T_14_24.lc_trk_g3_4 <X> T_14_24.input_2_3
 (34 7)  (742 391)  (742 391)  routing T_14_24.lc_trk_g3_4 <X> T_14_24.input_2_3
 (36 7)  (744 391)  (744 391)  LC_3 Logic Functioning bit
 (37 7)  (745 391)  (745 391)  LC_3 Logic Functioning bit
 (38 7)  (746 391)  (746 391)  LC_3 Logic Functioning bit
 (39 7)  (747 391)  (747 391)  LC_3 Logic Functioning bit
 (15 8)  (723 392)  (723 392)  routing T_14_24.rgt_op_1 <X> T_14_24.lc_trk_g2_1
 (17 8)  (725 392)  (725 392)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (726 392)  (726 392)  routing T_14_24.rgt_op_1 <X> T_14_24.lc_trk_g2_1
 (25 8)  (733 392)  (733 392)  routing T_14_24.rgt_op_2 <X> T_14_24.lc_trk_g2_2
 (27 8)  (735 392)  (735 392)  routing T_14_24.lc_trk_g3_4 <X> T_14_24.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 392)  (736 392)  routing T_14_24.lc_trk_g3_4 <X> T_14_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 392)  (737 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 392)  (738 392)  routing T_14_24.lc_trk_g3_4 <X> T_14_24.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 392)  (740 392)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (743 392)  (743 392)  routing T_14_24.lc_trk_g3_5 <X> T_14_24.input_2_4
 (36 8)  (744 392)  (744 392)  LC_4 Logic Functioning bit
 (37 8)  (745 392)  (745 392)  LC_4 Logic Functioning bit
 (38 8)  (746 392)  (746 392)  LC_4 Logic Functioning bit
 (39 8)  (747 392)  (747 392)  LC_4 Logic Functioning bit
 (44 8)  (752 392)  (752 392)  LC_4 Logic Functioning bit
 (22 9)  (730 393)  (730 393)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (732 393)  (732 393)  routing T_14_24.rgt_op_2 <X> T_14_24.lc_trk_g2_2
 (32 9)  (740 393)  (740 393)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (741 393)  (741 393)  routing T_14_24.lc_trk_g3_5 <X> T_14_24.input_2_4
 (34 9)  (742 393)  (742 393)  routing T_14_24.lc_trk_g3_5 <X> T_14_24.input_2_4
 (36 9)  (744 393)  (744 393)  LC_4 Logic Functioning bit
 (37 9)  (745 393)  (745 393)  LC_4 Logic Functioning bit
 (38 9)  (746 393)  (746 393)  LC_4 Logic Functioning bit
 (39 9)  (747 393)  (747 393)  LC_4 Logic Functioning bit
 (14 10)  (722 394)  (722 394)  routing T_14_24.rgt_op_4 <X> T_14_24.lc_trk_g2_4
 (25 10)  (733 394)  (733 394)  routing T_14_24.rgt_op_6 <X> T_14_24.lc_trk_g2_6
 (28 10)  (736 394)  (736 394)  routing T_14_24.lc_trk_g2_6 <X> T_14_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 394)  (737 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 394)  (738 394)  routing T_14_24.lc_trk_g2_6 <X> T_14_24.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 394)  (740 394)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (743 394)  (743 394)  routing T_14_24.lc_trk_g3_4 <X> T_14_24.input_2_5
 (36 10)  (744 394)  (744 394)  LC_5 Logic Functioning bit
 (37 10)  (745 394)  (745 394)  LC_5 Logic Functioning bit
 (38 10)  (746 394)  (746 394)  LC_5 Logic Functioning bit
 (39 10)  (747 394)  (747 394)  LC_5 Logic Functioning bit
 (44 10)  (752 394)  (752 394)  LC_5 Logic Functioning bit
 (7 11)  (715 395)  (715 395)  Column buffer control bit: LH_colbuf_cntl_2

 (15 11)  (723 395)  (723 395)  routing T_14_24.rgt_op_4 <X> T_14_24.lc_trk_g2_4
 (17 11)  (725 395)  (725 395)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 11)  (730 395)  (730 395)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (732 395)  (732 395)  routing T_14_24.rgt_op_6 <X> T_14_24.lc_trk_g2_6
 (30 11)  (738 395)  (738 395)  routing T_14_24.lc_trk_g2_6 <X> T_14_24.wire_logic_cluster/lc_5/in_1
 (32 11)  (740 395)  (740 395)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (741 395)  (741 395)  routing T_14_24.lc_trk_g3_4 <X> T_14_24.input_2_5
 (34 11)  (742 395)  (742 395)  routing T_14_24.lc_trk_g3_4 <X> T_14_24.input_2_5
 (36 11)  (744 395)  (744 395)  LC_5 Logic Functioning bit
 (37 11)  (745 395)  (745 395)  LC_5 Logic Functioning bit
 (38 11)  (746 395)  (746 395)  LC_5 Logic Functioning bit
 (39 11)  (747 395)  (747 395)  LC_5 Logic Functioning bit
 (21 12)  (729 396)  (729 396)  routing T_14_24.rgt_op_3 <X> T_14_24.lc_trk_g3_3
 (22 12)  (730 396)  (730 396)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (732 396)  (732 396)  routing T_14_24.rgt_op_3 <X> T_14_24.lc_trk_g3_3
 (27 12)  (735 396)  (735 396)  routing T_14_24.lc_trk_g3_4 <X> T_14_24.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 396)  (736 396)  routing T_14_24.lc_trk_g3_4 <X> T_14_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 396)  (737 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 396)  (738 396)  routing T_14_24.lc_trk_g3_4 <X> T_14_24.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 396)  (740 396)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (743 396)  (743 396)  routing T_14_24.lc_trk_g3_7 <X> T_14_24.input_2_6
 (36 12)  (744 396)  (744 396)  LC_6 Logic Functioning bit
 (37 12)  (745 396)  (745 396)  LC_6 Logic Functioning bit
 (38 12)  (746 396)  (746 396)  LC_6 Logic Functioning bit
 (39 12)  (747 396)  (747 396)  LC_6 Logic Functioning bit
 (44 12)  (752 396)  (752 396)  LC_6 Logic Functioning bit
 (19 13)  (727 397)  (727 397)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (32 13)  (740 397)  (740 397)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (741 397)  (741 397)  routing T_14_24.lc_trk_g3_7 <X> T_14_24.input_2_6
 (34 13)  (742 397)  (742 397)  routing T_14_24.lc_trk_g3_7 <X> T_14_24.input_2_6
 (35 13)  (743 397)  (743 397)  routing T_14_24.lc_trk_g3_7 <X> T_14_24.input_2_6
 (36 13)  (744 397)  (744 397)  LC_6 Logic Functioning bit
 (37 13)  (745 397)  (745 397)  LC_6 Logic Functioning bit
 (38 13)  (746 397)  (746 397)  LC_6 Logic Functioning bit
 (39 13)  (747 397)  (747 397)  LC_6 Logic Functioning bit
 (15 14)  (723 398)  (723 398)  routing T_14_24.rgt_op_5 <X> T_14_24.lc_trk_g3_5
 (17 14)  (725 398)  (725 398)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (726 398)  (726 398)  routing T_14_24.rgt_op_5 <X> T_14_24.lc_trk_g3_5
 (21 14)  (729 398)  (729 398)  routing T_14_24.rgt_op_7 <X> T_14_24.lc_trk_g3_7
 (22 14)  (730 398)  (730 398)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (732 398)  (732 398)  routing T_14_24.rgt_op_7 <X> T_14_24.lc_trk_g3_7
 (27 14)  (735 398)  (735 398)  routing T_14_24.lc_trk_g1_5 <X> T_14_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 398)  (737 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 398)  (738 398)  routing T_14_24.lc_trk_g1_5 <X> T_14_24.wire_logic_cluster/lc_7/in_1
 (32 14)  (740 398)  (740 398)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (35 14)  (743 398)  (743 398)  routing T_14_24.lc_trk_g3_4 <X> T_14_24.input_2_7
 (36 14)  (744 398)  (744 398)  LC_7 Logic Functioning bit
 (37 14)  (745 398)  (745 398)  LC_7 Logic Functioning bit
 (38 14)  (746 398)  (746 398)  LC_7 Logic Functioning bit
 (39 14)  (747 398)  (747 398)  LC_7 Logic Functioning bit
 (44 14)  (752 398)  (752 398)  LC_7 Logic Functioning bit
 (7 15)  (715 399)  (715 399)  Column buffer control bit: LH_colbuf_cntl_6

 (17 15)  (725 399)  (725 399)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (32 15)  (740 399)  (740 399)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (741 399)  (741 399)  routing T_14_24.lc_trk_g3_4 <X> T_14_24.input_2_7
 (34 15)  (742 399)  (742 399)  routing T_14_24.lc_trk_g3_4 <X> T_14_24.input_2_7
 (36 15)  (744 399)  (744 399)  LC_7 Logic Functioning bit
 (37 15)  (745 399)  (745 399)  LC_7 Logic Functioning bit
 (38 15)  (746 399)  (746 399)  LC_7 Logic Functioning bit
 (39 15)  (747 399)  (747 399)  LC_7 Logic Functioning bit
 (46 15)  (754 399)  (754 399)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_15_24

 (15 0)  (777 384)  (777 384)  routing T_15_24.lft_op_1 <X> T_15_24.lc_trk_g0_1
 (17 0)  (779 384)  (779 384)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (780 384)  (780 384)  routing T_15_24.lft_op_1 <X> T_15_24.lc_trk_g0_1
 (21 0)  (783 384)  (783 384)  routing T_15_24.lft_op_3 <X> T_15_24.lc_trk_g0_3
 (22 0)  (784 384)  (784 384)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (786 384)  (786 384)  routing T_15_24.lft_op_3 <X> T_15_24.lc_trk_g0_3
 (27 0)  (789 384)  (789 384)  routing T_15_24.lc_trk_g3_2 <X> T_15_24.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 384)  (790 384)  routing T_15_24.lc_trk_g3_2 <X> T_15_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 384)  (791 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 384)  (794 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 384)  (795 384)  routing T_15_24.lc_trk_g2_1 <X> T_15_24.wire_logic_cluster/lc_0/in_3
 (35 0)  (797 384)  (797 384)  routing T_15_24.lc_trk_g0_4 <X> T_15_24.input_2_0
 (40 0)  (802 384)  (802 384)  LC_0 Logic Functioning bit
 (46 0)  (808 384)  (808 384)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (22 1)  (784 385)  (784 385)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (26 1)  (788 385)  (788 385)  routing T_15_24.lc_trk_g1_3 <X> T_15_24.wire_logic_cluster/lc_0/in_0
 (27 1)  (789 385)  (789 385)  routing T_15_24.lc_trk_g1_3 <X> T_15_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 385)  (791 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 385)  (792 385)  routing T_15_24.lc_trk_g3_2 <X> T_15_24.wire_logic_cluster/lc_0/in_1
 (32 1)  (794 385)  (794 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (0 2)  (762 386)  (762 386)  routing T_15_24.glb_netwk_6 <X> T_15_24.wire_logic_cluster/lc_7/clk
 (1 2)  (763 386)  (763 386)  routing T_15_24.glb_netwk_6 <X> T_15_24.wire_logic_cluster/lc_7/clk
 (2 2)  (764 386)  (764 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (776 386)  (776 386)  routing T_15_24.wire_logic_cluster/lc_4/out <X> T_15_24.lc_trk_g0_4
 (15 2)  (777 386)  (777 386)  routing T_15_24.lft_op_5 <X> T_15_24.lc_trk_g0_5
 (17 2)  (779 386)  (779 386)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (780 386)  (780 386)  routing T_15_24.lft_op_5 <X> T_15_24.lc_trk_g0_5
 (32 2)  (794 386)  (794 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (796 386)  (796 386)  routing T_15_24.lc_trk_g1_1 <X> T_15_24.wire_logic_cluster/lc_1/in_3
 (40 2)  (802 386)  (802 386)  LC_1 Logic Functioning bit
 (41 2)  (803 386)  (803 386)  LC_1 Logic Functioning bit
 (42 2)  (804 386)  (804 386)  LC_1 Logic Functioning bit
 (43 2)  (805 386)  (805 386)  LC_1 Logic Functioning bit
 (45 2)  (807 386)  (807 386)  LC_1 Logic Functioning bit
 (17 3)  (779 387)  (779 387)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (28 3)  (790 387)  (790 387)  routing T_15_24.lc_trk_g2_1 <X> T_15_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 387)  (791 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (1 4)  (763 388)  (763 388)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (15 4)  (777 388)  (777 388)  routing T_15_24.sp4_h_r_9 <X> T_15_24.lc_trk_g1_1
 (16 4)  (778 388)  (778 388)  routing T_15_24.sp4_h_r_9 <X> T_15_24.lc_trk_g1_1
 (17 4)  (779 388)  (779 388)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (780 388)  (780 388)  routing T_15_24.sp4_h_r_9 <X> T_15_24.lc_trk_g1_1
 (21 4)  (783 388)  (783 388)  routing T_15_24.wire_logic_cluster/lc_3/out <X> T_15_24.lc_trk_g1_3
 (22 4)  (784 388)  (784 388)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (787 388)  (787 388)  routing T_15_24.lft_op_2 <X> T_15_24.lc_trk_g1_2
 (29 4)  (791 388)  (791 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 388)  (794 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 388)  (795 388)  routing T_15_24.lc_trk_g3_2 <X> T_15_24.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 388)  (796 388)  routing T_15_24.lc_trk_g3_2 <X> T_15_24.wire_logic_cluster/lc_2/in_3
 (40 4)  (802 388)  (802 388)  LC_2 Logic Functioning bit
 (42 4)  (804 388)  (804 388)  LC_2 Logic Functioning bit
 (45 4)  (807 388)  (807 388)  LC_2 Logic Functioning bit
 (1 5)  (763 389)  (763 389)  routing T_15_24.lc_trk_g0_2 <X> T_15_24.wire_logic_cluster/lc_7/cen
 (22 5)  (784 389)  (784 389)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (786 389)  (786 389)  routing T_15_24.lft_op_2 <X> T_15_24.lc_trk_g1_2
 (27 5)  (789 389)  (789 389)  routing T_15_24.lc_trk_g1_1 <X> T_15_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 389)  (791 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (793 389)  (793 389)  routing T_15_24.lc_trk_g3_2 <X> T_15_24.wire_logic_cluster/lc_2/in_3
 (36 5)  (798 389)  (798 389)  LC_2 Logic Functioning bit
 (38 5)  (800 389)  (800 389)  LC_2 Logic Functioning bit
 (13 6)  (775 390)  (775 390)  routing T_15_24.sp4_h_r_5 <X> T_15_24.sp4_v_t_40
 (14 6)  (776 390)  (776 390)  routing T_15_24.lft_op_4 <X> T_15_24.lc_trk_g1_4
 (17 6)  (779 390)  (779 390)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (780 390)  (780 390)  routing T_15_24.wire_logic_cluster/lc_5/out <X> T_15_24.lc_trk_g1_5
 (21 6)  (783 390)  (783 390)  routing T_15_24.wire_logic_cluster/lc_7/out <X> T_15_24.lc_trk_g1_7
 (22 6)  (784 390)  (784 390)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (787 390)  (787 390)  routing T_15_24.lft_op_6 <X> T_15_24.lc_trk_g1_6
 (27 6)  (789 390)  (789 390)  routing T_15_24.lc_trk_g1_3 <X> T_15_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 390)  (791 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 390)  (794 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (796 390)  (796 390)  routing T_15_24.lc_trk_g1_1 <X> T_15_24.wire_logic_cluster/lc_3/in_3
 (40 6)  (802 390)  (802 390)  LC_3 Logic Functioning bit
 (41 6)  (803 390)  (803 390)  LC_3 Logic Functioning bit
 (42 6)  (804 390)  (804 390)  LC_3 Logic Functioning bit
 (43 6)  (805 390)  (805 390)  LC_3 Logic Functioning bit
 (45 6)  (807 390)  (807 390)  LC_3 Logic Functioning bit
 (12 7)  (774 391)  (774 391)  routing T_15_24.sp4_h_r_5 <X> T_15_24.sp4_v_t_40
 (15 7)  (777 391)  (777 391)  routing T_15_24.lft_op_4 <X> T_15_24.lc_trk_g1_4
 (17 7)  (779 391)  (779 391)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (22 7)  (784 391)  (784 391)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (786 391)  (786 391)  routing T_15_24.lft_op_6 <X> T_15_24.lc_trk_g1_6
 (26 7)  (788 391)  (788 391)  routing T_15_24.lc_trk_g1_2 <X> T_15_24.wire_logic_cluster/lc_3/in_0
 (27 7)  (789 391)  (789 391)  routing T_15_24.lc_trk_g1_2 <X> T_15_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 391)  (791 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 391)  (792 391)  routing T_15_24.lc_trk_g1_3 <X> T_15_24.wire_logic_cluster/lc_3/in_1
 (9 8)  (771 392)  (771 392)  routing T_15_24.sp4_v_t_42 <X> T_15_24.sp4_h_r_7
 (17 8)  (779 392)  (779 392)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (780 392)  (780 392)  routing T_15_24.wire_logic_cluster/lc_1/out <X> T_15_24.lc_trk_g2_1
 (32 8)  (794 392)  (794 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (35 8)  (797 392)  (797 392)  routing T_15_24.lc_trk_g0_4 <X> T_15_24.input_2_4
 (37 8)  (799 392)  (799 392)  LC_4 Logic Functioning bit
 (40 8)  (802 392)  (802 392)  LC_4 Logic Functioning bit
 (45 8)  (807 392)  (807 392)  LC_4 Logic Functioning bit
 (27 9)  (789 393)  (789 393)  routing T_15_24.lc_trk_g1_1 <X> T_15_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 393)  (791 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (793 393)  (793 393)  routing T_15_24.lc_trk_g0_3 <X> T_15_24.wire_logic_cluster/lc_4/in_3
 (32 9)  (794 393)  (794 393)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (798 393)  (798 393)  LC_4 Logic Functioning bit
 (41 9)  (803 393)  (803 393)  LC_4 Logic Functioning bit
 (26 10)  (788 394)  (788 394)  routing T_15_24.lc_trk_g1_4 <X> T_15_24.wire_logic_cluster/lc_5/in_0
 (27 10)  (789 394)  (789 394)  routing T_15_24.lc_trk_g1_1 <X> T_15_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 394)  (791 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (793 394)  (793 394)  routing T_15_24.lc_trk_g1_5 <X> T_15_24.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 394)  (794 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 394)  (796 394)  routing T_15_24.lc_trk_g1_5 <X> T_15_24.wire_logic_cluster/lc_5/in_3
 (40 10)  (802 394)  (802 394)  LC_5 Logic Functioning bit
 (42 10)  (804 394)  (804 394)  LC_5 Logic Functioning bit
 (45 10)  (807 394)  (807 394)  LC_5 Logic Functioning bit
 (7 11)  (769 395)  (769 395)  Column buffer control bit: LH_colbuf_cntl_2

 (27 11)  (789 395)  (789 395)  routing T_15_24.lc_trk_g1_4 <X> T_15_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 395)  (791 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (37 11)  (799 395)  (799 395)  LC_5 Logic Functioning bit
 (39 11)  (801 395)  (801 395)  LC_5 Logic Functioning bit
 (25 12)  (787 396)  (787 396)  routing T_15_24.wire_logic_cluster/lc_2/out <X> T_15_24.lc_trk_g3_2
 (29 12)  (791 396)  (791 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 396)  (792 396)  routing T_15_24.lc_trk_g0_5 <X> T_15_24.wire_logic_cluster/lc_6/in_1
 (31 12)  (793 396)  (793 396)  routing T_15_24.lc_trk_g3_6 <X> T_15_24.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 396)  (794 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 396)  (795 396)  routing T_15_24.lc_trk_g3_6 <X> T_15_24.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 396)  (796 396)  routing T_15_24.lc_trk_g3_6 <X> T_15_24.wire_logic_cluster/lc_6/in_3
 (40 12)  (802 396)  (802 396)  LC_6 Logic Functioning bit
 (42 12)  (804 396)  (804 396)  LC_6 Logic Functioning bit
 (45 12)  (807 396)  (807 396)  LC_6 Logic Functioning bit
 (22 13)  (784 397)  (784 397)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (789 397)  (789 397)  routing T_15_24.lc_trk_g1_1 <X> T_15_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 397)  (791 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (793 397)  (793 397)  routing T_15_24.lc_trk_g3_6 <X> T_15_24.wire_logic_cluster/lc_6/in_3
 (36 13)  (798 397)  (798 397)  LC_6 Logic Functioning bit
 (38 13)  (800 397)  (800 397)  LC_6 Logic Functioning bit
 (25 14)  (787 398)  (787 398)  routing T_15_24.wire_logic_cluster/lc_6/out <X> T_15_24.lc_trk_g3_6
 (26 14)  (788 398)  (788 398)  routing T_15_24.lc_trk_g1_6 <X> T_15_24.wire_logic_cluster/lc_7/in_0
 (27 14)  (789 398)  (789 398)  routing T_15_24.lc_trk_g1_7 <X> T_15_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 398)  (791 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 398)  (792 398)  routing T_15_24.lc_trk_g1_7 <X> T_15_24.wire_logic_cluster/lc_7/in_1
 (32 14)  (794 398)  (794 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (796 398)  (796 398)  routing T_15_24.lc_trk_g1_1 <X> T_15_24.wire_logic_cluster/lc_7/in_3
 (40 14)  (802 398)  (802 398)  LC_7 Logic Functioning bit
 (41 14)  (803 398)  (803 398)  LC_7 Logic Functioning bit
 (42 14)  (804 398)  (804 398)  LC_7 Logic Functioning bit
 (43 14)  (805 398)  (805 398)  LC_7 Logic Functioning bit
 (45 14)  (807 398)  (807 398)  LC_7 Logic Functioning bit
 (7 15)  (769 399)  (769 399)  Column buffer control bit: LH_colbuf_cntl_6

 (22 15)  (784 399)  (784 399)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (788 399)  (788 399)  routing T_15_24.lc_trk_g1_6 <X> T_15_24.wire_logic_cluster/lc_7/in_0
 (27 15)  (789 399)  (789 399)  routing T_15_24.lc_trk_g1_6 <X> T_15_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 399)  (791 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 399)  (792 399)  routing T_15_24.lc_trk_g1_7 <X> T_15_24.wire_logic_cluster/lc_7/in_1
 (53 15)  (815 399)  (815 399)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_16_24

 (14 0)  (830 384)  (830 384)  routing T_16_24.lft_op_0 <X> T_16_24.lc_trk_g0_0
 (27 0)  (843 384)  (843 384)  routing T_16_24.lc_trk_g3_2 <X> T_16_24.wire_logic_cluster/lc_0/in_1
 (28 0)  (844 384)  (844 384)  routing T_16_24.lc_trk_g3_2 <X> T_16_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 384)  (845 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 384)  (848 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 384)  (849 384)  routing T_16_24.lc_trk_g2_1 <X> T_16_24.wire_logic_cluster/lc_0/in_3
 (35 0)  (851 384)  (851 384)  routing T_16_24.lc_trk_g2_6 <X> T_16_24.input_2_0
 (40 0)  (856 384)  (856 384)  LC_0 Logic Functioning bit
 (15 1)  (831 385)  (831 385)  routing T_16_24.lft_op_0 <X> T_16_24.lc_trk_g0_0
 (17 1)  (833 385)  (833 385)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (22 1)  (838 385)  (838 385)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (840 385)  (840 385)  routing T_16_24.bot_op_2 <X> T_16_24.lc_trk_g0_2
 (26 1)  (842 385)  (842 385)  routing T_16_24.lc_trk_g1_3 <X> T_16_24.wire_logic_cluster/lc_0/in_0
 (27 1)  (843 385)  (843 385)  routing T_16_24.lc_trk_g1_3 <X> T_16_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 385)  (845 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 385)  (846 385)  routing T_16_24.lc_trk_g3_2 <X> T_16_24.wire_logic_cluster/lc_0/in_1
 (32 1)  (848 385)  (848 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (849 385)  (849 385)  routing T_16_24.lc_trk_g2_6 <X> T_16_24.input_2_0
 (35 1)  (851 385)  (851 385)  routing T_16_24.lc_trk_g2_6 <X> T_16_24.input_2_0
 (52 1)  (868 385)  (868 385)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (0 2)  (816 386)  (816 386)  routing T_16_24.glb_netwk_6 <X> T_16_24.wire_logic_cluster/lc_7/clk
 (1 2)  (817 386)  (817 386)  routing T_16_24.glb_netwk_6 <X> T_16_24.wire_logic_cluster/lc_7/clk
 (2 2)  (818 386)  (818 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (831 386)  (831 386)  routing T_16_24.bot_op_5 <X> T_16_24.lc_trk_g0_5
 (17 2)  (833 386)  (833 386)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (26 2)  (842 386)  (842 386)  routing T_16_24.lc_trk_g1_4 <X> T_16_24.wire_logic_cluster/lc_1/in_0
 (27 2)  (843 386)  (843 386)  routing T_16_24.lc_trk_g1_1 <X> T_16_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 386)  (845 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (847 386)  (847 386)  routing T_16_24.lc_trk_g0_4 <X> T_16_24.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 386)  (848 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (852 386)  (852 386)  LC_1 Logic Functioning bit
 (43 2)  (859 386)  (859 386)  LC_1 Logic Functioning bit
 (45 2)  (861 386)  (861 386)  LC_1 Logic Functioning bit
 (15 3)  (831 387)  (831 387)  routing T_16_24.sp4_v_t_9 <X> T_16_24.lc_trk_g0_4
 (16 3)  (832 387)  (832 387)  routing T_16_24.sp4_v_t_9 <X> T_16_24.lc_trk_g0_4
 (17 3)  (833 387)  (833 387)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (27 3)  (843 387)  (843 387)  routing T_16_24.lc_trk_g1_4 <X> T_16_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 387)  (845 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (32 3)  (848 387)  (848 387)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (849 387)  (849 387)  routing T_16_24.lc_trk_g2_1 <X> T_16_24.input_2_1
 (39 3)  (855 387)  (855 387)  LC_1 Logic Functioning bit
 (42 3)  (858 387)  (858 387)  LC_1 Logic Functioning bit
 (15 4)  (831 388)  (831 388)  routing T_16_24.bot_op_1 <X> T_16_24.lc_trk_g1_1
 (17 4)  (833 388)  (833 388)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (21 4)  (837 388)  (837 388)  routing T_16_24.wire_logic_cluster/lc_3/out <X> T_16_24.lc_trk_g1_3
 (22 4)  (838 388)  (838 388)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (842 388)  (842 388)  routing T_16_24.lc_trk_g0_4 <X> T_16_24.wire_logic_cluster/lc_2/in_0
 (27 4)  (843 388)  (843 388)  routing T_16_24.lc_trk_g3_2 <X> T_16_24.wire_logic_cluster/lc_2/in_1
 (28 4)  (844 388)  (844 388)  routing T_16_24.lc_trk_g3_2 <X> T_16_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 388)  (845 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (847 388)  (847 388)  routing T_16_24.lc_trk_g1_4 <X> T_16_24.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 388)  (848 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (850 388)  (850 388)  routing T_16_24.lc_trk_g1_4 <X> T_16_24.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 388)  (852 388)  LC_2 Logic Functioning bit
 (45 4)  (861 388)  (861 388)  LC_2 Logic Functioning bit
 (22 5)  (838 389)  (838 389)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (839 389)  (839 389)  routing T_16_24.sp4_h_r_2 <X> T_16_24.lc_trk_g1_2
 (24 5)  (840 389)  (840 389)  routing T_16_24.sp4_h_r_2 <X> T_16_24.lc_trk_g1_2
 (25 5)  (841 389)  (841 389)  routing T_16_24.sp4_h_r_2 <X> T_16_24.lc_trk_g1_2
 (29 5)  (845 389)  (845 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 389)  (846 389)  routing T_16_24.lc_trk_g3_2 <X> T_16_24.wire_logic_cluster/lc_2/in_1
 (32 5)  (848 389)  (848 389)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (851 389)  (851 389)  routing T_16_24.lc_trk_g0_2 <X> T_16_24.input_2_2
 (36 5)  (852 389)  (852 389)  LC_2 Logic Functioning bit
 (38 5)  (854 389)  (854 389)  LC_2 Logic Functioning bit
 (39 5)  (855 389)  (855 389)  LC_2 Logic Functioning bit
 (14 6)  (830 390)  (830 390)  routing T_16_24.sp4_v_t_1 <X> T_16_24.lc_trk_g1_4
 (26 6)  (842 390)  (842 390)  routing T_16_24.lc_trk_g1_4 <X> T_16_24.wire_logic_cluster/lc_3/in_0
 (27 6)  (843 390)  (843 390)  routing T_16_24.lc_trk_g1_3 <X> T_16_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 390)  (845 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (847 390)  (847 390)  routing T_16_24.lc_trk_g0_4 <X> T_16_24.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 390)  (848 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (35 6)  (851 390)  (851 390)  routing T_16_24.lc_trk_g0_5 <X> T_16_24.input_2_3
 (36 6)  (852 390)  (852 390)  LC_3 Logic Functioning bit
 (41 6)  (857 390)  (857 390)  LC_3 Logic Functioning bit
 (43 6)  (859 390)  (859 390)  LC_3 Logic Functioning bit
 (45 6)  (861 390)  (861 390)  LC_3 Logic Functioning bit
 (14 7)  (830 391)  (830 391)  routing T_16_24.sp4_v_t_1 <X> T_16_24.lc_trk_g1_4
 (16 7)  (832 391)  (832 391)  routing T_16_24.sp4_v_t_1 <X> T_16_24.lc_trk_g1_4
 (17 7)  (833 391)  (833 391)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (22 7)  (838 391)  (838 391)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (840 391)  (840 391)  routing T_16_24.bot_op_6 <X> T_16_24.lc_trk_g1_6
 (27 7)  (843 391)  (843 391)  routing T_16_24.lc_trk_g1_4 <X> T_16_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 391)  (845 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 391)  (846 391)  routing T_16_24.lc_trk_g1_3 <X> T_16_24.wire_logic_cluster/lc_3/in_1
 (32 7)  (848 391)  (848 391)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (39 7)  (855 391)  (855 391)  LC_3 Logic Functioning bit
 (6 8)  (822 392)  (822 392)  routing T_16_24.sp4_h_r_1 <X> T_16_24.sp4_v_b_6
 (17 8)  (833 392)  (833 392)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (834 392)  (834 392)  routing T_16_24.wire_logic_cluster/lc_1/out <X> T_16_24.lc_trk_g2_1
 (25 8)  (841 392)  (841 392)  routing T_16_24.sp4_h_r_34 <X> T_16_24.lc_trk_g2_2
 (28 8)  (844 392)  (844 392)  routing T_16_24.lc_trk_g2_5 <X> T_16_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 392)  (845 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 392)  (846 392)  routing T_16_24.lc_trk_g2_5 <X> T_16_24.wire_logic_cluster/lc_4/in_1
 (31 8)  (847 392)  (847 392)  routing T_16_24.lc_trk_g3_6 <X> T_16_24.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 392)  (848 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 392)  (849 392)  routing T_16_24.lc_trk_g3_6 <X> T_16_24.wire_logic_cluster/lc_4/in_3
 (34 8)  (850 392)  (850 392)  routing T_16_24.lc_trk_g3_6 <X> T_16_24.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 392)  (852 392)  LC_4 Logic Functioning bit
 (38 8)  (854 392)  (854 392)  LC_4 Logic Functioning bit
 (22 9)  (838 393)  (838 393)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (839 393)  (839 393)  routing T_16_24.sp4_h_r_34 <X> T_16_24.lc_trk_g2_2
 (24 9)  (840 393)  (840 393)  routing T_16_24.sp4_h_r_34 <X> T_16_24.lc_trk_g2_2
 (29 9)  (845 393)  (845 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (847 393)  (847 393)  routing T_16_24.lc_trk_g3_6 <X> T_16_24.wire_logic_cluster/lc_4/in_3
 (46 9)  (862 393)  (862 393)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (52 9)  (868 393)  (868 393)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (4 10)  (820 394)  (820 394)  routing T_16_24.sp4_v_b_10 <X> T_16_24.sp4_v_t_43
 (5 10)  (821 394)  (821 394)  routing T_16_24.sp4_v_b_6 <X> T_16_24.sp4_h_l_43
 (6 10)  (822 394)  (822 394)  routing T_16_24.sp4_v_b_10 <X> T_16_24.sp4_v_t_43
 (8 10)  (824 394)  (824 394)  routing T_16_24.sp4_v_t_42 <X> T_16_24.sp4_h_l_42
 (9 10)  (825 394)  (825 394)  routing T_16_24.sp4_v_t_42 <X> T_16_24.sp4_h_l_42
 (15 10)  (831 394)  (831 394)  routing T_16_24.tnl_op_5 <X> T_16_24.lc_trk_g2_5
 (17 10)  (833 394)  (833 394)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (21 10)  (837 394)  (837 394)  routing T_16_24.wire_logic_cluster/lc_7/out <X> T_16_24.lc_trk_g2_7
 (22 10)  (838 394)  (838 394)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (841 394)  (841 394)  routing T_16_24.wire_logic_cluster/lc_6/out <X> T_16_24.lc_trk_g2_6
 (27 10)  (843 394)  (843 394)  routing T_16_24.lc_trk_g3_7 <X> T_16_24.wire_logic_cluster/lc_5/in_1
 (28 10)  (844 394)  (844 394)  routing T_16_24.lc_trk_g3_7 <X> T_16_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 394)  (845 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 394)  (846 394)  routing T_16_24.lc_trk_g3_7 <X> T_16_24.wire_logic_cluster/lc_5/in_1
 (32 10)  (848 394)  (848 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 394)  (849 394)  routing T_16_24.lc_trk_g2_2 <X> T_16_24.wire_logic_cluster/lc_5/in_3
 (37 10)  (853 394)  (853 394)  LC_5 Logic Functioning bit
 (39 10)  (855 394)  (855 394)  LC_5 Logic Functioning bit
 (40 10)  (856 394)  (856 394)  LC_5 Logic Functioning bit
 (41 10)  (857 394)  (857 394)  LC_5 Logic Functioning bit
 (42 10)  (858 394)  (858 394)  LC_5 Logic Functioning bit
 (43 10)  (859 394)  (859 394)  LC_5 Logic Functioning bit
 (50 10)  (866 394)  (866 394)  Cascade bit: LH_LC05_inmux02_5

 (7 11)  (823 395)  (823 395)  Column buffer control bit: LH_colbuf_cntl_2

 (18 11)  (834 395)  (834 395)  routing T_16_24.tnl_op_5 <X> T_16_24.lc_trk_g2_5
 (22 11)  (838 395)  (838 395)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (842 395)  (842 395)  routing T_16_24.lc_trk_g1_2 <X> T_16_24.wire_logic_cluster/lc_5/in_0
 (27 11)  (843 395)  (843 395)  routing T_16_24.lc_trk_g1_2 <X> T_16_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 395)  (845 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (846 395)  (846 395)  routing T_16_24.lc_trk_g3_7 <X> T_16_24.wire_logic_cluster/lc_5/in_1
 (31 11)  (847 395)  (847 395)  routing T_16_24.lc_trk_g2_2 <X> T_16_24.wire_logic_cluster/lc_5/in_3
 (36 11)  (852 395)  (852 395)  LC_5 Logic Functioning bit
 (38 11)  (854 395)  (854 395)  LC_5 Logic Functioning bit
 (41 11)  (857 395)  (857 395)  LC_5 Logic Functioning bit
 (42 11)  (858 395)  (858 395)  LC_5 Logic Functioning bit
 (43 11)  (859 395)  (859 395)  LC_5 Logic Functioning bit
 (48 11)  (864 395)  (864 395)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (51 11)  (867 395)  (867 395)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (25 12)  (841 396)  (841 396)  routing T_16_24.wire_logic_cluster/lc_2/out <X> T_16_24.lc_trk_g3_2
 (26 12)  (842 396)  (842 396)  routing T_16_24.lc_trk_g0_4 <X> T_16_24.wire_logic_cluster/lc_6/in_0
 (27 12)  (843 396)  (843 396)  routing T_16_24.lc_trk_g1_6 <X> T_16_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 396)  (845 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 396)  (846 396)  routing T_16_24.lc_trk_g1_6 <X> T_16_24.wire_logic_cluster/lc_6/in_1
 (31 12)  (847 396)  (847 396)  routing T_16_24.lc_trk_g1_4 <X> T_16_24.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 396)  (848 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (850 396)  (850 396)  routing T_16_24.lc_trk_g1_4 <X> T_16_24.wire_logic_cluster/lc_6/in_3
 (35 12)  (851 396)  (851 396)  routing T_16_24.lc_trk_g2_6 <X> T_16_24.input_2_6
 (36 12)  (852 396)  (852 396)  LC_6 Logic Functioning bit
 (37 12)  (853 396)  (853 396)  LC_6 Logic Functioning bit
 (45 12)  (861 396)  (861 396)  LC_6 Logic Functioning bit
 (22 13)  (838 397)  (838 397)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (29 13)  (845 397)  (845 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 397)  (846 397)  routing T_16_24.lc_trk_g1_6 <X> T_16_24.wire_logic_cluster/lc_6/in_1
 (32 13)  (848 397)  (848 397)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (849 397)  (849 397)  routing T_16_24.lc_trk_g2_6 <X> T_16_24.input_2_6
 (35 13)  (851 397)  (851 397)  routing T_16_24.lc_trk_g2_6 <X> T_16_24.input_2_6
 (36 13)  (852 397)  (852 397)  LC_6 Logic Functioning bit
 (39 13)  (855 397)  (855 397)  LC_6 Logic Functioning bit
 (51 13)  (867 397)  (867 397)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (16 14)  (832 398)  (832 398)  routing T_16_24.sp4_v_t_16 <X> T_16_24.lc_trk_g3_5
 (17 14)  (833 398)  (833 398)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (834 398)  (834 398)  routing T_16_24.sp4_v_t_16 <X> T_16_24.lc_trk_g3_5
 (21 14)  (837 398)  (837 398)  routing T_16_24.sp4_h_r_39 <X> T_16_24.lc_trk_g3_7
 (22 14)  (838 398)  (838 398)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (839 398)  (839 398)  routing T_16_24.sp4_h_r_39 <X> T_16_24.lc_trk_g3_7
 (24 14)  (840 398)  (840 398)  routing T_16_24.sp4_h_r_39 <X> T_16_24.lc_trk_g3_7
 (26 14)  (842 398)  (842 398)  routing T_16_24.lc_trk_g1_4 <X> T_16_24.wire_logic_cluster/lc_7/in_0
 (27 14)  (843 398)  (843 398)  routing T_16_24.lc_trk_g3_5 <X> T_16_24.wire_logic_cluster/lc_7/in_1
 (28 14)  (844 398)  (844 398)  routing T_16_24.lc_trk_g3_5 <X> T_16_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 398)  (845 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 398)  (846 398)  routing T_16_24.lc_trk_g3_5 <X> T_16_24.wire_logic_cluster/lc_7/in_1
 (31 14)  (847 398)  (847 398)  routing T_16_24.lc_trk_g0_4 <X> T_16_24.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 398)  (848 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (35 14)  (851 398)  (851 398)  routing T_16_24.lc_trk_g2_7 <X> T_16_24.input_2_7
 (36 14)  (852 398)  (852 398)  LC_7 Logic Functioning bit
 (43 14)  (859 398)  (859 398)  LC_7 Logic Functioning bit
 (45 14)  (861 398)  (861 398)  LC_7 Logic Functioning bit
 (52 14)  (868 398)  (868 398)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (7 15)  (823 399)  (823 399)  Column buffer control bit: LH_colbuf_cntl_6

 (22 15)  (838 399)  (838 399)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (839 399)  (839 399)  routing T_16_24.sp4_v_b_46 <X> T_16_24.lc_trk_g3_6
 (24 15)  (840 399)  (840 399)  routing T_16_24.sp4_v_b_46 <X> T_16_24.lc_trk_g3_6
 (27 15)  (843 399)  (843 399)  routing T_16_24.lc_trk_g1_4 <X> T_16_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 399)  (845 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (32 15)  (848 399)  (848 399)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (849 399)  (849 399)  routing T_16_24.lc_trk_g2_7 <X> T_16_24.input_2_7
 (35 15)  (851 399)  (851 399)  routing T_16_24.lc_trk_g2_7 <X> T_16_24.input_2_7
 (39 15)  (855 399)  (855 399)  LC_7 Logic Functioning bit
 (42 15)  (858 399)  (858 399)  LC_7 Logic Functioning bit


LogicTile_17_24

 (14 0)  (888 384)  (888 384)  routing T_17_24.bnr_op_0 <X> T_17_24.lc_trk_g0_0
 (22 0)  (896 384)  (896 384)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (898 384)  (898 384)  routing T_17_24.bot_op_3 <X> T_17_24.lc_trk_g0_3
 (25 0)  (899 384)  (899 384)  routing T_17_24.sp4_v_b_2 <X> T_17_24.lc_trk_g0_2
 (28 0)  (902 384)  (902 384)  routing T_17_24.lc_trk_g2_3 <X> T_17_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 384)  (903 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (905 384)  (905 384)  routing T_17_24.lc_trk_g3_4 <X> T_17_24.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 384)  (906 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 384)  (907 384)  routing T_17_24.lc_trk_g3_4 <X> T_17_24.wire_logic_cluster/lc_0/in_3
 (34 0)  (908 384)  (908 384)  routing T_17_24.lc_trk_g3_4 <X> T_17_24.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 384)  (910 384)  LC_0 Logic Functioning bit
 (14 1)  (888 385)  (888 385)  routing T_17_24.bnr_op_0 <X> T_17_24.lc_trk_g0_0
 (17 1)  (891 385)  (891 385)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (22 1)  (896 385)  (896 385)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (897 385)  (897 385)  routing T_17_24.sp4_v_b_2 <X> T_17_24.lc_trk_g0_2
 (26 1)  (900 385)  (900 385)  routing T_17_24.lc_trk_g1_3 <X> T_17_24.wire_logic_cluster/lc_0/in_0
 (27 1)  (901 385)  (901 385)  routing T_17_24.lc_trk_g1_3 <X> T_17_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 385)  (903 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (904 385)  (904 385)  routing T_17_24.lc_trk_g2_3 <X> T_17_24.wire_logic_cluster/lc_0/in_1
 (32 1)  (906 385)  (906 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (907 385)  (907 385)  routing T_17_24.lc_trk_g2_0 <X> T_17_24.input_2_0
 (51 1)  (925 385)  (925 385)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (874 386)  (874 386)  routing T_17_24.glb_netwk_6 <X> T_17_24.wire_logic_cluster/lc_7/clk
 (1 2)  (875 386)  (875 386)  routing T_17_24.glb_netwk_6 <X> T_17_24.wire_logic_cluster/lc_7/clk
 (2 2)  (876 386)  (876 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (12 2)  (886 386)  (886 386)  routing T_17_24.sp4_h_r_11 <X> T_17_24.sp4_h_l_39
 (22 2)  (896 386)  (896 386)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (26 2)  (900 386)  (900 386)  routing T_17_24.lc_trk_g2_7 <X> T_17_24.wire_logic_cluster/lc_1/in_0
 (29 2)  (903 386)  (903 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (905 386)  (905 386)  routing T_17_24.lc_trk_g3_7 <X> T_17_24.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 386)  (906 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 386)  (907 386)  routing T_17_24.lc_trk_g3_7 <X> T_17_24.wire_logic_cluster/lc_1/in_3
 (34 2)  (908 386)  (908 386)  routing T_17_24.lc_trk_g3_7 <X> T_17_24.wire_logic_cluster/lc_1/in_3
 (13 3)  (887 387)  (887 387)  routing T_17_24.sp4_h_r_11 <X> T_17_24.sp4_h_l_39
 (26 3)  (900 387)  (900 387)  routing T_17_24.lc_trk_g2_7 <X> T_17_24.wire_logic_cluster/lc_1/in_0
 (28 3)  (902 387)  (902 387)  routing T_17_24.lc_trk_g2_7 <X> T_17_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 387)  (903 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (905 387)  (905 387)  routing T_17_24.lc_trk_g3_7 <X> T_17_24.wire_logic_cluster/lc_1/in_3
 (32 3)  (906 387)  (906 387)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (907 387)  (907 387)  routing T_17_24.lc_trk_g3_0 <X> T_17_24.input_2_1
 (34 3)  (908 387)  (908 387)  routing T_17_24.lc_trk_g3_0 <X> T_17_24.input_2_1
 (37 3)  (911 387)  (911 387)  LC_1 Logic Functioning bit
 (53 3)  (927 387)  (927 387)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (21 4)  (895 388)  (895 388)  routing T_17_24.bnr_op_3 <X> T_17_24.lc_trk_g1_3
 (22 4)  (896 388)  (896 388)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (25 4)  (899 388)  (899 388)  routing T_17_24.sp4_v_b_2 <X> T_17_24.lc_trk_g1_2
 (21 5)  (895 389)  (895 389)  routing T_17_24.bnr_op_3 <X> T_17_24.lc_trk_g1_3
 (22 5)  (896 389)  (896 389)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (897 389)  (897 389)  routing T_17_24.sp4_v_b_2 <X> T_17_24.lc_trk_g1_2
 (32 6)  (906 390)  (906 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (910 390)  (910 390)  LC_3 Logic Functioning bit
 (37 6)  (911 390)  (911 390)  LC_3 Logic Functioning bit
 (38 6)  (912 390)  (912 390)  LC_3 Logic Functioning bit
 (39 6)  (913 390)  (913 390)  LC_3 Logic Functioning bit
 (41 6)  (915 390)  (915 390)  LC_3 Logic Functioning bit
 (43 6)  (917 390)  (917 390)  LC_3 Logic Functioning bit
 (45 6)  (919 390)  (919 390)  LC_3 Logic Functioning bit
 (5 7)  (879 391)  (879 391)  routing T_17_24.sp4_h_l_38 <X> T_17_24.sp4_v_t_38
 (26 7)  (900 391)  (900 391)  routing T_17_24.lc_trk_g0_3 <X> T_17_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 391)  (903 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (905 391)  (905 391)  routing T_17_24.lc_trk_g0_2 <X> T_17_24.wire_logic_cluster/lc_3/in_3
 (36 7)  (910 391)  (910 391)  LC_3 Logic Functioning bit
 (37 7)  (911 391)  (911 391)  LC_3 Logic Functioning bit
 (38 7)  (912 391)  (912 391)  LC_3 Logic Functioning bit
 (39 7)  (913 391)  (913 391)  LC_3 Logic Functioning bit
 (40 7)  (914 391)  (914 391)  LC_3 Logic Functioning bit
 (42 7)  (916 391)  (916 391)  LC_3 Logic Functioning bit
 (21 8)  (895 392)  (895 392)  routing T_17_24.sp4_v_t_22 <X> T_17_24.lc_trk_g2_3
 (22 8)  (896 392)  (896 392)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (897 392)  (897 392)  routing T_17_24.sp4_v_t_22 <X> T_17_24.lc_trk_g2_3
 (15 9)  (889 393)  (889 393)  routing T_17_24.sp4_v_t_29 <X> T_17_24.lc_trk_g2_0
 (16 9)  (890 393)  (890 393)  routing T_17_24.sp4_v_t_29 <X> T_17_24.lc_trk_g2_0
 (17 9)  (891 393)  (891 393)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (21 9)  (895 393)  (895 393)  routing T_17_24.sp4_v_t_22 <X> T_17_24.lc_trk_g2_3
 (22 10)  (896 394)  (896 394)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (897 394)  (897 394)  routing T_17_24.sp4_h_r_31 <X> T_17_24.lc_trk_g2_7
 (24 10)  (898 394)  (898 394)  routing T_17_24.sp4_h_r_31 <X> T_17_24.lc_trk_g2_7
 (27 10)  (901 394)  (901 394)  routing T_17_24.lc_trk_g3_3 <X> T_17_24.wire_logic_cluster/lc_5/in_1
 (28 10)  (902 394)  (902 394)  routing T_17_24.lc_trk_g3_3 <X> T_17_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 394)  (903 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (906 394)  (906 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (908 394)  (908 394)  routing T_17_24.lc_trk_g1_3 <X> T_17_24.wire_logic_cluster/lc_5/in_3
 (37 10)  (911 394)  (911 394)  LC_5 Logic Functioning bit
 (51 10)  (925 394)  (925 394)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (7 11)  (881 395)  (881 395)  Column buffer control bit: LH_colbuf_cntl_2

 (21 11)  (895 395)  (895 395)  routing T_17_24.sp4_h_r_31 <X> T_17_24.lc_trk_g2_7
 (26 11)  (900 395)  (900 395)  routing T_17_24.lc_trk_g0_3 <X> T_17_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 395)  (903 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (904 395)  (904 395)  routing T_17_24.lc_trk_g3_3 <X> T_17_24.wire_logic_cluster/lc_5/in_1
 (31 11)  (905 395)  (905 395)  routing T_17_24.lc_trk_g1_3 <X> T_17_24.wire_logic_cluster/lc_5/in_3
 (32 11)  (906 395)  (906 395)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (908 395)  (908 395)  routing T_17_24.lc_trk_g1_2 <X> T_17_24.input_2_5
 (35 11)  (909 395)  (909 395)  routing T_17_24.lc_trk_g1_2 <X> T_17_24.input_2_5
 (37 11)  (911 395)  (911 395)  LC_5 Logic Functioning bit
 (39 11)  (913 395)  (913 395)  LC_5 Logic Functioning bit
 (0 12)  (874 396)  (874 396)  routing T_17_24.glb_netwk_2 <X> T_17_24.glb2local_3
 (1 12)  (875 396)  (875 396)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_2 glb2local_3
 (14 12)  (888 396)  (888 396)  routing T_17_24.sp4_h_r_40 <X> T_17_24.lc_trk_g3_0
 (21 12)  (895 396)  (895 396)  routing T_17_24.wire_logic_cluster/lc_3/out <X> T_17_24.lc_trk_g3_3
 (22 12)  (896 396)  (896 396)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (28 12)  (902 396)  (902 396)  routing T_17_24.lc_trk_g2_3 <X> T_17_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 396)  (903 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (905 396)  (905 396)  routing T_17_24.lc_trk_g0_7 <X> T_17_24.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 396)  (906 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (910 396)  (910 396)  LC_6 Logic Functioning bit
 (37 12)  (911 396)  (911 396)  LC_6 Logic Functioning bit
 (38 12)  (912 396)  (912 396)  LC_6 Logic Functioning bit
 (39 12)  (913 396)  (913 396)  LC_6 Logic Functioning bit
 (50 12)  (924 396)  (924 396)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (888 397)  (888 397)  routing T_17_24.sp4_h_r_40 <X> T_17_24.lc_trk_g3_0
 (15 13)  (889 397)  (889 397)  routing T_17_24.sp4_h_r_40 <X> T_17_24.lc_trk_g3_0
 (16 13)  (890 397)  (890 397)  routing T_17_24.sp4_h_r_40 <X> T_17_24.lc_trk_g3_0
 (17 13)  (891 397)  (891 397)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (28 13)  (902 397)  (902 397)  routing T_17_24.lc_trk_g2_0 <X> T_17_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 397)  (903 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 397)  (904 397)  routing T_17_24.lc_trk_g2_3 <X> T_17_24.wire_logic_cluster/lc_6/in_1
 (31 13)  (905 397)  (905 397)  routing T_17_24.lc_trk_g0_7 <X> T_17_24.wire_logic_cluster/lc_6/in_3
 (36 13)  (910 397)  (910 397)  LC_6 Logic Functioning bit
 (37 13)  (911 397)  (911 397)  LC_6 Logic Functioning bit
 (38 13)  (912 397)  (912 397)  LC_6 Logic Functioning bit
 (39 13)  (913 397)  (913 397)  LC_6 Logic Functioning bit
 (43 13)  (917 397)  (917 397)  LC_6 Logic Functioning bit
 (46 13)  (920 397)  (920 397)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (53 13)  (927 397)  (927 397)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (14 14)  (888 398)  (888 398)  routing T_17_24.rgt_op_4 <X> T_17_24.lc_trk_g3_4
 (22 14)  (896 398)  (896 398)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (897 398)  (897 398)  routing T_17_24.sp4_v_b_47 <X> T_17_24.lc_trk_g3_7
 (24 14)  (898 398)  (898 398)  routing T_17_24.sp4_v_b_47 <X> T_17_24.lc_trk_g3_7
 (7 15)  (881 399)  (881 399)  Column buffer control bit: LH_colbuf_cntl_6

 (15 15)  (889 399)  (889 399)  routing T_17_24.rgt_op_4 <X> T_17_24.lc_trk_g3_4
 (17 15)  (891 399)  (891 399)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4


LogicTile_18_24

 (11 0)  (939 384)  (939 384)  routing T_18_24.sp4_h_r_9 <X> T_18_24.sp4_v_b_2
 (21 0)  (949 384)  (949 384)  routing T_18_24.lft_op_3 <X> T_18_24.lc_trk_g0_3
 (22 0)  (950 384)  (950 384)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (952 384)  (952 384)  routing T_18_24.lft_op_3 <X> T_18_24.lc_trk_g0_3
 (27 0)  (955 384)  (955 384)  routing T_18_24.lc_trk_g1_0 <X> T_18_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 384)  (957 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (959 384)  (959 384)  routing T_18_24.lc_trk_g0_5 <X> T_18_24.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 384)  (960 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (35 0)  (963 384)  (963 384)  routing T_18_24.lc_trk_g0_6 <X> T_18_24.input_2_0
 (26 1)  (954 385)  (954 385)  routing T_18_24.lc_trk_g2_2 <X> T_18_24.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 385)  (956 385)  routing T_18_24.lc_trk_g2_2 <X> T_18_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 385)  (957 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (960 385)  (960 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (963 385)  (963 385)  routing T_18_24.lc_trk_g0_6 <X> T_18_24.input_2_0
 (38 1)  (966 385)  (966 385)  LC_0 Logic Functioning bit
 (17 2)  (945 386)  (945 386)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (946 386)  (946 386)  routing T_18_24.bnr_op_5 <X> T_18_24.lc_trk_g0_5
 (17 3)  (945 387)  (945 387)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (18 3)  (946 387)  (946 387)  routing T_18_24.bnr_op_5 <X> T_18_24.lc_trk_g0_5
 (22 3)  (950 387)  (950 387)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (951 387)  (951 387)  routing T_18_24.sp4_v_b_22 <X> T_18_24.lc_trk_g0_6
 (24 3)  (952 387)  (952 387)  routing T_18_24.sp4_v_b_22 <X> T_18_24.lc_trk_g0_6
 (14 4)  (942 388)  (942 388)  routing T_18_24.bnr_op_0 <X> T_18_24.lc_trk_g1_0
 (21 4)  (949 388)  (949 388)  routing T_18_24.lft_op_3 <X> T_18_24.lc_trk_g1_3
 (22 4)  (950 388)  (950 388)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (952 388)  (952 388)  routing T_18_24.lft_op_3 <X> T_18_24.lc_trk_g1_3
 (14 5)  (942 389)  (942 389)  routing T_18_24.bnr_op_0 <X> T_18_24.lc_trk_g1_0
 (17 5)  (945 389)  (945 389)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (0 6)  (928 390)  (928 390)  routing T_18_24.glb_netwk_2 <X> T_18_24.glb2local_0
 (1 6)  (929 390)  (929 390)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_2 glb2local_0
 (17 6)  (945 390)  (945 390)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (27 6)  (955 390)  (955 390)  routing T_18_24.lc_trk_g1_5 <X> T_18_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 390)  (957 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 390)  (958 390)  routing T_18_24.lc_trk_g1_5 <X> T_18_24.wire_logic_cluster/lc_3/in_1
 (32 6)  (960 390)  (960 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (962 390)  (962 390)  routing T_18_24.lc_trk_g1_3 <X> T_18_24.wire_logic_cluster/lc_3/in_3
 (37 6)  (965 390)  (965 390)  LC_3 Logic Functioning bit
 (39 6)  (967 390)  (967 390)  LC_3 Logic Functioning bit
 (46 6)  (974 390)  (974 390)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (26 7)  (954 391)  (954 391)  routing T_18_24.lc_trk_g2_3 <X> T_18_24.wire_logic_cluster/lc_3/in_0
 (28 7)  (956 391)  (956 391)  routing T_18_24.lc_trk_g2_3 <X> T_18_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 391)  (957 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (959 391)  (959 391)  routing T_18_24.lc_trk_g1_3 <X> T_18_24.wire_logic_cluster/lc_3/in_3
 (46 7)  (974 391)  (974 391)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (21 8)  (949 392)  (949 392)  routing T_18_24.bnl_op_3 <X> T_18_24.lc_trk_g2_3
 (22 8)  (950 392)  (950 392)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (25 8)  (953 392)  (953 392)  routing T_18_24.rgt_op_2 <X> T_18_24.lc_trk_g2_2
 (26 8)  (954 392)  (954 392)  routing T_18_24.lc_trk_g1_5 <X> T_18_24.wire_logic_cluster/lc_4/in_0
 (29 8)  (957 392)  (957 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (960 392)  (960 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 392)  (961 392)  routing T_18_24.lc_trk_g2_3 <X> T_18_24.wire_logic_cluster/lc_4/in_3
 (37 8)  (965 392)  (965 392)  LC_4 Logic Functioning bit
 (39 8)  (967 392)  (967 392)  LC_4 Logic Functioning bit
 (46 8)  (974 392)  (974 392)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (51 8)  (979 392)  (979 392)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (53 8)  (981 392)  (981 392)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (7 9)  (935 393)  (935 393)  Column buffer control bit: LH_colbuf_cntl_0

 (21 9)  (949 393)  (949 393)  routing T_18_24.bnl_op_3 <X> T_18_24.lc_trk_g2_3
 (22 9)  (950 393)  (950 393)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (952 393)  (952 393)  routing T_18_24.rgt_op_2 <X> T_18_24.lc_trk_g2_2
 (27 9)  (955 393)  (955 393)  routing T_18_24.lc_trk_g1_5 <X> T_18_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 393)  (957 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (958 393)  (958 393)  routing T_18_24.lc_trk_g0_3 <X> T_18_24.wire_logic_cluster/lc_4/in_1
 (31 9)  (959 393)  (959 393)  routing T_18_24.lc_trk_g2_3 <X> T_18_24.wire_logic_cluster/lc_4/in_3
 (37 9)  (965 393)  (965 393)  LC_4 Logic Functioning bit
 (39 9)  (967 393)  (967 393)  LC_4 Logic Functioning bit
 (40 9)  (968 393)  (968 393)  LC_4 Logic Functioning bit
 (42 9)  (970 393)  (970 393)  LC_4 Logic Functioning bit
 (47 9)  (975 393)  (975 393)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (48 9)  (976 393)  (976 393)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (51 9)  (979 393)  (979 393)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (7 10)  (935 394)  (935 394)  Column buffer control bit: LH_colbuf_cntl_3

 (26 10)  (954 394)  (954 394)  routing T_18_24.lc_trk_g0_5 <X> T_18_24.wire_logic_cluster/lc_5/in_0
 (31 10)  (959 394)  (959 394)  routing T_18_24.lc_trk_g0_4 <X> T_18_24.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 394)  (960 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (40 10)  (968 394)  (968 394)  LC_5 Logic Functioning bit
 (41 10)  (969 394)  (969 394)  LC_5 Logic Functioning bit
 (43 10)  (971 394)  (971 394)  LC_5 Logic Functioning bit
 (46 10)  (974 394)  (974 394)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (50 10)  (978 394)  (978 394)  Cascade bit: LH_LC05_inmux02_5

 (7 11)  (935 395)  (935 395)  Column buffer control bit: LH_colbuf_cntl_2

 (29 11)  (957 395)  (957 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (40 11)  (968 395)  (968 395)  LC_5 Logic Functioning bit
 (41 11)  (969 395)  (969 395)  LC_5 Logic Functioning bit
 (42 11)  (970 395)  (970 395)  LC_5 Logic Functioning bit
 (11 12)  (939 396)  (939 396)  routing T_18_24.sp4_h_r_6 <X> T_18_24.sp4_v_b_11
 (14 12)  (942 396)  (942 396)  routing T_18_24.sp4_h_l_21 <X> T_18_24.lc_trk_g3_0
 (32 12)  (960 396)  (960 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 396)  (961 396)  routing T_18_24.lc_trk_g3_0 <X> T_18_24.wire_logic_cluster/lc_6/in_3
 (34 12)  (962 396)  (962 396)  routing T_18_24.lc_trk_g3_0 <X> T_18_24.wire_logic_cluster/lc_6/in_3
 (36 12)  (964 396)  (964 396)  LC_6 Logic Functioning bit
 (37 12)  (965 396)  (965 396)  LC_6 Logic Functioning bit
 (38 12)  (966 396)  (966 396)  LC_6 Logic Functioning bit
 (39 12)  (967 396)  (967 396)  LC_6 Logic Functioning bit
 (40 12)  (968 396)  (968 396)  LC_6 Logic Functioning bit
 (41 12)  (969 396)  (969 396)  LC_6 Logic Functioning bit
 (50 12)  (978 396)  (978 396)  Cascade bit: LH_LC06_inmux02_5

 (15 13)  (943 397)  (943 397)  routing T_18_24.sp4_h_l_21 <X> T_18_24.lc_trk_g3_0
 (16 13)  (944 397)  (944 397)  routing T_18_24.sp4_h_l_21 <X> T_18_24.lc_trk_g3_0
 (17 13)  (945 397)  (945 397)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (36 13)  (964 397)  (964 397)  LC_6 Logic Functioning bit
 (37 13)  (965 397)  (965 397)  LC_6 Logic Functioning bit
 (38 13)  (966 397)  (966 397)  LC_6 Logic Functioning bit
 (39 13)  (967 397)  (967 397)  LC_6 Logic Functioning bit
 (40 13)  (968 397)  (968 397)  LC_6 Logic Functioning bit
 (41 13)  (969 397)  (969 397)  LC_6 Logic Functioning bit
 (47 13)  (975 397)  (975 397)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (52 13)  (980 397)  (980 397)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (10 14)  (938 398)  (938 398)  routing T_18_24.sp4_v_b_5 <X> T_18_24.sp4_h_l_47
 (7 15)  (935 399)  (935 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_19_24

 (28 0)  (1010 384)  (1010 384)  routing T_19_24.lc_trk_g2_1 <X> T_19_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 384)  (1011 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 384)  (1014 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 384)  (1016 384)  routing T_19_24.lc_trk_g1_0 <X> T_19_24.wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 384)  (1018 384)  LC_0 Logic Functioning bit
 (38 0)  (1020 384)  (1020 384)  LC_0 Logic Functioning bit
 (43 0)  (1025 384)  (1025 384)  LC_0 Logic Functioning bit
 (45 0)  (1027 384)  (1027 384)  LC_0 Logic Functioning bit
 (14 1)  (996 385)  (996 385)  routing T_19_24.sp4_r_v_b_35 <X> T_19_24.lc_trk_g0_0
 (17 1)  (999 385)  (999 385)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (26 1)  (1008 385)  (1008 385)  routing T_19_24.lc_trk_g2_2 <X> T_19_24.wire_logic_cluster/lc_0/in_0
 (28 1)  (1010 385)  (1010 385)  routing T_19_24.lc_trk_g2_2 <X> T_19_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 385)  (1011 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (1014 385)  (1014 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (1015 385)  (1015 385)  routing T_19_24.lc_trk_g2_0 <X> T_19_24.input_2_0
 (36 1)  (1018 385)  (1018 385)  LC_0 Logic Functioning bit
 (37 1)  (1019 385)  (1019 385)  LC_0 Logic Functioning bit
 (38 1)  (1020 385)  (1020 385)  LC_0 Logic Functioning bit
 (42 1)  (1024 385)  (1024 385)  LC_0 Logic Functioning bit
 (51 1)  (1033 385)  (1033 385)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (982 386)  (982 386)  routing T_19_24.glb_netwk_6 <X> T_19_24.wire_logic_cluster/lc_7/clk
 (1 2)  (983 386)  (983 386)  routing T_19_24.glb_netwk_6 <X> T_19_24.wire_logic_cluster/lc_7/clk
 (2 2)  (984 386)  (984 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (996 386)  (996 386)  routing T_19_24.bnr_op_4 <X> T_19_24.lc_trk_g0_4
 (14 3)  (996 387)  (996 387)  routing T_19_24.bnr_op_4 <X> T_19_24.lc_trk_g0_4
 (17 3)  (999 387)  (999 387)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (14 4)  (996 388)  (996 388)  routing T_19_24.wire_logic_cluster/lc_0/out <X> T_19_24.lc_trk_g1_0
 (28 4)  (1010 388)  (1010 388)  routing T_19_24.lc_trk_g2_1 <X> T_19_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 388)  (1011 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 388)  (1014 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (1015 388)  (1015 388)  routing T_19_24.lc_trk_g3_2 <X> T_19_24.wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 388)  (1016 388)  routing T_19_24.lc_trk_g3_2 <X> T_19_24.wire_logic_cluster/lc_2/in_3
 (35 4)  (1017 388)  (1017 388)  routing T_19_24.lc_trk_g2_4 <X> T_19_24.input_2_2
 (36 4)  (1018 388)  (1018 388)  LC_2 Logic Functioning bit
 (38 4)  (1020 388)  (1020 388)  LC_2 Logic Functioning bit
 (43 4)  (1025 388)  (1025 388)  LC_2 Logic Functioning bit
 (45 4)  (1027 388)  (1027 388)  LC_2 Logic Functioning bit
 (46 4)  (1028 388)  (1028 388)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (53 4)  (1035 388)  (1035 388)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (17 5)  (999 389)  (999 389)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (26 5)  (1008 389)  (1008 389)  routing T_19_24.lc_trk_g2_2 <X> T_19_24.wire_logic_cluster/lc_2/in_0
 (28 5)  (1010 389)  (1010 389)  routing T_19_24.lc_trk_g2_2 <X> T_19_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 389)  (1011 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (1013 389)  (1013 389)  routing T_19_24.lc_trk_g3_2 <X> T_19_24.wire_logic_cluster/lc_2/in_3
 (32 5)  (1014 389)  (1014 389)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (1015 389)  (1015 389)  routing T_19_24.lc_trk_g2_4 <X> T_19_24.input_2_2
 (36 5)  (1018 389)  (1018 389)  LC_2 Logic Functioning bit
 (37 5)  (1019 389)  (1019 389)  LC_2 Logic Functioning bit
 (38 5)  (1020 389)  (1020 389)  LC_2 Logic Functioning bit
 (42 5)  (1024 389)  (1024 389)  LC_2 Logic Functioning bit
 (14 6)  (996 390)  (996 390)  routing T_19_24.lft_op_4 <X> T_19_24.lc_trk_g1_4
 (15 7)  (997 391)  (997 391)  routing T_19_24.lft_op_4 <X> T_19_24.lc_trk_g1_4
 (17 7)  (999 391)  (999 391)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (14 8)  (996 392)  (996 392)  routing T_19_24.rgt_op_0 <X> T_19_24.lc_trk_g2_0
 (17 8)  (999 392)  (999 392)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (1000 392)  (1000 392)  routing T_19_24.bnl_op_1 <X> T_19_24.lc_trk_g2_1
 (25 8)  (1007 392)  (1007 392)  routing T_19_24.rgt_op_2 <X> T_19_24.lc_trk_g2_2
 (7 9)  (989 393)  (989 393)  Column buffer control bit: LH_colbuf_cntl_0

 (15 9)  (997 393)  (997 393)  routing T_19_24.rgt_op_0 <X> T_19_24.lc_trk_g2_0
 (17 9)  (999 393)  (999 393)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (18 9)  (1000 393)  (1000 393)  routing T_19_24.bnl_op_1 <X> T_19_24.lc_trk_g2_1
 (22 9)  (1004 393)  (1004 393)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (1006 393)  (1006 393)  routing T_19_24.rgt_op_2 <X> T_19_24.lc_trk_g2_2
 (7 10)  (989 394)  (989 394)  Column buffer control bit: LH_colbuf_cntl_3

 (14 10)  (996 394)  (996 394)  routing T_19_24.rgt_op_4 <X> T_19_24.lc_trk_g2_4
 (15 11)  (997 395)  (997 395)  routing T_19_24.rgt_op_4 <X> T_19_24.lc_trk_g2_4
 (17 11)  (999 395)  (999 395)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (25 12)  (1007 396)  (1007 396)  routing T_19_24.wire_logic_cluster/lc_2/out <X> T_19_24.lc_trk_g3_2
 (22 13)  (1004 397)  (1004 397)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 14)  (1008 398)  (1008 398)  routing T_19_24.lc_trk_g1_4 <X> T_19_24.wire_logic_cluster/lc_7/in_0
 (29 14)  (1011 398)  (1011 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (1013 398)  (1013 398)  routing T_19_24.lc_trk_g0_4 <X> T_19_24.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 398)  (1014 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (1018 398)  (1018 398)  LC_7 Logic Functioning bit
 (38 14)  (1020 398)  (1020 398)  LC_7 Logic Functioning bit
 (40 14)  (1022 398)  (1022 398)  LC_7 Logic Functioning bit
 (42 14)  (1024 398)  (1024 398)  LC_7 Logic Functioning bit
 (47 14)  (1029 398)  (1029 398)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (7 15)  (989 399)  (989 399)  Column buffer control bit: LH_colbuf_cntl_6

 (27 15)  (1009 399)  (1009 399)  routing T_19_24.lc_trk_g1_4 <X> T_19_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 399)  (1011 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (37 15)  (1019 399)  (1019 399)  LC_7 Logic Functioning bit
 (39 15)  (1021 399)  (1021 399)  LC_7 Logic Functioning bit
 (40 15)  (1022 399)  (1022 399)  LC_7 Logic Functioning bit
 (42 15)  (1024 399)  (1024 399)  LC_7 Logic Functioning bit
 (52 15)  (1034 399)  (1034 399)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_20_24

 (11 0)  (1047 384)  (1047 384)  routing T_20_24.sp4_h_l_45 <X> T_20_24.sp4_v_b_2
 (13 0)  (1049 384)  (1049 384)  routing T_20_24.sp4_h_l_45 <X> T_20_24.sp4_v_b_2
 (26 0)  (1062 384)  (1062 384)  routing T_20_24.lc_trk_g2_6 <X> T_20_24.wire_logic_cluster/lc_0/in_0
 (27 0)  (1063 384)  (1063 384)  routing T_20_24.lc_trk_g1_6 <X> T_20_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 384)  (1065 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (1066 384)  (1066 384)  routing T_20_24.lc_trk_g1_6 <X> T_20_24.wire_logic_cluster/lc_0/in_1
 (32 0)  (1068 384)  (1068 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (1069 384)  (1069 384)  routing T_20_24.lc_trk_g3_2 <X> T_20_24.wire_logic_cluster/lc_0/in_3
 (34 0)  (1070 384)  (1070 384)  routing T_20_24.lc_trk_g3_2 <X> T_20_24.wire_logic_cluster/lc_0/in_3
 (6 1)  (1042 385)  (1042 385)  routing T_20_24.sp4_h_l_37 <X> T_20_24.sp4_h_r_0
 (12 1)  (1048 385)  (1048 385)  routing T_20_24.sp4_h_l_45 <X> T_20_24.sp4_v_b_2
 (22 1)  (1058 385)  (1058 385)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (1059 385)  (1059 385)  routing T_20_24.sp4_v_b_18 <X> T_20_24.lc_trk_g0_2
 (24 1)  (1060 385)  (1060 385)  routing T_20_24.sp4_v_b_18 <X> T_20_24.lc_trk_g0_2
 (26 1)  (1062 385)  (1062 385)  routing T_20_24.lc_trk_g2_6 <X> T_20_24.wire_logic_cluster/lc_0/in_0
 (28 1)  (1064 385)  (1064 385)  routing T_20_24.lc_trk_g2_6 <X> T_20_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 385)  (1065 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (1066 385)  (1066 385)  routing T_20_24.lc_trk_g1_6 <X> T_20_24.wire_logic_cluster/lc_0/in_1
 (31 1)  (1067 385)  (1067 385)  routing T_20_24.lc_trk_g3_2 <X> T_20_24.wire_logic_cluster/lc_0/in_3
 (36 1)  (1072 385)  (1072 385)  LC_0 Logic Functioning bit
 (38 1)  (1074 385)  (1074 385)  LC_0 Logic Functioning bit
 (17 2)  (1053 386)  (1053 386)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (15 4)  (1051 388)  (1051 388)  routing T_20_24.sp12_h_r_1 <X> T_20_24.lc_trk_g1_1
 (17 4)  (1053 388)  (1053 388)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_1 lc_trk_g1_1
 (18 4)  (1054 388)  (1054 388)  routing T_20_24.sp12_h_r_1 <X> T_20_24.lc_trk_g1_1
 (22 4)  (1058 388)  (1058 388)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (1060 388)  (1060 388)  routing T_20_24.top_op_3 <X> T_20_24.lc_trk_g1_3
 (27 4)  (1063 388)  (1063 388)  routing T_20_24.lc_trk_g3_6 <X> T_20_24.wire_logic_cluster/lc_2/in_1
 (28 4)  (1064 388)  (1064 388)  routing T_20_24.lc_trk_g3_6 <X> T_20_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 388)  (1065 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (1066 388)  (1066 388)  routing T_20_24.lc_trk_g3_6 <X> T_20_24.wire_logic_cluster/lc_2/in_1
 (31 4)  (1067 388)  (1067 388)  routing T_20_24.lc_trk_g0_5 <X> T_20_24.wire_logic_cluster/lc_2/in_3
 (32 4)  (1068 388)  (1068 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (43 4)  (1079 388)  (1079 388)  LC_2 Logic Functioning bit
 (53 4)  (1089 388)  (1089 388)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (18 5)  (1054 389)  (1054 389)  routing T_20_24.sp12_h_r_1 <X> T_20_24.lc_trk_g1_1
 (21 5)  (1057 389)  (1057 389)  routing T_20_24.top_op_3 <X> T_20_24.lc_trk_g1_3
 (27 5)  (1063 389)  (1063 389)  routing T_20_24.lc_trk_g1_1 <X> T_20_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 389)  (1065 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (1066 389)  (1066 389)  routing T_20_24.lc_trk_g3_6 <X> T_20_24.wire_logic_cluster/lc_2/in_1
 (32 5)  (1068 389)  (1068 389)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (1070 389)  (1070 389)  routing T_20_24.lc_trk_g1_3 <X> T_20_24.input_2_2
 (35 5)  (1071 389)  (1071 389)  routing T_20_24.lc_trk_g1_3 <X> T_20_24.input_2_2
 (26 6)  (1062 390)  (1062 390)  routing T_20_24.lc_trk_g2_5 <X> T_20_24.wire_logic_cluster/lc_3/in_0
 (29 6)  (1065 390)  (1065 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (1067 390)  (1067 390)  routing T_20_24.lc_trk_g2_4 <X> T_20_24.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 390)  (1068 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (1069 390)  (1069 390)  routing T_20_24.lc_trk_g2_4 <X> T_20_24.wire_logic_cluster/lc_3/in_3
 (37 6)  (1073 390)  (1073 390)  LC_3 Logic Functioning bit
 (39 6)  (1075 390)  (1075 390)  LC_3 Logic Functioning bit
 (22 7)  (1058 391)  (1058 391)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (1061 391)  (1061 391)  routing T_20_24.sp4_r_v_b_30 <X> T_20_24.lc_trk_g1_6
 (28 7)  (1064 391)  (1064 391)  routing T_20_24.lc_trk_g2_5 <X> T_20_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 391)  (1065 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (1066 391)  (1066 391)  routing T_20_24.lc_trk_g0_2 <X> T_20_24.wire_logic_cluster/lc_3/in_1
 (0 8)  (1036 392)  (1036 392)  routing T_20_24.glb_netwk_2 <X> T_20_24.glb2local_1
 (1 8)  (1037 392)  (1037 392)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_2 glb2local_1
 (26 8)  (1062 392)  (1062 392)  routing T_20_24.lc_trk_g2_6 <X> T_20_24.wire_logic_cluster/lc_4/in_0
 (27 8)  (1063 392)  (1063 392)  routing T_20_24.lc_trk_g1_6 <X> T_20_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 392)  (1065 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (1066 392)  (1066 392)  routing T_20_24.lc_trk_g1_6 <X> T_20_24.wire_logic_cluster/lc_4/in_1
 (32 8)  (1068 392)  (1068 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (1069 392)  (1069 392)  routing T_20_24.lc_trk_g3_2 <X> T_20_24.wire_logic_cluster/lc_4/in_3
 (34 8)  (1070 392)  (1070 392)  routing T_20_24.lc_trk_g3_2 <X> T_20_24.wire_logic_cluster/lc_4/in_3
 (36 8)  (1072 392)  (1072 392)  LC_4 Logic Functioning bit
 (38 8)  (1074 392)  (1074 392)  LC_4 Logic Functioning bit
 (7 9)  (1043 393)  (1043 393)  Column buffer control bit: LH_colbuf_cntl_0

 (26 9)  (1062 393)  (1062 393)  routing T_20_24.lc_trk_g2_6 <X> T_20_24.wire_logic_cluster/lc_4/in_0
 (28 9)  (1064 393)  (1064 393)  routing T_20_24.lc_trk_g2_6 <X> T_20_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 393)  (1065 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (1066 393)  (1066 393)  routing T_20_24.lc_trk_g1_6 <X> T_20_24.wire_logic_cluster/lc_4/in_1
 (31 9)  (1067 393)  (1067 393)  routing T_20_24.lc_trk_g3_2 <X> T_20_24.wire_logic_cluster/lc_4/in_3
 (7 10)  (1043 394)  (1043 394)  Column buffer control bit: LH_colbuf_cntl_3

 (17 10)  (1053 394)  (1053 394)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (25 10)  (1061 394)  (1061 394)  routing T_20_24.rgt_op_6 <X> T_20_24.lc_trk_g2_6
 (7 11)  (1043 395)  (1043 395)  Column buffer control bit: LH_colbuf_cntl_2

 (14 11)  (1050 395)  (1050 395)  routing T_20_24.sp4_r_v_b_36 <X> T_20_24.lc_trk_g2_4
 (17 11)  (1053 395)  (1053 395)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (1058 395)  (1058 395)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (1060 395)  (1060 395)  routing T_20_24.rgt_op_6 <X> T_20_24.lc_trk_g2_6
 (22 12)  (1058 396)  (1058 396)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (26 12)  (1062 396)  (1062 396)  routing T_20_24.lc_trk_g2_4 <X> T_20_24.wire_logic_cluster/lc_6/in_0
 (31 12)  (1067 396)  (1067 396)  routing T_20_24.lc_trk_g2_5 <X> T_20_24.wire_logic_cluster/lc_6/in_3
 (32 12)  (1068 396)  (1068 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (1069 396)  (1069 396)  routing T_20_24.lc_trk_g2_5 <X> T_20_24.wire_logic_cluster/lc_6/in_3
 (40 12)  (1076 396)  (1076 396)  LC_6 Logic Functioning bit
 (42 12)  (1078 396)  (1078 396)  LC_6 Logic Functioning bit
 (22 13)  (1058 397)  (1058 397)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (28 13)  (1064 397)  (1064 397)  routing T_20_24.lc_trk_g2_4 <X> T_20_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 397)  (1065 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (41 13)  (1077 397)  (1077 397)  LC_6 Logic Functioning bit
 (43 13)  (1079 397)  (1079 397)  LC_6 Logic Functioning bit
 (25 14)  (1061 398)  (1061 398)  routing T_20_24.sp4_h_r_46 <X> T_20_24.lc_trk_g3_6
 (26 14)  (1062 398)  (1062 398)  routing T_20_24.lc_trk_g1_6 <X> T_20_24.wire_logic_cluster/lc_7/in_0
 (29 14)  (1065 398)  (1065 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (1068 398)  (1068 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (1069 398)  (1069 398)  routing T_20_24.lc_trk_g3_3 <X> T_20_24.wire_logic_cluster/lc_7/in_3
 (34 14)  (1070 398)  (1070 398)  routing T_20_24.lc_trk_g3_3 <X> T_20_24.wire_logic_cluster/lc_7/in_3
 (36 14)  (1072 398)  (1072 398)  LC_7 Logic Functioning bit
 (38 14)  (1074 398)  (1074 398)  LC_7 Logic Functioning bit
 (41 14)  (1077 398)  (1077 398)  LC_7 Logic Functioning bit
 (43 14)  (1079 398)  (1079 398)  LC_7 Logic Functioning bit
 (50 14)  (1086 398)  (1086 398)  Cascade bit: LH_LC07_inmux02_5

 (7 15)  (1043 399)  (1043 399)  Column buffer control bit: LH_colbuf_cntl_6

 (22 15)  (1058 399)  (1058 399)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (1059 399)  (1059 399)  routing T_20_24.sp4_h_r_46 <X> T_20_24.lc_trk_g3_6
 (24 15)  (1060 399)  (1060 399)  routing T_20_24.sp4_h_r_46 <X> T_20_24.lc_trk_g3_6
 (25 15)  (1061 399)  (1061 399)  routing T_20_24.sp4_h_r_46 <X> T_20_24.lc_trk_g3_6
 (26 15)  (1062 399)  (1062 399)  routing T_20_24.lc_trk_g1_6 <X> T_20_24.wire_logic_cluster/lc_7/in_0
 (27 15)  (1063 399)  (1063 399)  routing T_20_24.lc_trk_g1_6 <X> T_20_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 399)  (1065 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (1066 399)  (1066 399)  routing T_20_24.lc_trk_g0_2 <X> T_20_24.wire_logic_cluster/lc_7/in_1
 (31 15)  (1067 399)  (1067 399)  routing T_20_24.lc_trk_g3_3 <X> T_20_24.wire_logic_cluster/lc_7/in_3
 (37 15)  (1073 399)  (1073 399)  LC_7 Logic Functioning bit
 (39 15)  (1075 399)  (1075 399)  LC_7 Logic Functioning bit
 (40 15)  (1076 399)  (1076 399)  LC_7 Logic Functioning bit
 (43 15)  (1079 399)  (1079 399)  LC_7 Logic Functioning bit


LogicTile_21_24

 (26 0)  (1116 384)  (1116 384)  routing T_21_24.lc_trk_g2_6 <X> T_21_24.wire_logic_cluster/lc_0/in_0
 (28 0)  (1118 384)  (1118 384)  routing T_21_24.lc_trk_g2_5 <X> T_21_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 384)  (1119 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (1120 384)  (1120 384)  routing T_21_24.lc_trk_g2_5 <X> T_21_24.wire_logic_cluster/lc_0/in_1
 (31 0)  (1121 384)  (1121 384)  routing T_21_24.lc_trk_g0_5 <X> T_21_24.wire_logic_cluster/lc_0/in_3
 (32 0)  (1122 384)  (1122 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (35 0)  (1125 384)  (1125 384)  routing T_21_24.lc_trk_g3_5 <X> T_21_24.input_2_0
 (36 0)  (1126 384)  (1126 384)  LC_0 Logic Functioning bit
 (37 0)  (1127 384)  (1127 384)  LC_0 Logic Functioning bit
 (39 0)  (1129 384)  (1129 384)  LC_0 Logic Functioning bit
 (43 0)  (1133 384)  (1133 384)  LC_0 Logic Functioning bit
 (26 1)  (1116 385)  (1116 385)  routing T_21_24.lc_trk_g2_6 <X> T_21_24.wire_logic_cluster/lc_0/in_0
 (28 1)  (1118 385)  (1118 385)  routing T_21_24.lc_trk_g2_6 <X> T_21_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (1119 385)  (1119 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (1122 385)  (1122 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (1123 385)  (1123 385)  routing T_21_24.lc_trk_g3_5 <X> T_21_24.input_2_0
 (34 1)  (1124 385)  (1124 385)  routing T_21_24.lc_trk_g3_5 <X> T_21_24.input_2_0
 (36 1)  (1126 385)  (1126 385)  LC_0 Logic Functioning bit
 (37 1)  (1127 385)  (1127 385)  LC_0 Logic Functioning bit
 (38 1)  (1128 385)  (1128 385)  LC_0 Logic Functioning bit
 (40 1)  (1130 385)  (1130 385)  LC_0 Logic Functioning bit
 (48 1)  (1138 385)  (1138 385)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (1090 386)  (1090 386)  routing T_21_24.glb_netwk_6 <X> T_21_24.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 386)  (1091 386)  routing T_21_24.glb_netwk_6 <X> T_21_24.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 386)  (1092 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (16 2)  (1106 386)  (1106 386)  routing T_21_24.sp4_v_b_13 <X> T_21_24.lc_trk_g0_5
 (17 2)  (1107 386)  (1107 386)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (1108 386)  (1108 386)  routing T_21_24.sp4_v_b_13 <X> T_21_24.lc_trk_g0_5
 (21 2)  (1111 386)  (1111 386)  routing T_21_24.lft_op_7 <X> T_21_24.lc_trk_g0_7
 (22 2)  (1112 386)  (1112 386)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (1114 386)  (1114 386)  routing T_21_24.lft_op_7 <X> T_21_24.lc_trk_g0_7
 (18 3)  (1108 387)  (1108 387)  routing T_21_24.sp4_v_b_13 <X> T_21_24.lc_trk_g0_5
 (11 4)  (1101 388)  (1101 388)  routing T_21_24.sp4_h_l_46 <X> T_21_24.sp4_v_b_5
 (13 4)  (1103 388)  (1103 388)  routing T_21_24.sp4_h_l_46 <X> T_21_24.sp4_v_b_5
 (15 4)  (1105 388)  (1105 388)  routing T_21_24.top_op_1 <X> T_21_24.lc_trk_g1_1
 (17 4)  (1107 388)  (1107 388)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (25 4)  (1115 388)  (1115 388)  routing T_21_24.sp12_h_r_2 <X> T_21_24.lc_trk_g1_2
 (12 5)  (1102 389)  (1102 389)  routing T_21_24.sp4_h_l_46 <X> T_21_24.sp4_v_b_5
 (18 5)  (1108 389)  (1108 389)  routing T_21_24.top_op_1 <X> T_21_24.lc_trk_g1_1
 (22 5)  (1112 389)  (1112 389)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_2 lc_trk_g1_2
 (24 5)  (1114 389)  (1114 389)  routing T_21_24.sp12_h_r_2 <X> T_21_24.lc_trk_g1_2
 (25 5)  (1115 389)  (1115 389)  routing T_21_24.sp12_h_r_2 <X> T_21_24.lc_trk_g1_2
 (22 6)  (1112 390)  (1112 390)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (1114 390)  (1114 390)  routing T_21_24.top_op_7 <X> T_21_24.lc_trk_g1_7
 (25 6)  (1115 390)  (1115 390)  routing T_21_24.wire_logic_cluster/lc_6/out <X> T_21_24.lc_trk_g1_6
 (21 7)  (1111 391)  (1111 391)  routing T_21_24.top_op_7 <X> T_21_24.lc_trk_g1_7
 (22 7)  (1112 391)  (1112 391)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (7 9)  (1097 393)  (1097 393)  Column buffer control bit: LH_colbuf_cntl_0

 (7 10)  (1097 394)  (1097 394)  Column buffer control bit: LH_colbuf_cntl_3

 (17 10)  (1107 394)  (1107 394)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (27 10)  (1117 394)  (1117 394)  routing T_21_24.lc_trk_g1_1 <X> T_21_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (1119 394)  (1119 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (1122 394)  (1122 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (1123 394)  (1123 394)  routing T_21_24.lc_trk_g3_3 <X> T_21_24.wire_logic_cluster/lc_5/in_3
 (34 10)  (1124 394)  (1124 394)  routing T_21_24.lc_trk_g3_3 <X> T_21_24.wire_logic_cluster/lc_5/in_3
 (35 10)  (1125 394)  (1125 394)  routing T_21_24.lc_trk_g0_7 <X> T_21_24.input_2_5
 (38 10)  (1128 394)  (1128 394)  LC_5 Logic Functioning bit
 (7 11)  (1097 395)  (1097 395)  Column buffer control bit: LH_colbuf_cntl_2

 (18 11)  (1108 395)  (1108 395)  routing T_21_24.sp4_r_v_b_37 <X> T_21_24.lc_trk_g2_5
 (22 11)  (1112 395)  (1112 395)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 11)  (1116 395)  (1116 395)  routing T_21_24.lc_trk_g1_2 <X> T_21_24.wire_logic_cluster/lc_5/in_0
 (27 11)  (1117 395)  (1117 395)  routing T_21_24.lc_trk_g1_2 <X> T_21_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (1119 395)  (1119 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (1121 395)  (1121 395)  routing T_21_24.lc_trk_g3_3 <X> T_21_24.wire_logic_cluster/lc_5/in_3
 (32 11)  (1122 395)  (1122 395)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (1125 395)  (1125 395)  routing T_21_24.lc_trk_g0_7 <X> T_21_24.input_2_5
 (21 12)  (1111 396)  (1111 396)  routing T_21_24.sp4_h_r_43 <X> T_21_24.lc_trk_g3_3
 (22 12)  (1112 396)  (1112 396)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (1113 396)  (1113 396)  routing T_21_24.sp4_h_r_43 <X> T_21_24.lc_trk_g3_3
 (24 12)  (1114 396)  (1114 396)  routing T_21_24.sp4_h_r_43 <X> T_21_24.lc_trk_g3_3
 (26 12)  (1116 396)  (1116 396)  routing T_21_24.lc_trk_g1_7 <X> T_21_24.wire_logic_cluster/lc_6/in_0
 (27 12)  (1117 396)  (1117 396)  routing T_21_24.lc_trk_g1_6 <X> T_21_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (1119 396)  (1119 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1120 396)  (1120 396)  routing T_21_24.lc_trk_g1_6 <X> T_21_24.wire_logic_cluster/lc_6/in_1
 (31 12)  (1121 396)  (1121 396)  routing T_21_24.lc_trk_g3_4 <X> T_21_24.wire_logic_cluster/lc_6/in_3
 (32 12)  (1122 396)  (1122 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (1123 396)  (1123 396)  routing T_21_24.lc_trk_g3_4 <X> T_21_24.wire_logic_cluster/lc_6/in_3
 (34 12)  (1124 396)  (1124 396)  routing T_21_24.lc_trk_g3_4 <X> T_21_24.wire_logic_cluster/lc_6/in_3
 (36 12)  (1126 396)  (1126 396)  LC_6 Logic Functioning bit
 (38 12)  (1128 396)  (1128 396)  LC_6 Logic Functioning bit
 (41 12)  (1131 396)  (1131 396)  LC_6 Logic Functioning bit
 (45 12)  (1135 396)  (1135 396)  LC_6 Logic Functioning bit
 (50 12)  (1140 396)  (1140 396)  Cascade bit: LH_LC06_inmux02_5

 (21 13)  (1111 397)  (1111 397)  routing T_21_24.sp4_h_r_43 <X> T_21_24.lc_trk_g3_3
 (26 13)  (1116 397)  (1116 397)  routing T_21_24.lc_trk_g1_7 <X> T_21_24.wire_logic_cluster/lc_6/in_0
 (27 13)  (1117 397)  (1117 397)  routing T_21_24.lc_trk_g1_7 <X> T_21_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (1119 397)  (1119 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (1120 397)  (1120 397)  routing T_21_24.lc_trk_g1_6 <X> T_21_24.wire_logic_cluster/lc_6/in_1
 (37 13)  (1127 397)  (1127 397)  LC_6 Logic Functioning bit
 (38 13)  (1128 397)  (1128 397)  LC_6 Logic Functioning bit
 (41 13)  (1131 397)  (1131 397)  LC_6 Logic Functioning bit
 (48 13)  (1138 397)  (1138 397)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (1 14)  (1091 398)  (1091 398)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (14 14)  (1104 398)  (1104 398)  routing T_21_24.rgt_op_4 <X> T_21_24.lc_trk_g3_4
 (16 14)  (1106 398)  (1106 398)  routing T_21_24.sp4_v_b_37 <X> T_21_24.lc_trk_g3_5
 (17 14)  (1107 398)  (1107 398)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (1108 398)  (1108 398)  routing T_21_24.sp4_v_b_37 <X> T_21_24.lc_trk_g3_5
 (0 15)  (1090 399)  (1090 399)  routing T_21_24.glb_netwk_2 <X> T_21_24.wire_logic_cluster/lc_7/s_r
 (7 15)  (1097 399)  (1097 399)  Column buffer control bit: LH_colbuf_cntl_6

 (15 15)  (1105 399)  (1105 399)  routing T_21_24.rgt_op_4 <X> T_21_24.lc_trk_g3_4
 (17 15)  (1107 399)  (1107 399)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (18 15)  (1108 399)  (1108 399)  routing T_21_24.sp4_v_b_37 <X> T_21_24.lc_trk_g3_5


LogicTile_22_24

 (4 0)  (1148 384)  (1148 384)  routing T_22_24.sp4_h_l_43 <X> T_22_24.sp4_v_b_0
 (6 0)  (1150 384)  (1150 384)  routing T_22_24.sp4_h_l_43 <X> T_22_24.sp4_v_b_0
 (8 0)  (1152 384)  (1152 384)  routing T_22_24.sp4_v_b_1 <X> T_22_24.sp4_h_r_1
 (9 0)  (1153 384)  (1153 384)  routing T_22_24.sp4_v_b_1 <X> T_22_24.sp4_h_r_1
 (5 1)  (1149 385)  (1149 385)  routing T_22_24.sp4_h_l_43 <X> T_22_24.sp4_v_b_0
 (21 2)  (1165 386)  (1165 386)  routing T_22_24.sp4_v_b_15 <X> T_22_24.lc_trk_g0_7
 (22 2)  (1166 386)  (1166 386)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (1167 386)  (1167 386)  routing T_22_24.sp4_v_b_15 <X> T_22_24.lc_trk_g0_7
 (21 3)  (1165 387)  (1165 387)  routing T_22_24.sp4_v_b_15 <X> T_22_24.lc_trk_g0_7
 (5 6)  (1149 390)  (1149 390)  routing T_22_24.sp4_v_t_44 <X> T_22_24.sp4_h_l_38
 (15 6)  (1159 390)  (1159 390)  routing T_22_24.sp12_h_r_5 <X> T_22_24.lc_trk_g1_5
 (17 6)  (1161 390)  (1161 390)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_5 lc_trk_g1_5
 (18 6)  (1162 390)  (1162 390)  routing T_22_24.sp12_h_r_5 <X> T_22_24.lc_trk_g1_5
 (25 6)  (1169 390)  (1169 390)  routing T_22_24.lft_op_6 <X> T_22_24.lc_trk_g1_6
 (26 6)  (1170 390)  (1170 390)  routing T_22_24.lc_trk_g0_7 <X> T_22_24.wire_logic_cluster/lc_3/in_0
 (27 6)  (1171 390)  (1171 390)  routing T_22_24.lc_trk_g3_7 <X> T_22_24.wire_logic_cluster/lc_3/in_1
 (28 6)  (1172 390)  (1172 390)  routing T_22_24.lc_trk_g3_7 <X> T_22_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (1173 390)  (1173 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (1174 390)  (1174 390)  routing T_22_24.lc_trk_g3_7 <X> T_22_24.wire_logic_cluster/lc_3/in_1
 (32 6)  (1176 390)  (1176 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (1177 390)  (1177 390)  routing T_22_24.lc_trk_g2_0 <X> T_22_24.wire_logic_cluster/lc_3/in_3
 (40 6)  (1184 390)  (1184 390)  LC_3 Logic Functioning bit
 (41 6)  (1185 390)  (1185 390)  LC_3 Logic Functioning bit
 (42 6)  (1186 390)  (1186 390)  LC_3 Logic Functioning bit
 (43 6)  (1187 390)  (1187 390)  LC_3 Logic Functioning bit
 (47 6)  (1191 390)  (1191 390)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (53 6)  (1197 390)  (1197 390)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (4 7)  (1148 391)  (1148 391)  routing T_22_24.sp4_v_t_44 <X> T_22_24.sp4_h_l_38
 (6 7)  (1150 391)  (1150 391)  routing T_22_24.sp4_v_t_44 <X> T_22_24.sp4_h_l_38
 (9 7)  (1153 391)  (1153 391)  routing T_22_24.sp4_v_b_8 <X> T_22_24.sp4_v_t_41
 (10 7)  (1154 391)  (1154 391)  routing T_22_24.sp4_v_b_8 <X> T_22_24.sp4_v_t_41
 (18 7)  (1162 391)  (1162 391)  routing T_22_24.sp12_h_r_5 <X> T_22_24.lc_trk_g1_5
 (22 7)  (1166 391)  (1166 391)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (1168 391)  (1168 391)  routing T_22_24.lft_op_6 <X> T_22_24.lc_trk_g1_6
 (26 7)  (1170 391)  (1170 391)  routing T_22_24.lc_trk_g0_7 <X> T_22_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (1173 391)  (1173 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (1174 391)  (1174 391)  routing T_22_24.lc_trk_g3_7 <X> T_22_24.wire_logic_cluster/lc_3/in_1
 (41 7)  (1185 391)  (1185 391)  LC_3 Logic Functioning bit
 (43 7)  (1187 391)  (1187 391)  LC_3 Logic Functioning bit
 (2 8)  (1146 392)  (1146 392)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (12 8)  (1156 392)  (1156 392)  routing T_22_24.sp4_v_b_8 <X> T_22_24.sp4_h_r_8
 (26 8)  (1170 392)  (1170 392)  routing T_22_24.lc_trk_g1_5 <X> T_22_24.wire_logic_cluster/lc_4/in_0
 (28 8)  (1172 392)  (1172 392)  routing T_22_24.lc_trk_g2_7 <X> T_22_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (1173 392)  (1173 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (1174 392)  (1174 392)  routing T_22_24.lc_trk_g2_7 <X> T_22_24.wire_logic_cluster/lc_4/in_1
 (31 8)  (1175 392)  (1175 392)  routing T_22_24.lc_trk_g1_6 <X> T_22_24.wire_logic_cluster/lc_4/in_3
 (32 8)  (1176 392)  (1176 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (1178 392)  (1178 392)  routing T_22_24.lc_trk_g1_6 <X> T_22_24.wire_logic_cluster/lc_4/in_3
 (35 8)  (1179 392)  (1179 392)  routing T_22_24.lc_trk_g3_5 <X> T_22_24.input_2_4
 (41 8)  (1185 392)  (1185 392)  LC_4 Logic Functioning bit
 (7 9)  (1151 393)  (1151 393)  Column buffer control bit: LH_colbuf_cntl_0

 (11 9)  (1155 393)  (1155 393)  routing T_22_24.sp4_v_b_8 <X> T_22_24.sp4_h_r_8
 (15 9)  (1159 393)  (1159 393)  routing T_22_24.sp4_v_t_29 <X> T_22_24.lc_trk_g2_0
 (16 9)  (1160 393)  (1160 393)  routing T_22_24.sp4_v_t_29 <X> T_22_24.lc_trk_g2_0
 (17 9)  (1161 393)  (1161 393)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (27 9)  (1171 393)  (1171 393)  routing T_22_24.lc_trk_g1_5 <X> T_22_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (1173 393)  (1173 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (1174 393)  (1174 393)  routing T_22_24.lc_trk_g2_7 <X> T_22_24.wire_logic_cluster/lc_4/in_1
 (31 9)  (1175 393)  (1175 393)  routing T_22_24.lc_trk_g1_6 <X> T_22_24.wire_logic_cluster/lc_4/in_3
 (32 9)  (1176 393)  (1176 393)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (1177 393)  (1177 393)  routing T_22_24.lc_trk_g3_5 <X> T_22_24.input_2_4
 (34 9)  (1178 393)  (1178 393)  routing T_22_24.lc_trk_g3_5 <X> T_22_24.input_2_4
 (42 9)  (1186 393)  (1186 393)  LC_4 Logic Functioning bit
 (7 10)  (1151 394)  (1151 394)  Column buffer control bit: LH_colbuf_cntl_3

 (22 10)  (1166 394)  (1166 394)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (1167 394)  (1167 394)  routing T_22_24.sp12_v_b_23 <X> T_22_24.lc_trk_g2_7
 (7 11)  (1151 395)  (1151 395)  Column buffer control bit: LH_colbuf_cntl_2

 (21 11)  (1165 395)  (1165 395)  routing T_22_24.sp12_v_b_23 <X> T_22_24.lc_trk_g2_7
 (4 12)  (1148 396)  (1148 396)  routing T_22_24.sp4_h_l_44 <X> T_22_24.sp4_v_b_9
 (5 13)  (1149 397)  (1149 397)  routing T_22_24.sp4_h_l_44 <X> T_22_24.sp4_v_b_9
 (11 13)  (1155 397)  (1155 397)  routing T_22_24.sp4_h_l_38 <X> T_22_24.sp4_h_r_11
 (13 13)  (1157 397)  (1157 397)  routing T_22_24.sp4_h_l_38 <X> T_22_24.sp4_h_r_11
 (16 14)  (1160 398)  (1160 398)  routing T_22_24.sp4_v_b_37 <X> T_22_24.lc_trk_g3_5
 (17 14)  (1161 398)  (1161 398)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (1162 398)  (1162 398)  routing T_22_24.sp4_v_b_37 <X> T_22_24.lc_trk_g3_5
 (22 14)  (1166 398)  (1166 398)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (1167 398)  (1167 398)  routing T_22_24.sp4_v_b_47 <X> T_22_24.lc_trk_g3_7
 (24 14)  (1168 398)  (1168 398)  routing T_22_24.sp4_v_b_47 <X> T_22_24.lc_trk_g3_7
 (7 15)  (1151 399)  (1151 399)  Column buffer control bit: LH_colbuf_cntl_6

 (18 15)  (1162 399)  (1162 399)  routing T_22_24.sp4_v_b_37 <X> T_22_24.lc_trk_g3_5


LogicTile_23_24

 (21 0)  (1219 384)  (1219 384)  routing T_23_24.bnr_op_3 <X> T_23_24.lc_trk_g0_3
 (22 0)  (1220 384)  (1220 384)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (27 0)  (1225 384)  (1225 384)  routing T_23_24.lc_trk_g1_2 <X> T_23_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (1227 384)  (1227 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (1230 384)  (1230 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (1231 384)  (1231 384)  routing T_23_24.lc_trk_g3_0 <X> T_23_24.wire_logic_cluster/lc_0/in_3
 (34 0)  (1232 384)  (1232 384)  routing T_23_24.lc_trk_g3_0 <X> T_23_24.wire_logic_cluster/lc_0/in_3
 (38 0)  (1236 384)  (1236 384)  LC_0 Logic Functioning bit
 (41 0)  (1239 384)  (1239 384)  LC_0 Logic Functioning bit
 (45 0)  (1243 384)  (1243 384)  LC_0 Logic Functioning bit
 (52 0)  (1250 384)  (1250 384)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (12 1)  (1210 385)  (1210 385)  routing T_23_24.sp4_h_r_2 <X> T_23_24.sp4_v_b_2
 (21 1)  (1219 385)  (1219 385)  routing T_23_24.bnr_op_3 <X> T_23_24.lc_trk_g0_3
 (27 1)  (1225 385)  (1225 385)  routing T_23_24.lc_trk_g3_1 <X> T_23_24.wire_logic_cluster/lc_0/in_0
 (28 1)  (1226 385)  (1226 385)  routing T_23_24.lc_trk_g3_1 <X> T_23_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (1227 385)  (1227 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (1228 385)  (1228 385)  routing T_23_24.lc_trk_g1_2 <X> T_23_24.wire_logic_cluster/lc_0/in_1
 (32 1)  (1230 385)  (1230 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (1231 385)  (1231 385)  routing T_23_24.lc_trk_g3_3 <X> T_23_24.input_2_0
 (34 1)  (1232 385)  (1232 385)  routing T_23_24.lc_trk_g3_3 <X> T_23_24.input_2_0
 (35 1)  (1233 385)  (1233 385)  routing T_23_24.lc_trk_g3_3 <X> T_23_24.input_2_0
 (40 1)  (1238 385)  (1238 385)  LC_0 Logic Functioning bit
 (0 2)  (1198 386)  (1198 386)  routing T_23_24.glb_netwk_6 <X> T_23_24.wire_logic_cluster/lc_7/clk
 (1 2)  (1199 386)  (1199 386)  routing T_23_24.glb_netwk_6 <X> T_23_24.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 386)  (1200 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (1212 386)  (1212 386)  routing T_23_24.bnr_op_4 <X> T_23_24.lc_trk_g0_4
 (14 3)  (1212 387)  (1212 387)  routing T_23_24.bnr_op_4 <X> T_23_24.lc_trk_g0_4
 (17 3)  (1215 387)  (1215 387)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (22 3)  (1220 387)  (1220 387)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (1221 387)  (1221 387)  routing T_23_24.sp12_h_r_14 <X> T_23_24.lc_trk_g0_6
 (25 4)  (1223 388)  (1223 388)  routing T_23_24.bnr_op_2 <X> T_23_24.lc_trk_g1_2
 (8 5)  (1206 389)  (1206 389)  routing T_23_24.sp4_v_t_36 <X> T_23_24.sp4_v_b_4
 (10 5)  (1208 389)  (1208 389)  routing T_23_24.sp4_v_t_36 <X> T_23_24.sp4_v_b_4
 (22 5)  (1220 389)  (1220 389)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (1223 389)  (1223 389)  routing T_23_24.bnr_op_2 <X> T_23_24.lc_trk_g1_2
 (14 6)  (1212 390)  (1212 390)  routing T_23_24.wire_logic_cluster/lc_4/out <X> T_23_24.lc_trk_g1_4
 (17 6)  (1215 390)  (1215 390)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1216 390)  (1216 390)  routing T_23_24.wire_logic_cluster/lc_5/out <X> T_23_24.lc_trk_g1_5
 (28 6)  (1226 390)  (1226 390)  routing T_23_24.lc_trk_g2_6 <X> T_23_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (1227 390)  (1227 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (1228 390)  (1228 390)  routing T_23_24.lc_trk_g2_6 <X> T_23_24.wire_logic_cluster/lc_3/in_1
 (31 6)  (1229 390)  (1229 390)  routing T_23_24.lc_trk_g3_5 <X> T_23_24.wire_logic_cluster/lc_3/in_3
 (32 6)  (1230 390)  (1230 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (1231 390)  (1231 390)  routing T_23_24.lc_trk_g3_5 <X> T_23_24.wire_logic_cluster/lc_3/in_3
 (34 6)  (1232 390)  (1232 390)  routing T_23_24.lc_trk_g3_5 <X> T_23_24.wire_logic_cluster/lc_3/in_3
 (17 7)  (1215 391)  (1215 391)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (26 7)  (1224 391)  (1224 391)  routing T_23_24.lc_trk_g3_2 <X> T_23_24.wire_logic_cluster/lc_3/in_0
 (27 7)  (1225 391)  (1225 391)  routing T_23_24.lc_trk_g3_2 <X> T_23_24.wire_logic_cluster/lc_3/in_0
 (28 7)  (1226 391)  (1226 391)  routing T_23_24.lc_trk_g3_2 <X> T_23_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (1227 391)  (1227 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (1228 391)  (1228 391)  routing T_23_24.lc_trk_g2_6 <X> T_23_24.wire_logic_cluster/lc_3/in_1
 (36 7)  (1234 391)  (1234 391)  LC_3 Logic Functioning bit
 (38 7)  (1236 391)  (1236 391)  LC_3 Logic Functioning bit
 (11 8)  (1209 392)  (1209 392)  routing T_23_24.sp4_v_t_37 <X> T_23_24.sp4_v_b_8
 (13 8)  (1211 392)  (1211 392)  routing T_23_24.sp4_v_t_37 <X> T_23_24.sp4_v_b_8
 (26 8)  (1224 392)  (1224 392)  routing T_23_24.lc_trk_g1_5 <X> T_23_24.wire_logic_cluster/lc_4/in_0
 (29 8)  (1227 392)  (1227 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (1230 392)  (1230 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (1231 392)  (1231 392)  routing T_23_24.lc_trk_g3_0 <X> T_23_24.wire_logic_cluster/lc_4/in_3
 (34 8)  (1232 392)  (1232 392)  routing T_23_24.lc_trk_g3_0 <X> T_23_24.wire_logic_cluster/lc_4/in_3
 (38 8)  (1236 392)  (1236 392)  LC_4 Logic Functioning bit
 (41 8)  (1239 392)  (1239 392)  LC_4 Logic Functioning bit
 (45 8)  (1243 392)  (1243 392)  LC_4 Logic Functioning bit
 (46 8)  (1244 392)  (1244 392)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (1248 392)  (1248 392)  Cascade bit: LH_LC04_inmux02_5

 (27 9)  (1225 393)  (1225 393)  routing T_23_24.lc_trk_g1_5 <X> T_23_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (1227 393)  (1227 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (1228 393)  (1228 393)  routing T_23_24.lc_trk_g0_3 <X> T_23_24.wire_logic_cluster/lc_4/in_1
 (40 9)  (1238 393)  (1238 393)  LC_4 Logic Functioning bit
 (14 10)  (1212 394)  (1212 394)  routing T_23_24.bnl_op_4 <X> T_23_24.lc_trk_g2_4
 (21 10)  (1219 394)  (1219 394)  routing T_23_24.wire_logic_cluster/lc_7/out <X> T_23_24.lc_trk_g2_7
 (22 10)  (1220 394)  (1220 394)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (1223 394)  (1223 394)  routing T_23_24.sp4_v_b_30 <X> T_23_24.lc_trk_g2_6
 (26 10)  (1224 394)  (1224 394)  routing T_23_24.lc_trk_g1_4 <X> T_23_24.wire_logic_cluster/lc_5/in_0
 (27 10)  (1225 394)  (1225 394)  routing T_23_24.lc_trk_g3_7 <X> T_23_24.wire_logic_cluster/lc_5/in_1
 (28 10)  (1226 394)  (1226 394)  routing T_23_24.lc_trk_g3_7 <X> T_23_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (1227 394)  (1227 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (1228 394)  (1228 394)  routing T_23_24.lc_trk_g3_7 <X> T_23_24.wire_logic_cluster/lc_5/in_1
 (31 10)  (1229 394)  (1229 394)  routing T_23_24.lc_trk_g0_6 <X> T_23_24.wire_logic_cluster/lc_5/in_3
 (32 10)  (1230 394)  (1230 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (37 10)  (1235 394)  (1235 394)  LC_5 Logic Functioning bit
 (39 10)  (1237 394)  (1237 394)  LC_5 Logic Functioning bit
 (7 11)  (1205 395)  (1205 395)  Column buffer control bit: LH_colbuf_cntl_2

 (14 11)  (1212 395)  (1212 395)  routing T_23_24.bnl_op_4 <X> T_23_24.lc_trk_g2_4
 (17 11)  (1215 395)  (1215 395)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (22 11)  (1220 395)  (1220 395)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (1221 395)  (1221 395)  routing T_23_24.sp4_v_b_30 <X> T_23_24.lc_trk_g2_6
 (27 11)  (1225 395)  (1225 395)  routing T_23_24.lc_trk_g1_4 <X> T_23_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (1227 395)  (1227 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (1228 395)  (1228 395)  routing T_23_24.lc_trk_g3_7 <X> T_23_24.wire_logic_cluster/lc_5/in_1
 (31 11)  (1229 395)  (1229 395)  routing T_23_24.lc_trk_g0_6 <X> T_23_24.wire_logic_cluster/lc_5/in_3
 (37 11)  (1235 395)  (1235 395)  LC_5 Logic Functioning bit
 (39 11)  (1237 395)  (1237 395)  LC_5 Logic Functioning bit
 (40 11)  (1238 395)  (1238 395)  LC_5 Logic Functioning bit
 (42 11)  (1240 395)  (1240 395)  LC_5 Logic Functioning bit
 (14 12)  (1212 396)  (1212 396)  routing T_23_24.bnl_op_0 <X> T_23_24.lc_trk_g3_0
 (15 12)  (1213 396)  (1213 396)  routing T_23_24.sp4_v_t_28 <X> T_23_24.lc_trk_g3_1
 (16 12)  (1214 396)  (1214 396)  routing T_23_24.sp4_v_t_28 <X> T_23_24.lc_trk_g3_1
 (17 12)  (1215 396)  (1215 396)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (21 12)  (1219 396)  (1219 396)  routing T_23_24.sp4_v_t_14 <X> T_23_24.lc_trk_g3_3
 (22 12)  (1220 396)  (1220 396)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (1221 396)  (1221 396)  routing T_23_24.sp4_v_t_14 <X> T_23_24.lc_trk_g3_3
 (26 12)  (1224 396)  (1224 396)  routing T_23_24.lc_trk_g0_6 <X> T_23_24.wire_logic_cluster/lc_6/in_0
 (31 12)  (1229 396)  (1229 396)  routing T_23_24.lc_trk_g2_7 <X> T_23_24.wire_logic_cluster/lc_6/in_3
 (32 12)  (1230 396)  (1230 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (1231 396)  (1231 396)  routing T_23_24.lc_trk_g2_7 <X> T_23_24.wire_logic_cluster/lc_6/in_3
 (35 12)  (1233 396)  (1233 396)  routing T_23_24.lc_trk_g3_7 <X> T_23_24.input_2_6
 (38 12)  (1236 396)  (1236 396)  LC_6 Logic Functioning bit
 (39 12)  (1237 396)  (1237 396)  LC_6 Logic Functioning bit
 (41 12)  (1239 396)  (1239 396)  LC_6 Logic Functioning bit
 (7 13)  (1205 397)  (1205 397)  Column buffer control bit: LH_colbuf_cntl_4

 (14 13)  (1212 397)  (1212 397)  routing T_23_24.bnl_op_0 <X> T_23_24.lc_trk_g3_0
 (17 13)  (1215 397)  (1215 397)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (22 13)  (1220 397)  (1220 397)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (1221 397)  (1221 397)  routing T_23_24.sp4_h_l_15 <X> T_23_24.lc_trk_g3_2
 (24 13)  (1222 397)  (1222 397)  routing T_23_24.sp4_h_l_15 <X> T_23_24.lc_trk_g3_2
 (25 13)  (1223 397)  (1223 397)  routing T_23_24.sp4_h_l_15 <X> T_23_24.lc_trk_g3_2
 (26 13)  (1224 397)  (1224 397)  routing T_23_24.lc_trk_g0_6 <X> T_23_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (1227 397)  (1227 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (1229 397)  (1229 397)  routing T_23_24.lc_trk_g2_7 <X> T_23_24.wire_logic_cluster/lc_6/in_3
 (32 13)  (1230 397)  (1230 397)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (1231 397)  (1231 397)  routing T_23_24.lc_trk_g3_7 <X> T_23_24.input_2_6
 (34 13)  (1232 397)  (1232 397)  routing T_23_24.lc_trk_g3_7 <X> T_23_24.input_2_6
 (35 13)  (1233 397)  (1233 397)  routing T_23_24.lc_trk_g3_7 <X> T_23_24.input_2_6
 (38 13)  (1236 397)  (1236 397)  LC_6 Logic Functioning bit
 (39 13)  (1237 397)  (1237 397)  LC_6 Logic Functioning bit
 (40 13)  (1238 397)  (1238 397)  LC_6 Logic Functioning bit
 (0 14)  (1198 398)  (1198 398)  routing T_23_24.glb_netwk_4 <X> T_23_24.wire_logic_cluster/lc_7/s_r
 (1 14)  (1199 398)  (1199 398)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (1215 398)  (1215 398)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (22 14)  (1220 398)  (1220 398)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (1221 398)  (1221 398)  routing T_23_24.sp4_v_b_47 <X> T_23_24.lc_trk_g3_7
 (24 14)  (1222 398)  (1222 398)  routing T_23_24.sp4_v_b_47 <X> T_23_24.lc_trk_g3_7
 (28 14)  (1226 398)  (1226 398)  routing T_23_24.lc_trk_g2_4 <X> T_23_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (1227 398)  (1227 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (1228 398)  (1228 398)  routing T_23_24.lc_trk_g2_4 <X> T_23_24.wire_logic_cluster/lc_7/in_1
 (31 14)  (1229 398)  (1229 398)  routing T_23_24.lc_trk_g0_4 <X> T_23_24.wire_logic_cluster/lc_7/in_3
 (32 14)  (1230 398)  (1230 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (37 14)  (1235 398)  (1235 398)  LC_7 Logic Functioning bit
 (42 14)  (1240 398)  (1240 398)  LC_7 Logic Functioning bit
 (45 14)  (1243 398)  (1243 398)  LC_7 Logic Functioning bit
 (50 14)  (1248 398)  (1248 398)  Cascade bit: LH_LC07_inmux02_5

 (7 15)  (1205 399)  (1205 399)  Column buffer control bit: LH_colbuf_cntl_6

 (18 15)  (1216 399)  (1216 399)  routing T_23_24.sp4_r_v_b_45 <X> T_23_24.lc_trk_g3_5
 (27 15)  (1225 399)  (1225 399)  routing T_23_24.lc_trk_g3_0 <X> T_23_24.wire_logic_cluster/lc_7/in_0
 (28 15)  (1226 399)  (1226 399)  routing T_23_24.lc_trk_g3_0 <X> T_23_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (1227 399)  (1227 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (37 15)  (1235 399)  (1235 399)  LC_7 Logic Functioning bit
 (46 15)  (1244 399)  (1244 399)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_24_24

 (17 0)  (1269 384)  (1269 384)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (1270 384)  (1270 384)  routing T_24_24.wire_logic_cluster/lc_1/out <X> T_24_24.lc_trk_g0_1
 (29 0)  (1281 384)  (1281 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (1282 384)  (1282 384)  routing T_24_24.lc_trk_g0_5 <X> T_24_24.wire_logic_cluster/lc_0/in_1
 (32 0)  (1284 384)  (1284 384)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (1288 384)  (1288 384)  LC_0 Logic Functioning bit
 (37 0)  (1289 384)  (1289 384)  LC_0 Logic Functioning bit
 (38 0)  (1290 384)  (1290 384)  LC_0 Logic Functioning bit
 (39 0)  (1291 384)  (1291 384)  LC_0 Logic Functioning bit
 (44 0)  (1296 384)  (1296 384)  LC_0 Logic Functioning bit
 (36 1)  (1288 385)  (1288 385)  LC_0 Logic Functioning bit
 (37 1)  (1289 385)  (1289 385)  LC_0 Logic Functioning bit
 (38 1)  (1290 385)  (1290 385)  LC_0 Logic Functioning bit
 (39 1)  (1291 385)  (1291 385)  LC_0 Logic Functioning bit
 (49 1)  (1301 385)  (1301 385)  Carry_In_Mux bit 

 (0 2)  (1252 386)  (1252 386)  routing T_24_24.glb_netwk_6 <X> T_24_24.wire_logic_cluster/lc_7/clk
 (1 2)  (1253 386)  (1253 386)  routing T_24_24.glb_netwk_6 <X> T_24_24.wire_logic_cluster/lc_7/clk
 (2 2)  (1254 386)  (1254 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (1267 386)  (1267 386)  routing T_24_24.top_op_5 <X> T_24_24.lc_trk_g0_5
 (17 2)  (1269 386)  (1269 386)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (29 2)  (1281 386)  (1281 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (1282 386)  (1282 386)  routing T_24_24.lc_trk_g0_4 <X> T_24_24.wire_logic_cluster/lc_1/in_1
 (32 2)  (1284 386)  (1284 386)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (38 2)  (1290 386)  (1290 386)  LC_1 Logic Functioning bit
 (41 2)  (1293 386)  (1293 386)  LC_1 Logic Functioning bit
 (43 2)  (1295 386)  (1295 386)  LC_1 Logic Functioning bit
 (45 2)  (1297 386)  (1297 386)  LC_1 Logic Functioning bit
 (53 2)  (1305 386)  (1305 386)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (14 3)  (1266 387)  (1266 387)  routing T_24_24.sp4_h_r_4 <X> T_24_24.lc_trk_g0_4
 (15 3)  (1267 387)  (1267 387)  routing T_24_24.sp4_h_r_4 <X> T_24_24.lc_trk_g0_4
 (16 3)  (1268 387)  (1268 387)  routing T_24_24.sp4_h_r_4 <X> T_24_24.lc_trk_g0_4
 (17 3)  (1269 387)  (1269 387)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (18 3)  (1270 387)  (1270 387)  routing T_24_24.top_op_5 <X> T_24_24.lc_trk_g0_5
 (29 3)  (1281 387)  (1281 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (32 3)  (1284 387)  (1284 387)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (1285 387)  (1285 387)  routing T_24_24.lc_trk_g3_0 <X> T_24_24.input_2_1
 (34 3)  (1286 387)  (1286 387)  routing T_24_24.lc_trk_g3_0 <X> T_24_24.input_2_1
 (36 3)  (1288 387)  (1288 387)  LC_1 Logic Functioning bit
 (38 3)  (1290 387)  (1290 387)  LC_1 Logic Functioning bit
 (41 3)  (1293 387)  (1293 387)  LC_1 Logic Functioning bit
 (46 3)  (1298 387)  (1298 387)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (4 8)  (1256 392)  (1256 392)  routing T_24_24.sp4_h_l_37 <X> T_24_24.sp4_v_b_6
 (6 8)  (1258 392)  (1258 392)  routing T_24_24.sp4_h_l_37 <X> T_24_24.sp4_v_b_6
 (5 9)  (1257 393)  (1257 393)  routing T_24_24.sp4_h_l_37 <X> T_24_24.sp4_v_b_6
 (7 11)  (1259 395)  (1259 395)  Column buffer control bit: LH_colbuf_cntl_2

 (7 13)  (1259 397)  (1259 397)  Column buffer control bit: LH_colbuf_cntl_4

 (14 13)  (1266 397)  (1266 397)  routing T_24_24.sp4_r_v_b_40 <X> T_24_24.lc_trk_g3_0
 (17 13)  (1269 397)  (1269 397)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (0 14)  (1252 398)  (1252 398)  routing T_24_24.glb_netwk_4 <X> T_24_24.wire_logic_cluster/lc_7/s_r
 (1 14)  (1253 398)  (1253 398)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (7 15)  (1259 399)  (1259 399)  Column buffer control bit: LH_colbuf_cntl_6



RAM_Tile_25_24

 (7 0)  (1313 384)  (1313 384)  Ram config bit: MEMT_bram_cbit_1

 (26 0)  (1332 384)  (1332 384)  routing T_25_24.lc_trk_g2_4 <X> T_25_24.input0_0
 (3 1)  (1309 385)  (1309 385)  routing T_25_24.sp12_h_l_23 <X> T_25_24.sp12_v_b_0
 (7 1)  (1313 385)  (1313 385)  Ram config bit: MEMT_bram_cbit_0

 (28 1)  (1334 385)  (1334 385)  routing T_25_24.lc_trk_g2_4 <X> T_25_24.input0_0
 (29 1)  (1335 385)  (1335 385)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g2_4 input0_0
 (0 2)  (1306 386)  (1306 386)  routing T_25_24.glb_netwk_6 <X> T_25_24.wire_bram/ram/WCLK
 (1 2)  (1307 386)  (1307 386)  routing T_25_24.glb_netwk_6 <X> T_25_24.wire_bram/ram/WCLK
 (2 2)  (1308 386)  (1308 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 386)  (1313 386)  Ram config bit: MEMT_bram_cbit_3

 (12 2)  (1318 386)  (1318 386)  routing T_25_24.sp4_v_t_45 <X> T_25_24.sp4_h_l_39
 (7 3)  (1313 387)  (1313 387)  Ram config bit: MEMT_bram_cbit_2

 (11 3)  (1317 387)  (1317 387)  routing T_25_24.sp4_v_t_45 <X> T_25_24.sp4_h_l_39
 (13 3)  (1319 387)  (1319 387)  routing T_25_24.sp4_v_t_45 <X> T_25_24.sp4_h_l_39
 (26 3)  (1332 387)  (1332 387)  routing T_25_24.lc_trk_g3_2 <X> T_25_24.input0_1
 (27 3)  (1333 387)  (1333 387)  routing T_25_24.lc_trk_g3_2 <X> T_25_24.input0_1
 (28 3)  (1334 387)  (1334 387)  routing T_25_24.lc_trk_g3_2 <X> T_25_24.input0_1
 (29 3)  (1335 387)  (1335 387)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g3_2 input0_1
 (0 4)  (1306 388)  (1306 388)  routing T_25_24.lc_trk_g3_3 <X> T_25_24.wire_bram/ram/WCLKE
 (1 4)  (1307 388)  (1307 388)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_bram/ram/WCLKE
 (6 4)  (1312 388)  (1312 388)  routing T_25_24.sp4_v_t_37 <X> T_25_24.sp4_v_b_3
 (17 4)  (1323 388)  (1323 388)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (0 5)  (1306 389)  (1306 389)  routing T_25_24.lc_trk_g3_3 <X> T_25_24.wire_bram/ram/WCLKE
 (1 5)  (1307 389)  (1307 389)  routing T_25_24.lc_trk_g3_3 <X> T_25_24.wire_bram/ram/WCLKE
 (5 5)  (1311 389)  (1311 389)  routing T_25_24.sp4_v_t_37 <X> T_25_24.sp4_v_b_3
 (14 5)  (1320 389)  (1320 389)  routing T_25_24.sp4_r_v_b_24 <X> T_25_24.lc_trk_g1_0
 (17 5)  (1323 389)  (1323 389)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (22 5)  (1328 389)  (1328 389)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (27 5)  (1333 389)  (1333 389)  routing T_25_24.lc_trk_g1_1 <X> T_25_24.input0_2
 (29 5)  (1335 389)  (1335 389)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g1_1 input0_2
 (11 6)  (1317 390)  (1317 390)  routing T_25_24.sp4_h_l_37 <X> T_25_24.sp4_v_t_40
 (15 6)  (1321 390)  (1321 390)  routing T_25_24.sp4_v_t_8 <X> T_25_24.lc_trk_g1_5
 (16 6)  (1322 390)  (1322 390)  routing T_25_24.sp4_v_t_8 <X> T_25_24.lc_trk_g1_5
 (17 6)  (1323 390)  (1323 390)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_t_8 lc_trk_g1_5
 (22 7)  (1328 391)  (1328 391)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (27 7)  (1333 391)  (1333 391)  routing T_25_24.lc_trk_g1_0 <X> T_25_24.input0_3
 (29 7)  (1335 391)  (1335 391)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g1_0 input0_3
 (17 8)  (1323 392)  (1323 392)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (22 8)  (1328 392)  (1328 392)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (26 8)  (1332 392)  (1332 392)  routing T_25_24.lc_trk_g3_7 <X> T_25_24.input0_4
 (28 8)  (1334 392)  (1334 392)  routing T_25_24.lc_trk_g2_3 <X> T_25_24.wire_bram/ram/WDATA_3
 (29 8)  (1335 392)  (1335 392)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_3
 (17 9)  (1323 393)  (1323 393)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (18 9)  (1324 393)  (1324 393)  routing T_25_24.sp4_r_v_b_33 <X> T_25_24.lc_trk_g2_1
 (21 9)  (1327 393)  (1327 393)  routing T_25_24.sp4_r_v_b_35 <X> T_25_24.lc_trk_g2_3
 (26 9)  (1332 393)  (1332 393)  routing T_25_24.lc_trk_g3_7 <X> T_25_24.input0_4
 (27 9)  (1333 393)  (1333 393)  routing T_25_24.lc_trk_g3_7 <X> T_25_24.input0_4
 (28 9)  (1334 393)  (1334 393)  routing T_25_24.lc_trk_g3_7 <X> T_25_24.input0_4
 (29 9)  (1335 393)  (1335 393)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g3_7 input0_4
 (30 9)  (1336 393)  (1336 393)  routing T_25_24.lc_trk_g2_3 <X> T_25_24.wire_bram/ram/WDATA_3
 (41 9)  (1347 393)  (1347 393)  Enable bit of Mux _out_links/OutMux9_4 => wire_bram/ram/RDATA_3 sp4_r_v_b_9
 (14 10)  (1320 394)  (1320 394)  routing T_25_24.sp4_v_b_28 <X> T_25_24.lc_trk_g2_4
 (15 10)  (1321 394)  (1321 394)  routing T_25_24.sp4_h_r_45 <X> T_25_24.lc_trk_g2_5
 (16 10)  (1322 394)  (1322 394)  routing T_25_24.sp4_h_r_45 <X> T_25_24.lc_trk_g2_5
 (17 10)  (1323 394)  (1323 394)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (1324 394)  (1324 394)  routing T_25_24.sp4_h_r_45 <X> T_25_24.lc_trk_g2_5
 (25 10)  (1331 394)  (1331 394)  routing T_25_24.sp4_h_r_46 <X> T_25_24.lc_trk_g2_6
 (35 10)  (1341 394)  (1341 394)  routing T_25_24.lc_trk_g2_5 <X> T_25_24.input2_5
 (16 11)  (1322 395)  (1322 395)  routing T_25_24.sp4_v_b_28 <X> T_25_24.lc_trk_g2_4
 (17 11)  (1323 395)  (1323 395)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_28 lc_trk_g2_4
 (18 11)  (1324 395)  (1324 395)  routing T_25_24.sp4_h_r_45 <X> T_25_24.lc_trk_g2_5
 (22 11)  (1328 395)  (1328 395)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (1329 395)  (1329 395)  routing T_25_24.sp4_h_r_46 <X> T_25_24.lc_trk_g2_6
 (24 11)  (1330 395)  (1330 395)  routing T_25_24.sp4_h_r_46 <X> T_25_24.lc_trk_g2_6
 (25 11)  (1331 395)  (1331 395)  routing T_25_24.sp4_h_r_46 <X> T_25_24.lc_trk_g2_6
 (28 11)  (1334 395)  (1334 395)  routing T_25_24.lc_trk_g2_1 <X> T_25_24.input0_5
 (29 11)  (1335 395)  (1335 395)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g2_1 input0_5
 (32 11)  (1338 395)  (1338 395)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g2_5 input2_5
 (33 11)  (1339 395)  (1339 395)  routing T_25_24.lc_trk_g2_5 <X> T_25_24.input2_5
 (4 12)  (1310 396)  (1310 396)  routing T_25_24.sp4_h_l_44 <X> T_25_24.sp4_v_b_9
 (21 12)  (1327 396)  (1327 396)  routing T_25_24.sp4_v_t_22 <X> T_25_24.lc_trk_g3_3
 (22 12)  (1328 396)  (1328 396)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (1329 396)  (1329 396)  routing T_25_24.sp4_v_t_22 <X> T_25_24.lc_trk_g3_3
 (25 12)  (1331 396)  (1331 396)  routing T_25_24.sp4_v_b_26 <X> T_25_24.lc_trk_g3_2
 (26 12)  (1332 396)  (1332 396)  routing T_25_24.lc_trk_g2_6 <X> T_25_24.input0_6
 (5 13)  (1311 397)  (1311 397)  routing T_25_24.sp4_h_l_44 <X> T_25_24.sp4_v_b_9
 (21 13)  (1327 397)  (1327 397)  routing T_25_24.sp4_v_t_22 <X> T_25_24.lc_trk_g3_3
 (22 13)  (1328 397)  (1328 397)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (1329 397)  (1329 397)  routing T_25_24.sp4_v_b_26 <X> T_25_24.lc_trk_g3_2
 (26 13)  (1332 397)  (1332 397)  routing T_25_24.lc_trk_g2_6 <X> T_25_24.input0_6
 (28 13)  (1334 397)  (1334 397)  routing T_25_24.lc_trk_g2_6 <X> T_25_24.input0_6
 (29 13)  (1335 397)  (1335 397)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g2_6 input0_6
 (32 13)  (1338 397)  (1338 397)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g2_0 input2_6
 (33 13)  (1339 397)  (1339 397)  routing T_25_24.lc_trk_g2_0 <X> T_25_24.input2_6
 (1 14)  (1307 398)  (1307 398)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (21 14)  (1327 398)  (1327 398)  routing T_25_24.sp4_v_t_18 <X> T_25_24.lc_trk_g3_7
 (22 14)  (1328 398)  (1328 398)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (1329 398)  (1329 398)  routing T_25_24.sp4_v_t_18 <X> T_25_24.lc_trk_g3_7
 (35 14)  (1341 398)  (1341 398)  routing T_25_24.lc_trk_g1_6 <X> T_25_24.input2_7
 (0 15)  (1306 399)  (1306 399)  routing T_25_24.lc_trk_g1_5 <X> T_25_24.wire_bram/ram/WE
 (1 15)  (1307 399)  (1307 399)  routing T_25_24.lc_trk_g1_5 <X> T_25_24.wire_bram/ram/WE
 (5 15)  (1311 399)  (1311 399)  routing T_25_24.sp4_h_l_44 <X> T_25_24.sp4_v_t_44
 (7 15)  (1313 399)  (1313 399)  Column buffer control bit: MEMT_colbuf_cntl_6

 (26 15)  (1332 399)  (1332 399)  routing T_25_24.lc_trk_g1_2 <X> T_25_24.input0_7
 (27 15)  (1333 399)  (1333 399)  routing T_25_24.lc_trk_g1_2 <X> T_25_24.input0_7
 (29 15)  (1335 399)  (1335 399)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g1_2 input0_7
 (32 15)  (1338 399)  (1338 399)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g1_6 input2_7
 (34 15)  (1340 399)  (1340 399)  routing T_25_24.lc_trk_g1_6 <X> T_25_24.input2_7
 (35 15)  (1341 399)  (1341 399)  routing T_25_24.lc_trk_g1_6 <X> T_25_24.input2_7


LogicTile_26_24

 (8 0)  (1356 384)  (1356 384)  routing T_26_24.sp4_h_l_36 <X> T_26_24.sp4_h_r_1
 (15 0)  (1363 384)  (1363 384)  routing T_26_24.sp4_v_b_17 <X> T_26_24.lc_trk_g0_1
 (16 0)  (1364 384)  (1364 384)  routing T_26_24.sp4_v_b_17 <X> T_26_24.lc_trk_g0_1
 (17 0)  (1365 384)  (1365 384)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (13 2)  (1361 386)  (1361 386)  routing T_26_24.sp4_v_b_2 <X> T_26_24.sp4_v_t_39
 (22 3)  (1370 387)  (1370 387)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_21 lc_trk_g0_6
 (23 3)  (1371 387)  (1371 387)  routing T_26_24.sp12_h_l_21 <X> T_26_24.lc_trk_g0_6
 (25 3)  (1373 387)  (1373 387)  routing T_26_24.sp12_h_l_21 <X> T_26_24.lc_trk_g0_6
 (11 4)  (1359 388)  (1359 388)  routing T_26_24.sp4_h_l_46 <X> T_26_24.sp4_v_b_5
 (13 4)  (1361 388)  (1361 388)  routing T_26_24.sp4_h_l_46 <X> T_26_24.sp4_v_b_5
 (12 5)  (1360 389)  (1360 389)  routing T_26_24.sp4_h_l_46 <X> T_26_24.sp4_v_b_5
 (4 6)  (1352 390)  (1352 390)  routing T_26_24.sp4_v_b_3 <X> T_26_24.sp4_v_t_38
 (22 9)  (1370 393)  (1370 393)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (1371 393)  (1371 393)  routing T_26_24.sp4_h_l_15 <X> T_26_24.lc_trk_g2_2
 (24 9)  (1372 393)  (1372 393)  routing T_26_24.sp4_h_l_15 <X> T_26_24.lc_trk_g2_2
 (25 9)  (1373 393)  (1373 393)  routing T_26_24.sp4_h_l_15 <X> T_26_24.lc_trk_g2_2
 (11 10)  (1359 394)  (1359 394)  routing T_26_24.sp4_h_l_38 <X> T_26_24.sp4_v_t_45
 (28 10)  (1376 394)  (1376 394)  routing T_26_24.lc_trk_g2_2 <X> T_26_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (1377 394)  (1377 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (1379 394)  (1379 394)  routing T_26_24.lc_trk_g0_6 <X> T_26_24.wire_logic_cluster/lc_5/in_3
 (32 10)  (1380 394)  (1380 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (40 10)  (1388 394)  (1388 394)  LC_5 Logic Functioning bit
 (42 10)  (1390 394)  (1390 394)  LC_5 Logic Functioning bit
 (7 11)  (1355 395)  (1355 395)  Column buffer control bit: LH_colbuf_cntl_2

 (30 11)  (1378 395)  (1378 395)  routing T_26_24.lc_trk_g2_2 <X> T_26_24.wire_logic_cluster/lc_5/in_1
 (31 11)  (1379 395)  (1379 395)  routing T_26_24.lc_trk_g0_6 <X> T_26_24.wire_logic_cluster/lc_5/in_3
 (40 11)  (1388 395)  (1388 395)  LC_5 Logic Functioning bit
 (42 11)  (1390 395)  (1390 395)  LC_5 Logic Functioning bit
 (26 12)  (1374 396)  (1374 396)  routing T_26_24.lc_trk_g3_7 <X> T_26_24.wire_logic_cluster/lc_6/in_0
 (29 12)  (1377 396)  (1377 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (1379 396)  (1379 396)  routing T_26_24.lc_trk_g3_6 <X> T_26_24.wire_logic_cluster/lc_6/in_3
 (32 12)  (1380 396)  (1380 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (1381 396)  (1381 396)  routing T_26_24.lc_trk_g3_6 <X> T_26_24.wire_logic_cluster/lc_6/in_3
 (34 12)  (1382 396)  (1382 396)  routing T_26_24.lc_trk_g3_6 <X> T_26_24.wire_logic_cluster/lc_6/in_3
 (40 12)  (1388 396)  (1388 396)  LC_6 Logic Functioning bit
 (41 12)  (1389 396)  (1389 396)  LC_6 Logic Functioning bit
 (46 12)  (1394 396)  (1394 396)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (50 12)  (1398 396)  (1398 396)  Cascade bit: LH_LC06_inmux02_5

 (26 13)  (1374 397)  (1374 397)  routing T_26_24.lc_trk_g3_7 <X> T_26_24.wire_logic_cluster/lc_6/in_0
 (27 13)  (1375 397)  (1375 397)  routing T_26_24.lc_trk_g3_7 <X> T_26_24.wire_logic_cluster/lc_6/in_0
 (28 13)  (1376 397)  (1376 397)  routing T_26_24.lc_trk_g3_7 <X> T_26_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (1377 397)  (1377 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (1379 397)  (1379 397)  routing T_26_24.lc_trk_g3_6 <X> T_26_24.wire_logic_cluster/lc_6/in_3
 (40 13)  (1388 397)  (1388 397)  LC_6 Logic Functioning bit
 (6 14)  (1354 398)  (1354 398)  routing T_26_24.sp4_v_b_6 <X> T_26_24.sp4_v_t_44
 (11 14)  (1359 398)  (1359 398)  routing T_26_24.sp4_v_b_8 <X> T_26_24.sp4_v_t_46
 (21 14)  (1369 398)  (1369 398)  routing T_26_24.sp12_v_b_7 <X> T_26_24.lc_trk_g3_7
 (22 14)  (1370 398)  (1370 398)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_7 lc_trk_g3_7
 (24 14)  (1372 398)  (1372 398)  routing T_26_24.sp12_v_b_7 <X> T_26_24.lc_trk_g3_7
 (25 14)  (1373 398)  (1373 398)  routing T_26_24.sp4_v_b_30 <X> T_26_24.lc_trk_g3_6
 (5 15)  (1353 399)  (1353 399)  routing T_26_24.sp4_v_b_6 <X> T_26_24.sp4_v_t_44
 (7 15)  (1355 399)  (1355 399)  Column buffer control bit: LH_colbuf_cntl_6

 (9 15)  (1357 399)  (1357 399)  routing T_26_24.sp4_v_b_2 <X> T_26_24.sp4_v_t_47
 (10 15)  (1358 399)  (1358 399)  routing T_26_24.sp4_v_b_2 <X> T_26_24.sp4_v_t_47
 (12 15)  (1360 399)  (1360 399)  routing T_26_24.sp4_v_b_8 <X> T_26_24.sp4_v_t_46
 (21 15)  (1369 399)  (1369 399)  routing T_26_24.sp12_v_b_7 <X> T_26_24.lc_trk_g3_7
 (22 15)  (1370 399)  (1370 399)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (1371 399)  (1371 399)  routing T_26_24.sp4_v_b_30 <X> T_26_24.lc_trk_g3_6


LogicTile_27_24

 (22 0)  (1424 384)  (1424 384)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (1426 384)  (1426 384)  routing T_27_24.bot_op_3 <X> T_27_24.lc_trk_g0_3
 (29 0)  (1431 384)  (1431 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (1433 384)  (1433 384)  routing T_27_24.lc_trk_g0_7 <X> T_27_24.wire_logic_cluster/lc_0/in_3
 (32 0)  (1434 384)  (1434 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (40 0)  (1442 384)  (1442 384)  LC_0 Logic Functioning bit
 (42 0)  (1444 384)  (1444 384)  LC_0 Logic Functioning bit
 (30 1)  (1432 385)  (1432 385)  routing T_27_24.lc_trk_g0_3 <X> T_27_24.wire_logic_cluster/lc_0/in_1
 (31 1)  (1433 385)  (1433 385)  routing T_27_24.lc_trk_g0_7 <X> T_27_24.wire_logic_cluster/lc_0/in_3
 (40 1)  (1442 385)  (1442 385)  LC_0 Logic Functioning bit
 (42 1)  (1444 385)  (1444 385)  LC_0 Logic Functioning bit
 (12 2)  (1414 386)  (1414 386)  routing T_27_24.sp4_h_r_11 <X> T_27_24.sp4_h_l_39
 (14 2)  (1416 386)  (1416 386)  routing T_27_24.sp4_h_l_1 <X> T_27_24.lc_trk_g0_4
 (22 2)  (1424 386)  (1424 386)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (1425 386)  (1425 386)  routing T_27_24.sp4_v_b_23 <X> T_27_24.lc_trk_g0_7
 (24 2)  (1426 386)  (1426 386)  routing T_27_24.sp4_v_b_23 <X> T_27_24.lc_trk_g0_7
 (29 2)  (1431 386)  (1431 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (1432 386)  (1432 386)  routing T_27_24.lc_trk_g0_4 <X> T_27_24.wire_logic_cluster/lc_1/in_1
 (31 2)  (1433 386)  (1433 386)  routing T_27_24.lc_trk_g3_5 <X> T_27_24.wire_logic_cluster/lc_1/in_3
 (32 2)  (1434 386)  (1434 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (1435 386)  (1435 386)  routing T_27_24.lc_trk_g3_5 <X> T_27_24.wire_logic_cluster/lc_1/in_3
 (34 2)  (1436 386)  (1436 386)  routing T_27_24.lc_trk_g3_5 <X> T_27_24.wire_logic_cluster/lc_1/in_3
 (40 2)  (1442 386)  (1442 386)  LC_1 Logic Functioning bit
 (41 2)  (1443 386)  (1443 386)  LC_1 Logic Functioning bit
 (50 2)  (1452 386)  (1452 386)  Cascade bit: LH_LC01_inmux02_5

 (13 3)  (1415 387)  (1415 387)  routing T_27_24.sp4_h_r_11 <X> T_27_24.sp4_h_l_39
 (15 3)  (1417 387)  (1417 387)  routing T_27_24.sp4_h_l_1 <X> T_27_24.lc_trk_g0_4
 (16 3)  (1418 387)  (1418 387)  routing T_27_24.sp4_h_l_1 <X> T_27_24.lc_trk_g0_4
 (17 3)  (1419 387)  (1419 387)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (26 3)  (1428 387)  (1428 387)  routing T_27_24.lc_trk_g2_3 <X> T_27_24.wire_logic_cluster/lc_1/in_0
 (28 3)  (1430 387)  (1430 387)  routing T_27_24.lc_trk_g2_3 <X> T_27_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (1431 387)  (1431 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (40 3)  (1442 387)  (1442 387)  LC_1 Logic Functioning bit
 (21 4)  (1423 388)  (1423 388)  routing T_27_24.sp4_h_r_11 <X> T_27_24.lc_trk_g1_3
 (22 4)  (1424 388)  (1424 388)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (1425 388)  (1425 388)  routing T_27_24.sp4_h_r_11 <X> T_27_24.lc_trk_g1_3
 (24 4)  (1426 388)  (1426 388)  routing T_27_24.sp4_h_r_11 <X> T_27_24.lc_trk_g1_3
 (15 6)  (1417 390)  (1417 390)  routing T_27_24.sp4_v_b_21 <X> T_27_24.lc_trk_g1_5
 (16 6)  (1418 390)  (1418 390)  routing T_27_24.sp4_v_b_21 <X> T_27_24.lc_trk_g1_5
 (17 6)  (1419 390)  (1419 390)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (26 6)  (1428 390)  (1428 390)  routing T_27_24.lc_trk_g2_5 <X> T_27_24.wire_logic_cluster/lc_3/in_0
 (27 6)  (1429 390)  (1429 390)  routing T_27_24.lc_trk_g1_3 <X> T_27_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (1431 390)  (1431 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (1433 390)  (1433 390)  routing T_27_24.lc_trk_g1_5 <X> T_27_24.wire_logic_cluster/lc_3/in_3
 (32 6)  (1434 390)  (1434 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (1436 390)  (1436 390)  routing T_27_24.lc_trk_g1_5 <X> T_27_24.wire_logic_cluster/lc_3/in_3
 (35 6)  (1437 390)  (1437 390)  routing T_27_24.lc_trk_g2_7 <X> T_27_24.input_2_3
 (40 6)  (1442 390)  (1442 390)  LC_3 Logic Functioning bit
 (47 6)  (1449 390)  (1449 390)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (28 7)  (1430 391)  (1430 391)  routing T_27_24.lc_trk_g2_5 <X> T_27_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (1431 391)  (1431 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (1432 391)  (1432 391)  routing T_27_24.lc_trk_g1_3 <X> T_27_24.wire_logic_cluster/lc_3/in_1
 (32 7)  (1434 391)  (1434 391)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (1435 391)  (1435 391)  routing T_27_24.lc_trk_g2_7 <X> T_27_24.input_2_3
 (35 7)  (1437 391)  (1437 391)  routing T_27_24.lc_trk_g2_7 <X> T_27_24.input_2_3
 (22 8)  (1424 392)  (1424 392)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (1425 392)  (1425 392)  routing T_27_24.sp12_v_b_19 <X> T_27_24.lc_trk_g2_3
 (21 9)  (1423 393)  (1423 393)  routing T_27_24.sp12_v_b_19 <X> T_27_24.lc_trk_g2_3
 (17 10)  (1419 394)  (1419 394)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (22 10)  (1424 394)  (1424 394)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (7 11)  (1409 395)  (1409 395)  Column buffer control bit: LH_colbuf_cntl_2

 (21 11)  (1423 395)  (1423 395)  routing T_27_24.sp4_r_v_b_39 <X> T_27_24.lc_trk_g2_7
 (8 12)  (1410 396)  (1410 396)  routing T_27_24.sp4_v_b_10 <X> T_27_24.sp4_h_r_10
 (9 12)  (1411 396)  (1411 396)  routing T_27_24.sp4_v_b_10 <X> T_27_24.sp4_h_r_10
 (7 13)  (1409 397)  (1409 397)  Column buffer control bit: LH_colbuf_cntl_4

 (13 14)  (1415 398)  (1415 398)  routing T_27_24.sp4_v_b_11 <X> T_27_24.sp4_v_t_46
 (15 14)  (1417 398)  (1417 398)  routing T_27_24.sp12_v_t_2 <X> T_27_24.lc_trk_g3_5
 (17 14)  (1419 398)  (1419 398)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_2 lc_trk_g3_5
 (18 14)  (1420 398)  (1420 398)  routing T_27_24.sp12_v_t_2 <X> T_27_24.lc_trk_g3_5
 (7 15)  (1409 399)  (1409 399)  Column buffer control bit: LH_colbuf_cntl_6

 (18 15)  (1420 399)  (1420 399)  routing T_27_24.sp12_v_t_2 <X> T_27_24.lc_trk_g3_5


LogicTile_28_24



LogicTile_29_24



LogicTile_30_24



LogicTile_31_24

 (9 0)  (1627 384)  (1627 384)  routing T_31_24.sp4_h_l_47 <X> T_31_24.sp4_h_r_1
 (10 0)  (1628 384)  (1628 384)  routing T_31_24.sp4_h_l_47 <X> T_31_24.sp4_h_r_1
 (12 14)  (1630 398)  (1630 398)  routing T_31_24.sp4_v_t_40 <X> T_31_24.sp4_h_l_46
 (11 15)  (1629 399)  (1629 399)  routing T_31_24.sp4_v_t_40 <X> T_31_24.sp4_h_l_46
 (13 15)  (1631 399)  (1631 399)  routing T_31_24.sp4_v_t_40 <X> T_31_24.sp4_h_l_46


LogicTile_32_24



IO_Tile_33_24

 (3 1)  (1729 385)  (1729 385)  IO control bit: IORIGHT_REN_1

 (4 7)  (1730 391)  (1730 391)  routing T_33_24.span4_vert_b_6 <X> T_33_24.lc_trk_g0_6
 (5 7)  (1731 391)  (1731 391)  routing T_33_24.span4_vert_b_6 <X> T_33_24.lc_trk_g0_6
 (7 7)  (1733 391)  (1733 391)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_b_6 lc_trk_g0_6
 (10 10)  (1736 394)  (1736 394)  routing T_33_24.lc_trk_g0_6 <X> T_33_24.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1738 394)  (1738 394)  routing T_33_24.lc_trk_g1_4 <X> T_33_24.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 394)  (1739 394)  routing T_33_24.lc_trk_g1_4 <X> T_33_24.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 394)  (1742 394)  IOB_1 IO Functioning bit
 (10 11)  (1736 395)  (1736 395)  routing T_33_24.lc_trk_g0_6 <X> T_33_24.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1737 395)  (1737 395)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_6 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 395)  (1739 395)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (1730 396)  (1730 396)  routing T_33_24.span4_horz_12 <X> T_33_24.lc_trk_g1_4
 (4 13)  (1730 397)  (1730 397)  routing T_33_24.span4_horz_12 <X> T_33_24.lc_trk_g1_4
 (6 13)  (1732 397)  (1732 397)  routing T_33_24.span4_horz_12 <X> T_33_24.lc_trk_g1_4
 (7 13)  (1733 397)  (1733 397)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_12 lc_trk_g1_4
 (17 13)  (1743 397)  (1743 397)  IOB_1 IO Functioning bit
 (17 14)  (1743 398)  (1743 398)  IOB_1 IO Functioning bit


LogicTile_1_23

 (5 9)  (23 377)  (23 377)  routing T_1_23.sp4_h_r_6 <X> T_1_23.sp4_v_b_6


LogicTile_2_23

 (2 6)  (74 374)  (74 374)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


LogicTile_7_23

 (13 6)  (355 374)  (355 374)  routing T_7_23.sp4_v_b_5 <X> T_7_23.sp4_v_t_40
 (3 10)  (345 378)  (345 378)  routing T_7_23.sp12_h_r_1 <X> T_7_23.sp12_h_l_22
 (3 11)  (345 379)  (345 379)  routing T_7_23.sp12_h_r_1 <X> T_7_23.sp12_h_l_22
 (5 13)  (347 381)  (347 381)  routing T_7_23.sp4_h_r_9 <X> T_7_23.sp4_v_b_9


RAM_Tile_8_23

 (9 0)  (405 368)  (405 368)  routing T_8_23.sp4_v_t_36 <X> T_8_23.sp4_h_r_1
 (21 0)  (417 368)  (417 368)  routing T_8_23.sp12_h_r_3 <X> T_8_23.lc_trk_g0_3
 (22 0)  (418 368)  (418 368)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (420 368)  (420 368)  routing T_8_23.sp12_h_r_3 <X> T_8_23.lc_trk_g0_3
 (29 0)  (425 368)  (425 368)  Enable bit of Mux _bram/lcb1_0 => lc_trk_g0_5 wire_bram/ram/WDATA_15
 (30 0)  (426 368)  (426 368)  routing T_8_23.lc_trk_g0_5 <X> T_8_23.wire_bram/ram/WDATA_15
 (40 0)  (436 368)  (436 368)  Enable bit of Mux _out_links/OutMuxa_0 => wire_bram/ram/RDATA_15 sp4_r_v_b_17
 (4 1)  (400 369)  (400 369)  routing T_8_23.sp4_v_t_42 <X> T_8_23.sp4_h_r_0
 (7 1)  (403 369)  (403 369)  Ram config bit: MEMB_Power_Up_Control

 (13 1)  (409 369)  (409 369)  routing T_8_23.sp4_v_t_44 <X> T_8_23.sp4_h_r_2
 (21 1)  (417 369)  (417 369)  routing T_8_23.sp12_h_r_3 <X> T_8_23.lc_trk_g0_3
 (0 2)  (396 370)  (396 370)  routing T_8_23.glb_netwk_6 <X> T_8_23.wire_bram/ram/RCLK
 (1 2)  (397 370)  (397 370)  routing T_8_23.glb_netwk_6 <X> T_8_23.wire_bram/ram/RCLK
 (2 2)  (398 370)  (398 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (15 2)  (411 370)  (411 370)  routing T_8_23.sp4_h_r_13 <X> T_8_23.lc_trk_g0_5
 (16 2)  (412 370)  (412 370)  routing T_8_23.sp4_h_r_13 <X> T_8_23.lc_trk_g0_5
 (17 2)  (413 370)  (413 370)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (414 370)  (414 370)  routing T_8_23.sp4_h_r_13 <X> T_8_23.lc_trk_g0_5
 (21 2)  (417 370)  (417 370)  routing T_8_23.sp12_h_r_7 <X> T_8_23.lc_trk_g0_7
 (22 2)  (418 370)  (418 370)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_r_7 lc_trk_g0_7
 (24 2)  (420 370)  (420 370)  routing T_8_23.sp12_h_r_7 <X> T_8_23.lc_trk_g0_7
 (27 2)  (423 370)  (423 370)  routing T_8_23.lc_trk_g1_1 <X> T_8_23.wire_bram/ram/WDATA_14
 (29 2)  (425 370)  (425 370)  Enable bit of Mux _bram/lcb1_1 => lc_trk_g1_1 wire_bram/ram/WDATA_14
 (21 3)  (417 371)  (417 371)  routing T_8_23.sp12_h_r_7 <X> T_8_23.lc_trk_g0_7
 (39 3)  (435 371)  (435 371)  Enable bit of Mux _out_links/OutMux1_1 => wire_bram/ram/RDATA_14 sp4_v_t_7
 (3 4)  (399 372)  (399 372)  routing T_8_23.sp12_v_t_23 <X> T_8_23.sp12_h_r_0
 (16 4)  (412 372)  (412 372)  routing T_8_23.sp12_h_r_9 <X> T_8_23.lc_trk_g1_1
 (17 4)  (413 372)  (413 372)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_9 lc_trk_g1_1
 (29 4)  (425 372)  (425 372)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g0_7 wire_bram/ram/WDATA_13
 (30 4)  (426 372)  (426 372)  routing T_8_23.lc_trk_g0_7 <X> T_8_23.wire_bram/ram/WDATA_13
 (30 5)  (426 373)  (426 373)  routing T_8_23.lc_trk_g0_7 <X> T_8_23.wire_bram/ram/WDATA_13
 (37 5)  (433 373)  (433 373)  Enable bit of Mux _out_links/OutMux7_2 => wire_bram/ram/RDATA_13 sp4_h_l_9
 (13 6)  (409 374)  (409 374)  routing T_8_23.sp4_v_b_5 <X> T_8_23.sp4_v_t_40
 (15 6)  (411 374)  (411 374)  routing T_8_23.sp12_h_l_2 <X> T_8_23.lc_trk_g1_5
 (17 6)  (413 374)  (413 374)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_l_2 lc_trk_g1_5
 (18 6)  (414 374)  (414 374)  routing T_8_23.sp12_h_l_2 <X> T_8_23.lc_trk_g1_5
 (21 6)  (417 374)  (417 374)  routing T_8_23.sp4_h_r_15 <X> T_8_23.lc_trk_g1_7
 (22 6)  (418 374)  (418 374)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_15 lc_trk_g1_7
 (23 6)  (419 374)  (419 374)  routing T_8_23.sp4_h_r_15 <X> T_8_23.lc_trk_g1_7
 (24 6)  (420 374)  (420 374)  routing T_8_23.sp4_h_r_15 <X> T_8_23.lc_trk_g1_7
 (27 6)  (423 374)  (423 374)  routing T_8_23.lc_trk_g1_5 <X> T_8_23.wire_bram/ram/WDATA_12
 (29 6)  (425 374)  (425 374)  Enable bit of Mux _bram/lcb1_3 => lc_trk_g1_5 wire_bram/ram/WDATA_12
 (30 6)  (426 374)  (426 374)  routing T_8_23.lc_trk_g1_5 <X> T_8_23.wire_bram/ram/WDATA_12
 (18 7)  (414 375)  (414 375)  routing T_8_23.sp12_h_l_2 <X> T_8_23.lc_trk_g1_5
 (38 7)  (434 375)  (434 375)  Enable bit of Mux _out_links/OutMux0_3 => wire_bram/ram/RDATA_12 sp4_v_b_6
 (3 8)  (399 376)  (399 376)  routing T_8_23.sp12_h_r_1 <X> T_8_23.sp12_v_b_1
 (12 8)  (408 376)  (408 376)  routing T_8_23.sp4_v_t_45 <X> T_8_23.sp4_h_r_8
 (29 8)  (425 376)  (425 376)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_3 wire_bram/ram/WDATA_11
 (3 9)  (399 377)  (399 377)  routing T_8_23.sp12_h_r_1 <X> T_8_23.sp12_v_b_1
 (22 9)  (418 377)  (418 377)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (419 377)  (419 377)  routing T_8_23.sp4_h_l_15 <X> T_8_23.lc_trk_g2_2
 (24 9)  (420 377)  (420 377)  routing T_8_23.sp4_h_l_15 <X> T_8_23.lc_trk_g2_2
 (25 9)  (421 377)  (421 377)  routing T_8_23.sp4_h_l_15 <X> T_8_23.lc_trk_g2_2
 (30 9)  (426 377)  (426 377)  routing T_8_23.lc_trk_g0_3 <X> T_8_23.wire_bram/ram/WDATA_11
 (38 9)  (434 377)  (434 377)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_11 sp12_h_l_15
 (14 10)  (410 378)  (410 378)  routing T_8_23.sp4_v_b_28 <X> T_8_23.lc_trk_g2_4
 (15 10)  (411 378)  (411 378)  routing T_8_23.sp4_h_r_29 <X> T_8_23.lc_trk_g2_5
 (16 10)  (412 378)  (412 378)  routing T_8_23.sp4_h_r_29 <X> T_8_23.lc_trk_g2_5
 (17 10)  (413 378)  (413 378)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_29 lc_trk_g2_5
 (27 10)  (423 378)  (423 378)  routing T_8_23.lc_trk_g1_7 <X> T_8_23.wire_bram/ram/WDATA_10
 (29 10)  (425 378)  (425 378)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g1_7 wire_bram/ram/WDATA_10
 (30 10)  (426 378)  (426 378)  routing T_8_23.lc_trk_g1_7 <X> T_8_23.wire_bram/ram/WDATA_10
 (38 10)  (434 378)  (434 378)  Enable bit of Mux _out_links/OutMux1_5 => wire_bram/ram/RDATA_10 sp4_v_t_15
 (16 11)  (412 379)  (412 379)  routing T_8_23.sp4_v_b_28 <X> T_8_23.lc_trk_g2_4
 (17 11)  (413 379)  (413 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_28 lc_trk_g2_4
 (18 11)  (414 379)  (414 379)  routing T_8_23.sp4_h_r_29 <X> T_8_23.lc_trk_g2_5
 (30 11)  (426 379)  (426 379)  routing T_8_23.lc_trk_g1_7 <X> T_8_23.wire_bram/ram/WDATA_10
 (11 12)  (407 380)  (407 380)  routing T_8_23.sp4_v_t_38 <X> T_8_23.sp4_v_b_11
 (13 12)  (409 380)  (409 380)  routing T_8_23.sp4_v_t_38 <X> T_8_23.sp4_v_b_11
 (28 12)  (424 380)  (424 380)  routing T_8_23.lc_trk_g2_5 <X> T_8_23.wire_bram/ram/WDATA_9
 (29 12)  (425 380)  (425 380)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g2_5 wire_bram/ram/WDATA_9
 (30 12)  (426 380)  (426 380)  routing T_8_23.lc_trk_g2_5 <X> T_8_23.wire_bram/ram/WDATA_9
 (40 13)  (436 381)  (436 381)  Enable bit of Mux _out_links/OutMux3_6 => wire_bram/ram/RDATA_9 sp12_v_t_11
 (0 14)  (396 382)  (396 382)  routing T_8_23.lc_trk_g2_4 <X> T_8_23.wire_bram/ram/RE
 (1 14)  (397 382)  (397 382)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (28 14)  (424 382)  (424 382)  routing T_8_23.lc_trk_g2_2 <X> T_8_23.wire_bram/ram/WDATA_8
 (29 14)  (425 382)  (425 382)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g2_2 wire_bram/ram/WDATA_8
 (1 15)  (397 383)  (397 383)  routing T_8_23.lc_trk_g2_4 <X> T_8_23.wire_bram/ram/RE
 (30 15)  (426 383)  (426 383)  routing T_8_23.lc_trk_g2_2 <X> T_8_23.wire_bram/ram/WDATA_8
 (41 15)  (437 383)  (437 383)  Enable bit of Mux _out_links/OutMux9_7 => wire_bram/ram/RDATA_8 sp4_r_v_b_15


LogicTile_9_23

 (12 0)  (450 368)  (450 368)  routing T_9_23.sp4_v_b_2 <X> T_9_23.sp4_h_r_2
 (27 0)  (465 368)  (465 368)  routing T_9_23.lc_trk_g3_0 <X> T_9_23.wire_logic_cluster/lc_0/in_1
 (28 0)  (466 368)  (466 368)  routing T_9_23.lc_trk_g3_0 <X> T_9_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 368)  (467 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (470 368)  (470 368)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (474 368)  (474 368)  LC_0 Logic Functioning bit
 (37 0)  (475 368)  (475 368)  LC_0 Logic Functioning bit
 (38 0)  (476 368)  (476 368)  LC_0 Logic Functioning bit
 (39 0)  (477 368)  (477 368)  LC_0 Logic Functioning bit
 (44 0)  (482 368)  (482 368)  LC_0 Logic Functioning bit
 (45 0)  (483 368)  (483 368)  LC_0 Logic Functioning bit
 (11 1)  (449 369)  (449 369)  routing T_9_23.sp4_v_b_2 <X> T_9_23.sp4_h_r_2
 (40 1)  (478 369)  (478 369)  LC_0 Logic Functioning bit
 (41 1)  (479 369)  (479 369)  LC_0 Logic Functioning bit
 (42 1)  (480 369)  (480 369)  LC_0 Logic Functioning bit
 (43 1)  (481 369)  (481 369)  LC_0 Logic Functioning bit
 (49 1)  (487 369)  (487 369)  Carry_In_Mux bit 

 (0 2)  (438 370)  (438 370)  routing T_9_23.glb_netwk_6 <X> T_9_23.wire_logic_cluster/lc_7/clk
 (1 2)  (439 370)  (439 370)  routing T_9_23.glb_netwk_6 <X> T_9_23.wire_logic_cluster/lc_7/clk
 (2 2)  (440 370)  (440 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (465 370)  (465 370)  routing T_9_23.lc_trk_g3_1 <X> T_9_23.wire_logic_cluster/lc_1/in_1
 (28 2)  (466 370)  (466 370)  routing T_9_23.lc_trk_g3_1 <X> T_9_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 370)  (467 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (470 370)  (470 370)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (474 370)  (474 370)  LC_1 Logic Functioning bit
 (37 2)  (475 370)  (475 370)  LC_1 Logic Functioning bit
 (38 2)  (476 370)  (476 370)  LC_1 Logic Functioning bit
 (39 2)  (477 370)  (477 370)  LC_1 Logic Functioning bit
 (44 2)  (482 370)  (482 370)  LC_1 Logic Functioning bit
 (45 2)  (483 370)  (483 370)  LC_1 Logic Functioning bit
 (8 3)  (446 371)  (446 371)  routing T_9_23.sp4_h_r_7 <X> T_9_23.sp4_v_t_36
 (9 3)  (447 371)  (447 371)  routing T_9_23.sp4_h_r_7 <X> T_9_23.sp4_v_t_36
 (10 3)  (448 371)  (448 371)  routing T_9_23.sp4_h_r_7 <X> T_9_23.sp4_v_t_36
 (40 3)  (478 371)  (478 371)  LC_1 Logic Functioning bit
 (41 3)  (479 371)  (479 371)  LC_1 Logic Functioning bit
 (42 3)  (480 371)  (480 371)  LC_1 Logic Functioning bit
 (43 3)  (481 371)  (481 371)  LC_1 Logic Functioning bit
 (6 4)  (444 372)  (444 372)  routing T_9_23.sp4_v_t_37 <X> T_9_23.sp4_v_b_3
 (21 4)  (459 372)  (459 372)  routing T_9_23.wire_logic_cluster/lc_3/out <X> T_9_23.lc_trk_g1_3
 (22 4)  (460 372)  (460 372)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (463 372)  (463 372)  routing T_9_23.wire_logic_cluster/lc_2/out <X> T_9_23.lc_trk_g1_2
 (27 4)  (465 372)  (465 372)  routing T_9_23.lc_trk_g1_2 <X> T_9_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 372)  (467 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (470 372)  (470 372)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (474 372)  (474 372)  LC_2 Logic Functioning bit
 (37 4)  (475 372)  (475 372)  LC_2 Logic Functioning bit
 (38 4)  (476 372)  (476 372)  LC_2 Logic Functioning bit
 (39 4)  (477 372)  (477 372)  LC_2 Logic Functioning bit
 (44 4)  (482 372)  (482 372)  LC_2 Logic Functioning bit
 (45 4)  (483 372)  (483 372)  LC_2 Logic Functioning bit
 (5 5)  (443 373)  (443 373)  routing T_9_23.sp4_v_t_37 <X> T_9_23.sp4_v_b_3
 (22 5)  (460 373)  (460 373)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (468 373)  (468 373)  routing T_9_23.lc_trk_g1_2 <X> T_9_23.wire_logic_cluster/lc_2/in_1
 (40 5)  (478 373)  (478 373)  LC_2 Logic Functioning bit
 (41 5)  (479 373)  (479 373)  LC_2 Logic Functioning bit
 (42 5)  (480 373)  (480 373)  LC_2 Logic Functioning bit
 (43 5)  (481 373)  (481 373)  LC_2 Logic Functioning bit
 (17 6)  (455 374)  (455 374)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (456 374)  (456 374)  routing T_9_23.wire_logic_cluster/lc_5/out <X> T_9_23.lc_trk_g1_5
 (25 6)  (463 374)  (463 374)  routing T_9_23.wire_logic_cluster/lc_6/out <X> T_9_23.lc_trk_g1_6
 (27 6)  (465 374)  (465 374)  routing T_9_23.lc_trk_g1_3 <X> T_9_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 374)  (467 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (470 374)  (470 374)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (474 374)  (474 374)  LC_3 Logic Functioning bit
 (37 6)  (475 374)  (475 374)  LC_3 Logic Functioning bit
 (38 6)  (476 374)  (476 374)  LC_3 Logic Functioning bit
 (39 6)  (477 374)  (477 374)  LC_3 Logic Functioning bit
 (44 6)  (482 374)  (482 374)  LC_3 Logic Functioning bit
 (45 6)  (483 374)  (483 374)  LC_3 Logic Functioning bit
 (10 7)  (448 375)  (448 375)  routing T_9_23.sp4_h_l_46 <X> T_9_23.sp4_v_t_41
 (22 7)  (460 375)  (460 375)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (468 375)  (468 375)  routing T_9_23.lc_trk_g1_3 <X> T_9_23.wire_logic_cluster/lc_3/in_1
 (40 7)  (478 375)  (478 375)  LC_3 Logic Functioning bit
 (41 7)  (479 375)  (479 375)  LC_3 Logic Functioning bit
 (42 7)  (480 375)  (480 375)  LC_3 Logic Functioning bit
 (43 7)  (481 375)  (481 375)  LC_3 Logic Functioning bit
 (4 8)  (442 376)  (442 376)  routing T_9_23.sp4_v_t_43 <X> T_9_23.sp4_v_b_6
 (13 8)  (451 376)  (451 376)  routing T_9_23.sp4_v_t_45 <X> T_9_23.sp4_v_b_8
 (27 8)  (465 376)  (465 376)  routing T_9_23.lc_trk_g3_4 <X> T_9_23.wire_logic_cluster/lc_4/in_1
 (28 8)  (466 376)  (466 376)  routing T_9_23.lc_trk_g3_4 <X> T_9_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 376)  (467 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 376)  (468 376)  routing T_9_23.lc_trk_g3_4 <X> T_9_23.wire_logic_cluster/lc_4/in_1
 (32 8)  (470 376)  (470 376)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (474 376)  (474 376)  LC_4 Logic Functioning bit
 (37 8)  (475 376)  (475 376)  LC_4 Logic Functioning bit
 (38 8)  (476 376)  (476 376)  LC_4 Logic Functioning bit
 (39 8)  (477 376)  (477 376)  LC_4 Logic Functioning bit
 (44 8)  (482 376)  (482 376)  LC_4 Logic Functioning bit
 (45 8)  (483 376)  (483 376)  LC_4 Logic Functioning bit
 (40 9)  (478 377)  (478 377)  LC_4 Logic Functioning bit
 (41 9)  (479 377)  (479 377)  LC_4 Logic Functioning bit
 (42 9)  (480 377)  (480 377)  LC_4 Logic Functioning bit
 (43 9)  (481 377)  (481 377)  LC_4 Logic Functioning bit
 (27 10)  (465 378)  (465 378)  routing T_9_23.lc_trk_g1_5 <X> T_9_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 378)  (467 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 378)  (468 378)  routing T_9_23.lc_trk_g1_5 <X> T_9_23.wire_logic_cluster/lc_5/in_1
 (32 10)  (470 378)  (470 378)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (474 378)  (474 378)  LC_5 Logic Functioning bit
 (37 10)  (475 378)  (475 378)  LC_5 Logic Functioning bit
 (38 10)  (476 378)  (476 378)  LC_5 Logic Functioning bit
 (39 10)  (477 378)  (477 378)  LC_5 Logic Functioning bit
 (44 10)  (482 378)  (482 378)  LC_5 Logic Functioning bit
 (45 10)  (483 378)  (483 378)  LC_5 Logic Functioning bit
 (8 11)  (446 379)  (446 379)  routing T_9_23.sp4_h_r_1 <X> T_9_23.sp4_v_t_42
 (9 11)  (447 379)  (447 379)  routing T_9_23.sp4_h_r_1 <X> T_9_23.sp4_v_t_42
 (10 11)  (448 379)  (448 379)  routing T_9_23.sp4_h_r_1 <X> T_9_23.sp4_v_t_42
 (40 11)  (478 379)  (478 379)  LC_5 Logic Functioning bit
 (41 11)  (479 379)  (479 379)  LC_5 Logic Functioning bit
 (42 11)  (480 379)  (480 379)  LC_5 Logic Functioning bit
 (43 11)  (481 379)  (481 379)  LC_5 Logic Functioning bit
 (14 12)  (452 380)  (452 380)  routing T_9_23.wire_logic_cluster/lc_0/out <X> T_9_23.lc_trk_g3_0
 (17 12)  (455 380)  (455 380)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (456 380)  (456 380)  routing T_9_23.wire_logic_cluster/lc_1/out <X> T_9_23.lc_trk_g3_1
 (27 12)  (465 380)  (465 380)  routing T_9_23.lc_trk_g1_6 <X> T_9_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 380)  (467 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (468 380)  (468 380)  routing T_9_23.lc_trk_g1_6 <X> T_9_23.wire_logic_cluster/lc_6/in_1
 (32 12)  (470 380)  (470 380)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (474 380)  (474 380)  LC_6 Logic Functioning bit
 (37 12)  (475 380)  (475 380)  LC_6 Logic Functioning bit
 (38 12)  (476 380)  (476 380)  LC_6 Logic Functioning bit
 (39 12)  (477 380)  (477 380)  LC_6 Logic Functioning bit
 (44 12)  (482 380)  (482 380)  LC_6 Logic Functioning bit
 (45 12)  (483 380)  (483 380)  LC_6 Logic Functioning bit
 (17 13)  (455 381)  (455 381)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (468 381)  (468 381)  routing T_9_23.lc_trk_g1_6 <X> T_9_23.wire_logic_cluster/lc_6/in_1
 (40 13)  (478 381)  (478 381)  LC_6 Logic Functioning bit
 (41 13)  (479 381)  (479 381)  LC_6 Logic Functioning bit
 (42 13)  (480 381)  (480 381)  LC_6 Logic Functioning bit
 (43 13)  (481 381)  (481 381)  LC_6 Logic Functioning bit
 (1 14)  (439 382)  (439 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (12 14)  (450 382)  (450 382)  routing T_9_23.sp4_h_r_8 <X> T_9_23.sp4_h_l_46
 (13 14)  (451 382)  (451 382)  routing T_9_23.sp4_v_b_11 <X> T_9_23.sp4_v_t_46
 (14 14)  (452 382)  (452 382)  routing T_9_23.wire_logic_cluster/lc_4/out <X> T_9_23.lc_trk_g3_4
 (21 14)  (459 382)  (459 382)  routing T_9_23.wire_logic_cluster/lc_7/out <X> T_9_23.lc_trk_g3_7
 (22 14)  (460 382)  (460 382)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (465 382)  (465 382)  routing T_9_23.lc_trk_g3_7 <X> T_9_23.wire_logic_cluster/lc_7/in_1
 (28 14)  (466 382)  (466 382)  routing T_9_23.lc_trk_g3_7 <X> T_9_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 382)  (467 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (468 382)  (468 382)  routing T_9_23.lc_trk_g3_7 <X> T_9_23.wire_logic_cluster/lc_7/in_1
 (32 14)  (470 382)  (470 382)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (474 382)  (474 382)  LC_7 Logic Functioning bit
 (37 14)  (475 382)  (475 382)  LC_7 Logic Functioning bit
 (38 14)  (476 382)  (476 382)  LC_7 Logic Functioning bit
 (39 14)  (477 382)  (477 382)  LC_7 Logic Functioning bit
 (44 14)  (482 382)  (482 382)  LC_7 Logic Functioning bit
 (45 14)  (483 382)  (483 382)  LC_7 Logic Functioning bit
 (0 15)  (438 383)  (438 383)  routing T_9_23.glb_netwk_2 <X> T_9_23.wire_logic_cluster/lc_7/s_r
 (13 15)  (451 383)  (451 383)  routing T_9_23.sp4_h_r_8 <X> T_9_23.sp4_h_l_46
 (17 15)  (455 383)  (455 383)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (468 383)  (468 383)  routing T_9_23.lc_trk_g3_7 <X> T_9_23.wire_logic_cluster/lc_7/in_1
 (40 15)  (478 383)  (478 383)  LC_7 Logic Functioning bit
 (41 15)  (479 383)  (479 383)  LC_7 Logic Functioning bit
 (42 15)  (480 383)  (480 383)  LC_7 Logic Functioning bit
 (43 15)  (481 383)  (481 383)  LC_7 Logic Functioning bit


LogicTile_10_23

 (14 0)  (506 368)  (506 368)  routing T_10_23.sp4_h_r_8 <X> T_10_23.lc_trk_g0_0
 (27 0)  (519 368)  (519 368)  routing T_10_23.lc_trk_g3_6 <X> T_10_23.wire_logic_cluster/lc_0/in_1
 (28 0)  (520 368)  (520 368)  routing T_10_23.lc_trk_g3_6 <X> T_10_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 368)  (521 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (522 368)  (522 368)  routing T_10_23.lc_trk_g3_6 <X> T_10_23.wire_logic_cluster/lc_0/in_1
 (31 0)  (523 368)  (523 368)  routing T_10_23.lc_trk_g2_7 <X> T_10_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 368)  (524 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 368)  (525 368)  routing T_10_23.lc_trk_g2_7 <X> T_10_23.wire_logic_cluster/lc_0/in_3
 (36 0)  (528 368)  (528 368)  LC_0 Logic Functioning bit
 (38 0)  (530 368)  (530 368)  LC_0 Logic Functioning bit
 (53 0)  (545 368)  (545 368)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (15 1)  (507 369)  (507 369)  routing T_10_23.sp4_h_r_8 <X> T_10_23.lc_trk_g0_0
 (16 1)  (508 369)  (508 369)  routing T_10_23.sp4_h_r_8 <X> T_10_23.lc_trk_g0_0
 (17 1)  (509 369)  (509 369)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (30 1)  (522 369)  (522 369)  routing T_10_23.lc_trk_g3_6 <X> T_10_23.wire_logic_cluster/lc_0/in_1
 (31 1)  (523 369)  (523 369)  routing T_10_23.lc_trk_g2_7 <X> T_10_23.wire_logic_cluster/lc_0/in_3
 (36 1)  (528 369)  (528 369)  LC_0 Logic Functioning bit
 (38 1)  (530 369)  (530 369)  LC_0 Logic Functioning bit
 (12 2)  (504 370)  (504 370)  routing T_10_23.sp4_v_t_39 <X> T_10_23.sp4_h_l_39
 (14 2)  (506 370)  (506 370)  routing T_10_23.sp12_h_l_3 <X> T_10_23.lc_trk_g0_4
 (29 2)  (521 370)  (521 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (524 370)  (524 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 370)  (525 370)  routing T_10_23.lc_trk_g3_1 <X> T_10_23.wire_logic_cluster/lc_1/in_3
 (34 2)  (526 370)  (526 370)  routing T_10_23.lc_trk_g3_1 <X> T_10_23.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 370)  (528 370)  LC_1 Logic Functioning bit
 (38 2)  (530 370)  (530 370)  LC_1 Logic Functioning bit
 (11 3)  (503 371)  (503 371)  routing T_10_23.sp4_v_t_39 <X> T_10_23.sp4_h_l_39
 (14 3)  (506 371)  (506 371)  routing T_10_23.sp12_h_l_3 <X> T_10_23.lc_trk_g0_4
 (15 3)  (507 371)  (507 371)  routing T_10_23.sp12_h_l_3 <X> T_10_23.lc_trk_g0_4
 (17 3)  (509 371)  (509 371)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (36 3)  (528 371)  (528 371)  LC_1 Logic Functioning bit
 (38 3)  (530 371)  (530 371)  LC_1 Logic Functioning bit
 (48 3)  (540 371)  (540 371)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (32 4)  (524 372)  (524 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 372)  (525 372)  routing T_10_23.lc_trk_g3_0 <X> T_10_23.wire_logic_cluster/lc_2/in_3
 (34 4)  (526 372)  (526 372)  routing T_10_23.lc_trk_g3_0 <X> T_10_23.wire_logic_cluster/lc_2/in_3
 (40 4)  (532 372)  (532 372)  LC_2 Logic Functioning bit
 (41 4)  (533 372)  (533 372)  LC_2 Logic Functioning bit
 (42 4)  (534 372)  (534 372)  LC_2 Logic Functioning bit
 (43 4)  (535 372)  (535 372)  LC_2 Logic Functioning bit
 (40 5)  (532 373)  (532 373)  LC_2 Logic Functioning bit
 (41 5)  (533 373)  (533 373)  LC_2 Logic Functioning bit
 (42 5)  (534 373)  (534 373)  LC_2 Logic Functioning bit
 (43 5)  (535 373)  (535 373)  LC_2 Logic Functioning bit
 (12 6)  (504 374)  (504 374)  routing T_10_23.sp4_v_t_46 <X> T_10_23.sp4_h_l_40
 (26 6)  (518 374)  (518 374)  routing T_10_23.lc_trk_g3_6 <X> T_10_23.wire_logic_cluster/lc_3/in_0
 (29 6)  (521 374)  (521 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 374)  (522 374)  routing T_10_23.lc_trk_g0_4 <X> T_10_23.wire_logic_cluster/lc_3/in_1
 (36 6)  (528 374)  (528 374)  LC_3 Logic Functioning bit
 (38 6)  (530 374)  (530 374)  LC_3 Logic Functioning bit
 (41 6)  (533 374)  (533 374)  LC_3 Logic Functioning bit
 (43 6)  (535 374)  (535 374)  LC_3 Logic Functioning bit
 (48 6)  (540 374)  (540 374)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (11 7)  (503 375)  (503 375)  routing T_10_23.sp4_v_t_46 <X> T_10_23.sp4_h_l_40
 (13 7)  (505 375)  (505 375)  routing T_10_23.sp4_v_t_46 <X> T_10_23.sp4_h_l_40
 (26 7)  (518 375)  (518 375)  routing T_10_23.lc_trk_g3_6 <X> T_10_23.wire_logic_cluster/lc_3/in_0
 (27 7)  (519 375)  (519 375)  routing T_10_23.lc_trk_g3_6 <X> T_10_23.wire_logic_cluster/lc_3/in_0
 (28 7)  (520 375)  (520 375)  routing T_10_23.lc_trk_g3_6 <X> T_10_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 375)  (521 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (14 8)  (506 376)  (506 376)  routing T_10_23.sp4_h_l_21 <X> T_10_23.lc_trk_g2_0
 (32 8)  (524 376)  (524 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 376)  (525 376)  routing T_10_23.lc_trk_g3_2 <X> T_10_23.wire_logic_cluster/lc_4/in_3
 (34 8)  (526 376)  (526 376)  routing T_10_23.lc_trk_g3_2 <X> T_10_23.wire_logic_cluster/lc_4/in_3
 (40 8)  (532 376)  (532 376)  LC_4 Logic Functioning bit
 (41 8)  (533 376)  (533 376)  LC_4 Logic Functioning bit
 (42 8)  (534 376)  (534 376)  LC_4 Logic Functioning bit
 (43 8)  (535 376)  (535 376)  LC_4 Logic Functioning bit
 (13 9)  (505 377)  (505 377)  routing T_10_23.sp4_v_t_38 <X> T_10_23.sp4_h_r_8
 (15 9)  (507 377)  (507 377)  routing T_10_23.sp4_h_l_21 <X> T_10_23.lc_trk_g2_0
 (16 9)  (508 377)  (508 377)  routing T_10_23.sp4_h_l_21 <X> T_10_23.lc_trk_g2_0
 (17 9)  (509 377)  (509 377)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (31 9)  (523 377)  (523 377)  routing T_10_23.lc_trk_g3_2 <X> T_10_23.wire_logic_cluster/lc_4/in_3
 (40 9)  (532 377)  (532 377)  LC_4 Logic Functioning bit
 (41 9)  (533 377)  (533 377)  LC_4 Logic Functioning bit
 (42 9)  (534 377)  (534 377)  LC_4 Logic Functioning bit
 (43 9)  (535 377)  (535 377)  LC_4 Logic Functioning bit
 (21 10)  (513 378)  (513 378)  routing T_10_23.sp4_v_t_26 <X> T_10_23.lc_trk_g2_7
 (22 10)  (514 378)  (514 378)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (515 378)  (515 378)  routing T_10_23.sp4_v_t_26 <X> T_10_23.lc_trk_g2_7
 (26 10)  (518 378)  (518 378)  routing T_10_23.lc_trk_g3_6 <X> T_10_23.wire_logic_cluster/lc_5/in_0
 (28 10)  (520 378)  (520 378)  routing T_10_23.lc_trk_g2_0 <X> T_10_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 378)  (521 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (36 10)  (528 378)  (528 378)  LC_5 Logic Functioning bit
 (38 10)  (530 378)  (530 378)  LC_5 Logic Functioning bit
 (41 10)  (533 378)  (533 378)  LC_5 Logic Functioning bit
 (43 10)  (535 378)  (535 378)  LC_5 Logic Functioning bit
 (21 11)  (513 379)  (513 379)  routing T_10_23.sp4_v_t_26 <X> T_10_23.lc_trk_g2_7
 (26 11)  (518 379)  (518 379)  routing T_10_23.lc_trk_g3_6 <X> T_10_23.wire_logic_cluster/lc_5/in_0
 (27 11)  (519 379)  (519 379)  routing T_10_23.lc_trk_g3_6 <X> T_10_23.wire_logic_cluster/lc_5/in_0
 (28 11)  (520 379)  (520 379)  routing T_10_23.lc_trk_g3_6 <X> T_10_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 379)  (521 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (52 11)  (544 379)  (544 379)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (15 12)  (507 380)  (507 380)  routing T_10_23.sp4_h_r_33 <X> T_10_23.lc_trk_g3_1
 (16 12)  (508 380)  (508 380)  routing T_10_23.sp4_h_r_33 <X> T_10_23.lc_trk_g3_1
 (17 12)  (509 380)  (509 380)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (510 380)  (510 380)  routing T_10_23.sp4_h_r_33 <X> T_10_23.lc_trk_g3_1
 (22 12)  (514 380)  (514 380)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (515 380)  (515 380)  routing T_10_23.sp4_v_t_30 <X> T_10_23.lc_trk_g3_3
 (24 12)  (516 380)  (516 380)  routing T_10_23.sp4_v_t_30 <X> T_10_23.lc_trk_g3_3
 (31 12)  (523 380)  (523 380)  routing T_10_23.lc_trk_g3_6 <X> T_10_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 380)  (524 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 380)  (525 380)  routing T_10_23.lc_trk_g3_6 <X> T_10_23.wire_logic_cluster/lc_6/in_3
 (34 12)  (526 380)  (526 380)  routing T_10_23.lc_trk_g3_6 <X> T_10_23.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 380)  (528 380)  LC_6 Logic Functioning bit
 (38 12)  (530 380)  (530 380)  LC_6 Logic Functioning bit
 (14 13)  (506 381)  (506 381)  routing T_10_23.sp4_h_r_24 <X> T_10_23.lc_trk_g3_0
 (15 13)  (507 381)  (507 381)  routing T_10_23.sp4_h_r_24 <X> T_10_23.lc_trk_g3_0
 (16 13)  (508 381)  (508 381)  routing T_10_23.sp4_h_r_24 <X> T_10_23.lc_trk_g3_0
 (17 13)  (509 381)  (509 381)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (22 13)  (514 381)  (514 381)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (515 381)  (515 381)  routing T_10_23.sp4_h_l_15 <X> T_10_23.lc_trk_g3_2
 (24 13)  (516 381)  (516 381)  routing T_10_23.sp4_h_l_15 <X> T_10_23.lc_trk_g3_2
 (25 13)  (517 381)  (517 381)  routing T_10_23.sp4_h_l_15 <X> T_10_23.lc_trk_g3_2
 (26 13)  (518 381)  (518 381)  routing T_10_23.lc_trk_g3_3 <X> T_10_23.wire_logic_cluster/lc_6/in_0
 (27 13)  (519 381)  (519 381)  routing T_10_23.lc_trk_g3_3 <X> T_10_23.wire_logic_cluster/lc_6/in_0
 (28 13)  (520 381)  (520 381)  routing T_10_23.lc_trk_g3_3 <X> T_10_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 381)  (521 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (523 381)  (523 381)  routing T_10_23.lc_trk_g3_6 <X> T_10_23.wire_logic_cluster/lc_6/in_3
 (37 13)  (529 381)  (529 381)  LC_6 Logic Functioning bit
 (39 13)  (531 381)  (531 381)  LC_6 Logic Functioning bit
 (48 13)  (540 381)  (540 381)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (3 14)  (495 382)  (495 382)  routing T_10_23.sp12_h_r_1 <X> T_10_23.sp12_v_t_22
 (25 14)  (517 382)  (517 382)  routing T_10_23.sp4_v_b_38 <X> T_10_23.lc_trk_g3_6
 (32 14)  (524 382)  (524 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (525 382)  (525 382)  routing T_10_23.lc_trk_g3_3 <X> T_10_23.wire_logic_cluster/lc_7/in_3
 (34 14)  (526 382)  (526 382)  routing T_10_23.lc_trk_g3_3 <X> T_10_23.wire_logic_cluster/lc_7/in_3
 (40 14)  (532 382)  (532 382)  LC_7 Logic Functioning bit
 (41 14)  (533 382)  (533 382)  LC_7 Logic Functioning bit
 (42 14)  (534 382)  (534 382)  LC_7 Logic Functioning bit
 (43 14)  (535 382)  (535 382)  LC_7 Logic Functioning bit
 (3 15)  (495 383)  (495 383)  routing T_10_23.sp12_h_r_1 <X> T_10_23.sp12_v_t_22
 (22 15)  (514 383)  (514 383)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (515 383)  (515 383)  routing T_10_23.sp4_v_b_38 <X> T_10_23.lc_trk_g3_6
 (25 15)  (517 383)  (517 383)  routing T_10_23.sp4_v_b_38 <X> T_10_23.lc_trk_g3_6
 (31 15)  (523 383)  (523 383)  routing T_10_23.lc_trk_g3_3 <X> T_10_23.wire_logic_cluster/lc_7/in_3
 (40 15)  (532 383)  (532 383)  LC_7 Logic Functioning bit
 (41 15)  (533 383)  (533 383)  LC_7 Logic Functioning bit
 (42 15)  (534 383)  (534 383)  LC_7 Logic Functioning bit
 (43 15)  (535 383)  (535 383)  LC_7 Logic Functioning bit


LogicTile_11_23

 (19 0)  (565 368)  (565 368)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (21 0)  (567 368)  (567 368)  routing T_11_23.wire_logic_cluster/lc_3/out <X> T_11_23.lc_trk_g0_3
 (22 0)  (568 368)  (568 368)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (28 0)  (574 368)  (574 368)  routing T_11_23.lc_trk_g2_1 <X> T_11_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 368)  (575 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (577 368)  (577 368)  routing T_11_23.lc_trk_g0_5 <X> T_11_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 368)  (578 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (36 0)  (582 368)  (582 368)  LC_0 Logic Functioning bit
 (38 0)  (584 368)  (584 368)  LC_0 Logic Functioning bit
 (36 1)  (582 369)  (582 369)  LC_0 Logic Functioning bit
 (38 1)  (584 369)  (584 369)  LC_0 Logic Functioning bit
 (47 1)  (593 369)  (593 369)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (546 370)  (546 370)  routing T_11_23.glb_netwk_6 <X> T_11_23.wire_logic_cluster/lc_7/clk
 (1 2)  (547 370)  (547 370)  routing T_11_23.glb_netwk_6 <X> T_11_23.wire_logic_cluster/lc_7/clk
 (2 2)  (548 370)  (548 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (551 370)  (551 370)  routing T_11_23.sp4_v_t_43 <X> T_11_23.sp4_h_l_37
 (12 2)  (558 370)  (558 370)  routing T_11_23.sp4_v_t_39 <X> T_11_23.sp4_h_l_39
 (15 2)  (561 370)  (561 370)  routing T_11_23.sp4_h_r_21 <X> T_11_23.lc_trk_g0_5
 (16 2)  (562 370)  (562 370)  routing T_11_23.sp4_h_r_21 <X> T_11_23.lc_trk_g0_5
 (17 2)  (563 370)  (563 370)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (564 370)  (564 370)  routing T_11_23.sp4_h_r_21 <X> T_11_23.lc_trk_g0_5
 (31 2)  (577 370)  (577 370)  routing T_11_23.lc_trk_g1_7 <X> T_11_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 370)  (578 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (580 370)  (580 370)  routing T_11_23.lc_trk_g1_7 <X> T_11_23.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 370)  (582 370)  LC_1 Logic Functioning bit
 (37 2)  (583 370)  (583 370)  LC_1 Logic Functioning bit
 (38 2)  (584 370)  (584 370)  LC_1 Logic Functioning bit
 (39 2)  (585 370)  (585 370)  LC_1 Logic Functioning bit
 (45 2)  (591 370)  (591 370)  LC_1 Logic Functioning bit
 (4 3)  (550 371)  (550 371)  routing T_11_23.sp4_v_t_43 <X> T_11_23.sp4_h_l_37
 (6 3)  (552 371)  (552 371)  routing T_11_23.sp4_v_t_43 <X> T_11_23.sp4_h_l_37
 (11 3)  (557 371)  (557 371)  routing T_11_23.sp4_v_t_39 <X> T_11_23.sp4_h_l_39
 (18 3)  (564 371)  (564 371)  routing T_11_23.sp4_h_r_21 <X> T_11_23.lc_trk_g0_5
 (31 3)  (577 371)  (577 371)  routing T_11_23.lc_trk_g1_7 <X> T_11_23.wire_logic_cluster/lc_1/in_3
 (36 3)  (582 371)  (582 371)  LC_1 Logic Functioning bit
 (37 3)  (583 371)  (583 371)  LC_1 Logic Functioning bit
 (38 3)  (584 371)  (584 371)  LC_1 Logic Functioning bit
 (39 3)  (585 371)  (585 371)  LC_1 Logic Functioning bit
 (0 4)  (546 372)  (546 372)  routing T_11_23.lc_trk_g2_2 <X> T_11_23.wire_logic_cluster/lc_7/cen
 (1 4)  (547 372)  (547 372)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (29 4)  (575 372)  (575 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (577 372)  (577 372)  routing T_11_23.lc_trk_g0_5 <X> T_11_23.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 372)  (578 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (582 372)  (582 372)  LC_2 Logic Functioning bit
 (38 4)  (584 372)  (584 372)  LC_2 Logic Functioning bit
 (1 5)  (547 373)  (547 373)  routing T_11_23.lc_trk_g2_2 <X> T_11_23.wire_logic_cluster/lc_7/cen
 (30 5)  (576 373)  (576 373)  routing T_11_23.lc_trk_g0_3 <X> T_11_23.wire_logic_cluster/lc_2/in_1
 (36 5)  (582 373)  (582 373)  LC_2 Logic Functioning bit
 (38 5)  (584 373)  (584 373)  LC_2 Logic Functioning bit
 (48 5)  (594 373)  (594 373)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (22 6)  (568 374)  (568 374)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_12 lc_trk_g1_7
 (23 6)  (569 374)  (569 374)  routing T_11_23.sp12_h_l_12 <X> T_11_23.lc_trk_g1_7
 (31 6)  (577 374)  (577 374)  routing T_11_23.lc_trk_g3_5 <X> T_11_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 374)  (578 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 374)  (579 374)  routing T_11_23.lc_trk_g3_5 <X> T_11_23.wire_logic_cluster/lc_3/in_3
 (34 6)  (580 374)  (580 374)  routing T_11_23.lc_trk_g3_5 <X> T_11_23.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 374)  (582 374)  LC_3 Logic Functioning bit
 (37 6)  (583 374)  (583 374)  LC_3 Logic Functioning bit
 (38 6)  (584 374)  (584 374)  LC_3 Logic Functioning bit
 (39 6)  (585 374)  (585 374)  LC_3 Logic Functioning bit
 (45 6)  (591 374)  (591 374)  LC_3 Logic Functioning bit
 (36 7)  (582 375)  (582 375)  LC_3 Logic Functioning bit
 (37 7)  (583 375)  (583 375)  LC_3 Logic Functioning bit
 (38 7)  (584 375)  (584 375)  LC_3 Logic Functioning bit
 (39 7)  (585 375)  (585 375)  LC_3 Logic Functioning bit
 (3 8)  (549 376)  (549 376)  routing T_11_23.sp12_h_r_1 <X> T_11_23.sp12_v_b_1
 (12 8)  (558 376)  (558 376)  routing T_11_23.sp4_v_b_8 <X> T_11_23.sp4_h_r_8
 (17 8)  (563 376)  (563 376)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (564 376)  (564 376)  routing T_11_23.wire_logic_cluster/lc_1/out <X> T_11_23.lc_trk_g2_1
 (3 9)  (549 377)  (549 377)  routing T_11_23.sp12_h_r_1 <X> T_11_23.sp12_v_b_1
 (11 9)  (557 377)  (557 377)  routing T_11_23.sp4_v_b_8 <X> T_11_23.sp4_h_r_8
 (22 9)  (568 377)  (568 377)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (571 377)  (571 377)  routing T_11_23.sp4_r_v_b_34 <X> T_11_23.lc_trk_g2_2
 (14 10)  (560 378)  (560 378)  routing T_11_23.sp4_h_r_36 <X> T_11_23.lc_trk_g2_4
 (15 11)  (561 379)  (561 379)  routing T_11_23.sp4_h_r_36 <X> T_11_23.lc_trk_g2_4
 (16 11)  (562 379)  (562 379)  routing T_11_23.sp4_h_r_36 <X> T_11_23.lc_trk_g2_4
 (17 11)  (563 379)  (563 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (22 13)  (568 381)  (568 381)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (569 381)  (569 381)  routing T_11_23.sp4_h_l_15 <X> T_11_23.lc_trk_g3_2
 (24 13)  (570 381)  (570 381)  routing T_11_23.sp4_h_l_15 <X> T_11_23.lc_trk_g3_2
 (25 13)  (571 381)  (571 381)  routing T_11_23.sp4_h_l_15 <X> T_11_23.lc_trk_g3_2
 (1 14)  (547 382)  (547 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (15 14)  (561 382)  (561 382)  routing T_11_23.sp4_v_t_32 <X> T_11_23.lc_trk_g3_5
 (16 14)  (562 382)  (562 382)  routing T_11_23.sp4_v_t_32 <X> T_11_23.lc_trk_g3_5
 (17 14)  (563 382)  (563 382)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (31 14)  (577 382)  (577 382)  routing T_11_23.lc_trk_g2_4 <X> T_11_23.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 382)  (578 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 382)  (579 382)  routing T_11_23.lc_trk_g2_4 <X> T_11_23.wire_logic_cluster/lc_7/in_3
 (36 14)  (582 382)  (582 382)  LC_7 Logic Functioning bit
 (38 14)  (584 382)  (584 382)  LC_7 Logic Functioning bit
 (47 14)  (593 382)  (593 382)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (0 15)  (546 383)  (546 383)  routing T_11_23.glb_netwk_2 <X> T_11_23.wire_logic_cluster/lc_7/s_r
 (26 15)  (572 383)  (572 383)  routing T_11_23.lc_trk_g3_2 <X> T_11_23.wire_logic_cluster/lc_7/in_0
 (27 15)  (573 383)  (573 383)  routing T_11_23.lc_trk_g3_2 <X> T_11_23.wire_logic_cluster/lc_7/in_0
 (28 15)  (574 383)  (574 383)  routing T_11_23.lc_trk_g3_2 <X> T_11_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 383)  (575 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (37 15)  (583 383)  (583 383)  LC_7 Logic Functioning bit
 (39 15)  (585 383)  (585 383)  LC_7 Logic Functioning bit


LogicTile_12_23

 (5 0)  (605 368)  (605 368)  routing T_12_23.sp4_v_b_6 <X> T_12_23.sp4_h_r_0
 (3 1)  (603 369)  (603 369)  routing T_12_23.sp12_h_l_23 <X> T_12_23.sp12_v_b_0
 (4 1)  (604 369)  (604 369)  routing T_12_23.sp4_v_b_6 <X> T_12_23.sp4_h_r_0
 (6 1)  (606 369)  (606 369)  routing T_12_23.sp4_v_b_6 <X> T_12_23.sp4_h_r_0
 (0 2)  (600 370)  (600 370)  routing T_12_23.glb_netwk_6 <X> T_12_23.wire_logic_cluster/lc_7/clk
 (1 2)  (601 370)  (601 370)  routing T_12_23.glb_netwk_6 <X> T_12_23.wire_logic_cluster/lc_7/clk
 (2 2)  (602 370)  (602 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (614 370)  (614 370)  routing T_12_23.wire_logic_cluster/lc_4/out <X> T_12_23.lc_trk_g0_4
 (17 3)  (617 371)  (617 371)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (0 4)  (600 372)  (600 372)  routing T_12_23.lc_trk_g2_2 <X> T_12_23.wire_logic_cluster/lc_7/cen
 (1 4)  (601 372)  (601 372)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (601 373)  (601 373)  routing T_12_23.lc_trk_g2_2 <X> T_12_23.wire_logic_cluster/lc_7/cen
 (13 6)  (613 374)  (613 374)  routing T_12_23.sp4_h_r_5 <X> T_12_23.sp4_v_t_40
 (14 6)  (614 374)  (614 374)  routing T_12_23.sp4_h_l_9 <X> T_12_23.lc_trk_g1_4
 (22 6)  (622 374)  (622 374)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (623 374)  (623 374)  routing T_12_23.sp4_h_r_7 <X> T_12_23.lc_trk_g1_7
 (24 6)  (624 374)  (624 374)  routing T_12_23.sp4_h_r_7 <X> T_12_23.lc_trk_g1_7
 (29 6)  (629 374)  (629 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 374)  (630 374)  routing T_12_23.lc_trk_g0_4 <X> T_12_23.wire_logic_cluster/lc_3/in_1
 (31 6)  (631 374)  (631 374)  routing T_12_23.lc_trk_g3_7 <X> T_12_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 374)  (632 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 374)  (633 374)  routing T_12_23.lc_trk_g3_7 <X> T_12_23.wire_logic_cluster/lc_3/in_3
 (34 6)  (634 374)  (634 374)  routing T_12_23.lc_trk_g3_7 <X> T_12_23.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 374)  (636 374)  LC_3 Logic Functioning bit
 (38 6)  (638 374)  (638 374)  LC_3 Logic Functioning bit
 (12 7)  (612 375)  (612 375)  routing T_12_23.sp4_h_r_5 <X> T_12_23.sp4_v_t_40
 (14 7)  (614 375)  (614 375)  routing T_12_23.sp4_h_l_9 <X> T_12_23.lc_trk_g1_4
 (15 7)  (615 375)  (615 375)  routing T_12_23.sp4_h_l_9 <X> T_12_23.lc_trk_g1_4
 (16 7)  (616 375)  (616 375)  routing T_12_23.sp4_h_l_9 <X> T_12_23.lc_trk_g1_4
 (17 7)  (617 375)  (617 375)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (21 7)  (621 375)  (621 375)  routing T_12_23.sp4_h_r_7 <X> T_12_23.lc_trk_g1_7
 (31 7)  (631 375)  (631 375)  routing T_12_23.lc_trk_g3_7 <X> T_12_23.wire_logic_cluster/lc_3/in_3
 (36 7)  (636 375)  (636 375)  LC_3 Logic Functioning bit
 (38 7)  (638 375)  (638 375)  LC_3 Logic Functioning bit
 (48 7)  (648 375)  (648 375)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (26 8)  (626 376)  (626 376)  routing T_12_23.lc_trk_g1_7 <X> T_12_23.wire_logic_cluster/lc_4/in_0
 (36 8)  (636 376)  (636 376)  LC_4 Logic Functioning bit
 (38 8)  (638 376)  (638 376)  LC_4 Logic Functioning bit
 (41 8)  (641 376)  (641 376)  LC_4 Logic Functioning bit
 (43 8)  (643 376)  (643 376)  LC_4 Logic Functioning bit
 (45 8)  (645 376)  (645 376)  LC_4 Logic Functioning bit
 (22 9)  (622 377)  (622 377)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (625 377)  (625 377)  routing T_12_23.sp4_r_v_b_34 <X> T_12_23.lc_trk_g2_2
 (26 9)  (626 377)  (626 377)  routing T_12_23.lc_trk_g1_7 <X> T_12_23.wire_logic_cluster/lc_4/in_0
 (27 9)  (627 377)  (627 377)  routing T_12_23.lc_trk_g1_7 <X> T_12_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 377)  (629 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (37 9)  (637 377)  (637 377)  LC_4 Logic Functioning bit
 (39 9)  (639 377)  (639 377)  LC_4 Logic Functioning bit
 (40 9)  (640 377)  (640 377)  LC_4 Logic Functioning bit
 (42 9)  (642 377)  (642 377)  LC_4 Logic Functioning bit
 (25 10)  (625 378)  (625 378)  routing T_12_23.wire_logic_cluster/lc_6/out <X> T_12_23.lc_trk_g2_6
 (28 10)  (628 378)  (628 378)  routing T_12_23.lc_trk_g2_6 <X> T_12_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 378)  (629 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 378)  (630 378)  routing T_12_23.lc_trk_g2_6 <X> T_12_23.wire_logic_cluster/lc_5/in_1
 (31 10)  (631 378)  (631 378)  routing T_12_23.lc_trk_g3_7 <X> T_12_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 378)  (632 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 378)  (633 378)  routing T_12_23.lc_trk_g3_7 <X> T_12_23.wire_logic_cluster/lc_5/in_3
 (34 10)  (634 378)  (634 378)  routing T_12_23.lc_trk_g3_7 <X> T_12_23.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 378)  (636 378)  LC_5 Logic Functioning bit
 (38 10)  (638 378)  (638 378)  LC_5 Logic Functioning bit
 (8 11)  (608 379)  (608 379)  routing T_12_23.sp4_h_r_1 <X> T_12_23.sp4_v_t_42
 (9 11)  (609 379)  (609 379)  routing T_12_23.sp4_h_r_1 <X> T_12_23.sp4_v_t_42
 (10 11)  (610 379)  (610 379)  routing T_12_23.sp4_h_r_1 <X> T_12_23.sp4_v_t_42
 (22 11)  (622 379)  (622 379)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (30 11)  (630 379)  (630 379)  routing T_12_23.lc_trk_g2_6 <X> T_12_23.wire_logic_cluster/lc_5/in_1
 (31 11)  (631 379)  (631 379)  routing T_12_23.lc_trk_g3_7 <X> T_12_23.wire_logic_cluster/lc_5/in_3
 (36 11)  (636 379)  (636 379)  LC_5 Logic Functioning bit
 (38 11)  (638 379)  (638 379)  LC_5 Logic Functioning bit
 (47 11)  (647 379)  (647 379)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (31 12)  (631 380)  (631 380)  routing T_12_23.lc_trk_g1_4 <X> T_12_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 380)  (632 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (634 380)  (634 380)  routing T_12_23.lc_trk_g1_4 <X> T_12_23.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 380)  (636 380)  LC_6 Logic Functioning bit
 (37 12)  (637 380)  (637 380)  LC_6 Logic Functioning bit
 (38 12)  (638 380)  (638 380)  LC_6 Logic Functioning bit
 (39 12)  (639 380)  (639 380)  LC_6 Logic Functioning bit
 (45 12)  (645 380)  (645 380)  LC_6 Logic Functioning bit
 (36 13)  (636 381)  (636 381)  LC_6 Logic Functioning bit
 (37 13)  (637 381)  (637 381)  LC_6 Logic Functioning bit
 (38 13)  (638 381)  (638 381)  LC_6 Logic Functioning bit
 (39 13)  (639 381)  (639 381)  LC_6 Logic Functioning bit
 (1 14)  (601 382)  (601 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (5 14)  (605 382)  (605 382)  routing T_12_23.sp4_v_t_38 <X> T_12_23.sp4_h_l_44
 (22 14)  (622 382)  (622 382)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (0 15)  (600 383)  (600 383)  routing T_12_23.glb_netwk_2 <X> T_12_23.wire_logic_cluster/lc_7/s_r
 (4 15)  (604 383)  (604 383)  routing T_12_23.sp4_v_t_38 <X> T_12_23.sp4_h_l_44
 (6 15)  (606 383)  (606 383)  routing T_12_23.sp4_v_t_38 <X> T_12_23.sp4_h_l_44
 (21 15)  (621 383)  (621 383)  routing T_12_23.sp4_r_v_b_47 <X> T_12_23.lc_trk_g3_7


LogicTile_13_23

 (26 0)  (680 368)  (680 368)  routing T_13_23.lc_trk_g0_6 <X> T_13_23.wire_logic_cluster/lc_0/in_0
 (27 0)  (681 368)  (681 368)  routing T_13_23.lc_trk_g3_2 <X> T_13_23.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 368)  (682 368)  routing T_13_23.lc_trk_g3_2 <X> T_13_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 368)  (683 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 368)  (686 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 368)  (688 368)  routing T_13_23.lc_trk_g1_0 <X> T_13_23.wire_logic_cluster/lc_0/in_3
 (41 0)  (695 368)  (695 368)  LC_0 Logic Functioning bit
 (43 0)  (697 368)  (697 368)  LC_0 Logic Functioning bit
 (45 0)  (699 368)  (699 368)  LC_0 Logic Functioning bit
 (26 1)  (680 369)  (680 369)  routing T_13_23.lc_trk_g0_6 <X> T_13_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 369)  (683 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 369)  (684 369)  routing T_13_23.lc_trk_g3_2 <X> T_13_23.wire_logic_cluster/lc_0/in_1
 (48 1)  (702 369)  (702 369)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (654 370)  (654 370)  routing T_13_23.glb_netwk_6 <X> T_13_23.wire_logic_cluster/lc_7/clk
 (1 2)  (655 370)  (655 370)  routing T_13_23.glb_netwk_6 <X> T_13_23.wire_logic_cluster/lc_7/clk
 (2 2)  (656 370)  (656 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (9 2)  (663 370)  (663 370)  routing T_13_23.sp4_v_b_1 <X> T_13_23.sp4_h_l_36
 (22 2)  (676 370)  (676 370)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (677 370)  (677 370)  routing T_13_23.sp4_v_b_23 <X> T_13_23.lc_trk_g0_7
 (24 2)  (678 370)  (678 370)  routing T_13_23.sp4_v_b_23 <X> T_13_23.lc_trk_g0_7
 (25 2)  (679 370)  (679 370)  routing T_13_23.sp4_h_l_11 <X> T_13_23.lc_trk_g0_6
 (14 3)  (668 371)  (668 371)  routing T_13_23.top_op_4 <X> T_13_23.lc_trk_g0_4
 (15 3)  (669 371)  (669 371)  routing T_13_23.top_op_4 <X> T_13_23.lc_trk_g0_4
 (17 3)  (671 371)  (671 371)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (22 3)  (676 371)  (676 371)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (677 371)  (677 371)  routing T_13_23.sp4_h_l_11 <X> T_13_23.lc_trk_g0_6
 (24 3)  (678 371)  (678 371)  routing T_13_23.sp4_h_l_11 <X> T_13_23.lc_trk_g0_6
 (25 3)  (679 371)  (679 371)  routing T_13_23.sp4_h_l_11 <X> T_13_23.lc_trk_g0_6
 (1 4)  (655 372)  (655 372)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (14 4)  (668 372)  (668 372)  routing T_13_23.sp4_v_b_0 <X> T_13_23.lc_trk_g1_0
 (21 4)  (675 372)  (675 372)  routing T_13_23.sp4_v_b_3 <X> T_13_23.lc_trk_g1_3
 (22 4)  (676 372)  (676 372)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (677 372)  (677 372)  routing T_13_23.sp4_v_b_3 <X> T_13_23.lc_trk_g1_3
 (29 4)  (683 372)  (683 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 372)  (684 372)  routing T_13_23.lc_trk_g0_7 <X> T_13_23.wire_logic_cluster/lc_2/in_1
 (31 4)  (685 372)  (685 372)  routing T_13_23.lc_trk_g2_7 <X> T_13_23.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 372)  (686 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 372)  (687 372)  routing T_13_23.lc_trk_g2_7 <X> T_13_23.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 372)  (690 372)  LC_2 Logic Functioning bit
 (38 4)  (692 372)  (692 372)  LC_2 Logic Functioning bit
 (47 4)  (701 372)  (701 372)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (0 5)  (654 373)  (654 373)  routing T_13_23.lc_trk_g1_3 <X> T_13_23.wire_logic_cluster/lc_7/cen
 (1 5)  (655 373)  (655 373)  routing T_13_23.lc_trk_g1_3 <X> T_13_23.wire_logic_cluster/lc_7/cen
 (16 5)  (670 373)  (670 373)  routing T_13_23.sp4_v_b_0 <X> T_13_23.lc_trk_g1_0
 (17 5)  (671 373)  (671 373)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_0 lc_trk_g1_0
 (30 5)  (684 373)  (684 373)  routing T_13_23.lc_trk_g0_7 <X> T_13_23.wire_logic_cluster/lc_2/in_1
 (31 5)  (685 373)  (685 373)  routing T_13_23.lc_trk_g2_7 <X> T_13_23.wire_logic_cluster/lc_2/in_3
 (36 5)  (690 373)  (690 373)  LC_2 Logic Functioning bit
 (38 5)  (692 373)  (692 373)  LC_2 Logic Functioning bit
 (15 6)  (669 374)  (669 374)  routing T_13_23.top_op_5 <X> T_13_23.lc_trk_g1_5
 (17 6)  (671 374)  (671 374)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (26 6)  (680 374)  (680 374)  routing T_13_23.lc_trk_g2_7 <X> T_13_23.wire_logic_cluster/lc_3/in_0
 (31 6)  (685 374)  (685 374)  routing T_13_23.lc_trk_g0_4 <X> T_13_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 374)  (686 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (690 374)  (690 374)  LC_3 Logic Functioning bit
 (38 6)  (692 374)  (692 374)  LC_3 Logic Functioning bit
 (47 6)  (701 374)  (701 374)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (18 7)  (672 375)  (672 375)  routing T_13_23.top_op_5 <X> T_13_23.lc_trk_g1_5
 (26 7)  (680 375)  (680 375)  routing T_13_23.lc_trk_g2_7 <X> T_13_23.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 375)  (682 375)  routing T_13_23.lc_trk_g2_7 <X> T_13_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 375)  (683 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (37 7)  (691 375)  (691 375)  LC_3 Logic Functioning bit
 (39 7)  (693 375)  (693 375)  LC_3 Logic Functioning bit
 (15 8)  (669 376)  (669 376)  routing T_13_23.rgt_op_1 <X> T_13_23.lc_trk_g2_1
 (17 8)  (671 376)  (671 376)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (672 376)  (672 376)  routing T_13_23.rgt_op_1 <X> T_13_23.lc_trk_g2_1
 (28 8)  (682 376)  (682 376)  routing T_13_23.lc_trk_g2_1 <X> T_13_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 376)  (683 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (685 376)  (685 376)  routing T_13_23.lc_trk_g2_7 <X> T_13_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 376)  (686 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 376)  (687 376)  routing T_13_23.lc_trk_g2_7 <X> T_13_23.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 376)  (690 376)  LC_4 Logic Functioning bit
 (38 8)  (692 376)  (692 376)  LC_4 Logic Functioning bit
 (48 8)  (702 376)  (702 376)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (31 9)  (685 377)  (685 377)  routing T_13_23.lc_trk_g2_7 <X> T_13_23.wire_logic_cluster/lc_4/in_3
 (36 9)  (690 377)  (690 377)  LC_4 Logic Functioning bit
 (38 9)  (692 377)  (692 377)  LC_4 Logic Functioning bit
 (11 10)  (665 378)  (665 378)  routing T_13_23.sp4_h_r_2 <X> T_13_23.sp4_v_t_45
 (13 10)  (667 378)  (667 378)  routing T_13_23.sp4_h_r_2 <X> T_13_23.sp4_v_t_45
 (22 10)  (676 378)  (676 378)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (677 378)  (677 378)  routing T_13_23.sp4_v_b_47 <X> T_13_23.lc_trk_g2_7
 (24 10)  (678 378)  (678 378)  routing T_13_23.sp4_v_b_47 <X> T_13_23.lc_trk_g2_7
 (26 10)  (680 378)  (680 378)  routing T_13_23.lc_trk_g2_7 <X> T_13_23.wire_logic_cluster/lc_5/in_0
 (31 10)  (685 378)  (685 378)  routing T_13_23.lc_trk_g1_5 <X> T_13_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 378)  (686 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (688 378)  (688 378)  routing T_13_23.lc_trk_g1_5 <X> T_13_23.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 378)  (690 378)  LC_5 Logic Functioning bit
 (38 10)  (692 378)  (692 378)  LC_5 Logic Functioning bit
 (48 10)  (702 378)  (702 378)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (12 11)  (666 379)  (666 379)  routing T_13_23.sp4_h_r_2 <X> T_13_23.sp4_v_t_45
 (26 11)  (680 379)  (680 379)  routing T_13_23.lc_trk_g2_7 <X> T_13_23.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 379)  (682 379)  routing T_13_23.lc_trk_g2_7 <X> T_13_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 379)  (683 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (37 11)  (691 379)  (691 379)  LC_5 Logic Functioning bit
 (39 11)  (693 379)  (693 379)  LC_5 Logic Functioning bit
 (19 13)  (673 381)  (673 381)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (22 13)  (676 381)  (676 381)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (13 14)  (667 382)  (667 382)  routing T_13_23.sp4_v_b_11 <X> T_13_23.sp4_v_t_46


LogicTile_14_23

 (22 1)  (730 369)  (730 369)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (731 369)  (731 369)  routing T_14_23.sp4_h_r_2 <X> T_14_23.lc_trk_g0_2
 (24 1)  (732 369)  (732 369)  routing T_14_23.sp4_h_r_2 <X> T_14_23.lc_trk_g0_2
 (25 1)  (733 369)  (733 369)  routing T_14_23.sp4_h_r_2 <X> T_14_23.lc_trk_g0_2
 (0 2)  (708 370)  (708 370)  routing T_14_23.glb_netwk_6 <X> T_14_23.wire_logic_cluster/lc_7/clk
 (1 2)  (709 370)  (709 370)  routing T_14_23.glb_netwk_6 <X> T_14_23.wire_logic_cluster/lc_7/clk
 (2 2)  (710 370)  (710 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (32 2)  (740 370)  (740 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 370)  (741 370)  routing T_14_23.lc_trk_g2_0 <X> T_14_23.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 370)  (744 370)  LC_1 Logic Functioning bit
 (37 2)  (745 370)  (745 370)  LC_1 Logic Functioning bit
 (38 2)  (746 370)  (746 370)  LC_1 Logic Functioning bit
 (39 2)  (747 370)  (747 370)  LC_1 Logic Functioning bit
 (45 2)  (753 370)  (753 370)  LC_1 Logic Functioning bit
 (36 3)  (744 371)  (744 371)  LC_1 Logic Functioning bit
 (37 3)  (745 371)  (745 371)  LC_1 Logic Functioning bit
 (38 3)  (746 371)  (746 371)  LC_1 Logic Functioning bit
 (39 3)  (747 371)  (747 371)  LC_1 Logic Functioning bit
 (1 4)  (709 372)  (709 372)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (709 373)  (709 373)  routing T_14_23.lc_trk_g0_2 <X> T_14_23.wire_logic_cluster/lc_7/cen
 (17 9)  (725 377)  (725 377)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (1 14)  (709 382)  (709 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (0 15)  (708 383)  (708 383)  routing T_14_23.glb_netwk_2 <X> T_14_23.wire_logic_cluster/lc_7/s_r


LogicTile_15_23

 (14 0)  (776 368)  (776 368)  routing T_15_23.sp4_h_l_5 <X> T_15_23.lc_trk_g0_0
 (26 0)  (788 368)  (788 368)  routing T_15_23.lc_trk_g0_6 <X> T_15_23.wire_logic_cluster/lc_0/in_0
 (27 0)  (789 368)  (789 368)  routing T_15_23.lc_trk_g3_4 <X> T_15_23.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 368)  (790 368)  routing T_15_23.lc_trk_g3_4 <X> T_15_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 368)  (791 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 368)  (792 368)  routing T_15_23.lc_trk_g3_4 <X> T_15_23.wire_logic_cluster/lc_0/in_1
 (32 0)  (794 368)  (794 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 368)  (795 368)  routing T_15_23.lc_trk_g3_2 <X> T_15_23.wire_logic_cluster/lc_0/in_3
 (34 0)  (796 368)  (796 368)  routing T_15_23.lc_trk_g3_2 <X> T_15_23.wire_logic_cluster/lc_0/in_3
 (35 0)  (797 368)  (797 368)  routing T_15_23.lc_trk_g2_4 <X> T_15_23.input_2_0
 (37 0)  (799 368)  (799 368)  LC_0 Logic Functioning bit
 (38 0)  (800 368)  (800 368)  LC_0 Logic Functioning bit
 (39 0)  (801 368)  (801 368)  LC_0 Logic Functioning bit
 (40 0)  (802 368)  (802 368)  LC_0 Logic Functioning bit
 (41 0)  (803 368)  (803 368)  LC_0 Logic Functioning bit
 (42 0)  (804 368)  (804 368)  LC_0 Logic Functioning bit
 (43 0)  (805 368)  (805 368)  LC_0 Logic Functioning bit
 (52 0)  (814 368)  (814 368)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (14 1)  (776 369)  (776 369)  routing T_15_23.sp4_h_l_5 <X> T_15_23.lc_trk_g0_0
 (15 1)  (777 369)  (777 369)  routing T_15_23.sp4_h_l_5 <X> T_15_23.lc_trk_g0_0
 (16 1)  (778 369)  (778 369)  routing T_15_23.sp4_h_l_5 <X> T_15_23.lc_trk_g0_0
 (17 1)  (779 369)  (779 369)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (26 1)  (788 369)  (788 369)  routing T_15_23.lc_trk_g0_6 <X> T_15_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 369)  (791 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (793 369)  (793 369)  routing T_15_23.lc_trk_g3_2 <X> T_15_23.wire_logic_cluster/lc_0/in_3
 (32 1)  (794 369)  (794 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (795 369)  (795 369)  routing T_15_23.lc_trk_g2_4 <X> T_15_23.input_2_0
 (36 1)  (798 369)  (798 369)  LC_0 Logic Functioning bit
 (37 1)  (799 369)  (799 369)  LC_0 Logic Functioning bit
 (38 1)  (800 369)  (800 369)  LC_0 Logic Functioning bit
 (39 1)  (801 369)  (801 369)  LC_0 Logic Functioning bit
 (40 1)  (802 369)  (802 369)  LC_0 Logic Functioning bit
 (41 1)  (803 369)  (803 369)  LC_0 Logic Functioning bit
 (42 1)  (804 369)  (804 369)  LC_0 Logic Functioning bit
 (43 1)  (805 369)  (805 369)  LC_0 Logic Functioning bit
 (25 2)  (787 370)  (787 370)  routing T_15_23.sp12_h_l_5 <X> T_15_23.lc_trk_g0_6
 (22 3)  (784 371)  (784 371)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_5 lc_trk_g0_6
 (24 3)  (786 371)  (786 371)  routing T_15_23.sp12_h_l_5 <X> T_15_23.lc_trk_g0_6
 (25 3)  (787 371)  (787 371)  routing T_15_23.sp12_h_l_5 <X> T_15_23.lc_trk_g0_6
 (4 4)  (766 372)  (766 372)  routing T_15_23.sp4_v_t_38 <X> T_15_23.sp4_v_b_3
 (16 4)  (778 372)  (778 372)  routing T_15_23.sp12_h_r_9 <X> T_15_23.lc_trk_g1_1
 (17 4)  (779 372)  (779 372)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_9 lc_trk_g1_1
 (3 8)  (765 376)  (765 376)  routing T_15_23.sp12_h_r_1 <X> T_15_23.sp12_v_b_1
 (3 9)  (765 377)  (765 377)  routing T_15_23.sp12_h_r_1 <X> T_15_23.sp12_v_b_1
 (11 9)  (773 377)  (773 377)  routing T_15_23.sp4_h_l_45 <X> T_15_23.sp4_h_r_8
 (14 10)  (776 378)  (776 378)  routing T_15_23.sp4_v_t_17 <X> T_15_23.lc_trk_g2_4
 (29 10)  (791 378)  (791 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (794 378)  (794 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 378)  (796 378)  routing T_15_23.lc_trk_g1_1 <X> T_15_23.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 378)  (798 378)  LC_5 Logic Functioning bit
 (38 10)  (800 378)  (800 378)  LC_5 Logic Functioning bit
 (47 10)  (809 378)  (809 378)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (52 10)  (814 378)  (814 378)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (16 11)  (778 379)  (778 379)  routing T_15_23.sp4_v_t_17 <X> T_15_23.lc_trk_g2_4
 (17 11)  (779 379)  (779 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (36 11)  (798 379)  (798 379)  LC_5 Logic Functioning bit
 (38 11)  (800 379)  (800 379)  LC_5 Logic Functioning bit
 (52 11)  (814 379)  (814 379)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (25 12)  (787 380)  (787 380)  routing T_15_23.sp4_h_r_34 <X> T_15_23.lc_trk_g3_2
 (22 13)  (784 381)  (784 381)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (785 381)  (785 381)  routing T_15_23.sp4_h_r_34 <X> T_15_23.lc_trk_g3_2
 (24 13)  (786 381)  (786 381)  routing T_15_23.sp4_h_r_34 <X> T_15_23.lc_trk_g3_2
 (5 14)  (767 382)  (767 382)  routing T_15_23.sp4_v_t_38 <X> T_15_23.sp4_h_l_44
 (14 14)  (776 382)  (776 382)  routing T_15_23.sp4_v_b_36 <X> T_15_23.lc_trk_g3_4
 (4 15)  (766 383)  (766 383)  routing T_15_23.sp4_v_t_38 <X> T_15_23.sp4_h_l_44
 (6 15)  (768 383)  (768 383)  routing T_15_23.sp4_v_t_38 <X> T_15_23.sp4_h_l_44
 (14 15)  (776 383)  (776 383)  routing T_15_23.sp4_v_b_36 <X> T_15_23.lc_trk_g3_4
 (16 15)  (778 383)  (778 383)  routing T_15_23.sp4_v_b_36 <X> T_15_23.lc_trk_g3_4
 (17 15)  (779 383)  (779 383)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4


LogicTile_16_23

 (15 0)  (831 368)  (831 368)  routing T_16_23.bot_op_1 <X> T_16_23.lc_trk_g0_1
 (17 0)  (833 368)  (833 368)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (27 0)  (843 368)  (843 368)  routing T_16_23.lc_trk_g1_2 <X> T_16_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 368)  (845 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (44 0)  (860 368)  (860 368)  LC_0 Logic Functioning bit
 (6 1)  (822 369)  (822 369)  routing T_16_23.sp4_h_l_37 <X> T_16_23.sp4_h_r_0
 (22 1)  (838 369)  (838 369)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (840 369)  (840 369)  routing T_16_23.top_op_2 <X> T_16_23.lc_trk_g0_2
 (25 1)  (841 369)  (841 369)  routing T_16_23.top_op_2 <X> T_16_23.lc_trk_g0_2
 (30 1)  (846 369)  (846 369)  routing T_16_23.lc_trk_g1_2 <X> T_16_23.wire_logic_cluster/lc_0/in_1
 (50 1)  (866 369)  (866 369)  Carry_In_Mux bit 

 (27 2)  (843 370)  (843 370)  routing T_16_23.lc_trk_g1_1 <X> T_16_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 370)  (845 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (848 370)  (848 370)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (852 370)  (852 370)  LC_1 Logic Functioning bit
 (37 2)  (853 370)  (853 370)  LC_1 Logic Functioning bit
 (38 2)  (854 370)  (854 370)  LC_1 Logic Functioning bit
 (39 2)  (855 370)  (855 370)  LC_1 Logic Functioning bit
 (44 2)  (860 370)  (860 370)  LC_1 Logic Functioning bit
 (3 3)  (819 371)  (819 371)  routing T_16_23.sp12_v_b_0 <X> T_16_23.sp12_h_l_23
 (22 3)  (838 371)  (838 371)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (840 371)  (840 371)  routing T_16_23.bot_op_6 <X> T_16_23.lc_trk_g0_6
 (32 3)  (848 371)  (848 371)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (850 371)  (850 371)  routing T_16_23.lc_trk_g1_0 <X> T_16_23.input_2_1
 (36 3)  (852 371)  (852 371)  LC_1 Logic Functioning bit
 (37 3)  (853 371)  (853 371)  LC_1 Logic Functioning bit
 (38 3)  (854 371)  (854 371)  LC_1 Logic Functioning bit
 (39 3)  (855 371)  (855 371)  LC_1 Logic Functioning bit
 (14 4)  (830 372)  (830 372)  routing T_16_23.sp4_v_b_8 <X> T_16_23.lc_trk_g1_0
 (15 4)  (831 372)  (831 372)  routing T_16_23.top_op_1 <X> T_16_23.lc_trk_g1_1
 (17 4)  (833 372)  (833 372)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (22 4)  (838 372)  (838 372)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (840 372)  (840 372)  routing T_16_23.top_op_3 <X> T_16_23.lc_trk_g1_3
 (25 4)  (841 372)  (841 372)  routing T_16_23.sp4_v_b_10 <X> T_16_23.lc_trk_g1_2
 (27 4)  (843 372)  (843 372)  routing T_16_23.lc_trk_g1_0 <X> T_16_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 372)  (845 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 372)  (848 372)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (852 372)  (852 372)  LC_2 Logic Functioning bit
 (37 4)  (853 372)  (853 372)  LC_2 Logic Functioning bit
 (38 4)  (854 372)  (854 372)  LC_2 Logic Functioning bit
 (39 4)  (855 372)  (855 372)  LC_2 Logic Functioning bit
 (44 4)  (860 372)  (860 372)  LC_2 Logic Functioning bit
 (8 5)  (824 373)  (824 373)  routing T_16_23.sp4_v_t_36 <X> T_16_23.sp4_v_b_4
 (10 5)  (826 373)  (826 373)  routing T_16_23.sp4_v_t_36 <X> T_16_23.sp4_v_b_4
 (14 5)  (830 373)  (830 373)  routing T_16_23.sp4_v_b_8 <X> T_16_23.lc_trk_g1_0
 (16 5)  (832 373)  (832 373)  routing T_16_23.sp4_v_b_8 <X> T_16_23.lc_trk_g1_0
 (17 5)  (833 373)  (833 373)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (18 5)  (834 373)  (834 373)  routing T_16_23.top_op_1 <X> T_16_23.lc_trk_g1_1
 (21 5)  (837 373)  (837 373)  routing T_16_23.top_op_3 <X> T_16_23.lc_trk_g1_3
 (22 5)  (838 373)  (838 373)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (839 373)  (839 373)  routing T_16_23.sp4_v_b_10 <X> T_16_23.lc_trk_g1_2
 (25 5)  (841 373)  (841 373)  routing T_16_23.sp4_v_b_10 <X> T_16_23.lc_trk_g1_2
 (32 5)  (848 373)  (848 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (851 373)  (851 373)  routing T_16_23.lc_trk_g0_2 <X> T_16_23.input_2_2
 (36 5)  (852 373)  (852 373)  LC_2 Logic Functioning bit
 (37 5)  (853 373)  (853 373)  LC_2 Logic Functioning bit
 (38 5)  (854 373)  (854 373)  LC_2 Logic Functioning bit
 (39 5)  (855 373)  (855 373)  LC_2 Logic Functioning bit
 (22 6)  (838 374)  (838 374)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (840 374)  (840 374)  routing T_16_23.top_op_7 <X> T_16_23.lc_trk_g1_7
 (25 6)  (841 374)  (841 374)  routing T_16_23.sp4_v_t_3 <X> T_16_23.lc_trk_g1_6
 (28 6)  (844 374)  (844 374)  routing T_16_23.lc_trk_g2_4 <X> T_16_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 374)  (845 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 374)  (846 374)  routing T_16_23.lc_trk_g2_4 <X> T_16_23.wire_logic_cluster/lc_3/in_1
 (32 6)  (848 374)  (848 374)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (852 374)  (852 374)  LC_3 Logic Functioning bit
 (37 6)  (853 374)  (853 374)  LC_3 Logic Functioning bit
 (38 6)  (854 374)  (854 374)  LC_3 Logic Functioning bit
 (39 6)  (855 374)  (855 374)  LC_3 Logic Functioning bit
 (44 6)  (860 374)  (860 374)  LC_3 Logic Functioning bit
 (13 7)  (829 375)  (829 375)  routing T_16_23.sp4_v_b_0 <X> T_16_23.sp4_h_l_40
 (21 7)  (837 375)  (837 375)  routing T_16_23.top_op_7 <X> T_16_23.lc_trk_g1_7
 (22 7)  (838 375)  (838 375)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (839 375)  (839 375)  routing T_16_23.sp4_v_t_3 <X> T_16_23.lc_trk_g1_6
 (25 7)  (841 375)  (841 375)  routing T_16_23.sp4_v_t_3 <X> T_16_23.lc_trk_g1_6
 (32 7)  (848 375)  (848 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (850 375)  (850 375)  routing T_16_23.lc_trk_g1_0 <X> T_16_23.input_2_3
 (36 7)  (852 375)  (852 375)  LC_3 Logic Functioning bit
 (37 7)  (853 375)  (853 375)  LC_3 Logic Functioning bit
 (38 7)  (854 375)  (854 375)  LC_3 Logic Functioning bit
 (39 7)  (855 375)  (855 375)  LC_3 Logic Functioning bit
 (48 7)  (864 375)  (864 375)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (27 8)  (843 376)  (843 376)  routing T_16_23.lc_trk_g1_0 <X> T_16_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 376)  (845 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (848 376)  (848 376)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (851 376)  (851 376)  routing T_16_23.lc_trk_g1_7 <X> T_16_23.input_2_4
 (36 8)  (852 376)  (852 376)  LC_4 Logic Functioning bit
 (37 8)  (853 376)  (853 376)  LC_4 Logic Functioning bit
 (38 8)  (854 376)  (854 376)  LC_4 Logic Functioning bit
 (39 8)  (855 376)  (855 376)  LC_4 Logic Functioning bit
 (44 8)  (860 376)  (860 376)  LC_4 Logic Functioning bit
 (51 8)  (867 376)  (867 376)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (32 9)  (848 377)  (848 377)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (850 377)  (850 377)  routing T_16_23.lc_trk_g1_7 <X> T_16_23.input_2_4
 (35 9)  (851 377)  (851 377)  routing T_16_23.lc_trk_g1_7 <X> T_16_23.input_2_4
 (36 9)  (852 377)  (852 377)  LC_4 Logic Functioning bit
 (37 9)  (853 377)  (853 377)  LC_4 Logic Functioning bit
 (38 9)  (854 377)  (854 377)  LC_4 Logic Functioning bit
 (39 9)  (855 377)  (855 377)  LC_4 Logic Functioning bit
 (8 10)  (824 378)  (824 378)  routing T_16_23.sp4_v_t_36 <X> T_16_23.sp4_h_l_42
 (9 10)  (825 378)  (825 378)  routing T_16_23.sp4_v_t_36 <X> T_16_23.sp4_h_l_42
 (10 10)  (826 378)  (826 378)  routing T_16_23.sp4_v_t_36 <X> T_16_23.sp4_h_l_42
 (14 10)  (830 378)  (830 378)  routing T_16_23.sp12_v_t_3 <X> T_16_23.lc_trk_g2_4
 (27 10)  (843 378)  (843 378)  routing T_16_23.lc_trk_g1_3 <X> T_16_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 378)  (845 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (848 378)  (848 378)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (852 378)  (852 378)  LC_5 Logic Functioning bit
 (37 10)  (853 378)  (853 378)  LC_5 Logic Functioning bit
 (38 10)  (854 378)  (854 378)  LC_5 Logic Functioning bit
 (39 10)  (855 378)  (855 378)  LC_5 Logic Functioning bit
 (44 10)  (860 378)  (860 378)  LC_5 Logic Functioning bit
 (14 11)  (830 379)  (830 379)  routing T_16_23.sp12_v_t_3 <X> T_16_23.lc_trk_g2_4
 (15 11)  (831 379)  (831 379)  routing T_16_23.sp12_v_t_3 <X> T_16_23.lc_trk_g2_4
 (17 11)  (833 379)  (833 379)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_t_3 lc_trk_g2_4
 (30 11)  (846 379)  (846 379)  routing T_16_23.lc_trk_g1_3 <X> T_16_23.wire_logic_cluster/lc_5/in_1
 (32 11)  (848 379)  (848 379)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (850 379)  (850 379)  routing T_16_23.lc_trk_g1_0 <X> T_16_23.input_2_5
 (36 11)  (852 379)  (852 379)  LC_5 Logic Functioning bit
 (37 11)  (853 379)  (853 379)  LC_5 Logic Functioning bit
 (38 11)  (854 379)  (854 379)  LC_5 Logic Functioning bit
 (39 11)  (855 379)  (855 379)  LC_5 Logic Functioning bit
 (15 12)  (831 380)  (831 380)  routing T_16_23.sp4_v_t_28 <X> T_16_23.lc_trk_g3_1
 (16 12)  (832 380)  (832 380)  routing T_16_23.sp4_v_t_28 <X> T_16_23.lc_trk_g3_1
 (17 12)  (833 380)  (833 380)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (27 12)  (843 380)  (843 380)  routing T_16_23.lc_trk_g1_0 <X> T_16_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 380)  (845 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (848 380)  (848 380)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (852 380)  (852 380)  LC_6 Logic Functioning bit
 (37 12)  (853 380)  (853 380)  LC_6 Logic Functioning bit
 (38 12)  (854 380)  (854 380)  LC_6 Logic Functioning bit
 (39 12)  (855 380)  (855 380)  LC_6 Logic Functioning bit
 (44 12)  (860 380)  (860 380)  LC_6 Logic Functioning bit
 (32 13)  (848 381)  (848 381)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (849 381)  (849 381)  routing T_16_23.lc_trk_g3_1 <X> T_16_23.input_2_6
 (34 13)  (850 381)  (850 381)  routing T_16_23.lc_trk_g3_1 <X> T_16_23.input_2_6
 (36 13)  (852 381)  (852 381)  LC_6 Logic Functioning bit
 (37 13)  (853 381)  (853 381)  LC_6 Logic Functioning bit
 (38 13)  (854 381)  (854 381)  LC_6 Logic Functioning bit
 (39 13)  (855 381)  (855 381)  LC_6 Logic Functioning bit
 (29 14)  (845 382)  (845 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 382)  (846 382)  routing T_16_23.lc_trk_g0_6 <X> T_16_23.wire_logic_cluster/lc_7/in_1
 (32 14)  (848 382)  (848 382)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (35 14)  (851 382)  (851 382)  routing T_16_23.lc_trk_g1_6 <X> T_16_23.input_2_7
 (39 14)  (855 382)  (855 382)  LC_7 Logic Functioning bit
 (40 14)  (856 382)  (856 382)  LC_7 Logic Functioning bit
 (41 14)  (857 382)  (857 382)  LC_7 Logic Functioning bit
 (13 15)  (829 383)  (829 383)  routing T_16_23.sp4_v_b_6 <X> T_16_23.sp4_h_l_46
 (29 15)  (845 383)  (845 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 383)  (846 383)  routing T_16_23.lc_trk_g0_6 <X> T_16_23.wire_logic_cluster/lc_7/in_1
 (32 15)  (848 383)  (848 383)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (850 383)  (850 383)  routing T_16_23.lc_trk_g1_6 <X> T_16_23.input_2_7
 (35 15)  (851 383)  (851 383)  routing T_16_23.lc_trk_g1_6 <X> T_16_23.input_2_7
 (38 15)  (854 383)  (854 383)  LC_7 Logic Functioning bit


LogicTile_17_23

 (3 0)  (877 368)  (877 368)  routing T_17_23.sp12_h_r_0 <X> T_17_23.sp12_v_b_0
 (6 0)  (880 368)  (880 368)  routing T_17_23.sp4_h_r_7 <X> T_17_23.sp4_v_b_0
 (3 1)  (877 369)  (877 369)  routing T_17_23.sp12_h_r_0 <X> T_17_23.sp12_v_b_0
 (0 2)  (874 370)  (874 370)  routing T_17_23.glb_netwk_6 <X> T_17_23.wire_logic_cluster/lc_7/clk
 (1 2)  (875 370)  (875 370)  routing T_17_23.glb_netwk_6 <X> T_17_23.wire_logic_cluster/lc_7/clk
 (2 2)  (876 370)  (876 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (25 2)  (899 370)  (899 370)  routing T_17_23.sp12_h_l_5 <X> T_17_23.lc_trk_g0_6
 (27 2)  (901 370)  (901 370)  routing T_17_23.lc_trk_g3_3 <X> T_17_23.wire_logic_cluster/lc_1/in_1
 (28 2)  (902 370)  (902 370)  routing T_17_23.lc_trk_g3_3 <X> T_17_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 370)  (903 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (905 370)  (905 370)  routing T_17_23.lc_trk_g2_4 <X> T_17_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 370)  (906 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 370)  (907 370)  routing T_17_23.lc_trk_g2_4 <X> T_17_23.wire_logic_cluster/lc_1/in_3
 (41 2)  (915 370)  (915 370)  LC_1 Logic Functioning bit
 (43 2)  (917 370)  (917 370)  LC_1 Logic Functioning bit
 (46 2)  (920 370)  (920 370)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (13 3)  (887 371)  (887 371)  routing T_17_23.sp4_v_b_9 <X> T_17_23.sp4_h_l_39
 (22 3)  (896 371)  (896 371)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_5 lc_trk_g0_6
 (24 3)  (898 371)  (898 371)  routing T_17_23.sp12_h_l_5 <X> T_17_23.lc_trk_g0_6
 (25 3)  (899 371)  (899 371)  routing T_17_23.sp12_h_l_5 <X> T_17_23.lc_trk_g0_6
 (30 3)  (904 371)  (904 371)  routing T_17_23.lc_trk_g3_3 <X> T_17_23.wire_logic_cluster/lc_1/in_1
 (41 3)  (915 371)  (915 371)  LC_1 Logic Functioning bit
 (43 3)  (917 371)  (917 371)  LC_1 Logic Functioning bit
 (27 4)  (901 372)  (901 372)  routing T_17_23.lc_trk_g1_6 <X> T_17_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 372)  (903 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 372)  (904 372)  routing T_17_23.lc_trk_g1_6 <X> T_17_23.wire_logic_cluster/lc_2/in_1
 (32 4)  (906 372)  (906 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 372)  (907 372)  routing T_17_23.lc_trk_g3_2 <X> T_17_23.wire_logic_cluster/lc_2/in_3
 (34 4)  (908 372)  (908 372)  routing T_17_23.lc_trk_g3_2 <X> T_17_23.wire_logic_cluster/lc_2/in_3
 (35 4)  (909 372)  (909 372)  routing T_17_23.lc_trk_g0_6 <X> T_17_23.input_2_2
 (36 4)  (910 372)  (910 372)  LC_2 Logic Functioning bit
 (38 4)  (912 372)  (912 372)  LC_2 Logic Functioning bit
 (41 4)  (915 372)  (915 372)  LC_2 Logic Functioning bit
 (43 4)  (917 372)  (917 372)  LC_2 Logic Functioning bit
 (45 4)  (919 372)  (919 372)  LC_2 Logic Functioning bit
 (26 5)  (900 373)  (900 373)  routing T_17_23.lc_trk_g2_2 <X> T_17_23.wire_logic_cluster/lc_2/in_0
 (28 5)  (902 373)  (902 373)  routing T_17_23.lc_trk_g2_2 <X> T_17_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 373)  (903 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (904 373)  (904 373)  routing T_17_23.lc_trk_g1_6 <X> T_17_23.wire_logic_cluster/lc_2/in_1
 (31 5)  (905 373)  (905 373)  routing T_17_23.lc_trk_g3_2 <X> T_17_23.wire_logic_cluster/lc_2/in_3
 (32 5)  (906 373)  (906 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (909 373)  (909 373)  routing T_17_23.lc_trk_g0_6 <X> T_17_23.input_2_2
 (36 5)  (910 373)  (910 373)  LC_2 Logic Functioning bit
 (38 5)  (912 373)  (912 373)  LC_2 Logic Functioning bit
 (43 5)  (917 373)  (917 373)  LC_2 Logic Functioning bit
 (32 6)  (906 374)  (906 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 374)  (907 374)  routing T_17_23.lc_trk_g2_0 <X> T_17_23.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 374)  (910 374)  LC_3 Logic Functioning bit
 (37 6)  (911 374)  (911 374)  LC_3 Logic Functioning bit
 (38 6)  (912 374)  (912 374)  LC_3 Logic Functioning bit
 (39 6)  (913 374)  (913 374)  LC_3 Logic Functioning bit
 (45 6)  (919 374)  (919 374)  LC_3 Logic Functioning bit
 (46 6)  (920 374)  (920 374)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (22 7)  (896 375)  (896 375)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (897 375)  (897 375)  routing T_17_23.sp4_v_b_22 <X> T_17_23.lc_trk_g1_6
 (24 7)  (898 375)  (898 375)  routing T_17_23.sp4_v_b_22 <X> T_17_23.lc_trk_g1_6
 (36 7)  (910 375)  (910 375)  LC_3 Logic Functioning bit
 (37 7)  (911 375)  (911 375)  LC_3 Logic Functioning bit
 (38 7)  (912 375)  (912 375)  LC_3 Logic Functioning bit
 (39 7)  (913 375)  (913 375)  LC_3 Logic Functioning bit
 (11 8)  (885 376)  (885 376)  routing T_17_23.sp4_h_r_3 <X> T_17_23.sp4_v_b_8
 (14 8)  (888 376)  (888 376)  routing T_17_23.sp4_h_l_21 <X> T_17_23.lc_trk_g2_0
 (15 9)  (889 377)  (889 377)  routing T_17_23.sp4_h_l_21 <X> T_17_23.lc_trk_g2_0
 (16 9)  (890 377)  (890 377)  routing T_17_23.sp4_h_l_21 <X> T_17_23.lc_trk_g2_0
 (17 9)  (891 377)  (891 377)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (22 9)  (896 377)  (896 377)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (14 11)  (888 379)  (888 379)  routing T_17_23.tnl_op_4 <X> T_17_23.lc_trk_g2_4
 (15 11)  (889 379)  (889 379)  routing T_17_23.tnl_op_4 <X> T_17_23.lc_trk_g2_4
 (17 11)  (891 379)  (891 379)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (22 12)  (896 380)  (896 380)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (898 380)  (898 380)  routing T_17_23.tnr_op_3 <X> T_17_23.lc_trk_g3_3
 (25 12)  (899 380)  (899 380)  routing T_17_23.wire_logic_cluster/lc_2/out <X> T_17_23.lc_trk_g3_2
 (22 13)  (896 381)  (896 381)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (10 14)  (884 382)  (884 382)  routing T_17_23.sp4_v_b_5 <X> T_17_23.sp4_h_l_47


LogicTile_18_23

 (17 0)  (945 368)  (945 368)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (946 368)  (946 368)  routing T_18_23.wire_logic_cluster/lc_1/out <X> T_18_23.lc_trk_g0_1
 (21 0)  (949 368)  (949 368)  routing T_18_23.wire_logic_cluster/lc_3/out <X> T_18_23.lc_trk_g0_3
 (22 0)  (950 368)  (950 368)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (955 368)  (955 368)  routing T_18_23.lc_trk_g1_6 <X> T_18_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 368)  (957 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 368)  (958 368)  routing T_18_23.lc_trk_g1_6 <X> T_18_23.wire_logic_cluster/lc_0/in_1
 (32 0)  (960 368)  (960 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (962 368)  (962 368)  routing T_18_23.lc_trk_g1_2 <X> T_18_23.wire_logic_cluster/lc_0/in_3
 (40 0)  (968 368)  (968 368)  LC_0 Logic Functioning bit
 (42 0)  (970 368)  (970 368)  LC_0 Logic Functioning bit
 (47 0)  (975 368)  (975 368)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (14 1)  (942 369)  (942 369)  routing T_18_23.top_op_0 <X> T_18_23.lc_trk_g0_0
 (15 1)  (943 369)  (943 369)  routing T_18_23.top_op_0 <X> T_18_23.lc_trk_g0_0
 (17 1)  (945 369)  (945 369)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (26 1)  (954 369)  (954 369)  routing T_18_23.lc_trk_g2_2 <X> T_18_23.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 369)  (956 369)  routing T_18_23.lc_trk_g2_2 <X> T_18_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 369)  (957 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (958 369)  (958 369)  routing T_18_23.lc_trk_g1_6 <X> T_18_23.wire_logic_cluster/lc_0/in_1
 (31 1)  (959 369)  (959 369)  routing T_18_23.lc_trk_g1_2 <X> T_18_23.wire_logic_cluster/lc_0/in_3
 (48 1)  (976 369)  (976 369)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (928 370)  (928 370)  routing T_18_23.glb_netwk_6 <X> T_18_23.wire_logic_cluster/lc_7/clk
 (1 2)  (929 370)  (929 370)  routing T_18_23.glb_netwk_6 <X> T_18_23.wire_logic_cluster/lc_7/clk
 (2 2)  (930 370)  (930 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (12 2)  (940 370)  (940 370)  routing T_18_23.sp4_v_t_45 <X> T_18_23.sp4_h_l_39
 (15 2)  (943 370)  (943 370)  routing T_18_23.sp12_h_r_5 <X> T_18_23.lc_trk_g0_5
 (17 2)  (945 370)  (945 370)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_5 lc_trk_g0_5
 (18 2)  (946 370)  (946 370)  routing T_18_23.sp12_h_r_5 <X> T_18_23.lc_trk_g0_5
 (29 2)  (957 370)  (957 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (958 370)  (958 370)  routing T_18_23.lc_trk_g0_4 <X> T_18_23.wire_logic_cluster/lc_1/in_1
 (32 2)  (960 370)  (960 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (961 370)  (961 370)  routing T_18_23.lc_trk_g3_3 <X> T_18_23.wire_logic_cluster/lc_1/in_3
 (34 2)  (962 370)  (962 370)  routing T_18_23.lc_trk_g3_3 <X> T_18_23.wire_logic_cluster/lc_1/in_3
 (35 2)  (963 370)  (963 370)  routing T_18_23.lc_trk_g2_7 <X> T_18_23.input_2_1
 (40 2)  (968 370)  (968 370)  LC_1 Logic Functioning bit
 (47 2)  (975 370)  (975 370)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (11 3)  (939 371)  (939 371)  routing T_18_23.sp4_v_t_45 <X> T_18_23.sp4_h_l_39
 (13 3)  (941 371)  (941 371)  routing T_18_23.sp4_v_t_45 <X> T_18_23.sp4_h_l_39
 (17 3)  (945 371)  (945 371)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (18 3)  (946 371)  (946 371)  routing T_18_23.sp12_h_r_5 <X> T_18_23.lc_trk_g0_5
 (26 3)  (954 371)  (954 371)  routing T_18_23.lc_trk_g2_3 <X> T_18_23.wire_logic_cluster/lc_1/in_0
 (28 3)  (956 371)  (956 371)  routing T_18_23.lc_trk_g2_3 <X> T_18_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 371)  (957 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (959 371)  (959 371)  routing T_18_23.lc_trk_g3_3 <X> T_18_23.wire_logic_cluster/lc_1/in_3
 (32 3)  (960 371)  (960 371)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (961 371)  (961 371)  routing T_18_23.lc_trk_g2_7 <X> T_18_23.input_2_1
 (35 3)  (963 371)  (963 371)  routing T_18_23.lc_trk_g2_7 <X> T_18_23.input_2_1
 (37 3)  (965 371)  (965 371)  LC_1 Logic Functioning bit
 (39 3)  (967 371)  (967 371)  LC_1 Logic Functioning bit
 (40 3)  (968 371)  (968 371)  LC_1 Logic Functioning bit
 (42 3)  (970 371)  (970 371)  LC_1 Logic Functioning bit
 (47 3)  (975 371)  (975 371)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (51 3)  (979 371)  (979 371)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (15 4)  (943 372)  (943 372)  routing T_18_23.lft_op_1 <X> T_18_23.lc_trk_g1_1
 (17 4)  (945 372)  (945 372)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (946 372)  (946 372)  routing T_18_23.lft_op_1 <X> T_18_23.lc_trk_g1_1
 (22 4)  (950 372)  (950 372)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (951 372)  (951 372)  routing T_18_23.sp4_h_r_3 <X> T_18_23.lc_trk_g1_3
 (24 4)  (952 372)  (952 372)  routing T_18_23.sp4_h_r_3 <X> T_18_23.lc_trk_g1_3
 (25 4)  (953 372)  (953 372)  routing T_18_23.lft_op_2 <X> T_18_23.lc_trk_g1_2
 (27 4)  (955 372)  (955 372)  routing T_18_23.lc_trk_g1_2 <X> T_18_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 372)  (957 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (960 372)  (960 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 372)  (961 372)  routing T_18_23.lc_trk_g3_2 <X> T_18_23.wire_logic_cluster/lc_2/in_3
 (34 4)  (962 372)  (962 372)  routing T_18_23.lc_trk_g3_2 <X> T_18_23.wire_logic_cluster/lc_2/in_3
 (36 4)  (964 372)  (964 372)  LC_2 Logic Functioning bit
 (37 4)  (965 372)  (965 372)  LC_2 Logic Functioning bit
 (43 4)  (971 372)  (971 372)  LC_2 Logic Functioning bit
 (45 4)  (973 372)  (973 372)  LC_2 Logic Functioning bit
 (50 4)  (978 372)  (978 372)  Cascade bit: LH_LC02_inmux02_5

 (14 5)  (942 373)  (942 373)  routing T_18_23.sp4_h_r_0 <X> T_18_23.lc_trk_g1_0
 (15 5)  (943 373)  (943 373)  routing T_18_23.sp4_h_r_0 <X> T_18_23.lc_trk_g1_0
 (16 5)  (944 373)  (944 373)  routing T_18_23.sp4_h_r_0 <X> T_18_23.lc_trk_g1_0
 (17 5)  (945 373)  (945 373)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (21 5)  (949 373)  (949 373)  routing T_18_23.sp4_h_r_3 <X> T_18_23.lc_trk_g1_3
 (22 5)  (950 373)  (950 373)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (952 373)  (952 373)  routing T_18_23.lft_op_2 <X> T_18_23.lc_trk_g1_2
 (27 5)  (955 373)  (955 373)  routing T_18_23.lc_trk_g1_1 <X> T_18_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 373)  (957 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (958 373)  (958 373)  routing T_18_23.lc_trk_g1_2 <X> T_18_23.wire_logic_cluster/lc_2/in_1
 (31 5)  (959 373)  (959 373)  routing T_18_23.lc_trk_g3_2 <X> T_18_23.wire_logic_cluster/lc_2/in_3
 (36 5)  (964 373)  (964 373)  LC_2 Logic Functioning bit
 (37 5)  (965 373)  (965 373)  LC_2 Logic Functioning bit
 (0 6)  (928 374)  (928 374)  routing T_18_23.glb_netwk_2 <X> T_18_23.glb2local_0
 (1 6)  (929 374)  (929 374)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_2 glb2local_0
 (12 6)  (940 374)  (940 374)  routing T_18_23.sp4_v_t_40 <X> T_18_23.sp4_h_l_40
 (15 6)  (943 374)  (943 374)  routing T_18_23.sp4_h_r_5 <X> T_18_23.lc_trk_g1_5
 (16 6)  (944 374)  (944 374)  routing T_18_23.sp4_h_r_5 <X> T_18_23.lc_trk_g1_5
 (17 6)  (945 374)  (945 374)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (27 6)  (955 374)  (955 374)  routing T_18_23.lc_trk_g1_1 <X> T_18_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 374)  (957 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (960 374)  (960 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 374)  (961 374)  routing T_18_23.lc_trk_g2_2 <X> T_18_23.wire_logic_cluster/lc_3/in_3
 (36 6)  (964 374)  (964 374)  LC_3 Logic Functioning bit
 (43 6)  (971 374)  (971 374)  LC_3 Logic Functioning bit
 (45 6)  (973 374)  (973 374)  LC_3 Logic Functioning bit
 (11 7)  (939 375)  (939 375)  routing T_18_23.sp4_v_t_40 <X> T_18_23.sp4_h_l_40
 (18 7)  (946 375)  (946 375)  routing T_18_23.sp4_h_r_5 <X> T_18_23.lc_trk_g1_5
 (22 7)  (950 375)  (950 375)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (951 375)  (951 375)  routing T_18_23.sp4_h_r_6 <X> T_18_23.lc_trk_g1_6
 (24 7)  (952 375)  (952 375)  routing T_18_23.sp4_h_r_6 <X> T_18_23.lc_trk_g1_6
 (25 7)  (953 375)  (953 375)  routing T_18_23.sp4_h_r_6 <X> T_18_23.lc_trk_g1_6
 (26 7)  (954 375)  (954 375)  routing T_18_23.lc_trk_g0_3 <X> T_18_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 375)  (957 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (959 375)  (959 375)  routing T_18_23.lc_trk_g2_2 <X> T_18_23.wire_logic_cluster/lc_3/in_3
 (32 7)  (960 375)  (960 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (36 7)  (964 375)  (964 375)  LC_3 Logic Functioning bit
 (37 7)  (965 375)  (965 375)  LC_3 Logic Functioning bit
 (42 7)  (970 375)  (970 375)  LC_3 Logic Functioning bit
 (22 8)  (950 376)  (950 376)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (952 376)  (952 376)  routing T_18_23.tnl_op_3 <X> T_18_23.lc_trk_g2_3
 (25 8)  (953 376)  (953 376)  routing T_18_23.rgt_op_2 <X> T_18_23.lc_trk_g2_2
 (27 8)  (955 376)  (955 376)  routing T_18_23.lc_trk_g3_2 <X> T_18_23.wire_logic_cluster/lc_4/in_1
 (28 8)  (956 376)  (956 376)  routing T_18_23.lc_trk_g3_2 <X> T_18_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 376)  (957 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (960 376)  (960 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (40 8)  (968 376)  (968 376)  LC_4 Logic Functioning bit
 (42 8)  (970 376)  (970 376)  LC_4 Logic Functioning bit
 (5 9)  (933 377)  (933 377)  routing T_18_23.sp4_h_r_6 <X> T_18_23.sp4_v_b_6
 (10 9)  (938 377)  (938 377)  routing T_18_23.sp4_h_r_2 <X> T_18_23.sp4_v_b_7
 (15 9)  (943 377)  (943 377)  routing T_18_23.tnr_op_0 <X> T_18_23.lc_trk_g2_0
 (17 9)  (945 377)  (945 377)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (21 9)  (949 377)  (949 377)  routing T_18_23.tnl_op_3 <X> T_18_23.lc_trk_g2_3
 (22 9)  (950 377)  (950 377)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (952 377)  (952 377)  routing T_18_23.rgt_op_2 <X> T_18_23.lc_trk_g2_2
 (30 9)  (958 377)  (958 377)  routing T_18_23.lc_trk_g3_2 <X> T_18_23.wire_logic_cluster/lc_4/in_1
 (31 9)  (959 377)  (959 377)  routing T_18_23.lc_trk_g0_3 <X> T_18_23.wire_logic_cluster/lc_4/in_3
 (40 9)  (968 377)  (968 377)  LC_4 Logic Functioning bit
 (42 9)  (970 377)  (970 377)  LC_4 Logic Functioning bit
 (22 10)  (950 378)  (950 378)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (28 10)  (956 378)  (956 378)  routing T_18_23.lc_trk_g2_0 <X> T_18_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 378)  (957 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (960 378)  (960 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (962 378)  (962 378)  routing T_18_23.lc_trk_g1_3 <X> T_18_23.wire_logic_cluster/lc_5/in_3
 (42 10)  (970 378)  (970 378)  LC_5 Logic Functioning bit
 (50 10)  (978 378)  (978 378)  Cascade bit: LH_LC05_inmux02_5

 (27 11)  (955 379)  (955 379)  routing T_18_23.lc_trk_g1_0 <X> T_18_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 379)  (957 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (959 379)  (959 379)  routing T_18_23.lc_trk_g1_3 <X> T_18_23.wire_logic_cluster/lc_5/in_3
 (10 12)  (938 380)  (938 380)  routing T_18_23.sp4_v_t_40 <X> T_18_23.sp4_h_r_10
 (14 12)  (942 380)  (942 380)  routing T_18_23.wire_logic_cluster/lc_0/out <X> T_18_23.lc_trk_g3_0
 (21 12)  (949 380)  (949 380)  routing T_18_23.sp4_h_r_35 <X> T_18_23.lc_trk_g3_3
 (22 12)  (950 380)  (950 380)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (951 380)  (951 380)  routing T_18_23.sp4_h_r_35 <X> T_18_23.lc_trk_g3_3
 (24 12)  (952 380)  (952 380)  routing T_18_23.sp4_h_r_35 <X> T_18_23.lc_trk_g3_3
 (25 12)  (953 380)  (953 380)  routing T_18_23.wire_logic_cluster/lc_2/out <X> T_18_23.lc_trk_g3_2
 (31 12)  (959 380)  (959 380)  routing T_18_23.lc_trk_g0_5 <X> T_18_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 380)  (960 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (964 380)  (964 380)  LC_6 Logic Functioning bit
 (37 12)  (965 380)  (965 380)  LC_6 Logic Functioning bit
 (41 12)  (969 380)  (969 380)  LC_6 Logic Functioning bit
 (43 12)  (971 380)  (971 380)  LC_6 Logic Functioning bit
 (50 12)  (978 380)  (978 380)  Cascade bit: LH_LC06_inmux02_5

 (10 13)  (938 381)  (938 381)  routing T_18_23.sp4_h_r_5 <X> T_18_23.sp4_v_b_10
 (17 13)  (945 381)  (945 381)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (22 13)  (950 381)  (950 381)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (36 13)  (964 381)  (964 381)  LC_6 Logic Functioning bit
 (37 13)  (965 381)  (965 381)  LC_6 Logic Functioning bit
 (40 13)  (968 381)  (968 381)  LC_6 Logic Functioning bit
 (42 13)  (970 381)  (970 381)  LC_6 Logic Functioning bit
 (29 14)  (957 382)  (957 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (959 382)  (959 382)  routing T_18_23.lc_trk_g1_5 <X> T_18_23.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 382)  (960 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (962 382)  (962 382)  routing T_18_23.lc_trk_g1_5 <X> T_18_23.wire_logic_cluster/lc_7/in_3
 (41 14)  (969 382)  (969 382)  LC_7 Logic Functioning bit
 (43 14)  (971 382)  (971 382)  LC_7 Logic Functioning bit
 (47 14)  (975 382)  (975 382)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (48 14)  (976 382)  (976 382)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (50 14)  (978 382)  (978 382)  Cascade bit: LH_LC07_inmux02_5

 (52 14)  (980 382)  (980 382)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (53 14)  (981 382)  (981 382)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (27 15)  (955 383)  (955 383)  routing T_18_23.lc_trk_g3_0 <X> T_18_23.wire_logic_cluster/lc_7/in_0
 (28 15)  (956 383)  (956 383)  routing T_18_23.lc_trk_g3_0 <X> T_18_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 383)  (957 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (42 15)  (970 383)  (970 383)  LC_7 Logic Functioning bit
 (46 15)  (974 383)  (974 383)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (48 15)  (976 383)  (976 383)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_19_23

 (12 0)  (994 368)  (994 368)  routing T_19_23.sp4_v_b_2 <X> T_19_23.sp4_h_r_2
 (15 0)  (997 368)  (997 368)  routing T_19_23.lft_op_1 <X> T_19_23.lc_trk_g0_1
 (17 0)  (999 368)  (999 368)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (1000 368)  (1000 368)  routing T_19_23.lft_op_1 <X> T_19_23.lc_trk_g0_1
 (21 0)  (1003 368)  (1003 368)  routing T_19_23.lft_op_3 <X> T_19_23.lc_trk_g0_3
 (22 0)  (1004 368)  (1004 368)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (1006 368)  (1006 368)  routing T_19_23.lft_op_3 <X> T_19_23.lc_trk_g0_3
 (25 0)  (1007 368)  (1007 368)  routing T_19_23.wire_logic_cluster/lc_2/out <X> T_19_23.lc_trk_g0_2
 (29 0)  (1011 368)  (1011 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (1012 368)  (1012 368)  routing T_19_23.lc_trk_g0_5 <X> T_19_23.wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 368)  (1014 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (40 0)  (1022 368)  (1022 368)  LC_0 Logic Functioning bit
 (42 0)  (1024 368)  (1024 368)  LC_0 Logic Functioning bit
 (11 1)  (993 369)  (993 369)  routing T_19_23.sp4_v_b_2 <X> T_19_23.sp4_h_r_2
 (22 1)  (1004 369)  (1004 369)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (31 1)  (1013 369)  (1013 369)  routing T_19_23.lc_trk_g0_3 <X> T_19_23.wire_logic_cluster/lc_0/in_3
 (40 1)  (1022 369)  (1022 369)  LC_0 Logic Functioning bit
 (42 1)  (1024 369)  (1024 369)  LC_0 Logic Functioning bit
 (0 2)  (982 370)  (982 370)  routing T_19_23.glb_netwk_6 <X> T_19_23.wire_logic_cluster/lc_7/clk
 (1 2)  (983 370)  (983 370)  routing T_19_23.glb_netwk_6 <X> T_19_23.wire_logic_cluster/lc_7/clk
 (2 2)  (984 370)  (984 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (999 370)  (999 370)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (1000 370)  (1000 370)  routing T_19_23.bnr_op_5 <X> T_19_23.lc_trk_g0_5
 (26 2)  (1008 370)  (1008 370)  routing T_19_23.lc_trk_g3_6 <X> T_19_23.wire_logic_cluster/lc_1/in_0
 (29 2)  (1011 370)  (1011 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (1013 370)  (1013 370)  routing T_19_23.lc_trk_g2_4 <X> T_19_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (1014 370)  (1014 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (1015 370)  (1015 370)  routing T_19_23.lc_trk_g2_4 <X> T_19_23.wire_logic_cluster/lc_1/in_3
 (35 2)  (1017 370)  (1017 370)  routing T_19_23.lc_trk_g2_7 <X> T_19_23.input_2_1
 (37 2)  (1019 370)  (1019 370)  LC_1 Logic Functioning bit
 (39 2)  (1021 370)  (1021 370)  LC_1 Logic Functioning bit
 (40 2)  (1022 370)  (1022 370)  LC_1 Logic Functioning bit
 (42 2)  (1024 370)  (1024 370)  LC_1 Logic Functioning bit
 (18 3)  (1000 371)  (1000 371)  routing T_19_23.bnr_op_5 <X> T_19_23.lc_trk_g0_5
 (26 3)  (1008 371)  (1008 371)  routing T_19_23.lc_trk_g3_6 <X> T_19_23.wire_logic_cluster/lc_1/in_0
 (27 3)  (1009 371)  (1009 371)  routing T_19_23.lc_trk_g3_6 <X> T_19_23.wire_logic_cluster/lc_1/in_0
 (28 3)  (1010 371)  (1010 371)  routing T_19_23.lc_trk_g3_6 <X> T_19_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 371)  (1011 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (1012 371)  (1012 371)  routing T_19_23.lc_trk_g0_2 <X> T_19_23.wire_logic_cluster/lc_1/in_1
 (32 3)  (1014 371)  (1014 371)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (1015 371)  (1015 371)  routing T_19_23.lc_trk_g2_7 <X> T_19_23.input_2_1
 (35 3)  (1017 371)  (1017 371)  routing T_19_23.lc_trk_g2_7 <X> T_19_23.input_2_1
 (36 3)  (1018 371)  (1018 371)  LC_1 Logic Functioning bit
 (40 3)  (1022 371)  (1022 371)  LC_1 Logic Functioning bit
 (42 3)  (1024 371)  (1024 371)  LC_1 Logic Functioning bit
 (43 3)  (1025 371)  (1025 371)  LC_1 Logic Functioning bit
 (14 4)  (996 372)  (996 372)  routing T_19_23.sp4_h_l_5 <X> T_19_23.lc_trk_g1_0
 (17 4)  (999 372)  (999 372)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (26 4)  (1008 372)  (1008 372)  routing T_19_23.lc_trk_g2_4 <X> T_19_23.wire_logic_cluster/lc_2/in_0
 (27 4)  (1009 372)  (1009 372)  routing T_19_23.lc_trk_g1_6 <X> T_19_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 372)  (1011 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (1012 372)  (1012 372)  routing T_19_23.lc_trk_g1_6 <X> T_19_23.wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 372)  (1014 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 372)  (1018 372)  LC_2 Logic Functioning bit
 (38 4)  (1020 372)  (1020 372)  LC_2 Logic Functioning bit
 (41 4)  (1023 372)  (1023 372)  LC_2 Logic Functioning bit
 (45 4)  (1027 372)  (1027 372)  LC_2 Logic Functioning bit
 (50 4)  (1032 372)  (1032 372)  Cascade bit: LH_LC02_inmux02_5

 (14 5)  (996 373)  (996 373)  routing T_19_23.sp4_h_l_5 <X> T_19_23.lc_trk_g1_0
 (15 5)  (997 373)  (997 373)  routing T_19_23.sp4_h_l_5 <X> T_19_23.lc_trk_g1_0
 (16 5)  (998 373)  (998 373)  routing T_19_23.sp4_h_l_5 <X> T_19_23.lc_trk_g1_0
 (17 5)  (999 373)  (999 373)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (18 5)  (1000 373)  (1000 373)  routing T_19_23.sp4_r_v_b_25 <X> T_19_23.lc_trk_g1_1
 (28 5)  (1010 373)  (1010 373)  routing T_19_23.lc_trk_g2_4 <X> T_19_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 373)  (1011 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (1012 373)  (1012 373)  routing T_19_23.lc_trk_g1_6 <X> T_19_23.wire_logic_cluster/lc_2/in_1
 (31 5)  (1013 373)  (1013 373)  routing T_19_23.lc_trk_g0_3 <X> T_19_23.wire_logic_cluster/lc_2/in_3
 (41 5)  (1023 373)  (1023 373)  LC_2 Logic Functioning bit
 (17 6)  (999 374)  (999 374)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (1000 374)  (1000 374)  routing T_19_23.bnr_op_5 <X> T_19_23.lc_trk_g1_5
 (25 6)  (1007 374)  (1007 374)  routing T_19_23.bnr_op_6 <X> T_19_23.lc_trk_g1_6
 (27 6)  (1009 374)  (1009 374)  routing T_19_23.lc_trk_g3_3 <X> T_19_23.wire_logic_cluster/lc_3/in_1
 (28 6)  (1010 374)  (1010 374)  routing T_19_23.lc_trk_g3_3 <X> T_19_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 374)  (1011 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 374)  (1014 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 374)  (1016 374)  routing T_19_23.lc_trk_g1_1 <X> T_19_23.wire_logic_cluster/lc_3/in_3
 (47 6)  (1029 374)  (1029 374)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (18 7)  (1000 375)  (1000 375)  routing T_19_23.bnr_op_5 <X> T_19_23.lc_trk_g1_5
 (22 7)  (1004 375)  (1004 375)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (1007 375)  (1007 375)  routing T_19_23.bnr_op_6 <X> T_19_23.lc_trk_g1_6
 (28 7)  (1010 375)  (1010 375)  routing T_19_23.lc_trk_g2_1 <X> T_19_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 375)  (1011 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (1012 375)  (1012 375)  routing T_19_23.lc_trk_g3_3 <X> T_19_23.wire_logic_cluster/lc_3/in_1
 (37 7)  (1019 375)  (1019 375)  LC_3 Logic Functioning bit
 (39 7)  (1021 375)  (1021 375)  LC_3 Logic Functioning bit
 (17 8)  (999 376)  (999 376)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (25 8)  (1007 376)  (1007 376)  routing T_19_23.rgt_op_2 <X> T_19_23.lc_trk_g2_2
 (18 9)  (1000 377)  (1000 377)  routing T_19_23.sp4_r_v_b_33 <X> T_19_23.lc_trk_g2_1
 (22 9)  (1004 377)  (1004 377)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (1006 377)  (1006 377)  routing T_19_23.rgt_op_2 <X> T_19_23.lc_trk_g2_2
 (22 10)  (1004 378)  (1004 378)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (26 10)  (1008 378)  (1008 378)  routing T_19_23.lc_trk_g3_6 <X> T_19_23.wire_logic_cluster/lc_5/in_0
 (28 10)  (1010 378)  (1010 378)  routing T_19_23.lc_trk_g2_2 <X> T_19_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 378)  (1011 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (1013 378)  (1013 378)  routing T_19_23.lc_trk_g3_5 <X> T_19_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 378)  (1014 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (1015 378)  (1015 378)  routing T_19_23.lc_trk_g3_5 <X> T_19_23.wire_logic_cluster/lc_5/in_3
 (34 10)  (1016 378)  (1016 378)  routing T_19_23.lc_trk_g3_5 <X> T_19_23.wire_logic_cluster/lc_5/in_3
 (40 10)  (1022 378)  (1022 378)  LC_5 Logic Functioning bit
 (42 10)  (1024 378)  (1024 378)  LC_5 Logic Functioning bit
 (47 10)  (1029 378)  (1029 378)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (14 11)  (996 379)  (996 379)  routing T_19_23.tnl_op_4 <X> T_19_23.lc_trk_g2_4
 (15 11)  (997 379)  (997 379)  routing T_19_23.tnl_op_4 <X> T_19_23.lc_trk_g2_4
 (17 11)  (999 379)  (999 379)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (26 11)  (1008 379)  (1008 379)  routing T_19_23.lc_trk_g3_6 <X> T_19_23.wire_logic_cluster/lc_5/in_0
 (27 11)  (1009 379)  (1009 379)  routing T_19_23.lc_trk_g3_6 <X> T_19_23.wire_logic_cluster/lc_5/in_0
 (28 11)  (1010 379)  (1010 379)  routing T_19_23.lc_trk_g3_6 <X> T_19_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 379)  (1011 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (1012 379)  (1012 379)  routing T_19_23.lc_trk_g2_2 <X> T_19_23.wire_logic_cluster/lc_5/in_1
 (53 11)  (1035 379)  (1035 379)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (21 12)  (1003 380)  (1003 380)  routing T_19_23.sp4_v_t_14 <X> T_19_23.lc_trk_g3_3
 (22 12)  (1004 380)  (1004 380)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (1005 380)  (1005 380)  routing T_19_23.sp4_v_t_14 <X> T_19_23.lc_trk_g3_3
 (29 12)  (1011 380)  (1011 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (1013 380)  (1013 380)  routing T_19_23.lc_trk_g3_4 <X> T_19_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (1014 380)  (1014 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 380)  (1015 380)  routing T_19_23.lc_trk_g3_4 <X> T_19_23.wire_logic_cluster/lc_6/in_3
 (34 12)  (1016 380)  (1016 380)  routing T_19_23.lc_trk_g3_4 <X> T_19_23.wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 380)  (1018 380)  LC_6 Logic Functioning bit
 (38 12)  (1020 380)  (1020 380)  LC_6 Logic Functioning bit
 (36 13)  (1018 381)  (1018 381)  LC_6 Logic Functioning bit
 (38 13)  (1020 381)  (1020 381)  LC_6 Logic Functioning bit
 (14 14)  (996 382)  (996 382)  routing T_19_23.rgt_op_4 <X> T_19_23.lc_trk_g3_4
 (15 14)  (997 382)  (997 382)  routing T_19_23.rgt_op_5 <X> T_19_23.lc_trk_g3_5
 (17 14)  (999 382)  (999 382)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (1000 382)  (1000 382)  routing T_19_23.rgt_op_5 <X> T_19_23.lc_trk_g3_5
 (25 14)  (1007 382)  (1007 382)  routing T_19_23.rgt_op_6 <X> T_19_23.lc_trk_g3_6
 (28 14)  (1010 382)  (1010 382)  routing T_19_23.lc_trk_g2_4 <X> T_19_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 382)  (1011 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (1012 382)  (1012 382)  routing T_19_23.lc_trk_g2_4 <X> T_19_23.wire_logic_cluster/lc_7/in_1
 (31 14)  (1013 382)  (1013 382)  routing T_19_23.lc_trk_g1_5 <X> T_19_23.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 382)  (1014 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (1016 382)  (1016 382)  routing T_19_23.lc_trk_g1_5 <X> T_19_23.wire_logic_cluster/lc_7/in_3
 (36 14)  (1018 382)  (1018 382)  LC_7 Logic Functioning bit
 (37 14)  (1019 382)  (1019 382)  LC_7 Logic Functioning bit
 (38 14)  (1020 382)  (1020 382)  LC_7 Logic Functioning bit
 (41 14)  (1023 382)  (1023 382)  LC_7 Logic Functioning bit
 (42 14)  (1024 382)  (1024 382)  LC_7 Logic Functioning bit
 (43 14)  (1025 382)  (1025 382)  LC_7 Logic Functioning bit
 (15 15)  (997 383)  (997 383)  routing T_19_23.rgt_op_4 <X> T_19_23.lc_trk_g3_4
 (17 15)  (999 383)  (999 383)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (22 15)  (1004 383)  (1004 383)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (1006 383)  (1006 383)  routing T_19_23.rgt_op_6 <X> T_19_23.lc_trk_g3_6
 (26 15)  (1008 383)  (1008 383)  routing T_19_23.lc_trk_g0_3 <X> T_19_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 383)  (1011 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (32 15)  (1014 383)  (1014 383)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (1016 383)  (1016 383)  routing T_19_23.lc_trk_g1_0 <X> T_19_23.input_2_7
 (36 15)  (1018 383)  (1018 383)  LC_7 Logic Functioning bit
 (37 15)  (1019 383)  (1019 383)  LC_7 Logic Functioning bit
 (38 15)  (1020 383)  (1020 383)  LC_7 Logic Functioning bit
 (42 15)  (1024 383)  (1024 383)  LC_7 Logic Functioning bit
 (43 15)  (1025 383)  (1025 383)  LC_7 Logic Functioning bit
 (51 15)  (1033 383)  (1033 383)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_20_23

 (14 0)  (1050 368)  (1050 368)  routing T_20_23.wire_logic_cluster/lc_0/out <X> T_20_23.lc_trk_g0_0
 (17 0)  (1053 368)  (1053 368)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (25 0)  (1061 368)  (1061 368)  routing T_20_23.wire_logic_cluster/lc_2/out <X> T_20_23.lc_trk_g0_2
 (27 0)  (1063 368)  (1063 368)  routing T_20_23.lc_trk_g1_6 <X> T_20_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 368)  (1065 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (1066 368)  (1066 368)  routing T_20_23.lc_trk_g1_6 <X> T_20_23.wire_logic_cluster/lc_0/in_1
 (31 0)  (1067 368)  (1067 368)  routing T_20_23.lc_trk_g2_5 <X> T_20_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (1068 368)  (1068 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (1069 368)  (1069 368)  routing T_20_23.lc_trk_g2_5 <X> T_20_23.wire_logic_cluster/lc_0/in_3
 (35 0)  (1071 368)  (1071 368)  routing T_20_23.lc_trk_g3_7 <X> T_20_23.input_2_0
 (36 0)  (1072 368)  (1072 368)  LC_0 Logic Functioning bit
 (37 0)  (1073 368)  (1073 368)  LC_0 Logic Functioning bit
 (38 0)  (1074 368)  (1074 368)  LC_0 Logic Functioning bit
 (41 0)  (1077 368)  (1077 368)  LC_0 Logic Functioning bit
 (43 0)  (1079 368)  (1079 368)  LC_0 Logic Functioning bit
 (45 0)  (1081 368)  (1081 368)  LC_0 Logic Functioning bit
 (46 0)  (1082 368)  (1082 368)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (17 1)  (1053 369)  (1053 369)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (1058 369)  (1058 369)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (29 1)  (1065 369)  (1065 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (1066 369)  (1066 369)  routing T_20_23.lc_trk_g1_6 <X> T_20_23.wire_logic_cluster/lc_0/in_1
 (32 1)  (1068 369)  (1068 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (1069 369)  (1069 369)  routing T_20_23.lc_trk_g3_7 <X> T_20_23.input_2_0
 (34 1)  (1070 369)  (1070 369)  routing T_20_23.lc_trk_g3_7 <X> T_20_23.input_2_0
 (35 1)  (1071 369)  (1071 369)  routing T_20_23.lc_trk_g3_7 <X> T_20_23.input_2_0
 (36 1)  (1072 369)  (1072 369)  LC_0 Logic Functioning bit
 (37 1)  (1073 369)  (1073 369)  LC_0 Logic Functioning bit
 (53 1)  (1089 369)  (1089 369)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (1036 370)  (1036 370)  routing T_20_23.glb_netwk_6 <X> T_20_23.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 370)  (1037 370)  routing T_20_23.glb_netwk_6 <X> T_20_23.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 370)  (1038 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (1057 370)  (1057 370)  routing T_20_23.sp4_v_b_15 <X> T_20_23.lc_trk_g0_7
 (22 2)  (1058 370)  (1058 370)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (1059 370)  (1059 370)  routing T_20_23.sp4_v_b_15 <X> T_20_23.lc_trk_g0_7
 (25 2)  (1061 370)  (1061 370)  routing T_20_23.lft_op_6 <X> T_20_23.lc_trk_g0_6
 (21 3)  (1057 371)  (1057 371)  routing T_20_23.sp4_v_b_15 <X> T_20_23.lc_trk_g0_7
 (22 3)  (1058 371)  (1058 371)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (1060 371)  (1060 371)  routing T_20_23.lft_op_6 <X> T_20_23.lc_trk_g0_6
 (5 4)  (1041 372)  (1041 372)  routing T_20_23.sp4_h_l_37 <X> T_20_23.sp4_h_r_3
 (14 4)  (1050 372)  (1050 372)  routing T_20_23.wire_logic_cluster/lc_0/out <X> T_20_23.lc_trk_g1_0
 (17 4)  (1053 372)  (1053 372)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (1054 372)  (1054 372)  routing T_20_23.bnr_op_1 <X> T_20_23.lc_trk_g1_1
 (22 4)  (1058 372)  (1058 372)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (1060 372)  (1060 372)  routing T_20_23.top_op_3 <X> T_20_23.lc_trk_g1_3
 (25 4)  (1061 372)  (1061 372)  routing T_20_23.bnr_op_2 <X> T_20_23.lc_trk_g1_2
 (26 4)  (1062 372)  (1062 372)  routing T_20_23.lc_trk_g2_6 <X> T_20_23.wire_logic_cluster/lc_2/in_0
 (27 4)  (1063 372)  (1063 372)  routing T_20_23.lc_trk_g1_6 <X> T_20_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 372)  (1065 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (1066 372)  (1066 372)  routing T_20_23.lc_trk_g1_6 <X> T_20_23.wire_logic_cluster/lc_2/in_1
 (31 4)  (1067 372)  (1067 372)  routing T_20_23.lc_trk_g2_7 <X> T_20_23.wire_logic_cluster/lc_2/in_3
 (32 4)  (1068 372)  (1068 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 372)  (1069 372)  routing T_20_23.lc_trk_g2_7 <X> T_20_23.wire_logic_cluster/lc_2/in_3
 (36 4)  (1072 372)  (1072 372)  LC_2 Logic Functioning bit
 (38 4)  (1074 372)  (1074 372)  LC_2 Logic Functioning bit
 (43 4)  (1079 372)  (1079 372)  LC_2 Logic Functioning bit
 (45 4)  (1081 372)  (1081 372)  LC_2 Logic Functioning bit
 (4 5)  (1040 373)  (1040 373)  routing T_20_23.sp4_h_l_37 <X> T_20_23.sp4_h_r_3
 (8 5)  (1044 373)  (1044 373)  routing T_20_23.sp4_h_l_47 <X> T_20_23.sp4_v_b_4
 (9 5)  (1045 373)  (1045 373)  routing T_20_23.sp4_h_l_47 <X> T_20_23.sp4_v_b_4
 (10 5)  (1046 373)  (1046 373)  routing T_20_23.sp4_h_l_47 <X> T_20_23.sp4_v_b_4
 (17 5)  (1053 373)  (1053 373)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (1054 373)  (1054 373)  routing T_20_23.bnr_op_1 <X> T_20_23.lc_trk_g1_1
 (21 5)  (1057 373)  (1057 373)  routing T_20_23.top_op_3 <X> T_20_23.lc_trk_g1_3
 (22 5)  (1058 373)  (1058 373)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (1061 373)  (1061 373)  routing T_20_23.bnr_op_2 <X> T_20_23.lc_trk_g1_2
 (26 5)  (1062 373)  (1062 373)  routing T_20_23.lc_trk_g2_6 <X> T_20_23.wire_logic_cluster/lc_2/in_0
 (28 5)  (1064 373)  (1064 373)  routing T_20_23.lc_trk_g2_6 <X> T_20_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 373)  (1065 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (1066 373)  (1066 373)  routing T_20_23.lc_trk_g1_6 <X> T_20_23.wire_logic_cluster/lc_2/in_1
 (31 5)  (1067 373)  (1067 373)  routing T_20_23.lc_trk_g2_7 <X> T_20_23.wire_logic_cluster/lc_2/in_3
 (32 5)  (1068 373)  (1068 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (1071 373)  (1071 373)  routing T_20_23.lc_trk_g0_2 <X> T_20_23.input_2_2
 (36 5)  (1072 373)  (1072 373)  LC_2 Logic Functioning bit
 (37 5)  (1073 373)  (1073 373)  LC_2 Logic Functioning bit
 (39 5)  (1075 373)  (1075 373)  LC_2 Logic Functioning bit
 (43 5)  (1079 373)  (1079 373)  LC_2 Logic Functioning bit
 (51 5)  (1087 373)  (1087 373)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (17 6)  (1053 374)  (1053 374)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1054 374)  (1054 374)  routing T_20_23.wire_logic_cluster/lc_5/out <X> T_20_23.lc_trk_g1_5
 (22 6)  (1058 374)  (1058 374)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (1060 374)  (1060 374)  routing T_20_23.bot_op_7 <X> T_20_23.lc_trk_g1_7
 (28 6)  (1064 374)  (1064 374)  routing T_20_23.lc_trk_g2_0 <X> T_20_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 374)  (1065 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (1068 374)  (1068 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (1069 374)  (1069 374)  routing T_20_23.lc_trk_g3_3 <X> T_20_23.wire_logic_cluster/lc_3/in_3
 (34 6)  (1070 374)  (1070 374)  routing T_20_23.lc_trk_g3_3 <X> T_20_23.wire_logic_cluster/lc_3/in_3
 (40 6)  (1076 374)  (1076 374)  LC_3 Logic Functioning bit
 (42 6)  (1078 374)  (1078 374)  LC_3 Logic Functioning bit
 (8 7)  (1044 375)  (1044 375)  routing T_20_23.sp4_h_r_4 <X> T_20_23.sp4_v_t_41
 (9 7)  (1045 375)  (1045 375)  routing T_20_23.sp4_h_r_4 <X> T_20_23.sp4_v_t_41
 (22 7)  (1058 375)  (1058 375)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_14 lc_trk_g1_6
 (23 7)  (1059 375)  (1059 375)  routing T_20_23.sp12_h_r_14 <X> T_20_23.lc_trk_g1_6
 (27 7)  (1063 375)  (1063 375)  routing T_20_23.lc_trk_g1_0 <X> T_20_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 375)  (1065 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (1067 375)  (1067 375)  routing T_20_23.lc_trk_g3_3 <X> T_20_23.wire_logic_cluster/lc_3/in_3
 (51 7)  (1087 375)  (1087 375)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (26 8)  (1062 376)  (1062 376)  routing T_20_23.lc_trk_g0_6 <X> T_20_23.wire_logic_cluster/lc_4/in_0
 (29 8)  (1065 376)  (1065 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (1068 376)  (1068 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (1070 376)  (1070 376)  routing T_20_23.lc_trk_g1_2 <X> T_20_23.wire_logic_cluster/lc_4/in_3
 (35 8)  (1071 376)  (1071 376)  routing T_20_23.lc_trk_g3_5 <X> T_20_23.input_2_4
 (36 8)  (1072 376)  (1072 376)  LC_4 Logic Functioning bit
 (38 8)  (1074 376)  (1074 376)  LC_4 Logic Functioning bit
 (41 8)  (1077 376)  (1077 376)  LC_4 Logic Functioning bit
 (43 8)  (1079 376)  (1079 376)  LC_4 Logic Functioning bit
 (45 8)  (1081 376)  (1081 376)  LC_4 Logic Functioning bit
 (46 8)  (1082 376)  (1082 376)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (8 9)  (1044 377)  (1044 377)  routing T_20_23.sp4_h_l_42 <X> T_20_23.sp4_v_b_7
 (9 9)  (1045 377)  (1045 377)  routing T_20_23.sp4_h_l_42 <X> T_20_23.sp4_v_b_7
 (14 9)  (1050 377)  (1050 377)  routing T_20_23.tnl_op_0 <X> T_20_23.lc_trk_g2_0
 (15 9)  (1051 377)  (1051 377)  routing T_20_23.tnl_op_0 <X> T_20_23.lc_trk_g2_0
 (17 9)  (1053 377)  (1053 377)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (26 9)  (1062 377)  (1062 377)  routing T_20_23.lc_trk_g0_6 <X> T_20_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 377)  (1065 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (1067 377)  (1067 377)  routing T_20_23.lc_trk_g1_2 <X> T_20_23.wire_logic_cluster/lc_4/in_3
 (32 9)  (1068 377)  (1068 377)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (1069 377)  (1069 377)  routing T_20_23.lc_trk_g3_5 <X> T_20_23.input_2_4
 (34 9)  (1070 377)  (1070 377)  routing T_20_23.lc_trk_g3_5 <X> T_20_23.input_2_4
 (36 9)  (1072 377)  (1072 377)  LC_4 Logic Functioning bit
 (37 9)  (1073 377)  (1073 377)  LC_4 Logic Functioning bit
 (39 9)  (1075 377)  (1075 377)  LC_4 Logic Functioning bit
 (40 9)  (1076 377)  (1076 377)  LC_4 Logic Functioning bit
 (42 9)  (1078 377)  (1078 377)  LC_4 Logic Functioning bit
 (46 9)  (1082 377)  (1082 377)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (4 10)  (1040 378)  (1040 378)  routing T_20_23.sp4_h_r_0 <X> T_20_23.sp4_v_t_43
 (6 10)  (1042 378)  (1042 378)  routing T_20_23.sp4_h_r_0 <X> T_20_23.sp4_v_t_43
 (14 10)  (1050 378)  (1050 378)  routing T_20_23.sp4_v_t_17 <X> T_20_23.lc_trk_g2_4
 (15 10)  (1051 378)  (1051 378)  routing T_20_23.rgt_op_5 <X> T_20_23.lc_trk_g2_5
 (17 10)  (1053 378)  (1053 378)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (1054 378)  (1054 378)  routing T_20_23.rgt_op_5 <X> T_20_23.lc_trk_g2_5
 (21 10)  (1057 378)  (1057 378)  routing T_20_23.sp4_v_t_18 <X> T_20_23.lc_trk_g2_7
 (22 10)  (1058 378)  (1058 378)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (1059 378)  (1059 378)  routing T_20_23.sp4_v_t_18 <X> T_20_23.lc_trk_g2_7
 (25 10)  (1061 378)  (1061 378)  routing T_20_23.rgt_op_6 <X> T_20_23.lc_trk_g2_6
 (26 10)  (1062 378)  (1062 378)  routing T_20_23.lc_trk_g1_6 <X> T_20_23.wire_logic_cluster/lc_5/in_0
 (28 10)  (1064 378)  (1064 378)  routing T_20_23.lc_trk_g2_6 <X> T_20_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 378)  (1065 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (1066 378)  (1066 378)  routing T_20_23.lc_trk_g2_6 <X> T_20_23.wire_logic_cluster/lc_5/in_1
 (31 10)  (1067 378)  (1067 378)  routing T_20_23.lc_trk_g1_5 <X> T_20_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (1068 378)  (1068 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (1070 378)  (1070 378)  routing T_20_23.lc_trk_g1_5 <X> T_20_23.wire_logic_cluster/lc_5/in_3
 (35 10)  (1071 378)  (1071 378)  routing T_20_23.lc_trk_g2_7 <X> T_20_23.input_2_5
 (36 10)  (1072 378)  (1072 378)  LC_5 Logic Functioning bit
 (38 10)  (1074 378)  (1074 378)  LC_5 Logic Functioning bit
 (41 10)  (1077 378)  (1077 378)  LC_5 Logic Functioning bit
 (45 10)  (1081 378)  (1081 378)  LC_5 Logic Functioning bit
 (46 10)  (1082 378)  (1082 378)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (48 10)  (1084 378)  (1084 378)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (5 11)  (1041 379)  (1041 379)  routing T_20_23.sp4_h_r_0 <X> T_20_23.sp4_v_t_43
 (16 11)  (1052 379)  (1052 379)  routing T_20_23.sp4_v_t_17 <X> T_20_23.lc_trk_g2_4
 (17 11)  (1053 379)  (1053 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (22 11)  (1058 379)  (1058 379)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (1060 379)  (1060 379)  routing T_20_23.rgt_op_6 <X> T_20_23.lc_trk_g2_6
 (26 11)  (1062 379)  (1062 379)  routing T_20_23.lc_trk_g1_6 <X> T_20_23.wire_logic_cluster/lc_5/in_0
 (27 11)  (1063 379)  (1063 379)  routing T_20_23.lc_trk_g1_6 <X> T_20_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 379)  (1065 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (1066 379)  (1066 379)  routing T_20_23.lc_trk_g2_6 <X> T_20_23.wire_logic_cluster/lc_5/in_1
 (32 11)  (1068 379)  (1068 379)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (1069 379)  (1069 379)  routing T_20_23.lc_trk_g2_7 <X> T_20_23.input_2_5
 (35 11)  (1071 379)  (1071 379)  routing T_20_23.lc_trk_g2_7 <X> T_20_23.input_2_5
 (37 11)  (1073 379)  (1073 379)  LC_5 Logic Functioning bit
 (38 11)  (1074 379)  (1074 379)  LC_5 Logic Functioning bit
 (39 11)  (1075 379)  (1075 379)  LC_5 Logic Functioning bit
 (41 11)  (1077 379)  (1077 379)  LC_5 Logic Functioning bit
 (21 12)  (1057 380)  (1057 380)  routing T_20_23.rgt_op_3 <X> T_20_23.lc_trk_g3_3
 (22 12)  (1058 380)  (1058 380)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (1060 380)  (1060 380)  routing T_20_23.rgt_op_3 <X> T_20_23.lc_trk_g3_3
 (27 12)  (1063 380)  (1063 380)  routing T_20_23.lc_trk_g1_2 <X> T_20_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 380)  (1065 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (1067 380)  (1067 380)  routing T_20_23.lc_trk_g1_6 <X> T_20_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (1068 380)  (1068 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (1070 380)  (1070 380)  routing T_20_23.lc_trk_g1_6 <X> T_20_23.wire_logic_cluster/lc_6/in_3
 (35 12)  (1071 380)  (1071 380)  routing T_20_23.lc_trk_g2_4 <X> T_20_23.input_2_6
 (36 12)  (1072 380)  (1072 380)  LC_6 Logic Functioning bit
 (37 12)  (1073 380)  (1073 380)  LC_6 Logic Functioning bit
 (38 12)  (1074 380)  (1074 380)  LC_6 Logic Functioning bit
 (41 12)  (1077 380)  (1077 380)  LC_6 Logic Functioning bit
 (43 12)  (1079 380)  (1079 380)  LC_6 Logic Functioning bit
 (45 12)  (1081 380)  (1081 380)  LC_6 Logic Functioning bit
 (26 13)  (1062 381)  (1062 381)  routing T_20_23.lc_trk_g1_3 <X> T_20_23.wire_logic_cluster/lc_6/in_0
 (27 13)  (1063 381)  (1063 381)  routing T_20_23.lc_trk_g1_3 <X> T_20_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 381)  (1065 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (1066 381)  (1066 381)  routing T_20_23.lc_trk_g1_2 <X> T_20_23.wire_logic_cluster/lc_6/in_1
 (31 13)  (1067 381)  (1067 381)  routing T_20_23.lc_trk_g1_6 <X> T_20_23.wire_logic_cluster/lc_6/in_3
 (32 13)  (1068 381)  (1068 381)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (1069 381)  (1069 381)  routing T_20_23.lc_trk_g2_4 <X> T_20_23.input_2_6
 (36 13)  (1072 381)  (1072 381)  LC_6 Logic Functioning bit
 (37 13)  (1073 381)  (1073 381)  LC_6 Logic Functioning bit
 (51 13)  (1087 381)  (1087 381)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (15 14)  (1051 382)  (1051 382)  routing T_20_23.sp4_h_l_24 <X> T_20_23.lc_trk_g3_5
 (16 14)  (1052 382)  (1052 382)  routing T_20_23.sp4_h_l_24 <X> T_20_23.lc_trk_g3_5
 (17 14)  (1053 382)  (1053 382)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (1054 382)  (1054 382)  routing T_20_23.sp4_h_l_24 <X> T_20_23.lc_trk_g3_5
 (22 14)  (1058 382)  (1058 382)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (26 14)  (1062 382)  (1062 382)  routing T_20_23.lc_trk_g0_7 <X> T_20_23.wire_logic_cluster/lc_7/in_0
 (27 14)  (1063 382)  (1063 382)  routing T_20_23.lc_trk_g1_7 <X> T_20_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (1065 382)  (1065 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1066 382)  (1066 382)  routing T_20_23.lc_trk_g1_7 <X> T_20_23.wire_logic_cluster/lc_7/in_1
 (32 14)  (1068 382)  (1068 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (1070 382)  (1070 382)  routing T_20_23.lc_trk_g1_1 <X> T_20_23.wire_logic_cluster/lc_7/in_3
 (35 14)  (1071 382)  (1071 382)  routing T_20_23.lc_trk_g3_6 <X> T_20_23.input_2_7
 (41 14)  (1077 382)  (1077 382)  LC_7 Logic Functioning bit
 (43 14)  (1079 382)  (1079 382)  LC_7 Logic Functioning bit
 (45 14)  (1081 382)  (1081 382)  LC_7 Logic Functioning bit
 (46 14)  (1082 382)  (1082 382)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (21 15)  (1057 383)  (1057 383)  routing T_20_23.sp4_r_v_b_47 <X> T_20_23.lc_trk_g3_7
 (22 15)  (1058 383)  (1058 383)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (1059 383)  (1059 383)  routing T_20_23.sp4_h_r_30 <X> T_20_23.lc_trk_g3_6
 (24 15)  (1060 383)  (1060 383)  routing T_20_23.sp4_h_r_30 <X> T_20_23.lc_trk_g3_6
 (25 15)  (1061 383)  (1061 383)  routing T_20_23.sp4_h_r_30 <X> T_20_23.lc_trk_g3_6
 (26 15)  (1062 383)  (1062 383)  routing T_20_23.lc_trk_g0_7 <X> T_20_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 383)  (1065 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (1066 383)  (1066 383)  routing T_20_23.lc_trk_g1_7 <X> T_20_23.wire_logic_cluster/lc_7/in_1
 (32 15)  (1068 383)  (1068 383)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (1069 383)  (1069 383)  routing T_20_23.lc_trk_g3_6 <X> T_20_23.input_2_7
 (34 15)  (1070 383)  (1070 383)  routing T_20_23.lc_trk_g3_6 <X> T_20_23.input_2_7
 (35 15)  (1071 383)  (1071 383)  routing T_20_23.lc_trk_g3_6 <X> T_20_23.input_2_7
 (36 15)  (1072 383)  (1072 383)  LC_7 Logic Functioning bit
 (41 15)  (1077 383)  (1077 383)  LC_7 Logic Functioning bit
 (43 15)  (1079 383)  (1079 383)  LC_7 Logic Functioning bit


LogicTile_21_23

 (8 0)  (1098 368)  (1098 368)  routing T_21_23.sp4_v_b_7 <X> T_21_23.sp4_h_r_1
 (9 0)  (1099 368)  (1099 368)  routing T_21_23.sp4_v_b_7 <X> T_21_23.sp4_h_r_1
 (10 0)  (1100 368)  (1100 368)  routing T_21_23.sp4_v_b_7 <X> T_21_23.sp4_h_r_1
 (16 0)  (1106 368)  (1106 368)  routing T_21_23.sp12_h_l_14 <X> T_21_23.lc_trk_g0_1
 (17 0)  (1107 368)  (1107 368)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_l_14 lc_trk_g0_1
 (22 0)  (1112 368)  (1112 368)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (29 0)  (1119 368)  (1119 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (1121 368)  (1121 368)  routing T_21_23.lc_trk_g1_4 <X> T_21_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (1122 368)  (1122 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (1124 368)  (1124 368)  routing T_21_23.lc_trk_g1_4 <X> T_21_23.wire_logic_cluster/lc_0/in_3
 (35 0)  (1125 368)  (1125 368)  routing T_21_23.lc_trk_g2_6 <X> T_21_23.input_2_0
 (36 0)  (1126 368)  (1126 368)  LC_0 Logic Functioning bit
 (37 0)  (1127 368)  (1127 368)  LC_0 Logic Functioning bit
 (38 0)  (1128 368)  (1128 368)  LC_0 Logic Functioning bit
 (39 0)  (1129 368)  (1129 368)  LC_0 Logic Functioning bit
 (43 0)  (1133 368)  (1133 368)  LC_0 Logic Functioning bit
 (45 0)  (1135 368)  (1135 368)  LC_0 Logic Functioning bit
 (46 0)  (1136 368)  (1136 368)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (14 1)  (1104 369)  (1104 369)  routing T_21_23.sp4_h_r_0 <X> T_21_23.lc_trk_g0_0
 (15 1)  (1105 369)  (1105 369)  routing T_21_23.sp4_h_r_0 <X> T_21_23.lc_trk_g0_0
 (16 1)  (1106 369)  (1106 369)  routing T_21_23.sp4_h_r_0 <X> T_21_23.lc_trk_g0_0
 (17 1)  (1107 369)  (1107 369)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (18 1)  (1108 369)  (1108 369)  routing T_21_23.sp12_h_l_14 <X> T_21_23.lc_trk_g0_1
 (22 1)  (1112 369)  (1112 369)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (1114 369)  (1114 369)  routing T_21_23.bot_op_2 <X> T_21_23.lc_trk_g0_2
 (26 1)  (1116 369)  (1116 369)  routing T_21_23.lc_trk_g0_2 <X> T_21_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (1119 369)  (1119 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (1120 369)  (1120 369)  routing T_21_23.lc_trk_g0_3 <X> T_21_23.wire_logic_cluster/lc_0/in_1
 (32 1)  (1122 369)  (1122 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (1123 369)  (1123 369)  routing T_21_23.lc_trk_g2_6 <X> T_21_23.input_2_0
 (35 1)  (1125 369)  (1125 369)  routing T_21_23.lc_trk_g2_6 <X> T_21_23.input_2_0
 (36 1)  (1126 369)  (1126 369)  LC_0 Logic Functioning bit
 (37 1)  (1127 369)  (1127 369)  LC_0 Logic Functioning bit
 (38 1)  (1128 369)  (1128 369)  LC_0 Logic Functioning bit
 (39 1)  (1129 369)  (1129 369)  LC_0 Logic Functioning bit
 (0 2)  (1090 370)  (1090 370)  routing T_21_23.glb_netwk_6 <X> T_21_23.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 370)  (1091 370)  routing T_21_23.glb_netwk_6 <X> T_21_23.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 370)  (1092 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (1094 370)  (1094 370)  routing T_21_23.sp4_h_r_0 <X> T_21_23.sp4_v_t_37
 (5 2)  (1095 370)  (1095 370)  routing T_21_23.sp4_v_t_43 <X> T_21_23.sp4_h_l_37
 (22 2)  (1112 370)  (1112 370)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_r_23 lc_trk_g0_7
 (23 2)  (1113 370)  (1113 370)  routing T_21_23.sp12_h_r_23 <X> T_21_23.lc_trk_g0_7
 (27 2)  (1117 370)  (1117 370)  routing T_21_23.lc_trk_g3_5 <X> T_21_23.wire_logic_cluster/lc_1/in_1
 (28 2)  (1118 370)  (1118 370)  routing T_21_23.lc_trk_g3_5 <X> T_21_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (1119 370)  (1119 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (1120 370)  (1120 370)  routing T_21_23.lc_trk_g3_5 <X> T_21_23.wire_logic_cluster/lc_1/in_1
 (32 2)  (1122 370)  (1122 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (1123 370)  (1123 370)  routing T_21_23.lc_trk_g2_0 <X> T_21_23.wire_logic_cluster/lc_1/in_3
 (40 2)  (1130 370)  (1130 370)  LC_1 Logic Functioning bit
 (42 2)  (1132 370)  (1132 370)  LC_1 Logic Functioning bit
 (47 2)  (1137 370)  (1137 370)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (4 3)  (1094 371)  (1094 371)  routing T_21_23.sp4_v_t_43 <X> T_21_23.sp4_h_l_37
 (5 3)  (1095 371)  (1095 371)  routing T_21_23.sp4_h_r_0 <X> T_21_23.sp4_v_t_37
 (6 3)  (1096 371)  (1096 371)  routing T_21_23.sp4_v_t_43 <X> T_21_23.sp4_h_l_37
 (10 3)  (1100 371)  (1100 371)  routing T_21_23.sp4_h_l_45 <X> T_21_23.sp4_v_t_36
 (21 3)  (1111 371)  (1111 371)  routing T_21_23.sp12_h_r_23 <X> T_21_23.lc_trk_g0_7
 (22 3)  (1112 371)  (1112 371)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (1114 371)  (1114 371)  routing T_21_23.top_op_6 <X> T_21_23.lc_trk_g0_6
 (25 3)  (1115 371)  (1115 371)  routing T_21_23.top_op_6 <X> T_21_23.lc_trk_g0_6
 (40 3)  (1130 371)  (1130 371)  LC_1 Logic Functioning bit
 (42 3)  (1132 371)  (1132 371)  LC_1 Logic Functioning bit
 (16 4)  (1106 372)  (1106 372)  routing T_21_23.sp12_h_r_9 <X> T_21_23.lc_trk_g1_1
 (17 4)  (1107 372)  (1107 372)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_9 lc_trk_g1_1
 (21 4)  (1111 372)  (1111 372)  routing T_21_23.wire_logic_cluster/lc_3/out <X> T_21_23.lc_trk_g1_3
 (22 4)  (1112 372)  (1112 372)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (31 4)  (1121 372)  (1121 372)  routing T_21_23.lc_trk_g2_7 <X> T_21_23.wire_logic_cluster/lc_2/in_3
 (32 4)  (1122 372)  (1122 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (1123 372)  (1123 372)  routing T_21_23.lc_trk_g2_7 <X> T_21_23.wire_logic_cluster/lc_2/in_3
 (38 4)  (1128 372)  (1128 372)  LC_2 Logic Functioning bit
 (39 4)  (1129 372)  (1129 372)  LC_2 Logic Functioning bit
 (46 4)  (1136 372)  (1136 372)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (1140 372)  (1140 372)  Cascade bit: LH_LC02_inmux02_5

 (31 5)  (1121 373)  (1121 373)  routing T_21_23.lc_trk_g2_7 <X> T_21_23.wire_logic_cluster/lc_2/in_3
 (38 5)  (1128 373)  (1128 373)  LC_2 Logic Functioning bit
 (39 5)  (1129 373)  (1129 373)  LC_2 Logic Functioning bit
 (53 5)  (1143 373)  (1143 373)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (14 6)  (1104 374)  (1104 374)  routing T_21_23.wire_logic_cluster/lc_4/out <X> T_21_23.lc_trk_g1_4
 (15 6)  (1105 374)  (1105 374)  routing T_21_23.bot_op_5 <X> T_21_23.lc_trk_g1_5
 (17 6)  (1107 374)  (1107 374)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (29 6)  (1119 374)  (1119 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (1122 374)  (1122 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (1124 374)  (1124 374)  routing T_21_23.lc_trk_g1_3 <X> T_21_23.wire_logic_cluster/lc_3/in_3
 (35 6)  (1125 374)  (1125 374)  routing T_21_23.lc_trk_g2_5 <X> T_21_23.input_2_3
 (36 6)  (1126 374)  (1126 374)  LC_3 Logic Functioning bit
 (38 6)  (1128 374)  (1128 374)  LC_3 Logic Functioning bit
 (43 6)  (1133 374)  (1133 374)  LC_3 Logic Functioning bit
 (45 6)  (1135 374)  (1135 374)  LC_3 Logic Functioning bit
 (46 6)  (1136 374)  (1136 374)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (17 7)  (1107 375)  (1107 375)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (29 7)  (1119 375)  (1119 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (1120 375)  (1120 375)  routing T_21_23.lc_trk_g0_2 <X> T_21_23.wire_logic_cluster/lc_3/in_1
 (31 7)  (1121 375)  (1121 375)  routing T_21_23.lc_trk_g1_3 <X> T_21_23.wire_logic_cluster/lc_3/in_3
 (32 7)  (1122 375)  (1122 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (1123 375)  (1123 375)  routing T_21_23.lc_trk_g2_5 <X> T_21_23.input_2_3
 (36 7)  (1126 375)  (1126 375)  LC_3 Logic Functioning bit
 (37 7)  (1127 375)  (1127 375)  LC_3 Logic Functioning bit
 (39 7)  (1129 375)  (1129 375)  LC_3 Logic Functioning bit
 (43 7)  (1133 375)  (1133 375)  LC_3 Logic Functioning bit
 (47 7)  (1137 375)  (1137 375)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (14 8)  (1104 376)  (1104 376)  routing T_21_23.wire_logic_cluster/lc_0/out <X> T_21_23.lc_trk_g2_0
 (29 8)  (1119 376)  (1119 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (36 8)  (1126 376)  (1126 376)  LC_4 Logic Functioning bit
 (38 8)  (1128 376)  (1128 376)  LC_4 Logic Functioning bit
 (41 8)  (1131 376)  (1131 376)  LC_4 Logic Functioning bit
 (43 8)  (1133 376)  (1133 376)  LC_4 Logic Functioning bit
 (17 9)  (1107 377)  (1107 377)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (28 9)  (1118 377)  (1118 377)  routing T_21_23.lc_trk_g2_0 <X> T_21_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (1119 377)  (1119 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (8 10)  (1098 378)  (1098 378)  routing T_21_23.sp4_h_r_7 <X> T_21_23.sp4_h_l_42
 (15 10)  (1105 378)  (1105 378)  routing T_21_23.sp4_v_t_32 <X> T_21_23.lc_trk_g2_5
 (16 10)  (1106 378)  (1106 378)  routing T_21_23.sp4_v_t_32 <X> T_21_23.lc_trk_g2_5
 (17 10)  (1107 378)  (1107 378)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (21 10)  (1111 378)  (1111 378)  routing T_21_23.sp4_h_l_34 <X> T_21_23.lc_trk_g2_7
 (22 10)  (1112 378)  (1112 378)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (1113 378)  (1113 378)  routing T_21_23.sp4_h_l_34 <X> T_21_23.lc_trk_g2_7
 (24 10)  (1114 378)  (1114 378)  routing T_21_23.sp4_h_l_34 <X> T_21_23.lc_trk_g2_7
 (27 10)  (1117 378)  (1117 378)  routing T_21_23.lc_trk_g1_1 <X> T_21_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (1119 378)  (1119 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (1121 378)  (1121 378)  routing T_21_23.lc_trk_g1_5 <X> T_21_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (1122 378)  (1122 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (1124 378)  (1124 378)  routing T_21_23.lc_trk_g1_5 <X> T_21_23.wire_logic_cluster/lc_5/in_3
 (35 10)  (1125 378)  (1125 378)  routing T_21_23.lc_trk_g0_7 <X> T_21_23.input_2_5
 (38 10)  (1128 378)  (1128 378)  LC_5 Logic Functioning bit
 (51 10)  (1141 378)  (1141 378)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (11 11)  (1101 379)  (1101 379)  routing T_21_23.sp4_h_r_0 <X> T_21_23.sp4_h_l_45
 (13 11)  (1103 379)  (1103 379)  routing T_21_23.sp4_h_r_0 <X> T_21_23.sp4_h_l_45
 (21 11)  (1111 379)  (1111 379)  routing T_21_23.sp4_h_l_34 <X> T_21_23.lc_trk_g2_7
 (22 11)  (1112 379)  (1112 379)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (1114 379)  (1114 379)  routing T_21_23.tnl_op_6 <X> T_21_23.lc_trk_g2_6
 (25 11)  (1115 379)  (1115 379)  routing T_21_23.tnl_op_6 <X> T_21_23.lc_trk_g2_6
 (26 11)  (1116 379)  (1116 379)  routing T_21_23.lc_trk_g3_2 <X> T_21_23.wire_logic_cluster/lc_5/in_0
 (27 11)  (1117 379)  (1117 379)  routing T_21_23.lc_trk_g3_2 <X> T_21_23.wire_logic_cluster/lc_5/in_0
 (28 11)  (1118 379)  (1118 379)  routing T_21_23.lc_trk_g3_2 <X> T_21_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (1119 379)  (1119 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (32 11)  (1122 379)  (1122 379)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (1125 379)  (1125 379)  routing T_21_23.lc_trk_g0_7 <X> T_21_23.input_2_5
 (14 12)  (1104 380)  (1104 380)  routing T_21_23.sp4_v_b_24 <X> T_21_23.lc_trk_g3_0
 (27 12)  (1117 380)  (1117 380)  routing T_21_23.lc_trk_g3_4 <X> T_21_23.wire_logic_cluster/lc_6/in_1
 (28 12)  (1118 380)  (1118 380)  routing T_21_23.lc_trk_g3_4 <X> T_21_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (1119 380)  (1119 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (1120 380)  (1120 380)  routing T_21_23.lc_trk_g3_4 <X> T_21_23.wire_logic_cluster/lc_6/in_1
 (32 12)  (1122 380)  (1122 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (1123 380)  (1123 380)  routing T_21_23.lc_trk_g3_0 <X> T_21_23.wire_logic_cluster/lc_6/in_3
 (34 12)  (1124 380)  (1124 380)  routing T_21_23.lc_trk_g3_0 <X> T_21_23.wire_logic_cluster/lc_6/in_3
 (50 12)  (1140 380)  (1140 380)  Cascade bit: LH_LC06_inmux02_5

 (16 13)  (1106 381)  (1106 381)  routing T_21_23.sp4_v_b_24 <X> T_21_23.lc_trk_g3_0
 (17 13)  (1107 381)  (1107 381)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (22 13)  (1112 381)  (1112 381)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (29 13)  (1119 381)  (1119 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (42 13)  (1132 381)  (1132 381)  LC_6 Logic Functioning bit
 (14 14)  (1104 382)  (1104 382)  routing T_21_23.sp4_h_r_36 <X> T_21_23.lc_trk_g3_4
 (17 14)  (1107 382)  (1107 382)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (1108 382)  (1108 382)  routing T_21_23.bnl_op_5 <X> T_21_23.lc_trk_g3_5
 (29 14)  (1119 382)  (1119 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (1121 382)  (1121 382)  routing T_21_23.lc_trk_g0_6 <X> T_21_23.wire_logic_cluster/lc_7/in_3
 (32 14)  (1122 382)  (1122 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (40 14)  (1130 382)  (1130 382)  LC_7 Logic Functioning bit
 (15 15)  (1105 383)  (1105 383)  routing T_21_23.sp4_h_r_36 <X> T_21_23.lc_trk_g3_4
 (16 15)  (1106 383)  (1106 383)  routing T_21_23.sp4_h_r_36 <X> T_21_23.lc_trk_g3_4
 (17 15)  (1107 383)  (1107 383)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (18 15)  (1108 383)  (1108 383)  routing T_21_23.bnl_op_5 <X> T_21_23.lc_trk_g3_5
 (26 15)  (1116 383)  (1116 383)  routing T_21_23.lc_trk_g0_3 <X> T_21_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (1119 383)  (1119 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (1121 383)  (1121 383)  routing T_21_23.lc_trk_g0_6 <X> T_21_23.wire_logic_cluster/lc_7/in_3
 (32 15)  (1122 383)  (1122 383)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (1123 383)  (1123 383)  routing T_21_23.lc_trk_g3_0 <X> T_21_23.input_2_7
 (34 15)  (1124 383)  (1124 383)  routing T_21_23.lc_trk_g3_0 <X> T_21_23.input_2_7


LogicTile_22_23

 (14 0)  (1158 368)  (1158 368)  routing T_22_23.wire_logic_cluster/lc_0/out <X> T_22_23.lc_trk_g0_0
 (17 0)  (1161 368)  (1161 368)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (28 0)  (1172 368)  (1172 368)  routing T_22_23.lc_trk_g2_3 <X> T_22_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (1173 368)  (1173 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (1176 368)  (1176 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (1177 368)  (1177 368)  routing T_22_23.lc_trk_g3_0 <X> T_22_23.wire_logic_cluster/lc_0/in_3
 (34 0)  (1178 368)  (1178 368)  routing T_22_23.lc_trk_g3_0 <X> T_22_23.wire_logic_cluster/lc_0/in_3
 (40 0)  (1184 368)  (1184 368)  LC_0 Logic Functioning bit
 (42 0)  (1186 368)  (1186 368)  LC_0 Logic Functioning bit
 (46 0)  (1190 368)  (1190 368)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (52 0)  (1196 368)  (1196 368)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (8 1)  (1152 369)  (1152 369)  routing T_22_23.sp4_h_l_36 <X> T_22_23.sp4_v_b_1
 (9 1)  (1153 369)  (1153 369)  routing T_22_23.sp4_h_l_36 <X> T_22_23.sp4_v_b_1
 (17 1)  (1161 369)  (1161 369)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (30 1)  (1174 369)  (1174 369)  routing T_22_23.lc_trk_g2_3 <X> T_22_23.wire_logic_cluster/lc_0/in_1
 (40 1)  (1184 369)  (1184 369)  LC_0 Logic Functioning bit
 (42 1)  (1186 369)  (1186 369)  LC_0 Logic Functioning bit
 (51 1)  (1195 369)  (1195 369)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (53 1)  (1197 369)  (1197 369)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (3 2)  (1147 370)  (1147 370)  routing T_22_23.sp12_v_t_23 <X> T_22_23.sp12_h_l_23
 (8 2)  (1152 370)  (1152 370)  routing T_22_23.sp4_h_r_5 <X> T_22_23.sp4_h_l_36
 (10 2)  (1154 370)  (1154 370)  routing T_22_23.sp4_h_r_5 <X> T_22_23.sp4_h_l_36
 (22 2)  (1166 370)  (1166 370)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (1168 370)  (1168 370)  routing T_22_23.bot_op_7 <X> T_22_23.lc_trk_g0_7
 (22 3)  (1166 371)  (1166 371)  Enable bit of Mux _local_links/g0_mux_6 => glb2local_2 lc_trk_g0_6
 (5 4)  (1149 372)  (1149 372)  routing T_22_23.sp4_v_b_9 <X> T_22_23.sp4_h_r_3
 (25 4)  (1169 372)  (1169 372)  routing T_22_23.sp4_h_l_7 <X> T_22_23.lc_trk_g1_2
 (28 4)  (1172 372)  (1172 372)  routing T_22_23.lc_trk_g2_5 <X> T_22_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (1173 372)  (1173 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (1174 372)  (1174 372)  routing T_22_23.lc_trk_g2_5 <X> T_22_23.wire_logic_cluster/lc_2/in_1
 (32 4)  (1176 372)  (1176 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (1177 372)  (1177 372)  routing T_22_23.lc_trk_g2_1 <X> T_22_23.wire_logic_cluster/lc_2/in_3
 (40 4)  (1184 372)  (1184 372)  LC_2 Logic Functioning bit
 (42 4)  (1186 372)  (1186 372)  LC_2 Logic Functioning bit
 (4 5)  (1148 373)  (1148 373)  routing T_22_23.sp4_v_b_9 <X> T_22_23.sp4_h_r_3
 (6 5)  (1150 373)  (1150 373)  routing T_22_23.sp4_v_b_9 <X> T_22_23.sp4_h_r_3
 (13 5)  (1157 373)  (1157 373)  routing T_22_23.sp4_v_t_37 <X> T_22_23.sp4_h_r_5
 (22 5)  (1166 373)  (1166 373)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (1167 373)  (1167 373)  routing T_22_23.sp4_h_l_7 <X> T_22_23.lc_trk_g1_2
 (24 5)  (1168 373)  (1168 373)  routing T_22_23.sp4_h_l_7 <X> T_22_23.lc_trk_g1_2
 (25 5)  (1169 373)  (1169 373)  routing T_22_23.sp4_h_l_7 <X> T_22_23.lc_trk_g1_2
 (40 5)  (1184 373)  (1184 373)  LC_2 Logic Functioning bit
 (42 5)  (1186 373)  (1186 373)  LC_2 Logic Functioning bit
 (11 6)  (1155 374)  (1155 374)  routing T_22_23.sp4_h_l_37 <X> T_22_23.sp4_v_t_40
 (16 6)  (1160 374)  (1160 374)  routing T_22_23.sp4_v_b_13 <X> T_22_23.lc_trk_g1_5
 (17 6)  (1161 374)  (1161 374)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (1162 374)  (1162 374)  routing T_22_23.sp4_v_b_13 <X> T_22_23.lc_trk_g1_5
 (29 6)  (1173 374)  (1173 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (1175 374)  (1175 374)  routing T_22_23.lc_trk_g3_5 <X> T_22_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (1176 374)  (1176 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (1177 374)  (1177 374)  routing T_22_23.lc_trk_g3_5 <X> T_22_23.wire_logic_cluster/lc_3/in_3
 (34 6)  (1178 374)  (1178 374)  routing T_22_23.lc_trk_g3_5 <X> T_22_23.wire_logic_cluster/lc_3/in_3
 (43 6)  (1187 374)  (1187 374)  LC_3 Logic Functioning bit
 (50 6)  (1194 374)  (1194 374)  Cascade bit: LH_LC03_inmux02_5

 (11 7)  (1155 375)  (1155 375)  routing T_22_23.sp4_h_r_9 <X> T_22_23.sp4_h_l_40
 (13 7)  (1157 375)  (1157 375)  routing T_22_23.sp4_h_r_9 <X> T_22_23.sp4_h_l_40
 (18 7)  (1162 375)  (1162 375)  routing T_22_23.sp4_v_b_13 <X> T_22_23.lc_trk_g1_5
 (43 7)  (1187 375)  (1187 375)  LC_3 Logic Functioning bit
 (16 8)  (1160 376)  (1160 376)  routing T_22_23.sp4_v_b_33 <X> T_22_23.lc_trk_g2_1
 (17 8)  (1161 376)  (1161 376)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (1162 376)  (1162 376)  routing T_22_23.sp4_v_b_33 <X> T_22_23.lc_trk_g2_1
 (21 8)  (1165 376)  (1165 376)  routing T_22_23.bnl_op_3 <X> T_22_23.lc_trk_g2_3
 (22 8)  (1166 376)  (1166 376)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (27 8)  (1171 376)  (1171 376)  routing T_22_23.lc_trk_g1_2 <X> T_22_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (1173 376)  (1173 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (1176 376)  (1176 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (1177 376)  (1177 376)  routing T_22_23.lc_trk_g3_0 <X> T_22_23.wire_logic_cluster/lc_4/in_3
 (34 8)  (1178 376)  (1178 376)  routing T_22_23.lc_trk_g3_0 <X> T_22_23.wire_logic_cluster/lc_4/in_3
 (18 9)  (1162 377)  (1162 377)  routing T_22_23.sp4_v_b_33 <X> T_22_23.lc_trk_g2_1
 (21 9)  (1165 377)  (1165 377)  routing T_22_23.bnl_op_3 <X> T_22_23.lc_trk_g2_3
 (26 9)  (1170 377)  (1170 377)  routing T_22_23.lc_trk_g3_3 <X> T_22_23.wire_logic_cluster/lc_4/in_0
 (27 9)  (1171 377)  (1171 377)  routing T_22_23.lc_trk_g3_3 <X> T_22_23.wire_logic_cluster/lc_4/in_0
 (28 9)  (1172 377)  (1172 377)  routing T_22_23.lc_trk_g3_3 <X> T_22_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (1173 377)  (1173 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (1174 377)  (1174 377)  routing T_22_23.lc_trk_g1_2 <X> T_22_23.wire_logic_cluster/lc_4/in_1
 (37 9)  (1181 377)  (1181 377)  LC_4 Logic Functioning bit
 (39 9)  (1183 377)  (1183 377)  LC_4 Logic Functioning bit
 (0 10)  (1144 378)  (1144 378)  routing T_22_23.glb_netwk_2 <X> T_22_23.glb2local_2
 (1 10)  (1145 378)  (1145 378)  Enable bit of Mux _local_links/global_mux_2 => glb_netwk_2 glb2local_2
 (17 10)  (1161 378)  (1161 378)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (1162 378)  (1162 378)  routing T_22_23.bnl_op_5 <X> T_22_23.lc_trk_g2_5
 (27 10)  (1171 378)  (1171 378)  routing T_22_23.lc_trk_g1_5 <X> T_22_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (1173 378)  (1173 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1174 378)  (1174 378)  routing T_22_23.lc_trk_g1_5 <X> T_22_23.wire_logic_cluster/lc_5/in_1
 (31 10)  (1175 378)  (1175 378)  routing T_22_23.lc_trk_g0_6 <X> T_22_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (1176 378)  (1176 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (1180 378)  (1180 378)  LC_5 Logic Functioning bit
 (37 10)  (1181 378)  (1181 378)  LC_5 Logic Functioning bit
 (38 10)  (1182 378)  (1182 378)  LC_5 Logic Functioning bit
 (39 10)  (1183 378)  (1183 378)  LC_5 Logic Functioning bit
 (40 10)  (1184 378)  (1184 378)  LC_5 Logic Functioning bit
 (41 10)  (1185 378)  (1185 378)  LC_5 Logic Functioning bit
 (42 10)  (1186 378)  (1186 378)  LC_5 Logic Functioning bit
 (43 10)  (1187 378)  (1187 378)  LC_5 Logic Functioning bit
 (3 11)  (1147 379)  (1147 379)  routing T_22_23.sp12_v_b_1 <X> T_22_23.sp12_h_l_22
 (18 11)  (1162 379)  (1162 379)  routing T_22_23.bnl_op_5 <X> T_22_23.lc_trk_g2_5
 (29 11)  (1173 379)  (1173 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (1175 379)  (1175 379)  routing T_22_23.lc_trk_g0_6 <X> T_22_23.wire_logic_cluster/lc_5/in_3
 (32 11)  (1176 379)  (1176 379)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (1177 379)  (1177 379)  routing T_22_23.lc_trk_g3_2 <X> T_22_23.input_2_5
 (34 11)  (1178 379)  (1178 379)  routing T_22_23.lc_trk_g3_2 <X> T_22_23.input_2_5
 (35 11)  (1179 379)  (1179 379)  routing T_22_23.lc_trk_g3_2 <X> T_22_23.input_2_5
 (36 11)  (1180 379)  (1180 379)  LC_5 Logic Functioning bit
 (37 11)  (1181 379)  (1181 379)  LC_5 Logic Functioning bit
 (38 11)  (1182 379)  (1182 379)  LC_5 Logic Functioning bit
 (39 11)  (1183 379)  (1183 379)  LC_5 Logic Functioning bit
 (40 11)  (1184 379)  (1184 379)  LC_5 Logic Functioning bit
 (42 11)  (1186 379)  (1186 379)  LC_5 Logic Functioning bit
 (43 11)  (1187 379)  (1187 379)  LC_5 Logic Functioning bit
 (5 12)  (1149 380)  (1149 380)  routing T_22_23.sp4_v_b_3 <X> T_22_23.sp4_h_r_9
 (14 12)  (1158 380)  (1158 380)  routing T_22_23.sp4_h_l_21 <X> T_22_23.lc_trk_g3_0
 (22 12)  (1166 380)  (1166 380)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (25 12)  (1169 380)  (1169 380)  routing T_22_23.sp4_h_r_34 <X> T_22_23.lc_trk_g3_2
 (28 12)  (1172 380)  (1172 380)  routing T_22_23.lc_trk_g2_3 <X> T_22_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (1173 380)  (1173 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (1176 380)  (1176 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (1177 380)  (1177 380)  routing T_22_23.lc_trk_g3_0 <X> T_22_23.wire_logic_cluster/lc_6/in_3
 (34 12)  (1178 380)  (1178 380)  routing T_22_23.lc_trk_g3_0 <X> T_22_23.wire_logic_cluster/lc_6/in_3
 (41 12)  (1185 380)  (1185 380)  LC_6 Logic Functioning bit
 (43 12)  (1187 380)  (1187 380)  LC_6 Logic Functioning bit
 (4 13)  (1148 381)  (1148 381)  routing T_22_23.sp4_v_b_3 <X> T_22_23.sp4_h_r_9
 (6 13)  (1150 381)  (1150 381)  routing T_22_23.sp4_v_b_3 <X> T_22_23.sp4_h_r_9
 (15 13)  (1159 381)  (1159 381)  routing T_22_23.sp4_h_l_21 <X> T_22_23.lc_trk_g3_0
 (16 13)  (1160 381)  (1160 381)  routing T_22_23.sp4_h_l_21 <X> T_22_23.lc_trk_g3_0
 (17 13)  (1161 381)  (1161 381)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (21 13)  (1165 381)  (1165 381)  routing T_22_23.sp4_r_v_b_43 <X> T_22_23.lc_trk_g3_3
 (22 13)  (1166 381)  (1166 381)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (1167 381)  (1167 381)  routing T_22_23.sp4_h_r_34 <X> T_22_23.lc_trk_g3_2
 (24 13)  (1168 381)  (1168 381)  routing T_22_23.sp4_h_r_34 <X> T_22_23.lc_trk_g3_2
 (26 13)  (1170 381)  (1170 381)  routing T_22_23.lc_trk_g3_3 <X> T_22_23.wire_logic_cluster/lc_6/in_0
 (27 13)  (1171 381)  (1171 381)  routing T_22_23.lc_trk_g3_3 <X> T_22_23.wire_logic_cluster/lc_6/in_0
 (28 13)  (1172 381)  (1172 381)  routing T_22_23.lc_trk_g3_3 <X> T_22_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (1173 381)  (1173 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (1174 381)  (1174 381)  routing T_22_23.lc_trk_g2_3 <X> T_22_23.wire_logic_cluster/lc_6/in_1
 (48 13)  (1192 381)  (1192 381)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (51 13)  (1195 381)  (1195 381)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (3 14)  (1147 382)  (1147 382)  routing T_22_23.sp12_v_b_1 <X> T_22_23.sp12_v_t_22
 (4 14)  (1148 382)  (1148 382)  routing T_22_23.sp4_h_r_3 <X> T_22_23.sp4_v_t_44
 (6 14)  (1150 382)  (1150 382)  routing T_22_23.sp4_h_r_3 <X> T_22_23.sp4_v_t_44
 (15 14)  (1159 382)  (1159 382)  routing T_22_23.sp4_h_l_16 <X> T_22_23.lc_trk_g3_5
 (16 14)  (1160 382)  (1160 382)  routing T_22_23.sp4_h_l_16 <X> T_22_23.lc_trk_g3_5
 (17 14)  (1161 382)  (1161 382)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (21 14)  (1165 382)  (1165 382)  routing T_22_23.sp4_h_r_39 <X> T_22_23.lc_trk_g3_7
 (22 14)  (1166 382)  (1166 382)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (1167 382)  (1167 382)  routing T_22_23.sp4_h_r_39 <X> T_22_23.lc_trk_g3_7
 (24 14)  (1168 382)  (1168 382)  routing T_22_23.sp4_h_r_39 <X> T_22_23.lc_trk_g3_7
 (26 14)  (1170 382)  (1170 382)  routing T_22_23.lc_trk_g0_7 <X> T_22_23.wire_logic_cluster/lc_7/in_0
 (27 14)  (1171 382)  (1171 382)  routing T_22_23.lc_trk_g3_7 <X> T_22_23.wire_logic_cluster/lc_7/in_1
 (28 14)  (1172 382)  (1172 382)  routing T_22_23.lc_trk_g3_7 <X> T_22_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (1173 382)  (1173 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1174 382)  (1174 382)  routing T_22_23.lc_trk_g3_7 <X> T_22_23.wire_logic_cluster/lc_7/in_1
 (32 14)  (1176 382)  (1176 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (1177 382)  (1177 382)  routing T_22_23.lc_trk_g3_3 <X> T_22_23.wire_logic_cluster/lc_7/in_3
 (34 14)  (1178 382)  (1178 382)  routing T_22_23.lc_trk_g3_3 <X> T_22_23.wire_logic_cluster/lc_7/in_3
 (36 14)  (1180 382)  (1180 382)  LC_7 Logic Functioning bit
 (38 14)  (1182 382)  (1182 382)  LC_7 Logic Functioning bit
 (41 14)  (1185 382)  (1185 382)  LC_7 Logic Functioning bit
 (43 14)  (1187 382)  (1187 382)  LC_7 Logic Functioning bit
 (52 14)  (1196 382)  (1196 382)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (5 15)  (1149 383)  (1149 383)  routing T_22_23.sp4_h_r_3 <X> T_22_23.sp4_v_t_44
 (8 15)  (1152 383)  (1152 383)  routing T_22_23.sp4_h_l_47 <X> T_22_23.sp4_v_t_47
 (18 15)  (1162 383)  (1162 383)  routing T_22_23.sp4_h_l_16 <X> T_22_23.lc_trk_g3_5
 (26 15)  (1170 383)  (1170 383)  routing T_22_23.lc_trk_g0_7 <X> T_22_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (1173 383)  (1173 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (1174 383)  (1174 383)  routing T_22_23.lc_trk_g3_7 <X> T_22_23.wire_logic_cluster/lc_7/in_1
 (31 15)  (1175 383)  (1175 383)  routing T_22_23.lc_trk_g3_3 <X> T_22_23.wire_logic_cluster/lc_7/in_3
 (36 15)  (1180 383)  (1180 383)  LC_7 Logic Functioning bit
 (37 15)  (1181 383)  (1181 383)  LC_7 Logic Functioning bit
 (38 15)  (1182 383)  (1182 383)  LC_7 Logic Functioning bit
 (39 15)  (1183 383)  (1183 383)  LC_7 Logic Functioning bit
 (40 15)  (1184 383)  (1184 383)  LC_7 Logic Functioning bit
 (42 15)  (1186 383)  (1186 383)  LC_7 Logic Functioning bit


LogicTile_23_23

 (8 0)  (1206 368)  (1206 368)  routing T_23_23.sp4_h_l_40 <X> T_23_23.sp4_h_r_1
 (10 0)  (1208 368)  (1208 368)  routing T_23_23.sp4_h_l_40 <X> T_23_23.sp4_h_r_1
 (14 0)  (1212 368)  (1212 368)  routing T_23_23.lft_op_0 <X> T_23_23.lc_trk_g0_0
 (28 0)  (1226 368)  (1226 368)  routing T_23_23.lc_trk_g2_3 <X> T_23_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (1227 368)  (1227 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (1230 368)  (1230 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (1231 368)  (1231 368)  routing T_23_23.lc_trk_g3_0 <X> T_23_23.wire_logic_cluster/lc_0/in_3
 (34 0)  (1232 368)  (1232 368)  routing T_23_23.lc_trk_g3_0 <X> T_23_23.wire_logic_cluster/lc_0/in_3
 (36 0)  (1234 368)  (1234 368)  LC_0 Logic Functioning bit
 (38 0)  (1236 368)  (1236 368)  LC_0 Logic Functioning bit
 (41 0)  (1239 368)  (1239 368)  LC_0 Logic Functioning bit
 (15 1)  (1213 369)  (1213 369)  routing T_23_23.lft_op_0 <X> T_23_23.lc_trk_g0_0
 (17 1)  (1215 369)  (1215 369)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (22 1)  (1220 369)  (1220 369)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (1221 369)  (1221 369)  routing T_23_23.sp12_h_r_10 <X> T_23_23.lc_trk_g0_2
 (27 1)  (1225 369)  (1225 369)  routing T_23_23.lc_trk_g3_1 <X> T_23_23.wire_logic_cluster/lc_0/in_0
 (28 1)  (1226 369)  (1226 369)  routing T_23_23.lc_trk_g3_1 <X> T_23_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (1227 369)  (1227 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (1228 369)  (1228 369)  routing T_23_23.lc_trk_g2_3 <X> T_23_23.wire_logic_cluster/lc_0/in_1
 (32 1)  (1230 369)  (1230 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (1234 369)  (1234 369)  LC_0 Logic Functioning bit
 (38 1)  (1236 369)  (1236 369)  LC_0 Logic Functioning bit
 (39 1)  (1237 369)  (1237 369)  LC_0 Logic Functioning bit
 (40 1)  (1238 369)  (1238 369)  LC_0 Logic Functioning bit
 (41 1)  (1239 369)  (1239 369)  LC_0 Logic Functioning bit
 (43 1)  (1241 369)  (1241 369)  LC_0 Logic Functioning bit
 (14 2)  (1212 370)  (1212 370)  routing T_23_23.wire_logic_cluster/lc_4/out <X> T_23_23.lc_trk_g0_4
 (28 2)  (1226 370)  (1226 370)  routing T_23_23.lc_trk_g2_0 <X> T_23_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (1227 370)  (1227 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (1229 370)  (1229 370)  routing T_23_23.lc_trk_g0_4 <X> T_23_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (1230 370)  (1230 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (42 2)  (1240 370)  (1240 370)  LC_1 Logic Functioning bit
 (43 2)  (1241 370)  (1241 370)  LC_1 Logic Functioning bit
 (50 2)  (1248 370)  (1248 370)  Cascade bit: LH_LC01_inmux02_5

 (17 3)  (1215 371)  (1215 371)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (42 3)  (1240 371)  (1240 371)  LC_1 Logic Functioning bit
 (43 3)  (1241 371)  (1241 371)  LC_1 Logic Functioning bit
 (14 4)  (1212 372)  (1212 372)  routing T_23_23.wire_logic_cluster/lc_0/out <X> T_23_23.lc_trk_g1_0
 (15 4)  (1213 372)  (1213 372)  routing T_23_23.sp4_v_b_17 <X> T_23_23.lc_trk_g1_1
 (16 4)  (1214 372)  (1214 372)  routing T_23_23.sp4_v_b_17 <X> T_23_23.lc_trk_g1_1
 (17 4)  (1215 372)  (1215 372)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (22 4)  (1220 372)  (1220 372)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (1221 372)  (1221 372)  routing T_23_23.sp12_h_l_16 <X> T_23_23.lc_trk_g1_3
 (25 4)  (1223 372)  (1223 372)  routing T_23_23.lft_op_2 <X> T_23_23.lc_trk_g1_2
 (27 4)  (1225 372)  (1225 372)  routing T_23_23.lc_trk_g1_2 <X> T_23_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (1227 372)  (1227 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (1229 372)  (1229 372)  routing T_23_23.lc_trk_g3_6 <X> T_23_23.wire_logic_cluster/lc_2/in_3
 (32 4)  (1230 372)  (1230 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (1231 372)  (1231 372)  routing T_23_23.lc_trk_g3_6 <X> T_23_23.wire_logic_cluster/lc_2/in_3
 (34 4)  (1232 372)  (1232 372)  routing T_23_23.lc_trk_g3_6 <X> T_23_23.wire_logic_cluster/lc_2/in_3
 (43 4)  (1241 372)  (1241 372)  LC_2 Logic Functioning bit
 (51 4)  (1249 372)  (1249 372)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (17 5)  (1215 373)  (1215 373)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 5)  (1219 373)  (1219 373)  routing T_23_23.sp12_h_l_16 <X> T_23_23.lc_trk_g1_3
 (22 5)  (1220 373)  (1220 373)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (1222 373)  (1222 373)  routing T_23_23.lft_op_2 <X> T_23_23.lc_trk_g1_2
 (26 5)  (1224 373)  (1224 373)  routing T_23_23.lc_trk_g1_3 <X> T_23_23.wire_logic_cluster/lc_2/in_0
 (27 5)  (1225 373)  (1225 373)  routing T_23_23.lc_trk_g1_3 <X> T_23_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (1227 373)  (1227 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (1228 373)  (1228 373)  routing T_23_23.lc_trk_g1_2 <X> T_23_23.wire_logic_cluster/lc_2/in_1
 (31 5)  (1229 373)  (1229 373)  routing T_23_23.lc_trk_g3_6 <X> T_23_23.wire_logic_cluster/lc_2/in_3
 (32 5)  (1230 373)  (1230 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (1233 373)  (1233 373)  routing T_23_23.lc_trk_g0_2 <X> T_23_23.input_2_2
 (14 6)  (1212 374)  (1212 374)  routing T_23_23.sp4_v_b_4 <X> T_23_23.lc_trk_g1_4
 (15 6)  (1213 374)  (1213 374)  routing T_23_23.sp4_h_r_5 <X> T_23_23.lc_trk_g1_5
 (16 6)  (1214 374)  (1214 374)  routing T_23_23.sp4_h_r_5 <X> T_23_23.lc_trk_g1_5
 (17 6)  (1215 374)  (1215 374)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (27 6)  (1225 374)  (1225 374)  routing T_23_23.lc_trk_g1_1 <X> T_23_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (1227 374)  (1227 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (1229 374)  (1229 374)  routing T_23_23.lc_trk_g3_5 <X> T_23_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (1230 374)  (1230 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (1231 374)  (1231 374)  routing T_23_23.lc_trk_g3_5 <X> T_23_23.wire_logic_cluster/lc_3/in_3
 (34 6)  (1232 374)  (1232 374)  routing T_23_23.lc_trk_g3_5 <X> T_23_23.wire_logic_cluster/lc_3/in_3
 (16 7)  (1214 375)  (1214 375)  routing T_23_23.sp4_v_b_4 <X> T_23_23.lc_trk_g1_4
 (17 7)  (1215 375)  (1215 375)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (18 7)  (1216 375)  (1216 375)  routing T_23_23.sp4_h_r_5 <X> T_23_23.lc_trk_g1_5
 (26 7)  (1224 375)  (1224 375)  routing T_23_23.lc_trk_g2_3 <X> T_23_23.wire_logic_cluster/lc_3/in_0
 (28 7)  (1226 375)  (1226 375)  routing T_23_23.lc_trk_g2_3 <X> T_23_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (1227 375)  (1227 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (37 7)  (1235 375)  (1235 375)  LC_3 Logic Functioning bit
 (39 7)  (1237 375)  (1237 375)  LC_3 Logic Functioning bit
 (51 7)  (1249 375)  (1249 375)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (14 8)  (1212 376)  (1212 376)  routing T_23_23.sp4_h_l_21 <X> T_23_23.lc_trk_g2_0
 (22 8)  (1220 376)  (1220 376)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (1221 376)  (1221 376)  routing T_23_23.sp4_v_t_30 <X> T_23_23.lc_trk_g2_3
 (24 8)  (1222 376)  (1222 376)  routing T_23_23.sp4_v_t_30 <X> T_23_23.lc_trk_g2_3
 (26 8)  (1224 376)  (1224 376)  routing T_23_23.lc_trk_g1_5 <X> T_23_23.wire_logic_cluster/lc_4/in_0
 (28 8)  (1226 376)  (1226 376)  routing T_23_23.lc_trk_g2_3 <X> T_23_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (1227 376)  (1227 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (1230 376)  (1230 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (1231 376)  (1231 376)  routing T_23_23.lc_trk_g3_0 <X> T_23_23.wire_logic_cluster/lc_4/in_3
 (34 8)  (1232 376)  (1232 376)  routing T_23_23.lc_trk_g3_0 <X> T_23_23.wire_logic_cluster/lc_4/in_3
 (36 8)  (1234 376)  (1234 376)  LC_4 Logic Functioning bit
 (38 8)  (1236 376)  (1236 376)  LC_4 Logic Functioning bit
 (15 9)  (1213 377)  (1213 377)  routing T_23_23.sp4_h_l_21 <X> T_23_23.lc_trk_g2_0
 (16 9)  (1214 377)  (1214 377)  routing T_23_23.sp4_h_l_21 <X> T_23_23.lc_trk_g2_0
 (17 9)  (1215 377)  (1215 377)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (27 9)  (1225 377)  (1225 377)  routing T_23_23.lc_trk_g1_5 <X> T_23_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (1227 377)  (1227 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (1228 377)  (1228 377)  routing T_23_23.lc_trk_g2_3 <X> T_23_23.wire_logic_cluster/lc_4/in_1
 (22 10)  (1220 378)  (1220 378)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (1221 378)  (1221 378)  routing T_23_23.sp12_v_t_12 <X> T_23_23.lc_trk_g2_7
 (25 10)  (1223 378)  (1223 378)  routing T_23_23.sp4_h_r_38 <X> T_23_23.lc_trk_g2_6
 (32 10)  (1230 378)  (1230 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (1231 378)  (1231 378)  routing T_23_23.lc_trk_g2_0 <X> T_23_23.wire_logic_cluster/lc_5/in_3
 (36 10)  (1234 378)  (1234 378)  LC_5 Logic Functioning bit
 (37 10)  (1235 378)  (1235 378)  LC_5 Logic Functioning bit
 (39 10)  (1237 378)  (1237 378)  LC_5 Logic Functioning bit
 (41 10)  (1239 378)  (1239 378)  LC_5 Logic Functioning bit
 (50 10)  (1248 378)  (1248 378)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (1220 379)  (1220 379)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (1221 379)  (1221 379)  routing T_23_23.sp4_h_r_38 <X> T_23_23.lc_trk_g2_6
 (24 11)  (1222 379)  (1222 379)  routing T_23_23.sp4_h_r_38 <X> T_23_23.lc_trk_g2_6
 (27 11)  (1225 379)  (1225 379)  routing T_23_23.lc_trk_g1_0 <X> T_23_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (1227 379)  (1227 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (36 11)  (1234 379)  (1234 379)  LC_5 Logic Functioning bit
 (37 11)  (1235 379)  (1235 379)  LC_5 Logic Functioning bit
 (38 11)  (1236 379)  (1236 379)  LC_5 Logic Functioning bit
 (40 11)  (1238 379)  (1238 379)  LC_5 Logic Functioning bit
 (53 11)  (1251 379)  (1251 379)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (14 12)  (1212 380)  (1212 380)  routing T_23_23.sp4_h_r_40 <X> T_23_23.lc_trk_g3_0
 (15 12)  (1213 380)  (1213 380)  routing T_23_23.sp4_h_r_25 <X> T_23_23.lc_trk_g3_1
 (16 12)  (1214 380)  (1214 380)  routing T_23_23.sp4_h_r_25 <X> T_23_23.lc_trk_g3_1
 (17 12)  (1215 380)  (1215 380)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (26 12)  (1224 380)  (1224 380)  routing T_23_23.lc_trk_g2_6 <X> T_23_23.wire_logic_cluster/lc_6/in_0
 (28 12)  (1226 380)  (1226 380)  routing T_23_23.lc_trk_g2_7 <X> T_23_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (1227 380)  (1227 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (1228 380)  (1228 380)  routing T_23_23.lc_trk_g2_7 <X> T_23_23.wire_logic_cluster/lc_6/in_1
 (31 12)  (1229 380)  (1229 380)  routing T_23_23.lc_trk_g1_4 <X> T_23_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (1230 380)  (1230 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (1232 380)  (1232 380)  routing T_23_23.lc_trk_g1_4 <X> T_23_23.wire_logic_cluster/lc_6/in_3
 (36 12)  (1234 380)  (1234 380)  LC_6 Logic Functioning bit
 (38 12)  (1236 380)  (1236 380)  LC_6 Logic Functioning bit
 (41 12)  (1239 380)  (1239 380)  LC_6 Logic Functioning bit
 (43 12)  (1241 380)  (1241 380)  LC_6 Logic Functioning bit
 (46 12)  (1244 380)  (1244 380)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (47 12)  (1245 380)  (1245 380)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (48 12)  (1246 380)  (1246 380)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (14 13)  (1212 381)  (1212 381)  routing T_23_23.sp4_h_r_40 <X> T_23_23.lc_trk_g3_0
 (15 13)  (1213 381)  (1213 381)  routing T_23_23.sp4_h_r_40 <X> T_23_23.lc_trk_g3_0
 (16 13)  (1214 381)  (1214 381)  routing T_23_23.sp4_h_r_40 <X> T_23_23.lc_trk_g3_0
 (17 13)  (1215 381)  (1215 381)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (18 13)  (1216 381)  (1216 381)  routing T_23_23.sp4_h_r_25 <X> T_23_23.lc_trk_g3_1
 (26 13)  (1224 381)  (1224 381)  routing T_23_23.lc_trk_g2_6 <X> T_23_23.wire_logic_cluster/lc_6/in_0
 (28 13)  (1226 381)  (1226 381)  routing T_23_23.lc_trk_g2_6 <X> T_23_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (1227 381)  (1227 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (1228 381)  (1228 381)  routing T_23_23.lc_trk_g2_7 <X> T_23_23.wire_logic_cluster/lc_6/in_1
 (36 13)  (1234 381)  (1234 381)  LC_6 Logic Functioning bit
 (38 13)  (1236 381)  (1236 381)  LC_6 Logic Functioning bit
 (40 13)  (1238 381)  (1238 381)  LC_6 Logic Functioning bit
 (42 13)  (1240 381)  (1240 381)  LC_6 Logic Functioning bit
 (51 13)  (1249 381)  (1249 381)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (15 14)  (1213 382)  (1213 382)  routing T_23_23.sp4_h_r_45 <X> T_23_23.lc_trk_g3_5
 (16 14)  (1214 382)  (1214 382)  routing T_23_23.sp4_h_r_45 <X> T_23_23.lc_trk_g3_5
 (17 14)  (1215 382)  (1215 382)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (1216 382)  (1216 382)  routing T_23_23.sp4_h_r_45 <X> T_23_23.lc_trk_g3_5
 (25 14)  (1223 382)  (1223 382)  routing T_23_23.sp4_h_r_46 <X> T_23_23.lc_trk_g3_6
 (18 15)  (1216 383)  (1216 383)  routing T_23_23.sp4_h_r_45 <X> T_23_23.lc_trk_g3_5
 (22 15)  (1220 383)  (1220 383)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (1221 383)  (1221 383)  routing T_23_23.sp4_h_r_46 <X> T_23_23.lc_trk_g3_6
 (24 15)  (1222 383)  (1222 383)  routing T_23_23.sp4_h_r_46 <X> T_23_23.lc_trk_g3_6
 (25 15)  (1223 383)  (1223 383)  routing T_23_23.sp4_h_r_46 <X> T_23_23.lc_trk_g3_6


LogicTile_24_23

 (15 0)  (1267 368)  (1267 368)  routing T_24_23.lft_op_1 <X> T_24_23.lc_trk_g0_1
 (17 0)  (1269 368)  (1269 368)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (1270 368)  (1270 368)  routing T_24_23.lft_op_1 <X> T_24_23.lc_trk_g0_1
 (29 0)  (1281 368)  (1281 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (44 0)  (1296 368)  (1296 368)  LC_0 Logic Functioning bit
 (32 1)  (1284 369)  (1284 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (1285 369)  (1285 369)  routing T_24_23.lc_trk_g3_1 <X> T_24_23.input_2_0
 (34 1)  (1286 369)  (1286 369)  routing T_24_23.lc_trk_g3_1 <X> T_24_23.input_2_0
 (5 2)  (1257 370)  (1257 370)  routing T_24_23.sp4_v_b_0 <X> T_24_23.sp4_h_l_37
 (11 2)  (1263 370)  (1263 370)  routing T_24_23.sp4_h_l_44 <X> T_24_23.sp4_v_t_39
 (14 2)  (1266 370)  (1266 370)  routing T_24_23.lft_op_4 <X> T_24_23.lc_trk_g0_4
 (27 2)  (1279 370)  (1279 370)  routing T_24_23.lc_trk_g1_7 <X> T_24_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (1281 370)  (1281 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (1282 370)  (1282 370)  routing T_24_23.lc_trk_g1_7 <X> T_24_23.wire_logic_cluster/lc_1/in_1
 (32 2)  (1284 370)  (1284 370)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1288 370)  (1288 370)  LC_1 Logic Functioning bit
 (37 2)  (1289 370)  (1289 370)  LC_1 Logic Functioning bit
 (38 2)  (1290 370)  (1290 370)  LC_1 Logic Functioning bit
 (39 2)  (1291 370)  (1291 370)  LC_1 Logic Functioning bit
 (44 2)  (1296 370)  (1296 370)  LC_1 Logic Functioning bit
 (15 3)  (1267 371)  (1267 371)  routing T_24_23.lft_op_4 <X> T_24_23.lc_trk_g0_4
 (17 3)  (1269 371)  (1269 371)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (30 3)  (1282 371)  (1282 371)  routing T_24_23.lc_trk_g1_7 <X> T_24_23.wire_logic_cluster/lc_1/in_1
 (36 3)  (1288 371)  (1288 371)  LC_1 Logic Functioning bit
 (37 3)  (1289 371)  (1289 371)  LC_1 Logic Functioning bit
 (38 3)  (1290 371)  (1290 371)  LC_1 Logic Functioning bit
 (39 3)  (1291 371)  (1291 371)  LC_1 Logic Functioning bit
 (22 4)  (1274 372)  (1274 372)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (1275 372)  (1275 372)  routing T_24_23.sp4_h_r_3 <X> T_24_23.lc_trk_g1_3
 (24 4)  (1276 372)  (1276 372)  routing T_24_23.sp4_h_r_3 <X> T_24_23.lc_trk_g1_3
 (27 4)  (1279 372)  (1279 372)  routing T_24_23.lc_trk_g3_0 <X> T_24_23.wire_logic_cluster/lc_2/in_1
 (28 4)  (1280 372)  (1280 372)  routing T_24_23.lc_trk_g3_0 <X> T_24_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (1281 372)  (1281 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (1284 372)  (1284 372)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1288 372)  (1288 372)  LC_2 Logic Functioning bit
 (37 4)  (1289 372)  (1289 372)  LC_2 Logic Functioning bit
 (38 4)  (1290 372)  (1290 372)  LC_2 Logic Functioning bit
 (39 4)  (1291 372)  (1291 372)  LC_2 Logic Functioning bit
 (44 4)  (1296 372)  (1296 372)  LC_2 Logic Functioning bit
 (21 5)  (1273 373)  (1273 373)  routing T_24_23.sp4_h_r_3 <X> T_24_23.lc_trk_g1_3
 (40 5)  (1292 373)  (1292 373)  LC_2 Logic Functioning bit
 (41 5)  (1293 373)  (1293 373)  LC_2 Logic Functioning bit
 (42 5)  (1294 373)  (1294 373)  LC_2 Logic Functioning bit
 (43 5)  (1295 373)  (1295 373)  LC_2 Logic Functioning bit
 (3 6)  (1255 374)  (1255 374)  routing T_24_23.sp12_v_b_0 <X> T_24_23.sp12_v_t_23
 (8 6)  (1260 374)  (1260 374)  routing T_24_23.sp4_h_r_8 <X> T_24_23.sp4_h_l_41
 (10 6)  (1262 374)  (1262 374)  routing T_24_23.sp4_h_r_8 <X> T_24_23.sp4_h_l_41
 (22 6)  (1274 374)  (1274 374)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (1276 374)  (1276 374)  routing T_24_23.bot_op_7 <X> T_24_23.lc_trk_g1_7
 (25 6)  (1277 374)  (1277 374)  routing T_24_23.sp4_h_r_14 <X> T_24_23.lc_trk_g1_6
 (28 6)  (1280 374)  (1280 374)  routing T_24_23.lc_trk_g2_4 <X> T_24_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (1281 374)  (1281 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1282 374)  (1282 374)  routing T_24_23.lc_trk_g2_4 <X> T_24_23.wire_logic_cluster/lc_3/in_1
 (32 6)  (1284 374)  (1284 374)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1288 374)  (1288 374)  LC_3 Logic Functioning bit
 (37 6)  (1289 374)  (1289 374)  LC_3 Logic Functioning bit
 (38 6)  (1290 374)  (1290 374)  LC_3 Logic Functioning bit
 (39 6)  (1291 374)  (1291 374)  LC_3 Logic Functioning bit
 (44 6)  (1296 374)  (1296 374)  LC_3 Logic Functioning bit
 (22 7)  (1274 375)  (1274 375)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (1275 375)  (1275 375)  routing T_24_23.sp4_h_r_14 <X> T_24_23.lc_trk_g1_6
 (24 7)  (1276 375)  (1276 375)  routing T_24_23.sp4_h_r_14 <X> T_24_23.lc_trk_g1_6
 (40 7)  (1292 375)  (1292 375)  LC_3 Logic Functioning bit
 (41 7)  (1293 375)  (1293 375)  LC_3 Logic Functioning bit
 (42 7)  (1294 375)  (1294 375)  LC_3 Logic Functioning bit
 (43 7)  (1295 375)  (1295 375)  LC_3 Logic Functioning bit
 (28 8)  (1280 376)  (1280 376)  routing T_24_23.lc_trk_g2_7 <X> T_24_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (1281 376)  (1281 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (1282 376)  (1282 376)  routing T_24_23.lc_trk_g2_7 <X> T_24_23.wire_logic_cluster/lc_4/in_1
 (32 8)  (1284 376)  (1284 376)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (1288 376)  (1288 376)  LC_4 Logic Functioning bit
 (37 8)  (1289 376)  (1289 376)  LC_4 Logic Functioning bit
 (38 8)  (1290 376)  (1290 376)  LC_4 Logic Functioning bit
 (39 8)  (1291 376)  (1291 376)  LC_4 Logic Functioning bit
 (44 8)  (1296 376)  (1296 376)  LC_4 Logic Functioning bit
 (30 9)  (1282 377)  (1282 377)  routing T_24_23.lc_trk_g2_7 <X> T_24_23.wire_logic_cluster/lc_4/in_1
 (40 9)  (1292 377)  (1292 377)  LC_4 Logic Functioning bit
 (41 9)  (1293 377)  (1293 377)  LC_4 Logic Functioning bit
 (42 9)  (1294 377)  (1294 377)  LC_4 Logic Functioning bit
 (43 9)  (1295 377)  (1295 377)  LC_4 Logic Functioning bit
 (22 10)  (1274 378)  (1274 378)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (1276 378)  (1276 378)  routing T_24_23.tnl_op_7 <X> T_24_23.lc_trk_g2_7
 (29 10)  (1281 378)  (1281 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (1282 378)  (1282 378)  routing T_24_23.lc_trk_g0_4 <X> T_24_23.wire_logic_cluster/lc_5/in_1
 (32 10)  (1284 378)  (1284 378)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (1287 378)  (1287 378)  routing T_24_23.lc_trk_g1_6 <X> T_24_23.input_2_5
 (36 10)  (1288 378)  (1288 378)  LC_5 Logic Functioning bit
 (39 10)  (1291 378)  (1291 378)  LC_5 Logic Functioning bit
 (41 10)  (1293 378)  (1293 378)  LC_5 Logic Functioning bit
 (42 10)  (1294 378)  (1294 378)  LC_5 Logic Functioning bit
 (44 10)  (1296 378)  (1296 378)  LC_5 Logic Functioning bit
 (51 10)  (1303 378)  (1303 378)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (12 11)  (1264 379)  (1264 379)  routing T_24_23.sp4_h_l_45 <X> T_24_23.sp4_v_t_45
 (14 11)  (1266 379)  (1266 379)  routing T_24_23.tnl_op_4 <X> T_24_23.lc_trk_g2_4
 (15 11)  (1267 379)  (1267 379)  routing T_24_23.tnl_op_4 <X> T_24_23.lc_trk_g2_4
 (17 11)  (1269 379)  (1269 379)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (21 11)  (1273 379)  (1273 379)  routing T_24_23.tnl_op_7 <X> T_24_23.lc_trk_g2_7
 (32 11)  (1284 379)  (1284 379)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (1286 379)  (1286 379)  routing T_24_23.lc_trk_g1_6 <X> T_24_23.input_2_5
 (35 11)  (1287 379)  (1287 379)  routing T_24_23.lc_trk_g1_6 <X> T_24_23.input_2_5
 (36 11)  (1288 379)  (1288 379)  LC_5 Logic Functioning bit
 (39 11)  (1291 379)  (1291 379)  LC_5 Logic Functioning bit
 (41 11)  (1293 379)  (1293 379)  LC_5 Logic Functioning bit
 (42 11)  (1294 379)  (1294 379)  LC_5 Logic Functioning bit
 (6 12)  (1258 380)  (1258 380)  routing T_24_23.sp4_v_t_43 <X> T_24_23.sp4_v_b_9
 (13 12)  (1265 380)  (1265 380)  routing T_24_23.sp4_h_l_46 <X> T_24_23.sp4_v_b_11
 (15 12)  (1267 380)  (1267 380)  routing T_24_23.sp4_v_t_28 <X> T_24_23.lc_trk_g3_1
 (16 12)  (1268 380)  (1268 380)  routing T_24_23.sp4_v_t_28 <X> T_24_23.lc_trk_g3_1
 (17 12)  (1269 380)  (1269 380)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (25 12)  (1277 380)  (1277 380)  routing T_24_23.sp4_v_b_26 <X> T_24_23.lc_trk_g3_2
 (27 12)  (1279 380)  (1279 380)  routing T_24_23.lc_trk_g3_2 <X> T_24_23.wire_logic_cluster/lc_6/in_1
 (28 12)  (1280 380)  (1280 380)  routing T_24_23.lc_trk_g3_2 <X> T_24_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (1281 380)  (1281 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (1284 380)  (1284 380)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (1288 380)  (1288 380)  LC_6 Logic Functioning bit
 (37 12)  (1289 380)  (1289 380)  LC_6 Logic Functioning bit
 (38 12)  (1290 380)  (1290 380)  LC_6 Logic Functioning bit
 (39 12)  (1291 380)  (1291 380)  LC_6 Logic Functioning bit
 (44 12)  (1296 380)  (1296 380)  LC_6 Logic Functioning bit
 (51 12)  (1303 380)  (1303 380)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (5 13)  (1257 381)  (1257 381)  routing T_24_23.sp4_v_t_43 <X> T_24_23.sp4_v_b_9
 (12 13)  (1264 381)  (1264 381)  routing T_24_23.sp4_h_l_46 <X> T_24_23.sp4_v_b_11
 (14 13)  (1266 381)  (1266 381)  routing T_24_23.tnl_op_0 <X> T_24_23.lc_trk_g3_0
 (15 13)  (1267 381)  (1267 381)  routing T_24_23.tnl_op_0 <X> T_24_23.lc_trk_g3_0
 (17 13)  (1269 381)  (1269 381)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (22 13)  (1274 381)  (1274 381)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (1275 381)  (1275 381)  routing T_24_23.sp4_v_b_26 <X> T_24_23.lc_trk_g3_2
 (30 13)  (1282 381)  (1282 381)  routing T_24_23.lc_trk_g3_2 <X> T_24_23.wire_logic_cluster/lc_6/in_1
 (36 13)  (1288 381)  (1288 381)  LC_6 Logic Functioning bit
 (37 13)  (1289 381)  (1289 381)  LC_6 Logic Functioning bit
 (38 13)  (1290 381)  (1290 381)  LC_6 Logic Functioning bit
 (39 13)  (1291 381)  (1291 381)  LC_6 Logic Functioning bit
 (8 14)  (1260 382)  (1260 382)  routing T_24_23.sp4_h_r_2 <X> T_24_23.sp4_h_l_47
 (10 14)  (1262 382)  (1262 382)  routing T_24_23.sp4_h_r_2 <X> T_24_23.sp4_h_l_47
 (27 14)  (1279 382)  (1279 382)  routing T_24_23.lc_trk_g1_3 <X> T_24_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (1281 382)  (1281 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (1284 382)  (1284 382)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (1288 382)  (1288 382)  LC_7 Logic Functioning bit
 (37 14)  (1289 382)  (1289 382)  LC_7 Logic Functioning bit
 (38 14)  (1290 382)  (1290 382)  LC_7 Logic Functioning bit
 (39 14)  (1291 382)  (1291 382)  LC_7 Logic Functioning bit
 (44 14)  (1296 382)  (1296 382)  LC_7 Logic Functioning bit
 (47 14)  (1299 382)  (1299 382)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (30 15)  (1282 383)  (1282 383)  routing T_24_23.lc_trk_g1_3 <X> T_24_23.wire_logic_cluster/lc_7/in_1
 (36 15)  (1288 383)  (1288 383)  LC_7 Logic Functioning bit
 (37 15)  (1289 383)  (1289 383)  LC_7 Logic Functioning bit
 (38 15)  (1290 383)  (1290 383)  LC_7 Logic Functioning bit
 (39 15)  (1291 383)  (1291 383)  LC_7 Logic Functioning bit


RAM_Tile_25_23

 (3 1)  (1309 369)  (1309 369)  routing T_25_23.sp12_h_l_23 <X> T_25_23.sp12_v_b_0
 (7 1)  (1313 369)  (1313 369)  Ram config bit: MEMB_Power_Up_Control

 (27 1)  (1333 369)  (1333 369)  routing T_25_23.lc_trk_g3_1 <X> T_25_23.input0_0
 (28 1)  (1334 369)  (1334 369)  routing T_25_23.lc_trk_g3_1 <X> T_25_23.input0_0
 (29 1)  (1335 369)  (1335 369)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g3_1 input0_0
 (0 2)  (1306 370)  (1306 370)  routing T_25_23.glb_netwk_6 <X> T_25_23.wire_bram/ram/RCLK
 (1 2)  (1307 370)  (1307 370)  routing T_25_23.glb_netwk_6 <X> T_25_23.wire_bram/ram/RCLK
 (2 2)  (1308 370)  (1308 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (11 2)  (1317 370)  (1317 370)  routing T_25_23.sp4_v_b_11 <X> T_25_23.sp4_v_t_39
 (22 2)  (1328 370)  (1328 370)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (4 3)  (1310 371)  (1310 371)  routing T_25_23.sp4_h_r_4 <X> T_25_23.sp4_h_l_37
 (6 3)  (1312 371)  (1312 371)  routing T_25_23.sp4_h_r_4 <X> T_25_23.sp4_h_l_37
 (12 3)  (1318 371)  (1318 371)  routing T_25_23.sp4_v_b_11 <X> T_25_23.sp4_v_t_39
 (21 3)  (1327 371)  (1327 371)  routing T_25_23.sp4_r_v_b_31 <X> T_25_23.lc_trk_g0_7
 (27 3)  (1333 371)  (1333 371)  routing T_25_23.lc_trk_g1_0 <X> T_25_23.input0_1
 (29 3)  (1335 371)  (1335 371)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g1_0 input0_1
 (6 4)  (1312 372)  (1312 372)  routing T_25_23.sp4_v_t_37 <X> T_25_23.sp4_v_b_3
 (13 4)  (1319 372)  (1319 372)  routing T_25_23.sp4_h_l_40 <X> T_25_23.sp4_v_b_5
 (5 5)  (1311 373)  (1311 373)  routing T_25_23.sp4_v_t_37 <X> T_25_23.sp4_v_b_3
 (12 5)  (1318 373)  (1318 373)  routing T_25_23.sp4_h_l_40 <X> T_25_23.sp4_v_b_5
 (16 5)  (1322 373)  (1322 373)  routing T_25_23.sp12_h_r_8 <X> T_25_23.lc_trk_g1_0
 (17 5)  (1323 373)  (1323 373)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (28 5)  (1334 373)  (1334 373)  routing T_25_23.lc_trk_g2_0 <X> T_25_23.input0_2
 (29 5)  (1335 373)  (1335 373)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g2_0 input0_2
 (17 6)  (1323 374)  (1323 374)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (26 6)  (1332 374)  (1332 374)  routing T_25_23.lc_trk_g1_6 <X> T_25_23.input0_3
 (12 7)  (1318 375)  (1318 375)  routing T_25_23.sp4_h_l_40 <X> T_25_23.sp4_v_t_40
 (15 7)  (1321 375)  (1321 375)  routing T_25_23.sp4_v_b_20 <X> T_25_23.lc_trk_g1_4
 (16 7)  (1322 375)  (1322 375)  routing T_25_23.sp4_v_b_20 <X> T_25_23.lc_trk_g1_4
 (17 7)  (1323 375)  (1323 375)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_20 lc_trk_g1_4
 (22 7)  (1328 375)  (1328 375)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (26 7)  (1332 375)  (1332 375)  routing T_25_23.lc_trk_g1_6 <X> T_25_23.input0_3
 (27 7)  (1333 375)  (1333 375)  routing T_25_23.lc_trk_g1_6 <X> T_25_23.input0_3
 (29 7)  (1335 375)  (1335 375)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g1_6 input0_3
 (12 8)  (1318 376)  (1318 376)  routing T_25_23.sp4_h_l_40 <X> T_25_23.sp4_h_r_8
 (27 8)  (1333 376)  (1333 376)  routing T_25_23.lc_trk_g3_6 <X> T_25_23.wire_bram/ram/WDATA_11
 (28 8)  (1334 376)  (1334 376)  routing T_25_23.lc_trk_g3_6 <X> T_25_23.wire_bram/ram/WDATA_11
 (29 8)  (1335 376)  (1335 376)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_6 wire_bram/ram/WDATA_11
 (30 8)  (1336 376)  (1336 376)  routing T_25_23.lc_trk_g3_6 <X> T_25_23.wire_bram/ram/WDATA_11
 (13 9)  (1319 377)  (1319 377)  routing T_25_23.sp4_h_l_40 <X> T_25_23.sp4_h_r_8
 (14 9)  (1320 377)  (1320 377)  routing T_25_23.sp12_v_b_16 <X> T_25_23.lc_trk_g2_0
 (16 9)  (1322 377)  (1322 377)  routing T_25_23.sp12_v_b_16 <X> T_25_23.lc_trk_g2_0
 (17 9)  (1323 377)  (1323 377)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (26 9)  (1332 377)  (1332 377)  routing T_25_23.lc_trk_g3_3 <X> T_25_23.input0_4
 (27 9)  (1333 377)  (1333 377)  routing T_25_23.lc_trk_g3_3 <X> T_25_23.input0_4
 (28 9)  (1334 377)  (1334 377)  routing T_25_23.lc_trk_g3_3 <X> T_25_23.input0_4
 (29 9)  (1335 377)  (1335 377)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g3_3 input0_4
 (30 9)  (1336 377)  (1336 377)  routing T_25_23.lc_trk_g3_6 <X> T_25_23.wire_bram/ram/WDATA_11
 (39 9)  (1345 377)  (1345 377)  Enable bit of Mux _out_links/OutMux0_4 => wire_bram/ram/RDATA_11 sp4_v_b_8
 (8 10)  (1314 378)  (1314 378)  routing T_25_23.sp4_v_t_36 <X> T_25_23.sp4_h_l_42
 (9 10)  (1315 378)  (1315 378)  routing T_25_23.sp4_v_t_36 <X> T_25_23.sp4_h_l_42
 (10 10)  (1316 378)  (1316 378)  routing T_25_23.sp4_v_t_36 <X> T_25_23.sp4_h_l_42
 (12 10)  (1318 378)  (1318 378)  routing T_25_23.sp4_v_t_45 <X> T_25_23.sp4_h_l_45
 (14 10)  (1320 378)  (1320 378)  routing T_25_23.sp4_v_b_28 <X> T_25_23.lc_trk_g2_4
 (16 10)  (1322 378)  (1322 378)  routing T_25_23.sp12_v_b_13 <X> T_25_23.lc_trk_g2_5
 (17 10)  (1323 378)  (1323 378)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_13 lc_trk_g2_5
 (26 10)  (1332 378)  (1332 378)  routing T_25_23.lc_trk_g3_4 <X> T_25_23.input0_5
 (35 10)  (1341 378)  (1341 378)  routing T_25_23.lc_trk_g2_5 <X> T_25_23.input2_5
 (11 11)  (1317 379)  (1317 379)  routing T_25_23.sp4_v_t_45 <X> T_25_23.sp4_h_l_45
 (16 11)  (1322 379)  (1322 379)  routing T_25_23.sp4_v_b_28 <X> T_25_23.lc_trk_g2_4
 (17 11)  (1323 379)  (1323 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_28 lc_trk_g2_4
 (27 11)  (1333 379)  (1333 379)  routing T_25_23.lc_trk_g3_4 <X> T_25_23.input0_5
 (28 11)  (1334 379)  (1334 379)  routing T_25_23.lc_trk_g3_4 <X> T_25_23.input0_5
 (29 11)  (1335 379)  (1335 379)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g3_4 input0_5
 (32 11)  (1338 379)  (1338 379)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g2_5 input2_5
 (33 11)  (1339 379)  (1339 379)  routing T_25_23.lc_trk_g2_5 <X> T_25_23.input2_5
 (16 12)  (1322 380)  (1322 380)  routing T_25_23.sp12_v_t_14 <X> T_25_23.lc_trk_g3_1
 (17 12)  (1323 380)  (1323 380)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_14 lc_trk_g3_1
 (22 12)  (1328 380)  (1328 380)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (1329 380)  (1329 380)  routing T_25_23.sp12_v_b_19 <X> T_25_23.lc_trk_g3_3
 (26 12)  (1332 380)  (1332 380)  routing T_25_23.lc_trk_g1_5 <X> T_25_23.input0_6
 (35 12)  (1341 380)  (1341 380)  routing T_25_23.lc_trk_g3_7 <X> T_25_23.input2_6
 (18 13)  (1324 381)  (1324 381)  routing T_25_23.sp12_v_t_14 <X> T_25_23.lc_trk_g3_1
 (21 13)  (1327 381)  (1327 381)  routing T_25_23.sp12_v_b_19 <X> T_25_23.lc_trk_g3_3
 (27 13)  (1333 381)  (1333 381)  routing T_25_23.lc_trk_g1_5 <X> T_25_23.input0_6
 (29 13)  (1335 381)  (1335 381)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g1_5 input0_6
 (32 13)  (1338 381)  (1338 381)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g3_7 input2_6
 (33 13)  (1339 381)  (1339 381)  routing T_25_23.lc_trk_g3_7 <X> T_25_23.input2_6
 (34 13)  (1340 381)  (1340 381)  routing T_25_23.lc_trk_g3_7 <X> T_25_23.input2_6
 (35 13)  (1341 381)  (1341 381)  routing T_25_23.lc_trk_g3_7 <X> T_25_23.input2_6
 (0 14)  (1306 382)  (1306 382)  routing T_25_23.lc_trk_g2_4 <X> T_25_23.wire_bram/ram/RE
 (1 14)  (1307 382)  (1307 382)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (6 14)  (1312 382)  (1312 382)  routing T_25_23.sp4_h_l_41 <X> T_25_23.sp4_v_t_44
 (14 14)  (1320 382)  (1320 382)  routing T_25_23.sp4_h_r_36 <X> T_25_23.lc_trk_g3_4
 (22 14)  (1328 382)  (1328 382)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_20 lc_trk_g3_7
 (23 14)  (1329 382)  (1329 382)  routing T_25_23.sp12_v_t_20 <X> T_25_23.lc_trk_g3_7
 (25 14)  (1331 382)  (1331 382)  routing T_25_23.sp4_h_l_27 <X> T_25_23.lc_trk_g3_6
 (26 14)  (1332 382)  (1332 382)  routing T_25_23.lc_trk_g1_4 <X> T_25_23.input0_7
 (35 14)  (1341 382)  (1341 382)  routing T_25_23.lc_trk_g0_7 <X> T_25_23.input2_7
 (1 15)  (1307 383)  (1307 383)  routing T_25_23.lc_trk_g2_4 <X> T_25_23.wire_bram/ram/RE
 (15 15)  (1321 383)  (1321 383)  routing T_25_23.sp4_h_r_36 <X> T_25_23.lc_trk_g3_4
 (16 15)  (1322 383)  (1322 383)  routing T_25_23.sp4_h_r_36 <X> T_25_23.lc_trk_g3_4
 (17 15)  (1323 383)  (1323 383)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (21 15)  (1327 383)  (1327 383)  routing T_25_23.sp12_v_t_20 <X> T_25_23.lc_trk_g3_7
 (22 15)  (1328 383)  (1328 383)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_l_27 lc_trk_g3_6
 (23 15)  (1329 383)  (1329 383)  routing T_25_23.sp4_h_l_27 <X> T_25_23.lc_trk_g3_6
 (24 15)  (1330 383)  (1330 383)  routing T_25_23.sp4_h_l_27 <X> T_25_23.lc_trk_g3_6
 (27 15)  (1333 383)  (1333 383)  routing T_25_23.lc_trk_g1_4 <X> T_25_23.input0_7
 (29 15)  (1335 383)  (1335 383)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g1_4 input0_7
 (32 15)  (1338 383)  (1338 383)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g0_7 input2_7
 (35 15)  (1341 383)  (1341 383)  routing T_25_23.lc_trk_g0_7 <X> T_25_23.input2_7


LogicTile_26_23

 (16 0)  (1364 368)  (1364 368)  routing T_26_23.sp12_h_l_14 <X> T_26_23.lc_trk_g0_1
 (17 0)  (1365 368)  (1365 368)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_l_14 lc_trk_g0_1
 (22 0)  (1370 368)  (1370 368)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (1371 368)  (1371 368)  routing T_26_23.sp12_h_l_16 <X> T_26_23.lc_trk_g0_3
 (29 0)  (1377 368)  (1377 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (1379 368)  (1379 368)  routing T_26_23.lc_trk_g2_7 <X> T_26_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (1380 368)  (1380 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (1381 368)  (1381 368)  routing T_26_23.lc_trk_g2_7 <X> T_26_23.wire_logic_cluster/lc_0/in_3
 (36 0)  (1384 368)  (1384 368)  LC_0 Logic Functioning bit
 (37 0)  (1385 368)  (1385 368)  LC_0 Logic Functioning bit
 (38 0)  (1386 368)  (1386 368)  LC_0 Logic Functioning bit
 (41 0)  (1389 368)  (1389 368)  LC_0 Logic Functioning bit
 (43 0)  (1391 368)  (1391 368)  LC_0 Logic Functioning bit
 (45 0)  (1393 368)  (1393 368)  LC_0 Logic Functioning bit
 (18 1)  (1366 369)  (1366 369)  routing T_26_23.sp12_h_l_14 <X> T_26_23.lc_trk_g0_1
 (21 1)  (1369 369)  (1369 369)  routing T_26_23.sp12_h_l_16 <X> T_26_23.lc_trk_g0_3
 (22 1)  (1370 369)  (1370 369)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (1372 369)  (1372 369)  routing T_26_23.bot_op_2 <X> T_26_23.lc_trk_g0_2
 (26 1)  (1374 369)  (1374 369)  routing T_26_23.lc_trk_g0_2 <X> T_26_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (1377 369)  (1377 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (1379 369)  (1379 369)  routing T_26_23.lc_trk_g2_7 <X> T_26_23.wire_logic_cluster/lc_0/in_3
 (32 1)  (1380 369)  (1380 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (1381 369)  (1381 369)  routing T_26_23.lc_trk_g2_2 <X> T_26_23.input_2_0
 (35 1)  (1383 369)  (1383 369)  routing T_26_23.lc_trk_g2_2 <X> T_26_23.input_2_0
 (37 1)  (1385 369)  (1385 369)  LC_0 Logic Functioning bit
 (40 1)  (1388 369)  (1388 369)  LC_0 Logic Functioning bit
 (42 1)  (1390 369)  (1390 369)  LC_0 Logic Functioning bit
 (47 1)  (1395 369)  (1395 369)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (1348 370)  (1348 370)  routing T_26_23.glb_netwk_6 <X> T_26_23.wire_logic_cluster/lc_7/clk
 (1 2)  (1349 370)  (1349 370)  routing T_26_23.glb_netwk_6 <X> T_26_23.wire_logic_cluster/lc_7/clk
 (2 2)  (1350 370)  (1350 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (10 2)  (1358 370)  (1358 370)  routing T_26_23.sp4_v_b_8 <X> T_26_23.sp4_h_l_36
 (27 2)  (1375 370)  (1375 370)  routing T_26_23.lc_trk_g3_1 <X> T_26_23.wire_logic_cluster/lc_1/in_1
 (28 2)  (1376 370)  (1376 370)  routing T_26_23.lc_trk_g3_1 <X> T_26_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (1377 370)  (1377 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (1379 370)  (1379 370)  routing T_26_23.lc_trk_g0_6 <X> T_26_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (1380 370)  (1380 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (35 2)  (1383 370)  (1383 370)  routing T_26_23.lc_trk_g2_7 <X> T_26_23.input_2_1
 (39 2)  (1387 370)  (1387 370)  LC_1 Logic Functioning bit
 (41 2)  (1389 370)  (1389 370)  LC_1 Logic Functioning bit
 (43 2)  (1391 370)  (1391 370)  LC_1 Logic Functioning bit
 (45 2)  (1393 370)  (1393 370)  LC_1 Logic Functioning bit
 (51 2)  (1399 370)  (1399 370)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (53 2)  (1401 370)  (1401 370)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (15 3)  (1363 371)  (1363 371)  routing T_26_23.bot_op_4 <X> T_26_23.lc_trk_g0_4
 (17 3)  (1365 371)  (1365 371)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (22 3)  (1370 371)  (1370 371)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (1371 371)  (1371 371)  routing T_26_23.sp4_v_b_22 <X> T_26_23.lc_trk_g0_6
 (24 3)  (1372 371)  (1372 371)  routing T_26_23.sp4_v_b_22 <X> T_26_23.lc_trk_g0_6
 (29 3)  (1377 371)  (1377 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (1379 371)  (1379 371)  routing T_26_23.lc_trk_g0_6 <X> T_26_23.wire_logic_cluster/lc_1/in_3
 (32 3)  (1380 371)  (1380 371)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (1381 371)  (1381 371)  routing T_26_23.lc_trk_g2_7 <X> T_26_23.input_2_1
 (35 3)  (1383 371)  (1383 371)  routing T_26_23.lc_trk_g2_7 <X> T_26_23.input_2_1
 (37 3)  (1385 371)  (1385 371)  LC_1 Logic Functioning bit
 (39 3)  (1387 371)  (1387 371)  LC_1 Logic Functioning bit
 (41 3)  (1389 371)  (1389 371)  LC_1 Logic Functioning bit
 (16 4)  (1364 372)  (1364 372)  routing T_26_23.sp12_h_l_14 <X> T_26_23.lc_trk_g1_1
 (17 4)  (1365 372)  (1365 372)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_l_14 lc_trk_g1_1
 (22 4)  (1370 372)  (1370 372)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (1372 372)  (1372 372)  routing T_26_23.bot_op_3 <X> T_26_23.lc_trk_g1_3
 (29 4)  (1377 372)  (1377 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (1379 372)  (1379 372)  routing T_26_23.lc_trk_g2_7 <X> T_26_23.wire_logic_cluster/lc_2/in_3
 (32 4)  (1380 372)  (1380 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (1381 372)  (1381 372)  routing T_26_23.lc_trk_g2_7 <X> T_26_23.wire_logic_cluster/lc_2/in_3
 (36 4)  (1384 372)  (1384 372)  LC_2 Logic Functioning bit
 (38 4)  (1386 372)  (1386 372)  LC_2 Logic Functioning bit
 (41 4)  (1389 372)  (1389 372)  LC_2 Logic Functioning bit
 (43 4)  (1391 372)  (1391 372)  LC_2 Logic Functioning bit
 (45 4)  (1393 372)  (1393 372)  LC_2 Logic Functioning bit
 (18 5)  (1366 373)  (1366 373)  routing T_26_23.sp12_h_l_14 <X> T_26_23.lc_trk_g1_1
 (26 5)  (1374 373)  (1374 373)  routing T_26_23.lc_trk_g1_3 <X> T_26_23.wire_logic_cluster/lc_2/in_0
 (27 5)  (1375 373)  (1375 373)  routing T_26_23.lc_trk_g1_3 <X> T_26_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (1377 373)  (1377 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (1378 373)  (1378 373)  routing T_26_23.lc_trk_g0_3 <X> T_26_23.wire_logic_cluster/lc_2/in_1
 (31 5)  (1379 373)  (1379 373)  routing T_26_23.lc_trk_g2_7 <X> T_26_23.wire_logic_cluster/lc_2/in_3
 (32 5)  (1380 373)  (1380 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (1382 373)  (1382 373)  routing T_26_23.lc_trk_g1_1 <X> T_26_23.input_2_2
 (37 5)  (1385 373)  (1385 373)  LC_2 Logic Functioning bit
 (38 5)  (1386 373)  (1386 373)  LC_2 Logic Functioning bit
 (40 5)  (1388 373)  (1388 373)  LC_2 Logic Functioning bit
 (42 5)  (1390 373)  (1390 373)  LC_2 Logic Functioning bit
 (51 5)  (1399 373)  (1399 373)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (13 6)  (1361 374)  (1361 374)  routing T_26_23.sp4_v_b_5 <X> T_26_23.sp4_v_t_40
 (14 6)  (1362 374)  (1362 374)  routing T_26_23.wire_logic_cluster/lc_4/out <X> T_26_23.lc_trk_g1_4
 (28 6)  (1376 374)  (1376 374)  routing T_26_23.lc_trk_g2_0 <X> T_26_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (1377 374)  (1377 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (1379 374)  (1379 374)  routing T_26_23.lc_trk_g0_4 <X> T_26_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (1380 374)  (1380 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (35 6)  (1383 374)  (1383 374)  routing T_26_23.lc_trk_g2_7 <X> T_26_23.input_2_3
 (36 6)  (1384 374)  (1384 374)  LC_3 Logic Functioning bit
 (38 6)  (1386 374)  (1386 374)  LC_3 Logic Functioning bit
 (39 6)  (1387 374)  (1387 374)  LC_3 Logic Functioning bit
 (45 6)  (1393 374)  (1393 374)  LC_3 Logic Functioning bit
 (53 6)  (1401 374)  (1401 374)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (17 7)  (1365 375)  (1365 375)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (29 7)  (1377 375)  (1377 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (32 7)  (1380 375)  (1380 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (1381 375)  (1381 375)  routing T_26_23.lc_trk_g2_7 <X> T_26_23.input_2_3
 (35 7)  (1383 375)  (1383 375)  routing T_26_23.lc_trk_g2_7 <X> T_26_23.input_2_3
 (36 7)  (1384 375)  (1384 375)  LC_3 Logic Functioning bit
 (37 7)  (1385 375)  (1385 375)  LC_3 Logic Functioning bit
 (38 7)  (1386 375)  (1386 375)  LC_3 Logic Functioning bit
 (39 7)  (1387 375)  (1387 375)  LC_3 Logic Functioning bit
 (43 7)  (1391 375)  (1391 375)  LC_3 Logic Functioning bit
 (26 8)  (1374 376)  (1374 376)  routing T_26_23.lc_trk_g2_4 <X> T_26_23.wire_logic_cluster/lc_4/in_0
 (27 8)  (1375 376)  (1375 376)  routing T_26_23.lc_trk_g1_4 <X> T_26_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (1377 376)  (1377 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1378 376)  (1378 376)  routing T_26_23.lc_trk_g1_4 <X> T_26_23.wire_logic_cluster/lc_4/in_1
 (31 8)  (1379 376)  (1379 376)  routing T_26_23.lc_trk_g2_7 <X> T_26_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (1380 376)  (1380 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (1381 376)  (1381 376)  routing T_26_23.lc_trk_g2_7 <X> T_26_23.wire_logic_cluster/lc_4/in_3
 (36 8)  (1384 376)  (1384 376)  LC_4 Logic Functioning bit
 (41 8)  (1389 376)  (1389 376)  LC_4 Logic Functioning bit
 (43 8)  (1391 376)  (1391 376)  LC_4 Logic Functioning bit
 (45 8)  (1393 376)  (1393 376)  LC_4 Logic Functioning bit
 (16 9)  (1364 377)  (1364 377)  routing T_26_23.sp12_v_b_8 <X> T_26_23.lc_trk_g2_0
 (17 9)  (1365 377)  (1365 377)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (22 9)  (1370 377)  (1370 377)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (28 9)  (1376 377)  (1376 377)  routing T_26_23.lc_trk_g2_4 <X> T_26_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (1377 377)  (1377 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (1379 377)  (1379 377)  routing T_26_23.lc_trk_g2_7 <X> T_26_23.wire_logic_cluster/lc_4/in_3
 (32 9)  (1380 377)  (1380 377)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (1381 377)  (1381 377)  routing T_26_23.lc_trk_g2_0 <X> T_26_23.input_2_4
 (36 9)  (1384 377)  (1384 377)  LC_4 Logic Functioning bit
 (37 9)  (1385 377)  (1385 377)  LC_4 Logic Functioning bit
 (38 9)  (1386 377)  (1386 377)  LC_4 Logic Functioning bit
 (41 9)  (1389 377)  (1389 377)  LC_4 Logic Functioning bit
 (43 9)  (1391 377)  (1391 377)  LC_4 Logic Functioning bit
 (47 9)  (1395 377)  (1395 377)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (4 10)  (1352 378)  (1352 378)  routing T_26_23.sp4_v_b_6 <X> T_26_23.sp4_v_t_43
 (13 10)  (1361 378)  (1361 378)  routing T_26_23.sp4_v_b_8 <X> T_26_23.sp4_v_t_45
 (14 10)  (1362 378)  (1362 378)  routing T_26_23.sp4_h_r_36 <X> T_26_23.lc_trk_g2_4
 (22 10)  (1370 378)  (1370 378)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (1371 378)  (1371 378)  routing T_26_23.sp4_v_b_47 <X> T_26_23.lc_trk_g2_7
 (24 10)  (1372 378)  (1372 378)  routing T_26_23.sp4_v_b_47 <X> T_26_23.lc_trk_g2_7
 (15 11)  (1363 379)  (1363 379)  routing T_26_23.sp4_h_r_36 <X> T_26_23.lc_trk_g2_4
 (16 11)  (1364 379)  (1364 379)  routing T_26_23.sp4_h_r_36 <X> T_26_23.lc_trk_g2_4
 (17 11)  (1365 379)  (1365 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (17 12)  (1365 380)  (1365 380)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1366 380)  (1366 380)  routing T_26_23.wire_logic_cluster/lc_1/out <X> T_26_23.lc_trk_g3_1
 (1 14)  (1349 382)  (1349 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (11 14)  (1359 382)  (1359 382)  routing T_26_23.sp4_v_b_8 <X> T_26_23.sp4_v_t_46
 (0 15)  (1348 383)  (1348 383)  routing T_26_23.glb_netwk_2 <X> T_26_23.wire_logic_cluster/lc_7/s_r
 (12 15)  (1360 383)  (1360 383)  routing T_26_23.sp4_v_b_8 <X> T_26_23.sp4_v_t_46


LogicTile_27_23

 (15 0)  (1417 368)  (1417 368)  routing T_27_23.top_op_1 <X> T_27_23.lc_trk_g0_1
 (17 0)  (1419 368)  (1419 368)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (21 0)  (1423 368)  (1423 368)  routing T_27_23.wire_logic_cluster/lc_3/out <X> T_27_23.lc_trk_g0_3
 (22 0)  (1424 368)  (1424 368)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (18 1)  (1420 369)  (1420 369)  routing T_27_23.top_op_1 <X> T_27_23.lc_trk_g0_1
 (0 2)  (1402 370)  (1402 370)  routing T_27_23.glb_netwk_6 <X> T_27_23.wire_logic_cluster/lc_7/clk
 (1 2)  (1403 370)  (1403 370)  routing T_27_23.glb_netwk_6 <X> T_27_23.wire_logic_cluster/lc_7/clk
 (2 2)  (1404 370)  (1404 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 6)  (1407 374)  (1407 374)  routing T_27_23.sp4_v_t_44 <X> T_27_23.sp4_h_l_38
 (16 6)  (1418 374)  (1418 374)  routing T_27_23.sp12_h_r_13 <X> T_27_23.lc_trk_g1_5
 (17 6)  (1419 374)  (1419 374)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (27 6)  (1429 374)  (1429 374)  routing T_27_23.lc_trk_g1_5 <X> T_27_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (1431 374)  (1431 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (1432 374)  (1432 374)  routing T_27_23.lc_trk_g1_5 <X> T_27_23.wire_logic_cluster/lc_3/in_1
 (32 6)  (1434 374)  (1434 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (1435 374)  (1435 374)  routing T_27_23.lc_trk_g2_0 <X> T_27_23.wire_logic_cluster/lc_3/in_3
 (38 6)  (1440 374)  (1440 374)  LC_3 Logic Functioning bit
 (41 6)  (1443 374)  (1443 374)  LC_3 Logic Functioning bit
 (43 6)  (1445 374)  (1445 374)  LC_3 Logic Functioning bit
 (45 6)  (1447 374)  (1447 374)  LC_3 Logic Functioning bit
 (4 7)  (1406 375)  (1406 375)  routing T_27_23.sp4_v_t_44 <X> T_27_23.sp4_h_l_38
 (6 7)  (1408 375)  (1408 375)  routing T_27_23.sp4_v_t_44 <X> T_27_23.sp4_h_l_38
 (29 7)  (1431 375)  (1431 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (32 7)  (1434 375)  (1434 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (1437 375)  (1437 375)  routing T_27_23.lc_trk_g0_3 <X> T_27_23.input_2_3
 (37 7)  (1439 375)  (1439 375)  LC_3 Logic Functioning bit
 (40 7)  (1442 375)  (1442 375)  LC_3 Logic Functioning bit
 (42 7)  (1444 375)  (1444 375)  LC_3 Logic Functioning bit
 (47 7)  (1449 375)  (1449 375)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (48 7)  (1450 375)  (1450 375)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (14 8)  (1416 376)  (1416 376)  routing T_27_23.sp4_h_l_21 <X> T_27_23.lc_trk_g2_0
 (8 9)  (1410 377)  (1410 377)  routing T_27_23.sp4_h_l_36 <X> T_27_23.sp4_v_b_7
 (9 9)  (1411 377)  (1411 377)  routing T_27_23.sp4_h_l_36 <X> T_27_23.sp4_v_b_7
 (10 9)  (1412 377)  (1412 377)  routing T_27_23.sp4_h_l_36 <X> T_27_23.sp4_v_b_7
 (15 9)  (1417 377)  (1417 377)  routing T_27_23.sp4_h_l_21 <X> T_27_23.lc_trk_g2_0
 (16 9)  (1418 377)  (1418 377)  routing T_27_23.sp4_h_l_21 <X> T_27_23.lc_trk_g2_0
 (17 9)  (1419 377)  (1419 377)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (0 14)  (1402 382)  (1402 382)  routing T_27_23.glb_netwk_4 <X> T_27_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (1403 382)  (1403 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_28_23

 (12 2)  (1468 370)  (1468 370)  routing T_28_23.sp4_v_t_39 <X> T_28_23.sp4_h_l_39
 (11 3)  (1467 371)  (1467 371)  routing T_28_23.sp4_v_t_39 <X> T_28_23.sp4_h_l_39
 (17 6)  (1473 374)  (1473 374)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (18 7)  (1474 375)  (1474 375)  routing T_28_23.sp4_r_v_b_29 <X> T_28_23.lc_trk_g1_5
 (22 11)  (1478 379)  (1478 379)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (1479 379)  (1479 379)  routing T_28_23.sp4_h_r_30 <X> T_28_23.lc_trk_g2_6
 (24 11)  (1480 379)  (1480 379)  routing T_28_23.sp4_h_r_30 <X> T_28_23.lc_trk_g2_6
 (25 11)  (1481 379)  (1481 379)  routing T_28_23.sp4_h_r_30 <X> T_28_23.lc_trk_g2_6
 (26 14)  (1482 382)  (1482 382)  routing T_28_23.lc_trk_g3_4 <X> T_28_23.wire_logic_cluster/lc_7/in_0
 (27 14)  (1483 382)  (1483 382)  routing T_28_23.lc_trk_g1_5 <X> T_28_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (1485 382)  (1485 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (1486 382)  (1486 382)  routing T_28_23.lc_trk_g1_5 <X> T_28_23.wire_logic_cluster/lc_7/in_1
 (31 14)  (1487 382)  (1487 382)  routing T_28_23.lc_trk_g2_6 <X> T_28_23.wire_logic_cluster/lc_7/in_3
 (32 14)  (1488 382)  (1488 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (1489 382)  (1489 382)  routing T_28_23.lc_trk_g2_6 <X> T_28_23.wire_logic_cluster/lc_7/in_3
 (40 14)  (1496 382)  (1496 382)  LC_7 Logic Functioning bit
 (42 14)  (1498 382)  (1498 382)  LC_7 Logic Functioning bit
 (48 14)  (1504 382)  (1504 382)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (16 15)  (1472 383)  (1472 383)  routing T_28_23.sp12_v_b_12 <X> T_28_23.lc_trk_g3_4
 (17 15)  (1473 383)  (1473 383)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4
 (27 15)  (1483 383)  (1483 383)  routing T_28_23.lc_trk_g3_4 <X> T_28_23.wire_logic_cluster/lc_7/in_0
 (28 15)  (1484 383)  (1484 383)  routing T_28_23.lc_trk_g3_4 <X> T_28_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (1485 383)  (1485 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (1487 383)  (1487 383)  routing T_28_23.lc_trk_g2_6 <X> T_28_23.wire_logic_cluster/lc_7/in_3


LogicTile_29_23

 (3 2)  (1513 370)  (1513 370)  routing T_29_23.sp12_v_t_23 <X> T_29_23.sp12_h_l_23
 (9 6)  (1519 374)  (1519 374)  routing T_29_23.sp4_h_r_1 <X> T_29_23.sp4_h_l_41
 (10 6)  (1520 374)  (1520 374)  routing T_29_23.sp4_h_r_1 <X> T_29_23.sp4_h_l_41


LogicTile_30_23

 (5 10)  (1569 378)  (1569 378)  routing T_30_23.sp4_v_b_6 <X> T_30_23.sp4_h_l_43


IO_Tile_33_23

 (3 1)  (1729 369)  (1729 369)  IO control bit: IORIGHT_REN_1

 (4 2)  (1730 370)  (1730 370)  routing T_33_23.span4_vert_b_10 <X> T_33_23.lc_trk_g0_2
 (5 3)  (1731 371)  (1731 371)  routing T_33_23.span4_vert_b_10 <X> T_33_23.lc_trk_g0_2
 (7 3)  (1733 371)  (1733 371)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_b_10 lc_trk_g0_2
 (3 6)  (1729 374)  (1729 374)  IO control bit: IORIGHT_IE_1

 (2 9)  (1728 377)  (1728 377)  Enable bit of Mux _out_links/OutMux4_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_36
 (12 10)  (1738 378)  (1738 378)  routing T_33_23.lc_trk_g1_4 <X> T_33_23.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 378)  (1739 378)  routing T_33_23.lc_trk_g1_4 <X> T_33_23.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 378)  (1742 378)  IOB_1 IO Functioning bit
 (10 11)  (1736 379)  (1736 379)  routing T_33_23.lc_trk_g0_2 <X> T_33_23.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1737 379)  (1737 379)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_2 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 379)  (1739 379)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (1730 380)  (1730 380)  routing T_33_23.span4_vert_b_12 <X> T_33_23.lc_trk_g1_4
 (5 13)  (1731 381)  (1731 381)  routing T_33_23.span4_vert_b_12 <X> T_33_23.lc_trk_g1_4
 (7 13)  (1733 381)  (1733 381)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_12 lc_trk_g1_4
 (17 13)  (1743 381)  (1743 381)  IOB_1 IO Functioning bit
 (17 14)  (1743 382)  (1743 382)  IOB_1 IO Functioning bit


IO_Tile_0_22

 (3 1)  (14 353)  (14 353)  IO control bit: IOLEFT_REN_1

 (7 2)  (10 354)  (10 354)  Enable bit of Mux _local_links/g0_mux_3 => logic_op_rgt_3 lc_trk_g0_3
 (8 2)  (9 354)  (9 354)  routing T_0_22.logic_op_rgt_3 <X> T_0_22.lc_trk_g0_3
 (8 3)  (9 355)  (9 355)  routing T_0_22.logic_op_rgt_3 <X> T_0_22.lc_trk_g0_3
 (13 3)  (4 355)  (4 355)  routing T_0_22.span4_horz_7 <X> T_0_22.span4_vert_b_1
 (14 3)  (3 355)  (3 355)  routing T_0_22.span4_horz_7 <X> T_0_22.span4_vert_b_1
 (16 10)  (1 362)  (1 362)  IOB_1 IO Functioning bit
 (12 11)  (5 363)  (5 363)  routing T_0_22.lc_trk_g0_3 <X> T_0_22.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 363)  (4 363)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 365)  (0 365)  IOB_1 IO Functioning bit
 (16 14)  (1 366)  (1 366)  IOB_1 IO Functioning bit


LogicTile_1_22

 (22 4)  (40 356)  (40 356)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (41 356)  (41 356)  routing T_1_22.sp4_v_b_19 <X> T_1_22.lc_trk_g1_3
 (24 4)  (42 356)  (42 356)  routing T_1_22.sp4_v_b_19 <X> T_1_22.lc_trk_g1_3
 (27 6)  (45 358)  (45 358)  routing T_1_22.lc_trk_g1_3 <X> T_1_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (47 358)  (47 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (50 358)  (50 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (51 358)  (51 358)  routing T_1_22.lc_trk_g2_2 <X> T_1_22.wire_logic_cluster/lc_3/in_3
 (37 6)  (55 358)  (55 358)  LC_3 Logic Functioning bit
 (39 6)  (57 358)  (57 358)  LC_3 Logic Functioning bit
 (40 6)  (58 358)  (58 358)  LC_3 Logic Functioning bit
 (41 6)  (59 358)  (59 358)  LC_3 Logic Functioning bit
 (42 6)  (60 358)  (60 358)  LC_3 Logic Functioning bit
 (43 6)  (61 358)  (61 358)  LC_3 Logic Functioning bit
 (30 7)  (48 359)  (48 359)  routing T_1_22.lc_trk_g1_3 <X> T_1_22.wire_logic_cluster/lc_3/in_1
 (31 7)  (49 359)  (49 359)  routing T_1_22.lc_trk_g2_2 <X> T_1_22.wire_logic_cluster/lc_3/in_3
 (37 7)  (55 359)  (55 359)  LC_3 Logic Functioning bit
 (39 7)  (57 359)  (57 359)  LC_3 Logic Functioning bit
 (40 7)  (58 359)  (58 359)  LC_3 Logic Functioning bit
 (41 7)  (59 359)  (59 359)  LC_3 Logic Functioning bit
 (42 7)  (60 359)  (60 359)  LC_3 Logic Functioning bit
 (43 7)  (61 359)  (61 359)  LC_3 Logic Functioning bit
 (25 8)  (43 360)  (43 360)  routing T_1_22.bnl_op_2 <X> T_1_22.lc_trk_g2_2
 (22 9)  (40 361)  (40 361)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (43 361)  (43 361)  routing T_1_22.bnl_op_2 <X> T_1_22.lc_trk_g2_2


LogicTile_4_22

 (9 10)  (189 362)  (189 362)  routing T_4_22.sp4_h_r_4 <X> T_4_22.sp4_h_l_42
 (10 10)  (190 362)  (190 362)  routing T_4_22.sp4_h_r_4 <X> T_4_22.sp4_h_l_42


LogicTile_5_22

 (1 3)  (235 355)  (235 355)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4


LogicTile_7_22

 (10 0)  (352 352)  (352 352)  routing T_7_22.sp4_v_t_45 <X> T_7_22.sp4_h_r_1
 (32 0)  (374 352)  (374 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (376 352)  (376 352)  routing T_7_22.lc_trk_g1_0 <X> T_7_22.wire_logic_cluster/lc_0/in_3
 (40 0)  (382 352)  (382 352)  LC_0 Logic Functioning bit
 (41 0)  (383 352)  (383 352)  LC_0 Logic Functioning bit
 (42 0)  (384 352)  (384 352)  LC_0 Logic Functioning bit
 (43 0)  (385 352)  (385 352)  LC_0 Logic Functioning bit
 (45 0)  (387 352)  (387 352)  LC_0 Logic Functioning bit
 (46 0)  (388 352)  (388 352)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (40 1)  (382 353)  (382 353)  LC_0 Logic Functioning bit
 (41 1)  (383 353)  (383 353)  LC_0 Logic Functioning bit
 (42 1)  (384 353)  (384 353)  LC_0 Logic Functioning bit
 (43 1)  (385 353)  (385 353)  LC_0 Logic Functioning bit
 (0 2)  (342 354)  (342 354)  routing T_7_22.glb_netwk_6 <X> T_7_22.wire_logic_cluster/lc_7/clk
 (1 2)  (343 354)  (343 354)  routing T_7_22.glb_netwk_6 <X> T_7_22.wire_logic_cluster/lc_7/clk
 (2 2)  (344 354)  (344 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 4)  (356 356)  (356 356)  routing T_7_22.sp4_h_l_5 <X> T_7_22.lc_trk_g1_0
 (14 5)  (356 357)  (356 357)  routing T_7_22.sp4_h_l_5 <X> T_7_22.lc_trk_g1_0
 (15 5)  (357 357)  (357 357)  routing T_7_22.sp4_h_l_5 <X> T_7_22.lc_trk_g1_0
 (16 5)  (358 357)  (358 357)  routing T_7_22.sp4_h_l_5 <X> T_7_22.lc_trk_g1_0
 (17 5)  (359 357)  (359 357)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (17 6)  (359 358)  (359 358)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (360 358)  (360 358)  routing T_7_22.wire_logic_cluster/lc_5/out <X> T_7_22.lc_trk_g1_5
 (31 10)  (373 362)  (373 362)  routing T_7_22.lc_trk_g1_5 <X> T_7_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (374 362)  (374 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (376 362)  (376 362)  routing T_7_22.lc_trk_g1_5 <X> T_7_22.wire_logic_cluster/lc_5/in_3
 (36 10)  (378 362)  (378 362)  LC_5 Logic Functioning bit
 (39 10)  (381 362)  (381 362)  LC_5 Logic Functioning bit
 (41 10)  (383 362)  (383 362)  LC_5 Logic Functioning bit
 (42 10)  (384 362)  (384 362)  LC_5 Logic Functioning bit
 (45 10)  (387 362)  (387 362)  LC_5 Logic Functioning bit
 (27 11)  (369 363)  (369 363)  routing T_7_22.lc_trk_g1_0 <X> T_7_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (371 363)  (371 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (37 11)  (379 363)  (379 363)  LC_5 Logic Functioning bit
 (38 11)  (380 363)  (380 363)  LC_5 Logic Functioning bit
 (40 11)  (382 363)  (382 363)  LC_5 Logic Functioning bit
 (43 11)  (385 363)  (385 363)  LC_5 Logic Functioning bit
 (46 11)  (388 363)  (388 363)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (3 12)  (345 364)  (345 364)  routing T_7_22.sp12_v_b_1 <X> T_7_22.sp12_h_r_1
 (3 13)  (345 365)  (345 365)  routing T_7_22.sp12_v_b_1 <X> T_7_22.sp12_h_r_1
 (1 14)  (343 366)  (343 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (0 15)  (342 367)  (342 367)  routing T_7_22.glb_netwk_2 <X> T_7_22.wire_logic_cluster/lc_7/s_r


RAM_Tile_8_22

 (15 0)  (411 352)  (411 352)  routing T_8_22.sp4_h_r_1 <X> T_8_22.lc_trk_g0_1
 (16 0)  (412 352)  (412 352)  routing T_8_22.sp4_h_r_1 <X> T_8_22.lc_trk_g0_1
 (17 0)  (413 352)  (413 352)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (21 0)  (417 352)  (417 352)  routing T_8_22.sp4_h_r_11 <X> T_8_22.lc_trk_g0_3
 (22 0)  (418 352)  (418 352)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (419 352)  (419 352)  routing T_8_22.sp4_h_r_11 <X> T_8_22.lc_trk_g0_3
 (24 0)  (420 352)  (420 352)  routing T_8_22.sp4_h_r_11 <X> T_8_22.lc_trk_g0_3
 (25 0)  (421 352)  (421 352)  routing T_8_22.sp4_h_l_7 <X> T_8_22.lc_trk_g0_2
 (26 0)  (422 352)  (422 352)  routing T_8_22.lc_trk_g1_7 <X> T_8_22.input0_0
 (18 1)  (414 353)  (414 353)  routing T_8_22.sp4_h_r_1 <X> T_8_22.lc_trk_g0_1
 (22 1)  (418 353)  (418 353)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (419 353)  (419 353)  routing T_8_22.sp4_h_l_7 <X> T_8_22.lc_trk_g0_2
 (24 1)  (420 353)  (420 353)  routing T_8_22.sp4_h_l_7 <X> T_8_22.lc_trk_g0_2
 (25 1)  (421 353)  (421 353)  routing T_8_22.sp4_h_l_7 <X> T_8_22.lc_trk_g0_2
 (26 1)  (422 353)  (422 353)  routing T_8_22.lc_trk_g1_7 <X> T_8_22.input0_0
 (27 1)  (423 353)  (423 353)  routing T_8_22.lc_trk_g1_7 <X> T_8_22.input0_0
 (29 1)  (425 353)  (425 353)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g1_7 input0_0
 (0 2)  (396 354)  (396 354)  routing T_8_22.glb_netwk_6 <X> T_8_22.wire_bram/ram/WCLK
 (1 2)  (397 354)  (397 354)  routing T_8_22.glb_netwk_6 <X> T_8_22.wire_bram/ram/WCLK
 (2 2)  (398 354)  (398 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (14 2)  (410 354)  (410 354)  routing T_8_22.sp4_v_t_1 <X> T_8_22.lc_trk_g0_4
 (14 3)  (410 355)  (410 355)  routing T_8_22.sp4_v_t_1 <X> T_8_22.lc_trk_g0_4
 (16 3)  (412 355)  (412 355)  routing T_8_22.sp4_v_t_1 <X> T_8_22.lc_trk_g0_4
 (17 3)  (413 355)  (413 355)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (26 3)  (422 355)  (422 355)  routing T_8_22.lc_trk_g2_3 <X> T_8_22.input0_1
 (28 3)  (424 355)  (424 355)  routing T_8_22.lc_trk_g2_3 <X> T_8_22.input0_1
 (29 3)  (425 355)  (425 355)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g2_3 input0_1
 (1 4)  (397 356)  (397 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_bram/ram/WCLKE
 (3 4)  (399 356)  (399 356)  routing T_8_22.sp12_v_t_23 <X> T_8_22.sp12_h_r_0
 (9 4)  (405 356)  (405 356)  routing T_8_22.sp4_v_t_41 <X> T_8_22.sp4_h_r_4
 (16 4)  (412 356)  (412 356)  routing T_8_22.sp12_h_l_6 <X> T_8_22.lc_trk_g1_1
 (17 4)  (413 356)  (413 356)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_l_6 lc_trk_g1_1
 (22 4)  (418 356)  (418 356)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (419 356)  (419 356)  routing T_8_22.sp4_h_r_3 <X> T_8_22.lc_trk_g1_3
 (24 4)  (420 356)  (420 356)  routing T_8_22.sp4_h_r_3 <X> T_8_22.lc_trk_g1_3
 (1 5)  (397 357)  (397 357)  routing T_8_22.lc_trk_g0_2 <X> T_8_22.wire_bram/ram/WCLKE
 (13 5)  (409 357)  (409 357)  routing T_8_22.sp4_v_t_37 <X> T_8_22.sp4_h_r_5
 (21 5)  (417 357)  (417 357)  routing T_8_22.sp4_h_r_3 <X> T_8_22.lc_trk_g1_3
 (26 5)  (422 357)  (422 357)  routing T_8_22.lc_trk_g3_3 <X> T_8_22.input0_2
 (27 5)  (423 357)  (423 357)  routing T_8_22.lc_trk_g3_3 <X> T_8_22.input0_2
 (28 5)  (424 357)  (424 357)  routing T_8_22.lc_trk_g3_3 <X> T_8_22.input0_2
 (29 5)  (425 357)  (425 357)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g3_3 input0_2
 (16 6)  (412 358)  (412 358)  routing T_8_22.sp12_h_l_18 <X> T_8_22.lc_trk_g1_5
 (17 6)  (413 358)  (413 358)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_l_18 lc_trk_g1_5
 (22 6)  (418 358)  (418 358)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (18 7)  (414 359)  (414 359)  routing T_8_22.sp12_h_l_18 <X> T_8_22.lc_trk_g1_5
 (22 7)  (418 359)  (418 359)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (29 7)  (425 359)  (425 359)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g0_1 input0_3
 (15 8)  (411 360)  (411 360)  routing T_8_22.sp4_h_l_20 <X> T_8_22.lc_trk_g2_1
 (16 8)  (412 360)  (412 360)  routing T_8_22.sp4_h_l_20 <X> T_8_22.lc_trk_g2_1
 (17 8)  (413 360)  (413 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_l_20 lc_trk_g2_1
 (18 8)  (414 360)  (414 360)  routing T_8_22.sp4_h_l_20 <X> T_8_22.lc_trk_g2_1
 (22 8)  (418 360)  (418 360)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (419 360)  (419 360)  routing T_8_22.sp4_v_t_30 <X> T_8_22.lc_trk_g2_3
 (24 8)  (420 360)  (420 360)  routing T_8_22.sp4_v_t_30 <X> T_8_22.lc_trk_g2_3
 (28 8)  (424 360)  (424 360)  routing T_8_22.lc_trk_g2_1 <X> T_8_22.wire_bram/ram/WDATA_3
 (29 8)  (425 360)  (425 360)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_1 wire_bram/ram/WDATA_3
 (39 8)  (435 360)  (435 360)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (26 9)  (422 361)  (422 361)  routing T_8_22.lc_trk_g1_3 <X> T_8_22.input0_4
 (27 9)  (423 361)  (423 361)  routing T_8_22.lc_trk_g1_3 <X> T_8_22.input0_4
 (29 9)  (425 361)  (425 361)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g1_3 input0_4
 (41 9)  (437 361)  (437 361)  Enable bit of Mux _out_links/OutMux9_4 => wire_bram/ram/RDATA_3 sp4_r_v_b_9
 (11 10)  (407 362)  (407 362)  routing T_8_22.sp4_v_b_0 <X> T_8_22.sp4_v_t_45
 (13 10)  (409 362)  (409 362)  routing T_8_22.sp4_v_b_0 <X> T_8_22.sp4_v_t_45
 (26 10)  (422 362)  (422 362)  routing T_8_22.lc_trk_g3_6 <X> T_8_22.input0_5
 (27 10)  (423 362)  (423 362)  routing T_8_22.lc_trk_g1_5 <X> T_8_22.wire_bram/ram/WDATA_2
 (29 10)  (425 362)  (425 362)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g1_5 wire_bram/ram/WDATA_2
 (30 10)  (426 362)  (426 362)  routing T_8_22.lc_trk_g1_5 <X> T_8_22.wire_bram/ram/WDATA_2
 (38 10)  (434 362)  (434 362)  Enable bit of Mux _out_links/OutMux1_5 => wire_bram/ram/RDATA_2 sp4_v_b_26
 (26 11)  (422 363)  (422 363)  routing T_8_22.lc_trk_g3_6 <X> T_8_22.input0_5
 (27 11)  (423 363)  (423 363)  routing T_8_22.lc_trk_g3_6 <X> T_8_22.input0_5
 (28 11)  (424 363)  (424 363)  routing T_8_22.lc_trk_g3_6 <X> T_8_22.input0_5
 (29 11)  (425 363)  (425 363)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g3_6 input0_5
 (39 11)  (435 363)  (435 363)  Enable bit of Mux _out_links/OutMux0_5 => wire_bram/ram/RDATA_2 sp4_v_b_10
 (9 12)  (405 364)  (405 364)  routing T_8_22.sp4_v_t_47 <X> T_8_22.sp4_h_r_10
 (22 12)  (418 364)  (418 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (26 12)  (422 364)  (422 364)  routing T_8_22.lc_trk_g3_5 <X> T_8_22.input0_6
 (27 12)  (423 364)  (423 364)  routing T_8_22.lc_trk_g1_6 <X> T_8_22.wire_bram/ram/WDATA_1
 (29 12)  (425 364)  (425 364)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g1_6 wire_bram/ram/WDATA_1
 (30 12)  (426 364)  (426 364)  routing T_8_22.lc_trk_g1_6 <X> T_8_22.wire_bram/ram/WDATA_1
 (39 12)  (435 364)  (435 364)  Enable bit of Mux _out_links/OutMux2_6 => wire_bram/ram/RDATA_1 sp4_v_t_33
 (40 12)  (436 364)  (436 364)  Enable bit of Mux _out_links/OutMuxa_6 => wire_bram/ram/RDATA_1 sp4_r_v_b_29
 (21 13)  (417 365)  (417 365)  routing T_8_22.sp4_r_v_b_43 <X> T_8_22.lc_trk_g3_3
 (27 13)  (423 365)  (423 365)  routing T_8_22.lc_trk_g3_5 <X> T_8_22.input0_6
 (28 13)  (424 365)  (424 365)  routing T_8_22.lc_trk_g3_5 <X> T_8_22.input0_6
 (29 13)  (425 365)  (425 365)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g3_5 input0_6
 (30 13)  (426 365)  (426 365)  routing T_8_22.lc_trk_g1_6 <X> T_8_22.wire_bram/ram/WDATA_1
 (40 13)  (436 365)  (436 365)  Enable bit of Mux _out_links/OutMux3_6 => wire_bram/ram/RDATA_1 sp12_v_b_12
 (1 14)  (397 366)  (397 366)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (3 14)  (399 366)  (399 366)  routing T_8_22.sp12_h_r_1 <X> T_8_22.sp12_v_t_22
 (17 14)  (413 366)  (413 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (27 14)  (423 366)  (423 366)  routing T_8_22.lc_trk_g1_1 <X> T_8_22.wire_bram/ram/WDATA_0
 (29 14)  (425 366)  (425 366)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g1_1 wire_bram/ram/WDATA_0
 (41 14)  (437 366)  (437 366)  Enable bit of Mux _out_links/OutMuxb_7 => wire_bram/ram/RDATA_0 sp4_r_v_b_47
 (1 15)  (397 367)  (397 367)  routing T_8_22.lc_trk_g0_4 <X> T_8_22.wire_bram/ram/WE
 (3 15)  (399 367)  (399 367)  routing T_8_22.sp12_h_r_1 <X> T_8_22.sp12_v_t_22
 (18 15)  (414 367)  (414 367)  routing T_8_22.sp4_r_v_b_45 <X> T_8_22.lc_trk_g3_5
 (22 15)  (418 367)  (418 367)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (421 367)  (421 367)  routing T_8_22.sp4_r_v_b_46 <X> T_8_22.lc_trk_g3_6
 (26 15)  (422 367)  (422 367)  routing T_8_22.lc_trk_g0_3 <X> T_8_22.input0_7
 (29 15)  (425 367)  (425 367)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g0_3 input0_7


LogicTile_9_22

 (8 0)  (446 352)  (446 352)  routing T_9_22.sp4_v_b_1 <X> T_9_22.sp4_h_r_1
 (9 0)  (447 352)  (447 352)  routing T_9_22.sp4_v_b_1 <X> T_9_22.sp4_h_r_1
 (27 0)  (465 352)  (465 352)  routing T_9_22.lc_trk_g3_2 <X> T_9_22.wire_logic_cluster/lc_0/in_1
 (28 0)  (466 352)  (466 352)  routing T_9_22.lc_trk_g3_2 <X> T_9_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 352)  (467 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (44 0)  (482 352)  (482 352)  LC_0 Logic Functioning bit
 (30 1)  (468 353)  (468 353)  routing T_9_22.lc_trk_g3_2 <X> T_9_22.wire_logic_cluster/lc_0/in_1
 (32 1)  (470 353)  (470 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (471 353)  (471 353)  routing T_9_22.lc_trk_g2_0 <X> T_9_22.input_2_0
 (0 2)  (438 354)  (438 354)  routing T_9_22.glb_netwk_6 <X> T_9_22.wire_logic_cluster/lc_7/clk
 (1 2)  (439 354)  (439 354)  routing T_9_22.glb_netwk_6 <X> T_9_22.wire_logic_cluster/lc_7/clk
 (2 2)  (440 354)  (440 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (11 2)  (449 354)  (449 354)  routing T_9_22.sp4_v_b_11 <X> T_9_22.sp4_v_t_39
 (27 2)  (465 354)  (465 354)  routing T_9_22.lc_trk_g3_1 <X> T_9_22.wire_logic_cluster/lc_1/in_1
 (28 2)  (466 354)  (466 354)  routing T_9_22.lc_trk_g3_1 <X> T_9_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 354)  (467 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (470 354)  (470 354)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (474 354)  (474 354)  LC_1 Logic Functioning bit
 (37 2)  (475 354)  (475 354)  LC_1 Logic Functioning bit
 (38 2)  (476 354)  (476 354)  LC_1 Logic Functioning bit
 (39 2)  (477 354)  (477 354)  LC_1 Logic Functioning bit
 (44 2)  (482 354)  (482 354)  LC_1 Logic Functioning bit
 (45 2)  (483 354)  (483 354)  LC_1 Logic Functioning bit
 (12 3)  (450 355)  (450 355)  routing T_9_22.sp4_v_b_11 <X> T_9_22.sp4_v_t_39
 (40 3)  (478 355)  (478 355)  LC_1 Logic Functioning bit
 (41 3)  (479 355)  (479 355)  LC_1 Logic Functioning bit
 (42 3)  (480 355)  (480 355)  LC_1 Logic Functioning bit
 (43 3)  (481 355)  (481 355)  LC_1 Logic Functioning bit
 (21 4)  (459 356)  (459 356)  routing T_9_22.wire_logic_cluster/lc_3/out <X> T_9_22.lc_trk_g1_3
 (22 4)  (460 356)  (460 356)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (463 356)  (463 356)  routing T_9_22.wire_logic_cluster/lc_2/out <X> T_9_22.lc_trk_g1_2
 (27 4)  (465 356)  (465 356)  routing T_9_22.lc_trk_g1_2 <X> T_9_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 356)  (467 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (470 356)  (470 356)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (474 356)  (474 356)  LC_2 Logic Functioning bit
 (37 4)  (475 356)  (475 356)  LC_2 Logic Functioning bit
 (38 4)  (476 356)  (476 356)  LC_2 Logic Functioning bit
 (39 4)  (477 356)  (477 356)  LC_2 Logic Functioning bit
 (44 4)  (482 356)  (482 356)  LC_2 Logic Functioning bit
 (45 4)  (483 356)  (483 356)  LC_2 Logic Functioning bit
 (22 5)  (460 357)  (460 357)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (468 357)  (468 357)  routing T_9_22.lc_trk_g1_2 <X> T_9_22.wire_logic_cluster/lc_2/in_1
 (40 5)  (478 357)  (478 357)  LC_2 Logic Functioning bit
 (41 5)  (479 357)  (479 357)  LC_2 Logic Functioning bit
 (42 5)  (480 357)  (480 357)  LC_2 Logic Functioning bit
 (43 5)  (481 357)  (481 357)  LC_2 Logic Functioning bit
 (17 6)  (455 358)  (455 358)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (456 358)  (456 358)  routing T_9_22.wire_logic_cluster/lc_5/out <X> T_9_22.lc_trk_g1_5
 (25 6)  (463 358)  (463 358)  routing T_9_22.wire_logic_cluster/lc_6/out <X> T_9_22.lc_trk_g1_6
 (27 6)  (465 358)  (465 358)  routing T_9_22.lc_trk_g1_3 <X> T_9_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 358)  (467 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (470 358)  (470 358)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (474 358)  (474 358)  LC_3 Logic Functioning bit
 (37 6)  (475 358)  (475 358)  LC_3 Logic Functioning bit
 (38 6)  (476 358)  (476 358)  LC_3 Logic Functioning bit
 (39 6)  (477 358)  (477 358)  LC_3 Logic Functioning bit
 (44 6)  (482 358)  (482 358)  LC_3 Logic Functioning bit
 (45 6)  (483 358)  (483 358)  LC_3 Logic Functioning bit
 (22 7)  (460 359)  (460 359)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (468 359)  (468 359)  routing T_9_22.lc_trk_g1_3 <X> T_9_22.wire_logic_cluster/lc_3/in_1
 (40 7)  (478 359)  (478 359)  LC_3 Logic Functioning bit
 (41 7)  (479 359)  (479 359)  LC_3 Logic Functioning bit
 (42 7)  (480 359)  (480 359)  LC_3 Logic Functioning bit
 (43 7)  (481 359)  (481 359)  LC_3 Logic Functioning bit
 (14 8)  (452 360)  (452 360)  routing T_9_22.sp4_h_r_40 <X> T_9_22.lc_trk_g2_0
 (27 8)  (465 360)  (465 360)  routing T_9_22.lc_trk_g3_4 <X> T_9_22.wire_logic_cluster/lc_4/in_1
 (28 8)  (466 360)  (466 360)  routing T_9_22.lc_trk_g3_4 <X> T_9_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 360)  (467 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 360)  (468 360)  routing T_9_22.lc_trk_g3_4 <X> T_9_22.wire_logic_cluster/lc_4/in_1
 (32 8)  (470 360)  (470 360)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (474 360)  (474 360)  LC_4 Logic Functioning bit
 (37 8)  (475 360)  (475 360)  LC_4 Logic Functioning bit
 (38 8)  (476 360)  (476 360)  LC_4 Logic Functioning bit
 (39 8)  (477 360)  (477 360)  LC_4 Logic Functioning bit
 (44 8)  (482 360)  (482 360)  LC_4 Logic Functioning bit
 (45 8)  (483 360)  (483 360)  LC_4 Logic Functioning bit
 (14 9)  (452 361)  (452 361)  routing T_9_22.sp4_h_r_40 <X> T_9_22.lc_trk_g2_0
 (15 9)  (453 361)  (453 361)  routing T_9_22.sp4_h_r_40 <X> T_9_22.lc_trk_g2_0
 (16 9)  (454 361)  (454 361)  routing T_9_22.sp4_h_r_40 <X> T_9_22.lc_trk_g2_0
 (17 9)  (455 361)  (455 361)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (40 9)  (478 361)  (478 361)  LC_4 Logic Functioning bit
 (41 9)  (479 361)  (479 361)  LC_4 Logic Functioning bit
 (42 9)  (480 361)  (480 361)  LC_4 Logic Functioning bit
 (43 9)  (481 361)  (481 361)  LC_4 Logic Functioning bit
 (27 10)  (465 362)  (465 362)  routing T_9_22.lc_trk_g1_5 <X> T_9_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 362)  (467 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 362)  (468 362)  routing T_9_22.lc_trk_g1_5 <X> T_9_22.wire_logic_cluster/lc_5/in_1
 (32 10)  (470 362)  (470 362)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (474 362)  (474 362)  LC_5 Logic Functioning bit
 (37 10)  (475 362)  (475 362)  LC_5 Logic Functioning bit
 (38 10)  (476 362)  (476 362)  LC_5 Logic Functioning bit
 (39 10)  (477 362)  (477 362)  LC_5 Logic Functioning bit
 (44 10)  (482 362)  (482 362)  LC_5 Logic Functioning bit
 (45 10)  (483 362)  (483 362)  LC_5 Logic Functioning bit
 (8 11)  (446 363)  (446 363)  routing T_9_22.sp4_h_r_7 <X> T_9_22.sp4_v_t_42
 (9 11)  (447 363)  (447 363)  routing T_9_22.sp4_h_r_7 <X> T_9_22.sp4_v_t_42
 (40 11)  (478 363)  (478 363)  LC_5 Logic Functioning bit
 (41 11)  (479 363)  (479 363)  LC_5 Logic Functioning bit
 (42 11)  (480 363)  (480 363)  LC_5 Logic Functioning bit
 (43 11)  (481 363)  (481 363)  LC_5 Logic Functioning bit
 (17 12)  (455 364)  (455 364)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (456 364)  (456 364)  routing T_9_22.wire_logic_cluster/lc_1/out <X> T_9_22.lc_trk_g3_1
 (25 12)  (463 364)  (463 364)  routing T_9_22.sp4_h_r_34 <X> T_9_22.lc_trk_g3_2
 (27 12)  (465 364)  (465 364)  routing T_9_22.lc_trk_g1_6 <X> T_9_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 364)  (467 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (468 364)  (468 364)  routing T_9_22.lc_trk_g1_6 <X> T_9_22.wire_logic_cluster/lc_6/in_1
 (32 12)  (470 364)  (470 364)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (474 364)  (474 364)  LC_6 Logic Functioning bit
 (37 12)  (475 364)  (475 364)  LC_6 Logic Functioning bit
 (38 12)  (476 364)  (476 364)  LC_6 Logic Functioning bit
 (39 12)  (477 364)  (477 364)  LC_6 Logic Functioning bit
 (44 12)  (482 364)  (482 364)  LC_6 Logic Functioning bit
 (45 12)  (483 364)  (483 364)  LC_6 Logic Functioning bit
 (22 13)  (460 365)  (460 365)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (461 365)  (461 365)  routing T_9_22.sp4_h_r_34 <X> T_9_22.lc_trk_g3_2
 (24 13)  (462 365)  (462 365)  routing T_9_22.sp4_h_r_34 <X> T_9_22.lc_trk_g3_2
 (30 13)  (468 365)  (468 365)  routing T_9_22.lc_trk_g1_6 <X> T_9_22.wire_logic_cluster/lc_6/in_1
 (40 13)  (478 365)  (478 365)  LC_6 Logic Functioning bit
 (41 13)  (479 365)  (479 365)  LC_6 Logic Functioning bit
 (42 13)  (480 365)  (480 365)  LC_6 Logic Functioning bit
 (43 13)  (481 365)  (481 365)  LC_6 Logic Functioning bit
 (1 14)  (439 366)  (439 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (11 14)  (449 366)  (449 366)  routing T_9_22.sp4_v_b_8 <X> T_9_22.sp4_v_t_46
 (14 14)  (452 366)  (452 366)  routing T_9_22.wire_logic_cluster/lc_4/out <X> T_9_22.lc_trk_g3_4
 (21 14)  (459 366)  (459 366)  routing T_9_22.wire_logic_cluster/lc_7/out <X> T_9_22.lc_trk_g3_7
 (22 14)  (460 366)  (460 366)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (465 366)  (465 366)  routing T_9_22.lc_trk_g3_7 <X> T_9_22.wire_logic_cluster/lc_7/in_1
 (28 14)  (466 366)  (466 366)  routing T_9_22.lc_trk_g3_7 <X> T_9_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 366)  (467 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (468 366)  (468 366)  routing T_9_22.lc_trk_g3_7 <X> T_9_22.wire_logic_cluster/lc_7/in_1
 (32 14)  (470 366)  (470 366)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (474 366)  (474 366)  LC_7 Logic Functioning bit
 (37 14)  (475 366)  (475 366)  LC_7 Logic Functioning bit
 (38 14)  (476 366)  (476 366)  LC_7 Logic Functioning bit
 (39 14)  (477 366)  (477 366)  LC_7 Logic Functioning bit
 (44 14)  (482 366)  (482 366)  LC_7 Logic Functioning bit
 (45 14)  (483 366)  (483 366)  LC_7 Logic Functioning bit
 (0 15)  (438 367)  (438 367)  routing T_9_22.glb_netwk_2 <X> T_9_22.wire_logic_cluster/lc_7/s_r
 (12 15)  (450 367)  (450 367)  routing T_9_22.sp4_v_b_8 <X> T_9_22.sp4_v_t_46
 (17 15)  (455 367)  (455 367)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (468 367)  (468 367)  routing T_9_22.lc_trk_g3_7 <X> T_9_22.wire_logic_cluster/lc_7/in_1
 (40 15)  (478 367)  (478 367)  LC_7 Logic Functioning bit
 (41 15)  (479 367)  (479 367)  LC_7 Logic Functioning bit
 (42 15)  (480 367)  (480 367)  LC_7 Logic Functioning bit
 (43 15)  (481 367)  (481 367)  LC_7 Logic Functioning bit


LogicTile_10_22

 (15 0)  (507 352)  (507 352)  routing T_10_22.sp4_h_r_9 <X> T_10_22.lc_trk_g0_1
 (16 0)  (508 352)  (508 352)  routing T_10_22.sp4_h_r_9 <X> T_10_22.lc_trk_g0_1
 (17 0)  (509 352)  (509 352)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (510 352)  (510 352)  routing T_10_22.sp4_h_r_9 <X> T_10_22.lc_trk_g0_1
 (21 0)  (513 352)  (513 352)  routing T_10_22.wire_logic_cluster/lc_3/out <X> T_10_22.lc_trk_g0_3
 (22 0)  (514 352)  (514 352)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (519 352)  (519 352)  routing T_10_22.lc_trk_g3_0 <X> T_10_22.wire_logic_cluster/lc_0/in_1
 (28 0)  (520 352)  (520 352)  routing T_10_22.lc_trk_g3_0 <X> T_10_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 352)  (521 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (523 352)  (523 352)  routing T_10_22.lc_trk_g3_4 <X> T_10_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 352)  (524 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 352)  (525 352)  routing T_10_22.lc_trk_g3_4 <X> T_10_22.wire_logic_cluster/lc_0/in_3
 (34 0)  (526 352)  (526 352)  routing T_10_22.lc_trk_g3_4 <X> T_10_22.wire_logic_cluster/lc_0/in_3
 (40 0)  (532 352)  (532 352)  LC_0 Logic Functioning bit
 (41 0)  (533 352)  (533 352)  LC_0 Logic Functioning bit
 (42 0)  (534 352)  (534 352)  LC_0 Logic Functioning bit
 (43 0)  (535 352)  (535 352)  LC_0 Logic Functioning bit
 (44 0)  (536 352)  (536 352)  LC_0 Logic Functioning bit
 (14 1)  (506 353)  (506 353)  routing T_10_22.sp4_h_r_0 <X> T_10_22.lc_trk_g0_0
 (15 1)  (507 353)  (507 353)  routing T_10_22.sp4_h_r_0 <X> T_10_22.lc_trk_g0_0
 (16 1)  (508 353)  (508 353)  routing T_10_22.sp4_h_r_0 <X> T_10_22.lc_trk_g0_0
 (17 1)  (509 353)  (509 353)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (22 1)  (514 353)  (514 353)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (516 353)  (516 353)  routing T_10_22.top_op_2 <X> T_10_22.lc_trk_g0_2
 (25 1)  (517 353)  (517 353)  routing T_10_22.top_op_2 <X> T_10_22.lc_trk_g0_2
 (32 1)  (524 353)  (524 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (40 1)  (532 353)  (532 353)  LC_0 Logic Functioning bit
 (41 1)  (533 353)  (533 353)  LC_0 Logic Functioning bit
 (42 1)  (534 353)  (534 353)  LC_0 Logic Functioning bit
 (43 1)  (535 353)  (535 353)  LC_0 Logic Functioning bit
 (50 1)  (542 353)  (542 353)  Carry_In_Mux bit 

 (14 2)  (506 354)  (506 354)  routing T_10_22.wire_logic_cluster/lc_4/out <X> T_10_22.lc_trk_g0_4
 (21 2)  (513 354)  (513 354)  routing T_10_22.sp4_h_l_2 <X> T_10_22.lc_trk_g0_7
 (22 2)  (514 354)  (514 354)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (515 354)  (515 354)  routing T_10_22.sp4_h_l_2 <X> T_10_22.lc_trk_g0_7
 (24 2)  (516 354)  (516 354)  routing T_10_22.sp4_h_l_2 <X> T_10_22.lc_trk_g0_7
 (27 2)  (519 354)  (519 354)  routing T_10_22.lc_trk_g3_1 <X> T_10_22.wire_logic_cluster/lc_1/in_1
 (28 2)  (520 354)  (520 354)  routing T_10_22.lc_trk_g3_1 <X> T_10_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 354)  (521 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (524 354)  (524 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 354)  (525 354)  routing T_10_22.lc_trk_g2_0 <X> T_10_22.wire_logic_cluster/lc_1/in_3
 (40 2)  (532 354)  (532 354)  LC_1 Logic Functioning bit
 (41 2)  (533 354)  (533 354)  LC_1 Logic Functioning bit
 (42 2)  (534 354)  (534 354)  LC_1 Logic Functioning bit
 (43 2)  (535 354)  (535 354)  LC_1 Logic Functioning bit
 (44 2)  (536 354)  (536 354)  LC_1 Logic Functioning bit
 (17 3)  (509 355)  (509 355)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (32 3)  (524 355)  (524 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (40 3)  (532 355)  (532 355)  LC_1 Logic Functioning bit
 (41 3)  (533 355)  (533 355)  LC_1 Logic Functioning bit
 (42 3)  (534 355)  (534 355)  LC_1 Logic Functioning bit
 (43 3)  (535 355)  (535 355)  LC_1 Logic Functioning bit
 (2 4)  (494 356)  (494 356)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (14 4)  (506 356)  (506 356)  routing T_10_22.sp4_h_r_8 <X> T_10_22.lc_trk_g1_0
 (25 4)  (517 356)  (517 356)  routing T_10_22.wire_logic_cluster/lc_2/out <X> T_10_22.lc_trk_g1_2
 (27 4)  (519 356)  (519 356)  routing T_10_22.lc_trk_g1_2 <X> T_10_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 356)  (521 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (524 356)  (524 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 356)  (525 356)  routing T_10_22.lc_trk_g3_2 <X> T_10_22.wire_logic_cluster/lc_2/in_3
 (34 4)  (526 356)  (526 356)  routing T_10_22.lc_trk_g3_2 <X> T_10_22.wire_logic_cluster/lc_2/in_3
 (35 4)  (527 356)  (527 356)  routing T_10_22.lc_trk_g2_6 <X> T_10_22.input_2_2
 (40 4)  (532 356)  (532 356)  LC_2 Logic Functioning bit
 (41 4)  (533 356)  (533 356)  LC_2 Logic Functioning bit
 (42 4)  (534 356)  (534 356)  LC_2 Logic Functioning bit
 (43 4)  (535 356)  (535 356)  LC_2 Logic Functioning bit
 (44 4)  (536 356)  (536 356)  LC_2 Logic Functioning bit
 (15 5)  (507 357)  (507 357)  routing T_10_22.sp4_h_r_8 <X> T_10_22.lc_trk_g1_0
 (16 5)  (508 357)  (508 357)  routing T_10_22.sp4_h_r_8 <X> T_10_22.lc_trk_g1_0
 (17 5)  (509 357)  (509 357)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (22 5)  (514 357)  (514 357)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (522 357)  (522 357)  routing T_10_22.lc_trk_g1_2 <X> T_10_22.wire_logic_cluster/lc_2/in_1
 (31 5)  (523 357)  (523 357)  routing T_10_22.lc_trk_g3_2 <X> T_10_22.wire_logic_cluster/lc_2/in_3
 (32 5)  (524 357)  (524 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (525 357)  (525 357)  routing T_10_22.lc_trk_g2_6 <X> T_10_22.input_2_2
 (35 5)  (527 357)  (527 357)  routing T_10_22.lc_trk_g2_6 <X> T_10_22.input_2_2
 (40 5)  (532 357)  (532 357)  LC_2 Logic Functioning bit
 (41 5)  (533 357)  (533 357)  LC_2 Logic Functioning bit
 (42 5)  (534 357)  (534 357)  LC_2 Logic Functioning bit
 (43 5)  (535 357)  (535 357)  LC_2 Logic Functioning bit
 (3 6)  (495 358)  (495 358)  routing T_10_22.sp12_v_b_0 <X> T_10_22.sp12_v_t_23
 (4 6)  (496 358)  (496 358)  routing T_10_22.sp4_v_b_7 <X> T_10_22.sp4_v_t_38
 (6 6)  (498 358)  (498 358)  routing T_10_22.sp4_v_b_7 <X> T_10_22.sp4_v_t_38
 (22 6)  (514 358)  (514 358)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (516 358)  (516 358)  routing T_10_22.top_op_7 <X> T_10_22.lc_trk_g1_7
 (27 6)  (519 358)  (519 358)  routing T_10_22.lc_trk_g1_7 <X> T_10_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 358)  (521 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 358)  (522 358)  routing T_10_22.lc_trk_g1_7 <X> T_10_22.wire_logic_cluster/lc_3/in_1
 (32 6)  (524 358)  (524 358)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (35 6)  (527 358)  (527 358)  routing T_10_22.lc_trk_g3_6 <X> T_10_22.input_2_3
 (36 6)  (528 358)  (528 358)  LC_3 Logic Functioning bit
 (39 6)  (531 358)  (531 358)  LC_3 Logic Functioning bit
 (41 6)  (533 358)  (533 358)  LC_3 Logic Functioning bit
 (42 6)  (534 358)  (534 358)  LC_3 Logic Functioning bit
 (44 6)  (536 358)  (536 358)  LC_3 Logic Functioning bit
 (14 7)  (506 359)  (506 359)  routing T_10_22.top_op_4 <X> T_10_22.lc_trk_g1_4
 (15 7)  (507 359)  (507 359)  routing T_10_22.top_op_4 <X> T_10_22.lc_trk_g1_4
 (17 7)  (509 359)  (509 359)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (21 7)  (513 359)  (513 359)  routing T_10_22.top_op_7 <X> T_10_22.lc_trk_g1_7
 (30 7)  (522 359)  (522 359)  routing T_10_22.lc_trk_g1_7 <X> T_10_22.wire_logic_cluster/lc_3/in_1
 (32 7)  (524 359)  (524 359)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (525 359)  (525 359)  routing T_10_22.lc_trk_g3_6 <X> T_10_22.input_2_3
 (34 7)  (526 359)  (526 359)  routing T_10_22.lc_trk_g3_6 <X> T_10_22.input_2_3
 (35 7)  (527 359)  (527 359)  routing T_10_22.lc_trk_g3_6 <X> T_10_22.input_2_3
 (36 7)  (528 359)  (528 359)  LC_3 Logic Functioning bit
 (39 7)  (531 359)  (531 359)  LC_3 Logic Functioning bit
 (41 7)  (533 359)  (533 359)  LC_3 Logic Functioning bit
 (42 7)  (534 359)  (534 359)  LC_3 Logic Functioning bit
 (28 8)  (520 360)  (520 360)  routing T_10_22.lc_trk_g2_5 <X> T_10_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 360)  (521 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 360)  (522 360)  routing T_10_22.lc_trk_g2_5 <X> T_10_22.wire_logic_cluster/lc_4/in_1
 (32 8)  (524 360)  (524 360)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (527 360)  (527 360)  routing T_10_22.lc_trk_g2_4 <X> T_10_22.input_2_4
 (36 8)  (528 360)  (528 360)  LC_4 Logic Functioning bit
 (39 8)  (531 360)  (531 360)  LC_4 Logic Functioning bit
 (41 8)  (533 360)  (533 360)  LC_4 Logic Functioning bit
 (42 8)  (534 360)  (534 360)  LC_4 Logic Functioning bit
 (44 8)  (536 360)  (536 360)  LC_4 Logic Functioning bit
 (16 9)  (508 361)  (508 361)  routing T_10_22.sp12_v_b_8 <X> T_10_22.lc_trk_g2_0
 (17 9)  (509 361)  (509 361)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (32 9)  (524 361)  (524 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (525 361)  (525 361)  routing T_10_22.lc_trk_g2_4 <X> T_10_22.input_2_4
 (36 9)  (528 361)  (528 361)  LC_4 Logic Functioning bit
 (39 9)  (531 361)  (531 361)  LC_4 Logic Functioning bit
 (41 9)  (533 361)  (533 361)  LC_4 Logic Functioning bit
 (42 9)  (534 361)  (534 361)  LC_4 Logic Functioning bit
 (3 10)  (495 362)  (495 362)  routing T_10_22.sp12_h_r_1 <X> T_10_22.sp12_h_l_22
 (16 10)  (508 362)  (508 362)  routing T_10_22.sp4_v_b_37 <X> T_10_22.lc_trk_g2_5
 (17 10)  (509 362)  (509 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (510 362)  (510 362)  routing T_10_22.sp4_v_b_37 <X> T_10_22.lc_trk_g2_5
 (27 10)  (519 362)  (519 362)  routing T_10_22.lc_trk_g3_5 <X> T_10_22.wire_logic_cluster/lc_5/in_1
 (28 10)  (520 362)  (520 362)  routing T_10_22.lc_trk_g3_5 <X> T_10_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 362)  (521 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 362)  (522 362)  routing T_10_22.lc_trk_g3_5 <X> T_10_22.wire_logic_cluster/lc_5/in_1
 (32 10)  (524 362)  (524 362)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (527 362)  (527 362)  routing T_10_22.lc_trk_g1_4 <X> T_10_22.input_2_5
 (36 10)  (528 362)  (528 362)  LC_5 Logic Functioning bit
 (39 10)  (531 362)  (531 362)  LC_5 Logic Functioning bit
 (41 10)  (533 362)  (533 362)  LC_5 Logic Functioning bit
 (42 10)  (534 362)  (534 362)  LC_5 Logic Functioning bit
 (44 10)  (536 362)  (536 362)  LC_5 Logic Functioning bit
 (52 10)  (544 362)  (544 362)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (3 11)  (495 363)  (495 363)  routing T_10_22.sp12_h_r_1 <X> T_10_22.sp12_h_l_22
 (14 11)  (506 363)  (506 363)  routing T_10_22.sp4_r_v_b_36 <X> T_10_22.lc_trk_g2_4
 (17 11)  (509 363)  (509 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (18 11)  (510 363)  (510 363)  routing T_10_22.sp4_v_b_37 <X> T_10_22.lc_trk_g2_5
 (22 11)  (514 363)  (514 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (517 363)  (517 363)  routing T_10_22.sp4_r_v_b_38 <X> T_10_22.lc_trk_g2_6
 (32 11)  (524 363)  (524 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (526 363)  (526 363)  routing T_10_22.lc_trk_g1_4 <X> T_10_22.input_2_5
 (36 11)  (528 363)  (528 363)  LC_5 Logic Functioning bit
 (39 11)  (531 363)  (531 363)  LC_5 Logic Functioning bit
 (41 11)  (533 363)  (533 363)  LC_5 Logic Functioning bit
 (42 11)  (534 363)  (534 363)  LC_5 Logic Functioning bit
 (8 12)  (500 364)  (500 364)  routing T_10_22.sp4_v_b_4 <X> T_10_22.sp4_h_r_10
 (9 12)  (501 364)  (501 364)  routing T_10_22.sp4_v_b_4 <X> T_10_22.sp4_h_r_10
 (10 12)  (502 364)  (502 364)  routing T_10_22.sp4_v_b_4 <X> T_10_22.sp4_h_r_10
 (14 12)  (506 364)  (506 364)  routing T_10_22.wire_logic_cluster/lc_0/out <X> T_10_22.lc_trk_g3_0
 (17 12)  (509 364)  (509 364)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (510 364)  (510 364)  routing T_10_22.wire_logic_cluster/lc_1/out <X> T_10_22.lc_trk_g3_1
 (25 12)  (517 364)  (517 364)  routing T_10_22.sp4_h_r_34 <X> T_10_22.lc_trk_g3_2
 (27 12)  (519 364)  (519 364)  routing T_10_22.lc_trk_g1_0 <X> T_10_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 364)  (521 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (524 364)  (524 364)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (528 364)  (528 364)  LC_6 Logic Functioning bit
 (39 12)  (531 364)  (531 364)  LC_6 Logic Functioning bit
 (41 12)  (533 364)  (533 364)  LC_6 Logic Functioning bit
 (42 12)  (534 364)  (534 364)  LC_6 Logic Functioning bit
 (44 12)  (536 364)  (536 364)  LC_6 Logic Functioning bit
 (17 13)  (509 365)  (509 365)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (22 13)  (514 365)  (514 365)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (515 365)  (515 365)  routing T_10_22.sp4_h_r_34 <X> T_10_22.lc_trk_g3_2
 (24 13)  (516 365)  (516 365)  routing T_10_22.sp4_h_r_34 <X> T_10_22.lc_trk_g3_2
 (32 13)  (524 365)  (524 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (527 365)  (527 365)  routing T_10_22.lc_trk_g0_2 <X> T_10_22.input_2_6
 (36 13)  (528 365)  (528 365)  LC_6 Logic Functioning bit
 (39 13)  (531 365)  (531 365)  LC_6 Logic Functioning bit
 (41 13)  (533 365)  (533 365)  LC_6 Logic Functioning bit
 (42 13)  (534 365)  (534 365)  LC_6 Logic Functioning bit
 (48 13)  (540 365)  (540 365)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (14 14)  (506 366)  (506 366)  routing T_10_22.sp4_h_r_36 <X> T_10_22.lc_trk_g3_4
 (15 14)  (507 366)  (507 366)  routing T_10_22.sp4_h_r_45 <X> T_10_22.lc_trk_g3_5
 (16 14)  (508 366)  (508 366)  routing T_10_22.sp4_h_r_45 <X> T_10_22.lc_trk_g3_5
 (17 14)  (509 366)  (509 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (510 366)  (510 366)  routing T_10_22.sp4_h_r_45 <X> T_10_22.lc_trk_g3_5
 (26 14)  (518 366)  (518 366)  routing T_10_22.lc_trk_g0_7 <X> T_10_22.wire_logic_cluster/lc_7/in_0
 (29 14)  (521 366)  (521 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 366)  (522 366)  routing T_10_22.lc_trk_g0_4 <X> T_10_22.wire_logic_cluster/lc_7/in_1
 (32 14)  (524 366)  (524 366)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (40 14)  (532 366)  (532 366)  LC_7 Logic Functioning bit
 (4 15)  (496 367)  (496 367)  routing T_10_22.sp4_h_r_1 <X> T_10_22.sp4_h_l_44
 (6 15)  (498 367)  (498 367)  routing T_10_22.sp4_h_r_1 <X> T_10_22.sp4_h_l_44
 (15 15)  (507 367)  (507 367)  routing T_10_22.sp4_h_r_36 <X> T_10_22.lc_trk_g3_4
 (16 15)  (508 367)  (508 367)  routing T_10_22.sp4_h_r_36 <X> T_10_22.lc_trk_g3_4
 (17 15)  (509 367)  (509 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (18 15)  (510 367)  (510 367)  routing T_10_22.sp4_h_r_45 <X> T_10_22.lc_trk_g3_5
 (22 15)  (514 367)  (514 367)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (517 367)  (517 367)  routing T_10_22.sp4_r_v_b_46 <X> T_10_22.lc_trk_g3_6
 (26 15)  (518 367)  (518 367)  routing T_10_22.lc_trk_g0_7 <X> T_10_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 367)  (521 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (32 15)  (524 367)  (524 367)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (527 367)  (527 367)  routing T_10_22.lc_trk_g0_3 <X> T_10_22.input_2_7
 (39 15)  (531 367)  (531 367)  LC_7 Logic Functioning bit
 (48 15)  (540 367)  (540 367)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_11_22

 (14 0)  (560 352)  (560 352)  routing T_11_22.sp4_v_b_8 <X> T_11_22.lc_trk_g0_0
 (17 0)  (563 352)  (563 352)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (29 0)  (575 352)  (575 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (578 352)  (578 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 352)  (579 352)  routing T_11_22.lc_trk_g2_1 <X> T_11_22.wire_logic_cluster/lc_0/in_3
 (36 0)  (582 352)  (582 352)  LC_0 Logic Functioning bit
 (38 0)  (584 352)  (584 352)  LC_0 Logic Functioning bit
 (14 1)  (560 353)  (560 353)  routing T_11_22.sp4_v_b_8 <X> T_11_22.lc_trk_g0_0
 (16 1)  (562 353)  (562 353)  routing T_11_22.sp4_v_b_8 <X> T_11_22.lc_trk_g0_0
 (17 1)  (563 353)  (563 353)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (18 1)  (564 353)  (564 353)  routing T_11_22.sp4_r_v_b_34 <X> T_11_22.lc_trk_g0_1
 (36 1)  (582 353)  (582 353)  LC_0 Logic Functioning bit
 (38 1)  (584 353)  (584 353)  LC_0 Logic Functioning bit
 (48 1)  (594 353)  (594 353)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (546 354)  (546 354)  routing T_11_22.glb_netwk_6 <X> T_11_22.wire_logic_cluster/lc_7/clk
 (1 2)  (547 354)  (547 354)  routing T_11_22.glb_netwk_6 <X> T_11_22.wire_logic_cluster/lc_7/clk
 (2 2)  (548 354)  (548 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (29 2)  (575 354)  (575 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (36 2)  (582 354)  (582 354)  LC_1 Logic Functioning bit
 (38 2)  (584 354)  (584 354)  LC_1 Logic Functioning bit
 (41 2)  (587 354)  (587 354)  LC_1 Logic Functioning bit
 (43 2)  (589 354)  (589 354)  LC_1 Logic Functioning bit
 (45 2)  (591 354)  (591 354)  LC_1 Logic Functioning bit
 (53 2)  (599 354)  (599 354)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (36 3)  (582 355)  (582 355)  LC_1 Logic Functioning bit
 (38 3)  (584 355)  (584 355)  LC_1 Logic Functioning bit
 (41 3)  (587 355)  (587 355)  LC_1 Logic Functioning bit
 (43 3)  (589 355)  (589 355)  LC_1 Logic Functioning bit
 (15 4)  (561 356)  (561 356)  routing T_11_22.sp12_h_r_1 <X> T_11_22.lc_trk_g1_1
 (17 4)  (563 356)  (563 356)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_1 lc_trk_g1_1
 (18 4)  (564 356)  (564 356)  routing T_11_22.sp12_h_r_1 <X> T_11_22.lc_trk_g1_1
 (21 4)  (567 356)  (567 356)  routing T_11_22.sp12_h_r_3 <X> T_11_22.lc_trk_g1_3
 (22 4)  (568 356)  (568 356)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (570 356)  (570 356)  routing T_11_22.sp12_h_r_3 <X> T_11_22.lc_trk_g1_3
 (18 5)  (564 357)  (564 357)  routing T_11_22.sp12_h_r_1 <X> T_11_22.lc_trk_g1_1
 (21 5)  (567 357)  (567 357)  routing T_11_22.sp12_h_r_3 <X> T_11_22.lc_trk_g1_3
 (22 5)  (568 357)  (568 357)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_l_17 lc_trk_g1_2
 (23 5)  (569 357)  (569 357)  routing T_11_22.sp12_h_l_17 <X> T_11_22.lc_trk_g1_2
 (25 5)  (571 357)  (571 357)  routing T_11_22.sp12_h_l_17 <X> T_11_22.lc_trk_g1_2
 (26 6)  (572 358)  (572 358)  routing T_11_22.lc_trk_g2_5 <X> T_11_22.wire_logic_cluster/lc_3/in_0
 (27 6)  (573 358)  (573 358)  routing T_11_22.lc_trk_g1_1 <X> T_11_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 358)  (575 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (578 358)  (578 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 358)  (579 358)  routing T_11_22.lc_trk_g2_2 <X> T_11_22.wire_logic_cluster/lc_3/in_3
 (46 6)  (592 358)  (592 358)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (52 6)  (598 358)  (598 358)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (28 7)  (574 359)  (574 359)  routing T_11_22.lc_trk_g2_5 <X> T_11_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 359)  (575 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (577 359)  (577 359)  routing T_11_22.lc_trk_g2_2 <X> T_11_22.wire_logic_cluster/lc_3/in_3
 (32 7)  (578 359)  (578 359)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (580 359)  (580 359)  routing T_11_22.lc_trk_g1_2 <X> T_11_22.input_2_3
 (35 7)  (581 359)  (581 359)  routing T_11_22.lc_trk_g1_2 <X> T_11_22.input_2_3
 (41 7)  (587 359)  (587 359)  LC_3 Logic Functioning bit
 (14 8)  (560 360)  (560 360)  routing T_11_22.sp4_h_r_40 <X> T_11_22.lc_trk_g2_0
 (15 8)  (561 360)  (561 360)  routing T_11_22.sp4_h_r_25 <X> T_11_22.lc_trk_g2_1
 (16 8)  (562 360)  (562 360)  routing T_11_22.sp4_h_r_25 <X> T_11_22.lc_trk_g2_1
 (17 8)  (563 360)  (563 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (25 8)  (571 360)  (571 360)  routing T_11_22.sp12_v_t_1 <X> T_11_22.lc_trk_g2_2
 (14 9)  (560 361)  (560 361)  routing T_11_22.sp4_h_r_40 <X> T_11_22.lc_trk_g2_0
 (15 9)  (561 361)  (561 361)  routing T_11_22.sp4_h_r_40 <X> T_11_22.lc_trk_g2_0
 (16 9)  (562 361)  (562 361)  routing T_11_22.sp4_h_r_40 <X> T_11_22.lc_trk_g2_0
 (17 9)  (563 361)  (563 361)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (18 9)  (564 361)  (564 361)  routing T_11_22.sp4_h_r_25 <X> T_11_22.lc_trk_g2_1
 (22 9)  (568 361)  (568 361)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_1 lc_trk_g2_2
 (24 9)  (570 361)  (570 361)  routing T_11_22.sp12_v_t_1 <X> T_11_22.lc_trk_g2_2
 (25 9)  (571 361)  (571 361)  routing T_11_22.sp12_v_t_1 <X> T_11_22.lc_trk_g2_2
 (9 10)  (555 362)  (555 362)  routing T_11_22.sp4_h_r_4 <X> T_11_22.sp4_h_l_42
 (10 10)  (556 362)  (556 362)  routing T_11_22.sp4_h_r_4 <X> T_11_22.sp4_h_l_42
 (11 10)  (557 362)  (557 362)  routing T_11_22.sp4_h_r_2 <X> T_11_22.sp4_v_t_45
 (12 10)  (558 362)  (558 362)  routing T_11_22.sp4_h_r_5 <X> T_11_22.sp4_h_l_45
 (13 10)  (559 362)  (559 362)  routing T_11_22.sp4_h_r_2 <X> T_11_22.sp4_v_t_45
 (17 10)  (563 362)  (563 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (27 10)  (573 362)  (573 362)  routing T_11_22.lc_trk_g1_3 <X> T_11_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 362)  (575 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (578 362)  (578 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 362)  (579 362)  routing T_11_22.lc_trk_g2_0 <X> T_11_22.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 362)  (582 362)  LC_5 Logic Functioning bit
 (38 10)  (584 362)  (584 362)  LC_5 Logic Functioning bit
 (40 10)  (586 362)  (586 362)  LC_5 Logic Functioning bit
 (42 10)  (588 362)  (588 362)  LC_5 Logic Functioning bit
 (46 10)  (592 362)  (592 362)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (12 11)  (558 363)  (558 363)  routing T_11_22.sp4_h_r_2 <X> T_11_22.sp4_v_t_45
 (13 11)  (559 363)  (559 363)  routing T_11_22.sp4_h_r_5 <X> T_11_22.sp4_h_l_45
 (18 11)  (564 363)  (564 363)  routing T_11_22.sp4_r_v_b_37 <X> T_11_22.lc_trk_g2_5
 (30 11)  (576 363)  (576 363)  routing T_11_22.lc_trk_g1_3 <X> T_11_22.wire_logic_cluster/lc_5/in_1
 (36 11)  (582 363)  (582 363)  LC_5 Logic Functioning bit
 (38 11)  (584 363)  (584 363)  LC_5 Logic Functioning bit
 (40 11)  (586 363)  (586 363)  LC_5 Logic Functioning bit
 (42 11)  (588 363)  (588 363)  LC_5 Logic Functioning bit


LogicTile_12_22

 (8 0)  (608 352)  (608 352)  routing T_12_22.sp4_h_l_40 <X> T_12_22.sp4_h_r_1
 (10 0)  (610 352)  (610 352)  routing T_12_22.sp4_h_l_40 <X> T_12_22.sp4_h_r_1
 (32 0)  (632 352)  (632 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (634 352)  (634 352)  routing T_12_22.lc_trk_g1_0 <X> T_12_22.wire_logic_cluster/lc_0/in_3
 (40 0)  (640 352)  (640 352)  LC_0 Logic Functioning bit
 (41 0)  (641 352)  (641 352)  LC_0 Logic Functioning bit
 (42 0)  (642 352)  (642 352)  LC_0 Logic Functioning bit
 (43 0)  (643 352)  (643 352)  LC_0 Logic Functioning bit
 (45 0)  (645 352)  (645 352)  LC_0 Logic Functioning bit
 (53 0)  (653 352)  (653 352)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (40 1)  (640 353)  (640 353)  LC_0 Logic Functioning bit
 (41 1)  (641 353)  (641 353)  LC_0 Logic Functioning bit
 (42 1)  (642 353)  (642 353)  LC_0 Logic Functioning bit
 (43 1)  (643 353)  (643 353)  LC_0 Logic Functioning bit
 (0 2)  (600 354)  (600 354)  routing T_12_22.glb_netwk_6 <X> T_12_22.wire_logic_cluster/lc_7/clk
 (1 2)  (601 354)  (601 354)  routing T_12_22.glb_netwk_6 <X> T_12_22.wire_logic_cluster/lc_7/clk
 (2 2)  (602 354)  (602 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (9 2)  (609 354)  (609 354)  routing T_12_22.sp4_h_r_10 <X> T_12_22.sp4_h_l_36
 (10 2)  (610 354)  (610 354)  routing T_12_22.sp4_h_r_10 <X> T_12_22.sp4_h_l_36
 (8 4)  (608 356)  (608 356)  routing T_12_22.sp4_h_l_41 <X> T_12_22.sp4_h_r_4
 (14 4)  (614 356)  (614 356)  routing T_12_22.wire_logic_cluster/lc_0/out <X> T_12_22.lc_trk_g1_0
 (17 5)  (617 357)  (617 357)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (4 7)  (604 359)  (604 359)  routing T_12_22.sp4_h_r_7 <X> T_12_22.sp4_h_l_38
 (6 7)  (606 359)  (606 359)  routing T_12_22.sp4_h_r_7 <X> T_12_22.sp4_h_l_38
 (5 9)  (605 361)  (605 361)  routing T_12_22.sp4_h_r_6 <X> T_12_22.sp4_v_b_6
 (3 10)  (603 362)  (603 362)  routing T_12_22.sp12_h_r_1 <X> T_12_22.sp12_h_l_22
 (3 11)  (603 363)  (603 363)  routing T_12_22.sp12_h_r_1 <X> T_12_22.sp12_h_l_22
 (10 13)  (610 365)  (610 365)  routing T_12_22.sp4_h_r_5 <X> T_12_22.sp4_v_b_10
 (1 14)  (601 366)  (601 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (0 15)  (600 367)  (600 367)  routing T_12_22.glb_netwk_2 <X> T_12_22.wire_logic_cluster/lc_7/s_r
 (11 15)  (611 367)  (611 367)  routing T_12_22.sp4_h_r_11 <X> T_12_22.sp4_h_l_46


LogicTile_13_22

 (17 0)  (671 352)  (671 352)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (672 352)  (672 352)  routing T_13_22.bnr_op_1 <X> T_13_22.lc_trk_g0_1
 (27 0)  (681 352)  (681 352)  routing T_13_22.lc_trk_g3_0 <X> T_13_22.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 352)  (682 352)  routing T_13_22.lc_trk_g3_0 <X> T_13_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 352)  (683 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 352)  (686 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 352)  (688 352)  routing T_13_22.lc_trk_g1_0 <X> T_13_22.wire_logic_cluster/lc_0/in_3
 (35 0)  (689 352)  (689 352)  routing T_13_22.lc_trk_g1_5 <X> T_13_22.input_2_0
 (36 0)  (690 352)  (690 352)  LC_0 Logic Functioning bit
 (37 0)  (691 352)  (691 352)  LC_0 Logic Functioning bit
 (39 0)  (693 352)  (693 352)  LC_0 Logic Functioning bit
 (43 0)  (697 352)  (697 352)  LC_0 Logic Functioning bit
 (45 0)  (699 352)  (699 352)  LC_0 Logic Functioning bit
 (46 0)  (700 352)  (700 352)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (52 0)  (706 352)  (706 352)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (8 1)  (662 353)  (662 353)  routing T_13_22.sp4_h_l_36 <X> T_13_22.sp4_v_b_1
 (9 1)  (663 353)  (663 353)  routing T_13_22.sp4_h_l_36 <X> T_13_22.sp4_v_b_1
 (14 1)  (668 353)  (668 353)  routing T_13_22.sp4_r_v_b_35 <X> T_13_22.lc_trk_g0_0
 (17 1)  (671 353)  (671 353)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (18 1)  (672 353)  (672 353)  routing T_13_22.bnr_op_1 <X> T_13_22.lc_trk_g0_1
 (26 1)  (680 353)  (680 353)  routing T_13_22.lc_trk_g1_3 <X> T_13_22.wire_logic_cluster/lc_0/in_0
 (27 1)  (681 353)  (681 353)  routing T_13_22.lc_trk_g1_3 <X> T_13_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 353)  (683 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (686 353)  (686 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (688 353)  (688 353)  routing T_13_22.lc_trk_g1_5 <X> T_13_22.input_2_0
 (37 1)  (691 353)  (691 353)  LC_0 Logic Functioning bit
 (41 1)  (695 353)  (695 353)  LC_0 Logic Functioning bit
 (42 1)  (696 353)  (696 353)  LC_0 Logic Functioning bit
 (43 1)  (697 353)  (697 353)  LC_0 Logic Functioning bit
 (48 1)  (702 353)  (702 353)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (654 354)  (654 354)  routing T_13_22.glb_netwk_6 <X> T_13_22.wire_logic_cluster/lc_7/clk
 (1 2)  (655 354)  (655 354)  routing T_13_22.glb_netwk_6 <X> T_13_22.wire_logic_cluster/lc_7/clk
 (2 2)  (656 354)  (656 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (16 2)  (670 354)  (670 354)  routing T_13_22.sp12_h_r_13 <X> T_13_22.lc_trk_g0_5
 (17 2)  (671 354)  (671 354)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_13 lc_trk_g0_5
 (26 2)  (680 354)  (680 354)  routing T_13_22.lc_trk_g3_4 <X> T_13_22.wire_logic_cluster/lc_1/in_0
 (29 2)  (683 354)  (683 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 354)  (686 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 354)  (687 354)  routing T_13_22.lc_trk_g3_3 <X> T_13_22.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 354)  (688 354)  routing T_13_22.lc_trk_g3_3 <X> T_13_22.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 354)  (690 354)  LC_1 Logic Functioning bit
 (37 2)  (691 354)  (691 354)  LC_1 Logic Functioning bit
 (38 2)  (692 354)  (692 354)  LC_1 Logic Functioning bit
 (39 2)  (693 354)  (693 354)  LC_1 Logic Functioning bit
 (41 2)  (695 354)  (695 354)  LC_1 Logic Functioning bit
 (43 2)  (697 354)  (697 354)  LC_1 Logic Functioning bit
 (47 2)  (701 354)  (701 354)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (52 2)  (706 354)  (706 354)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (27 3)  (681 355)  (681 355)  routing T_13_22.lc_trk_g3_4 <X> T_13_22.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 355)  (682 355)  routing T_13_22.lc_trk_g3_4 <X> T_13_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 355)  (683 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (685 355)  (685 355)  routing T_13_22.lc_trk_g3_3 <X> T_13_22.wire_logic_cluster/lc_1/in_3
 (37 3)  (691 355)  (691 355)  LC_1 Logic Functioning bit
 (39 3)  (693 355)  (693 355)  LC_1 Logic Functioning bit
 (9 4)  (663 356)  (663 356)  routing T_13_22.sp4_h_l_36 <X> T_13_22.sp4_h_r_4
 (10 4)  (664 356)  (664 356)  routing T_13_22.sp4_h_l_36 <X> T_13_22.sp4_h_r_4
 (21 4)  (675 356)  (675 356)  routing T_13_22.sp4_v_b_3 <X> T_13_22.lc_trk_g1_3
 (22 4)  (676 356)  (676 356)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (677 356)  (677 356)  routing T_13_22.sp4_v_b_3 <X> T_13_22.lc_trk_g1_3
 (29 4)  (683 356)  (683 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (685 356)  (685 356)  routing T_13_22.lc_trk_g0_5 <X> T_13_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 356)  (686 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (690 356)  (690 356)  LC_2 Logic Functioning bit
 (37 4)  (691 356)  (691 356)  LC_2 Logic Functioning bit
 (38 4)  (692 356)  (692 356)  LC_2 Logic Functioning bit
 (39 4)  (693 356)  (693 356)  LC_2 Logic Functioning bit
 (41 4)  (695 356)  (695 356)  LC_2 Logic Functioning bit
 (43 4)  (697 356)  (697 356)  LC_2 Logic Functioning bit
 (51 4)  (705 356)  (705 356)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (52 4)  (706 356)  (706 356)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (13 5)  (667 357)  (667 357)  routing T_13_22.sp4_v_t_37 <X> T_13_22.sp4_h_r_5
 (17 5)  (671 357)  (671 357)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (29 5)  (683 357)  (683 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (41 5)  (695 357)  (695 357)  LC_2 Logic Functioning bit
 (43 5)  (697 357)  (697 357)  LC_2 Logic Functioning bit
 (51 5)  (705 357)  (705 357)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (17 6)  (671 358)  (671 358)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (29 6)  (683 358)  (683 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (685 358)  (685 358)  routing T_13_22.lc_trk_g2_4 <X> T_13_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 358)  (686 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 358)  (687 358)  routing T_13_22.lc_trk_g2_4 <X> T_13_22.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 358)  (690 358)  LC_3 Logic Functioning bit
 (38 6)  (692 358)  (692 358)  LC_3 Logic Functioning bit
 (51 6)  (705 358)  (705 358)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (15 7)  (669 359)  (669 359)  routing T_13_22.bot_op_4 <X> T_13_22.lc_trk_g1_4
 (17 7)  (671 359)  (671 359)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (26 7)  (680 359)  (680 359)  routing T_13_22.lc_trk_g3_2 <X> T_13_22.wire_logic_cluster/lc_3/in_0
 (27 7)  (681 359)  (681 359)  routing T_13_22.lc_trk_g3_2 <X> T_13_22.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 359)  (682 359)  routing T_13_22.lc_trk_g3_2 <X> T_13_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 359)  (683 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (36 7)  (690 359)  (690 359)  LC_3 Logic Functioning bit
 (37 7)  (691 359)  (691 359)  LC_3 Logic Functioning bit
 (38 7)  (692 359)  (692 359)  LC_3 Logic Functioning bit
 (39 7)  (693 359)  (693 359)  LC_3 Logic Functioning bit
 (40 7)  (694 359)  (694 359)  LC_3 Logic Functioning bit
 (42 7)  (696 359)  (696 359)  LC_3 Logic Functioning bit
 (51 7)  (705 359)  (705 359)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (53 7)  (707 359)  (707 359)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (5 8)  (659 360)  (659 360)  routing T_13_22.sp4_v_b_6 <X> T_13_22.sp4_h_r_6
 (22 8)  (676 360)  (676 360)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (677 360)  (677 360)  routing T_13_22.sp12_v_b_11 <X> T_13_22.lc_trk_g2_3
 (27 8)  (681 360)  (681 360)  routing T_13_22.lc_trk_g1_4 <X> T_13_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 360)  (683 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 360)  (684 360)  routing T_13_22.lc_trk_g1_4 <X> T_13_22.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 360)  (686 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 360)  (687 360)  routing T_13_22.lc_trk_g2_3 <X> T_13_22.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 360)  (690 360)  LC_4 Logic Functioning bit
 (38 8)  (692 360)  (692 360)  LC_4 Logic Functioning bit
 (47 8)  (701 360)  (701 360)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (51 8)  (705 360)  (705 360)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (52 8)  (706 360)  (706 360)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (6 9)  (660 361)  (660 361)  routing T_13_22.sp4_v_b_6 <X> T_13_22.sp4_h_r_6
 (29 9)  (683 361)  (683 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (685 361)  (685 361)  routing T_13_22.lc_trk_g2_3 <X> T_13_22.wire_logic_cluster/lc_4/in_3
 (36 9)  (690 361)  (690 361)  LC_4 Logic Functioning bit
 (37 9)  (691 361)  (691 361)  LC_4 Logic Functioning bit
 (38 9)  (692 361)  (692 361)  LC_4 Logic Functioning bit
 (39 9)  (693 361)  (693 361)  LC_4 Logic Functioning bit
 (41 9)  (695 361)  (695 361)  LC_4 Logic Functioning bit
 (43 9)  (697 361)  (697 361)  LC_4 Logic Functioning bit
 (21 10)  (675 362)  (675 362)  routing T_13_22.sp4_h_l_34 <X> T_13_22.lc_trk_g2_7
 (22 10)  (676 362)  (676 362)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (677 362)  (677 362)  routing T_13_22.sp4_h_l_34 <X> T_13_22.lc_trk_g2_7
 (24 10)  (678 362)  (678 362)  routing T_13_22.sp4_h_l_34 <X> T_13_22.lc_trk_g2_7
 (14 11)  (668 363)  (668 363)  routing T_13_22.sp4_r_v_b_36 <X> T_13_22.lc_trk_g2_4
 (17 11)  (671 363)  (671 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (21 11)  (675 363)  (675 363)  routing T_13_22.sp4_h_l_34 <X> T_13_22.lc_trk_g2_7
 (22 11)  (676 363)  (676 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (677 363)  (677 363)  routing T_13_22.sp4_h_r_30 <X> T_13_22.lc_trk_g2_6
 (24 11)  (678 363)  (678 363)  routing T_13_22.sp4_h_r_30 <X> T_13_22.lc_trk_g2_6
 (25 11)  (679 363)  (679 363)  routing T_13_22.sp4_h_r_30 <X> T_13_22.lc_trk_g2_6
 (14 12)  (668 364)  (668 364)  routing T_13_22.wire_logic_cluster/lc_0/out <X> T_13_22.lc_trk_g3_0
 (22 12)  (676 364)  (676 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (17 13)  (671 365)  (671 365)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (21 13)  (675 365)  (675 365)  routing T_13_22.sp4_r_v_b_43 <X> T_13_22.lc_trk_g3_3
 (22 13)  (676 365)  (676 365)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (677 365)  (677 365)  routing T_13_22.sp4_v_b_42 <X> T_13_22.lc_trk_g3_2
 (24 13)  (678 365)  (678 365)  routing T_13_22.sp4_v_b_42 <X> T_13_22.lc_trk_g3_2
 (1 14)  (655 366)  (655 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (26 14)  (680 366)  (680 366)  routing T_13_22.lc_trk_g2_7 <X> T_13_22.wire_logic_cluster/lc_7/in_0
 (29 14)  (683 366)  (683 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (685 366)  (685 366)  routing T_13_22.lc_trk_g2_6 <X> T_13_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 366)  (686 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 366)  (687 366)  routing T_13_22.lc_trk_g2_6 <X> T_13_22.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 366)  (690 366)  LC_7 Logic Functioning bit
 (38 14)  (692 366)  (692 366)  LC_7 Logic Functioning bit
 (51 14)  (705 366)  (705 366)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (52 14)  (706 366)  (706 366)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (0 15)  (654 367)  (654 367)  routing T_13_22.glb_netwk_2 <X> T_13_22.wire_logic_cluster/lc_7/s_r
 (16 15)  (670 367)  (670 367)  routing T_13_22.sp12_v_b_12 <X> T_13_22.lc_trk_g3_4
 (17 15)  (671 367)  (671 367)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4
 (26 15)  (680 367)  (680 367)  routing T_13_22.lc_trk_g2_7 <X> T_13_22.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 367)  (682 367)  routing T_13_22.lc_trk_g2_7 <X> T_13_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 367)  (683 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (685 367)  (685 367)  routing T_13_22.lc_trk_g2_6 <X> T_13_22.wire_logic_cluster/lc_7/in_3
 (36 15)  (690 367)  (690 367)  LC_7 Logic Functioning bit
 (37 15)  (691 367)  (691 367)  LC_7 Logic Functioning bit
 (38 15)  (692 367)  (692 367)  LC_7 Logic Functioning bit
 (39 15)  (693 367)  (693 367)  LC_7 Logic Functioning bit
 (40 15)  (694 367)  (694 367)  LC_7 Logic Functioning bit
 (42 15)  (696 367)  (696 367)  LC_7 Logic Functioning bit


LogicTile_14_22

 (21 0)  (729 352)  (729 352)  routing T_14_22.wire_logic_cluster/lc_3/out <X> T_14_22.lc_trk_g0_3
 (22 0)  (730 352)  (730 352)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (734 352)  (734 352)  routing T_14_22.lc_trk_g3_7 <X> T_14_22.wire_logic_cluster/lc_0/in_0
 (27 0)  (735 352)  (735 352)  routing T_14_22.lc_trk_g3_0 <X> T_14_22.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 352)  (736 352)  routing T_14_22.lc_trk_g3_0 <X> T_14_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 352)  (737 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 352)  (740 352)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (744 352)  (744 352)  LC_0 Logic Functioning bit
 (37 0)  (745 352)  (745 352)  LC_0 Logic Functioning bit
 (39 0)  (747 352)  (747 352)  LC_0 Logic Functioning bit
 (41 0)  (749 352)  (749 352)  LC_0 Logic Functioning bit
 (45 0)  (753 352)  (753 352)  LC_0 Logic Functioning bit
 (47 0)  (755 352)  (755 352)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (52 0)  (760 352)  (760 352)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (22 1)  (730 353)  (730 353)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (26 1)  (734 353)  (734 353)  routing T_14_22.lc_trk_g3_7 <X> T_14_22.wire_logic_cluster/lc_0/in_0
 (27 1)  (735 353)  (735 353)  routing T_14_22.lc_trk_g3_7 <X> T_14_22.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 353)  (736 353)  routing T_14_22.lc_trk_g3_7 <X> T_14_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 353)  (737 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (740 353)  (740 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (741 353)  (741 353)  routing T_14_22.lc_trk_g2_0 <X> T_14_22.input_2_0
 (38 1)  (746 353)  (746 353)  LC_0 Logic Functioning bit
 (40 1)  (748 353)  (748 353)  LC_0 Logic Functioning bit
 (42 1)  (750 353)  (750 353)  LC_0 Logic Functioning bit
 (43 1)  (751 353)  (751 353)  LC_0 Logic Functioning bit
 (49 1)  (757 353)  (757 353)  Carry_In_Mux bit 

 (0 2)  (708 354)  (708 354)  routing T_14_22.glb_netwk_6 <X> T_14_22.wire_logic_cluster/lc_7/clk
 (1 2)  (709 354)  (709 354)  routing T_14_22.glb_netwk_6 <X> T_14_22.wire_logic_cluster/lc_7/clk
 (2 2)  (710 354)  (710 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (716 354)  (716 354)  routing T_14_22.sp4_h_r_1 <X> T_14_22.sp4_h_l_36
 (22 2)  (730 354)  (730 354)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (4 3)  (712 355)  (712 355)  routing T_14_22.sp4_v_b_7 <X> T_14_22.sp4_h_l_37
 (21 3)  (729 355)  (729 355)  routing T_14_22.sp4_r_v_b_31 <X> T_14_22.lc_trk_g0_7
 (1 4)  (709 356)  (709 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (12 4)  (720 356)  (720 356)  routing T_14_22.sp4_v_t_40 <X> T_14_22.sp4_h_r_5
 (15 4)  (723 356)  (723 356)  routing T_14_22.sp4_h_l_4 <X> T_14_22.lc_trk_g1_1
 (16 4)  (724 356)  (724 356)  routing T_14_22.sp4_h_l_4 <X> T_14_22.lc_trk_g1_1
 (17 4)  (725 356)  (725 356)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (726 356)  (726 356)  routing T_14_22.sp4_h_l_4 <X> T_14_22.lc_trk_g1_1
 (21 4)  (729 356)  (729 356)  routing T_14_22.sp4_h_r_19 <X> T_14_22.lc_trk_g1_3
 (22 4)  (730 356)  (730 356)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (731 356)  (731 356)  routing T_14_22.sp4_h_r_19 <X> T_14_22.lc_trk_g1_3
 (24 4)  (732 356)  (732 356)  routing T_14_22.sp4_h_r_19 <X> T_14_22.lc_trk_g1_3
 (26 4)  (734 356)  (734 356)  routing T_14_22.lc_trk_g1_7 <X> T_14_22.wire_logic_cluster/lc_2/in_0
 (29 4)  (737 356)  (737 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 356)  (738 356)  routing T_14_22.lc_trk_g0_7 <X> T_14_22.wire_logic_cluster/lc_2/in_1
 (32 4)  (740 356)  (740 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 356)  (741 356)  routing T_14_22.lc_trk_g3_0 <X> T_14_22.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 356)  (742 356)  routing T_14_22.lc_trk_g3_0 <X> T_14_22.wire_logic_cluster/lc_2/in_3
 (45 4)  (753 356)  (753 356)  LC_2 Logic Functioning bit
 (0 5)  (708 357)  (708 357)  routing T_14_22.lc_trk_g1_3 <X> T_14_22.wire_logic_cluster/lc_7/cen
 (1 5)  (709 357)  (709 357)  routing T_14_22.lc_trk_g1_3 <X> T_14_22.wire_logic_cluster/lc_7/cen
 (18 5)  (726 357)  (726 357)  routing T_14_22.sp4_h_l_4 <X> T_14_22.lc_trk_g1_1
 (21 5)  (729 357)  (729 357)  routing T_14_22.sp4_h_r_19 <X> T_14_22.lc_trk_g1_3
 (26 5)  (734 357)  (734 357)  routing T_14_22.lc_trk_g1_7 <X> T_14_22.wire_logic_cluster/lc_2/in_0
 (27 5)  (735 357)  (735 357)  routing T_14_22.lc_trk_g1_7 <X> T_14_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 357)  (737 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 357)  (738 357)  routing T_14_22.lc_trk_g0_7 <X> T_14_22.wire_logic_cluster/lc_2/in_1
 (36 5)  (744 357)  (744 357)  LC_2 Logic Functioning bit
 (37 5)  (745 357)  (745 357)  LC_2 Logic Functioning bit
 (38 5)  (746 357)  (746 357)  LC_2 Logic Functioning bit
 (39 5)  (747 357)  (747 357)  LC_2 Logic Functioning bit
 (47 5)  (755 357)  (755 357)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (17 6)  (725 358)  (725 358)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (726 358)  (726 358)  routing T_14_22.wire_logic_cluster/lc_5/out <X> T_14_22.lc_trk_g1_5
 (22 6)  (730 358)  (730 358)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (27 6)  (735 358)  (735 358)  routing T_14_22.lc_trk_g1_7 <X> T_14_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 358)  (737 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 358)  (738 358)  routing T_14_22.lc_trk_g1_7 <X> T_14_22.wire_logic_cluster/lc_3/in_1
 (32 6)  (740 358)  (740 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (38 6)  (746 358)  (746 358)  LC_3 Logic Functioning bit
 (43 6)  (751 358)  (751 358)  LC_3 Logic Functioning bit
 (45 6)  (753 358)  (753 358)  LC_3 Logic Functioning bit
 (53 6)  (761 358)  (761 358)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (10 7)  (718 359)  (718 359)  routing T_14_22.sp4_h_l_46 <X> T_14_22.sp4_v_t_41
 (27 7)  (735 359)  (735 359)  routing T_14_22.lc_trk_g3_0 <X> T_14_22.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 359)  (736 359)  routing T_14_22.lc_trk_g3_0 <X> T_14_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 359)  (737 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 359)  (738 359)  routing T_14_22.lc_trk_g1_7 <X> T_14_22.wire_logic_cluster/lc_3/in_1
 (31 7)  (739 359)  (739 359)  routing T_14_22.lc_trk_g0_2 <X> T_14_22.wire_logic_cluster/lc_3/in_3
 (32 7)  (740 359)  (740 359)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (743 359)  (743 359)  routing T_14_22.lc_trk_g0_3 <X> T_14_22.input_2_3
 (37 7)  (745 359)  (745 359)  LC_3 Logic Functioning bit
 (42 7)  (750 359)  (750 359)  LC_3 Logic Functioning bit
 (9 8)  (717 360)  (717 360)  routing T_14_22.sp4_v_t_42 <X> T_14_22.sp4_h_r_7
 (15 8)  (723 360)  (723 360)  routing T_14_22.sp4_h_r_25 <X> T_14_22.lc_trk_g2_1
 (16 8)  (724 360)  (724 360)  routing T_14_22.sp4_h_r_25 <X> T_14_22.lc_trk_g2_1
 (17 8)  (725 360)  (725 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (29 8)  (737 360)  (737 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (740 360)  (740 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 360)  (741 360)  routing T_14_22.lc_trk_g3_0 <X> T_14_22.wire_logic_cluster/lc_4/in_3
 (34 8)  (742 360)  (742 360)  routing T_14_22.lc_trk_g3_0 <X> T_14_22.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 360)  (744 360)  LC_4 Logic Functioning bit
 (38 8)  (746 360)  (746 360)  LC_4 Logic Functioning bit
 (17 9)  (725 361)  (725 361)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (18 9)  (726 361)  (726 361)  routing T_14_22.sp4_h_r_25 <X> T_14_22.lc_trk_g2_1
 (22 9)  (730 361)  (730 361)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (30 9)  (738 361)  (738 361)  routing T_14_22.lc_trk_g0_3 <X> T_14_22.wire_logic_cluster/lc_4/in_1
 (36 9)  (744 361)  (744 361)  LC_4 Logic Functioning bit
 (38 9)  (746 361)  (746 361)  LC_4 Logic Functioning bit
 (51 9)  (759 361)  (759 361)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (3 10)  (711 362)  (711 362)  routing T_14_22.sp12_h_r_1 <X> T_14_22.sp12_h_l_22
 (27 10)  (735 362)  (735 362)  routing T_14_22.lc_trk_g1_5 <X> T_14_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 362)  (737 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 362)  (738 362)  routing T_14_22.lc_trk_g1_5 <X> T_14_22.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 362)  (740 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 362)  (741 362)  routing T_14_22.lc_trk_g2_2 <X> T_14_22.wire_logic_cluster/lc_5/in_3
 (37 10)  (745 362)  (745 362)  LC_5 Logic Functioning bit
 (38 10)  (746 362)  (746 362)  LC_5 Logic Functioning bit
 (41 10)  (749 362)  (749 362)  LC_5 Logic Functioning bit
 (43 10)  (751 362)  (751 362)  LC_5 Logic Functioning bit
 (45 10)  (753 362)  (753 362)  LC_5 Logic Functioning bit
 (46 10)  (754 362)  (754 362)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (51 10)  (759 362)  (759 362)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (3 11)  (711 363)  (711 363)  routing T_14_22.sp12_h_r_1 <X> T_14_22.sp12_h_l_22
 (13 11)  (721 363)  (721 363)  routing T_14_22.sp4_v_b_3 <X> T_14_22.sp4_h_l_45
 (14 11)  (722 363)  (722 363)  routing T_14_22.sp4_h_l_17 <X> T_14_22.lc_trk_g2_4
 (15 11)  (723 363)  (723 363)  routing T_14_22.sp4_h_l_17 <X> T_14_22.lc_trk_g2_4
 (16 11)  (724 363)  (724 363)  routing T_14_22.sp4_h_l_17 <X> T_14_22.lc_trk_g2_4
 (17 11)  (725 363)  (725 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (27 11)  (735 363)  (735 363)  routing T_14_22.lc_trk_g3_0 <X> T_14_22.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 363)  (736 363)  routing T_14_22.lc_trk_g3_0 <X> T_14_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 363)  (737 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (739 363)  (739 363)  routing T_14_22.lc_trk_g2_2 <X> T_14_22.wire_logic_cluster/lc_5/in_3
 (32 11)  (740 363)  (740 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (741 363)  (741 363)  routing T_14_22.lc_trk_g3_2 <X> T_14_22.input_2_5
 (34 11)  (742 363)  (742 363)  routing T_14_22.lc_trk_g3_2 <X> T_14_22.input_2_5
 (35 11)  (743 363)  (743 363)  routing T_14_22.lc_trk_g3_2 <X> T_14_22.input_2_5
 (36 11)  (744 363)  (744 363)  LC_5 Logic Functioning bit
 (37 11)  (745 363)  (745 363)  LC_5 Logic Functioning bit
 (48 11)  (756 363)  (756 363)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (51 11)  (759 363)  (759 363)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (12 12)  (720 364)  (720 364)  routing T_14_22.sp4_v_b_11 <X> T_14_22.sp4_h_r_11
 (32 12)  (740 364)  (740 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 364)  (741 364)  routing T_14_22.lc_trk_g2_1 <X> T_14_22.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 364)  (744 364)  LC_6 Logic Functioning bit
 (38 12)  (746 364)  (746 364)  LC_6 Logic Functioning bit
 (53 12)  (761 364)  (761 364)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (11 13)  (719 365)  (719 365)  routing T_14_22.sp4_v_b_11 <X> T_14_22.sp4_h_r_11
 (17 13)  (725 365)  (725 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (730 365)  (730 365)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (27 13)  (735 365)  (735 365)  routing T_14_22.lc_trk_g1_1 <X> T_14_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 365)  (737 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (37 13)  (745 365)  (745 365)  LC_6 Logic Functioning bit
 (39 13)  (747 365)  (747 365)  LC_6 Logic Functioning bit
 (1 14)  (709 366)  (709 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (5 14)  (713 366)  (713 366)  routing T_14_22.sp4_v_b_9 <X> T_14_22.sp4_h_l_44
 (21 14)  (729 366)  (729 366)  routing T_14_22.rgt_op_7 <X> T_14_22.lc_trk_g3_7
 (22 14)  (730 366)  (730 366)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (732 366)  (732 366)  routing T_14_22.rgt_op_7 <X> T_14_22.lc_trk_g3_7
 (27 14)  (735 366)  (735 366)  routing T_14_22.lc_trk_g1_1 <X> T_14_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 366)  (737 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (739 366)  (739 366)  routing T_14_22.lc_trk_g2_4 <X> T_14_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 366)  (740 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 366)  (741 366)  routing T_14_22.lc_trk_g2_4 <X> T_14_22.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 366)  (744 366)  LC_7 Logic Functioning bit
 (38 14)  (746 366)  (746 366)  LC_7 Logic Functioning bit
 (46 14)  (754 366)  (754 366)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (0 15)  (708 367)  (708 367)  routing T_14_22.glb_netwk_2 <X> T_14_22.wire_logic_cluster/lc_7/s_r
 (36 15)  (744 367)  (744 367)  LC_7 Logic Functioning bit
 (38 15)  (746 367)  (746 367)  LC_7 Logic Functioning bit


LogicTile_15_22

 (32 0)  (794 352)  (794 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 352)  (796 352)  routing T_15_22.lc_trk_g1_0 <X> T_15_22.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 352)  (798 352)  LC_0 Logic Functioning bit
 (37 0)  (799 352)  (799 352)  LC_0 Logic Functioning bit
 (38 0)  (800 352)  (800 352)  LC_0 Logic Functioning bit
 (39 0)  (801 352)  (801 352)  LC_0 Logic Functioning bit
 (45 0)  (807 352)  (807 352)  LC_0 Logic Functioning bit
 (36 1)  (798 353)  (798 353)  LC_0 Logic Functioning bit
 (37 1)  (799 353)  (799 353)  LC_0 Logic Functioning bit
 (38 1)  (800 353)  (800 353)  LC_0 Logic Functioning bit
 (39 1)  (801 353)  (801 353)  LC_0 Logic Functioning bit
 (0 2)  (762 354)  (762 354)  routing T_15_22.glb_netwk_6 <X> T_15_22.wire_logic_cluster/lc_7/clk
 (1 2)  (763 354)  (763 354)  routing T_15_22.glb_netwk_6 <X> T_15_22.wire_logic_cluster/lc_7/clk
 (2 2)  (764 354)  (764 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (25 2)  (787 354)  (787 354)  routing T_15_22.sp4_v_t_3 <X> T_15_22.lc_trk_g0_6
 (31 2)  (793 354)  (793 354)  routing T_15_22.lc_trk_g3_5 <X> T_15_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 354)  (794 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 354)  (795 354)  routing T_15_22.lc_trk_g3_5 <X> T_15_22.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 354)  (796 354)  routing T_15_22.lc_trk_g3_5 <X> T_15_22.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 354)  (798 354)  LC_1 Logic Functioning bit
 (37 2)  (799 354)  (799 354)  LC_1 Logic Functioning bit
 (38 2)  (800 354)  (800 354)  LC_1 Logic Functioning bit
 (39 2)  (801 354)  (801 354)  LC_1 Logic Functioning bit
 (45 2)  (807 354)  (807 354)  LC_1 Logic Functioning bit
 (8 3)  (770 355)  (770 355)  routing T_15_22.sp4_h_r_7 <X> T_15_22.sp4_v_t_36
 (9 3)  (771 355)  (771 355)  routing T_15_22.sp4_h_r_7 <X> T_15_22.sp4_v_t_36
 (10 3)  (772 355)  (772 355)  routing T_15_22.sp4_h_r_7 <X> T_15_22.sp4_v_t_36
 (13 3)  (775 355)  (775 355)  routing T_15_22.sp4_v_b_9 <X> T_15_22.sp4_h_l_39
 (22 3)  (784 355)  (784 355)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (785 355)  (785 355)  routing T_15_22.sp4_v_t_3 <X> T_15_22.lc_trk_g0_6
 (25 3)  (787 355)  (787 355)  routing T_15_22.sp4_v_t_3 <X> T_15_22.lc_trk_g0_6
 (36 3)  (798 355)  (798 355)  LC_1 Logic Functioning bit
 (37 3)  (799 355)  (799 355)  LC_1 Logic Functioning bit
 (38 3)  (800 355)  (800 355)  LC_1 Logic Functioning bit
 (39 3)  (801 355)  (801 355)  LC_1 Logic Functioning bit
 (51 3)  (813 355)  (813 355)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (0 4)  (762 356)  (762 356)  routing T_15_22.lc_trk_g2_2 <X> T_15_22.wire_logic_cluster/lc_7/cen
 (1 4)  (763 356)  (763 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (14 4)  (776 356)  (776 356)  routing T_15_22.sp4_h_l_5 <X> T_15_22.lc_trk_g1_0
 (21 4)  (783 356)  (783 356)  routing T_15_22.sp12_h_r_3 <X> T_15_22.lc_trk_g1_3
 (22 4)  (784 356)  (784 356)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (786 356)  (786 356)  routing T_15_22.sp12_h_r_3 <X> T_15_22.lc_trk_g1_3
 (31 4)  (793 356)  (793 356)  routing T_15_22.lc_trk_g2_7 <X> T_15_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 356)  (794 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 356)  (795 356)  routing T_15_22.lc_trk_g2_7 <X> T_15_22.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 356)  (798 356)  LC_2 Logic Functioning bit
 (37 4)  (799 356)  (799 356)  LC_2 Logic Functioning bit
 (38 4)  (800 356)  (800 356)  LC_2 Logic Functioning bit
 (39 4)  (801 356)  (801 356)  LC_2 Logic Functioning bit
 (45 4)  (807 356)  (807 356)  LC_2 Logic Functioning bit
 (1 5)  (763 357)  (763 357)  routing T_15_22.lc_trk_g2_2 <X> T_15_22.wire_logic_cluster/lc_7/cen
 (12 5)  (774 357)  (774 357)  routing T_15_22.sp4_h_r_5 <X> T_15_22.sp4_v_b_5
 (14 5)  (776 357)  (776 357)  routing T_15_22.sp4_h_l_5 <X> T_15_22.lc_trk_g1_0
 (15 5)  (777 357)  (777 357)  routing T_15_22.sp4_h_l_5 <X> T_15_22.lc_trk_g1_0
 (16 5)  (778 357)  (778 357)  routing T_15_22.sp4_h_l_5 <X> T_15_22.lc_trk_g1_0
 (17 5)  (779 357)  (779 357)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (21 5)  (783 357)  (783 357)  routing T_15_22.sp12_h_r_3 <X> T_15_22.lc_trk_g1_3
 (31 5)  (793 357)  (793 357)  routing T_15_22.lc_trk_g2_7 <X> T_15_22.wire_logic_cluster/lc_2/in_3
 (36 5)  (798 357)  (798 357)  LC_2 Logic Functioning bit
 (37 5)  (799 357)  (799 357)  LC_2 Logic Functioning bit
 (38 5)  (800 357)  (800 357)  LC_2 Logic Functioning bit
 (39 5)  (801 357)  (801 357)  LC_2 Logic Functioning bit
 (10 6)  (772 358)  (772 358)  routing T_15_22.sp4_v_b_11 <X> T_15_22.sp4_h_l_41
 (15 6)  (777 358)  (777 358)  routing T_15_22.sp4_v_b_21 <X> T_15_22.lc_trk_g1_5
 (16 6)  (778 358)  (778 358)  routing T_15_22.sp4_v_b_21 <X> T_15_22.lc_trk_g1_5
 (17 6)  (779 358)  (779 358)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (32 6)  (794 358)  (794 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 358)  (795 358)  routing T_15_22.lc_trk_g3_1 <X> T_15_22.wire_logic_cluster/lc_3/in_3
 (34 6)  (796 358)  (796 358)  routing T_15_22.lc_trk_g3_1 <X> T_15_22.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 358)  (798 358)  LC_3 Logic Functioning bit
 (37 6)  (799 358)  (799 358)  LC_3 Logic Functioning bit
 (38 6)  (800 358)  (800 358)  LC_3 Logic Functioning bit
 (39 6)  (801 358)  (801 358)  LC_3 Logic Functioning bit
 (45 6)  (807 358)  (807 358)  LC_3 Logic Functioning bit
 (13 7)  (775 359)  (775 359)  routing T_15_22.sp4_v_b_0 <X> T_15_22.sp4_h_l_40
 (36 7)  (798 359)  (798 359)  LC_3 Logic Functioning bit
 (37 7)  (799 359)  (799 359)  LC_3 Logic Functioning bit
 (38 7)  (800 359)  (800 359)  LC_3 Logic Functioning bit
 (39 7)  (801 359)  (801 359)  LC_3 Logic Functioning bit
 (25 8)  (787 360)  (787 360)  routing T_15_22.sp4_h_r_34 <X> T_15_22.lc_trk_g2_2
 (26 8)  (788 360)  (788 360)  routing T_15_22.lc_trk_g0_6 <X> T_15_22.wire_logic_cluster/lc_4/in_0
 (36 8)  (798 360)  (798 360)  LC_4 Logic Functioning bit
 (38 8)  (800 360)  (800 360)  LC_4 Logic Functioning bit
 (41 8)  (803 360)  (803 360)  LC_4 Logic Functioning bit
 (43 8)  (805 360)  (805 360)  LC_4 Logic Functioning bit
 (45 8)  (807 360)  (807 360)  LC_4 Logic Functioning bit
 (51 8)  (813 360)  (813 360)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (8 9)  (770 361)  (770 361)  routing T_15_22.sp4_h_l_36 <X> T_15_22.sp4_v_b_7
 (9 9)  (771 361)  (771 361)  routing T_15_22.sp4_h_l_36 <X> T_15_22.sp4_v_b_7
 (10 9)  (772 361)  (772 361)  routing T_15_22.sp4_h_l_36 <X> T_15_22.sp4_v_b_7
 (22 9)  (784 361)  (784 361)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (785 361)  (785 361)  routing T_15_22.sp4_h_r_34 <X> T_15_22.lc_trk_g2_2
 (24 9)  (786 361)  (786 361)  routing T_15_22.sp4_h_r_34 <X> T_15_22.lc_trk_g2_2
 (26 9)  (788 361)  (788 361)  routing T_15_22.lc_trk_g0_6 <X> T_15_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 361)  (791 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (37 9)  (799 361)  (799 361)  LC_4 Logic Functioning bit
 (39 9)  (801 361)  (801 361)  LC_4 Logic Functioning bit
 (40 9)  (802 361)  (802 361)  LC_4 Logic Functioning bit
 (42 9)  (804 361)  (804 361)  LC_4 Logic Functioning bit
 (51 9)  (813 361)  (813 361)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (5 10)  (767 362)  (767 362)  routing T_15_22.sp4_v_t_43 <X> T_15_22.sp4_h_l_43
 (17 10)  (779 362)  (779 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (21 10)  (783 362)  (783 362)  routing T_15_22.sp12_v_b_7 <X> T_15_22.lc_trk_g2_7
 (22 10)  (784 362)  (784 362)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_7 lc_trk_g2_7
 (24 10)  (786 362)  (786 362)  routing T_15_22.sp12_v_b_7 <X> T_15_22.lc_trk_g2_7
 (31 10)  (793 362)  (793 362)  routing T_15_22.lc_trk_g1_5 <X> T_15_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 362)  (794 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 362)  (796 362)  routing T_15_22.lc_trk_g1_5 <X> T_15_22.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 362)  (798 362)  LC_5 Logic Functioning bit
 (37 10)  (799 362)  (799 362)  LC_5 Logic Functioning bit
 (38 10)  (800 362)  (800 362)  LC_5 Logic Functioning bit
 (39 10)  (801 362)  (801 362)  LC_5 Logic Functioning bit
 (45 10)  (807 362)  (807 362)  LC_5 Logic Functioning bit
 (6 11)  (768 363)  (768 363)  routing T_15_22.sp4_v_t_43 <X> T_15_22.sp4_h_l_43
 (21 11)  (783 363)  (783 363)  routing T_15_22.sp12_v_b_7 <X> T_15_22.lc_trk_g2_7
 (36 11)  (798 363)  (798 363)  LC_5 Logic Functioning bit
 (37 11)  (799 363)  (799 363)  LC_5 Logic Functioning bit
 (38 11)  (800 363)  (800 363)  LC_5 Logic Functioning bit
 (39 11)  (801 363)  (801 363)  LC_5 Logic Functioning bit
 (53 11)  (815 363)  (815 363)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (17 12)  (779 364)  (779 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (31 12)  (793 364)  (793 364)  routing T_15_22.lc_trk_g2_5 <X> T_15_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 364)  (794 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 364)  (795 364)  routing T_15_22.lc_trk_g2_5 <X> T_15_22.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 364)  (798 364)  LC_6 Logic Functioning bit
 (37 12)  (799 364)  (799 364)  LC_6 Logic Functioning bit
 (38 12)  (800 364)  (800 364)  LC_6 Logic Functioning bit
 (39 12)  (801 364)  (801 364)  LC_6 Logic Functioning bit
 (45 12)  (807 364)  (807 364)  LC_6 Logic Functioning bit
 (36 13)  (798 365)  (798 365)  LC_6 Logic Functioning bit
 (37 13)  (799 365)  (799 365)  LC_6 Logic Functioning bit
 (38 13)  (800 365)  (800 365)  LC_6 Logic Functioning bit
 (39 13)  (801 365)  (801 365)  LC_6 Logic Functioning bit
 (53 13)  (815 365)  (815 365)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (1 14)  (763 366)  (763 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (15 14)  (777 366)  (777 366)  routing T_15_22.sp4_h_l_16 <X> T_15_22.lc_trk_g3_5
 (16 14)  (778 366)  (778 366)  routing T_15_22.sp4_h_l_16 <X> T_15_22.lc_trk_g3_5
 (17 14)  (779 366)  (779 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (32 14)  (794 366)  (794 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (796 366)  (796 366)  routing T_15_22.lc_trk_g1_3 <X> T_15_22.wire_logic_cluster/lc_7/in_3
 (36 14)  (798 366)  (798 366)  LC_7 Logic Functioning bit
 (37 14)  (799 366)  (799 366)  LC_7 Logic Functioning bit
 (38 14)  (800 366)  (800 366)  LC_7 Logic Functioning bit
 (39 14)  (801 366)  (801 366)  LC_7 Logic Functioning bit
 (45 14)  (807 366)  (807 366)  LC_7 Logic Functioning bit
 (0 15)  (762 367)  (762 367)  routing T_15_22.glb_netwk_2 <X> T_15_22.wire_logic_cluster/lc_7/s_r
 (18 15)  (780 367)  (780 367)  routing T_15_22.sp4_h_l_16 <X> T_15_22.lc_trk_g3_5
 (31 15)  (793 367)  (793 367)  routing T_15_22.lc_trk_g1_3 <X> T_15_22.wire_logic_cluster/lc_7/in_3
 (36 15)  (798 367)  (798 367)  LC_7 Logic Functioning bit
 (37 15)  (799 367)  (799 367)  LC_7 Logic Functioning bit
 (38 15)  (800 367)  (800 367)  LC_7 Logic Functioning bit
 (39 15)  (801 367)  (801 367)  LC_7 Logic Functioning bit


LogicTile_16_22

 (14 0)  (830 352)  (830 352)  routing T_16_22.sp4_v_b_0 <X> T_16_22.lc_trk_g0_0
 (17 0)  (833 352)  (833 352)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (19 0)  (835 352)  (835 352)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (29 0)  (845 352)  (845 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 352)  (848 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (850 352)  (850 352)  routing T_16_22.lc_trk_g1_2 <X> T_16_22.wire_logic_cluster/lc_0/in_3
 (46 0)  (862 352)  (862 352)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (53 0)  (869 352)  (869 352)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (16 1)  (832 353)  (832 353)  routing T_16_22.sp4_v_b_0 <X> T_16_22.lc_trk_g0_0
 (17 1)  (833 353)  (833 353)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_0 lc_trk_g0_0
 (27 1)  (843 353)  (843 353)  routing T_16_22.lc_trk_g1_1 <X> T_16_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 353)  (845 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (847 353)  (847 353)  routing T_16_22.lc_trk_g1_2 <X> T_16_22.wire_logic_cluster/lc_0/in_3
 (32 1)  (848 353)  (848 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (849 353)  (849 353)  routing T_16_22.lc_trk_g2_2 <X> T_16_22.input_2_0
 (35 1)  (851 353)  (851 353)  routing T_16_22.lc_trk_g2_2 <X> T_16_22.input_2_0
 (38 1)  (854 353)  (854 353)  LC_0 Logic Functioning bit
 (51 1)  (867 353)  (867 353)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (816 354)  (816 354)  routing T_16_22.glb_netwk_6 <X> T_16_22.wire_logic_cluster/lc_7/clk
 (1 2)  (817 354)  (817 354)  routing T_16_22.glb_netwk_6 <X> T_16_22.wire_logic_cluster/lc_7/clk
 (2 2)  (818 354)  (818 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 2)  (819 354)  (819 354)  routing T_16_22.sp12_h_r_0 <X> T_16_22.sp12_h_l_23
 (25 2)  (841 354)  (841 354)  routing T_16_22.sp4_v_t_3 <X> T_16_22.lc_trk_g0_6
 (31 2)  (847 354)  (847 354)  routing T_16_22.lc_trk_g1_7 <X> T_16_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 354)  (848 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (850 354)  (850 354)  routing T_16_22.lc_trk_g1_7 <X> T_16_22.wire_logic_cluster/lc_1/in_3
 (40 2)  (856 354)  (856 354)  LC_1 Logic Functioning bit
 (41 2)  (857 354)  (857 354)  LC_1 Logic Functioning bit
 (43 2)  (859 354)  (859 354)  LC_1 Logic Functioning bit
 (45 2)  (861 354)  (861 354)  LC_1 Logic Functioning bit
 (50 2)  (866 354)  (866 354)  Cascade bit: LH_LC01_inmux02_5

 (3 3)  (819 355)  (819 355)  routing T_16_22.sp12_h_r_0 <X> T_16_22.sp12_h_l_23
 (22 3)  (838 355)  (838 355)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (839 355)  (839 355)  routing T_16_22.sp4_v_t_3 <X> T_16_22.lc_trk_g0_6
 (25 3)  (841 355)  (841 355)  routing T_16_22.sp4_v_t_3 <X> T_16_22.lc_trk_g0_6
 (27 3)  (843 355)  (843 355)  routing T_16_22.lc_trk_g3_0 <X> T_16_22.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 355)  (844 355)  routing T_16_22.lc_trk_g3_0 <X> T_16_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 355)  (845 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (847 355)  (847 355)  routing T_16_22.lc_trk_g1_7 <X> T_16_22.wire_logic_cluster/lc_1/in_3
 (40 3)  (856 355)  (856 355)  LC_1 Logic Functioning bit
 (41 3)  (857 355)  (857 355)  LC_1 Logic Functioning bit
 (42 3)  (858 355)  (858 355)  LC_1 Logic Functioning bit
 (16 4)  (832 356)  (832 356)  routing T_16_22.sp4_v_b_9 <X> T_16_22.lc_trk_g1_1
 (17 4)  (833 356)  (833 356)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (834 356)  (834 356)  routing T_16_22.sp4_v_b_9 <X> T_16_22.lc_trk_g1_1
 (26 4)  (842 356)  (842 356)  routing T_16_22.lc_trk_g0_6 <X> T_16_22.wire_logic_cluster/lc_2/in_0
 (28 4)  (844 356)  (844 356)  routing T_16_22.lc_trk_g2_5 <X> T_16_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 356)  (845 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 356)  (846 356)  routing T_16_22.lc_trk_g2_5 <X> T_16_22.wire_logic_cluster/lc_2/in_1
 (31 4)  (847 356)  (847 356)  routing T_16_22.lc_trk_g3_6 <X> T_16_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 356)  (848 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 356)  (849 356)  routing T_16_22.lc_trk_g3_6 <X> T_16_22.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 356)  (850 356)  routing T_16_22.lc_trk_g3_6 <X> T_16_22.wire_logic_cluster/lc_2/in_3
 (40 4)  (856 356)  (856 356)  LC_2 Logic Functioning bit
 (41 4)  (857 356)  (857 356)  LC_2 Logic Functioning bit
 (42 4)  (858 356)  (858 356)  LC_2 Logic Functioning bit
 (48 4)  (864 356)  (864 356)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (18 5)  (834 357)  (834 357)  routing T_16_22.sp4_v_b_9 <X> T_16_22.lc_trk_g1_1
 (22 5)  (838 357)  (838 357)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (840 357)  (840 357)  routing T_16_22.bot_op_2 <X> T_16_22.lc_trk_g1_2
 (26 5)  (842 357)  (842 357)  routing T_16_22.lc_trk_g0_6 <X> T_16_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 357)  (845 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (847 357)  (847 357)  routing T_16_22.lc_trk_g3_6 <X> T_16_22.wire_logic_cluster/lc_2/in_3
 (32 5)  (848 357)  (848 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (40 5)  (856 357)  (856 357)  LC_2 Logic Functioning bit
 (41 5)  (857 357)  (857 357)  LC_2 Logic Functioning bit
 (42 5)  (858 357)  (858 357)  LC_2 Logic Functioning bit
 (43 5)  (859 357)  (859 357)  LC_2 Logic Functioning bit
 (51 5)  (867 357)  (867 357)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (22 6)  (838 358)  (838 358)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (840 358)  (840 358)  routing T_16_22.top_op_7 <X> T_16_22.lc_trk_g1_7
 (21 7)  (837 359)  (837 359)  routing T_16_22.top_op_7 <X> T_16_22.lc_trk_g1_7
 (2 8)  (818 360)  (818 360)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (11 8)  (827 360)  (827 360)  routing T_16_22.sp4_h_l_39 <X> T_16_22.sp4_v_b_8
 (13 8)  (829 360)  (829 360)  routing T_16_22.sp4_h_l_39 <X> T_16_22.sp4_v_b_8
 (15 8)  (831 360)  (831 360)  routing T_16_22.sp4_h_r_41 <X> T_16_22.lc_trk_g2_1
 (16 8)  (832 360)  (832 360)  routing T_16_22.sp4_h_r_41 <X> T_16_22.lc_trk_g2_1
 (17 8)  (833 360)  (833 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (834 360)  (834 360)  routing T_16_22.sp4_h_r_41 <X> T_16_22.lc_trk_g2_1
 (21 8)  (837 360)  (837 360)  routing T_16_22.sp4_h_r_35 <X> T_16_22.lc_trk_g2_3
 (22 8)  (838 360)  (838 360)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (839 360)  (839 360)  routing T_16_22.sp4_h_r_35 <X> T_16_22.lc_trk_g2_3
 (24 8)  (840 360)  (840 360)  routing T_16_22.sp4_h_r_35 <X> T_16_22.lc_trk_g2_3
 (12 9)  (828 361)  (828 361)  routing T_16_22.sp4_h_l_39 <X> T_16_22.sp4_v_b_8
 (18 9)  (834 361)  (834 361)  routing T_16_22.sp4_h_r_41 <X> T_16_22.lc_trk_g2_1
 (22 9)  (838 361)  (838 361)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_b_18 lc_trk_g2_2
 (23 9)  (839 361)  (839 361)  routing T_16_22.sp12_v_b_18 <X> T_16_22.lc_trk_g2_2
 (25 9)  (841 361)  (841 361)  routing T_16_22.sp12_v_b_18 <X> T_16_22.lc_trk_g2_2
 (10 10)  (826 362)  (826 362)  routing T_16_22.sp4_v_b_2 <X> T_16_22.sp4_h_l_42
 (17 10)  (833 362)  (833 362)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (834 362)  (834 362)  routing T_16_22.wire_logic_cluster/lc_5/out <X> T_16_22.lc_trk_g2_5
 (22 10)  (838 362)  (838 362)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (839 362)  (839 362)  routing T_16_22.sp4_h_r_31 <X> T_16_22.lc_trk_g2_7
 (24 10)  (840 362)  (840 362)  routing T_16_22.sp4_h_r_31 <X> T_16_22.lc_trk_g2_7
 (27 10)  (843 362)  (843 362)  routing T_16_22.lc_trk_g3_5 <X> T_16_22.wire_logic_cluster/lc_5/in_1
 (28 10)  (844 362)  (844 362)  routing T_16_22.lc_trk_g3_5 <X> T_16_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 362)  (845 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 362)  (846 362)  routing T_16_22.lc_trk_g3_5 <X> T_16_22.wire_logic_cluster/lc_5/in_1
 (31 10)  (847 362)  (847 362)  routing T_16_22.lc_trk_g3_7 <X> T_16_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 362)  (848 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 362)  (849 362)  routing T_16_22.lc_trk_g3_7 <X> T_16_22.wire_logic_cluster/lc_5/in_3
 (34 10)  (850 362)  (850 362)  routing T_16_22.lc_trk_g3_7 <X> T_16_22.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 362)  (852 362)  LC_5 Logic Functioning bit
 (39 10)  (855 362)  (855 362)  LC_5 Logic Functioning bit
 (40 10)  (856 362)  (856 362)  LC_5 Logic Functioning bit
 (3 11)  (819 363)  (819 363)  routing T_16_22.sp12_v_b_1 <X> T_16_22.sp12_h_l_22
 (21 11)  (837 363)  (837 363)  routing T_16_22.sp4_h_r_31 <X> T_16_22.lc_trk_g2_7
 (27 11)  (843 363)  (843 363)  routing T_16_22.lc_trk_g3_0 <X> T_16_22.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 363)  (844 363)  routing T_16_22.lc_trk_g3_0 <X> T_16_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 363)  (845 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (847 363)  (847 363)  routing T_16_22.lc_trk_g3_7 <X> T_16_22.wire_logic_cluster/lc_5/in_3
 (32 11)  (848 363)  (848 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (849 363)  (849 363)  routing T_16_22.lc_trk_g2_3 <X> T_16_22.input_2_5
 (35 11)  (851 363)  (851 363)  routing T_16_22.lc_trk_g2_3 <X> T_16_22.input_2_5
 (36 11)  (852 363)  (852 363)  LC_5 Logic Functioning bit
 (38 11)  (854 363)  (854 363)  LC_5 Logic Functioning bit
 (41 11)  (857 363)  (857 363)  LC_5 Logic Functioning bit
 (14 12)  (830 364)  (830 364)  routing T_16_22.sp4_v_b_24 <X> T_16_22.lc_trk_g3_0
 (22 12)  (838 364)  (838 364)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (839 364)  (839 364)  routing T_16_22.sp12_v_b_11 <X> T_16_22.lc_trk_g3_3
 (28 12)  (844 364)  (844 364)  routing T_16_22.lc_trk_g2_1 <X> T_16_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 364)  (845 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (847 364)  (847 364)  routing T_16_22.lc_trk_g2_7 <X> T_16_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 364)  (848 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 364)  (849 364)  routing T_16_22.lc_trk_g2_7 <X> T_16_22.wire_logic_cluster/lc_6/in_3
 (37 12)  (853 364)  (853 364)  LC_6 Logic Functioning bit
 (50 12)  (866 364)  (866 364)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (867 364)  (867 364)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (52 12)  (868 364)  (868 364)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (16 13)  (832 365)  (832 365)  routing T_16_22.sp4_v_b_24 <X> T_16_22.lc_trk_g3_0
 (17 13)  (833 365)  (833 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (26 13)  (842 365)  (842 365)  routing T_16_22.lc_trk_g3_3 <X> T_16_22.wire_logic_cluster/lc_6/in_0
 (27 13)  (843 365)  (843 365)  routing T_16_22.lc_trk_g3_3 <X> T_16_22.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 365)  (844 365)  routing T_16_22.lc_trk_g3_3 <X> T_16_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 365)  (845 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (847 365)  (847 365)  routing T_16_22.lc_trk_g2_7 <X> T_16_22.wire_logic_cluster/lc_6/in_3
 (1 14)  (817 366)  (817 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (9 14)  (825 366)  (825 366)  routing T_16_22.sp4_v_b_10 <X> T_16_22.sp4_h_l_47
 (12 14)  (828 366)  (828 366)  routing T_16_22.sp4_v_b_11 <X> T_16_22.sp4_h_l_46
 (15 14)  (831 366)  (831 366)  routing T_16_22.sp12_v_t_2 <X> T_16_22.lc_trk_g3_5
 (17 14)  (833 366)  (833 366)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_2 lc_trk_g3_5
 (18 14)  (834 366)  (834 366)  routing T_16_22.sp12_v_t_2 <X> T_16_22.lc_trk_g3_5
 (22 14)  (838 366)  (838 366)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (25 14)  (841 366)  (841 366)  routing T_16_22.sp4_v_b_38 <X> T_16_22.lc_trk_g3_6
 (0 15)  (816 367)  (816 367)  routing T_16_22.glb_netwk_2 <X> T_16_22.wire_logic_cluster/lc_7/s_r
 (18 15)  (834 367)  (834 367)  routing T_16_22.sp12_v_t_2 <X> T_16_22.lc_trk_g3_5
 (22 15)  (838 367)  (838 367)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (839 367)  (839 367)  routing T_16_22.sp4_v_b_38 <X> T_16_22.lc_trk_g3_6
 (25 15)  (841 367)  (841 367)  routing T_16_22.sp4_v_b_38 <X> T_16_22.lc_trk_g3_6


LogicTile_17_22

 (22 0)  (896 352)  (896 352)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (28 0)  (902 352)  (902 352)  routing T_17_22.lc_trk_g2_7 <X> T_17_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 352)  (903 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 352)  (904 352)  routing T_17_22.lc_trk_g2_7 <X> T_17_22.wire_logic_cluster/lc_0/in_1
 (32 0)  (906 352)  (906 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 352)  (907 352)  routing T_17_22.lc_trk_g2_1 <X> T_17_22.wire_logic_cluster/lc_0/in_3
 (43 0)  (917 352)  (917 352)  LC_0 Logic Functioning bit
 (52 0)  (926 352)  (926 352)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (21 1)  (895 353)  (895 353)  routing T_17_22.sp4_r_v_b_32 <X> T_17_22.lc_trk_g0_3
 (26 1)  (900 353)  (900 353)  routing T_17_22.lc_trk_g3_3 <X> T_17_22.wire_logic_cluster/lc_0/in_0
 (27 1)  (901 353)  (901 353)  routing T_17_22.lc_trk_g3_3 <X> T_17_22.wire_logic_cluster/lc_0/in_0
 (28 1)  (902 353)  (902 353)  routing T_17_22.lc_trk_g3_3 <X> T_17_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 353)  (903 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (904 353)  (904 353)  routing T_17_22.lc_trk_g2_7 <X> T_17_22.wire_logic_cluster/lc_0/in_1
 (32 1)  (906 353)  (906 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (908 353)  (908 353)  routing T_17_22.lc_trk_g1_1 <X> T_17_22.input_2_0
 (51 1)  (925 353)  (925 353)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (22 3)  (896 355)  (896 355)  Enable bit of Mux _local_links/g0_mux_6 => glb2local_2 lc_trk_g0_6
 (17 4)  (891 356)  (891 356)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (27 4)  (901 356)  (901 356)  routing T_17_22.lc_trk_g1_2 <X> T_17_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 356)  (903 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (906 356)  (906 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (35 4)  (909 356)  (909 356)  routing T_17_22.lc_trk_g0_6 <X> T_17_22.input_2_2
 (36 4)  (910 356)  (910 356)  LC_2 Logic Functioning bit
 (37 4)  (911 356)  (911 356)  LC_2 Logic Functioning bit
 (42 4)  (916 356)  (916 356)  LC_2 Logic Functioning bit
 (43 4)  (917 356)  (917 356)  LC_2 Logic Functioning bit
 (48 4)  (922 356)  (922 356)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (22 5)  (896 357)  (896 357)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (899 357)  (899 357)  routing T_17_22.sp4_r_v_b_26 <X> T_17_22.lc_trk_g1_2
 (28 5)  (902 357)  (902 357)  routing T_17_22.lc_trk_g2_0 <X> T_17_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 357)  (903 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (904 357)  (904 357)  routing T_17_22.lc_trk_g1_2 <X> T_17_22.wire_logic_cluster/lc_2/in_1
 (31 5)  (905 357)  (905 357)  routing T_17_22.lc_trk_g0_3 <X> T_17_22.wire_logic_cluster/lc_2/in_3
 (32 5)  (906 357)  (906 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (909 357)  (909 357)  routing T_17_22.lc_trk_g0_6 <X> T_17_22.input_2_2
 (36 5)  (910 357)  (910 357)  LC_2 Logic Functioning bit
 (37 5)  (911 357)  (911 357)  LC_2 Logic Functioning bit
 (38 5)  (912 357)  (912 357)  LC_2 Logic Functioning bit
 (42 5)  (916 357)  (916 357)  LC_2 Logic Functioning bit
 (43 5)  (917 357)  (917 357)  LC_2 Logic Functioning bit
 (12 8)  (886 360)  (886 360)  routing T_17_22.sp4_h_l_40 <X> T_17_22.sp4_h_r_8
 (14 8)  (888 360)  (888 360)  routing T_17_22.sp4_h_l_21 <X> T_17_22.lc_trk_g2_0
 (15 8)  (889 360)  (889 360)  routing T_17_22.sp4_h_r_25 <X> T_17_22.lc_trk_g2_1
 (16 8)  (890 360)  (890 360)  routing T_17_22.sp4_h_r_25 <X> T_17_22.lc_trk_g2_1
 (17 8)  (891 360)  (891 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (13 9)  (887 361)  (887 361)  routing T_17_22.sp4_h_l_40 <X> T_17_22.sp4_h_r_8
 (15 9)  (889 361)  (889 361)  routing T_17_22.sp4_h_l_21 <X> T_17_22.lc_trk_g2_0
 (16 9)  (890 361)  (890 361)  routing T_17_22.sp4_h_l_21 <X> T_17_22.lc_trk_g2_0
 (17 9)  (891 361)  (891 361)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (18 9)  (892 361)  (892 361)  routing T_17_22.sp4_h_r_25 <X> T_17_22.lc_trk_g2_1
 (0 10)  (874 362)  (874 362)  routing T_17_22.glb_netwk_2 <X> T_17_22.glb2local_2
 (1 10)  (875 362)  (875 362)  Enable bit of Mux _local_links/global_mux_2 => glb_netwk_2 glb2local_2
 (22 10)  (896 362)  (896 362)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (898 362)  (898 362)  routing T_17_22.tnr_op_7 <X> T_17_22.lc_trk_g2_7
 (8 12)  (882 364)  (882 364)  routing T_17_22.sp4_v_b_4 <X> T_17_22.sp4_h_r_10
 (9 12)  (883 364)  (883 364)  routing T_17_22.sp4_v_b_4 <X> T_17_22.sp4_h_r_10
 (10 12)  (884 364)  (884 364)  routing T_17_22.sp4_v_b_4 <X> T_17_22.sp4_h_r_10
 (11 12)  (885 364)  (885 364)  routing T_17_22.sp4_h_l_40 <X> T_17_22.sp4_v_b_11
 (13 12)  (887 364)  (887 364)  routing T_17_22.sp4_h_l_40 <X> T_17_22.sp4_v_b_11
 (22 12)  (896 364)  (896 364)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (897 364)  (897 364)  routing T_17_22.sp12_v_b_11 <X> T_17_22.lc_trk_g3_3
 (12 13)  (886 365)  (886 365)  routing T_17_22.sp4_h_l_40 <X> T_17_22.sp4_v_b_11
 (8 14)  (882 366)  (882 366)  routing T_17_22.sp4_h_r_10 <X> T_17_22.sp4_h_l_47
 (29 14)  (903 366)  (903 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 366)  (904 366)  routing T_17_22.lc_trk_g0_6 <X> T_17_22.wire_logic_cluster/lc_7/in_1
 (32 14)  (906 366)  (906 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 366)  (907 366)  routing T_17_22.lc_trk_g2_0 <X> T_17_22.wire_logic_cluster/lc_7/in_3
 (36 14)  (910 366)  (910 366)  LC_7 Logic Functioning bit
 (38 14)  (912 366)  (912 366)  LC_7 Logic Functioning bit
 (41 14)  (915 366)  (915 366)  LC_7 Logic Functioning bit
 (43 14)  (917 366)  (917 366)  LC_7 Logic Functioning bit
 (51 14)  (925 366)  (925 366)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (26 15)  (900 367)  (900 367)  routing T_17_22.lc_trk_g0_3 <X> T_17_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 367)  (903 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (904 367)  (904 367)  routing T_17_22.lc_trk_g0_6 <X> T_17_22.wire_logic_cluster/lc_7/in_1
 (36 15)  (910 367)  (910 367)  LC_7 Logic Functioning bit
 (37 15)  (911 367)  (911 367)  LC_7 Logic Functioning bit
 (38 15)  (912 367)  (912 367)  LC_7 Logic Functioning bit
 (39 15)  (913 367)  (913 367)  LC_7 Logic Functioning bit
 (41 15)  (915 367)  (915 367)  LC_7 Logic Functioning bit
 (43 15)  (917 367)  (917 367)  LC_7 Logic Functioning bit


LogicTile_18_22

 (15 0)  (943 352)  (943 352)  routing T_18_22.bot_op_1 <X> T_18_22.lc_trk_g0_1
 (17 0)  (945 352)  (945 352)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (22 0)  (950 352)  (950 352)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (951 352)  (951 352)  routing T_18_22.sp4_v_b_19 <X> T_18_22.lc_trk_g0_3
 (24 0)  (952 352)  (952 352)  routing T_18_22.sp4_v_b_19 <X> T_18_22.lc_trk_g0_3
 (27 0)  (955 352)  (955 352)  routing T_18_22.lc_trk_g3_4 <X> T_18_22.wire_logic_cluster/lc_0/in_1
 (28 0)  (956 352)  (956 352)  routing T_18_22.lc_trk_g3_4 <X> T_18_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 352)  (957 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 352)  (958 352)  routing T_18_22.lc_trk_g3_4 <X> T_18_22.wire_logic_cluster/lc_0/in_1
 (32 0)  (960 352)  (960 352)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (964 352)  (964 352)  LC_0 Logic Functioning bit
 (37 0)  (965 352)  (965 352)  LC_0 Logic Functioning bit
 (38 0)  (966 352)  (966 352)  LC_0 Logic Functioning bit
 (39 0)  (967 352)  (967 352)  LC_0 Logic Functioning bit
 (44 0)  (972 352)  (972 352)  LC_0 Logic Functioning bit
 (46 0)  (974 352)  (974 352)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (51 0)  (979 352)  (979 352)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (40 1)  (968 353)  (968 353)  LC_0 Logic Functioning bit
 (41 1)  (969 353)  (969 353)  LC_0 Logic Functioning bit
 (42 1)  (970 353)  (970 353)  LC_0 Logic Functioning bit
 (43 1)  (971 353)  (971 353)  LC_0 Logic Functioning bit
 (49 1)  (977 353)  (977 353)  Carry_In_Mux bit 

 (0 2)  (928 354)  (928 354)  routing T_18_22.glb_netwk_6 <X> T_18_22.wire_logic_cluster/lc_7/clk
 (1 2)  (929 354)  (929 354)  routing T_18_22.glb_netwk_6 <X> T_18_22.wire_logic_cluster/lc_7/clk
 (2 2)  (930 354)  (930 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (936 354)  (936 354)  routing T_18_22.sp4_h_r_1 <X> T_18_22.sp4_h_l_36
 (28 2)  (956 354)  (956 354)  routing T_18_22.lc_trk_g2_4 <X> T_18_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 354)  (957 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (958 354)  (958 354)  routing T_18_22.lc_trk_g2_4 <X> T_18_22.wire_logic_cluster/lc_1/in_1
 (32 2)  (960 354)  (960 354)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (965 354)  (965 354)  LC_1 Logic Functioning bit
 (39 2)  (967 354)  (967 354)  LC_1 Logic Functioning bit
 (41 2)  (969 354)  (969 354)  LC_1 Logic Functioning bit
 (43 2)  (971 354)  (971 354)  LC_1 Logic Functioning bit
 (46 2)  (974 354)  (974 354)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (51 2)  (979 354)  (979 354)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (37 3)  (965 355)  (965 355)  LC_1 Logic Functioning bit
 (39 3)  (967 355)  (967 355)  LC_1 Logic Functioning bit
 (41 3)  (969 355)  (969 355)  LC_1 Logic Functioning bit
 (43 3)  (971 355)  (971 355)  LC_1 Logic Functioning bit
 (15 4)  (943 356)  (943 356)  routing T_18_22.top_op_1 <X> T_18_22.lc_trk_g1_1
 (17 4)  (945 356)  (945 356)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (22 4)  (950 356)  (950 356)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (952 356)  (952 356)  routing T_18_22.bot_op_3 <X> T_18_22.lc_trk_g1_3
 (29 4)  (957 356)  (957 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (960 356)  (960 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (962 356)  (962 356)  routing T_18_22.lc_trk_g1_2 <X> T_18_22.wire_logic_cluster/lc_2/in_3
 (37 4)  (965 356)  (965 356)  LC_2 Logic Functioning bit
 (39 4)  (967 356)  (967 356)  LC_2 Logic Functioning bit
 (41 4)  (969 356)  (969 356)  LC_2 Logic Functioning bit
 (43 4)  (971 356)  (971 356)  LC_2 Logic Functioning bit
 (13 5)  (941 357)  (941 357)  routing T_18_22.sp4_v_t_37 <X> T_18_22.sp4_h_r_5
 (18 5)  (946 357)  (946 357)  routing T_18_22.top_op_1 <X> T_18_22.lc_trk_g1_1
 (22 5)  (950 357)  (950 357)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (952 357)  (952 357)  routing T_18_22.bot_op_2 <X> T_18_22.lc_trk_g1_2
 (31 5)  (959 357)  (959 357)  routing T_18_22.lc_trk_g1_2 <X> T_18_22.wire_logic_cluster/lc_2/in_3
 (37 5)  (965 357)  (965 357)  LC_2 Logic Functioning bit
 (39 5)  (967 357)  (967 357)  LC_2 Logic Functioning bit
 (41 5)  (969 357)  (969 357)  LC_2 Logic Functioning bit
 (43 5)  (971 357)  (971 357)  LC_2 Logic Functioning bit
 (48 5)  (976 357)  (976 357)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (22 6)  (950 358)  (950 358)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (27 6)  (955 358)  (955 358)  routing T_18_22.lc_trk_g3_3 <X> T_18_22.wire_logic_cluster/lc_3/in_1
 (28 6)  (956 358)  (956 358)  routing T_18_22.lc_trk_g3_3 <X> T_18_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 358)  (957 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (959 358)  (959 358)  routing T_18_22.lc_trk_g3_7 <X> T_18_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 358)  (960 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 358)  (961 358)  routing T_18_22.lc_trk_g3_7 <X> T_18_22.wire_logic_cluster/lc_3/in_3
 (34 6)  (962 358)  (962 358)  routing T_18_22.lc_trk_g3_7 <X> T_18_22.wire_logic_cluster/lc_3/in_3
 (47 6)  (975 358)  (975 358)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (26 7)  (954 359)  (954 359)  routing T_18_22.lc_trk_g3_2 <X> T_18_22.wire_logic_cluster/lc_3/in_0
 (27 7)  (955 359)  (955 359)  routing T_18_22.lc_trk_g3_2 <X> T_18_22.wire_logic_cluster/lc_3/in_0
 (28 7)  (956 359)  (956 359)  routing T_18_22.lc_trk_g3_2 <X> T_18_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 359)  (957 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (958 359)  (958 359)  routing T_18_22.lc_trk_g3_3 <X> T_18_22.wire_logic_cluster/lc_3/in_1
 (31 7)  (959 359)  (959 359)  routing T_18_22.lc_trk_g3_7 <X> T_18_22.wire_logic_cluster/lc_3/in_3
 (32 7)  (960 359)  (960 359)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (963 359)  (963 359)  routing T_18_22.lc_trk_g0_3 <X> T_18_22.input_2_3
 (41 7)  (969 359)  (969 359)  LC_3 Logic Functioning bit
 (12 8)  (940 360)  (940 360)  routing T_18_22.sp4_h_l_40 <X> T_18_22.sp4_h_r_8
 (15 8)  (943 360)  (943 360)  routing T_18_22.tnl_op_1 <X> T_18_22.lc_trk_g2_1
 (17 8)  (945 360)  (945 360)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (13 9)  (941 361)  (941 361)  routing T_18_22.sp4_h_l_40 <X> T_18_22.sp4_h_r_8
 (18 9)  (946 361)  (946 361)  routing T_18_22.tnl_op_1 <X> T_18_22.lc_trk_g2_1
 (22 9)  (950 361)  (950 361)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (952 361)  (952 361)  routing T_18_22.tnl_op_2 <X> T_18_22.lc_trk_g2_2
 (25 9)  (953 361)  (953 361)  routing T_18_22.tnl_op_2 <X> T_18_22.lc_trk_g2_2
 (21 10)  (949 362)  (949 362)  routing T_18_22.wire_logic_cluster/lc_7/out <X> T_18_22.lc_trk_g2_7
 (22 10)  (950 362)  (950 362)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (27 10)  (955 362)  (955 362)  routing T_18_22.lc_trk_g1_3 <X> T_18_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 362)  (957 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (959 362)  (959 362)  routing T_18_22.lc_trk_g1_7 <X> T_18_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 362)  (960 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (962 362)  (962 362)  routing T_18_22.lc_trk_g1_7 <X> T_18_22.wire_logic_cluster/lc_5/in_3
 (41 10)  (969 362)  (969 362)  LC_5 Logic Functioning bit
 (16 11)  (944 363)  (944 363)  routing T_18_22.sp12_v_b_12 <X> T_18_22.lc_trk_g2_4
 (17 11)  (945 363)  (945 363)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (19 11)  (947 363)  (947 363)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22
 (29 11)  (957 363)  (957 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (958 363)  (958 363)  routing T_18_22.lc_trk_g1_3 <X> T_18_22.wire_logic_cluster/lc_5/in_1
 (31 11)  (959 363)  (959 363)  routing T_18_22.lc_trk_g1_7 <X> T_18_22.wire_logic_cluster/lc_5/in_3
 (32 11)  (960 363)  (960 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (962 363)  (962 363)  routing T_18_22.lc_trk_g1_2 <X> T_18_22.input_2_5
 (35 11)  (963 363)  (963 363)  routing T_18_22.lc_trk_g1_2 <X> T_18_22.input_2_5
 (47 11)  (975 363)  (975 363)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (12 12)  (940 364)  (940 364)  routing T_18_22.sp4_v_t_46 <X> T_18_22.sp4_h_r_11
 (22 12)  (950 364)  (950 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (951 364)  (951 364)  routing T_18_22.sp4_h_r_27 <X> T_18_22.lc_trk_g3_3
 (24 12)  (952 364)  (952 364)  routing T_18_22.sp4_h_r_27 <X> T_18_22.lc_trk_g3_3
 (21 13)  (949 365)  (949 365)  routing T_18_22.sp4_h_r_27 <X> T_18_22.lc_trk_g3_3
 (22 13)  (950 365)  (950 365)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (952 365)  (952 365)  routing T_18_22.tnr_op_2 <X> T_18_22.lc_trk_g3_2
 (14 14)  (942 366)  (942 366)  routing T_18_22.sp4_v_b_36 <X> T_18_22.lc_trk_g3_4
 (21 14)  (949 366)  (949 366)  routing T_18_22.wire_logic_cluster/lc_7/out <X> T_18_22.lc_trk_g3_7
 (22 14)  (950 366)  (950 366)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (28 14)  (956 366)  (956 366)  routing T_18_22.lc_trk_g2_2 <X> T_18_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 366)  (957 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (960 366)  (960 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (962 366)  (962 366)  routing T_18_22.lc_trk_g1_1 <X> T_18_22.wire_logic_cluster/lc_7/in_3
 (35 14)  (963 366)  (963 366)  routing T_18_22.lc_trk_g2_7 <X> T_18_22.input_2_7
 (36 14)  (964 366)  (964 366)  LC_7 Logic Functioning bit
 (37 14)  (965 366)  (965 366)  LC_7 Logic Functioning bit
 (38 14)  (966 366)  (966 366)  LC_7 Logic Functioning bit
 (45 14)  (973 366)  (973 366)  LC_7 Logic Functioning bit
 (47 14)  (975 366)  (975 366)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (51 14)  (979 366)  (979 366)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (14 15)  (942 367)  (942 367)  routing T_18_22.sp4_v_b_36 <X> T_18_22.lc_trk_g3_4
 (16 15)  (944 367)  (944 367)  routing T_18_22.sp4_v_b_36 <X> T_18_22.lc_trk_g3_4
 (17 15)  (945 367)  (945 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (28 15)  (956 367)  (956 367)  routing T_18_22.lc_trk_g2_1 <X> T_18_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 367)  (957 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (958 367)  (958 367)  routing T_18_22.lc_trk_g2_2 <X> T_18_22.wire_logic_cluster/lc_7/in_1
 (32 15)  (960 367)  (960 367)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (961 367)  (961 367)  routing T_18_22.lc_trk_g2_7 <X> T_18_22.input_2_7
 (35 15)  (963 367)  (963 367)  routing T_18_22.lc_trk_g2_7 <X> T_18_22.input_2_7
 (36 15)  (964 367)  (964 367)  LC_7 Logic Functioning bit
 (37 15)  (965 367)  (965 367)  LC_7 Logic Functioning bit
 (52 15)  (980 367)  (980 367)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15
 (53 15)  (981 367)  (981 367)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_19_22

 (22 0)  (1004 352)  (1004 352)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (9 2)  (991 354)  (991 354)  routing T_19_22.sp4_v_b_1 <X> T_19_22.sp4_h_l_36
 (14 2)  (996 354)  (996 354)  routing T_19_22.sp4_v_t_1 <X> T_19_22.lc_trk_g0_4
 (14 3)  (996 355)  (996 355)  routing T_19_22.sp4_v_t_1 <X> T_19_22.lc_trk_g0_4
 (16 3)  (998 355)  (998 355)  routing T_19_22.sp4_v_t_1 <X> T_19_22.lc_trk_g0_4
 (17 3)  (999 355)  (999 355)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (9 4)  (991 356)  (991 356)  routing T_19_22.sp4_v_t_41 <X> T_19_22.sp4_h_r_4
 (11 5)  (993 357)  (993 357)  routing T_19_22.sp4_h_l_44 <X> T_19_22.sp4_h_r_5
 (13 5)  (995 357)  (995 357)  routing T_19_22.sp4_h_l_44 <X> T_19_22.sp4_h_r_5
 (16 8)  (998 360)  (998 360)  routing T_19_22.sp4_v_t_12 <X> T_19_22.lc_trk_g2_1
 (17 8)  (999 360)  (999 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (1000 360)  (1000 360)  routing T_19_22.sp4_v_t_12 <X> T_19_22.lc_trk_g2_1
 (4 9)  (986 361)  (986 361)  routing T_19_22.sp4_v_t_36 <X> T_19_22.sp4_h_r_6
 (22 9)  (1004 361)  (1004 361)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_9 lc_trk_g2_2
 (23 9)  (1005 361)  (1005 361)  routing T_19_22.sp12_v_t_9 <X> T_19_22.lc_trk_g2_2
 (12 10)  (994 362)  (994 362)  routing T_19_22.sp4_v_t_45 <X> T_19_22.sp4_h_l_45
 (11 11)  (993 363)  (993 363)  routing T_19_22.sp4_v_t_45 <X> T_19_22.sp4_h_l_45
 (28 12)  (1010 364)  (1010 364)  routing T_19_22.lc_trk_g2_1 <X> T_19_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 364)  (1011 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (1014 364)  (1014 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (35 12)  (1017 364)  (1017 364)  routing T_19_22.lc_trk_g0_4 <X> T_19_22.input_2_6
 (38 12)  (1020 364)  (1020 364)  LC_6 Logic Functioning bit
 (43 12)  (1025 364)  (1025 364)  LC_6 Logic Functioning bit
 (51 12)  (1033 364)  (1033 364)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (26 13)  (1008 365)  (1008 365)  routing T_19_22.lc_trk_g2_2 <X> T_19_22.wire_logic_cluster/lc_6/in_0
 (28 13)  (1010 365)  (1010 365)  routing T_19_22.lc_trk_g2_2 <X> T_19_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 365)  (1011 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (1013 365)  (1013 365)  routing T_19_22.lc_trk_g0_3 <X> T_19_22.wire_logic_cluster/lc_6/in_3
 (32 13)  (1014 365)  (1014 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (37 13)  (1019 365)  (1019 365)  LC_6 Logic Functioning bit
 (40 13)  (1022 365)  (1022 365)  LC_6 Logic Functioning bit
 (52 13)  (1034 365)  (1034 365)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (13 14)  (995 366)  (995 366)  routing T_19_22.sp4_h_r_11 <X> T_19_22.sp4_v_t_46
 (12 15)  (994 367)  (994 367)  routing T_19_22.sp4_h_r_11 <X> T_19_22.sp4_v_t_46


LogicTile_20_22

 (15 0)  (1051 352)  (1051 352)  routing T_20_22.sp4_v_b_17 <X> T_20_22.lc_trk_g0_1
 (16 0)  (1052 352)  (1052 352)  routing T_20_22.sp4_v_b_17 <X> T_20_22.lc_trk_g0_1
 (17 0)  (1053 352)  (1053 352)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (22 0)  (1058 352)  (1058 352)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (1059 352)  (1059 352)  routing T_20_22.sp4_v_b_19 <X> T_20_22.lc_trk_g0_3
 (24 0)  (1060 352)  (1060 352)  routing T_20_22.sp4_v_b_19 <X> T_20_22.lc_trk_g0_3
 (22 1)  (1058 353)  (1058 353)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (1059 353)  (1059 353)  routing T_20_22.sp4_v_b_18 <X> T_20_22.lc_trk_g0_2
 (24 1)  (1060 353)  (1060 353)  routing T_20_22.sp4_v_b_18 <X> T_20_22.lc_trk_g0_2
 (0 2)  (1036 354)  (1036 354)  routing T_20_22.glb_netwk_6 <X> T_20_22.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 354)  (1037 354)  routing T_20_22.glb_netwk_6 <X> T_20_22.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 354)  (1038 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (1053 354)  (1053 354)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (22 2)  (1058 354)  (1058 354)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (1060 354)  (1060 354)  routing T_20_22.top_op_7 <X> T_20_22.lc_trk_g0_7
 (27 2)  (1063 354)  (1063 354)  routing T_20_22.lc_trk_g1_1 <X> T_20_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 354)  (1065 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1068 354)  (1068 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (1069 354)  (1069 354)  routing T_20_22.lc_trk_g3_3 <X> T_20_22.wire_logic_cluster/lc_1/in_3
 (34 2)  (1070 354)  (1070 354)  routing T_20_22.lc_trk_g3_3 <X> T_20_22.wire_logic_cluster/lc_1/in_3
 (35 2)  (1071 354)  (1071 354)  routing T_20_22.lc_trk_g3_6 <X> T_20_22.input_2_1
 (37 2)  (1073 354)  (1073 354)  LC_1 Logic Functioning bit
 (39 2)  (1075 354)  (1075 354)  LC_1 Logic Functioning bit
 (40 2)  (1076 354)  (1076 354)  LC_1 Logic Functioning bit
 (42 2)  (1078 354)  (1078 354)  LC_1 Logic Functioning bit
 (43 2)  (1079 354)  (1079 354)  LC_1 Logic Functioning bit
 (53 2)  (1089 354)  (1089 354)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (17 3)  (1053 355)  (1053 355)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (18 3)  (1054 355)  (1054 355)  routing T_20_22.sp4_r_v_b_29 <X> T_20_22.lc_trk_g0_5
 (21 3)  (1057 355)  (1057 355)  routing T_20_22.top_op_7 <X> T_20_22.lc_trk_g0_7
 (26 3)  (1062 355)  (1062 355)  routing T_20_22.lc_trk_g0_3 <X> T_20_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 355)  (1065 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (1067 355)  (1067 355)  routing T_20_22.lc_trk_g3_3 <X> T_20_22.wire_logic_cluster/lc_1/in_3
 (32 3)  (1068 355)  (1068 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (1069 355)  (1069 355)  routing T_20_22.lc_trk_g3_6 <X> T_20_22.input_2_1
 (34 3)  (1070 355)  (1070 355)  routing T_20_22.lc_trk_g3_6 <X> T_20_22.input_2_1
 (35 3)  (1071 355)  (1071 355)  routing T_20_22.lc_trk_g3_6 <X> T_20_22.input_2_1
 (37 3)  (1073 355)  (1073 355)  LC_1 Logic Functioning bit
 (39 3)  (1075 355)  (1075 355)  LC_1 Logic Functioning bit
 (40 3)  (1076 355)  (1076 355)  LC_1 Logic Functioning bit
 (9 4)  (1045 356)  (1045 356)  routing T_20_22.sp4_v_t_41 <X> T_20_22.sp4_h_r_4
 (17 4)  (1053 356)  (1053 356)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (1054 356)  (1054 356)  routing T_20_22.bnr_op_1 <X> T_20_22.lc_trk_g1_1
 (22 4)  (1058 356)  (1058 356)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (1060 356)  (1060 356)  routing T_20_22.top_op_3 <X> T_20_22.lc_trk_g1_3
 (18 5)  (1054 357)  (1054 357)  routing T_20_22.bnr_op_1 <X> T_20_22.lc_trk_g1_1
 (21 5)  (1057 357)  (1057 357)  routing T_20_22.top_op_3 <X> T_20_22.lc_trk_g1_3
 (0 6)  (1036 358)  (1036 358)  routing T_20_22.glb_netwk_2 <X> T_20_22.glb2local_0
 (1 6)  (1037 358)  (1037 358)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_2 glb2local_0
 (5 6)  (1041 358)  (1041 358)  routing T_20_22.sp4_v_t_38 <X> T_20_22.sp4_h_l_38
 (17 6)  (1053 358)  (1053 358)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1054 358)  (1054 358)  routing T_20_22.wire_logic_cluster/lc_5/out <X> T_20_22.lc_trk_g1_5
 (26 6)  (1062 358)  (1062 358)  routing T_20_22.lc_trk_g2_5 <X> T_20_22.wire_logic_cluster/lc_3/in_0
 (27 6)  (1063 358)  (1063 358)  routing T_20_22.lc_trk_g1_3 <X> T_20_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 358)  (1065 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (1067 358)  (1067 358)  routing T_20_22.lc_trk_g0_4 <X> T_20_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 358)  (1068 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (53 6)  (1089 358)  (1089 358)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (6 7)  (1042 359)  (1042 359)  routing T_20_22.sp4_v_t_38 <X> T_20_22.sp4_h_l_38
 (28 7)  (1064 359)  (1064 359)  routing T_20_22.lc_trk_g2_5 <X> T_20_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 359)  (1065 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (1066 359)  (1066 359)  routing T_20_22.lc_trk_g1_3 <X> T_20_22.wire_logic_cluster/lc_3/in_1
 (41 7)  (1077 359)  (1077 359)  LC_3 Logic Functioning bit
 (43 7)  (1079 359)  (1079 359)  LC_3 Logic Functioning bit
 (5 8)  (1041 360)  (1041 360)  routing T_20_22.sp4_v_t_43 <X> T_20_22.sp4_h_r_6
 (15 10)  (1051 362)  (1051 362)  routing T_20_22.sp4_v_t_32 <X> T_20_22.lc_trk_g2_5
 (16 10)  (1052 362)  (1052 362)  routing T_20_22.sp4_v_t_32 <X> T_20_22.lc_trk_g2_5
 (17 10)  (1053 362)  (1053 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (26 10)  (1062 362)  (1062 362)  routing T_20_22.lc_trk_g0_7 <X> T_20_22.wire_logic_cluster/lc_5/in_0
 (29 10)  (1065 362)  (1065 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (1067 362)  (1067 362)  routing T_20_22.lc_trk_g1_5 <X> T_20_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (1068 362)  (1068 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (1070 362)  (1070 362)  routing T_20_22.lc_trk_g1_5 <X> T_20_22.wire_logic_cluster/lc_5/in_3
 (36 10)  (1072 362)  (1072 362)  LC_5 Logic Functioning bit
 (37 10)  (1073 362)  (1073 362)  LC_5 Logic Functioning bit
 (43 10)  (1079 362)  (1079 362)  LC_5 Logic Functioning bit
 (45 10)  (1081 362)  (1081 362)  LC_5 Logic Functioning bit
 (26 11)  (1062 363)  (1062 363)  routing T_20_22.lc_trk_g0_7 <X> T_20_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 363)  (1065 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (1066 363)  (1066 363)  routing T_20_22.lc_trk_g0_2 <X> T_20_22.wire_logic_cluster/lc_5/in_1
 (32 11)  (1068 363)  (1068 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (36 11)  (1072 363)  (1072 363)  LC_5 Logic Functioning bit
 (37 11)  (1073 363)  (1073 363)  LC_5 Logic Functioning bit
 (21 12)  (1057 364)  (1057 364)  routing T_20_22.sp4_v_t_14 <X> T_20_22.lc_trk_g3_3
 (22 12)  (1058 364)  (1058 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (1059 364)  (1059 364)  routing T_20_22.sp4_v_t_14 <X> T_20_22.lc_trk_g3_3
 (26 12)  (1062 364)  (1062 364)  routing T_20_22.lc_trk_g0_4 <X> T_20_22.wire_logic_cluster/lc_6/in_0
 (31 12)  (1067 364)  (1067 364)  routing T_20_22.lc_trk_g0_5 <X> T_20_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (1068 364)  (1068 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (40 12)  (1076 364)  (1076 364)  LC_6 Logic Functioning bit
 (42 12)  (1078 364)  (1078 364)  LC_6 Logic Functioning bit
 (29 13)  (1065 365)  (1065 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (41 13)  (1077 365)  (1077 365)  LC_6 Logic Functioning bit
 (43 13)  (1079 365)  (1079 365)  LC_6 Logic Functioning bit
 (13 14)  (1049 366)  (1049 366)  routing T_20_22.sp4_h_r_11 <X> T_20_22.sp4_v_t_46
 (15 14)  (1051 366)  (1051 366)  routing T_20_22.sp4_h_l_16 <X> T_20_22.lc_trk_g3_5
 (16 14)  (1052 366)  (1052 366)  routing T_20_22.sp4_h_l_16 <X> T_20_22.lc_trk_g3_5
 (17 14)  (1053 366)  (1053 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (26 14)  (1062 366)  (1062 366)  routing T_20_22.lc_trk_g0_7 <X> T_20_22.wire_logic_cluster/lc_7/in_0
 (27 14)  (1063 366)  (1063 366)  routing T_20_22.lc_trk_g3_5 <X> T_20_22.wire_logic_cluster/lc_7/in_1
 (28 14)  (1064 366)  (1064 366)  routing T_20_22.lc_trk_g3_5 <X> T_20_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (1065 366)  (1065 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (1066 366)  (1066 366)  routing T_20_22.lc_trk_g3_5 <X> T_20_22.wire_logic_cluster/lc_7/in_1
 (31 14)  (1067 366)  (1067 366)  routing T_20_22.lc_trk_g1_5 <X> T_20_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (1068 366)  (1068 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (1070 366)  (1070 366)  routing T_20_22.lc_trk_g1_5 <X> T_20_22.wire_logic_cluster/lc_7/in_3
 (36 14)  (1072 366)  (1072 366)  LC_7 Logic Functioning bit
 (43 14)  (1079 366)  (1079 366)  LC_7 Logic Functioning bit
 (50 14)  (1086 366)  (1086 366)  Cascade bit: LH_LC07_inmux02_5

 (12 15)  (1048 367)  (1048 367)  routing T_20_22.sp4_h_r_11 <X> T_20_22.sp4_v_t_46
 (18 15)  (1054 367)  (1054 367)  routing T_20_22.sp4_h_l_16 <X> T_20_22.lc_trk_g3_5
 (22 15)  (1058 367)  (1058 367)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (26 15)  (1062 367)  (1062 367)  routing T_20_22.lc_trk_g0_7 <X> T_20_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 367)  (1065 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (36 15)  (1072 367)  (1072 367)  LC_7 Logic Functioning bit
 (42 15)  (1078 367)  (1078 367)  LC_7 Logic Functioning bit
 (43 15)  (1079 367)  (1079 367)  LC_7 Logic Functioning bit


LogicTile_21_22

 (8 1)  (1098 353)  (1098 353)  routing T_21_22.sp4_h_l_42 <X> T_21_22.sp4_v_b_1
 (9 1)  (1099 353)  (1099 353)  routing T_21_22.sp4_h_l_42 <X> T_21_22.sp4_v_b_1
 (10 1)  (1100 353)  (1100 353)  routing T_21_22.sp4_h_l_42 <X> T_21_22.sp4_v_b_1
 (0 2)  (1090 354)  (1090 354)  routing T_21_22.glb_netwk_6 <X> T_21_22.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 354)  (1091 354)  routing T_21_22.glb_netwk_6 <X> T_21_22.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 354)  (1092 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (1112 354)  (1112 354)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (1114 354)  (1114 354)  routing T_21_22.top_op_7 <X> T_21_22.lc_trk_g0_7
 (27 2)  (1117 354)  (1117 354)  routing T_21_22.lc_trk_g1_5 <X> T_21_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (1119 354)  (1119 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (1120 354)  (1120 354)  routing T_21_22.lc_trk_g1_5 <X> T_21_22.wire_logic_cluster/lc_1/in_1
 (32 2)  (1122 354)  (1122 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (1123 354)  (1123 354)  routing T_21_22.lc_trk_g2_2 <X> T_21_22.wire_logic_cluster/lc_1/in_3
 (40 2)  (1130 354)  (1130 354)  LC_1 Logic Functioning bit
 (42 2)  (1132 354)  (1132 354)  LC_1 Logic Functioning bit
 (21 3)  (1111 355)  (1111 355)  routing T_21_22.top_op_7 <X> T_21_22.lc_trk_g0_7
 (31 3)  (1121 355)  (1121 355)  routing T_21_22.lc_trk_g2_2 <X> T_21_22.wire_logic_cluster/lc_1/in_3
 (40 3)  (1130 355)  (1130 355)  LC_1 Logic Functioning bit
 (42 3)  (1132 355)  (1132 355)  LC_1 Logic Functioning bit
 (48 3)  (1138 355)  (1138 355)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (13 4)  (1103 356)  (1103 356)  routing T_21_22.sp4_h_l_40 <X> T_21_22.sp4_v_b_5
 (21 4)  (1111 356)  (1111 356)  routing T_21_22.wire_logic_cluster/lc_3/out <X> T_21_22.lc_trk_g1_3
 (22 4)  (1112 356)  (1112 356)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (1117 356)  (1117 356)  routing T_21_22.lc_trk_g1_6 <X> T_21_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 356)  (1119 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (1120 356)  (1120 356)  routing T_21_22.lc_trk_g1_6 <X> T_21_22.wire_logic_cluster/lc_2/in_1
 (31 4)  (1121 356)  (1121 356)  routing T_21_22.lc_trk_g2_5 <X> T_21_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (1122 356)  (1122 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (1123 356)  (1123 356)  routing T_21_22.lc_trk_g2_5 <X> T_21_22.wire_logic_cluster/lc_2/in_3
 (35 4)  (1125 356)  (1125 356)  routing T_21_22.lc_trk_g2_4 <X> T_21_22.input_2_2
 (12 5)  (1102 357)  (1102 357)  routing T_21_22.sp4_h_l_40 <X> T_21_22.sp4_v_b_5
 (27 5)  (1117 357)  (1117 357)  routing T_21_22.lc_trk_g3_1 <X> T_21_22.wire_logic_cluster/lc_2/in_0
 (28 5)  (1118 357)  (1118 357)  routing T_21_22.lc_trk_g3_1 <X> T_21_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (1119 357)  (1119 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (1120 357)  (1120 357)  routing T_21_22.lc_trk_g1_6 <X> T_21_22.wire_logic_cluster/lc_2/in_1
 (32 5)  (1122 357)  (1122 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (1123 357)  (1123 357)  routing T_21_22.lc_trk_g2_4 <X> T_21_22.input_2_2
 (37 5)  (1127 357)  (1127 357)  LC_2 Logic Functioning bit
 (15 6)  (1105 358)  (1105 358)  routing T_21_22.lft_op_5 <X> T_21_22.lc_trk_g1_5
 (17 6)  (1107 358)  (1107 358)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (1108 358)  (1108 358)  routing T_21_22.lft_op_5 <X> T_21_22.lc_trk_g1_5
 (22 6)  (1112 358)  (1112 358)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (1113 358)  (1113 358)  routing T_21_22.sp4_v_b_23 <X> T_21_22.lc_trk_g1_7
 (24 6)  (1114 358)  (1114 358)  routing T_21_22.sp4_v_b_23 <X> T_21_22.lc_trk_g1_7
 (26 6)  (1116 358)  (1116 358)  routing T_21_22.lc_trk_g0_7 <X> T_21_22.wire_logic_cluster/lc_3/in_0
 (27 6)  (1117 358)  (1117 358)  routing T_21_22.lc_trk_g3_7 <X> T_21_22.wire_logic_cluster/lc_3/in_1
 (28 6)  (1118 358)  (1118 358)  routing T_21_22.lc_trk_g3_7 <X> T_21_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (1119 358)  (1119 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (1120 358)  (1120 358)  routing T_21_22.lc_trk_g3_7 <X> T_21_22.wire_logic_cluster/lc_3/in_1
 (32 6)  (1122 358)  (1122 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (1124 358)  (1124 358)  routing T_21_22.lc_trk_g1_3 <X> T_21_22.wire_logic_cluster/lc_3/in_3
 (36 6)  (1126 358)  (1126 358)  LC_3 Logic Functioning bit
 (38 6)  (1128 358)  (1128 358)  LC_3 Logic Functioning bit
 (43 6)  (1133 358)  (1133 358)  LC_3 Logic Functioning bit
 (45 6)  (1135 358)  (1135 358)  LC_3 Logic Functioning bit
 (46 6)  (1136 358)  (1136 358)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (47 6)  (1137 358)  (1137 358)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (50 6)  (1140 358)  (1140 358)  Cascade bit: LH_LC03_inmux02_5

 (22 7)  (1112 359)  (1112 359)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (1113 359)  (1113 359)  routing T_21_22.sp4_h_r_6 <X> T_21_22.lc_trk_g1_6
 (24 7)  (1114 359)  (1114 359)  routing T_21_22.sp4_h_r_6 <X> T_21_22.lc_trk_g1_6
 (25 7)  (1115 359)  (1115 359)  routing T_21_22.sp4_h_r_6 <X> T_21_22.lc_trk_g1_6
 (26 7)  (1116 359)  (1116 359)  routing T_21_22.lc_trk_g0_7 <X> T_21_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (1119 359)  (1119 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (1120 359)  (1120 359)  routing T_21_22.lc_trk_g3_7 <X> T_21_22.wire_logic_cluster/lc_3/in_1
 (31 7)  (1121 359)  (1121 359)  routing T_21_22.lc_trk_g1_3 <X> T_21_22.wire_logic_cluster/lc_3/in_3
 (36 7)  (1126 359)  (1126 359)  LC_3 Logic Functioning bit
 (37 7)  (1127 359)  (1127 359)  LC_3 Logic Functioning bit
 (38 7)  (1128 359)  (1128 359)  LC_3 Logic Functioning bit
 (42 7)  (1132 359)  (1132 359)  LC_3 Logic Functioning bit
 (53 7)  (1143 359)  (1143 359)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (5 8)  (1095 360)  (1095 360)  routing T_21_22.sp4_v_t_43 <X> T_21_22.sp4_h_r_6
 (17 8)  (1107 360)  (1107 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (22 8)  (1112 360)  (1112 360)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (1114 360)  (1114 360)  routing T_21_22.tnr_op_3 <X> T_21_22.lc_trk_g2_3
 (27 8)  (1117 360)  (1117 360)  routing T_21_22.lc_trk_g1_6 <X> T_21_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (1119 360)  (1119 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (1120 360)  (1120 360)  routing T_21_22.lc_trk_g1_6 <X> T_21_22.wire_logic_cluster/lc_4/in_1
 (31 8)  (1121 360)  (1121 360)  routing T_21_22.lc_trk_g3_6 <X> T_21_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (1122 360)  (1122 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (1123 360)  (1123 360)  routing T_21_22.lc_trk_g3_6 <X> T_21_22.wire_logic_cluster/lc_4/in_3
 (34 8)  (1124 360)  (1124 360)  routing T_21_22.lc_trk_g3_6 <X> T_21_22.wire_logic_cluster/lc_4/in_3
 (11 9)  (1101 361)  (1101 361)  routing T_21_22.sp4_h_l_45 <X> T_21_22.sp4_h_r_8
 (15 9)  (1105 361)  (1105 361)  routing T_21_22.sp4_v_t_29 <X> T_21_22.lc_trk_g2_0
 (16 9)  (1106 361)  (1106 361)  routing T_21_22.sp4_v_t_29 <X> T_21_22.lc_trk_g2_0
 (17 9)  (1107 361)  (1107 361)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (18 9)  (1108 361)  (1108 361)  routing T_21_22.sp4_r_v_b_33 <X> T_21_22.lc_trk_g2_1
 (22 9)  (1112 361)  (1112 361)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (1114 361)  (1114 361)  routing T_21_22.tnl_op_2 <X> T_21_22.lc_trk_g2_2
 (25 9)  (1115 361)  (1115 361)  routing T_21_22.tnl_op_2 <X> T_21_22.lc_trk_g2_2
 (27 9)  (1117 361)  (1117 361)  routing T_21_22.lc_trk_g3_1 <X> T_21_22.wire_logic_cluster/lc_4/in_0
 (28 9)  (1118 361)  (1118 361)  routing T_21_22.lc_trk_g3_1 <X> T_21_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (1119 361)  (1119 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (1120 361)  (1120 361)  routing T_21_22.lc_trk_g1_6 <X> T_21_22.wire_logic_cluster/lc_4/in_1
 (31 9)  (1121 361)  (1121 361)  routing T_21_22.lc_trk_g3_6 <X> T_21_22.wire_logic_cluster/lc_4/in_3
 (32 9)  (1122 361)  (1122 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (1123 361)  (1123 361)  routing T_21_22.lc_trk_g2_0 <X> T_21_22.input_2_4
 (40 9)  (1130 361)  (1130 361)  LC_4 Logic Functioning bit
 (17 10)  (1107 362)  (1107 362)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (1108 362)  (1108 362)  routing T_21_22.wire_logic_cluster/lc_5/out <X> T_21_22.lc_trk_g2_5
 (25 10)  (1115 362)  (1115 362)  routing T_21_22.wire_logic_cluster/lc_6/out <X> T_21_22.lc_trk_g2_6
 (26 10)  (1116 362)  (1116 362)  routing T_21_22.lc_trk_g3_6 <X> T_21_22.wire_logic_cluster/lc_5/in_0
 (27 10)  (1117 362)  (1117 362)  routing T_21_22.lc_trk_g3_5 <X> T_21_22.wire_logic_cluster/lc_5/in_1
 (28 10)  (1118 362)  (1118 362)  routing T_21_22.lc_trk_g3_5 <X> T_21_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (1119 362)  (1119 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1120 362)  (1120 362)  routing T_21_22.lc_trk_g3_5 <X> T_21_22.wire_logic_cluster/lc_5/in_1
 (31 10)  (1121 362)  (1121 362)  routing T_21_22.lc_trk_g2_6 <X> T_21_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (1122 362)  (1122 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (1123 362)  (1123 362)  routing T_21_22.lc_trk_g2_6 <X> T_21_22.wire_logic_cluster/lc_5/in_3
 (38 10)  (1128 362)  (1128 362)  LC_5 Logic Functioning bit
 (39 10)  (1129 362)  (1129 362)  LC_5 Logic Functioning bit
 (41 10)  (1131 362)  (1131 362)  LC_5 Logic Functioning bit
 (45 10)  (1135 362)  (1135 362)  LC_5 Logic Functioning bit
 (50 10)  (1140 362)  (1140 362)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (1141 362)  (1141 362)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (52 10)  (1142 362)  (1142 362)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (17 11)  (1107 363)  (1107 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 11)  (1112 363)  (1112 363)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (1116 363)  (1116 363)  routing T_21_22.lc_trk_g3_6 <X> T_21_22.wire_logic_cluster/lc_5/in_0
 (27 11)  (1117 363)  (1117 363)  routing T_21_22.lc_trk_g3_6 <X> T_21_22.wire_logic_cluster/lc_5/in_0
 (28 11)  (1118 363)  (1118 363)  routing T_21_22.lc_trk_g3_6 <X> T_21_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (1119 363)  (1119 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (1121 363)  (1121 363)  routing T_21_22.lc_trk_g2_6 <X> T_21_22.wire_logic_cluster/lc_5/in_3
 (39 11)  (1129 363)  (1129 363)  LC_5 Logic Functioning bit
 (40 11)  (1130 363)  (1130 363)  LC_5 Logic Functioning bit
 (15 12)  (1105 364)  (1105 364)  routing T_21_22.rgt_op_1 <X> T_21_22.lc_trk_g3_1
 (17 12)  (1107 364)  (1107 364)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (1108 364)  (1108 364)  routing T_21_22.rgt_op_1 <X> T_21_22.lc_trk_g3_1
 (22 12)  (1112 364)  (1112 364)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (1114 364)  (1114 364)  routing T_21_22.tnl_op_3 <X> T_21_22.lc_trk_g3_3
 (26 12)  (1116 364)  (1116 364)  routing T_21_22.lc_trk_g3_7 <X> T_21_22.wire_logic_cluster/lc_6/in_0
 (28 12)  (1118 364)  (1118 364)  routing T_21_22.lc_trk_g2_3 <X> T_21_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (1119 364)  (1119 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (1121 364)  (1121 364)  routing T_21_22.lc_trk_g2_5 <X> T_21_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (1122 364)  (1122 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (1123 364)  (1123 364)  routing T_21_22.lc_trk_g2_5 <X> T_21_22.wire_logic_cluster/lc_6/in_3
 (35 12)  (1125 364)  (1125 364)  routing T_21_22.lc_trk_g1_7 <X> T_21_22.input_2_6
 (37 12)  (1127 364)  (1127 364)  LC_6 Logic Functioning bit
 (38 12)  (1128 364)  (1128 364)  LC_6 Logic Functioning bit
 (39 12)  (1129 364)  (1129 364)  LC_6 Logic Functioning bit
 (40 12)  (1130 364)  (1130 364)  LC_6 Logic Functioning bit
 (42 12)  (1132 364)  (1132 364)  LC_6 Logic Functioning bit
 (21 13)  (1111 365)  (1111 365)  routing T_21_22.tnl_op_3 <X> T_21_22.lc_trk_g3_3
 (26 13)  (1116 365)  (1116 365)  routing T_21_22.lc_trk_g3_7 <X> T_21_22.wire_logic_cluster/lc_6/in_0
 (27 13)  (1117 365)  (1117 365)  routing T_21_22.lc_trk_g3_7 <X> T_21_22.wire_logic_cluster/lc_6/in_0
 (28 13)  (1118 365)  (1118 365)  routing T_21_22.lc_trk_g3_7 <X> T_21_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (1119 365)  (1119 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (1120 365)  (1120 365)  routing T_21_22.lc_trk_g2_3 <X> T_21_22.wire_logic_cluster/lc_6/in_1
 (32 13)  (1122 365)  (1122 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (1124 365)  (1124 365)  routing T_21_22.lc_trk_g1_7 <X> T_21_22.input_2_6
 (35 13)  (1125 365)  (1125 365)  routing T_21_22.lc_trk_g1_7 <X> T_21_22.input_2_6
 (37 13)  (1127 365)  (1127 365)  LC_6 Logic Functioning bit
 (38 13)  (1128 365)  (1128 365)  LC_6 Logic Functioning bit
 (39 13)  (1129 365)  (1129 365)  LC_6 Logic Functioning bit
 (41 13)  (1131 365)  (1131 365)  LC_6 Logic Functioning bit
 (15 14)  (1105 366)  (1105 366)  routing T_21_22.sp4_v_t_32 <X> T_21_22.lc_trk_g3_5
 (16 14)  (1106 366)  (1106 366)  routing T_21_22.sp4_v_t_32 <X> T_21_22.lc_trk_g3_5
 (17 14)  (1107 366)  (1107 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (22 14)  (1112 366)  (1112 366)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (25 14)  (1115 366)  (1115 366)  routing T_21_22.sp4_h_r_46 <X> T_21_22.lc_trk_g3_6
 (27 14)  (1117 366)  (1117 366)  routing T_21_22.lc_trk_g3_3 <X> T_21_22.wire_logic_cluster/lc_7/in_1
 (28 14)  (1118 366)  (1118 366)  routing T_21_22.lc_trk_g3_3 <X> T_21_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (1119 366)  (1119 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (52 14)  (1142 366)  (1142 366)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (21 15)  (1111 367)  (1111 367)  routing T_21_22.sp4_r_v_b_47 <X> T_21_22.lc_trk_g3_7
 (22 15)  (1112 367)  (1112 367)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (1113 367)  (1113 367)  routing T_21_22.sp4_h_r_46 <X> T_21_22.lc_trk_g3_6
 (24 15)  (1114 367)  (1114 367)  routing T_21_22.sp4_h_r_46 <X> T_21_22.lc_trk_g3_6
 (25 15)  (1115 367)  (1115 367)  routing T_21_22.sp4_h_r_46 <X> T_21_22.lc_trk_g3_6
 (28 15)  (1118 367)  (1118 367)  routing T_21_22.lc_trk_g2_1 <X> T_21_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (1119 367)  (1119 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (1120 367)  (1120 367)  routing T_21_22.lc_trk_g3_3 <X> T_21_22.wire_logic_cluster/lc_7/in_1
 (32 15)  (1122 367)  (1122 367)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (1123 367)  (1123 367)  routing T_21_22.lc_trk_g2_3 <X> T_21_22.input_2_7
 (35 15)  (1125 367)  (1125 367)  routing T_21_22.lc_trk_g2_3 <X> T_21_22.input_2_7
 (36 15)  (1126 367)  (1126 367)  LC_7 Logic Functioning bit
 (43 15)  (1133 367)  (1133 367)  LC_7 Logic Functioning bit


LogicTile_22_22

 (26 0)  (1170 352)  (1170 352)  routing T_22_22.lc_trk_g1_7 <X> T_22_22.wire_logic_cluster/lc_0/in_0
 (27 0)  (1171 352)  (1171 352)  routing T_22_22.lc_trk_g1_6 <X> T_22_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (1173 352)  (1173 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (1174 352)  (1174 352)  routing T_22_22.lc_trk_g1_6 <X> T_22_22.wire_logic_cluster/lc_0/in_1
 (32 0)  (1176 352)  (1176 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (1177 352)  (1177 352)  routing T_22_22.lc_trk_g2_3 <X> T_22_22.wire_logic_cluster/lc_0/in_3
 (37 0)  (1181 352)  (1181 352)  LC_0 Logic Functioning bit
 (39 0)  (1183 352)  (1183 352)  LC_0 Logic Functioning bit
 (40 0)  (1184 352)  (1184 352)  LC_0 Logic Functioning bit
 (42 0)  (1186 352)  (1186 352)  LC_0 Logic Functioning bit
 (48 0)  (1192 352)  (1192 352)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (22 1)  (1166 353)  (1166 353)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (26 1)  (1170 353)  (1170 353)  routing T_22_22.lc_trk_g1_7 <X> T_22_22.wire_logic_cluster/lc_0/in_0
 (27 1)  (1171 353)  (1171 353)  routing T_22_22.lc_trk_g1_7 <X> T_22_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (1173 353)  (1173 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (1174 353)  (1174 353)  routing T_22_22.lc_trk_g1_6 <X> T_22_22.wire_logic_cluster/lc_0/in_1
 (31 1)  (1175 353)  (1175 353)  routing T_22_22.lc_trk_g2_3 <X> T_22_22.wire_logic_cluster/lc_0/in_3
 (41 1)  (1185 353)  (1185 353)  LC_0 Logic Functioning bit
 (43 1)  (1187 353)  (1187 353)  LC_0 Logic Functioning bit
 (48 1)  (1192 353)  (1192 353)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (53 1)  (1197 353)  (1197 353)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (1144 354)  (1144 354)  routing T_22_22.glb_netwk_6 <X> T_22_22.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 354)  (1145 354)  routing T_22_22.glb_netwk_6 <X> T_22_22.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 354)  (1146 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (9 2)  (1153 354)  (1153 354)  routing T_22_22.sp4_v_b_1 <X> T_22_22.sp4_h_l_36
 (15 2)  (1159 354)  (1159 354)  routing T_22_22.sp4_h_r_21 <X> T_22_22.lc_trk_g0_5
 (16 2)  (1160 354)  (1160 354)  routing T_22_22.sp4_h_r_21 <X> T_22_22.lc_trk_g0_5
 (17 2)  (1161 354)  (1161 354)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (1162 354)  (1162 354)  routing T_22_22.sp4_h_r_21 <X> T_22_22.lc_trk_g0_5
 (26 2)  (1170 354)  (1170 354)  routing T_22_22.lc_trk_g2_7 <X> T_22_22.wire_logic_cluster/lc_1/in_0
 (29 2)  (1173 354)  (1173 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (1175 354)  (1175 354)  routing T_22_22.lc_trk_g1_5 <X> T_22_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (1176 354)  (1176 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (1178 354)  (1178 354)  routing T_22_22.lc_trk_g1_5 <X> T_22_22.wire_logic_cluster/lc_1/in_3
 (40 2)  (1184 354)  (1184 354)  LC_1 Logic Functioning bit
 (42 2)  (1186 354)  (1186 354)  LC_1 Logic Functioning bit
 (17 3)  (1161 355)  (1161 355)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (18 3)  (1162 355)  (1162 355)  routing T_22_22.sp4_h_r_21 <X> T_22_22.lc_trk_g0_5
 (22 3)  (1166 355)  (1166 355)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (1167 355)  (1167 355)  routing T_22_22.sp12_h_r_14 <X> T_22_22.lc_trk_g0_6
 (26 3)  (1170 355)  (1170 355)  routing T_22_22.lc_trk_g2_7 <X> T_22_22.wire_logic_cluster/lc_1/in_0
 (28 3)  (1172 355)  (1172 355)  routing T_22_22.lc_trk_g2_7 <X> T_22_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (1173 355)  (1173 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (1174 355)  (1174 355)  routing T_22_22.lc_trk_g0_2 <X> T_22_22.wire_logic_cluster/lc_1/in_1
 (10 4)  (1154 356)  (1154 356)  routing T_22_22.sp4_v_t_46 <X> T_22_22.sp4_h_r_4
 (26 4)  (1170 356)  (1170 356)  routing T_22_22.lc_trk_g1_7 <X> T_22_22.wire_logic_cluster/lc_2/in_0
 (29 4)  (1173 356)  (1173 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (1174 356)  (1174 356)  routing T_22_22.lc_trk_g0_5 <X> T_22_22.wire_logic_cluster/lc_2/in_1
 (32 4)  (1176 356)  (1176 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (1177 356)  (1177 356)  routing T_22_22.lc_trk_g2_1 <X> T_22_22.wire_logic_cluster/lc_2/in_3
 (36 4)  (1180 356)  (1180 356)  LC_2 Logic Functioning bit
 (37 4)  (1181 356)  (1181 356)  LC_2 Logic Functioning bit
 (38 4)  (1182 356)  (1182 356)  LC_2 Logic Functioning bit
 (41 4)  (1185 356)  (1185 356)  LC_2 Logic Functioning bit
 (43 4)  (1187 356)  (1187 356)  LC_2 Logic Functioning bit
 (47 4)  (1191 356)  (1191 356)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (11 5)  (1155 357)  (1155 357)  routing T_22_22.sp4_h_l_40 <X> T_22_22.sp4_h_r_5
 (26 5)  (1170 357)  (1170 357)  routing T_22_22.lc_trk_g1_7 <X> T_22_22.wire_logic_cluster/lc_2/in_0
 (27 5)  (1171 357)  (1171 357)  routing T_22_22.lc_trk_g1_7 <X> T_22_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (1173 357)  (1173 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (32 5)  (1176 357)  (1176 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (1177 357)  (1177 357)  routing T_22_22.lc_trk_g3_3 <X> T_22_22.input_2_2
 (34 5)  (1178 357)  (1178 357)  routing T_22_22.lc_trk_g3_3 <X> T_22_22.input_2_2
 (35 5)  (1179 357)  (1179 357)  routing T_22_22.lc_trk_g3_3 <X> T_22_22.input_2_2
 (36 5)  (1180 357)  (1180 357)  LC_2 Logic Functioning bit
 (37 5)  (1181 357)  (1181 357)  LC_2 Logic Functioning bit
 (48 5)  (1192 357)  (1192 357)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (0 6)  (1144 358)  (1144 358)  routing T_22_22.glb_netwk_2 <X> T_22_22.glb2local_0
 (1 6)  (1145 358)  (1145 358)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_2 glb2local_0
 (15 6)  (1159 358)  (1159 358)  routing T_22_22.top_op_5 <X> T_22_22.lc_trk_g1_5
 (17 6)  (1161 358)  (1161 358)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (21 6)  (1165 358)  (1165 358)  routing T_22_22.wire_logic_cluster/lc_7/out <X> T_22_22.lc_trk_g1_7
 (22 6)  (1166 358)  (1166 358)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (18 7)  (1162 359)  (1162 359)  routing T_22_22.top_op_5 <X> T_22_22.lc_trk_g1_5
 (22 7)  (1166 359)  (1166 359)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_14 lc_trk_g1_6
 (23 7)  (1167 359)  (1167 359)  routing T_22_22.sp12_h_r_14 <X> T_22_22.lc_trk_g1_6
 (15 8)  (1159 360)  (1159 360)  routing T_22_22.sp4_h_r_41 <X> T_22_22.lc_trk_g2_1
 (16 8)  (1160 360)  (1160 360)  routing T_22_22.sp4_h_r_41 <X> T_22_22.lc_trk_g2_1
 (17 8)  (1161 360)  (1161 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (1162 360)  (1162 360)  routing T_22_22.sp4_h_r_41 <X> T_22_22.lc_trk_g2_1
 (21 8)  (1165 360)  (1165 360)  routing T_22_22.sp4_h_r_43 <X> T_22_22.lc_trk_g2_3
 (22 8)  (1166 360)  (1166 360)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (1167 360)  (1167 360)  routing T_22_22.sp4_h_r_43 <X> T_22_22.lc_trk_g2_3
 (24 8)  (1168 360)  (1168 360)  routing T_22_22.sp4_h_r_43 <X> T_22_22.lc_trk_g2_3
 (18 9)  (1162 361)  (1162 361)  routing T_22_22.sp4_h_r_41 <X> T_22_22.lc_trk_g2_1
 (21 9)  (1165 361)  (1165 361)  routing T_22_22.sp4_h_r_43 <X> T_22_22.lc_trk_g2_3
 (22 10)  (1166 362)  (1166 362)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (1167 362)  (1167 362)  routing T_22_22.sp12_v_t_12 <X> T_22_22.lc_trk_g2_7
 (3 11)  (1147 363)  (1147 363)  routing T_22_22.sp12_v_b_1 <X> T_22_22.sp12_h_l_22
 (12 12)  (1156 364)  (1156 364)  routing T_22_22.sp4_h_l_45 <X> T_22_22.sp4_h_r_11
 (22 12)  (1166 364)  (1166 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (13 13)  (1157 365)  (1157 365)  routing T_22_22.sp4_h_l_45 <X> T_22_22.sp4_h_r_11
 (29 14)  (1173 366)  (1173 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (1174 366)  (1174 366)  routing T_22_22.lc_trk_g0_6 <X> T_22_22.wire_logic_cluster/lc_7/in_1
 (31 14)  (1175 366)  (1175 366)  routing T_22_22.lc_trk_g0_4 <X> T_22_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (1176 366)  (1176 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (41 14)  (1185 366)  (1185 366)  LC_7 Logic Functioning bit
 (43 14)  (1187 366)  (1187 366)  LC_7 Logic Functioning bit
 (45 14)  (1189 366)  (1189 366)  LC_7 Logic Functioning bit
 (26 15)  (1170 367)  (1170 367)  routing T_22_22.lc_trk_g2_3 <X> T_22_22.wire_logic_cluster/lc_7/in_0
 (28 15)  (1172 367)  (1172 367)  routing T_22_22.lc_trk_g2_3 <X> T_22_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (1173 367)  (1173 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (1174 367)  (1174 367)  routing T_22_22.lc_trk_g0_6 <X> T_22_22.wire_logic_cluster/lc_7/in_1
 (47 15)  (1191 367)  (1191 367)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46
 (48 15)  (1192 367)  (1192 367)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_23_22

 (13 4)  (1211 356)  (1211 356)  routing T_23_22.sp4_h_l_40 <X> T_23_22.sp4_v_b_5
 (12 5)  (1210 357)  (1210 357)  routing T_23_22.sp4_h_l_40 <X> T_23_22.sp4_v_b_5
 (26 6)  (1224 358)  (1224 358)  routing T_23_22.lc_trk_g3_6 <X> T_23_22.wire_logic_cluster/lc_3/in_0
 (32 6)  (1230 358)  (1230 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (1231 358)  (1231 358)  routing T_23_22.lc_trk_g3_3 <X> T_23_22.wire_logic_cluster/lc_3/in_3
 (34 6)  (1232 358)  (1232 358)  routing T_23_22.lc_trk_g3_3 <X> T_23_22.wire_logic_cluster/lc_3/in_3
 (40 6)  (1238 358)  (1238 358)  LC_3 Logic Functioning bit
 (42 6)  (1240 358)  (1240 358)  LC_3 Logic Functioning bit
 (51 6)  (1249 358)  (1249 358)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (52 6)  (1250 358)  (1250 358)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (26 7)  (1224 359)  (1224 359)  routing T_23_22.lc_trk_g3_6 <X> T_23_22.wire_logic_cluster/lc_3/in_0
 (27 7)  (1225 359)  (1225 359)  routing T_23_22.lc_trk_g3_6 <X> T_23_22.wire_logic_cluster/lc_3/in_0
 (28 7)  (1226 359)  (1226 359)  routing T_23_22.lc_trk_g3_6 <X> T_23_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (1227 359)  (1227 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (1229 359)  (1229 359)  routing T_23_22.lc_trk_g3_3 <X> T_23_22.wire_logic_cluster/lc_3/in_3
 (41 7)  (1239 359)  (1239 359)  LC_3 Logic Functioning bit
 (43 7)  (1241 359)  (1241 359)  LC_3 Logic Functioning bit
 (19 8)  (1217 360)  (1217 360)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (5 9)  (1203 361)  (1203 361)  routing T_23_22.sp4_h_r_6 <X> T_23_22.sp4_v_b_6
 (5 11)  (1203 363)  (1203 363)  routing T_23_22.sp4_h_l_43 <X> T_23_22.sp4_v_t_43
 (6 12)  (1204 364)  (1204 364)  routing T_23_22.sp4_v_t_43 <X> T_23_22.sp4_v_b_9
 (22 12)  (1220 364)  (1220 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (1221 364)  (1221 364)  routing T_23_22.sp4_v_t_30 <X> T_23_22.lc_trk_g3_3
 (24 12)  (1222 364)  (1222 364)  routing T_23_22.sp4_v_t_30 <X> T_23_22.lc_trk_g3_3
 (5 13)  (1203 365)  (1203 365)  routing T_23_22.sp4_v_t_43 <X> T_23_22.sp4_v_b_9
 (8 13)  (1206 365)  (1206 365)  routing T_23_22.sp4_h_l_41 <X> T_23_22.sp4_v_b_10
 (9 13)  (1207 365)  (1207 365)  routing T_23_22.sp4_h_l_41 <X> T_23_22.sp4_v_b_10
 (10 13)  (1208 365)  (1208 365)  routing T_23_22.sp4_h_l_41 <X> T_23_22.sp4_v_b_10
 (11 14)  (1209 366)  (1209 366)  routing T_23_22.sp4_h_l_43 <X> T_23_22.sp4_v_t_46
 (16 14)  (1214 366)  (1214 366)  routing T_23_22.sp4_v_b_37 <X> T_23_22.lc_trk_g3_5
 (17 14)  (1215 366)  (1215 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (1216 366)  (1216 366)  routing T_23_22.sp4_v_b_37 <X> T_23_22.lc_trk_g3_5
 (31 14)  (1229 366)  (1229 366)  routing T_23_22.lc_trk_g3_5 <X> T_23_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (1230 366)  (1230 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (1231 366)  (1231 366)  routing T_23_22.lc_trk_g3_5 <X> T_23_22.wire_logic_cluster/lc_7/in_3
 (34 14)  (1232 366)  (1232 366)  routing T_23_22.lc_trk_g3_5 <X> T_23_22.wire_logic_cluster/lc_7/in_3
 (40 14)  (1238 366)  (1238 366)  LC_7 Logic Functioning bit
 (41 14)  (1239 366)  (1239 366)  LC_7 Logic Functioning bit
 (42 14)  (1240 366)  (1240 366)  LC_7 Logic Functioning bit
 (43 14)  (1241 366)  (1241 366)  LC_7 Logic Functioning bit
 (48 14)  (1246 366)  (1246 366)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (51 14)  (1249 366)  (1249 366)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (18 15)  (1216 367)  (1216 367)  routing T_23_22.sp4_v_b_37 <X> T_23_22.lc_trk_g3_5
 (22 15)  (1220 367)  (1220 367)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (40 15)  (1238 367)  (1238 367)  LC_7 Logic Functioning bit
 (41 15)  (1239 367)  (1239 367)  LC_7 Logic Functioning bit
 (42 15)  (1240 367)  (1240 367)  LC_7 Logic Functioning bit
 (43 15)  (1241 367)  (1241 367)  LC_7 Logic Functioning bit


LogicTile_24_22

 (4 0)  (1256 352)  (1256 352)  routing T_24_22.sp4_h_l_43 <X> T_24_22.sp4_v_b_0
 (6 0)  (1258 352)  (1258 352)  routing T_24_22.sp4_h_l_43 <X> T_24_22.sp4_v_b_0
 (19 0)  (1271 352)  (1271 352)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (4 1)  (1256 353)  (1256 353)  routing T_24_22.sp4_h_l_41 <X> T_24_22.sp4_h_r_0
 (5 1)  (1257 353)  (1257 353)  routing T_24_22.sp4_h_l_43 <X> T_24_22.sp4_v_b_0
 (6 1)  (1258 353)  (1258 353)  routing T_24_22.sp4_h_l_41 <X> T_24_22.sp4_h_r_0
 (11 1)  (1263 353)  (1263 353)  routing T_24_22.sp4_h_l_43 <X> T_24_22.sp4_h_r_2
 (13 1)  (1265 353)  (1265 353)  routing T_24_22.sp4_h_l_43 <X> T_24_22.sp4_h_r_2
 (0 2)  (1252 354)  (1252 354)  routing T_24_22.glb_netwk_6 <X> T_24_22.wire_logic_cluster/lc_7/clk
 (1 2)  (1253 354)  (1253 354)  routing T_24_22.glb_netwk_6 <X> T_24_22.wire_logic_cluster/lc_7/clk
 (2 2)  (1254 354)  (1254 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (6 2)  (1258 354)  (1258 354)  routing T_24_22.sp4_v_b_9 <X> T_24_22.sp4_v_t_37
 (5 3)  (1257 355)  (1257 355)  routing T_24_22.sp4_v_b_9 <X> T_24_22.sp4_v_t_37
 (5 4)  (1257 356)  (1257 356)  routing T_24_22.sp4_v_b_9 <X> T_24_22.sp4_h_r_3
 (15 4)  (1267 356)  (1267 356)  routing T_24_22.top_op_1 <X> T_24_22.lc_trk_g1_1
 (17 4)  (1269 356)  (1269 356)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (4 5)  (1256 357)  (1256 357)  routing T_24_22.sp4_v_b_9 <X> T_24_22.sp4_h_r_3
 (6 5)  (1258 357)  (1258 357)  routing T_24_22.sp4_v_b_9 <X> T_24_22.sp4_h_r_3
 (8 5)  (1260 357)  (1260 357)  routing T_24_22.sp4_h_l_41 <X> T_24_22.sp4_v_b_4
 (9 5)  (1261 357)  (1261 357)  routing T_24_22.sp4_h_l_41 <X> T_24_22.sp4_v_b_4
 (18 5)  (1270 357)  (1270 357)  routing T_24_22.top_op_1 <X> T_24_22.lc_trk_g1_1
 (4 8)  (1256 360)  (1256 360)  routing T_24_22.sp4_h_l_43 <X> T_24_22.sp4_v_b_6
 (5 9)  (1257 361)  (1257 361)  routing T_24_22.sp4_h_l_43 <X> T_24_22.sp4_v_b_6
 (21 10)  (1273 362)  (1273 362)  routing T_24_22.wire_logic_cluster/lc_7/out <X> T_24_22.lc_trk_g2_7
 (22 10)  (1274 362)  (1274 362)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (14 11)  (1266 363)  (1266 363)  routing T_24_22.sp4_h_l_17 <X> T_24_22.lc_trk_g2_4
 (15 11)  (1267 363)  (1267 363)  routing T_24_22.sp4_h_l_17 <X> T_24_22.lc_trk_g2_4
 (16 11)  (1268 363)  (1268 363)  routing T_24_22.sp4_h_l_17 <X> T_24_22.lc_trk_g2_4
 (17 11)  (1269 363)  (1269 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (17 13)  (1269 365)  (1269 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (0 14)  (1252 366)  (1252 366)  routing T_24_22.glb_netwk_4 <X> T_24_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (1253 366)  (1253 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (28 14)  (1280 366)  (1280 366)  routing T_24_22.lc_trk_g2_4 <X> T_24_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (1281 366)  (1281 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (1282 366)  (1282 366)  routing T_24_22.lc_trk_g2_4 <X> T_24_22.wire_logic_cluster/lc_7/in_1
 (32 14)  (1284 366)  (1284 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (1286 366)  (1286 366)  routing T_24_22.lc_trk_g1_1 <X> T_24_22.wire_logic_cluster/lc_7/in_3
 (35 14)  (1287 366)  (1287 366)  routing T_24_22.lc_trk_g2_7 <X> T_24_22.input_2_7
 (38 14)  (1290 366)  (1290 366)  LC_7 Logic Functioning bit
 (43 14)  (1295 366)  (1295 366)  LC_7 Logic Functioning bit
 (45 14)  (1297 366)  (1297 366)  LC_7 Logic Functioning bit
 (48 14)  (1300 366)  (1300 366)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (51 14)  (1303 366)  (1303 366)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (27 15)  (1279 367)  (1279 367)  routing T_24_22.lc_trk_g3_0 <X> T_24_22.wire_logic_cluster/lc_7/in_0
 (28 15)  (1280 367)  (1280 367)  routing T_24_22.lc_trk_g3_0 <X> T_24_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (1281 367)  (1281 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (32 15)  (1284 367)  (1284 367)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (1285 367)  (1285 367)  routing T_24_22.lc_trk_g2_7 <X> T_24_22.input_2_7
 (35 15)  (1287 367)  (1287 367)  routing T_24_22.lc_trk_g2_7 <X> T_24_22.input_2_7
 (36 15)  (1288 367)  (1288 367)  LC_7 Logic Functioning bit
 (38 15)  (1290 367)  (1290 367)  LC_7 Logic Functioning bit
 (41 15)  (1293 367)  (1293 367)  LC_7 Logic Functioning bit
 (43 15)  (1295 367)  (1295 367)  LC_7 Logic Functioning bit


RAM_Tile_25_22

 (7 0)  (1313 352)  (1313 352)  Ram config bit: MEMT_bram_cbit_1

 (22 0)  (1328 352)  (1328 352)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (26 0)  (1332 352)  (1332 352)  routing T_25_22.lc_trk_g0_4 <X> T_25_22.input0_0
 (3 1)  (1309 353)  (1309 353)  routing T_25_22.sp12_h_l_23 <X> T_25_22.sp12_v_b_0
 (7 1)  (1313 353)  (1313 353)  Ram config bit: MEMT_bram_cbit_0

 (22 1)  (1328 353)  (1328 353)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_t_7 lc_trk_g0_2
 (23 1)  (1329 353)  (1329 353)  routing T_25_22.sp4_v_t_7 <X> T_25_22.lc_trk_g0_2
 (24 1)  (1330 353)  (1330 353)  routing T_25_22.sp4_v_t_7 <X> T_25_22.lc_trk_g0_2
 (29 1)  (1335 353)  (1335 353)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g0_4 input0_0
 (0 2)  (1306 354)  (1306 354)  routing T_25_22.glb_netwk_6 <X> T_25_22.wire_bram/ram/WCLK
 (1 2)  (1307 354)  (1307 354)  routing T_25_22.glb_netwk_6 <X> T_25_22.wire_bram/ram/WCLK
 (2 2)  (1308 354)  (1308 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 354)  (1313 354)  Ram config bit: MEMT_bram_cbit_3

 (11 2)  (1317 354)  (1317 354)  routing T_25_22.sp4_v_b_6 <X> T_25_22.sp4_v_t_39
 (13 2)  (1319 354)  (1319 354)  routing T_25_22.sp4_v_b_6 <X> T_25_22.sp4_v_t_39
 (14 2)  (1320 354)  (1320 354)  routing T_25_22.sp4_v_b_4 <X> T_25_22.lc_trk_g0_4
 (15 2)  (1321 354)  (1321 354)  routing T_25_22.sp4_h_r_13 <X> T_25_22.lc_trk_g0_5
 (16 2)  (1322 354)  (1322 354)  routing T_25_22.sp4_h_r_13 <X> T_25_22.lc_trk_g0_5
 (17 2)  (1323 354)  (1323 354)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (1324 354)  (1324 354)  routing T_25_22.sp4_h_r_13 <X> T_25_22.lc_trk_g0_5
 (26 2)  (1332 354)  (1332 354)  routing T_25_22.lc_trk_g1_6 <X> T_25_22.input0_1
 (7 3)  (1313 355)  (1313 355)  Ram config bit: MEMT_bram_cbit_2

 (16 3)  (1322 355)  (1322 355)  routing T_25_22.sp4_v_b_4 <X> T_25_22.lc_trk_g0_4
 (17 3)  (1323 355)  (1323 355)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (26 3)  (1332 355)  (1332 355)  routing T_25_22.lc_trk_g1_6 <X> T_25_22.input0_1
 (27 3)  (1333 355)  (1333 355)  routing T_25_22.lc_trk_g1_6 <X> T_25_22.input0_1
 (29 3)  (1335 355)  (1335 355)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g1_6 input0_1
 (1 4)  (1307 356)  (1307 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_bram/ram/WCLKE
 (17 4)  (1323 356)  (1323 356)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (1 5)  (1307 357)  (1307 357)  routing T_25_22.lc_trk_g0_2 <X> T_25_22.wire_bram/ram/WCLKE
 (14 5)  (1320 357)  (1320 357)  routing T_25_22.sp4_r_v_b_24 <X> T_25_22.lc_trk_g1_0
 (17 5)  (1323 357)  (1323 357)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (18 5)  (1324 357)  (1324 357)  routing T_25_22.sp4_r_v_b_25 <X> T_25_22.lc_trk_g1_1
 (22 5)  (1328 357)  (1328 357)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (1331 357)  (1331 357)  routing T_25_22.sp4_r_v_b_26 <X> T_25_22.lc_trk_g1_2
 (27 5)  (1333 357)  (1333 357)  routing T_25_22.lc_trk_g1_1 <X> T_25_22.input0_2
 (29 5)  (1335 357)  (1335 357)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g1_1 input0_2
 (17 6)  (1323 358)  (1323 358)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (21 6)  (1327 358)  (1327 358)  routing T_25_22.sp4_v_b_7 <X> T_25_22.lc_trk_g1_7
 (22 6)  (1328 358)  (1328 358)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (1329 358)  (1329 358)  routing T_25_22.sp4_v_b_7 <X> T_25_22.lc_trk_g1_7
 (25 6)  (1331 358)  (1331 358)  routing T_25_22.sp4_v_b_6 <X> T_25_22.lc_trk_g1_6
 (26 6)  (1332 358)  (1332 358)  routing T_25_22.lc_trk_g1_4 <X> T_25_22.input0_3
 (3 7)  (1309 359)  (1309 359)  routing T_25_22.sp12_h_l_23 <X> T_25_22.sp12_v_t_23
 (9 7)  (1315 359)  (1315 359)  routing T_25_22.sp4_v_b_4 <X> T_25_22.sp4_v_t_41
 (17 7)  (1323 359)  (1323 359)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (18 7)  (1324 359)  (1324 359)  routing T_25_22.sp4_r_v_b_29 <X> T_25_22.lc_trk_g1_5
 (22 7)  (1328 359)  (1328 359)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_6 lc_trk_g1_6
 (23 7)  (1329 359)  (1329 359)  routing T_25_22.sp4_v_b_6 <X> T_25_22.lc_trk_g1_6
 (27 7)  (1333 359)  (1333 359)  routing T_25_22.lc_trk_g1_4 <X> T_25_22.input0_3
 (29 7)  (1335 359)  (1335 359)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g1_4 input0_3
 (17 8)  (1323 360)  (1323 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (26 8)  (1332 360)  (1332 360)  routing T_25_22.lc_trk_g1_7 <X> T_25_22.input0_4
 (29 8)  (1335 360)  (1335 360)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_5 wire_bram/ram/WDATA_3
 (30 8)  (1336 360)  (1336 360)  routing T_25_22.lc_trk_g0_5 <X> T_25_22.wire_bram/ram/WDATA_3
 (39 8)  (1345 360)  (1345 360)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (14 9)  (1320 361)  (1320 361)  routing T_25_22.sp4_r_v_b_32 <X> T_25_22.lc_trk_g2_0
 (17 9)  (1323 361)  (1323 361)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (26 9)  (1332 361)  (1332 361)  routing T_25_22.lc_trk_g1_7 <X> T_25_22.input0_4
 (27 9)  (1333 361)  (1333 361)  routing T_25_22.lc_trk_g1_7 <X> T_25_22.input0_4
 (29 9)  (1335 361)  (1335 361)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g1_7 input0_4
 (4 10)  (1310 362)  (1310 362)  routing T_25_22.sp4_v_b_10 <X> T_25_22.sp4_v_t_43
 (6 10)  (1312 362)  (1312 362)  routing T_25_22.sp4_v_b_10 <X> T_25_22.sp4_v_t_43
 (9 11)  (1315 363)  (1315 363)  routing T_25_22.sp4_v_b_7 <X> T_25_22.sp4_v_t_42
 (28 11)  (1334 363)  (1334 363)  routing T_25_22.lc_trk_g2_1 <X> T_25_22.input0_5
 (29 11)  (1335 363)  (1335 363)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g2_1 input0_5
 (32 11)  (1338 363)  (1338 363)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g1_0 input2_5
 (34 11)  (1340 363)  (1340 363)  routing T_25_22.lc_trk_g1_0 <X> T_25_22.input2_5
 (26 12)  (1332 364)  (1332 364)  routing T_25_22.lc_trk_g1_5 <X> T_25_22.input0_6
 (27 13)  (1333 365)  (1333 365)  routing T_25_22.lc_trk_g1_5 <X> T_25_22.input0_6
 (29 13)  (1335 365)  (1335 365)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g1_5 input0_6
 (32 13)  (1338 365)  (1338 365)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g2_0 input2_6
 (33 13)  (1339 365)  (1339 365)  routing T_25_22.lc_trk_g2_0 <X> T_25_22.input2_6
 (0 14)  (1306 366)  (1306 366)  routing T_25_22.lc_trk_g3_5 <X> T_25_22.wire_bram/ram/WE
 (1 14)  (1307 366)  (1307 366)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (11 14)  (1317 366)  (1317 366)  routing T_25_22.sp4_v_b_8 <X> T_25_22.sp4_v_t_46
 (15 14)  (1321 366)  (1321 366)  routing T_25_22.sp4_v_b_45 <X> T_25_22.lc_trk_g3_5
 (16 14)  (1322 366)  (1322 366)  routing T_25_22.sp4_v_b_45 <X> T_25_22.lc_trk_g3_5
 (17 14)  (1323 366)  (1323 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_45 lc_trk_g3_5
 (0 15)  (1306 367)  (1306 367)  routing T_25_22.lc_trk_g3_5 <X> T_25_22.wire_bram/ram/WE
 (1 15)  (1307 367)  (1307 367)  routing T_25_22.lc_trk_g3_5 <X> T_25_22.wire_bram/ram/WE
 (3 15)  (1309 367)  (1309 367)  routing T_25_22.sp12_h_l_22 <X> T_25_22.sp12_v_t_22
 (8 15)  (1314 367)  (1314 367)  routing T_25_22.sp4_v_b_7 <X> T_25_22.sp4_v_t_47
 (10 15)  (1316 367)  (1316 367)  routing T_25_22.sp4_v_b_7 <X> T_25_22.sp4_v_t_47
 (12 15)  (1318 367)  (1318 367)  routing T_25_22.sp4_v_b_8 <X> T_25_22.sp4_v_t_46
 (26 15)  (1332 367)  (1332 367)  routing T_25_22.lc_trk_g1_2 <X> T_25_22.input0_7
 (27 15)  (1333 367)  (1333 367)  routing T_25_22.lc_trk_g1_2 <X> T_25_22.input0_7
 (29 15)  (1335 367)  (1335 367)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g1_2 input0_7
 (32 15)  (1338 367)  (1338 367)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g0_3 input2_7
 (35 15)  (1341 367)  (1341 367)  routing T_25_22.lc_trk_g0_3 <X> T_25_22.input2_7


LogicTile_26_22

 (12 0)  (1360 352)  (1360 352)  routing T_26_22.sp4_h_l_46 <X> T_26_22.sp4_h_r_2
 (14 0)  (1362 352)  (1362 352)  routing T_26_22.sp4_v_b_0 <X> T_26_22.lc_trk_g0_0
 (22 0)  (1370 352)  (1370 352)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (1372 352)  (1372 352)  routing T_26_22.top_op_3 <X> T_26_22.lc_trk_g0_3
 (27 0)  (1375 352)  (1375 352)  routing T_26_22.lc_trk_g3_0 <X> T_26_22.wire_logic_cluster/lc_0/in_1
 (28 0)  (1376 352)  (1376 352)  routing T_26_22.lc_trk_g3_0 <X> T_26_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (1377 352)  (1377 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1380 352)  (1380 352)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (1384 352)  (1384 352)  LC_0 Logic Functioning bit
 (37 0)  (1385 352)  (1385 352)  LC_0 Logic Functioning bit
 (38 0)  (1386 352)  (1386 352)  LC_0 Logic Functioning bit
 (39 0)  (1387 352)  (1387 352)  LC_0 Logic Functioning bit
 (44 0)  (1392 352)  (1392 352)  LC_0 Logic Functioning bit
 (13 1)  (1361 353)  (1361 353)  routing T_26_22.sp4_h_l_46 <X> T_26_22.sp4_h_r_2
 (16 1)  (1364 353)  (1364 353)  routing T_26_22.sp4_v_b_0 <X> T_26_22.lc_trk_g0_0
 (17 1)  (1365 353)  (1365 353)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_0 lc_trk_g0_0
 (21 1)  (1369 353)  (1369 353)  routing T_26_22.top_op_3 <X> T_26_22.lc_trk_g0_3
 (22 1)  (1370 353)  (1370 353)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (1372 353)  (1372 353)  routing T_26_22.top_op_2 <X> T_26_22.lc_trk_g0_2
 (25 1)  (1373 353)  (1373 353)  routing T_26_22.top_op_2 <X> T_26_22.lc_trk_g0_2
 (40 1)  (1388 353)  (1388 353)  LC_0 Logic Functioning bit
 (41 1)  (1389 353)  (1389 353)  LC_0 Logic Functioning bit
 (42 1)  (1390 353)  (1390 353)  LC_0 Logic Functioning bit
 (43 1)  (1391 353)  (1391 353)  LC_0 Logic Functioning bit
 (49 1)  (1397 353)  (1397 353)  Carry_In_Mux bit 

 (4 2)  (1352 354)  (1352 354)  routing T_26_22.sp4_v_b_4 <X> T_26_22.sp4_v_t_37
 (6 2)  (1354 354)  (1354 354)  routing T_26_22.sp4_v_b_4 <X> T_26_22.sp4_v_t_37
 (25 2)  (1373 354)  (1373 354)  routing T_26_22.sp4_v_b_6 <X> T_26_22.lc_trk_g0_6
 (27 2)  (1375 354)  (1375 354)  routing T_26_22.lc_trk_g3_3 <X> T_26_22.wire_logic_cluster/lc_1/in_1
 (28 2)  (1376 354)  (1376 354)  routing T_26_22.lc_trk_g3_3 <X> T_26_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (1377 354)  (1377 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (1380 354)  (1380 354)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1384 354)  (1384 354)  LC_1 Logic Functioning bit
 (37 2)  (1385 354)  (1385 354)  LC_1 Logic Functioning bit
 (38 2)  (1386 354)  (1386 354)  LC_1 Logic Functioning bit
 (39 2)  (1387 354)  (1387 354)  LC_1 Logic Functioning bit
 (44 2)  (1392 354)  (1392 354)  LC_1 Logic Functioning bit
 (3 3)  (1351 355)  (1351 355)  routing T_26_22.sp12_v_b_0 <X> T_26_22.sp12_h_l_23
 (22 3)  (1370 355)  (1370 355)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_6 lc_trk_g0_6
 (23 3)  (1371 355)  (1371 355)  routing T_26_22.sp4_v_b_6 <X> T_26_22.lc_trk_g0_6
 (30 3)  (1378 355)  (1378 355)  routing T_26_22.lc_trk_g3_3 <X> T_26_22.wire_logic_cluster/lc_1/in_1
 (40 3)  (1388 355)  (1388 355)  LC_1 Logic Functioning bit
 (41 3)  (1389 355)  (1389 355)  LC_1 Logic Functioning bit
 (42 3)  (1390 355)  (1390 355)  LC_1 Logic Functioning bit
 (43 3)  (1391 355)  (1391 355)  LC_1 Logic Functioning bit
 (51 3)  (1399 355)  (1399 355)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (3 4)  (1351 356)  (1351 356)  routing T_26_22.sp12_v_b_0 <X> T_26_22.sp12_h_r_0
 (27 4)  (1375 356)  (1375 356)  routing T_26_22.lc_trk_g1_0 <X> T_26_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (1377 356)  (1377 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (1380 356)  (1380 356)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1384 356)  (1384 356)  LC_2 Logic Functioning bit
 (37 4)  (1385 356)  (1385 356)  LC_2 Logic Functioning bit
 (38 4)  (1386 356)  (1386 356)  LC_2 Logic Functioning bit
 (39 4)  (1387 356)  (1387 356)  LC_2 Logic Functioning bit
 (44 4)  (1392 356)  (1392 356)  LC_2 Logic Functioning bit
 (3 5)  (1351 357)  (1351 357)  routing T_26_22.sp12_v_b_0 <X> T_26_22.sp12_h_r_0
 (11 5)  (1359 357)  (1359 357)  routing T_26_22.sp4_h_l_40 <X> T_26_22.sp4_h_r_5
 (14 5)  (1362 357)  (1362 357)  routing T_26_22.top_op_0 <X> T_26_22.lc_trk_g1_0
 (15 5)  (1363 357)  (1363 357)  routing T_26_22.top_op_0 <X> T_26_22.lc_trk_g1_0
 (17 5)  (1365 357)  (1365 357)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (40 5)  (1388 357)  (1388 357)  LC_2 Logic Functioning bit
 (41 5)  (1389 357)  (1389 357)  LC_2 Logic Functioning bit
 (42 5)  (1390 357)  (1390 357)  LC_2 Logic Functioning bit
 (43 5)  (1391 357)  (1391 357)  LC_2 Logic Functioning bit
 (4 6)  (1352 358)  (1352 358)  routing T_26_22.sp4_h_r_9 <X> T_26_22.sp4_v_t_38
 (6 6)  (1354 358)  (1354 358)  routing T_26_22.sp4_h_r_9 <X> T_26_22.sp4_v_t_38
 (29 6)  (1377 358)  (1377 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (1380 358)  (1380 358)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1384 358)  (1384 358)  LC_3 Logic Functioning bit
 (37 6)  (1385 358)  (1385 358)  LC_3 Logic Functioning bit
 (38 6)  (1386 358)  (1386 358)  LC_3 Logic Functioning bit
 (39 6)  (1387 358)  (1387 358)  LC_3 Logic Functioning bit
 (44 6)  (1392 358)  (1392 358)  LC_3 Logic Functioning bit
 (5 7)  (1353 359)  (1353 359)  routing T_26_22.sp4_h_r_9 <X> T_26_22.sp4_v_t_38
 (30 7)  (1378 359)  (1378 359)  routing T_26_22.lc_trk_g0_2 <X> T_26_22.wire_logic_cluster/lc_3/in_1
 (40 7)  (1388 359)  (1388 359)  LC_3 Logic Functioning bit
 (41 7)  (1389 359)  (1389 359)  LC_3 Logic Functioning bit
 (42 7)  (1390 359)  (1390 359)  LC_3 Logic Functioning bit
 (43 7)  (1391 359)  (1391 359)  LC_3 Logic Functioning bit
 (29 8)  (1377 360)  (1377 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (1380 360)  (1380 360)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (1384 360)  (1384 360)  LC_4 Logic Functioning bit
 (37 8)  (1385 360)  (1385 360)  LC_4 Logic Functioning bit
 (38 8)  (1386 360)  (1386 360)  LC_4 Logic Functioning bit
 (39 8)  (1387 360)  (1387 360)  LC_4 Logic Functioning bit
 (44 8)  (1392 360)  (1392 360)  LC_4 Logic Functioning bit
 (30 9)  (1378 361)  (1378 361)  routing T_26_22.lc_trk_g0_3 <X> T_26_22.wire_logic_cluster/lc_4/in_1
 (40 9)  (1388 361)  (1388 361)  LC_4 Logic Functioning bit
 (41 9)  (1389 361)  (1389 361)  LC_4 Logic Functioning bit
 (42 9)  (1390 361)  (1390 361)  LC_4 Logic Functioning bit
 (43 9)  (1391 361)  (1391 361)  LC_4 Logic Functioning bit
 (29 10)  (1377 362)  (1377 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (1378 362)  (1378 362)  routing T_26_22.lc_trk_g0_6 <X> T_26_22.wire_logic_cluster/lc_5/in_1
 (32 10)  (1380 362)  (1380 362)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1384 362)  (1384 362)  LC_5 Logic Functioning bit
 (37 10)  (1385 362)  (1385 362)  LC_5 Logic Functioning bit
 (38 10)  (1386 362)  (1386 362)  LC_5 Logic Functioning bit
 (39 10)  (1387 362)  (1387 362)  LC_5 Logic Functioning bit
 (44 10)  (1392 362)  (1392 362)  LC_5 Logic Functioning bit
 (52 10)  (1400 362)  (1400 362)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (30 11)  (1378 363)  (1378 363)  routing T_26_22.lc_trk_g0_6 <X> T_26_22.wire_logic_cluster/lc_5/in_1
 (40 11)  (1388 363)  (1388 363)  LC_5 Logic Functioning bit
 (41 11)  (1389 363)  (1389 363)  LC_5 Logic Functioning bit
 (42 11)  (1390 363)  (1390 363)  LC_5 Logic Functioning bit
 (43 11)  (1391 363)  (1391 363)  LC_5 Logic Functioning bit
 (13 12)  (1361 364)  (1361 364)  routing T_26_22.sp4_v_t_46 <X> T_26_22.sp4_v_b_11
 (14 12)  (1362 364)  (1362 364)  routing T_26_22.rgt_op_0 <X> T_26_22.lc_trk_g3_0
 (22 12)  (1370 364)  (1370 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (1371 364)  (1371 364)  routing T_26_22.sp4_h_r_27 <X> T_26_22.lc_trk_g3_3
 (24 12)  (1372 364)  (1372 364)  routing T_26_22.sp4_h_r_27 <X> T_26_22.lc_trk_g3_3
 (27 12)  (1375 364)  (1375 364)  routing T_26_22.lc_trk_g3_4 <X> T_26_22.wire_logic_cluster/lc_6/in_1
 (28 12)  (1376 364)  (1376 364)  routing T_26_22.lc_trk_g3_4 <X> T_26_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (1377 364)  (1377 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (1378 364)  (1378 364)  routing T_26_22.lc_trk_g3_4 <X> T_26_22.wire_logic_cluster/lc_6/in_1
 (32 12)  (1380 364)  (1380 364)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (1384 364)  (1384 364)  LC_6 Logic Functioning bit
 (37 12)  (1385 364)  (1385 364)  LC_6 Logic Functioning bit
 (38 12)  (1386 364)  (1386 364)  LC_6 Logic Functioning bit
 (39 12)  (1387 364)  (1387 364)  LC_6 Logic Functioning bit
 (44 12)  (1392 364)  (1392 364)  LC_6 Logic Functioning bit
 (52 12)  (1400 364)  (1400 364)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (15 13)  (1363 365)  (1363 365)  routing T_26_22.rgt_op_0 <X> T_26_22.lc_trk_g3_0
 (17 13)  (1365 365)  (1365 365)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (21 13)  (1369 365)  (1369 365)  routing T_26_22.sp4_h_r_27 <X> T_26_22.lc_trk_g3_3
 (40 13)  (1388 365)  (1388 365)  LC_6 Logic Functioning bit
 (41 13)  (1389 365)  (1389 365)  LC_6 Logic Functioning bit
 (42 13)  (1390 365)  (1390 365)  LC_6 Logic Functioning bit
 (43 13)  (1391 365)  (1391 365)  LC_6 Logic Functioning bit
 (4 14)  (1352 366)  (1352 366)  routing T_26_22.sp4_v_b_9 <X> T_26_22.sp4_v_t_44
 (14 14)  (1362 366)  (1362 366)  routing T_26_22.sp12_v_t_3 <X> T_26_22.lc_trk_g3_4
 (29 14)  (1377 366)  (1377 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (1380 366)  (1380 366)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (1385 366)  (1385 366)  LC_7 Logic Functioning bit
 (39 14)  (1387 366)  (1387 366)  LC_7 Logic Functioning bit
 (41 14)  (1389 366)  (1389 366)  LC_7 Logic Functioning bit
 (43 14)  (1391 366)  (1391 366)  LC_7 Logic Functioning bit
 (52 14)  (1400 366)  (1400 366)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (10 15)  (1358 367)  (1358 367)  routing T_26_22.sp4_h_l_40 <X> T_26_22.sp4_v_t_47
 (14 15)  (1362 367)  (1362 367)  routing T_26_22.sp12_v_t_3 <X> T_26_22.lc_trk_g3_4
 (15 15)  (1363 367)  (1363 367)  routing T_26_22.sp12_v_t_3 <X> T_26_22.lc_trk_g3_4
 (17 15)  (1365 367)  (1365 367)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4
 (37 15)  (1385 367)  (1385 367)  LC_7 Logic Functioning bit
 (39 15)  (1387 367)  (1387 367)  LC_7 Logic Functioning bit
 (41 15)  (1389 367)  (1389 367)  LC_7 Logic Functioning bit
 (43 15)  (1391 367)  (1391 367)  LC_7 Logic Functioning bit


LogicTile_27_22

 (14 0)  (1416 352)  (1416 352)  routing T_27_22.lft_op_0 <X> T_27_22.lc_trk_g0_0
 (25 0)  (1427 352)  (1427 352)  routing T_27_22.wire_logic_cluster/lc_2/out <X> T_27_22.lc_trk_g0_2
 (28 0)  (1430 352)  (1430 352)  routing T_27_22.lc_trk_g2_7 <X> T_27_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (1431 352)  (1431 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (1432 352)  (1432 352)  routing T_27_22.lc_trk_g2_7 <X> T_27_22.wire_logic_cluster/lc_0/in_1
 (32 0)  (1434 352)  (1434 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (1436 352)  (1436 352)  routing T_27_22.lc_trk_g1_0 <X> T_27_22.wire_logic_cluster/lc_0/in_3
 (35 0)  (1437 352)  (1437 352)  routing T_27_22.lc_trk_g1_7 <X> T_27_22.input_2_0
 (36 0)  (1438 352)  (1438 352)  LC_0 Logic Functioning bit
 (37 0)  (1439 352)  (1439 352)  LC_0 Logic Functioning bit
 (38 0)  (1440 352)  (1440 352)  LC_0 Logic Functioning bit
 (41 0)  (1443 352)  (1443 352)  LC_0 Logic Functioning bit
 (43 0)  (1445 352)  (1445 352)  LC_0 Logic Functioning bit
 (45 0)  (1447 352)  (1447 352)  LC_0 Logic Functioning bit
 (52 0)  (1454 352)  (1454 352)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (15 1)  (1417 353)  (1417 353)  routing T_27_22.lft_op_0 <X> T_27_22.lc_trk_g0_0
 (17 1)  (1419 353)  (1419 353)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (22 1)  (1424 353)  (1424 353)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (29 1)  (1431 353)  (1431 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (1432 353)  (1432 353)  routing T_27_22.lc_trk_g2_7 <X> T_27_22.wire_logic_cluster/lc_0/in_1
 (32 1)  (1434 353)  (1434 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (1436 353)  (1436 353)  routing T_27_22.lc_trk_g1_7 <X> T_27_22.input_2_0
 (35 1)  (1437 353)  (1437 353)  routing T_27_22.lc_trk_g1_7 <X> T_27_22.input_2_0
 (37 1)  (1439 353)  (1439 353)  LC_0 Logic Functioning bit
 (40 1)  (1442 353)  (1442 353)  LC_0 Logic Functioning bit
 (42 1)  (1444 353)  (1444 353)  LC_0 Logic Functioning bit
 (0 2)  (1402 354)  (1402 354)  routing T_27_22.glb_netwk_6 <X> T_27_22.wire_logic_cluster/lc_7/clk
 (1 2)  (1403 354)  (1403 354)  routing T_27_22.glb_netwk_6 <X> T_27_22.wire_logic_cluster/lc_7/clk
 (2 2)  (1404 354)  (1404 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (1416 354)  (1416 354)  routing T_27_22.wire_logic_cluster/lc_4/out <X> T_27_22.lc_trk_g0_4
 (25 2)  (1427 354)  (1427 354)  routing T_27_22.wire_logic_cluster/lc_6/out <X> T_27_22.lc_trk_g0_6
 (17 3)  (1419 355)  (1419 355)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (1424 355)  (1424 355)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (14 4)  (1416 356)  (1416 356)  routing T_27_22.sp4_h_l_5 <X> T_27_22.lc_trk_g1_0
 (28 4)  (1430 356)  (1430 356)  routing T_27_22.lc_trk_g2_7 <X> T_27_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (1431 356)  (1431 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (1432 356)  (1432 356)  routing T_27_22.lc_trk_g2_7 <X> T_27_22.wire_logic_cluster/lc_2/in_1
 (32 4)  (1434 356)  (1434 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (1436 356)  (1436 356)  routing T_27_22.lc_trk_g1_0 <X> T_27_22.wire_logic_cluster/lc_2/in_3
 (38 4)  (1440 356)  (1440 356)  LC_2 Logic Functioning bit
 (41 4)  (1443 356)  (1443 356)  LC_2 Logic Functioning bit
 (42 4)  (1444 356)  (1444 356)  LC_2 Logic Functioning bit
 (45 4)  (1447 356)  (1447 356)  LC_2 Logic Functioning bit
 (46 4)  (1448 356)  (1448 356)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (14 5)  (1416 357)  (1416 357)  routing T_27_22.sp4_h_l_5 <X> T_27_22.lc_trk_g1_0
 (15 5)  (1417 357)  (1417 357)  routing T_27_22.sp4_h_l_5 <X> T_27_22.lc_trk_g1_0
 (16 5)  (1418 357)  (1418 357)  routing T_27_22.sp4_h_l_5 <X> T_27_22.lc_trk_g1_0
 (17 5)  (1419 357)  (1419 357)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (27 5)  (1429 357)  (1429 357)  routing T_27_22.lc_trk_g3_1 <X> T_27_22.wire_logic_cluster/lc_2/in_0
 (28 5)  (1430 357)  (1430 357)  routing T_27_22.lc_trk_g3_1 <X> T_27_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (1431 357)  (1431 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (1432 357)  (1432 357)  routing T_27_22.lc_trk_g2_7 <X> T_27_22.wire_logic_cluster/lc_2/in_1
 (32 5)  (1434 357)  (1434 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (1437 357)  (1437 357)  routing T_27_22.lc_trk_g0_2 <X> T_27_22.input_2_2
 (36 5)  (1438 357)  (1438 357)  LC_2 Logic Functioning bit
 (40 5)  (1442 357)  (1442 357)  LC_2 Logic Functioning bit
 (43 5)  (1445 357)  (1445 357)  LC_2 Logic Functioning bit
 (4 6)  (1406 358)  (1406 358)  routing T_27_22.sp4_h_r_3 <X> T_27_22.sp4_v_t_38
 (17 6)  (1419 358)  (1419 358)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1420 358)  (1420 358)  routing T_27_22.wire_logic_cluster/lc_5/out <X> T_27_22.lc_trk_g1_5
 (21 6)  (1423 358)  (1423 358)  routing T_27_22.sp4_h_l_2 <X> T_27_22.lc_trk_g1_7
 (22 6)  (1424 358)  (1424 358)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (1425 358)  (1425 358)  routing T_27_22.sp4_h_l_2 <X> T_27_22.lc_trk_g1_7
 (24 6)  (1426 358)  (1426 358)  routing T_27_22.sp4_h_l_2 <X> T_27_22.lc_trk_g1_7
 (5 7)  (1407 359)  (1407 359)  routing T_27_22.sp4_h_r_3 <X> T_27_22.sp4_v_t_38
 (28 8)  (1430 360)  (1430 360)  routing T_27_22.lc_trk_g2_7 <X> T_27_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (1431 360)  (1431 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (1432 360)  (1432 360)  routing T_27_22.lc_trk_g2_7 <X> T_27_22.wire_logic_cluster/lc_4/in_1
 (32 8)  (1434 360)  (1434 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (1436 360)  (1436 360)  routing T_27_22.lc_trk_g1_0 <X> T_27_22.wire_logic_cluster/lc_4/in_3
 (35 8)  (1437 360)  (1437 360)  routing T_27_22.lc_trk_g0_4 <X> T_27_22.input_2_4
 (38 8)  (1440 360)  (1440 360)  LC_4 Logic Functioning bit
 (41 8)  (1443 360)  (1443 360)  LC_4 Logic Functioning bit
 (42 8)  (1444 360)  (1444 360)  LC_4 Logic Functioning bit
 (45 8)  (1447 360)  (1447 360)  LC_4 Logic Functioning bit
 (46 8)  (1448 360)  (1448 360)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (26 9)  (1428 361)  (1428 361)  routing T_27_22.lc_trk_g3_3 <X> T_27_22.wire_logic_cluster/lc_4/in_0
 (27 9)  (1429 361)  (1429 361)  routing T_27_22.lc_trk_g3_3 <X> T_27_22.wire_logic_cluster/lc_4/in_0
 (28 9)  (1430 361)  (1430 361)  routing T_27_22.lc_trk_g3_3 <X> T_27_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (1431 361)  (1431 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (1432 361)  (1432 361)  routing T_27_22.lc_trk_g2_7 <X> T_27_22.wire_logic_cluster/lc_4/in_1
 (32 9)  (1434 361)  (1434 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (1438 361)  (1438 361)  LC_4 Logic Functioning bit
 (40 9)  (1442 361)  (1442 361)  LC_4 Logic Functioning bit
 (43 9)  (1445 361)  (1445 361)  LC_4 Logic Functioning bit
 (5 10)  (1407 362)  (1407 362)  routing T_27_22.sp4_h_r_3 <X> T_27_22.sp4_h_l_43
 (14 10)  (1416 362)  (1416 362)  routing T_27_22.bnl_op_4 <X> T_27_22.lc_trk_g2_4
 (19 10)  (1421 362)  (1421 362)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (21 10)  (1423 362)  (1423 362)  routing T_27_22.sp4_h_r_39 <X> T_27_22.lc_trk_g2_7
 (22 10)  (1424 362)  (1424 362)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (1425 362)  (1425 362)  routing T_27_22.sp4_h_r_39 <X> T_27_22.lc_trk_g2_7
 (24 10)  (1426 362)  (1426 362)  routing T_27_22.sp4_h_r_39 <X> T_27_22.lc_trk_g2_7
 (25 10)  (1427 362)  (1427 362)  routing T_27_22.bnl_op_6 <X> T_27_22.lc_trk_g2_6
 (26 10)  (1428 362)  (1428 362)  routing T_27_22.lc_trk_g2_7 <X> T_27_22.wire_logic_cluster/lc_5/in_0
 (27 10)  (1429 362)  (1429 362)  routing T_27_22.lc_trk_g1_5 <X> T_27_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (1431 362)  (1431 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1432 362)  (1432 362)  routing T_27_22.lc_trk_g1_5 <X> T_27_22.wire_logic_cluster/lc_5/in_1
 (31 10)  (1433 362)  (1433 362)  routing T_27_22.lc_trk_g2_4 <X> T_27_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (1434 362)  (1434 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (1435 362)  (1435 362)  routing T_27_22.lc_trk_g2_4 <X> T_27_22.wire_logic_cluster/lc_5/in_3
 (39 10)  (1441 362)  (1441 362)  LC_5 Logic Functioning bit
 (41 10)  (1443 362)  (1443 362)  LC_5 Logic Functioning bit
 (43 10)  (1445 362)  (1445 362)  LC_5 Logic Functioning bit
 (45 10)  (1447 362)  (1447 362)  LC_5 Logic Functioning bit
 (4 11)  (1406 363)  (1406 363)  routing T_27_22.sp4_h_r_3 <X> T_27_22.sp4_h_l_43
 (14 11)  (1416 363)  (1416 363)  routing T_27_22.bnl_op_4 <X> T_27_22.lc_trk_g2_4
 (17 11)  (1419 363)  (1419 363)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (22 11)  (1424 363)  (1424 363)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (1427 363)  (1427 363)  routing T_27_22.bnl_op_6 <X> T_27_22.lc_trk_g2_6
 (26 11)  (1428 363)  (1428 363)  routing T_27_22.lc_trk_g2_7 <X> T_27_22.wire_logic_cluster/lc_5/in_0
 (28 11)  (1430 363)  (1430 363)  routing T_27_22.lc_trk_g2_7 <X> T_27_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (1431 363)  (1431 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (32 11)  (1434 363)  (1434 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (1436 363)  (1436 363)  routing T_27_22.lc_trk_g1_0 <X> T_27_22.input_2_5
 (37 11)  (1439 363)  (1439 363)  LC_5 Logic Functioning bit
 (39 11)  (1441 363)  (1441 363)  LC_5 Logic Functioning bit
 (41 11)  (1443 363)  (1443 363)  LC_5 Logic Functioning bit
 (47 11)  (1449 363)  (1449 363)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (17 12)  (1419 364)  (1419 364)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (1420 364)  (1420 364)  routing T_27_22.bnl_op_1 <X> T_27_22.lc_trk_g3_1
 (21 12)  (1423 364)  (1423 364)  routing T_27_22.bnl_op_3 <X> T_27_22.lc_trk_g3_3
 (22 12)  (1424 364)  (1424 364)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (26 12)  (1428 364)  (1428 364)  routing T_27_22.lc_trk_g3_5 <X> T_27_22.wire_logic_cluster/lc_6/in_0
 (28 12)  (1430 364)  (1430 364)  routing T_27_22.lc_trk_g2_7 <X> T_27_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (1431 364)  (1431 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (1432 364)  (1432 364)  routing T_27_22.lc_trk_g2_7 <X> T_27_22.wire_logic_cluster/lc_6/in_1
 (32 12)  (1434 364)  (1434 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (1436 364)  (1436 364)  routing T_27_22.lc_trk_g1_0 <X> T_27_22.wire_logic_cluster/lc_6/in_3
 (35 12)  (1437 364)  (1437 364)  routing T_27_22.lc_trk_g0_6 <X> T_27_22.input_2_6
 (38 12)  (1440 364)  (1440 364)  LC_6 Logic Functioning bit
 (41 12)  (1443 364)  (1443 364)  LC_6 Logic Functioning bit
 (42 12)  (1444 364)  (1444 364)  LC_6 Logic Functioning bit
 (45 12)  (1447 364)  (1447 364)  LC_6 Logic Functioning bit
 (18 13)  (1420 365)  (1420 365)  routing T_27_22.bnl_op_1 <X> T_27_22.lc_trk_g3_1
 (21 13)  (1423 365)  (1423 365)  routing T_27_22.bnl_op_3 <X> T_27_22.lc_trk_g3_3
 (27 13)  (1429 365)  (1429 365)  routing T_27_22.lc_trk_g3_5 <X> T_27_22.wire_logic_cluster/lc_6/in_0
 (28 13)  (1430 365)  (1430 365)  routing T_27_22.lc_trk_g3_5 <X> T_27_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (1431 365)  (1431 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (1432 365)  (1432 365)  routing T_27_22.lc_trk_g2_7 <X> T_27_22.wire_logic_cluster/lc_6/in_1
 (32 13)  (1434 365)  (1434 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (1437 365)  (1437 365)  routing T_27_22.lc_trk_g0_6 <X> T_27_22.input_2_6
 (36 13)  (1438 365)  (1438 365)  LC_6 Logic Functioning bit
 (40 13)  (1442 365)  (1442 365)  LC_6 Logic Functioning bit
 (43 13)  (1445 365)  (1445 365)  LC_6 Logic Functioning bit
 (46 13)  (1448 365)  (1448 365)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (1 14)  (1403 366)  (1403 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (17 14)  (1419 366)  (1419 366)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (1420 366)  (1420 366)  routing T_27_22.bnl_op_5 <X> T_27_22.lc_trk_g3_5
 (21 14)  (1423 366)  (1423 366)  routing T_27_22.wire_logic_cluster/lc_7/out <X> T_27_22.lc_trk_g3_7
 (22 14)  (1424 366)  (1424 366)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (26 14)  (1428 366)  (1428 366)  routing T_27_22.lc_trk_g2_7 <X> T_27_22.wire_logic_cluster/lc_7/in_0
 (27 14)  (1429 366)  (1429 366)  routing T_27_22.lc_trk_g3_7 <X> T_27_22.wire_logic_cluster/lc_7/in_1
 (28 14)  (1430 366)  (1430 366)  routing T_27_22.lc_trk_g3_7 <X> T_27_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (1431 366)  (1431 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1432 366)  (1432 366)  routing T_27_22.lc_trk_g3_7 <X> T_27_22.wire_logic_cluster/lc_7/in_1
 (31 14)  (1433 366)  (1433 366)  routing T_27_22.lc_trk_g2_6 <X> T_27_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (1434 366)  (1434 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (1435 366)  (1435 366)  routing T_27_22.lc_trk_g2_6 <X> T_27_22.wire_logic_cluster/lc_7/in_3
 (39 14)  (1441 366)  (1441 366)  LC_7 Logic Functioning bit
 (41 14)  (1443 366)  (1443 366)  LC_7 Logic Functioning bit
 (43 14)  (1445 366)  (1445 366)  LC_7 Logic Functioning bit
 (45 14)  (1447 366)  (1447 366)  LC_7 Logic Functioning bit
 (52 14)  (1454 366)  (1454 366)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (0 15)  (1402 367)  (1402 367)  routing T_27_22.glb_netwk_2 <X> T_27_22.wire_logic_cluster/lc_7/s_r
 (18 15)  (1420 367)  (1420 367)  routing T_27_22.bnl_op_5 <X> T_27_22.lc_trk_g3_5
 (26 15)  (1428 367)  (1428 367)  routing T_27_22.lc_trk_g2_7 <X> T_27_22.wire_logic_cluster/lc_7/in_0
 (28 15)  (1430 367)  (1430 367)  routing T_27_22.lc_trk_g2_7 <X> T_27_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (1431 367)  (1431 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (1432 367)  (1432 367)  routing T_27_22.lc_trk_g3_7 <X> T_27_22.wire_logic_cluster/lc_7/in_1
 (31 15)  (1433 367)  (1433 367)  routing T_27_22.lc_trk_g2_6 <X> T_27_22.wire_logic_cluster/lc_7/in_3
 (32 15)  (1434 367)  (1434 367)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (1436 367)  (1436 367)  routing T_27_22.lc_trk_g1_0 <X> T_27_22.input_2_7
 (37 15)  (1439 367)  (1439 367)  LC_7 Logic Functioning bit
 (39 15)  (1441 367)  (1441 367)  LC_7 Logic Functioning bit
 (41 15)  (1443 367)  (1443 367)  LC_7 Logic Functioning bit


LogicTile_28_22

 (9 12)  (1465 364)  (1465 364)  routing T_28_22.sp4_h_l_42 <X> T_28_22.sp4_h_r_10
 (10 12)  (1466 364)  (1466 364)  routing T_28_22.sp4_h_l_42 <X> T_28_22.sp4_h_r_10
 (19 15)  (1475 367)  (1475 367)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_29_22

 (5 3)  (1515 355)  (1515 355)  routing T_29_22.sp4_h_l_37 <X> T_29_22.sp4_v_t_37


LogicTile_30_22

 (8 0)  (1572 352)  (1572 352)  routing T_30_22.sp4_h_l_36 <X> T_30_22.sp4_h_r_1
 (19 6)  (1583 358)  (1583 358)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_32_22

 (9 0)  (1681 352)  (1681 352)  routing T_32_22.sp4_h_l_47 <X> T_32_22.sp4_h_r_1
 (10 0)  (1682 352)  (1682 352)  routing T_32_22.sp4_h_l_47 <X> T_32_22.sp4_h_r_1


IO_Tile_33_22

 (11 0)  (1737 352)  (1737 352)  routing T_33_22.span4_horz_1 <X> T_33_22.span4_vert_t_12
 (12 0)  (1738 352)  (1738 352)  routing T_33_22.span4_horz_1 <X> T_33_22.span4_vert_t_12
 (13 1)  (1739 353)  (1739 353)  routing T_33_22.span4_horz_25 <X> T_33_22.span4_vert_b_0
 (14 13)  (1740 365)  (1740 365)  routing T_33_22.span4_vert_t_15 <X> T_33_22.span4_vert_b_3


IO_Tile_0_21

 (3 1)  (14 337)  (14 337)  IO control bit: IOLEFT_REN_1

 (3 6)  (14 342)  (14 342)  IO control bit: IOLEFT_IE_1

 (4 8)  (13 344)  (13 344)  routing T_0_21.span4_vert_b_8 <X> T_0_21.lc_trk_g1_0
 (5 9)  (12 345)  (12 345)  routing T_0_21.span4_vert_b_8 <X> T_0_21.lc_trk_g1_0
 (7 9)  (10 345)  (10 345)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_b_8 lc_trk_g1_0
 (17 9)  (0 345)  (0 345)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (7 346)  (7 346)  routing T_0_21.lc_trk_g1_5 <X> T_0_21.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (6 346)  (6 346)  routing T_0_21.lc_trk_g1_5 <X> T_0_21.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (5 346)  (5 346)  routing T_0_21.lc_trk_g1_0 <X> T_0_21.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 346)  (1 346)  IOB_1 IO Functioning bit
 (11 11)  (6 347)  (6 347)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_5 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (4 347)  (4 347)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (12 348)  (12 348)  routing T_0_21.span4_vert_b_5 <X> T_0_21.lc_trk_g1_5
 (7 12)  (10 348)  (10 348)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_5 lc_trk_g1_5
 (8 13)  (9 349)  (9 349)  routing T_0_21.span4_vert_b_5 <X> T_0_21.lc_trk_g1_5
 (17 13)  (0 349)  (0 349)  IOB_1 IO Functioning bit
 (17 14)  (0 350)  (0 350)  IOB_1 IO Functioning bit


LogicTile_4_21

 (13 6)  (193 342)  (193 342)  routing T_4_21.sp4_v_b_5 <X> T_4_21.sp4_v_t_40
 (9 15)  (189 351)  (189 351)  routing T_4_21.sp4_v_b_10 <X> T_4_21.sp4_v_t_47


LogicTile_6_21

 (22 1)  (310 337)  (310 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (313 337)  (313 337)  routing T_6_21.sp4_r_v_b_33 <X> T_6_21.lc_trk_g0_2
 (3 5)  (291 341)  (291 341)  routing T_6_21.sp12_h_l_23 <X> T_6_21.sp12_h_r_0
 (5 5)  (293 341)  (293 341)  routing T_6_21.sp4_h_r_3 <X> T_6_21.sp4_v_b_3
 (8 5)  (296 341)  (296 341)  routing T_6_21.sp4_h_r_4 <X> T_6_21.sp4_v_b_4
 (22 5)  (310 341)  (310 341)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (32 6)  (320 342)  (320 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (324 342)  (324 342)  LC_3 Logic Functioning bit
 (38 6)  (326 342)  (326 342)  LC_3 Logic Functioning bit
 (48 6)  (336 342)  (336 342)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (8 7)  (296 343)  (296 343)  routing T_6_21.sp4_h_r_4 <X> T_6_21.sp4_v_t_41
 (9 7)  (297 343)  (297 343)  routing T_6_21.sp4_h_r_4 <X> T_6_21.sp4_v_t_41
 (26 7)  (314 343)  (314 343)  routing T_6_21.lc_trk_g1_2 <X> T_6_21.wire_logic_cluster/lc_3/in_0
 (27 7)  (315 343)  (315 343)  routing T_6_21.lc_trk_g1_2 <X> T_6_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 343)  (317 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (319 343)  (319 343)  routing T_6_21.lc_trk_g0_2 <X> T_6_21.wire_logic_cluster/lc_3/in_3
 (37 7)  (325 343)  (325 343)  LC_3 Logic Functioning bit
 (39 7)  (327 343)  (327 343)  LC_3 Logic Functioning bit


LogicTile_7_21

 (25 0)  (367 336)  (367 336)  routing T_7_21.sp4_v_b_2 <X> T_7_21.lc_trk_g0_2
 (22 1)  (364 337)  (364 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (365 337)  (365 337)  routing T_7_21.sp4_v_b_2 <X> T_7_21.lc_trk_g0_2
 (29 2)  (371 338)  (371 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (372 338)  (372 338)  routing T_7_21.lc_trk_g0_6 <X> T_7_21.wire_logic_cluster/lc_1/in_1
 (32 2)  (374 338)  (374 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (378 338)  (378 338)  LC_1 Logic Functioning bit
 (38 2)  (380 338)  (380 338)  LC_1 Logic Functioning bit
 (1 3)  (343 339)  (343 339)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (22 3)  (364 339)  (364 339)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (367 339)  (367 339)  routing T_7_21.sp4_r_v_b_30 <X> T_7_21.lc_trk_g0_6
 (30 3)  (372 339)  (372 339)  routing T_7_21.lc_trk_g0_6 <X> T_7_21.wire_logic_cluster/lc_1/in_1
 (31 3)  (373 339)  (373 339)  routing T_7_21.lc_trk_g0_2 <X> T_7_21.wire_logic_cluster/lc_1/in_3
 (36 3)  (378 339)  (378 339)  LC_1 Logic Functioning bit
 (38 3)  (380 339)  (380 339)  LC_1 Logic Functioning bit
 (52 3)  (394 339)  (394 339)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (25 4)  (367 340)  (367 340)  routing T_7_21.sp4_v_b_2 <X> T_7_21.lc_trk_g1_2
 (22 5)  (364 341)  (364 341)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (365 341)  (365 341)  routing T_7_21.sp4_v_b_2 <X> T_7_21.lc_trk_g1_2
 (11 8)  (353 344)  (353 344)  routing T_7_21.sp4_h_r_3 <X> T_7_21.sp4_v_b_8
 (15 12)  (357 348)  (357 348)  routing T_7_21.sp4_h_r_41 <X> T_7_21.lc_trk_g3_1
 (16 12)  (358 348)  (358 348)  routing T_7_21.sp4_h_r_41 <X> T_7_21.lc_trk_g3_1
 (17 12)  (359 348)  (359 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (360 348)  (360 348)  routing T_7_21.sp4_h_r_41 <X> T_7_21.lc_trk_g3_1
 (26 12)  (368 348)  (368 348)  routing T_7_21.lc_trk_g3_7 <X> T_7_21.wire_logic_cluster/lc_6/in_0
 (32 12)  (374 348)  (374 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (376 348)  (376 348)  routing T_7_21.lc_trk_g1_2 <X> T_7_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (378 348)  (378 348)  LC_6 Logic Functioning bit
 (38 12)  (380 348)  (380 348)  LC_6 Logic Functioning bit
 (18 13)  (360 349)  (360 349)  routing T_7_21.sp4_h_r_41 <X> T_7_21.lc_trk_g3_1
 (26 13)  (368 349)  (368 349)  routing T_7_21.lc_trk_g3_7 <X> T_7_21.wire_logic_cluster/lc_6/in_0
 (27 13)  (369 349)  (369 349)  routing T_7_21.lc_trk_g3_7 <X> T_7_21.wire_logic_cluster/lc_6/in_0
 (28 13)  (370 349)  (370 349)  routing T_7_21.lc_trk_g3_7 <X> T_7_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (371 349)  (371 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (373 349)  (373 349)  routing T_7_21.lc_trk_g1_2 <X> T_7_21.wire_logic_cluster/lc_6/in_3
 (37 13)  (379 349)  (379 349)  LC_6 Logic Functioning bit
 (39 13)  (381 349)  (381 349)  LC_6 Logic Functioning bit
 (48 13)  (390 349)  (390 349)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (22 14)  (364 350)  (364 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (27 14)  (369 350)  (369 350)  routing T_7_21.lc_trk_g3_1 <X> T_7_21.wire_logic_cluster/lc_7/in_1
 (28 14)  (370 350)  (370 350)  routing T_7_21.lc_trk_g3_1 <X> T_7_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (371 350)  (371 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (374 350)  (374 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (378 350)  (378 350)  LC_7 Logic Functioning bit
 (38 14)  (380 350)  (380 350)  LC_7 Logic Functioning bit
 (19 15)  (361 351)  (361 351)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (21 15)  (363 351)  (363 351)  routing T_7_21.sp4_r_v_b_47 <X> T_7_21.lc_trk_g3_7
 (31 15)  (373 351)  (373 351)  routing T_7_21.lc_trk_g0_2 <X> T_7_21.wire_logic_cluster/lc_7/in_3
 (36 15)  (378 351)  (378 351)  LC_7 Logic Functioning bit
 (38 15)  (380 351)  (380 351)  LC_7 Logic Functioning bit
 (52 15)  (394 351)  (394 351)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


RAM_Tile_8_21

 (6 0)  (402 336)  (402 336)  routing T_8_21.sp4_v_t_44 <X> T_8_21.sp4_v_b_0
 (13 0)  (409 336)  (409 336)  routing T_8_21.sp4_v_t_39 <X> T_8_21.sp4_v_b_2
 (5 1)  (401 337)  (401 337)  routing T_8_21.sp4_v_t_44 <X> T_8_21.sp4_v_b_0
 (7 1)  (403 337)  (403 337)  Ram config bit: MEMB_Power_Up_Control

 (22 1)  (418 337)  (418 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (419 337)  (419 337)  routing T_8_21.sp4_h_r_2 <X> T_8_21.lc_trk_g0_2
 (24 1)  (420 337)  (420 337)  routing T_8_21.sp4_h_r_2 <X> T_8_21.lc_trk_g0_2
 (25 1)  (421 337)  (421 337)  routing T_8_21.sp4_h_r_2 <X> T_8_21.lc_trk_g0_2
 (26 1)  (422 337)  (422 337)  routing T_8_21.lc_trk_g0_2 <X> T_8_21.input0_0
 (29 1)  (425 337)  (425 337)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g0_2 input0_0
 (0 2)  (396 338)  (396 338)  routing T_8_21.glb_netwk_6 <X> T_8_21.wire_bram/ram/RCLK
 (1 2)  (397 338)  (397 338)  routing T_8_21.glb_netwk_6 <X> T_8_21.wire_bram/ram/RCLK
 (2 2)  (398 338)  (398 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (25 2)  (421 338)  (421 338)  routing T_8_21.sp12_h_l_5 <X> T_8_21.lc_trk_g0_6
 (14 3)  (410 339)  (410 339)  routing T_8_21.sp4_h_r_4 <X> T_8_21.lc_trk_g0_4
 (15 3)  (411 339)  (411 339)  routing T_8_21.sp4_h_r_4 <X> T_8_21.lc_trk_g0_4
 (16 3)  (412 339)  (412 339)  routing T_8_21.sp4_h_r_4 <X> T_8_21.lc_trk_g0_4
 (17 3)  (413 339)  (413 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (22 3)  (418 339)  (418 339)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_5 lc_trk_g0_6
 (24 3)  (420 339)  (420 339)  routing T_8_21.sp12_h_l_5 <X> T_8_21.lc_trk_g0_6
 (25 3)  (421 339)  (421 339)  routing T_8_21.sp12_h_l_5 <X> T_8_21.lc_trk_g0_6
 (28 3)  (424 339)  (424 339)  routing T_8_21.lc_trk_g2_1 <X> T_8_21.input0_1
 (29 3)  (425 339)  (425 339)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g2_1 input0_1
 (13 4)  (409 340)  (409 340)  routing T_8_21.sp4_v_t_40 <X> T_8_21.sp4_v_b_5
 (26 4)  (422 340)  (422 340)  routing T_8_21.lc_trk_g2_6 <X> T_8_21.input0_2
 (22 5)  (418 341)  (418 341)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_l_9 lc_trk_g1_2
 (23 5)  (419 341)  (419 341)  routing T_8_21.sp12_h_l_9 <X> T_8_21.lc_trk_g1_2
 (26 5)  (422 341)  (422 341)  routing T_8_21.lc_trk_g2_6 <X> T_8_21.input0_2
 (28 5)  (424 341)  (424 341)  routing T_8_21.lc_trk_g2_6 <X> T_8_21.input0_2
 (29 5)  (425 341)  (425 341)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g2_6 input0_2
 (8 6)  (404 342)  (404 342)  routing T_8_21.sp4_v_t_47 <X> T_8_21.sp4_h_l_41
 (9 6)  (405 342)  (405 342)  routing T_8_21.sp4_v_t_47 <X> T_8_21.sp4_h_l_41
 (10 6)  (406 342)  (406 342)  routing T_8_21.sp4_v_t_47 <X> T_8_21.sp4_h_l_41
 (9 7)  (405 343)  (405 343)  routing T_8_21.sp4_v_b_8 <X> T_8_21.sp4_v_t_41
 (10 7)  (406 343)  (406 343)  routing T_8_21.sp4_v_b_8 <X> T_8_21.sp4_v_t_41
 (26 7)  (422 343)  (422 343)  routing T_8_21.lc_trk_g1_2 <X> T_8_21.input0_3
 (27 7)  (423 343)  (423 343)  routing T_8_21.lc_trk_g1_2 <X> T_8_21.input0_3
 (29 7)  (425 343)  (425 343)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g1_2 input0_3
 (8 8)  (404 344)  (404 344)  routing T_8_21.sp4_v_b_7 <X> T_8_21.sp4_h_r_7
 (9 8)  (405 344)  (405 344)  routing T_8_21.sp4_v_b_7 <X> T_8_21.sp4_h_r_7
 (17 8)  (413 344)  (413 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (22 8)  (418 344)  (418 344)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_b_43 lc_trk_g2_3
 (23 8)  (419 344)  (419 344)  routing T_8_21.sp4_v_b_43 <X> T_8_21.lc_trk_g2_3
 (24 8)  (420 344)  (420 344)  routing T_8_21.sp4_v_b_43 <X> T_8_21.lc_trk_g2_3
 (26 8)  (422 344)  (422 344)  routing T_8_21.lc_trk_g0_4 <X> T_8_21.input0_4
 (4 9)  (400 345)  (400 345)  routing T_8_21.sp4_v_t_36 <X> T_8_21.sp4_h_r_6
 (13 9)  (409 345)  (409 345)  routing T_8_21.sp4_v_t_38 <X> T_8_21.sp4_h_r_8
 (29 9)  (425 345)  (425 345)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g0_4 input0_4
 (4 10)  (400 346)  (400 346)  routing T_8_21.sp4_h_r_0 <X> T_8_21.sp4_v_t_43
 (6 10)  (402 346)  (402 346)  routing T_8_21.sp4_h_r_0 <X> T_8_21.sp4_v_t_43
 (13 10)  (409 346)  (409 346)  routing T_8_21.sp4_v_b_8 <X> T_8_21.sp4_v_t_45
 (5 11)  (401 347)  (401 347)  routing T_8_21.sp4_h_r_0 <X> T_8_21.sp4_v_t_43
 (22 11)  (418 347)  (418 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_l_19 lc_trk_g2_6
 (23 11)  (419 347)  (419 347)  routing T_8_21.sp4_h_l_19 <X> T_8_21.lc_trk_g2_6
 (24 11)  (420 347)  (420 347)  routing T_8_21.sp4_h_l_19 <X> T_8_21.lc_trk_g2_6
 (25 11)  (421 347)  (421 347)  routing T_8_21.sp4_h_l_19 <X> T_8_21.lc_trk_g2_6
 (27 11)  (423 347)  (423 347)  routing T_8_21.lc_trk_g3_0 <X> T_8_21.input0_5
 (28 11)  (424 347)  (424 347)  routing T_8_21.lc_trk_g3_0 <X> T_8_21.input0_5
 (29 11)  (425 347)  (425 347)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g3_0 input0_5
 (14 12)  (410 348)  (410 348)  routing T_8_21.rgt_op_0 <X> T_8_21.lc_trk_g3_0
 (26 12)  (422 348)  (422 348)  routing T_8_21.lc_trk_g0_6 <X> T_8_21.input0_6
 (15 13)  (411 349)  (411 349)  routing T_8_21.rgt_op_0 <X> T_8_21.lc_trk_g3_0
 (17 13)  (413 349)  (413 349)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (26 13)  (422 349)  (422 349)  routing T_8_21.lc_trk_g0_6 <X> T_8_21.input0_6
 (29 13)  (425 349)  (425 349)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g0_6 input0_6
 (0 14)  (396 350)  (396 350)  routing T_8_21.lc_trk_g3_5 <X> T_8_21.wire_bram/ram/RE
 (1 14)  (397 350)  (397 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (13 14)  (409 350)  (409 350)  routing T_8_21.sp4_v_b_11 <X> T_8_21.sp4_v_t_46
 (16 14)  (412 350)  (412 350)  routing T_8_21.sp4_v_b_29 <X> T_8_21.lc_trk_g3_5
 (17 14)  (413 350)  (413 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_29 lc_trk_g3_5
 (18 14)  (414 350)  (414 350)  routing T_8_21.sp4_v_b_29 <X> T_8_21.lc_trk_g3_5
 (0 15)  (396 351)  (396 351)  routing T_8_21.lc_trk_g3_5 <X> T_8_21.wire_bram/ram/RE
 (1 15)  (397 351)  (397 351)  routing T_8_21.lc_trk_g3_5 <X> T_8_21.wire_bram/ram/RE
 (26 15)  (422 351)  (422 351)  routing T_8_21.lc_trk_g2_3 <X> T_8_21.input0_7
 (28 15)  (424 351)  (424 351)  routing T_8_21.lc_trk_g2_3 <X> T_8_21.input0_7
 (29 15)  (425 351)  (425 351)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g2_3 input0_7


LogicTile_9_21

 (21 0)  (459 336)  (459 336)  routing T_9_21.sp4_h_r_19 <X> T_9_21.lc_trk_g0_3
 (22 0)  (460 336)  (460 336)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (461 336)  (461 336)  routing T_9_21.sp4_h_r_19 <X> T_9_21.lc_trk_g0_3
 (24 0)  (462 336)  (462 336)  routing T_9_21.sp4_h_r_19 <X> T_9_21.lc_trk_g0_3
 (25 0)  (463 336)  (463 336)  routing T_9_21.sp4_h_l_7 <X> T_9_21.lc_trk_g0_2
 (27 0)  (465 336)  (465 336)  routing T_9_21.lc_trk_g1_4 <X> T_9_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 336)  (467 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (468 336)  (468 336)  routing T_9_21.lc_trk_g1_4 <X> T_9_21.wire_logic_cluster/lc_0/in_1
 (32 0)  (470 336)  (470 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (472 336)  (472 336)  routing T_9_21.lc_trk_g1_0 <X> T_9_21.wire_logic_cluster/lc_0/in_3
 (41 0)  (479 336)  (479 336)  LC_0 Logic Functioning bit
 (43 0)  (481 336)  (481 336)  LC_0 Logic Functioning bit
 (21 1)  (459 337)  (459 337)  routing T_9_21.sp4_h_r_19 <X> T_9_21.lc_trk_g0_3
 (22 1)  (460 337)  (460 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (461 337)  (461 337)  routing T_9_21.sp4_h_l_7 <X> T_9_21.lc_trk_g0_2
 (24 1)  (462 337)  (462 337)  routing T_9_21.sp4_h_l_7 <X> T_9_21.lc_trk_g0_2
 (25 1)  (463 337)  (463 337)  routing T_9_21.sp4_h_l_7 <X> T_9_21.lc_trk_g0_2
 (41 1)  (479 337)  (479 337)  LC_0 Logic Functioning bit
 (43 1)  (481 337)  (481 337)  LC_0 Logic Functioning bit
 (0 2)  (438 338)  (438 338)  routing T_9_21.glb_netwk_6 <X> T_9_21.wire_logic_cluster/lc_7/clk
 (1 2)  (439 338)  (439 338)  routing T_9_21.glb_netwk_6 <X> T_9_21.wire_logic_cluster/lc_7/clk
 (2 2)  (440 338)  (440 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (452 338)  (452 338)  routing T_9_21.sp4_v_t_1 <X> T_9_21.lc_trk_g0_4
 (15 2)  (453 338)  (453 338)  routing T_9_21.sp4_h_r_21 <X> T_9_21.lc_trk_g0_5
 (16 2)  (454 338)  (454 338)  routing T_9_21.sp4_h_r_21 <X> T_9_21.lc_trk_g0_5
 (17 2)  (455 338)  (455 338)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (456 338)  (456 338)  routing T_9_21.sp4_h_r_21 <X> T_9_21.lc_trk_g0_5
 (32 2)  (470 338)  (470 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (474 338)  (474 338)  LC_1 Logic Functioning bit
 (37 2)  (475 338)  (475 338)  LC_1 Logic Functioning bit
 (38 2)  (476 338)  (476 338)  LC_1 Logic Functioning bit
 (39 2)  (477 338)  (477 338)  LC_1 Logic Functioning bit
 (45 2)  (483 338)  (483 338)  LC_1 Logic Functioning bit
 (14 3)  (452 339)  (452 339)  routing T_9_21.sp4_v_t_1 <X> T_9_21.lc_trk_g0_4
 (16 3)  (454 339)  (454 339)  routing T_9_21.sp4_v_t_1 <X> T_9_21.lc_trk_g0_4
 (17 3)  (455 339)  (455 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (18 3)  (456 339)  (456 339)  routing T_9_21.sp4_h_r_21 <X> T_9_21.lc_trk_g0_5
 (31 3)  (469 339)  (469 339)  routing T_9_21.lc_trk_g0_2 <X> T_9_21.wire_logic_cluster/lc_1/in_3
 (36 3)  (474 339)  (474 339)  LC_1 Logic Functioning bit
 (37 3)  (475 339)  (475 339)  LC_1 Logic Functioning bit
 (38 3)  (476 339)  (476 339)  LC_1 Logic Functioning bit
 (39 3)  (477 339)  (477 339)  LC_1 Logic Functioning bit
 (46 3)  (484 339)  (484 339)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (5 4)  (443 340)  (443 340)  routing T_9_21.sp4_v_t_38 <X> T_9_21.sp4_h_r_3
 (8 4)  (446 340)  (446 340)  routing T_9_21.sp4_v_b_4 <X> T_9_21.sp4_h_r_4
 (9 4)  (447 340)  (447 340)  routing T_9_21.sp4_v_b_4 <X> T_9_21.sp4_h_r_4
 (14 4)  (452 340)  (452 340)  routing T_9_21.bnr_op_0 <X> T_9_21.lc_trk_g1_0
 (26 4)  (464 340)  (464 340)  routing T_9_21.lc_trk_g0_4 <X> T_9_21.wire_logic_cluster/lc_2/in_0
 (32 4)  (470 340)  (470 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 340)  (471 340)  routing T_9_21.lc_trk_g3_0 <X> T_9_21.wire_logic_cluster/lc_2/in_3
 (34 4)  (472 340)  (472 340)  routing T_9_21.lc_trk_g3_0 <X> T_9_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (474 340)  (474 340)  LC_2 Logic Functioning bit
 (38 4)  (476 340)  (476 340)  LC_2 Logic Functioning bit
 (14 5)  (452 341)  (452 341)  routing T_9_21.bnr_op_0 <X> T_9_21.lc_trk_g1_0
 (17 5)  (455 341)  (455 341)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (29 5)  (467 341)  (467 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (37 5)  (475 341)  (475 341)  LC_2 Logic Functioning bit
 (39 5)  (477 341)  (477 341)  LC_2 Logic Functioning bit
 (14 6)  (452 342)  (452 342)  routing T_9_21.sp4_h_l_1 <X> T_9_21.lc_trk_g1_4
 (15 7)  (453 343)  (453 343)  routing T_9_21.sp4_h_l_1 <X> T_9_21.lc_trk_g1_4
 (16 7)  (454 343)  (454 343)  routing T_9_21.sp4_h_l_1 <X> T_9_21.lc_trk_g1_4
 (17 7)  (455 343)  (455 343)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (26 8)  (464 344)  (464 344)  routing T_9_21.lc_trk_g0_4 <X> T_9_21.wire_logic_cluster/lc_4/in_0
 (31 8)  (469 344)  (469 344)  routing T_9_21.lc_trk_g3_6 <X> T_9_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 344)  (470 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 344)  (471 344)  routing T_9_21.lc_trk_g3_6 <X> T_9_21.wire_logic_cluster/lc_4/in_3
 (34 8)  (472 344)  (472 344)  routing T_9_21.lc_trk_g3_6 <X> T_9_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (474 344)  (474 344)  LC_4 Logic Functioning bit
 (38 8)  (476 344)  (476 344)  LC_4 Logic Functioning bit
 (29 9)  (467 345)  (467 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (469 345)  (469 345)  routing T_9_21.lc_trk_g3_6 <X> T_9_21.wire_logic_cluster/lc_4/in_3
 (37 9)  (475 345)  (475 345)  LC_4 Logic Functioning bit
 (39 9)  (477 345)  (477 345)  LC_4 Logic Functioning bit
 (4 10)  (442 346)  (442 346)  routing T_9_21.sp4_h_r_0 <X> T_9_21.sp4_v_t_43
 (6 10)  (444 346)  (444 346)  routing T_9_21.sp4_h_r_0 <X> T_9_21.sp4_v_t_43
 (13 10)  (451 346)  (451 346)  routing T_9_21.sp4_h_r_8 <X> T_9_21.sp4_v_t_45
 (25 10)  (463 346)  (463 346)  routing T_9_21.sp4_v_b_38 <X> T_9_21.lc_trk_g2_6
 (5 11)  (443 347)  (443 347)  routing T_9_21.sp4_h_r_0 <X> T_9_21.sp4_v_t_43
 (12 11)  (450 347)  (450 347)  routing T_9_21.sp4_h_r_8 <X> T_9_21.sp4_v_t_45
 (15 11)  (453 347)  (453 347)  routing T_9_21.sp4_v_t_33 <X> T_9_21.lc_trk_g2_4
 (16 11)  (454 347)  (454 347)  routing T_9_21.sp4_v_t_33 <X> T_9_21.lc_trk_g2_4
 (17 11)  (455 347)  (455 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (22 11)  (460 347)  (460 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (461 347)  (461 347)  routing T_9_21.sp4_v_b_38 <X> T_9_21.lc_trk_g2_6
 (25 11)  (463 347)  (463 347)  routing T_9_21.sp4_v_b_38 <X> T_9_21.lc_trk_g2_6
 (14 12)  (452 348)  (452 348)  routing T_9_21.sp4_v_t_21 <X> T_9_21.lc_trk_g3_0
 (26 12)  (464 348)  (464 348)  routing T_9_21.lc_trk_g2_4 <X> T_9_21.wire_logic_cluster/lc_6/in_0
 (29 12)  (467 348)  (467 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (469 348)  (469 348)  routing T_9_21.lc_trk_g0_5 <X> T_9_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 348)  (470 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (35 12)  (473 348)  (473 348)  routing T_9_21.lc_trk_g2_6 <X> T_9_21.input_2_6
 (40 12)  (478 348)  (478 348)  LC_6 Logic Functioning bit
 (9 13)  (447 349)  (447 349)  routing T_9_21.sp4_v_t_47 <X> T_9_21.sp4_v_b_10
 (14 13)  (452 349)  (452 349)  routing T_9_21.sp4_v_t_21 <X> T_9_21.lc_trk_g3_0
 (16 13)  (454 349)  (454 349)  routing T_9_21.sp4_v_t_21 <X> T_9_21.lc_trk_g3_0
 (17 13)  (455 349)  (455 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (28 13)  (466 349)  (466 349)  routing T_9_21.lc_trk_g2_4 <X> T_9_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 349)  (467 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (468 349)  (468 349)  routing T_9_21.lc_trk_g0_3 <X> T_9_21.wire_logic_cluster/lc_6/in_1
 (32 13)  (470 349)  (470 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (471 349)  (471 349)  routing T_9_21.lc_trk_g2_6 <X> T_9_21.input_2_6
 (35 13)  (473 349)  (473 349)  routing T_9_21.lc_trk_g2_6 <X> T_9_21.input_2_6
 (51 13)  (489 349)  (489 349)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (13 14)  (451 350)  (451 350)  routing T_9_21.sp4_h_r_11 <X> T_9_21.sp4_v_t_46
 (15 14)  (453 350)  (453 350)  routing T_9_21.sp4_v_t_32 <X> T_9_21.lc_trk_g3_5
 (16 14)  (454 350)  (454 350)  routing T_9_21.sp4_v_t_32 <X> T_9_21.lc_trk_g3_5
 (17 14)  (455 350)  (455 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (27 14)  (465 350)  (465 350)  routing T_9_21.lc_trk_g3_5 <X> T_9_21.wire_logic_cluster/lc_7/in_1
 (28 14)  (466 350)  (466 350)  routing T_9_21.lc_trk_g3_5 <X> T_9_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 350)  (467 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (468 350)  (468 350)  routing T_9_21.lc_trk_g3_5 <X> T_9_21.wire_logic_cluster/lc_7/in_1
 (31 14)  (469 350)  (469 350)  routing T_9_21.lc_trk_g0_4 <X> T_9_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 350)  (470 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (474 350)  (474 350)  LC_7 Logic Functioning bit
 (38 14)  (476 350)  (476 350)  LC_7 Logic Functioning bit
 (53 14)  (491 350)  (491 350)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (12 15)  (450 351)  (450 351)  routing T_9_21.sp4_h_r_11 <X> T_9_21.sp4_v_t_46
 (22 15)  (460 351)  (460 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (461 351)  (461 351)  routing T_9_21.sp4_v_b_46 <X> T_9_21.lc_trk_g3_6
 (24 15)  (462 351)  (462 351)  routing T_9_21.sp4_v_b_46 <X> T_9_21.lc_trk_g3_6
 (36 15)  (474 351)  (474 351)  LC_7 Logic Functioning bit
 (38 15)  (476 351)  (476 351)  LC_7 Logic Functioning bit


LogicTile_10_21

 (25 0)  (517 336)  (517 336)  routing T_10_21.sp4_h_r_10 <X> T_10_21.lc_trk_g0_2
 (26 0)  (518 336)  (518 336)  routing T_10_21.lc_trk_g0_6 <X> T_10_21.wire_logic_cluster/lc_0/in_0
 (29 0)  (521 336)  (521 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (522 336)  (522 336)  routing T_10_21.lc_trk_g0_5 <X> T_10_21.wire_logic_cluster/lc_0/in_1
 (31 0)  (523 336)  (523 336)  routing T_10_21.lc_trk_g0_7 <X> T_10_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 336)  (524 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (528 336)  (528 336)  LC_0 Logic Functioning bit
 (42 0)  (534 336)  (534 336)  LC_0 Logic Functioning bit
 (43 0)  (535 336)  (535 336)  LC_0 Logic Functioning bit
 (48 0)  (540 336)  (540 336)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (8 1)  (500 337)  (500 337)  routing T_10_21.sp4_h_r_1 <X> T_10_21.sp4_v_b_1
 (15 1)  (507 337)  (507 337)  routing T_10_21.bot_op_0 <X> T_10_21.lc_trk_g0_0
 (17 1)  (509 337)  (509 337)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (22 1)  (514 337)  (514 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (515 337)  (515 337)  routing T_10_21.sp4_h_r_10 <X> T_10_21.lc_trk_g0_2
 (24 1)  (516 337)  (516 337)  routing T_10_21.sp4_h_r_10 <X> T_10_21.lc_trk_g0_2
 (26 1)  (518 337)  (518 337)  routing T_10_21.lc_trk_g0_6 <X> T_10_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 337)  (521 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (523 337)  (523 337)  routing T_10_21.lc_trk_g0_7 <X> T_10_21.wire_logic_cluster/lc_0/in_3
 (32 1)  (524 337)  (524 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (527 337)  (527 337)  routing T_10_21.lc_trk_g0_2 <X> T_10_21.input_2_0
 (36 1)  (528 337)  (528 337)  LC_0 Logic Functioning bit
 (37 1)  (529 337)  (529 337)  LC_0 Logic Functioning bit
 (42 1)  (534 337)  (534 337)  LC_0 Logic Functioning bit
 (43 1)  (535 337)  (535 337)  LC_0 Logic Functioning bit
 (52 1)  (544 337)  (544 337)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (0 2)  (492 338)  (492 338)  routing T_10_21.glb_netwk_6 <X> T_10_21.wire_logic_cluster/lc_7/clk
 (1 2)  (493 338)  (493 338)  routing T_10_21.glb_netwk_6 <X> T_10_21.wire_logic_cluster/lc_7/clk
 (2 2)  (494 338)  (494 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (507 338)  (507 338)  routing T_10_21.top_op_5 <X> T_10_21.lc_trk_g0_5
 (17 2)  (509 338)  (509 338)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (22 2)  (514 338)  (514 338)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (516 338)  (516 338)  routing T_10_21.top_op_7 <X> T_10_21.lc_trk_g0_7
 (29 2)  (521 338)  (521 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (523 338)  (523 338)  routing T_10_21.lc_trk_g2_4 <X> T_10_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 338)  (524 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 338)  (525 338)  routing T_10_21.lc_trk_g2_4 <X> T_10_21.wire_logic_cluster/lc_1/in_3
 (41 2)  (533 338)  (533 338)  LC_1 Logic Functioning bit
 (43 2)  (535 338)  (535 338)  LC_1 Logic Functioning bit
 (47 2)  (539 338)  (539 338)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (17 3)  (509 339)  (509 339)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (18 3)  (510 339)  (510 339)  routing T_10_21.top_op_5 <X> T_10_21.lc_trk_g0_5
 (21 3)  (513 339)  (513 339)  routing T_10_21.top_op_7 <X> T_10_21.lc_trk_g0_7
 (22 3)  (514 339)  (514 339)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (516 339)  (516 339)  routing T_10_21.top_op_6 <X> T_10_21.lc_trk_g0_6
 (25 3)  (517 339)  (517 339)  routing T_10_21.top_op_6 <X> T_10_21.lc_trk_g0_6
 (26 3)  (518 339)  (518 339)  routing T_10_21.lc_trk_g3_2 <X> T_10_21.wire_logic_cluster/lc_1/in_0
 (27 3)  (519 339)  (519 339)  routing T_10_21.lc_trk_g3_2 <X> T_10_21.wire_logic_cluster/lc_1/in_0
 (28 3)  (520 339)  (520 339)  routing T_10_21.lc_trk_g3_2 <X> T_10_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 339)  (521 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (37 3)  (529 339)  (529 339)  LC_1 Logic Functioning bit
 (39 3)  (531 339)  (531 339)  LC_1 Logic Functioning bit
 (11 4)  (503 340)  (503 340)  routing T_10_21.sp4_h_r_0 <X> T_10_21.sp4_v_b_5
 (28 4)  (520 340)  (520 340)  routing T_10_21.lc_trk_g2_1 <X> T_10_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 340)  (521 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (523 340)  (523 340)  routing T_10_21.lc_trk_g1_6 <X> T_10_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 340)  (524 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (526 340)  (526 340)  routing T_10_21.lc_trk_g1_6 <X> T_10_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 340)  (528 340)  LC_2 Logic Functioning bit
 (38 4)  (530 340)  (530 340)  LC_2 Logic Functioning bit
 (40 4)  (532 340)  (532 340)  LC_2 Logic Functioning bit
 (42 4)  (534 340)  (534 340)  LC_2 Logic Functioning bit
 (22 5)  (514 341)  (514 341)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (515 341)  (515 341)  routing T_10_21.sp4_v_b_18 <X> T_10_21.lc_trk_g1_2
 (24 5)  (516 341)  (516 341)  routing T_10_21.sp4_v_b_18 <X> T_10_21.lc_trk_g1_2
 (31 5)  (523 341)  (523 341)  routing T_10_21.lc_trk_g1_6 <X> T_10_21.wire_logic_cluster/lc_2/in_3
 (36 5)  (528 341)  (528 341)  LC_2 Logic Functioning bit
 (38 5)  (530 341)  (530 341)  LC_2 Logic Functioning bit
 (40 5)  (532 341)  (532 341)  LC_2 Logic Functioning bit
 (42 5)  (534 341)  (534 341)  LC_2 Logic Functioning bit
 (0 6)  (492 342)  (492 342)  routing T_10_21.glb_netwk_2 <X> T_10_21.glb2local_0
 (1 6)  (493 342)  (493 342)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_2 glb2local_0
 (22 7)  (514 343)  (514 343)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (516 343)  (516 343)  routing T_10_21.bot_op_6 <X> T_10_21.lc_trk_g1_6
 (17 8)  (509 344)  (509 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (17 10)  (509 346)  (509 346)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (510 346)  (510 346)  routing T_10_21.wire_logic_cluster/lc_5/out <X> T_10_21.lc_trk_g2_5
 (29 10)  (521 346)  (521 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 346)  (522 346)  routing T_10_21.lc_trk_g0_4 <X> T_10_21.wire_logic_cluster/lc_5/in_1
 (32 10)  (524 346)  (524 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 346)  (525 346)  routing T_10_21.lc_trk_g3_1 <X> T_10_21.wire_logic_cluster/lc_5/in_3
 (34 10)  (526 346)  (526 346)  routing T_10_21.lc_trk_g3_1 <X> T_10_21.wire_logic_cluster/lc_5/in_3
 (35 10)  (527 346)  (527 346)  routing T_10_21.lc_trk_g2_5 <X> T_10_21.input_2_5
 (42 10)  (534 346)  (534 346)  LC_5 Logic Functioning bit
 (45 10)  (537 346)  (537 346)  LC_5 Logic Functioning bit
 (52 10)  (544 346)  (544 346)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (6 11)  (498 347)  (498 347)  routing T_10_21.sp4_h_r_6 <X> T_10_21.sp4_h_l_43
 (17 11)  (509 347)  (509 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (26 11)  (518 347)  (518 347)  routing T_10_21.lc_trk_g1_2 <X> T_10_21.wire_logic_cluster/lc_5/in_0
 (27 11)  (519 347)  (519 347)  routing T_10_21.lc_trk_g1_2 <X> T_10_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 347)  (521 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (32 11)  (524 347)  (524 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (525 347)  (525 347)  routing T_10_21.lc_trk_g2_5 <X> T_10_21.input_2_5
 (40 11)  (532 347)  (532 347)  LC_5 Logic Functioning bit
 (53 11)  (545 347)  (545 347)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (17 12)  (509 348)  (509 348)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (510 348)  (510 348)  routing T_10_21.bnl_op_1 <X> T_10_21.lc_trk_g3_1
 (25 12)  (517 348)  (517 348)  routing T_10_21.rgt_op_2 <X> T_10_21.lc_trk_g3_2
 (27 12)  (519 348)  (519 348)  routing T_10_21.lc_trk_g3_2 <X> T_10_21.wire_logic_cluster/lc_6/in_1
 (28 12)  (520 348)  (520 348)  routing T_10_21.lc_trk_g3_2 <X> T_10_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 348)  (521 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (523 348)  (523 348)  routing T_10_21.lc_trk_g1_6 <X> T_10_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 348)  (524 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (526 348)  (526 348)  routing T_10_21.lc_trk_g1_6 <X> T_10_21.wire_logic_cluster/lc_6/in_3
 (41 12)  (533 348)  (533 348)  LC_6 Logic Functioning bit
 (43 12)  (535 348)  (535 348)  LC_6 Logic Functioning bit
 (46 12)  (538 348)  (538 348)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (18 13)  (510 349)  (510 349)  routing T_10_21.bnl_op_1 <X> T_10_21.lc_trk_g3_1
 (22 13)  (514 349)  (514 349)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (516 349)  (516 349)  routing T_10_21.rgt_op_2 <X> T_10_21.lc_trk_g3_2
 (30 13)  (522 349)  (522 349)  routing T_10_21.lc_trk_g3_2 <X> T_10_21.wire_logic_cluster/lc_6/in_1
 (31 13)  (523 349)  (523 349)  routing T_10_21.lc_trk_g1_6 <X> T_10_21.wire_logic_cluster/lc_6/in_3
 (41 13)  (533 349)  (533 349)  LC_6 Logic Functioning bit
 (43 13)  (535 349)  (535 349)  LC_6 Logic Functioning bit
 (11 14)  (503 350)  (503 350)  routing T_10_21.sp4_v_b_3 <X> T_10_21.sp4_v_t_46
 (13 14)  (505 350)  (505 350)  routing T_10_21.sp4_v_b_3 <X> T_10_21.sp4_v_t_46
 (8 15)  (500 351)  (500 351)  routing T_10_21.sp4_v_b_7 <X> T_10_21.sp4_v_t_47
 (10 15)  (502 351)  (502 351)  routing T_10_21.sp4_v_b_7 <X> T_10_21.sp4_v_t_47


LogicTile_11_21

 (32 0)  (578 336)  (578 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 336)  (579 336)  routing T_11_21.lc_trk_g2_1 <X> T_11_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (582 336)  (582 336)  LC_0 Logic Functioning bit
 (37 0)  (583 336)  (583 336)  LC_0 Logic Functioning bit
 (38 0)  (584 336)  (584 336)  LC_0 Logic Functioning bit
 (39 0)  (585 336)  (585 336)  LC_0 Logic Functioning bit
 (45 0)  (591 336)  (591 336)  LC_0 Logic Functioning bit
 (36 1)  (582 337)  (582 337)  LC_0 Logic Functioning bit
 (37 1)  (583 337)  (583 337)  LC_0 Logic Functioning bit
 (38 1)  (584 337)  (584 337)  LC_0 Logic Functioning bit
 (39 1)  (585 337)  (585 337)  LC_0 Logic Functioning bit
 (51 1)  (597 337)  (597 337)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (546 338)  (546 338)  routing T_11_21.glb_netwk_6 <X> T_11_21.wire_logic_cluster/lc_7/clk
 (1 2)  (547 338)  (547 338)  routing T_11_21.glb_netwk_6 <X> T_11_21.wire_logic_cluster/lc_7/clk
 (2 2)  (548 338)  (548 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (550 338)  (550 338)  routing T_11_21.sp4_v_b_4 <X> T_11_21.sp4_v_t_37
 (6 2)  (552 338)  (552 338)  routing T_11_21.sp4_v_b_4 <X> T_11_21.sp4_v_t_37
 (8 3)  (554 339)  (554 339)  routing T_11_21.sp4_h_r_7 <X> T_11_21.sp4_v_t_36
 (9 3)  (555 339)  (555 339)  routing T_11_21.sp4_h_r_7 <X> T_11_21.sp4_v_t_36
 (10 3)  (556 339)  (556 339)  routing T_11_21.sp4_h_r_7 <X> T_11_21.sp4_v_t_36
 (11 4)  (557 340)  (557 340)  routing T_11_21.sp4_v_t_44 <X> T_11_21.sp4_v_b_5
 (13 4)  (559 340)  (559 340)  routing T_11_21.sp4_v_t_44 <X> T_11_21.sp4_v_b_5
 (27 4)  (573 340)  (573 340)  routing T_11_21.lc_trk_g3_2 <X> T_11_21.wire_logic_cluster/lc_2/in_1
 (28 4)  (574 340)  (574 340)  routing T_11_21.lc_trk_g3_2 <X> T_11_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 340)  (575 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (578 340)  (578 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 340)  (579 340)  routing T_11_21.lc_trk_g3_0 <X> T_11_21.wire_logic_cluster/lc_2/in_3
 (34 4)  (580 340)  (580 340)  routing T_11_21.lc_trk_g3_0 <X> T_11_21.wire_logic_cluster/lc_2/in_3
 (35 4)  (581 340)  (581 340)  routing T_11_21.lc_trk_g2_6 <X> T_11_21.input_2_2
 (37 4)  (583 340)  (583 340)  LC_2 Logic Functioning bit
 (53 4)  (599 340)  (599 340)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (27 5)  (573 341)  (573 341)  routing T_11_21.lc_trk_g3_1 <X> T_11_21.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 341)  (574 341)  routing T_11_21.lc_trk_g3_1 <X> T_11_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 341)  (575 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 341)  (576 341)  routing T_11_21.lc_trk_g3_2 <X> T_11_21.wire_logic_cluster/lc_2/in_1
 (32 5)  (578 341)  (578 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (579 341)  (579 341)  routing T_11_21.lc_trk_g2_6 <X> T_11_21.input_2_2
 (35 5)  (581 341)  (581 341)  routing T_11_21.lc_trk_g2_6 <X> T_11_21.input_2_2
 (36 5)  (582 341)  (582 341)  LC_2 Logic Functioning bit
 (43 5)  (589 341)  (589 341)  LC_2 Logic Functioning bit
 (47 5)  (593 341)  (593 341)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (4 6)  (550 342)  (550 342)  routing T_11_21.sp4_h_r_3 <X> T_11_21.sp4_v_t_38
 (5 7)  (551 343)  (551 343)  routing T_11_21.sp4_h_r_3 <X> T_11_21.sp4_v_t_38
 (6 7)  (552 343)  (552 343)  routing T_11_21.sp4_h_r_3 <X> T_11_21.sp4_h_l_38
 (16 8)  (562 344)  (562 344)  routing T_11_21.sp4_v_b_33 <X> T_11_21.lc_trk_g2_1
 (17 8)  (563 344)  (563 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (564 344)  (564 344)  routing T_11_21.sp4_v_b_33 <X> T_11_21.lc_trk_g2_1
 (18 9)  (564 345)  (564 345)  routing T_11_21.sp4_v_b_33 <X> T_11_21.lc_trk_g2_1
 (22 11)  (568 347)  (568 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (569 347)  (569 347)  routing T_11_21.sp4_h_r_30 <X> T_11_21.lc_trk_g2_6
 (24 11)  (570 347)  (570 347)  routing T_11_21.sp4_h_r_30 <X> T_11_21.lc_trk_g2_6
 (25 11)  (571 347)  (571 347)  routing T_11_21.sp4_h_r_30 <X> T_11_21.lc_trk_g2_6
 (3 12)  (549 348)  (549 348)  routing T_11_21.sp12_v_t_22 <X> T_11_21.sp12_h_r_1
 (17 12)  (563 348)  (563 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (14 13)  (560 349)  (560 349)  routing T_11_21.sp4_r_v_b_40 <X> T_11_21.lc_trk_g3_0
 (17 13)  (563 349)  (563 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (18 13)  (564 349)  (564 349)  routing T_11_21.sp4_r_v_b_41 <X> T_11_21.lc_trk_g3_1
 (22 13)  (568 349)  (568 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (571 349)  (571 349)  routing T_11_21.sp4_r_v_b_42 <X> T_11_21.lc_trk_g3_2
 (11 14)  (557 350)  (557 350)  routing T_11_21.sp4_h_r_5 <X> T_11_21.sp4_v_t_46
 (13 14)  (559 350)  (559 350)  routing T_11_21.sp4_h_r_5 <X> T_11_21.sp4_v_t_46
 (12 15)  (558 351)  (558 351)  routing T_11_21.sp4_h_r_5 <X> T_11_21.sp4_v_t_46


LogicTile_12_21

 (12 0)  (612 336)  (612 336)  routing T_12_21.sp4_v_t_39 <X> T_12_21.sp4_h_r_2
 (15 1)  (615 337)  (615 337)  routing T_12_21.bot_op_0 <X> T_12_21.lc_trk_g0_0
 (17 1)  (617 337)  (617 337)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (22 1)  (622 337)  (622 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (623 337)  (623 337)  routing T_12_21.sp4_h_r_2 <X> T_12_21.lc_trk_g0_2
 (24 1)  (624 337)  (624 337)  routing T_12_21.sp4_h_r_2 <X> T_12_21.lc_trk_g0_2
 (25 1)  (625 337)  (625 337)  routing T_12_21.sp4_h_r_2 <X> T_12_21.lc_trk_g0_2
 (0 2)  (600 338)  (600 338)  routing T_12_21.glb_netwk_6 <X> T_12_21.wire_logic_cluster/lc_7/clk
 (1 2)  (601 338)  (601 338)  routing T_12_21.glb_netwk_6 <X> T_12_21.wire_logic_cluster/lc_7/clk
 (2 2)  (602 338)  (602 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (605 338)  (605 338)  routing T_12_21.sp4_h_r_9 <X> T_12_21.sp4_h_l_37
 (14 2)  (614 338)  (614 338)  routing T_12_21.sp4_v_b_4 <X> T_12_21.lc_trk_g0_4
 (28 2)  (628 338)  (628 338)  routing T_12_21.lc_trk_g2_4 <X> T_12_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 338)  (629 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 338)  (630 338)  routing T_12_21.lc_trk_g2_4 <X> T_12_21.wire_logic_cluster/lc_1/in_1
 (32 2)  (632 338)  (632 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (636 338)  (636 338)  LC_1 Logic Functioning bit
 (38 2)  (638 338)  (638 338)  LC_1 Logic Functioning bit
 (4 3)  (604 339)  (604 339)  routing T_12_21.sp4_h_r_9 <X> T_12_21.sp4_h_l_37
 (11 3)  (611 339)  (611 339)  routing T_12_21.sp4_h_r_6 <X> T_12_21.sp4_h_l_39
 (13 3)  (613 339)  (613 339)  routing T_12_21.sp4_h_r_6 <X> T_12_21.sp4_h_l_39
 (16 3)  (616 339)  (616 339)  routing T_12_21.sp4_v_b_4 <X> T_12_21.lc_trk_g0_4
 (17 3)  (617 339)  (617 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (31 3)  (631 339)  (631 339)  routing T_12_21.lc_trk_g0_2 <X> T_12_21.wire_logic_cluster/lc_1/in_3
 (36 3)  (636 339)  (636 339)  LC_1 Logic Functioning bit
 (38 3)  (638 339)  (638 339)  LC_1 Logic Functioning bit
 (51 3)  (651 339)  (651 339)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (25 4)  (625 340)  (625 340)  routing T_12_21.lft_op_2 <X> T_12_21.lc_trk_g1_2
 (22 5)  (622 341)  (622 341)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (624 341)  (624 341)  routing T_12_21.lft_op_2 <X> T_12_21.lc_trk_g1_2
 (15 6)  (615 342)  (615 342)  routing T_12_21.bot_op_5 <X> T_12_21.lc_trk_g1_5
 (17 6)  (617 342)  (617 342)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (31 6)  (631 342)  (631 342)  routing T_12_21.lc_trk_g0_4 <X> T_12_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 342)  (632 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (636 342)  (636 342)  LC_3 Logic Functioning bit
 (37 6)  (637 342)  (637 342)  LC_3 Logic Functioning bit
 (38 6)  (638 342)  (638 342)  LC_3 Logic Functioning bit
 (39 6)  (639 342)  (639 342)  LC_3 Logic Functioning bit
 (45 6)  (645 342)  (645 342)  LC_3 Logic Functioning bit
 (53 6)  (653 342)  (653 342)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (36 7)  (636 343)  (636 343)  LC_3 Logic Functioning bit
 (37 7)  (637 343)  (637 343)  LC_3 Logic Functioning bit
 (38 7)  (638 343)  (638 343)  LC_3 Logic Functioning bit
 (39 7)  (639 343)  (639 343)  LC_3 Logic Functioning bit
 (22 8)  (622 344)  (622 344)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (31 10)  (631 346)  (631 346)  routing T_12_21.lc_trk_g1_5 <X> T_12_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 346)  (632 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (634 346)  (634 346)  routing T_12_21.lc_trk_g1_5 <X> T_12_21.wire_logic_cluster/lc_5/in_3
 (37 10)  (637 346)  (637 346)  LC_5 Logic Functioning bit
 (42 10)  (642 346)  (642 346)  LC_5 Logic Functioning bit
 (43 10)  (643 346)  (643 346)  LC_5 Logic Functioning bit
 (48 10)  (648 346)  (648 346)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (17 11)  (617 347)  (617 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (26 11)  (626 347)  (626 347)  routing T_12_21.lc_trk_g2_3 <X> T_12_21.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 347)  (628 347)  routing T_12_21.lc_trk_g2_3 <X> T_12_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 347)  (629 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (32 11)  (632 347)  (632 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (634 347)  (634 347)  routing T_12_21.lc_trk_g1_2 <X> T_12_21.input_2_5
 (35 11)  (635 347)  (635 347)  routing T_12_21.lc_trk_g1_2 <X> T_12_21.input_2_5
 (36 11)  (636 347)  (636 347)  LC_5 Logic Functioning bit
 (42 11)  (642 347)  (642 347)  LC_5 Logic Functioning bit
 (43 11)  (643 347)  (643 347)  LC_5 Logic Functioning bit
 (29 14)  (629 350)  (629 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (36 14)  (636 350)  (636 350)  LC_7 Logic Functioning bit
 (38 14)  (638 350)  (638 350)  LC_7 Logic Functioning bit
 (41 14)  (641 350)  (641 350)  LC_7 Logic Functioning bit
 (43 14)  (643 350)  (643 350)  LC_7 Logic Functioning bit
 (46 14)  (646 350)  (646 350)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (26 15)  (626 351)  (626 351)  routing T_12_21.lc_trk_g1_2 <X> T_12_21.wire_logic_cluster/lc_7/in_0
 (27 15)  (627 351)  (627 351)  routing T_12_21.lc_trk_g1_2 <X> T_12_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 351)  (629 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0


LogicTile_13_21

 (22 0)  (676 336)  (676 336)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (677 336)  (677 336)  routing T_13_21.sp4_h_r_3 <X> T_13_21.lc_trk_g0_3
 (24 0)  (678 336)  (678 336)  routing T_13_21.sp4_h_r_3 <X> T_13_21.lc_trk_g0_3
 (25 0)  (679 336)  (679 336)  routing T_13_21.sp4_h_r_10 <X> T_13_21.lc_trk_g0_2
 (26 0)  (680 336)  (680 336)  routing T_13_21.lc_trk_g0_4 <X> T_13_21.wire_logic_cluster/lc_0/in_0
 (29 0)  (683 336)  (683 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (36 0)  (690 336)  (690 336)  LC_0 Logic Functioning bit
 (38 0)  (692 336)  (692 336)  LC_0 Logic Functioning bit
 (41 0)  (695 336)  (695 336)  LC_0 Logic Functioning bit
 (43 0)  (697 336)  (697 336)  LC_0 Logic Functioning bit
 (21 1)  (675 337)  (675 337)  routing T_13_21.sp4_h_r_3 <X> T_13_21.lc_trk_g0_3
 (22 1)  (676 337)  (676 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (677 337)  (677 337)  routing T_13_21.sp4_h_r_10 <X> T_13_21.lc_trk_g0_2
 (24 1)  (678 337)  (678 337)  routing T_13_21.sp4_h_r_10 <X> T_13_21.lc_trk_g0_2
 (29 1)  (683 337)  (683 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 337)  (684 337)  routing T_13_21.lc_trk_g0_3 <X> T_13_21.wire_logic_cluster/lc_0/in_1
 (53 1)  (707 337)  (707 337)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (654 338)  (654 338)  routing T_13_21.glb_netwk_6 <X> T_13_21.wire_logic_cluster/lc_7/clk
 (1 2)  (655 338)  (655 338)  routing T_13_21.glb_netwk_6 <X> T_13_21.wire_logic_cluster/lc_7/clk
 (2 2)  (656 338)  (656 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (668 338)  (668 338)  routing T_13_21.sp4_v_t_1 <X> T_13_21.lc_trk_g0_4
 (6 3)  (660 339)  (660 339)  routing T_13_21.sp4_h_r_0 <X> T_13_21.sp4_h_l_37
 (14 3)  (668 339)  (668 339)  routing T_13_21.sp4_v_t_1 <X> T_13_21.lc_trk_g0_4
 (16 3)  (670 339)  (670 339)  routing T_13_21.sp4_v_t_1 <X> T_13_21.lc_trk_g0_4
 (17 3)  (671 339)  (671 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (6 4)  (660 340)  (660 340)  routing T_13_21.sp4_h_r_10 <X> T_13_21.sp4_v_b_3
 (8 4)  (662 340)  (662 340)  routing T_13_21.sp4_h_l_41 <X> T_13_21.sp4_h_r_4
 (6 5)  (660 341)  (660 341)  routing T_13_21.sp4_h_l_38 <X> T_13_21.sp4_h_r_3
 (15 5)  (669 341)  (669 341)  routing T_13_21.sp4_v_t_5 <X> T_13_21.lc_trk_g1_0
 (16 5)  (670 341)  (670 341)  routing T_13_21.sp4_v_t_5 <X> T_13_21.lc_trk_g1_0
 (17 5)  (671 341)  (671 341)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (14 7)  (668 343)  (668 343)  routing T_13_21.sp4_h_r_4 <X> T_13_21.lc_trk_g1_4
 (15 7)  (669 343)  (669 343)  routing T_13_21.sp4_h_r_4 <X> T_13_21.lc_trk_g1_4
 (16 7)  (670 343)  (670 343)  routing T_13_21.sp4_h_r_4 <X> T_13_21.lc_trk_g1_4
 (17 7)  (671 343)  (671 343)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (21 8)  (675 344)  (675 344)  routing T_13_21.sp4_h_r_35 <X> T_13_21.lc_trk_g2_3
 (22 8)  (676 344)  (676 344)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (677 344)  (677 344)  routing T_13_21.sp4_h_r_35 <X> T_13_21.lc_trk_g2_3
 (24 8)  (678 344)  (678 344)  routing T_13_21.sp4_h_r_35 <X> T_13_21.lc_trk_g2_3
 (31 8)  (685 344)  (685 344)  routing T_13_21.lc_trk_g1_4 <X> T_13_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 344)  (686 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (688 344)  (688 344)  routing T_13_21.lc_trk_g1_4 <X> T_13_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 344)  (690 344)  LC_4 Logic Functioning bit
 (37 8)  (691 344)  (691 344)  LC_4 Logic Functioning bit
 (38 8)  (692 344)  (692 344)  LC_4 Logic Functioning bit
 (39 8)  (693 344)  (693 344)  LC_4 Logic Functioning bit
 (45 8)  (699 344)  (699 344)  LC_4 Logic Functioning bit
 (36 9)  (690 345)  (690 345)  LC_4 Logic Functioning bit
 (37 9)  (691 345)  (691 345)  LC_4 Logic Functioning bit
 (38 9)  (692 345)  (692 345)  LC_4 Logic Functioning bit
 (39 9)  (693 345)  (693 345)  LC_4 Logic Functioning bit
 (12 10)  (666 346)  (666 346)  routing T_13_21.sp4_h_r_5 <X> T_13_21.sp4_h_l_45
 (4 11)  (658 347)  (658 347)  routing T_13_21.sp4_h_r_10 <X> T_13_21.sp4_h_l_43
 (6 11)  (660 347)  (660 347)  routing T_13_21.sp4_h_r_10 <X> T_13_21.sp4_h_l_43
 (10 11)  (664 347)  (664 347)  routing T_13_21.sp4_h_l_39 <X> T_13_21.sp4_v_t_42
 (13 11)  (667 347)  (667 347)  routing T_13_21.sp4_h_r_5 <X> T_13_21.sp4_h_l_45
 (22 11)  (676 347)  (676 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (679 347)  (679 347)  routing T_13_21.sp4_r_v_b_38 <X> T_13_21.lc_trk_g2_6
 (12 14)  (666 350)  (666 350)  routing T_13_21.sp4_h_r_8 <X> T_13_21.sp4_h_l_46
 (29 14)  (683 350)  (683 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (685 350)  (685 350)  routing T_13_21.lc_trk_g2_6 <X> T_13_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 350)  (686 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 350)  (687 350)  routing T_13_21.lc_trk_g2_6 <X> T_13_21.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 350)  (690 350)  LC_7 Logic Functioning bit
 (38 14)  (692 350)  (692 350)  LC_7 Logic Functioning bit
 (13 15)  (667 351)  (667 351)  routing T_13_21.sp4_h_r_8 <X> T_13_21.sp4_h_l_46
 (27 15)  (681 351)  (681 351)  routing T_13_21.lc_trk_g1_0 <X> T_13_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 351)  (683 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 351)  (684 351)  routing T_13_21.lc_trk_g0_2 <X> T_13_21.wire_logic_cluster/lc_7/in_1
 (31 15)  (685 351)  (685 351)  routing T_13_21.lc_trk_g2_6 <X> T_13_21.wire_logic_cluster/lc_7/in_3
 (32 15)  (686 351)  (686 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (687 351)  (687 351)  routing T_13_21.lc_trk_g2_3 <X> T_13_21.input_2_7
 (35 15)  (689 351)  (689 351)  routing T_13_21.lc_trk_g2_3 <X> T_13_21.input_2_7


LogicTile_14_21

 (15 0)  (723 336)  (723 336)  routing T_14_21.bot_op_1 <X> T_14_21.lc_trk_g0_1
 (17 0)  (725 336)  (725 336)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (25 0)  (733 336)  (733 336)  routing T_14_21.sp4_v_b_2 <X> T_14_21.lc_trk_g0_2
 (27 0)  (735 336)  (735 336)  routing T_14_21.lc_trk_g1_4 <X> T_14_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 336)  (737 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 336)  (738 336)  routing T_14_21.lc_trk_g1_4 <X> T_14_21.wire_logic_cluster/lc_0/in_1
 (35 0)  (743 336)  (743 336)  routing T_14_21.lc_trk_g0_4 <X> T_14_21.input_2_0
 (44 0)  (752 336)  (752 336)  LC_0 Logic Functioning bit
 (4 1)  (712 337)  (712 337)  routing T_14_21.sp4_v_t_42 <X> T_14_21.sp4_h_r_0
 (22 1)  (730 337)  (730 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (731 337)  (731 337)  routing T_14_21.sp4_v_b_2 <X> T_14_21.lc_trk_g0_2
 (32 1)  (740 337)  (740 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (0 2)  (708 338)  (708 338)  routing T_14_21.glb_netwk_6 <X> T_14_21.wire_logic_cluster/lc_7/clk
 (1 2)  (709 338)  (709 338)  routing T_14_21.glb_netwk_6 <X> T_14_21.wire_logic_cluster/lc_7/clk
 (2 2)  (710 338)  (710 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (713 338)  (713 338)  routing T_14_21.sp4_v_b_0 <X> T_14_21.sp4_h_l_37
 (8 2)  (716 338)  (716 338)  routing T_14_21.sp4_h_r_1 <X> T_14_21.sp4_h_l_36
 (14 2)  (722 338)  (722 338)  routing T_14_21.bnr_op_4 <X> T_14_21.lc_trk_g0_4
 (27 2)  (735 338)  (735 338)  routing T_14_21.lc_trk_g3_1 <X> T_14_21.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 338)  (736 338)  routing T_14_21.lc_trk_g3_1 <X> T_14_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 338)  (737 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 338)  (740 338)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (744 338)  (744 338)  LC_1 Logic Functioning bit
 (39 2)  (747 338)  (747 338)  LC_1 Logic Functioning bit
 (41 2)  (749 338)  (749 338)  LC_1 Logic Functioning bit
 (42 2)  (750 338)  (750 338)  LC_1 Logic Functioning bit
 (44 2)  (752 338)  (752 338)  LC_1 Logic Functioning bit
 (45 2)  (753 338)  (753 338)  LC_1 Logic Functioning bit
 (14 3)  (722 339)  (722 339)  routing T_14_21.bnr_op_4 <X> T_14_21.lc_trk_g0_4
 (17 3)  (725 339)  (725 339)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (32 3)  (740 339)  (740 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (741 339)  (741 339)  routing T_14_21.lc_trk_g3_0 <X> T_14_21.input_2_1
 (34 3)  (742 339)  (742 339)  routing T_14_21.lc_trk_g3_0 <X> T_14_21.input_2_1
 (36 3)  (744 339)  (744 339)  LC_1 Logic Functioning bit
 (39 3)  (747 339)  (747 339)  LC_1 Logic Functioning bit
 (41 3)  (749 339)  (749 339)  LC_1 Logic Functioning bit
 (42 3)  (750 339)  (750 339)  LC_1 Logic Functioning bit
 (48 3)  (756 339)  (756 339)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (51 3)  (759 339)  (759 339)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (1 4)  (709 340)  (709 340)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (21 4)  (729 340)  (729 340)  routing T_14_21.sp4_h_r_19 <X> T_14_21.lc_trk_g1_3
 (22 4)  (730 340)  (730 340)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (731 340)  (731 340)  routing T_14_21.sp4_h_r_19 <X> T_14_21.lc_trk_g1_3
 (24 4)  (732 340)  (732 340)  routing T_14_21.sp4_h_r_19 <X> T_14_21.lc_trk_g1_3
 (29 4)  (737 340)  (737 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 340)  (740 340)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (35 4)  (743 340)  (743 340)  routing T_14_21.lc_trk_g3_7 <X> T_14_21.input_2_2
 (36 4)  (744 340)  (744 340)  LC_2 Logic Functioning bit
 (39 4)  (747 340)  (747 340)  LC_2 Logic Functioning bit
 (41 4)  (749 340)  (749 340)  LC_2 Logic Functioning bit
 (42 4)  (750 340)  (750 340)  LC_2 Logic Functioning bit
 (44 4)  (752 340)  (752 340)  LC_2 Logic Functioning bit
 (45 4)  (753 340)  (753 340)  LC_2 Logic Functioning bit
 (52 4)  (760 340)  (760 340)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (1 5)  (709 341)  (709 341)  routing T_14_21.lc_trk_g0_2 <X> T_14_21.wire_logic_cluster/lc_7/cen
 (21 5)  (729 341)  (729 341)  routing T_14_21.sp4_h_r_19 <X> T_14_21.lc_trk_g1_3
 (22 5)  (730 341)  (730 341)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (731 341)  (731 341)  routing T_14_21.sp4_h_r_2 <X> T_14_21.lc_trk_g1_2
 (24 5)  (732 341)  (732 341)  routing T_14_21.sp4_h_r_2 <X> T_14_21.lc_trk_g1_2
 (25 5)  (733 341)  (733 341)  routing T_14_21.sp4_h_r_2 <X> T_14_21.lc_trk_g1_2
 (32 5)  (740 341)  (740 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (741 341)  (741 341)  routing T_14_21.lc_trk_g3_7 <X> T_14_21.input_2_2
 (34 5)  (742 341)  (742 341)  routing T_14_21.lc_trk_g3_7 <X> T_14_21.input_2_2
 (35 5)  (743 341)  (743 341)  routing T_14_21.lc_trk_g3_7 <X> T_14_21.input_2_2
 (36 5)  (744 341)  (744 341)  LC_2 Logic Functioning bit
 (39 5)  (747 341)  (747 341)  LC_2 Logic Functioning bit
 (41 5)  (749 341)  (749 341)  LC_2 Logic Functioning bit
 (42 5)  (750 341)  (750 341)  LC_2 Logic Functioning bit
 (48 5)  (756 341)  (756 341)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (14 6)  (722 342)  (722 342)  routing T_14_21.bnr_op_4 <X> T_14_21.lc_trk_g1_4
 (21 6)  (729 342)  (729 342)  routing T_14_21.lft_op_7 <X> T_14_21.lc_trk_g1_7
 (22 6)  (730 342)  (730 342)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (732 342)  (732 342)  routing T_14_21.lft_op_7 <X> T_14_21.lc_trk_g1_7
 (27 6)  (735 342)  (735 342)  routing T_14_21.lc_trk_g3_5 <X> T_14_21.wire_logic_cluster/lc_3/in_1
 (28 6)  (736 342)  (736 342)  routing T_14_21.lc_trk_g3_5 <X> T_14_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 342)  (737 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 342)  (738 342)  routing T_14_21.lc_trk_g3_5 <X> T_14_21.wire_logic_cluster/lc_3/in_1
 (32 6)  (740 342)  (740 342)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (744 342)  (744 342)  LC_3 Logic Functioning bit
 (39 6)  (747 342)  (747 342)  LC_3 Logic Functioning bit
 (41 6)  (749 342)  (749 342)  LC_3 Logic Functioning bit
 (42 6)  (750 342)  (750 342)  LC_3 Logic Functioning bit
 (44 6)  (752 342)  (752 342)  LC_3 Logic Functioning bit
 (45 6)  (753 342)  (753 342)  LC_3 Logic Functioning bit
 (14 7)  (722 343)  (722 343)  routing T_14_21.bnr_op_4 <X> T_14_21.lc_trk_g1_4
 (17 7)  (725 343)  (725 343)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (32 7)  (740 343)  (740 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (741 343)  (741 343)  routing T_14_21.lc_trk_g3_2 <X> T_14_21.input_2_3
 (34 7)  (742 343)  (742 343)  routing T_14_21.lc_trk_g3_2 <X> T_14_21.input_2_3
 (35 7)  (743 343)  (743 343)  routing T_14_21.lc_trk_g3_2 <X> T_14_21.input_2_3
 (36 7)  (744 343)  (744 343)  LC_3 Logic Functioning bit
 (39 7)  (747 343)  (747 343)  LC_3 Logic Functioning bit
 (41 7)  (749 343)  (749 343)  LC_3 Logic Functioning bit
 (42 7)  (750 343)  (750 343)  LC_3 Logic Functioning bit
 (47 7)  (755 343)  (755 343)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (2 8)  (710 344)  (710 344)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (10 8)  (718 344)  (718 344)  routing T_14_21.sp4_v_t_39 <X> T_14_21.sp4_h_r_7
 (27 8)  (735 344)  (735 344)  routing T_14_21.lc_trk_g1_2 <X> T_14_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 344)  (737 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (740 344)  (740 344)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (744 344)  (744 344)  LC_4 Logic Functioning bit
 (39 8)  (747 344)  (747 344)  LC_4 Logic Functioning bit
 (41 8)  (749 344)  (749 344)  LC_4 Logic Functioning bit
 (42 8)  (750 344)  (750 344)  LC_4 Logic Functioning bit
 (44 8)  (752 344)  (752 344)  LC_4 Logic Functioning bit
 (45 8)  (753 344)  (753 344)  LC_4 Logic Functioning bit
 (47 8)  (755 344)  (755 344)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (14 9)  (722 345)  (722 345)  routing T_14_21.sp4_h_r_24 <X> T_14_21.lc_trk_g2_0
 (15 9)  (723 345)  (723 345)  routing T_14_21.sp4_h_r_24 <X> T_14_21.lc_trk_g2_0
 (16 9)  (724 345)  (724 345)  routing T_14_21.sp4_h_r_24 <X> T_14_21.lc_trk_g2_0
 (17 9)  (725 345)  (725 345)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (30 9)  (738 345)  (738 345)  routing T_14_21.lc_trk_g1_2 <X> T_14_21.wire_logic_cluster/lc_4/in_1
 (32 9)  (740 345)  (740 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (741 345)  (741 345)  routing T_14_21.lc_trk_g3_3 <X> T_14_21.input_2_4
 (34 9)  (742 345)  (742 345)  routing T_14_21.lc_trk_g3_3 <X> T_14_21.input_2_4
 (35 9)  (743 345)  (743 345)  routing T_14_21.lc_trk_g3_3 <X> T_14_21.input_2_4
 (36 9)  (744 345)  (744 345)  LC_4 Logic Functioning bit
 (39 9)  (747 345)  (747 345)  LC_4 Logic Functioning bit
 (41 9)  (749 345)  (749 345)  LC_4 Logic Functioning bit
 (42 9)  (750 345)  (750 345)  LC_4 Logic Functioning bit
 (47 9)  (755 345)  (755 345)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (3 10)  (711 346)  (711 346)  routing T_14_21.sp12_h_r_1 <X> T_14_21.sp12_h_l_22
 (4 10)  (712 346)  (712 346)  routing T_14_21.sp4_v_b_6 <X> T_14_21.sp4_v_t_43
 (17 10)  (725 346)  (725 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (27 10)  (735 346)  (735 346)  routing T_14_21.lc_trk_g1_7 <X> T_14_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 346)  (737 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 346)  (738 346)  routing T_14_21.lc_trk_g1_7 <X> T_14_21.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 346)  (740 346)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (743 346)  (743 346)  routing T_14_21.lc_trk_g2_5 <X> T_14_21.input_2_5
 (36 10)  (744 346)  (744 346)  LC_5 Logic Functioning bit
 (39 10)  (747 346)  (747 346)  LC_5 Logic Functioning bit
 (41 10)  (749 346)  (749 346)  LC_5 Logic Functioning bit
 (42 10)  (750 346)  (750 346)  LC_5 Logic Functioning bit
 (44 10)  (752 346)  (752 346)  LC_5 Logic Functioning bit
 (45 10)  (753 346)  (753 346)  LC_5 Logic Functioning bit
 (47 10)  (755 346)  (755 346)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (3 11)  (711 347)  (711 347)  routing T_14_21.sp12_h_r_1 <X> T_14_21.sp12_h_l_22
 (18 11)  (726 347)  (726 347)  routing T_14_21.sp4_r_v_b_37 <X> T_14_21.lc_trk_g2_5
 (30 11)  (738 347)  (738 347)  routing T_14_21.lc_trk_g1_7 <X> T_14_21.wire_logic_cluster/lc_5/in_1
 (32 11)  (740 347)  (740 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (741 347)  (741 347)  routing T_14_21.lc_trk_g2_5 <X> T_14_21.input_2_5
 (36 11)  (744 347)  (744 347)  LC_5 Logic Functioning bit
 (39 11)  (747 347)  (747 347)  LC_5 Logic Functioning bit
 (41 11)  (749 347)  (749 347)  LC_5 Logic Functioning bit
 (42 11)  (750 347)  (750 347)  LC_5 Logic Functioning bit
 (47 11)  (755 347)  (755 347)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (15 12)  (723 348)  (723 348)  routing T_14_21.rgt_op_1 <X> T_14_21.lc_trk_g3_1
 (17 12)  (725 348)  (725 348)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (726 348)  (726 348)  routing T_14_21.rgt_op_1 <X> T_14_21.lc_trk_g3_1
 (22 12)  (730 348)  (730 348)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (732 348)  (732 348)  routing T_14_21.tnr_op_3 <X> T_14_21.lc_trk_g3_3
 (27 12)  (735 348)  (735 348)  routing T_14_21.lc_trk_g3_4 <X> T_14_21.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 348)  (736 348)  routing T_14_21.lc_trk_g3_4 <X> T_14_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 348)  (737 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 348)  (738 348)  routing T_14_21.lc_trk_g3_4 <X> T_14_21.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 348)  (740 348)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (744 348)  (744 348)  LC_6 Logic Functioning bit
 (39 12)  (747 348)  (747 348)  LC_6 Logic Functioning bit
 (41 12)  (749 348)  (749 348)  LC_6 Logic Functioning bit
 (42 12)  (750 348)  (750 348)  LC_6 Logic Functioning bit
 (44 12)  (752 348)  (752 348)  LC_6 Logic Functioning bit
 (45 12)  (753 348)  (753 348)  LC_6 Logic Functioning bit
 (47 12)  (755 348)  (755 348)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (15 13)  (723 349)  (723 349)  routing T_14_21.tnr_op_0 <X> T_14_21.lc_trk_g3_0
 (17 13)  (725 349)  (725 349)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (22 13)  (730 349)  (730 349)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (732 349)  (732 349)  routing T_14_21.tnr_op_2 <X> T_14_21.lc_trk_g3_2
 (32 13)  (740 349)  (740 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_0 input_2_6
 (33 13)  (741 349)  (741 349)  routing T_14_21.lc_trk_g2_0 <X> T_14_21.input_2_6
 (36 13)  (744 349)  (744 349)  LC_6 Logic Functioning bit
 (39 13)  (747 349)  (747 349)  LC_6 Logic Functioning bit
 (41 13)  (749 349)  (749 349)  LC_6 Logic Functioning bit
 (42 13)  (750 349)  (750 349)  LC_6 Logic Functioning bit
 (52 13)  (760 349)  (760 349)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (1 14)  (709 350)  (709 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (4 14)  (712 350)  (712 350)  routing T_14_21.sp4_v_b_9 <X> T_14_21.sp4_v_t_44
 (9 14)  (717 350)  (717 350)  routing T_14_21.sp4_v_b_10 <X> T_14_21.sp4_h_l_47
 (14 14)  (722 350)  (722 350)  routing T_14_21.sp4_h_r_36 <X> T_14_21.lc_trk_g3_4
 (16 14)  (724 350)  (724 350)  routing T_14_21.sp4_v_b_37 <X> T_14_21.lc_trk_g3_5
 (17 14)  (725 350)  (725 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (726 350)  (726 350)  routing T_14_21.sp4_v_b_37 <X> T_14_21.lc_trk_g3_5
 (22 14)  (730 350)  (730 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (27 14)  (735 350)  (735 350)  routing T_14_21.lc_trk_g1_3 <X> T_14_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 350)  (737 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (740 350)  (740 350)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (35 14)  (743 350)  (743 350)  routing T_14_21.lc_trk_g3_6 <X> T_14_21.input_2_7
 (36 14)  (744 350)  (744 350)  LC_7 Logic Functioning bit
 (39 14)  (747 350)  (747 350)  LC_7 Logic Functioning bit
 (41 14)  (749 350)  (749 350)  LC_7 Logic Functioning bit
 (42 14)  (750 350)  (750 350)  LC_7 Logic Functioning bit
 (44 14)  (752 350)  (752 350)  LC_7 Logic Functioning bit
 (45 14)  (753 350)  (753 350)  LC_7 Logic Functioning bit
 (52 14)  (760 350)  (760 350)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (0 15)  (708 351)  (708 351)  routing T_14_21.glb_netwk_2 <X> T_14_21.wire_logic_cluster/lc_7/s_r
 (15 15)  (723 351)  (723 351)  routing T_14_21.sp4_h_r_36 <X> T_14_21.lc_trk_g3_4
 (16 15)  (724 351)  (724 351)  routing T_14_21.sp4_h_r_36 <X> T_14_21.lc_trk_g3_4
 (17 15)  (725 351)  (725 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (18 15)  (726 351)  (726 351)  routing T_14_21.sp4_v_b_37 <X> T_14_21.lc_trk_g3_5
 (21 15)  (729 351)  (729 351)  routing T_14_21.sp4_r_v_b_47 <X> T_14_21.lc_trk_g3_7
 (22 15)  (730 351)  (730 351)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (732 351)  (732 351)  routing T_14_21.tnr_op_6 <X> T_14_21.lc_trk_g3_6
 (30 15)  (738 351)  (738 351)  routing T_14_21.lc_trk_g1_3 <X> T_14_21.wire_logic_cluster/lc_7/in_1
 (32 15)  (740 351)  (740 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (741 351)  (741 351)  routing T_14_21.lc_trk_g3_6 <X> T_14_21.input_2_7
 (34 15)  (742 351)  (742 351)  routing T_14_21.lc_trk_g3_6 <X> T_14_21.input_2_7
 (35 15)  (743 351)  (743 351)  routing T_14_21.lc_trk_g3_6 <X> T_14_21.input_2_7
 (36 15)  (744 351)  (744 351)  LC_7 Logic Functioning bit
 (39 15)  (747 351)  (747 351)  LC_7 Logic Functioning bit
 (41 15)  (749 351)  (749 351)  LC_7 Logic Functioning bit
 (42 15)  (750 351)  (750 351)  LC_7 Logic Functioning bit
 (48 15)  (756 351)  (756 351)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_15_21

 (14 0)  (776 336)  (776 336)  routing T_15_21.wire_logic_cluster/lc_0/out <X> T_15_21.lc_trk_g0_0
 (25 0)  (787 336)  (787 336)  routing T_15_21.bnr_op_2 <X> T_15_21.lc_trk_g0_2
 (26 0)  (788 336)  (788 336)  routing T_15_21.lc_trk_g2_6 <X> T_15_21.wire_logic_cluster/lc_0/in_0
 (27 0)  (789 336)  (789 336)  routing T_15_21.lc_trk_g1_0 <X> T_15_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 336)  (791 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (793 336)  (793 336)  routing T_15_21.lc_trk_g2_7 <X> T_15_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 336)  (794 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 336)  (795 336)  routing T_15_21.lc_trk_g2_7 <X> T_15_21.wire_logic_cluster/lc_0/in_3
 (39 0)  (801 336)  (801 336)  LC_0 Logic Functioning bit
 (42 0)  (804 336)  (804 336)  LC_0 Logic Functioning bit
 (45 0)  (807 336)  (807 336)  LC_0 Logic Functioning bit
 (17 1)  (779 337)  (779 337)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (784 337)  (784 337)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (787 337)  (787 337)  routing T_15_21.bnr_op_2 <X> T_15_21.lc_trk_g0_2
 (26 1)  (788 337)  (788 337)  routing T_15_21.lc_trk_g2_6 <X> T_15_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 337)  (790 337)  routing T_15_21.lc_trk_g2_6 <X> T_15_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 337)  (791 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (793 337)  (793 337)  routing T_15_21.lc_trk_g2_7 <X> T_15_21.wire_logic_cluster/lc_0/in_3
 (32 1)  (794 337)  (794 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (47 1)  (809 337)  (809 337)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (762 338)  (762 338)  routing T_15_21.glb_netwk_6 <X> T_15_21.wire_logic_cluster/lc_7/clk
 (1 2)  (763 338)  (763 338)  routing T_15_21.glb_netwk_6 <X> T_15_21.wire_logic_cluster/lc_7/clk
 (2 2)  (764 338)  (764 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (9 2)  (771 338)  (771 338)  routing T_15_21.sp4_h_r_10 <X> T_15_21.sp4_h_l_36
 (10 2)  (772 338)  (772 338)  routing T_15_21.sp4_h_r_10 <X> T_15_21.sp4_h_l_36
 (21 2)  (783 338)  (783 338)  routing T_15_21.wire_logic_cluster/lc_7/out <X> T_15_21.lc_trk_g0_7
 (22 2)  (784 338)  (784 338)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (28 2)  (790 338)  (790 338)  routing T_15_21.lc_trk_g2_2 <X> T_15_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 338)  (791 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (793 338)  (793 338)  routing T_15_21.lc_trk_g0_4 <X> T_15_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 338)  (794 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (798 338)  (798 338)  LC_1 Logic Functioning bit
 (38 2)  (800 338)  (800 338)  LC_1 Logic Functioning bit
 (15 3)  (777 339)  (777 339)  routing T_15_21.bot_op_4 <X> T_15_21.lc_trk_g0_4
 (17 3)  (779 339)  (779 339)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (30 3)  (792 339)  (792 339)  routing T_15_21.lc_trk_g2_2 <X> T_15_21.wire_logic_cluster/lc_1/in_1
 (36 3)  (798 339)  (798 339)  LC_1 Logic Functioning bit
 (38 3)  (800 339)  (800 339)  LC_1 Logic Functioning bit
 (21 4)  (783 340)  (783 340)  routing T_15_21.wire_logic_cluster/lc_3/out <X> T_15_21.lc_trk_g1_3
 (22 4)  (784 340)  (784 340)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (29 4)  (791 340)  (791 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 340)  (792 340)  routing T_15_21.lc_trk_g0_7 <X> T_15_21.wire_logic_cluster/lc_2/in_1
 (31 4)  (793 340)  (793 340)  routing T_15_21.lc_trk_g2_7 <X> T_15_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 340)  (794 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 340)  (795 340)  routing T_15_21.lc_trk_g2_7 <X> T_15_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 340)  (798 340)  LC_2 Logic Functioning bit
 (38 4)  (800 340)  (800 340)  LC_2 Logic Functioning bit
 (17 5)  (779 341)  (779 341)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (29 5)  (791 341)  (791 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 341)  (792 341)  routing T_15_21.lc_trk_g0_7 <X> T_15_21.wire_logic_cluster/lc_2/in_1
 (31 5)  (793 341)  (793 341)  routing T_15_21.lc_trk_g2_7 <X> T_15_21.wire_logic_cluster/lc_2/in_3
 (14 6)  (776 342)  (776 342)  routing T_15_21.wire_logic_cluster/lc_4/out <X> T_15_21.lc_trk_g1_4
 (25 6)  (787 342)  (787 342)  routing T_15_21.wire_logic_cluster/lc_6/out <X> T_15_21.lc_trk_g1_6
 (27 6)  (789 342)  (789 342)  routing T_15_21.lc_trk_g1_3 <X> T_15_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 342)  (791 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 342)  (794 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (37 6)  (799 342)  (799 342)  LC_3 Logic Functioning bit
 (38 6)  (800 342)  (800 342)  LC_3 Logic Functioning bit
 (45 6)  (807 342)  (807 342)  LC_3 Logic Functioning bit
 (50 6)  (812 342)  (812 342)  Cascade bit: LH_LC03_inmux02_5

 (53 6)  (815 342)  (815 342)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (8 7)  (770 343)  (770 343)  routing T_15_21.sp4_h_r_4 <X> T_15_21.sp4_v_t_41
 (9 7)  (771 343)  (771 343)  routing T_15_21.sp4_h_r_4 <X> T_15_21.sp4_v_t_41
 (17 7)  (779 343)  (779 343)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (784 343)  (784 343)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (792 343)  (792 343)  routing T_15_21.lc_trk_g1_3 <X> T_15_21.wire_logic_cluster/lc_3/in_1
 (31 7)  (793 343)  (793 343)  routing T_15_21.lc_trk_g0_2 <X> T_15_21.wire_logic_cluster/lc_3/in_3
 (37 7)  (799 343)  (799 343)  LC_3 Logic Functioning bit
 (38 7)  (800 343)  (800 343)  LC_3 Logic Functioning bit
 (27 8)  (789 344)  (789 344)  routing T_15_21.lc_trk_g1_4 <X> T_15_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 344)  (791 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 344)  (792 344)  routing T_15_21.lc_trk_g1_4 <X> T_15_21.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 344)  (794 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 344)  (795 344)  routing T_15_21.lc_trk_g3_2 <X> T_15_21.wire_logic_cluster/lc_4/in_3
 (34 8)  (796 344)  (796 344)  routing T_15_21.lc_trk_g3_2 <X> T_15_21.wire_logic_cluster/lc_4/in_3
 (38 8)  (800 344)  (800 344)  LC_4 Logic Functioning bit
 (41 8)  (803 344)  (803 344)  LC_4 Logic Functioning bit
 (43 8)  (805 344)  (805 344)  LC_4 Logic Functioning bit
 (45 8)  (807 344)  (807 344)  LC_4 Logic Functioning bit
 (46 8)  (808 344)  (808 344)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (22 9)  (784 345)  (784 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (785 345)  (785 345)  routing T_15_21.sp4_v_b_42 <X> T_15_21.lc_trk_g2_2
 (24 9)  (786 345)  (786 345)  routing T_15_21.sp4_v_b_42 <X> T_15_21.lc_trk_g2_2
 (26 9)  (788 345)  (788 345)  routing T_15_21.lc_trk_g0_2 <X> T_15_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 345)  (791 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (793 345)  (793 345)  routing T_15_21.lc_trk_g3_2 <X> T_15_21.wire_logic_cluster/lc_4/in_3
 (32 9)  (794 345)  (794 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (796 345)  (796 345)  routing T_15_21.lc_trk_g1_3 <X> T_15_21.input_2_4
 (35 9)  (797 345)  (797 345)  routing T_15_21.lc_trk_g1_3 <X> T_15_21.input_2_4
 (37 9)  (799 345)  (799 345)  LC_4 Logic Functioning bit
 (21 10)  (783 346)  (783 346)  routing T_15_21.rgt_op_7 <X> T_15_21.lc_trk_g2_7
 (22 10)  (784 346)  (784 346)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (786 346)  (786 346)  routing T_15_21.rgt_op_7 <X> T_15_21.lc_trk_g2_7
 (26 10)  (788 346)  (788 346)  routing T_15_21.lc_trk_g2_7 <X> T_15_21.wire_logic_cluster/lc_5/in_0
 (29 10)  (791 346)  (791 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (794 346)  (794 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 346)  (796 346)  routing T_15_21.lc_trk_g1_3 <X> T_15_21.wire_logic_cluster/lc_5/in_3
 (35 10)  (797 346)  (797 346)  routing T_15_21.lc_trk_g0_7 <X> T_15_21.input_2_5
 (36 10)  (798 346)  (798 346)  LC_5 Logic Functioning bit
 (22 11)  (784 347)  (784 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (787 347)  (787 347)  routing T_15_21.sp4_r_v_b_38 <X> T_15_21.lc_trk_g2_6
 (26 11)  (788 347)  (788 347)  routing T_15_21.lc_trk_g2_7 <X> T_15_21.wire_logic_cluster/lc_5/in_0
 (28 11)  (790 347)  (790 347)  routing T_15_21.lc_trk_g2_7 <X> T_15_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 347)  (791 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (793 347)  (793 347)  routing T_15_21.lc_trk_g1_3 <X> T_15_21.wire_logic_cluster/lc_5/in_3
 (32 11)  (794 347)  (794 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (797 347)  (797 347)  routing T_15_21.lc_trk_g0_7 <X> T_15_21.input_2_5
 (25 12)  (787 348)  (787 348)  routing T_15_21.wire_logic_cluster/lc_2/out <X> T_15_21.lc_trk_g3_2
 (27 12)  (789 348)  (789 348)  routing T_15_21.lc_trk_g1_6 <X> T_15_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 348)  (791 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 348)  (792 348)  routing T_15_21.lc_trk_g1_6 <X> T_15_21.wire_logic_cluster/lc_6/in_1
 (31 12)  (793 348)  (793 348)  routing T_15_21.lc_trk_g1_4 <X> T_15_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 348)  (794 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (796 348)  (796 348)  routing T_15_21.lc_trk_g1_4 <X> T_15_21.wire_logic_cluster/lc_6/in_3
 (38 12)  (800 348)  (800 348)  LC_6 Logic Functioning bit
 (41 12)  (803 348)  (803 348)  LC_6 Logic Functioning bit
 (43 12)  (805 348)  (805 348)  LC_6 Logic Functioning bit
 (45 12)  (807 348)  (807 348)  LC_6 Logic Functioning bit
 (50 12)  (812 348)  (812 348)  Cascade bit: LH_LC06_inmux02_5

 (22 13)  (784 349)  (784 349)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (788 349)  (788 349)  routing T_15_21.lc_trk_g0_2 <X> T_15_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 349)  (791 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 349)  (792 349)  routing T_15_21.lc_trk_g1_6 <X> T_15_21.wire_logic_cluster/lc_6/in_1
 (37 13)  (799 349)  (799 349)  LC_6 Logic Functioning bit
 (47 13)  (809 349)  (809 349)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (12 14)  (774 350)  (774 350)  routing T_15_21.sp4_v_t_40 <X> T_15_21.sp4_h_l_46
 (26 14)  (788 350)  (788 350)  routing T_15_21.lc_trk_g2_7 <X> T_15_21.wire_logic_cluster/lc_7/in_0
 (29 14)  (791 350)  (791 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (794 350)  (794 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (35 14)  (797 350)  (797 350)  routing T_15_21.lc_trk_g0_7 <X> T_15_21.input_2_7
 (37 14)  (799 350)  (799 350)  LC_7 Logic Functioning bit
 (38 14)  (800 350)  (800 350)  LC_7 Logic Functioning bit
 (45 14)  (807 350)  (807 350)  LC_7 Logic Functioning bit
 (11 15)  (773 351)  (773 351)  routing T_15_21.sp4_v_t_40 <X> T_15_21.sp4_h_l_46
 (13 15)  (775 351)  (775 351)  routing T_15_21.sp4_v_t_40 <X> T_15_21.sp4_h_l_46
 (26 15)  (788 351)  (788 351)  routing T_15_21.lc_trk_g2_7 <X> T_15_21.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 351)  (790 351)  routing T_15_21.lc_trk_g2_7 <X> T_15_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 351)  (791 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (793 351)  (793 351)  routing T_15_21.lc_trk_g0_2 <X> T_15_21.wire_logic_cluster/lc_7/in_3
 (32 15)  (794 351)  (794 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (797 351)  (797 351)  routing T_15_21.lc_trk_g0_7 <X> T_15_21.input_2_7
 (36 15)  (798 351)  (798 351)  LC_7 Logic Functioning bit
 (37 15)  (799 351)  (799 351)  LC_7 Logic Functioning bit
 (52 15)  (814 351)  (814 351)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_16_21

 (5 0)  (821 336)  (821 336)  routing T_16_21.sp4_v_b_0 <X> T_16_21.sp4_h_r_0
 (11 0)  (827 336)  (827 336)  routing T_16_21.sp4_v_t_46 <X> T_16_21.sp4_v_b_2
 (15 0)  (831 336)  (831 336)  routing T_16_21.top_op_1 <X> T_16_21.lc_trk_g0_1
 (17 0)  (833 336)  (833 336)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (6 1)  (822 337)  (822 337)  routing T_16_21.sp4_v_b_0 <X> T_16_21.sp4_h_r_0
 (12 1)  (828 337)  (828 337)  routing T_16_21.sp4_v_t_46 <X> T_16_21.sp4_v_b_2
 (18 1)  (834 337)  (834 337)  routing T_16_21.top_op_1 <X> T_16_21.lc_trk_g0_1
 (22 1)  (838 337)  (838 337)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (840 337)  (840 337)  routing T_16_21.top_op_2 <X> T_16_21.lc_trk_g0_2
 (25 1)  (841 337)  (841 337)  routing T_16_21.top_op_2 <X> T_16_21.lc_trk_g0_2
 (0 2)  (816 338)  (816 338)  routing T_16_21.glb_netwk_6 <X> T_16_21.wire_logic_cluster/lc_7/clk
 (1 2)  (817 338)  (817 338)  routing T_16_21.glb_netwk_6 <X> T_16_21.wire_logic_cluster/lc_7/clk
 (2 2)  (818 338)  (818 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (821 338)  (821 338)  routing T_16_21.sp4_v_t_43 <X> T_16_21.sp4_h_l_37
 (14 2)  (830 338)  (830 338)  routing T_16_21.wire_logic_cluster/lc_4/out <X> T_16_21.lc_trk_g0_4
 (16 2)  (832 338)  (832 338)  routing T_16_21.sp12_h_r_13 <X> T_16_21.lc_trk_g0_5
 (17 2)  (833 338)  (833 338)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_13 lc_trk_g0_5
 (29 2)  (845 338)  (845 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (847 338)  (847 338)  routing T_16_21.lc_trk_g0_6 <X> T_16_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 338)  (848 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (41 2)  (857 338)  (857 338)  LC_1 Logic Functioning bit
 (43 2)  (859 338)  (859 338)  LC_1 Logic Functioning bit
 (45 2)  (861 338)  (861 338)  LC_1 Logic Functioning bit
 (4 3)  (820 339)  (820 339)  routing T_16_21.sp4_v_t_43 <X> T_16_21.sp4_h_l_37
 (6 3)  (822 339)  (822 339)  routing T_16_21.sp4_v_t_43 <X> T_16_21.sp4_h_l_37
 (17 3)  (833 339)  (833 339)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (838 339)  (838 339)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (840 339)  (840 339)  routing T_16_21.top_op_6 <X> T_16_21.lc_trk_g0_6
 (25 3)  (841 339)  (841 339)  routing T_16_21.top_op_6 <X> T_16_21.lc_trk_g0_6
 (28 3)  (844 339)  (844 339)  routing T_16_21.lc_trk_g2_1 <X> T_16_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 339)  (845 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (846 339)  (846 339)  routing T_16_21.lc_trk_g0_2 <X> T_16_21.wire_logic_cluster/lc_1/in_1
 (31 3)  (847 339)  (847 339)  routing T_16_21.lc_trk_g0_6 <X> T_16_21.wire_logic_cluster/lc_1/in_3
 (36 3)  (852 339)  (852 339)  LC_1 Logic Functioning bit
 (38 3)  (854 339)  (854 339)  LC_1 Logic Functioning bit
 (51 3)  (867 339)  (867 339)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (3 4)  (819 340)  (819 340)  routing T_16_21.sp12_v_b_0 <X> T_16_21.sp12_h_r_0
 (14 4)  (830 340)  (830 340)  routing T_16_21.sp4_v_b_0 <X> T_16_21.lc_trk_g1_0
 (22 4)  (838 340)  (838 340)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (839 340)  (839 340)  routing T_16_21.sp4_v_b_19 <X> T_16_21.lc_trk_g1_3
 (24 4)  (840 340)  (840 340)  routing T_16_21.sp4_v_b_19 <X> T_16_21.lc_trk_g1_3
 (29 4)  (845 340)  (845 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 340)  (848 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 340)  (849 340)  routing T_16_21.lc_trk_g2_1 <X> T_16_21.wire_logic_cluster/lc_2/in_3
 (40 4)  (856 340)  (856 340)  LC_2 Logic Functioning bit
 (42 4)  (858 340)  (858 340)  LC_2 Logic Functioning bit
 (3 5)  (819 341)  (819 341)  routing T_16_21.sp12_v_b_0 <X> T_16_21.sp12_h_r_0
 (16 5)  (832 341)  (832 341)  routing T_16_21.sp4_v_b_0 <X> T_16_21.lc_trk_g1_0
 (17 5)  (833 341)  (833 341)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_0 lc_trk_g1_0
 (22 5)  (838 341)  (838 341)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (840 341)  (840 341)  routing T_16_21.bot_op_2 <X> T_16_21.lc_trk_g1_2
 (40 5)  (856 341)  (856 341)  LC_2 Logic Functioning bit
 (42 5)  (858 341)  (858 341)  LC_2 Logic Functioning bit
 (6 6)  (822 342)  (822 342)  routing T_16_21.sp4_v_b_0 <X> T_16_21.sp4_v_t_38
 (15 6)  (831 342)  (831 342)  routing T_16_21.sp12_h_r_5 <X> T_16_21.lc_trk_g1_5
 (17 6)  (833 342)  (833 342)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_5 lc_trk_g1_5
 (18 6)  (834 342)  (834 342)  routing T_16_21.sp12_h_r_5 <X> T_16_21.lc_trk_g1_5
 (22 6)  (838 342)  (838 342)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (840 342)  (840 342)  routing T_16_21.bot_op_7 <X> T_16_21.lc_trk_g1_7
 (25 6)  (841 342)  (841 342)  routing T_16_21.wire_logic_cluster/lc_6/out <X> T_16_21.lc_trk_g1_6
 (26 6)  (842 342)  (842 342)  routing T_16_21.lc_trk_g1_6 <X> T_16_21.wire_logic_cluster/lc_3/in_0
 (27 6)  (843 342)  (843 342)  routing T_16_21.lc_trk_g3_3 <X> T_16_21.wire_logic_cluster/lc_3/in_1
 (28 6)  (844 342)  (844 342)  routing T_16_21.lc_trk_g3_3 <X> T_16_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 342)  (845 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (847 342)  (847 342)  routing T_16_21.lc_trk_g2_6 <X> T_16_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 342)  (848 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 342)  (849 342)  routing T_16_21.lc_trk_g2_6 <X> T_16_21.wire_logic_cluster/lc_3/in_3
 (45 6)  (861 342)  (861 342)  LC_3 Logic Functioning bit
 (5 7)  (821 343)  (821 343)  routing T_16_21.sp4_v_b_0 <X> T_16_21.sp4_v_t_38
 (18 7)  (834 343)  (834 343)  routing T_16_21.sp12_h_r_5 <X> T_16_21.lc_trk_g1_5
 (22 7)  (838 343)  (838 343)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (842 343)  (842 343)  routing T_16_21.lc_trk_g1_6 <X> T_16_21.wire_logic_cluster/lc_3/in_0
 (27 7)  (843 343)  (843 343)  routing T_16_21.lc_trk_g1_6 <X> T_16_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 343)  (845 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 343)  (846 343)  routing T_16_21.lc_trk_g3_3 <X> T_16_21.wire_logic_cluster/lc_3/in_1
 (31 7)  (847 343)  (847 343)  routing T_16_21.lc_trk_g2_6 <X> T_16_21.wire_logic_cluster/lc_3/in_3
 (32 7)  (848 343)  (848 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (850 343)  (850 343)  routing T_16_21.lc_trk_g1_0 <X> T_16_21.input_2_3
 (40 7)  (856 343)  (856 343)  LC_3 Logic Functioning bit
 (41 7)  (857 343)  (857 343)  LC_3 Logic Functioning bit
 (48 7)  (864 343)  (864 343)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (12 8)  (828 344)  (828 344)  routing T_16_21.sp4_v_t_45 <X> T_16_21.sp4_h_r_8
 (17 8)  (833 344)  (833 344)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (834 344)  (834 344)  routing T_16_21.wire_logic_cluster/lc_1/out <X> T_16_21.lc_trk_g2_1
 (22 8)  (838 344)  (838 344)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (840 344)  (840 344)  routing T_16_21.tnl_op_3 <X> T_16_21.lc_trk_g2_3
 (27 8)  (843 344)  (843 344)  routing T_16_21.lc_trk_g1_2 <X> T_16_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 344)  (845 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (847 344)  (847 344)  routing T_16_21.lc_trk_g1_6 <X> T_16_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 344)  (848 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (850 344)  (850 344)  routing T_16_21.lc_trk_g1_6 <X> T_16_21.wire_logic_cluster/lc_4/in_3
 (35 8)  (851 344)  (851 344)  routing T_16_21.lc_trk_g0_4 <X> T_16_21.input_2_4
 (38 8)  (854 344)  (854 344)  LC_4 Logic Functioning bit
 (43 8)  (859 344)  (859 344)  LC_4 Logic Functioning bit
 (45 8)  (861 344)  (861 344)  LC_4 Logic Functioning bit
 (14 9)  (830 345)  (830 345)  routing T_16_21.sp4_r_v_b_32 <X> T_16_21.lc_trk_g2_0
 (17 9)  (833 345)  (833 345)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (21 9)  (837 345)  (837 345)  routing T_16_21.tnl_op_3 <X> T_16_21.lc_trk_g2_3
 (26 9)  (842 345)  (842 345)  routing T_16_21.lc_trk_g3_3 <X> T_16_21.wire_logic_cluster/lc_4/in_0
 (27 9)  (843 345)  (843 345)  routing T_16_21.lc_trk_g3_3 <X> T_16_21.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 345)  (844 345)  routing T_16_21.lc_trk_g3_3 <X> T_16_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 345)  (845 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 345)  (846 345)  routing T_16_21.lc_trk_g1_2 <X> T_16_21.wire_logic_cluster/lc_4/in_1
 (31 9)  (847 345)  (847 345)  routing T_16_21.lc_trk_g1_6 <X> T_16_21.wire_logic_cluster/lc_4/in_3
 (32 9)  (848 345)  (848 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (852 345)  (852 345)  LC_4 Logic Functioning bit
 (43 9)  (859 345)  (859 345)  LC_4 Logic Functioning bit
 (47 9)  (863 345)  (863 345)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (25 10)  (841 346)  (841 346)  routing T_16_21.sp4_v_b_38 <X> T_16_21.lc_trk_g2_6
 (27 10)  (843 346)  (843 346)  routing T_16_21.lc_trk_g1_5 <X> T_16_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 346)  (845 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 346)  (846 346)  routing T_16_21.lc_trk_g1_5 <X> T_16_21.wire_logic_cluster/lc_5/in_1
 (32 10)  (848 346)  (848 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 346)  (849 346)  routing T_16_21.lc_trk_g2_0 <X> T_16_21.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 346)  (852 346)  LC_5 Logic Functioning bit
 (38 10)  (854 346)  (854 346)  LC_5 Logic Functioning bit
 (46 10)  (862 346)  (862 346)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (4 11)  (820 347)  (820 347)  routing T_16_21.sp4_v_b_1 <X> T_16_21.sp4_h_l_43
 (22 11)  (838 347)  (838 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (839 347)  (839 347)  routing T_16_21.sp4_v_b_38 <X> T_16_21.lc_trk_g2_6
 (25 11)  (841 347)  (841 347)  routing T_16_21.sp4_v_b_38 <X> T_16_21.lc_trk_g2_6
 (27 11)  (843 347)  (843 347)  routing T_16_21.lc_trk_g3_0 <X> T_16_21.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 347)  (844 347)  routing T_16_21.lc_trk_g3_0 <X> T_16_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 347)  (845 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (32 11)  (848 347)  (848 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (849 347)  (849 347)  routing T_16_21.lc_trk_g2_3 <X> T_16_21.input_2_5
 (35 11)  (851 347)  (851 347)  routing T_16_21.lc_trk_g2_3 <X> T_16_21.input_2_5
 (21 12)  (837 348)  (837 348)  routing T_16_21.wire_logic_cluster/lc_3/out <X> T_16_21.lc_trk_g3_3
 (22 12)  (838 348)  (838 348)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (27 12)  (843 348)  (843 348)  routing T_16_21.lc_trk_g3_4 <X> T_16_21.wire_logic_cluster/lc_6/in_1
 (28 12)  (844 348)  (844 348)  routing T_16_21.lc_trk_g3_4 <X> T_16_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 348)  (845 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 348)  (846 348)  routing T_16_21.lc_trk_g3_4 <X> T_16_21.wire_logic_cluster/lc_6/in_1
 (31 12)  (847 348)  (847 348)  routing T_16_21.lc_trk_g0_5 <X> T_16_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 348)  (848 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (35 12)  (851 348)  (851 348)  routing T_16_21.lc_trk_g1_7 <X> T_16_21.input_2_6
 (38 12)  (854 348)  (854 348)  LC_6 Logic Functioning bit
 (41 12)  (857 348)  (857 348)  LC_6 Logic Functioning bit
 (42 12)  (858 348)  (858 348)  LC_6 Logic Functioning bit
 (43 12)  (859 348)  (859 348)  LC_6 Logic Functioning bit
 (13 13)  (829 349)  (829 349)  routing T_16_21.sp4_v_t_43 <X> T_16_21.sp4_h_r_11
 (14 13)  (830 349)  (830 349)  routing T_16_21.sp4_h_r_24 <X> T_16_21.lc_trk_g3_0
 (15 13)  (831 349)  (831 349)  routing T_16_21.sp4_h_r_24 <X> T_16_21.lc_trk_g3_0
 (16 13)  (832 349)  (832 349)  routing T_16_21.sp4_h_r_24 <X> T_16_21.lc_trk_g3_0
 (17 13)  (833 349)  (833 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (26 13)  (842 349)  (842 349)  routing T_16_21.lc_trk_g1_3 <X> T_16_21.wire_logic_cluster/lc_6/in_0
 (27 13)  (843 349)  (843 349)  routing T_16_21.lc_trk_g1_3 <X> T_16_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 349)  (845 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (32 13)  (848 349)  (848 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (850 349)  (850 349)  routing T_16_21.lc_trk_g1_7 <X> T_16_21.input_2_6
 (35 13)  (851 349)  (851 349)  routing T_16_21.lc_trk_g1_7 <X> T_16_21.input_2_6
 (38 13)  (854 349)  (854 349)  LC_6 Logic Functioning bit
 (39 13)  (855 349)  (855 349)  LC_6 Logic Functioning bit
 (40 13)  (856 349)  (856 349)  LC_6 Logic Functioning bit
 (41 13)  (857 349)  (857 349)  LC_6 Logic Functioning bit
 (42 13)  (858 349)  (858 349)  LC_6 Logic Functioning bit
 (43 13)  (859 349)  (859 349)  LC_6 Logic Functioning bit
 (29 14)  (845 350)  (845 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 350)  (846 350)  routing T_16_21.lc_trk_g0_4 <X> T_16_21.wire_logic_cluster/lc_7/in_1
 (32 14)  (848 350)  (848 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 350)  (849 350)  routing T_16_21.lc_trk_g3_3 <X> T_16_21.wire_logic_cluster/lc_7/in_3
 (34 14)  (850 350)  (850 350)  routing T_16_21.lc_trk_g3_3 <X> T_16_21.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 350)  (852 350)  LC_7 Logic Functioning bit
 (50 14)  (866 350)  (866 350)  Cascade bit: LH_LC07_inmux02_5

 (16 15)  (832 351)  (832 351)  routing T_16_21.sp12_v_b_12 <X> T_16_21.lc_trk_g3_4
 (17 15)  (833 351)  (833 351)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4
 (31 15)  (847 351)  (847 351)  routing T_16_21.lc_trk_g3_3 <X> T_16_21.wire_logic_cluster/lc_7/in_3
 (36 15)  (852 351)  (852 351)  LC_7 Logic Functioning bit


LogicTile_17_21

 (5 0)  (879 336)  (879 336)  routing T_17_21.sp4_v_b_0 <X> T_17_21.sp4_h_r_0
 (6 1)  (880 337)  (880 337)  routing T_17_21.sp4_v_b_0 <X> T_17_21.sp4_h_r_0
 (22 1)  (896 337)  (896 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (897 337)  (897 337)  routing T_17_21.sp4_h_r_2 <X> T_17_21.lc_trk_g0_2
 (24 1)  (898 337)  (898 337)  routing T_17_21.sp4_h_r_2 <X> T_17_21.lc_trk_g0_2
 (25 1)  (899 337)  (899 337)  routing T_17_21.sp4_h_r_2 <X> T_17_21.lc_trk_g0_2
 (3 2)  (877 338)  (877 338)  routing T_17_21.sp12_h_r_0 <X> T_17_21.sp12_h_l_23
 (11 2)  (885 338)  (885 338)  routing T_17_21.sp4_h_l_44 <X> T_17_21.sp4_v_t_39
 (14 2)  (888 338)  (888 338)  routing T_17_21.bnr_op_4 <X> T_17_21.lc_trk_g0_4
 (15 2)  (889 338)  (889 338)  routing T_17_21.sp4_h_r_13 <X> T_17_21.lc_trk_g0_5
 (16 2)  (890 338)  (890 338)  routing T_17_21.sp4_h_r_13 <X> T_17_21.lc_trk_g0_5
 (17 2)  (891 338)  (891 338)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (892 338)  (892 338)  routing T_17_21.sp4_h_r_13 <X> T_17_21.lc_trk_g0_5
 (32 2)  (906 338)  (906 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 338)  (907 338)  routing T_17_21.lc_trk_g2_0 <X> T_17_21.wire_logic_cluster/lc_1/in_3
 (37 2)  (911 338)  (911 338)  LC_1 Logic Functioning bit
 (39 2)  (913 338)  (913 338)  LC_1 Logic Functioning bit
 (41 2)  (915 338)  (915 338)  LC_1 Logic Functioning bit
 (43 2)  (917 338)  (917 338)  LC_1 Logic Functioning bit
 (3 3)  (877 339)  (877 339)  routing T_17_21.sp12_h_r_0 <X> T_17_21.sp12_h_l_23
 (14 3)  (888 339)  (888 339)  routing T_17_21.bnr_op_4 <X> T_17_21.lc_trk_g0_4
 (17 3)  (891 339)  (891 339)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (22 3)  (896 339)  (896 339)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (898 339)  (898 339)  routing T_17_21.bot_op_6 <X> T_17_21.lc_trk_g0_6
 (28 3)  (902 339)  (902 339)  routing T_17_21.lc_trk_g2_1 <X> T_17_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 339)  (903 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (36 3)  (910 339)  (910 339)  LC_1 Logic Functioning bit
 (38 3)  (912 339)  (912 339)  LC_1 Logic Functioning bit
 (40 3)  (914 339)  (914 339)  LC_1 Logic Functioning bit
 (42 3)  (916 339)  (916 339)  LC_1 Logic Functioning bit
 (25 4)  (899 340)  (899 340)  routing T_17_21.sp4_h_l_7 <X> T_17_21.lc_trk_g1_2
 (16 5)  (890 341)  (890 341)  routing T_17_21.sp12_h_r_8 <X> T_17_21.lc_trk_g1_0
 (17 5)  (891 341)  (891 341)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (22 5)  (896 341)  (896 341)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (897 341)  (897 341)  routing T_17_21.sp4_h_l_7 <X> T_17_21.lc_trk_g1_2
 (24 5)  (898 341)  (898 341)  routing T_17_21.sp4_h_l_7 <X> T_17_21.lc_trk_g1_2
 (25 5)  (899 341)  (899 341)  routing T_17_21.sp4_h_l_7 <X> T_17_21.lc_trk_g1_2
 (14 6)  (888 342)  (888 342)  routing T_17_21.sp4_h_l_9 <X> T_17_21.lc_trk_g1_4
 (22 6)  (896 342)  (896 342)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (898 342)  (898 342)  routing T_17_21.bot_op_7 <X> T_17_21.lc_trk_g1_7
 (14 7)  (888 343)  (888 343)  routing T_17_21.sp4_h_l_9 <X> T_17_21.lc_trk_g1_4
 (15 7)  (889 343)  (889 343)  routing T_17_21.sp4_h_l_9 <X> T_17_21.lc_trk_g1_4
 (16 7)  (890 343)  (890 343)  routing T_17_21.sp4_h_l_9 <X> T_17_21.lc_trk_g1_4
 (17 7)  (891 343)  (891 343)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (10 8)  (884 344)  (884 344)  routing T_17_21.sp4_v_t_39 <X> T_17_21.sp4_h_r_7
 (14 8)  (888 344)  (888 344)  routing T_17_21.rgt_op_0 <X> T_17_21.lc_trk_g2_0
 (15 8)  (889 344)  (889 344)  routing T_17_21.rgt_op_1 <X> T_17_21.lc_trk_g2_1
 (17 8)  (891 344)  (891 344)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (892 344)  (892 344)  routing T_17_21.rgt_op_1 <X> T_17_21.lc_trk_g2_1
 (27 8)  (901 344)  (901 344)  routing T_17_21.lc_trk_g1_0 <X> T_17_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 344)  (903 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (906 344)  (906 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (908 344)  (908 344)  routing T_17_21.lc_trk_g1_2 <X> T_17_21.wire_logic_cluster/lc_4/in_3
 (35 8)  (909 344)  (909 344)  routing T_17_21.lc_trk_g0_6 <X> T_17_21.input_2_4
 (36 8)  (910 344)  (910 344)  LC_4 Logic Functioning bit
 (37 8)  (911 344)  (911 344)  LC_4 Logic Functioning bit
 (40 8)  (914 344)  (914 344)  LC_4 Logic Functioning bit
 (41 8)  (915 344)  (915 344)  LC_4 Logic Functioning bit
 (9 9)  (883 345)  (883 345)  routing T_17_21.sp4_v_t_46 <X> T_17_21.sp4_v_b_7
 (10 9)  (884 345)  (884 345)  routing T_17_21.sp4_v_t_46 <X> T_17_21.sp4_v_b_7
 (15 9)  (889 345)  (889 345)  routing T_17_21.rgt_op_0 <X> T_17_21.lc_trk_g2_0
 (17 9)  (891 345)  (891 345)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (22 9)  (896 345)  (896 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (899 345)  (899 345)  routing T_17_21.sp4_r_v_b_34 <X> T_17_21.lc_trk_g2_2
 (26 9)  (900 345)  (900 345)  routing T_17_21.lc_trk_g0_2 <X> T_17_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 345)  (903 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (905 345)  (905 345)  routing T_17_21.lc_trk_g1_2 <X> T_17_21.wire_logic_cluster/lc_4/in_3
 (32 9)  (906 345)  (906 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (909 345)  (909 345)  routing T_17_21.lc_trk_g0_6 <X> T_17_21.input_2_4
 (36 9)  (910 345)  (910 345)  LC_4 Logic Functioning bit
 (39 9)  (913 345)  (913 345)  LC_4 Logic Functioning bit
 (41 9)  (915 345)  (915 345)  LC_4 Logic Functioning bit
 (42 9)  (916 345)  (916 345)  LC_4 Logic Functioning bit
 (5 10)  (879 346)  (879 346)  routing T_17_21.sp4_h_r_3 <X> T_17_21.sp4_h_l_43
 (16 10)  (890 346)  (890 346)  routing T_17_21.sp4_v_t_16 <X> T_17_21.lc_trk_g2_5
 (17 10)  (891 346)  (891 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (892 346)  (892 346)  routing T_17_21.sp4_v_t_16 <X> T_17_21.lc_trk_g2_5
 (26 10)  (900 346)  (900 346)  routing T_17_21.lc_trk_g2_5 <X> T_17_21.wire_logic_cluster/lc_5/in_0
 (27 10)  (901 346)  (901 346)  routing T_17_21.lc_trk_g3_1 <X> T_17_21.wire_logic_cluster/lc_5/in_1
 (28 10)  (902 346)  (902 346)  routing T_17_21.lc_trk_g3_1 <X> T_17_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 346)  (903 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (905 346)  (905 346)  routing T_17_21.lc_trk_g1_7 <X> T_17_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 346)  (906 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (908 346)  (908 346)  routing T_17_21.lc_trk_g1_7 <X> T_17_21.wire_logic_cluster/lc_5/in_3
 (36 10)  (910 346)  (910 346)  LC_5 Logic Functioning bit
 (41 10)  (915 346)  (915 346)  LC_5 Logic Functioning bit
 (50 10)  (924 346)  (924 346)  Cascade bit: LH_LC05_inmux02_5

 (4 11)  (878 347)  (878 347)  routing T_17_21.sp4_h_r_3 <X> T_17_21.sp4_h_l_43
 (28 11)  (902 347)  (902 347)  routing T_17_21.lc_trk_g2_5 <X> T_17_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 347)  (903 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (905 347)  (905 347)  routing T_17_21.lc_trk_g1_7 <X> T_17_21.wire_logic_cluster/lc_5/in_3
 (36 11)  (910 347)  (910 347)  LC_5 Logic Functioning bit
 (41 11)  (915 347)  (915 347)  LC_5 Logic Functioning bit
 (43 11)  (917 347)  (917 347)  LC_5 Logic Functioning bit
 (15 12)  (889 348)  (889 348)  routing T_17_21.sp4_h_r_33 <X> T_17_21.lc_trk_g3_1
 (16 12)  (890 348)  (890 348)  routing T_17_21.sp4_h_r_33 <X> T_17_21.lc_trk_g3_1
 (17 12)  (891 348)  (891 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (892 348)  (892 348)  routing T_17_21.sp4_h_r_33 <X> T_17_21.lc_trk_g3_1
 (31 12)  (905 348)  (905 348)  routing T_17_21.lc_trk_g1_4 <X> T_17_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 348)  (906 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (908 348)  (908 348)  routing T_17_21.lc_trk_g1_4 <X> T_17_21.wire_logic_cluster/lc_6/in_3
 (40 12)  (914 348)  (914 348)  LC_6 Logic Functioning bit
 (41 12)  (915 348)  (915 348)  LC_6 Logic Functioning bit
 (50 12)  (924 348)  (924 348)  Cascade bit: LH_LC06_inmux02_5

 (40 13)  (914 349)  (914 349)  LC_6 Logic Functioning bit
 (41 13)  (915 349)  (915 349)  LC_6 Logic Functioning bit
 (8 14)  (882 350)  (882 350)  routing T_17_21.sp4_h_r_10 <X> T_17_21.sp4_h_l_47
 (26 14)  (900 350)  (900 350)  routing T_17_21.lc_trk_g3_6 <X> T_17_21.wire_logic_cluster/lc_7/in_0
 (28 14)  (902 350)  (902 350)  routing T_17_21.lc_trk_g2_2 <X> T_17_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 350)  (903 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (905 350)  (905 350)  routing T_17_21.lc_trk_g0_4 <X> T_17_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 350)  (906 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (35 14)  (909 350)  (909 350)  routing T_17_21.lc_trk_g0_5 <X> T_17_21.input_2_7
 (40 14)  (914 350)  (914 350)  LC_7 Logic Functioning bit
 (41 14)  (915 350)  (915 350)  LC_7 Logic Functioning bit
 (51 14)  (925 350)  (925 350)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (22 15)  (896 351)  (896 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (899 351)  (899 351)  routing T_17_21.sp4_r_v_b_46 <X> T_17_21.lc_trk_g3_6
 (26 15)  (900 351)  (900 351)  routing T_17_21.lc_trk_g3_6 <X> T_17_21.wire_logic_cluster/lc_7/in_0
 (27 15)  (901 351)  (901 351)  routing T_17_21.lc_trk_g3_6 <X> T_17_21.wire_logic_cluster/lc_7/in_0
 (28 15)  (902 351)  (902 351)  routing T_17_21.lc_trk_g3_6 <X> T_17_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 351)  (903 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (904 351)  (904 351)  routing T_17_21.lc_trk_g2_2 <X> T_17_21.wire_logic_cluster/lc_7/in_1
 (32 15)  (906 351)  (906 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (41 15)  (915 351)  (915 351)  LC_7 Logic Functioning bit


LogicTile_18_21

 (26 0)  (954 336)  (954 336)  routing T_18_21.lc_trk_g2_6 <X> T_18_21.wire_logic_cluster/lc_0/in_0
 (27 0)  (955 336)  (955 336)  routing T_18_21.lc_trk_g1_0 <X> T_18_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 336)  (957 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (959 336)  (959 336)  routing T_18_21.lc_trk_g2_5 <X> T_18_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 336)  (960 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 336)  (961 336)  routing T_18_21.lc_trk_g2_5 <X> T_18_21.wire_logic_cluster/lc_0/in_3
 (41 0)  (969 336)  (969 336)  LC_0 Logic Functioning bit
 (43 0)  (971 336)  (971 336)  LC_0 Logic Functioning bit
 (44 0)  (972 336)  (972 336)  LC_0 Logic Functioning bit
 (45 0)  (973 336)  (973 336)  LC_0 Logic Functioning bit
 (26 1)  (954 337)  (954 337)  routing T_18_21.lc_trk_g2_6 <X> T_18_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 337)  (956 337)  routing T_18_21.lc_trk_g2_6 <X> T_18_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 337)  (957 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (960 337)  (960 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (961 337)  (961 337)  routing T_18_21.lc_trk_g3_1 <X> T_18_21.input_2_0
 (34 1)  (962 337)  (962 337)  routing T_18_21.lc_trk_g3_1 <X> T_18_21.input_2_0
 (36 1)  (964 337)  (964 337)  LC_0 Logic Functioning bit
 (37 1)  (965 337)  (965 337)  LC_0 Logic Functioning bit
 (38 1)  (966 337)  (966 337)  LC_0 Logic Functioning bit
 (39 1)  (967 337)  (967 337)  LC_0 Logic Functioning bit
 (41 1)  (969 337)  (969 337)  LC_0 Logic Functioning bit
 (43 1)  (971 337)  (971 337)  LC_0 Logic Functioning bit
 (0 2)  (928 338)  (928 338)  routing T_18_21.glb_netwk_6 <X> T_18_21.wire_logic_cluster/lc_7/clk
 (1 2)  (929 338)  (929 338)  routing T_18_21.glb_netwk_6 <X> T_18_21.wire_logic_cluster/lc_7/clk
 (2 2)  (930 338)  (930 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (936 338)  (936 338)  routing T_18_21.sp4_h_r_1 <X> T_18_21.sp4_h_l_36
 (26 2)  (954 338)  (954 338)  routing T_18_21.lc_trk_g3_6 <X> T_18_21.wire_logic_cluster/lc_1/in_0
 (27 2)  (955 338)  (955 338)  routing T_18_21.lc_trk_g1_1 <X> T_18_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 338)  (957 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (960 338)  (960 338)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (41 2)  (969 338)  (969 338)  LC_1 Logic Functioning bit
 (43 2)  (971 338)  (971 338)  LC_1 Logic Functioning bit
 (44 2)  (972 338)  (972 338)  LC_1 Logic Functioning bit
 (45 2)  (973 338)  (973 338)  LC_1 Logic Functioning bit
 (8 3)  (936 339)  (936 339)  routing T_18_21.sp4_h_r_1 <X> T_18_21.sp4_v_t_36
 (9 3)  (937 339)  (937 339)  routing T_18_21.sp4_h_r_1 <X> T_18_21.sp4_v_t_36
 (26 3)  (954 339)  (954 339)  routing T_18_21.lc_trk_g3_6 <X> T_18_21.wire_logic_cluster/lc_1/in_0
 (27 3)  (955 339)  (955 339)  routing T_18_21.lc_trk_g3_6 <X> T_18_21.wire_logic_cluster/lc_1/in_0
 (28 3)  (956 339)  (956 339)  routing T_18_21.lc_trk_g3_6 <X> T_18_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 339)  (957 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (36 3)  (964 339)  (964 339)  LC_1 Logic Functioning bit
 (37 3)  (965 339)  (965 339)  LC_1 Logic Functioning bit
 (38 3)  (966 339)  (966 339)  LC_1 Logic Functioning bit
 (39 3)  (967 339)  (967 339)  LC_1 Logic Functioning bit
 (41 3)  (969 339)  (969 339)  LC_1 Logic Functioning bit
 (43 3)  (971 339)  (971 339)  LC_1 Logic Functioning bit
 (48 3)  (976 339)  (976 339)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (4 4)  (932 340)  (932 340)  routing T_18_21.sp4_v_t_38 <X> T_18_21.sp4_v_b_3
 (14 4)  (942 340)  (942 340)  routing T_18_21.wire_logic_cluster/lc_0/out <X> T_18_21.lc_trk_g1_0
 (17 4)  (945 340)  (945 340)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (946 340)  (946 340)  routing T_18_21.wire_logic_cluster/lc_1/out <X> T_18_21.lc_trk_g1_1
 (21 4)  (949 340)  (949 340)  routing T_18_21.wire_logic_cluster/lc_3/out <X> T_18_21.lc_trk_g1_3
 (22 4)  (950 340)  (950 340)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (953 340)  (953 340)  routing T_18_21.wire_logic_cluster/lc_2/out <X> T_18_21.lc_trk_g1_2
 (26 4)  (954 340)  (954 340)  routing T_18_21.lc_trk_g2_6 <X> T_18_21.wire_logic_cluster/lc_2/in_0
 (27 4)  (955 340)  (955 340)  routing T_18_21.lc_trk_g1_2 <X> T_18_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 340)  (957 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (960 340)  (960 340)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (41 4)  (969 340)  (969 340)  LC_2 Logic Functioning bit
 (43 4)  (971 340)  (971 340)  LC_2 Logic Functioning bit
 (44 4)  (972 340)  (972 340)  LC_2 Logic Functioning bit
 (45 4)  (973 340)  (973 340)  LC_2 Logic Functioning bit
 (46 4)  (974 340)  (974 340)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (53 4)  (981 340)  (981 340)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (12 5)  (940 341)  (940 341)  routing T_18_21.sp4_h_r_5 <X> T_18_21.sp4_v_b_5
 (17 5)  (945 341)  (945 341)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (950 341)  (950 341)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (26 5)  (954 341)  (954 341)  routing T_18_21.lc_trk_g2_6 <X> T_18_21.wire_logic_cluster/lc_2/in_0
 (28 5)  (956 341)  (956 341)  routing T_18_21.lc_trk_g2_6 <X> T_18_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 341)  (957 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (958 341)  (958 341)  routing T_18_21.lc_trk_g1_2 <X> T_18_21.wire_logic_cluster/lc_2/in_1
 (36 5)  (964 341)  (964 341)  LC_2 Logic Functioning bit
 (37 5)  (965 341)  (965 341)  LC_2 Logic Functioning bit
 (38 5)  (966 341)  (966 341)  LC_2 Logic Functioning bit
 (39 5)  (967 341)  (967 341)  LC_2 Logic Functioning bit
 (41 5)  (969 341)  (969 341)  LC_2 Logic Functioning bit
 (43 5)  (971 341)  (971 341)  LC_2 Logic Functioning bit
 (48 5)  (976 341)  (976 341)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (51 5)  (979 341)  (979 341)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (26 6)  (954 342)  (954 342)  routing T_18_21.lc_trk_g3_6 <X> T_18_21.wire_logic_cluster/lc_3/in_0
 (27 6)  (955 342)  (955 342)  routing T_18_21.lc_trk_g1_3 <X> T_18_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 342)  (957 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (960 342)  (960 342)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (41 6)  (969 342)  (969 342)  LC_3 Logic Functioning bit
 (43 6)  (971 342)  (971 342)  LC_3 Logic Functioning bit
 (44 6)  (972 342)  (972 342)  LC_3 Logic Functioning bit
 (45 6)  (973 342)  (973 342)  LC_3 Logic Functioning bit
 (46 6)  (974 342)  (974 342)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (52 6)  (980 342)  (980 342)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (17 7)  (945 343)  (945 343)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (26 7)  (954 343)  (954 343)  routing T_18_21.lc_trk_g3_6 <X> T_18_21.wire_logic_cluster/lc_3/in_0
 (27 7)  (955 343)  (955 343)  routing T_18_21.lc_trk_g3_6 <X> T_18_21.wire_logic_cluster/lc_3/in_0
 (28 7)  (956 343)  (956 343)  routing T_18_21.lc_trk_g3_6 <X> T_18_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 343)  (957 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (958 343)  (958 343)  routing T_18_21.lc_trk_g1_3 <X> T_18_21.wire_logic_cluster/lc_3/in_1
 (36 7)  (964 343)  (964 343)  LC_3 Logic Functioning bit
 (37 7)  (965 343)  (965 343)  LC_3 Logic Functioning bit
 (38 7)  (966 343)  (966 343)  LC_3 Logic Functioning bit
 (39 7)  (967 343)  (967 343)  LC_3 Logic Functioning bit
 (41 7)  (969 343)  (969 343)  LC_3 Logic Functioning bit
 (43 7)  (971 343)  (971 343)  LC_3 Logic Functioning bit
 (48 7)  (976 343)  (976 343)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (8 8)  (936 344)  (936 344)  routing T_18_21.sp4_h_l_42 <X> T_18_21.sp4_h_r_7
 (11 8)  (939 344)  (939 344)  routing T_18_21.sp4_h_r_3 <X> T_18_21.sp4_v_b_8
 (27 8)  (955 344)  (955 344)  routing T_18_21.lc_trk_g3_2 <X> T_18_21.wire_logic_cluster/lc_4/in_1
 (28 8)  (956 344)  (956 344)  routing T_18_21.lc_trk_g3_2 <X> T_18_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 344)  (957 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (960 344)  (960 344)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (964 344)  (964 344)  LC_4 Logic Functioning bit
 (37 8)  (965 344)  (965 344)  LC_4 Logic Functioning bit
 (38 8)  (966 344)  (966 344)  LC_4 Logic Functioning bit
 (39 8)  (967 344)  (967 344)  LC_4 Logic Functioning bit
 (44 8)  (972 344)  (972 344)  LC_4 Logic Functioning bit
 (52 8)  (980 344)  (980 344)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (30 9)  (958 345)  (958 345)  routing T_18_21.lc_trk_g3_2 <X> T_18_21.wire_logic_cluster/lc_4/in_1
 (40 9)  (968 345)  (968 345)  LC_4 Logic Functioning bit
 (41 9)  (969 345)  (969 345)  LC_4 Logic Functioning bit
 (42 9)  (970 345)  (970 345)  LC_4 Logic Functioning bit
 (43 9)  (971 345)  (971 345)  LC_4 Logic Functioning bit
 (47 9)  (975 345)  (975 345)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (17 10)  (945 346)  (945 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (28 10)  (956 346)  (956 346)  routing T_18_21.lc_trk_g2_4 <X> T_18_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 346)  (957 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 346)  (958 346)  routing T_18_21.lc_trk_g2_4 <X> T_18_21.wire_logic_cluster/lc_5/in_1
 (32 10)  (960 346)  (960 346)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (964 346)  (964 346)  LC_5 Logic Functioning bit
 (37 10)  (965 346)  (965 346)  LC_5 Logic Functioning bit
 (38 10)  (966 346)  (966 346)  LC_5 Logic Functioning bit
 (39 10)  (967 346)  (967 346)  LC_5 Logic Functioning bit
 (44 10)  (972 346)  (972 346)  LC_5 Logic Functioning bit
 (53 10)  (981 346)  (981 346)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (14 11)  (942 347)  (942 347)  routing T_18_21.sp12_v_b_20 <X> T_18_21.lc_trk_g2_4
 (16 11)  (944 347)  (944 347)  routing T_18_21.sp12_v_b_20 <X> T_18_21.lc_trk_g2_4
 (17 11)  (945 347)  (945 347)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (18 11)  (946 347)  (946 347)  routing T_18_21.sp4_r_v_b_37 <X> T_18_21.lc_trk_g2_5
 (22 11)  (950 347)  (950 347)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_14 lc_trk_g2_6
 (23 11)  (951 347)  (951 347)  routing T_18_21.sp12_v_b_14 <X> T_18_21.lc_trk_g2_6
 (40 11)  (968 347)  (968 347)  LC_5 Logic Functioning bit
 (41 11)  (969 347)  (969 347)  LC_5 Logic Functioning bit
 (42 11)  (970 347)  (970 347)  LC_5 Logic Functioning bit
 (43 11)  (971 347)  (971 347)  LC_5 Logic Functioning bit
 (47 11)  (975 347)  (975 347)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (48 11)  (976 347)  (976 347)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (17 12)  (945 348)  (945 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (27 12)  (955 348)  (955 348)  routing T_18_21.lc_trk_g1_4 <X> T_18_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 348)  (957 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 348)  (958 348)  routing T_18_21.lc_trk_g1_4 <X> T_18_21.wire_logic_cluster/lc_6/in_1
 (32 12)  (960 348)  (960 348)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (964 348)  (964 348)  LC_6 Logic Functioning bit
 (37 12)  (965 348)  (965 348)  LC_6 Logic Functioning bit
 (38 12)  (966 348)  (966 348)  LC_6 Logic Functioning bit
 (39 12)  (967 348)  (967 348)  LC_6 Logic Functioning bit
 (44 12)  (972 348)  (972 348)  LC_6 Logic Functioning bit
 (48 12)  (976 348)  (976 348)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (52 12)  (980 348)  (980 348)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (18 13)  (946 349)  (946 349)  routing T_18_21.sp4_r_v_b_41 <X> T_18_21.lc_trk_g3_1
 (22 13)  (950 349)  (950 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (40 13)  (968 349)  (968 349)  LC_6 Logic Functioning bit
 (41 13)  (969 349)  (969 349)  LC_6 Logic Functioning bit
 (42 13)  (970 349)  (970 349)  LC_6 Logic Functioning bit
 (43 13)  (971 349)  (971 349)  LC_6 Logic Functioning bit
 (53 13)  (981 349)  (981 349)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (1 14)  (929 350)  (929 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (22 14)  (950 350)  (950 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (951 350)  (951 350)  routing T_18_21.sp4_h_r_31 <X> T_18_21.lc_trk_g3_7
 (24 14)  (952 350)  (952 350)  routing T_18_21.sp4_h_r_31 <X> T_18_21.lc_trk_g3_7
 (27 14)  (955 350)  (955 350)  routing T_18_21.lc_trk_g3_7 <X> T_18_21.wire_logic_cluster/lc_7/in_1
 (28 14)  (956 350)  (956 350)  routing T_18_21.lc_trk_g3_7 <X> T_18_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 350)  (957 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 350)  (958 350)  routing T_18_21.lc_trk_g3_7 <X> T_18_21.wire_logic_cluster/lc_7/in_1
 (32 14)  (960 350)  (960 350)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (964 350)  (964 350)  LC_7 Logic Functioning bit
 (37 14)  (965 350)  (965 350)  LC_7 Logic Functioning bit
 (38 14)  (966 350)  (966 350)  LC_7 Logic Functioning bit
 (39 14)  (967 350)  (967 350)  LC_7 Logic Functioning bit
 (44 14)  (972 350)  (972 350)  LC_7 Logic Functioning bit
 (46 14)  (974 350)  (974 350)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (47 14)  (975 350)  (975 350)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (53 14)  (981 350)  (981 350)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (21 15)  (949 351)  (949 351)  routing T_18_21.sp4_h_r_31 <X> T_18_21.lc_trk_g3_7
 (22 15)  (950 351)  (950 351)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_14 lc_trk_g3_6
 (23 15)  (951 351)  (951 351)  routing T_18_21.sp12_v_b_14 <X> T_18_21.lc_trk_g3_6
 (30 15)  (958 351)  (958 351)  routing T_18_21.lc_trk_g3_7 <X> T_18_21.wire_logic_cluster/lc_7/in_1
 (40 15)  (968 351)  (968 351)  LC_7 Logic Functioning bit
 (41 15)  (969 351)  (969 351)  LC_7 Logic Functioning bit
 (42 15)  (970 351)  (970 351)  LC_7 Logic Functioning bit
 (43 15)  (971 351)  (971 351)  LC_7 Logic Functioning bit


LogicTile_19_21

 (2 0)  (984 336)  (984 336)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (5 0)  (987 336)  (987 336)  routing T_19_21.sp4_v_b_0 <X> T_19_21.sp4_h_r_0
 (21 0)  (1003 336)  (1003 336)  routing T_19_21.lft_op_3 <X> T_19_21.lc_trk_g0_3
 (22 0)  (1004 336)  (1004 336)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (1006 336)  (1006 336)  routing T_19_21.lft_op_3 <X> T_19_21.lc_trk_g0_3
 (6 1)  (988 337)  (988 337)  routing T_19_21.sp4_v_b_0 <X> T_19_21.sp4_h_r_0
 (22 1)  (1004 337)  (1004 337)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (1006 337)  (1006 337)  routing T_19_21.bot_op_2 <X> T_19_21.lc_trk_g0_2
 (14 2)  (996 338)  (996 338)  routing T_19_21.sp4_h_l_1 <X> T_19_21.lc_trk_g0_4
 (25 2)  (1007 338)  (1007 338)  routing T_19_21.sp4_h_r_14 <X> T_19_21.lc_trk_g0_6
 (27 2)  (1009 338)  (1009 338)  routing T_19_21.lc_trk_g1_3 <X> T_19_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 338)  (1011 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (35 2)  (1017 338)  (1017 338)  routing T_19_21.lc_trk_g1_6 <X> T_19_21.input_2_1
 (39 2)  (1021 338)  (1021 338)  LC_1 Logic Functioning bit
 (40 2)  (1022 338)  (1022 338)  LC_1 Logic Functioning bit
 (47 2)  (1029 338)  (1029 338)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (53 2)  (1035 338)  (1035 338)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (15 3)  (997 339)  (997 339)  routing T_19_21.sp4_h_l_1 <X> T_19_21.lc_trk_g0_4
 (16 3)  (998 339)  (998 339)  routing T_19_21.sp4_h_l_1 <X> T_19_21.lc_trk_g0_4
 (17 3)  (999 339)  (999 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (22 3)  (1004 339)  (1004 339)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (1005 339)  (1005 339)  routing T_19_21.sp4_h_r_14 <X> T_19_21.lc_trk_g0_6
 (24 3)  (1006 339)  (1006 339)  routing T_19_21.sp4_h_r_14 <X> T_19_21.lc_trk_g0_6
 (27 3)  (1009 339)  (1009 339)  routing T_19_21.lc_trk_g1_0 <X> T_19_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 339)  (1011 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (1012 339)  (1012 339)  routing T_19_21.lc_trk_g1_3 <X> T_19_21.wire_logic_cluster/lc_1/in_1
 (32 3)  (1014 339)  (1014 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (1016 339)  (1016 339)  routing T_19_21.lc_trk_g1_6 <X> T_19_21.input_2_1
 (35 3)  (1017 339)  (1017 339)  routing T_19_21.lc_trk_g1_6 <X> T_19_21.input_2_1
 (47 3)  (1029 339)  (1029 339)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (11 4)  (993 340)  (993 340)  routing T_19_21.sp4_v_t_44 <X> T_19_21.sp4_v_b_5
 (13 4)  (995 340)  (995 340)  routing T_19_21.sp4_v_t_44 <X> T_19_21.sp4_v_b_5
 (14 4)  (996 340)  (996 340)  routing T_19_21.sp4_v_b_0 <X> T_19_21.lc_trk_g1_0
 (21 4)  (1003 340)  (1003 340)  routing T_19_21.sp4_v_b_11 <X> T_19_21.lc_trk_g1_3
 (22 4)  (1004 340)  (1004 340)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (1005 340)  (1005 340)  routing T_19_21.sp4_v_b_11 <X> T_19_21.lc_trk_g1_3
 (25 4)  (1007 340)  (1007 340)  routing T_19_21.lft_op_2 <X> T_19_21.lc_trk_g1_2
 (16 5)  (998 341)  (998 341)  routing T_19_21.sp4_v_b_0 <X> T_19_21.lc_trk_g1_0
 (17 5)  (999 341)  (999 341)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_0 lc_trk_g1_0
 (21 5)  (1003 341)  (1003 341)  routing T_19_21.sp4_v_b_11 <X> T_19_21.lc_trk_g1_3
 (22 5)  (1004 341)  (1004 341)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (1006 341)  (1006 341)  routing T_19_21.lft_op_2 <X> T_19_21.lc_trk_g1_2
 (6 6)  (988 342)  (988 342)  routing T_19_21.sp4_v_b_0 <X> T_19_21.sp4_v_t_38
 (9 6)  (991 342)  (991 342)  routing T_19_21.sp4_v_b_4 <X> T_19_21.sp4_h_l_41
 (17 6)  (999 342)  (999 342)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1000 342)  (1000 342)  routing T_19_21.wire_logic_cluster/lc_5/out <X> T_19_21.lc_trk_g1_5
 (25 6)  (1007 342)  (1007 342)  routing T_19_21.wire_logic_cluster/lc_6/out <X> T_19_21.lc_trk_g1_6
 (26 6)  (1008 342)  (1008 342)  routing T_19_21.lc_trk_g2_7 <X> T_19_21.wire_logic_cluster/lc_3/in_0
 (29 6)  (1011 342)  (1011 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (1013 342)  (1013 342)  routing T_19_21.lc_trk_g2_4 <X> T_19_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (1014 342)  (1014 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (1015 342)  (1015 342)  routing T_19_21.lc_trk_g2_4 <X> T_19_21.wire_logic_cluster/lc_3/in_3
 (35 6)  (1017 342)  (1017 342)  routing T_19_21.lc_trk_g3_6 <X> T_19_21.input_2_3
 (36 6)  (1018 342)  (1018 342)  LC_3 Logic Functioning bit
 (37 6)  (1019 342)  (1019 342)  LC_3 Logic Functioning bit
 (38 6)  (1020 342)  (1020 342)  LC_3 Logic Functioning bit
 (43 6)  (1025 342)  (1025 342)  LC_3 Logic Functioning bit
 (5 7)  (987 343)  (987 343)  routing T_19_21.sp4_v_b_0 <X> T_19_21.sp4_v_t_38
 (19 7)  (1001 343)  (1001 343)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18
 (22 7)  (1004 343)  (1004 343)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (1008 343)  (1008 343)  routing T_19_21.lc_trk_g2_7 <X> T_19_21.wire_logic_cluster/lc_3/in_0
 (28 7)  (1010 343)  (1010 343)  routing T_19_21.lc_trk_g2_7 <X> T_19_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 343)  (1011 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (1012 343)  (1012 343)  routing T_19_21.lc_trk_g0_2 <X> T_19_21.wire_logic_cluster/lc_3/in_1
 (32 7)  (1014 343)  (1014 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (1015 343)  (1015 343)  routing T_19_21.lc_trk_g3_6 <X> T_19_21.input_2_3
 (34 7)  (1016 343)  (1016 343)  routing T_19_21.lc_trk_g3_6 <X> T_19_21.input_2_3
 (35 7)  (1017 343)  (1017 343)  routing T_19_21.lc_trk_g3_6 <X> T_19_21.input_2_3
 (38 7)  (1020 343)  (1020 343)  LC_3 Logic Functioning bit
 (39 7)  (1021 343)  (1021 343)  LC_3 Logic Functioning bit
 (40 7)  (1022 343)  (1022 343)  LC_3 Logic Functioning bit
 (41 7)  (1023 343)  (1023 343)  LC_3 Logic Functioning bit
 (42 7)  (1024 343)  (1024 343)  LC_3 Logic Functioning bit
 (9 8)  (991 344)  (991 344)  routing T_19_21.sp4_v_t_42 <X> T_19_21.sp4_h_r_7
 (12 8)  (994 344)  (994 344)  routing T_19_21.sp4_h_l_40 <X> T_19_21.sp4_h_r_8
 (15 8)  (997 344)  (997 344)  routing T_19_21.sp4_h_r_25 <X> T_19_21.lc_trk_g2_1
 (16 8)  (998 344)  (998 344)  routing T_19_21.sp4_h_r_25 <X> T_19_21.lc_trk_g2_1
 (17 8)  (999 344)  (999 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (29 8)  (1011 344)  (1011 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (1014 344)  (1014 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (1016 344)  (1016 344)  routing T_19_21.lc_trk_g1_2 <X> T_19_21.wire_logic_cluster/lc_4/in_3
 (37 8)  (1019 344)  (1019 344)  LC_4 Logic Functioning bit
 (39 8)  (1021 344)  (1021 344)  LC_4 Logic Functioning bit
 (41 8)  (1023 344)  (1023 344)  LC_4 Logic Functioning bit
 (43 8)  (1025 344)  (1025 344)  LC_4 Logic Functioning bit
 (8 9)  (990 345)  (990 345)  routing T_19_21.sp4_h_l_42 <X> T_19_21.sp4_v_b_7
 (9 9)  (991 345)  (991 345)  routing T_19_21.sp4_h_l_42 <X> T_19_21.sp4_v_b_7
 (12 9)  (994 345)  (994 345)  routing T_19_21.sp4_h_r_8 <X> T_19_21.sp4_v_b_8
 (13 9)  (995 345)  (995 345)  routing T_19_21.sp4_h_l_40 <X> T_19_21.sp4_h_r_8
 (18 9)  (1000 345)  (1000 345)  routing T_19_21.sp4_h_r_25 <X> T_19_21.lc_trk_g2_1
 (30 9)  (1012 345)  (1012 345)  routing T_19_21.lc_trk_g0_3 <X> T_19_21.wire_logic_cluster/lc_4/in_1
 (31 9)  (1013 345)  (1013 345)  routing T_19_21.lc_trk_g1_2 <X> T_19_21.wire_logic_cluster/lc_4/in_3
 (37 9)  (1019 345)  (1019 345)  LC_4 Logic Functioning bit
 (39 9)  (1021 345)  (1021 345)  LC_4 Logic Functioning bit
 (41 9)  (1023 345)  (1023 345)  LC_4 Logic Functioning bit
 (43 9)  (1025 345)  (1025 345)  LC_4 Logic Functioning bit
 (51 9)  (1033 345)  (1033 345)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (14 10)  (996 346)  (996 346)  routing T_19_21.sp4_v_b_36 <X> T_19_21.lc_trk_g2_4
 (21 10)  (1003 346)  (1003 346)  routing T_19_21.wire_logic_cluster/lc_7/out <X> T_19_21.lc_trk_g2_7
 (22 10)  (1004 346)  (1004 346)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (29 10)  (1011 346)  (1011 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 346)  (1012 346)  routing T_19_21.lc_trk_g0_4 <X> T_19_21.wire_logic_cluster/lc_5/in_1
 (31 10)  (1013 346)  (1013 346)  routing T_19_21.lc_trk_g2_6 <X> T_19_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 346)  (1014 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (1015 346)  (1015 346)  routing T_19_21.lc_trk_g2_6 <X> T_19_21.wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 346)  (1018 346)  LC_5 Logic Functioning bit
 (38 10)  (1020 346)  (1020 346)  LC_5 Logic Functioning bit
 (40 10)  (1022 346)  (1022 346)  LC_5 Logic Functioning bit
 (41 10)  (1023 346)  (1023 346)  LC_5 Logic Functioning bit
 (43 10)  (1025 346)  (1025 346)  LC_5 Logic Functioning bit
 (46 10)  (1028 346)  (1028 346)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (14 11)  (996 347)  (996 347)  routing T_19_21.sp4_v_b_36 <X> T_19_21.lc_trk_g2_4
 (16 11)  (998 347)  (998 347)  routing T_19_21.sp4_v_b_36 <X> T_19_21.lc_trk_g2_4
 (17 11)  (999 347)  (999 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (22 11)  (1004 347)  (1004 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (1007 347)  (1007 347)  routing T_19_21.sp4_r_v_b_38 <X> T_19_21.lc_trk_g2_6
 (28 11)  (1010 347)  (1010 347)  routing T_19_21.lc_trk_g2_1 <X> T_19_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 347)  (1011 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (1013 347)  (1013 347)  routing T_19_21.lc_trk_g2_6 <X> T_19_21.wire_logic_cluster/lc_5/in_3
 (32 11)  (1014 347)  (1014 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (1015 347)  (1015 347)  routing T_19_21.lc_trk_g3_2 <X> T_19_21.input_2_5
 (34 11)  (1016 347)  (1016 347)  routing T_19_21.lc_trk_g3_2 <X> T_19_21.input_2_5
 (35 11)  (1017 347)  (1017 347)  routing T_19_21.lc_trk_g3_2 <X> T_19_21.input_2_5
 (36 11)  (1018 347)  (1018 347)  LC_5 Logic Functioning bit
 (38 11)  (1020 347)  (1020 347)  LC_5 Logic Functioning bit
 (43 11)  (1025 347)  (1025 347)  LC_5 Logic Functioning bit
 (5 12)  (987 348)  (987 348)  routing T_19_21.sp4_v_b_9 <X> T_19_21.sp4_h_r_9
 (21 12)  (1003 348)  (1003 348)  routing T_19_21.rgt_op_3 <X> T_19_21.lc_trk_g3_3
 (22 12)  (1004 348)  (1004 348)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (1006 348)  (1006 348)  routing T_19_21.rgt_op_3 <X> T_19_21.lc_trk_g3_3
 (25 12)  (1007 348)  (1007 348)  routing T_19_21.sp4_h_r_42 <X> T_19_21.lc_trk_g3_2
 (26 12)  (1008 348)  (1008 348)  routing T_19_21.lc_trk_g0_6 <X> T_19_21.wire_logic_cluster/lc_6/in_0
 (27 12)  (1009 348)  (1009 348)  routing T_19_21.lc_trk_g1_0 <X> T_19_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 348)  (1011 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (1014 348)  (1014 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 348)  (1015 348)  routing T_19_21.lc_trk_g2_1 <X> T_19_21.wire_logic_cluster/lc_6/in_3
 (51 12)  (1033 348)  (1033 348)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (6 13)  (988 349)  (988 349)  routing T_19_21.sp4_v_b_9 <X> T_19_21.sp4_h_r_9
 (13 13)  (995 349)  (995 349)  routing T_19_21.sp4_v_t_43 <X> T_19_21.sp4_h_r_11
 (22 13)  (1004 349)  (1004 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (1005 349)  (1005 349)  routing T_19_21.sp4_h_r_42 <X> T_19_21.lc_trk_g3_2
 (24 13)  (1006 349)  (1006 349)  routing T_19_21.sp4_h_r_42 <X> T_19_21.lc_trk_g3_2
 (25 13)  (1007 349)  (1007 349)  routing T_19_21.sp4_h_r_42 <X> T_19_21.lc_trk_g3_2
 (26 13)  (1008 349)  (1008 349)  routing T_19_21.lc_trk_g0_6 <X> T_19_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 349)  (1011 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (40 13)  (1022 349)  (1022 349)  LC_6 Logic Functioning bit
 (42 13)  (1024 349)  (1024 349)  LC_6 Logic Functioning bit
 (48 13)  (1030 349)  (1030 349)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (51 13)  (1033 349)  (1033 349)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (5 14)  (987 350)  (987 350)  routing T_19_21.sp4_v_t_44 <X> T_19_21.sp4_h_l_44
 (8 14)  (990 350)  (990 350)  routing T_19_21.sp4_h_r_10 <X> T_19_21.sp4_h_l_47
 (25 14)  (1007 350)  (1007 350)  routing T_19_21.sp4_v_b_38 <X> T_19_21.lc_trk_g3_6
 (27 14)  (1009 350)  (1009 350)  routing T_19_21.lc_trk_g3_3 <X> T_19_21.wire_logic_cluster/lc_7/in_1
 (28 14)  (1010 350)  (1010 350)  routing T_19_21.lc_trk_g3_3 <X> T_19_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 350)  (1011 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (1013 350)  (1013 350)  routing T_19_21.lc_trk_g1_5 <X> T_19_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 350)  (1014 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (1016 350)  (1016 350)  routing T_19_21.lc_trk_g1_5 <X> T_19_21.wire_logic_cluster/lc_7/in_3
 (37 14)  (1019 350)  (1019 350)  LC_7 Logic Functioning bit
 (38 14)  (1020 350)  (1020 350)  LC_7 Logic Functioning bit
 (40 14)  (1022 350)  (1022 350)  LC_7 Logic Functioning bit
 (41 14)  (1023 350)  (1023 350)  LC_7 Logic Functioning bit
 (43 14)  (1025 350)  (1025 350)  LC_7 Logic Functioning bit
 (50 14)  (1032 350)  (1032 350)  Cascade bit: LH_LC07_inmux02_5

 (6 15)  (988 351)  (988 351)  routing T_19_21.sp4_v_t_44 <X> T_19_21.sp4_h_l_44
 (22 15)  (1004 351)  (1004 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (1005 351)  (1005 351)  routing T_19_21.sp4_v_b_38 <X> T_19_21.lc_trk_g3_6
 (25 15)  (1007 351)  (1007 351)  routing T_19_21.sp4_v_b_38 <X> T_19_21.lc_trk_g3_6
 (30 15)  (1012 351)  (1012 351)  routing T_19_21.lc_trk_g3_3 <X> T_19_21.wire_logic_cluster/lc_7/in_1
 (37 15)  (1019 351)  (1019 351)  LC_7 Logic Functioning bit
 (38 15)  (1020 351)  (1020 351)  LC_7 Logic Functioning bit
 (40 15)  (1022 351)  (1022 351)  LC_7 Logic Functioning bit
 (41 15)  (1023 351)  (1023 351)  LC_7 Logic Functioning bit
 (43 15)  (1025 351)  (1025 351)  LC_7 Logic Functioning bit


LogicTile_20_21

 (4 0)  (1040 336)  (1040 336)  routing T_20_21.sp4_h_l_43 <X> T_20_21.sp4_v_b_0
 (6 0)  (1042 336)  (1042 336)  routing T_20_21.sp4_h_l_43 <X> T_20_21.sp4_v_b_0
 (12 0)  (1048 336)  (1048 336)  routing T_20_21.sp4_h_l_46 <X> T_20_21.sp4_h_r_2
 (14 0)  (1050 336)  (1050 336)  routing T_20_21.sp4_v_b_8 <X> T_20_21.lc_trk_g0_0
 (21 0)  (1057 336)  (1057 336)  routing T_20_21.sp4_v_b_11 <X> T_20_21.lc_trk_g0_3
 (22 0)  (1058 336)  (1058 336)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (1059 336)  (1059 336)  routing T_20_21.sp4_v_b_11 <X> T_20_21.lc_trk_g0_3
 (29 0)  (1065 336)  (1065 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (1068 336)  (1068 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (1069 336)  (1069 336)  routing T_20_21.lc_trk_g2_1 <X> T_20_21.wire_logic_cluster/lc_0/in_3
 (35 0)  (1071 336)  (1071 336)  routing T_20_21.lc_trk_g0_6 <X> T_20_21.input_2_0
 (36 0)  (1072 336)  (1072 336)  LC_0 Logic Functioning bit
 (37 0)  (1073 336)  (1073 336)  LC_0 Logic Functioning bit
 (38 0)  (1074 336)  (1074 336)  LC_0 Logic Functioning bit
 (39 0)  (1075 336)  (1075 336)  LC_0 Logic Functioning bit
 (3 1)  (1039 337)  (1039 337)  routing T_20_21.sp12_h_l_23 <X> T_20_21.sp12_v_b_0
 (5 1)  (1041 337)  (1041 337)  routing T_20_21.sp4_h_l_43 <X> T_20_21.sp4_v_b_0
 (13 1)  (1049 337)  (1049 337)  routing T_20_21.sp4_h_l_46 <X> T_20_21.sp4_h_r_2
 (14 1)  (1050 337)  (1050 337)  routing T_20_21.sp4_v_b_8 <X> T_20_21.lc_trk_g0_0
 (16 1)  (1052 337)  (1052 337)  routing T_20_21.sp4_v_b_8 <X> T_20_21.lc_trk_g0_0
 (17 1)  (1053 337)  (1053 337)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (21 1)  (1057 337)  (1057 337)  routing T_20_21.sp4_v_b_11 <X> T_20_21.lc_trk_g0_3
 (26 1)  (1062 337)  (1062 337)  routing T_20_21.lc_trk_g2_2 <X> T_20_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (1064 337)  (1064 337)  routing T_20_21.lc_trk_g2_2 <X> T_20_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 337)  (1065 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (1066 337)  (1066 337)  routing T_20_21.lc_trk_g0_3 <X> T_20_21.wire_logic_cluster/lc_0/in_1
 (32 1)  (1068 337)  (1068 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (1071 337)  (1071 337)  routing T_20_21.lc_trk_g0_6 <X> T_20_21.input_2_0
 (38 1)  (1074 337)  (1074 337)  LC_0 Logic Functioning bit
 (39 1)  (1075 337)  (1075 337)  LC_0 Logic Functioning bit
 (14 2)  (1050 338)  (1050 338)  routing T_20_21.sp4_h_l_9 <X> T_20_21.lc_trk_g0_4
 (15 2)  (1051 338)  (1051 338)  routing T_20_21.sp4_h_r_13 <X> T_20_21.lc_trk_g0_5
 (16 2)  (1052 338)  (1052 338)  routing T_20_21.sp4_h_r_13 <X> T_20_21.lc_trk_g0_5
 (17 2)  (1053 338)  (1053 338)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (1054 338)  (1054 338)  routing T_20_21.sp4_h_r_13 <X> T_20_21.lc_trk_g0_5
 (25 2)  (1061 338)  (1061 338)  routing T_20_21.sp4_v_b_6 <X> T_20_21.lc_trk_g0_6
 (29 2)  (1065 338)  (1065 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (1066 338)  (1066 338)  routing T_20_21.lc_trk_g0_4 <X> T_20_21.wire_logic_cluster/lc_1/in_1
 (32 2)  (1068 338)  (1068 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (1070 338)  (1070 338)  routing T_20_21.lc_trk_g1_3 <X> T_20_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (1072 338)  (1072 338)  LC_1 Logic Functioning bit
 (38 2)  (1074 338)  (1074 338)  LC_1 Logic Functioning bit
 (53 2)  (1089 338)  (1089 338)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (8 3)  (1044 339)  (1044 339)  routing T_20_21.sp4_h_r_7 <X> T_20_21.sp4_v_t_36
 (9 3)  (1045 339)  (1045 339)  routing T_20_21.sp4_h_r_7 <X> T_20_21.sp4_v_t_36
 (10 3)  (1046 339)  (1046 339)  routing T_20_21.sp4_h_r_7 <X> T_20_21.sp4_v_t_36
 (14 3)  (1050 339)  (1050 339)  routing T_20_21.sp4_h_l_9 <X> T_20_21.lc_trk_g0_4
 (15 3)  (1051 339)  (1051 339)  routing T_20_21.sp4_h_l_9 <X> T_20_21.lc_trk_g0_4
 (16 3)  (1052 339)  (1052 339)  routing T_20_21.sp4_h_l_9 <X> T_20_21.lc_trk_g0_4
 (17 3)  (1053 339)  (1053 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (22 3)  (1058 339)  (1058 339)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_6 lc_trk_g0_6
 (23 3)  (1059 339)  (1059 339)  routing T_20_21.sp4_v_b_6 <X> T_20_21.lc_trk_g0_6
 (31 3)  (1067 339)  (1067 339)  routing T_20_21.lc_trk_g1_3 <X> T_20_21.wire_logic_cluster/lc_1/in_3
 (36 3)  (1072 339)  (1072 339)  LC_1 Logic Functioning bit
 (38 3)  (1074 339)  (1074 339)  LC_1 Logic Functioning bit
 (48 3)  (1084 339)  (1084 339)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (17 4)  (1053 340)  (1053 340)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (21 4)  (1057 340)  (1057 340)  routing T_20_21.sp4_v_b_3 <X> T_20_21.lc_trk_g1_3
 (22 4)  (1058 340)  (1058 340)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (1059 340)  (1059 340)  routing T_20_21.sp4_v_b_3 <X> T_20_21.lc_trk_g1_3
 (3 6)  (1039 342)  (1039 342)  routing T_20_21.sp12_h_r_0 <X> T_20_21.sp12_v_t_23
 (17 6)  (1053 342)  (1053 342)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (1054 342)  (1054 342)  routing T_20_21.bnr_op_5 <X> T_20_21.lc_trk_g1_5
 (26 6)  (1062 342)  (1062 342)  routing T_20_21.lc_trk_g0_5 <X> T_20_21.wire_logic_cluster/lc_3/in_0
 (27 6)  (1063 342)  (1063 342)  routing T_20_21.lc_trk_g3_3 <X> T_20_21.wire_logic_cluster/lc_3/in_1
 (28 6)  (1064 342)  (1064 342)  routing T_20_21.lc_trk_g3_3 <X> T_20_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 342)  (1065 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1068 342)  (1068 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (1070 342)  (1070 342)  routing T_20_21.lc_trk_g1_1 <X> T_20_21.wire_logic_cluster/lc_3/in_3
 (36 6)  (1072 342)  (1072 342)  LC_3 Logic Functioning bit
 (38 6)  (1074 342)  (1074 342)  LC_3 Logic Functioning bit
 (3 7)  (1039 343)  (1039 343)  routing T_20_21.sp12_h_r_0 <X> T_20_21.sp12_v_t_23
 (18 7)  (1054 343)  (1054 343)  routing T_20_21.bnr_op_5 <X> T_20_21.lc_trk_g1_5
 (29 7)  (1065 343)  (1065 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (1066 343)  (1066 343)  routing T_20_21.lc_trk_g3_3 <X> T_20_21.wire_logic_cluster/lc_3/in_1
 (37 7)  (1073 343)  (1073 343)  LC_3 Logic Functioning bit
 (39 7)  (1075 343)  (1075 343)  LC_3 Logic Functioning bit
 (40 7)  (1076 343)  (1076 343)  LC_3 Logic Functioning bit
 (41 7)  (1077 343)  (1077 343)  LC_3 Logic Functioning bit
 (42 7)  (1078 343)  (1078 343)  LC_3 Logic Functioning bit
 (43 7)  (1079 343)  (1079 343)  LC_3 Logic Functioning bit
 (17 8)  (1053 344)  (1053 344)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (1054 344)  (1054 344)  routing T_20_21.bnl_op_1 <X> T_20_21.lc_trk_g2_1
 (22 8)  (1058 344)  (1058 344)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (32 8)  (1068 344)  (1068 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (1069 344)  (1069 344)  routing T_20_21.lc_trk_g2_3 <X> T_20_21.wire_logic_cluster/lc_4/in_3
 (35 8)  (1071 344)  (1071 344)  routing T_20_21.lc_trk_g0_4 <X> T_20_21.input_2_4
 (37 8)  (1073 344)  (1073 344)  LC_4 Logic Functioning bit
 (38 8)  (1074 344)  (1074 344)  LC_4 Logic Functioning bit
 (39 8)  (1075 344)  (1075 344)  LC_4 Logic Functioning bit
 (43 8)  (1079 344)  (1079 344)  LC_4 Logic Functioning bit
 (8 9)  (1044 345)  (1044 345)  routing T_20_21.sp4_h_r_7 <X> T_20_21.sp4_v_b_7
 (11 9)  (1047 345)  (1047 345)  routing T_20_21.sp4_h_l_45 <X> T_20_21.sp4_h_r_8
 (18 9)  (1054 345)  (1054 345)  routing T_20_21.bnl_op_1 <X> T_20_21.lc_trk_g2_1
 (21 9)  (1057 345)  (1057 345)  routing T_20_21.sp4_r_v_b_35 <X> T_20_21.lc_trk_g2_3
 (22 9)  (1058 345)  (1058 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (26 9)  (1062 345)  (1062 345)  routing T_20_21.lc_trk_g1_3 <X> T_20_21.wire_logic_cluster/lc_4/in_0
 (27 9)  (1063 345)  (1063 345)  routing T_20_21.lc_trk_g1_3 <X> T_20_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 345)  (1065 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (1067 345)  (1067 345)  routing T_20_21.lc_trk_g2_3 <X> T_20_21.wire_logic_cluster/lc_4/in_3
 (32 9)  (1068 345)  (1068 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (1072 345)  (1072 345)  LC_4 Logic Functioning bit
 (38 9)  (1074 345)  (1074 345)  LC_4 Logic Functioning bit
 (39 9)  (1075 345)  (1075 345)  LC_4 Logic Functioning bit
 (42 9)  (1078 345)  (1078 345)  LC_4 Logic Functioning bit
 (8 10)  (1044 346)  (1044 346)  routing T_20_21.sp4_h_r_7 <X> T_20_21.sp4_h_l_42
 (15 10)  (1051 346)  (1051 346)  routing T_20_21.sp4_h_l_24 <X> T_20_21.lc_trk_g2_5
 (16 10)  (1052 346)  (1052 346)  routing T_20_21.sp4_h_l_24 <X> T_20_21.lc_trk_g2_5
 (17 10)  (1053 346)  (1053 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (1054 346)  (1054 346)  routing T_20_21.sp4_h_l_24 <X> T_20_21.lc_trk_g2_5
 (26 10)  (1062 346)  (1062 346)  routing T_20_21.lc_trk_g3_6 <X> T_20_21.wire_logic_cluster/lc_5/in_0
 (29 10)  (1065 346)  (1065 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (1067 346)  (1067 346)  routing T_20_21.lc_trk_g1_5 <X> T_20_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (1068 346)  (1068 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (1070 346)  (1070 346)  routing T_20_21.lc_trk_g1_5 <X> T_20_21.wire_logic_cluster/lc_5/in_3
 (35 10)  (1071 346)  (1071 346)  routing T_20_21.lc_trk_g2_5 <X> T_20_21.input_2_5
 (36 10)  (1072 346)  (1072 346)  LC_5 Logic Functioning bit
 (37 10)  (1073 346)  (1073 346)  LC_5 Logic Functioning bit
 (38 10)  (1074 346)  (1074 346)  LC_5 Logic Functioning bit
 (39 10)  (1075 346)  (1075 346)  LC_5 Logic Functioning bit
 (40 10)  (1076 346)  (1076 346)  LC_5 Logic Functioning bit
 (41 10)  (1077 346)  (1077 346)  LC_5 Logic Functioning bit
 (26 11)  (1062 347)  (1062 347)  routing T_20_21.lc_trk_g3_6 <X> T_20_21.wire_logic_cluster/lc_5/in_0
 (27 11)  (1063 347)  (1063 347)  routing T_20_21.lc_trk_g3_6 <X> T_20_21.wire_logic_cluster/lc_5/in_0
 (28 11)  (1064 347)  (1064 347)  routing T_20_21.lc_trk_g3_6 <X> T_20_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 347)  (1065 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (32 11)  (1068 347)  (1068 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (1069 347)  (1069 347)  routing T_20_21.lc_trk_g2_5 <X> T_20_21.input_2_5
 (38 11)  (1074 347)  (1074 347)  LC_5 Logic Functioning bit
 (39 11)  (1075 347)  (1075 347)  LC_5 Logic Functioning bit
 (40 11)  (1076 347)  (1076 347)  LC_5 Logic Functioning bit
 (41 11)  (1077 347)  (1077 347)  LC_5 Logic Functioning bit
 (42 11)  (1078 347)  (1078 347)  LC_5 Logic Functioning bit
 (43 11)  (1079 347)  (1079 347)  LC_5 Logic Functioning bit
 (21 12)  (1057 348)  (1057 348)  routing T_20_21.rgt_op_3 <X> T_20_21.lc_trk_g3_3
 (22 12)  (1058 348)  (1058 348)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (1060 348)  (1060 348)  routing T_20_21.rgt_op_3 <X> T_20_21.lc_trk_g3_3
 (4 14)  (1040 350)  (1040 350)  routing T_20_21.sp4_h_r_9 <X> T_20_21.sp4_v_t_44
 (25 14)  (1061 350)  (1061 350)  routing T_20_21.sp4_h_r_46 <X> T_20_21.lc_trk_g3_6
 (4 15)  (1040 351)  (1040 351)  routing T_20_21.sp4_v_b_4 <X> T_20_21.sp4_h_l_44
 (5 15)  (1041 351)  (1041 351)  routing T_20_21.sp4_h_r_9 <X> T_20_21.sp4_v_t_44
 (22 15)  (1058 351)  (1058 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (1059 351)  (1059 351)  routing T_20_21.sp4_h_r_46 <X> T_20_21.lc_trk_g3_6
 (24 15)  (1060 351)  (1060 351)  routing T_20_21.sp4_h_r_46 <X> T_20_21.lc_trk_g3_6
 (25 15)  (1061 351)  (1061 351)  routing T_20_21.sp4_h_r_46 <X> T_20_21.lc_trk_g3_6


LogicTile_21_21

 (16 0)  (1106 336)  (1106 336)  routing T_21_21.sp4_v_b_1 <X> T_21_21.lc_trk_g0_1
 (17 0)  (1107 336)  (1107 336)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (1108 336)  (1108 336)  routing T_21_21.sp4_v_b_1 <X> T_21_21.lc_trk_g0_1
 (29 0)  (1119 336)  (1119 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (1120 336)  (1120 336)  routing T_21_21.lc_trk_g0_7 <X> T_21_21.wire_logic_cluster/lc_0/in_1
 (31 0)  (1121 336)  (1121 336)  routing T_21_21.lc_trk_g1_6 <X> T_21_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (1122 336)  (1122 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (1124 336)  (1124 336)  routing T_21_21.lc_trk_g1_6 <X> T_21_21.wire_logic_cluster/lc_0/in_3
 (38 0)  (1128 336)  (1128 336)  LC_0 Logic Functioning bit
 (40 0)  (1130 336)  (1130 336)  LC_0 Logic Functioning bit
 (41 0)  (1131 336)  (1131 336)  LC_0 Logic Functioning bit
 (42 0)  (1132 336)  (1132 336)  LC_0 Logic Functioning bit
 (43 0)  (1133 336)  (1133 336)  LC_0 Logic Functioning bit
 (53 0)  (1143 336)  (1143 336)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (13 1)  (1103 337)  (1103 337)  routing T_21_21.sp4_v_t_44 <X> T_21_21.sp4_h_r_2
 (26 1)  (1116 337)  (1116 337)  routing T_21_21.lc_trk_g2_2 <X> T_21_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (1118 337)  (1118 337)  routing T_21_21.lc_trk_g2_2 <X> T_21_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (1119 337)  (1119 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (1120 337)  (1120 337)  routing T_21_21.lc_trk_g0_7 <X> T_21_21.wire_logic_cluster/lc_0/in_1
 (31 1)  (1121 337)  (1121 337)  routing T_21_21.lc_trk_g1_6 <X> T_21_21.wire_logic_cluster/lc_0/in_3
 (32 1)  (1122 337)  (1122 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (1123 337)  (1123 337)  routing T_21_21.lc_trk_g3_1 <X> T_21_21.input_2_0
 (34 1)  (1124 337)  (1124 337)  routing T_21_21.lc_trk_g3_1 <X> T_21_21.input_2_0
 (40 1)  (1130 337)  (1130 337)  LC_0 Logic Functioning bit
 (41 1)  (1131 337)  (1131 337)  LC_0 Logic Functioning bit
 (42 1)  (1132 337)  (1132 337)  LC_0 Logic Functioning bit
 (43 1)  (1133 337)  (1133 337)  LC_0 Logic Functioning bit
 (0 2)  (1090 338)  (1090 338)  routing T_21_21.glb_netwk_6 <X> T_21_21.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 338)  (1091 338)  routing T_21_21.glb_netwk_6 <X> T_21_21.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 338)  (1092 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (6 2)  (1096 338)  (1096 338)  routing T_21_21.sp4_h_l_42 <X> T_21_21.sp4_v_t_37
 (9 2)  (1099 338)  (1099 338)  routing T_21_21.sp4_v_b_1 <X> T_21_21.sp4_h_l_36
 (22 2)  (1112 338)  (1112 338)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (31 2)  (1121 338)  (1121 338)  routing T_21_21.lc_trk_g1_5 <X> T_21_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (1122 338)  (1122 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (1124 338)  (1124 338)  routing T_21_21.lc_trk_g1_5 <X> T_21_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (1126 338)  (1126 338)  LC_1 Logic Functioning bit
 (37 2)  (1127 338)  (1127 338)  LC_1 Logic Functioning bit
 (38 2)  (1128 338)  (1128 338)  LC_1 Logic Functioning bit
 (39 2)  (1129 338)  (1129 338)  LC_1 Logic Functioning bit
 (45 2)  (1135 338)  (1135 338)  LC_1 Logic Functioning bit
 (46 2)  (1136 338)  (1136 338)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (48 2)  (1138 338)  (1138 338)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (21 3)  (1111 339)  (1111 339)  routing T_21_21.sp4_r_v_b_31 <X> T_21_21.lc_trk_g0_7
 (36 3)  (1126 339)  (1126 339)  LC_1 Logic Functioning bit
 (37 3)  (1127 339)  (1127 339)  LC_1 Logic Functioning bit
 (38 3)  (1128 339)  (1128 339)  LC_1 Logic Functioning bit
 (39 3)  (1129 339)  (1129 339)  LC_1 Logic Functioning bit
 (53 3)  (1143 339)  (1143 339)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (1 4)  (1091 340)  (1091 340)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (4 4)  (1094 340)  (1094 340)  routing T_21_21.sp4_h_l_44 <X> T_21_21.sp4_v_b_3
 (6 4)  (1096 340)  (1096 340)  routing T_21_21.sp4_h_l_44 <X> T_21_21.sp4_v_b_3
 (32 4)  (1122 340)  (1122 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (1124 340)  (1124 340)  routing T_21_21.lc_trk_g1_0 <X> T_21_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (1126 340)  (1126 340)  LC_2 Logic Functioning bit
 (37 4)  (1127 340)  (1127 340)  LC_2 Logic Functioning bit
 (38 4)  (1128 340)  (1128 340)  LC_2 Logic Functioning bit
 (39 4)  (1129 340)  (1129 340)  LC_2 Logic Functioning bit
 (45 4)  (1135 340)  (1135 340)  LC_2 Logic Functioning bit
 (46 4)  (1136 340)  (1136 340)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (48 4)  (1138 340)  (1138 340)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (0 5)  (1090 341)  (1090 341)  routing T_21_21.glb_netwk_3 <X> T_21_21.wire_logic_cluster/lc_7/cen
 (5 5)  (1095 341)  (1095 341)  routing T_21_21.sp4_h_l_44 <X> T_21_21.sp4_v_b_3
 (15 5)  (1105 341)  (1105 341)  routing T_21_21.sp4_v_t_5 <X> T_21_21.lc_trk_g1_0
 (16 5)  (1106 341)  (1106 341)  routing T_21_21.sp4_v_t_5 <X> T_21_21.lc_trk_g1_0
 (17 5)  (1107 341)  (1107 341)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (36 5)  (1126 341)  (1126 341)  LC_2 Logic Functioning bit
 (37 5)  (1127 341)  (1127 341)  LC_2 Logic Functioning bit
 (38 5)  (1128 341)  (1128 341)  LC_2 Logic Functioning bit
 (39 5)  (1129 341)  (1129 341)  LC_2 Logic Functioning bit
 (47 5)  (1137 341)  (1137 341)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (16 6)  (1106 342)  (1106 342)  routing T_21_21.sp12_h_r_13 <X> T_21_21.lc_trk_g1_5
 (17 6)  (1107 342)  (1107 342)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (28 6)  (1118 342)  (1118 342)  routing T_21_21.lc_trk_g2_2 <X> T_21_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (1119 342)  (1119 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (1121 342)  (1121 342)  routing T_21_21.lc_trk_g3_7 <X> T_21_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (1122 342)  (1122 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (1123 342)  (1123 342)  routing T_21_21.lc_trk_g3_7 <X> T_21_21.wire_logic_cluster/lc_3/in_3
 (34 6)  (1124 342)  (1124 342)  routing T_21_21.lc_trk_g3_7 <X> T_21_21.wire_logic_cluster/lc_3/in_3
 (40 6)  (1130 342)  (1130 342)  LC_3 Logic Functioning bit
 (42 6)  (1132 342)  (1132 342)  LC_3 Logic Functioning bit
 (4 7)  (1094 343)  (1094 343)  routing T_21_21.sp4_h_r_7 <X> T_21_21.sp4_h_l_38
 (6 7)  (1096 343)  (1096 343)  routing T_21_21.sp4_h_r_7 <X> T_21_21.sp4_h_l_38
 (22 7)  (1112 343)  (1112 343)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (28 7)  (1118 343)  (1118 343)  routing T_21_21.lc_trk_g2_1 <X> T_21_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (1119 343)  (1119 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (1120 343)  (1120 343)  routing T_21_21.lc_trk_g2_2 <X> T_21_21.wire_logic_cluster/lc_3/in_1
 (31 7)  (1121 343)  (1121 343)  routing T_21_21.lc_trk_g3_7 <X> T_21_21.wire_logic_cluster/lc_3/in_3
 (47 7)  (1137 343)  (1137 343)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (48 7)  (1138 343)  (1138 343)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (17 8)  (1107 344)  (1107 344)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (1108 344)  (1108 344)  routing T_21_21.wire_logic_cluster/lc_1/out <X> T_21_21.lc_trk_g2_1
 (25 8)  (1115 344)  (1115 344)  routing T_21_21.wire_logic_cluster/lc_2/out <X> T_21_21.lc_trk_g2_2
 (29 8)  (1119 344)  (1119 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (1122 344)  (1122 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (1123 344)  (1123 344)  routing T_21_21.lc_trk_g3_0 <X> T_21_21.wire_logic_cluster/lc_4/in_3
 (34 8)  (1124 344)  (1124 344)  routing T_21_21.lc_trk_g3_0 <X> T_21_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (1126 344)  (1126 344)  LC_4 Logic Functioning bit
 (38 8)  (1128 344)  (1128 344)  LC_4 Logic Functioning bit
 (39 8)  (1129 344)  (1129 344)  LC_4 Logic Functioning bit
 (48 8)  (1138 344)  (1138 344)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (50 8)  (1140 344)  (1140 344)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (1112 345)  (1112 345)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (36 9)  (1126 345)  (1126 345)  LC_4 Logic Functioning bit
 (38 9)  (1128 345)  (1128 345)  LC_4 Logic Functioning bit
 (39 9)  (1129 345)  (1129 345)  LC_4 Logic Functioning bit
 (17 12)  (1107 348)  (1107 348)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1108 348)  (1108 348)  routing T_21_21.wire_logic_cluster/lc_1/out <X> T_21_21.lc_trk_g3_1
 (14 13)  (1104 349)  (1104 349)  routing T_21_21.sp4_h_r_24 <X> T_21_21.lc_trk_g3_0
 (15 13)  (1105 349)  (1105 349)  routing T_21_21.sp4_h_r_24 <X> T_21_21.lc_trk_g3_0
 (16 13)  (1106 349)  (1106 349)  routing T_21_21.sp4_h_r_24 <X> T_21_21.lc_trk_g3_0
 (17 13)  (1107 349)  (1107 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (1 14)  (1091 350)  (1091 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (21 14)  (1111 350)  (1111 350)  routing T_21_21.sp4_v_t_26 <X> T_21_21.lc_trk_g3_7
 (22 14)  (1112 350)  (1112 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (1113 350)  (1113 350)  routing T_21_21.sp4_v_t_26 <X> T_21_21.lc_trk_g3_7
 (21 15)  (1111 351)  (1111 351)  routing T_21_21.sp4_v_t_26 <X> T_21_21.lc_trk_g3_7


LogicTile_22_21

 (3 0)  (1147 336)  (1147 336)  routing T_22_21.sp12_h_r_0 <X> T_22_21.sp12_v_b_0
 (3 1)  (1147 337)  (1147 337)  routing T_22_21.sp12_h_r_0 <X> T_22_21.sp12_v_b_0
 (8 1)  (1152 337)  (1152 337)  routing T_22_21.sp4_h_l_36 <X> T_22_21.sp4_v_b_1
 (9 1)  (1153 337)  (1153 337)  routing T_22_21.sp4_h_l_36 <X> T_22_21.sp4_v_b_1
 (22 1)  (1166 337)  (1166 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (1167 337)  (1167 337)  routing T_22_21.sp4_v_b_18 <X> T_22_21.lc_trk_g0_2
 (24 1)  (1168 337)  (1168 337)  routing T_22_21.sp4_v_b_18 <X> T_22_21.lc_trk_g0_2
 (15 2)  (1159 338)  (1159 338)  routing T_22_21.sp4_h_r_13 <X> T_22_21.lc_trk_g0_5
 (16 2)  (1160 338)  (1160 338)  routing T_22_21.sp4_h_r_13 <X> T_22_21.lc_trk_g0_5
 (17 2)  (1161 338)  (1161 338)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (1162 338)  (1162 338)  routing T_22_21.sp4_h_r_13 <X> T_22_21.lc_trk_g0_5
 (22 2)  (1166 338)  (1166 338)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (1168 338)  (1168 338)  routing T_22_21.top_op_7 <X> T_22_21.lc_trk_g0_7
 (27 2)  (1171 338)  (1171 338)  routing T_22_21.lc_trk_g1_1 <X> T_22_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (1173 338)  (1173 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1176 338)  (1176 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (1177 338)  (1177 338)  routing T_22_21.lc_trk_g2_2 <X> T_22_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (1180 338)  (1180 338)  LC_1 Logic Functioning bit
 (38 2)  (1182 338)  (1182 338)  LC_1 Logic Functioning bit
 (46 2)  (1190 338)  (1190 338)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (16 3)  (1160 339)  (1160 339)  routing T_22_21.sp12_h_r_12 <X> T_22_21.lc_trk_g0_4
 (17 3)  (1161 339)  (1161 339)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (21 3)  (1165 339)  (1165 339)  routing T_22_21.top_op_7 <X> T_22_21.lc_trk_g0_7
 (22 3)  (1166 339)  (1166 339)  Enable bit of Mux _local_links/g0_mux_6 => glb2local_2 lc_trk_g0_6
 (26 3)  (1170 339)  (1170 339)  routing T_22_21.lc_trk_g1_2 <X> T_22_21.wire_logic_cluster/lc_1/in_0
 (27 3)  (1171 339)  (1171 339)  routing T_22_21.lc_trk_g1_2 <X> T_22_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (1173 339)  (1173 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (1175 339)  (1175 339)  routing T_22_21.lc_trk_g2_2 <X> T_22_21.wire_logic_cluster/lc_1/in_3
 (32 3)  (1176 339)  (1176 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (1177 339)  (1177 339)  routing T_22_21.lc_trk_g3_0 <X> T_22_21.input_2_1
 (34 3)  (1178 339)  (1178 339)  routing T_22_21.lc_trk_g3_0 <X> T_22_21.input_2_1
 (16 4)  (1160 340)  (1160 340)  routing T_22_21.sp12_h_l_14 <X> T_22_21.lc_trk_g1_1
 (17 4)  (1161 340)  (1161 340)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_l_14 lc_trk_g1_1
 (18 5)  (1162 341)  (1162 341)  routing T_22_21.sp12_h_l_14 <X> T_22_21.lc_trk_g1_1
 (22 5)  (1166 341)  (1166 341)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (1167 341)  (1167 341)  routing T_22_21.sp4_v_b_18 <X> T_22_21.lc_trk_g1_2
 (24 5)  (1168 341)  (1168 341)  routing T_22_21.sp4_v_b_18 <X> T_22_21.lc_trk_g1_2
 (8 8)  (1152 344)  (1152 344)  routing T_22_21.sp4_h_l_42 <X> T_22_21.sp4_h_r_7
 (17 8)  (1161 344)  (1161 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (25 8)  (1169 344)  (1169 344)  routing T_22_21.sp4_h_r_42 <X> T_22_21.lc_trk_g2_2
 (26 8)  (1170 344)  (1170 344)  routing T_22_21.lc_trk_g3_7 <X> T_22_21.wire_logic_cluster/lc_4/in_0
 (29 8)  (1173 344)  (1173 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (1174 344)  (1174 344)  routing T_22_21.lc_trk_g0_5 <X> T_22_21.wire_logic_cluster/lc_4/in_1
 (31 8)  (1175 344)  (1175 344)  routing T_22_21.lc_trk_g0_7 <X> T_22_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (1176 344)  (1176 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (1180 344)  (1180 344)  LC_4 Logic Functioning bit
 (38 8)  (1182 344)  (1182 344)  LC_4 Logic Functioning bit
 (43 8)  (1187 344)  (1187 344)  LC_4 Logic Functioning bit
 (47 8)  (1191 344)  (1191 344)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (52 8)  (1196 344)  (1196 344)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (8 9)  (1152 345)  (1152 345)  routing T_22_21.sp4_h_l_42 <X> T_22_21.sp4_v_b_7
 (9 9)  (1153 345)  (1153 345)  routing T_22_21.sp4_h_l_42 <X> T_22_21.sp4_v_b_7
 (22 9)  (1166 345)  (1166 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (1167 345)  (1167 345)  routing T_22_21.sp4_h_r_42 <X> T_22_21.lc_trk_g2_2
 (24 9)  (1168 345)  (1168 345)  routing T_22_21.sp4_h_r_42 <X> T_22_21.lc_trk_g2_2
 (25 9)  (1169 345)  (1169 345)  routing T_22_21.sp4_h_r_42 <X> T_22_21.lc_trk_g2_2
 (26 9)  (1170 345)  (1170 345)  routing T_22_21.lc_trk_g3_7 <X> T_22_21.wire_logic_cluster/lc_4/in_0
 (27 9)  (1171 345)  (1171 345)  routing T_22_21.lc_trk_g3_7 <X> T_22_21.wire_logic_cluster/lc_4/in_0
 (28 9)  (1172 345)  (1172 345)  routing T_22_21.lc_trk_g3_7 <X> T_22_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (1173 345)  (1173 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (1175 345)  (1175 345)  routing T_22_21.lc_trk_g0_7 <X> T_22_21.wire_logic_cluster/lc_4/in_3
 (32 9)  (1176 345)  (1176 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (1177 345)  (1177 345)  routing T_22_21.lc_trk_g3_3 <X> T_22_21.input_2_4
 (34 9)  (1178 345)  (1178 345)  routing T_22_21.lc_trk_g3_3 <X> T_22_21.input_2_4
 (35 9)  (1179 345)  (1179 345)  routing T_22_21.lc_trk_g3_3 <X> T_22_21.input_2_4
 (36 9)  (1180 345)  (1180 345)  LC_4 Logic Functioning bit
 (37 9)  (1181 345)  (1181 345)  LC_4 Logic Functioning bit
 (38 9)  (1182 345)  (1182 345)  LC_4 Logic Functioning bit
 (42 9)  (1186 345)  (1186 345)  LC_4 Logic Functioning bit
 (46 9)  (1190 345)  (1190 345)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (0 10)  (1144 346)  (1144 346)  routing T_22_21.glb_netwk_2 <X> T_22_21.glb2local_2
 (1 10)  (1145 346)  (1145 346)  Enable bit of Mux _local_links/global_mux_2 => glb_netwk_2 glb2local_2
 (22 10)  (1166 346)  (1166 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (26 10)  (1170 346)  (1170 346)  routing T_22_21.lc_trk_g2_7 <X> T_22_21.wire_logic_cluster/lc_5/in_0
 (27 10)  (1171 346)  (1171 346)  routing T_22_21.lc_trk_g3_5 <X> T_22_21.wire_logic_cluster/lc_5/in_1
 (28 10)  (1172 346)  (1172 346)  routing T_22_21.lc_trk_g3_5 <X> T_22_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (1173 346)  (1173 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1174 346)  (1174 346)  routing T_22_21.lc_trk_g3_5 <X> T_22_21.wire_logic_cluster/lc_5/in_1
 (31 10)  (1175 346)  (1175 346)  routing T_22_21.lc_trk_g0_6 <X> T_22_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (1176 346)  (1176 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (51 10)  (1195 346)  (1195 346)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (3 11)  (1147 347)  (1147 347)  routing T_22_21.sp12_v_b_1 <X> T_22_21.sp12_h_l_22
 (21 11)  (1165 347)  (1165 347)  routing T_22_21.sp4_r_v_b_39 <X> T_22_21.lc_trk_g2_7
 (26 11)  (1170 347)  (1170 347)  routing T_22_21.lc_trk_g2_7 <X> T_22_21.wire_logic_cluster/lc_5/in_0
 (28 11)  (1172 347)  (1172 347)  routing T_22_21.lc_trk_g2_7 <X> T_22_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (1173 347)  (1173 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (1175 347)  (1175 347)  routing T_22_21.lc_trk_g0_6 <X> T_22_21.wire_logic_cluster/lc_5/in_3
 (41 11)  (1185 347)  (1185 347)  LC_5 Logic Functioning bit
 (43 11)  (1187 347)  (1187 347)  LC_5 Logic Functioning bit
 (14 12)  (1158 348)  (1158 348)  routing T_22_21.sp4_h_l_21 <X> T_22_21.lc_trk_g3_0
 (22 12)  (1166 348)  (1166 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (26 12)  (1170 348)  (1170 348)  routing T_22_21.lc_trk_g0_4 <X> T_22_21.wire_logic_cluster/lc_6/in_0
 (27 12)  (1171 348)  (1171 348)  routing T_22_21.lc_trk_g3_2 <X> T_22_21.wire_logic_cluster/lc_6/in_1
 (28 12)  (1172 348)  (1172 348)  routing T_22_21.lc_trk_g3_2 <X> T_22_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (1173 348)  (1173 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (1176 348)  (1176 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (1177 348)  (1177 348)  routing T_22_21.lc_trk_g2_1 <X> T_22_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (1180 348)  (1180 348)  LC_6 Logic Functioning bit
 (38 12)  (1182 348)  (1182 348)  LC_6 Logic Functioning bit
 (43 12)  (1187 348)  (1187 348)  LC_6 Logic Functioning bit
 (15 13)  (1159 349)  (1159 349)  routing T_22_21.sp4_h_l_21 <X> T_22_21.lc_trk_g3_0
 (16 13)  (1160 349)  (1160 349)  routing T_22_21.sp4_h_l_21 <X> T_22_21.lc_trk_g3_0
 (17 13)  (1161 349)  (1161 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (22 13)  (1166 349)  (1166 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (29 13)  (1173 349)  (1173 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (1174 349)  (1174 349)  routing T_22_21.lc_trk_g3_2 <X> T_22_21.wire_logic_cluster/lc_6/in_1
 (32 13)  (1176 349)  (1176 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (1179 349)  (1179 349)  routing T_22_21.lc_trk_g0_2 <X> T_22_21.input_2_6
 (36 13)  (1180 349)  (1180 349)  LC_6 Logic Functioning bit
 (37 13)  (1181 349)  (1181 349)  LC_6 Logic Functioning bit
 (39 13)  (1183 349)  (1183 349)  LC_6 Logic Functioning bit
 (43 13)  (1187 349)  (1187 349)  LC_6 Logic Functioning bit
 (48 13)  (1192 349)  (1192 349)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (2 14)  (1146 350)  (1146 350)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10
 (16 14)  (1160 350)  (1160 350)  routing T_22_21.sp4_v_b_37 <X> T_22_21.lc_trk_g3_5
 (17 14)  (1161 350)  (1161 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (1162 350)  (1162 350)  routing T_22_21.sp4_v_b_37 <X> T_22_21.lc_trk_g3_5
 (22 14)  (1166 350)  (1166 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (18 15)  (1162 351)  (1162 351)  routing T_22_21.sp4_v_b_37 <X> T_22_21.lc_trk_g3_5


LogicTile_23_21

 (12 0)  (1210 336)  (1210 336)  routing T_23_21.sp4_h_l_46 <X> T_23_21.sp4_h_r_2
 (13 1)  (1211 337)  (1211 337)  routing T_23_21.sp4_h_l_46 <X> T_23_21.sp4_h_r_2
 (0 2)  (1198 338)  (1198 338)  routing T_23_21.glb_netwk_6 <X> T_23_21.wire_logic_cluster/lc_7/clk
 (1 2)  (1199 338)  (1199 338)  routing T_23_21.glb_netwk_6 <X> T_23_21.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 338)  (1200 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (6 2)  (1204 338)  (1204 338)  routing T_23_21.sp4_h_l_42 <X> T_23_21.sp4_v_t_37
 (8 3)  (1206 339)  (1206 339)  routing T_23_21.sp4_h_r_1 <X> T_23_21.sp4_v_t_36
 (9 3)  (1207 339)  (1207 339)  routing T_23_21.sp4_h_r_1 <X> T_23_21.sp4_v_t_36
 (9 4)  (1207 340)  (1207 340)  routing T_23_21.sp4_v_t_41 <X> T_23_21.sp4_h_r_4
 (22 4)  (1220 340)  (1220 340)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (1221 340)  (1221 340)  routing T_23_21.sp4_v_b_19 <X> T_23_21.lc_trk_g1_3
 (24 4)  (1222 340)  (1222 340)  routing T_23_21.sp4_v_b_19 <X> T_23_21.lc_trk_g1_3
 (27 4)  (1225 340)  (1225 340)  routing T_23_21.lc_trk_g3_2 <X> T_23_21.wire_logic_cluster/lc_2/in_1
 (28 4)  (1226 340)  (1226 340)  routing T_23_21.lc_trk_g3_2 <X> T_23_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (1227 340)  (1227 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (1229 340)  (1229 340)  routing T_23_21.lc_trk_g1_4 <X> T_23_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (1230 340)  (1230 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (1232 340)  (1232 340)  routing T_23_21.lc_trk_g1_4 <X> T_23_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (1234 340)  (1234 340)  LC_2 Logic Functioning bit
 (41 4)  (1239 340)  (1239 340)  LC_2 Logic Functioning bit
 (43 4)  (1241 340)  (1241 340)  LC_2 Logic Functioning bit
 (45 4)  (1243 340)  (1243 340)  LC_2 Logic Functioning bit
 (47 4)  (1245 340)  (1245 340)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (26 5)  (1224 341)  (1224 341)  routing T_23_21.lc_trk_g2_2 <X> T_23_21.wire_logic_cluster/lc_2/in_0
 (28 5)  (1226 341)  (1226 341)  routing T_23_21.lc_trk_g2_2 <X> T_23_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (1227 341)  (1227 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (1228 341)  (1228 341)  routing T_23_21.lc_trk_g3_2 <X> T_23_21.wire_logic_cluster/lc_2/in_1
 (32 5)  (1230 341)  (1230 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (1232 341)  (1232 341)  routing T_23_21.lc_trk_g1_3 <X> T_23_21.input_2_2
 (35 5)  (1233 341)  (1233 341)  routing T_23_21.lc_trk_g1_3 <X> T_23_21.input_2_2
 (36 5)  (1234 341)  (1234 341)  LC_2 Logic Functioning bit
 (37 5)  (1235 341)  (1235 341)  LC_2 Logic Functioning bit
 (39 5)  (1237 341)  (1237 341)  LC_2 Logic Functioning bit
 (40 5)  (1238 341)  (1238 341)  LC_2 Logic Functioning bit
 (42 5)  (1240 341)  (1240 341)  LC_2 Logic Functioning bit
 (15 7)  (1213 343)  (1213 343)  routing T_23_21.sp4_v_t_9 <X> T_23_21.lc_trk_g1_4
 (16 7)  (1214 343)  (1214 343)  routing T_23_21.sp4_v_t_9 <X> T_23_21.lc_trk_g1_4
 (17 7)  (1215 343)  (1215 343)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (25 8)  (1223 344)  (1223 344)  routing T_23_21.wire_logic_cluster/lc_2/out <X> T_23_21.lc_trk_g2_2
 (22 9)  (1220 345)  (1220 345)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (12 12)  (1210 348)  (1210 348)  routing T_23_21.sp4_v_t_46 <X> T_23_21.sp4_h_r_11
 (22 13)  (1220 349)  (1220 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (1221 349)  (1221 349)  routing T_23_21.sp4_h_l_15 <X> T_23_21.lc_trk_g3_2
 (24 13)  (1222 349)  (1222 349)  routing T_23_21.sp4_h_l_15 <X> T_23_21.lc_trk_g3_2
 (25 13)  (1223 349)  (1223 349)  routing T_23_21.sp4_h_l_15 <X> T_23_21.lc_trk_g3_2
 (1 14)  (1199 350)  (1199 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (10 14)  (1208 350)  (1208 350)  routing T_23_21.sp4_v_b_5 <X> T_23_21.sp4_h_l_47
 (0 15)  (1198 351)  (1198 351)  routing T_23_21.glb_netwk_2 <X> T_23_21.wire_logic_cluster/lc_7/s_r


LogicTile_24_21

 (14 0)  (1266 336)  (1266 336)  routing T_24_21.sp4_h_l_5 <X> T_24_21.lc_trk_g0_0
 (26 0)  (1278 336)  (1278 336)  routing T_24_21.lc_trk_g1_7 <X> T_24_21.wire_logic_cluster/lc_0/in_0
 (28 0)  (1280 336)  (1280 336)  routing T_24_21.lc_trk_g2_3 <X> T_24_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (1281 336)  (1281 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (1283 336)  (1283 336)  routing T_24_21.lc_trk_g0_5 <X> T_24_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (1284 336)  (1284 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (37 0)  (1289 336)  (1289 336)  LC_0 Logic Functioning bit
 (38 0)  (1290 336)  (1290 336)  LC_0 Logic Functioning bit
 (42 0)  (1294 336)  (1294 336)  LC_0 Logic Functioning bit
 (45 0)  (1297 336)  (1297 336)  LC_0 Logic Functioning bit
 (46 0)  (1298 336)  (1298 336)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (47 0)  (1299 336)  (1299 336)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (14 1)  (1266 337)  (1266 337)  routing T_24_21.sp4_h_l_5 <X> T_24_21.lc_trk_g0_0
 (15 1)  (1267 337)  (1267 337)  routing T_24_21.sp4_h_l_5 <X> T_24_21.lc_trk_g0_0
 (16 1)  (1268 337)  (1268 337)  routing T_24_21.sp4_h_l_5 <X> T_24_21.lc_trk_g0_0
 (17 1)  (1269 337)  (1269 337)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (26 1)  (1278 337)  (1278 337)  routing T_24_21.lc_trk_g1_7 <X> T_24_21.wire_logic_cluster/lc_0/in_0
 (27 1)  (1279 337)  (1279 337)  routing T_24_21.lc_trk_g1_7 <X> T_24_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (1281 337)  (1281 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (1282 337)  (1282 337)  routing T_24_21.lc_trk_g2_3 <X> T_24_21.wire_logic_cluster/lc_0/in_1
 (32 1)  (1284 337)  (1284 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (1288 337)  (1288 337)  LC_0 Logic Functioning bit
 (39 1)  (1291 337)  (1291 337)  LC_0 Logic Functioning bit
 (40 1)  (1292 337)  (1292 337)  LC_0 Logic Functioning bit
 (0 2)  (1252 338)  (1252 338)  routing T_24_21.glb_netwk_6 <X> T_24_21.wire_logic_cluster/lc_7/clk
 (1 2)  (1253 338)  (1253 338)  routing T_24_21.glb_netwk_6 <X> T_24_21.wire_logic_cluster/lc_7/clk
 (2 2)  (1254 338)  (1254 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (16 2)  (1268 338)  (1268 338)  routing T_24_21.sp4_v_b_13 <X> T_24_21.lc_trk_g0_5
 (17 2)  (1269 338)  (1269 338)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (1270 338)  (1270 338)  routing T_24_21.sp4_v_b_13 <X> T_24_21.lc_trk_g0_5
 (31 2)  (1283 338)  (1283 338)  routing T_24_21.lc_trk_g1_5 <X> T_24_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (1284 338)  (1284 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (1286 338)  (1286 338)  routing T_24_21.lc_trk_g1_5 <X> T_24_21.wire_logic_cluster/lc_1/in_3
 (40 2)  (1292 338)  (1292 338)  LC_1 Logic Functioning bit
 (41 2)  (1293 338)  (1293 338)  LC_1 Logic Functioning bit
 (42 2)  (1294 338)  (1294 338)  LC_1 Logic Functioning bit
 (43 2)  (1295 338)  (1295 338)  LC_1 Logic Functioning bit
 (45 2)  (1297 338)  (1297 338)  LC_1 Logic Functioning bit
 (52 2)  (1304 338)  (1304 338)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (18 3)  (1270 339)  (1270 339)  routing T_24_21.sp4_v_b_13 <X> T_24_21.lc_trk_g0_5
 (40 3)  (1292 339)  (1292 339)  LC_1 Logic Functioning bit
 (41 3)  (1293 339)  (1293 339)  LC_1 Logic Functioning bit
 (42 3)  (1294 339)  (1294 339)  LC_1 Logic Functioning bit
 (43 3)  (1295 339)  (1295 339)  LC_1 Logic Functioning bit
 (16 6)  (1268 342)  (1268 342)  routing T_24_21.sp12_h_l_18 <X> T_24_21.lc_trk_g1_5
 (17 6)  (1269 342)  (1269 342)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_l_18 lc_trk_g1_5
 (21 6)  (1273 342)  (1273 342)  routing T_24_21.sp4_h_l_2 <X> T_24_21.lc_trk_g1_7
 (22 6)  (1274 342)  (1274 342)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (1275 342)  (1275 342)  routing T_24_21.sp4_h_l_2 <X> T_24_21.lc_trk_g1_7
 (24 6)  (1276 342)  (1276 342)  routing T_24_21.sp4_h_l_2 <X> T_24_21.lc_trk_g1_7
 (3 7)  (1255 343)  (1255 343)  routing T_24_21.sp12_h_l_23 <X> T_24_21.sp12_v_t_23
 (18 7)  (1270 343)  (1270 343)  routing T_24_21.sp12_h_l_18 <X> T_24_21.lc_trk_g1_5
 (11 8)  (1263 344)  (1263 344)  routing T_24_21.sp4_h_l_39 <X> T_24_21.sp4_v_b_8
 (13 8)  (1265 344)  (1265 344)  routing T_24_21.sp4_h_l_39 <X> T_24_21.sp4_v_b_8
 (22 8)  (1274 344)  (1274 344)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (1275 344)  (1275 344)  routing T_24_21.sp4_v_t_30 <X> T_24_21.lc_trk_g2_3
 (24 8)  (1276 344)  (1276 344)  routing T_24_21.sp4_v_t_30 <X> T_24_21.lc_trk_g2_3
 (12 9)  (1264 345)  (1264 345)  routing T_24_21.sp4_h_l_39 <X> T_24_21.sp4_v_b_8
 (19 10)  (1271 346)  (1271 346)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (19 13)  (1271 349)  (1271 349)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (1 14)  (1253 350)  (1253 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (0 15)  (1252 351)  (1252 351)  routing T_24_21.glb_netwk_2 <X> T_24_21.wire_logic_cluster/lc_7/s_r


RAM_Tile_25_21

 (3 0)  (1309 336)  (1309 336)  routing T_25_21.sp12_v_t_23 <X> T_25_21.sp12_v_b_0
 (4 0)  (1310 336)  (1310 336)  routing T_25_21.sp4_v_t_41 <X> T_25_21.sp4_v_b_0
 (6 0)  (1312 336)  (1312 336)  routing T_25_21.sp4_v_t_41 <X> T_25_21.sp4_v_b_0
 (9 0)  (1315 336)  (1315 336)  routing T_25_21.sp4_h_l_47 <X> T_25_21.sp4_h_r_1
 (10 0)  (1316 336)  (1316 336)  routing T_25_21.sp4_h_l_47 <X> T_25_21.sp4_h_r_1
 (22 0)  (1328 336)  (1328 336)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (26 0)  (1332 336)  (1332 336)  routing T_25_21.lc_trk_g3_5 <X> T_25_21.input0_0
 (7 1)  (1313 337)  (1313 337)  Ram config bit: MEMB_Power_Up_Control

 (9 1)  (1315 337)  (1315 337)  routing T_25_21.sp4_v_t_40 <X> T_25_21.sp4_v_b_1
 (10 1)  (1316 337)  (1316 337)  routing T_25_21.sp4_v_t_40 <X> T_25_21.sp4_v_b_1
 (21 1)  (1327 337)  (1327 337)  routing T_25_21.sp4_r_v_b_32 <X> T_25_21.lc_trk_g0_3
 (27 1)  (1333 337)  (1333 337)  routing T_25_21.lc_trk_g3_5 <X> T_25_21.input0_0
 (28 1)  (1334 337)  (1334 337)  routing T_25_21.lc_trk_g3_5 <X> T_25_21.input0_0
 (29 1)  (1335 337)  (1335 337)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g3_5 input0_0
 (0 2)  (1306 338)  (1306 338)  routing T_25_21.glb_netwk_6 <X> T_25_21.wire_bram/ram/RCLK
 (1 2)  (1307 338)  (1307 338)  routing T_25_21.glb_netwk_6 <X> T_25_21.wire_bram/ram/RCLK
 (2 2)  (1308 338)  (1308 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (5 2)  (1311 338)  (1311 338)  routing T_25_21.sp4_v_t_37 <X> T_25_21.sp4_h_l_37
 (14 2)  (1320 338)  (1320 338)  routing T_25_21.sp4_v_b_4 <X> T_25_21.lc_trk_g0_4
 (26 2)  (1332 338)  (1332 338)  routing T_25_21.lc_trk_g3_4 <X> T_25_21.input0_1
 (6 3)  (1312 339)  (1312 339)  routing T_25_21.sp4_v_t_37 <X> T_25_21.sp4_h_l_37
 (16 3)  (1322 339)  (1322 339)  routing T_25_21.sp4_v_b_4 <X> T_25_21.lc_trk_g0_4
 (17 3)  (1323 339)  (1323 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (27 3)  (1333 339)  (1333 339)  routing T_25_21.lc_trk_g3_4 <X> T_25_21.input0_1
 (28 3)  (1334 339)  (1334 339)  routing T_25_21.lc_trk_g3_4 <X> T_25_21.input0_1
 (29 3)  (1335 339)  (1335 339)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g3_4 input0_1
 (26 4)  (1332 340)  (1332 340)  routing T_25_21.lc_trk_g2_4 <X> T_25_21.input0_2
 (28 5)  (1334 341)  (1334 341)  routing T_25_21.lc_trk_g2_4 <X> T_25_21.input0_2
 (29 5)  (1335 341)  (1335 341)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g2_4 input0_2
 (17 6)  (1323 342)  (1323 342)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (26 6)  (1332 342)  (1332 342)  routing T_25_21.lc_trk_g1_6 <X> T_25_21.input0_3
 (18 7)  (1324 343)  (1324 343)  routing T_25_21.sp4_r_v_b_29 <X> T_25_21.lc_trk_g1_5
 (22 7)  (1328 343)  (1328 343)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (1331 343)  (1331 343)  routing T_25_21.sp4_r_v_b_30 <X> T_25_21.lc_trk_g1_6
 (26 7)  (1332 343)  (1332 343)  routing T_25_21.lc_trk_g1_6 <X> T_25_21.input0_3
 (27 7)  (1333 343)  (1333 343)  routing T_25_21.lc_trk_g1_6 <X> T_25_21.input0_3
 (29 7)  (1335 343)  (1335 343)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g1_6 input0_3
 (16 8)  (1322 344)  (1322 344)  routing T_25_21.sp12_v_t_14 <X> T_25_21.lc_trk_g2_1
 (17 8)  (1323 344)  (1323 344)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_14 lc_trk_g2_1
 (26 8)  (1332 344)  (1332 344)  routing T_25_21.lc_trk_g3_7 <X> T_25_21.input0_4
 (28 8)  (1334 344)  (1334 344)  routing T_25_21.lc_trk_g2_5 <X> T_25_21.wire_bram/ram/WDATA_11
 (29 8)  (1335 344)  (1335 344)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_5 wire_bram/ram/WDATA_11
 (30 8)  (1336 344)  (1336 344)  routing T_25_21.lc_trk_g2_5 <X> T_25_21.wire_bram/ram/WDATA_11
 (18 9)  (1324 345)  (1324 345)  routing T_25_21.sp12_v_t_14 <X> T_25_21.lc_trk_g2_1
 (19 9)  (1325 345)  (1325 345)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_b_20
 (26 9)  (1332 345)  (1332 345)  routing T_25_21.lc_trk_g3_7 <X> T_25_21.input0_4
 (27 9)  (1333 345)  (1333 345)  routing T_25_21.lc_trk_g3_7 <X> T_25_21.input0_4
 (28 9)  (1334 345)  (1334 345)  routing T_25_21.lc_trk_g3_7 <X> T_25_21.input0_4
 (29 9)  (1335 345)  (1335 345)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g3_7 input0_4
 (39 9)  (1345 345)  (1345 345)  Enable bit of Mux _out_links/OutMux0_4 => wire_bram/ram/RDATA_11 sp4_v_b_8
 (11 10)  (1317 346)  (1317 346)  routing T_25_21.sp4_v_b_0 <X> T_25_21.sp4_v_t_45
 (13 10)  (1319 346)  (1319 346)  routing T_25_21.sp4_v_b_0 <X> T_25_21.sp4_v_t_45
 (15 10)  (1321 346)  (1321 346)  routing T_25_21.sp4_h_r_45 <X> T_25_21.lc_trk_g2_5
 (16 10)  (1322 346)  (1322 346)  routing T_25_21.sp4_h_r_45 <X> T_25_21.lc_trk_g2_5
 (17 10)  (1323 346)  (1323 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (1324 346)  (1324 346)  routing T_25_21.sp4_h_r_45 <X> T_25_21.lc_trk_g2_5
 (14 11)  (1320 347)  (1320 347)  routing T_25_21.sp12_v_b_20 <X> T_25_21.lc_trk_g2_4
 (16 11)  (1322 347)  (1322 347)  routing T_25_21.sp12_v_b_20 <X> T_25_21.lc_trk_g2_4
 (17 11)  (1323 347)  (1323 347)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (18 11)  (1324 347)  (1324 347)  routing T_25_21.sp4_h_r_45 <X> T_25_21.lc_trk_g2_5
 (26 11)  (1332 347)  (1332 347)  routing T_25_21.lc_trk_g0_3 <X> T_25_21.input0_5
 (29 11)  (1335 347)  (1335 347)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g0_3 input0_5
 (32 11)  (1338 347)  (1338 347)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g2_1 input2_5
 (33 11)  (1339 347)  (1339 347)  routing T_25_21.lc_trk_g2_1 <X> T_25_21.input2_5
 (11 12)  (1317 348)  (1317 348)  routing T_25_21.sp4_v_t_38 <X> T_25_21.sp4_v_b_11
 (13 12)  (1319 348)  (1319 348)  routing T_25_21.sp4_v_t_38 <X> T_25_21.sp4_v_b_11
 (21 12)  (1327 348)  (1327 348)  routing T_25_21.sp12_v_b_3 <X> T_25_21.lc_trk_g3_3
 (22 12)  (1328 348)  (1328 348)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_3 lc_trk_g3_3
 (24 12)  (1330 348)  (1330 348)  routing T_25_21.sp12_v_b_3 <X> T_25_21.lc_trk_g3_3
 (25 12)  (1331 348)  (1331 348)  routing T_25_21.sp4_h_r_42 <X> T_25_21.lc_trk_g3_2
 (26 12)  (1332 348)  (1332 348)  routing T_25_21.lc_trk_g1_5 <X> T_25_21.input0_6
 (8 13)  (1314 349)  (1314 349)  routing T_25_21.sp4_h_l_47 <X> T_25_21.sp4_v_b_10
 (9 13)  (1315 349)  (1315 349)  routing T_25_21.sp4_h_l_47 <X> T_25_21.sp4_v_b_10
 (15 13)  (1321 349)  (1321 349)  routing T_25_21.sp4_v_b_40 <X> T_25_21.lc_trk_g3_0
 (16 13)  (1322 349)  (1322 349)  routing T_25_21.sp4_v_b_40 <X> T_25_21.lc_trk_g3_0
 (17 13)  (1323 349)  (1323 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_40 lc_trk_g3_0
 (21 13)  (1327 349)  (1327 349)  routing T_25_21.sp12_v_b_3 <X> T_25_21.lc_trk_g3_3
 (22 13)  (1328 349)  (1328 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (1329 349)  (1329 349)  routing T_25_21.sp4_h_r_42 <X> T_25_21.lc_trk_g3_2
 (24 13)  (1330 349)  (1330 349)  routing T_25_21.sp4_h_r_42 <X> T_25_21.lc_trk_g3_2
 (25 13)  (1331 349)  (1331 349)  routing T_25_21.sp4_h_r_42 <X> T_25_21.lc_trk_g3_2
 (27 13)  (1333 349)  (1333 349)  routing T_25_21.lc_trk_g1_5 <X> T_25_21.input0_6
 (29 13)  (1335 349)  (1335 349)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g1_5 input0_6
 (32 13)  (1338 349)  (1338 349)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g3_3 input2_6
 (33 13)  (1339 349)  (1339 349)  routing T_25_21.lc_trk_g3_3 <X> T_25_21.input2_6
 (34 13)  (1340 349)  (1340 349)  routing T_25_21.lc_trk_g3_3 <X> T_25_21.input2_6
 (35 13)  (1341 349)  (1341 349)  routing T_25_21.lc_trk_g3_3 <X> T_25_21.input2_6
 (1 14)  (1307 350)  (1307 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/RE
 (16 14)  (1322 350)  (1322 350)  routing T_25_21.sp12_v_t_18 <X> T_25_21.lc_trk_g3_5
 (17 14)  (1323 350)  (1323 350)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_18 lc_trk_g3_5
 (22 14)  (1328 350)  (1328 350)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_20 lc_trk_g3_7
 (23 14)  (1329 350)  (1329 350)  routing T_25_21.sp12_v_t_20 <X> T_25_21.lc_trk_g3_7
 (1 15)  (1307 351)  (1307 351)  routing T_25_21.lc_trk_g0_4 <X> T_25_21.wire_bram/ram/RE
 (3 15)  (1309 351)  (1309 351)  routing T_25_21.sp12_h_l_22 <X> T_25_21.sp12_v_t_22
 (14 15)  (1320 351)  (1320 351)  routing T_25_21.sp4_h_r_28 <X> T_25_21.lc_trk_g3_4
 (15 15)  (1321 351)  (1321 351)  routing T_25_21.sp4_h_r_28 <X> T_25_21.lc_trk_g3_4
 (16 15)  (1322 351)  (1322 351)  routing T_25_21.sp4_h_r_28 <X> T_25_21.lc_trk_g3_4
 (17 15)  (1323 351)  (1323 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_28 lc_trk_g3_4
 (18 15)  (1324 351)  (1324 351)  routing T_25_21.sp12_v_t_18 <X> T_25_21.lc_trk_g3_5
 (21 15)  (1327 351)  (1327 351)  routing T_25_21.sp12_v_t_20 <X> T_25_21.lc_trk_g3_7
 (27 15)  (1333 351)  (1333 351)  routing T_25_21.lc_trk_g3_0 <X> T_25_21.input0_7
 (28 15)  (1334 351)  (1334 351)  routing T_25_21.lc_trk_g3_0 <X> T_25_21.input0_7
 (29 15)  (1335 351)  (1335 351)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g3_0 input0_7
 (32 15)  (1338 351)  (1338 351)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g3_2 input2_7
 (33 15)  (1339 351)  (1339 351)  routing T_25_21.lc_trk_g3_2 <X> T_25_21.input2_7
 (34 15)  (1340 351)  (1340 351)  routing T_25_21.lc_trk_g3_2 <X> T_25_21.input2_7
 (35 15)  (1341 351)  (1341 351)  routing T_25_21.lc_trk_g3_2 <X> T_25_21.input2_7


LogicTile_26_21

 (16 0)  (1364 336)  (1364 336)  routing T_26_21.sp4_v_b_1 <X> T_26_21.lc_trk_g0_1
 (17 0)  (1365 336)  (1365 336)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (1366 336)  (1366 336)  routing T_26_21.sp4_v_b_1 <X> T_26_21.lc_trk_g0_1
 (28 0)  (1376 336)  (1376 336)  routing T_26_21.lc_trk_g2_7 <X> T_26_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (1377 336)  (1377 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (1378 336)  (1378 336)  routing T_26_21.lc_trk_g2_7 <X> T_26_21.wire_logic_cluster/lc_0/in_1
 (44 0)  (1392 336)  (1392 336)  LC_0 Logic Functioning bit
 (30 1)  (1378 337)  (1378 337)  routing T_26_21.lc_trk_g2_7 <X> T_26_21.wire_logic_cluster/lc_0/in_1
 (32 1)  (1380 337)  (1380 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (1381 337)  (1381 337)  routing T_26_21.lc_trk_g2_0 <X> T_26_21.input_2_0
 (6 2)  (1354 338)  (1354 338)  routing T_26_21.sp4_h_l_42 <X> T_26_21.sp4_v_t_37
 (28 2)  (1376 338)  (1376 338)  routing T_26_21.lc_trk_g2_2 <X> T_26_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (1377 338)  (1377 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (1380 338)  (1380 338)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1384 338)  (1384 338)  LC_1 Logic Functioning bit
 (37 2)  (1385 338)  (1385 338)  LC_1 Logic Functioning bit
 (38 2)  (1386 338)  (1386 338)  LC_1 Logic Functioning bit
 (39 2)  (1387 338)  (1387 338)  LC_1 Logic Functioning bit
 (44 2)  (1392 338)  (1392 338)  LC_1 Logic Functioning bit
 (9 3)  (1357 339)  (1357 339)  routing T_26_21.sp4_v_b_1 <X> T_26_21.sp4_v_t_36
 (30 3)  (1378 339)  (1378 339)  routing T_26_21.lc_trk_g2_2 <X> T_26_21.wire_logic_cluster/lc_1/in_1
 (36 3)  (1384 339)  (1384 339)  LC_1 Logic Functioning bit
 (37 3)  (1385 339)  (1385 339)  LC_1 Logic Functioning bit
 (38 3)  (1386 339)  (1386 339)  LC_1 Logic Functioning bit
 (39 3)  (1387 339)  (1387 339)  LC_1 Logic Functioning bit
 (29 4)  (1377 340)  (1377 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (1380 340)  (1380 340)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1384 340)  (1384 340)  LC_2 Logic Functioning bit
 (37 4)  (1385 340)  (1385 340)  LC_2 Logic Functioning bit
 (38 4)  (1386 340)  (1386 340)  LC_2 Logic Functioning bit
 (39 4)  (1387 340)  (1387 340)  LC_2 Logic Functioning bit
 (44 4)  (1392 340)  (1392 340)  LC_2 Logic Functioning bit
 (48 4)  (1396 340)  (1396 340)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (36 5)  (1384 341)  (1384 341)  LC_2 Logic Functioning bit
 (37 5)  (1385 341)  (1385 341)  LC_2 Logic Functioning bit
 (38 5)  (1386 341)  (1386 341)  LC_2 Logic Functioning bit
 (39 5)  (1387 341)  (1387 341)  LC_2 Logic Functioning bit
 (28 6)  (1376 342)  (1376 342)  routing T_26_21.lc_trk_g2_4 <X> T_26_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (1377 342)  (1377 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1378 342)  (1378 342)  routing T_26_21.lc_trk_g2_4 <X> T_26_21.wire_logic_cluster/lc_3/in_1
 (32 6)  (1380 342)  (1380 342)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1384 342)  (1384 342)  LC_3 Logic Functioning bit
 (37 6)  (1385 342)  (1385 342)  LC_3 Logic Functioning bit
 (38 6)  (1386 342)  (1386 342)  LC_3 Logic Functioning bit
 (39 6)  (1387 342)  (1387 342)  LC_3 Logic Functioning bit
 (44 6)  (1392 342)  (1392 342)  LC_3 Logic Functioning bit
 (3 7)  (1351 343)  (1351 343)  routing T_26_21.sp12_h_l_23 <X> T_26_21.sp12_v_t_23
 (36 7)  (1384 343)  (1384 343)  LC_3 Logic Functioning bit
 (37 7)  (1385 343)  (1385 343)  LC_3 Logic Functioning bit
 (38 7)  (1386 343)  (1386 343)  LC_3 Logic Functioning bit
 (39 7)  (1387 343)  (1387 343)  LC_3 Logic Functioning bit
 (13 8)  (1361 344)  (1361 344)  routing T_26_21.sp4_h_l_45 <X> T_26_21.sp4_v_b_8
 (14 8)  (1362 344)  (1362 344)  routing T_26_21.sp4_h_r_40 <X> T_26_21.lc_trk_g2_0
 (28 8)  (1376 344)  (1376 344)  routing T_26_21.lc_trk_g2_5 <X> T_26_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (1377 344)  (1377 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (1378 344)  (1378 344)  routing T_26_21.lc_trk_g2_5 <X> T_26_21.wire_logic_cluster/lc_4/in_1
 (32 8)  (1380 344)  (1380 344)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (1384 344)  (1384 344)  LC_4 Logic Functioning bit
 (37 8)  (1385 344)  (1385 344)  LC_4 Logic Functioning bit
 (38 8)  (1386 344)  (1386 344)  LC_4 Logic Functioning bit
 (39 8)  (1387 344)  (1387 344)  LC_4 Logic Functioning bit
 (44 8)  (1392 344)  (1392 344)  LC_4 Logic Functioning bit
 (8 9)  (1356 345)  (1356 345)  routing T_26_21.sp4_h_l_42 <X> T_26_21.sp4_v_b_7
 (9 9)  (1357 345)  (1357 345)  routing T_26_21.sp4_h_l_42 <X> T_26_21.sp4_v_b_7
 (12 9)  (1360 345)  (1360 345)  routing T_26_21.sp4_h_l_45 <X> T_26_21.sp4_v_b_8
 (14 9)  (1362 345)  (1362 345)  routing T_26_21.sp4_h_r_40 <X> T_26_21.lc_trk_g2_0
 (15 9)  (1363 345)  (1363 345)  routing T_26_21.sp4_h_r_40 <X> T_26_21.lc_trk_g2_0
 (16 9)  (1364 345)  (1364 345)  routing T_26_21.sp4_h_r_40 <X> T_26_21.lc_trk_g2_0
 (17 9)  (1365 345)  (1365 345)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (22 9)  (1370 345)  (1370 345)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (1372 345)  (1372 345)  routing T_26_21.tnr_op_2 <X> T_26_21.lc_trk_g2_2
 (36 9)  (1384 345)  (1384 345)  LC_4 Logic Functioning bit
 (37 9)  (1385 345)  (1385 345)  LC_4 Logic Functioning bit
 (38 9)  (1386 345)  (1386 345)  LC_4 Logic Functioning bit
 (39 9)  (1387 345)  (1387 345)  LC_4 Logic Functioning bit
 (15 10)  (1363 346)  (1363 346)  routing T_26_21.tnr_op_5 <X> T_26_21.lc_trk_g2_5
 (17 10)  (1365 346)  (1365 346)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (21 10)  (1369 346)  (1369 346)  routing T_26_21.sp4_h_r_39 <X> T_26_21.lc_trk_g2_7
 (22 10)  (1370 346)  (1370 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (1371 346)  (1371 346)  routing T_26_21.sp4_h_r_39 <X> T_26_21.lc_trk_g2_7
 (24 10)  (1372 346)  (1372 346)  routing T_26_21.sp4_h_r_39 <X> T_26_21.lc_trk_g2_7
 (28 10)  (1376 346)  (1376 346)  routing T_26_21.lc_trk_g2_6 <X> T_26_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (1377 346)  (1377 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (1378 346)  (1378 346)  routing T_26_21.lc_trk_g2_6 <X> T_26_21.wire_logic_cluster/lc_5/in_1
 (32 10)  (1380 346)  (1380 346)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1384 346)  (1384 346)  LC_5 Logic Functioning bit
 (37 10)  (1385 346)  (1385 346)  LC_5 Logic Functioning bit
 (38 10)  (1386 346)  (1386 346)  LC_5 Logic Functioning bit
 (39 10)  (1387 346)  (1387 346)  LC_5 Logic Functioning bit
 (44 10)  (1392 346)  (1392 346)  LC_5 Logic Functioning bit
 (8 11)  (1356 347)  (1356 347)  routing T_26_21.sp4_h_l_42 <X> T_26_21.sp4_v_t_42
 (15 11)  (1363 347)  (1363 347)  routing T_26_21.tnr_op_4 <X> T_26_21.lc_trk_g2_4
 (17 11)  (1365 347)  (1365 347)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (22 11)  (1370 347)  (1370 347)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (1372 347)  (1372 347)  routing T_26_21.tnr_op_6 <X> T_26_21.lc_trk_g2_6
 (30 11)  (1378 347)  (1378 347)  routing T_26_21.lc_trk_g2_6 <X> T_26_21.wire_logic_cluster/lc_5/in_1
 (36 11)  (1384 347)  (1384 347)  LC_5 Logic Functioning bit
 (37 11)  (1385 347)  (1385 347)  LC_5 Logic Functioning bit
 (38 11)  (1386 347)  (1386 347)  LC_5 Logic Functioning bit
 (39 11)  (1387 347)  (1387 347)  LC_5 Logic Functioning bit
 (22 12)  (1370 348)  (1370 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (32 12)  (1380 348)  (1380 348)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (1383 348)  (1383 348)  routing T_26_21.lc_trk_g3_7 <X> T_26_21.input_2_6
 (36 12)  (1384 348)  (1384 348)  LC_6 Logic Functioning bit
 (37 12)  (1385 348)  (1385 348)  LC_6 Logic Functioning bit
 (38 12)  (1386 348)  (1386 348)  LC_6 Logic Functioning bit
 (39 12)  (1387 348)  (1387 348)  LC_6 Logic Functioning bit
 (44 12)  (1392 348)  (1392 348)  LC_6 Logic Functioning bit
 (21 13)  (1369 349)  (1369 349)  routing T_26_21.sp4_r_v_b_43 <X> T_26_21.lc_trk_g3_3
 (32 13)  (1380 349)  (1380 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (1381 349)  (1381 349)  routing T_26_21.lc_trk_g3_7 <X> T_26_21.input_2_6
 (34 13)  (1382 349)  (1382 349)  routing T_26_21.lc_trk_g3_7 <X> T_26_21.input_2_6
 (35 13)  (1383 349)  (1383 349)  routing T_26_21.lc_trk_g3_7 <X> T_26_21.input_2_6
 (36 13)  (1384 349)  (1384 349)  LC_6 Logic Functioning bit
 (37 13)  (1385 349)  (1385 349)  LC_6 Logic Functioning bit
 (38 13)  (1386 349)  (1386 349)  LC_6 Logic Functioning bit
 (39 13)  (1387 349)  (1387 349)  LC_6 Logic Functioning bit
 (11 14)  (1359 350)  (1359 350)  routing T_26_21.sp4_v_b_8 <X> T_26_21.sp4_v_t_46
 (22 14)  (1370 350)  (1370 350)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (1372 350)  (1372 350)  routing T_26_21.tnr_op_7 <X> T_26_21.lc_trk_g3_7
 (27 14)  (1375 350)  (1375 350)  routing T_26_21.lc_trk_g3_3 <X> T_26_21.wire_logic_cluster/lc_7/in_1
 (28 14)  (1376 350)  (1376 350)  routing T_26_21.lc_trk_g3_3 <X> T_26_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (1377 350)  (1377 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (1380 350)  (1380 350)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (1384 350)  (1384 350)  LC_7 Logic Functioning bit
 (37 14)  (1385 350)  (1385 350)  LC_7 Logic Functioning bit
 (38 14)  (1386 350)  (1386 350)  LC_7 Logic Functioning bit
 (39 14)  (1387 350)  (1387 350)  LC_7 Logic Functioning bit
 (44 14)  (1392 350)  (1392 350)  LC_7 Logic Functioning bit
 (51 14)  (1399 350)  (1399 350)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (12 15)  (1360 351)  (1360 351)  routing T_26_21.sp4_v_b_8 <X> T_26_21.sp4_v_t_46
 (30 15)  (1378 351)  (1378 351)  routing T_26_21.lc_trk_g3_3 <X> T_26_21.wire_logic_cluster/lc_7/in_1
 (36 15)  (1384 351)  (1384 351)  LC_7 Logic Functioning bit
 (37 15)  (1385 351)  (1385 351)  LC_7 Logic Functioning bit
 (38 15)  (1386 351)  (1386 351)  LC_7 Logic Functioning bit
 (39 15)  (1387 351)  (1387 351)  LC_7 Logic Functioning bit


LogicTile_27_21

 (12 0)  (1414 336)  (1414 336)  routing T_27_21.sp4_h_l_46 <X> T_27_21.sp4_h_r_2
 (13 1)  (1415 337)  (1415 337)  routing T_27_21.sp4_h_l_46 <X> T_27_21.sp4_h_r_2
 (3 2)  (1405 338)  (1405 338)  routing T_27_21.sp12_v_t_23 <X> T_27_21.sp12_h_l_23
 (13 10)  (1415 346)  (1415 346)  routing T_27_21.sp4_h_r_8 <X> T_27_21.sp4_v_t_45
 (12 11)  (1414 347)  (1414 347)  routing T_27_21.sp4_h_r_8 <X> T_27_21.sp4_v_t_45


LogicTile_28_21

 (4 2)  (1460 338)  (1460 338)  routing T_28_21.sp4_h_r_0 <X> T_28_21.sp4_v_t_37
 (5 3)  (1461 339)  (1461 339)  routing T_28_21.sp4_h_r_0 <X> T_28_21.sp4_v_t_37


LogicTile_29_21

 (8 1)  (1518 337)  (1518 337)  routing T_29_21.sp4_h_l_36 <X> T_29_21.sp4_v_b_1
 (9 1)  (1519 337)  (1519 337)  routing T_29_21.sp4_h_l_36 <X> T_29_21.sp4_v_b_1
 (8 3)  (1518 339)  (1518 339)  routing T_29_21.sp4_h_l_36 <X> T_29_21.sp4_v_t_36
 (13 6)  (1523 342)  (1523 342)  routing T_29_21.sp4_h_r_5 <X> T_29_21.sp4_v_t_40
 (12 7)  (1522 343)  (1522 343)  routing T_29_21.sp4_h_r_5 <X> T_29_21.sp4_v_t_40


LogicTile_31_21

 (13 0)  (1631 336)  (1631 336)  routing T_31_21.sp4_h_l_39 <X> T_31_21.sp4_v_b_2
 (4 1)  (1622 337)  (1622 337)  routing T_31_21.sp4_v_t_42 <X> T_31_21.sp4_h_r_0
 (12 1)  (1630 337)  (1630 337)  routing T_31_21.sp4_h_l_39 <X> T_31_21.sp4_v_b_2
 (10 11)  (1628 347)  (1628 347)  routing T_31_21.sp4_h_l_39 <X> T_31_21.sp4_v_t_42
 (13 11)  (1631 347)  (1631 347)  routing T_31_21.sp4_v_b_3 <X> T_31_21.sp4_h_l_45
 (8 12)  (1626 348)  (1626 348)  routing T_31_21.sp4_h_l_39 <X> T_31_21.sp4_h_r_10
 (10 12)  (1628 348)  (1628 348)  routing T_31_21.sp4_h_l_39 <X> T_31_21.sp4_h_r_10


LogicTile_32_21

 (6 3)  (1678 339)  (1678 339)  routing T_32_21.sp4_h_r_0 <X> T_32_21.sp4_h_l_37


IO_Tile_33_21

 (16 0)  (1742 336)  (1742 336)  IOB_0 IO Functioning bit
 (0 1)  (1726 337)  (1726 337)  Enable bit of Mux _out_links/OutMux0_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_0
 (3 1)  (1729 337)  (1729 337)  IO control bit: IORIGHT_REN_1

 (0 3)  (1726 339)  (1726 339)  Enable bit of Mux _out_links/OutMux5_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_40
 (17 3)  (1743 339)  (1743 339)  IOB_0 IO Functioning bit
 (5 4)  (1731 340)  (1731 340)  routing T_33_21.span4_vert_b_5 <X> T_33_21.lc_trk_g0_5
 (7 4)  (1733 340)  (1733 340)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_5 lc_trk_g0_5
 (10 4)  (1736 340)  (1736 340)  routing T_33_21.lc_trk_g0_7 <X> T_33_21.wire_io_cluster/io_0/OUT_ENB
 (13 4)  (1739 340)  (1739 340)  routing T_33_21.lc_trk_g0_4 <X> T_33_21.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1743 340)  (1743 340)  IOB_0 IO Functioning bit
 (4 5)  (1730 341)  (1730 341)  routing T_33_21.span4_vert_b_4 <X> T_33_21.lc_trk_g0_4
 (5 5)  (1731 341)  (1731 341)  routing T_33_21.span4_vert_b_4 <X> T_33_21.lc_trk_g0_4
 (7 5)  (1733 341)  (1733 341)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_4 lc_trk_g0_4
 (8 5)  (1734 341)  (1734 341)  routing T_33_21.span4_vert_b_5 <X> T_33_21.lc_trk_g0_5
 (10 5)  (1736 341)  (1736 341)  routing T_33_21.lc_trk_g0_7 <X> T_33_21.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (1737 341)  (1737 341)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_7 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (1739 341)  (1739 341)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (1743 341)  (1743 341)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 342)  (1728 342)  IO control bit: IORIGHT_REN_0

 (5 6)  (1731 342)  (1731 342)  routing T_33_21.span4_horz_23 <X> T_33_21.lc_trk_g0_7
 (6 6)  (1732 342)  (1732 342)  routing T_33_21.span4_horz_23 <X> T_33_21.lc_trk_g0_7
 (7 6)  (1733 342)  (1733 342)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_23 lc_trk_g0_7
 (11 6)  (1737 342)  (1737 342)  routing T_33_21.span4_horz_13 <X> T_33_21.span4_vert_t_14
 (12 6)  (1738 342)  (1738 342)  routing T_33_21.span4_horz_13 <X> T_33_21.span4_vert_t_14
 (13 7)  (1739 343)  (1739 343)  routing T_33_21.span4_horz_13 <X> T_33_21.span4_vert_b_2
 (14 7)  (1740 343)  (1740 343)  routing T_33_21.span4_horz_13 <X> T_33_21.span4_vert_b_2
 (3 9)  (1729 345)  (1729 345)  IO control bit: IORIGHT_IE_0

 (10 10)  (1736 346)  (1736 346)  routing T_33_21.lc_trk_g1_7 <X> T_33_21.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (1737 346)  (1737 346)  routing T_33_21.lc_trk_g1_7 <X> T_33_21.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (1739 346)  (1739 346)  routing T_33_21.lc_trk_g0_5 <X> T_33_21.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 346)  (1742 346)  IOB_1 IO Functioning bit
 (10 11)  (1736 347)  (1736 347)  routing T_33_21.lc_trk_g1_7 <X> T_33_21.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1737 347)  (1737 347)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_7 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 347)  (1739 347)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 349)  (1743 349)  IOB_1 IO Functioning bit
 (5 14)  (1731 350)  (1731 350)  routing T_33_21.span4_horz_23 <X> T_33_21.lc_trk_g1_7
 (6 14)  (1732 350)  (1732 350)  routing T_33_21.span4_horz_23 <X> T_33_21.lc_trk_g1_7
 (7 14)  (1733 350)  (1733 350)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_23 lc_trk_g1_7
 (17 14)  (1743 350)  (1743 350)  IOB_1 IO Functioning bit


IO_Tile_0_20

 (3 1)  (14 321)  (14 321)  IO control bit: IOLEFT_REN_1

 (3 6)  (14 326)  (14 326)  IO control bit: IOLEFT_IE_1

 (16 9)  (1 329)  (1 329)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 333)  (0 333)  IOB_1 IO Functioning bit


LogicTile_7_20

 (22 0)  (364 320)  (364 320)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (365 320)  (365 320)  routing T_7_20.sp12_h_l_16 <X> T_7_20.lc_trk_g0_3
 (21 1)  (363 321)  (363 321)  routing T_7_20.sp12_h_l_16 <X> T_7_20.lc_trk_g0_3
 (0 2)  (342 322)  (342 322)  routing T_7_20.glb_netwk_6 <X> T_7_20.wire_logic_cluster/lc_7/clk
 (1 2)  (343 322)  (343 322)  routing T_7_20.glb_netwk_6 <X> T_7_20.wire_logic_cluster/lc_7/clk
 (2 2)  (344 322)  (344 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 4)  (363 324)  (363 324)  routing T_7_20.wire_logic_cluster/lc_3/out <X> T_7_20.lc_trk_g1_3
 (22 4)  (364 324)  (364 324)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (36 6)  (378 326)  (378 326)  LC_3 Logic Functioning bit
 (38 6)  (380 326)  (380 326)  LC_3 Logic Functioning bit
 (41 6)  (383 326)  (383 326)  LC_3 Logic Functioning bit
 (43 6)  (385 326)  (385 326)  LC_3 Logic Functioning bit
 (45 6)  (387 326)  (387 326)  LC_3 Logic Functioning bit
 (26 7)  (368 327)  (368 327)  routing T_7_20.lc_trk_g0_3 <X> T_7_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 327)  (371 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (37 7)  (379 327)  (379 327)  LC_3 Logic Functioning bit
 (39 7)  (381 327)  (381 327)  LC_3 Logic Functioning bit
 (40 7)  (382 327)  (382 327)  LC_3 Logic Functioning bit
 (42 7)  (384 327)  (384 327)  LC_3 Logic Functioning bit
 (13 8)  (355 328)  (355 328)  routing T_7_20.sp4_v_t_45 <X> T_7_20.sp4_v_b_8
 (32 10)  (374 330)  (374 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (376 330)  (376 330)  routing T_7_20.lc_trk_g1_3 <X> T_7_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (378 330)  (378 330)  LC_5 Logic Functioning bit
 (37 10)  (379 330)  (379 330)  LC_5 Logic Functioning bit
 (38 10)  (380 330)  (380 330)  LC_5 Logic Functioning bit
 (39 10)  (381 330)  (381 330)  LC_5 Logic Functioning bit
 (45 10)  (387 330)  (387 330)  LC_5 Logic Functioning bit
 (51 10)  (393 330)  (393 330)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (31 11)  (373 331)  (373 331)  routing T_7_20.lc_trk_g1_3 <X> T_7_20.wire_logic_cluster/lc_5/in_3
 (36 11)  (378 331)  (378 331)  LC_5 Logic Functioning bit
 (37 11)  (379 331)  (379 331)  LC_5 Logic Functioning bit
 (38 11)  (380 331)  (380 331)  LC_5 Logic Functioning bit
 (39 11)  (381 331)  (381 331)  LC_5 Logic Functioning bit


RAM_Tile_8_20

 (21 0)  (417 320)  (417 320)  routing T_8_20.sp4_h_r_19 <X> T_8_20.lc_trk_g0_3
 (22 0)  (418 320)  (418 320)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (419 320)  (419 320)  routing T_8_20.sp4_h_r_19 <X> T_8_20.lc_trk_g0_3
 (24 0)  (420 320)  (420 320)  routing T_8_20.sp4_h_r_19 <X> T_8_20.lc_trk_g0_3
 (27 0)  (423 320)  (423 320)  routing T_8_20.lc_trk_g1_4 <X> T_8_20.wire_bram/ram/WDATA_7
 (29 0)  (425 320)  (425 320)  Enable bit of Mux _bram/lcb1_0 => lc_trk_g1_4 wire_bram/ram/WDATA_7
 (30 0)  (426 320)  (426 320)  routing T_8_20.lc_trk_g1_4 <X> T_8_20.wire_bram/ram/WDATA_7
 (21 1)  (417 321)  (417 321)  routing T_8_20.sp4_h_r_19 <X> T_8_20.lc_trk_g0_3
 (0 2)  (396 322)  (396 322)  routing T_8_20.glb_netwk_6 <X> T_8_20.wire_bram/ram/WCLK
 (1 2)  (397 322)  (397 322)  routing T_8_20.glb_netwk_6 <X> T_8_20.wire_bram/ram/WCLK
 (2 2)  (398 322)  (398 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (28 2)  (424 322)  (424 322)  routing T_8_20.lc_trk_g2_4 <X> T_8_20.wire_bram/ram/WDATA_6
 (29 2)  (425 322)  (425 322)  Enable bit of Mux _bram/lcb1_1 => lc_trk_g2_4 wire_bram/ram/WDATA_6
 (30 2)  (426 322)  (426 322)  routing T_8_20.lc_trk_g2_4 <X> T_8_20.wire_bram/ram/WDATA_6
 (0 4)  (396 324)  (396 324)  routing T_8_20.lc_trk_g3_3 <X> T_8_20.wire_bram/ram/WCLKE
 (1 4)  (397 324)  (397 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_bram/ram/WCLKE
 (3 4)  (399 324)  (399 324)  routing T_8_20.sp12_v_t_23 <X> T_8_20.sp12_h_r_0
 (6 4)  (402 324)  (402 324)  routing T_8_20.sp4_v_t_37 <X> T_8_20.sp4_v_b_3
 (7 4)  (403 324)  (403 324)  Cascade buffer Enable bit: MEMT_LC04_inmux00_bram_cbit_5

 (11 4)  (407 324)  (407 324)  routing T_8_20.sp4_v_t_39 <X> T_8_20.sp4_v_b_5
 (27 4)  (423 324)  (423 324)  routing T_8_20.lc_trk_g3_2 <X> T_8_20.wire_bram/ram/WDATA_5
 (28 4)  (424 324)  (424 324)  routing T_8_20.lc_trk_g3_2 <X> T_8_20.wire_bram/ram/WDATA_5
 (29 4)  (425 324)  (425 324)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g3_2 wire_bram/ram/WDATA_5
 (0 5)  (396 325)  (396 325)  routing T_8_20.lc_trk_g3_3 <X> T_8_20.wire_bram/ram/WCLKE
 (1 5)  (397 325)  (397 325)  routing T_8_20.lc_trk_g3_3 <X> T_8_20.wire_bram/ram/WCLKE
 (5 5)  (401 325)  (401 325)  routing T_8_20.sp4_v_t_37 <X> T_8_20.sp4_v_b_3
 (12 5)  (408 325)  (408 325)  routing T_8_20.sp4_v_t_39 <X> T_8_20.sp4_v_b_5
 (30 5)  (426 325)  (426 325)  routing T_8_20.lc_trk_g3_2 <X> T_8_20.wire_bram/ram/WDATA_5
 (7 6)  (403 326)  (403 326)  Cascade buffer Enable bit: MEMT_LC04_inmux00_bram_cbit_7

 (14 6)  (410 326)  (410 326)  routing T_8_20.sp4_h_r_12 <X> T_8_20.lc_trk_g1_4
 (15 6)  (411 326)  (411 326)  routing T_8_20.sp4_v_t_8 <X> T_8_20.lc_trk_g1_5
 (16 6)  (412 326)  (412 326)  routing T_8_20.sp4_v_t_8 <X> T_8_20.lc_trk_g1_5
 (17 6)  (413 326)  (413 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_t_8 lc_trk_g1_5
 (21 6)  (417 326)  (417 326)  routing T_8_20.sp4_h_l_10 <X> T_8_20.lc_trk_g1_7
 (22 6)  (418 326)  (418 326)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (419 326)  (419 326)  routing T_8_20.sp4_h_l_10 <X> T_8_20.lc_trk_g1_7
 (24 6)  (420 326)  (420 326)  routing T_8_20.sp4_h_l_10 <X> T_8_20.lc_trk_g1_7
 (27 6)  (423 326)  (423 326)  routing T_8_20.lc_trk_g3_7 <X> T_8_20.wire_bram/ram/WDATA_4
 (28 6)  (424 326)  (424 326)  routing T_8_20.lc_trk_g3_7 <X> T_8_20.wire_bram/ram/WDATA_4
 (29 6)  (425 326)  (425 326)  Enable bit of Mux _bram/lcb1_3 => lc_trk_g3_7 wire_bram/ram/WDATA_4
 (30 6)  (426 326)  (426 326)  routing T_8_20.lc_trk_g3_7 <X> T_8_20.wire_bram/ram/WDATA_4
 (15 7)  (411 327)  (411 327)  routing T_8_20.sp4_h_r_12 <X> T_8_20.lc_trk_g1_4
 (16 7)  (412 327)  (412 327)  routing T_8_20.sp4_h_r_12 <X> T_8_20.lc_trk_g1_4
 (17 7)  (413 327)  (413 327)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_12 lc_trk_g1_4
 (21 7)  (417 327)  (417 327)  routing T_8_20.sp4_h_l_10 <X> T_8_20.lc_trk_g1_7
 (22 7)  (418 327)  (418 327)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (419 327)  (419 327)  routing T_8_20.sp4_h_r_6 <X> T_8_20.lc_trk_g1_6
 (24 7)  (420 327)  (420 327)  routing T_8_20.sp4_h_r_6 <X> T_8_20.lc_trk_g1_6
 (25 7)  (421 327)  (421 327)  routing T_8_20.sp4_h_r_6 <X> T_8_20.lc_trk_g1_6
 (30 7)  (426 327)  (426 327)  routing T_8_20.lc_trk_g3_7 <X> T_8_20.wire_bram/ram/WDATA_4
 (15 8)  (411 328)  (411 328)  routing T_8_20.sp4_h_r_25 <X> T_8_20.lc_trk_g2_1
 (16 8)  (412 328)  (412 328)  routing T_8_20.sp4_h_r_25 <X> T_8_20.lc_trk_g2_1
 (17 8)  (413 328)  (413 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (25 8)  (421 328)  (421 328)  routing T_8_20.sp4_h_r_34 <X> T_8_20.lc_trk_g2_2
 (26 8)  (422 328)  (422 328)  routing T_8_20.lc_trk_g3_5 <X> T_8_20.input0_4
 (28 8)  (424 328)  (424 328)  routing T_8_20.lc_trk_g2_1 <X> T_8_20.wire_bram/ram/WDATA_3
 (29 8)  (425 328)  (425 328)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_1 wire_bram/ram/WDATA_3
 (9 9)  (405 329)  (405 329)  routing T_8_20.sp4_v_t_42 <X> T_8_20.sp4_v_b_7
 (18 9)  (414 329)  (414 329)  routing T_8_20.sp4_h_r_25 <X> T_8_20.lc_trk_g2_1
 (22 9)  (418 329)  (418 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (419 329)  (419 329)  routing T_8_20.sp4_h_r_34 <X> T_8_20.lc_trk_g2_2
 (24 9)  (420 329)  (420 329)  routing T_8_20.sp4_h_r_34 <X> T_8_20.lc_trk_g2_2
 (27 9)  (423 329)  (423 329)  routing T_8_20.lc_trk_g3_5 <X> T_8_20.input0_4
 (28 9)  (424 329)  (424 329)  routing T_8_20.lc_trk_g3_5 <X> T_8_20.input0_4
 (29 9)  (425 329)  (425 329)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g3_5 input0_4
 (4 10)  (400 330)  (400 330)  routing T_8_20.sp4_h_r_0 <X> T_8_20.sp4_v_t_43
 (6 10)  (402 330)  (402 330)  routing T_8_20.sp4_h_r_0 <X> T_8_20.sp4_v_t_43
 (25 10)  (421 330)  (421 330)  routing T_8_20.sp4_h_r_46 <X> T_8_20.lc_trk_g2_6
 (26 10)  (422 330)  (422 330)  routing T_8_20.lc_trk_g1_6 <X> T_8_20.input0_5
 (27 10)  (423 330)  (423 330)  routing T_8_20.lc_trk_g1_7 <X> T_8_20.wire_bram/ram/WDATA_2
 (29 10)  (425 330)  (425 330)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g1_7 wire_bram/ram/WDATA_2
 (30 10)  (426 330)  (426 330)  routing T_8_20.lc_trk_g1_7 <X> T_8_20.wire_bram/ram/WDATA_2
 (5 11)  (401 331)  (401 331)  routing T_8_20.sp4_h_r_0 <X> T_8_20.sp4_v_t_43
 (15 11)  (411 331)  (411 331)  routing T_8_20.tnr_op_4 <X> T_8_20.lc_trk_g2_4
 (17 11)  (413 331)  (413 331)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (22 11)  (418 331)  (418 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (419 331)  (419 331)  routing T_8_20.sp4_h_r_46 <X> T_8_20.lc_trk_g2_6
 (24 11)  (420 331)  (420 331)  routing T_8_20.sp4_h_r_46 <X> T_8_20.lc_trk_g2_6
 (25 11)  (421 331)  (421 331)  routing T_8_20.sp4_h_r_46 <X> T_8_20.lc_trk_g2_6
 (26 11)  (422 331)  (422 331)  routing T_8_20.lc_trk_g1_6 <X> T_8_20.input0_5
 (27 11)  (423 331)  (423 331)  routing T_8_20.lc_trk_g1_6 <X> T_8_20.input0_5
 (29 11)  (425 331)  (425 331)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g1_6 input0_5
 (30 11)  (426 331)  (426 331)  routing T_8_20.lc_trk_g1_7 <X> T_8_20.wire_bram/ram/WDATA_2
 (22 12)  (418 332)  (418 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (27 12)  (423 332)  (423 332)  routing T_8_20.lc_trk_g3_6 <X> T_8_20.wire_bram/ram/WDATA_1
 (28 12)  (424 332)  (424 332)  routing T_8_20.lc_trk_g3_6 <X> T_8_20.wire_bram/ram/WDATA_1
 (29 12)  (425 332)  (425 332)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g3_6 wire_bram/ram/WDATA_1
 (30 12)  (426 332)  (426 332)  routing T_8_20.lc_trk_g3_6 <X> T_8_20.wire_bram/ram/WDATA_1
 (22 13)  (418 333)  (418 333)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (420 333)  (420 333)  routing T_8_20.tnr_op_2 <X> T_8_20.lc_trk_g3_2
 (26 13)  (422 333)  (422 333)  routing T_8_20.lc_trk_g2_2 <X> T_8_20.input0_6
 (28 13)  (424 333)  (424 333)  routing T_8_20.lc_trk_g2_2 <X> T_8_20.input0_6
 (29 13)  (425 333)  (425 333)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g2_2 input0_6
 (30 13)  (426 333)  (426 333)  routing T_8_20.lc_trk_g3_6 <X> T_8_20.wire_bram/ram/WDATA_1
 (39 13)  (435 333)  (435 333)  Enable bit of Mux _out_links/OutMux0_6 => wire_bram/ram/RDATA_1 sp4_v_t_1
 (1 14)  (397 334)  (397 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (16 14)  (412 334)  (412 334)  routing T_8_20.sp4_v_b_37 <X> T_8_20.lc_trk_g3_5
 (17 14)  (413 334)  (413 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (414 334)  (414 334)  routing T_8_20.sp4_v_b_37 <X> T_8_20.lc_trk_g3_5
 (22 14)  (418 334)  (418 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (419 334)  (419 334)  routing T_8_20.sp4_v_b_47 <X> T_8_20.lc_trk_g3_7
 (24 14)  (420 334)  (420 334)  routing T_8_20.sp4_v_b_47 <X> T_8_20.lc_trk_g3_7
 (25 14)  (421 334)  (421 334)  routing T_8_20.sp12_v_b_6 <X> T_8_20.lc_trk_g3_6
 (28 14)  (424 334)  (424 334)  routing T_8_20.lc_trk_g2_6 <X> T_8_20.wire_bram/ram/WDATA_0
 (29 14)  (425 334)  (425 334)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g2_6 wire_bram/ram/WDATA_0
 (30 14)  (426 334)  (426 334)  routing T_8_20.lc_trk_g2_6 <X> T_8_20.wire_bram/ram/WDATA_0
 (0 15)  (396 335)  (396 335)  routing T_8_20.lc_trk_g1_5 <X> T_8_20.wire_bram/ram/WE
 (1 15)  (397 335)  (397 335)  routing T_8_20.lc_trk_g1_5 <X> T_8_20.wire_bram/ram/WE
 (18 15)  (414 335)  (414 335)  routing T_8_20.sp4_v_b_37 <X> T_8_20.lc_trk_g3_5
 (22 15)  (418 335)  (418 335)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_6 lc_trk_g3_6
 (24 15)  (420 335)  (420 335)  routing T_8_20.sp12_v_b_6 <X> T_8_20.lc_trk_g3_6
 (25 15)  (421 335)  (421 335)  routing T_8_20.sp12_v_b_6 <X> T_8_20.lc_trk_g3_6
 (26 15)  (422 335)  (422 335)  routing T_8_20.lc_trk_g0_3 <X> T_8_20.input0_7
 (29 15)  (425 335)  (425 335)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g0_3 input0_7
 (30 15)  (426 335)  (426 335)  routing T_8_20.lc_trk_g2_6 <X> T_8_20.wire_bram/ram/WDATA_0


LogicTile_9_20

 (4 0)  (442 320)  (442 320)  routing T_9_20.sp4_v_t_41 <X> T_9_20.sp4_v_b_0
 (6 0)  (444 320)  (444 320)  routing T_9_20.sp4_v_t_41 <X> T_9_20.sp4_v_b_0
 (15 0)  (453 320)  (453 320)  routing T_9_20.sp4_h_r_9 <X> T_9_20.lc_trk_g0_1
 (16 0)  (454 320)  (454 320)  routing T_9_20.sp4_h_r_9 <X> T_9_20.lc_trk_g0_1
 (17 0)  (455 320)  (455 320)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (456 320)  (456 320)  routing T_9_20.sp4_h_r_9 <X> T_9_20.lc_trk_g0_1
 (28 0)  (466 320)  (466 320)  routing T_9_20.lc_trk_g2_1 <X> T_9_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 320)  (467 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (470 320)  (470 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 320)  (471 320)  routing T_9_20.lc_trk_g3_2 <X> T_9_20.wire_logic_cluster/lc_0/in_3
 (34 0)  (472 320)  (472 320)  routing T_9_20.lc_trk_g3_2 <X> T_9_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (474 320)  (474 320)  LC_0 Logic Functioning bit
 (37 0)  (475 320)  (475 320)  LC_0 Logic Functioning bit
 (38 0)  (476 320)  (476 320)  LC_0 Logic Functioning bit
 (39 0)  (477 320)  (477 320)  LC_0 Logic Functioning bit
 (45 0)  (483 320)  (483 320)  LC_0 Logic Functioning bit
 (9 1)  (447 321)  (447 321)  routing T_9_20.sp4_v_t_40 <X> T_9_20.sp4_v_b_1
 (10 1)  (448 321)  (448 321)  routing T_9_20.sp4_v_t_40 <X> T_9_20.sp4_v_b_1
 (22 1)  (460 321)  (460 321)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (462 321)  (462 321)  routing T_9_20.bot_op_2 <X> T_9_20.lc_trk_g0_2
 (26 1)  (464 321)  (464 321)  routing T_9_20.lc_trk_g0_2 <X> T_9_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 321)  (467 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (469 321)  (469 321)  routing T_9_20.lc_trk_g3_2 <X> T_9_20.wire_logic_cluster/lc_0/in_3
 (51 1)  (489 321)  (489 321)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (53 1)  (491 321)  (491 321)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (438 322)  (438 322)  routing T_9_20.glb_netwk_6 <X> T_9_20.wire_logic_cluster/lc_7/clk
 (1 2)  (439 322)  (439 322)  routing T_9_20.glb_netwk_6 <X> T_9_20.wire_logic_cluster/lc_7/clk
 (2 2)  (440 322)  (440 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (459 322)  (459 322)  routing T_9_20.sp4_h_l_10 <X> T_9_20.lc_trk_g0_7
 (22 2)  (460 322)  (460 322)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (461 322)  (461 322)  routing T_9_20.sp4_h_l_10 <X> T_9_20.lc_trk_g0_7
 (24 2)  (462 322)  (462 322)  routing T_9_20.sp4_h_l_10 <X> T_9_20.lc_trk_g0_7
 (26 2)  (464 322)  (464 322)  routing T_9_20.lc_trk_g2_5 <X> T_9_20.wire_logic_cluster/lc_1/in_0
 (27 2)  (465 322)  (465 322)  routing T_9_20.lc_trk_g3_3 <X> T_9_20.wire_logic_cluster/lc_1/in_1
 (28 2)  (466 322)  (466 322)  routing T_9_20.lc_trk_g3_3 <X> T_9_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 322)  (467 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (469 322)  (469 322)  routing T_9_20.lc_trk_g2_6 <X> T_9_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 322)  (470 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 322)  (471 322)  routing T_9_20.lc_trk_g2_6 <X> T_9_20.wire_logic_cluster/lc_1/in_3
 (41 2)  (479 322)  (479 322)  LC_1 Logic Functioning bit
 (43 2)  (481 322)  (481 322)  LC_1 Logic Functioning bit
 (46 2)  (484 322)  (484 322)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (21 3)  (459 323)  (459 323)  routing T_9_20.sp4_h_l_10 <X> T_9_20.lc_trk_g0_7
 (22 3)  (460 323)  (460 323)  Enable bit of Mux _local_links/g0_mux_6 => glb2local_2 lc_trk_g0_6
 (28 3)  (466 323)  (466 323)  routing T_9_20.lc_trk_g2_5 <X> T_9_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 323)  (467 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (468 323)  (468 323)  routing T_9_20.lc_trk_g3_3 <X> T_9_20.wire_logic_cluster/lc_1/in_1
 (31 3)  (469 323)  (469 323)  routing T_9_20.lc_trk_g2_6 <X> T_9_20.wire_logic_cluster/lc_1/in_3
 (48 3)  (486 323)  (486 323)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (51 3)  (489 323)  (489 323)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (4 4)  (442 324)  (442 324)  routing T_9_20.sp4_v_t_38 <X> T_9_20.sp4_v_b_3
 (11 4)  (449 324)  (449 324)  routing T_9_20.sp4_v_t_44 <X> T_9_20.sp4_v_b_5
 (13 4)  (451 324)  (451 324)  routing T_9_20.sp4_v_t_44 <X> T_9_20.sp4_v_b_5
 (14 4)  (452 324)  (452 324)  routing T_9_20.sp12_h_r_0 <X> T_9_20.lc_trk_g1_0
 (25 4)  (463 324)  (463 324)  routing T_9_20.sp12_h_r_2 <X> T_9_20.lc_trk_g1_2
 (27 4)  (465 324)  (465 324)  routing T_9_20.lc_trk_g3_0 <X> T_9_20.wire_logic_cluster/lc_2/in_1
 (28 4)  (466 324)  (466 324)  routing T_9_20.lc_trk_g3_0 <X> T_9_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 324)  (467 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (469 324)  (469 324)  routing T_9_20.lc_trk_g0_7 <X> T_9_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (470 324)  (470 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (38 4)  (476 324)  (476 324)  LC_2 Logic Functioning bit
 (39 4)  (477 324)  (477 324)  LC_2 Logic Functioning bit
 (40 4)  (478 324)  (478 324)  LC_2 Logic Functioning bit
 (50 4)  (488 324)  (488 324)  Cascade bit: LH_LC02_inmux02_5

 (53 4)  (491 324)  (491 324)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (14 5)  (452 325)  (452 325)  routing T_9_20.sp12_h_r_0 <X> T_9_20.lc_trk_g1_0
 (15 5)  (453 325)  (453 325)  routing T_9_20.sp12_h_r_0 <X> T_9_20.lc_trk_g1_0
 (17 5)  (455 325)  (455 325)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (22 5)  (460 325)  (460 325)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_2 lc_trk_g1_2
 (24 5)  (462 325)  (462 325)  routing T_9_20.sp12_h_r_2 <X> T_9_20.lc_trk_g1_2
 (25 5)  (463 325)  (463 325)  routing T_9_20.sp12_h_r_2 <X> T_9_20.lc_trk_g1_2
 (31 5)  (469 325)  (469 325)  routing T_9_20.lc_trk_g0_7 <X> T_9_20.wire_logic_cluster/lc_2/in_3
 (38 5)  (476 325)  (476 325)  LC_2 Logic Functioning bit
 (39 5)  (477 325)  (477 325)  LC_2 Logic Functioning bit
 (40 5)  (478 325)  (478 325)  LC_2 Logic Functioning bit
 (21 6)  (459 326)  (459 326)  routing T_9_20.wire_logic_cluster/lc_7/out <X> T_9_20.lc_trk_g1_7
 (22 6)  (460 326)  (460 326)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (464 326)  (464 326)  routing T_9_20.lc_trk_g0_7 <X> T_9_20.wire_logic_cluster/lc_3/in_0
 (29 6)  (467 326)  (467 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (468 326)  (468 326)  routing T_9_20.lc_trk_g0_6 <X> T_9_20.wire_logic_cluster/lc_3/in_1
 (32 6)  (470 326)  (470 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (471 326)  (471 326)  routing T_9_20.lc_trk_g3_1 <X> T_9_20.wire_logic_cluster/lc_3/in_3
 (34 6)  (472 326)  (472 326)  routing T_9_20.lc_trk_g3_1 <X> T_9_20.wire_logic_cluster/lc_3/in_3
 (40 6)  (478 326)  (478 326)  LC_3 Logic Functioning bit
 (53 6)  (491 326)  (491 326)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (26 7)  (464 327)  (464 327)  routing T_9_20.lc_trk_g0_7 <X> T_9_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 327)  (467 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (468 327)  (468 327)  routing T_9_20.lc_trk_g0_6 <X> T_9_20.wire_logic_cluster/lc_3/in_1
 (32 7)  (470 327)  (470 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (471 327)  (471 327)  routing T_9_20.lc_trk_g3_0 <X> T_9_20.input_2_3
 (34 7)  (472 327)  (472 327)  routing T_9_20.lc_trk_g3_0 <X> T_9_20.input_2_3
 (40 7)  (478 327)  (478 327)  LC_3 Logic Functioning bit
 (42 7)  (480 327)  (480 327)  LC_3 Logic Functioning bit
 (17 8)  (455 328)  (455 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (32 8)  (470 328)  (470 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 328)  (471 328)  routing T_9_20.lc_trk_g2_1 <X> T_9_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (474 328)  (474 328)  LC_4 Logic Functioning bit
 (42 8)  (480 328)  (480 328)  LC_4 Logic Functioning bit
 (50 8)  (488 328)  (488 328)  Cascade bit: LH_LC04_inmux02_5

 (18 9)  (456 329)  (456 329)  routing T_9_20.sp4_r_v_b_33 <X> T_9_20.lc_trk_g2_1
 (26 9)  (464 329)  (464 329)  routing T_9_20.lc_trk_g0_2 <X> T_9_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 329)  (467 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (37 9)  (475 329)  (475 329)  LC_4 Logic Functioning bit
 (43 9)  (481 329)  (481 329)  LC_4 Logic Functioning bit
 (0 10)  (438 330)  (438 330)  routing T_9_20.glb_netwk_2 <X> T_9_20.glb2local_2
 (1 10)  (439 330)  (439 330)  Enable bit of Mux _local_links/global_mux_2 => glb_netwk_2 glb2local_2
 (15 10)  (453 330)  (453 330)  routing T_9_20.sp4_h_l_16 <X> T_9_20.lc_trk_g2_5
 (16 10)  (454 330)  (454 330)  routing T_9_20.sp4_h_l_16 <X> T_9_20.lc_trk_g2_5
 (17 10)  (455 330)  (455 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (25 10)  (463 330)  (463 330)  routing T_9_20.wire_logic_cluster/lc_6/out <X> T_9_20.lc_trk_g2_6
 (26 10)  (464 330)  (464 330)  routing T_9_20.lc_trk_g3_4 <X> T_9_20.wire_logic_cluster/lc_5/in_0
 (27 10)  (465 330)  (465 330)  routing T_9_20.lc_trk_g3_7 <X> T_9_20.wire_logic_cluster/lc_5/in_1
 (28 10)  (466 330)  (466 330)  routing T_9_20.lc_trk_g3_7 <X> T_9_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 330)  (467 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 330)  (468 330)  routing T_9_20.lc_trk_g3_7 <X> T_9_20.wire_logic_cluster/lc_5/in_1
 (31 10)  (469 330)  (469 330)  routing T_9_20.lc_trk_g2_4 <X> T_9_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 330)  (470 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 330)  (471 330)  routing T_9_20.lc_trk_g2_4 <X> T_9_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (474 330)  (474 330)  LC_5 Logic Functioning bit
 (38 10)  (476 330)  (476 330)  LC_5 Logic Functioning bit
 (41 10)  (479 330)  (479 330)  LC_5 Logic Functioning bit
 (17 11)  (455 331)  (455 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (18 11)  (456 331)  (456 331)  routing T_9_20.sp4_h_l_16 <X> T_9_20.lc_trk_g2_5
 (22 11)  (460 331)  (460 331)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (465 331)  (465 331)  routing T_9_20.lc_trk_g3_4 <X> T_9_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (466 331)  (466 331)  routing T_9_20.lc_trk_g3_4 <X> T_9_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 331)  (467 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (468 331)  (468 331)  routing T_9_20.lc_trk_g3_7 <X> T_9_20.wire_logic_cluster/lc_5/in_1
 (32 11)  (470 331)  (470 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (472 331)  (472 331)  routing T_9_20.lc_trk_g1_0 <X> T_9_20.input_2_5
 (37 11)  (475 331)  (475 331)  LC_5 Logic Functioning bit
 (39 11)  (477 331)  (477 331)  LC_5 Logic Functioning bit
 (40 11)  (478 331)  (478 331)  LC_5 Logic Functioning bit
 (42 11)  (480 331)  (480 331)  LC_5 Logic Functioning bit
 (17 12)  (455 332)  (455 332)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (456 332)  (456 332)  routing T_9_20.wire_logic_cluster/lc_1/out <X> T_9_20.lc_trk_g3_1
 (22 12)  (460 332)  (460 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (25 12)  (463 332)  (463 332)  routing T_9_20.wire_logic_cluster/lc_2/out <X> T_9_20.lc_trk_g3_2
 (26 12)  (464 332)  (464 332)  routing T_9_20.lc_trk_g2_4 <X> T_9_20.wire_logic_cluster/lc_6/in_0
 (29 12)  (467 332)  (467 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (470 332)  (470 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (472 332)  (472 332)  routing T_9_20.lc_trk_g1_2 <X> T_9_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (474 332)  (474 332)  LC_6 Logic Functioning bit
 (37 12)  (475 332)  (475 332)  LC_6 Logic Functioning bit
 (42 12)  (480 332)  (480 332)  LC_6 Logic Functioning bit
 (43 12)  (481 332)  (481 332)  LC_6 Logic Functioning bit
 (47 12)  (485 332)  (485 332)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (50 12)  (488 332)  (488 332)  Cascade bit: LH_LC06_inmux02_5

 (9 13)  (447 333)  (447 333)  routing T_9_20.sp4_v_t_39 <X> T_9_20.sp4_v_b_10
 (10 13)  (448 333)  (448 333)  routing T_9_20.sp4_v_t_39 <X> T_9_20.sp4_v_b_10
 (13 13)  (451 333)  (451 333)  routing T_9_20.sp4_v_t_43 <X> T_9_20.sp4_h_r_11
 (17 13)  (455 333)  (455 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (460 333)  (460 333)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (28 13)  (466 333)  (466 333)  routing T_9_20.lc_trk_g2_4 <X> T_9_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 333)  (467 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (469 333)  (469 333)  routing T_9_20.lc_trk_g1_2 <X> T_9_20.wire_logic_cluster/lc_6/in_3
 (36 13)  (474 333)  (474 333)  LC_6 Logic Functioning bit
 (37 13)  (475 333)  (475 333)  LC_6 Logic Functioning bit
 (43 13)  (481 333)  (481 333)  LC_6 Logic Functioning bit
 (0 14)  (438 334)  (438 334)  routing T_9_20.glb_netwk_4 <X> T_9_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (439 334)  (439 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (12 14)  (450 334)  (450 334)  routing T_9_20.sp4_v_b_11 <X> T_9_20.sp4_h_l_46
 (21 14)  (459 334)  (459 334)  routing T_9_20.sp4_h_r_39 <X> T_9_20.lc_trk_g3_7
 (22 14)  (460 334)  (460 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (461 334)  (461 334)  routing T_9_20.sp4_h_r_39 <X> T_9_20.lc_trk_g3_7
 (24 14)  (462 334)  (462 334)  routing T_9_20.sp4_h_r_39 <X> T_9_20.lc_trk_g3_7
 (27 14)  (465 334)  (465 334)  routing T_9_20.lc_trk_g1_7 <X> T_9_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 334)  (467 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (468 334)  (468 334)  routing T_9_20.lc_trk_g1_7 <X> T_9_20.wire_logic_cluster/lc_7/in_1
 (32 14)  (470 334)  (470 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (474 334)  (474 334)  LC_7 Logic Functioning bit
 (38 14)  (476 334)  (476 334)  LC_7 Logic Functioning bit
 (41 14)  (479 334)  (479 334)  LC_7 Logic Functioning bit
 (45 14)  (483 334)  (483 334)  LC_7 Logic Functioning bit
 (51 14)  (489 334)  (489 334)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (16 15)  (454 335)  (454 335)  routing T_9_20.sp12_v_b_12 <X> T_9_20.lc_trk_g3_4
 (17 15)  (455 335)  (455 335)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4
 (26 15)  (464 335)  (464 335)  routing T_9_20.lc_trk_g3_2 <X> T_9_20.wire_logic_cluster/lc_7/in_0
 (27 15)  (465 335)  (465 335)  routing T_9_20.lc_trk_g3_2 <X> T_9_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (466 335)  (466 335)  routing T_9_20.lc_trk_g3_2 <X> T_9_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 335)  (467 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (468 335)  (468 335)  routing T_9_20.lc_trk_g1_7 <X> T_9_20.wire_logic_cluster/lc_7/in_1
 (31 15)  (469 335)  (469 335)  routing T_9_20.lc_trk_g0_2 <X> T_9_20.wire_logic_cluster/lc_7/in_3
 (32 15)  (470 335)  (470 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (471 335)  (471 335)  routing T_9_20.lc_trk_g2_1 <X> T_9_20.input_2_7
 (42 15)  (480 335)  (480 335)  LC_7 Logic Functioning bit
 (48 15)  (486 335)  (486 335)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (52 15)  (490 335)  (490 335)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_10_20

 (14 0)  (506 320)  (506 320)  routing T_10_20.sp4_h_r_8 <X> T_10_20.lc_trk_g0_0
 (21 0)  (513 320)  (513 320)  routing T_10_20.sp4_h_r_19 <X> T_10_20.lc_trk_g0_3
 (22 0)  (514 320)  (514 320)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (515 320)  (515 320)  routing T_10_20.sp4_h_r_19 <X> T_10_20.lc_trk_g0_3
 (24 0)  (516 320)  (516 320)  routing T_10_20.sp4_h_r_19 <X> T_10_20.lc_trk_g0_3
 (26 0)  (518 320)  (518 320)  routing T_10_20.lc_trk_g3_5 <X> T_10_20.wire_logic_cluster/lc_0/in_0
 (28 0)  (520 320)  (520 320)  routing T_10_20.lc_trk_g2_7 <X> T_10_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 320)  (521 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (522 320)  (522 320)  routing T_10_20.lc_trk_g2_7 <X> T_10_20.wire_logic_cluster/lc_0/in_1
 (31 0)  (523 320)  (523 320)  routing T_10_20.lc_trk_g2_5 <X> T_10_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 320)  (524 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 320)  (525 320)  routing T_10_20.lc_trk_g2_5 <X> T_10_20.wire_logic_cluster/lc_0/in_3
 (35 0)  (527 320)  (527 320)  routing T_10_20.lc_trk_g1_5 <X> T_10_20.input_2_0
 (37 0)  (529 320)  (529 320)  LC_0 Logic Functioning bit
 (40 0)  (532 320)  (532 320)  LC_0 Logic Functioning bit
 (41 0)  (533 320)  (533 320)  LC_0 Logic Functioning bit
 (43 0)  (535 320)  (535 320)  LC_0 Logic Functioning bit
 (15 1)  (507 321)  (507 321)  routing T_10_20.sp4_h_r_8 <X> T_10_20.lc_trk_g0_0
 (16 1)  (508 321)  (508 321)  routing T_10_20.sp4_h_r_8 <X> T_10_20.lc_trk_g0_0
 (17 1)  (509 321)  (509 321)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (21 1)  (513 321)  (513 321)  routing T_10_20.sp4_h_r_19 <X> T_10_20.lc_trk_g0_3
 (22 1)  (514 321)  (514 321)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (516 321)  (516 321)  routing T_10_20.top_op_2 <X> T_10_20.lc_trk_g0_2
 (25 1)  (517 321)  (517 321)  routing T_10_20.top_op_2 <X> T_10_20.lc_trk_g0_2
 (27 1)  (519 321)  (519 321)  routing T_10_20.lc_trk_g3_5 <X> T_10_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (520 321)  (520 321)  routing T_10_20.lc_trk_g3_5 <X> T_10_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 321)  (521 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (522 321)  (522 321)  routing T_10_20.lc_trk_g2_7 <X> T_10_20.wire_logic_cluster/lc_0/in_1
 (32 1)  (524 321)  (524 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (526 321)  (526 321)  routing T_10_20.lc_trk_g1_5 <X> T_10_20.input_2_0
 (36 1)  (528 321)  (528 321)  LC_0 Logic Functioning bit
 (37 1)  (529 321)  (529 321)  LC_0 Logic Functioning bit
 (38 1)  (530 321)  (530 321)  LC_0 Logic Functioning bit
 (40 1)  (532 321)  (532 321)  LC_0 Logic Functioning bit
 (8 2)  (500 322)  (500 322)  routing T_10_20.sp4_v_t_36 <X> T_10_20.sp4_h_l_36
 (9 2)  (501 322)  (501 322)  routing T_10_20.sp4_v_t_36 <X> T_10_20.sp4_h_l_36
 (27 2)  (519 322)  (519 322)  routing T_10_20.lc_trk_g3_5 <X> T_10_20.wire_logic_cluster/lc_1/in_1
 (28 2)  (520 322)  (520 322)  routing T_10_20.lc_trk_g3_5 <X> T_10_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 322)  (521 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (522 322)  (522 322)  routing T_10_20.lc_trk_g3_5 <X> T_10_20.wire_logic_cluster/lc_1/in_1
 (32 2)  (524 322)  (524 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (37 2)  (529 322)  (529 322)  LC_1 Logic Functioning bit
 (38 2)  (530 322)  (530 322)  LC_1 Logic Functioning bit
 (40 2)  (532 322)  (532 322)  LC_1 Logic Functioning bit
 (43 2)  (535 322)  (535 322)  LC_1 Logic Functioning bit
 (50 2)  (542 322)  (542 322)  Cascade bit: LH_LC01_inmux02_5

 (11 3)  (503 323)  (503 323)  routing T_10_20.sp4_h_r_2 <X> T_10_20.sp4_h_l_39
 (22 3)  (514 323)  (514 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (515 323)  (515 323)  routing T_10_20.sp4_h_r_6 <X> T_10_20.lc_trk_g0_6
 (24 3)  (516 323)  (516 323)  routing T_10_20.sp4_h_r_6 <X> T_10_20.lc_trk_g0_6
 (25 3)  (517 323)  (517 323)  routing T_10_20.sp4_h_r_6 <X> T_10_20.lc_trk_g0_6
 (26 3)  (518 323)  (518 323)  routing T_10_20.lc_trk_g3_2 <X> T_10_20.wire_logic_cluster/lc_1/in_0
 (27 3)  (519 323)  (519 323)  routing T_10_20.lc_trk_g3_2 <X> T_10_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (520 323)  (520 323)  routing T_10_20.lc_trk_g3_2 <X> T_10_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 323)  (521 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (523 323)  (523 323)  routing T_10_20.lc_trk_g0_2 <X> T_10_20.wire_logic_cluster/lc_1/in_3
 (36 3)  (528 323)  (528 323)  LC_1 Logic Functioning bit
 (37 3)  (529 323)  (529 323)  LC_1 Logic Functioning bit
 (38 3)  (530 323)  (530 323)  LC_1 Logic Functioning bit
 (39 3)  (531 323)  (531 323)  LC_1 Logic Functioning bit
 (15 4)  (507 324)  (507 324)  routing T_10_20.sp4_h_r_1 <X> T_10_20.lc_trk_g1_1
 (16 4)  (508 324)  (508 324)  routing T_10_20.sp4_h_r_1 <X> T_10_20.lc_trk_g1_1
 (17 4)  (509 324)  (509 324)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (25 4)  (517 324)  (517 324)  routing T_10_20.bnr_op_2 <X> T_10_20.lc_trk_g1_2
 (26 4)  (518 324)  (518 324)  routing T_10_20.lc_trk_g3_5 <X> T_10_20.wire_logic_cluster/lc_2/in_0
 (28 4)  (520 324)  (520 324)  routing T_10_20.lc_trk_g2_7 <X> T_10_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 324)  (521 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (522 324)  (522 324)  routing T_10_20.lc_trk_g2_7 <X> T_10_20.wire_logic_cluster/lc_2/in_1
 (31 4)  (523 324)  (523 324)  routing T_10_20.lc_trk_g2_5 <X> T_10_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 324)  (524 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 324)  (525 324)  routing T_10_20.lc_trk_g2_5 <X> T_10_20.wire_logic_cluster/lc_2/in_3
 (35 4)  (527 324)  (527 324)  routing T_10_20.lc_trk_g1_5 <X> T_10_20.input_2_2
 (39 4)  (531 324)  (531 324)  LC_2 Logic Functioning bit
 (41 4)  (533 324)  (533 324)  LC_2 Logic Functioning bit
 (42 4)  (534 324)  (534 324)  LC_2 Logic Functioning bit
 (43 4)  (535 324)  (535 324)  LC_2 Logic Functioning bit
 (18 5)  (510 325)  (510 325)  routing T_10_20.sp4_h_r_1 <X> T_10_20.lc_trk_g1_1
 (22 5)  (514 325)  (514 325)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (517 325)  (517 325)  routing T_10_20.bnr_op_2 <X> T_10_20.lc_trk_g1_2
 (27 5)  (519 325)  (519 325)  routing T_10_20.lc_trk_g3_5 <X> T_10_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (520 325)  (520 325)  routing T_10_20.lc_trk_g3_5 <X> T_10_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 325)  (521 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (522 325)  (522 325)  routing T_10_20.lc_trk_g2_7 <X> T_10_20.wire_logic_cluster/lc_2/in_1
 (32 5)  (524 325)  (524 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (526 325)  (526 325)  routing T_10_20.lc_trk_g1_5 <X> T_10_20.input_2_2
 (37 5)  (529 325)  (529 325)  LC_2 Logic Functioning bit
 (40 5)  (532 325)  (532 325)  LC_2 Logic Functioning bit
 (41 5)  (533 325)  (533 325)  LC_2 Logic Functioning bit
 (43 5)  (535 325)  (535 325)  LC_2 Logic Functioning bit
 (15 6)  (507 326)  (507 326)  routing T_10_20.sp4_h_r_5 <X> T_10_20.lc_trk_g1_5
 (16 6)  (508 326)  (508 326)  routing T_10_20.sp4_h_r_5 <X> T_10_20.lc_trk_g1_5
 (17 6)  (509 326)  (509 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (22 6)  (514 326)  (514 326)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (515 326)  (515 326)  routing T_10_20.sp4_h_r_7 <X> T_10_20.lc_trk_g1_7
 (24 6)  (516 326)  (516 326)  routing T_10_20.sp4_h_r_7 <X> T_10_20.lc_trk_g1_7
 (26 6)  (518 326)  (518 326)  routing T_10_20.lc_trk_g3_6 <X> T_10_20.wire_logic_cluster/lc_3/in_0
 (28 6)  (520 326)  (520 326)  routing T_10_20.lc_trk_g2_4 <X> T_10_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 326)  (521 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 326)  (522 326)  routing T_10_20.lc_trk_g2_4 <X> T_10_20.wire_logic_cluster/lc_3/in_1
 (31 6)  (523 326)  (523 326)  routing T_10_20.lc_trk_g1_7 <X> T_10_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 326)  (524 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (526 326)  (526 326)  routing T_10_20.lc_trk_g1_7 <X> T_10_20.wire_logic_cluster/lc_3/in_3
 (37 6)  (529 326)  (529 326)  LC_3 Logic Functioning bit
 (38 6)  (530 326)  (530 326)  LC_3 Logic Functioning bit
 (39 6)  (531 326)  (531 326)  LC_3 Logic Functioning bit
 (42 6)  (534 326)  (534 326)  LC_3 Logic Functioning bit
 (50 6)  (542 326)  (542 326)  Cascade bit: LH_LC03_inmux02_5

 (18 7)  (510 327)  (510 327)  routing T_10_20.sp4_h_r_5 <X> T_10_20.lc_trk_g1_5
 (21 7)  (513 327)  (513 327)  routing T_10_20.sp4_h_r_7 <X> T_10_20.lc_trk_g1_7
 (26 7)  (518 327)  (518 327)  routing T_10_20.lc_trk_g3_6 <X> T_10_20.wire_logic_cluster/lc_3/in_0
 (27 7)  (519 327)  (519 327)  routing T_10_20.lc_trk_g3_6 <X> T_10_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (520 327)  (520 327)  routing T_10_20.lc_trk_g3_6 <X> T_10_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 327)  (521 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (523 327)  (523 327)  routing T_10_20.lc_trk_g1_7 <X> T_10_20.wire_logic_cluster/lc_3/in_3
 (37 7)  (529 327)  (529 327)  LC_3 Logic Functioning bit
 (38 7)  (530 327)  (530 327)  LC_3 Logic Functioning bit
 (41 7)  (533 327)  (533 327)  LC_3 Logic Functioning bit
 (42 7)  (534 327)  (534 327)  LC_3 Logic Functioning bit
 (17 8)  (509 328)  (509 328)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (510 328)  (510 328)  routing T_10_20.wire_logic_cluster/lc_1/out <X> T_10_20.lc_trk_g2_1
 (27 8)  (519 328)  (519 328)  routing T_10_20.lc_trk_g1_2 <X> T_10_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 328)  (521 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (524 328)  (524 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 328)  (525 328)  routing T_10_20.lc_trk_g2_1 <X> T_10_20.wire_logic_cluster/lc_4/in_3
 (38 8)  (530 328)  (530 328)  LC_4 Logic Functioning bit
 (43 8)  (535 328)  (535 328)  LC_4 Logic Functioning bit
 (46 8)  (538 328)  (538 328)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (542 328)  (542 328)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (514 329)  (514 329)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (516 329)  (516 329)  routing T_10_20.tnr_op_2 <X> T_10_20.lc_trk_g2_2
 (26 9)  (518 329)  (518 329)  routing T_10_20.lc_trk_g2_2 <X> T_10_20.wire_logic_cluster/lc_4/in_0
 (28 9)  (520 329)  (520 329)  routing T_10_20.lc_trk_g2_2 <X> T_10_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 329)  (521 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (522 329)  (522 329)  routing T_10_20.lc_trk_g1_2 <X> T_10_20.wire_logic_cluster/lc_4/in_1
 (37 9)  (529 329)  (529 329)  LC_4 Logic Functioning bit
 (40 9)  (532 329)  (532 329)  LC_4 Logic Functioning bit
 (17 10)  (509 330)  (509 330)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (510 330)  (510 330)  routing T_10_20.wire_logic_cluster/lc_5/out <X> T_10_20.lc_trk_g2_5
 (21 10)  (513 330)  (513 330)  routing T_10_20.wire_logic_cluster/lc_7/out <X> T_10_20.lc_trk_g2_7
 (22 10)  (514 330)  (514 330)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (517 330)  (517 330)  routing T_10_20.wire_logic_cluster/lc_6/out <X> T_10_20.lc_trk_g2_6
 (29 10)  (521 330)  (521 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 330)  (522 330)  routing T_10_20.lc_trk_g0_6 <X> T_10_20.wire_logic_cluster/lc_5/in_1
 (31 10)  (523 330)  (523 330)  routing T_10_20.lc_trk_g2_6 <X> T_10_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 330)  (524 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 330)  (525 330)  routing T_10_20.lc_trk_g2_6 <X> T_10_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (528 330)  (528 330)  LC_5 Logic Functioning bit
 (38 10)  (530 330)  (530 330)  LC_5 Logic Functioning bit
 (40 10)  (532 330)  (532 330)  LC_5 Logic Functioning bit
 (42 10)  (534 330)  (534 330)  LC_5 Logic Functioning bit
 (14 11)  (506 331)  (506 331)  routing T_10_20.sp4_h_l_17 <X> T_10_20.lc_trk_g2_4
 (15 11)  (507 331)  (507 331)  routing T_10_20.sp4_h_l_17 <X> T_10_20.lc_trk_g2_4
 (16 11)  (508 331)  (508 331)  routing T_10_20.sp4_h_l_17 <X> T_10_20.lc_trk_g2_4
 (17 11)  (509 331)  (509 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (22 11)  (514 331)  (514 331)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (30 11)  (522 331)  (522 331)  routing T_10_20.lc_trk_g0_6 <X> T_10_20.wire_logic_cluster/lc_5/in_1
 (31 11)  (523 331)  (523 331)  routing T_10_20.lc_trk_g2_6 <X> T_10_20.wire_logic_cluster/lc_5/in_3
 (36 11)  (528 331)  (528 331)  LC_5 Logic Functioning bit
 (38 11)  (530 331)  (530 331)  LC_5 Logic Functioning bit
 (40 11)  (532 331)  (532 331)  LC_5 Logic Functioning bit
 (42 11)  (534 331)  (534 331)  LC_5 Logic Functioning bit
 (15 12)  (507 332)  (507 332)  routing T_10_20.sp4_h_r_25 <X> T_10_20.lc_trk_g3_1
 (16 12)  (508 332)  (508 332)  routing T_10_20.sp4_h_r_25 <X> T_10_20.lc_trk_g3_1
 (17 12)  (509 332)  (509 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (29 12)  (521 332)  (521 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (523 332)  (523 332)  routing T_10_20.lc_trk_g3_4 <X> T_10_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 332)  (524 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 332)  (525 332)  routing T_10_20.lc_trk_g3_4 <X> T_10_20.wire_logic_cluster/lc_6/in_3
 (34 12)  (526 332)  (526 332)  routing T_10_20.lc_trk_g3_4 <X> T_10_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 332)  (528 332)  LC_6 Logic Functioning bit
 (37 12)  (529 332)  (529 332)  LC_6 Logic Functioning bit
 (38 12)  (530 332)  (530 332)  LC_6 Logic Functioning bit
 (18 13)  (510 333)  (510 333)  routing T_10_20.sp4_h_r_25 <X> T_10_20.lc_trk_g3_1
 (22 13)  (514 333)  (514 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (515 333)  (515 333)  routing T_10_20.sp4_h_l_15 <X> T_10_20.lc_trk_g3_2
 (24 13)  (516 333)  (516 333)  routing T_10_20.sp4_h_l_15 <X> T_10_20.lc_trk_g3_2
 (25 13)  (517 333)  (517 333)  routing T_10_20.sp4_h_l_15 <X> T_10_20.lc_trk_g3_2
 (27 13)  (519 333)  (519 333)  routing T_10_20.lc_trk_g1_1 <X> T_10_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 333)  (521 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (522 333)  (522 333)  routing T_10_20.lc_trk_g0_3 <X> T_10_20.wire_logic_cluster/lc_6/in_1
 (32 13)  (524 333)  (524 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (36 13)  (528 333)  (528 333)  LC_6 Logic Functioning bit
 (38 13)  (530 333)  (530 333)  LC_6 Logic Functioning bit
 (39 13)  (531 333)  (531 333)  LC_6 Logic Functioning bit
 (10 14)  (502 334)  (502 334)  routing T_10_20.sp4_v_b_5 <X> T_10_20.sp4_h_l_47
 (14 14)  (506 334)  (506 334)  routing T_10_20.rgt_op_4 <X> T_10_20.lc_trk_g3_4
 (17 14)  (509 334)  (509 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (25 14)  (517 334)  (517 334)  routing T_10_20.rgt_op_6 <X> T_10_20.lc_trk_g3_6
 (32 14)  (524 334)  (524 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (525 334)  (525 334)  routing T_10_20.lc_trk_g3_1 <X> T_10_20.wire_logic_cluster/lc_7/in_3
 (34 14)  (526 334)  (526 334)  routing T_10_20.lc_trk_g3_1 <X> T_10_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (528 334)  (528 334)  LC_7 Logic Functioning bit
 (37 14)  (529 334)  (529 334)  LC_7 Logic Functioning bit
 (40 14)  (532 334)  (532 334)  LC_7 Logic Functioning bit
 (41 14)  (533 334)  (533 334)  LC_7 Logic Functioning bit
 (50 14)  (542 334)  (542 334)  Cascade bit: LH_LC07_inmux02_5

 (15 15)  (507 335)  (507 335)  routing T_10_20.rgt_op_4 <X> T_10_20.lc_trk_g3_4
 (17 15)  (509 335)  (509 335)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (22 15)  (514 335)  (514 335)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (516 335)  (516 335)  routing T_10_20.rgt_op_6 <X> T_10_20.lc_trk_g3_6
 (36 15)  (528 335)  (528 335)  LC_7 Logic Functioning bit
 (37 15)  (529 335)  (529 335)  LC_7 Logic Functioning bit
 (40 15)  (532 335)  (532 335)  LC_7 Logic Functioning bit
 (41 15)  (533 335)  (533 335)  LC_7 Logic Functioning bit


LogicTile_11_20

 (5 0)  (551 320)  (551 320)  routing T_11_20.sp4_v_b_0 <X> T_11_20.sp4_h_r_0
 (26 0)  (572 320)  (572 320)  routing T_11_20.lc_trk_g1_7 <X> T_11_20.wire_logic_cluster/lc_0/in_0
 (27 0)  (573 320)  (573 320)  routing T_11_20.lc_trk_g1_6 <X> T_11_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 320)  (575 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 320)  (576 320)  routing T_11_20.lc_trk_g1_6 <X> T_11_20.wire_logic_cluster/lc_0/in_1
 (32 0)  (578 320)  (578 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (580 320)  (580 320)  routing T_11_20.lc_trk_g1_0 <X> T_11_20.wire_logic_cluster/lc_0/in_3
 (43 0)  (589 320)  (589 320)  LC_0 Logic Functioning bit
 (6 1)  (552 321)  (552 321)  routing T_11_20.sp4_v_b_0 <X> T_11_20.sp4_h_r_0
 (22 1)  (568 321)  (568 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (569 321)  (569 321)  routing T_11_20.sp4_v_b_18 <X> T_11_20.lc_trk_g0_2
 (24 1)  (570 321)  (570 321)  routing T_11_20.sp4_v_b_18 <X> T_11_20.lc_trk_g0_2
 (26 1)  (572 321)  (572 321)  routing T_11_20.lc_trk_g1_7 <X> T_11_20.wire_logic_cluster/lc_0/in_0
 (27 1)  (573 321)  (573 321)  routing T_11_20.lc_trk_g1_7 <X> T_11_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 321)  (575 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 321)  (576 321)  routing T_11_20.lc_trk_g1_6 <X> T_11_20.wire_logic_cluster/lc_0/in_1
 (32 1)  (578 321)  (578 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (579 321)  (579 321)  routing T_11_20.lc_trk_g3_3 <X> T_11_20.input_2_0
 (34 1)  (580 321)  (580 321)  routing T_11_20.lc_trk_g3_3 <X> T_11_20.input_2_0
 (35 1)  (581 321)  (581 321)  routing T_11_20.lc_trk_g3_3 <X> T_11_20.input_2_0
 (8 2)  (554 322)  (554 322)  routing T_11_20.sp4_h_r_5 <X> T_11_20.sp4_h_l_36
 (10 2)  (556 322)  (556 322)  routing T_11_20.sp4_h_r_5 <X> T_11_20.sp4_h_l_36
 (15 2)  (561 322)  (561 322)  routing T_11_20.sp4_v_b_21 <X> T_11_20.lc_trk_g0_5
 (16 2)  (562 322)  (562 322)  routing T_11_20.sp4_v_b_21 <X> T_11_20.lc_trk_g0_5
 (17 2)  (563 322)  (563 322)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (25 2)  (571 322)  (571 322)  routing T_11_20.lft_op_6 <X> T_11_20.lc_trk_g0_6
 (26 2)  (572 322)  (572 322)  routing T_11_20.lc_trk_g3_6 <X> T_11_20.wire_logic_cluster/lc_1/in_0
 (29 2)  (575 322)  (575 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (577 322)  (577 322)  routing T_11_20.lc_trk_g3_7 <X> T_11_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 322)  (578 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 322)  (579 322)  routing T_11_20.lc_trk_g3_7 <X> T_11_20.wire_logic_cluster/lc_1/in_3
 (34 2)  (580 322)  (580 322)  routing T_11_20.lc_trk_g3_7 <X> T_11_20.wire_logic_cluster/lc_1/in_3
 (37 2)  (583 322)  (583 322)  LC_1 Logic Functioning bit
 (39 2)  (585 322)  (585 322)  LC_1 Logic Functioning bit
 (40 2)  (586 322)  (586 322)  LC_1 Logic Functioning bit
 (41 2)  (587 322)  (587 322)  LC_1 Logic Functioning bit
 (22 3)  (568 323)  (568 323)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (570 323)  (570 323)  routing T_11_20.lft_op_6 <X> T_11_20.lc_trk_g0_6
 (26 3)  (572 323)  (572 323)  routing T_11_20.lc_trk_g3_6 <X> T_11_20.wire_logic_cluster/lc_1/in_0
 (27 3)  (573 323)  (573 323)  routing T_11_20.lc_trk_g3_6 <X> T_11_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (574 323)  (574 323)  routing T_11_20.lc_trk_g3_6 <X> T_11_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 323)  (575 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (576 323)  (576 323)  routing T_11_20.lc_trk_g0_2 <X> T_11_20.wire_logic_cluster/lc_1/in_1
 (31 3)  (577 323)  (577 323)  routing T_11_20.lc_trk_g3_7 <X> T_11_20.wire_logic_cluster/lc_1/in_3
 (32 3)  (578 323)  (578 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (580 323)  (580 323)  routing T_11_20.lc_trk_g1_2 <X> T_11_20.input_2_1
 (35 3)  (581 323)  (581 323)  routing T_11_20.lc_trk_g1_2 <X> T_11_20.input_2_1
 (38 3)  (584 323)  (584 323)  LC_1 Logic Functioning bit
 (39 3)  (585 323)  (585 323)  LC_1 Logic Functioning bit
 (40 3)  (586 323)  (586 323)  LC_1 Logic Functioning bit
 (42 3)  (588 323)  (588 323)  LC_1 Logic Functioning bit
 (17 4)  (563 324)  (563 324)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (564 324)  (564 324)  routing T_11_20.bnr_op_1 <X> T_11_20.lc_trk_g1_1
 (26 4)  (572 324)  (572 324)  routing T_11_20.lc_trk_g0_6 <X> T_11_20.wire_logic_cluster/lc_2/in_0
 (27 4)  (573 324)  (573 324)  routing T_11_20.lc_trk_g3_4 <X> T_11_20.wire_logic_cluster/lc_2/in_1
 (28 4)  (574 324)  (574 324)  routing T_11_20.lc_trk_g3_4 <X> T_11_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 324)  (575 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 324)  (576 324)  routing T_11_20.lc_trk_g3_4 <X> T_11_20.wire_logic_cluster/lc_2/in_1
 (31 4)  (577 324)  (577 324)  routing T_11_20.lc_trk_g0_5 <X> T_11_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 324)  (578 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (40 4)  (586 324)  (586 324)  LC_2 Logic Functioning bit
 (41 4)  (587 324)  (587 324)  LC_2 Logic Functioning bit
 (42 4)  (588 324)  (588 324)  LC_2 Logic Functioning bit
 (43 4)  (589 324)  (589 324)  LC_2 Logic Functioning bit
 (50 4)  (596 324)  (596 324)  Cascade bit: LH_LC02_inmux02_5

 (16 5)  (562 325)  (562 325)  routing T_11_20.sp12_h_r_8 <X> T_11_20.lc_trk_g1_0
 (17 5)  (563 325)  (563 325)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (18 5)  (564 325)  (564 325)  routing T_11_20.bnr_op_1 <X> T_11_20.lc_trk_g1_1
 (22 5)  (568 325)  (568 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (26 5)  (572 325)  (572 325)  routing T_11_20.lc_trk_g0_6 <X> T_11_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 325)  (575 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (38 5)  (584 325)  (584 325)  LC_2 Logic Functioning bit
 (39 5)  (585 325)  (585 325)  LC_2 Logic Functioning bit
 (40 5)  (586 325)  (586 325)  LC_2 Logic Functioning bit
 (41 5)  (587 325)  (587 325)  LC_2 Logic Functioning bit
 (12 6)  (558 326)  (558 326)  routing T_11_20.sp4_h_r_2 <X> T_11_20.sp4_h_l_40
 (21 6)  (567 326)  (567 326)  routing T_11_20.sp4_v_b_7 <X> T_11_20.lc_trk_g1_7
 (22 6)  (568 326)  (568 326)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (569 326)  (569 326)  routing T_11_20.sp4_v_b_7 <X> T_11_20.lc_trk_g1_7
 (25 6)  (571 326)  (571 326)  routing T_11_20.sp4_v_t_3 <X> T_11_20.lc_trk_g1_6
 (26 6)  (572 326)  (572 326)  routing T_11_20.lc_trk_g2_5 <X> T_11_20.wire_logic_cluster/lc_3/in_0
 (27 6)  (573 326)  (573 326)  routing T_11_20.lc_trk_g3_5 <X> T_11_20.wire_logic_cluster/lc_3/in_1
 (28 6)  (574 326)  (574 326)  routing T_11_20.lc_trk_g3_5 <X> T_11_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 326)  (575 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 326)  (576 326)  routing T_11_20.lc_trk_g3_5 <X> T_11_20.wire_logic_cluster/lc_3/in_1
 (32 6)  (578 326)  (578 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (580 326)  (580 326)  routing T_11_20.lc_trk_g1_1 <X> T_11_20.wire_logic_cluster/lc_3/in_3
 (13 7)  (559 327)  (559 327)  routing T_11_20.sp4_h_r_2 <X> T_11_20.sp4_h_l_40
 (22 7)  (568 327)  (568 327)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (569 327)  (569 327)  routing T_11_20.sp4_v_t_3 <X> T_11_20.lc_trk_g1_6
 (25 7)  (571 327)  (571 327)  routing T_11_20.sp4_v_t_3 <X> T_11_20.lc_trk_g1_6
 (28 7)  (574 327)  (574 327)  routing T_11_20.lc_trk_g2_5 <X> T_11_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 327)  (575 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (36 7)  (582 327)  (582 327)  LC_3 Logic Functioning bit
 (38 7)  (584 327)  (584 327)  LC_3 Logic Functioning bit
 (11 8)  (557 328)  (557 328)  routing T_11_20.sp4_v_t_40 <X> T_11_20.sp4_v_b_8
 (15 8)  (561 328)  (561 328)  routing T_11_20.rgt_op_1 <X> T_11_20.lc_trk_g2_1
 (17 8)  (563 328)  (563 328)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (564 328)  (564 328)  routing T_11_20.rgt_op_1 <X> T_11_20.lc_trk_g2_1
 (26 8)  (572 328)  (572 328)  routing T_11_20.lc_trk_g2_4 <X> T_11_20.wire_logic_cluster/lc_4/in_0
 (28 8)  (574 328)  (574 328)  routing T_11_20.lc_trk_g2_1 <X> T_11_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 328)  (575 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (577 328)  (577 328)  routing T_11_20.lc_trk_g3_6 <X> T_11_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 328)  (578 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 328)  (579 328)  routing T_11_20.lc_trk_g3_6 <X> T_11_20.wire_logic_cluster/lc_4/in_3
 (34 8)  (580 328)  (580 328)  routing T_11_20.lc_trk_g3_6 <X> T_11_20.wire_logic_cluster/lc_4/in_3
 (37 8)  (583 328)  (583 328)  LC_4 Logic Functioning bit
 (39 8)  (585 328)  (585 328)  LC_4 Logic Functioning bit
 (40 8)  (586 328)  (586 328)  LC_4 Logic Functioning bit
 (41 8)  (587 328)  (587 328)  LC_4 Logic Functioning bit
 (42 8)  (588 328)  (588 328)  LC_4 Logic Functioning bit
 (50 8)  (596 328)  (596 328)  Cascade bit: LH_LC04_inmux02_5

 (10 9)  (556 329)  (556 329)  routing T_11_20.sp4_h_r_2 <X> T_11_20.sp4_v_b_7
 (12 9)  (558 329)  (558 329)  routing T_11_20.sp4_v_t_40 <X> T_11_20.sp4_v_b_8
 (28 9)  (574 329)  (574 329)  routing T_11_20.lc_trk_g2_4 <X> T_11_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 329)  (575 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (577 329)  (577 329)  routing T_11_20.lc_trk_g3_6 <X> T_11_20.wire_logic_cluster/lc_4/in_3
 (37 9)  (583 329)  (583 329)  LC_4 Logic Functioning bit
 (38 9)  (584 329)  (584 329)  LC_4 Logic Functioning bit
 (39 9)  (585 329)  (585 329)  LC_4 Logic Functioning bit
 (40 9)  (586 329)  (586 329)  LC_4 Logic Functioning bit
 (41 9)  (587 329)  (587 329)  LC_4 Logic Functioning bit
 (42 9)  (588 329)  (588 329)  LC_4 Logic Functioning bit
 (5 10)  (551 330)  (551 330)  routing T_11_20.sp4_v_t_43 <X> T_11_20.sp4_h_l_43
 (14 10)  (560 330)  (560 330)  routing T_11_20.sp4_h_r_36 <X> T_11_20.lc_trk_g2_4
 (15 10)  (561 330)  (561 330)  routing T_11_20.sp4_h_r_45 <X> T_11_20.lc_trk_g2_5
 (16 10)  (562 330)  (562 330)  routing T_11_20.sp4_h_r_45 <X> T_11_20.lc_trk_g2_5
 (17 10)  (563 330)  (563 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (564 330)  (564 330)  routing T_11_20.sp4_h_r_45 <X> T_11_20.lc_trk_g2_5
 (26 10)  (572 330)  (572 330)  routing T_11_20.lc_trk_g3_4 <X> T_11_20.wire_logic_cluster/lc_5/in_0
 (29 10)  (575 330)  (575 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (577 330)  (577 330)  routing T_11_20.lc_trk_g0_6 <X> T_11_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 330)  (578 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (40 10)  (586 330)  (586 330)  LC_5 Logic Functioning bit
 (41 10)  (587 330)  (587 330)  LC_5 Logic Functioning bit
 (42 10)  (588 330)  (588 330)  LC_5 Logic Functioning bit
 (43 10)  (589 330)  (589 330)  LC_5 Logic Functioning bit
 (6 11)  (552 331)  (552 331)  routing T_11_20.sp4_v_t_43 <X> T_11_20.sp4_h_l_43
 (15 11)  (561 331)  (561 331)  routing T_11_20.sp4_h_r_36 <X> T_11_20.lc_trk_g2_4
 (16 11)  (562 331)  (562 331)  routing T_11_20.sp4_h_r_36 <X> T_11_20.lc_trk_g2_4
 (17 11)  (563 331)  (563 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (18 11)  (564 331)  (564 331)  routing T_11_20.sp4_h_r_45 <X> T_11_20.lc_trk_g2_5
 (27 11)  (573 331)  (573 331)  routing T_11_20.lc_trk_g3_4 <X> T_11_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (574 331)  (574 331)  routing T_11_20.lc_trk_g3_4 <X> T_11_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 331)  (575 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (576 331)  (576 331)  routing T_11_20.lc_trk_g0_2 <X> T_11_20.wire_logic_cluster/lc_5/in_1
 (31 11)  (577 331)  (577 331)  routing T_11_20.lc_trk_g0_6 <X> T_11_20.wire_logic_cluster/lc_5/in_3
 (37 11)  (583 331)  (583 331)  LC_5 Logic Functioning bit
 (39 11)  (585 331)  (585 331)  LC_5 Logic Functioning bit
 (40 11)  (586 331)  (586 331)  LC_5 Logic Functioning bit
 (42 11)  (588 331)  (588 331)  LC_5 Logic Functioning bit
 (21 12)  (567 332)  (567 332)  routing T_11_20.sp4_h_r_35 <X> T_11_20.lc_trk_g3_3
 (22 12)  (568 332)  (568 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (569 332)  (569 332)  routing T_11_20.sp4_h_r_35 <X> T_11_20.lc_trk_g3_3
 (24 12)  (570 332)  (570 332)  routing T_11_20.sp4_h_r_35 <X> T_11_20.lc_trk_g3_3
 (25 12)  (571 332)  (571 332)  routing T_11_20.rgt_op_2 <X> T_11_20.lc_trk_g3_2
 (27 12)  (573 332)  (573 332)  routing T_11_20.lc_trk_g3_2 <X> T_11_20.wire_logic_cluster/lc_6/in_1
 (28 12)  (574 332)  (574 332)  routing T_11_20.lc_trk_g3_2 <X> T_11_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 332)  (575 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (577 332)  (577 332)  routing T_11_20.lc_trk_g3_4 <X> T_11_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 332)  (578 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 332)  (579 332)  routing T_11_20.lc_trk_g3_4 <X> T_11_20.wire_logic_cluster/lc_6/in_3
 (34 12)  (580 332)  (580 332)  routing T_11_20.lc_trk_g3_4 <X> T_11_20.wire_logic_cluster/lc_6/in_3
 (37 12)  (583 332)  (583 332)  LC_6 Logic Functioning bit
 (38 12)  (584 332)  (584 332)  LC_6 Logic Functioning bit
 (40 12)  (586 332)  (586 332)  LC_6 Logic Functioning bit
 (43 12)  (589 332)  (589 332)  LC_6 Logic Functioning bit
 (50 12)  (596 332)  (596 332)  Cascade bit: LH_LC06_inmux02_5

 (22 13)  (568 333)  (568 333)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (570 333)  (570 333)  routing T_11_20.rgt_op_2 <X> T_11_20.lc_trk_g3_2
 (30 13)  (576 333)  (576 333)  routing T_11_20.lc_trk_g3_2 <X> T_11_20.wire_logic_cluster/lc_6/in_1
 (37 13)  (583 333)  (583 333)  LC_6 Logic Functioning bit
 (38 13)  (584 333)  (584 333)  LC_6 Logic Functioning bit
 (40 13)  (586 333)  (586 333)  LC_6 Logic Functioning bit
 (43 13)  (589 333)  (589 333)  LC_6 Logic Functioning bit
 (8 14)  (554 334)  (554 334)  routing T_11_20.sp4_v_t_41 <X> T_11_20.sp4_h_l_47
 (9 14)  (555 334)  (555 334)  routing T_11_20.sp4_v_t_41 <X> T_11_20.sp4_h_l_47
 (10 14)  (556 334)  (556 334)  routing T_11_20.sp4_v_t_41 <X> T_11_20.sp4_h_l_47
 (14 14)  (560 334)  (560 334)  routing T_11_20.sp4_h_r_36 <X> T_11_20.lc_trk_g3_4
 (15 14)  (561 334)  (561 334)  routing T_11_20.rgt_op_5 <X> T_11_20.lc_trk_g3_5
 (17 14)  (563 334)  (563 334)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (564 334)  (564 334)  routing T_11_20.rgt_op_5 <X> T_11_20.lc_trk_g3_5
 (21 14)  (567 334)  (567 334)  routing T_11_20.rgt_op_7 <X> T_11_20.lc_trk_g3_7
 (22 14)  (568 334)  (568 334)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (570 334)  (570 334)  routing T_11_20.rgt_op_7 <X> T_11_20.lc_trk_g3_7
 (25 14)  (571 334)  (571 334)  routing T_11_20.rgt_op_6 <X> T_11_20.lc_trk_g3_6
 (15 15)  (561 335)  (561 335)  routing T_11_20.sp4_h_r_36 <X> T_11_20.lc_trk_g3_4
 (16 15)  (562 335)  (562 335)  routing T_11_20.sp4_h_r_36 <X> T_11_20.lc_trk_g3_4
 (17 15)  (563 335)  (563 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (22 15)  (568 335)  (568 335)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (570 335)  (570 335)  routing T_11_20.rgt_op_6 <X> T_11_20.lc_trk_g3_6


LogicTile_12_20

 (6 0)  (606 320)  (606 320)  routing T_12_20.sp4_h_r_7 <X> T_12_20.sp4_v_b_0
 (14 0)  (614 320)  (614 320)  routing T_12_20.sp4_v_b_8 <X> T_12_20.lc_trk_g0_0
 (15 0)  (615 320)  (615 320)  routing T_12_20.bot_op_1 <X> T_12_20.lc_trk_g0_1
 (17 0)  (617 320)  (617 320)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (21 0)  (621 320)  (621 320)  routing T_12_20.sp4_v_b_11 <X> T_12_20.lc_trk_g0_3
 (22 0)  (622 320)  (622 320)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (623 320)  (623 320)  routing T_12_20.sp4_v_b_11 <X> T_12_20.lc_trk_g0_3
 (26 0)  (626 320)  (626 320)  routing T_12_20.lc_trk_g1_7 <X> T_12_20.wire_logic_cluster/lc_0/in_0
 (27 0)  (627 320)  (627 320)  routing T_12_20.lc_trk_g1_4 <X> T_12_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 320)  (629 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 320)  (630 320)  routing T_12_20.lc_trk_g1_4 <X> T_12_20.wire_logic_cluster/lc_0/in_1
 (31 0)  (631 320)  (631 320)  routing T_12_20.lc_trk_g0_7 <X> T_12_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 320)  (632 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (636 320)  (636 320)  LC_0 Logic Functioning bit
 (38 0)  (638 320)  (638 320)  LC_0 Logic Functioning bit
 (41 0)  (641 320)  (641 320)  LC_0 Logic Functioning bit
 (43 0)  (643 320)  (643 320)  LC_0 Logic Functioning bit
 (14 1)  (614 321)  (614 321)  routing T_12_20.sp4_v_b_8 <X> T_12_20.lc_trk_g0_0
 (16 1)  (616 321)  (616 321)  routing T_12_20.sp4_v_b_8 <X> T_12_20.lc_trk_g0_0
 (17 1)  (617 321)  (617 321)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (21 1)  (621 321)  (621 321)  routing T_12_20.sp4_v_b_11 <X> T_12_20.lc_trk_g0_3
 (26 1)  (626 321)  (626 321)  routing T_12_20.lc_trk_g1_7 <X> T_12_20.wire_logic_cluster/lc_0/in_0
 (27 1)  (627 321)  (627 321)  routing T_12_20.lc_trk_g1_7 <X> T_12_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 321)  (629 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (631 321)  (631 321)  routing T_12_20.lc_trk_g0_7 <X> T_12_20.wire_logic_cluster/lc_0/in_3
 (32 1)  (632 321)  (632 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (633 321)  (633 321)  routing T_12_20.lc_trk_g3_3 <X> T_12_20.input_2_0
 (34 1)  (634 321)  (634 321)  routing T_12_20.lc_trk_g3_3 <X> T_12_20.input_2_0
 (35 1)  (635 321)  (635 321)  routing T_12_20.lc_trk_g3_3 <X> T_12_20.input_2_0
 (36 1)  (636 321)  (636 321)  LC_0 Logic Functioning bit
 (41 1)  (641 321)  (641 321)  LC_0 Logic Functioning bit
 (42 1)  (642 321)  (642 321)  LC_0 Logic Functioning bit
 (43 1)  (643 321)  (643 321)  LC_0 Logic Functioning bit
 (47 1)  (647 321)  (647 321)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (9 2)  (609 322)  (609 322)  routing T_12_20.sp4_v_b_1 <X> T_12_20.sp4_h_l_36
 (12 2)  (612 322)  (612 322)  routing T_12_20.sp4_v_b_2 <X> T_12_20.sp4_h_l_39
 (21 2)  (621 322)  (621 322)  routing T_12_20.sp4_v_b_7 <X> T_12_20.lc_trk_g0_7
 (22 2)  (622 322)  (622 322)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (623 322)  (623 322)  routing T_12_20.sp4_v_b_7 <X> T_12_20.lc_trk_g0_7
 (28 2)  (628 322)  (628 322)  routing T_12_20.lc_trk_g2_2 <X> T_12_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 322)  (629 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (631 322)  (631 322)  routing T_12_20.lc_trk_g1_5 <X> T_12_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 322)  (632 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (634 322)  (634 322)  routing T_12_20.lc_trk_g1_5 <X> T_12_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 322)  (636 322)  LC_1 Logic Functioning bit
 (37 2)  (637 322)  (637 322)  LC_1 Logic Functioning bit
 (41 2)  (641 322)  (641 322)  LC_1 Logic Functioning bit
 (42 2)  (642 322)  (642 322)  LC_1 Logic Functioning bit
 (50 2)  (650 322)  (650 322)  Cascade bit: LH_LC01_inmux02_5

 (29 3)  (629 323)  (629 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 323)  (630 323)  routing T_12_20.lc_trk_g2_2 <X> T_12_20.wire_logic_cluster/lc_1/in_1
 (38 3)  (638 323)  (638 323)  LC_1 Logic Functioning bit
 (39 3)  (639 323)  (639 323)  LC_1 Logic Functioning bit
 (41 3)  (641 323)  (641 323)  LC_1 Logic Functioning bit
 (42 3)  (642 323)  (642 323)  LC_1 Logic Functioning bit
 (16 4)  (616 324)  (616 324)  routing T_12_20.sp4_v_b_9 <X> T_12_20.lc_trk_g1_1
 (17 4)  (617 324)  (617 324)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (618 324)  (618 324)  routing T_12_20.sp4_v_b_9 <X> T_12_20.lc_trk_g1_1
 (21 4)  (621 324)  (621 324)  routing T_12_20.lft_op_3 <X> T_12_20.lc_trk_g1_3
 (22 4)  (622 324)  (622 324)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (624 324)  (624 324)  routing T_12_20.lft_op_3 <X> T_12_20.lc_trk_g1_3
 (26 4)  (626 324)  (626 324)  routing T_12_20.lc_trk_g1_5 <X> T_12_20.wire_logic_cluster/lc_2/in_0
 (29 4)  (629 324)  (629 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 324)  (632 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (634 324)  (634 324)  routing T_12_20.lc_trk_g1_2 <X> T_12_20.wire_logic_cluster/lc_2/in_3
 (35 4)  (635 324)  (635 324)  routing T_12_20.lc_trk_g3_7 <X> T_12_20.input_2_2
 (37 4)  (637 324)  (637 324)  LC_2 Logic Functioning bit
 (38 4)  (638 324)  (638 324)  LC_2 Logic Functioning bit
 (40 4)  (640 324)  (640 324)  LC_2 Logic Functioning bit
 (43 4)  (643 324)  (643 324)  LC_2 Logic Functioning bit
 (17 5)  (617 325)  (617 325)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (18 5)  (618 325)  (618 325)  routing T_12_20.sp4_v_b_9 <X> T_12_20.lc_trk_g1_1
 (22 5)  (622 325)  (622 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (27 5)  (627 325)  (627 325)  routing T_12_20.lc_trk_g1_5 <X> T_12_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 325)  (629 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (631 325)  (631 325)  routing T_12_20.lc_trk_g1_2 <X> T_12_20.wire_logic_cluster/lc_2/in_3
 (32 5)  (632 325)  (632 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (633 325)  (633 325)  routing T_12_20.lc_trk_g3_7 <X> T_12_20.input_2_2
 (34 5)  (634 325)  (634 325)  routing T_12_20.lc_trk_g3_7 <X> T_12_20.input_2_2
 (35 5)  (635 325)  (635 325)  routing T_12_20.lc_trk_g3_7 <X> T_12_20.input_2_2
 (36 5)  (636 325)  (636 325)  LC_2 Logic Functioning bit
 (37 5)  (637 325)  (637 325)  LC_2 Logic Functioning bit
 (40 5)  (640 325)  (640 325)  LC_2 Logic Functioning bit
 (41 5)  (641 325)  (641 325)  LC_2 Logic Functioning bit
 (8 6)  (608 326)  (608 326)  routing T_12_20.sp4_h_r_8 <X> T_12_20.sp4_h_l_41
 (10 6)  (610 326)  (610 326)  routing T_12_20.sp4_h_r_8 <X> T_12_20.sp4_h_l_41
 (11 6)  (611 326)  (611 326)  routing T_12_20.sp4_v_b_9 <X> T_12_20.sp4_v_t_40
 (13 6)  (613 326)  (613 326)  routing T_12_20.sp4_v_b_9 <X> T_12_20.sp4_v_t_40
 (14 6)  (614 326)  (614 326)  routing T_12_20.wire_logic_cluster/lc_4/out <X> T_12_20.lc_trk_g1_4
 (17 6)  (617 326)  (617 326)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (618 326)  (618 326)  routing T_12_20.wire_logic_cluster/lc_5/out <X> T_12_20.lc_trk_g1_5
 (22 6)  (622 326)  (622 326)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (623 326)  (623 326)  routing T_12_20.sp4_v_b_23 <X> T_12_20.lc_trk_g1_7
 (24 6)  (624 326)  (624 326)  routing T_12_20.sp4_v_b_23 <X> T_12_20.lc_trk_g1_7
 (9 7)  (609 327)  (609 327)  routing T_12_20.sp4_v_b_8 <X> T_12_20.sp4_v_t_41
 (10 7)  (610 327)  (610 327)  routing T_12_20.sp4_v_b_8 <X> T_12_20.sp4_v_t_41
 (17 7)  (617 327)  (617 327)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (12 8)  (612 328)  (612 328)  routing T_12_20.sp4_v_b_2 <X> T_12_20.sp4_h_r_8
 (25 8)  (625 328)  (625 328)  routing T_12_20.rgt_op_2 <X> T_12_20.lc_trk_g2_2
 (29 8)  (629 328)  (629 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (631 328)  (631 328)  routing T_12_20.lc_trk_g0_7 <X> T_12_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 328)  (632 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (636 328)  (636 328)  LC_4 Logic Functioning bit
 (37 8)  (637 328)  (637 328)  LC_4 Logic Functioning bit
 (38 8)  (638 328)  (638 328)  LC_4 Logic Functioning bit
 (39 8)  (639 328)  (639 328)  LC_4 Logic Functioning bit
 (11 9)  (611 329)  (611 329)  routing T_12_20.sp4_v_b_2 <X> T_12_20.sp4_h_r_8
 (13 9)  (613 329)  (613 329)  routing T_12_20.sp4_v_b_2 <X> T_12_20.sp4_h_r_8
 (22 9)  (622 329)  (622 329)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (624 329)  (624 329)  routing T_12_20.rgt_op_2 <X> T_12_20.lc_trk_g2_2
 (27 9)  (627 329)  (627 329)  routing T_12_20.lc_trk_g1_1 <X> T_12_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 329)  (629 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 329)  (630 329)  routing T_12_20.lc_trk_g0_3 <X> T_12_20.wire_logic_cluster/lc_4/in_1
 (31 9)  (631 329)  (631 329)  routing T_12_20.lc_trk_g0_7 <X> T_12_20.wire_logic_cluster/lc_4/in_3
 (32 9)  (632 329)  (632 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (36 9)  (636 329)  (636 329)  LC_4 Logic Functioning bit
 (39 9)  (639 329)  (639 329)  LC_4 Logic Functioning bit
 (41 9)  (641 329)  (641 329)  LC_4 Logic Functioning bit
 (42 9)  (642 329)  (642 329)  LC_4 Logic Functioning bit
 (26 10)  (626 330)  (626 330)  routing T_12_20.lc_trk_g0_7 <X> T_12_20.wire_logic_cluster/lc_5/in_0
 (27 10)  (627 330)  (627 330)  routing T_12_20.lc_trk_g3_3 <X> T_12_20.wire_logic_cluster/lc_5/in_1
 (28 10)  (628 330)  (628 330)  routing T_12_20.lc_trk_g3_3 <X> T_12_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 330)  (629 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (631 330)  (631 330)  routing T_12_20.lc_trk_g1_7 <X> T_12_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 330)  (632 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (634 330)  (634 330)  routing T_12_20.lc_trk_g1_7 <X> T_12_20.wire_logic_cluster/lc_5/in_3
 (37 10)  (637 330)  (637 330)  LC_5 Logic Functioning bit
 (38 10)  (638 330)  (638 330)  LC_5 Logic Functioning bit
 (39 10)  (639 330)  (639 330)  LC_5 Logic Functioning bit
 (40 10)  (640 330)  (640 330)  LC_5 Logic Functioning bit
 (41 10)  (641 330)  (641 330)  LC_5 Logic Functioning bit
 (42 10)  (642 330)  (642 330)  LC_5 Logic Functioning bit
 (43 10)  (643 330)  (643 330)  LC_5 Logic Functioning bit
 (50 10)  (650 330)  (650 330)  Cascade bit: LH_LC05_inmux02_5

 (6 11)  (606 331)  (606 331)  routing T_12_20.sp4_h_r_6 <X> T_12_20.sp4_h_l_43
 (9 11)  (609 331)  (609 331)  routing T_12_20.sp4_v_b_11 <X> T_12_20.sp4_v_t_42
 (10 11)  (610 331)  (610 331)  routing T_12_20.sp4_v_b_11 <X> T_12_20.sp4_v_t_42
 (13 11)  (613 331)  (613 331)  routing T_12_20.sp4_v_b_3 <X> T_12_20.sp4_h_l_45
 (26 11)  (626 331)  (626 331)  routing T_12_20.lc_trk_g0_7 <X> T_12_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 331)  (629 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 331)  (630 331)  routing T_12_20.lc_trk_g3_3 <X> T_12_20.wire_logic_cluster/lc_5/in_1
 (31 11)  (631 331)  (631 331)  routing T_12_20.lc_trk_g1_7 <X> T_12_20.wire_logic_cluster/lc_5/in_3
 (37 11)  (637 331)  (637 331)  LC_5 Logic Functioning bit
 (38 11)  (638 331)  (638 331)  LC_5 Logic Functioning bit
 (39 11)  (639 331)  (639 331)  LC_5 Logic Functioning bit
 (40 11)  (640 331)  (640 331)  LC_5 Logic Functioning bit
 (41 11)  (641 331)  (641 331)  LC_5 Logic Functioning bit
 (43 11)  (643 331)  (643 331)  LC_5 Logic Functioning bit
 (9 12)  (609 332)  (609 332)  routing T_12_20.sp4_h_l_42 <X> T_12_20.sp4_h_r_10
 (10 12)  (610 332)  (610 332)  routing T_12_20.sp4_h_l_42 <X> T_12_20.sp4_h_r_10
 (17 12)  (617 332)  (617 332)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 332)  (618 332)  routing T_12_20.wire_logic_cluster/lc_1/out <X> T_12_20.lc_trk_g3_1
 (21 12)  (621 332)  (621 332)  routing T_12_20.sp12_v_t_0 <X> T_12_20.lc_trk_g3_3
 (22 12)  (622 332)  (622 332)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (624 332)  (624 332)  routing T_12_20.sp12_v_t_0 <X> T_12_20.lc_trk_g3_3
 (29 12)  (629 332)  (629 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (632 332)  (632 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (634 332)  (634 332)  routing T_12_20.lc_trk_g1_2 <X> T_12_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 332)  (636 332)  LC_6 Logic Functioning bit
 (40 12)  (640 332)  (640 332)  LC_6 Logic Functioning bit
 (41 12)  (641 332)  (641 332)  LC_6 Logic Functioning bit
 (42 12)  (642 332)  (642 332)  LC_6 Logic Functioning bit
 (50 12)  (650 332)  (650 332)  Cascade bit: LH_LC06_inmux02_5

 (21 13)  (621 333)  (621 333)  routing T_12_20.sp12_v_t_0 <X> T_12_20.lc_trk_g3_3
 (31 13)  (631 333)  (631 333)  routing T_12_20.lc_trk_g1_2 <X> T_12_20.wire_logic_cluster/lc_6/in_3
 (36 13)  (636 333)  (636 333)  LC_6 Logic Functioning bit
 (40 13)  (640 333)  (640 333)  LC_6 Logic Functioning bit
 (41 13)  (641 333)  (641 333)  LC_6 Logic Functioning bit
 (42 13)  (642 333)  (642 333)  LC_6 Logic Functioning bit
 (8 14)  (608 334)  (608 334)  routing T_12_20.sp4_h_r_2 <X> T_12_20.sp4_h_l_47
 (10 14)  (610 334)  (610 334)  routing T_12_20.sp4_h_r_2 <X> T_12_20.sp4_h_l_47
 (22 14)  (622 334)  (622 334)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_12 lc_trk_g3_7
 (23 14)  (623 334)  (623 334)  routing T_12_20.sp12_v_t_12 <X> T_12_20.lc_trk_g3_7
 (27 14)  (627 334)  (627 334)  routing T_12_20.lc_trk_g1_3 <X> T_12_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 334)  (629 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (632 334)  (632 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 334)  (633 334)  routing T_12_20.lc_trk_g3_1 <X> T_12_20.wire_logic_cluster/lc_7/in_3
 (34 14)  (634 334)  (634 334)  routing T_12_20.lc_trk_g3_1 <X> T_12_20.wire_logic_cluster/lc_7/in_3
 (37 14)  (637 334)  (637 334)  LC_7 Logic Functioning bit
 (39 14)  (639 334)  (639 334)  LC_7 Logic Functioning bit
 (41 14)  (641 334)  (641 334)  LC_7 Logic Functioning bit
 (43 14)  (643 334)  (643 334)  LC_7 Logic Functioning bit
 (46 14)  (646 334)  (646 334)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (50 14)  (650 334)  (650 334)  Cascade bit: LH_LC07_inmux02_5

 (27 15)  (627 335)  (627 335)  routing T_12_20.lc_trk_g1_0 <X> T_12_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 335)  (629 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 335)  (630 335)  routing T_12_20.lc_trk_g1_3 <X> T_12_20.wire_logic_cluster/lc_7/in_1
 (39 15)  (639 335)  (639 335)  LC_7 Logic Functioning bit
 (41 15)  (641 335)  (641 335)  LC_7 Logic Functioning bit
 (42 15)  (642 335)  (642 335)  LC_7 Logic Functioning bit
 (43 15)  (643 335)  (643 335)  LC_7 Logic Functioning bit


LogicTile_13_20

 (14 0)  (668 320)  (668 320)  routing T_13_20.sp4_v_b_0 <X> T_13_20.lc_trk_g0_0
 (21 0)  (675 320)  (675 320)  routing T_13_20.wire_logic_cluster/lc_3/out <X> T_13_20.lc_trk_g0_3
 (22 0)  (676 320)  (676 320)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (679 320)  (679 320)  routing T_13_20.sp4_v_b_2 <X> T_13_20.lc_trk_g0_2
 (16 1)  (670 321)  (670 321)  routing T_13_20.sp4_v_b_0 <X> T_13_20.lc_trk_g0_0
 (17 1)  (671 321)  (671 321)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_0 lc_trk_g0_0
 (19 1)  (673 321)  (673 321)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (22 1)  (676 321)  (676 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (677 321)  (677 321)  routing T_13_20.sp4_v_b_2 <X> T_13_20.lc_trk_g0_2
 (0 2)  (654 322)  (654 322)  routing T_13_20.glb_netwk_6 <X> T_13_20.wire_logic_cluster/lc_7/clk
 (1 2)  (655 322)  (655 322)  routing T_13_20.glb_netwk_6 <X> T_13_20.wire_logic_cluster/lc_7/clk
 (2 2)  (656 322)  (656 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (669 322)  (669 322)  routing T_13_20.lft_op_5 <X> T_13_20.lc_trk_g0_5
 (17 2)  (671 322)  (671 322)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (672 322)  (672 322)  routing T_13_20.lft_op_5 <X> T_13_20.lc_trk_g0_5
 (26 2)  (680 322)  (680 322)  routing T_13_20.lc_trk_g2_7 <X> T_13_20.wire_logic_cluster/lc_1/in_0
 (27 2)  (681 322)  (681 322)  routing T_13_20.lc_trk_g3_7 <X> T_13_20.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 322)  (682 322)  routing T_13_20.lc_trk_g3_7 <X> T_13_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 322)  (683 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 322)  (684 322)  routing T_13_20.lc_trk_g3_7 <X> T_13_20.wire_logic_cluster/lc_1/in_1
 (31 2)  (685 322)  (685 322)  routing T_13_20.lc_trk_g1_7 <X> T_13_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 322)  (686 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (688 322)  (688 322)  routing T_13_20.lc_trk_g1_7 <X> T_13_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 322)  (690 322)  LC_1 Logic Functioning bit
 (38 2)  (692 322)  (692 322)  LC_1 Logic Functioning bit
 (41 2)  (695 322)  (695 322)  LC_1 Logic Functioning bit
 (43 2)  (697 322)  (697 322)  LC_1 Logic Functioning bit
 (45 2)  (699 322)  (699 322)  LC_1 Logic Functioning bit
 (46 2)  (700 322)  (700 322)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (22 3)  (676 323)  (676 323)  Enable bit of Mux _local_links/g0_mux_6 => glb2local_2 lc_trk_g0_6
 (26 3)  (680 323)  (680 323)  routing T_13_20.lc_trk_g2_7 <X> T_13_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 323)  (682 323)  routing T_13_20.lc_trk_g2_7 <X> T_13_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 323)  (683 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 323)  (684 323)  routing T_13_20.lc_trk_g3_7 <X> T_13_20.wire_logic_cluster/lc_1/in_1
 (31 3)  (685 323)  (685 323)  routing T_13_20.lc_trk_g1_7 <X> T_13_20.wire_logic_cluster/lc_1/in_3
 (36 3)  (690 323)  (690 323)  LC_1 Logic Functioning bit
 (38 3)  (692 323)  (692 323)  LC_1 Logic Functioning bit
 (40 3)  (694 323)  (694 323)  LC_1 Logic Functioning bit
 (41 3)  (695 323)  (695 323)  LC_1 Logic Functioning bit
 (42 3)  (696 323)  (696 323)  LC_1 Logic Functioning bit
 (43 3)  (697 323)  (697 323)  LC_1 Logic Functioning bit
 (53 3)  (707 323)  (707 323)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (3 4)  (657 324)  (657 324)  routing T_13_20.sp12_v_t_23 <X> T_13_20.sp12_h_r_0
 (13 4)  (667 324)  (667 324)  routing T_13_20.sp4_v_t_40 <X> T_13_20.sp4_v_b_5
 (17 4)  (671 324)  (671 324)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (672 324)  (672 324)  routing T_13_20.wire_logic_cluster/lc_1/out <X> T_13_20.lc_trk_g1_1
 (25 4)  (679 324)  (679 324)  routing T_13_20.sp4_v_b_2 <X> T_13_20.lc_trk_g1_2
 (27 4)  (681 324)  (681 324)  routing T_13_20.lc_trk_g1_4 <X> T_13_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 324)  (683 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 324)  (684 324)  routing T_13_20.lc_trk_g1_4 <X> T_13_20.wire_logic_cluster/lc_2/in_1
 (32 4)  (686 324)  (686 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 324)  (688 324)  routing T_13_20.lc_trk_g1_2 <X> T_13_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 324)  (690 324)  LC_2 Logic Functioning bit
 (38 4)  (692 324)  (692 324)  LC_2 Logic Functioning bit
 (40 4)  (694 324)  (694 324)  LC_2 Logic Functioning bit
 (42 4)  (696 324)  (696 324)  LC_2 Logic Functioning bit
 (22 5)  (676 325)  (676 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (677 325)  (677 325)  routing T_13_20.sp4_v_b_2 <X> T_13_20.lc_trk_g1_2
 (31 5)  (685 325)  (685 325)  routing T_13_20.lc_trk_g1_2 <X> T_13_20.wire_logic_cluster/lc_2/in_3
 (36 5)  (690 325)  (690 325)  LC_2 Logic Functioning bit
 (38 5)  (692 325)  (692 325)  LC_2 Logic Functioning bit
 (40 5)  (694 325)  (694 325)  LC_2 Logic Functioning bit
 (42 5)  (696 325)  (696 325)  LC_2 Logic Functioning bit
 (47 5)  (701 325)  (701 325)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (14 6)  (668 326)  (668 326)  routing T_13_20.sp4_v_b_4 <X> T_13_20.lc_trk_g1_4
 (21 6)  (675 326)  (675 326)  routing T_13_20.sp4_h_l_10 <X> T_13_20.lc_trk_g1_7
 (22 6)  (676 326)  (676 326)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (677 326)  (677 326)  routing T_13_20.sp4_h_l_10 <X> T_13_20.lc_trk_g1_7
 (24 6)  (678 326)  (678 326)  routing T_13_20.sp4_h_l_10 <X> T_13_20.lc_trk_g1_7
 (28 6)  (682 326)  (682 326)  routing T_13_20.lc_trk_g2_2 <X> T_13_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 326)  (683 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (685 326)  (685 326)  routing T_13_20.lc_trk_g0_6 <X> T_13_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 326)  (686 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (45 6)  (699 326)  (699 326)  LC_3 Logic Functioning bit
 (51 6)  (705 326)  (705 326)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (16 7)  (670 327)  (670 327)  routing T_13_20.sp4_v_b_4 <X> T_13_20.lc_trk_g1_4
 (17 7)  (671 327)  (671 327)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (21 7)  (675 327)  (675 327)  routing T_13_20.sp4_h_l_10 <X> T_13_20.lc_trk_g1_7
 (26 7)  (680 327)  (680 327)  routing T_13_20.lc_trk_g0_3 <X> T_13_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 327)  (683 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 327)  (684 327)  routing T_13_20.lc_trk_g2_2 <X> T_13_20.wire_logic_cluster/lc_3/in_1
 (31 7)  (685 327)  (685 327)  routing T_13_20.lc_trk_g0_6 <X> T_13_20.wire_logic_cluster/lc_3/in_3
 (40 7)  (694 327)  (694 327)  LC_3 Logic Functioning bit
 (41 7)  (695 327)  (695 327)  LC_3 Logic Functioning bit
 (42 7)  (696 327)  (696 327)  LC_3 Logic Functioning bit
 (43 7)  (697 327)  (697 327)  LC_3 Logic Functioning bit
 (17 8)  (671 328)  (671 328)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (672 328)  (672 328)  routing T_13_20.bnl_op_1 <X> T_13_20.lc_trk_g2_1
 (29 8)  (683 328)  (683 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 328)  (684 328)  routing T_13_20.lc_trk_g0_5 <X> T_13_20.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 328)  (686 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 328)  (687 328)  routing T_13_20.lc_trk_g2_1 <X> T_13_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 328)  (690 328)  LC_4 Logic Functioning bit
 (37 8)  (691 328)  (691 328)  LC_4 Logic Functioning bit
 (41 8)  (695 328)  (695 328)  LC_4 Logic Functioning bit
 (42 8)  (696 328)  (696 328)  LC_4 Logic Functioning bit
 (18 9)  (672 329)  (672 329)  routing T_13_20.bnl_op_1 <X> T_13_20.lc_trk_g2_1
 (22 9)  (676 329)  (676 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (677 329)  (677 329)  routing T_13_20.sp4_v_b_42 <X> T_13_20.lc_trk_g2_2
 (24 9)  (678 329)  (678 329)  routing T_13_20.sp4_v_b_42 <X> T_13_20.lc_trk_g2_2
 (26 9)  (680 329)  (680 329)  routing T_13_20.lc_trk_g0_2 <X> T_13_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 329)  (683 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (32 9)  (686 329)  (686 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (38 9)  (692 329)  (692 329)  LC_4 Logic Functioning bit
 (39 9)  (693 329)  (693 329)  LC_4 Logic Functioning bit
 (40 9)  (694 329)  (694 329)  LC_4 Logic Functioning bit
 (43 9)  (697 329)  (697 329)  LC_4 Logic Functioning bit
 (47 9)  (701 329)  (701 329)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (0 10)  (654 330)  (654 330)  routing T_13_20.glb_netwk_2 <X> T_13_20.glb2local_2
 (1 10)  (655 330)  (655 330)  Enable bit of Mux _local_links/global_mux_2 => glb_netwk_2 glb2local_2
 (5 10)  (659 330)  (659 330)  routing T_13_20.sp4_v_b_6 <X> T_13_20.sp4_h_l_43
 (21 10)  (675 330)  (675 330)  routing T_13_20.rgt_op_7 <X> T_13_20.lc_trk_g2_7
 (22 10)  (676 330)  (676 330)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (678 330)  (678 330)  routing T_13_20.rgt_op_7 <X> T_13_20.lc_trk_g2_7
 (27 10)  (681 330)  (681 330)  routing T_13_20.lc_trk_g1_1 <X> T_13_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 330)  (683 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (686 330)  (686 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 330)  (687 330)  routing T_13_20.lc_trk_g3_1 <X> T_13_20.wire_logic_cluster/lc_5/in_3
 (34 10)  (688 330)  (688 330)  routing T_13_20.lc_trk_g3_1 <X> T_13_20.wire_logic_cluster/lc_5/in_3
 (41 10)  (695 330)  (695 330)  LC_5 Logic Functioning bit
 (43 10)  (697 330)  (697 330)  LC_5 Logic Functioning bit
 (46 10)  (700 330)  (700 330)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (41 11)  (695 331)  (695 331)  LC_5 Logic Functioning bit
 (43 11)  (697 331)  (697 331)  LC_5 Logic Functioning bit
 (46 11)  (700 331)  (700 331)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (5 12)  (659 332)  (659 332)  routing T_13_20.sp4_v_b_9 <X> T_13_20.sp4_h_r_9
 (16 12)  (670 332)  (670 332)  routing T_13_20.sp4_v_b_33 <X> T_13_20.lc_trk_g3_1
 (17 12)  (671 332)  (671 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (672 332)  (672 332)  routing T_13_20.sp4_v_b_33 <X> T_13_20.lc_trk_g3_1
 (6 13)  (660 333)  (660 333)  routing T_13_20.sp4_v_b_9 <X> T_13_20.sp4_h_r_9
 (18 13)  (672 333)  (672 333)  routing T_13_20.sp4_v_b_33 <X> T_13_20.lc_trk_g3_1
 (21 14)  (675 334)  (675 334)  routing T_13_20.sp4_h_l_34 <X> T_13_20.lc_trk_g3_7
 (22 14)  (676 334)  (676 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (677 334)  (677 334)  routing T_13_20.sp4_h_l_34 <X> T_13_20.lc_trk_g3_7
 (24 14)  (678 334)  (678 334)  routing T_13_20.sp4_h_l_34 <X> T_13_20.lc_trk_g3_7
 (27 14)  (681 334)  (681 334)  routing T_13_20.lc_trk_g3_7 <X> T_13_20.wire_logic_cluster/lc_7/in_1
 (28 14)  (682 334)  (682 334)  routing T_13_20.lc_trk_g3_7 <X> T_13_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 334)  (683 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 334)  (684 334)  routing T_13_20.lc_trk_g3_7 <X> T_13_20.wire_logic_cluster/lc_7/in_1
 (31 14)  (685 334)  (685 334)  routing T_13_20.lc_trk_g1_7 <X> T_13_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 334)  (686 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (688 334)  (688 334)  routing T_13_20.lc_trk_g1_7 <X> T_13_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 334)  (690 334)  LC_7 Logic Functioning bit
 (37 14)  (691 334)  (691 334)  LC_7 Logic Functioning bit
 (38 14)  (692 334)  (692 334)  LC_7 Logic Functioning bit
 (39 14)  (693 334)  (693 334)  LC_7 Logic Functioning bit
 (41 14)  (695 334)  (695 334)  LC_7 Logic Functioning bit
 (43 14)  (697 334)  (697 334)  LC_7 Logic Functioning bit
 (47 14)  (701 334)  (701 334)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (4 15)  (658 335)  (658 335)  routing T_13_20.sp4_h_r_1 <X> T_13_20.sp4_h_l_44
 (6 15)  (660 335)  (660 335)  routing T_13_20.sp4_h_r_1 <X> T_13_20.sp4_h_l_44
 (21 15)  (675 335)  (675 335)  routing T_13_20.sp4_h_l_34 <X> T_13_20.lc_trk_g3_7
 (30 15)  (684 335)  (684 335)  routing T_13_20.lc_trk_g3_7 <X> T_13_20.wire_logic_cluster/lc_7/in_1
 (31 15)  (685 335)  (685 335)  routing T_13_20.lc_trk_g1_7 <X> T_13_20.wire_logic_cluster/lc_7/in_3
 (36 15)  (690 335)  (690 335)  LC_7 Logic Functioning bit
 (37 15)  (691 335)  (691 335)  LC_7 Logic Functioning bit
 (38 15)  (692 335)  (692 335)  LC_7 Logic Functioning bit
 (39 15)  (693 335)  (693 335)  LC_7 Logic Functioning bit
 (41 15)  (695 335)  (695 335)  LC_7 Logic Functioning bit
 (43 15)  (697 335)  (697 335)  LC_7 Logic Functioning bit
 (51 15)  (705 335)  (705 335)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30
 (52 15)  (706 335)  (706 335)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_14_20

 (12 0)  (720 320)  (720 320)  routing T_14_20.sp4_v_t_39 <X> T_14_20.sp4_h_r_2
 (15 0)  (723 320)  (723 320)  routing T_14_20.lft_op_1 <X> T_14_20.lc_trk_g0_1
 (17 0)  (725 320)  (725 320)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (726 320)  (726 320)  routing T_14_20.lft_op_1 <X> T_14_20.lc_trk_g0_1
 (21 0)  (729 320)  (729 320)  routing T_14_20.bnr_op_3 <X> T_14_20.lc_trk_g0_3
 (22 0)  (730 320)  (730 320)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (27 0)  (735 320)  (735 320)  routing T_14_20.lc_trk_g3_0 <X> T_14_20.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 320)  (736 320)  routing T_14_20.lc_trk_g3_0 <X> T_14_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 320)  (737 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 320)  (740 320)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (40 0)  (748 320)  (748 320)  LC_0 Logic Functioning bit
 (41 0)  (749 320)  (749 320)  LC_0 Logic Functioning bit
 (42 0)  (750 320)  (750 320)  LC_0 Logic Functioning bit
 (43 0)  (751 320)  (751 320)  LC_0 Logic Functioning bit
 (21 1)  (729 321)  (729 321)  routing T_14_20.bnr_op_3 <X> T_14_20.lc_trk_g0_3
 (26 1)  (734 321)  (734 321)  routing T_14_20.lc_trk_g3_3 <X> T_14_20.wire_logic_cluster/lc_0/in_0
 (27 1)  (735 321)  (735 321)  routing T_14_20.lc_trk_g3_3 <X> T_14_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 321)  (736 321)  routing T_14_20.lc_trk_g3_3 <X> T_14_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 321)  (737 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (36 1)  (744 321)  (744 321)  LC_0 Logic Functioning bit
 (37 1)  (745 321)  (745 321)  LC_0 Logic Functioning bit
 (38 1)  (746 321)  (746 321)  LC_0 Logic Functioning bit
 (39 1)  (747 321)  (747 321)  LC_0 Logic Functioning bit
 (49 1)  (757 321)  (757 321)  Carry_In_Mux bit 

 (16 2)  (724 322)  (724 322)  routing T_14_20.sp4_v_b_13 <X> T_14_20.lc_trk_g0_5
 (17 2)  (725 322)  (725 322)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (726 322)  (726 322)  routing T_14_20.sp4_v_b_13 <X> T_14_20.lc_trk_g0_5
 (25 2)  (733 322)  (733 322)  routing T_14_20.sp4_h_l_11 <X> T_14_20.lc_trk_g0_6
 (27 2)  (735 322)  (735 322)  routing T_14_20.lc_trk_g1_7 <X> T_14_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 322)  (737 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 322)  (738 322)  routing T_14_20.lc_trk_g1_7 <X> T_14_20.wire_logic_cluster/lc_1/in_1
 (31 2)  (739 322)  (739 322)  routing T_14_20.lc_trk_g2_4 <X> T_14_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 322)  (740 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 322)  (741 322)  routing T_14_20.lc_trk_g2_4 <X> T_14_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 322)  (744 322)  LC_1 Logic Functioning bit
 (38 2)  (746 322)  (746 322)  LC_1 Logic Functioning bit
 (11 3)  (719 323)  (719 323)  routing T_14_20.sp4_h_r_6 <X> T_14_20.sp4_h_l_39
 (13 3)  (721 323)  (721 323)  routing T_14_20.sp4_h_r_6 <X> T_14_20.sp4_h_l_39
 (18 3)  (726 323)  (726 323)  routing T_14_20.sp4_v_b_13 <X> T_14_20.lc_trk_g0_5
 (22 3)  (730 323)  (730 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (731 323)  (731 323)  routing T_14_20.sp4_h_l_11 <X> T_14_20.lc_trk_g0_6
 (24 3)  (732 323)  (732 323)  routing T_14_20.sp4_h_l_11 <X> T_14_20.lc_trk_g0_6
 (25 3)  (733 323)  (733 323)  routing T_14_20.sp4_h_l_11 <X> T_14_20.lc_trk_g0_6
 (30 3)  (738 323)  (738 323)  routing T_14_20.lc_trk_g1_7 <X> T_14_20.wire_logic_cluster/lc_1/in_1
 (36 3)  (744 323)  (744 323)  LC_1 Logic Functioning bit
 (38 3)  (746 323)  (746 323)  LC_1 Logic Functioning bit
 (14 4)  (722 324)  (722 324)  routing T_14_20.bnr_op_0 <X> T_14_20.lc_trk_g1_0
 (21 4)  (729 324)  (729 324)  routing T_14_20.bnr_op_3 <X> T_14_20.lc_trk_g1_3
 (22 4)  (730 324)  (730 324)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (14 5)  (722 325)  (722 325)  routing T_14_20.bnr_op_0 <X> T_14_20.lc_trk_g1_0
 (17 5)  (725 325)  (725 325)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (21 5)  (729 325)  (729 325)  routing T_14_20.bnr_op_3 <X> T_14_20.lc_trk_g1_3
 (4 6)  (712 326)  (712 326)  routing T_14_20.sp4_h_r_9 <X> T_14_20.sp4_v_t_38
 (6 6)  (714 326)  (714 326)  routing T_14_20.sp4_h_r_9 <X> T_14_20.sp4_v_t_38
 (22 6)  (730 326)  (730 326)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (27 6)  (735 326)  (735 326)  routing T_14_20.lc_trk_g3_5 <X> T_14_20.wire_logic_cluster/lc_3/in_1
 (28 6)  (736 326)  (736 326)  routing T_14_20.lc_trk_g3_5 <X> T_14_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 326)  (737 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 326)  (738 326)  routing T_14_20.lc_trk_g3_5 <X> T_14_20.wire_logic_cluster/lc_3/in_1
 (31 6)  (739 326)  (739 326)  routing T_14_20.lc_trk_g0_6 <X> T_14_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 326)  (740 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (35 6)  (743 326)  (743 326)  routing T_14_20.lc_trk_g3_6 <X> T_14_20.input_2_3
 (40 6)  (748 326)  (748 326)  LC_3 Logic Functioning bit
 (52 6)  (760 326)  (760 326)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (5 7)  (713 327)  (713 327)  routing T_14_20.sp4_h_r_9 <X> T_14_20.sp4_v_t_38
 (21 7)  (729 327)  (729 327)  routing T_14_20.sp4_r_v_b_31 <X> T_14_20.lc_trk_g1_7
 (27 7)  (735 327)  (735 327)  routing T_14_20.lc_trk_g1_0 <X> T_14_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 327)  (737 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (739 327)  (739 327)  routing T_14_20.lc_trk_g0_6 <X> T_14_20.wire_logic_cluster/lc_3/in_3
 (32 7)  (740 327)  (740 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (741 327)  (741 327)  routing T_14_20.lc_trk_g3_6 <X> T_14_20.input_2_3
 (34 7)  (742 327)  (742 327)  routing T_14_20.lc_trk_g3_6 <X> T_14_20.input_2_3
 (35 7)  (743 327)  (743 327)  routing T_14_20.lc_trk_g3_6 <X> T_14_20.input_2_3
 (29 8)  (737 328)  (737 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (739 328)  (739 328)  routing T_14_20.lc_trk_g0_5 <X> T_14_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 328)  (740 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (40 8)  (748 328)  (748 328)  LC_4 Logic Functioning bit
 (42 8)  (750 328)  (750 328)  LC_4 Logic Functioning bit
 (46 8)  (754 328)  (754 328)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (22 9)  (730 329)  (730 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (731 329)  (731 329)  routing T_14_20.sp4_h_l_15 <X> T_14_20.lc_trk_g2_2
 (24 9)  (732 329)  (732 329)  routing T_14_20.sp4_h_l_15 <X> T_14_20.lc_trk_g2_2
 (25 9)  (733 329)  (733 329)  routing T_14_20.sp4_h_l_15 <X> T_14_20.lc_trk_g2_2
 (30 9)  (738 329)  (738 329)  routing T_14_20.lc_trk_g0_3 <X> T_14_20.wire_logic_cluster/lc_4/in_1
 (40 9)  (748 329)  (748 329)  LC_4 Logic Functioning bit
 (42 9)  (750 329)  (750 329)  LC_4 Logic Functioning bit
 (46 9)  (754 329)  (754 329)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (10 10)  (718 330)  (718 330)  routing T_14_20.sp4_v_b_2 <X> T_14_20.sp4_h_l_42
 (14 10)  (722 330)  (722 330)  routing T_14_20.rgt_op_4 <X> T_14_20.lc_trk_g2_4
 (9 11)  (717 331)  (717 331)  routing T_14_20.sp4_v_b_7 <X> T_14_20.sp4_v_t_42
 (15 11)  (723 331)  (723 331)  routing T_14_20.rgt_op_4 <X> T_14_20.lc_trk_g2_4
 (17 11)  (725 331)  (725 331)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 12)  (730 332)  (730 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (14 13)  (722 333)  (722 333)  routing T_14_20.sp12_v_b_16 <X> T_14_20.lc_trk_g3_0
 (16 13)  (724 333)  (724 333)  routing T_14_20.sp12_v_b_16 <X> T_14_20.lc_trk_g3_0
 (17 13)  (725 333)  (725 333)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (21 13)  (729 333)  (729 333)  routing T_14_20.sp4_r_v_b_43 <X> T_14_20.lc_trk_g3_3
 (10 14)  (718 334)  (718 334)  routing T_14_20.sp4_v_b_5 <X> T_14_20.sp4_h_l_47
 (13 14)  (721 334)  (721 334)  routing T_14_20.sp4_v_b_11 <X> T_14_20.sp4_v_t_46
 (15 14)  (723 334)  (723 334)  routing T_14_20.sp4_h_l_24 <X> T_14_20.lc_trk_g3_5
 (16 14)  (724 334)  (724 334)  routing T_14_20.sp4_h_l_24 <X> T_14_20.lc_trk_g3_5
 (17 14)  (725 334)  (725 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (726 334)  (726 334)  routing T_14_20.sp4_h_l_24 <X> T_14_20.lc_trk_g3_5
 (25 14)  (733 334)  (733 334)  routing T_14_20.sp4_h_r_38 <X> T_14_20.lc_trk_g3_6
 (26 14)  (734 334)  (734 334)  routing T_14_20.lc_trk_g0_5 <X> T_14_20.wire_logic_cluster/lc_7/in_0
 (27 14)  (735 334)  (735 334)  routing T_14_20.lc_trk_g1_3 <X> T_14_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 334)  (737 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (740 334)  (740 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 334)  (741 334)  routing T_14_20.lc_trk_g2_2 <X> T_14_20.wire_logic_cluster/lc_7/in_3
 (37 14)  (745 334)  (745 334)  LC_7 Logic Functioning bit
 (42 14)  (750 334)  (750 334)  LC_7 Logic Functioning bit
 (22 15)  (730 335)  (730 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (731 335)  (731 335)  routing T_14_20.sp4_h_r_38 <X> T_14_20.lc_trk_g3_6
 (24 15)  (732 335)  (732 335)  routing T_14_20.sp4_h_r_38 <X> T_14_20.lc_trk_g3_6
 (29 15)  (737 335)  (737 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 335)  (738 335)  routing T_14_20.lc_trk_g1_3 <X> T_14_20.wire_logic_cluster/lc_7/in_1
 (31 15)  (739 335)  (739 335)  routing T_14_20.lc_trk_g2_2 <X> T_14_20.wire_logic_cluster/lc_7/in_3
 (32 15)  (740 335)  (740 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7
 (38 15)  (746 335)  (746 335)  LC_7 Logic Functioning bit
 (39 15)  (747 335)  (747 335)  LC_7 Logic Functioning bit


LogicTile_15_20

 (4 0)  (766 320)  (766 320)  routing T_15_20.sp4_h_l_37 <X> T_15_20.sp4_v_b_0
 (22 0)  (784 320)  (784 320)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (785 320)  (785 320)  routing T_15_20.sp4_h_r_3 <X> T_15_20.lc_trk_g0_3
 (24 0)  (786 320)  (786 320)  routing T_15_20.sp4_h_r_3 <X> T_15_20.lc_trk_g0_3
 (26 0)  (788 320)  (788 320)  routing T_15_20.lc_trk_g0_4 <X> T_15_20.wire_logic_cluster/lc_0/in_0
 (27 0)  (789 320)  (789 320)  routing T_15_20.lc_trk_g3_2 <X> T_15_20.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 320)  (790 320)  routing T_15_20.lc_trk_g3_2 <X> T_15_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 320)  (791 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 320)  (794 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 320)  (795 320)  routing T_15_20.lc_trk_g2_3 <X> T_15_20.wire_logic_cluster/lc_0/in_3
 (38 0)  (800 320)  (800 320)  LC_0 Logic Functioning bit
 (43 0)  (805 320)  (805 320)  LC_0 Logic Functioning bit
 (45 0)  (807 320)  (807 320)  LC_0 Logic Functioning bit
 (5 1)  (767 321)  (767 321)  routing T_15_20.sp4_h_l_37 <X> T_15_20.sp4_v_b_0
 (16 1)  (778 321)  (778 321)  routing T_15_20.sp12_h_r_8 <X> T_15_20.lc_trk_g0_0
 (17 1)  (779 321)  (779 321)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (21 1)  (783 321)  (783 321)  routing T_15_20.sp4_h_r_3 <X> T_15_20.lc_trk_g0_3
 (22 1)  (784 321)  (784 321)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (785 321)  (785 321)  routing T_15_20.sp12_h_r_10 <X> T_15_20.lc_trk_g0_2
 (29 1)  (791 321)  (791 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 321)  (792 321)  routing T_15_20.lc_trk_g3_2 <X> T_15_20.wire_logic_cluster/lc_0/in_1
 (31 1)  (793 321)  (793 321)  routing T_15_20.lc_trk_g2_3 <X> T_15_20.wire_logic_cluster/lc_0/in_3
 (32 1)  (794 321)  (794 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (795 321)  (795 321)  routing T_15_20.lc_trk_g2_0 <X> T_15_20.input_2_0
 (36 1)  (798 321)  (798 321)  LC_0 Logic Functioning bit
 (37 1)  (799 321)  (799 321)  LC_0 Logic Functioning bit
 (38 1)  (800 321)  (800 321)  LC_0 Logic Functioning bit
 (42 1)  (804 321)  (804 321)  LC_0 Logic Functioning bit
 (51 1)  (813 321)  (813 321)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (762 322)  (762 322)  routing T_15_20.glb_netwk_6 <X> T_15_20.wire_logic_cluster/lc_7/clk
 (1 2)  (763 322)  (763 322)  routing T_15_20.glb_netwk_6 <X> T_15_20.wire_logic_cluster/lc_7/clk
 (2 2)  (764 322)  (764 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (11 2)  (773 322)  (773 322)  routing T_15_20.sp4_v_b_11 <X> T_15_20.sp4_v_t_39
 (14 2)  (776 322)  (776 322)  routing T_15_20.wire_logic_cluster/lc_4/out <X> T_15_20.lc_trk_g0_4
 (21 2)  (783 322)  (783 322)  routing T_15_20.sp4_h_l_2 <X> T_15_20.lc_trk_g0_7
 (22 2)  (784 322)  (784 322)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (785 322)  (785 322)  routing T_15_20.sp4_h_l_2 <X> T_15_20.lc_trk_g0_7
 (24 2)  (786 322)  (786 322)  routing T_15_20.sp4_h_l_2 <X> T_15_20.lc_trk_g0_7
 (26 2)  (788 322)  (788 322)  routing T_15_20.lc_trk_g2_7 <X> T_15_20.wire_logic_cluster/lc_1/in_0
 (27 2)  (789 322)  (789 322)  routing T_15_20.lc_trk_g1_3 <X> T_15_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 322)  (791 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (793 322)  (793 322)  routing T_15_20.lc_trk_g0_4 <X> T_15_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 322)  (794 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (798 322)  (798 322)  LC_1 Logic Functioning bit
 (38 2)  (800 322)  (800 322)  LC_1 Logic Functioning bit
 (12 3)  (774 323)  (774 323)  routing T_15_20.sp4_v_b_11 <X> T_15_20.sp4_v_t_39
 (17 3)  (779 323)  (779 323)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (26 3)  (788 323)  (788 323)  routing T_15_20.lc_trk_g2_7 <X> T_15_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (790 323)  (790 323)  routing T_15_20.lc_trk_g2_7 <X> T_15_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 323)  (791 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 323)  (792 323)  routing T_15_20.lc_trk_g1_3 <X> T_15_20.wire_logic_cluster/lc_1/in_1
 (51 3)  (813 323)  (813 323)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (1 4)  (763 324)  (763 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (16 4)  (778 324)  (778 324)  routing T_15_20.sp4_v_b_9 <X> T_15_20.lc_trk_g1_1
 (17 4)  (779 324)  (779 324)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (780 324)  (780 324)  routing T_15_20.sp4_v_b_9 <X> T_15_20.lc_trk_g1_1
 (21 4)  (783 324)  (783 324)  routing T_15_20.sp4_v_b_11 <X> T_15_20.lc_trk_g1_3
 (22 4)  (784 324)  (784 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (785 324)  (785 324)  routing T_15_20.sp4_v_b_11 <X> T_15_20.lc_trk_g1_3
 (26 4)  (788 324)  (788 324)  routing T_15_20.lc_trk_g0_4 <X> T_15_20.wire_logic_cluster/lc_2/in_0
 (29 4)  (791 324)  (791 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 324)  (792 324)  routing T_15_20.lc_trk_g0_7 <X> T_15_20.wire_logic_cluster/lc_2/in_1
 (31 4)  (793 324)  (793 324)  routing T_15_20.lc_trk_g2_5 <X> T_15_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 324)  (794 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 324)  (795 324)  routing T_15_20.lc_trk_g2_5 <X> T_15_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 324)  (798 324)  LC_2 Logic Functioning bit
 (50 4)  (812 324)  (812 324)  Cascade bit: LH_LC02_inmux02_5

 (52 4)  (814 324)  (814 324)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (1 5)  (763 325)  (763 325)  routing T_15_20.lc_trk_g0_2 <X> T_15_20.wire_logic_cluster/lc_7/cen
 (18 5)  (780 325)  (780 325)  routing T_15_20.sp4_v_b_9 <X> T_15_20.lc_trk_g1_1
 (21 5)  (783 325)  (783 325)  routing T_15_20.sp4_v_b_11 <X> T_15_20.lc_trk_g1_3
 (29 5)  (791 325)  (791 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 325)  (792 325)  routing T_15_20.lc_trk_g0_7 <X> T_15_20.wire_logic_cluster/lc_2/in_1
 (48 5)  (810 325)  (810 325)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (5 6)  (767 326)  (767 326)  routing T_15_20.sp4_v_b_3 <X> T_15_20.sp4_h_l_38
 (12 6)  (774 326)  (774 326)  routing T_15_20.sp4_v_t_40 <X> T_15_20.sp4_h_l_40
 (14 6)  (776 326)  (776 326)  routing T_15_20.sp4_h_l_9 <X> T_15_20.lc_trk_g1_4
 (29 6)  (791 326)  (791 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 326)  (794 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (796 326)  (796 326)  routing T_15_20.lc_trk_g1_1 <X> T_15_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 326)  (798 326)  LC_3 Logic Functioning bit
 (50 6)  (812 326)  (812 326)  Cascade bit: LH_LC03_inmux02_5

 (11 7)  (773 327)  (773 327)  routing T_15_20.sp4_v_t_40 <X> T_15_20.sp4_h_l_40
 (14 7)  (776 327)  (776 327)  routing T_15_20.sp4_h_l_9 <X> T_15_20.lc_trk_g1_4
 (15 7)  (777 327)  (777 327)  routing T_15_20.sp4_h_l_9 <X> T_15_20.lc_trk_g1_4
 (16 7)  (778 327)  (778 327)  routing T_15_20.sp4_h_l_9 <X> T_15_20.lc_trk_g1_4
 (17 7)  (779 327)  (779 327)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (36 7)  (798 327)  (798 327)  LC_3 Logic Functioning bit
 (14 8)  (776 328)  (776 328)  routing T_15_20.wire_logic_cluster/lc_0/out <X> T_15_20.lc_trk_g2_0
 (21 8)  (783 328)  (783 328)  routing T_15_20.wire_logic_cluster/lc_3/out <X> T_15_20.lc_trk_g2_3
 (22 8)  (784 328)  (784 328)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (26 8)  (788 328)  (788 328)  routing T_15_20.lc_trk_g2_6 <X> T_15_20.wire_logic_cluster/lc_4/in_0
 (27 8)  (789 328)  (789 328)  routing T_15_20.lc_trk_g1_4 <X> T_15_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 328)  (791 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 328)  (792 328)  routing T_15_20.lc_trk_g1_4 <X> T_15_20.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 328)  (794 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (41 8)  (803 328)  (803 328)  LC_4 Logic Functioning bit
 (43 8)  (805 328)  (805 328)  LC_4 Logic Functioning bit
 (51 8)  (813 328)  (813 328)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (53 8)  (815 328)  (815 328)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (17 9)  (779 329)  (779 329)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (26 9)  (788 329)  (788 329)  routing T_15_20.lc_trk_g2_6 <X> T_15_20.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 329)  (790 329)  routing T_15_20.lc_trk_g2_6 <X> T_15_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 329)  (791 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (793 329)  (793 329)  routing T_15_20.lc_trk_g0_3 <X> T_15_20.wire_logic_cluster/lc_4/in_3
 (48 9)  (810 329)  (810 329)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (17 10)  (779 330)  (779 330)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (780 330)  (780 330)  routing T_15_20.wire_logic_cluster/lc_5/out <X> T_15_20.lc_trk_g2_5
 (21 10)  (783 330)  (783 330)  routing T_15_20.sp4_v_t_18 <X> T_15_20.lc_trk_g2_7
 (22 10)  (784 330)  (784 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (785 330)  (785 330)  routing T_15_20.sp4_v_t_18 <X> T_15_20.lc_trk_g2_7
 (31 10)  (793 330)  (793 330)  routing T_15_20.lc_trk_g3_7 <X> T_15_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 330)  (794 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 330)  (795 330)  routing T_15_20.lc_trk_g3_7 <X> T_15_20.wire_logic_cluster/lc_5/in_3
 (34 10)  (796 330)  (796 330)  routing T_15_20.lc_trk_g3_7 <X> T_15_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 330)  (798 330)  LC_5 Logic Functioning bit
 (37 10)  (799 330)  (799 330)  LC_5 Logic Functioning bit
 (50 10)  (812 330)  (812 330)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (813 330)  (813 330)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (9 11)  (771 331)  (771 331)  routing T_15_20.sp4_v_b_11 <X> T_15_20.sp4_v_t_42
 (10 11)  (772 331)  (772 331)  routing T_15_20.sp4_v_b_11 <X> T_15_20.sp4_v_t_42
 (22 11)  (784 331)  (784 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (785 331)  (785 331)  routing T_15_20.sp4_h_r_30 <X> T_15_20.lc_trk_g2_6
 (24 11)  (786 331)  (786 331)  routing T_15_20.sp4_h_r_30 <X> T_15_20.lc_trk_g2_6
 (25 11)  (787 331)  (787 331)  routing T_15_20.sp4_h_r_30 <X> T_15_20.lc_trk_g2_6
 (31 11)  (793 331)  (793 331)  routing T_15_20.lc_trk_g3_7 <X> T_15_20.wire_logic_cluster/lc_5/in_3
 (36 11)  (798 331)  (798 331)  LC_5 Logic Functioning bit
 (37 11)  (799 331)  (799 331)  LC_5 Logic Functioning bit
 (22 13)  (784 333)  (784 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (785 333)  (785 333)  routing T_15_20.sp4_h_l_15 <X> T_15_20.lc_trk_g3_2
 (24 13)  (786 333)  (786 333)  routing T_15_20.sp4_h_l_15 <X> T_15_20.lc_trk_g3_2
 (25 13)  (787 333)  (787 333)  routing T_15_20.sp4_h_l_15 <X> T_15_20.lc_trk_g3_2
 (1 14)  (763 334)  (763 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (3 14)  (765 334)  (765 334)  routing T_15_20.sp12_v_b_1 <X> T_15_20.sp12_v_t_22
 (22 14)  (784 334)  (784 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (785 334)  (785 334)  routing T_15_20.sp4_v_b_47 <X> T_15_20.lc_trk_g3_7
 (24 14)  (786 334)  (786 334)  routing T_15_20.sp4_v_b_47 <X> T_15_20.lc_trk_g3_7
 (0 15)  (762 335)  (762 335)  routing T_15_20.glb_netwk_2 <X> T_15_20.wire_logic_cluster/lc_7/s_r


LogicTile_16_20

 (17 0)  (833 320)  (833 320)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (834 320)  (834 320)  routing T_16_20.bnr_op_1 <X> T_16_20.lc_trk_g0_1
 (22 0)  (838 320)  (838 320)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (839 320)  (839 320)  routing T_16_20.sp12_h_l_16 <X> T_16_20.lc_trk_g0_3
 (15 1)  (831 321)  (831 321)  routing T_16_20.sp4_v_t_5 <X> T_16_20.lc_trk_g0_0
 (16 1)  (832 321)  (832 321)  routing T_16_20.sp4_v_t_5 <X> T_16_20.lc_trk_g0_0
 (17 1)  (833 321)  (833 321)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (18 1)  (834 321)  (834 321)  routing T_16_20.bnr_op_1 <X> T_16_20.lc_trk_g0_1
 (21 1)  (837 321)  (837 321)  routing T_16_20.sp12_h_l_16 <X> T_16_20.lc_trk_g0_3
 (0 2)  (816 322)  (816 322)  routing T_16_20.glb_netwk_6 <X> T_16_20.wire_logic_cluster/lc_7/clk
 (1 2)  (817 322)  (817 322)  routing T_16_20.glb_netwk_6 <X> T_16_20.wire_logic_cluster/lc_7/clk
 (2 2)  (818 322)  (818 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (12 2)  (828 322)  (828 322)  routing T_16_20.sp4_v_t_45 <X> T_16_20.sp4_h_l_39
 (14 2)  (830 322)  (830 322)  routing T_16_20.sp12_h_l_3 <X> T_16_20.lc_trk_g0_4
 (15 2)  (831 322)  (831 322)  routing T_16_20.sp4_v_b_21 <X> T_16_20.lc_trk_g0_5
 (16 2)  (832 322)  (832 322)  routing T_16_20.sp4_v_b_21 <X> T_16_20.lc_trk_g0_5
 (17 2)  (833 322)  (833 322)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (22 2)  (838 322)  (838 322)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (839 322)  (839 322)  routing T_16_20.sp4_h_r_7 <X> T_16_20.lc_trk_g0_7
 (24 2)  (840 322)  (840 322)  routing T_16_20.sp4_h_r_7 <X> T_16_20.lc_trk_g0_7
 (5 3)  (821 323)  (821 323)  routing T_16_20.sp4_h_l_37 <X> T_16_20.sp4_v_t_37
 (11 3)  (827 323)  (827 323)  routing T_16_20.sp4_v_t_45 <X> T_16_20.sp4_h_l_39
 (13 3)  (829 323)  (829 323)  routing T_16_20.sp4_v_t_45 <X> T_16_20.sp4_h_l_39
 (14 3)  (830 323)  (830 323)  routing T_16_20.sp12_h_l_3 <X> T_16_20.lc_trk_g0_4
 (15 3)  (831 323)  (831 323)  routing T_16_20.sp12_h_l_3 <X> T_16_20.lc_trk_g0_4
 (17 3)  (833 323)  (833 323)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (21 3)  (837 323)  (837 323)  routing T_16_20.sp4_h_r_7 <X> T_16_20.lc_trk_g0_7
 (28 4)  (844 324)  (844 324)  routing T_16_20.lc_trk_g2_7 <X> T_16_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 324)  (845 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 324)  (846 324)  routing T_16_20.lc_trk_g2_7 <X> T_16_20.wire_logic_cluster/lc_2/in_1
 (32 4)  (848 324)  (848 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (35 4)  (851 324)  (851 324)  routing T_16_20.lc_trk_g1_5 <X> T_16_20.input_2_2
 (38 4)  (854 324)  (854 324)  LC_2 Logic Functioning bit
 (39 4)  (855 324)  (855 324)  LC_2 Logic Functioning bit
 (40 4)  (856 324)  (856 324)  LC_2 Logic Functioning bit
 (8 5)  (824 325)  (824 325)  routing T_16_20.sp4_h_l_47 <X> T_16_20.sp4_v_b_4
 (9 5)  (825 325)  (825 325)  routing T_16_20.sp4_h_l_47 <X> T_16_20.sp4_v_b_4
 (10 5)  (826 325)  (826 325)  routing T_16_20.sp4_h_l_47 <X> T_16_20.sp4_v_b_4
 (19 5)  (835 325)  (835 325)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5
 (29 5)  (845 325)  (845 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 325)  (846 325)  routing T_16_20.lc_trk_g2_7 <X> T_16_20.wire_logic_cluster/lc_2/in_1
 (31 5)  (847 325)  (847 325)  routing T_16_20.lc_trk_g0_3 <X> T_16_20.wire_logic_cluster/lc_2/in_3
 (32 5)  (848 325)  (848 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (850 325)  (850 325)  routing T_16_20.lc_trk_g1_5 <X> T_16_20.input_2_2
 (38 5)  (854 325)  (854 325)  LC_2 Logic Functioning bit
 (39 5)  (855 325)  (855 325)  LC_2 Logic Functioning bit
 (40 5)  (856 325)  (856 325)  LC_2 Logic Functioning bit
 (41 5)  (857 325)  (857 325)  LC_2 Logic Functioning bit
 (6 6)  (822 326)  (822 326)  routing T_16_20.sp4_h_l_47 <X> T_16_20.sp4_v_t_38
 (16 6)  (832 326)  (832 326)  routing T_16_20.sp4_v_b_13 <X> T_16_20.lc_trk_g1_5
 (17 6)  (833 326)  (833 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (834 326)  (834 326)  routing T_16_20.sp4_v_b_13 <X> T_16_20.lc_trk_g1_5
 (27 6)  (843 326)  (843 326)  routing T_16_20.lc_trk_g3_7 <X> T_16_20.wire_logic_cluster/lc_3/in_1
 (28 6)  (844 326)  (844 326)  routing T_16_20.lc_trk_g3_7 <X> T_16_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 326)  (845 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 326)  (846 326)  routing T_16_20.lc_trk_g3_7 <X> T_16_20.wire_logic_cluster/lc_3/in_1
 (32 6)  (848 326)  (848 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 326)  (849 326)  routing T_16_20.lc_trk_g3_1 <X> T_16_20.wire_logic_cluster/lc_3/in_3
 (34 6)  (850 326)  (850 326)  routing T_16_20.lc_trk_g3_1 <X> T_16_20.wire_logic_cluster/lc_3/in_3
 (35 6)  (851 326)  (851 326)  routing T_16_20.lc_trk_g1_4 <X> T_16_20.input_2_3
 (39 6)  (855 326)  (855 326)  LC_3 Logic Functioning bit
 (15 7)  (831 327)  (831 327)  routing T_16_20.sp4_v_t_9 <X> T_16_20.lc_trk_g1_4
 (16 7)  (832 327)  (832 327)  routing T_16_20.sp4_v_t_9 <X> T_16_20.lc_trk_g1_4
 (17 7)  (833 327)  (833 327)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (18 7)  (834 327)  (834 327)  routing T_16_20.sp4_v_b_13 <X> T_16_20.lc_trk_g1_5
 (27 7)  (843 327)  (843 327)  routing T_16_20.lc_trk_g3_0 <X> T_16_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 327)  (844 327)  routing T_16_20.lc_trk_g3_0 <X> T_16_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 327)  (845 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 327)  (846 327)  routing T_16_20.lc_trk_g3_7 <X> T_16_20.wire_logic_cluster/lc_3/in_1
 (32 7)  (848 327)  (848 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (850 327)  (850 327)  routing T_16_20.lc_trk_g1_4 <X> T_16_20.input_2_3
 (39 7)  (855 327)  (855 327)  LC_3 Logic Functioning bit
 (40 7)  (856 327)  (856 327)  LC_3 Logic Functioning bit
 (51 7)  (867 327)  (867 327)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (2 8)  (818 328)  (818 328)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (6 8)  (822 328)  (822 328)  routing T_16_20.sp4_v_t_38 <X> T_16_20.sp4_v_b_6
 (14 8)  (830 328)  (830 328)  routing T_16_20.rgt_op_0 <X> T_16_20.lc_trk_g2_0
 (15 8)  (831 328)  (831 328)  routing T_16_20.tnr_op_1 <X> T_16_20.lc_trk_g2_1
 (17 8)  (833 328)  (833 328)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (21 8)  (837 328)  (837 328)  routing T_16_20.sp4_v_t_14 <X> T_16_20.lc_trk_g2_3
 (22 8)  (838 328)  (838 328)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (839 328)  (839 328)  routing T_16_20.sp4_v_t_14 <X> T_16_20.lc_trk_g2_3
 (25 8)  (841 328)  (841 328)  routing T_16_20.sp12_v_t_1 <X> T_16_20.lc_trk_g2_2
 (5 9)  (821 329)  (821 329)  routing T_16_20.sp4_v_t_38 <X> T_16_20.sp4_v_b_6
 (9 9)  (825 329)  (825 329)  routing T_16_20.sp4_v_t_46 <X> T_16_20.sp4_v_b_7
 (10 9)  (826 329)  (826 329)  routing T_16_20.sp4_v_t_46 <X> T_16_20.sp4_v_b_7
 (15 9)  (831 329)  (831 329)  routing T_16_20.rgt_op_0 <X> T_16_20.lc_trk_g2_0
 (17 9)  (833 329)  (833 329)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (22 9)  (838 329)  (838 329)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_1 lc_trk_g2_2
 (24 9)  (840 329)  (840 329)  routing T_16_20.sp12_v_t_1 <X> T_16_20.lc_trk_g2_2
 (25 9)  (841 329)  (841 329)  routing T_16_20.sp12_v_t_1 <X> T_16_20.lc_trk_g2_2
 (14 10)  (830 330)  (830 330)  routing T_16_20.sp4_v_b_36 <X> T_16_20.lc_trk_g2_4
 (21 10)  (837 330)  (837 330)  routing T_16_20.sp4_h_l_34 <X> T_16_20.lc_trk_g2_7
 (22 10)  (838 330)  (838 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (839 330)  (839 330)  routing T_16_20.sp4_h_l_34 <X> T_16_20.lc_trk_g2_7
 (24 10)  (840 330)  (840 330)  routing T_16_20.sp4_h_l_34 <X> T_16_20.lc_trk_g2_7
 (29 10)  (845 330)  (845 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 330)  (846 330)  routing T_16_20.lc_trk_g0_4 <X> T_16_20.wire_logic_cluster/lc_5/in_1
 (32 10)  (848 330)  (848 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 330)  (849 330)  routing T_16_20.lc_trk_g2_0 <X> T_16_20.wire_logic_cluster/lc_5/in_3
 (37 10)  (853 330)  (853 330)  LC_5 Logic Functioning bit
 (39 10)  (855 330)  (855 330)  LC_5 Logic Functioning bit
 (40 10)  (856 330)  (856 330)  LC_5 Logic Functioning bit
 (41 10)  (857 330)  (857 330)  LC_5 Logic Functioning bit
 (42 10)  (858 330)  (858 330)  LC_5 Logic Functioning bit
 (4 11)  (820 331)  (820 331)  routing T_16_20.sp4_v_b_1 <X> T_16_20.sp4_h_l_43
 (14 11)  (830 331)  (830 331)  routing T_16_20.sp4_v_b_36 <X> T_16_20.lc_trk_g2_4
 (16 11)  (832 331)  (832 331)  routing T_16_20.sp4_v_b_36 <X> T_16_20.lc_trk_g2_4
 (17 11)  (833 331)  (833 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (21 11)  (837 331)  (837 331)  routing T_16_20.sp4_h_l_34 <X> T_16_20.lc_trk_g2_7
 (28 11)  (844 331)  (844 331)  routing T_16_20.lc_trk_g2_1 <X> T_16_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 331)  (845 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (32 11)  (848 331)  (848 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (37 11)  (853 331)  (853 331)  LC_5 Logic Functioning bit
 (40 11)  (856 331)  (856 331)  LC_5 Logic Functioning bit
 (42 11)  (858 331)  (858 331)  LC_5 Logic Functioning bit
 (11 12)  (827 332)  (827 332)  routing T_16_20.sp4_v_t_45 <X> T_16_20.sp4_v_b_11
 (14 12)  (830 332)  (830 332)  routing T_16_20.sp4_h_l_21 <X> T_16_20.lc_trk_g3_0
 (17 12)  (833 332)  (833 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (29 12)  (845 332)  (845 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 332)  (846 332)  routing T_16_20.lc_trk_g0_5 <X> T_16_20.wire_logic_cluster/lc_6/in_1
 (31 12)  (847 332)  (847 332)  routing T_16_20.lc_trk_g0_7 <X> T_16_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 332)  (848 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (50 12)  (866 332)  (866 332)  Cascade bit: LH_LC06_inmux02_5

 (12 13)  (828 333)  (828 333)  routing T_16_20.sp4_v_t_45 <X> T_16_20.sp4_v_b_11
 (15 13)  (831 333)  (831 333)  routing T_16_20.sp4_h_l_21 <X> T_16_20.lc_trk_g3_0
 (16 13)  (832 333)  (832 333)  routing T_16_20.sp4_h_l_21 <X> T_16_20.lc_trk_g3_0
 (17 13)  (833 333)  (833 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (18 13)  (834 333)  (834 333)  routing T_16_20.sp4_r_v_b_41 <X> T_16_20.lc_trk_g3_1
 (26 13)  (842 333)  (842 333)  routing T_16_20.lc_trk_g2_2 <X> T_16_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 333)  (844 333)  routing T_16_20.lc_trk_g2_2 <X> T_16_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 333)  (845 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (847 333)  (847 333)  routing T_16_20.lc_trk_g0_7 <X> T_16_20.wire_logic_cluster/lc_6/in_3
 (39 13)  (855 333)  (855 333)  LC_6 Logic Functioning bit
 (42 13)  (858 333)  (858 333)  LC_6 Logic Functioning bit
 (48 13)  (864 333)  (864 333)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (21 14)  (837 334)  (837 334)  routing T_16_20.wire_logic_cluster/lc_7/out <X> T_16_20.lc_trk_g3_7
 (22 14)  (838 334)  (838 334)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (843 334)  (843 334)  routing T_16_20.lc_trk_g1_5 <X> T_16_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 334)  (845 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 334)  (846 334)  routing T_16_20.lc_trk_g1_5 <X> T_16_20.wire_logic_cluster/lc_7/in_1
 (31 14)  (847 334)  (847 334)  routing T_16_20.lc_trk_g2_4 <X> T_16_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 334)  (848 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 334)  (849 334)  routing T_16_20.lc_trk_g2_4 <X> T_16_20.wire_logic_cluster/lc_7/in_3
 (45 14)  (861 334)  (861 334)  LC_7 Logic Functioning bit
 (26 15)  (842 335)  (842 335)  routing T_16_20.lc_trk_g2_3 <X> T_16_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 335)  (844 335)  routing T_16_20.lc_trk_g2_3 <X> T_16_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 335)  (845 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (37 15)  (853 335)  (853 335)  LC_7 Logic Functioning bit
 (39 15)  (855 335)  (855 335)  LC_7 Logic Functioning bit
 (47 15)  (863 335)  (863 335)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46
 (48 15)  (864 335)  (864 335)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (52 15)  (868 335)  (868 335)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_17_20

 (29 0)  (903 320)  (903 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 320)  (904 320)  routing T_17_20.lc_trk_g0_5 <X> T_17_20.wire_logic_cluster/lc_0/in_1
 (31 0)  (905 320)  (905 320)  routing T_17_20.lc_trk_g2_5 <X> T_17_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 320)  (906 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 320)  (907 320)  routing T_17_20.lc_trk_g2_5 <X> T_17_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 320)  (910 320)  LC_0 Logic Functioning bit
 (37 0)  (911 320)  (911 320)  LC_0 Logic Functioning bit
 (38 0)  (912 320)  (912 320)  LC_0 Logic Functioning bit
 (40 0)  (914 320)  (914 320)  LC_0 Logic Functioning bit
 (41 0)  (915 320)  (915 320)  LC_0 Logic Functioning bit
 (42 0)  (916 320)  (916 320)  LC_0 Logic Functioning bit
 (13 1)  (887 321)  (887 321)  routing T_17_20.sp4_v_t_44 <X> T_17_20.sp4_h_r_2
 (14 1)  (888 321)  (888 321)  routing T_17_20.sp4_r_v_b_35 <X> T_17_20.lc_trk_g0_0
 (17 1)  (891 321)  (891 321)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (26 1)  (900 321)  (900 321)  routing T_17_20.lc_trk_g2_2 <X> T_17_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (902 321)  (902 321)  routing T_17_20.lc_trk_g2_2 <X> T_17_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 321)  (903 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (906 321)  (906 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (38 1)  (912 321)  (912 321)  LC_0 Logic Functioning bit
 (42 1)  (916 321)  (916 321)  LC_0 Logic Functioning bit
 (0 2)  (874 322)  (874 322)  routing T_17_20.glb_netwk_6 <X> T_17_20.wire_logic_cluster/lc_7/clk
 (1 2)  (875 322)  (875 322)  routing T_17_20.glb_netwk_6 <X> T_17_20.wire_logic_cluster/lc_7/clk
 (2 2)  (876 322)  (876 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (9 2)  (883 322)  (883 322)  routing T_17_20.sp4_h_r_10 <X> T_17_20.sp4_h_l_36
 (10 2)  (884 322)  (884 322)  routing T_17_20.sp4_h_r_10 <X> T_17_20.sp4_h_l_36
 (11 2)  (885 322)  (885 322)  routing T_17_20.sp4_h_l_44 <X> T_17_20.sp4_v_t_39
 (12 2)  (886 322)  (886 322)  routing T_17_20.sp4_v_t_45 <X> T_17_20.sp4_h_l_39
 (15 2)  (889 322)  (889 322)  routing T_17_20.sp4_h_r_5 <X> T_17_20.lc_trk_g0_5
 (16 2)  (890 322)  (890 322)  routing T_17_20.sp4_h_r_5 <X> T_17_20.lc_trk_g0_5
 (17 2)  (891 322)  (891 322)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (26 2)  (900 322)  (900 322)  routing T_17_20.lc_trk_g3_4 <X> T_17_20.wire_logic_cluster/lc_1/in_0
 (27 2)  (901 322)  (901 322)  routing T_17_20.lc_trk_g1_7 <X> T_17_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 322)  (903 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (904 322)  (904 322)  routing T_17_20.lc_trk_g1_7 <X> T_17_20.wire_logic_cluster/lc_1/in_1
 (31 2)  (905 322)  (905 322)  routing T_17_20.lc_trk_g2_4 <X> T_17_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 322)  (906 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 322)  (907 322)  routing T_17_20.lc_trk_g2_4 <X> T_17_20.wire_logic_cluster/lc_1/in_3
 (37 2)  (911 322)  (911 322)  LC_1 Logic Functioning bit
 (38 2)  (912 322)  (912 322)  LC_1 Logic Functioning bit
 (41 2)  (915 322)  (915 322)  LC_1 Logic Functioning bit
 (42 2)  (916 322)  (916 322)  LC_1 Logic Functioning bit
 (11 3)  (885 323)  (885 323)  routing T_17_20.sp4_v_t_45 <X> T_17_20.sp4_h_l_39
 (13 3)  (887 323)  (887 323)  routing T_17_20.sp4_v_t_45 <X> T_17_20.sp4_h_l_39
 (14 3)  (888 323)  (888 323)  routing T_17_20.sp12_h_r_20 <X> T_17_20.lc_trk_g0_4
 (16 3)  (890 323)  (890 323)  routing T_17_20.sp12_h_r_20 <X> T_17_20.lc_trk_g0_4
 (17 3)  (891 323)  (891 323)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (18 3)  (892 323)  (892 323)  routing T_17_20.sp4_h_r_5 <X> T_17_20.lc_trk_g0_5
 (27 3)  (901 323)  (901 323)  routing T_17_20.lc_trk_g3_4 <X> T_17_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (902 323)  (902 323)  routing T_17_20.lc_trk_g3_4 <X> T_17_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 323)  (903 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (904 323)  (904 323)  routing T_17_20.lc_trk_g1_7 <X> T_17_20.wire_logic_cluster/lc_1/in_1
 (32 3)  (906 323)  (906 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (908 323)  (908 323)  routing T_17_20.lc_trk_g1_2 <X> T_17_20.input_2_1
 (35 3)  (909 323)  (909 323)  routing T_17_20.lc_trk_g1_2 <X> T_17_20.input_2_1
 (36 3)  (910 323)  (910 323)  LC_1 Logic Functioning bit
 (40 3)  (914 323)  (914 323)  LC_1 Logic Functioning bit
 (43 3)  (917 323)  (917 323)  LC_1 Logic Functioning bit
 (21 4)  (895 324)  (895 324)  routing T_17_20.sp4_v_b_11 <X> T_17_20.lc_trk_g1_3
 (22 4)  (896 324)  (896 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (897 324)  (897 324)  routing T_17_20.sp4_v_b_11 <X> T_17_20.lc_trk_g1_3
 (25 4)  (899 324)  (899 324)  routing T_17_20.wire_logic_cluster/lc_2/out <X> T_17_20.lc_trk_g1_2
 (27 4)  (901 324)  (901 324)  routing T_17_20.lc_trk_g1_2 <X> T_17_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 324)  (903 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (905 324)  (905 324)  routing T_17_20.lc_trk_g1_4 <X> T_17_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 324)  (906 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (908 324)  (908 324)  routing T_17_20.lc_trk_g1_4 <X> T_17_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 324)  (910 324)  LC_2 Logic Functioning bit
 (43 4)  (917 324)  (917 324)  LC_2 Logic Functioning bit
 (45 4)  (919 324)  (919 324)  LC_2 Logic Functioning bit
 (50 4)  (924 324)  (924 324)  Cascade bit: LH_LC02_inmux02_5

 (21 5)  (895 325)  (895 325)  routing T_17_20.sp4_v_b_11 <X> T_17_20.lc_trk_g1_3
 (22 5)  (896 325)  (896 325)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (26 5)  (900 325)  (900 325)  routing T_17_20.lc_trk_g1_3 <X> T_17_20.wire_logic_cluster/lc_2/in_0
 (27 5)  (901 325)  (901 325)  routing T_17_20.lc_trk_g1_3 <X> T_17_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 325)  (903 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (904 325)  (904 325)  routing T_17_20.lc_trk_g1_2 <X> T_17_20.wire_logic_cluster/lc_2/in_1
 (36 5)  (910 325)  (910 325)  LC_2 Logic Functioning bit
 (37 5)  (911 325)  (911 325)  LC_2 Logic Functioning bit
 (38 5)  (912 325)  (912 325)  LC_2 Logic Functioning bit
 (41 5)  (915 325)  (915 325)  LC_2 Logic Functioning bit
 (43 5)  (917 325)  (917 325)  LC_2 Logic Functioning bit
 (51 5)  (925 325)  (925 325)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (888 326)  (888 326)  routing T_17_20.sp4_v_b_4 <X> T_17_20.lc_trk_g1_4
 (15 6)  (889 326)  (889 326)  routing T_17_20.sp4_v_b_21 <X> T_17_20.lc_trk_g1_5
 (16 6)  (890 326)  (890 326)  routing T_17_20.sp4_v_b_21 <X> T_17_20.lc_trk_g1_5
 (17 6)  (891 326)  (891 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (22 6)  (896 326)  (896 326)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (898 326)  (898 326)  routing T_17_20.bot_op_7 <X> T_17_20.lc_trk_g1_7
 (25 6)  (899 326)  (899 326)  routing T_17_20.sp4_h_r_14 <X> T_17_20.lc_trk_g1_6
 (26 6)  (900 326)  (900 326)  routing T_17_20.lc_trk_g1_4 <X> T_17_20.wire_logic_cluster/lc_3/in_0
 (29 6)  (903 326)  (903 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 326)  (904 326)  routing T_17_20.lc_trk_g0_4 <X> T_17_20.wire_logic_cluster/lc_3/in_1
 (31 6)  (905 326)  (905 326)  routing T_17_20.lc_trk_g2_4 <X> T_17_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 326)  (906 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 326)  (907 326)  routing T_17_20.lc_trk_g2_4 <X> T_17_20.wire_logic_cluster/lc_3/in_3
 (40 6)  (914 326)  (914 326)  LC_3 Logic Functioning bit
 (45 6)  (919 326)  (919 326)  LC_3 Logic Functioning bit
 (48 6)  (922 326)  (922 326)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (16 7)  (890 327)  (890 327)  routing T_17_20.sp4_v_b_4 <X> T_17_20.lc_trk_g1_4
 (17 7)  (891 327)  (891 327)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (22 7)  (896 327)  (896 327)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (897 327)  (897 327)  routing T_17_20.sp4_h_r_14 <X> T_17_20.lc_trk_g1_6
 (24 7)  (898 327)  (898 327)  routing T_17_20.sp4_h_r_14 <X> T_17_20.lc_trk_g1_6
 (27 7)  (901 327)  (901 327)  routing T_17_20.lc_trk_g1_4 <X> T_17_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 327)  (903 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (32 7)  (906 327)  (906 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (908 327)  (908 327)  routing T_17_20.lc_trk_g1_2 <X> T_17_20.input_2_3
 (35 7)  (909 327)  (909 327)  routing T_17_20.lc_trk_g1_2 <X> T_17_20.input_2_3
 (15 8)  (889 328)  (889 328)  routing T_17_20.tnr_op_1 <X> T_17_20.lc_trk_g2_1
 (17 8)  (891 328)  (891 328)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (21 8)  (895 328)  (895 328)  routing T_17_20.sp4_h_r_43 <X> T_17_20.lc_trk_g2_3
 (22 8)  (896 328)  (896 328)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (897 328)  (897 328)  routing T_17_20.sp4_h_r_43 <X> T_17_20.lc_trk_g2_3
 (24 8)  (898 328)  (898 328)  routing T_17_20.sp4_h_r_43 <X> T_17_20.lc_trk_g2_3
 (28 8)  (902 328)  (902 328)  routing T_17_20.lc_trk_g2_1 <X> T_17_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 328)  (903 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (906 328)  (906 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 328)  (907 328)  routing T_17_20.lc_trk_g3_0 <X> T_17_20.wire_logic_cluster/lc_4/in_3
 (34 8)  (908 328)  (908 328)  routing T_17_20.lc_trk_g3_0 <X> T_17_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 328)  (910 328)  LC_4 Logic Functioning bit
 (43 8)  (917 328)  (917 328)  LC_4 Logic Functioning bit
 (48 8)  (922 328)  (922 328)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (52 8)  (926 328)  (926 328)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (21 9)  (895 329)  (895 329)  routing T_17_20.sp4_h_r_43 <X> T_17_20.lc_trk_g2_3
 (22 9)  (896 329)  (896 329)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (898 329)  (898 329)  routing T_17_20.tnr_op_2 <X> T_17_20.lc_trk_g2_2
 (26 9)  (900 329)  (900 329)  routing T_17_20.lc_trk_g2_2 <X> T_17_20.wire_logic_cluster/lc_4/in_0
 (28 9)  (902 329)  (902 329)  routing T_17_20.lc_trk_g2_2 <X> T_17_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 329)  (903 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (32 9)  (906 329)  (906 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (37 9)  (911 329)  (911 329)  LC_4 Logic Functioning bit
 (15 10)  (889 330)  (889 330)  routing T_17_20.rgt_op_5 <X> T_17_20.lc_trk_g2_5
 (17 10)  (891 330)  (891 330)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (892 330)  (892 330)  routing T_17_20.rgt_op_5 <X> T_17_20.lc_trk_g2_5
 (32 10)  (906 330)  (906 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 330)  (907 330)  routing T_17_20.lc_trk_g3_3 <X> T_17_20.wire_logic_cluster/lc_5/in_3
 (34 10)  (908 330)  (908 330)  routing T_17_20.lc_trk_g3_3 <X> T_17_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (910 330)  (910 330)  LC_5 Logic Functioning bit
 (37 10)  (911 330)  (911 330)  LC_5 Logic Functioning bit
 (38 10)  (912 330)  (912 330)  LC_5 Logic Functioning bit
 (50 10)  (924 330)  (924 330)  Cascade bit: LH_LC05_inmux02_5

 (4 11)  (878 331)  (878 331)  routing T_17_20.sp4_v_b_1 <X> T_17_20.sp4_h_l_43
 (17 11)  (891 331)  (891 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (26 11)  (900 331)  (900 331)  routing T_17_20.lc_trk_g3_2 <X> T_17_20.wire_logic_cluster/lc_5/in_0
 (27 11)  (901 331)  (901 331)  routing T_17_20.lc_trk_g3_2 <X> T_17_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (902 331)  (902 331)  routing T_17_20.lc_trk_g3_2 <X> T_17_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 331)  (903 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (905 331)  (905 331)  routing T_17_20.lc_trk_g3_3 <X> T_17_20.wire_logic_cluster/lc_5/in_3
 (36 11)  (910 331)  (910 331)  LC_5 Logic Functioning bit
 (37 11)  (911 331)  (911 331)  LC_5 Logic Functioning bit
 (39 11)  (913 331)  (913 331)  LC_5 Logic Functioning bit
 (46 11)  (920 331)  (920 331)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (51 11)  (925 331)  (925 331)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (15 12)  (889 332)  (889 332)  routing T_17_20.sp4_h_r_25 <X> T_17_20.lc_trk_g3_1
 (16 12)  (890 332)  (890 332)  routing T_17_20.sp4_h_r_25 <X> T_17_20.lc_trk_g3_1
 (17 12)  (891 332)  (891 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (21 12)  (895 332)  (895 332)  routing T_17_20.sp4_h_r_43 <X> T_17_20.lc_trk_g3_3
 (22 12)  (896 332)  (896 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (897 332)  (897 332)  routing T_17_20.sp4_h_r_43 <X> T_17_20.lc_trk_g3_3
 (24 12)  (898 332)  (898 332)  routing T_17_20.sp4_h_r_43 <X> T_17_20.lc_trk_g3_3
 (25 12)  (899 332)  (899 332)  routing T_17_20.sp4_h_r_34 <X> T_17_20.lc_trk_g3_2
 (27 12)  (901 332)  (901 332)  routing T_17_20.lc_trk_g3_2 <X> T_17_20.wire_logic_cluster/lc_6/in_1
 (28 12)  (902 332)  (902 332)  routing T_17_20.lc_trk_g3_2 <X> T_17_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 332)  (903 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (905 332)  (905 332)  routing T_17_20.lc_trk_g1_6 <X> T_17_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 332)  (906 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (908 332)  (908 332)  routing T_17_20.lc_trk_g1_6 <X> T_17_20.wire_logic_cluster/lc_6/in_3
 (40 12)  (914 332)  (914 332)  LC_6 Logic Functioning bit
 (42 12)  (916 332)  (916 332)  LC_6 Logic Functioning bit
 (15 13)  (889 333)  (889 333)  routing T_17_20.tnr_op_0 <X> T_17_20.lc_trk_g3_0
 (17 13)  (891 333)  (891 333)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (18 13)  (892 333)  (892 333)  routing T_17_20.sp4_h_r_25 <X> T_17_20.lc_trk_g3_1
 (21 13)  (895 333)  (895 333)  routing T_17_20.sp4_h_r_43 <X> T_17_20.lc_trk_g3_3
 (22 13)  (896 333)  (896 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (897 333)  (897 333)  routing T_17_20.sp4_h_r_34 <X> T_17_20.lc_trk_g3_2
 (24 13)  (898 333)  (898 333)  routing T_17_20.sp4_h_r_34 <X> T_17_20.lc_trk_g3_2
 (26 13)  (900 333)  (900 333)  routing T_17_20.lc_trk_g3_3 <X> T_17_20.wire_logic_cluster/lc_6/in_0
 (27 13)  (901 333)  (901 333)  routing T_17_20.lc_trk_g3_3 <X> T_17_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (902 333)  (902 333)  routing T_17_20.lc_trk_g3_3 <X> T_17_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 333)  (903 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 333)  (904 333)  routing T_17_20.lc_trk_g3_2 <X> T_17_20.wire_logic_cluster/lc_6/in_1
 (31 13)  (905 333)  (905 333)  routing T_17_20.lc_trk_g1_6 <X> T_17_20.wire_logic_cluster/lc_6/in_3
 (40 13)  (914 333)  (914 333)  LC_6 Logic Functioning bit
 (41 13)  (915 333)  (915 333)  LC_6 Logic Functioning bit
 (42 13)  (916 333)  (916 333)  LC_6 Logic Functioning bit
 (43 13)  (917 333)  (917 333)  LC_6 Logic Functioning bit
 (27 14)  (901 334)  (901 334)  routing T_17_20.lc_trk_g3_1 <X> T_17_20.wire_logic_cluster/lc_7/in_1
 (28 14)  (902 334)  (902 334)  routing T_17_20.lc_trk_g3_1 <X> T_17_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 334)  (903 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (905 334)  (905 334)  routing T_17_20.lc_trk_g1_5 <X> T_17_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 334)  (906 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (908 334)  (908 334)  routing T_17_20.lc_trk_g1_5 <X> T_17_20.wire_logic_cluster/lc_7/in_3
 (37 14)  (911 334)  (911 334)  LC_7 Logic Functioning bit
 (39 14)  (913 334)  (913 334)  LC_7 Logic Functioning bit
 (40 14)  (914 334)  (914 334)  LC_7 Logic Functioning bit
 (42 14)  (916 334)  (916 334)  LC_7 Logic Functioning bit
 (50 14)  (924 334)  (924 334)  Cascade bit: LH_LC07_inmux02_5

 (14 15)  (888 335)  (888 335)  routing T_17_20.sp4_h_l_17 <X> T_17_20.lc_trk_g3_4
 (15 15)  (889 335)  (889 335)  routing T_17_20.sp4_h_l_17 <X> T_17_20.lc_trk_g3_4
 (16 15)  (890 335)  (890 335)  routing T_17_20.sp4_h_l_17 <X> T_17_20.lc_trk_g3_4
 (17 15)  (891 335)  (891 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (26 15)  (900 335)  (900 335)  routing T_17_20.lc_trk_g2_3 <X> T_17_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (902 335)  (902 335)  routing T_17_20.lc_trk_g2_3 <X> T_17_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 335)  (903 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (36 15)  (910 335)  (910 335)  LC_7 Logic Functioning bit
 (37 15)  (911 335)  (911 335)  LC_7 Logic Functioning bit
 (40 15)  (914 335)  (914 335)  LC_7 Logic Functioning bit
 (41 15)  (915 335)  (915 335)  LC_7 Logic Functioning bit


LogicTile_18_20

 (15 0)  (943 320)  (943 320)  routing T_18_20.sp4_h_r_1 <X> T_18_20.lc_trk_g0_1
 (16 0)  (944 320)  (944 320)  routing T_18_20.sp4_h_r_1 <X> T_18_20.lc_trk_g0_1
 (17 0)  (945 320)  (945 320)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (25 0)  (953 320)  (953 320)  routing T_18_20.sp4_h_r_10 <X> T_18_20.lc_trk_g0_2
 (27 0)  (955 320)  (955 320)  routing T_18_20.lc_trk_g3_4 <X> T_18_20.wire_logic_cluster/lc_0/in_1
 (28 0)  (956 320)  (956 320)  routing T_18_20.lc_trk_g3_4 <X> T_18_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 320)  (957 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 320)  (958 320)  routing T_18_20.lc_trk_g3_4 <X> T_18_20.wire_logic_cluster/lc_0/in_1
 (31 0)  (959 320)  (959 320)  routing T_18_20.lc_trk_g2_5 <X> T_18_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 320)  (960 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 320)  (961 320)  routing T_18_20.lc_trk_g2_5 <X> T_18_20.wire_logic_cluster/lc_0/in_3
 (41 0)  (969 320)  (969 320)  LC_0 Logic Functioning bit
 (43 0)  (971 320)  (971 320)  LC_0 Logic Functioning bit
 (14 1)  (942 321)  (942 321)  routing T_18_20.sp4_r_v_b_35 <X> T_18_20.lc_trk_g0_0
 (17 1)  (945 321)  (945 321)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (18 1)  (946 321)  (946 321)  routing T_18_20.sp4_h_r_1 <X> T_18_20.lc_trk_g0_1
 (22 1)  (950 321)  (950 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (951 321)  (951 321)  routing T_18_20.sp4_h_r_10 <X> T_18_20.lc_trk_g0_2
 (24 1)  (952 321)  (952 321)  routing T_18_20.sp4_h_r_10 <X> T_18_20.lc_trk_g0_2
 (26 1)  (954 321)  (954 321)  routing T_18_20.lc_trk_g0_2 <X> T_18_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 321)  (957 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (36 1)  (964 321)  (964 321)  LC_0 Logic Functioning bit
 (37 1)  (965 321)  (965 321)  LC_0 Logic Functioning bit
 (38 1)  (966 321)  (966 321)  LC_0 Logic Functioning bit
 (39 1)  (967 321)  (967 321)  LC_0 Logic Functioning bit
 (40 1)  (968 321)  (968 321)  LC_0 Logic Functioning bit
 (42 1)  (970 321)  (970 321)  LC_0 Logic Functioning bit
 (51 1)  (979 321)  (979 321)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (15 2)  (943 322)  (943 322)  routing T_18_20.sp4_h_r_13 <X> T_18_20.lc_trk_g0_5
 (16 2)  (944 322)  (944 322)  routing T_18_20.sp4_h_r_13 <X> T_18_20.lc_trk_g0_5
 (17 2)  (945 322)  (945 322)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (946 322)  (946 322)  routing T_18_20.sp4_h_r_13 <X> T_18_20.lc_trk_g0_5
 (22 2)  (950 322)  (950 322)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (952 322)  (952 322)  routing T_18_20.bot_op_7 <X> T_18_20.lc_trk_g0_7
 (28 2)  (956 322)  (956 322)  routing T_18_20.lc_trk_g2_0 <X> T_18_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 322)  (957 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (959 322)  (959 322)  routing T_18_20.lc_trk_g0_6 <X> T_18_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 322)  (960 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (964 322)  (964 322)  LC_1 Logic Functioning bit
 (38 2)  (966 322)  (966 322)  LC_1 Logic Functioning bit
 (41 2)  (969 322)  (969 322)  LC_1 Logic Functioning bit
 (22 3)  (950 323)  (950 323)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (952 323)  (952 323)  routing T_18_20.bot_op_6 <X> T_18_20.lc_trk_g0_6
 (27 3)  (955 323)  (955 323)  routing T_18_20.lc_trk_g3_0 <X> T_18_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (956 323)  (956 323)  routing T_18_20.lc_trk_g3_0 <X> T_18_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 323)  (957 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (959 323)  (959 323)  routing T_18_20.lc_trk_g0_6 <X> T_18_20.wire_logic_cluster/lc_1/in_3
 (32 3)  (960 323)  (960 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (962 323)  (962 323)  routing T_18_20.lc_trk_g1_2 <X> T_18_20.input_2_1
 (35 3)  (963 323)  (963 323)  routing T_18_20.lc_trk_g1_2 <X> T_18_20.input_2_1
 (40 3)  (968 323)  (968 323)  LC_1 Logic Functioning bit
 (42 3)  (970 323)  (970 323)  LC_1 Logic Functioning bit
 (25 4)  (953 324)  (953 324)  routing T_18_20.sp4_h_r_10 <X> T_18_20.lc_trk_g1_2
 (27 4)  (955 324)  (955 324)  routing T_18_20.lc_trk_g3_4 <X> T_18_20.wire_logic_cluster/lc_2/in_1
 (28 4)  (956 324)  (956 324)  routing T_18_20.lc_trk_g3_4 <X> T_18_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 324)  (957 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (958 324)  (958 324)  routing T_18_20.lc_trk_g3_4 <X> T_18_20.wire_logic_cluster/lc_2/in_1
 (31 4)  (959 324)  (959 324)  routing T_18_20.lc_trk_g2_5 <X> T_18_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 324)  (960 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 324)  (961 324)  routing T_18_20.lc_trk_g2_5 <X> T_18_20.wire_logic_cluster/lc_2/in_3
 (41 4)  (969 324)  (969 324)  LC_2 Logic Functioning bit
 (43 4)  (971 324)  (971 324)  LC_2 Logic Functioning bit
 (46 4)  (974 324)  (974 324)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (4 5)  (932 325)  (932 325)  routing T_18_20.sp4_h_l_42 <X> T_18_20.sp4_h_r_3
 (6 5)  (934 325)  (934 325)  routing T_18_20.sp4_h_l_42 <X> T_18_20.sp4_h_r_3
 (22 5)  (950 325)  (950 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (951 325)  (951 325)  routing T_18_20.sp4_h_r_10 <X> T_18_20.lc_trk_g1_2
 (24 5)  (952 325)  (952 325)  routing T_18_20.sp4_h_r_10 <X> T_18_20.lc_trk_g1_2
 (26 5)  (954 325)  (954 325)  routing T_18_20.lc_trk_g0_2 <X> T_18_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 325)  (957 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (36 5)  (964 325)  (964 325)  LC_2 Logic Functioning bit
 (37 5)  (965 325)  (965 325)  LC_2 Logic Functioning bit
 (38 5)  (966 325)  (966 325)  LC_2 Logic Functioning bit
 (39 5)  (967 325)  (967 325)  LC_2 Logic Functioning bit
 (40 5)  (968 325)  (968 325)  LC_2 Logic Functioning bit
 (42 5)  (970 325)  (970 325)  LC_2 Logic Functioning bit
 (21 6)  (949 326)  (949 326)  routing T_18_20.sp4_h_l_2 <X> T_18_20.lc_trk_g1_7
 (22 6)  (950 326)  (950 326)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (951 326)  (951 326)  routing T_18_20.sp4_h_l_2 <X> T_18_20.lc_trk_g1_7
 (24 6)  (952 326)  (952 326)  routing T_18_20.sp4_h_l_2 <X> T_18_20.lc_trk_g1_7
 (26 6)  (954 326)  (954 326)  routing T_18_20.lc_trk_g0_5 <X> T_18_20.wire_logic_cluster/lc_3/in_0
 (29 6)  (957 326)  (957 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (960 326)  (960 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 326)  (961 326)  routing T_18_20.lc_trk_g3_3 <X> T_18_20.wire_logic_cluster/lc_3/in_3
 (34 6)  (962 326)  (962 326)  routing T_18_20.lc_trk_g3_3 <X> T_18_20.wire_logic_cluster/lc_3/in_3
 (37 6)  (965 326)  (965 326)  LC_3 Logic Functioning bit
 (38 6)  (966 326)  (966 326)  LC_3 Logic Functioning bit
 (39 6)  (967 326)  (967 326)  LC_3 Logic Functioning bit
 (43 6)  (971 326)  (971 326)  LC_3 Logic Functioning bit
 (46 6)  (974 326)  (974 326)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (29 7)  (957 327)  (957 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (959 327)  (959 327)  routing T_18_20.lc_trk_g3_3 <X> T_18_20.wire_logic_cluster/lc_3/in_3
 (32 7)  (960 327)  (960 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (961 327)  (961 327)  routing T_18_20.lc_trk_g2_1 <X> T_18_20.input_2_3
 (37 7)  (965 327)  (965 327)  LC_3 Logic Functioning bit
 (40 7)  (968 327)  (968 327)  LC_3 Logic Functioning bit
 (41 7)  (969 327)  (969 327)  LC_3 Logic Functioning bit
 (43 7)  (971 327)  (971 327)  LC_3 Logic Functioning bit
 (8 8)  (936 328)  (936 328)  routing T_18_20.sp4_v_b_7 <X> T_18_20.sp4_h_r_7
 (9 8)  (937 328)  (937 328)  routing T_18_20.sp4_v_b_7 <X> T_18_20.sp4_h_r_7
 (14 8)  (942 328)  (942 328)  routing T_18_20.rgt_op_0 <X> T_18_20.lc_trk_g2_0
 (15 8)  (943 328)  (943 328)  routing T_18_20.sp4_h_r_25 <X> T_18_20.lc_trk_g2_1
 (16 8)  (944 328)  (944 328)  routing T_18_20.sp4_h_r_25 <X> T_18_20.lc_trk_g2_1
 (17 8)  (945 328)  (945 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (26 8)  (954 328)  (954 328)  routing T_18_20.lc_trk_g1_7 <X> T_18_20.wire_logic_cluster/lc_4/in_0
 (28 8)  (956 328)  (956 328)  routing T_18_20.lc_trk_g2_7 <X> T_18_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 328)  (957 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 328)  (958 328)  routing T_18_20.lc_trk_g2_7 <X> T_18_20.wire_logic_cluster/lc_4/in_1
 (32 8)  (960 328)  (960 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 328)  (961 328)  routing T_18_20.lc_trk_g3_2 <X> T_18_20.wire_logic_cluster/lc_4/in_3
 (34 8)  (962 328)  (962 328)  routing T_18_20.lc_trk_g3_2 <X> T_18_20.wire_logic_cluster/lc_4/in_3
 (15 9)  (943 329)  (943 329)  routing T_18_20.rgt_op_0 <X> T_18_20.lc_trk_g2_0
 (17 9)  (945 329)  (945 329)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (18 9)  (946 329)  (946 329)  routing T_18_20.sp4_h_r_25 <X> T_18_20.lc_trk_g2_1
 (26 9)  (954 329)  (954 329)  routing T_18_20.lc_trk_g1_7 <X> T_18_20.wire_logic_cluster/lc_4/in_0
 (27 9)  (955 329)  (955 329)  routing T_18_20.lc_trk_g1_7 <X> T_18_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 329)  (957 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (958 329)  (958 329)  routing T_18_20.lc_trk_g2_7 <X> T_18_20.wire_logic_cluster/lc_4/in_1
 (31 9)  (959 329)  (959 329)  routing T_18_20.lc_trk_g3_2 <X> T_18_20.wire_logic_cluster/lc_4/in_3
 (40 9)  (968 329)  (968 329)  LC_4 Logic Functioning bit
 (42 9)  (970 329)  (970 329)  LC_4 Logic Functioning bit
 (8 10)  (936 330)  (936 330)  routing T_18_20.sp4_v_t_36 <X> T_18_20.sp4_h_l_42
 (9 10)  (937 330)  (937 330)  routing T_18_20.sp4_v_t_36 <X> T_18_20.sp4_h_l_42
 (10 10)  (938 330)  (938 330)  routing T_18_20.sp4_v_t_36 <X> T_18_20.sp4_h_l_42
 (16 10)  (944 330)  (944 330)  routing T_18_20.sp12_v_t_10 <X> T_18_20.lc_trk_g2_5
 (17 10)  (945 330)  (945 330)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_10 lc_trk_g2_5
 (22 10)  (950 330)  (950 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (951 330)  (951 330)  routing T_18_20.sp4_v_b_47 <X> T_18_20.lc_trk_g2_7
 (24 10)  (952 330)  (952 330)  routing T_18_20.sp4_v_b_47 <X> T_18_20.lc_trk_g2_7
 (27 10)  (955 330)  (955 330)  routing T_18_20.lc_trk_g3_5 <X> T_18_20.wire_logic_cluster/lc_5/in_1
 (28 10)  (956 330)  (956 330)  routing T_18_20.lc_trk_g3_5 <X> T_18_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 330)  (957 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 330)  (958 330)  routing T_18_20.lc_trk_g3_5 <X> T_18_20.wire_logic_cluster/lc_5/in_1
 (31 10)  (959 330)  (959 330)  routing T_18_20.lc_trk_g2_6 <X> T_18_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 330)  (960 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 330)  (961 330)  routing T_18_20.lc_trk_g2_6 <X> T_18_20.wire_logic_cluster/lc_5/in_3
 (35 10)  (963 330)  (963 330)  routing T_18_20.lc_trk_g0_7 <X> T_18_20.input_2_5
 (37 10)  (965 330)  (965 330)  LC_5 Logic Functioning bit
 (41 10)  (969 330)  (969 330)  LC_5 Logic Functioning bit
 (43 10)  (971 330)  (971 330)  LC_5 Logic Functioning bit
 (4 11)  (932 331)  (932 331)  routing T_18_20.sp4_h_r_10 <X> T_18_20.sp4_h_l_43
 (6 11)  (934 331)  (934 331)  routing T_18_20.sp4_h_r_10 <X> T_18_20.sp4_h_l_43
 (22 11)  (950 331)  (950 331)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (952 331)  (952 331)  routing T_18_20.tnl_op_6 <X> T_18_20.lc_trk_g2_6
 (25 11)  (953 331)  (953 331)  routing T_18_20.tnl_op_6 <X> T_18_20.lc_trk_g2_6
 (29 11)  (957 331)  (957 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (959 331)  (959 331)  routing T_18_20.lc_trk_g2_6 <X> T_18_20.wire_logic_cluster/lc_5/in_3
 (32 11)  (960 331)  (960 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (963 331)  (963 331)  routing T_18_20.lc_trk_g0_7 <X> T_18_20.input_2_5
 (37 11)  (965 331)  (965 331)  LC_5 Logic Functioning bit
 (38 11)  (966 331)  (966 331)  LC_5 Logic Functioning bit
 (39 11)  (967 331)  (967 331)  LC_5 Logic Functioning bit
 (41 11)  (969 331)  (969 331)  LC_5 Logic Functioning bit
 (43 11)  (971 331)  (971 331)  LC_5 Logic Functioning bit
 (3 12)  (931 332)  (931 332)  routing T_18_20.sp12_v_t_22 <X> T_18_20.sp12_h_r_1
 (21 12)  (949 332)  (949 332)  routing T_18_20.sp4_v_t_14 <X> T_18_20.lc_trk_g3_3
 (22 12)  (950 332)  (950 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (951 332)  (951 332)  routing T_18_20.sp4_v_t_14 <X> T_18_20.lc_trk_g3_3
 (8 13)  (936 333)  (936 333)  routing T_18_20.sp4_h_r_10 <X> T_18_20.sp4_v_b_10
 (17 13)  (945 333)  (945 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (950 333)  (950 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (951 333)  (951 333)  routing T_18_20.sp4_v_b_42 <X> T_18_20.lc_trk_g3_2
 (24 13)  (952 333)  (952 333)  routing T_18_20.sp4_v_b_42 <X> T_18_20.lc_trk_g3_2
 (5 14)  (933 334)  (933 334)  routing T_18_20.sp4_v_t_38 <X> T_18_20.sp4_h_l_44
 (15 14)  (943 334)  (943 334)  routing T_18_20.sp4_h_l_16 <X> T_18_20.lc_trk_g3_5
 (16 14)  (944 334)  (944 334)  routing T_18_20.sp4_h_l_16 <X> T_18_20.lc_trk_g3_5
 (17 14)  (945 334)  (945 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (4 15)  (932 335)  (932 335)  routing T_18_20.sp4_v_t_38 <X> T_18_20.sp4_h_l_44
 (6 15)  (934 335)  (934 335)  routing T_18_20.sp4_v_t_38 <X> T_18_20.sp4_h_l_44
 (17 15)  (945 335)  (945 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (18 15)  (946 335)  (946 335)  routing T_18_20.sp4_h_l_16 <X> T_18_20.lc_trk_g3_5


LogicTile_19_20

 (22 0)  (1004 320)  (1004 320)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (1006 320)  (1006 320)  routing T_19_20.top_op_3 <X> T_19_20.lc_trk_g0_3
 (25 0)  (1007 320)  (1007 320)  routing T_19_20.sp4_v_b_10 <X> T_19_20.lc_trk_g0_2
 (27 0)  (1009 320)  (1009 320)  routing T_19_20.lc_trk_g1_2 <X> T_19_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 320)  (1011 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 320)  (1014 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 320)  (1015 320)  routing T_19_20.lc_trk_g2_3 <X> T_19_20.wire_logic_cluster/lc_0/in_3
 (35 0)  (1017 320)  (1017 320)  routing T_19_20.lc_trk_g1_5 <X> T_19_20.input_2_0
 (36 0)  (1018 320)  (1018 320)  LC_0 Logic Functioning bit
 (37 0)  (1019 320)  (1019 320)  LC_0 Logic Functioning bit
 (39 0)  (1021 320)  (1021 320)  LC_0 Logic Functioning bit
 (40 0)  (1022 320)  (1022 320)  LC_0 Logic Functioning bit
 (41 0)  (1023 320)  (1023 320)  LC_0 Logic Functioning bit
 (15 1)  (997 321)  (997 321)  routing T_19_20.sp4_v_t_5 <X> T_19_20.lc_trk_g0_0
 (16 1)  (998 321)  (998 321)  routing T_19_20.sp4_v_t_5 <X> T_19_20.lc_trk_g0_0
 (17 1)  (999 321)  (999 321)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (21 1)  (1003 321)  (1003 321)  routing T_19_20.top_op_3 <X> T_19_20.lc_trk_g0_3
 (22 1)  (1004 321)  (1004 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (1005 321)  (1005 321)  routing T_19_20.sp4_v_b_10 <X> T_19_20.lc_trk_g0_2
 (25 1)  (1007 321)  (1007 321)  routing T_19_20.sp4_v_b_10 <X> T_19_20.lc_trk_g0_2
 (27 1)  (1009 321)  (1009 321)  routing T_19_20.lc_trk_g3_1 <X> T_19_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (1010 321)  (1010 321)  routing T_19_20.lc_trk_g3_1 <X> T_19_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 321)  (1011 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (1012 321)  (1012 321)  routing T_19_20.lc_trk_g1_2 <X> T_19_20.wire_logic_cluster/lc_0/in_1
 (31 1)  (1013 321)  (1013 321)  routing T_19_20.lc_trk_g2_3 <X> T_19_20.wire_logic_cluster/lc_0/in_3
 (32 1)  (1014 321)  (1014 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (1016 321)  (1016 321)  routing T_19_20.lc_trk_g1_5 <X> T_19_20.input_2_0
 (39 1)  (1021 321)  (1021 321)  LC_0 Logic Functioning bit
 (42 1)  (1024 321)  (1024 321)  LC_0 Logic Functioning bit
 (43 1)  (1025 321)  (1025 321)  LC_0 Logic Functioning bit
 (4 2)  (986 322)  (986 322)  routing T_19_20.sp4_v_b_4 <X> T_19_20.sp4_v_t_37
 (6 2)  (988 322)  (988 322)  routing T_19_20.sp4_v_b_4 <X> T_19_20.sp4_v_t_37
 (9 2)  (991 322)  (991 322)  routing T_19_20.sp4_v_b_1 <X> T_19_20.sp4_h_l_36
 (13 2)  (995 322)  (995 322)  routing T_19_20.sp4_v_b_2 <X> T_19_20.sp4_v_t_39
 (21 2)  (1003 322)  (1003 322)  routing T_19_20.bnr_op_7 <X> T_19_20.lc_trk_g0_7
 (22 2)  (1004 322)  (1004 322)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (25 2)  (1007 322)  (1007 322)  routing T_19_20.bnr_op_6 <X> T_19_20.lc_trk_g0_6
 (29 2)  (1011 322)  (1011 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (1013 322)  (1013 322)  routing T_19_20.lc_trk_g0_6 <X> T_19_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (1014 322)  (1014 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (40 2)  (1022 322)  (1022 322)  LC_1 Logic Functioning bit
 (42 2)  (1024 322)  (1024 322)  LC_1 Logic Functioning bit
 (9 3)  (991 323)  (991 323)  routing T_19_20.sp4_v_b_1 <X> T_19_20.sp4_v_t_36
 (21 3)  (1003 323)  (1003 323)  routing T_19_20.bnr_op_7 <X> T_19_20.lc_trk_g0_7
 (22 3)  (1004 323)  (1004 323)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (1007 323)  (1007 323)  routing T_19_20.bnr_op_6 <X> T_19_20.lc_trk_g0_6
 (26 3)  (1008 323)  (1008 323)  routing T_19_20.lc_trk_g0_3 <X> T_19_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 323)  (1011 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (1013 323)  (1013 323)  routing T_19_20.lc_trk_g0_6 <X> T_19_20.wire_logic_cluster/lc_1/in_3
 (40 3)  (1022 323)  (1022 323)  LC_1 Logic Functioning bit
 (41 3)  (1023 323)  (1023 323)  LC_1 Logic Functioning bit
 (42 3)  (1024 323)  (1024 323)  LC_1 Logic Functioning bit
 (43 3)  (1025 323)  (1025 323)  LC_1 Logic Functioning bit
 (8 4)  (990 324)  (990 324)  routing T_19_20.sp4_v_b_10 <X> T_19_20.sp4_h_r_4
 (9 4)  (991 324)  (991 324)  routing T_19_20.sp4_v_b_10 <X> T_19_20.sp4_h_r_4
 (10 4)  (992 324)  (992 324)  routing T_19_20.sp4_v_b_10 <X> T_19_20.sp4_h_r_4
 (15 4)  (997 324)  (997 324)  routing T_19_20.bot_op_1 <X> T_19_20.lc_trk_g1_1
 (17 4)  (999 324)  (999 324)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (22 4)  (1004 324)  (1004 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (25 4)  (1007 324)  (1007 324)  routing T_19_20.wire_logic_cluster/lc_2/out <X> T_19_20.lc_trk_g1_2
 (27 4)  (1009 324)  (1009 324)  routing T_19_20.lc_trk_g3_2 <X> T_19_20.wire_logic_cluster/lc_2/in_1
 (28 4)  (1010 324)  (1010 324)  routing T_19_20.lc_trk_g3_2 <X> T_19_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 324)  (1011 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (1013 324)  (1013 324)  routing T_19_20.lc_trk_g1_6 <X> T_19_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (1014 324)  (1014 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 324)  (1016 324)  routing T_19_20.lc_trk_g1_6 <X> T_19_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 324)  (1018 324)  LC_2 Logic Functioning bit
 (38 4)  (1020 324)  (1020 324)  LC_2 Logic Functioning bit
 (39 4)  (1021 324)  (1021 324)  LC_2 Logic Functioning bit
 (40 4)  (1022 324)  (1022 324)  LC_2 Logic Functioning bit
 (41 4)  (1023 324)  (1023 324)  LC_2 Logic Functioning bit
 (42 4)  (1024 324)  (1024 324)  LC_2 Logic Functioning bit
 (43 4)  (1025 324)  (1025 324)  LC_2 Logic Functioning bit
 (11 5)  (993 325)  (993 325)  routing T_19_20.sp4_h_l_44 <X> T_19_20.sp4_h_r_5
 (13 5)  (995 325)  (995 325)  routing T_19_20.sp4_h_l_44 <X> T_19_20.sp4_h_r_5
 (22 5)  (1004 325)  (1004 325)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (26 5)  (1008 325)  (1008 325)  routing T_19_20.lc_trk_g1_3 <X> T_19_20.wire_logic_cluster/lc_2/in_0
 (27 5)  (1009 325)  (1009 325)  routing T_19_20.lc_trk_g1_3 <X> T_19_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 325)  (1011 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (1012 325)  (1012 325)  routing T_19_20.lc_trk_g3_2 <X> T_19_20.wire_logic_cluster/lc_2/in_1
 (31 5)  (1013 325)  (1013 325)  routing T_19_20.lc_trk_g1_6 <X> T_19_20.wire_logic_cluster/lc_2/in_3
 (32 5)  (1014 325)  (1014 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (1017 325)  (1017 325)  routing T_19_20.lc_trk_g0_2 <X> T_19_20.input_2_2
 (36 5)  (1018 325)  (1018 325)  LC_2 Logic Functioning bit
 (51 5)  (1033 325)  (1033 325)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (4 6)  (986 326)  (986 326)  routing T_19_20.sp4_h_r_9 <X> T_19_20.sp4_v_t_38
 (5 6)  (987 326)  (987 326)  routing T_19_20.sp4_v_t_44 <X> T_19_20.sp4_h_l_38
 (6 6)  (988 326)  (988 326)  routing T_19_20.sp4_h_r_9 <X> T_19_20.sp4_v_t_38
 (9 6)  (991 326)  (991 326)  routing T_19_20.sp4_v_b_4 <X> T_19_20.sp4_h_l_41
 (11 6)  (993 326)  (993 326)  routing T_19_20.sp4_v_b_2 <X> T_19_20.sp4_v_t_40
 (15 6)  (997 326)  (997 326)  routing T_19_20.top_op_5 <X> T_19_20.lc_trk_g1_5
 (17 6)  (999 326)  (999 326)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (25 6)  (1007 326)  (1007 326)  routing T_19_20.sp4_v_t_3 <X> T_19_20.lc_trk_g1_6
 (27 6)  (1009 326)  (1009 326)  routing T_19_20.lc_trk_g1_5 <X> T_19_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 326)  (1011 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (1012 326)  (1012 326)  routing T_19_20.lc_trk_g1_5 <X> T_19_20.wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 326)  (1014 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (1015 326)  (1015 326)  routing T_19_20.lc_trk_g3_1 <X> T_19_20.wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 326)  (1016 326)  routing T_19_20.lc_trk_g3_1 <X> T_19_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 326)  (1018 326)  LC_3 Logic Functioning bit
 (37 6)  (1019 326)  (1019 326)  LC_3 Logic Functioning bit
 (40 6)  (1022 326)  (1022 326)  LC_3 Logic Functioning bit
 (41 6)  (1023 326)  (1023 326)  LC_3 Logic Functioning bit
 (50 6)  (1032 326)  (1032 326)  Cascade bit: LH_LC03_inmux02_5

 (4 7)  (986 327)  (986 327)  routing T_19_20.sp4_v_t_44 <X> T_19_20.sp4_h_l_38
 (5 7)  (987 327)  (987 327)  routing T_19_20.sp4_h_r_9 <X> T_19_20.sp4_v_t_38
 (6 7)  (988 327)  (988 327)  routing T_19_20.sp4_v_t_44 <X> T_19_20.sp4_h_l_38
 (9 7)  (991 327)  (991 327)  routing T_19_20.sp4_v_b_4 <X> T_19_20.sp4_v_t_41
 (12 7)  (994 327)  (994 327)  routing T_19_20.sp4_v_b_2 <X> T_19_20.sp4_v_t_40
 (18 7)  (1000 327)  (1000 327)  routing T_19_20.top_op_5 <X> T_19_20.lc_trk_g1_5
 (22 7)  (1004 327)  (1004 327)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (1005 327)  (1005 327)  routing T_19_20.sp4_v_t_3 <X> T_19_20.lc_trk_g1_6
 (25 7)  (1007 327)  (1007 327)  routing T_19_20.sp4_v_t_3 <X> T_19_20.lc_trk_g1_6
 (26 7)  (1008 327)  (1008 327)  routing T_19_20.lc_trk_g2_3 <X> T_19_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (1010 327)  (1010 327)  routing T_19_20.lc_trk_g2_3 <X> T_19_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 327)  (1011 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (38 7)  (1020 327)  (1020 327)  LC_3 Logic Functioning bit
 (39 7)  (1021 327)  (1021 327)  LC_3 Logic Functioning bit
 (40 7)  (1022 327)  (1022 327)  LC_3 Logic Functioning bit
 (43 7)  (1025 327)  (1025 327)  LC_3 Logic Functioning bit
 (13 8)  (995 328)  (995 328)  routing T_19_20.sp4_v_t_45 <X> T_19_20.sp4_v_b_8
 (17 8)  (999 328)  (999 328)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (1000 328)  (1000 328)  routing T_19_20.bnl_op_1 <X> T_19_20.lc_trk_g2_1
 (22 8)  (1004 328)  (1004 328)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (1006 328)  (1006 328)  routing T_19_20.tnr_op_3 <X> T_19_20.lc_trk_g2_3
 (26 8)  (1008 328)  (1008 328)  routing T_19_20.lc_trk_g2_4 <X> T_19_20.wire_logic_cluster/lc_4/in_0
 (28 8)  (1010 328)  (1010 328)  routing T_19_20.lc_trk_g2_1 <X> T_19_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 328)  (1011 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (1013 328)  (1013 328)  routing T_19_20.lc_trk_g0_7 <X> T_19_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (1014 328)  (1014 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 328)  (1018 328)  LC_4 Logic Functioning bit
 (37 8)  (1019 328)  (1019 328)  LC_4 Logic Functioning bit
 (40 8)  (1022 328)  (1022 328)  LC_4 Logic Functioning bit
 (41 8)  (1023 328)  (1023 328)  LC_4 Logic Functioning bit
 (15 9)  (997 329)  (997 329)  routing T_19_20.tnr_op_0 <X> T_19_20.lc_trk_g2_0
 (17 9)  (999 329)  (999 329)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (18 9)  (1000 329)  (1000 329)  routing T_19_20.bnl_op_1 <X> T_19_20.lc_trk_g2_1
 (28 9)  (1010 329)  (1010 329)  routing T_19_20.lc_trk_g2_4 <X> T_19_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 329)  (1011 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (1013 329)  (1013 329)  routing T_19_20.lc_trk_g0_7 <X> T_19_20.wire_logic_cluster/lc_4/in_3
 (32 9)  (1014 329)  (1014 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (1016 329)  (1016 329)  routing T_19_20.lc_trk_g1_1 <X> T_19_20.input_2_4
 (38 9)  (1020 329)  (1020 329)  LC_4 Logic Functioning bit
 (39 9)  (1021 329)  (1021 329)  LC_4 Logic Functioning bit
 (42 9)  (1024 329)  (1024 329)  LC_4 Logic Functioning bit
 (43 9)  (1025 329)  (1025 329)  LC_4 Logic Functioning bit
 (15 10)  (997 330)  (997 330)  routing T_19_20.tnr_op_5 <X> T_19_20.lc_trk_g2_5
 (17 10)  (999 330)  (999 330)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (25 10)  (1007 330)  (1007 330)  routing T_19_20.rgt_op_6 <X> T_19_20.lc_trk_g2_6
 (26 10)  (1008 330)  (1008 330)  routing T_19_20.lc_trk_g2_5 <X> T_19_20.wire_logic_cluster/lc_5/in_0
 (28 10)  (1010 330)  (1010 330)  routing T_19_20.lc_trk_g2_0 <X> T_19_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 330)  (1011 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (1013 330)  (1013 330)  routing T_19_20.lc_trk_g2_6 <X> T_19_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 330)  (1014 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (1015 330)  (1015 330)  routing T_19_20.lc_trk_g2_6 <X> T_19_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 330)  (1018 330)  LC_5 Logic Functioning bit
 (37 10)  (1019 330)  (1019 330)  LC_5 Logic Functioning bit
 (39 10)  (1021 330)  (1021 330)  LC_5 Logic Functioning bit
 (41 10)  (1023 330)  (1023 330)  LC_5 Logic Functioning bit
 (50 10)  (1032 330)  (1032 330)  Cascade bit: LH_LC05_inmux02_5

 (17 11)  (999 331)  (999 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 11)  (1004 331)  (1004 331)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (1006 331)  (1006 331)  routing T_19_20.rgt_op_6 <X> T_19_20.lc_trk_g2_6
 (28 11)  (1010 331)  (1010 331)  routing T_19_20.lc_trk_g2_5 <X> T_19_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 331)  (1011 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (1013 331)  (1013 331)  routing T_19_20.lc_trk_g2_6 <X> T_19_20.wire_logic_cluster/lc_5/in_3
 (36 11)  (1018 331)  (1018 331)  LC_5 Logic Functioning bit
 (38 11)  (1020 331)  (1020 331)  LC_5 Logic Functioning bit
 (39 11)  (1021 331)  (1021 331)  LC_5 Logic Functioning bit
 (42 11)  (1024 331)  (1024 331)  LC_5 Logic Functioning bit
 (47 11)  (1029 331)  (1029 331)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (8 12)  (990 332)  (990 332)  routing T_19_20.sp4_v_b_10 <X> T_19_20.sp4_h_r_10
 (9 12)  (991 332)  (991 332)  routing T_19_20.sp4_v_b_10 <X> T_19_20.sp4_h_r_10
 (15 12)  (997 332)  (997 332)  routing T_19_20.sp4_v_t_28 <X> T_19_20.lc_trk_g3_1
 (16 12)  (998 332)  (998 332)  routing T_19_20.sp4_v_t_28 <X> T_19_20.lc_trk_g3_1
 (17 12)  (999 332)  (999 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (22 13)  (1004 333)  (1004 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (9 14)  (991 334)  (991 334)  routing T_19_20.sp4_v_b_10 <X> T_19_20.sp4_h_l_47


LogicTile_20_20

 (17 0)  (1053 320)  (1053 320)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (1054 320)  (1054 320)  routing T_20_20.bnr_op_1 <X> T_20_20.lc_trk_g0_1
 (21 0)  (1057 320)  (1057 320)  routing T_20_20.wire_logic_cluster/lc_3/out <X> T_20_20.lc_trk_g0_3
 (22 0)  (1058 320)  (1058 320)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (29 0)  (1065 320)  (1065 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (1068 320)  (1068 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (1070 320)  (1070 320)  routing T_20_20.lc_trk_g1_2 <X> T_20_20.wire_logic_cluster/lc_0/in_3
 (35 0)  (1071 320)  (1071 320)  routing T_20_20.lc_trk_g2_6 <X> T_20_20.input_2_0
 (36 0)  (1072 320)  (1072 320)  LC_0 Logic Functioning bit
 (40 0)  (1076 320)  (1076 320)  LC_0 Logic Functioning bit
 (15 1)  (1051 321)  (1051 321)  routing T_20_20.bot_op_0 <X> T_20_20.lc_trk_g0_0
 (17 1)  (1053 321)  (1053 321)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (18 1)  (1054 321)  (1054 321)  routing T_20_20.bnr_op_1 <X> T_20_20.lc_trk_g0_1
 (22 1)  (1058 321)  (1058 321)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (1060 321)  (1060 321)  routing T_20_20.bot_op_2 <X> T_20_20.lc_trk_g0_2
 (26 1)  (1062 321)  (1062 321)  routing T_20_20.lc_trk_g1_3 <X> T_20_20.wire_logic_cluster/lc_0/in_0
 (27 1)  (1063 321)  (1063 321)  routing T_20_20.lc_trk_g1_3 <X> T_20_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 321)  (1065 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (1067 321)  (1067 321)  routing T_20_20.lc_trk_g1_2 <X> T_20_20.wire_logic_cluster/lc_0/in_3
 (32 1)  (1068 321)  (1068 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (1069 321)  (1069 321)  routing T_20_20.lc_trk_g2_6 <X> T_20_20.input_2_0
 (35 1)  (1071 321)  (1071 321)  routing T_20_20.lc_trk_g2_6 <X> T_20_20.input_2_0
 (36 1)  (1072 321)  (1072 321)  LC_0 Logic Functioning bit
 (38 1)  (1074 321)  (1074 321)  LC_0 Logic Functioning bit
 (39 1)  (1075 321)  (1075 321)  LC_0 Logic Functioning bit
 (40 1)  (1076 321)  (1076 321)  LC_0 Logic Functioning bit
 (42 1)  (1078 321)  (1078 321)  LC_0 Logic Functioning bit
 (43 1)  (1079 321)  (1079 321)  LC_0 Logic Functioning bit
 (9 2)  (1045 322)  (1045 322)  routing T_20_20.sp4_v_b_1 <X> T_20_20.sp4_h_l_36
 (15 2)  (1051 322)  (1051 322)  routing T_20_20.sp12_h_r_5 <X> T_20_20.lc_trk_g0_5
 (17 2)  (1053 322)  (1053 322)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_5 lc_trk_g0_5
 (18 2)  (1054 322)  (1054 322)  routing T_20_20.sp12_h_r_5 <X> T_20_20.lc_trk_g0_5
 (26 2)  (1062 322)  (1062 322)  routing T_20_20.lc_trk_g3_4 <X> T_20_20.wire_logic_cluster/lc_1/in_0
 (29 2)  (1065 322)  (1065 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (1067 322)  (1067 322)  routing T_20_20.lc_trk_g0_6 <X> T_20_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (1068 322)  (1068 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (40 2)  (1076 322)  (1076 322)  LC_1 Logic Functioning bit
 (42 2)  (1078 322)  (1078 322)  LC_1 Logic Functioning bit
 (50 2)  (1086 322)  (1086 322)  Cascade bit: LH_LC01_inmux02_5

 (18 3)  (1054 323)  (1054 323)  routing T_20_20.sp12_h_r_5 <X> T_20_20.lc_trk_g0_5
 (22 3)  (1058 323)  (1058 323)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (1060 323)  (1060 323)  routing T_20_20.bot_op_6 <X> T_20_20.lc_trk_g0_6
 (27 3)  (1063 323)  (1063 323)  routing T_20_20.lc_trk_g3_4 <X> T_20_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (1064 323)  (1064 323)  routing T_20_20.lc_trk_g3_4 <X> T_20_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 323)  (1065 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (1066 323)  (1066 323)  routing T_20_20.lc_trk_g0_2 <X> T_20_20.wire_logic_cluster/lc_1/in_1
 (31 3)  (1067 323)  (1067 323)  routing T_20_20.lc_trk_g0_6 <X> T_20_20.wire_logic_cluster/lc_1/in_3
 (42 3)  (1078 323)  (1078 323)  LC_1 Logic Functioning bit
 (5 4)  (1041 324)  (1041 324)  routing T_20_20.sp4_v_b_3 <X> T_20_20.sp4_h_r_3
 (15 4)  (1051 324)  (1051 324)  routing T_20_20.bot_op_1 <X> T_20_20.lc_trk_g1_1
 (17 4)  (1053 324)  (1053 324)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (22 4)  (1058 324)  (1058 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (25 4)  (1061 324)  (1061 324)  routing T_20_20.sp4_v_b_10 <X> T_20_20.lc_trk_g1_2
 (29 4)  (1065 324)  (1065 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (1067 324)  (1067 324)  routing T_20_20.lc_trk_g3_6 <X> T_20_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (1068 324)  (1068 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 324)  (1069 324)  routing T_20_20.lc_trk_g3_6 <X> T_20_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (1070 324)  (1070 324)  routing T_20_20.lc_trk_g3_6 <X> T_20_20.wire_logic_cluster/lc_2/in_3
 (38 4)  (1074 324)  (1074 324)  LC_2 Logic Functioning bit
 (39 4)  (1075 324)  (1075 324)  LC_2 Logic Functioning bit
 (42 4)  (1078 324)  (1078 324)  LC_2 Logic Functioning bit
 (43 4)  (1079 324)  (1079 324)  LC_2 Logic Functioning bit
 (47 4)  (1083 324)  (1083 324)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (50 4)  (1086 324)  (1086 324)  Cascade bit: LH_LC02_inmux02_5

 (6 5)  (1042 325)  (1042 325)  routing T_20_20.sp4_v_b_3 <X> T_20_20.sp4_h_r_3
 (22 5)  (1058 325)  (1058 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (1059 325)  (1059 325)  routing T_20_20.sp4_v_b_10 <X> T_20_20.lc_trk_g1_2
 (25 5)  (1061 325)  (1061 325)  routing T_20_20.sp4_v_b_10 <X> T_20_20.lc_trk_g1_2
 (27 5)  (1063 325)  (1063 325)  routing T_20_20.lc_trk_g3_1 <X> T_20_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (1064 325)  (1064 325)  routing T_20_20.lc_trk_g3_1 <X> T_20_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 325)  (1065 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (1066 325)  (1066 325)  routing T_20_20.lc_trk_g0_3 <X> T_20_20.wire_logic_cluster/lc_2/in_1
 (31 5)  (1067 325)  (1067 325)  routing T_20_20.lc_trk_g3_6 <X> T_20_20.wire_logic_cluster/lc_2/in_3
 (36 5)  (1072 325)  (1072 325)  LC_2 Logic Functioning bit
 (37 5)  (1073 325)  (1073 325)  LC_2 Logic Functioning bit
 (40 5)  (1076 325)  (1076 325)  LC_2 Logic Functioning bit
 (41 5)  (1077 325)  (1077 325)  LC_2 Logic Functioning bit
 (4 6)  (1040 326)  (1040 326)  routing T_20_20.sp4_v_b_3 <X> T_20_20.sp4_v_t_38
 (5 6)  (1041 326)  (1041 326)  routing T_20_20.sp4_v_b_3 <X> T_20_20.sp4_h_l_38
 (12 6)  (1048 326)  (1048 326)  routing T_20_20.sp4_v_b_5 <X> T_20_20.sp4_h_l_40
 (22 6)  (1058 326)  (1058 326)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (1060 326)  (1060 326)  routing T_20_20.bot_op_7 <X> T_20_20.lc_trk_g1_7
 (29 6)  (1065 326)  (1065 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (1067 326)  (1067 326)  routing T_20_20.lc_trk_g2_4 <X> T_20_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 326)  (1068 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (1069 326)  (1069 326)  routing T_20_20.lc_trk_g2_4 <X> T_20_20.wire_logic_cluster/lc_3/in_3
 (35 6)  (1071 326)  (1071 326)  routing T_20_20.lc_trk_g2_7 <X> T_20_20.input_2_3
 (38 6)  (1074 326)  (1074 326)  LC_3 Logic Functioning bit
 (39 6)  (1075 326)  (1075 326)  LC_3 Logic Functioning bit
 (42 6)  (1078 326)  (1078 326)  LC_3 Logic Functioning bit
 (43 6)  (1079 326)  (1079 326)  LC_3 Logic Functioning bit
 (15 7)  (1051 327)  (1051 327)  routing T_20_20.bot_op_4 <X> T_20_20.lc_trk_g1_4
 (17 7)  (1053 327)  (1053 327)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (29 7)  (1065 327)  (1065 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (32 7)  (1068 327)  (1068 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (1069 327)  (1069 327)  routing T_20_20.lc_trk_g2_7 <X> T_20_20.input_2_3
 (35 7)  (1071 327)  (1071 327)  routing T_20_20.lc_trk_g2_7 <X> T_20_20.input_2_3
 (36 7)  (1072 327)  (1072 327)  LC_3 Logic Functioning bit
 (37 7)  (1073 327)  (1073 327)  LC_3 Logic Functioning bit
 (40 7)  (1076 327)  (1076 327)  LC_3 Logic Functioning bit
 (41 7)  (1077 327)  (1077 327)  LC_3 Logic Functioning bit
 (12 8)  (1048 328)  (1048 328)  routing T_20_20.sp4_v_b_8 <X> T_20_20.sp4_h_r_8
 (22 8)  (1058 328)  (1058 328)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (1059 328)  (1059 328)  routing T_20_20.sp4_h_r_27 <X> T_20_20.lc_trk_g2_3
 (24 8)  (1060 328)  (1060 328)  routing T_20_20.sp4_h_r_27 <X> T_20_20.lc_trk_g2_3
 (35 8)  (1071 328)  (1071 328)  routing T_20_20.lc_trk_g2_4 <X> T_20_20.input_2_4
 (37 8)  (1073 328)  (1073 328)  LC_4 Logic Functioning bit
 (38 8)  (1074 328)  (1074 328)  LC_4 Logic Functioning bit
 (41 8)  (1077 328)  (1077 328)  LC_4 Logic Functioning bit
 (42 8)  (1078 328)  (1078 328)  LC_4 Logic Functioning bit
 (11 9)  (1047 329)  (1047 329)  routing T_20_20.sp4_v_b_8 <X> T_20_20.sp4_h_r_8
 (21 9)  (1057 329)  (1057 329)  routing T_20_20.sp4_h_r_27 <X> T_20_20.lc_trk_g2_3
 (27 9)  (1063 329)  (1063 329)  routing T_20_20.lc_trk_g1_1 <X> T_20_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 329)  (1065 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (32 9)  (1068 329)  (1068 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (1069 329)  (1069 329)  routing T_20_20.lc_trk_g2_4 <X> T_20_20.input_2_4
 (36 9)  (1072 329)  (1072 329)  LC_4 Logic Functioning bit
 (39 9)  (1075 329)  (1075 329)  LC_4 Logic Functioning bit
 (40 9)  (1076 329)  (1076 329)  LC_4 Logic Functioning bit
 (43 9)  (1079 329)  (1079 329)  LC_4 Logic Functioning bit
 (47 9)  (1083 329)  (1083 329)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (14 10)  (1050 330)  (1050 330)  routing T_20_20.bnl_op_4 <X> T_20_20.lc_trk_g2_4
 (22 10)  (1058 330)  (1058 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (1059 330)  (1059 330)  routing T_20_20.sp4_h_r_31 <X> T_20_20.lc_trk_g2_7
 (24 10)  (1060 330)  (1060 330)  routing T_20_20.sp4_h_r_31 <X> T_20_20.lc_trk_g2_7
 (25 10)  (1061 330)  (1061 330)  routing T_20_20.sp4_h_r_46 <X> T_20_20.lc_trk_g2_6
 (29 10)  (1065 330)  (1065 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (1067 330)  (1067 330)  routing T_20_20.lc_trk_g1_7 <X> T_20_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (1068 330)  (1068 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (1070 330)  (1070 330)  routing T_20_20.lc_trk_g1_7 <X> T_20_20.wire_logic_cluster/lc_5/in_3
 (35 10)  (1071 330)  (1071 330)  routing T_20_20.lc_trk_g0_5 <X> T_20_20.input_2_5
 (36 10)  (1072 330)  (1072 330)  LC_5 Logic Functioning bit
 (37 10)  (1073 330)  (1073 330)  LC_5 Logic Functioning bit
 (40 10)  (1076 330)  (1076 330)  LC_5 Logic Functioning bit
 (42 10)  (1078 330)  (1078 330)  LC_5 Logic Functioning bit
 (3 11)  (1039 331)  (1039 331)  routing T_20_20.sp12_v_b_1 <X> T_20_20.sp12_h_l_22
 (14 11)  (1050 331)  (1050 331)  routing T_20_20.bnl_op_4 <X> T_20_20.lc_trk_g2_4
 (17 11)  (1053 331)  (1053 331)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (21 11)  (1057 331)  (1057 331)  routing T_20_20.sp4_h_r_31 <X> T_20_20.lc_trk_g2_7
 (22 11)  (1058 331)  (1058 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (1059 331)  (1059 331)  routing T_20_20.sp4_h_r_46 <X> T_20_20.lc_trk_g2_6
 (24 11)  (1060 331)  (1060 331)  routing T_20_20.sp4_h_r_46 <X> T_20_20.lc_trk_g2_6
 (25 11)  (1061 331)  (1061 331)  routing T_20_20.sp4_h_r_46 <X> T_20_20.lc_trk_g2_6
 (26 11)  (1062 331)  (1062 331)  routing T_20_20.lc_trk_g2_3 <X> T_20_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (1064 331)  (1064 331)  routing T_20_20.lc_trk_g2_3 <X> T_20_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 331)  (1065 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (1067 331)  (1067 331)  routing T_20_20.lc_trk_g1_7 <X> T_20_20.wire_logic_cluster/lc_5/in_3
 (32 11)  (1068 331)  (1068 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (1072 331)  (1072 331)  LC_5 Logic Functioning bit
 (38 11)  (1074 331)  (1074 331)  LC_5 Logic Functioning bit
 (42 11)  (1078 331)  (1078 331)  LC_5 Logic Functioning bit
 (43 11)  (1079 331)  (1079 331)  LC_5 Logic Functioning bit
 (15 12)  (1051 332)  (1051 332)  routing T_20_20.sp4_h_r_33 <X> T_20_20.lc_trk_g3_1
 (16 12)  (1052 332)  (1052 332)  routing T_20_20.sp4_h_r_33 <X> T_20_20.lc_trk_g3_1
 (17 12)  (1053 332)  (1053 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (1054 332)  (1054 332)  routing T_20_20.sp4_h_r_33 <X> T_20_20.lc_trk_g3_1
 (22 12)  (1058 332)  (1058 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (1059 332)  (1059 332)  routing T_20_20.sp4_v_t_30 <X> T_20_20.lc_trk_g3_3
 (24 12)  (1060 332)  (1060 332)  routing T_20_20.sp4_v_t_30 <X> T_20_20.lc_trk_g3_3
 (29 12)  (1065 332)  (1065 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (1067 332)  (1067 332)  routing T_20_20.lc_trk_g1_4 <X> T_20_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (1068 332)  (1068 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (1070 332)  (1070 332)  routing T_20_20.lc_trk_g1_4 <X> T_20_20.wire_logic_cluster/lc_6/in_3
 (38 12)  (1074 332)  (1074 332)  LC_6 Logic Functioning bit
 (39 12)  (1075 332)  (1075 332)  LC_6 Logic Functioning bit
 (42 12)  (1078 332)  (1078 332)  LC_6 Logic Functioning bit
 (43 12)  (1079 332)  (1079 332)  LC_6 Logic Functioning bit
 (50 12)  (1086 332)  (1086 332)  Cascade bit: LH_LC06_inmux02_5

 (26 13)  (1062 333)  (1062 333)  routing T_20_20.lc_trk_g3_3 <X> T_20_20.wire_logic_cluster/lc_6/in_0
 (27 13)  (1063 333)  (1063 333)  routing T_20_20.lc_trk_g3_3 <X> T_20_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (1064 333)  (1064 333)  routing T_20_20.lc_trk_g3_3 <X> T_20_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 333)  (1065 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (36 13)  (1072 333)  (1072 333)  LC_6 Logic Functioning bit
 (37 13)  (1073 333)  (1073 333)  LC_6 Logic Functioning bit
 (40 13)  (1076 333)  (1076 333)  LC_6 Logic Functioning bit
 (41 13)  (1077 333)  (1077 333)  LC_6 Logic Functioning bit
 (14 14)  (1050 334)  (1050 334)  routing T_20_20.sp4_h_r_44 <X> T_20_20.lc_trk_g3_4
 (25 14)  (1061 334)  (1061 334)  routing T_20_20.bnl_op_6 <X> T_20_20.lc_trk_g3_6
 (14 15)  (1050 335)  (1050 335)  routing T_20_20.sp4_h_r_44 <X> T_20_20.lc_trk_g3_4
 (15 15)  (1051 335)  (1051 335)  routing T_20_20.sp4_h_r_44 <X> T_20_20.lc_trk_g3_4
 (16 15)  (1052 335)  (1052 335)  routing T_20_20.sp4_h_r_44 <X> T_20_20.lc_trk_g3_4
 (17 15)  (1053 335)  (1053 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (22 15)  (1058 335)  (1058 335)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (1061 335)  (1061 335)  routing T_20_20.bnl_op_6 <X> T_20_20.lc_trk_g3_6


LogicTile_21_20

 (14 0)  (1104 320)  (1104 320)  routing T_21_20.bnr_op_0 <X> T_21_20.lc_trk_g0_0
 (15 0)  (1105 320)  (1105 320)  routing T_21_20.bot_op_1 <X> T_21_20.lc_trk_g0_1
 (17 0)  (1107 320)  (1107 320)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (31 0)  (1121 320)  (1121 320)  routing T_21_20.lc_trk_g1_6 <X> T_21_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (1122 320)  (1122 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (1124 320)  (1124 320)  routing T_21_20.lc_trk_g1_6 <X> T_21_20.wire_logic_cluster/lc_0/in_3
 (40 0)  (1130 320)  (1130 320)  LC_0 Logic Functioning bit
 (42 0)  (1132 320)  (1132 320)  LC_0 Logic Functioning bit
 (14 1)  (1104 321)  (1104 321)  routing T_21_20.bnr_op_0 <X> T_21_20.lc_trk_g0_0
 (17 1)  (1107 321)  (1107 321)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (22 1)  (1112 321)  (1112 321)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (1114 321)  (1114 321)  routing T_21_20.top_op_2 <X> T_21_20.lc_trk_g0_2
 (25 1)  (1115 321)  (1115 321)  routing T_21_20.top_op_2 <X> T_21_20.lc_trk_g0_2
 (27 1)  (1117 321)  (1117 321)  routing T_21_20.lc_trk_g1_1 <X> T_21_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (1119 321)  (1119 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (1121 321)  (1121 321)  routing T_21_20.lc_trk_g1_6 <X> T_21_20.wire_logic_cluster/lc_0/in_3
 (41 1)  (1131 321)  (1131 321)  LC_0 Logic Functioning bit
 (43 1)  (1133 321)  (1133 321)  LC_0 Logic Functioning bit
 (5 2)  (1095 322)  (1095 322)  routing T_21_20.sp4_v_b_0 <X> T_21_20.sp4_h_l_37
 (13 2)  (1103 322)  (1103 322)  routing T_21_20.sp4_v_b_2 <X> T_21_20.sp4_v_t_39
 (25 2)  (1115 322)  (1115 322)  routing T_21_20.sp12_h_l_5 <X> T_21_20.lc_trk_g0_6
 (26 2)  (1116 322)  (1116 322)  routing T_21_20.lc_trk_g1_4 <X> T_21_20.wire_logic_cluster/lc_1/in_0
 (27 2)  (1117 322)  (1117 322)  routing T_21_20.lc_trk_g3_1 <X> T_21_20.wire_logic_cluster/lc_1/in_1
 (28 2)  (1118 322)  (1118 322)  routing T_21_20.lc_trk_g3_1 <X> T_21_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (1119 322)  (1119 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1122 322)  (1122 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (39 2)  (1129 322)  (1129 322)  LC_1 Logic Functioning bit
 (42 2)  (1132 322)  (1132 322)  LC_1 Logic Functioning bit
 (50 2)  (1140 322)  (1140 322)  Cascade bit: LH_LC01_inmux02_5

 (15 3)  (1105 323)  (1105 323)  routing T_21_20.bot_op_4 <X> T_21_20.lc_trk_g0_4
 (17 3)  (1107 323)  (1107 323)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (22 3)  (1112 323)  (1112 323)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_5 lc_trk_g0_6
 (24 3)  (1114 323)  (1114 323)  routing T_21_20.sp12_h_l_5 <X> T_21_20.lc_trk_g0_6
 (25 3)  (1115 323)  (1115 323)  routing T_21_20.sp12_h_l_5 <X> T_21_20.lc_trk_g0_6
 (27 3)  (1117 323)  (1117 323)  routing T_21_20.lc_trk_g1_4 <X> T_21_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (1119 323)  (1119 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (1121 323)  (1121 323)  routing T_21_20.lc_trk_g0_2 <X> T_21_20.wire_logic_cluster/lc_1/in_3
 (37 3)  (1127 323)  (1127 323)  LC_1 Logic Functioning bit
 (39 3)  (1129 323)  (1129 323)  LC_1 Logic Functioning bit
 (43 3)  (1133 323)  (1133 323)  LC_1 Logic Functioning bit
 (52 3)  (1142 323)  (1142 323)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (15 4)  (1105 324)  (1105 324)  routing T_21_20.top_op_1 <X> T_21_20.lc_trk_g1_1
 (17 4)  (1107 324)  (1107 324)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (22 4)  (1112 324)  (1112 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (28 4)  (1118 324)  (1118 324)  routing T_21_20.lc_trk_g2_7 <X> T_21_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 324)  (1119 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (1120 324)  (1120 324)  routing T_21_20.lc_trk_g2_7 <X> T_21_20.wire_logic_cluster/lc_2/in_1
 (32 4)  (1122 324)  (1122 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (1123 324)  (1123 324)  routing T_21_20.lc_trk_g2_1 <X> T_21_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (1126 324)  (1126 324)  LC_2 Logic Functioning bit
 (40 4)  (1130 324)  (1130 324)  LC_2 Logic Functioning bit
 (41 4)  (1131 324)  (1131 324)  LC_2 Logic Functioning bit
 (42 4)  (1132 324)  (1132 324)  LC_2 Logic Functioning bit
 (43 4)  (1133 324)  (1133 324)  LC_2 Logic Functioning bit
 (18 5)  (1108 325)  (1108 325)  routing T_21_20.top_op_1 <X> T_21_20.lc_trk_g1_1
 (22 5)  (1112 325)  (1112 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (26 5)  (1116 325)  (1116 325)  routing T_21_20.lc_trk_g0_2 <X> T_21_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (1119 325)  (1119 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (1120 325)  (1120 325)  routing T_21_20.lc_trk_g2_7 <X> T_21_20.wire_logic_cluster/lc_2/in_1
 (32 5)  (1122 325)  (1122 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (1124 325)  (1124 325)  routing T_21_20.lc_trk_g1_1 <X> T_21_20.input_2_2
 (37 5)  (1127 325)  (1127 325)  LC_2 Logic Functioning bit
 (39 5)  (1129 325)  (1129 325)  LC_2 Logic Functioning bit
 (40 5)  (1130 325)  (1130 325)  LC_2 Logic Functioning bit
 (43 5)  (1133 325)  (1133 325)  LC_2 Logic Functioning bit
 (53 5)  (1143 325)  (1143 325)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (14 6)  (1104 326)  (1104 326)  routing T_21_20.sp4_v_t_1 <X> T_21_20.lc_trk_g1_4
 (25 6)  (1115 326)  (1115 326)  routing T_21_20.sp4_h_r_14 <X> T_21_20.lc_trk_g1_6
 (26 6)  (1116 326)  (1116 326)  routing T_21_20.lc_trk_g2_5 <X> T_21_20.wire_logic_cluster/lc_3/in_0
 (29 6)  (1119 326)  (1119 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (1122 326)  (1122 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (1124 326)  (1124 326)  routing T_21_20.lc_trk_g1_3 <X> T_21_20.wire_logic_cluster/lc_3/in_3
 (37 6)  (1127 326)  (1127 326)  LC_3 Logic Functioning bit
 (38 6)  (1128 326)  (1128 326)  LC_3 Logic Functioning bit
 (40 6)  (1130 326)  (1130 326)  LC_3 Logic Functioning bit
 (43 6)  (1133 326)  (1133 326)  LC_3 Logic Functioning bit
 (14 7)  (1104 327)  (1104 327)  routing T_21_20.sp4_v_t_1 <X> T_21_20.lc_trk_g1_4
 (16 7)  (1106 327)  (1106 327)  routing T_21_20.sp4_v_t_1 <X> T_21_20.lc_trk_g1_4
 (17 7)  (1107 327)  (1107 327)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (22 7)  (1112 327)  (1112 327)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (1113 327)  (1113 327)  routing T_21_20.sp4_h_r_14 <X> T_21_20.lc_trk_g1_6
 (24 7)  (1114 327)  (1114 327)  routing T_21_20.sp4_h_r_14 <X> T_21_20.lc_trk_g1_6
 (28 7)  (1118 327)  (1118 327)  routing T_21_20.lc_trk_g2_5 <X> T_21_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (1119 327)  (1119 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (1121 327)  (1121 327)  routing T_21_20.lc_trk_g1_3 <X> T_21_20.wire_logic_cluster/lc_3/in_3
 (32 7)  (1122 327)  (1122 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (1123 327)  (1123 327)  routing T_21_20.lc_trk_g2_3 <X> T_21_20.input_2_3
 (35 7)  (1125 327)  (1125 327)  routing T_21_20.lc_trk_g2_3 <X> T_21_20.input_2_3
 (37 7)  (1127 327)  (1127 327)  LC_3 Logic Functioning bit
 (40 7)  (1130 327)  (1130 327)  LC_3 Logic Functioning bit
 (41 7)  (1131 327)  (1131 327)  LC_3 Logic Functioning bit
 (42 7)  (1132 327)  (1132 327)  LC_3 Logic Functioning bit
 (43 7)  (1133 327)  (1133 327)  LC_3 Logic Functioning bit
 (16 8)  (1106 328)  (1106 328)  routing T_21_20.sp4_v_b_33 <X> T_21_20.lc_trk_g2_1
 (17 8)  (1107 328)  (1107 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (1108 328)  (1108 328)  routing T_21_20.sp4_v_b_33 <X> T_21_20.lc_trk_g2_1
 (21 8)  (1111 328)  (1111 328)  routing T_21_20.rgt_op_3 <X> T_21_20.lc_trk_g2_3
 (22 8)  (1112 328)  (1112 328)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (1114 328)  (1114 328)  routing T_21_20.rgt_op_3 <X> T_21_20.lc_trk_g2_3
 (25 8)  (1115 328)  (1115 328)  routing T_21_20.rgt_op_2 <X> T_21_20.lc_trk_g2_2
 (28 8)  (1118 328)  (1118 328)  routing T_21_20.lc_trk_g2_5 <X> T_21_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (1119 328)  (1119 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (1120 328)  (1120 328)  routing T_21_20.lc_trk_g2_5 <X> T_21_20.wire_logic_cluster/lc_4/in_1
 (32 8)  (1122 328)  (1122 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (1123 328)  (1123 328)  routing T_21_20.lc_trk_g3_2 <X> T_21_20.wire_logic_cluster/lc_4/in_3
 (34 8)  (1124 328)  (1124 328)  routing T_21_20.lc_trk_g3_2 <X> T_21_20.wire_logic_cluster/lc_4/in_3
 (38 8)  (1128 328)  (1128 328)  LC_4 Logic Functioning bit
 (39 8)  (1129 328)  (1129 328)  LC_4 Logic Functioning bit
 (40 8)  (1130 328)  (1130 328)  LC_4 Logic Functioning bit
 (41 8)  (1131 328)  (1131 328)  LC_4 Logic Functioning bit
 (42 8)  (1132 328)  (1132 328)  LC_4 Logic Functioning bit
 (43 8)  (1133 328)  (1133 328)  LC_4 Logic Functioning bit
 (50 8)  (1140 328)  (1140 328)  Cascade bit: LH_LC04_inmux02_5

 (18 9)  (1108 329)  (1108 329)  routing T_21_20.sp4_v_b_33 <X> T_21_20.lc_trk_g2_1
 (22 9)  (1112 329)  (1112 329)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (1114 329)  (1114 329)  routing T_21_20.rgt_op_2 <X> T_21_20.lc_trk_g2_2
 (26 9)  (1116 329)  (1116 329)  routing T_21_20.lc_trk_g3_3 <X> T_21_20.wire_logic_cluster/lc_4/in_0
 (27 9)  (1117 329)  (1117 329)  routing T_21_20.lc_trk_g3_3 <X> T_21_20.wire_logic_cluster/lc_4/in_0
 (28 9)  (1118 329)  (1118 329)  routing T_21_20.lc_trk_g3_3 <X> T_21_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (1119 329)  (1119 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (1121 329)  (1121 329)  routing T_21_20.lc_trk_g3_2 <X> T_21_20.wire_logic_cluster/lc_4/in_3
 (36 9)  (1126 329)  (1126 329)  LC_4 Logic Functioning bit
 (37 9)  (1127 329)  (1127 329)  LC_4 Logic Functioning bit
 (38 9)  (1128 329)  (1128 329)  LC_4 Logic Functioning bit
 (39 9)  (1129 329)  (1129 329)  LC_4 Logic Functioning bit
 (40 9)  (1130 329)  (1130 329)  LC_4 Logic Functioning bit
 (41 9)  (1131 329)  (1131 329)  LC_4 Logic Functioning bit
 (42 9)  (1132 329)  (1132 329)  LC_4 Logic Functioning bit
 (43 9)  (1133 329)  (1133 329)  LC_4 Logic Functioning bit
 (17 10)  (1107 330)  (1107 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (22 10)  (1112 330)  (1112 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (26 10)  (1116 330)  (1116 330)  routing T_21_20.lc_trk_g3_4 <X> T_21_20.wire_logic_cluster/lc_5/in_0
 (28 10)  (1118 330)  (1118 330)  routing T_21_20.lc_trk_g2_2 <X> T_21_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (1119 330)  (1119 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (1121 330)  (1121 330)  routing T_21_20.lc_trk_g0_4 <X> T_21_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (1122 330)  (1122 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (37 10)  (1127 330)  (1127 330)  LC_5 Logic Functioning bit
 (42 10)  (1132 330)  (1132 330)  LC_5 Logic Functioning bit
 (50 10)  (1140 330)  (1140 330)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (1104 331)  (1104 331)  routing T_21_20.sp4_h_l_17 <X> T_21_20.lc_trk_g2_4
 (15 11)  (1105 331)  (1105 331)  routing T_21_20.sp4_h_l_17 <X> T_21_20.lc_trk_g2_4
 (16 11)  (1106 331)  (1106 331)  routing T_21_20.sp4_h_l_17 <X> T_21_20.lc_trk_g2_4
 (17 11)  (1107 331)  (1107 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (18 11)  (1108 331)  (1108 331)  routing T_21_20.sp4_r_v_b_37 <X> T_21_20.lc_trk_g2_5
 (27 11)  (1117 331)  (1117 331)  routing T_21_20.lc_trk_g3_4 <X> T_21_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (1118 331)  (1118 331)  routing T_21_20.lc_trk_g3_4 <X> T_21_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (1119 331)  (1119 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (1120 331)  (1120 331)  routing T_21_20.lc_trk_g2_2 <X> T_21_20.wire_logic_cluster/lc_5/in_1
 (42 11)  (1132 331)  (1132 331)  LC_5 Logic Functioning bit
 (16 12)  (1106 332)  (1106 332)  routing T_21_20.sp4_v_b_33 <X> T_21_20.lc_trk_g3_1
 (17 12)  (1107 332)  (1107 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (1108 332)  (1108 332)  routing T_21_20.sp4_v_b_33 <X> T_21_20.lc_trk_g3_1
 (22 12)  (1112 332)  (1112 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (1113 332)  (1113 332)  routing T_21_20.sp4_v_t_30 <X> T_21_20.lc_trk_g3_3
 (24 12)  (1114 332)  (1114 332)  routing T_21_20.sp4_v_t_30 <X> T_21_20.lc_trk_g3_3
 (25 12)  (1115 332)  (1115 332)  routing T_21_20.sp4_h_r_34 <X> T_21_20.lc_trk_g3_2
 (26 12)  (1116 332)  (1116 332)  routing T_21_20.lc_trk_g2_4 <X> T_21_20.wire_logic_cluster/lc_6/in_0
 (29 12)  (1119 332)  (1119 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (1122 332)  (1122 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (1124 332)  (1124 332)  routing T_21_20.lc_trk_g1_2 <X> T_21_20.wire_logic_cluster/lc_6/in_3
 (35 12)  (1125 332)  (1125 332)  routing T_21_20.lc_trk_g0_6 <X> T_21_20.input_2_6
 (37 12)  (1127 332)  (1127 332)  LC_6 Logic Functioning bit
 (39 12)  (1129 332)  (1129 332)  LC_6 Logic Functioning bit
 (40 12)  (1130 332)  (1130 332)  LC_6 Logic Functioning bit
 (41 12)  (1131 332)  (1131 332)  LC_6 Logic Functioning bit
 (18 13)  (1108 333)  (1108 333)  routing T_21_20.sp4_v_b_33 <X> T_21_20.lc_trk_g3_1
 (22 13)  (1112 333)  (1112 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (1113 333)  (1113 333)  routing T_21_20.sp4_h_r_34 <X> T_21_20.lc_trk_g3_2
 (24 13)  (1114 333)  (1114 333)  routing T_21_20.sp4_h_r_34 <X> T_21_20.lc_trk_g3_2
 (28 13)  (1118 333)  (1118 333)  routing T_21_20.lc_trk_g2_4 <X> T_21_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (1119 333)  (1119 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (1121 333)  (1121 333)  routing T_21_20.lc_trk_g1_2 <X> T_21_20.wire_logic_cluster/lc_6/in_3
 (32 13)  (1122 333)  (1122 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (1125 333)  (1125 333)  routing T_21_20.lc_trk_g0_6 <X> T_21_20.input_2_6
 (38 13)  (1128 333)  (1128 333)  LC_6 Logic Functioning bit
 (39 13)  (1129 333)  (1129 333)  LC_6 Logic Functioning bit
 (41 13)  (1131 333)  (1131 333)  LC_6 Logic Functioning bit
 (43 13)  (1133 333)  (1133 333)  LC_6 Logic Functioning bit
 (47 13)  (1137 333)  (1137 333)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (2 14)  (1092 334)  (1092 334)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10
 (14 15)  (1104 335)  (1104 335)  routing T_21_20.tnl_op_4 <X> T_21_20.lc_trk_g3_4
 (15 15)  (1105 335)  (1105 335)  routing T_21_20.tnl_op_4 <X> T_21_20.lc_trk_g3_4
 (17 15)  (1107 335)  (1107 335)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4


LogicTile_22_20

 (5 0)  (1149 320)  (1149 320)  routing T_22_20.sp4_v_b_0 <X> T_22_20.sp4_h_r_0
 (6 1)  (1150 321)  (1150 321)  routing T_22_20.sp4_v_b_0 <X> T_22_20.sp4_h_r_0
 (10 2)  (1154 322)  (1154 322)  routing T_22_20.sp4_v_b_8 <X> T_22_20.sp4_h_l_36
 (16 4)  (1160 324)  (1160 324)  routing T_22_20.sp12_h_r_9 <X> T_22_20.lc_trk_g1_1
 (17 4)  (1161 324)  (1161 324)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_9 lc_trk_g1_1
 (27 4)  (1171 324)  (1171 324)  routing T_22_20.lc_trk_g1_4 <X> T_22_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (1173 324)  (1173 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (1174 324)  (1174 324)  routing T_22_20.lc_trk_g1_4 <X> T_22_20.wire_logic_cluster/lc_2/in_1
 (32 4)  (1176 324)  (1176 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (1177 324)  (1177 324)  routing T_22_20.lc_trk_g2_1 <X> T_22_20.wire_logic_cluster/lc_2/in_3
 (37 4)  (1181 324)  (1181 324)  LC_2 Logic Functioning bit
 (15 5)  (1159 325)  (1159 325)  routing T_22_20.bot_op_0 <X> T_22_20.lc_trk_g1_0
 (17 5)  (1161 325)  (1161 325)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (28 5)  (1172 325)  (1172 325)  routing T_22_20.lc_trk_g2_0 <X> T_22_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (1173 325)  (1173 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (32 5)  (1176 325)  (1176 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (1178 325)  (1178 325)  routing T_22_20.lc_trk_g1_1 <X> T_22_20.input_2_2
 (43 5)  (1187 325)  (1187 325)  LC_2 Logic Functioning bit
 (26 6)  (1170 326)  (1170 326)  routing T_22_20.lc_trk_g2_7 <X> T_22_20.wire_logic_cluster/lc_3/in_0
 (28 6)  (1172 326)  (1172 326)  routing T_22_20.lc_trk_g2_6 <X> T_22_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (1173 326)  (1173 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (1174 326)  (1174 326)  routing T_22_20.lc_trk_g2_6 <X> T_22_20.wire_logic_cluster/lc_3/in_1
 (32 6)  (1176 326)  (1176 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (1177 326)  (1177 326)  routing T_22_20.lc_trk_g3_3 <X> T_22_20.wire_logic_cluster/lc_3/in_3
 (34 6)  (1178 326)  (1178 326)  routing T_22_20.lc_trk_g3_3 <X> T_22_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (1180 326)  (1180 326)  LC_3 Logic Functioning bit
 (38 6)  (1182 326)  (1182 326)  LC_3 Logic Functioning bit
 (40 6)  (1184 326)  (1184 326)  LC_3 Logic Functioning bit
 (42 6)  (1186 326)  (1186 326)  LC_3 Logic Functioning bit
 (43 6)  (1187 326)  (1187 326)  LC_3 Logic Functioning bit
 (15 7)  (1159 327)  (1159 327)  routing T_22_20.bot_op_4 <X> T_22_20.lc_trk_g1_4
 (17 7)  (1161 327)  (1161 327)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (26 7)  (1170 327)  (1170 327)  routing T_22_20.lc_trk_g2_7 <X> T_22_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (1172 327)  (1172 327)  routing T_22_20.lc_trk_g2_7 <X> T_22_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (1173 327)  (1173 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (1174 327)  (1174 327)  routing T_22_20.lc_trk_g2_6 <X> T_22_20.wire_logic_cluster/lc_3/in_1
 (31 7)  (1175 327)  (1175 327)  routing T_22_20.lc_trk_g3_3 <X> T_22_20.wire_logic_cluster/lc_3/in_3
 (32 7)  (1176 327)  (1176 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (1178 327)  (1178 327)  routing T_22_20.lc_trk_g1_0 <X> T_22_20.input_2_3
 (36 7)  (1180 327)  (1180 327)  LC_3 Logic Functioning bit
 (38 7)  (1182 327)  (1182 327)  LC_3 Logic Functioning bit
 (40 7)  (1184 327)  (1184 327)  LC_3 Logic Functioning bit
 (5 8)  (1149 328)  (1149 328)  routing T_22_20.sp4_v_b_6 <X> T_22_20.sp4_h_r_6
 (14 8)  (1158 328)  (1158 328)  routing T_22_20.sp4_h_l_21 <X> T_22_20.lc_trk_g2_0
 (17 8)  (1161 328)  (1161 328)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (1162 328)  (1162 328)  routing T_22_20.bnl_op_1 <X> T_22_20.lc_trk_g2_1
 (6 9)  (1150 329)  (1150 329)  routing T_22_20.sp4_v_b_6 <X> T_22_20.sp4_h_r_6
 (15 9)  (1159 329)  (1159 329)  routing T_22_20.sp4_h_l_21 <X> T_22_20.lc_trk_g2_0
 (16 9)  (1160 329)  (1160 329)  routing T_22_20.sp4_h_l_21 <X> T_22_20.lc_trk_g2_0
 (17 9)  (1161 329)  (1161 329)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (18 9)  (1162 329)  (1162 329)  routing T_22_20.bnl_op_1 <X> T_22_20.lc_trk_g2_1
 (11 10)  (1155 330)  (1155 330)  routing T_22_20.sp4_v_b_0 <X> T_22_20.sp4_v_t_45
 (13 10)  (1157 330)  (1157 330)  routing T_22_20.sp4_v_b_0 <X> T_22_20.sp4_v_t_45
 (21 10)  (1165 330)  (1165 330)  routing T_22_20.sp4_h_l_34 <X> T_22_20.lc_trk_g2_7
 (22 10)  (1166 330)  (1166 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (1167 330)  (1167 330)  routing T_22_20.sp4_h_l_34 <X> T_22_20.lc_trk_g2_7
 (24 10)  (1168 330)  (1168 330)  routing T_22_20.sp4_h_l_34 <X> T_22_20.lc_trk_g2_7
 (21 11)  (1165 331)  (1165 331)  routing T_22_20.sp4_h_l_34 <X> T_22_20.lc_trk_g2_7
 (22 11)  (1166 331)  (1166 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (1167 331)  (1167 331)  routing T_22_20.sp4_v_b_46 <X> T_22_20.lc_trk_g2_6
 (24 11)  (1168 331)  (1168 331)  routing T_22_20.sp4_v_b_46 <X> T_22_20.lc_trk_g2_6
 (22 12)  (1166 332)  (1166 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (1167 332)  (1167 332)  routing T_22_20.sp4_h_r_27 <X> T_22_20.lc_trk_g3_3
 (24 12)  (1168 332)  (1168 332)  routing T_22_20.sp4_h_r_27 <X> T_22_20.lc_trk_g3_3
 (5 13)  (1149 333)  (1149 333)  routing T_22_20.sp4_h_r_9 <X> T_22_20.sp4_v_b_9
 (21 13)  (1165 333)  (1165 333)  routing T_22_20.sp4_h_r_27 <X> T_22_20.lc_trk_g3_3
 (10 14)  (1154 334)  (1154 334)  routing T_22_20.sp4_v_b_5 <X> T_22_20.sp4_h_l_47


LogicTile_23_20

 (6 0)  (1204 320)  (1204 320)  routing T_23_20.sp4_v_t_44 <X> T_23_20.sp4_v_b_0
 (28 0)  (1226 320)  (1226 320)  routing T_23_20.lc_trk_g2_1 <X> T_23_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (1227 320)  (1227 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (1229 320)  (1229 320)  routing T_23_20.lc_trk_g3_4 <X> T_23_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (1230 320)  (1230 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (1231 320)  (1231 320)  routing T_23_20.lc_trk_g3_4 <X> T_23_20.wire_logic_cluster/lc_0/in_3
 (34 0)  (1232 320)  (1232 320)  routing T_23_20.lc_trk_g3_4 <X> T_23_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (1234 320)  (1234 320)  LC_0 Logic Functioning bit
 (38 0)  (1236 320)  (1236 320)  LC_0 Logic Functioning bit
 (43 0)  (1241 320)  (1241 320)  LC_0 Logic Functioning bit
 (45 0)  (1243 320)  (1243 320)  LC_0 Logic Functioning bit
 (5 1)  (1203 321)  (1203 321)  routing T_23_20.sp4_v_t_44 <X> T_23_20.sp4_v_b_0
 (17 1)  (1215 321)  (1215 321)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (27 1)  (1225 321)  (1225 321)  routing T_23_20.lc_trk_g1_1 <X> T_23_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (1227 321)  (1227 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (32 1)  (1230 321)  (1230 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (37 1)  (1235 321)  (1235 321)  LC_0 Logic Functioning bit
 (38 1)  (1236 321)  (1236 321)  LC_0 Logic Functioning bit
 (39 1)  (1237 321)  (1237 321)  LC_0 Logic Functioning bit
 (40 1)  (1238 321)  (1238 321)  LC_0 Logic Functioning bit
 (42 1)  (1240 321)  (1240 321)  LC_0 Logic Functioning bit
 (53 1)  (1251 321)  (1251 321)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (1198 322)  (1198 322)  routing T_23_20.glb_netwk_6 <X> T_23_20.wire_logic_cluster/lc_7/clk
 (1 2)  (1199 322)  (1199 322)  routing T_23_20.glb_netwk_6 <X> T_23_20.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 322)  (1200 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 3)  (1201 323)  (1201 323)  routing T_23_20.sp12_v_b_0 <X> T_23_20.sp12_h_l_23
 (13 4)  (1211 324)  (1211 324)  routing T_23_20.sp4_h_l_40 <X> T_23_20.sp4_v_b_5
 (15 4)  (1213 324)  (1213 324)  routing T_23_20.sp4_h_l_4 <X> T_23_20.lc_trk_g1_1
 (16 4)  (1214 324)  (1214 324)  routing T_23_20.sp4_h_l_4 <X> T_23_20.lc_trk_g1_1
 (17 4)  (1215 324)  (1215 324)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (1216 324)  (1216 324)  routing T_23_20.sp4_h_l_4 <X> T_23_20.lc_trk_g1_1
 (12 5)  (1210 325)  (1210 325)  routing T_23_20.sp4_h_l_40 <X> T_23_20.sp4_v_b_5
 (18 5)  (1216 325)  (1216 325)  routing T_23_20.sp4_h_l_4 <X> T_23_20.lc_trk_g1_1
 (16 8)  (1214 328)  (1214 328)  routing T_23_20.sp4_v_b_33 <X> T_23_20.lc_trk_g2_1
 (17 8)  (1215 328)  (1215 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (1216 328)  (1216 328)  routing T_23_20.sp4_v_b_33 <X> T_23_20.lc_trk_g2_1
 (18 9)  (1216 329)  (1216 329)  routing T_23_20.sp4_v_b_33 <X> T_23_20.lc_trk_g2_1
 (11 12)  (1209 332)  (1209 332)  routing T_23_20.sp4_v_t_45 <X> T_23_20.sp4_v_b_11
 (12 13)  (1210 333)  (1210 333)  routing T_23_20.sp4_v_t_45 <X> T_23_20.sp4_v_b_11
 (1 14)  (1199 334)  (1199 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (0 15)  (1198 335)  (1198 335)  routing T_23_20.glb_netwk_2 <X> T_23_20.wire_logic_cluster/lc_7/s_r
 (4 15)  (1202 335)  (1202 335)  routing T_23_20.sp4_v_b_4 <X> T_23_20.sp4_h_l_44
 (14 15)  (1212 335)  (1212 335)  routing T_23_20.sp4_r_v_b_44 <X> T_23_20.lc_trk_g3_4
 (17 15)  (1215 335)  (1215 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4


LogicTile_24_20

 (8 13)  (1260 333)  (1260 333)  routing T_24_20.sp4_h_l_47 <X> T_24_20.sp4_v_b_10
 (9 13)  (1261 333)  (1261 333)  routing T_24_20.sp4_h_l_47 <X> T_24_20.sp4_v_b_10


RAM_Tile_25_20

 (7 0)  (1313 320)  (1313 320)  Ram config bit: MEMT_bram_cbit_1

 (22 0)  (1328 320)  (1328 320)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (26 0)  (1332 320)  (1332 320)  routing T_25_20.lc_trk_g2_4 <X> T_25_20.input0_0
 (7 1)  (1313 321)  (1313 321)  Ram config bit: MEMT_bram_cbit_0

 (21 1)  (1327 321)  (1327 321)  routing T_25_20.sp4_r_v_b_32 <X> T_25_20.lc_trk_g0_3
 (28 1)  (1334 321)  (1334 321)  routing T_25_20.lc_trk_g2_4 <X> T_25_20.input0_0
 (29 1)  (1335 321)  (1335 321)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g2_4 input0_0
 (0 2)  (1306 322)  (1306 322)  routing T_25_20.glb_netwk_6 <X> T_25_20.wire_bram/ram/WCLK
 (1 2)  (1307 322)  (1307 322)  routing T_25_20.glb_netwk_6 <X> T_25_20.wire_bram/ram/WCLK
 (2 2)  (1308 322)  (1308 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 322)  (1313 322)  Ram config bit: MEMT_bram_cbit_3

 (26 2)  (1332 322)  (1332 322)  routing T_25_20.lc_trk_g3_6 <X> T_25_20.input0_1
 (7 3)  (1313 323)  (1313 323)  Ram config bit: MEMT_bram_cbit_2

 (26 3)  (1332 323)  (1332 323)  routing T_25_20.lc_trk_g3_6 <X> T_25_20.input0_1
 (27 3)  (1333 323)  (1333 323)  routing T_25_20.lc_trk_g3_6 <X> T_25_20.input0_1
 (28 3)  (1334 323)  (1334 323)  routing T_25_20.lc_trk_g3_6 <X> T_25_20.input0_1
 (29 3)  (1335 323)  (1335 323)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g3_6 input0_1
 (0 4)  (1306 324)  (1306 324)  routing T_25_20.lc_trk_g2_2 <X> T_25_20.wire_bram/ram/WCLKE
 (1 4)  (1307 324)  (1307 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_bram/ram/WCLKE
 (5 4)  (1311 324)  (1311 324)  routing T_25_20.sp4_v_t_38 <X> T_25_20.sp4_h_r_3
 (11 4)  (1317 324)  (1317 324)  routing T_25_20.sp4_v_t_44 <X> T_25_20.sp4_v_b_5
 (13 4)  (1319 324)  (1319 324)  routing T_25_20.sp4_v_t_44 <X> T_25_20.sp4_v_b_5
 (17 4)  (1323 324)  (1323 324)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (1 5)  (1307 325)  (1307 325)  routing T_25_20.lc_trk_g2_2 <X> T_25_20.wire_bram/ram/WCLKE
 (22 5)  (1328 325)  (1328 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (27 5)  (1333 325)  (1333 325)  routing T_25_20.lc_trk_g1_1 <X> T_25_20.input0_2
 (29 5)  (1335 325)  (1335 325)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g1_1 input0_2
 (13 6)  (1319 326)  (1319 326)  routing T_25_20.sp4_v_b_5 <X> T_25_20.sp4_v_t_40
 (16 6)  (1322 326)  (1322 326)  routing T_25_20.sp4_v_b_13 <X> T_25_20.lc_trk_g1_5
 (17 6)  (1323 326)  (1323 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (1324 326)  (1324 326)  routing T_25_20.sp4_v_b_13 <X> T_25_20.lc_trk_g1_5
 (22 6)  (1328 326)  (1328 326)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (3 7)  (1309 327)  (1309 327)  routing T_25_20.sp12_h_l_23 <X> T_25_20.sp12_v_t_23
 (18 7)  (1324 327)  (1324 327)  routing T_25_20.sp4_v_b_13 <X> T_25_20.lc_trk_g1_5
 (26 7)  (1332 327)  (1332 327)  routing T_25_20.lc_trk_g0_3 <X> T_25_20.input0_3
 (29 7)  (1335 327)  (1335 327)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g0_3 input0_3
 (6 8)  (1312 328)  (1312 328)  routing T_25_20.sp4_v_t_38 <X> T_25_20.sp4_v_b_6
 (17 8)  (1323 328)  (1323 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (22 8)  (1328 328)  (1328 328)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (26 8)  (1332 328)  (1332 328)  routing T_25_20.lc_trk_g3_7 <X> T_25_20.input0_4
 (28 8)  (1334 328)  (1334 328)  routing T_25_20.lc_trk_g2_3 <X> T_25_20.wire_bram/ram/WDATA_3
 (29 8)  (1335 328)  (1335 328)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_3
 (5 9)  (1311 329)  (1311 329)  routing T_25_20.sp4_v_t_38 <X> T_25_20.sp4_v_b_6
 (18 9)  (1324 329)  (1324 329)  routing T_25_20.sp4_r_v_b_33 <X> T_25_20.lc_trk_g2_1
 (21 9)  (1327 329)  (1327 329)  routing T_25_20.sp4_r_v_b_35 <X> T_25_20.lc_trk_g2_3
 (22 9)  (1328 329)  (1328 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_31 lc_trk_g2_2
 (23 9)  (1329 329)  (1329 329)  routing T_25_20.sp4_v_t_31 <X> T_25_20.lc_trk_g2_2
 (24 9)  (1330 329)  (1330 329)  routing T_25_20.sp4_v_t_31 <X> T_25_20.lc_trk_g2_2
 (26 9)  (1332 329)  (1332 329)  routing T_25_20.lc_trk_g3_7 <X> T_25_20.input0_4
 (27 9)  (1333 329)  (1333 329)  routing T_25_20.lc_trk_g3_7 <X> T_25_20.input0_4
 (28 9)  (1334 329)  (1334 329)  routing T_25_20.lc_trk_g3_7 <X> T_25_20.input0_4
 (29 9)  (1335 329)  (1335 329)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g3_7 input0_4
 (30 9)  (1336 329)  (1336 329)  routing T_25_20.lc_trk_g2_3 <X> T_25_20.wire_bram/ram/WDATA_3
 (39 9)  (1345 329)  (1345 329)  Enable bit of Mux _out_links/OutMux0_4 => wire_bram/ram/RDATA_3 sp4_v_b_8
 (14 10)  (1320 330)  (1320 330)  routing T_25_20.sp4_v_b_28 <X> T_25_20.lc_trk_g2_4
 (15 10)  (1321 330)  (1321 330)  routing T_25_20.sp4_h_r_37 <X> T_25_20.lc_trk_g2_5
 (16 10)  (1322 330)  (1322 330)  routing T_25_20.sp4_h_r_37 <X> T_25_20.lc_trk_g2_5
 (17 10)  (1323 330)  (1323 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_37 lc_trk_g2_5
 (18 10)  (1324 330)  (1324 330)  routing T_25_20.sp4_h_r_37 <X> T_25_20.lc_trk_g2_5
 (21 10)  (1327 330)  (1327 330)  routing T_25_20.sp4_h_r_47 <X> T_25_20.lc_trk_g2_7
 (22 10)  (1328 330)  (1328 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_47 lc_trk_g2_7
 (23 10)  (1329 330)  (1329 330)  routing T_25_20.sp4_h_r_47 <X> T_25_20.lc_trk_g2_7
 (24 10)  (1330 330)  (1330 330)  routing T_25_20.sp4_h_r_47 <X> T_25_20.lc_trk_g2_7
 (35 10)  (1341 330)  (1341 330)  routing T_25_20.lc_trk_g2_5 <X> T_25_20.input2_5
 (16 11)  (1322 331)  (1322 331)  routing T_25_20.sp4_v_b_28 <X> T_25_20.lc_trk_g2_4
 (17 11)  (1323 331)  (1323 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_28 lc_trk_g2_4
 (21 11)  (1327 331)  (1327 331)  routing T_25_20.sp4_h_r_47 <X> T_25_20.lc_trk_g2_7
 (28 11)  (1334 331)  (1334 331)  routing T_25_20.lc_trk_g2_1 <X> T_25_20.input0_5
 (29 11)  (1335 331)  (1335 331)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g2_1 input0_5
 (32 11)  (1338 331)  (1338 331)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g2_5 input2_5
 (33 11)  (1339 331)  (1339 331)  routing T_25_20.lc_trk_g2_5 <X> T_25_20.input2_5
 (21 12)  (1327 332)  (1327 332)  routing T_25_20.sp4_h_l_30 <X> T_25_20.lc_trk_g3_3
 (22 12)  (1328 332)  (1328 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_l_30 lc_trk_g3_3
 (23 12)  (1329 332)  (1329 332)  routing T_25_20.sp4_h_l_30 <X> T_25_20.lc_trk_g3_3
 (24 12)  (1330 332)  (1330 332)  routing T_25_20.sp4_h_l_30 <X> T_25_20.lc_trk_g3_3
 (35 12)  (1341 332)  (1341 332)  routing T_25_20.lc_trk_g1_7 <X> T_25_20.input2_6
 (21 13)  (1327 333)  (1327 333)  routing T_25_20.sp4_h_l_30 <X> T_25_20.lc_trk_g3_3
 (26 13)  (1332 333)  (1332 333)  routing T_25_20.lc_trk_g3_3 <X> T_25_20.input0_6
 (27 13)  (1333 333)  (1333 333)  routing T_25_20.lc_trk_g3_3 <X> T_25_20.input0_6
 (28 13)  (1334 333)  (1334 333)  routing T_25_20.lc_trk_g3_3 <X> T_25_20.input0_6
 (29 13)  (1335 333)  (1335 333)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g3_3 input0_6
 (32 13)  (1338 333)  (1338 333)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g1_7 input2_6
 (34 13)  (1340 333)  (1340 333)  routing T_25_20.lc_trk_g1_7 <X> T_25_20.input2_6
 (35 13)  (1341 333)  (1341 333)  routing T_25_20.lc_trk_g1_7 <X> T_25_20.input2_6
 (1 14)  (1307 334)  (1307 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (21 14)  (1327 334)  (1327 334)  routing T_25_20.sp4_v_t_18 <X> T_25_20.lc_trk_g3_7
 (22 14)  (1328 334)  (1328 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (1329 334)  (1329 334)  routing T_25_20.sp4_v_t_18 <X> T_25_20.lc_trk_g3_7
 (25 14)  (1331 334)  (1331 334)  routing T_25_20.sp4_v_b_30 <X> T_25_20.lc_trk_g3_6
 (35 14)  (1341 334)  (1341 334)  routing T_25_20.lc_trk_g2_7 <X> T_25_20.input2_7
 (0 15)  (1306 335)  (1306 335)  routing T_25_20.lc_trk_g1_5 <X> T_25_20.wire_bram/ram/WE
 (1 15)  (1307 335)  (1307 335)  routing T_25_20.lc_trk_g1_5 <X> T_25_20.wire_bram/ram/WE
 (22 15)  (1328 335)  (1328 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (1329 335)  (1329 335)  routing T_25_20.sp4_v_b_30 <X> T_25_20.lc_trk_g3_6
 (26 15)  (1332 335)  (1332 335)  routing T_25_20.lc_trk_g1_2 <X> T_25_20.input0_7
 (27 15)  (1333 335)  (1333 335)  routing T_25_20.lc_trk_g1_2 <X> T_25_20.input0_7
 (29 15)  (1335 335)  (1335 335)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g1_2 input0_7
 (32 15)  (1338 335)  (1338 335)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g2_7 input2_7
 (33 15)  (1339 335)  (1339 335)  routing T_25_20.lc_trk_g2_7 <X> T_25_20.input2_7
 (35 15)  (1341 335)  (1341 335)  routing T_25_20.lc_trk_g2_7 <X> T_25_20.input2_7


LogicTile_26_20

 (13 2)  (1361 322)  (1361 322)  routing T_26_20.sp4_v_b_2 <X> T_26_20.sp4_v_t_39
 (5 3)  (1353 323)  (1353 323)  routing T_26_20.sp4_h_l_37 <X> T_26_20.sp4_v_t_37
 (9 3)  (1357 323)  (1357 323)  routing T_26_20.sp4_v_b_1 <X> T_26_20.sp4_v_t_36
 (6 6)  (1354 326)  (1354 326)  routing T_26_20.sp4_h_l_47 <X> T_26_20.sp4_v_t_38
 (8 6)  (1356 326)  (1356 326)  routing T_26_20.sp4_v_t_47 <X> T_26_20.sp4_h_l_41
 (9 6)  (1357 326)  (1357 326)  routing T_26_20.sp4_v_t_47 <X> T_26_20.sp4_h_l_41
 (10 6)  (1358 326)  (1358 326)  routing T_26_20.sp4_v_t_47 <X> T_26_20.sp4_h_l_41
 (4 8)  (1352 328)  (1352 328)  routing T_26_20.sp4_h_l_43 <X> T_26_20.sp4_v_b_6
 (5 9)  (1353 329)  (1353 329)  routing T_26_20.sp4_h_l_43 <X> T_26_20.sp4_v_b_6
 (4 10)  (1352 330)  (1352 330)  routing T_26_20.sp4_v_b_10 <X> T_26_20.sp4_v_t_43
 (6 10)  (1354 330)  (1354 330)  routing T_26_20.sp4_v_b_10 <X> T_26_20.sp4_v_t_43
 (11 10)  (1359 330)  (1359 330)  routing T_26_20.sp4_v_b_0 <X> T_26_20.sp4_v_t_45
 (13 10)  (1361 330)  (1361 330)  routing T_26_20.sp4_v_b_0 <X> T_26_20.sp4_v_t_45
 (5 14)  (1353 334)  (1353 334)  routing T_26_20.sp4_v_t_44 <X> T_26_20.sp4_h_l_44
 (9 14)  (1357 334)  (1357 334)  routing T_26_20.sp4_v_b_10 <X> T_26_20.sp4_h_l_47
 (6 15)  (1354 335)  (1354 335)  routing T_26_20.sp4_v_t_44 <X> T_26_20.sp4_h_l_44


LogicTile_29_20

 (4 4)  (1514 324)  (1514 324)  routing T_29_20.sp4_h_l_38 <X> T_29_20.sp4_v_b_3
 (5 5)  (1515 325)  (1515 325)  routing T_29_20.sp4_h_l_38 <X> T_29_20.sp4_v_b_3


IO_Tile_0_19

 (11 0)  (6 304)  (6 304)  routing T_0_19.span4_horz_1 <X> T_0_19.span4_vert_t_12
 (12 0)  (5 304)  (5 304)  routing T_0_19.span4_horz_1 <X> T_0_19.span4_vert_t_12


LogicTile_4_19

 (12 0)  (192 304)  (192 304)  routing T_4_19.sp4_v_b_8 <X> T_4_19.sp4_h_r_2
 (11 1)  (191 305)  (191 305)  routing T_4_19.sp4_v_b_8 <X> T_4_19.sp4_h_r_2
 (13 1)  (193 305)  (193 305)  routing T_4_19.sp4_v_b_8 <X> T_4_19.sp4_h_r_2
 (10 2)  (190 306)  (190 306)  routing T_4_19.sp4_v_b_8 <X> T_4_19.sp4_h_l_36
 (12 8)  (192 312)  (192 312)  routing T_4_19.sp4_v_b_8 <X> T_4_19.sp4_h_r_8
 (11 9)  (191 313)  (191 313)  routing T_4_19.sp4_v_b_8 <X> T_4_19.sp4_h_r_8


LogicTile_7_19

 (14 0)  (356 304)  (356 304)  routing T_7_19.wire_logic_cluster/lc_0/out <X> T_7_19.lc_trk_g0_0
 (22 0)  (364 304)  (364 304)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (365 304)  (365 304)  routing T_7_19.sp12_h_r_11 <X> T_7_19.lc_trk_g0_3
 (29 0)  (371 304)  (371 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (372 304)  (372 304)  routing T_7_19.lc_trk_g0_7 <X> T_7_19.wire_logic_cluster/lc_0/in_1
 (32 0)  (374 304)  (374 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (375 304)  (375 304)  routing T_7_19.lc_trk_g2_3 <X> T_7_19.wire_logic_cluster/lc_0/in_3
 (40 0)  (382 304)  (382 304)  LC_0 Logic Functioning bit
 (41 0)  (383 304)  (383 304)  LC_0 Logic Functioning bit
 (42 0)  (384 304)  (384 304)  LC_0 Logic Functioning bit
 (43 0)  (385 304)  (385 304)  LC_0 Logic Functioning bit
 (44 0)  (386 304)  (386 304)  LC_0 Logic Functioning bit
 (4 1)  (346 305)  (346 305)  routing T_7_19.sp4_v_t_42 <X> T_7_19.sp4_h_r_0
 (17 1)  (359 305)  (359 305)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (30 1)  (372 305)  (372 305)  routing T_7_19.lc_trk_g0_7 <X> T_7_19.wire_logic_cluster/lc_0/in_1
 (31 1)  (373 305)  (373 305)  routing T_7_19.lc_trk_g2_3 <X> T_7_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (374 305)  (374 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (40 1)  (382 305)  (382 305)  LC_0 Logic Functioning bit
 (41 1)  (383 305)  (383 305)  LC_0 Logic Functioning bit
 (42 1)  (384 305)  (384 305)  LC_0 Logic Functioning bit
 (43 1)  (385 305)  (385 305)  LC_0 Logic Functioning bit
 (50 1)  (392 305)  (392 305)  Carry_In_Mux bit 

 (0 2)  (342 306)  (342 306)  routing T_7_19.glb_netwk_6 <X> T_7_19.wire_logic_cluster/lc_7/clk
 (1 2)  (343 306)  (343 306)  routing T_7_19.glb_netwk_6 <X> T_7_19.wire_logic_cluster/lc_7/clk
 (2 2)  (344 306)  (344 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (363 306)  (363 306)  routing T_7_19.sp4_h_l_10 <X> T_7_19.lc_trk_g0_7
 (22 2)  (364 306)  (364 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (365 306)  (365 306)  routing T_7_19.sp4_h_l_10 <X> T_7_19.lc_trk_g0_7
 (24 2)  (366 306)  (366 306)  routing T_7_19.sp4_h_l_10 <X> T_7_19.lc_trk_g0_7
 (26 2)  (368 306)  (368 306)  routing T_7_19.lc_trk_g1_4 <X> T_7_19.wire_logic_cluster/lc_1/in_0
 (27 2)  (369 306)  (369 306)  routing T_7_19.lc_trk_g1_7 <X> T_7_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 306)  (371 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (372 306)  (372 306)  routing T_7_19.lc_trk_g1_7 <X> T_7_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (374 306)  (374 306)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (378 306)  (378 306)  LC_1 Logic Functioning bit
 (39 2)  (381 306)  (381 306)  LC_1 Logic Functioning bit
 (42 2)  (384 306)  (384 306)  LC_1 Logic Functioning bit
 (43 2)  (385 306)  (385 306)  LC_1 Logic Functioning bit
 (44 2)  (386 306)  (386 306)  LC_1 Logic Functioning bit
 (47 2)  (389 306)  (389 306)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (21 3)  (363 307)  (363 307)  routing T_7_19.sp4_h_l_10 <X> T_7_19.lc_trk_g0_7
 (27 3)  (369 307)  (369 307)  routing T_7_19.lc_trk_g1_4 <X> T_7_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (371 307)  (371 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (372 307)  (372 307)  routing T_7_19.lc_trk_g1_7 <X> T_7_19.wire_logic_cluster/lc_1/in_1
 (32 3)  (374 307)  (374 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (377 307)  (377 307)  routing T_7_19.lc_trk_g0_3 <X> T_7_19.input_2_1
 (36 3)  (378 307)  (378 307)  LC_1 Logic Functioning bit
 (37 3)  (379 307)  (379 307)  LC_1 Logic Functioning bit
 (41 3)  (383 307)  (383 307)  LC_1 Logic Functioning bit
 (42 3)  (384 307)  (384 307)  LC_1 Logic Functioning bit
 (53 3)  (395 307)  (395 307)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (26 4)  (368 308)  (368 308)  routing T_7_19.lc_trk_g1_5 <X> T_7_19.wire_logic_cluster/lc_2/in_0
 (27 4)  (369 308)  (369 308)  routing T_7_19.lc_trk_g1_4 <X> T_7_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (371 308)  (371 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (372 308)  (372 308)  routing T_7_19.lc_trk_g1_4 <X> T_7_19.wire_logic_cluster/lc_2/in_1
 (32 4)  (374 308)  (374 308)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (378 308)  (378 308)  LC_2 Logic Functioning bit
 (37 4)  (379 308)  (379 308)  LC_2 Logic Functioning bit
 (40 4)  (382 308)  (382 308)  LC_2 Logic Functioning bit
 (43 4)  (385 308)  (385 308)  LC_2 Logic Functioning bit
 (47 4)  (389 308)  (389 308)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (51 4)  (393 308)  (393 308)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (52 4)  (394 308)  (394 308)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (27 5)  (369 309)  (369 309)  routing T_7_19.lc_trk_g1_5 <X> T_7_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 309)  (371 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (32 5)  (374 309)  (374 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (375 309)  (375 309)  routing T_7_19.lc_trk_g2_0 <X> T_7_19.input_2_2
 (36 5)  (378 309)  (378 309)  LC_2 Logic Functioning bit
 (39 5)  (381 309)  (381 309)  LC_2 Logic Functioning bit
 (42 5)  (384 309)  (384 309)  LC_2 Logic Functioning bit
 (43 5)  (385 309)  (385 309)  LC_2 Logic Functioning bit
 (53 5)  (395 309)  (395 309)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (11 6)  (353 310)  (353 310)  routing T_7_19.sp4_v_b_9 <X> T_7_19.sp4_v_t_40
 (13 6)  (355 310)  (355 310)  routing T_7_19.sp4_v_b_9 <X> T_7_19.sp4_v_t_40
 (14 6)  (356 310)  (356 310)  routing T_7_19.sp4_h_l_9 <X> T_7_19.lc_trk_g1_4
 (17 6)  (359 310)  (359 310)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (360 310)  (360 310)  routing T_7_19.wire_logic_cluster/lc_5/out <X> T_7_19.lc_trk_g1_5
 (22 6)  (364 310)  (364 310)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (366 310)  (366 310)  routing T_7_19.bot_op_7 <X> T_7_19.lc_trk_g1_7
 (31 6)  (373 310)  (373 310)  routing T_7_19.lc_trk_g3_7 <X> T_7_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (374 310)  (374 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (375 310)  (375 310)  routing T_7_19.lc_trk_g3_7 <X> T_7_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (376 310)  (376 310)  routing T_7_19.lc_trk_g3_7 <X> T_7_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (378 310)  (378 310)  LC_3 Logic Functioning bit
 (37 6)  (379 310)  (379 310)  LC_3 Logic Functioning bit
 (38 6)  (380 310)  (380 310)  LC_3 Logic Functioning bit
 (39 6)  (381 310)  (381 310)  LC_3 Logic Functioning bit
 (45 6)  (387 310)  (387 310)  LC_3 Logic Functioning bit
 (51 6)  (393 310)  (393 310)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (14 7)  (356 311)  (356 311)  routing T_7_19.sp4_h_l_9 <X> T_7_19.lc_trk_g1_4
 (15 7)  (357 311)  (357 311)  routing T_7_19.sp4_h_l_9 <X> T_7_19.lc_trk_g1_4
 (16 7)  (358 311)  (358 311)  routing T_7_19.sp4_h_l_9 <X> T_7_19.lc_trk_g1_4
 (17 7)  (359 311)  (359 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (31 7)  (373 311)  (373 311)  routing T_7_19.lc_trk_g3_7 <X> T_7_19.wire_logic_cluster/lc_3/in_3
 (36 7)  (378 311)  (378 311)  LC_3 Logic Functioning bit
 (37 7)  (379 311)  (379 311)  LC_3 Logic Functioning bit
 (38 7)  (380 311)  (380 311)  LC_3 Logic Functioning bit
 (39 7)  (381 311)  (381 311)  LC_3 Logic Functioning bit
 (14 8)  (356 312)  (356 312)  routing T_7_19.sp4_v_t_21 <X> T_7_19.lc_trk_g2_0
 (21 8)  (363 312)  (363 312)  routing T_7_19.wire_logic_cluster/lc_3/out <X> T_7_19.lc_trk_g2_3
 (22 8)  (364 312)  (364 312)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (14 9)  (356 313)  (356 313)  routing T_7_19.sp4_v_t_21 <X> T_7_19.lc_trk_g2_0
 (16 9)  (358 313)  (358 313)  routing T_7_19.sp4_v_t_21 <X> T_7_19.lc_trk_g2_0
 (17 9)  (359 313)  (359 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (31 10)  (373 314)  (373 314)  routing T_7_19.lc_trk_g3_5 <X> T_7_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (374 314)  (374 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (375 314)  (375 314)  routing T_7_19.lc_trk_g3_5 <X> T_7_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (376 314)  (376 314)  routing T_7_19.lc_trk_g3_5 <X> T_7_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (378 314)  (378 314)  LC_5 Logic Functioning bit
 (37 10)  (379 314)  (379 314)  LC_5 Logic Functioning bit
 (38 10)  (380 314)  (380 314)  LC_5 Logic Functioning bit
 (39 10)  (381 314)  (381 314)  LC_5 Logic Functioning bit
 (45 10)  (387 314)  (387 314)  LC_5 Logic Functioning bit
 (36 11)  (378 315)  (378 315)  LC_5 Logic Functioning bit
 (37 11)  (379 315)  (379 315)  LC_5 Logic Functioning bit
 (38 11)  (380 315)  (380 315)  LC_5 Logic Functioning bit
 (39 11)  (381 315)  (381 315)  LC_5 Logic Functioning bit
 (15 14)  (357 318)  (357 318)  routing T_7_19.tnr_op_5 <X> T_7_19.lc_trk_g3_5
 (17 14)  (359 318)  (359 318)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (22 14)  (364 318)  (364 318)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (366 318)  (366 318)  routing T_7_19.tnr_op_7 <X> T_7_19.lc_trk_g3_7


RAM_Tile_8_19

 (27 0)  (423 304)  (423 304)  routing T_8_19.lc_trk_g1_6 <X> T_8_19.wire_bram/ram/WDATA_15
 (29 0)  (425 304)  (425 304)  Enable bit of Mux _bram/lcb1_0 => lc_trk_g1_6 wire_bram/ram/WDATA_15
 (30 0)  (426 304)  (426 304)  routing T_8_19.lc_trk_g1_6 <X> T_8_19.wire_bram/ram/WDATA_15
 (7 1)  (403 305)  (403 305)  Ram config bit: MEMB_Power_Up_Control

 (22 1)  (418 305)  (418 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (419 305)  (419 305)  routing T_8_19.sp4_h_r_2 <X> T_8_19.lc_trk_g0_2
 (24 1)  (420 305)  (420 305)  routing T_8_19.sp4_h_r_2 <X> T_8_19.lc_trk_g0_2
 (25 1)  (421 305)  (421 305)  routing T_8_19.sp4_h_r_2 <X> T_8_19.lc_trk_g0_2
 (30 1)  (426 305)  (426 305)  routing T_8_19.lc_trk_g1_6 <X> T_8_19.wire_bram/ram/WDATA_15
 (0 2)  (396 306)  (396 306)  routing T_8_19.glb_netwk_6 <X> T_8_19.wire_bram/ram/RCLK
 (1 2)  (397 306)  (397 306)  routing T_8_19.glb_netwk_6 <X> T_8_19.wire_bram/ram/RCLK
 (2 2)  (398 306)  (398 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (4 2)  (400 306)  (400 306)  routing T_8_19.sp4_h_r_0 <X> T_8_19.sp4_v_t_37
 (27 2)  (423 306)  (423 306)  routing T_8_19.lc_trk_g3_5 <X> T_8_19.wire_bram/ram/WDATA_14
 (28 2)  (424 306)  (424 306)  routing T_8_19.lc_trk_g3_5 <X> T_8_19.wire_bram/ram/WDATA_14
 (29 2)  (425 306)  (425 306)  Enable bit of Mux _bram/lcb1_1 => lc_trk_g3_5 wire_bram/ram/WDATA_14
 (30 2)  (426 306)  (426 306)  routing T_8_19.lc_trk_g3_5 <X> T_8_19.wire_bram/ram/WDATA_14
 (5 3)  (401 307)  (401 307)  routing T_8_19.sp4_h_r_0 <X> T_8_19.sp4_v_t_37
 (10 3)  (406 307)  (406 307)  routing T_8_19.sp4_h_l_45 <X> T_8_19.sp4_v_t_36
 (3 4)  (399 308)  (399 308)  routing T_8_19.sp12_v_t_23 <X> T_8_19.sp12_h_r_0
 (10 4)  (406 308)  (406 308)  routing T_8_19.sp4_v_t_46 <X> T_8_19.sp4_h_r_4
 (12 4)  (408 308)  (408 308)  routing T_8_19.sp4_h_l_39 <X> T_8_19.sp4_h_r_5
 (14 4)  (410 308)  (410 308)  routing T_8_19.sp4_h_r_16 <X> T_8_19.lc_trk_g1_0
 (27 4)  (423 308)  (423 308)  routing T_8_19.lc_trk_g3_6 <X> T_8_19.wire_bram/ram/WDATA_13
 (28 4)  (424 308)  (424 308)  routing T_8_19.lc_trk_g3_6 <X> T_8_19.wire_bram/ram/WDATA_13
 (29 4)  (425 308)  (425 308)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g3_6 wire_bram/ram/WDATA_13
 (30 4)  (426 308)  (426 308)  routing T_8_19.lc_trk_g3_6 <X> T_8_19.wire_bram/ram/WDATA_13
 (13 5)  (409 309)  (409 309)  routing T_8_19.sp4_h_l_39 <X> T_8_19.sp4_h_r_5
 (14 5)  (410 309)  (410 309)  routing T_8_19.sp4_h_r_16 <X> T_8_19.lc_trk_g1_0
 (15 5)  (411 309)  (411 309)  routing T_8_19.sp4_h_r_16 <X> T_8_19.lc_trk_g1_0
 (16 5)  (412 309)  (412 309)  routing T_8_19.sp4_h_r_16 <X> T_8_19.lc_trk_g1_0
 (17 5)  (413 309)  (413 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_16 lc_trk_g1_0
 (30 5)  (426 309)  (426 309)  routing T_8_19.lc_trk_g3_6 <X> T_8_19.wire_bram/ram/WDATA_13
 (13 6)  (409 310)  (409 310)  routing T_8_19.sp4_h_r_5 <X> T_8_19.sp4_v_t_40
 (15 6)  (411 310)  (411 310)  routing T_8_19.sp4_h_r_5 <X> T_8_19.lc_trk_g1_5
 (16 6)  (412 310)  (412 310)  routing T_8_19.sp4_h_r_5 <X> T_8_19.lc_trk_g1_5
 (17 6)  (413 310)  (413 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (25 6)  (421 310)  (421 310)  routing T_8_19.sp4_h_l_11 <X> T_8_19.lc_trk_g1_6
 (27 6)  (423 310)  (423 310)  routing T_8_19.lc_trk_g3_3 <X> T_8_19.wire_bram/ram/WDATA_12
 (28 6)  (424 310)  (424 310)  routing T_8_19.lc_trk_g3_3 <X> T_8_19.wire_bram/ram/WDATA_12
 (29 6)  (425 310)  (425 310)  Enable bit of Mux _bram/lcb1_3 => lc_trk_g3_3 wire_bram/ram/WDATA_12
 (12 7)  (408 311)  (408 311)  routing T_8_19.sp4_h_r_5 <X> T_8_19.sp4_v_t_40
 (18 7)  (414 311)  (414 311)  routing T_8_19.sp4_h_r_5 <X> T_8_19.lc_trk_g1_5
 (22 7)  (418 311)  (418 311)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (419 311)  (419 311)  routing T_8_19.sp4_h_l_11 <X> T_8_19.lc_trk_g1_6
 (24 7)  (420 311)  (420 311)  routing T_8_19.sp4_h_l_11 <X> T_8_19.lc_trk_g1_6
 (25 7)  (421 311)  (421 311)  routing T_8_19.sp4_h_l_11 <X> T_8_19.lc_trk_g1_6
 (30 7)  (426 311)  (426 311)  routing T_8_19.lc_trk_g3_3 <X> T_8_19.wire_bram/ram/WDATA_12
 (5 8)  (401 312)  (401 312)  routing T_8_19.sp4_v_b_6 <X> T_8_19.sp4_h_r_6
 (12 8)  (408 312)  (408 312)  routing T_8_19.sp4_v_b_8 <X> T_8_19.sp4_h_r_8
 (14 8)  (410 312)  (410 312)  routing T_8_19.rgt_op_0 <X> T_8_19.lc_trk_g2_0
 (15 8)  (411 312)  (411 312)  routing T_8_19.rgt_op_1 <X> T_8_19.lc_trk_g2_1
 (17 8)  (413 312)  (413 312)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (414 312)  (414 312)  routing T_8_19.rgt_op_1 <X> T_8_19.lc_trk_g2_1
 (26 8)  (422 312)  (422 312)  routing T_8_19.lc_trk_g2_4 <X> T_8_19.input0_4
 (27 8)  (423 312)  (423 312)  routing T_8_19.lc_trk_g1_0 <X> T_8_19.wire_bram/ram/WDATA_11
 (29 8)  (425 312)  (425 312)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_0 wire_bram/ram/WDATA_11
 (6 9)  (402 313)  (402 313)  routing T_8_19.sp4_v_b_6 <X> T_8_19.sp4_h_r_6
 (11 9)  (407 313)  (407 313)  routing T_8_19.sp4_v_b_8 <X> T_8_19.sp4_h_r_8
 (15 9)  (411 313)  (411 313)  routing T_8_19.rgt_op_0 <X> T_8_19.lc_trk_g2_0
 (17 9)  (413 313)  (413 313)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (28 9)  (424 313)  (424 313)  routing T_8_19.lc_trk_g2_4 <X> T_8_19.input0_4
 (29 9)  (425 313)  (425 313)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g2_4 input0_4
 (14 10)  (410 314)  (410 314)  routing T_8_19.rgt_op_4 <X> T_8_19.lc_trk_g2_4
 (22 10)  (418 314)  (418 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (419 314)  (419 314)  routing T_8_19.sp4_h_r_31 <X> T_8_19.lc_trk_g2_7
 (24 10)  (420 314)  (420 314)  routing T_8_19.sp4_h_r_31 <X> T_8_19.lc_trk_g2_7
 (27 10)  (423 314)  (423 314)  routing T_8_19.lc_trk_g3_7 <X> T_8_19.wire_bram/ram/WDATA_10
 (28 10)  (424 314)  (424 314)  routing T_8_19.lc_trk_g3_7 <X> T_8_19.wire_bram/ram/WDATA_10
 (29 10)  (425 314)  (425 314)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g3_7 wire_bram/ram/WDATA_10
 (30 10)  (426 314)  (426 314)  routing T_8_19.lc_trk_g3_7 <X> T_8_19.wire_bram/ram/WDATA_10
 (15 11)  (411 315)  (411 315)  routing T_8_19.rgt_op_4 <X> T_8_19.lc_trk_g2_4
 (17 11)  (413 315)  (413 315)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (21 11)  (417 315)  (417 315)  routing T_8_19.sp4_h_r_31 <X> T_8_19.lc_trk_g2_7
 (28 11)  (424 315)  (424 315)  routing T_8_19.lc_trk_g2_1 <X> T_8_19.input0_5
 (29 11)  (425 315)  (425 315)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g2_1 input0_5
 (30 11)  (426 315)  (426 315)  routing T_8_19.lc_trk_g3_7 <X> T_8_19.wire_bram/ram/WDATA_10
 (22 12)  (418 316)  (418 316)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_8 lc_trk_g3_3
 (23 12)  (419 316)  (419 316)  routing T_8_19.sp12_v_t_8 <X> T_8_19.lc_trk_g3_3
 (28 12)  (424 316)  (424 316)  routing T_8_19.lc_trk_g2_7 <X> T_8_19.wire_bram/ram/WDATA_9
 (29 12)  (425 316)  (425 316)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g2_7 wire_bram/ram/WDATA_9
 (30 12)  (426 316)  (426 316)  routing T_8_19.lc_trk_g2_7 <X> T_8_19.wire_bram/ram/WDATA_9
 (28 13)  (424 317)  (424 317)  routing T_8_19.lc_trk_g2_0 <X> T_8_19.input0_6
 (29 13)  (425 317)  (425 317)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g2_0 input0_6
 (30 13)  (426 317)  (426 317)  routing T_8_19.lc_trk_g2_7 <X> T_8_19.wire_bram/ram/WDATA_9
 (1 14)  (397 318)  (397 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (15 14)  (411 318)  (411 318)  routing T_8_19.sp4_h_r_29 <X> T_8_19.lc_trk_g3_5
 (16 14)  (412 318)  (412 318)  routing T_8_19.sp4_h_r_29 <X> T_8_19.lc_trk_g3_5
 (17 14)  (413 318)  (413 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_29 lc_trk_g3_5
 (21 14)  (417 318)  (417 318)  routing T_8_19.sp4_v_t_26 <X> T_8_19.lc_trk_g3_7
 (22 14)  (418 318)  (418 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (419 318)  (419 318)  routing T_8_19.sp4_v_t_26 <X> T_8_19.lc_trk_g3_7
 (26 14)  (422 318)  (422 318)  routing T_8_19.lc_trk_g3_4 <X> T_8_19.input0_7
 (29 14)  (425 318)  (425 318)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g0_2 wire_bram/ram/WDATA_8
 (0 15)  (396 319)  (396 319)  routing T_8_19.lc_trk_g1_5 <X> T_8_19.wire_bram/ram/RE
 (1 15)  (397 319)  (397 319)  routing T_8_19.lc_trk_g1_5 <X> T_8_19.wire_bram/ram/RE
 (8 15)  (404 319)  (404 319)  routing T_8_19.sp4_h_r_10 <X> T_8_19.sp4_v_t_47
 (9 15)  (405 319)  (405 319)  routing T_8_19.sp4_h_r_10 <X> T_8_19.sp4_v_t_47
 (15 15)  (411 319)  (411 319)  routing T_8_19.tnr_op_4 <X> T_8_19.lc_trk_g3_4
 (17 15)  (413 319)  (413 319)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (18 15)  (414 319)  (414 319)  routing T_8_19.sp4_h_r_29 <X> T_8_19.lc_trk_g3_5
 (21 15)  (417 319)  (417 319)  routing T_8_19.sp4_v_t_26 <X> T_8_19.lc_trk_g3_7
 (22 15)  (418 319)  (418 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_l_19 lc_trk_g3_6
 (23 15)  (419 319)  (419 319)  routing T_8_19.sp4_h_l_19 <X> T_8_19.lc_trk_g3_6
 (24 15)  (420 319)  (420 319)  routing T_8_19.sp4_h_l_19 <X> T_8_19.lc_trk_g3_6
 (25 15)  (421 319)  (421 319)  routing T_8_19.sp4_h_l_19 <X> T_8_19.lc_trk_g3_6
 (27 15)  (423 319)  (423 319)  routing T_8_19.lc_trk_g3_4 <X> T_8_19.input0_7
 (28 15)  (424 319)  (424 319)  routing T_8_19.lc_trk_g3_4 <X> T_8_19.input0_7
 (29 15)  (425 319)  (425 319)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g3_4 input0_7
 (30 15)  (426 319)  (426 319)  routing T_8_19.lc_trk_g0_2 <X> T_8_19.wire_bram/ram/WDATA_8


LogicTile_9_19

 (12 0)  (450 304)  (450 304)  routing T_9_19.sp4_v_b_8 <X> T_9_19.sp4_h_r_2
 (17 0)  (455 304)  (455 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (22 0)  (460 304)  (460 304)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (461 304)  (461 304)  routing T_9_19.sp4_h_r_3 <X> T_9_19.lc_trk_g0_3
 (24 0)  (462 304)  (462 304)  routing T_9_19.sp4_h_r_3 <X> T_9_19.lc_trk_g0_3
 (27 0)  (465 304)  (465 304)  routing T_9_19.lc_trk_g1_0 <X> T_9_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 304)  (467 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (470 304)  (470 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 304)  (471 304)  routing T_9_19.lc_trk_g3_2 <X> T_9_19.wire_logic_cluster/lc_0/in_3
 (34 0)  (472 304)  (472 304)  routing T_9_19.lc_trk_g3_2 <X> T_9_19.wire_logic_cluster/lc_0/in_3
 (35 0)  (473 304)  (473 304)  routing T_9_19.lc_trk_g1_7 <X> T_9_19.input_2_0
 (36 0)  (474 304)  (474 304)  LC_0 Logic Functioning bit
 (41 0)  (479 304)  (479 304)  LC_0 Logic Functioning bit
 (11 1)  (449 305)  (449 305)  routing T_9_19.sp4_v_b_8 <X> T_9_19.sp4_h_r_2
 (13 1)  (451 305)  (451 305)  routing T_9_19.sp4_v_b_8 <X> T_9_19.sp4_h_r_2
 (17 1)  (455 305)  (455 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (18 1)  (456 305)  (456 305)  routing T_9_19.sp4_r_v_b_34 <X> T_9_19.lc_trk_g0_1
 (21 1)  (459 305)  (459 305)  routing T_9_19.sp4_h_r_3 <X> T_9_19.lc_trk_g0_3
 (22 1)  (460 305)  (460 305)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (462 305)  (462 305)  routing T_9_19.top_op_2 <X> T_9_19.lc_trk_g0_2
 (25 1)  (463 305)  (463 305)  routing T_9_19.top_op_2 <X> T_9_19.lc_trk_g0_2
 (26 1)  (464 305)  (464 305)  routing T_9_19.lc_trk_g1_3 <X> T_9_19.wire_logic_cluster/lc_0/in_0
 (27 1)  (465 305)  (465 305)  routing T_9_19.lc_trk_g1_3 <X> T_9_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 305)  (467 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (469 305)  (469 305)  routing T_9_19.lc_trk_g3_2 <X> T_9_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (470 305)  (470 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (472 305)  (472 305)  routing T_9_19.lc_trk_g1_7 <X> T_9_19.input_2_0
 (35 1)  (473 305)  (473 305)  routing T_9_19.lc_trk_g1_7 <X> T_9_19.input_2_0
 (37 1)  (475 305)  (475 305)  LC_0 Logic Functioning bit
 (42 1)  (480 305)  (480 305)  LC_0 Logic Functioning bit
 (0 2)  (438 306)  (438 306)  routing T_9_19.glb_netwk_6 <X> T_9_19.wire_logic_cluster/lc_7/clk
 (1 2)  (439 306)  (439 306)  routing T_9_19.glb_netwk_6 <X> T_9_19.wire_logic_cluster/lc_7/clk
 (2 2)  (440 306)  (440 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (13 2)  (451 306)  (451 306)  routing T_9_19.sp4_h_r_2 <X> T_9_19.sp4_v_t_39
 (14 2)  (452 306)  (452 306)  routing T_9_19.bnr_op_4 <X> T_9_19.lc_trk_g0_4
 (29 2)  (467 306)  (467 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (468 306)  (468 306)  routing T_9_19.lc_trk_g0_4 <X> T_9_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (470 306)  (470 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (472 306)  (472 306)  routing T_9_19.lc_trk_g1_3 <X> T_9_19.wire_logic_cluster/lc_1/in_3
 (12 3)  (450 307)  (450 307)  routing T_9_19.sp4_h_r_2 <X> T_9_19.sp4_v_t_39
 (14 3)  (452 307)  (452 307)  routing T_9_19.bnr_op_4 <X> T_9_19.lc_trk_g0_4
 (17 3)  (455 307)  (455 307)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (26 3)  (464 307)  (464 307)  routing T_9_19.lc_trk_g2_3 <X> T_9_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (466 307)  (466 307)  routing T_9_19.lc_trk_g2_3 <X> T_9_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 307)  (467 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (469 307)  (469 307)  routing T_9_19.lc_trk_g1_3 <X> T_9_19.wire_logic_cluster/lc_1/in_3
 (36 3)  (474 307)  (474 307)  LC_1 Logic Functioning bit
 (37 3)  (475 307)  (475 307)  LC_1 Logic Functioning bit
 (38 3)  (476 307)  (476 307)  LC_1 Logic Functioning bit
 (39 3)  (477 307)  (477 307)  LC_1 Logic Functioning bit
 (22 4)  (460 308)  (460 308)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (462 308)  (462 308)  routing T_9_19.top_op_3 <X> T_9_19.lc_trk_g1_3
 (27 4)  (465 308)  (465 308)  routing T_9_19.lc_trk_g1_2 <X> T_9_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 308)  (467 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (470 308)  (470 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (35 4)  (473 308)  (473 308)  routing T_9_19.lc_trk_g2_4 <X> T_9_19.input_2_2
 (39 4)  (477 308)  (477 308)  LC_2 Logic Functioning bit
 (14 5)  (452 309)  (452 309)  routing T_9_19.top_op_0 <X> T_9_19.lc_trk_g1_0
 (15 5)  (453 309)  (453 309)  routing T_9_19.top_op_0 <X> T_9_19.lc_trk_g1_0
 (17 5)  (455 309)  (455 309)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (21 5)  (459 309)  (459 309)  routing T_9_19.top_op_3 <X> T_9_19.lc_trk_g1_3
 (22 5)  (460 309)  (460 309)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (461 309)  (461 309)  routing T_9_19.sp12_h_r_10 <X> T_9_19.lc_trk_g1_2
 (29 5)  (467 309)  (467 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (468 309)  (468 309)  routing T_9_19.lc_trk_g1_2 <X> T_9_19.wire_logic_cluster/lc_2/in_1
 (31 5)  (469 309)  (469 309)  routing T_9_19.lc_trk_g0_3 <X> T_9_19.wire_logic_cluster/lc_2/in_3
 (32 5)  (470 309)  (470 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (471 309)  (471 309)  routing T_9_19.lc_trk_g2_4 <X> T_9_19.input_2_2
 (14 6)  (452 310)  (452 310)  routing T_9_19.bnr_op_4 <X> T_9_19.lc_trk_g1_4
 (22 6)  (460 310)  (460 310)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (462 310)  (462 310)  routing T_9_19.top_op_7 <X> T_9_19.lc_trk_g1_7
 (31 6)  (469 310)  (469 310)  routing T_9_19.lc_trk_g1_7 <X> T_9_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (470 310)  (470 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (472 310)  (472 310)  routing T_9_19.lc_trk_g1_7 <X> T_9_19.wire_logic_cluster/lc_3/in_3
 (38 6)  (476 310)  (476 310)  LC_3 Logic Functioning bit
 (50 6)  (488 310)  (488 310)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (452 311)  (452 311)  routing T_9_19.bnr_op_4 <X> T_9_19.lc_trk_g1_4
 (17 7)  (455 311)  (455 311)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (21 7)  (459 311)  (459 311)  routing T_9_19.top_op_7 <X> T_9_19.lc_trk_g1_7
 (27 7)  (465 311)  (465 311)  routing T_9_19.lc_trk_g1_0 <X> T_9_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 311)  (467 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (469 311)  (469 311)  routing T_9_19.lc_trk_g1_7 <X> T_9_19.wire_logic_cluster/lc_3/in_3
 (39 7)  (477 311)  (477 311)  LC_3 Logic Functioning bit
 (5 8)  (443 312)  (443 312)  routing T_9_19.sp4_v_t_43 <X> T_9_19.sp4_h_r_6
 (21 8)  (459 312)  (459 312)  routing T_9_19.wire_logic_cluster/lc_3/out <X> T_9_19.lc_trk_g2_3
 (22 8)  (460 312)  (460 312)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (29 8)  (467 312)  (467 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (469 312)  (469 312)  routing T_9_19.lc_trk_g1_4 <X> T_9_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 312)  (470 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (472 312)  (472 312)  routing T_9_19.lc_trk_g1_4 <X> T_9_19.wire_logic_cluster/lc_4/in_3
 (38 8)  (476 312)  (476 312)  LC_4 Logic Functioning bit
 (41 8)  (479 312)  (479 312)  LC_4 Logic Functioning bit
 (43 8)  (481 312)  (481 312)  LC_4 Logic Functioning bit
 (50 8)  (488 312)  (488 312)  Cascade bit: LH_LC04_inmux02_5

 (13 9)  (451 313)  (451 313)  routing T_9_19.sp4_v_t_38 <X> T_9_19.sp4_h_r_8
 (26 9)  (464 313)  (464 313)  routing T_9_19.lc_trk_g3_3 <X> T_9_19.wire_logic_cluster/lc_4/in_0
 (27 9)  (465 313)  (465 313)  routing T_9_19.lc_trk_g3_3 <X> T_9_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (466 313)  (466 313)  routing T_9_19.lc_trk_g3_3 <X> T_9_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 313)  (467 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (36 9)  (474 313)  (474 313)  LC_4 Logic Functioning bit
 (14 10)  (452 314)  (452 314)  routing T_9_19.sp4_v_b_36 <X> T_9_19.lc_trk_g2_4
 (14 11)  (452 315)  (452 315)  routing T_9_19.sp4_v_b_36 <X> T_9_19.lc_trk_g2_4
 (16 11)  (454 315)  (454 315)  routing T_9_19.sp4_v_b_36 <X> T_9_19.lc_trk_g2_4
 (17 11)  (455 315)  (455 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (22 12)  (460 316)  (460 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (461 316)  (461 316)  routing T_9_19.sp4_h_r_27 <X> T_9_19.lc_trk_g3_3
 (24 12)  (462 316)  (462 316)  routing T_9_19.sp4_h_r_27 <X> T_9_19.lc_trk_g3_3
 (25 12)  (463 316)  (463 316)  routing T_9_19.wire_logic_cluster/lc_2/out <X> T_9_19.lc_trk_g3_2
 (27 12)  (465 316)  (465 316)  routing T_9_19.lc_trk_g1_4 <X> T_9_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 316)  (467 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (468 316)  (468 316)  routing T_9_19.lc_trk_g1_4 <X> T_9_19.wire_logic_cluster/lc_6/in_1
 (32 12)  (470 316)  (470 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 316)  (471 316)  routing T_9_19.lc_trk_g2_3 <X> T_9_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (474 316)  (474 316)  LC_6 Logic Functioning bit
 (38 12)  (476 316)  (476 316)  LC_6 Logic Functioning bit
 (4 13)  (442 317)  (442 317)  routing T_9_19.sp4_v_t_41 <X> T_9_19.sp4_h_r_9
 (21 13)  (459 317)  (459 317)  routing T_9_19.sp4_h_r_27 <X> T_9_19.lc_trk_g3_3
 (22 13)  (460 317)  (460 317)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (464 317)  (464 317)  routing T_9_19.lc_trk_g3_3 <X> T_9_19.wire_logic_cluster/lc_6/in_0
 (27 13)  (465 317)  (465 317)  routing T_9_19.lc_trk_g3_3 <X> T_9_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (466 317)  (466 317)  routing T_9_19.lc_trk_g3_3 <X> T_9_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 317)  (467 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (469 317)  (469 317)  routing T_9_19.lc_trk_g2_3 <X> T_9_19.wire_logic_cluster/lc_6/in_3
 (0 14)  (438 318)  (438 318)  routing T_9_19.glb_netwk_4 <X> T_9_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (439 318)  (439 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (3 14)  (441 318)  (441 318)  routing T_9_19.sp12_h_r_1 <X> T_9_19.sp12_v_t_22
 (21 14)  (459 318)  (459 318)  routing T_9_19.wire_logic_cluster/lc_7/out <X> T_9_19.lc_trk_g3_7
 (22 14)  (460 318)  (460 318)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (465 318)  (465 318)  routing T_9_19.lc_trk_g3_7 <X> T_9_19.wire_logic_cluster/lc_7/in_1
 (28 14)  (466 318)  (466 318)  routing T_9_19.lc_trk_g3_7 <X> T_9_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 318)  (467 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (468 318)  (468 318)  routing T_9_19.lc_trk_g3_7 <X> T_9_19.wire_logic_cluster/lc_7/in_1
 (32 14)  (470 318)  (470 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (37 14)  (475 318)  (475 318)  LC_7 Logic Functioning bit
 (38 14)  (476 318)  (476 318)  LC_7 Logic Functioning bit
 (45 14)  (483 318)  (483 318)  LC_7 Logic Functioning bit
 (50 14)  (488 318)  (488 318)  Cascade bit: LH_LC07_inmux02_5

 (51 14)  (489 318)  (489 318)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (3 15)  (441 319)  (441 319)  routing T_9_19.sp12_h_r_1 <X> T_9_19.sp12_v_t_22
 (30 15)  (468 319)  (468 319)  routing T_9_19.lc_trk_g3_7 <X> T_9_19.wire_logic_cluster/lc_7/in_1
 (31 15)  (469 319)  (469 319)  routing T_9_19.lc_trk_g0_2 <X> T_9_19.wire_logic_cluster/lc_7/in_3
 (37 15)  (475 319)  (475 319)  LC_7 Logic Functioning bit
 (38 15)  (476 319)  (476 319)  LC_7 Logic Functioning bit


LogicTile_10_19

 (14 0)  (506 304)  (506 304)  routing T_10_19.wire_logic_cluster/lc_0/out <X> T_10_19.lc_trk_g0_0
 (22 0)  (514 304)  (514 304)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (516 304)  (516 304)  routing T_10_19.bot_op_3 <X> T_10_19.lc_trk_g0_3
 (25 0)  (517 304)  (517 304)  routing T_10_19.sp4_v_b_10 <X> T_10_19.lc_trk_g0_2
 (29 0)  (521 304)  (521 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (522 304)  (522 304)  routing T_10_19.lc_trk_g0_5 <X> T_10_19.wire_logic_cluster/lc_0/in_1
 (32 0)  (524 304)  (524 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 304)  (525 304)  routing T_10_19.lc_trk_g2_1 <X> T_10_19.wire_logic_cluster/lc_0/in_3
 (42 0)  (534 304)  (534 304)  LC_0 Logic Functioning bit
 (45 0)  (537 304)  (537 304)  LC_0 Logic Functioning bit
 (53 0)  (545 304)  (545 304)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (17 1)  (509 305)  (509 305)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (514 305)  (514 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (515 305)  (515 305)  routing T_10_19.sp4_v_b_10 <X> T_10_19.lc_trk_g0_2
 (25 1)  (517 305)  (517 305)  routing T_10_19.sp4_v_b_10 <X> T_10_19.lc_trk_g0_2
 (29 1)  (521 305)  (521 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (524 305)  (524 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (527 305)  (527 305)  routing T_10_19.lc_trk_g0_2 <X> T_10_19.input_2_0
 (40 1)  (532 305)  (532 305)  LC_0 Logic Functioning bit
 (48 1)  (540 305)  (540 305)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (492 306)  (492 306)  routing T_10_19.glb_netwk_6 <X> T_10_19.wire_logic_cluster/lc_7/clk
 (1 2)  (493 306)  (493 306)  routing T_10_19.glb_netwk_6 <X> T_10_19.wire_logic_cluster/lc_7/clk
 (2 2)  (494 306)  (494 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (509 306)  (509 306)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (21 2)  (513 306)  (513 306)  routing T_10_19.lft_op_7 <X> T_10_19.lc_trk_g0_7
 (22 2)  (514 306)  (514 306)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (516 306)  (516 306)  routing T_10_19.lft_op_7 <X> T_10_19.lc_trk_g0_7
 (15 3)  (507 307)  (507 307)  routing T_10_19.bot_op_4 <X> T_10_19.lc_trk_g0_4
 (17 3)  (509 307)  (509 307)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (21 4)  (513 308)  (513 308)  routing T_10_19.lft_op_3 <X> T_10_19.lc_trk_g1_3
 (22 4)  (514 308)  (514 308)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (516 308)  (516 308)  routing T_10_19.lft_op_3 <X> T_10_19.lc_trk_g1_3
 (27 4)  (519 308)  (519 308)  routing T_10_19.lc_trk_g3_0 <X> T_10_19.wire_logic_cluster/lc_2/in_1
 (28 4)  (520 308)  (520 308)  routing T_10_19.lc_trk_g3_0 <X> T_10_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 308)  (521 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (523 308)  (523 308)  routing T_10_19.lc_trk_g3_6 <X> T_10_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 308)  (524 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 308)  (525 308)  routing T_10_19.lc_trk_g3_6 <X> T_10_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (526 308)  (526 308)  routing T_10_19.lc_trk_g3_6 <X> T_10_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 308)  (528 308)  LC_2 Logic Functioning bit
 (40 4)  (532 308)  (532 308)  LC_2 Logic Functioning bit
 (8 5)  (500 309)  (500 309)  routing T_10_19.sp4_v_t_36 <X> T_10_19.sp4_v_b_4
 (10 5)  (502 309)  (502 309)  routing T_10_19.sp4_v_t_36 <X> T_10_19.sp4_v_b_4
 (26 5)  (518 309)  (518 309)  routing T_10_19.lc_trk_g3_3 <X> T_10_19.wire_logic_cluster/lc_2/in_0
 (27 5)  (519 309)  (519 309)  routing T_10_19.lc_trk_g3_3 <X> T_10_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (520 309)  (520 309)  routing T_10_19.lc_trk_g3_3 <X> T_10_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 309)  (521 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (523 309)  (523 309)  routing T_10_19.lc_trk_g3_6 <X> T_10_19.wire_logic_cluster/lc_2/in_3
 (32 5)  (524 309)  (524 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (525 309)  (525 309)  routing T_10_19.lc_trk_g2_0 <X> T_10_19.input_2_2
 (38 5)  (530 309)  (530 309)  LC_2 Logic Functioning bit
 (42 5)  (534 309)  (534 309)  LC_2 Logic Functioning bit
 (17 6)  (509 310)  (509 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (29 6)  (521 310)  (521 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 310)  (522 310)  routing T_10_19.lc_trk_g0_4 <X> T_10_19.wire_logic_cluster/lc_3/in_1
 (32 6)  (524 310)  (524 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (526 310)  (526 310)  routing T_10_19.lc_trk_g1_3 <X> T_10_19.wire_logic_cluster/lc_3/in_3
 (35 6)  (527 310)  (527 310)  routing T_10_19.lc_trk_g0_7 <X> T_10_19.input_2_3
 (36 6)  (528 310)  (528 310)  LC_3 Logic Functioning bit
 (11 7)  (503 311)  (503 311)  routing T_10_19.sp4_h_r_9 <X> T_10_19.sp4_h_l_40
 (13 7)  (505 311)  (505 311)  routing T_10_19.sp4_h_r_9 <X> T_10_19.sp4_h_l_40
 (18 7)  (510 311)  (510 311)  routing T_10_19.sp4_r_v_b_29 <X> T_10_19.lc_trk_g1_5
 (26 7)  (518 311)  (518 311)  routing T_10_19.lc_trk_g0_3 <X> T_10_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 311)  (521 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (523 311)  (523 311)  routing T_10_19.lc_trk_g1_3 <X> T_10_19.wire_logic_cluster/lc_3/in_3
 (32 7)  (524 311)  (524 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (527 311)  (527 311)  routing T_10_19.lc_trk_g0_7 <X> T_10_19.input_2_3
 (0 8)  (492 312)  (492 312)  routing T_10_19.glb_netwk_2 <X> T_10_19.glb2local_1
 (1 8)  (493 312)  (493 312)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_2 glb2local_1
 (15 8)  (507 312)  (507 312)  routing T_10_19.tnl_op_1 <X> T_10_19.lc_trk_g2_1
 (17 8)  (509 312)  (509 312)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (29 8)  (521 312)  (521 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 312)  (522 312)  routing T_10_19.lc_trk_g0_5 <X> T_10_19.wire_logic_cluster/lc_4/in_1
 (32 8)  (524 312)  (524 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 312)  (525 312)  routing T_10_19.lc_trk_g2_1 <X> T_10_19.wire_logic_cluster/lc_4/in_3
 (42 8)  (534 312)  (534 312)  LC_4 Logic Functioning bit
 (45 8)  (537 312)  (537 312)  LC_4 Logic Functioning bit
 (46 8)  (538 312)  (538 312)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (52 8)  (544 312)  (544 312)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (14 9)  (506 313)  (506 313)  routing T_10_19.sp4_h_r_24 <X> T_10_19.lc_trk_g2_0
 (15 9)  (507 313)  (507 313)  routing T_10_19.sp4_h_r_24 <X> T_10_19.lc_trk_g2_0
 (16 9)  (508 313)  (508 313)  routing T_10_19.sp4_h_r_24 <X> T_10_19.lc_trk_g2_0
 (17 9)  (509 313)  (509 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (18 9)  (510 313)  (510 313)  routing T_10_19.tnl_op_1 <X> T_10_19.lc_trk_g2_1
 (22 9)  (514 313)  (514 313)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_b_18 lc_trk_g2_2
 (23 9)  (515 313)  (515 313)  routing T_10_19.sp12_v_b_18 <X> T_10_19.lc_trk_g2_2
 (25 9)  (517 313)  (517 313)  routing T_10_19.sp12_v_b_18 <X> T_10_19.lc_trk_g2_2
 (26 9)  (518 313)  (518 313)  routing T_10_19.lc_trk_g2_2 <X> T_10_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (520 313)  (520 313)  routing T_10_19.lc_trk_g2_2 <X> T_10_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 313)  (521 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (32 9)  (524 313)  (524 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (525 313)  (525 313)  routing T_10_19.lc_trk_g2_0 <X> T_10_19.input_2_4
 (40 9)  (532 313)  (532 313)  LC_4 Logic Functioning bit
 (5 10)  (497 314)  (497 314)  routing T_10_19.sp4_v_t_43 <X> T_10_19.sp4_h_l_43
 (8 10)  (500 314)  (500 314)  routing T_10_19.sp4_v_t_42 <X> T_10_19.sp4_h_l_42
 (9 10)  (501 314)  (501 314)  routing T_10_19.sp4_v_t_42 <X> T_10_19.sp4_h_l_42
 (15 10)  (507 314)  (507 314)  routing T_10_19.sp4_h_l_24 <X> T_10_19.lc_trk_g2_5
 (16 10)  (508 314)  (508 314)  routing T_10_19.sp4_h_l_24 <X> T_10_19.lc_trk_g2_5
 (17 10)  (509 314)  (509 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (510 314)  (510 314)  routing T_10_19.sp4_h_l_24 <X> T_10_19.lc_trk_g2_5
 (27 10)  (519 314)  (519 314)  routing T_10_19.lc_trk_g1_5 <X> T_10_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 314)  (521 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 314)  (522 314)  routing T_10_19.lc_trk_g1_5 <X> T_10_19.wire_logic_cluster/lc_5/in_1
 (36 10)  (528 314)  (528 314)  LC_5 Logic Functioning bit
 (38 10)  (530 314)  (530 314)  LC_5 Logic Functioning bit
 (41 10)  (533 314)  (533 314)  LC_5 Logic Functioning bit
 (43 10)  (535 314)  (535 314)  LC_5 Logic Functioning bit
 (46 10)  (538 314)  (538 314)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (6 11)  (498 315)  (498 315)  routing T_10_19.sp4_v_t_43 <X> T_10_19.sp4_h_l_43
 (14 11)  (506 315)  (506 315)  routing T_10_19.sp4_h_l_17 <X> T_10_19.lc_trk_g2_4
 (15 11)  (507 315)  (507 315)  routing T_10_19.sp4_h_l_17 <X> T_10_19.lc_trk_g2_4
 (16 11)  (508 315)  (508 315)  routing T_10_19.sp4_h_l_17 <X> T_10_19.lc_trk_g2_4
 (17 11)  (509 315)  (509 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (26 11)  (518 315)  (518 315)  routing T_10_19.lc_trk_g3_2 <X> T_10_19.wire_logic_cluster/lc_5/in_0
 (27 11)  (519 315)  (519 315)  routing T_10_19.lc_trk_g3_2 <X> T_10_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (520 315)  (520 315)  routing T_10_19.lc_trk_g3_2 <X> T_10_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 315)  (521 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (6 12)  (498 316)  (498 316)  routing T_10_19.sp4_h_r_4 <X> T_10_19.sp4_v_b_9
 (11 12)  (503 316)  (503 316)  routing T_10_19.sp4_v_t_38 <X> T_10_19.sp4_v_b_11
 (13 12)  (505 316)  (505 316)  routing T_10_19.sp4_v_t_38 <X> T_10_19.sp4_v_b_11
 (21 12)  (513 316)  (513 316)  routing T_10_19.sp4_v_t_14 <X> T_10_19.lc_trk_g3_3
 (22 12)  (514 316)  (514 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (515 316)  (515 316)  routing T_10_19.sp4_v_t_14 <X> T_10_19.lc_trk_g3_3
 (31 12)  (523 316)  (523 316)  routing T_10_19.lc_trk_g2_5 <X> T_10_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 316)  (524 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 316)  (525 316)  routing T_10_19.lc_trk_g2_5 <X> T_10_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 316)  (528 316)  LC_6 Logic Functioning bit
 (37 12)  (529 316)  (529 316)  LC_6 Logic Functioning bit
 (38 12)  (530 316)  (530 316)  LC_6 Logic Functioning bit
 (39 12)  (531 316)  (531 316)  LC_6 Logic Functioning bit
 (45 12)  (537 316)  (537 316)  LC_6 Logic Functioning bit
 (14 13)  (506 317)  (506 317)  routing T_10_19.tnl_op_0 <X> T_10_19.lc_trk_g3_0
 (15 13)  (507 317)  (507 317)  routing T_10_19.tnl_op_0 <X> T_10_19.lc_trk_g3_0
 (17 13)  (509 317)  (509 317)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (22 13)  (514 317)  (514 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (515 317)  (515 317)  routing T_10_19.sp4_v_b_42 <X> T_10_19.lc_trk_g3_2
 (24 13)  (516 317)  (516 317)  routing T_10_19.sp4_v_b_42 <X> T_10_19.lc_trk_g3_2
 (36 13)  (528 317)  (528 317)  LC_6 Logic Functioning bit
 (37 13)  (529 317)  (529 317)  LC_6 Logic Functioning bit
 (38 13)  (530 317)  (530 317)  LC_6 Logic Functioning bit
 (39 13)  (531 317)  (531 317)  LC_6 Logic Functioning bit
 (47 13)  (539 317)  (539 317)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (5 14)  (497 318)  (497 318)  routing T_10_19.sp4_h_r_6 <X> T_10_19.sp4_h_l_44
 (8 14)  (500 318)  (500 318)  routing T_10_19.sp4_h_r_10 <X> T_10_19.sp4_h_l_47
 (17 14)  (509 318)  (509 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (27 14)  (519 318)  (519 318)  routing T_10_19.lc_trk_g3_5 <X> T_10_19.wire_logic_cluster/lc_7/in_1
 (28 14)  (520 318)  (520 318)  routing T_10_19.lc_trk_g3_5 <X> T_10_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 318)  (521 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 318)  (522 318)  routing T_10_19.lc_trk_g3_5 <X> T_10_19.wire_logic_cluster/lc_7/in_1
 (31 14)  (523 318)  (523 318)  routing T_10_19.lc_trk_g2_4 <X> T_10_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 318)  (524 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (525 318)  (525 318)  routing T_10_19.lc_trk_g2_4 <X> T_10_19.wire_logic_cluster/lc_7/in_3
 (40 14)  (532 318)  (532 318)  LC_7 Logic Functioning bit
 (42 14)  (534 318)  (534 318)  LC_7 Logic Functioning bit
 (4 15)  (496 319)  (496 319)  routing T_10_19.sp4_h_r_6 <X> T_10_19.sp4_h_l_44
 (22 15)  (514 319)  (514 319)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_14 lc_trk_g3_6
 (23 15)  (515 319)  (515 319)  routing T_10_19.sp12_v_b_14 <X> T_10_19.lc_trk_g3_6
 (40 15)  (532 319)  (532 319)  LC_7 Logic Functioning bit
 (42 15)  (534 319)  (534 319)  LC_7 Logic Functioning bit


LogicTile_11_19

 (12 0)  (558 304)  (558 304)  routing T_11_19.sp4_v_b_8 <X> T_11_19.sp4_h_r_2
 (26 0)  (572 304)  (572 304)  routing T_11_19.lc_trk_g2_6 <X> T_11_19.wire_logic_cluster/lc_0/in_0
 (28 0)  (574 304)  (574 304)  routing T_11_19.lc_trk_g2_1 <X> T_11_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 304)  (575 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (577 304)  (577 304)  routing T_11_19.lc_trk_g0_7 <X> T_11_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 304)  (578 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (11 1)  (557 305)  (557 305)  routing T_11_19.sp4_v_b_8 <X> T_11_19.sp4_h_r_2
 (13 1)  (559 305)  (559 305)  routing T_11_19.sp4_v_b_8 <X> T_11_19.sp4_h_r_2
 (14 1)  (560 305)  (560 305)  routing T_11_19.top_op_0 <X> T_11_19.lc_trk_g0_0
 (15 1)  (561 305)  (561 305)  routing T_11_19.top_op_0 <X> T_11_19.lc_trk_g0_0
 (17 1)  (563 305)  (563 305)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (22 1)  (568 305)  (568 305)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (570 305)  (570 305)  routing T_11_19.top_op_2 <X> T_11_19.lc_trk_g0_2
 (25 1)  (571 305)  (571 305)  routing T_11_19.top_op_2 <X> T_11_19.lc_trk_g0_2
 (26 1)  (572 305)  (572 305)  routing T_11_19.lc_trk_g2_6 <X> T_11_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (574 305)  (574 305)  routing T_11_19.lc_trk_g2_6 <X> T_11_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 305)  (575 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (577 305)  (577 305)  routing T_11_19.lc_trk_g0_7 <X> T_11_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (578 305)  (578 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (579 305)  (579 305)  routing T_11_19.lc_trk_g2_0 <X> T_11_19.input_2_0
 (38 1)  (584 305)  (584 305)  LC_0 Logic Functioning bit
 (53 1)  (599 305)  (599 305)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (546 306)  (546 306)  routing T_11_19.glb_netwk_6 <X> T_11_19.wire_logic_cluster/lc_7/clk
 (1 2)  (547 306)  (547 306)  routing T_11_19.glb_netwk_6 <X> T_11_19.wire_logic_cluster/lc_7/clk
 (2 2)  (548 306)  (548 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (561 306)  (561 306)  routing T_11_19.top_op_5 <X> T_11_19.lc_trk_g0_5
 (17 2)  (563 306)  (563 306)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (21 2)  (567 306)  (567 306)  routing T_11_19.lft_op_7 <X> T_11_19.lc_trk_g0_7
 (22 2)  (568 306)  (568 306)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (570 306)  (570 306)  routing T_11_19.lft_op_7 <X> T_11_19.lc_trk_g0_7
 (26 2)  (572 306)  (572 306)  routing T_11_19.lc_trk_g2_5 <X> T_11_19.wire_logic_cluster/lc_1/in_0
 (29 2)  (575 306)  (575 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (578 306)  (578 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (580 306)  (580 306)  routing T_11_19.lc_trk_g1_1 <X> T_11_19.wire_logic_cluster/lc_1/in_3
 (39 2)  (585 306)  (585 306)  LC_1 Logic Functioning bit
 (40 2)  (586 306)  (586 306)  LC_1 Logic Functioning bit
 (42 2)  (588 306)  (588 306)  LC_1 Logic Functioning bit
 (50 2)  (596 306)  (596 306)  Cascade bit: LH_LC01_inmux02_5

 (18 3)  (564 307)  (564 307)  routing T_11_19.top_op_5 <X> T_11_19.lc_trk_g0_5
 (28 3)  (574 307)  (574 307)  routing T_11_19.lc_trk_g2_5 <X> T_11_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 307)  (575 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (40 3)  (586 307)  (586 307)  LC_1 Logic Functioning bit
 (42 3)  (588 307)  (588 307)  LC_1 Logic Functioning bit
 (15 4)  (561 308)  (561 308)  routing T_11_19.sp4_h_l_4 <X> T_11_19.lc_trk_g1_1
 (16 4)  (562 308)  (562 308)  routing T_11_19.sp4_h_l_4 <X> T_11_19.lc_trk_g1_1
 (17 4)  (563 308)  (563 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (564 308)  (564 308)  routing T_11_19.sp4_h_l_4 <X> T_11_19.lc_trk_g1_1
 (29 4)  (575 308)  (575 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 308)  (576 308)  routing T_11_19.lc_trk_g0_5 <X> T_11_19.wire_logic_cluster/lc_2/in_1
 (31 4)  (577 308)  (577 308)  routing T_11_19.lc_trk_g3_6 <X> T_11_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 308)  (578 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 308)  (579 308)  routing T_11_19.lc_trk_g3_6 <X> T_11_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (580 308)  (580 308)  routing T_11_19.lc_trk_g3_6 <X> T_11_19.wire_logic_cluster/lc_2/in_3
 (38 4)  (584 308)  (584 308)  LC_2 Logic Functioning bit
 (39 4)  (585 308)  (585 308)  LC_2 Logic Functioning bit
 (42 4)  (588 308)  (588 308)  LC_2 Logic Functioning bit
 (43 4)  (589 308)  (589 308)  LC_2 Logic Functioning bit
 (18 5)  (564 309)  (564 309)  routing T_11_19.sp4_h_l_4 <X> T_11_19.lc_trk_g1_1
 (26 5)  (572 309)  (572 309)  routing T_11_19.lc_trk_g0_2 <X> T_11_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 309)  (575 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (577 309)  (577 309)  routing T_11_19.lc_trk_g3_6 <X> T_11_19.wire_logic_cluster/lc_2/in_3
 (32 5)  (578 309)  (578 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (579 309)  (579 309)  routing T_11_19.lc_trk_g2_2 <X> T_11_19.input_2_2
 (35 5)  (581 309)  (581 309)  routing T_11_19.lc_trk_g2_2 <X> T_11_19.input_2_2
 (36 5)  (582 309)  (582 309)  LC_2 Logic Functioning bit
 (37 5)  (583 309)  (583 309)  LC_2 Logic Functioning bit
 (40 5)  (586 309)  (586 309)  LC_2 Logic Functioning bit
 (41 5)  (587 309)  (587 309)  LC_2 Logic Functioning bit
 (51 5)  (597 309)  (597 309)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (12 6)  (558 310)  (558 310)  routing T_11_19.sp4_v_t_40 <X> T_11_19.sp4_h_l_40
 (32 6)  (578 310)  (578 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 310)  (579 310)  routing T_11_19.lc_trk_g3_3 <X> T_11_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (580 310)  (580 310)  routing T_11_19.lc_trk_g3_3 <X> T_11_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 310)  (582 310)  LC_3 Logic Functioning bit
 (37 6)  (583 310)  (583 310)  LC_3 Logic Functioning bit
 (38 6)  (584 310)  (584 310)  LC_3 Logic Functioning bit
 (39 6)  (585 310)  (585 310)  LC_3 Logic Functioning bit
 (45 6)  (591 310)  (591 310)  LC_3 Logic Functioning bit
 (4 7)  (550 311)  (550 311)  routing T_11_19.sp4_v_b_10 <X> T_11_19.sp4_h_l_38
 (11 7)  (557 311)  (557 311)  routing T_11_19.sp4_v_t_40 <X> T_11_19.sp4_h_l_40
 (31 7)  (577 311)  (577 311)  routing T_11_19.lc_trk_g3_3 <X> T_11_19.wire_logic_cluster/lc_3/in_3
 (36 7)  (582 311)  (582 311)  LC_3 Logic Functioning bit
 (37 7)  (583 311)  (583 311)  LC_3 Logic Functioning bit
 (38 7)  (584 311)  (584 311)  LC_3 Logic Functioning bit
 (39 7)  (585 311)  (585 311)  LC_3 Logic Functioning bit
 (14 8)  (560 312)  (560 312)  routing T_11_19.sp4_h_l_21 <X> T_11_19.lc_trk_g2_0
 (15 8)  (561 312)  (561 312)  routing T_11_19.sp4_h_r_33 <X> T_11_19.lc_trk_g2_1
 (16 8)  (562 312)  (562 312)  routing T_11_19.sp4_h_r_33 <X> T_11_19.lc_trk_g2_1
 (17 8)  (563 312)  (563 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (564 312)  (564 312)  routing T_11_19.sp4_h_r_33 <X> T_11_19.lc_trk_g2_1
 (32 8)  (578 312)  (578 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 312)  (579 312)  routing T_11_19.lc_trk_g3_2 <X> T_11_19.wire_logic_cluster/lc_4/in_3
 (34 8)  (580 312)  (580 312)  routing T_11_19.lc_trk_g3_2 <X> T_11_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 312)  (582 312)  LC_4 Logic Functioning bit
 (38 8)  (584 312)  (584 312)  LC_4 Logic Functioning bit
 (51 8)  (597 312)  (597 312)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (15 9)  (561 313)  (561 313)  routing T_11_19.sp4_h_l_21 <X> T_11_19.lc_trk_g2_0
 (16 9)  (562 313)  (562 313)  routing T_11_19.sp4_h_l_21 <X> T_11_19.lc_trk_g2_0
 (17 9)  (563 313)  (563 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (22 9)  (568 313)  (568 313)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (570 313)  (570 313)  routing T_11_19.tnr_op_2 <X> T_11_19.lc_trk_g2_2
 (28 9)  (574 313)  (574 313)  routing T_11_19.lc_trk_g2_0 <X> T_11_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 313)  (575 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (577 313)  (577 313)  routing T_11_19.lc_trk_g3_2 <X> T_11_19.wire_logic_cluster/lc_4/in_3
 (37 9)  (583 313)  (583 313)  LC_4 Logic Functioning bit
 (39 9)  (585 313)  (585 313)  LC_4 Logic Functioning bit
 (17 10)  (563 314)  (563 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (32 10)  (578 314)  (578 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 314)  (579 314)  routing T_11_19.lc_trk_g3_1 <X> T_11_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (580 314)  (580 314)  routing T_11_19.lc_trk_g3_1 <X> T_11_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 314)  (582 314)  LC_5 Logic Functioning bit
 (38 10)  (584 314)  (584 314)  LC_5 Logic Functioning bit
 (51 10)  (597 314)  (597 314)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (22 11)  (568 315)  (568 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (569 315)  (569 315)  routing T_11_19.sp4_h_r_30 <X> T_11_19.lc_trk_g2_6
 (24 11)  (570 315)  (570 315)  routing T_11_19.sp4_h_r_30 <X> T_11_19.lc_trk_g2_6
 (25 11)  (571 315)  (571 315)  routing T_11_19.sp4_h_r_30 <X> T_11_19.lc_trk_g2_6
 (26 11)  (572 315)  (572 315)  routing T_11_19.lc_trk_g3_2 <X> T_11_19.wire_logic_cluster/lc_5/in_0
 (27 11)  (573 315)  (573 315)  routing T_11_19.lc_trk_g3_2 <X> T_11_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (574 315)  (574 315)  routing T_11_19.lc_trk_g3_2 <X> T_11_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 315)  (575 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (37 11)  (583 315)  (583 315)  LC_5 Logic Functioning bit
 (39 11)  (585 315)  (585 315)  LC_5 Logic Functioning bit
 (15 12)  (561 316)  (561 316)  routing T_11_19.sp4_h_r_41 <X> T_11_19.lc_trk_g3_1
 (16 12)  (562 316)  (562 316)  routing T_11_19.sp4_h_r_41 <X> T_11_19.lc_trk_g3_1
 (17 12)  (563 316)  (563 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (564 316)  (564 316)  routing T_11_19.sp4_h_r_41 <X> T_11_19.lc_trk_g3_1
 (21 12)  (567 316)  (567 316)  routing T_11_19.sp4_v_t_22 <X> T_11_19.lc_trk_g3_3
 (22 12)  (568 316)  (568 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (569 316)  (569 316)  routing T_11_19.sp4_v_t_22 <X> T_11_19.lc_trk_g3_3
 (18 13)  (564 317)  (564 317)  routing T_11_19.sp4_h_r_41 <X> T_11_19.lc_trk_g3_1
 (21 13)  (567 317)  (567 317)  routing T_11_19.sp4_v_t_22 <X> T_11_19.lc_trk_g3_3
 (22 13)  (568 317)  (568 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (569 317)  (569 317)  routing T_11_19.sp4_h_l_15 <X> T_11_19.lc_trk_g3_2
 (24 13)  (570 317)  (570 317)  routing T_11_19.sp4_h_l_15 <X> T_11_19.lc_trk_g3_2
 (25 13)  (571 317)  (571 317)  routing T_11_19.sp4_h_l_15 <X> T_11_19.lc_trk_g3_2
 (12 14)  (558 318)  (558 318)  routing T_11_19.sp4_v_t_46 <X> T_11_19.sp4_h_l_46
 (5 15)  (551 319)  (551 319)  routing T_11_19.sp4_h_l_44 <X> T_11_19.sp4_v_t_44
 (11 15)  (557 319)  (557 319)  routing T_11_19.sp4_v_t_46 <X> T_11_19.sp4_h_l_46
 (22 15)  (568 319)  (568 319)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (570 319)  (570 319)  routing T_11_19.tnl_op_6 <X> T_11_19.lc_trk_g3_6
 (25 15)  (571 319)  (571 319)  routing T_11_19.tnl_op_6 <X> T_11_19.lc_trk_g3_6


LogicTile_12_19

 (15 0)  (615 304)  (615 304)  routing T_12_19.sp4_h_l_4 <X> T_12_19.lc_trk_g0_1
 (16 0)  (616 304)  (616 304)  routing T_12_19.sp4_h_l_4 <X> T_12_19.lc_trk_g0_1
 (17 0)  (617 304)  (617 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (618 304)  (618 304)  routing T_12_19.sp4_h_l_4 <X> T_12_19.lc_trk_g0_1
 (26 0)  (626 304)  (626 304)  routing T_12_19.lc_trk_g0_6 <X> T_12_19.wire_logic_cluster/lc_0/in_0
 (28 0)  (628 304)  (628 304)  routing T_12_19.lc_trk_g2_7 <X> T_12_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 304)  (629 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 304)  (630 304)  routing T_12_19.lc_trk_g2_7 <X> T_12_19.wire_logic_cluster/lc_0/in_1
 (32 0)  (632 304)  (632 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (634 304)  (634 304)  routing T_12_19.lc_trk_g1_2 <X> T_12_19.wire_logic_cluster/lc_0/in_3
 (37 0)  (637 304)  (637 304)  LC_0 Logic Functioning bit
 (38 0)  (638 304)  (638 304)  LC_0 Logic Functioning bit
 (39 0)  (639 304)  (639 304)  LC_0 Logic Functioning bit
 (40 0)  (640 304)  (640 304)  LC_0 Logic Functioning bit
 (42 0)  (642 304)  (642 304)  LC_0 Logic Functioning bit
 (43 0)  (643 304)  (643 304)  LC_0 Logic Functioning bit
 (15 1)  (615 305)  (615 305)  routing T_12_19.sp4_v_t_5 <X> T_12_19.lc_trk_g0_0
 (16 1)  (616 305)  (616 305)  routing T_12_19.sp4_v_t_5 <X> T_12_19.lc_trk_g0_0
 (17 1)  (617 305)  (617 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (18 1)  (618 305)  (618 305)  routing T_12_19.sp4_h_l_4 <X> T_12_19.lc_trk_g0_1
 (26 1)  (626 305)  (626 305)  routing T_12_19.lc_trk_g0_6 <X> T_12_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 305)  (629 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 305)  (630 305)  routing T_12_19.lc_trk_g2_7 <X> T_12_19.wire_logic_cluster/lc_0/in_1
 (31 1)  (631 305)  (631 305)  routing T_12_19.lc_trk_g1_2 <X> T_12_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (632 305)  (632 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (636 305)  (636 305)  LC_0 Logic Functioning bit
 (37 1)  (637 305)  (637 305)  LC_0 Logic Functioning bit
 (38 1)  (638 305)  (638 305)  LC_0 Logic Functioning bit
 (39 1)  (639 305)  (639 305)  LC_0 Logic Functioning bit
 (40 1)  (640 305)  (640 305)  LC_0 Logic Functioning bit
 (43 1)  (643 305)  (643 305)  LC_0 Logic Functioning bit
 (0 2)  (600 306)  (600 306)  routing T_12_19.glb_netwk_6 <X> T_12_19.wire_logic_cluster/lc_7/clk
 (1 2)  (601 306)  (601 306)  routing T_12_19.glb_netwk_6 <X> T_12_19.wire_logic_cluster/lc_7/clk
 (2 2)  (602 306)  (602 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (25 2)  (625 306)  (625 306)  routing T_12_19.sp4_v_t_3 <X> T_12_19.lc_trk_g0_6
 (28 2)  (628 306)  (628 306)  routing T_12_19.lc_trk_g2_2 <X> T_12_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 306)  (629 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (631 306)  (631 306)  routing T_12_19.lc_trk_g0_4 <X> T_12_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 306)  (632 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (636 306)  (636 306)  LC_1 Logic Functioning bit
 (42 2)  (642 306)  (642 306)  LC_1 Logic Functioning bit
 (43 2)  (643 306)  (643 306)  LC_1 Logic Functioning bit
 (50 2)  (650 306)  (650 306)  Cascade bit: LH_LC01_inmux02_5

 (53 2)  (653 306)  (653 306)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (14 3)  (614 307)  (614 307)  routing T_12_19.top_op_4 <X> T_12_19.lc_trk_g0_4
 (15 3)  (615 307)  (615 307)  routing T_12_19.top_op_4 <X> T_12_19.lc_trk_g0_4
 (17 3)  (617 307)  (617 307)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (22 3)  (622 307)  (622 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (623 307)  (623 307)  routing T_12_19.sp4_v_t_3 <X> T_12_19.lc_trk_g0_6
 (25 3)  (625 307)  (625 307)  routing T_12_19.sp4_v_t_3 <X> T_12_19.lc_trk_g0_6
 (30 3)  (630 307)  (630 307)  routing T_12_19.lc_trk_g2_2 <X> T_12_19.wire_logic_cluster/lc_1/in_1
 (36 3)  (636 307)  (636 307)  LC_1 Logic Functioning bit
 (42 3)  (642 307)  (642 307)  LC_1 Logic Functioning bit
 (43 3)  (643 307)  (643 307)  LC_1 Logic Functioning bit
 (53 3)  (653 307)  (653 307)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (3 4)  (603 308)  (603 308)  routing T_12_19.sp12_v_t_23 <X> T_12_19.sp12_h_r_0
 (8 4)  (608 308)  (608 308)  routing T_12_19.sp4_h_l_45 <X> T_12_19.sp4_h_r_4
 (10 4)  (610 308)  (610 308)  routing T_12_19.sp4_h_l_45 <X> T_12_19.sp4_h_r_4
 (14 4)  (614 308)  (614 308)  routing T_12_19.lft_op_0 <X> T_12_19.lc_trk_g1_0
 (21 4)  (621 308)  (621 308)  routing T_12_19.lft_op_3 <X> T_12_19.lc_trk_g1_3
 (22 4)  (622 308)  (622 308)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (624 308)  (624 308)  routing T_12_19.lft_op_3 <X> T_12_19.lc_trk_g1_3
 (27 4)  (627 308)  (627 308)  routing T_12_19.lc_trk_g1_6 <X> T_12_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 308)  (629 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 308)  (630 308)  routing T_12_19.lc_trk_g1_6 <X> T_12_19.wire_logic_cluster/lc_2/in_1
 (32 4)  (632 308)  (632 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (634 308)  (634 308)  routing T_12_19.lc_trk_g1_2 <X> T_12_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 308)  (636 308)  LC_2 Logic Functioning bit
 (37 4)  (637 308)  (637 308)  LC_2 Logic Functioning bit
 (38 4)  (638 308)  (638 308)  LC_2 Logic Functioning bit
 (39 4)  (639 308)  (639 308)  LC_2 Logic Functioning bit
 (40 4)  (640 308)  (640 308)  LC_2 Logic Functioning bit
 (42 4)  (642 308)  (642 308)  LC_2 Logic Functioning bit
 (15 5)  (615 309)  (615 309)  routing T_12_19.lft_op_0 <X> T_12_19.lc_trk_g1_0
 (17 5)  (617 309)  (617 309)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (22 5)  (622 309)  (622 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (623 309)  (623 309)  routing T_12_19.sp4_v_b_18 <X> T_12_19.lc_trk_g1_2
 (24 5)  (624 309)  (624 309)  routing T_12_19.sp4_v_b_18 <X> T_12_19.lc_trk_g1_2
 (29 5)  (629 309)  (629 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 309)  (630 309)  routing T_12_19.lc_trk_g1_6 <X> T_12_19.wire_logic_cluster/lc_2/in_1
 (31 5)  (631 309)  (631 309)  routing T_12_19.lc_trk_g1_2 <X> T_12_19.wire_logic_cluster/lc_2/in_3
 (37 5)  (637 309)  (637 309)  LC_2 Logic Functioning bit
 (39 5)  (639 309)  (639 309)  LC_2 Logic Functioning bit
 (21 6)  (621 310)  (621 310)  routing T_12_19.bnr_op_7 <X> T_12_19.lc_trk_g1_7
 (22 6)  (622 310)  (622 310)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (25 6)  (625 310)  (625 310)  routing T_12_19.sp4_v_t_3 <X> T_12_19.lc_trk_g1_6
 (27 6)  (627 310)  (627 310)  routing T_12_19.lc_trk_g1_7 <X> T_12_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 310)  (629 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 310)  (630 310)  routing T_12_19.lc_trk_g1_7 <X> T_12_19.wire_logic_cluster/lc_3/in_1
 (31 6)  (631 310)  (631 310)  routing T_12_19.lc_trk_g2_6 <X> T_12_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 310)  (632 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 310)  (633 310)  routing T_12_19.lc_trk_g2_6 <X> T_12_19.wire_logic_cluster/lc_3/in_3
 (37 6)  (637 310)  (637 310)  LC_3 Logic Functioning bit
 (39 6)  (639 310)  (639 310)  LC_3 Logic Functioning bit
 (40 6)  (640 310)  (640 310)  LC_3 Logic Functioning bit
 (14 7)  (614 311)  (614 311)  routing T_12_19.sp4_h_r_4 <X> T_12_19.lc_trk_g1_4
 (15 7)  (615 311)  (615 311)  routing T_12_19.sp4_h_r_4 <X> T_12_19.lc_trk_g1_4
 (16 7)  (616 311)  (616 311)  routing T_12_19.sp4_h_r_4 <X> T_12_19.lc_trk_g1_4
 (17 7)  (617 311)  (617 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (21 7)  (621 311)  (621 311)  routing T_12_19.bnr_op_7 <X> T_12_19.lc_trk_g1_7
 (22 7)  (622 311)  (622 311)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (623 311)  (623 311)  routing T_12_19.sp4_v_t_3 <X> T_12_19.lc_trk_g1_6
 (25 7)  (625 311)  (625 311)  routing T_12_19.sp4_v_t_3 <X> T_12_19.lc_trk_g1_6
 (27 7)  (627 311)  (627 311)  routing T_12_19.lc_trk_g1_0 <X> T_12_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 311)  (629 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 311)  (630 311)  routing T_12_19.lc_trk_g1_7 <X> T_12_19.wire_logic_cluster/lc_3/in_1
 (31 7)  (631 311)  (631 311)  routing T_12_19.lc_trk_g2_6 <X> T_12_19.wire_logic_cluster/lc_3/in_3
 (32 7)  (632 311)  (632 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (36 7)  (636 311)  (636 311)  LC_3 Logic Functioning bit
 (37 7)  (637 311)  (637 311)  LC_3 Logic Functioning bit
 (38 7)  (638 311)  (638 311)  LC_3 Logic Functioning bit
 (39 7)  (639 311)  (639 311)  LC_3 Logic Functioning bit
 (40 7)  (640 311)  (640 311)  LC_3 Logic Functioning bit
 (41 7)  (641 311)  (641 311)  LC_3 Logic Functioning bit
 (47 7)  (647 311)  (647 311)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (12 8)  (612 312)  (612 312)  routing T_12_19.sp4_h_l_40 <X> T_12_19.sp4_h_r_8
 (25 8)  (625 312)  (625 312)  routing T_12_19.wire_logic_cluster/lc_2/out <X> T_12_19.lc_trk_g2_2
 (26 8)  (626 312)  (626 312)  routing T_12_19.lc_trk_g3_7 <X> T_12_19.wire_logic_cluster/lc_4/in_0
 (32 8)  (632 312)  (632 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 312)  (633 312)  routing T_12_19.lc_trk_g3_0 <X> T_12_19.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 312)  (634 312)  routing T_12_19.lc_trk_g3_0 <X> T_12_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 312)  (636 312)  LC_4 Logic Functioning bit
 (38 8)  (638 312)  (638 312)  LC_4 Logic Functioning bit
 (6 9)  (606 313)  (606 313)  routing T_12_19.sp4_h_l_43 <X> T_12_19.sp4_h_r_6
 (13 9)  (613 313)  (613 313)  routing T_12_19.sp4_h_l_40 <X> T_12_19.sp4_h_r_8
 (22 9)  (622 313)  (622 313)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (626 313)  (626 313)  routing T_12_19.lc_trk_g3_7 <X> T_12_19.wire_logic_cluster/lc_4/in_0
 (27 9)  (627 313)  (627 313)  routing T_12_19.lc_trk_g3_7 <X> T_12_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 313)  (628 313)  routing T_12_19.lc_trk_g3_7 <X> T_12_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 313)  (629 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (37 9)  (637 313)  (637 313)  LC_4 Logic Functioning bit
 (39 9)  (639 313)  (639 313)  LC_4 Logic Functioning bit
 (51 9)  (651 313)  (651 313)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (21 10)  (621 314)  (621 314)  routing T_12_19.bnl_op_7 <X> T_12_19.lc_trk_g2_7
 (22 10)  (622 314)  (622 314)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (25 10)  (625 314)  (625 314)  routing T_12_19.rgt_op_6 <X> T_12_19.lc_trk_g2_6
 (32 10)  (632 314)  (632 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (634 314)  (634 314)  routing T_12_19.lc_trk_g1_3 <X> T_12_19.wire_logic_cluster/lc_5/in_3
 (40 10)  (640 314)  (640 314)  LC_5 Logic Functioning bit
 (41 10)  (641 314)  (641 314)  LC_5 Logic Functioning bit
 (42 10)  (642 314)  (642 314)  LC_5 Logic Functioning bit
 (43 10)  (643 314)  (643 314)  LC_5 Logic Functioning bit
 (21 11)  (621 315)  (621 315)  routing T_12_19.bnl_op_7 <X> T_12_19.lc_trk_g2_7
 (22 11)  (622 315)  (622 315)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (624 315)  (624 315)  routing T_12_19.rgt_op_6 <X> T_12_19.lc_trk_g2_6
 (31 11)  (631 315)  (631 315)  routing T_12_19.lc_trk_g1_3 <X> T_12_19.wire_logic_cluster/lc_5/in_3
 (40 11)  (640 315)  (640 315)  LC_5 Logic Functioning bit
 (41 11)  (641 315)  (641 315)  LC_5 Logic Functioning bit
 (42 11)  (642 315)  (642 315)  LC_5 Logic Functioning bit
 (43 11)  (643 315)  (643 315)  LC_5 Logic Functioning bit
 (46 11)  (646 315)  (646 315)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (31 12)  (631 316)  (631 316)  routing T_12_19.lc_trk_g1_4 <X> T_12_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 316)  (632 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (634 316)  (634 316)  routing T_12_19.lc_trk_g1_4 <X> T_12_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 316)  (636 316)  LC_6 Logic Functioning bit
 (37 12)  (637 316)  (637 316)  LC_6 Logic Functioning bit
 (38 12)  (638 316)  (638 316)  LC_6 Logic Functioning bit
 (39 12)  (639 316)  (639 316)  LC_6 Logic Functioning bit
 (45 12)  (645 316)  (645 316)  LC_6 Logic Functioning bit
 (16 13)  (616 317)  (616 317)  routing T_12_19.sp12_v_b_8 <X> T_12_19.lc_trk_g3_0
 (17 13)  (617 317)  (617 317)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (36 13)  (636 317)  (636 317)  LC_6 Logic Functioning bit
 (37 13)  (637 317)  (637 317)  LC_6 Logic Functioning bit
 (38 13)  (638 317)  (638 317)  LC_6 Logic Functioning bit
 (39 13)  (639 317)  (639 317)  LC_6 Logic Functioning bit
 (46 13)  (646 317)  (646 317)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (8 14)  (608 318)  (608 318)  routing T_12_19.sp4_v_t_47 <X> T_12_19.sp4_h_l_47
 (9 14)  (609 318)  (609 318)  routing T_12_19.sp4_v_t_47 <X> T_12_19.sp4_h_l_47
 (21 14)  (621 318)  (621 318)  routing T_12_19.sp4_h_r_39 <X> T_12_19.lc_trk_g3_7
 (22 14)  (622 318)  (622 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (623 318)  (623 318)  routing T_12_19.sp4_h_r_39 <X> T_12_19.lc_trk_g3_7
 (24 14)  (624 318)  (624 318)  routing T_12_19.sp4_h_r_39 <X> T_12_19.lc_trk_g3_7


LogicTile_13_19

 (14 0)  (668 304)  (668 304)  routing T_13_19.sp4_v_b_0 <X> T_13_19.lc_trk_g0_0
 (31 0)  (685 304)  (685 304)  routing T_13_19.lc_trk_g2_7 <X> T_13_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 304)  (686 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 304)  (687 304)  routing T_13_19.lc_trk_g2_7 <X> T_13_19.wire_logic_cluster/lc_0/in_3
 (40 0)  (694 304)  (694 304)  LC_0 Logic Functioning bit
 (41 0)  (695 304)  (695 304)  LC_0 Logic Functioning bit
 (42 0)  (696 304)  (696 304)  LC_0 Logic Functioning bit
 (43 0)  (697 304)  (697 304)  LC_0 Logic Functioning bit
 (3 1)  (657 305)  (657 305)  routing T_13_19.sp12_h_l_23 <X> T_13_19.sp12_v_b_0
 (11 1)  (665 305)  (665 305)  routing T_13_19.sp4_h_l_39 <X> T_13_19.sp4_h_r_2
 (16 1)  (670 305)  (670 305)  routing T_13_19.sp4_v_b_0 <X> T_13_19.lc_trk_g0_0
 (17 1)  (671 305)  (671 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_0 lc_trk_g0_0
 (31 1)  (685 305)  (685 305)  routing T_13_19.lc_trk_g2_7 <X> T_13_19.wire_logic_cluster/lc_0/in_3
 (40 1)  (694 305)  (694 305)  LC_0 Logic Functioning bit
 (41 1)  (695 305)  (695 305)  LC_0 Logic Functioning bit
 (42 1)  (696 305)  (696 305)  LC_0 Logic Functioning bit
 (43 1)  (697 305)  (697 305)  LC_0 Logic Functioning bit
 (0 2)  (654 306)  (654 306)  routing T_13_19.glb_netwk_6 <X> T_13_19.wire_logic_cluster/lc_7/clk
 (1 2)  (655 306)  (655 306)  routing T_13_19.glb_netwk_6 <X> T_13_19.wire_logic_cluster/lc_7/clk
 (2 2)  (656 306)  (656 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (658 306)  (658 306)  routing T_13_19.sp4_v_b_0 <X> T_13_19.sp4_v_t_37
 (29 2)  (683 306)  (683 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 306)  (686 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 306)  (687 306)  routing T_13_19.lc_trk_g3_1 <X> T_13_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 306)  (688 306)  routing T_13_19.lc_trk_g3_1 <X> T_13_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 306)  (690 306)  LC_1 Logic Functioning bit
 (38 2)  (692 306)  (692 306)  LC_1 Logic Functioning bit
 (51 2)  (705 306)  (705 306)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (8 3)  (662 307)  (662 307)  routing T_13_19.sp4_h_r_7 <X> T_13_19.sp4_v_t_36
 (9 3)  (663 307)  (663 307)  routing T_13_19.sp4_h_r_7 <X> T_13_19.sp4_v_t_36
 (10 3)  (664 307)  (664 307)  routing T_13_19.sp4_h_r_7 <X> T_13_19.sp4_v_t_36
 (15 3)  (669 307)  (669 307)  routing T_13_19.bot_op_4 <X> T_13_19.lc_trk_g0_4
 (17 3)  (671 307)  (671 307)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (36 3)  (690 307)  (690 307)  LC_1 Logic Functioning bit
 (38 3)  (692 307)  (692 307)  LC_1 Logic Functioning bit
 (21 4)  (675 308)  (675 308)  routing T_13_19.sp4_h_r_19 <X> T_13_19.lc_trk_g1_3
 (22 4)  (676 308)  (676 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (677 308)  (677 308)  routing T_13_19.sp4_h_r_19 <X> T_13_19.lc_trk_g1_3
 (24 4)  (678 308)  (678 308)  routing T_13_19.sp4_h_r_19 <X> T_13_19.lc_trk_g1_3
 (36 4)  (690 308)  (690 308)  LC_2 Logic Functioning bit
 (37 4)  (691 308)  (691 308)  LC_2 Logic Functioning bit
 (38 4)  (692 308)  (692 308)  LC_2 Logic Functioning bit
 (41 4)  (695 308)  (695 308)  LC_2 Logic Functioning bit
 (42 4)  (696 308)  (696 308)  LC_2 Logic Functioning bit
 (43 4)  (697 308)  (697 308)  LC_2 Logic Functioning bit
 (50 4)  (704 308)  (704 308)  Cascade bit: LH_LC02_inmux02_5

 (3 5)  (657 309)  (657 309)  routing T_13_19.sp12_h_l_23 <X> T_13_19.sp12_h_r_0
 (21 5)  (675 309)  (675 309)  routing T_13_19.sp4_h_r_19 <X> T_13_19.lc_trk_g1_3
 (27 5)  (681 309)  (681 309)  routing T_13_19.lc_trk_g3_1 <X> T_13_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 309)  (682 309)  routing T_13_19.lc_trk_g3_1 <X> T_13_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 309)  (683 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (36 5)  (690 309)  (690 309)  LC_2 Logic Functioning bit
 (37 5)  (691 309)  (691 309)  LC_2 Logic Functioning bit
 (39 5)  (693 309)  (693 309)  LC_2 Logic Functioning bit
 (40 5)  (694 309)  (694 309)  LC_2 Logic Functioning bit
 (42 5)  (696 309)  (696 309)  LC_2 Logic Functioning bit
 (43 5)  (697 309)  (697 309)  LC_2 Logic Functioning bit
 (4 6)  (658 310)  (658 310)  routing T_13_19.sp4_v_b_3 <X> T_13_19.sp4_v_t_38
 (32 6)  (686 310)  (686 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 310)  (688 310)  routing T_13_19.lc_trk_g1_3 <X> T_13_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 310)  (690 310)  LC_3 Logic Functioning bit
 (37 6)  (691 310)  (691 310)  LC_3 Logic Functioning bit
 (38 6)  (692 310)  (692 310)  LC_3 Logic Functioning bit
 (39 6)  (693 310)  (693 310)  LC_3 Logic Functioning bit
 (45 6)  (699 310)  (699 310)  LC_3 Logic Functioning bit
 (31 7)  (685 311)  (685 311)  routing T_13_19.lc_trk_g1_3 <X> T_13_19.wire_logic_cluster/lc_3/in_3
 (36 7)  (690 311)  (690 311)  LC_3 Logic Functioning bit
 (37 7)  (691 311)  (691 311)  LC_3 Logic Functioning bit
 (38 7)  (692 311)  (692 311)  LC_3 Logic Functioning bit
 (39 7)  (693 311)  (693 311)  LC_3 Logic Functioning bit
 (3 8)  (657 312)  (657 312)  routing T_13_19.sp12_v_t_22 <X> T_13_19.sp12_v_b_1
 (21 8)  (675 312)  (675 312)  routing T_13_19.rgt_op_3 <X> T_13_19.lc_trk_g2_3
 (22 8)  (676 312)  (676 312)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (678 312)  (678 312)  routing T_13_19.rgt_op_3 <X> T_13_19.lc_trk_g2_3
 (8 9)  (662 313)  (662 313)  routing T_13_19.sp4_v_t_41 <X> T_13_19.sp4_v_b_7
 (10 9)  (664 313)  (664 313)  routing T_13_19.sp4_v_t_41 <X> T_13_19.sp4_v_b_7
 (22 10)  (676 314)  (676 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (677 314)  (677 314)  routing T_13_19.sp4_v_b_47 <X> T_13_19.lc_trk_g2_7
 (24 10)  (678 314)  (678 314)  routing T_13_19.sp4_v_b_47 <X> T_13_19.lc_trk_g2_7
 (25 10)  (679 314)  (679 314)  routing T_13_19.rgt_op_6 <X> T_13_19.lc_trk_g2_6
 (31 10)  (685 314)  (685 314)  routing T_13_19.lc_trk_g0_4 <X> T_13_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 314)  (686 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (40 10)  (694 314)  (694 314)  LC_5 Logic Functioning bit
 (41 10)  (695 314)  (695 314)  LC_5 Logic Functioning bit
 (42 10)  (696 314)  (696 314)  LC_5 Logic Functioning bit
 (43 10)  (697 314)  (697 314)  LC_5 Logic Functioning bit
 (9 11)  (663 315)  (663 315)  routing T_13_19.sp4_v_b_7 <X> T_13_19.sp4_v_t_42
 (22 11)  (676 315)  (676 315)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (678 315)  (678 315)  routing T_13_19.rgt_op_6 <X> T_13_19.lc_trk_g2_6
 (40 11)  (694 315)  (694 315)  LC_5 Logic Functioning bit
 (41 11)  (695 315)  (695 315)  LC_5 Logic Functioning bit
 (42 11)  (696 315)  (696 315)  LC_5 Logic Functioning bit
 (43 11)  (697 315)  (697 315)  LC_5 Logic Functioning bit
 (3 12)  (657 316)  (657 316)  routing T_13_19.sp12_v_t_22 <X> T_13_19.sp12_h_r_1
 (5 12)  (659 316)  (659 316)  routing T_13_19.sp4_v_b_9 <X> T_13_19.sp4_h_r_9
 (10 12)  (664 316)  (664 316)  routing T_13_19.sp4_v_t_40 <X> T_13_19.sp4_h_r_10
 (11 12)  (665 316)  (665 316)  routing T_13_19.sp4_v_t_38 <X> T_13_19.sp4_v_b_11
 (13 12)  (667 316)  (667 316)  routing T_13_19.sp4_v_t_38 <X> T_13_19.sp4_v_b_11
 (16 12)  (670 316)  (670 316)  routing T_13_19.sp12_v_t_14 <X> T_13_19.lc_trk_g3_1
 (17 12)  (671 316)  (671 316)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_14 lc_trk_g3_1
 (26 12)  (680 316)  (680 316)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.wire_logic_cluster/lc_6/in_0
 (27 12)  (681 316)  (681 316)  routing T_13_19.lc_trk_g3_0 <X> T_13_19.wire_logic_cluster/lc_6/in_1
 (28 12)  (682 316)  (682 316)  routing T_13_19.lc_trk_g3_0 <X> T_13_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 316)  (683 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (686 316)  (686 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 316)  (687 316)  routing T_13_19.lc_trk_g2_3 <X> T_13_19.wire_logic_cluster/lc_6/in_3
 (35 12)  (689 316)  (689 316)  routing T_13_19.lc_trk_g3_5 <X> T_13_19.input_2_6
 (39 12)  (693 316)  (693 316)  LC_6 Logic Functioning bit
 (6 13)  (660 317)  (660 317)  routing T_13_19.sp4_v_b_9 <X> T_13_19.sp4_h_r_9
 (15 13)  (669 317)  (669 317)  routing T_13_19.tnr_op_0 <X> T_13_19.lc_trk_g3_0
 (17 13)  (671 317)  (671 317)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (18 13)  (672 317)  (672 317)  routing T_13_19.sp12_v_t_14 <X> T_13_19.lc_trk_g3_1
 (26 13)  (680 317)  (680 317)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 317)  (682 317)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 317)  (683 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (685 317)  (685 317)  routing T_13_19.lc_trk_g2_3 <X> T_13_19.wire_logic_cluster/lc_6/in_3
 (32 13)  (686 317)  (686 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (687 317)  (687 317)  routing T_13_19.lc_trk_g3_5 <X> T_13_19.input_2_6
 (34 13)  (688 317)  (688 317)  routing T_13_19.lc_trk_g3_5 <X> T_13_19.input_2_6
 (46 13)  (700 317)  (700 317)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (11 14)  (665 318)  (665 318)  routing T_13_19.sp4_h_r_5 <X> T_13_19.sp4_v_t_46
 (13 14)  (667 318)  (667 318)  routing T_13_19.sp4_h_r_5 <X> T_13_19.sp4_v_t_46
 (15 14)  (669 318)  (669 318)  routing T_13_19.rgt_op_5 <X> T_13_19.lc_trk_g3_5
 (17 14)  (671 318)  (671 318)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (672 318)  (672 318)  routing T_13_19.rgt_op_5 <X> T_13_19.lc_trk_g3_5
 (12 15)  (666 319)  (666 319)  routing T_13_19.sp4_h_r_5 <X> T_13_19.sp4_v_t_46


LogicTile_14_19

 (2 0)  (710 304)  (710 304)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (14 0)  (722 304)  (722 304)  routing T_14_19.lft_op_0 <X> T_14_19.lc_trk_g0_0
 (21 0)  (729 304)  (729 304)  routing T_14_19.lft_op_3 <X> T_14_19.lc_trk_g0_3
 (22 0)  (730 304)  (730 304)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (732 304)  (732 304)  routing T_14_19.lft_op_3 <X> T_14_19.lc_trk_g0_3
 (27 0)  (735 304)  (735 304)  routing T_14_19.lc_trk_g3_0 <X> T_14_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 304)  (736 304)  routing T_14_19.lc_trk_g3_0 <X> T_14_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 304)  (737 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 304)  (740 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (743 304)  (743 304)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.input_2_0
 (40 0)  (748 304)  (748 304)  LC_0 Logic Functioning bit
 (41 0)  (749 304)  (749 304)  LC_0 Logic Functioning bit
 (42 0)  (750 304)  (750 304)  LC_0 Logic Functioning bit
 (43 0)  (751 304)  (751 304)  LC_0 Logic Functioning bit
 (44 0)  (752 304)  (752 304)  LC_0 Logic Functioning bit
 (15 1)  (723 305)  (723 305)  routing T_14_19.lft_op_0 <X> T_14_19.lc_trk_g0_0
 (17 1)  (725 305)  (725 305)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (31 1)  (739 305)  (739 305)  routing T_14_19.lc_trk_g0_3 <X> T_14_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (740 305)  (740 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (741 305)  (741 305)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.input_2_0
 (34 1)  (742 305)  (742 305)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.input_2_0
 (35 1)  (743 305)  (743 305)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.input_2_0
 (40 1)  (748 305)  (748 305)  LC_0 Logic Functioning bit
 (41 1)  (749 305)  (749 305)  LC_0 Logic Functioning bit
 (42 1)  (750 305)  (750 305)  LC_0 Logic Functioning bit
 (43 1)  (751 305)  (751 305)  LC_0 Logic Functioning bit
 (50 1)  (758 305)  (758 305)  Carry_In_Mux bit 

 (3 2)  (711 306)  (711 306)  routing T_14_19.sp12_v_t_23 <X> T_14_19.sp12_h_l_23
 (22 2)  (730 306)  (730 306)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (732 306)  (732 306)  routing T_14_19.bot_op_7 <X> T_14_19.lc_trk_g0_7
 (26 2)  (734 306)  (734 306)  routing T_14_19.lc_trk_g1_6 <X> T_14_19.wire_logic_cluster/lc_1/in_0
 (27 2)  (735 306)  (735 306)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 306)  (736 306)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 306)  (737 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 306)  (740 306)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (744 306)  (744 306)  LC_1 Logic Functioning bit
 (39 2)  (747 306)  (747 306)  LC_1 Logic Functioning bit
 (42 2)  (750 306)  (750 306)  LC_1 Logic Functioning bit
 (43 2)  (751 306)  (751 306)  LC_1 Logic Functioning bit
 (44 2)  (752 306)  (752 306)  LC_1 Logic Functioning bit
 (46 2)  (754 306)  (754 306)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (15 3)  (723 307)  (723 307)  routing T_14_19.bot_op_4 <X> T_14_19.lc_trk_g0_4
 (17 3)  (725 307)  (725 307)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (22 3)  (730 307)  (730 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (731 307)  (731 307)  routing T_14_19.sp4_v_b_22 <X> T_14_19.lc_trk_g0_6
 (24 3)  (732 307)  (732 307)  routing T_14_19.sp4_v_b_22 <X> T_14_19.lc_trk_g0_6
 (26 3)  (734 307)  (734 307)  routing T_14_19.lc_trk_g1_6 <X> T_14_19.wire_logic_cluster/lc_1/in_0
 (27 3)  (735 307)  (735 307)  routing T_14_19.lc_trk_g1_6 <X> T_14_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 307)  (737 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 307)  (738 307)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.wire_logic_cluster/lc_1/in_1
 (32 3)  (740 307)  (740 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (741 307)  (741 307)  routing T_14_19.lc_trk_g2_3 <X> T_14_19.input_2_1
 (35 3)  (743 307)  (743 307)  routing T_14_19.lc_trk_g2_3 <X> T_14_19.input_2_1
 (36 3)  (744 307)  (744 307)  LC_1 Logic Functioning bit
 (37 3)  (745 307)  (745 307)  LC_1 Logic Functioning bit
 (41 3)  (749 307)  (749 307)  LC_1 Logic Functioning bit
 (42 3)  (750 307)  (750 307)  LC_1 Logic Functioning bit
 (46 3)  (754 307)  (754 307)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (26 4)  (734 308)  (734 308)  routing T_14_19.lc_trk_g0_6 <X> T_14_19.wire_logic_cluster/lc_2/in_0
 (28 4)  (736 308)  (736 308)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 308)  (737 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 308)  (738 308)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.wire_logic_cluster/lc_2/in_1
 (32 4)  (740 308)  (740 308)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (35 4)  (743 308)  (743 308)  routing T_14_19.lc_trk_g3_5 <X> T_14_19.input_2_2
 (36 4)  (744 308)  (744 308)  LC_2 Logic Functioning bit
 (39 4)  (747 308)  (747 308)  LC_2 Logic Functioning bit
 (42 4)  (750 308)  (750 308)  LC_2 Logic Functioning bit
 (43 4)  (751 308)  (751 308)  LC_2 Logic Functioning bit
 (44 4)  (752 308)  (752 308)  LC_2 Logic Functioning bit
 (52 4)  (760 308)  (760 308)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (26 5)  (734 309)  (734 309)  routing T_14_19.lc_trk_g0_6 <X> T_14_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 309)  (737 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 309)  (738 309)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.wire_logic_cluster/lc_2/in_1
 (32 5)  (740 309)  (740 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (741 309)  (741 309)  routing T_14_19.lc_trk_g3_5 <X> T_14_19.input_2_2
 (34 5)  (742 309)  (742 309)  routing T_14_19.lc_trk_g3_5 <X> T_14_19.input_2_2
 (36 5)  (744 309)  (744 309)  LC_2 Logic Functioning bit
 (37 5)  (745 309)  (745 309)  LC_2 Logic Functioning bit
 (41 5)  (749 309)  (749 309)  LC_2 Logic Functioning bit
 (42 5)  (750 309)  (750 309)  LC_2 Logic Functioning bit
 (46 5)  (754 309)  (754 309)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (8 6)  (716 310)  (716 310)  routing T_14_19.sp4_h_r_8 <X> T_14_19.sp4_h_l_41
 (10 6)  (718 310)  (718 310)  routing T_14_19.sp4_h_r_8 <X> T_14_19.sp4_h_l_41
 (14 6)  (722 310)  (722 310)  routing T_14_19.wire_logic_cluster/lc_4/out <X> T_14_19.lc_trk_g1_4
 (15 6)  (723 310)  (723 310)  routing T_14_19.lft_op_5 <X> T_14_19.lc_trk_g1_5
 (17 6)  (725 310)  (725 310)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (726 310)  (726 310)  routing T_14_19.lft_op_5 <X> T_14_19.lc_trk_g1_5
 (21 6)  (729 310)  (729 310)  routing T_14_19.sp4_h_l_10 <X> T_14_19.lc_trk_g1_7
 (22 6)  (730 310)  (730 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (731 310)  (731 310)  routing T_14_19.sp4_h_l_10 <X> T_14_19.lc_trk_g1_7
 (24 6)  (732 310)  (732 310)  routing T_14_19.sp4_h_l_10 <X> T_14_19.lc_trk_g1_7
 (25 6)  (733 310)  (733 310)  routing T_14_19.sp4_v_b_6 <X> T_14_19.lc_trk_g1_6
 (26 6)  (734 310)  (734 310)  routing T_14_19.lc_trk_g1_4 <X> T_14_19.wire_logic_cluster/lc_3/in_0
 (27 6)  (735 310)  (735 310)  routing T_14_19.lc_trk_g1_5 <X> T_14_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 310)  (737 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 310)  (738 310)  routing T_14_19.lc_trk_g1_5 <X> T_14_19.wire_logic_cluster/lc_3/in_1
 (32 6)  (740 310)  (740 310)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (35 6)  (743 310)  (743 310)  routing T_14_19.lc_trk_g0_7 <X> T_14_19.input_2_3
 (37 6)  (745 310)  (745 310)  LC_3 Logic Functioning bit
 (40 6)  (748 310)  (748 310)  LC_3 Logic Functioning bit
 (44 6)  (752 310)  (752 310)  LC_3 Logic Functioning bit
 (17 7)  (725 311)  (725 311)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (21 7)  (729 311)  (729 311)  routing T_14_19.sp4_h_l_10 <X> T_14_19.lc_trk_g1_7
 (22 7)  (730 311)  (730 311)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_6 lc_trk_g1_6
 (23 7)  (731 311)  (731 311)  routing T_14_19.sp4_v_b_6 <X> T_14_19.lc_trk_g1_6
 (27 7)  (735 311)  (735 311)  routing T_14_19.lc_trk_g1_4 <X> T_14_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 311)  (737 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (32 7)  (740 311)  (740 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (743 311)  (743 311)  routing T_14_19.lc_trk_g0_7 <X> T_14_19.input_2_3
 (38 7)  (746 311)  (746 311)  LC_3 Logic Functioning bit
 (43 7)  (751 311)  (751 311)  LC_3 Logic Functioning bit
 (12 8)  (720 312)  (720 312)  routing T_14_19.sp4_v_b_2 <X> T_14_19.sp4_h_r_8
 (14 8)  (722 312)  (722 312)  routing T_14_19.sp4_h_l_21 <X> T_14_19.lc_trk_g2_0
 (21 8)  (729 312)  (729 312)  routing T_14_19.sp4_v_t_14 <X> T_14_19.lc_trk_g2_3
 (22 8)  (730 312)  (730 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (731 312)  (731 312)  routing T_14_19.sp4_v_t_14 <X> T_14_19.lc_trk_g2_3
 (27 8)  (735 312)  (735 312)  routing T_14_19.lc_trk_g3_2 <X> T_14_19.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 312)  (736 312)  routing T_14_19.lc_trk_g3_2 <X> T_14_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 312)  (737 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (740 312)  (740 312)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (743 312)  (743 312)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.input_2_4
 (36 8)  (744 312)  (744 312)  LC_4 Logic Functioning bit
 (39 8)  (747 312)  (747 312)  LC_4 Logic Functioning bit
 (41 8)  (749 312)  (749 312)  LC_4 Logic Functioning bit
 (42 8)  (750 312)  (750 312)  LC_4 Logic Functioning bit
 (44 8)  (752 312)  (752 312)  LC_4 Logic Functioning bit
 (3 9)  (711 313)  (711 313)  routing T_14_19.sp12_h_l_22 <X> T_14_19.sp12_v_b_1
 (11 9)  (719 313)  (719 313)  routing T_14_19.sp4_v_b_2 <X> T_14_19.sp4_h_r_8
 (13 9)  (721 313)  (721 313)  routing T_14_19.sp4_v_b_2 <X> T_14_19.sp4_h_r_8
 (15 9)  (723 313)  (723 313)  routing T_14_19.sp4_h_l_21 <X> T_14_19.lc_trk_g2_0
 (16 9)  (724 313)  (724 313)  routing T_14_19.sp4_h_l_21 <X> T_14_19.lc_trk_g2_0
 (17 9)  (725 313)  (725 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (30 9)  (738 313)  (738 313)  routing T_14_19.lc_trk_g3_2 <X> T_14_19.wire_logic_cluster/lc_4/in_1
 (32 9)  (740 313)  (740 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (742 313)  (742 313)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.input_2_4
 (35 9)  (743 313)  (743 313)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.input_2_4
 (36 9)  (744 313)  (744 313)  LC_4 Logic Functioning bit
 (39 9)  (747 313)  (747 313)  LC_4 Logic Functioning bit
 (41 9)  (749 313)  (749 313)  LC_4 Logic Functioning bit
 (42 9)  (750 313)  (750 313)  LC_4 Logic Functioning bit
 (5 10)  (713 314)  (713 314)  routing T_14_19.sp4_v_b_6 <X> T_14_19.sp4_h_l_43
 (21 10)  (729 314)  (729 314)  routing T_14_19.sp4_h_r_39 <X> T_14_19.lc_trk_g2_7
 (22 10)  (730 314)  (730 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (731 314)  (731 314)  routing T_14_19.sp4_h_r_39 <X> T_14_19.lc_trk_g2_7
 (24 10)  (732 314)  (732 314)  routing T_14_19.sp4_h_r_39 <X> T_14_19.lc_trk_g2_7
 (29 10)  (737 314)  (737 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (740 314)  (740 314)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (743 314)  (743 314)  routing T_14_19.lc_trk_g3_4 <X> T_14_19.input_2_5
 (36 10)  (744 314)  (744 314)  LC_5 Logic Functioning bit
 (39 10)  (747 314)  (747 314)  LC_5 Logic Functioning bit
 (41 10)  (749 314)  (749 314)  LC_5 Logic Functioning bit
 (42 10)  (750 314)  (750 314)  LC_5 Logic Functioning bit
 (44 10)  (752 314)  (752 314)  LC_5 Logic Functioning bit
 (32 11)  (740 315)  (740 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (741 315)  (741 315)  routing T_14_19.lc_trk_g3_4 <X> T_14_19.input_2_5
 (34 11)  (742 315)  (742 315)  routing T_14_19.lc_trk_g3_4 <X> T_14_19.input_2_5
 (36 11)  (744 315)  (744 315)  LC_5 Logic Functioning bit
 (39 11)  (747 315)  (747 315)  LC_5 Logic Functioning bit
 (41 11)  (749 315)  (749 315)  LC_5 Logic Functioning bit
 (42 11)  (750 315)  (750 315)  LC_5 Logic Functioning bit
 (14 12)  (722 316)  (722 316)  routing T_14_19.wire_logic_cluster/lc_0/out <X> T_14_19.lc_trk_g3_0
 (21 12)  (729 316)  (729 316)  routing T_14_19.bnl_op_3 <X> T_14_19.lc_trk_g3_3
 (22 12)  (730 316)  (730 316)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (25 12)  (733 316)  (733 316)  routing T_14_19.sp4_h_r_34 <X> T_14_19.lc_trk_g3_2
 (27 12)  (735 316)  (735 316)  routing T_14_19.lc_trk_g3_6 <X> T_14_19.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 316)  (736 316)  routing T_14_19.lc_trk_g3_6 <X> T_14_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 316)  (737 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 316)  (738 316)  routing T_14_19.lc_trk_g3_6 <X> T_14_19.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 316)  (740 316)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (743 316)  (743 316)  routing T_14_19.lc_trk_g0_4 <X> T_14_19.input_2_6
 (36 12)  (744 316)  (744 316)  LC_6 Logic Functioning bit
 (39 12)  (747 316)  (747 316)  LC_6 Logic Functioning bit
 (41 12)  (749 316)  (749 316)  LC_6 Logic Functioning bit
 (42 12)  (750 316)  (750 316)  LC_6 Logic Functioning bit
 (44 12)  (752 316)  (752 316)  LC_6 Logic Functioning bit
 (3 13)  (711 317)  (711 317)  routing T_14_19.sp12_h_l_22 <X> T_14_19.sp12_h_r_1
 (17 13)  (725 317)  (725 317)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (21 13)  (729 317)  (729 317)  routing T_14_19.bnl_op_3 <X> T_14_19.lc_trk_g3_3
 (22 13)  (730 317)  (730 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (731 317)  (731 317)  routing T_14_19.sp4_h_r_34 <X> T_14_19.lc_trk_g3_2
 (24 13)  (732 317)  (732 317)  routing T_14_19.sp4_h_r_34 <X> T_14_19.lc_trk_g3_2
 (30 13)  (738 317)  (738 317)  routing T_14_19.lc_trk_g3_6 <X> T_14_19.wire_logic_cluster/lc_6/in_1
 (32 13)  (740 317)  (740 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (36 13)  (744 317)  (744 317)  LC_6 Logic Functioning bit
 (39 13)  (747 317)  (747 317)  LC_6 Logic Functioning bit
 (41 13)  (749 317)  (749 317)  LC_6 Logic Functioning bit
 (42 13)  (750 317)  (750 317)  LC_6 Logic Functioning bit
 (5 14)  (713 318)  (713 318)  routing T_14_19.sp4_v_t_44 <X> T_14_19.sp4_h_l_44
 (8 14)  (716 318)  (716 318)  routing T_14_19.sp4_v_t_47 <X> T_14_19.sp4_h_l_47
 (9 14)  (717 318)  (717 318)  routing T_14_19.sp4_v_t_47 <X> T_14_19.sp4_h_l_47
 (14 14)  (722 318)  (722 318)  routing T_14_19.sp4_v_b_36 <X> T_14_19.lc_trk_g3_4
 (15 14)  (723 318)  (723 318)  routing T_14_19.sp4_v_t_32 <X> T_14_19.lc_trk_g3_5
 (16 14)  (724 318)  (724 318)  routing T_14_19.sp4_v_t_32 <X> T_14_19.lc_trk_g3_5
 (17 14)  (725 318)  (725 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (21 14)  (729 318)  (729 318)  routing T_14_19.sp4_v_t_18 <X> T_14_19.lc_trk_g3_7
 (22 14)  (730 318)  (730 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (731 318)  (731 318)  routing T_14_19.sp4_v_t_18 <X> T_14_19.lc_trk_g3_7
 (25 14)  (733 318)  (733 318)  routing T_14_19.bnl_op_6 <X> T_14_19.lc_trk_g3_6
 (28 14)  (736 318)  (736 318)  routing T_14_19.lc_trk_g2_0 <X> T_14_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 318)  (737 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (44 14)  (752 318)  (752 318)  LC_7 Logic Functioning bit
 (6 15)  (714 319)  (714 319)  routing T_14_19.sp4_v_t_44 <X> T_14_19.sp4_h_l_44
 (14 15)  (722 319)  (722 319)  routing T_14_19.sp4_v_b_36 <X> T_14_19.lc_trk_g3_4
 (16 15)  (724 319)  (724 319)  routing T_14_19.sp4_v_b_36 <X> T_14_19.lc_trk_g3_4
 (17 15)  (725 319)  (725 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (22 15)  (730 319)  (730 319)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (733 319)  (733 319)  routing T_14_19.bnl_op_6 <X> T_14_19.lc_trk_g3_6


LogicTile_15_19

 (8 0)  (770 304)  (770 304)  routing T_15_19.sp4_v_b_7 <X> T_15_19.sp4_h_r_1
 (9 0)  (771 304)  (771 304)  routing T_15_19.sp4_v_b_7 <X> T_15_19.sp4_h_r_1
 (10 0)  (772 304)  (772 304)  routing T_15_19.sp4_v_b_7 <X> T_15_19.sp4_h_r_1
 (22 0)  (784 304)  (784 304)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (786 304)  (786 304)  routing T_15_19.bot_op_3 <X> T_15_19.lc_trk_g0_3
 (27 0)  (789 304)  (789 304)  routing T_15_19.lc_trk_g1_4 <X> T_15_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 304)  (791 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 304)  (792 304)  routing T_15_19.lc_trk_g1_4 <X> T_15_19.wire_logic_cluster/lc_0/in_1
 (31 0)  (793 304)  (793 304)  routing T_15_19.lc_trk_g2_7 <X> T_15_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 304)  (794 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 304)  (795 304)  routing T_15_19.lc_trk_g2_7 <X> T_15_19.wire_logic_cluster/lc_0/in_3
 (35 0)  (797 304)  (797 304)  routing T_15_19.lc_trk_g0_4 <X> T_15_19.input_2_0
 (37 0)  (799 304)  (799 304)  LC_0 Logic Functioning bit
 (39 0)  (801 304)  (801 304)  LC_0 Logic Functioning bit
 (42 0)  (804 304)  (804 304)  LC_0 Logic Functioning bit
 (45 0)  (807 304)  (807 304)  LC_0 Logic Functioning bit
 (17 1)  (779 305)  (779 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (29 1)  (791 305)  (791 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (793 305)  (793 305)  routing T_15_19.lc_trk_g2_7 <X> T_15_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (794 305)  (794 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (36 1)  (798 305)  (798 305)  LC_0 Logic Functioning bit
 (38 1)  (800 305)  (800 305)  LC_0 Logic Functioning bit
 (41 1)  (803 305)  (803 305)  LC_0 Logic Functioning bit
 (43 1)  (805 305)  (805 305)  LC_0 Logic Functioning bit
 (48 1)  (810 305)  (810 305)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (53 1)  (815 305)  (815 305)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (762 306)  (762 306)  routing T_15_19.glb_netwk_6 <X> T_15_19.wire_logic_cluster/lc_7/clk
 (1 2)  (763 306)  (763 306)  routing T_15_19.glb_netwk_6 <X> T_15_19.wire_logic_cluster/lc_7/clk
 (2 2)  (764 306)  (764 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (776 306)  (776 306)  routing T_15_19.sp4_v_t_1 <X> T_15_19.lc_trk_g0_4
 (17 2)  (779 306)  (779 306)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (14 3)  (776 307)  (776 307)  routing T_15_19.sp4_v_t_1 <X> T_15_19.lc_trk_g0_4
 (16 3)  (778 307)  (778 307)  routing T_15_19.sp4_v_t_1 <X> T_15_19.lc_trk_g0_4
 (17 3)  (779 307)  (779 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (26 4)  (788 308)  (788 308)  routing T_15_19.lc_trk_g1_5 <X> T_15_19.wire_logic_cluster/lc_2/in_0
 (27 4)  (789 308)  (789 308)  routing T_15_19.lc_trk_g1_6 <X> T_15_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 308)  (791 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 308)  (792 308)  routing T_15_19.lc_trk_g1_6 <X> T_15_19.wire_logic_cluster/lc_2/in_1
 (32 4)  (794 308)  (794 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 308)  (795 308)  routing T_15_19.lc_trk_g3_0 <X> T_15_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 308)  (796 308)  routing T_15_19.lc_trk_g3_0 <X> T_15_19.wire_logic_cluster/lc_2/in_3
 (40 4)  (802 308)  (802 308)  LC_2 Logic Functioning bit
 (22 5)  (784 309)  (784 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (787 309)  (787 309)  routing T_15_19.sp4_r_v_b_26 <X> T_15_19.lc_trk_g1_2
 (27 5)  (789 309)  (789 309)  routing T_15_19.lc_trk_g1_5 <X> T_15_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 309)  (791 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 309)  (792 309)  routing T_15_19.lc_trk_g1_6 <X> T_15_19.wire_logic_cluster/lc_2/in_1
 (32 5)  (794 309)  (794 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (795 309)  (795 309)  routing T_15_19.lc_trk_g2_2 <X> T_15_19.input_2_2
 (35 5)  (797 309)  (797 309)  routing T_15_19.lc_trk_g2_2 <X> T_15_19.input_2_2
 (53 5)  (815 309)  (815 309)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (10 6)  (772 310)  (772 310)  routing T_15_19.sp4_v_b_11 <X> T_15_19.sp4_h_l_41
 (14 6)  (776 310)  (776 310)  routing T_15_19.wire_logic_cluster/lc_4/out <X> T_15_19.lc_trk_g1_4
 (16 6)  (778 310)  (778 310)  routing T_15_19.sp4_v_b_13 <X> T_15_19.lc_trk_g1_5
 (17 6)  (779 310)  (779 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (780 310)  (780 310)  routing T_15_19.sp4_v_b_13 <X> T_15_19.lc_trk_g1_5
 (25 6)  (787 310)  (787 310)  routing T_15_19.sp4_v_t_3 <X> T_15_19.lc_trk_g1_6
 (29 6)  (791 310)  (791 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 310)  (794 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 310)  (795 310)  routing T_15_19.lc_trk_g3_3 <X> T_15_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (796 310)  (796 310)  routing T_15_19.lc_trk_g3_3 <X> T_15_19.wire_logic_cluster/lc_3/in_3
 (39 6)  (801 310)  (801 310)  LC_3 Logic Functioning bit
 (45 6)  (807 310)  (807 310)  LC_3 Logic Functioning bit
 (17 7)  (779 311)  (779 311)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (780 311)  (780 311)  routing T_15_19.sp4_v_b_13 <X> T_15_19.lc_trk_g1_5
 (22 7)  (784 311)  (784 311)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (785 311)  (785 311)  routing T_15_19.sp4_v_t_3 <X> T_15_19.lc_trk_g1_6
 (25 7)  (787 311)  (787 311)  routing T_15_19.sp4_v_t_3 <X> T_15_19.lc_trk_g1_6
 (27 7)  (789 311)  (789 311)  routing T_15_19.lc_trk_g3_0 <X> T_15_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (790 311)  (790 311)  routing T_15_19.lc_trk_g3_0 <X> T_15_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 311)  (791 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (793 311)  (793 311)  routing T_15_19.lc_trk_g3_3 <X> T_15_19.wire_logic_cluster/lc_3/in_3
 (32 7)  (794 311)  (794 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (796 311)  (796 311)  routing T_15_19.lc_trk_g1_2 <X> T_15_19.input_2_3
 (35 7)  (797 311)  (797 311)  routing T_15_19.lc_trk_g1_2 <X> T_15_19.input_2_3
 (37 7)  (799 311)  (799 311)  LC_3 Logic Functioning bit
 (39 7)  (801 311)  (801 311)  LC_3 Logic Functioning bit
 (40 7)  (802 311)  (802 311)  LC_3 Logic Functioning bit
 (42 7)  (804 311)  (804 311)  LC_3 Logic Functioning bit
 (0 8)  (762 312)  (762 312)  routing T_15_19.glb_netwk_2 <X> T_15_19.glb2local_1
 (1 8)  (763 312)  (763 312)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_2 glb2local_1
 (14 8)  (776 312)  (776 312)  routing T_15_19.wire_logic_cluster/lc_0/out <X> T_15_19.lc_trk_g2_0
 (15 8)  (777 312)  (777 312)  routing T_15_19.sp4_h_r_33 <X> T_15_19.lc_trk_g2_1
 (16 8)  (778 312)  (778 312)  routing T_15_19.sp4_h_r_33 <X> T_15_19.lc_trk_g2_1
 (17 8)  (779 312)  (779 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (780 312)  (780 312)  routing T_15_19.sp4_h_r_33 <X> T_15_19.lc_trk_g2_1
 (29 8)  (791 312)  (791 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (793 312)  (793 312)  routing T_15_19.lc_trk_g3_4 <X> T_15_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 312)  (794 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 312)  (795 312)  routing T_15_19.lc_trk_g3_4 <X> T_15_19.wire_logic_cluster/lc_4/in_3
 (34 8)  (796 312)  (796 312)  routing T_15_19.lc_trk_g3_4 <X> T_15_19.wire_logic_cluster/lc_4/in_3
 (41 8)  (803 312)  (803 312)  LC_4 Logic Functioning bit
 (43 8)  (805 312)  (805 312)  LC_4 Logic Functioning bit
 (17 9)  (779 313)  (779 313)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (22 9)  (784 313)  (784 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (785 313)  (785 313)  routing T_15_19.sp4_h_l_15 <X> T_15_19.lc_trk_g2_2
 (24 9)  (786 313)  (786 313)  routing T_15_19.sp4_h_l_15 <X> T_15_19.lc_trk_g2_2
 (25 9)  (787 313)  (787 313)  routing T_15_19.sp4_h_l_15 <X> T_15_19.lc_trk_g2_2
 (30 9)  (792 313)  (792 313)  routing T_15_19.lc_trk_g0_3 <X> T_15_19.wire_logic_cluster/lc_4/in_1
 (41 9)  (803 313)  (803 313)  LC_4 Logic Functioning bit
 (43 9)  (805 313)  (805 313)  LC_4 Logic Functioning bit
 (6 10)  (768 314)  (768 314)  routing T_15_19.sp4_h_l_36 <X> T_15_19.sp4_v_t_43
 (11 10)  (773 314)  (773 314)  routing T_15_19.sp4_h_r_2 <X> T_15_19.sp4_v_t_45
 (13 10)  (775 314)  (775 314)  routing T_15_19.sp4_h_r_2 <X> T_15_19.sp4_v_t_45
 (21 10)  (783 314)  (783 314)  routing T_15_19.wire_logic_cluster/lc_7/out <X> T_15_19.lc_trk_g2_7
 (22 10)  (784 314)  (784 314)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (12 11)  (774 315)  (774 315)  routing T_15_19.sp4_h_r_2 <X> T_15_19.sp4_v_t_45
 (22 11)  (784 315)  (784 315)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_t_21 lc_trk_g2_6
 (23 11)  (785 315)  (785 315)  routing T_15_19.sp12_v_t_21 <X> T_15_19.lc_trk_g2_6
 (25 11)  (787 315)  (787 315)  routing T_15_19.sp12_v_t_21 <X> T_15_19.lc_trk_g2_6
 (14 12)  (776 316)  (776 316)  routing T_15_19.rgt_op_0 <X> T_15_19.lc_trk_g3_0
 (15 12)  (777 316)  (777 316)  routing T_15_19.sp4_v_t_28 <X> T_15_19.lc_trk_g3_1
 (16 12)  (778 316)  (778 316)  routing T_15_19.sp4_v_t_28 <X> T_15_19.lc_trk_g3_1
 (17 12)  (779 316)  (779 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (22 12)  (784 316)  (784 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (28 12)  (790 316)  (790 316)  routing T_15_19.lc_trk_g2_1 <X> T_15_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 316)  (791 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (793 316)  (793 316)  routing T_15_19.lc_trk_g0_5 <X> T_15_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 316)  (794 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (15 13)  (777 317)  (777 317)  routing T_15_19.rgt_op_0 <X> T_15_19.lc_trk_g3_0
 (17 13)  (779 317)  (779 317)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (28 13)  (790 317)  (790 317)  routing T_15_19.lc_trk_g2_0 <X> T_15_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 317)  (791 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (32 13)  (794 317)  (794 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (795 317)  (795 317)  routing T_15_19.lc_trk_g3_1 <X> T_15_19.input_2_6
 (34 13)  (796 317)  (796 317)  routing T_15_19.lc_trk_g3_1 <X> T_15_19.input_2_6
 (40 13)  (802 317)  (802 317)  LC_6 Logic Functioning bit
 (41 13)  (803 317)  (803 317)  LC_6 Logic Functioning bit
 (42 13)  (804 317)  (804 317)  LC_6 Logic Functioning bit
 (51 13)  (813 317)  (813 317)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (14 14)  (776 318)  (776 318)  routing T_15_19.sp4_h_r_36 <X> T_15_19.lc_trk_g3_4
 (22 14)  (784 318)  (784 318)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (786 318)  (786 318)  routing T_15_19.tnr_op_7 <X> T_15_19.lc_trk_g3_7
 (27 14)  (789 318)  (789 318)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_7/in_1
 (28 14)  (790 318)  (790 318)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 318)  (791 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 318)  (792 318)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_7/in_1
 (31 14)  (793 318)  (793 318)  routing T_15_19.lc_trk_g2_6 <X> T_15_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 318)  (794 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 318)  (795 318)  routing T_15_19.lc_trk_g2_6 <X> T_15_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (798 318)  (798 318)  LC_7 Logic Functioning bit
 (38 14)  (800 318)  (800 318)  LC_7 Logic Functioning bit
 (48 14)  (810 318)  (810 318)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (15 15)  (777 319)  (777 319)  routing T_15_19.sp4_h_r_36 <X> T_15_19.lc_trk_g3_4
 (16 15)  (778 319)  (778 319)  routing T_15_19.sp4_h_r_36 <X> T_15_19.lc_trk_g3_4
 (17 15)  (779 319)  (779 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (30 15)  (792 319)  (792 319)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_7/in_1
 (31 15)  (793 319)  (793 319)  routing T_15_19.lc_trk_g2_6 <X> T_15_19.wire_logic_cluster/lc_7/in_3
 (36 15)  (798 319)  (798 319)  LC_7 Logic Functioning bit
 (38 15)  (800 319)  (800 319)  LC_7 Logic Functioning bit


LogicTile_16_19

 (14 0)  (830 304)  (830 304)  routing T_16_19.wire_logic_cluster/lc_0/out <X> T_16_19.lc_trk_g0_0
 (21 0)  (837 304)  (837 304)  routing T_16_19.lft_op_3 <X> T_16_19.lc_trk_g0_3
 (22 0)  (838 304)  (838 304)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (840 304)  (840 304)  routing T_16_19.lft_op_3 <X> T_16_19.lc_trk_g0_3
 (27 0)  (843 304)  (843 304)  routing T_16_19.lc_trk_g1_6 <X> T_16_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 304)  (845 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 304)  (846 304)  routing T_16_19.lc_trk_g1_6 <X> T_16_19.wire_logic_cluster/lc_0/in_1
 (31 0)  (847 304)  (847 304)  routing T_16_19.lc_trk_g0_7 <X> T_16_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 304)  (848 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (45 0)  (861 304)  (861 304)  LC_0 Logic Functioning bit
 (52 0)  (868 304)  (868 304)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (17 1)  (833 305)  (833 305)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (838 305)  (838 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (839 305)  (839 305)  routing T_16_19.sp4_v_b_18 <X> T_16_19.lc_trk_g0_2
 (24 1)  (840 305)  (840 305)  routing T_16_19.sp4_v_b_18 <X> T_16_19.lc_trk_g0_2
 (26 1)  (842 305)  (842 305)  routing T_16_19.lc_trk_g1_3 <X> T_16_19.wire_logic_cluster/lc_0/in_0
 (27 1)  (843 305)  (843 305)  routing T_16_19.lc_trk_g1_3 <X> T_16_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 305)  (845 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 305)  (846 305)  routing T_16_19.lc_trk_g1_6 <X> T_16_19.wire_logic_cluster/lc_0/in_1
 (31 1)  (847 305)  (847 305)  routing T_16_19.lc_trk_g0_7 <X> T_16_19.wire_logic_cluster/lc_0/in_3
 (40 1)  (856 305)  (856 305)  LC_0 Logic Functioning bit
 (42 1)  (858 305)  (858 305)  LC_0 Logic Functioning bit
 (0 2)  (816 306)  (816 306)  routing T_16_19.glb_netwk_6 <X> T_16_19.wire_logic_cluster/lc_7/clk
 (1 2)  (817 306)  (817 306)  routing T_16_19.glb_netwk_6 <X> T_16_19.wire_logic_cluster/lc_7/clk
 (2 2)  (818 306)  (818 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (838 306)  (838 306)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (8 3)  (824 307)  (824 307)  routing T_16_19.sp4_h_l_36 <X> T_16_19.sp4_v_t_36
 (21 4)  (837 308)  (837 308)  routing T_16_19.lft_op_3 <X> T_16_19.lc_trk_g1_3
 (22 4)  (838 308)  (838 308)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (840 308)  (840 308)  routing T_16_19.lft_op_3 <X> T_16_19.lc_trk_g1_3
 (26 4)  (842 308)  (842 308)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_2/in_0
 (27 4)  (843 308)  (843 308)  routing T_16_19.lc_trk_g3_0 <X> T_16_19.wire_logic_cluster/lc_2/in_1
 (28 4)  (844 308)  (844 308)  routing T_16_19.lc_trk_g3_0 <X> T_16_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 308)  (845 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 308)  (848 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (40 4)  (856 308)  (856 308)  LC_2 Logic Functioning bit
 (46 4)  (862 308)  (862 308)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (51 4)  (867 308)  (867 308)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (26 5)  (842 309)  (842 309)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_2/in_0
 (27 5)  (843 309)  (843 309)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 309)  (844 309)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 309)  (845 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (847 309)  (847 309)  routing T_16_19.lc_trk_g0_3 <X> T_16_19.wire_logic_cluster/lc_2/in_3
 (32 5)  (848 309)  (848 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (26 6)  (842 310)  (842 310)  routing T_16_19.lc_trk_g2_7 <X> T_16_19.wire_logic_cluster/lc_3/in_0
 (27 6)  (843 310)  (843 310)  routing T_16_19.lc_trk_g3_5 <X> T_16_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (844 310)  (844 310)  routing T_16_19.lc_trk_g3_5 <X> T_16_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 310)  (845 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 310)  (846 310)  routing T_16_19.lc_trk_g3_5 <X> T_16_19.wire_logic_cluster/lc_3/in_1
 (32 6)  (848 310)  (848 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 310)  (849 310)  routing T_16_19.lc_trk_g3_1 <X> T_16_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (850 310)  (850 310)  routing T_16_19.lc_trk_g3_1 <X> T_16_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 310)  (852 310)  LC_3 Logic Functioning bit
 (37 6)  (853 310)  (853 310)  LC_3 Logic Functioning bit
 (50 6)  (866 310)  (866 310)  Cascade bit: LH_LC03_inmux02_5

 (51 6)  (867 310)  (867 310)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (22 7)  (838 311)  (838 311)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (839 311)  (839 311)  routing T_16_19.sp4_v_b_22 <X> T_16_19.lc_trk_g1_6
 (24 7)  (840 311)  (840 311)  routing T_16_19.sp4_v_b_22 <X> T_16_19.lc_trk_g1_6
 (26 7)  (842 311)  (842 311)  routing T_16_19.lc_trk_g2_7 <X> T_16_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 311)  (844 311)  routing T_16_19.lc_trk_g2_7 <X> T_16_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 311)  (845 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (36 7)  (852 311)  (852 311)  LC_3 Logic Functioning bit
 (37 7)  (853 311)  (853 311)  LC_3 Logic Functioning bit
 (38 7)  (854 311)  (854 311)  LC_3 Logic Functioning bit
 (41 7)  (857 311)  (857 311)  LC_3 Logic Functioning bit
 (15 8)  (831 312)  (831 312)  routing T_16_19.sp4_v_t_28 <X> T_16_19.lc_trk_g2_1
 (16 8)  (832 312)  (832 312)  routing T_16_19.sp4_v_t_28 <X> T_16_19.lc_trk_g2_1
 (17 8)  (833 312)  (833 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (22 8)  (838 312)  (838 312)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (839 312)  (839 312)  routing T_16_19.sp12_v_b_19 <X> T_16_19.lc_trk_g2_3
 (21 9)  (837 313)  (837 313)  routing T_16_19.sp12_v_b_19 <X> T_16_19.lc_trk_g2_3
 (4 10)  (820 314)  (820 314)  routing T_16_19.sp4_v_b_10 <X> T_16_19.sp4_v_t_43
 (6 10)  (822 314)  (822 314)  routing T_16_19.sp4_v_b_10 <X> T_16_19.sp4_v_t_43
 (21 10)  (837 314)  (837 314)  routing T_16_19.sp4_v_t_26 <X> T_16_19.lc_trk_g2_7
 (22 10)  (838 314)  (838 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (839 314)  (839 314)  routing T_16_19.sp4_v_t_26 <X> T_16_19.lc_trk_g2_7
 (25 10)  (841 314)  (841 314)  routing T_16_19.wire_logic_cluster/lc_6/out <X> T_16_19.lc_trk_g2_6
 (12 11)  (828 315)  (828 315)  routing T_16_19.sp4_h_l_45 <X> T_16_19.sp4_v_t_45
 (21 11)  (837 315)  (837 315)  routing T_16_19.sp4_v_t_26 <X> T_16_19.lc_trk_g2_7
 (22 11)  (838 315)  (838 315)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (0 12)  (816 316)  (816 316)  routing T_16_19.glb_netwk_2 <X> T_16_19.glb2local_3
 (1 12)  (817 316)  (817 316)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_2 glb2local_3
 (12 12)  (828 316)  (828 316)  routing T_16_19.sp4_v_t_46 <X> T_16_19.sp4_h_r_11
 (14 12)  (830 316)  (830 316)  routing T_16_19.sp4_h_l_21 <X> T_16_19.lc_trk_g3_0
 (15 12)  (831 316)  (831 316)  routing T_16_19.sp4_h_r_25 <X> T_16_19.lc_trk_g3_1
 (16 12)  (832 316)  (832 316)  routing T_16_19.sp4_h_r_25 <X> T_16_19.lc_trk_g3_1
 (17 12)  (833 316)  (833 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (26 12)  (842 316)  (842 316)  routing T_16_19.lc_trk_g2_6 <X> T_16_19.wire_logic_cluster/lc_6/in_0
 (28 12)  (844 316)  (844 316)  routing T_16_19.lc_trk_g2_1 <X> T_16_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 316)  (845 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (848 316)  (848 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 316)  (849 316)  routing T_16_19.lc_trk_g2_3 <X> T_16_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 316)  (852 316)  LC_6 Logic Functioning bit
 (41 12)  (857 316)  (857 316)  LC_6 Logic Functioning bit
 (43 12)  (859 316)  (859 316)  LC_6 Logic Functioning bit
 (45 12)  (861 316)  (861 316)  LC_6 Logic Functioning bit
 (51 12)  (867 316)  (867 316)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (52 12)  (868 316)  (868 316)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (15 13)  (831 317)  (831 317)  routing T_16_19.sp4_h_l_21 <X> T_16_19.lc_trk_g3_0
 (16 13)  (832 317)  (832 317)  routing T_16_19.sp4_h_l_21 <X> T_16_19.lc_trk_g3_0
 (17 13)  (833 317)  (833 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (18 13)  (834 317)  (834 317)  routing T_16_19.sp4_h_r_25 <X> T_16_19.lc_trk_g3_1
 (26 13)  (842 317)  (842 317)  routing T_16_19.lc_trk_g2_6 <X> T_16_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 317)  (844 317)  routing T_16_19.lc_trk_g2_6 <X> T_16_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 317)  (845 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (847 317)  (847 317)  routing T_16_19.lc_trk_g2_3 <X> T_16_19.wire_logic_cluster/lc_6/in_3
 (32 13)  (848 317)  (848 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (851 317)  (851 317)  routing T_16_19.lc_trk_g0_2 <X> T_16_19.input_2_6
 (38 13)  (854 317)  (854 317)  LC_6 Logic Functioning bit
 (15 14)  (831 318)  (831 318)  routing T_16_19.sp4_v_t_32 <X> T_16_19.lc_trk_g3_5
 (16 14)  (832 318)  (832 318)  routing T_16_19.sp4_v_t_32 <X> T_16_19.lc_trk_g3_5
 (17 14)  (833 318)  (833 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (21 14)  (837 318)  (837 318)  routing T_16_19.sp4_h_r_39 <X> T_16_19.lc_trk_g3_7
 (22 14)  (838 318)  (838 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (839 318)  (839 318)  routing T_16_19.sp4_h_r_39 <X> T_16_19.lc_trk_g3_7
 (24 14)  (840 318)  (840 318)  routing T_16_19.sp4_h_r_39 <X> T_16_19.lc_trk_g3_7


LogicTile_17_19

 (15 0)  (889 304)  (889 304)  routing T_17_19.sp4_h_r_9 <X> T_17_19.lc_trk_g0_1
 (16 0)  (890 304)  (890 304)  routing T_17_19.sp4_h_r_9 <X> T_17_19.lc_trk_g0_1
 (17 0)  (891 304)  (891 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (892 304)  (892 304)  routing T_17_19.sp4_h_r_9 <X> T_17_19.lc_trk_g0_1
 (25 0)  (899 304)  (899 304)  routing T_17_19.sp4_h_r_10 <X> T_17_19.lc_trk_g0_2
 (29 0)  (903 304)  (903 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (906 304)  (906 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 304)  (907 304)  routing T_17_19.lc_trk_g2_1 <X> T_17_19.wire_logic_cluster/lc_0/in_3
 (35 0)  (909 304)  (909 304)  routing T_17_19.lc_trk_g3_5 <X> T_17_19.input_2_0
 (40 0)  (914 304)  (914 304)  LC_0 Logic Functioning bit
 (9 1)  (883 305)  (883 305)  routing T_17_19.sp4_v_t_36 <X> T_17_19.sp4_v_b_1
 (22 1)  (896 305)  (896 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (897 305)  (897 305)  routing T_17_19.sp4_h_r_10 <X> T_17_19.lc_trk_g0_2
 (24 1)  (898 305)  (898 305)  routing T_17_19.sp4_h_r_10 <X> T_17_19.lc_trk_g0_2
 (27 1)  (901 305)  (901 305)  routing T_17_19.lc_trk_g1_1 <X> T_17_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 305)  (903 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (32 1)  (906 305)  (906 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (907 305)  (907 305)  routing T_17_19.lc_trk_g3_5 <X> T_17_19.input_2_0
 (34 1)  (908 305)  (908 305)  routing T_17_19.lc_trk_g3_5 <X> T_17_19.input_2_0
 (40 1)  (914 305)  (914 305)  LC_0 Logic Functioning bit
 (42 1)  (916 305)  (916 305)  LC_0 Logic Functioning bit
 (15 2)  (889 306)  (889 306)  routing T_17_19.sp4_h_r_5 <X> T_17_19.lc_trk_g0_5
 (16 2)  (890 306)  (890 306)  routing T_17_19.sp4_h_r_5 <X> T_17_19.lc_trk_g0_5
 (17 2)  (891 306)  (891 306)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (26 2)  (900 306)  (900 306)  routing T_17_19.lc_trk_g2_5 <X> T_17_19.wire_logic_cluster/lc_1/in_0
 (27 2)  (901 306)  (901 306)  routing T_17_19.lc_trk_g1_3 <X> T_17_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 306)  (903 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (906 306)  (906 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (38 2)  (912 306)  (912 306)  LC_1 Logic Functioning bit
 (39 2)  (913 306)  (913 306)  LC_1 Logic Functioning bit
 (42 2)  (916 306)  (916 306)  LC_1 Logic Functioning bit
 (43 2)  (917 306)  (917 306)  LC_1 Logic Functioning bit
 (50 2)  (924 306)  (924 306)  Cascade bit: LH_LC01_inmux02_5

 (18 3)  (892 307)  (892 307)  routing T_17_19.sp4_h_r_5 <X> T_17_19.lc_trk_g0_5
 (28 3)  (902 307)  (902 307)  routing T_17_19.lc_trk_g2_5 <X> T_17_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 307)  (903 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (904 307)  (904 307)  routing T_17_19.lc_trk_g1_3 <X> T_17_19.wire_logic_cluster/lc_1/in_1
 (31 3)  (905 307)  (905 307)  routing T_17_19.lc_trk_g0_2 <X> T_17_19.wire_logic_cluster/lc_1/in_3
 (36 3)  (910 307)  (910 307)  LC_1 Logic Functioning bit
 (37 3)  (911 307)  (911 307)  LC_1 Logic Functioning bit
 (40 3)  (914 307)  (914 307)  LC_1 Logic Functioning bit
 (41 3)  (915 307)  (915 307)  LC_1 Logic Functioning bit
 (15 4)  (889 308)  (889 308)  routing T_17_19.sp4_h_r_1 <X> T_17_19.lc_trk_g1_1
 (16 4)  (890 308)  (890 308)  routing T_17_19.sp4_h_r_1 <X> T_17_19.lc_trk_g1_1
 (17 4)  (891 308)  (891 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (21 4)  (895 308)  (895 308)  routing T_17_19.sp12_h_r_3 <X> T_17_19.lc_trk_g1_3
 (22 4)  (896 308)  (896 308)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (898 308)  (898 308)  routing T_17_19.sp12_h_r_3 <X> T_17_19.lc_trk_g1_3
 (12 5)  (886 309)  (886 309)  routing T_17_19.sp4_h_r_5 <X> T_17_19.sp4_v_b_5
 (18 5)  (892 309)  (892 309)  routing T_17_19.sp4_h_r_1 <X> T_17_19.lc_trk_g1_1
 (21 5)  (895 309)  (895 309)  routing T_17_19.sp12_h_r_3 <X> T_17_19.lc_trk_g1_3
 (13 6)  (887 310)  (887 310)  routing T_17_19.sp4_h_r_5 <X> T_17_19.sp4_v_t_40
 (12 7)  (886 311)  (886 311)  routing T_17_19.sp4_h_r_5 <X> T_17_19.sp4_v_t_40
 (14 7)  (888 311)  (888 311)  routing T_17_19.top_op_4 <X> T_17_19.lc_trk_g1_4
 (15 7)  (889 311)  (889 311)  routing T_17_19.top_op_4 <X> T_17_19.lc_trk_g1_4
 (17 7)  (891 311)  (891 311)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (11 8)  (885 312)  (885 312)  routing T_17_19.sp4_v_t_37 <X> T_17_19.sp4_v_b_8
 (13 8)  (887 312)  (887 312)  routing T_17_19.sp4_v_t_37 <X> T_17_19.sp4_v_b_8
 (15 8)  (889 312)  (889 312)  routing T_17_19.tnr_op_1 <X> T_17_19.lc_trk_g2_1
 (17 8)  (891 312)  (891 312)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (25 8)  (899 312)  (899 312)  routing T_17_19.rgt_op_2 <X> T_17_19.lc_trk_g2_2
 (27 8)  (901 312)  (901 312)  routing T_17_19.lc_trk_g3_4 <X> T_17_19.wire_logic_cluster/lc_4/in_1
 (28 8)  (902 312)  (902 312)  routing T_17_19.lc_trk_g3_4 <X> T_17_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 312)  (903 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 312)  (904 312)  routing T_17_19.lc_trk_g3_4 <X> T_17_19.wire_logic_cluster/lc_4/in_1
 (32 8)  (906 312)  (906 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 312)  (907 312)  routing T_17_19.lc_trk_g3_2 <X> T_17_19.wire_logic_cluster/lc_4/in_3
 (34 8)  (908 312)  (908 312)  routing T_17_19.lc_trk_g3_2 <X> T_17_19.wire_logic_cluster/lc_4/in_3
 (37 8)  (911 312)  (911 312)  LC_4 Logic Functioning bit
 (39 8)  (913 312)  (913 312)  LC_4 Logic Functioning bit
 (41 8)  (915 312)  (915 312)  LC_4 Logic Functioning bit
 (43 8)  (917 312)  (917 312)  LC_4 Logic Functioning bit
 (14 9)  (888 313)  (888 313)  routing T_17_19.sp4_r_v_b_32 <X> T_17_19.lc_trk_g2_0
 (17 9)  (891 313)  (891 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (22 9)  (896 313)  (896 313)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (898 313)  (898 313)  routing T_17_19.rgt_op_2 <X> T_17_19.lc_trk_g2_2
 (31 9)  (905 313)  (905 313)  routing T_17_19.lc_trk_g3_2 <X> T_17_19.wire_logic_cluster/lc_4/in_3
 (37 9)  (911 313)  (911 313)  LC_4 Logic Functioning bit
 (39 9)  (913 313)  (913 313)  LC_4 Logic Functioning bit
 (41 9)  (915 313)  (915 313)  LC_4 Logic Functioning bit
 (43 9)  (917 313)  (917 313)  LC_4 Logic Functioning bit
 (51 9)  (925 313)  (925 313)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (17 10)  (891 314)  (891 314)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (892 314)  (892 314)  routing T_17_19.wire_logic_cluster/lc_5/out <X> T_17_19.lc_trk_g2_5
 (26 10)  (900 314)  (900 314)  routing T_17_19.lc_trk_g3_4 <X> T_17_19.wire_logic_cluster/lc_5/in_0
 (27 10)  (901 314)  (901 314)  routing T_17_19.lc_trk_g3_1 <X> T_17_19.wire_logic_cluster/lc_5/in_1
 (28 10)  (902 314)  (902 314)  routing T_17_19.lc_trk_g3_1 <X> T_17_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 314)  (903 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (906 314)  (906 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 314)  (907 314)  routing T_17_19.lc_trk_g2_2 <X> T_17_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (910 314)  (910 314)  LC_5 Logic Functioning bit
 (37 10)  (911 314)  (911 314)  LC_5 Logic Functioning bit
 (38 10)  (912 314)  (912 314)  LC_5 Logic Functioning bit
 (39 10)  (913 314)  (913 314)  LC_5 Logic Functioning bit
 (27 11)  (901 315)  (901 315)  routing T_17_19.lc_trk_g3_4 <X> T_17_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (902 315)  (902 315)  routing T_17_19.lc_trk_g3_4 <X> T_17_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 315)  (903 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (905 315)  (905 315)  routing T_17_19.lc_trk_g2_2 <X> T_17_19.wire_logic_cluster/lc_5/in_3
 (40 11)  (914 315)  (914 315)  LC_5 Logic Functioning bit
 (41 11)  (915 315)  (915 315)  LC_5 Logic Functioning bit
 (42 11)  (916 315)  (916 315)  LC_5 Logic Functioning bit
 (43 11)  (917 315)  (917 315)  LC_5 Logic Functioning bit
 (11 12)  (885 316)  (885 316)  routing T_17_19.sp4_h_l_40 <X> T_17_19.sp4_v_b_11
 (13 12)  (887 316)  (887 316)  routing T_17_19.sp4_h_l_40 <X> T_17_19.sp4_v_b_11
 (15 12)  (889 316)  (889 316)  routing T_17_19.rgt_op_1 <X> T_17_19.lc_trk_g3_1
 (17 12)  (891 316)  (891 316)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (892 316)  (892 316)  routing T_17_19.rgt_op_1 <X> T_17_19.lc_trk_g3_1
 (12 13)  (886 317)  (886 317)  routing T_17_19.sp4_h_l_40 <X> T_17_19.sp4_v_b_11
 (22 13)  (896 317)  (896 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (899 317)  (899 317)  routing T_17_19.sp4_r_v_b_42 <X> T_17_19.lc_trk_g3_2
 (4 14)  (878 318)  (878 318)  routing T_17_19.sp4_v_b_9 <X> T_17_19.sp4_v_t_44
 (17 14)  (891 318)  (891 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (22 14)  (896 318)  (896 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (897 318)  (897 318)  routing T_17_19.sp4_v_b_47 <X> T_17_19.lc_trk_g3_7
 (24 14)  (898 318)  (898 318)  routing T_17_19.sp4_v_b_47 <X> T_17_19.lc_trk_g3_7
 (26 14)  (900 318)  (900 318)  routing T_17_19.lc_trk_g0_5 <X> T_17_19.wire_logic_cluster/lc_7/in_0
 (27 14)  (901 318)  (901 318)  routing T_17_19.lc_trk_g3_7 <X> T_17_19.wire_logic_cluster/lc_7/in_1
 (28 14)  (902 318)  (902 318)  routing T_17_19.lc_trk_g3_7 <X> T_17_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 318)  (903 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 318)  (904 318)  routing T_17_19.lc_trk_g3_7 <X> T_17_19.wire_logic_cluster/lc_7/in_1
 (32 14)  (906 318)  (906 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 318)  (907 318)  routing T_17_19.lc_trk_g2_0 <X> T_17_19.wire_logic_cluster/lc_7/in_3
 (35 14)  (909 318)  (909 318)  routing T_17_19.lc_trk_g1_4 <X> T_17_19.input_2_7
 (39 14)  (913 318)  (913 318)  LC_7 Logic Functioning bit
 (52 14)  (926 318)  (926 318)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (9 15)  (883 319)  (883 319)  routing T_17_19.sp4_v_b_10 <X> T_17_19.sp4_v_t_47
 (14 15)  (888 319)  (888 319)  routing T_17_19.sp4_r_v_b_44 <X> T_17_19.lc_trk_g3_4
 (17 15)  (891 319)  (891 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (18 15)  (892 319)  (892 319)  routing T_17_19.sp4_r_v_b_45 <X> T_17_19.lc_trk_g3_5
 (29 15)  (903 319)  (903 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (904 319)  (904 319)  routing T_17_19.lc_trk_g3_7 <X> T_17_19.wire_logic_cluster/lc_7/in_1
 (32 15)  (906 319)  (906 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_4 input_2_7
 (34 15)  (908 319)  (908 319)  routing T_17_19.lc_trk_g1_4 <X> T_17_19.input_2_7
 (48 15)  (922 319)  (922 319)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_18_19

 (6 0)  (934 304)  (934 304)  routing T_18_19.sp4_v_t_44 <X> T_18_19.sp4_v_b_0
 (15 0)  (943 304)  (943 304)  routing T_18_19.bot_op_1 <X> T_18_19.lc_trk_g0_1
 (17 0)  (945 304)  (945 304)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (21 0)  (949 304)  (949 304)  routing T_18_19.bnr_op_3 <X> T_18_19.lc_trk_g0_3
 (22 0)  (950 304)  (950 304)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (4 1)  (932 305)  (932 305)  routing T_18_19.sp4_h_l_41 <X> T_18_19.sp4_h_r_0
 (5 1)  (933 305)  (933 305)  routing T_18_19.sp4_v_t_44 <X> T_18_19.sp4_v_b_0
 (6 1)  (934 305)  (934 305)  routing T_18_19.sp4_h_l_41 <X> T_18_19.sp4_h_r_0
 (11 1)  (939 305)  (939 305)  routing T_18_19.sp4_h_l_39 <X> T_18_19.sp4_h_r_2
 (15 1)  (943 305)  (943 305)  routing T_18_19.bot_op_0 <X> T_18_19.lc_trk_g0_0
 (17 1)  (945 305)  (945 305)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (21 1)  (949 305)  (949 305)  routing T_18_19.bnr_op_3 <X> T_18_19.lc_trk_g0_3
 (8 2)  (936 306)  (936 306)  routing T_18_19.sp4_h_r_1 <X> T_18_19.sp4_h_l_36
 (15 2)  (943 306)  (943 306)  routing T_18_19.sp12_h_r_5 <X> T_18_19.lc_trk_g0_5
 (17 2)  (945 306)  (945 306)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_5 lc_trk_g0_5
 (18 2)  (946 306)  (946 306)  routing T_18_19.sp12_h_r_5 <X> T_18_19.lc_trk_g0_5
 (26 2)  (954 306)  (954 306)  routing T_18_19.lc_trk_g0_5 <X> T_18_19.wire_logic_cluster/lc_1/in_0
 (29 2)  (957 306)  (957 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (958 306)  (958 306)  routing T_18_19.lc_trk_g0_4 <X> T_18_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (960 306)  (960 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (962 306)  (962 306)  routing T_18_19.lc_trk_g1_1 <X> T_18_19.wire_logic_cluster/lc_1/in_3
 (35 2)  (963 306)  (963 306)  routing T_18_19.lc_trk_g3_4 <X> T_18_19.input_2_1
 (37 2)  (965 306)  (965 306)  LC_1 Logic Functioning bit
 (40 2)  (968 306)  (968 306)  LC_1 Logic Functioning bit
 (41 2)  (969 306)  (969 306)  LC_1 Logic Functioning bit
 (42 2)  (970 306)  (970 306)  LC_1 Logic Functioning bit
 (14 3)  (942 307)  (942 307)  routing T_18_19.sp4_h_r_4 <X> T_18_19.lc_trk_g0_4
 (15 3)  (943 307)  (943 307)  routing T_18_19.sp4_h_r_4 <X> T_18_19.lc_trk_g0_4
 (16 3)  (944 307)  (944 307)  routing T_18_19.sp4_h_r_4 <X> T_18_19.lc_trk_g0_4
 (17 3)  (945 307)  (945 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (18 3)  (946 307)  (946 307)  routing T_18_19.sp12_h_r_5 <X> T_18_19.lc_trk_g0_5
 (22 3)  (950 307)  (950 307)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (952 307)  (952 307)  routing T_18_19.bot_op_6 <X> T_18_19.lc_trk_g0_6
 (29 3)  (957 307)  (957 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (32 3)  (960 307)  (960 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (961 307)  (961 307)  routing T_18_19.lc_trk_g3_4 <X> T_18_19.input_2_1
 (34 3)  (962 307)  (962 307)  routing T_18_19.lc_trk_g3_4 <X> T_18_19.input_2_1
 (39 3)  (967 307)  (967 307)  LC_1 Logic Functioning bit
 (40 3)  (968 307)  (968 307)  LC_1 Logic Functioning bit
 (42 3)  (970 307)  (970 307)  LC_1 Logic Functioning bit
 (43 3)  (971 307)  (971 307)  LC_1 Logic Functioning bit
 (10 4)  (938 308)  (938 308)  routing T_18_19.sp4_v_t_46 <X> T_18_19.sp4_h_r_4
 (14 4)  (942 308)  (942 308)  routing T_18_19.sp12_h_r_0 <X> T_18_19.lc_trk_g1_0
 (17 4)  (945 308)  (945 308)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (946 308)  (946 308)  routing T_18_19.bnr_op_1 <X> T_18_19.lc_trk_g1_1
 (27 4)  (955 308)  (955 308)  routing T_18_19.lc_trk_g3_4 <X> T_18_19.wire_logic_cluster/lc_2/in_1
 (28 4)  (956 308)  (956 308)  routing T_18_19.lc_trk_g3_4 <X> T_18_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 308)  (957 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (958 308)  (958 308)  routing T_18_19.lc_trk_g3_4 <X> T_18_19.wire_logic_cluster/lc_2/in_1
 (31 4)  (959 308)  (959 308)  routing T_18_19.lc_trk_g0_5 <X> T_18_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 308)  (960 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (40 4)  (968 308)  (968 308)  LC_2 Logic Functioning bit
 (41 4)  (969 308)  (969 308)  LC_2 Logic Functioning bit
 (42 4)  (970 308)  (970 308)  LC_2 Logic Functioning bit
 (43 4)  (971 308)  (971 308)  LC_2 Logic Functioning bit
 (14 5)  (942 309)  (942 309)  routing T_18_19.sp12_h_r_0 <X> T_18_19.lc_trk_g1_0
 (15 5)  (943 309)  (943 309)  routing T_18_19.sp12_h_r_0 <X> T_18_19.lc_trk_g1_0
 (17 5)  (945 309)  (945 309)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (18 5)  (946 309)  (946 309)  routing T_18_19.bnr_op_1 <X> T_18_19.lc_trk_g1_1
 (28 5)  (956 309)  (956 309)  routing T_18_19.lc_trk_g2_0 <X> T_18_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 309)  (957 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (36 5)  (964 309)  (964 309)  LC_2 Logic Functioning bit
 (37 5)  (965 309)  (965 309)  LC_2 Logic Functioning bit
 (38 5)  (966 309)  (966 309)  LC_2 Logic Functioning bit
 (39 5)  (967 309)  (967 309)  LC_2 Logic Functioning bit
 (3 6)  (931 310)  (931 310)  routing T_18_19.sp12_h_r_0 <X> T_18_19.sp12_v_t_23
 (25 6)  (953 310)  (953 310)  routing T_18_19.bnr_op_6 <X> T_18_19.lc_trk_g1_6
 (29 6)  (957 310)  (957 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (959 310)  (959 310)  routing T_18_19.lc_trk_g0_6 <X> T_18_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 310)  (960 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (37 6)  (965 310)  (965 310)  LC_3 Logic Functioning bit
 (39 6)  (967 310)  (967 310)  LC_3 Logic Functioning bit
 (41 6)  (969 310)  (969 310)  LC_3 Logic Functioning bit
 (43 6)  (971 310)  (971 310)  LC_3 Logic Functioning bit
 (3 7)  (931 311)  (931 311)  routing T_18_19.sp12_h_r_0 <X> T_18_19.sp12_v_t_23
 (22 7)  (950 311)  (950 311)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (953 311)  (953 311)  routing T_18_19.bnr_op_6 <X> T_18_19.lc_trk_g1_6
 (29 7)  (957 311)  (957 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (959 311)  (959 311)  routing T_18_19.lc_trk_g0_6 <X> T_18_19.wire_logic_cluster/lc_3/in_3
 (36 7)  (964 311)  (964 311)  LC_3 Logic Functioning bit
 (37 7)  (965 311)  (965 311)  LC_3 Logic Functioning bit
 (38 7)  (966 311)  (966 311)  LC_3 Logic Functioning bit
 (39 7)  (967 311)  (967 311)  LC_3 Logic Functioning bit
 (8 8)  (936 312)  (936 312)  routing T_18_19.sp4_v_b_1 <X> T_18_19.sp4_h_r_7
 (9 8)  (937 312)  (937 312)  routing T_18_19.sp4_v_b_1 <X> T_18_19.sp4_h_r_7
 (10 8)  (938 312)  (938 312)  routing T_18_19.sp4_v_b_1 <X> T_18_19.sp4_h_r_7
 (14 8)  (942 312)  (942 312)  routing T_18_19.sp12_v_b_0 <X> T_18_19.lc_trk_g2_0
 (32 8)  (960 312)  (960 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (37 8)  (965 312)  (965 312)  LC_4 Logic Functioning bit
 (39 8)  (967 312)  (967 312)  LC_4 Logic Functioning bit
 (41 8)  (969 312)  (969 312)  LC_4 Logic Functioning bit
 (43 8)  (971 312)  (971 312)  LC_4 Logic Functioning bit
 (51 8)  (979 312)  (979 312)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (14 9)  (942 313)  (942 313)  routing T_18_19.sp12_v_b_0 <X> T_18_19.lc_trk_g2_0
 (15 9)  (943 313)  (943 313)  routing T_18_19.sp12_v_b_0 <X> T_18_19.lc_trk_g2_0
 (17 9)  (945 313)  (945 313)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_0 lc_trk_g2_0
 (29 9)  (957 313)  (957 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (959 313)  (959 313)  routing T_18_19.lc_trk_g0_3 <X> T_18_19.wire_logic_cluster/lc_4/in_3
 (36 9)  (964 313)  (964 313)  LC_4 Logic Functioning bit
 (38 9)  (966 313)  (966 313)  LC_4 Logic Functioning bit
 (40 9)  (968 313)  (968 313)  LC_4 Logic Functioning bit
 (42 9)  (970 313)  (970 313)  LC_4 Logic Functioning bit
 (46 9)  (974 313)  (974 313)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (17 11)  (945 315)  (945 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 11)  (950 315)  (950 315)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_14 lc_trk_g2_6
 (23 11)  (951 315)  (951 315)  routing T_18_19.sp12_v_b_14 <X> T_18_19.lc_trk_g2_6
 (5 12)  (933 316)  (933 316)  routing T_18_19.sp4_v_b_3 <X> T_18_19.sp4_h_r_9
 (8 12)  (936 316)  (936 316)  routing T_18_19.sp4_v_b_4 <X> T_18_19.sp4_h_r_10
 (9 12)  (937 316)  (937 316)  routing T_18_19.sp4_v_b_4 <X> T_18_19.sp4_h_r_10
 (10 12)  (938 316)  (938 316)  routing T_18_19.sp4_v_b_4 <X> T_18_19.sp4_h_r_10
 (12 12)  (940 316)  (940 316)  routing T_18_19.sp4_v_t_46 <X> T_18_19.sp4_h_r_11
 (26 12)  (954 316)  (954 316)  routing T_18_19.lc_trk_g2_4 <X> T_18_19.wire_logic_cluster/lc_6/in_0
 (27 12)  (955 316)  (955 316)  routing T_18_19.lc_trk_g1_0 <X> T_18_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 316)  (957 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (960 316)  (960 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 316)  (961 316)  routing T_18_19.lc_trk_g3_2 <X> T_18_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (962 316)  (962 316)  routing T_18_19.lc_trk_g3_2 <X> T_18_19.wire_logic_cluster/lc_6/in_3
 (37 12)  (965 316)  (965 316)  LC_6 Logic Functioning bit
 (39 12)  (967 316)  (967 316)  LC_6 Logic Functioning bit
 (40 12)  (968 316)  (968 316)  LC_6 Logic Functioning bit
 (42 12)  (970 316)  (970 316)  LC_6 Logic Functioning bit
 (46 12)  (974 316)  (974 316)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (4 13)  (932 317)  (932 317)  routing T_18_19.sp4_v_b_3 <X> T_18_19.sp4_h_r_9
 (6 13)  (934 317)  (934 317)  routing T_18_19.sp4_v_b_3 <X> T_18_19.sp4_h_r_9
 (22 13)  (950 317)  (950 317)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (952 317)  (952 317)  routing T_18_19.tnr_op_2 <X> T_18_19.lc_trk_g3_2
 (28 13)  (956 317)  (956 317)  routing T_18_19.lc_trk_g2_4 <X> T_18_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 317)  (957 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (959 317)  (959 317)  routing T_18_19.lc_trk_g3_2 <X> T_18_19.wire_logic_cluster/lc_6/in_3
 (40 13)  (968 317)  (968 317)  LC_6 Logic Functioning bit
 (41 13)  (969 317)  (969 317)  LC_6 Logic Functioning bit
 (42 13)  (970 317)  (970 317)  LC_6 Logic Functioning bit
 (43 13)  (971 317)  (971 317)  LC_6 Logic Functioning bit
 (14 14)  (942 318)  (942 318)  routing T_18_19.rgt_op_4 <X> T_18_19.lc_trk_g3_4
 (26 14)  (954 318)  (954 318)  routing T_18_19.lc_trk_g1_6 <X> T_18_19.wire_logic_cluster/lc_7/in_0
 (31 14)  (959 318)  (959 318)  routing T_18_19.lc_trk_g2_6 <X> T_18_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 318)  (960 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 318)  (961 318)  routing T_18_19.lc_trk_g2_6 <X> T_18_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (964 318)  (964 318)  LC_7 Logic Functioning bit
 (39 14)  (967 318)  (967 318)  LC_7 Logic Functioning bit
 (40 14)  (968 318)  (968 318)  LC_7 Logic Functioning bit
 (41 14)  (969 318)  (969 318)  LC_7 Logic Functioning bit
 (15 15)  (943 319)  (943 319)  routing T_18_19.rgt_op_4 <X> T_18_19.lc_trk_g3_4
 (17 15)  (945 319)  (945 319)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (26 15)  (954 319)  (954 319)  routing T_18_19.lc_trk_g1_6 <X> T_18_19.wire_logic_cluster/lc_7/in_0
 (27 15)  (955 319)  (955 319)  routing T_18_19.lc_trk_g1_6 <X> T_18_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 319)  (957 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (959 319)  (959 319)  routing T_18_19.lc_trk_g2_6 <X> T_18_19.wire_logic_cluster/lc_7/in_3
 (32 15)  (960 319)  (960 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (962 319)  (962 319)  routing T_18_19.lc_trk_g1_0 <X> T_18_19.input_2_7
 (37 15)  (965 319)  (965 319)  LC_7 Logic Functioning bit
 (38 15)  (966 319)  (966 319)  LC_7 Logic Functioning bit
 (40 15)  (968 319)  (968 319)  LC_7 Logic Functioning bit
 (41 15)  (969 319)  (969 319)  LC_7 Logic Functioning bit


LogicTile_19_19

 (5 0)  (987 304)  (987 304)  routing T_19_19.sp4_v_t_37 <X> T_19_19.sp4_h_r_0
 (16 0)  (998 304)  (998 304)  routing T_19_19.sp12_h_r_9 <X> T_19_19.lc_trk_g0_1
 (17 0)  (999 304)  (999 304)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_9 lc_trk_g0_1
 (21 0)  (1003 304)  (1003 304)  routing T_19_19.wire_logic_cluster/lc_3/out <X> T_19_19.lc_trk_g0_3
 (22 0)  (1004 304)  (1004 304)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (1008 304)  (1008 304)  routing T_19_19.lc_trk_g3_5 <X> T_19_19.wire_logic_cluster/lc_0/in_0
 (27 0)  (1009 304)  (1009 304)  routing T_19_19.lc_trk_g1_6 <X> T_19_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 304)  (1011 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (1012 304)  (1012 304)  routing T_19_19.lc_trk_g1_6 <X> T_19_19.wire_logic_cluster/lc_0/in_1
 (31 0)  (1013 304)  (1013 304)  routing T_19_19.lc_trk_g1_4 <X> T_19_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (1014 304)  (1014 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 304)  (1016 304)  routing T_19_19.lc_trk_g1_4 <X> T_19_19.wire_logic_cluster/lc_0/in_3
 (22 1)  (1004 305)  (1004 305)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (1006 305)  (1006 305)  routing T_19_19.bot_op_2 <X> T_19_19.lc_trk_g0_2
 (27 1)  (1009 305)  (1009 305)  routing T_19_19.lc_trk_g3_5 <X> T_19_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (1010 305)  (1010 305)  routing T_19_19.lc_trk_g3_5 <X> T_19_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 305)  (1011 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (1012 305)  (1012 305)  routing T_19_19.lc_trk_g1_6 <X> T_19_19.wire_logic_cluster/lc_0/in_1
 (32 1)  (1014 305)  (1014 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (1015 305)  (1015 305)  routing T_19_19.lc_trk_g3_1 <X> T_19_19.input_2_0
 (34 1)  (1016 305)  (1016 305)  routing T_19_19.lc_trk_g3_1 <X> T_19_19.input_2_0
 (38 1)  (1020 305)  (1020 305)  LC_0 Logic Functioning bit
 (39 1)  (1021 305)  (1021 305)  LC_0 Logic Functioning bit
 (42 1)  (1024 305)  (1024 305)  LC_0 Logic Functioning bit
 (43 1)  (1025 305)  (1025 305)  LC_0 Logic Functioning bit
 (14 2)  (996 306)  (996 306)  routing T_19_19.sp4_v_t_1 <X> T_19_19.lc_trk_g0_4
 (25 2)  (1007 306)  (1007 306)  routing T_19_19.bnr_op_6 <X> T_19_19.lc_trk_g0_6
 (26 2)  (1008 306)  (1008 306)  routing T_19_19.lc_trk_g2_7 <X> T_19_19.wire_logic_cluster/lc_1/in_0
 (28 2)  (1010 306)  (1010 306)  routing T_19_19.lc_trk_g2_0 <X> T_19_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 306)  (1011 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (1013 306)  (1013 306)  routing T_19_19.lc_trk_g1_5 <X> T_19_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (1014 306)  (1014 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (1016 306)  (1016 306)  routing T_19_19.lc_trk_g1_5 <X> T_19_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 306)  (1018 306)  LC_1 Logic Functioning bit
 (37 2)  (1019 306)  (1019 306)  LC_1 Logic Functioning bit
 (38 2)  (1020 306)  (1020 306)  LC_1 Logic Functioning bit
 (39 2)  (1021 306)  (1021 306)  LC_1 Logic Functioning bit
 (42 2)  (1024 306)  (1024 306)  LC_1 Logic Functioning bit
 (43 2)  (1025 306)  (1025 306)  LC_1 Logic Functioning bit
 (50 2)  (1032 306)  (1032 306)  Cascade bit: LH_LC01_inmux02_5

 (11 3)  (993 307)  (993 307)  routing T_19_19.sp4_h_r_6 <X> T_19_19.sp4_h_l_39
 (13 3)  (995 307)  (995 307)  routing T_19_19.sp4_h_r_6 <X> T_19_19.sp4_h_l_39
 (14 3)  (996 307)  (996 307)  routing T_19_19.sp4_v_t_1 <X> T_19_19.lc_trk_g0_4
 (16 3)  (998 307)  (998 307)  routing T_19_19.sp4_v_t_1 <X> T_19_19.lc_trk_g0_4
 (17 3)  (999 307)  (999 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (22 3)  (1004 307)  (1004 307)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (1007 307)  (1007 307)  routing T_19_19.bnr_op_6 <X> T_19_19.lc_trk_g0_6
 (26 3)  (1008 307)  (1008 307)  routing T_19_19.lc_trk_g2_7 <X> T_19_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (1010 307)  (1010 307)  routing T_19_19.lc_trk_g2_7 <X> T_19_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 307)  (1011 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (38 3)  (1020 307)  (1020 307)  LC_1 Logic Functioning bit
 (39 3)  (1021 307)  (1021 307)  LC_1 Logic Functioning bit
 (47 3)  (1029 307)  (1029 307)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (9 4)  (991 308)  (991 308)  routing T_19_19.sp4_h_l_36 <X> T_19_19.sp4_h_r_4
 (10 4)  (992 308)  (992 308)  routing T_19_19.sp4_h_l_36 <X> T_19_19.sp4_h_r_4
 (14 4)  (996 308)  (996 308)  routing T_19_19.bnr_op_0 <X> T_19_19.lc_trk_g1_0
 (17 4)  (999 308)  (999 308)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (1000 308)  (1000 308)  routing T_19_19.bnr_op_1 <X> T_19_19.lc_trk_g1_1
 (26 4)  (1008 308)  (1008 308)  routing T_19_19.lc_trk_g2_6 <X> T_19_19.wire_logic_cluster/lc_2/in_0
 (29 4)  (1011 308)  (1011 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 308)  (1014 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (1015 308)  (1015 308)  routing T_19_19.lc_trk_g3_0 <X> T_19_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 308)  (1016 308)  routing T_19_19.lc_trk_g3_0 <X> T_19_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 308)  (1018 308)  LC_2 Logic Functioning bit
 (37 4)  (1019 308)  (1019 308)  LC_2 Logic Functioning bit
 (38 4)  (1020 308)  (1020 308)  LC_2 Logic Functioning bit
 (39 4)  (1021 308)  (1021 308)  LC_2 Logic Functioning bit
 (42 4)  (1024 308)  (1024 308)  LC_2 Logic Functioning bit
 (43 4)  (1025 308)  (1025 308)  LC_2 Logic Functioning bit
 (11 5)  (993 309)  (993 309)  routing T_19_19.sp4_h_l_44 <X> T_19_19.sp4_h_r_5
 (13 5)  (995 309)  (995 309)  routing T_19_19.sp4_h_l_44 <X> T_19_19.sp4_h_r_5
 (14 5)  (996 309)  (996 309)  routing T_19_19.bnr_op_0 <X> T_19_19.lc_trk_g1_0
 (17 5)  (999 309)  (999 309)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (18 5)  (1000 309)  (1000 309)  routing T_19_19.bnr_op_1 <X> T_19_19.lc_trk_g1_1
 (22 5)  (1004 309)  (1004 309)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (1006 309)  (1006 309)  routing T_19_19.top_op_2 <X> T_19_19.lc_trk_g1_2
 (25 5)  (1007 309)  (1007 309)  routing T_19_19.top_op_2 <X> T_19_19.lc_trk_g1_2
 (26 5)  (1008 309)  (1008 309)  routing T_19_19.lc_trk_g2_6 <X> T_19_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (1010 309)  (1010 309)  routing T_19_19.lc_trk_g2_6 <X> T_19_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 309)  (1011 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (32 5)  (1014 309)  (1014 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (1016 309)  (1016 309)  routing T_19_19.lc_trk_g1_1 <X> T_19_19.input_2_2
 (36 5)  (1018 309)  (1018 309)  LC_2 Logic Functioning bit
 (37 5)  (1019 309)  (1019 309)  LC_2 Logic Functioning bit
 (14 6)  (996 310)  (996 310)  routing T_19_19.wire_logic_cluster/lc_4/out <X> T_19_19.lc_trk_g1_4
 (17 6)  (999 310)  (999 310)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1000 310)  (1000 310)  routing T_19_19.wire_logic_cluster/lc_5/out <X> T_19_19.lc_trk_g1_5
 (25 6)  (1007 310)  (1007 310)  routing T_19_19.sp4_h_l_11 <X> T_19_19.lc_trk_g1_6
 (26 6)  (1008 310)  (1008 310)  routing T_19_19.lc_trk_g1_6 <X> T_19_19.wire_logic_cluster/lc_3/in_0
 (27 6)  (1009 310)  (1009 310)  routing T_19_19.lc_trk_g3_5 <X> T_19_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (1010 310)  (1010 310)  routing T_19_19.lc_trk_g3_5 <X> T_19_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 310)  (1011 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (1012 310)  (1012 310)  routing T_19_19.lc_trk_g3_5 <X> T_19_19.wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 310)  (1014 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (1015 310)  (1015 310)  routing T_19_19.lc_trk_g3_1 <X> T_19_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 310)  (1016 310)  routing T_19_19.lc_trk_g3_1 <X> T_19_19.wire_logic_cluster/lc_3/in_3
 (50 6)  (1032 310)  (1032 310)  Cascade bit: LH_LC03_inmux02_5

 (17 7)  (999 311)  (999 311)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (1004 311)  (1004 311)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (1005 311)  (1005 311)  routing T_19_19.sp4_h_l_11 <X> T_19_19.lc_trk_g1_6
 (24 7)  (1006 311)  (1006 311)  routing T_19_19.sp4_h_l_11 <X> T_19_19.lc_trk_g1_6
 (25 7)  (1007 311)  (1007 311)  routing T_19_19.sp4_h_l_11 <X> T_19_19.lc_trk_g1_6
 (26 7)  (1008 311)  (1008 311)  routing T_19_19.lc_trk_g1_6 <X> T_19_19.wire_logic_cluster/lc_3/in_0
 (27 7)  (1009 311)  (1009 311)  routing T_19_19.lc_trk_g1_6 <X> T_19_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 311)  (1011 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (38 7)  (1020 311)  (1020 311)  LC_3 Logic Functioning bit
 (39 7)  (1021 311)  (1021 311)  LC_3 Logic Functioning bit
 (42 7)  (1024 311)  (1024 311)  LC_3 Logic Functioning bit
 (43 7)  (1025 311)  (1025 311)  LC_3 Logic Functioning bit
 (14 8)  (996 312)  (996 312)  routing T_19_19.rgt_op_0 <X> T_19_19.lc_trk_g2_0
 (21 8)  (1003 312)  (1003 312)  routing T_19_19.rgt_op_3 <X> T_19_19.lc_trk_g2_3
 (22 8)  (1004 312)  (1004 312)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (1006 312)  (1006 312)  routing T_19_19.rgt_op_3 <X> T_19_19.lc_trk_g2_3
 (27 8)  (1009 312)  (1009 312)  routing T_19_19.lc_trk_g1_0 <X> T_19_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 312)  (1011 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (1014 312)  (1014 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 312)  (1015 312)  routing T_19_19.lc_trk_g2_3 <X> T_19_19.wire_logic_cluster/lc_4/in_3
 (35 8)  (1017 312)  (1017 312)  routing T_19_19.lc_trk_g0_6 <X> T_19_19.input_2_4
 (36 8)  (1018 312)  (1018 312)  LC_4 Logic Functioning bit
 (37 8)  (1019 312)  (1019 312)  LC_4 Logic Functioning bit
 (39 8)  (1021 312)  (1021 312)  LC_4 Logic Functioning bit
 (43 8)  (1025 312)  (1025 312)  LC_4 Logic Functioning bit
 (9 9)  (991 313)  (991 313)  routing T_19_19.sp4_v_t_42 <X> T_19_19.sp4_v_b_7
 (13 9)  (995 313)  (995 313)  routing T_19_19.sp4_v_t_38 <X> T_19_19.sp4_h_r_8
 (15 9)  (997 313)  (997 313)  routing T_19_19.rgt_op_0 <X> T_19_19.lc_trk_g2_0
 (17 9)  (999 313)  (999 313)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (31 9)  (1013 313)  (1013 313)  routing T_19_19.lc_trk_g2_3 <X> T_19_19.wire_logic_cluster/lc_4/in_3
 (32 9)  (1014 313)  (1014 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (1017 313)  (1017 313)  routing T_19_19.lc_trk_g0_6 <X> T_19_19.input_2_4
 (36 9)  (1018 313)  (1018 313)  LC_4 Logic Functioning bit
 (37 9)  (1019 313)  (1019 313)  LC_4 Logic Functioning bit
 (39 9)  (1021 313)  (1021 313)  LC_4 Logic Functioning bit
 (43 9)  (1025 313)  (1025 313)  LC_4 Logic Functioning bit
 (21 10)  (1003 314)  (1003 314)  routing T_19_19.rgt_op_7 <X> T_19_19.lc_trk_g2_7
 (22 10)  (1004 314)  (1004 314)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (1006 314)  (1006 314)  routing T_19_19.rgt_op_7 <X> T_19_19.lc_trk_g2_7
 (26 10)  (1008 314)  (1008 314)  routing T_19_19.lc_trk_g1_6 <X> T_19_19.wire_logic_cluster/lc_5/in_0
 (27 10)  (1009 314)  (1009 314)  routing T_19_19.lc_trk_g3_5 <X> T_19_19.wire_logic_cluster/lc_5/in_1
 (28 10)  (1010 314)  (1010 314)  routing T_19_19.lc_trk_g3_5 <X> T_19_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 314)  (1011 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 314)  (1012 314)  routing T_19_19.lc_trk_g3_5 <X> T_19_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (1014 314)  (1014 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (1015 314)  (1015 314)  routing T_19_19.lc_trk_g3_1 <X> T_19_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (1016 314)  (1016 314)  routing T_19_19.lc_trk_g3_1 <X> T_19_19.wire_logic_cluster/lc_5/in_3
 (37 10)  (1019 314)  (1019 314)  LC_5 Logic Functioning bit
 (38 10)  (1020 314)  (1020 314)  LC_5 Logic Functioning bit
 (40 10)  (1022 314)  (1022 314)  LC_5 Logic Functioning bit
 (43 10)  (1025 314)  (1025 314)  LC_5 Logic Functioning bit
 (50 10)  (1032 314)  (1032 314)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (1004 315)  (1004 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 11)  (1008 315)  (1008 315)  routing T_19_19.lc_trk_g1_6 <X> T_19_19.wire_logic_cluster/lc_5/in_0
 (27 11)  (1009 315)  (1009 315)  routing T_19_19.lc_trk_g1_6 <X> T_19_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 315)  (1011 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (36 11)  (1018 315)  (1018 315)  LC_5 Logic Functioning bit
 (38 11)  (1020 315)  (1020 315)  LC_5 Logic Functioning bit
 (41 11)  (1023 315)  (1023 315)  LC_5 Logic Functioning bit
 (43 11)  (1025 315)  (1025 315)  LC_5 Logic Functioning bit
 (8 12)  (990 316)  (990 316)  routing T_19_19.sp4_v_b_4 <X> T_19_19.sp4_h_r_10
 (9 12)  (991 316)  (991 316)  routing T_19_19.sp4_v_b_4 <X> T_19_19.sp4_h_r_10
 (10 12)  (992 316)  (992 316)  routing T_19_19.sp4_v_b_4 <X> T_19_19.sp4_h_r_10
 (14 12)  (996 316)  (996 316)  routing T_19_19.sp4_h_l_21 <X> T_19_19.lc_trk_g3_0
 (15 12)  (997 316)  (997 316)  routing T_19_19.rgt_op_1 <X> T_19_19.lc_trk_g3_1
 (17 12)  (999 316)  (999 316)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (1000 316)  (1000 316)  routing T_19_19.rgt_op_1 <X> T_19_19.lc_trk_g3_1
 (28 12)  (1010 316)  (1010 316)  routing T_19_19.lc_trk_g2_7 <X> T_19_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 316)  (1011 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (1012 316)  (1012 316)  routing T_19_19.lc_trk_g2_7 <X> T_19_19.wire_logic_cluster/lc_6/in_1
 (32 12)  (1014 316)  (1014 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 316)  (1018 316)  LC_6 Logic Functioning bit
 (37 12)  (1019 316)  (1019 316)  LC_6 Logic Functioning bit
 (38 12)  (1020 316)  (1020 316)  LC_6 Logic Functioning bit
 (39 12)  (1021 316)  (1021 316)  LC_6 Logic Functioning bit
 (42 12)  (1024 316)  (1024 316)  LC_6 Logic Functioning bit
 (43 12)  (1025 316)  (1025 316)  LC_6 Logic Functioning bit
 (50 12)  (1032 316)  (1032 316)  Cascade bit: LH_LC06_inmux02_5

 (15 13)  (997 317)  (997 317)  routing T_19_19.sp4_h_l_21 <X> T_19_19.lc_trk_g3_0
 (16 13)  (998 317)  (998 317)  routing T_19_19.sp4_h_l_21 <X> T_19_19.lc_trk_g3_0
 (17 13)  (999 317)  (999 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (28 13)  (1010 317)  (1010 317)  routing T_19_19.lc_trk_g2_0 <X> T_19_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 317)  (1011 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (1012 317)  (1012 317)  routing T_19_19.lc_trk_g2_7 <X> T_19_19.wire_logic_cluster/lc_6/in_1
 (31 13)  (1013 317)  (1013 317)  routing T_19_19.lc_trk_g0_3 <X> T_19_19.wire_logic_cluster/lc_6/in_3
 (42 13)  (1024 317)  (1024 317)  LC_6 Logic Functioning bit
 (43 13)  (1025 317)  (1025 317)  LC_6 Logic Functioning bit
 (15 14)  (997 318)  (997 318)  routing T_19_19.sp4_v_t_32 <X> T_19_19.lc_trk_g3_5
 (16 14)  (998 318)  (998 318)  routing T_19_19.sp4_v_t_32 <X> T_19_19.lc_trk_g3_5
 (17 14)  (999 318)  (999 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (29 14)  (1011 318)  (1011 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (1013 318)  (1013 318)  routing T_19_19.lc_trk_g0_4 <X> T_19_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 318)  (1014 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (40 14)  (1022 318)  (1022 318)  LC_7 Logic Functioning bit
 (41 14)  (1023 318)  (1023 318)  LC_7 Logic Functioning bit
 (42 14)  (1024 318)  (1024 318)  LC_7 Logic Functioning bit
 (43 14)  (1025 318)  (1025 318)  LC_7 Logic Functioning bit
 (46 14)  (1028 318)  (1028 318)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (26 15)  (1008 319)  (1008 319)  routing T_19_19.lc_trk_g1_2 <X> T_19_19.wire_logic_cluster/lc_7/in_0
 (27 15)  (1009 319)  (1009 319)  routing T_19_19.lc_trk_g1_2 <X> T_19_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 319)  (1011 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (1012 319)  (1012 319)  routing T_19_19.lc_trk_g0_2 <X> T_19_19.wire_logic_cluster/lc_7/in_1
 (36 15)  (1018 319)  (1018 319)  LC_7 Logic Functioning bit
 (37 15)  (1019 319)  (1019 319)  LC_7 Logic Functioning bit
 (38 15)  (1020 319)  (1020 319)  LC_7 Logic Functioning bit
 (39 15)  (1021 319)  (1021 319)  LC_7 Logic Functioning bit


LogicTile_20_19

 (5 0)  (1041 304)  (1041 304)  routing T_20_19.sp4_v_t_37 <X> T_20_19.sp4_h_r_0
 (15 0)  (1051 304)  (1051 304)  routing T_20_19.bot_op_1 <X> T_20_19.lc_trk_g0_1
 (17 0)  (1053 304)  (1053 304)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (25 0)  (1061 304)  (1061 304)  routing T_20_19.wire_logic_cluster/lc_2/out <X> T_20_19.lc_trk_g0_2
 (26 0)  (1062 304)  (1062 304)  routing T_20_19.lc_trk_g1_5 <X> T_20_19.wire_logic_cluster/lc_0/in_0
 (29 0)  (1065 304)  (1065 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (1068 304)  (1068 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (1069 304)  (1069 304)  routing T_20_19.lc_trk_g2_1 <X> T_20_19.wire_logic_cluster/lc_0/in_3
 (35 0)  (1071 304)  (1071 304)  routing T_20_19.lc_trk_g1_7 <X> T_20_19.input_2_0
 (40 0)  (1076 304)  (1076 304)  LC_0 Logic Functioning bit
 (41 0)  (1077 304)  (1077 304)  LC_0 Logic Functioning bit
 (42 0)  (1078 304)  (1078 304)  LC_0 Logic Functioning bit
 (43 0)  (1079 304)  (1079 304)  LC_0 Logic Functioning bit
 (47 0)  (1083 304)  (1083 304)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (14 1)  (1050 305)  (1050 305)  routing T_20_19.sp4_h_r_0 <X> T_20_19.lc_trk_g0_0
 (15 1)  (1051 305)  (1051 305)  routing T_20_19.sp4_h_r_0 <X> T_20_19.lc_trk_g0_0
 (16 1)  (1052 305)  (1052 305)  routing T_20_19.sp4_h_r_0 <X> T_20_19.lc_trk_g0_0
 (17 1)  (1053 305)  (1053 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (22 1)  (1058 305)  (1058 305)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (27 1)  (1063 305)  (1063 305)  routing T_20_19.lc_trk_g1_5 <X> T_20_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 305)  (1065 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (1068 305)  (1068 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (1070 305)  (1070 305)  routing T_20_19.lc_trk_g1_7 <X> T_20_19.input_2_0
 (35 1)  (1071 305)  (1071 305)  routing T_20_19.lc_trk_g1_7 <X> T_20_19.input_2_0
 (36 1)  (1072 305)  (1072 305)  LC_0 Logic Functioning bit
 (39 1)  (1075 305)  (1075 305)  LC_0 Logic Functioning bit
 (41 1)  (1077 305)  (1077 305)  LC_0 Logic Functioning bit
 (42 1)  (1078 305)  (1078 305)  LC_0 Logic Functioning bit
 (48 1)  (1084 305)  (1084 305)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (51 1)  (1087 305)  (1087 305)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (14 2)  (1050 306)  (1050 306)  routing T_20_19.sp12_h_l_3 <X> T_20_19.lc_trk_g0_4
 (17 2)  (1053 306)  (1053 306)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (22 2)  (1058 306)  (1058 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (1059 306)  (1059 306)  routing T_20_19.sp4_h_r_7 <X> T_20_19.lc_trk_g0_7
 (24 2)  (1060 306)  (1060 306)  routing T_20_19.sp4_h_r_7 <X> T_20_19.lc_trk_g0_7
 (26 2)  (1062 306)  (1062 306)  routing T_20_19.lc_trk_g1_6 <X> T_20_19.wire_logic_cluster/lc_1/in_0
 (37 2)  (1073 306)  (1073 306)  LC_1 Logic Functioning bit
 (38 2)  (1074 306)  (1074 306)  LC_1 Logic Functioning bit
 (41 2)  (1077 306)  (1077 306)  LC_1 Logic Functioning bit
 (42 2)  (1078 306)  (1078 306)  LC_1 Logic Functioning bit
 (14 3)  (1050 307)  (1050 307)  routing T_20_19.sp12_h_l_3 <X> T_20_19.lc_trk_g0_4
 (15 3)  (1051 307)  (1051 307)  routing T_20_19.sp12_h_l_3 <X> T_20_19.lc_trk_g0_4
 (17 3)  (1053 307)  (1053 307)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (18 3)  (1054 307)  (1054 307)  routing T_20_19.sp4_r_v_b_29 <X> T_20_19.lc_trk_g0_5
 (21 3)  (1057 307)  (1057 307)  routing T_20_19.sp4_h_r_7 <X> T_20_19.lc_trk_g0_7
 (26 3)  (1062 307)  (1062 307)  routing T_20_19.lc_trk_g1_6 <X> T_20_19.wire_logic_cluster/lc_1/in_0
 (27 3)  (1063 307)  (1063 307)  routing T_20_19.lc_trk_g1_6 <X> T_20_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 307)  (1065 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (32 3)  (1068 307)  (1068 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (1069 307)  (1069 307)  routing T_20_19.lc_trk_g2_1 <X> T_20_19.input_2_1
 (36 3)  (1072 307)  (1072 307)  LC_1 Logic Functioning bit
 (39 3)  (1075 307)  (1075 307)  LC_1 Logic Functioning bit
 (40 3)  (1076 307)  (1076 307)  LC_1 Logic Functioning bit
 (43 3)  (1079 307)  (1079 307)  LC_1 Logic Functioning bit
 (11 4)  (1047 308)  (1047 308)  routing T_20_19.sp4_h_l_46 <X> T_20_19.sp4_v_b_5
 (13 4)  (1049 308)  (1049 308)  routing T_20_19.sp4_h_l_46 <X> T_20_19.sp4_v_b_5
 (22 4)  (1058 308)  (1058 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (25 4)  (1061 308)  (1061 308)  routing T_20_19.sp12_h_r_2 <X> T_20_19.lc_trk_g1_2
 (29 4)  (1065 308)  (1065 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (1066 308)  (1066 308)  routing T_20_19.lc_trk_g0_7 <X> T_20_19.wire_logic_cluster/lc_2/in_1
 (32 4)  (1068 308)  (1068 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 308)  (1069 308)  routing T_20_19.lc_trk_g2_3 <X> T_20_19.wire_logic_cluster/lc_2/in_3
 (35 4)  (1071 308)  (1071 308)  routing T_20_19.lc_trk_g0_4 <X> T_20_19.input_2_2
 (36 4)  (1072 308)  (1072 308)  LC_2 Logic Functioning bit
 (38 4)  (1074 308)  (1074 308)  LC_2 Logic Functioning bit
 (3 5)  (1039 309)  (1039 309)  routing T_20_19.sp12_h_l_23 <X> T_20_19.sp12_h_r_0
 (12 5)  (1048 309)  (1048 309)  routing T_20_19.sp4_h_l_46 <X> T_20_19.sp4_v_b_5
 (15 5)  (1051 309)  (1051 309)  routing T_20_19.bot_op_0 <X> T_20_19.lc_trk_g1_0
 (17 5)  (1053 309)  (1053 309)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (21 5)  (1057 309)  (1057 309)  routing T_20_19.sp4_r_v_b_27 <X> T_20_19.lc_trk_g1_3
 (22 5)  (1058 309)  (1058 309)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_2 lc_trk_g1_2
 (24 5)  (1060 309)  (1060 309)  routing T_20_19.sp12_h_r_2 <X> T_20_19.lc_trk_g1_2
 (25 5)  (1061 309)  (1061 309)  routing T_20_19.sp12_h_r_2 <X> T_20_19.lc_trk_g1_2
 (29 5)  (1065 309)  (1065 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (1066 309)  (1066 309)  routing T_20_19.lc_trk_g0_7 <X> T_20_19.wire_logic_cluster/lc_2/in_1
 (31 5)  (1067 309)  (1067 309)  routing T_20_19.lc_trk_g2_3 <X> T_20_19.wire_logic_cluster/lc_2/in_3
 (32 5)  (1068 309)  (1068 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (39 5)  (1075 309)  (1075 309)  LC_2 Logic Functioning bit
 (40 5)  (1076 309)  (1076 309)  LC_2 Logic Functioning bit
 (42 5)  (1078 309)  (1078 309)  LC_2 Logic Functioning bit
 (14 6)  (1050 310)  (1050 310)  routing T_20_19.sp12_h_l_3 <X> T_20_19.lc_trk_g1_4
 (15 6)  (1051 310)  (1051 310)  routing T_20_19.bot_op_5 <X> T_20_19.lc_trk_g1_5
 (17 6)  (1053 310)  (1053 310)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (21 6)  (1057 310)  (1057 310)  routing T_20_19.bnr_op_7 <X> T_20_19.lc_trk_g1_7
 (22 6)  (1058 310)  (1058 310)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (26 6)  (1062 310)  (1062 310)  routing T_20_19.lc_trk_g1_6 <X> T_20_19.wire_logic_cluster/lc_3/in_0
 (27 6)  (1063 310)  (1063 310)  routing T_20_19.lc_trk_g1_5 <X> T_20_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 310)  (1065 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (1066 310)  (1066 310)  routing T_20_19.lc_trk_g1_5 <X> T_20_19.wire_logic_cluster/lc_3/in_1
 (31 6)  (1067 310)  (1067 310)  routing T_20_19.lc_trk_g1_7 <X> T_20_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 310)  (1068 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (1070 310)  (1070 310)  routing T_20_19.lc_trk_g1_7 <X> T_20_19.wire_logic_cluster/lc_3/in_3
 (35 6)  (1071 310)  (1071 310)  routing T_20_19.lc_trk_g1_4 <X> T_20_19.input_2_3
 (37 6)  (1073 310)  (1073 310)  LC_3 Logic Functioning bit
 (38 6)  (1074 310)  (1074 310)  LC_3 Logic Functioning bit
 (39 6)  (1075 310)  (1075 310)  LC_3 Logic Functioning bit
 (40 6)  (1076 310)  (1076 310)  LC_3 Logic Functioning bit
 (42 6)  (1078 310)  (1078 310)  LC_3 Logic Functioning bit
 (14 7)  (1050 311)  (1050 311)  routing T_20_19.sp12_h_l_3 <X> T_20_19.lc_trk_g1_4
 (15 7)  (1051 311)  (1051 311)  routing T_20_19.sp12_h_l_3 <X> T_20_19.lc_trk_g1_4
 (17 7)  (1053 311)  (1053 311)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (21 7)  (1057 311)  (1057 311)  routing T_20_19.bnr_op_7 <X> T_20_19.lc_trk_g1_7
 (22 7)  (1058 311)  (1058 311)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (1059 311)  (1059 311)  routing T_20_19.sp4_h_r_6 <X> T_20_19.lc_trk_g1_6
 (24 7)  (1060 311)  (1060 311)  routing T_20_19.sp4_h_r_6 <X> T_20_19.lc_trk_g1_6
 (25 7)  (1061 311)  (1061 311)  routing T_20_19.sp4_h_r_6 <X> T_20_19.lc_trk_g1_6
 (26 7)  (1062 311)  (1062 311)  routing T_20_19.lc_trk_g1_6 <X> T_20_19.wire_logic_cluster/lc_3/in_0
 (27 7)  (1063 311)  (1063 311)  routing T_20_19.lc_trk_g1_6 <X> T_20_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 311)  (1065 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (1067 311)  (1067 311)  routing T_20_19.lc_trk_g1_7 <X> T_20_19.wire_logic_cluster/lc_3/in_3
 (32 7)  (1068 311)  (1068 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (1070 311)  (1070 311)  routing T_20_19.lc_trk_g1_4 <X> T_20_19.input_2_3
 (36 7)  (1072 311)  (1072 311)  LC_3 Logic Functioning bit
 (37 7)  (1073 311)  (1073 311)  LC_3 Logic Functioning bit
 (39 7)  (1075 311)  (1075 311)  LC_3 Logic Functioning bit
 (40 7)  (1076 311)  (1076 311)  LC_3 Logic Functioning bit
 (42 7)  (1078 311)  (1078 311)  LC_3 Logic Functioning bit
 (5 8)  (1041 312)  (1041 312)  routing T_20_19.sp4_v_b_6 <X> T_20_19.sp4_h_r_6
 (9 8)  (1045 312)  (1045 312)  routing T_20_19.sp4_h_l_41 <X> T_20_19.sp4_h_r_7
 (10 8)  (1046 312)  (1046 312)  routing T_20_19.sp4_h_l_41 <X> T_20_19.sp4_h_r_7
 (12 8)  (1048 312)  (1048 312)  routing T_20_19.sp4_v_b_8 <X> T_20_19.sp4_h_r_8
 (15 8)  (1051 312)  (1051 312)  routing T_20_19.rgt_op_1 <X> T_20_19.lc_trk_g2_1
 (17 8)  (1053 312)  (1053 312)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (1054 312)  (1054 312)  routing T_20_19.rgt_op_1 <X> T_20_19.lc_trk_g2_1
 (22 8)  (1058 312)  (1058 312)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (1060 312)  (1060 312)  routing T_20_19.tnl_op_3 <X> T_20_19.lc_trk_g2_3
 (25 8)  (1061 312)  (1061 312)  routing T_20_19.rgt_op_2 <X> T_20_19.lc_trk_g2_2
 (26 8)  (1062 312)  (1062 312)  routing T_20_19.lc_trk_g1_7 <X> T_20_19.wire_logic_cluster/lc_4/in_0
 (29 8)  (1065 312)  (1065 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (1068 312)  (1068 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (1070 312)  (1070 312)  routing T_20_19.lc_trk_g1_2 <X> T_20_19.wire_logic_cluster/lc_4/in_3
 (37 8)  (1073 312)  (1073 312)  LC_4 Logic Functioning bit
 (38 8)  (1074 312)  (1074 312)  LC_4 Logic Functioning bit
 (41 8)  (1077 312)  (1077 312)  LC_4 Logic Functioning bit
 (42 8)  (1078 312)  (1078 312)  LC_4 Logic Functioning bit
 (6 9)  (1042 313)  (1042 313)  routing T_20_19.sp4_v_b_6 <X> T_20_19.sp4_h_r_6
 (11 9)  (1047 313)  (1047 313)  routing T_20_19.sp4_v_b_8 <X> T_20_19.sp4_h_r_8
 (21 9)  (1057 313)  (1057 313)  routing T_20_19.tnl_op_3 <X> T_20_19.lc_trk_g2_3
 (22 9)  (1058 313)  (1058 313)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (1060 313)  (1060 313)  routing T_20_19.rgt_op_2 <X> T_20_19.lc_trk_g2_2
 (26 9)  (1062 313)  (1062 313)  routing T_20_19.lc_trk_g1_7 <X> T_20_19.wire_logic_cluster/lc_4/in_0
 (27 9)  (1063 313)  (1063 313)  routing T_20_19.lc_trk_g1_7 <X> T_20_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 313)  (1065 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (1067 313)  (1067 313)  routing T_20_19.lc_trk_g1_2 <X> T_20_19.wire_logic_cluster/lc_4/in_3
 (32 9)  (1068 313)  (1068 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (1070 313)  (1070 313)  routing T_20_19.lc_trk_g1_3 <X> T_20_19.input_2_4
 (35 9)  (1071 313)  (1071 313)  routing T_20_19.lc_trk_g1_3 <X> T_20_19.input_2_4
 (36 9)  (1072 313)  (1072 313)  LC_4 Logic Functioning bit
 (37 9)  (1073 313)  (1073 313)  LC_4 Logic Functioning bit
 (40 9)  (1076 313)  (1076 313)  LC_4 Logic Functioning bit
 (41 9)  (1077 313)  (1077 313)  LC_4 Logic Functioning bit
 (4 10)  (1040 314)  (1040 314)  routing T_20_19.sp4_h_r_6 <X> T_20_19.sp4_v_t_43
 (26 10)  (1062 314)  (1062 314)  routing T_20_19.lc_trk_g1_6 <X> T_20_19.wire_logic_cluster/lc_5/in_0
 (27 10)  (1063 314)  (1063 314)  routing T_20_19.lc_trk_g3_7 <X> T_20_19.wire_logic_cluster/lc_5/in_1
 (28 10)  (1064 314)  (1064 314)  routing T_20_19.lc_trk_g3_7 <X> T_20_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 314)  (1065 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (1066 314)  (1066 314)  routing T_20_19.lc_trk_g3_7 <X> T_20_19.wire_logic_cluster/lc_5/in_1
 (31 10)  (1067 314)  (1067 314)  routing T_20_19.lc_trk_g1_7 <X> T_20_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (1068 314)  (1068 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (1070 314)  (1070 314)  routing T_20_19.lc_trk_g1_7 <X> T_20_19.wire_logic_cluster/lc_5/in_3
 (35 10)  (1071 314)  (1071 314)  routing T_20_19.lc_trk_g1_4 <X> T_20_19.input_2_5
 (38 10)  (1074 314)  (1074 314)  LC_5 Logic Functioning bit
 (41 10)  (1077 314)  (1077 314)  LC_5 Logic Functioning bit
 (42 10)  (1078 314)  (1078 314)  LC_5 Logic Functioning bit
 (5 11)  (1041 315)  (1041 315)  routing T_20_19.sp4_h_r_6 <X> T_20_19.sp4_v_t_43
 (14 11)  (1050 315)  (1050 315)  routing T_20_19.sp4_h_l_17 <X> T_20_19.lc_trk_g2_4
 (15 11)  (1051 315)  (1051 315)  routing T_20_19.sp4_h_l_17 <X> T_20_19.lc_trk_g2_4
 (16 11)  (1052 315)  (1052 315)  routing T_20_19.sp4_h_l_17 <X> T_20_19.lc_trk_g2_4
 (17 11)  (1053 315)  (1053 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (26 11)  (1062 315)  (1062 315)  routing T_20_19.lc_trk_g1_6 <X> T_20_19.wire_logic_cluster/lc_5/in_0
 (27 11)  (1063 315)  (1063 315)  routing T_20_19.lc_trk_g1_6 <X> T_20_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 315)  (1065 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (1066 315)  (1066 315)  routing T_20_19.lc_trk_g3_7 <X> T_20_19.wire_logic_cluster/lc_5/in_1
 (31 11)  (1067 315)  (1067 315)  routing T_20_19.lc_trk_g1_7 <X> T_20_19.wire_logic_cluster/lc_5/in_3
 (32 11)  (1068 315)  (1068 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (1070 315)  (1070 315)  routing T_20_19.lc_trk_g1_4 <X> T_20_19.input_2_5
 (37 11)  (1073 315)  (1073 315)  LC_5 Logic Functioning bit
 (38 11)  (1074 315)  (1074 315)  LC_5 Logic Functioning bit
 (39 11)  (1075 315)  (1075 315)  LC_5 Logic Functioning bit
 (41 11)  (1077 315)  (1077 315)  LC_5 Logic Functioning bit
 (42 11)  (1078 315)  (1078 315)  LC_5 Logic Functioning bit
 (26 12)  (1062 316)  (1062 316)  routing T_20_19.lc_trk_g2_4 <X> T_20_19.wire_logic_cluster/lc_6/in_0
 (27 12)  (1063 316)  (1063 316)  routing T_20_19.lc_trk_g1_0 <X> T_20_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 316)  (1065 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (1068 316)  (1068 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (1069 316)  (1069 316)  routing T_20_19.lc_trk_g2_1 <X> T_20_19.wire_logic_cluster/lc_6/in_3
 (50 12)  (1086 316)  (1086 316)  Cascade bit: LH_LC06_inmux02_5

 (28 13)  (1064 317)  (1064 317)  routing T_20_19.lc_trk_g2_4 <X> T_20_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 317)  (1065 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (39 13)  (1075 317)  (1075 317)  LC_6 Logic Functioning bit
 (42 13)  (1078 317)  (1078 317)  LC_6 Logic Functioning bit
 (47 13)  (1083 317)  (1083 317)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (51 13)  (1087 317)  (1087 317)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (21 14)  (1057 318)  (1057 318)  routing T_20_19.rgt_op_7 <X> T_20_19.lc_trk_g3_7
 (22 14)  (1058 318)  (1058 318)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (1060 318)  (1060 318)  routing T_20_19.rgt_op_7 <X> T_20_19.lc_trk_g3_7
 (26 14)  (1062 318)  (1062 318)  routing T_20_19.lc_trk_g0_5 <X> T_20_19.wire_logic_cluster/lc_7/in_0
 (29 14)  (1065 318)  (1065 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (1068 318)  (1068 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (1069 318)  (1069 318)  routing T_20_19.lc_trk_g2_2 <X> T_20_19.wire_logic_cluster/lc_7/in_3
 (39 14)  (1075 318)  (1075 318)  LC_7 Logic Functioning bit
 (40 14)  (1076 318)  (1076 318)  LC_7 Logic Functioning bit
 (50 14)  (1086 318)  (1086 318)  Cascade bit: LH_LC07_inmux02_5

 (29 15)  (1065 319)  (1065 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (1066 319)  (1066 319)  routing T_20_19.lc_trk_g0_2 <X> T_20_19.wire_logic_cluster/lc_7/in_1
 (31 15)  (1067 319)  (1067 319)  routing T_20_19.lc_trk_g2_2 <X> T_20_19.wire_logic_cluster/lc_7/in_3
 (39 15)  (1075 319)  (1075 319)  LC_7 Logic Functioning bit


LogicTile_21_19

 (11 0)  (1101 304)  (1101 304)  routing T_21_19.sp4_h_r_9 <X> T_21_19.sp4_v_b_2
 (22 0)  (1112 304)  (1112 304)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (26 0)  (1116 304)  (1116 304)  routing T_21_19.lc_trk_g3_5 <X> T_21_19.wire_logic_cluster/lc_0/in_0
 (29 0)  (1119 304)  (1119 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (1120 304)  (1120 304)  routing T_21_19.lc_trk_g0_5 <X> T_21_19.wire_logic_cluster/lc_0/in_1
 (31 0)  (1121 304)  (1121 304)  routing T_21_19.lc_trk_g3_6 <X> T_21_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (1122 304)  (1122 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (1123 304)  (1123 304)  routing T_21_19.lc_trk_g3_6 <X> T_21_19.wire_logic_cluster/lc_0/in_3
 (34 0)  (1124 304)  (1124 304)  routing T_21_19.lc_trk_g3_6 <X> T_21_19.wire_logic_cluster/lc_0/in_3
 (35 0)  (1125 304)  (1125 304)  routing T_21_19.lc_trk_g1_5 <X> T_21_19.input_2_0
 (37 0)  (1127 304)  (1127 304)  LC_0 Logic Functioning bit
 (39 0)  (1129 304)  (1129 304)  LC_0 Logic Functioning bit
 (40 0)  (1130 304)  (1130 304)  LC_0 Logic Functioning bit
 (42 0)  (1132 304)  (1132 304)  LC_0 Logic Functioning bit
 (43 0)  (1133 304)  (1133 304)  LC_0 Logic Functioning bit
 (14 1)  (1104 305)  (1104 305)  routing T_21_19.sp4_r_v_b_35 <X> T_21_19.lc_trk_g0_0
 (17 1)  (1107 305)  (1107 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (21 1)  (1111 305)  (1111 305)  routing T_21_19.sp4_r_v_b_32 <X> T_21_19.lc_trk_g0_3
 (27 1)  (1117 305)  (1117 305)  routing T_21_19.lc_trk_g3_5 <X> T_21_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (1118 305)  (1118 305)  routing T_21_19.lc_trk_g3_5 <X> T_21_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (1119 305)  (1119 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (1121 305)  (1121 305)  routing T_21_19.lc_trk_g3_6 <X> T_21_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (1122 305)  (1122 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (1124 305)  (1124 305)  routing T_21_19.lc_trk_g1_5 <X> T_21_19.input_2_0
 (36 1)  (1126 305)  (1126 305)  LC_0 Logic Functioning bit
 (37 1)  (1127 305)  (1127 305)  LC_0 Logic Functioning bit
 (41 1)  (1131 305)  (1131 305)  LC_0 Logic Functioning bit
 (42 1)  (1132 305)  (1132 305)  LC_0 Logic Functioning bit
 (43 1)  (1133 305)  (1133 305)  LC_0 Logic Functioning bit
 (10 2)  (1100 306)  (1100 306)  routing T_21_19.sp4_v_b_8 <X> T_21_19.sp4_h_l_36
 (17 2)  (1107 306)  (1107 306)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (1108 306)  (1108 306)  routing T_21_19.wire_logic_cluster/lc_5/out <X> T_21_19.lc_trk_g0_5
 (26 2)  (1116 306)  (1116 306)  routing T_21_19.lc_trk_g1_6 <X> T_21_19.wire_logic_cluster/lc_1/in_0
 (27 2)  (1117 306)  (1117 306)  routing T_21_19.lc_trk_g3_3 <X> T_21_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (1118 306)  (1118 306)  routing T_21_19.lc_trk_g3_3 <X> T_21_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (1119 306)  (1119 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (1121 306)  (1121 306)  routing T_21_19.lc_trk_g1_7 <X> T_21_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (1122 306)  (1122 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (1124 306)  (1124 306)  routing T_21_19.lc_trk_g1_7 <X> T_21_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (1126 306)  (1126 306)  LC_1 Logic Functioning bit
 (37 2)  (1127 306)  (1127 306)  LC_1 Logic Functioning bit
 (40 2)  (1130 306)  (1130 306)  LC_1 Logic Functioning bit
 (41 2)  (1131 306)  (1131 306)  LC_1 Logic Functioning bit
 (47 2)  (1137 306)  (1137 306)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (50 2)  (1140 306)  (1140 306)  Cascade bit: LH_LC01_inmux02_5

 (26 3)  (1116 307)  (1116 307)  routing T_21_19.lc_trk_g1_6 <X> T_21_19.wire_logic_cluster/lc_1/in_0
 (27 3)  (1117 307)  (1117 307)  routing T_21_19.lc_trk_g1_6 <X> T_21_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (1119 307)  (1119 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (1120 307)  (1120 307)  routing T_21_19.lc_trk_g3_3 <X> T_21_19.wire_logic_cluster/lc_1/in_1
 (31 3)  (1121 307)  (1121 307)  routing T_21_19.lc_trk_g1_7 <X> T_21_19.wire_logic_cluster/lc_1/in_3
 (38 3)  (1128 307)  (1128 307)  LC_1 Logic Functioning bit
 (39 3)  (1129 307)  (1129 307)  LC_1 Logic Functioning bit
 (42 3)  (1132 307)  (1132 307)  LC_1 Logic Functioning bit
 (43 3)  (1133 307)  (1133 307)  LC_1 Logic Functioning bit
 (48 3)  (1138 307)  (1138 307)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (51 3)  (1141 307)  (1141 307)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (26 4)  (1116 308)  (1116 308)  routing T_21_19.lc_trk_g1_7 <X> T_21_19.wire_logic_cluster/lc_2/in_0
 (28 4)  (1118 308)  (1118 308)  routing T_21_19.lc_trk_g2_5 <X> T_21_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 308)  (1119 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (1120 308)  (1120 308)  routing T_21_19.lc_trk_g2_5 <X> T_21_19.wire_logic_cluster/lc_2/in_1
 (32 4)  (1122 308)  (1122 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (1123 308)  (1123 308)  routing T_21_19.lc_trk_g2_1 <X> T_21_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (1126 308)  (1126 308)  LC_2 Logic Functioning bit
 (37 4)  (1127 308)  (1127 308)  LC_2 Logic Functioning bit
 (40 4)  (1130 308)  (1130 308)  LC_2 Logic Functioning bit
 (41 4)  (1131 308)  (1131 308)  LC_2 Logic Functioning bit
 (50 4)  (1140 308)  (1140 308)  Cascade bit: LH_LC02_inmux02_5

 (12 5)  (1102 309)  (1102 309)  routing T_21_19.sp4_h_r_5 <X> T_21_19.sp4_v_b_5
 (26 5)  (1116 309)  (1116 309)  routing T_21_19.lc_trk_g1_7 <X> T_21_19.wire_logic_cluster/lc_2/in_0
 (27 5)  (1117 309)  (1117 309)  routing T_21_19.lc_trk_g1_7 <X> T_21_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (1119 309)  (1119 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (37 5)  (1127 309)  (1127 309)  LC_2 Logic Functioning bit
 (38 5)  (1128 309)  (1128 309)  LC_2 Logic Functioning bit
 (41 5)  (1131 309)  (1131 309)  LC_2 Logic Functioning bit
 (42 5)  (1132 309)  (1132 309)  LC_2 Logic Functioning bit
 (15 6)  (1105 310)  (1105 310)  routing T_21_19.sp4_h_r_21 <X> T_21_19.lc_trk_g1_5
 (16 6)  (1106 310)  (1106 310)  routing T_21_19.sp4_h_r_21 <X> T_21_19.lc_trk_g1_5
 (17 6)  (1107 310)  (1107 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (1108 310)  (1108 310)  routing T_21_19.sp4_h_r_21 <X> T_21_19.lc_trk_g1_5
 (22 6)  (1112 310)  (1112 310)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (1114 310)  (1114 310)  routing T_21_19.bot_op_7 <X> T_21_19.lc_trk_g1_7
 (28 6)  (1118 310)  (1118 310)  routing T_21_19.lc_trk_g2_0 <X> T_21_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (1119 310)  (1119 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (1122 310)  (1122 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (1123 310)  (1123 310)  routing T_21_19.lc_trk_g3_1 <X> T_21_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (1124 310)  (1124 310)  routing T_21_19.lc_trk_g3_1 <X> T_21_19.wire_logic_cluster/lc_3/in_3
 (38 6)  (1128 310)  (1128 310)  LC_3 Logic Functioning bit
 (39 6)  (1129 310)  (1129 310)  LC_3 Logic Functioning bit
 (42 6)  (1132 310)  (1132 310)  LC_3 Logic Functioning bit
 (43 6)  (1133 310)  (1133 310)  LC_3 Logic Functioning bit
 (11 7)  (1101 311)  (1101 311)  routing T_21_19.sp4_h_r_5 <X> T_21_19.sp4_h_l_40
 (18 7)  (1108 311)  (1108 311)  routing T_21_19.sp4_h_r_21 <X> T_21_19.lc_trk_g1_5
 (22 7)  (1112 311)  (1112 311)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (1113 311)  (1113 311)  routing T_21_19.sp4_h_r_6 <X> T_21_19.lc_trk_g1_6
 (24 7)  (1114 311)  (1114 311)  routing T_21_19.sp4_h_r_6 <X> T_21_19.lc_trk_g1_6
 (25 7)  (1115 311)  (1115 311)  routing T_21_19.sp4_h_r_6 <X> T_21_19.lc_trk_g1_6
 (26 7)  (1116 311)  (1116 311)  routing T_21_19.lc_trk_g2_3 <X> T_21_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (1118 311)  (1118 311)  routing T_21_19.lc_trk_g2_3 <X> T_21_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (1119 311)  (1119 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (32 7)  (1122 311)  (1122 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (1123 311)  (1123 311)  routing T_21_19.lc_trk_g3_0 <X> T_21_19.input_2_3
 (34 7)  (1124 311)  (1124 311)  routing T_21_19.lc_trk_g3_0 <X> T_21_19.input_2_3
 (36 7)  (1126 311)  (1126 311)  LC_3 Logic Functioning bit
 (37 7)  (1127 311)  (1127 311)  LC_3 Logic Functioning bit
 (40 7)  (1130 311)  (1130 311)  LC_3 Logic Functioning bit
 (41 7)  (1131 311)  (1131 311)  LC_3 Logic Functioning bit
 (14 8)  (1104 312)  (1104 312)  routing T_21_19.rgt_op_0 <X> T_21_19.lc_trk_g2_0
 (17 8)  (1107 312)  (1107 312)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (1108 312)  (1108 312)  routing T_21_19.bnl_op_1 <X> T_21_19.lc_trk_g2_1
 (22 8)  (1112 312)  (1112 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (1113 312)  (1113 312)  routing T_21_19.sp4_v_t_30 <X> T_21_19.lc_trk_g2_3
 (24 8)  (1114 312)  (1114 312)  routing T_21_19.sp4_v_t_30 <X> T_21_19.lc_trk_g2_3
 (25 8)  (1115 312)  (1115 312)  routing T_21_19.sp4_h_r_42 <X> T_21_19.lc_trk_g2_2
 (28 8)  (1118 312)  (1118 312)  routing T_21_19.lc_trk_g2_5 <X> T_21_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (1119 312)  (1119 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (1120 312)  (1120 312)  routing T_21_19.lc_trk_g2_5 <X> T_21_19.wire_logic_cluster/lc_4/in_1
 (32 8)  (1122 312)  (1122 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (1123 312)  (1123 312)  routing T_21_19.lc_trk_g2_1 <X> T_21_19.wire_logic_cluster/lc_4/in_3
 (35 8)  (1125 312)  (1125 312)  routing T_21_19.lc_trk_g1_7 <X> T_21_19.input_2_4
 (37 8)  (1127 312)  (1127 312)  LC_4 Logic Functioning bit
 (38 8)  (1128 312)  (1128 312)  LC_4 Logic Functioning bit
 (39 8)  (1129 312)  (1129 312)  LC_4 Logic Functioning bit
 (41 8)  (1131 312)  (1131 312)  LC_4 Logic Functioning bit
 (42 8)  (1132 312)  (1132 312)  LC_4 Logic Functioning bit
 (43 8)  (1133 312)  (1133 312)  LC_4 Logic Functioning bit
 (6 9)  (1096 313)  (1096 313)  routing T_21_19.sp4_h_l_43 <X> T_21_19.sp4_h_r_6
 (15 9)  (1105 313)  (1105 313)  routing T_21_19.rgt_op_0 <X> T_21_19.lc_trk_g2_0
 (17 9)  (1107 313)  (1107 313)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (18 9)  (1108 313)  (1108 313)  routing T_21_19.bnl_op_1 <X> T_21_19.lc_trk_g2_1
 (22 9)  (1112 313)  (1112 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (1113 313)  (1113 313)  routing T_21_19.sp4_h_r_42 <X> T_21_19.lc_trk_g2_2
 (24 9)  (1114 313)  (1114 313)  routing T_21_19.sp4_h_r_42 <X> T_21_19.lc_trk_g2_2
 (25 9)  (1115 313)  (1115 313)  routing T_21_19.sp4_h_r_42 <X> T_21_19.lc_trk_g2_2
 (27 9)  (1117 313)  (1117 313)  routing T_21_19.lc_trk_g3_1 <X> T_21_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (1118 313)  (1118 313)  routing T_21_19.lc_trk_g3_1 <X> T_21_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (1119 313)  (1119 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (32 9)  (1122 313)  (1122 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (1124 313)  (1124 313)  routing T_21_19.lc_trk_g1_7 <X> T_21_19.input_2_4
 (35 9)  (1125 313)  (1125 313)  routing T_21_19.lc_trk_g1_7 <X> T_21_19.input_2_4
 (36 9)  (1126 313)  (1126 313)  LC_4 Logic Functioning bit
 (40 9)  (1130 313)  (1130 313)  LC_4 Logic Functioning bit
 (3 10)  (1093 314)  (1093 314)  routing T_21_19.sp12_h_r_1 <X> T_21_19.sp12_h_l_22
 (17 10)  (1107 314)  (1107 314)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (1108 314)  (1108 314)  routing T_21_19.bnl_op_5 <X> T_21_19.lc_trk_g2_5
 (29 10)  (1119 314)  (1119 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (1121 314)  (1121 314)  routing T_21_19.lc_trk_g3_7 <X> T_21_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (1122 314)  (1122 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (1123 314)  (1123 314)  routing T_21_19.lc_trk_g3_7 <X> T_21_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (1124 314)  (1124 314)  routing T_21_19.lc_trk_g3_7 <X> T_21_19.wire_logic_cluster/lc_5/in_3
 (35 10)  (1125 314)  (1125 314)  routing T_21_19.lc_trk_g3_4 <X> T_21_19.input_2_5
 (36 10)  (1126 314)  (1126 314)  LC_5 Logic Functioning bit
 (38 10)  (1128 314)  (1128 314)  LC_5 Logic Functioning bit
 (40 10)  (1130 314)  (1130 314)  LC_5 Logic Functioning bit
 (42 10)  (1132 314)  (1132 314)  LC_5 Logic Functioning bit
 (3 11)  (1093 315)  (1093 315)  routing T_21_19.sp12_h_r_1 <X> T_21_19.sp12_h_l_22
 (13 11)  (1103 315)  (1103 315)  routing T_21_19.sp4_v_b_3 <X> T_21_19.sp4_h_l_45
 (18 11)  (1108 315)  (1108 315)  routing T_21_19.bnl_op_5 <X> T_21_19.lc_trk_g2_5
 (26 11)  (1116 315)  (1116 315)  routing T_21_19.lc_trk_g0_3 <X> T_21_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (1119 315)  (1119 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (1121 315)  (1121 315)  routing T_21_19.lc_trk_g3_7 <X> T_21_19.wire_logic_cluster/lc_5/in_3
 (32 11)  (1122 315)  (1122 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (1123 315)  (1123 315)  routing T_21_19.lc_trk_g3_4 <X> T_21_19.input_2_5
 (34 11)  (1124 315)  (1124 315)  routing T_21_19.lc_trk_g3_4 <X> T_21_19.input_2_5
 (36 11)  (1126 315)  (1126 315)  LC_5 Logic Functioning bit
 (37 11)  (1127 315)  (1127 315)  LC_5 Logic Functioning bit
 (38 11)  (1128 315)  (1128 315)  LC_5 Logic Functioning bit
 (40 11)  (1130 315)  (1130 315)  LC_5 Logic Functioning bit
 (42 11)  (1132 315)  (1132 315)  LC_5 Logic Functioning bit
 (43 11)  (1133 315)  (1133 315)  LC_5 Logic Functioning bit
 (17 12)  (1107 316)  (1107 316)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1108 316)  (1108 316)  routing T_21_19.wire_logic_cluster/lc_1/out <X> T_21_19.lc_trk_g3_1
 (21 12)  (1111 316)  (1111 316)  routing T_21_19.bnl_op_3 <X> T_21_19.lc_trk_g3_3
 (22 12)  (1112 316)  (1112 316)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (25 12)  (1115 316)  (1115 316)  routing T_21_19.sp4_h_r_34 <X> T_21_19.lc_trk_g3_2
 (26 12)  (1116 316)  (1116 316)  routing T_21_19.lc_trk_g3_7 <X> T_21_19.wire_logic_cluster/lc_6/in_0
 (29 12)  (1119 316)  (1119 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (1122 316)  (1122 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (1123 316)  (1123 316)  routing T_21_19.lc_trk_g3_2 <X> T_21_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (1124 316)  (1124 316)  routing T_21_19.lc_trk_g3_2 <X> T_21_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (1126 316)  (1126 316)  LC_6 Logic Functioning bit
 (37 12)  (1127 316)  (1127 316)  LC_6 Logic Functioning bit
 (38 12)  (1128 316)  (1128 316)  LC_6 Logic Functioning bit
 (39 12)  (1129 316)  (1129 316)  LC_6 Logic Functioning bit
 (14 13)  (1104 317)  (1104 317)  routing T_21_19.sp4_h_r_24 <X> T_21_19.lc_trk_g3_0
 (15 13)  (1105 317)  (1105 317)  routing T_21_19.sp4_h_r_24 <X> T_21_19.lc_trk_g3_0
 (16 13)  (1106 317)  (1106 317)  routing T_21_19.sp4_h_r_24 <X> T_21_19.lc_trk_g3_0
 (17 13)  (1107 317)  (1107 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (21 13)  (1111 317)  (1111 317)  routing T_21_19.bnl_op_3 <X> T_21_19.lc_trk_g3_3
 (22 13)  (1112 317)  (1112 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (1113 317)  (1113 317)  routing T_21_19.sp4_h_r_34 <X> T_21_19.lc_trk_g3_2
 (24 13)  (1114 317)  (1114 317)  routing T_21_19.sp4_h_r_34 <X> T_21_19.lc_trk_g3_2
 (26 13)  (1116 317)  (1116 317)  routing T_21_19.lc_trk_g3_7 <X> T_21_19.wire_logic_cluster/lc_6/in_0
 (27 13)  (1117 317)  (1117 317)  routing T_21_19.lc_trk_g3_7 <X> T_21_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (1118 317)  (1118 317)  routing T_21_19.lc_trk_g3_7 <X> T_21_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (1119 317)  (1119 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (1120 317)  (1120 317)  routing T_21_19.lc_trk_g0_3 <X> T_21_19.wire_logic_cluster/lc_6/in_1
 (31 13)  (1121 317)  (1121 317)  routing T_21_19.lc_trk_g3_2 <X> T_21_19.wire_logic_cluster/lc_6/in_3
 (32 13)  (1122 317)  (1122 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (1123 317)  (1123 317)  routing T_21_19.lc_trk_g2_2 <X> T_21_19.input_2_6
 (35 13)  (1125 317)  (1125 317)  routing T_21_19.lc_trk_g2_2 <X> T_21_19.input_2_6
 (36 13)  (1126 317)  (1126 317)  LC_6 Logic Functioning bit
 (38 13)  (1128 317)  (1128 317)  LC_6 Logic Functioning bit
 (39 13)  (1129 317)  (1129 317)  LC_6 Logic Functioning bit
 (11 14)  (1101 318)  (1101 318)  routing T_21_19.sp4_h_r_5 <X> T_21_19.sp4_v_t_46
 (13 14)  (1103 318)  (1103 318)  routing T_21_19.sp4_h_r_5 <X> T_21_19.sp4_v_t_46
 (14 14)  (1104 318)  (1104 318)  routing T_21_19.sp4_h_r_44 <X> T_21_19.lc_trk_g3_4
 (15 14)  (1105 318)  (1105 318)  routing T_21_19.sp4_h_r_45 <X> T_21_19.lc_trk_g3_5
 (16 14)  (1106 318)  (1106 318)  routing T_21_19.sp4_h_r_45 <X> T_21_19.lc_trk_g3_5
 (17 14)  (1107 318)  (1107 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (1108 318)  (1108 318)  routing T_21_19.sp4_h_r_45 <X> T_21_19.lc_trk_g3_5
 (21 14)  (1111 318)  (1111 318)  routing T_21_19.sp4_h_l_34 <X> T_21_19.lc_trk_g3_7
 (22 14)  (1112 318)  (1112 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (1113 318)  (1113 318)  routing T_21_19.sp4_h_l_34 <X> T_21_19.lc_trk_g3_7
 (24 14)  (1114 318)  (1114 318)  routing T_21_19.sp4_h_l_34 <X> T_21_19.lc_trk_g3_7
 (25 14)  (1115 318)  (1115 318)  routing T_21_19.wire_logic_cluster/lc_6/out <X> T_21_19.lc_trk_g3_6
 (26 14)  (1116 318)  (1116 318)  routing T_21_19.lc_trk_g0_5 <X> T_21_19.wire_logic_cluster/lc_7/in_0
 (31 14)  (1121 318)  (1121 318)  routing T_21_19.lc_trk_g1_5 <X> T_21_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (1122 318)  (1122 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (1124 318)  (1124 318)  routing T_21_19.lc_trk_g1_5 <X> T_21_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (1126 318)  (1126 318)  LC_7 Logic Functioning bit
 (40 14)  (1130 318)  (1130 318)  LC_7 Logic Functioning bit
 (41 14)  (1131 318)  (1131 318)  LC_7 Logic Functioning bit
 (42 14)  (1132 318)  (1132 318)  LC_7 Logic Functioning bit
 (50 14)  (1140 318)  (1140 318)  Cascade bit: LH_LC07_inmux02_5

 (12 15)  (1102 319)  (1102 319)  routing T_21_19.sp4_h_r_5 <X> T_21_19.sp4_v_t_46
 (14 15)  (1104 319)  (1104 319)  routing T_21_19.sp4_h_r_44 <X> T_21_19.lc_trk_g3_4
 (15 15)  (1105 319)  (1105 319)  routing T_21_19.sp4_h_r_44 <X> T_21_19.lc_trk_g3_4
 (16 15)  (1106 319)  (1106 319)  routing T_21_19.sp4_h_r_44 <X> T_21_19.lc_trk_g3_4
 (17 15)  (1107 319)  (1107 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (18 15)  (1108 319)  (1108 319)  routing T_21_19.sp4_h_r_45 <X> T_21_19.lc_trk_g3_5
 (21 15)  (1111 319)  (1111 319)  routing T_21_19.sp4_h_l_34 <X> T_21_19.lc_trk_g3_7
 (22 15)  (1112 319)  (1112 319)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (29 15)  (1119 319)  (1119 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (37 15)  (1127 319)  (1127 319)  LC_7 Logic Functioning bit
 (40 15)  (1130 319)  (1130 319)  LC_7 Logic Functioning bit
 (41 15)  (1131 319)  (1131 319)  LC_7 Logic Functioning bit
 (43 15)  (1133 319)  (1133 319)  LC_7 Logic Functioning bit


LogicTile_22_19

 (14 0)  (1158 304)  (1158 304)  routing T_22_19.wire_logic_cluster/lc_0/out <X> T_22_19.lc_trk_g0_0
 (21 0)  (1165 304)  (1165 304)  routing T_22_19.sp4_h_r_11 <X> T_22_19.lc_trk_g0_3
 (22 0)  (1166 304)  (1166 304)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (1167 304)  (1167 304)  routing T_22_19.sp4_h_r_11 <X> T_22_19.lc_trk_g0_3
 (24 0)  (1168 304)  (1168 304)  routing T_22_19.sp4_h_r_11 <X> T_22_19.lc_trk_g0_3
 (31 0)  (1175 304)  (1175 304)  routing T_22_19.lc_trk_g2_5 <X> T_22_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (1176 304)  (1176 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (1177 304)  (1177 304)  routing T_22_19.lc_trk_g2_5 <X> T_22_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (1180 304)  (1180 304)  LC_0 Logic Functioning bit
 (37 0)  (1181 304)  (1181 304)  LC_0 Logic Functioning bit
 (38 0)  (1182 304)  (1182 304)  LC_0 Logic Functioning bit
 (39 0)  (1183 304)  (1183 304)  LC_0 Logic Functioning bit
 (45 0)  (1189 304)  (1189 304)  LC_0 Logic Functioning bit
 (46 0)  (1190 304)  (1190 304)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (47 0)  (1191 304)  (1191 304)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (53 0)  (1197 304)  (1197 304)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (13 1)  (1157 305)  (1157 305)  routing T_22_19.sp4_v_t_44 <X> T_22_19.sp4_h_r_2
 (17 1)  (1161 305)  (1161 305)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (36 1)  (1180 305)  (1180 305)  LC_0 Logic Functioning bit
 (37 1)  (1181 305)  (1181 305)  LC_0 Logic Functioning bit
 (38 1)  (1182 305)  (1182 305)  LC_0 Logic Functioning bit
 (39 1)  (1183 305)  (1183 305)  LC_0 Logic Functioning bit
 (48 1)  (1192 305)  (1192 305)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (1144 306)  (1144 306)  routing T_22_19.glb_netwk_6 <X> T_22_19.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 306)  (1145 306)  routing T_22_19.glb_netwk_6 <X> T_22_19.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 306)  (1146 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 2)  (1147 306)  (1147 306)  routing T_22_19.sp12_h_r_0 <X> T_22_19.sp12_h_l_23
 (9 2)  (1153 306)  (1153 306)  routing T_22_19.sp4_v_b_1 <X> T_22_19.sp4_h_l_36
 (15 2)  (1159 306)  (1159 306)  routing T_22_19.lft_op_5 <X> T_22_19.lc_trk_g0_5
 (17 2)  (1161 306)  (1161 306)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (1162 306)  (1162 306)  routing T_22_19.lft_op_5 <X> T_22_19.lc_trk_g0_5
 (21 2)  (1165 306)  (1165 306)  routing T_22_19.lft_op_7 <X> T_22_19.lc_trk_g0_7
 (22 2)  (1166 306)  (1166 306)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (1168 306)  (1168 306)  routing T_22_19.lft_op_7 <X> T_22_19.lc_trk_g0_7
 (25 2)  (1169 306)  (1169 306)  routing T_22_19.lft_op_6 <X> T_22_19.lc_trk_g0_6
 (29 2)  (1173 306)  (1173 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (1175 306)  (1175 306)  routing T_22_19.lc_trk_g2_6 <X> T_22_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (1176 306)  (1176 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (1177 306)  (1177 306)  routing T_22_19.lc_trk_g2_6 <X> T_22_19.wire_logic_cluster/lc_1/in_3
 (37 2)  (1181 306)  (1181 306)  LC_1 Logic Functioning bit
 (39 2)  (1183 306)  (1183 306)  LC_1 Logic Functioning bit
 (41 2)  (1185 306)  (1185 306)  LC_1 Logic Functioning bit
 (43 2)  (1187 306)  (1187 306)  LC_1 Logic Functioning bit
 (48 2)  (1192 306)  (1192 306)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (3 3)  (1147 307)  (1147 307)  routing T_22_19.sp12_h_r_0 <X> T_22_19.sp12_h_l_23
 (22 3)  (1166 307)  (1166 307)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (1168 307)  (1168 307)  routing T_22_19.lft_op_6 <X> T_22_19.lc_trk_g0_6
 (31 3)  (1175 307)  (1175 307)  routing T_22_19.lc_trk_g2_6 <X> T_22_19.wire_logic_cluster/lc_1/in_3
 (37 3)  (1181 307)  (1181 307)  LC_1 Logic Functioning bit
 (39 3)  (1183 307)  (1183 307)  LC_1 Logic Functioning bit
 (41 3)  (1185 307)  (1185 307)  LC_1 Logic Functioning bit
 (43 3)  (1187 307)  (1187 307)  LC_1 Logic Functioning bit
 (1 4)  (1145 308)  (1145 308)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (12 4)  (1156 308)  (1156 308)  routing T_22_19.sp4_h_l_39 <X> T_22_19.sp4_h_r_5
 (14 4)  (1158 308)  (1158 308)  routing T_22_19.wire_logic_cluster/lc_0/out <X> T_22_19.lc_trk_g1_0
 (21 4)  (1165 308)  (1165 308)  routing T_22_19.sp4_h_r_11 <X> T_22_19.lc_trk_g1_3
 (22 4)  (1166 308)  (1166 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (1167 308)  (1167 308)  routing T_22_19.sp4_h_r_11 <X> T_22_19.lc_trk_g1_3
 (24 4)  (1168 308)  (1168 308)  routing T_22_19.sp4_h_r_11 <X> T_22_19.lc_trk_g1_3
 (26 4)  (1170 308)  (1170 308)  routing T_22_19.lc_trk_g0_6 <X> T_22_19.wire_logic_cluster/lc_2/in_0
 (29 4)  (1173 308)  (1173 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (1174 308)  (1174 308)  routing T_22_19.lc_trk_g0_5 <X> T_22_19.wire_logic_cluster/lc_2/in_1
 (32 4)  (1176 308)  (1176 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (1177 308)  (1177 308)  routing T_22_19.lc_trk_g3_0 <X> T_22_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (1178 308)  (1178 308)  routing T_22_19.lc_trk_g3_0 <X> T_22_19.wire_logic_cluster/lc_2/in_3
 (37 4)  (1181 308)  (1181 308)  LC_2 Logic Functioning bit
 (38 4)  (1182 308)  (1182 308)  LC_2 Logic Functioning bit
 (40 4)  (1184 308)  (1184 308)  LC_2 Logic Functioning bit
 (43 4)  (1187 308)  (1187 308)  LC_2 Logic Functioning bit
 (46 4)  (1190 308)  (1190 308)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (1194 308)  (1194 308)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (1144 309)  (1144 309)  routing T_22_19.glb_netwk_3 <X> T_22_19.wire_logic_cluster/lc_7/cen
 (13 5)  (1157 309)  (1157 309)  routing T_22_19.sp4_h_l_39 <X> T_22_19.sp4_h_r_5
 (17 5)  (1161 309)  (1161 309)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (26 5)  (1170 309)  (1170 309)  routing T_22_19.lc_trk_g0_6 <X> T_22_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (1173 309)  (1173 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (36 5)  (1180 309)  (1180 309)  LC_2 Logic Functioning bit
 (37 5)  (1181 309)  (1181 309)  LC_2 Logic Functioning bit
 (40 5)  (1184 309)  (1184 309)  LC_2 Logic Functioning bit
 (41 5)  (1185 309)  (1185 309)  LC_2 Logic Functioning bit
 (15 6)  (1159 310)  (1159 310)  routing T_22_19.lft_op_5 <X> T_22_19.lc_trk_g1_5
 (17 6)  (1161 310)  (1161 310)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (1162 310)  (1162 310)  routing T_22_19.lft_op_5 <X> T_22_19.lc_trk_g1_5
 (26 6)  (1170 310)  (1170 310)  routing T_22_19.lc_trk_g3_6 <X> T_22_19.wire_logic_cluster/lc_3/in_0
 (27 6)  (1171 310)  (1171 310)  routing T_22_19.lc_trk_g1_5 <X> T_22_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (1173 310)  (1173 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (1174 310)  (1174 310)  routing T_22_19.lc_trk_g1_5 <X> T_22_19.wire_logic_cluster/lc_3/in_1
 (31 6)  (1175 310)  (1175 310)  routing T_22_19.lc_trk_g0_6 <X> T_22_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (1176 310)  (1176 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (37 6)  (1181 310)  (1181 310)  LC_3 Logic Functioning bit
 (41 6)  (1185 310)  (1185 310)  LC_3 Logic Functioning bit
 (42 6)  (1186 310)  (1186 310)  LC_3 Logic Functioning bit
 (43 6)  (1187 310)  (1187 310)  LC_3 Logic Functioning bit
 (47 6)  (1191 310)  (1191 310)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (26 7)  (1170 311)  (1170 311)  routing T_22_19.lc_trk_g3_6 <X> T_22_19.wire_logic_cluster/lc_3/in_0
 (27 7)  (1171 311)  (1171 311)  routing T_22_19.lc_trk_g3_6 <X> T_22_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (1172 311)  (1172 311)  routing T_22_19.lc_trk_g3_6 <X> T_22_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (1173 311)  (1173 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (1175 311)  (1175 311)  routing T_22_19.lc_trk_g0_6 <X> T_22_19.wire_logic_cluster/lc_3/in_3
 (32 7)  (1176 311)  (1176 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (1178 311)  (1178 311)  routing T_22_19.lc_trk_g1_0 <X> T_22_19.input_2_3
 (37 7)  (1181 311)  (1181 311)  LC_3 Logic Functioning bit
 (38 7)  (1182 311)  (1182 311)  LC_3 Logic Functioning bit
 (39 7)  (1183 311)  (1183 311)  LC_3 Logic Functioning bit
 (40 7)  (1184 311)  (1184 311)  LC_3 Logic Functioning bit
 (42 7)  (1186 311)  (1186 311)  LC_3 Logic Functioning bit
 (43 7)  (1187 311)  (1187 311)  LC_3 Logic Functioning bit
 (4 8)  (1148 312)  (1148 312)  routing T_22_19.sp4_h_l_37 <X> T_22_19.sp4_v_b_6
 (6 8)  (1150 312)  (1150 312)  routing T_22_19.sp4_h_l_37 <X> T_22_19.sp4_v_b_6
 (11 8)  (1155 312)  (1155 312)  routing T_22_19.sp4_v_t_40 <X> T_22_19.sp4_v_b_8
 (15 8)  (1159 312)  (1159 312)  routing T_22_19.sp4_v_t_28 <X> T_22_19.lc_trk_g2_1
 (16 8)  (1160 312)  (1160 312)  routing T_22_19.sp4_v_t_28 <X> T_22_19.lc_trk_g2_1
 (17 8)  (1161 312)  (1161 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (26 8)  (1170 312)  (1170 312)  routing T_22_19.lc_trk_g2_6 <X> T_22_19.wire_logic_cluster/lc_4/in_0
 (29 8)  (1173 312)  (1173 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (1174 312)  (1174 312)  routing T_22_19.lc_trk_g0_7 <X> T_22_19.wire_logic_cluster/lc_4/in_1
 (31 8)  (1175 312)  (1175 312)  routing T_22_19.lc_trk_g2_7 <X> T_22_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (1176 312)  (1176 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (1177 312)  (1177 312)  routing T_22_19.lc_trk_g2_7 <X> T_22_19.wire_logic_cluster/lc_4/in_3
 (38 8)  (1182 312)  (1182 312)  LC_4 Logic Functioning bit
 (41 8)  (1185 312)  (1185 312)  LC_4 Logic Functioning bit
 (42 8)  (1186 312)  (1186 312)  LC_4 Logic Functioning bit
 (5 9)  (1149 313)  (1149 313)  routing T_22_19.sp4_h_l_37 <X> T_22_19.sp4_v_b_6
 (11 9)  (1155 313)  (1155 313)  routing T_22_19.sp4_h_l_37 <X> T_22_19.sp4_h_r_8
 (12 9)  (1156 313)  (1156 313)  routing T_22_19.sp4_v_t_40 <X> T_22_19.sp4_v_b_8
 (13 9)  (1157 313)  (1157 313)  routing T_22_19.sp4_h_l_37 <X> T_22_19.sp4_h_r_8
 (26 9)  (1170 313)  (1170 313)  routing T_22_19.lc_trk_g2_6 <X> T_22_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (1172 313)  (1172 313)  routing T_22_19.lc_trk_g2_6 <X> T_22_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (1173 313)  (1173 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (1174 313)  (1174 313)  routing T_22_19.lc_trk_g0_7 <X> T_22_19.wire_logic_cluster/lc_4/in_1
 (31 9)  (1175 313)  (1175 313)  routing T_22_19.lc_trk_g2_7 <X> T_22_19.wire_logic_cluster/lc_4/in_3
 (32 9)  (1176 313)  (1176 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (37 9)  (1181 313)  (1181 313)  LC_4 Logic Functioning bit
 (38 9)  (1182 313)  (1182 313)  LC_4 Logic Functioning bit
 (39 9)  (1183 313)  (1183 313)  LC_4 Logic Functioning bit
 (41 9)  (1185 313)  (1185 313)  LC_4 Logic Functioning bit
 (42 9)  (1186 313)  (1186 313)  LC_4 Logic Functioning bit
 (2 10)  (1146 314)  (1146 314)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21
 (15 10)  (1159 314)  (1159 314)  routing T_22_19.sp4_h_r_45 <X> T_22_19.lc_trk_g2_5
 (16 10)  (1160 314)  (1160 314)  routing T_22_19.sp4_h_r_45 <X> T_22_19.lc_trk_g2_5
 (17 10)  (1161 314)  (1161 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (1162 314)  (1162 314)  routing T_22_19.sp4_h_r_45 <X> T_22_19.lc_trk_g2_5
 (21 10)  (1165 314)  (1165 314)  routing T_22_19.bnl_op_7 <X> T_22_19.lc_trk_g2_7
 (22 10)  (1166 314)  (1166 314)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (8 11)  (1152 315)  (1152 315)  routing T_22_19.sp4_h_l_42 <X> T_22_19.sp4_v_t_42
 (18 11)  (1162 315)  (1162 315)  routing T_22_19.sp4_h_r_45 <X> T_22_19.lc_trk_g2_5
 (21 11)  (1165 315)  (1165 315)  routing T_22_19.bnl_op_7 <X> T_22_19.lc_trk_g2_7
 (22 11)  (1166 315)  (1166 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (1167 315)  (1167 315)  routing T_22_19.sp4_h_r_30 <X> T_22_19.lc_trk_g2_6
 (24 11)  (1168 315)  (1168 315)  routing T_22_19.sp4_h_r_30 <X> T_22_19.lc_trk_g2_6
 (25 11)  (1169 315)  (1169 315)  routing T_22_19.sp4_h_r_30 <X> T_22_19.lc_trk_g2_6
 (4 12)  (1148 316)  (1148 316)  routing T_22_19.sp4_v_t_44 <X> T_22_19.sp4_v_b_9
 (10 12)  (1154 316)  (1154 316)  routing T_22_19.sp4_v_t_40 <X> T_22_19.sp4_h_r_10
 (12 12)  (1156 316)  (1156 316)  routing T_22_19.sp4_h_l_45 <X> T_22_19.sp4_h_r_11
 (14 12)  (1158 316)  (1158 316)  routing T_22_19.sp4_h_l_21 <X> T_22_19.lc_trk_g3_0
 (26 12)  (1170 316)  (1170 316)  routing T_22_19.lc_trk_g0_6 <X> T_22_19.wire_logic_cluster/lc_6/in_0
 (27 12)  (1171 316)  (1171 316)  routing T_22_19.lc_trk_g3_0 <X> T_22_19.wire_logic_cluster/lc_6/in_1
 (28 12)  (1172 316)  (1172 316)  routing T_22_19.lc_trk_g3_0 <X> T_22_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (1173 316)  (1173 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (1176 316)  (1176 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (35 12)  (1179 316)  (1179 316)  routing T_22_19.lc_trk_g1_5 <X> T_22_19.input_2_6
 (38 12)  (1182 316)  (1182 316)  LC_6 Logic Functioning bit
 (40 12)  (1184 316)  (1184 316)  LC_6 Logic Functioning bit
 (42 12)  (1186 316)  (1186 316)  LC_6 Logic Functioning bit
 (43 12)  (1187 316)  (1187 316)  LC_6 Logic Functioning bit
 (13 13)  (1157 317)  (1157 317)  routing T_22_19.sp4_h_l_45 <X> T_22_19.sp4_h_r_11
 (15 13)  (1159 317)  (1159 317)  routing T_22_19.sp4_h_l_21 <X> T_22_19.lc_trk_g3_0
 (16 13)  (1160 317)  (1160 317)  routing T_22_19.sp4_h_l_21 <X> T_22_19.lc_trk_g3_0
 (17 13)  (1161 317)  (1161 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (26 13)  (1170 317)  (1170 317)  routing T_22_19.lc_trk_g0_6 <X> T_22_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (1173 317)  (1173 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (1175 317)  (1175 317)  routing T_22_19.lc_trk_g0_3 <X> T_22_19.wire_logic_cluster/lc_6/in_3
 (32 13)  (1176 317)  (1176 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (1178 317)  (1178 317)  routing T_22_19.lc_trk_g1_5 <X> T_22_19.input_2_6
 (36 13)  (1180 317)  (1180 317)  LC_6 Logic Functioning bit
 (37 13)  (1181 317)  (1181 317)  LC_6 Logic Functioning bit
 (38 13)  (1182 317)  (1182 317)  LC_6 Logic Functioning bit
 (40 13)  (1184 317)  (1184 317)  LC_6 Logic Functioning bit
 (53 13)  (1197 317)  (1197 317)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (1 14)  (1145 318)  (1145 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (27 14)  (1171 318)  (1171 318)  routing T_22_19.lc_trk_g1_3 <X> T_22_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (1173 318)  (1173 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (1175 318)  (1175 318)  routing T_22_19.lc_trk_g1_5 <X> T_22_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (1176 318)  (1176 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (1178 318)  (1178 318)  routing T_22_19.lc_trk_g1_5 <X> T_22_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (1180 318)  (1180 318)  LC_7 Logic Functioning bit
 (37 14)  (1181 318)  (1181 318)  LC_7 Logic Functioning bit
 (40 14)  (1184 318)  (1184 318)  LC_7 Logic Functioning bit
 (41 14)  (1185 318)  (1185 318)  LC_7 Logic Functioning bit
 (42 14)  (1186 318)  (1186 318)  LC_7 Logic Functioning bit
 (43 14)  (1187 318)  (1187 318)  LC_7 Logic Functioning bit
 (47 14)  (1191 318)  (1191 318)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (22 15)  (1166 319)  (1166 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (1167 319)  (1167 319)  routing T_22_19.sp4_h_r_30 <X> T_22_19.lc_trk_g3_6
 (24 15)  (1168 319)  (1168 319)  routing T_22_19.sp4_h_r_30 <X> T_22_19.lc_trk_g3_6
 (25 15)  (1169 319)  (1169 319)  routing T_22_19.sp4_h_r_30 <X> T_22_19.lc_trk_g3_6
 (27 15)  (1171 319)  (1171 319)  routing T_22_19.lc_trk_g3_0 <X> T_22_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (1172 319)  (1172 319)  routing T_22_19.lc_trk_g3_0 <X> T_22_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (1173 319)  (1173 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (1174 319)  (1174 319)  routing T_22_19.lc_trk_g1_3 <X> T_22_19.wire_logic_cluster/lc_7/in_1
 (32 15)  (1176 319)  (1176 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (1177 319)  (1177 319)  routing T_22_19.lc_trk_g2_1 <X> T_22_19.input_2_7
 (38 15)  (1182 319)  (1182 319)  LC_7 Logic Functioning bit
 (39 15)  (1183 319)  (1183 319)  LC_7 Logic Functioning bit


LogicTile_23_19

 (22 2)  (1220 306)  (1220 306)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_r_23 lc_trk_g0_7
 (23 2)  (1221 306)  (1221 306)  routing T_23_19.sp12_h_r_23 <X> T_23_19.lc_trk_g0_7
 (25 2)  (1223 306)  (1223 306)  routing T_23_19.sp4_v_b_6 <X> T_23_19.lc_trk_g0_6
 (21 3)  (1219 307)  (1219 307)  routing T_23_19.sp12_h_r_23 <X> T_23_19.lc_trk_g0_7
 (22 3)  (1220 307)  (1220 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_6 lc_trk_g0_6
 (23 3)  (1221 307)  (1221 307)  routing T_23_19.sp4_v_b_6 <X> T_23_19.lc_trk_g0_6
 (3 4)  (1201 308)  (1201 308)  routing T_23_19.sp12_v_t_23 <X> T_23_19.sp12_h_r_0
 (13 4)  (1211 308)  (1211 308)  routing T_23_19.sp4_h_l_40 <X> T_23_19.sp4_v_b_5
 (14 4)  (1212 308)  (1212 308)  routing T_23_19.sp4_v_b_0 <X> T_23_19.lc_trk_g1_0
 (21 4)  (1219 308)  (1219 308)  routing T_23_19.sp4_h_r_19 <X> T_23_19.lc_trk_g1_3
 (22 4)  (1220 308)  (1220 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (1221 308)  (1221 308)  routing T_23_19.sp4_h_r_19 <X> T_23_19.lc_trk_g1_3
 (24 4)  (1222 308)  (1222 308)  routing T_23_19.sp4_h_r_19 <X> T_23_19.lc_trk_g1_3
 (28 4)  (1226 308)  (1226 308)  routing T_23_19.lc_trk_g2_3 <X> T_23_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (1227 308)  (1227 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (1230 308)  (1230 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (1232 308)  (1232 308)  routing T_23_19.lc_trk_g1_0 <X> T_23_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (1234 308)  (1234 308)  LC_2 Logic Functioning bit
 (38 4)  (1236 308)  (1236 308)  LC_2 Logic Functioning bit
 (41 4)  (1239 308)  (1239 308)  LC_2 Logic Functioning bit
 (43 4)  (1241 308)  (1241 308)  LC_2 Logic Functioning bit
 (12 5)  (1210 309)  (1210 309)  routing T_23_19.sp4_h_l_40 <X> T_23_19.sp4_v_b_5
 (16 5)  (1214 309)  (1214 309)  routing T_23_19.sp4_v_b_0 <X> T_23_19.lc_trk_g1_0
 (17 5)  (1215 309)  (1215 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_0 lc_trk_g1_0
 (21 5)  (1219 309)  (1219 309)  routing T_23_19.sp4_h_r_19 <X> T_23_19.lc_trk_g1_3
 (26 5)  (1224 309)  (1224 309)  routing T_23_19.lc_trk_g3_3 <X> T_23_19.wire_logic_cluster/lc_2/in_0
 (27 5)  (1225 309)  (1225 309)  routing T_23_19.lc_trk_g3_3 <X> T_23_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (1226 309)  (1226 309)  routing T_23_19.lc_trk_g3_3 <X> T_23_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (1227 309)  (1227 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (1228 309)  (1228 309)  routing T_23_19.lc_trk_g2_3 <X> T_23_19.wire_logic_cluster/lc_2/in_1
 (37 5)  (1235 309)  (1235 309)  LC_2 Logic Functioning bit
 (39 5)  (1237 309)  (1237 309)  LC_2 Logic Functioning bit
 (41 5)  (1239 309)  (1239 309)  LC_2 Logic Functioning bit
 (43 5)  (1241 309)  (1241 309)  LC_2 Logic Functioning bit
 (21 6)  (1219 310)  (1219 310)  routing T_23_19.sp12_h_l_4 <X> T_23_19.lc_trk_g1_7
 (22 6)  (1220 310)  (1220 310)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (1222 310)  (1222 310)  routing T_23_19.sp12_h_l_4 <X> T_23_19.lc_trk_g1_7
 (27 6)  (1225 310)  (1225 310)  routing T_23_19.lc_trk_g1_7 <X> T_23_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (1227 310)  (1227 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (1228 310)  (1228 310)  routing T_23_19.lc_trk_g1_7 <X> T_23_19.wire_logic_cluster/lc_3/in_1
 (32 6)  (1230 310)  (1230 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (1231 310)  (1231 310)  routing T_23_19.lc_trk_g3_1 <X> T_23_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (1232 310)  (1232 310)  routing T_23_19.lc_trk_g3_1 <X> T_23_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (1234 310)  (1234 310)  LC_3 Logic Functioning bit
 (37 6)  (1235 310)  (1235 310)  LC_3 Logic Functioning bit
 (38 6)  (1236 310)  (1236 310)  LC_3 Logic Functioning bit
 (39 6)  (1237 310)  (1237 310)  LC_3 Logic Functioning bit
 (41 6)  (1239 310)  (1239 310)  LC_3 Logic Functioning bit
 (43 6)  (1241 310)  (1241 310)  LC_3 Logic Functioning bit
 (8 7)  (1206 311)  (1206 311)  routing T_23_19.sp4_h_l_41 <X> T_23_19.sp4_v_t_41
 (21 7)  (1219 311)  (1219 311)  routing T_23_19.sp12_h_l_4 <X> T_23_19.lc_trk_g1_7
 (27 7)  (1225 311)  (1225 311)  routing T_23_19.lc_trk_g1_0 <X> T_23_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (1227 311)  (1227 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (1228 311)  (1228 311)  routing T_23_19.lc_trk_g1_7 <X> T_23_19.wire_logic_cluster/lc_3/in_1
 (36 7)  (1234 311)  (1234 311)  LC_3 Logic Functioning bit
 (38 7)  (1236 311)  (1236 311)  LC_3 Logic Functioning bit
 (21 8)  (1219 312)  (1219 312)  routing T_23_19.sp4_h_r_35 <X> T_23_19.lc_trk_g2_3
 (22 8)  (1220 312)  (1220 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (1221 312)  (1221 312)  routing T_23_19.sp4_h_r_35 <X> T_23_19.lc_trk_g2_3
 (24 8)  (1222 312)  (1222 312)  routing T_23_19.sp4_h_r_35 <X> T_23_19.lc_trk_g2_3
 (27 8)  (1225 312)  (1225 312)  routing T_23_19.lc_trk_g3_2 <X> T_23_19.wire_logic_cluster/lc_4/in_1
 (28 8)  (1226 312)  (1226 312)  routing T_23_19.lc_trk_g3_2 <X> T_23_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (1227 312)  (1227 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (1230 312)  (1230 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (1232 312)  (1232 312)  routing T_23_19.lc_trk_g1_0 <X> T_23_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (1234 312)  (1234 312)  LC_4 Logic Functioning bit
 (38 8)  (1236 312)  (1236 312)  LC_4 Logic Functioning bit
 (41 8)  (1239 312)  (1239 312)  LC_4 Logic Functioning bit
 (43 8)  (1241 312)  (1241 312)  LC_4 Logic Functioning bit
 (8 9)  (1206 313)  (1206 313)  routing T_23_19.sp4_v_t_41 <X> T_23_19.sp4_v_b_7
 (10 9)  (1208 313)  (1208 313)  routing T_23_19.sp4_v_t_41 <X> T_23_19.sp4_v_b_7
 (15 9)  (1213 313)  (1213 313)  routing T_23_19.sp4_v_t_29 <X> T_23_19.lc_trk_g2_0
 (16 9)  (1214 313)  (1214 313)  routing T_23_19.sp4_v_t_29 <X> T_23_19.lc_trk_g2_0
 (17 9)  (1215 313)  (1215 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (22 9)  (1220 313)  (1220 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (28 9)  (1226 313)  (1226 313)  routing T_23_19.lc_trk_g2_0 <X> T_23_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (1227 313)  (1227 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (1228 313)  (1228 313)  routing T_23_19.lc_trk_g3_2 <X> T_23_19.wire_logic_cluster/lc_4/in_1
 (37 9)  (1235 313)  (1235 313)  LC_4 Logic Functioning bit
 (39 9)  (1237 313)  (1237 313)  LC_4 Logic Functioning bit
 (41 9)  (1239 313)  (1239 313)  LC_4 Logic Functioning bit
 (43 9)  (1241 313)  (1241 313)  LC_4 Logic Functioning bit
 (4 10)  (1202 314)  (1202 314)  routing T_23_19.sp4_h_r_0 <X> T_23_19.sp4_v_t_43
 (5 10)  (1203 314)  (1203 314)  routing T_23_19.sp4_v_t_43 <X> T_23_19.sp4_h_l_43
 (6 10)  (1204 314)  (1204 314)  routing T_23_19.sp4_h_r_0 <X> T_23_19.sp4_v_t_43
 (16 10)  (1214 314)  (1214 314)  routing T_23_19.sp4_v_b_37 <X> T_23_19.lc_trk_g2_5
 (17 10)  (1215 314)  (1215 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (1216 314)  (1216 314)  routing T_23_19.sp4_v_b_37 <X> T_23_19.lc_trk_g2_5
 (28 10)  (1226 314)  (1226 314)  routing T_23_19.lc_trk_g2_2 <X> T_23_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (1227 314)  (1227 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (1229 314)  (1229 314)  routing T_23_19.lc_trk_g0_6 <X> T_23_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (1230 314)  (1230 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (1234 314)  (1234 314)  LC_5 Logic Functioning bit
 (37 10)  (1235 314)  (1235 314)  LC_5 Logic Functioning bit
 (38 10)  (1236 314)  (1236 314)  LC_5 Logic Functioning bit
 (39 10)  (1237 314)  (1237 314)  LC_5 Logic Functioning bit
 (41 10)  (1239 314)  (1239 314)  LC_5 Logic Functioning bit
 (43 10)  (1241 314)  (1241 314)  LC_5 Logic Functioning bit
 (5 11)  (1203 315)  (1203 315)  routing T_23_19.sp4_h_r_0 <X> T_23_19.sp4_v_t_43
 (6 11)  (1204 315)  (1204 315)  routing T_23_19.sp4_v_t_43 <X> T_23_19.sp4_h_l_43
 (18 11)  (1216 315)  (1216 315)  routing T_23_19.sp4_v_b_37 <X> T_23_19.lc_trk_g2_5
 (27 11)  (1225 315)  (1225 315)  routing T_23_19.lc_trk_g1_0 <X> T_23_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (1227 315)  (1227 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (1228 315)  (1228 315)  routing T_23_19.lc_trk_g2_2 <X> T_23_19.wire_logic_cluster/lc_5/in_1
 (31 11)  (1229 315)  (1229 315)  routing T_23_19.lc_trk_g0_6 <X> T_23_19.wire_logic_cluster/lc_5/in_3
 (36 11)  (1234 315)  (1234 315)  LC_5 Logic Functioning bit
 (38 11)  (1236 315)  (1236 315)  LC_5 Logic Functioning bit
 (11 12)  (1209 316)  (1209 316)  routing T_23_19.sp4_v_t_45 <X> T_23_19.sp4_v_b_11
 (15 12)  (1213 316)  (1213 316)  routing T_23_19.sp4_h_r_25 <X> T_23_19.lc_trk_g3_1
 (16 12)  (1214 316)  (1214 316)  routing T_23_19.sp4_h_r_25 <X> T_23_19.lc_trk_g3_1
 (17 12)  (1215 316)  (1215 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (22 12)  (1220 316)  (1220 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (1221 316)  (1221 316)  routing T_23_19.sp4_h_r_27 <X> T_23_19.lc_trk_g3_3
 (24 12)  (1222 316)  (1222 316)  routing T_23_19.sp4_h_r_27 <X> T_23_19.lc_trk_g3_3
 (25 12)  (1223 316)  (1223 316)  routing T_23_19.sp4_h_r_34 <X> T_23_19.lc_trk_g3_2
 (26 12)  (1224 316)  (1224 316)  routing T_23_19.lc_trk_g3_7 <X> T_23_19.wire_logic_cluster/lc_6/in_0
 (28 12)  (1226 316)  (1226 316)  routing T_23_19.lc_trk_g2_5 <X> T_23_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (1227 316)  (1227 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (1228 316)  (1228 316)  routing T_23_19.lc_trk_g2_5 <X> T_23_19.wire_logic_cluster/lc_6/in_1
 (32 12)  (1230 316)  (1230 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (1232 316)  (1232 316)  routing T_23_19.lc_trk_g1_0 <X> T_23_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (1234 316)  (1234 316)  LC_6 Logic Functioning bit
 (38 12)  (1236 316)  (1236 316)  LC_6 Logic Functioning bit
 (41 12)  (1239 316)  (1239 316)  LC_6 Logic Functioning bit
 (43 12)  (1241 316)  (1241 316)  LC_6 Logic Functioning bit
 (8 13)  (1206 317)  (1206 317)  routing T_23_19.sp4_h_l_41 <X> T_23_19.sp4_v_b_10
 (9 13)  (1207 317)  (1207 317)  routing T_23_19.sp4_h_l_41 <X> T_23_19.sp4_v_b_10
 (10 13)  (1208 317)  (1208 317)  routing T_23_19.sp4_h_l_41 <X> T_23_19.sp4_v_b_10
 (12 13)  (1210 317)  (1210 317)  routing T_23_19.sp4_v_t_45 <X> T_23_19.sp4_v_b_11
 (18 13)  (1216 317)  (1216 317)  routing T_23_19.sp4_h_r_25 <X> T_23_19.lc_trk_g3_1
 (21 13)  (1219 317)  (1219 317)  routing T_23_19.sp4_h_r_27 <X> T_23_19.lc_trk_g3_3
 (22 13)  (1220 317)  (1220 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (1221 317)  (1221 317)  routing T_23_19.sp4_h_r_34 <X> T_23_19.lc_trk_g3_2
 (24 13)  (1222 317)  (1222 317)  routing T_23_19.sp4_h_r_34 <X> T_23_19.lc_trk_g3_2
 (26 13)  (1224 317)  (1224 317)  routing T_23_19.lc_trk_g3_7 <X> T_23_19.wire_logic_cluster/lc_6/in_0
 (27 13)  (1225 317)  (1225 317)  routing T_23_19.lc_trk_g3_7 <X> T_23_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (1226 317)  (1226 317)  routing T_23_19.lc_trk_g3_7 <X> T_23_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (1227 317)  (1227 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (37 13)  (1235 317)  (1235 317)  LC_6 Logic Functioning bit
 (39 13)  (1237 317)  (1237 317)  LC_6 Logic Functioning bit
 (41 13)  (1239 317)  (1239 317)  LC_6 Logic Functioning bit
 (43 13)  (1241 317)  (1241 317)  LC_6 Logic Functioning bit
 (51 13)  (1249 317)  (1249 317)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (22 14)  (1220 318)  (1220 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (32 14)  (1230 318)  (1230 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (1232 318)  (1232 318)  routing T_23_19.lc_trk_g1_3 <X> T_23_19.wire_logic_cluster/lc_7/in_3
 (35 14)  (1233 318)  (1233 318)  routing T_23_19.lc_trk_g0_7 <X> T_23_19.input_2_7
 (36 14)  (1234 318)  (1234 318)  LC_7 Logic Functioning bit
 (37 14)  (1235 318)  (1235 318)  LC_7 Logic Functioning bit
 (39 14)  (1237 318)  (1237 318)  LC_7 Logic Functioning bit
 (43 14)  (1241 318)  (1241 318)  LC_7 Logic Functioning bit
 (21 15)  (1219 319)  (1219 319)  routing T_23_19.sp4_r_v_b_47 <X> T_23_19.lc_trk_g3_7
 (27 15)  (1225 319)  (1225 319)  routing T_23_19.lc_trk_g1_0 <X> T_23_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (1227 319)  (1227 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (1229 319)  (1229 319)  routing T_23_19.lc_trk_g1_3 <X> T_23_19.wire_logic_cluster/lc_7/in_3
 (32 15)  (1230 319)  (1230 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (1233 319)  (1233 319)  routing T_23_19.lc_trk_g0_7 <X> T_23_19.input_2_7
 (36 15)  (1234 319)  (1234 319)  LC_7 Logic Functioning bit
 (37 15)  (1235 319)  (1235 319)  LC_7 Logic Functioning bit
 (38 15)  (1236 319)  (1236 319)  LC_7 Logic Functioning bit
 (42 15)  (1240 319)  (1240 319)  LC_7 Logic Functioning bit


LogicTile_24_19

 (17 0)  (1269 304)  (1269 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (18 1)  (1270 305)  (1270 305)  routing T_24_19.sp4_r_v_b_34 <X> T_24_19.lc_trk_g0_1
 (21 2)  (1273 306)  (1273 306)  routing T_24_19.sp4_v_b_7 <X> T_24_19.lc_trk_g0_7
 (22 2)  (1274 306)  (1274 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (1275 306)  (1275 306)  routing T_24_19.sp4_v_b_7 <X> T_24_19.lc_trk_g0_7
 (14 4)  (1266 308)  (1266 308)  routing T_24_19.sp4_v_b_0 <X> T_24_19.lc_trk_g1_0
 (17 4)  (1269 308)  (1269 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (16 5)  (1268 309)  (1268 309)  routing T_24_19.sp4_v_b_0 <X> T_24_19.lc_trk_g1_0
 (17 5)  (1269 309)  (1269 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_0 lc_trk_g1_0
 (17 8)  (1269 312)  (1269 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (25 8)  (1277 312)  (1277 312)  routing T_24_19.sp4_h_r_34 <X> T_24_19.lc_trk_g2_2
 (26 8)  (1278 312)  (1278 312)  routing T_24_19.lc_trk_g2_6 <X> T_24_19.wire_logic_cluster/lc_4/in_0
 (29 8)  (1281 312)  (1281 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (1284 312)  (1284 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (1285 312)  (1285 312)  routing T_24_19.lc_trk_g2_1 <X> T_24_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (1288 312)  (1288 312)  LC_4 Logic Functioning bit
 (37 8)  (1289 312)  (1289 312)  LC_4 Logic Functioning bit
 (38 8)  (1290 312)  (1290 312)  LC_4 Logic Functioning bit
 (39 8)  (1291 312)  (1291 312)  LC_4 Logic Functioning bit
 (41 8)  (1293 312)  (1293 312)  LC_4 Logic Functioning bit
 (43 8)  (1295 312)  (1295 312)  LC_4 Logic Functioning bit
 (18 9)  (1270 313)  (1270 313)  routing T_24_19.sp4_r_v_b_33 <X> T_24_19.lc_trk_g2_1
 (22 9)  (1274 313)  (1274 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (1275 313)  (1275 313)  routing T_24_19.sp4_h_r_34 <X> T_24_19.lc_trk_g2_2
 (24 9)  (1276 313)  (1276 313)  routing T_24_19.sp4_h_r_34 <X> T_24_19.lc_trk_g2_2
 (26 9)  (1278 313)  (1278 313)  routing T_24_19.lc_trk_g2_6 <X> T_24_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (1280 313)  (1280 313)  routing T_24_19.lc_trk_g2_6 <X> T_24_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (1281 313)  (1281 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (37 9)  (1289 313)  (1289 313)  LC_4 Logic Functioning bit
 (39 9)  (1291 313)  (1291 313)  LC_4 Logic Functioning bit
 (52 9)  (1304 313)  (1304 313)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (27 10)  (1279 314)  (1279 314)  routing T_24_19.lc_trk_g1_1 <X> T_24_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (1281 314)  (1281 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (1284 314)  (1284 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (1285 314)  (1285 314)  routing T_24_19.lc_trk_g2_2 <X> T_24_19.wire_logic_cluster/lc_5/in_3
 (35 10)  (1287 314)  (1287 314)  routing T_24_19.lc_trk_g0_7 <X> T_24_19.input_2_5
 (42 10)  (1294 314)  (1294 314)  LC_5 Logic Functioning bit
 (22 11)  (1274 315)  (1274 315)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_t_21 lc_trk_g2_6
 (23 11)  (1275 315)  (1275 315)  routing T_24_19.sp12_v_t_21 <X> T_24_19.lc_trk_g2_6
 (25 11)  (1277 315)  (1277 315)  routing T_24_19.sp12_v_t_21 <X> T_24_19.lc_trk_g2_6
 (27 11)  (1279 315)  (1279 315)  routing T_24_19.lc_trk_g1_0 <X> T_24_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (1281 315)  (1281 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (1283 315)  (1283 315)  routing T_24_19.lc_trk_g2_2 <X> T_24_19.wire_logic_cluster/lc_5/in_3
 (32 11)  (1284 315)  (1284 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (1287 315)  (1287 315)  routing T_24_19.lc_trk_g0_7 <X> T_24_19.input_2_5
 (47 11)  (1299 315)  (1299 315)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (29 12)  (1281 316)  (1281 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (1282 316)  (1282 316)  routing T_24_19.lc_trk_g0_7 <X> T_24_19.wire_logic_cluster/lc_6/in_1
 (32 12)  (1284 316)  (1284 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (1286 316)  (1286 316)  routing T_24_19.lc_trk_g1_0 <X> T_24_19.wire_logic_cluster/lc_6/in_3
 (26 13)  (1278 317)  (1278 317)  routing T_24_19.lc_trk_g2_2 <X> T_24_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (1280 317)  (1280 317)  routing T_24_19.lc_trk_g2_2 <X> T_24_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (1281 317)  (1281 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (1282 317)  (1282 317)  routing T_24_19.lc_trk_g0_7 <X> T_24_19.wire_logic_cluster/lc_6/in_1
 (32 13)  (1284 317)  (1284 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (1286 317)  (1286 317)  routing T_24_19.lc_trk_g1_1 <X> T_24_19.input_2_6
 (43 13)  (1295 317)  (1295 317)  LC_6 Logic Functioning bit
 (53 13)  (1305 317)  (1305 317)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (2 14)  (1254 318)  (1254 318)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10
 (27 14)  (1279 318)  (1279 318)  routing T_24_19.lc_trk_g1_1 <X> T_24_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (1281 318)  (1281 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (1284 318)  (1284 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (1285 318)  (1285 318)  routing T_24_19.lc_trk_g2_2 <X> T_24_19.wire_logic_cluster/lc_7/in_3
 (35 14)  (1287 318)  (1287 318)  routing T_24_19.lc_trk_g0_7 <X> T_24_19.input_2_7
 (47 14)  (1299 318)  (1299 318)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (27 15)  (1279 319)  (1279 319)  routing T_24_19.lc_trk_g1_0 <X> T_24_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (1281 319)  (1281 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (1283 319)  (1283 319)  routing T_24_19.lc_trk_g2_2 <X> T_24_19.wire_logic_cluster/lc_7/in_3
 (32 15)  (1284 319)  (1284 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (1287 319)  (1287 319)  routing T_24_19.lc_trk_g0_7 <X> T_24_19.input_2_7
 (42 15)  (1294 319)  (1294 319)  LC_7 Logic Functioning bit
 (53 15)  (1305 319)  (1305 319)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


RAM_Tile_25_19

 (11 0)  (1317 304)  (1317 304)  routing T_25_19.sp4_h_l_45 <X> T_25_19.sp4_v_b_2
 (13 0)  (1319 304)  (1319 304)  routing T_25_19.sp4_h_l_45 <X> T_25_19.sp4_v_b_2
 (14 0)  (1320 304)  (1320 304)  routing T_25_19.sp12_h_r_0 <X> T_25_19.lc_trk_g0_0
 (3 1)  (1309 305)  (1309 305)  routing T_25_19.sp12_h_l_23 <X> T_25_19.sp12_v_b_0
 (7 1)  (1313 305)  (1313 305)  Ram config bit: MEMB_Power_Up_Control

 (12 1)  (1318 305)  (1318 305)  routing T_25_19.sp4_h_l_45 <X> T_25_19.sp4_v_b_2
 (14 1)  (1320 305)  (1320 305)  routing T_25_19.sp12_h_r_0 <X> T_25_19.lc_trk_g0_0
 (15 1)  (1321 305)  (1321 305)  routing T_25_19.sp12_h_r_0 <X> T_25_19.lc_trk_g0_0
 (17 1)  (1323 305)  (1323 305)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_0 lc_trk_g0_0
 (26 1)  (1332 305)  (1332 305)  routing T_25_19.lc_trk_g2_2 <X> T_25_19.input0_0
 (28 1)  (1334 305)  (1334 305)  routing T_25_19.lc_trk_g2_2 <X> T_25_19.input0_0
 (29 1)  (1335 305)  (1335 305)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g2_2 input0_0
 (0 2)  (1306 306)  (1306 306)  routing T_25_19.glb_netwk_6 <X> T_25_19.wire_bram/ram/RCLK
 (1 2)  (1307 306)  (1307 306)  routing T_25_19.glb_netwk_6 <X> T_25_19.wire_bram/ram/RCLK
 (2 2)  (1308 306)  (1308 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (10 2)  (1316 306)  (1316 306)  routing T_25_19.sp4_v_b_8 <X> T_25_19.sp4_h_l_36
 (22 2)  (1328 306)  (1328 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (21 3)  (1327 307)  (1327 307)  routing T_25_19.sp4_r_v_b_31 <X> T_25_19.lc_trk_g0_7
 (27 3)  (1333 307)  (1333 307)  routing T_25_19.lc_trk_g3_0 <X> T_25_19.input0_1
 (28 3)  (1334 307)  (1334 307)  routing T_25_19.lc_trk_g3_0 <X> T_25_19.input0_1
 (29 3)  (1335 307)  (1335 307)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g3_0 input0_1
 (3 5)  (1309 309)  (1309 309)  routing T_25_19.sp12_h_l_23 <X> T_25_19.sp12_h_r_0
 (9 5)  (1315 309)  (1315 309)  routing T_25_19.sp4_v_t_45 <X> T_25_19.sp4_v_b_4
 (10 5)  (1316 309)  (1316 309)  routing T_25_19.sp4_v_t_45 <X> T_25_19.sp4_v_b_4
 (15 5)  (1321 309)  (1321 309)  routing T_25_19.sp4_v_b_16 <X> T_25_19.lc_trk_g1_0
 (16 5)  (1322 309)  (1322 309)  routing T_25_19.sp4_v_b_16 <X> T_25_19.lc_trk_g1_0
 (17 5)  (1323 309)  (1323 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_16 lc_trk_g1_0
 (29 5)  (1335 309)  (1335 309)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g0_0 input0_2
 (5 6)  (1311 310)  (1311 310)  routing T_25_19.sp4_v_t_38 <X> T_25_19.sp4_h_l_38
 (26 6)  (1332 310)  (1332 310)  routing T_25_19.lc_trk_g1_6 <X> T_25_19.input0_3
 (3 7)  (1309 311)  (1309 311)  routing T_25_19.sp12_h_l_23 <X> T_25_19.sp12_v_t_23
 (6 7)  (1312 311)  (1312 311)  routing T_25_19.sp4_v_t_38 <X> T_25_19.sp4_h_l_38
 (22 7)  (1328 311)  (1328 311)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_22 lc_trk_g1_6
 (23 7)  (1329 311)  (1329 311)  routing T_25_19.sp12_h_r_22 <X> T_25_19.lc_trk_g1_6
 (25 7)  (1331 311)  (1331 311)  routing T_25_19.sp12_h_r_22 <X> T_25_19.lc_trk_g1_6
 (26 7)  (1332 311)  (1332 311)  routing T_25_19.lc_trk_g1_6 <X> T_25_19.input0_3
 (27 7)  (1333 311)  (1333 311)  routing T_25_19.lc_trk_g1_6 <X> T_25_19.input0_3
 (29 7)  (1335 311)  (1335 311)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g1_6 input0_3
 (14 8)  (1320 312)  (1320 312)  routing T_25_19.sp4_h_r_40 <X> T_25_19.lc_trk_g2_0
 (25 8)  (1331 312)  (1331 312)  routing T_25_19.sp4_h_r_34 <X> T_25_19.lc_trk_g2_2
 (28 8)  (1334 312)  (1334 312)  routing T_25_19.lc_trk_g2_7 <X> T_25_19.wire_bram/ram/WDATA_11
 (29 8)  (1335 312)  (1335 312)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_7 wire_bram/ram/WDATA_11
 (30 8)  (1336 312)  (1336 312)  routing T_25_19.lc_trk_g2_7 <X> T_25_19.wire_bram/ram/WDATA_11
 (39 8)  (1345 312)  (1345 312)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_11 sp4_v_b_40
 (3 9)  (1309 313)  (1309 313)  routing T_25_19.sp12_h_l_22 <X> T_25_19.sp12_v_b_1
 (14 9)  (1320 313)  (1320 313)  routing T_25_19.sp4_h_r_40 <X> T_25_19.lc_trk_g2_0
 (15 9)  (1321 313)  (1321 313)  routing T_25_19.sp4_h_r_40 <X> T_25_19.lc_trk_g2_0
 (16 9)  (1322 313)  (1322 313)  routing T_25_19.sp4_h_r_40 <X> T_25_19.lc_trk_g2_0
 (17 9)  (1323 313)  (1323 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (22 9)  (1328 313)  (1328 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (1329 313)  (1329 313)  routing T_25_19.sp4_h_r_34 <X> T_25_19.lc_trk_g2_2
 (24 9)  (1330 313)  (1330 313)  routing T_25_19.sp4_h_r_34 <X> T_25_19.lc_trk_g2_2
 (26 9)  (1332 313)  (1332 313)  routing T_25_19.lc_trk_g3_3 <X> T_25_19.input0_4
 (27 9)  (1333 313)  (1333 313)  routing T_25_19.lc_trk_g3_3 <X> T_25_19.input0_4
 (28 9)  (1334 313)  (1334 313)  routing T_25_19.lc_trk_g3_3 <X> T_25_19.input0_4
 (29 9)  (1335 313)  (1335 313)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g3_3 input0_4
 (30 9)  (1336 313)  (1336 313)  routing T_25_19.lc_trk_g2_7 <X> T_25_19.wire_bram/ram/WDATA_11
 (14 10)  (1320 314)  (1320 314)  routing T_25_19.sp4_v_b_28 <X> T_25_19.lc_trk_g2_4
 (15 10)  (1321 314)  (1321 314)  routing T_25_19.sp4_h_r_45 <X> T_25_19.lc_trk_g2_5
 (16 10)  (1322 314)  (1322 314)  routing T_25_19.sp4_h_r_45 <X> T_25_19.lc_trk_g2_5
 (17 10)  (1323 314)  (1323 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (1324 314)  (1324 314)  routing T_25_19.sp4_h_r_45 <X> T_25_19.lc_trk_g2_5
 (19 10)  (1325 314)  (1325 314)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_t_20 sp4_v_b_23
 (21 10)  (1327 314)  (1327 314)  routing T_25_19.sp4_h_l_26 <X> T_25_19.lc_trk_g2_7
 (22 10)  (1328 314)  (1328 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_26 lc_trk_g2_7
 (23 10)  (1329 314)  (1329 314)  routing T_25_19.sp4_h_l_26 <X> T_25_19.lc_trk_g2_7
 (24 10)  (1330 314)  (1330 314)  routing T_25_19.sp4_h_l_26 <X> T_25_19.lc_trk_g2_7
 (26 10)  (1332 314)  (1332 314)  routing T_25_19.lc_trk_g2_5 <X> T_25_19.input0_5
 (35 10)  (1341 314)  (1341 314)  routing T_25_19.lc_trk_g3_4 <X> T_25_19.input2_5
 (8 11)  (1314 315)  (1314 315)  routing T_25_19.sp4_h_l_42 <X> T_25_19.sp4_v_t_42
 (16 11)  (1322 315)  (1322 315)  routing T_25_19.sp4_v_b_28 <X> T_25_19.lc_trk_g2_4
 (17 11)  (1323 315)  (1323 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_28 lc_trk_g2_4
 (18 11)  (1324 315)  (1324 315)  routing T_25_19.sp4_h_r_45 <X> T_25_19.lc_trk_g2_5
 (28 11)  (1334 315)  (1334 315)  routing T_25_19.lc_trk_g2_5 <X> T_25_19.input0_5
 (29 11)  (1335 315)  (1335 315)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g2_5 input0_5
 (32 11)  (1338 315)  (1338 315)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g3_4 input2_5
 (33 11)  (1339 315)  (1339 315)  routing T_25_19.lc_trk_g3_4 <X> T_25_19.input2_5
 (34 11)  (1340 315)  (1340 315)  routing T_25_19.lc_trk_g3_4 <X> T_25_19.input2_5
 (22 12)  (1328 316)  (1328 316)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_8 lc_trk_g3_3
 (23 12)  (1329 316)  (1329 316)  routing T_25_19.sp12_v_t_8 <X> T_25_19.lc_trk_g3_3
 (35 12)  (1341 316)  (1341 316)  routing T_25_19.lc_trk_g3_7 <X> T_25_19.input2_6
 (16 13)  (1322 317)  (1322 317)  routing T_25_19.sp12_v_t_7 <X> T_25_19.lc_trk_g3_0
 (17 13)  (1323 317)  (1323 317)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_t_7 lc_trk_g3_0
 (28 13)  (1334 317)  (1334 317)  routing T_25_19.lc_trk_g2_0 <X> T_25_19.input0_6
 (29 13)  (1335 317)  (1335 317)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g2_0 input0_6
 (32 13)  (1338 317)  (1338 317)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g3_7 input2_6
 (33 13)  (1339 317)  (1339 317)  routing T_25_19.lc_trk_g3_7 <X> T_25_19.input2_6
 (34 13)  (1340 317)  (1340 317)  routing T_25_19.lc_trk_g3_7 <X> T_25_19.input2_6
 (35 13)  (1341 317)  (1341 317)  routing T_25_19.lc_trk_g3_7 <X> T_25_19.input2_6
 (0 14)  (1306 318)  (1306 318)  routing T_25_19.lc_trk_g2_4 <X> T_25_19.wire_bram/ram/RE
 (1 14)  (1307 318)  (1307 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (10 14)  (1316 318)  (1316 318)  routing T_25_19.sp4_v_b_5 <X> T_25_19.sp4_h_l_47
 (11 14)  (1317 318)  (1317 318)  routing T_25_19.sp4_h_r_5 <X> T_25_19.sp4_v_t_46
 (12 14)  (1318 318)  (1318 318)  routing T_25_19.sp4_v_b_11 <X> T_25_19.sp4_h_l_46
 (13 14)  (1319 318)  (1319 318)  routing T_25_19.sp4_h_r_5 <X> T_25_19.sp4_v_t_46
 (21 14)  (1327 318)  (1327 318)  routing T_25_19.sp12_v_t_4 <X> T_25_19.lc_trk_g3_7
 (22 14)  (1328 318)  (1328 318)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_4 lc_trk_g3_7
 (24 14)  (1330 318)  (1330 318)  routing T_25_19.sp12_v_t_4 <X> T_25_19.lc_trk_g3_7
 (35 14)  (1341 318)  (1341 318)  routing T_25_19.lc_trk_g0_7 <X> T_25_19.input2_7
 (1 15)  (1307 319)  (1307 319)  routing T_25_19.lc_trk_g2_4 <X> T_25_19.wire_bram/ram/RE
 (3 15)  (1309 319)  (1309 319)  routing T_25_19.sp12_h_l_22 <X> T_25_19.sp12_v_t_22
 (12 15)  (1318 319)  (1318 319)  routing T_25_19.sp4_h_r_5 <X> T_25_19.sp4_v_t_46
 (15 15)  (1321 319)  (1321 319)  routing T_25_19.sp4_v_b_44 <X> T_25_19.lc_trk_g3_4
 (16 15)  (1322 319)  (1322 319)  routing T_25_19.sp4_v_b_44 <X> T_25_19.lc_trk_g3_4
 (17 15)  (1323 319)  (1323 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_44 lc_trk_g3_4
 (21 15)  (1327 319)  (1327 319)  routing T_25_19.sp12_v_t_4 <X> T_25_19.lc_trk_g3_7
 (27 15)  (1333 319)  (1333 319)  routing T_25_19.lc_trk_g1_0 <X> T_25_19.input0_7
 (29 15)  (1335 319)  (1335 319)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g1_0 input0_7
 (32 15)  (1338 319)  (1338 319)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g0_7 input2_7
 (35 15)  (1341 319)  (1341 319)  routing T_25_19.lc_trk_g0_7 <X> T_25_19.input2_7


LogicTile_26_19

 (2 0)  (1350 304)  (1350 304)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (11 0)  (1359 304)  (1359 304)  routing T_26_19.sp4_h_l_45 <X> T_26_19.sp4_v_b_2
 (13 0)  (1361 304)  (1361 304)  routing T_26_19.sp4_h_l_45 <X> T_26_19.sp4_v_b_2
 (12 1)  (1360 305)  (1360 305)  routing T_26_19.sp4_h_l_45 <X> T_26_19.sp4_v_b_2
 (11 4)  (1359 308)  (1359 308)  routing T_26_19.sp4_h_r_0 <X> T_26_19.sp4_v_b_5
 (12 7)  (1360 311)  (1360 311)  routing T_26_19.sp4_h_l_40 <X> T_26_19.sp4_v_t_40
 (4 10)  (1352 314)  (1352 314)  routing T_26_19.sp4_h_r_0 <X> T_26_19.sp4_v_t_43
 (6 10)  (1354 314)  (1354 314)  routing T_26_19.sp4_h_r_0 <X> T_26_19.sp4_v_t_43
 (4 11)  (1352 315)  (1352 315)  routing T_26_19.sp4_v_b_1 <X> T_26_19.sp4_h_l_43
 (5 11)  (1353 315)  (1353 315)  routing T_26_19.sp4_h_r_0 <X> T_26_19.sp4_v_t_43
 (12 11)  (1360 315)  (1360 315)  routing T_26_19.sp4_h_l_45 <X> T_26_19.sp4_v_t_45
 (11 12)  (1359 316)  (1359 316)  routing T_26_19.sp4_h_l_40 <X> T_26_19.sp4_v_b_11
 (13 12)  (1361 316)  (1361 316)  routing T_26_19.sp4_h_l_40 <X> T_26_19.sp4_v_b_11
 (3 13)  (1351 317)  (1351 317)  routing T_26_19.sp12_h_l_22 <X> T_26_19.sp12_h_r_1
 (12 13)  (1360 317)  (1360 317)  routing T_26_19.sp4_h_l_40 <X> T_26_19.sp4_v_b_11


LogicTile_27_19

 (5 1)  (1407 305)  (1407 305)  routing T_27_19.sp4_h_r_0 <X> T_27_19.sp4_v_b_0
 (6 3)  (1408 307)  (1408 307)  routing T_27_19.sp4_h_r_0 <X> T_27_19.sp4_h_l_37
 (19 12)  (1421 316)  (1421 316)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13
 (8 13)  (1410 317)  (1410 317)  routing T_27_19.sp4_v_t_42 <X> T_27_19.sp4_v_b_10
 (10 13)  (1412 317)  (1412 317)  routing T_27_19.sp4_v_t_42 <X> T_27_19.sp4_v_b_10


LogicTile_28_19

 (17 0)  (1473 304)  (1473 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (22 4)  (1478 308)  (1478 308)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (1479 308)  (1479 308)  routing T_28_19.sp12_h_r_11 <X> T_28_19.lc_trk_g1_3
 (32 10)  (1488 314)  (1488 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (1490 314)  (1490 314)  routing T_28_19.lc_trk_g1_3 <X> T_28_19.wire_logic_cluster/lc_5/in_3
 (37 10)  (1493 314)  (1493 314)  LC_5 Logic Functioning bit
 (39 10)  (1495 314)  (1495 314)  LC_5 Logic Functioning bit
 (22 11)  (1478 315)  (1478 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (29 11)  (1485 315)  (1485 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (1487 315)  (1487 315)  routing T_28_19.lc_trk_g1_3 <X> T_28_19.wire_logic_cluster/lc_5/in_3
 (36 11)  (1492 315)  (1492 315)  LC_5 Logic Functioning bit
 (38 11)  (1494 315)  (1494 315)  LC_5 Logic Functioning bit
 (52 11)  (1508 315)  (1508 315)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (26 12)  (1482 316)  (1482 316)  routing T_28_19.lc_trk_g2_6 <X> T_28_19.wire_logic_cluster/lc_6/in_0
 (29 12)  (1485 316)  (1485 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (47 12)  (1503 316)  (1503 316)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (26 13)  (1482 317)  (1482 317)  routing T_28_19.lc_trk_g2_6 <X> T_28_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (1484 317)  (1484 317)  routing T_28_19.lc_trk_g2_6 <X> T_28_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (1485 317)  (1485 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (37 13)  (1493 317)  (1493 317)  LC_6 Logic Functioning bit
 (39 13)  (1495 317)  (1495 317)  LC_6 Logic Functioning bit
 (40 13)  (1496 317)  (1496 317)  LC_6 Logic Functioning bit
 (42 13)  (1498 317)  (1498 317)  LC_6 Logic Functioning bit


LogicTile_31_19

 (5 2)  (1623 306)  (1623 306)  routing T_31_19.sp4_h_r_9 <X> T_31_19.sp4_h_l_37
 (4 3)  (1622 307)  (1622 307)  routing T_31_19.sp4_h_r_9 <X> T_31_19.sp4_h_l_37


IO_Tile_33_19

 (3 1)  (1729 305)  (1729 305)  IO control bit: IORIGHT_REN_1

 (3 6)  (1729 310)  (1729 310)  IO control bit: IORIGHT_IE_1

 (0 8)  (1726 312)  (1726 312)  Enable bit of Mux _out_links/OutMux2_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_20
 (16 8)  (1742 312)  (1742 312)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (10 10)  (1736 314)  (1736 314)  routing T_33_19.lc_trk_g1_7 <X> T_33_19.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (1737 314)  (1737 314)  routing T_33_19.lc_trk_g1_7 <X> T_33_19.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1738 314)  (1738 314)  routing T_33_19.lc_trk_g1_4 <X> T_33_19.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 314)  (1739 314)  routing T_33_19.lc_trk_g1_4 <X> T_33_19.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 314)  (1742 314)  IOB_1 IO Functioning bit
 (10 11)  (1736 315)  (1736 315)  routing T_33_19.lc_trk_g1_7 <X> T_33_19.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1737 315)  (1737 315)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_7 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 315)  (1739 315)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (6 13)  (1732 317)  (1732 317)  routing T_33_19.span12_horz_12 <X> T_33_19.lc_trk_g1_4
 (7 13)  (1733 317)  (1733 317)  Enable bit of Mux _local_links/g1_mux_4 => span12_horz_12 lc_trk_g1_4
 (17 13)  (1743 317)  (1743 317)  IOB_1 IO Functioning bit
 (5 14)  (1731 318)  (1731 318)  routing T_33_19.span4_vert_b_15 <X> T_33_19.lc_trk_g1_7
 (7 14)  (1733 318)  (1733 318)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_15 lc_trk_g1_7
 (8 14)  (1734 318)  (1734 318)  routing T_33_19.span4_vert_b_15 <X> T_33_19.lc_trk_g1_7
 (17 14)  (1743 318)  (1743 318)  IOB_1 IO Functioning bit


IO_Tile_0_18

 (16 0)  (1 288)  (1 288)  IOB_0 IO Functioning bit
 (13 3)  (4 291)  (4 291)  routing T_0_18.span4_horz_7 <X> T_0_18.span4_vert_b_1
 (14 3)  (3 291)  (3 291)  routing T_0_18.span4_horz_7 <X> T_0_18.span4_vert_b_1
 (17 3)  (0 291)  (0 291)  IOB_0 IO Functioning bit
 (12 4)  (5 292)  (5 292)  routing T_0_18.lc_trk_g1_1 <X> T_0_18.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 292)  (1 292)  IOB_0 IO Functioning bit
 (13 5)  (4 293)  (4 293)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 294)  (15 294)  IO control bit: IOLEFT_REN_0

 (5 8)  (12 296)  (12 296)  routing T_0_18.span4_vert_b_9 <X> T_0_18.lc_trk_g1_1
 (7 8)  (10 296)  (10 296)  Enable bit of Mux _local_links/g1_mux_1 => span4_vert_b_9 lc_trk_g1_1
 (8 8)  (9 296)  (9 296)  routing T_0_18.span4_vert_b_9 <X> T_0_18.lc_trk_g1_1


LogicTile_4_18

 (9 10)  (189 298)  (189 298)  routing T_4_18.sp4_h_r_4 <X> T_4_18.sp4_h_l_42
 (10 10)  (190 298)  (190 298)  routing T_4_18.sp4_h_r_4 <X> T_4_18.sp4_h_l_42


LogicTile_6_18

 (15 0)  (303 288)  (303 288)  routing T_6_18.sp12_h_r_1 <X> T_6_18.lc_trk_g0_1
 (17 0)  (305 288)  (305 288)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_1 lc_trk_g0_1
 (18 0)  (306 288)  (306 288)  routing T_6_18.sp12_h_r_1 <X> T_6_18.lc_trk_g0_1
 (18 1)  (306 289)  (306 289)  routing T_6_18.sp12_h_r_1 <X> T_6_18.lc_trk_g0_1
 (15 12)  (303 300)  (303 300)  routing T_6_18.sp4_v_t_28 <X> T_6_18.lc_trk_g3_1
 (16 12)  (304 300)  (304 300)  routing T_6_18.sp4_v_t_28 <X> T_6_18.lc_trk_g3_1
 (17 12)  (305 300)  (305 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (29 12)  (317 300)  (317 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (319 300)  (319 300)  routing T_6_18.lc_trk_g3_6 <X> T_6_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (320 300)  (320 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (321 300)  (321 300)  routing T_6_18.lc_trk_g3_6 <X> T_6_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (322 300)  (322 300)  routing T_6_18.lc_trk_g3_6 <X> T_6_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (324 300)  (324 300)  LC_6 Logic Functioning bit
 (37 12)  (325 300)  (325 300)  LC_6 Logic Functioning bit
 (38 12)  (326 300)  (326 300)  LC_6 Logic Functioning bit
 (39 12)  (327 300)  (327 300)  LC_6 Logic Functioning bit
 (40 12)  (328 300)  (328 300)  LC_6 Logic Functioning bit
 (41 12)  (329 300)  (329 300)  LC_6 Logic Functioning bit
 (42 12)  (330 300)  (330 300)  LC_6 Logic Functioning bit
 (43 12)  (331 300)  (331 300)  LC_6 Logic Functioning bit
 (46 12)  (334 300)  (334 300)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (27 13)  (315 301)  (315 301)  routing T_6_18.lc_trk_g3_1 <X> T_6_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (316 301)  (316 301)  routing T_6_18.lc_trk_g3_1 <X> T_6_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (317 301)  (317 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (319 301)  (319 301)  routing T_6_18.lc_trk_g3_6 <X> T_6_18.wire_logic_cluster/lc_6/in_3
 (37 13)  (325 301)  (325 301)  LC_6 Logic Functioning bit
 (39 13)  (327 301)  (327 301)  LC_6 Logic Functioning bit
 (40 13)  (328 301)  (328 301)  LC_6 Logic Functioning bit
 (41 13)  (329 301)  (329 301)  LC_6 Logic Functioning bit
 (42 13)  (330 301)  (330 301)  LC_6 Logic Functioning bit
 (43 13)  (331 301)  (331 301)  LC_6 Logic Functioning bit
 (25 14)  (313 302)  (313 302)  routing T_6_18.sp4_v_b_38 <X> T_6_18.lc_trk_g3_6
 (22 15)  (310 303)  (310 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (311 303)  (311 303)  routing T_6_18.sp4_v_b_38 <X> T_6_18.lc_trk_g3_6
 (25 15)  (313 303)  (313 303)  routing T_6_18.sp4_v_b_38 <X> T_6_18.lc_trk_g3_6


LogicTile_7_18

 (9 0)  (351 288)  (351 288)  routing T_7_18.sp4_v_t_36 <X> T_7_18.sp4_h_r_1
 (0 2)  (342 290)  (342 290)  routing T_7_18.glb_netwk_6 <X> T_7_18.wire_logic_cluster/lc_7/clk
 (1 2)  (343 290)  (343 290)  routing T_7_18.glb_netwk_6 <X> T_7_18.wire_logic_cluster/lc_7/clk
 (2 2)  (344 290)  (344 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (25 10)  (367 298)  (367 298)  routing T_7_18.wire_logic_cluster/lc_6/out <X> T_7_18.lc_trk_g2_6
 (14 11)  (356 299)  (356 299)  routing T_7_18.sp4_r_v_b_36 <X> T_7_18.lc_trk_g2_4
 (17 11)  (359 299)  (359 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (364 299)  (364 299)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 12)  (368 300)  (368 300)  routing T_7_18.lc_trk_g2_4 <X> T_7_18.wire_logic_cluster/lc_6/in_0
 (36 12)  (378 300)  (378 300)  LC_6 Logic Functioning bit
 (38 12)  (380 300)  (380 300)  LC_6 Logic Functioning bit
 (41 12)  (383 300)  (383 300)  LC_6 Logic Functioning bit
 (43 12)  (385 300)  (385 300)  LC_6 Logic Functioning bit
 (45 12)  (387 300)  (387 300)  LC_6 Logic Functioning bit
 (28 13)  (370 301)  (370 301)  routing T_7_18.lc_trk_g2_4 <X> T_7_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (371 301)  (371 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (37 13)  (379 301)  (379 301)  LC_6 Logic Functioning bit
 (39 13)  (381 301)  (381 301)  LC_6 Logic Functioning bit
 (40 13)  (382 301)  (382 301)  LC_6 Logic Functioning bit
 (42 13)  (384 301)  (384 301)  LC_6 Logic Functioning bit
 (31 14)  (373 302)  (373 302)  routing T_7_18.lc_trk_g2_6 <X> T_7_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (374 302)  (374 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (375 302)  (375 302)  routing T_7_18.lc_trk_g2_6 <X> T_7_18.wire_logic_cluster/lc_7/in_3
 (40 14)  (382 302)  (382 302)  LC_7 Logic Functioning bit
 (41 14)  (383 302)  (383 302)  LC_7 Logic Functioning bit
 (42 14)  (384 302)  (384 302)  LC_7 Logic Functioning bit
 (43 14)  (385 302)  (385 302)  LC_7 Logic Functioning bit
 (31 15)  (373 303)  (373 303)  routing T_7_18.lc_trk_g2_6 <X> T_7_18.wire_logic_cluster/lc_7/in_3
 (40 15)  (382 303)  (382 303)  LC_7 Logic Functioning bit
 (41 15)  (383 303)  (383 303)  LC_7 Logic Functioning bit
 (42 15)  (384 303)  (384 303)  LC_7 Logic Functioning bit
 (43 15)  (385 303)  (385 303)  LC_7 Logic Functioning bit


RAM_Tile_8_18

 (25 0)  (421 288)  (421 288)  routing T_8_18.sp4_h_l_7 <X> T_8_18.lc_trk_g0_2
 (28 0)  (424 288)  (424 288)  routing T_8_18.lc_trk_g2_7 <X> T_8_18.wire_bram/ram/WDATA_7
 (29 0)  (425 288)  (425 288)  Enable bit of Mux _bram/lcb1_0 => lc_trk_g2_7 wire_bram/ram/WDATA_7
 (30 0)  (426 288)  (426 288)  routing T_8_18.lc_trk_g2_7 <X> T_8_18.wire_bram/ram/WDATA_7
 (36 0)  (432 288)  (432 288)  Enable bit of Mux _out_links/OutMux8_0 => wire_bram/ram/RDATA_7 sp4_h_l_21
 (22 1)  (418 289)  (418 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (419 289)  (419 289)  routing T_8_18.sp4_h_l_7 <X> T_8_18.lc_trk_g0_2
 (24 1)  (420 289)  (420 289)  routing T_8_18.sp4_h_l_7 <X> T_8_18.lc_trk_g0_2
 (25 1)  (421 289)  (421 289)  routing T_8_18.sp4_h_l_7 <X> T_8_18.lc_trk_g0_2
 (30 1)  (426 289)  (426 289)  routing T_8_18.lc_trk_g2_7 <X> T_8_18.wire_bram/ram/WDATA_7
 (0 2)  (396 290)  (396 290)  routing T_8_18.glb_netwk_6 <X> T_8_18.wire_bram/ram/WCLK
 (1 2)  (397 290)  (397 290)  routing T_8_18.glb_netwk_6 <X> T_8_18.wire_bram/ram/WCLK
 (2 2)  (398 290)  (398 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (14 2)  (410 290)  (410 290)  routing T_8_18.sp4_h_r_12 <X> T_8_18.lc_trk_g0_4
 (27 2)  (423 290)  (423 290)  routing T_8_18.lc_trk_g1_3 <X> T_8_18.wire_bram/ram/WDATA_6
 (29 2)  (425 290)  (425 290)  Enable bit of Mux _bram/lcb1_1 => lc_trk_g1_3 wire_bram/ram/WDATA_6
 (15 3)  (411 291)  (411 291)  routing T_8_18.sp4_h_r_12 <X> T_8_18.lc_trk_g0_4
 (16 3)  (412 291)  (412 291)  routing T_8_18.sp4_h_r_12 <X> T_8_18.lc_trk_g0_4
 (17 3)  (413 291)  (413 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_12 lc_trk_g0_4
 (30 3)  (426 291)  (426 291)  routing T_8_18.lc_trk_g1_3 <X> T_8_18.wire_bram/ram/WDATA_6
 (40 3)  (436 291)  (436 291)  Enable bit of Mux _out_links/OutMux4_1 => wire_bram/ram/RDATA_6 sp12_v_t_17
 (0 4)  (396 292)  (396 292)  routing T_8_18.lc_trk_g3_3 <X> T_8_18.wire_bram/ram/WCLKE
 (1 4)  (397 292)  (397 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_bram/ram/WCLKE
 (14 4)  (410 292)  (410 292)  routing T_8_18.sp4_h_l_5 <X> T_8_18.lc_trk_g1_0
 (21 4)  (417 292)  (417 292)  routing T_8_18.bnr_op_3 <X> T_8_18.lc_trk_g1_3
 (22 4)  (418 292)  (418 292)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (25 4)  (421 292)  (421 292)  routing T_8_18.bnr_op_2 <X> T_8_18.lc_trk_g1_2
 (27 4)  (423 292)  (423 292)  routing T_8_18.lc_trk_g1_0 <X> T_8_18.wire_bram/ram/WDATA_5
 (29 4)  (425 292)  (425 292)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g1_0 wire_bram/ram/WDATA_5
 (0 5)  (396 293)  (396 293)  routing T_8_18.lc_trk_g3_3 <X> T_8_18.wire_bram/ram/WCLKE
 (1 5)  (397 293)  (397 293)  routing T_8_18.lc_trk_g3_3 <X> T_8_18.wire_bram/ram/WCLKE
 (4 5)  (400 293)  (400 293)  routing T_8_18.sp4_v_t_47 <X> T_8_18.sp4_h_r_3
 (7 5)  (403 293)  (403 293)  Cascade bit: MEMT_LC04_inmux00_bram_cbit_4

 (14 5)  (410 293)  (410 293)  routing T_8_18.sp4_h_l_5 <X> T_8_18.lc_trk_g1_0
 (15 5)  (411 293)  (411 293)  routing T_8_18.sp4_h_l_5 <X> T_8_18.lc_trk_g1_0
 (16 5)  (412 293)  (412 293)  routing T_8_18.sp4_h_l_5 <X> T_8_18.lc_trk_g1_0
 (17 5)  (413 293)  (413 293)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (21 5)  (417 293)  (417 293)  routing T_8_18.bnr_op_3 <X> T_8_18.lc_trk_g1_3
 (22 5)  (418 293)  (418 293)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (421 293)  (421 293)  routing T_8_18.bnr_op_2 <X> T_8_18.lc_trk_g1_2
 (39 5)  (435 293)  (435 293)  Enable bit of Mux _out_links/OutMux1_2 => wire_bram/ram/RDATA_5 sp4_v_b_20
 (29 6)  (425 294)  (425 294)  Enable bit of Mux _bram/lcb1_3 => lc_trk_g0_2 wire_bram/ram/WDATA_4
 (7 7)  (403 295)  (403 295)  Cascade bit: MEMT_LC04_inmux00_bram_cbit_6

 (22 7)  (418 295)  (418 295)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (419 295)  (419 295)  routing T_8_18.sp4_h_r_6 <X> T_8_18.lc_trk_g1_6
 (24 7)  (420 295)  (420 295)  routing T_8_18.sp4_h_r_6 <X> T_8_18.lc_trk_g1_6
 (25 7)  (421 295)  (421 295)  routing T_8_18.sp4_h_r_6 <X> T_8_18.lc_trk_g1_6
 (30 7)  (426 295)  (426 295)  routing T_8_18.lc_trk_g0_2 <X> T_8_18.wire_bram/ram/WDATA_4
 (25 8)  (421 296)  (421 296)  routing T_8_18.sp4_h_r_34 <X> T_8_18.lc_trk_g2_2
 (27 8)  (423 296)  (423 296)  routing T_8_18.lc_trk_g1_2 <X> T_8_18.wire_bram/ram/WDATA_3
 (29 8)  (425 296)  (425 296)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_2 wire_bram/ram/WDATA_3
 (41 8)  (437 296)  (437 296)  Enable bit of Mux _out_links/OutMuxb_4 => wire_bram/ram/RDATA_3 sp4_r_v_b_41
 (22 9)  (418 297)  (418 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (419 297)  (419 297)  routing T_8_18.sp4_h_r_34 <X> T_8_18.lc_trk_g2_2
 (24 9)  (420 297)  (420 297)  routing T_8_18.sp4_h_r_34 <X> T_8_18.lc_trk_g2_2
 (30 9)  (426 297)  (426 297)  routing T_8_18.lc_trk_g1_2 <X> T_8_18.wire_bram/ram/WDATA_3
 (21 10)  (417 298)  (417 298)  routing T_8_18.bnl_op_7 <X> T_8_18.lc_trk_g2_7
 (22 10)  (418 298)  (418 298)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (29 10)  (425 298)  (425 298)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g0_4 wire_bram/ram/WDATA_2
 (30 10)  (426 298)  (426 298)  routing T_8_18.lc_trk_g0_4 <X> T_8_18.wire_bram/ram/WDATA_2
 (39 10)  (435 298)  (435 298)  Enable bit of Mux _out_links/OutMux2_5 => wire_bram/ram/RDATA_2 sp4_v_t_31
 (21 11)  (417 299)  (417 299)  routing T_8_18.bnl_op_7 <X> T_8_18.lc_trk_g2_7
 (3 12)  (399 300)  (399 300)  routing T_8_18.sp12_v_b_1 <X> T_8_18.sp12_h_r_1
 (21 12)  (417 300)  (417 300)  routing T_8_18.sp4_h_l_30 <X> T_8_18.lc_trk_g3_3
 (22 12)  (418 300)  (418 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_l_30 lc_trk_g3_3
 (23 12)  (419 300)  (419 300)  routing T_8_18.sp4_h_l_30 <X> T_8_18.lc_trk_g3_3
 (24 12)  (420 300)  (420 300)  routing T_8_18.sp4_h_l_30 <X> T_8_18.lc_trk_g3_3
 (27 12)  (423 300)  (423 300)  routing T_8_18.lc_trk_g1_6 <X> T_8_18.wire_bram/ram/WDATA_1
 (29 12)  (425 300)  (425 300)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g1_6 wire_bram/ram/WDATA_1
 (30 12)  (426 300)  (426 300)  routing T_8_18.lc_trk_g1_6 <X> T_8_18.wire_bram/ram/WDATA_1
 (3 13)  (399 301)  (399 301)  routing T_8_18.sp12_v_b_1 <X> T_8_18.sp12_h_r_1
 (21 13)  (417 301)  (417 301)  routing T_8_18.sp4_h_l_30 <X> T_8_18.lc_trk_g3_3
 (30 13)  (426 301)  (426 301)  routing T_8_18.lc_trk_g1_6 <X> T_8_18.wire_bram/ram/WDATA_1
 (37 13)  (433 301)  (433 301)  Enable bit of Mux _out_links/OutMux7_6 => wire_bram/ram/RDATA_1 sp4_h_l_17
 (0 14)  (396 302)  (396 302)  routing T_8_18.lc_trk_g3_5 <X> T_8_18.wire_bram/ram/WE
 (1 14)  (397 302)  (397 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (15 14)  (411 302)  (411 302)  routing T_8_18.sp4_v_b_45 <X> T_8_18.lc_trk_g3_5
 (16 14)  (412 302)  (412 302)  routing T_8_18.sp4_v_b_45 <X> T_8_18.lc_trk_g3_5
 (17 14)  (413 302)  (413 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_45 lc_trk_g3_5
 (28 14)  (424 302)  (424 302)  routing T_8_18.lc_trk_g2_2 <X> T_8_18.wire_bram/ram/WDATA_0
 (29 14)  (425 302)  (425 302)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g2_2 wire_bram/ram/WDATA_0
 (0 15)  (396 303)  (396 303)  routing T_8_18.lc_trk_g3_5 <X> T_8_18.wire_bram/ram/WE
 (1 15)  (397 303)  (397 303)  routing T_8_18.lc_trk_g3_5 <X> T_8_18.wire_bram/ram/WE
 (30 15)  (426 303)  (426 303)  routing T_8_18.lc_trk_g2_2 <X> T_8_18.wire_bram/ram/WDATA_0
 (36 15)  (432 303)  (432 303)  Enable bit of Mux _out_links/OutMux6_7 => wire_bram/ram/RDATA_0 sp4_h_l_3


LogicTile_9_18

 (13 1)  (451 289)  (451 289)  routing T_9_18.sp4_v_t_44 <X> T_9_18.sp4_h_r_2
 (0 2)  (438 290)  (438 290)  routing T_9_18.glb_netwk_6 <X> T_9_18.wire_logic_cluster/lc_7/clk
 (1 2)  (439 290)  (439 290)  routing T_9_18.glb_netwk_6 <X> T_9_18.wire_logic_cluster/lc_7/clk
 (2 2)  (440 290)  (440 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (9 3)  (447 291)  (447 291)  routing T_9_18.sp4_v_b_5 <X> T_9_18.sp4_v_t_36
 (10 3)  (448 291)  (448 291)  routing T_9_18.sp4_v_b_5 <X> T_9_18.sp4_v_t_36
 (21 4)  (459 292)  (459 292)  routing T_9_18.lft_op_3 <X> T_9_18.lc_trk_g1_3
 (22 4)  (460 292)  (460 292)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (462 292)  (462 292)  routing T_9_18.lft_op_3 <X> T_9_18.lc_trk_g1_3
 (27 4)  (465 292)  (465 292)  routing T_9_18.lc_trk_g3_4 <X> T_9_18.wire_logic_cluster/lc_2/in_1
 (28 4)  (466 292)  (466 292)  routing T_9_18.lc_trk_g3_4 <X> T_9_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 292)  (467 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (468 292)  (468 292)  routing T_9_18.lc_trk_g3_4 <X> T_9_18.wire_logic_cluster/lc_2/in_1
 (31 4)  (469 292)  (469 292)  routing T_9_18.lc_trk_g3_6 <X> T_9_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (470 292)  (470 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 292)  (471 292)  routing T_9_18.lc_trk_g3_6 <X> T_9_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (472 292)  (472 292)  routing T_9_18.lc_trk_g3_6 <X> T_9_18.wire_logic_cluster/lc_2/in_3
 (35 4)  (473 292)  (473 292)  routing T_9_18.lc_trk_g1_7 <X> T_9_18.input_2_2
 (40 4)  (478 292)  (478 292)  LC_2 Logic Functioning bit
 (46 4)  (484 292)  (484 292)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (22 5)  (460 293)  (460 293)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (461 293)  (461 293)  routing T_9_18.sp4_h_r_2 <X> T_9_18.lc_trk_g1_2
 (24 5)  (462 293)  (462 293)  routing T_9_18.sp4_h_r_2 <X> T_9_18.lc_trk_g1_2
 (25 5)  (463 293)  (463 293)  routing T_9_18.sp4_h_r_2 <X> T_9_18.lc_trk_g1_2
 (26 5)  (464 293)  (464 293)  routing T_9_18.lc_trk_g3_3 <X> T_9_18.wire_logic_cluster/lc_2/in_0
 (27 5)  (465 293)  (465 293)  routing T_9_18.lc_trk_g3_3 <X> T_9_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (466 293)  (466 293)  routing T_9_18.lc_trk_g3_3 <X> T_9_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 293)  (467 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (469 293)  (469 293)  routing T_9_18.lc_trk_g3_6 <X> T_9_18.wire_logic_cluster/lc_2/in_3
 (32 5)  (470 293)  (470 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (472 293)  (472 293)  routing T_9_18.lc_trk_g1_7 <X> T_9_18.input_2_2
 (35 5)  (473 293)  (473 293)  routing T_9_18.lc_trk_g1_7 <X> T_9_18.input_2_2
 (22 6)  (460 294)  (460 294)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (462 294)  (462 294)  routing T_9_18.top_op_7 <X> T_9_18.lc_trk_g1_7
 (25 6)  (463 294)  (463 294)  routing T_9_18.sp4_h_r_14 <X> T_9_18.lc_trk_g1_6
 (27 6)  (465 294)  (465 294)  routing T_9_18.lc_trk_g3_1 <X> T_9_18.wire_logic_cluster/lc_3/in_1
 (28 6)  (466 294)  (466 294)  routing T_9_18.lc_trk_g3_1 <X> T_9_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 294)  (467 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (469 294)  (469 294)  routing T_9_18.lc_trk_g3_7 <X> T_9_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (470 294)  (470 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (471 294)  (471 294)  routing T_9_18.lc_trk_g3_7 <X> T_9_18.wire_logic_cluster/lc_3/in_3
 (34 6)  (472 294)  (472 294)  routing T_9_18.lc_trk_g3_7 <X> T_9_18.wire_logic_cluster/lc_3/in_3
 (35 6)  (473 294)  (473 294)  routing T_9_18.lc_trk_g1_6 <X> T_9_18.input_2_3
 (37 6)  (475 294)  (475 294)  LC_3 Logic Functioning bit
 (38 6)  (476 294)  (476 294)  LC_3 Logic Functioning bit
 (39 6)  (477 294)  (477 294)  LC_3 Logic Functioning bit
 (40 6)  (478 294)  (478 294)  LC_3 Logic Functioning bit
 (52 6)  (490 294)  (490 294)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (21 7)  (459 295)  (459 295)  routing T_9_18.top_op_7 <X> T_9_18.lc_trk_g1_7
 (22 7)  (460 295)  (460 295)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (461 295)  (461 295)  routing T_9_18.sp4_h_r_14 <X> T_9_18.lc_trk_g1_6
 (24 7)  (462 295)  (462 295)  routing T_9_18.sp4_h_r_14 <X> T_9_18.lc_trk_g1_6
 (26 7)  (464 295)  (464 295)  routing T_9_18.lc_trk_g1_2 <X> T_9_18.wire_logic_cluster/lc_3/in_0
 (27 7)  (465 295)  (465 295)  routing T_9_18.lc_trk_g1_2 <X> T_9_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 295)  (467 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (469 295)  (469 295)  routing T_9_18.lc_trk_g3_7 <X> T_9_18.wire_logic_cluster/lc_3/in_3
 (32 7)  (470 295)  (470 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (472 295)  (472 295)  routing T_9_18.lc_trk_g1_6 <X> T_9_18.input_2_3
 (35 7)  (473 295)  (473 295)  routing T_9_18.lc_trk_g1_6 <X> T_9_18.input_2_3
 (38 7)  (476 295)  (476 295)  LC_3 Logic Functioning bit
 (41 7)  (479 295)  (479 295)  LC_3 Logic Functioning bit
 (42 7)  (480 295)  (480 295)  LC_3 Logic Functioning bit
 (12 8)  (450 296)  (450 296)  routing T_9_18.sp4_v_t_45 <X> T_9_18.sp4_h_r_8
 (4 9)  (442 297)  (442 297)  routing T_9_18.sp4_v_t_36 <X> T_9_18.sp4_h_r_6
 (4 10)  (442 298)  (442 298)  routing T_9_18.sp4_h_r_0 <X> T_9_18.sp4_v_t_43
 (6 10)  (444 298)  (444 298)  routing T_9_18.sp4_h_r_0 <X> T_9_18.sp4_v_t_43
 (5 11)  (443 299)  (443 299)  routing T_9_18.sp4_h_r_0 <X> T_9_18.sp4_v_t_43
 (6 11)  (444 299)  (444 299)  routing T_9_18.sp4_h_r_6 <X> T_9_18.sp4_h_l_43
 (8 11)  (446 299)  (446 299)  routing T_9_18.sp4_h_r_7 <X> T_9_18.sp4_v_t_42
 (9 11)  (447 299)  (447 299)  routing T_9_18.sp4_h_r_7 <X> T_9_18.sp4_v_t_42
 (9 12)  (447 300)  (447 300)  routing T_9_18.sp4_v_t_47 <X> T_9_18.sp4_h_r_10
 (16 12)  (454 300)  (454 300)  routing T_9_18.sp4_v_t_12 <X> T_9_18.lc_trk_g3_1
 (17 12)  (455 300)  (455 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (456 300)  (456 300)  routing T_9_18.sp4_v_t_12 <X> T_9_18.lc_trk_g3_1
 (21 12)  (459 300)  (459 300)  routing T_9_18.rgt_op_3 <X> T_9_18.lc_trk_g3_3
 (22 12)  (460 300)  (460 300)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (462 300)  (462 300)  routing T_9_18.rgt_op_3 <X> T_9_18.lc_trk_g3_3
 (14 14)  (452 302)  (452 302)  routing T_9_18.rgt_op_4 <X> T_9_18.lc_trk_g3_4
 (22 14)  (460 302)  (460 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (461 302)  (461 302)  routing T_9_18.sp4_v_b_47 <X> T_9_18.lc_trk_g3_7
 (24 14)  (462 302)  (462 302)  routing T_9_18.sp4_v_b_47 <X> T_9_18.lc_trk_g3_7
 (25 14)  (463 302)  (463 302)  routing T_9_18.sp4_v_b_38 <X> T_9_18.lc_trk_g3_6
 (32 14)  (470 302)  (470 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (472 302)  (472 302)  routing T_9_18.lc_trk_g1_3 <X> T_9_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (474 302)  (474 302)  LC_7 Logic Functioning bit
 (37 14)  (475 302)  (475 302)  LC_7 Logic Functioning bit
 (38 14)  (476 302)  (476 302)  LC_7 Logic Functioning bit
 (39 14)  (477 302)  (477 302)  LC_7 Logic Functioning bit
 (45 14)  (483 302)  (483 302)  LC_7 Logic Functioning bit
 (15 15)  (453 303)  (453 303)  routing T_9_18.rgt_op_4 <X> T_9_18.lc_trk_g3_4
 (17 15)  (455 303)  (455 303)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (22 15)  (460 303)  (460 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (461 303)  (461 303)  routing T_9_18.sp4_v_b_38 <X> T_9_18.lc_trk_g3_6
 (25 15)  (463 303)  (463 303)  routing T_9_18.sp4_v_b_38 <X> T_9_18.lc_trk_g3_6
 (31 15)  (469 303)  (469 303)  routing T_9_18.lc_trk_g1_3 <X> T_9_18.wire_logic_cluster/lc_7/in_3
 (36 15)  (474 303)  (474 303)  LC_7 Logic Functioning bit
 (37 15)  (475 303)  (475 303)  LC_7 Logic Functioning bit
 (38 15)  (476 303)  (476 303)  LC_7 Logic Functioning bit
 (39 15)  (477 303)  (477 303)  LC_7 Logic Functioning bit
 (47 15)  (485 303)  (485 303)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_10_18

 (11 0)  (503 288)  (503 288)  routing T_10_18.sp4_h_l_45 <X> T_10_18.sp4_v_b_2
 (13 0)  (505 288)  (505 288)  routing T_10_18.sp4_h_l_45 <X> T_10_18.sp4_v_b_2
 (22 0)  (514 288)  (514 288)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (516 288)  (516 288)  routing T_10_18.top_op_3 <X> T_10_18.lc_trk_g0_3
 (4 1)  (496 289)  (496 289)  routing T_10_18.sp4_h_l_41 <X> T_10_18.sp4_h_r_0
 (6 1)  (498 289)  (498 289)  routing T_10_18.sp4_h_l_41 <X> T_10_18.sp4_h_r_0
 (12 1)  (504 289)  (504 289)  routing T_10_18.sp4_h_l_45 <X> T_10_18.sp4_v_b_2
 (16 1)  (508 289)  (508 289)  routing T_10_18.sp12_h_r_8 <X> T_10_18.lc_trk_g0_0
 (17 1)  (509 289)  (509 289)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (21 1)  (513 289)  (513 289)  routing T_10_18.top_op_3 <X> T_10_18.lc_trk_g0_3
 (22 1)  (514 289)  (514 289)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (515 289)  (515 289)  routing T_10_18.sp12_h_r_10 <X> T_10_18.lc_trk_g0_2
 (0 2)  (492 290)  (492 290)  routing T_10_18.glb_netwk_6 <X> T_10_18.wire_logic_cluster/lc_7/clk
 (1 2)  (493 290)  (493 290)  routing T_10_18.glb_netwk_6 <X> T_10_18.wire_logic_cluster/lc_7/clk
 (2 2)  (494 290)  (494 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (506 290)  (506 290)  routing T_10_18.wire_logic_cluster/lc_4/out <X> T_10_18.lc_trk_g0_4
 (25 2)  (517 290)  (517 290)  routing T_10_18.wire_logic_cluster/lc_6/out <X> T_10_18.lc_trk_g0_6
 (26 2)  (518 290)  (518 290)  routing T_10_18.lc_trk_g1_4 <X> T_10_18.wire_logic_cluster/lc_1/in_0
 (29 2)  (521 290)  (521 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (522 290)  (522 290)  routing T_10_18.lc_trk_g0_4 <X> T_10_18.wire_logic_cluster/lc_1/in_1
 (31 2)  (523 290)  (523 290)  routing T_10_18.lc_trk_g3_7 <X> T_10_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 290)  (524 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 290)  (525 290)  routing T_10_18.lc_trk_g3_7 <X> T_10_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (526 290)  (526 290)  routing T_10_18.lc_trk_g3_7 <X> T_10_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 290)  (528 290)  LC_1 Logic Functioning bit
 (40 2)  (532 290)  (532 290)  LC_1 Logic Functioning bit
 (17 3)  (509 291)  (509 291)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (514 291)  (514 291)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (27 3)  (519 291)  (519 291)  routing T_10_18.lc_trk_g1_4 <X> T_10_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 291)  (521 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (523 291)  (523 291)  routing T_10_18.lc_trk_g3_7 <X> T_10_18.wire_logic_cluster/lc_1/in_3
 (32 3)  (524 291)  (524 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (525 291)  (525 291)  routing T_10_18.lc_trk_g3_2 <X> T_10_18.input_2_1
 (34 3)  (526 291)  (526 291)  routing T_10_18.lc_trk_g3_2 <X> T_10_18.input_2_1
 (35 3)  (527 291)  (527 291)  routing T_10_18.lc_trk_g3_2 <X> T_10_18.input_2_1
 (39 3)  (531 291)  (531 291)  LC_1 Logic Functioning bit
 (43 3)  (535 291)  (535 291)  LC_1 Logic Functioning bit
 (14 4)  (506 292)  (506 292)  routing T_10_18.sp4_h_r_8 <X> T_10_18.lc_trk_g1_0
 (26 4)  (518 292)  (518 292)  routing T_10_18.lc_trk_g1_5 <X> T_10_18.wire_logic_cluster/lc_2/in_0
 (28 4)  (520 292)  (520 292)  routing T_10_18.lc_trk_g2_7 <X> T_10_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 292)  (521 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (522 292)  (522 292)  routing T_10_18.lc_trk_g2_7 <X> T_10_18.wire_logic_cluster/lc_2/in_1
 (32 4)  (524 292)  (524 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (526 292)  (526 292)  routing T_10_18.lc_trk_g1_2 <X> T_10_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 292)  (528 292)  LC_2 Logic Functioning bit
 (37 4)  (529 292)  (529 292)  LC_2 Logic Functioning bit
 (50 4)  (542 292)  (542 292)  Cascade bit: LH_LC02_inmux02_5

 (15 5)  (507 293)  (507 293)  routing T_10_18.sp4_h_r_8 <X> T_10_18.lc_trk_g1_0
 (16 5)  (508 293)  (508 293)  routing T_10_18.sp4_h_r_8 <X> T_10_18.lc_trk_g1_0
 (17 5)  (509 293)  (509 293)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (22 5)  (514 293)  (514 293)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (516 293)  (516 293)  routing T_10_18.top_op_2 <X> T_10_18.lc_trk_g1_2
 (25 5)  (517 293)  (517 293)  routing T_10_18.top_op_2 <X> T_10_18.lc_trk_g1_2
 (27 5)  (519 293)  (519 293)  routing T_10_18.lc_trk_g1_5 <X> T_10_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 293)  (521 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (522 293)  (522 293)  routing T_10_18.lc_trk_g2_7 <X> T_10_18.wire_logic_cluster/lc_2/in_1
 (31 5)  (523 293)  (523 293)  routing T_10_18.lc_trk_g1_2 <X> T_10_18.wire_logic_cluster/lc_2/in_3
 (46 5)  (538 293)  (538 293)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (3 6)  (495 294)  (495 294)  routing T_10_18.sp12_h_r_0 <X> T_10_18.sp12_v_t_23
 (16 6)  (508 294)  (508 294)  routing T_10_18.sp4_v_b_13 <X> T_10_18.lc_trk_g1_5
 (17 6)  (509 294)  (509 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (510 294)  (510 294)  routing T_10_18.sp4_v_b_13 <X> T_10_18.lc_trk_g1_5
 (27 6)  (519 294)  (519 294)  routing T_10_18.lc_trk_g3_3 <X> T_10_18.wire_logic_cluster/lc_3/in_1
 (28 6)  (520 294)  (520 294)  routing T_10_18.lc_trk_g3_3 <X> T_10_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 294)  (521 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (523 294)  (523 294)  routing T_10_18.lc_trk_g0_4 <X> T_10_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 294)  (524 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (35 6)  (527 294)  (527 294)  routing T_10_18.lc_trk_g2_5 <X> T_10_18.input_2_3
 (43 6)  (535 294)  (535 294)  LC_3 Logic Functioning bit
 (45 6)  (537 294)  (537 294)  LC_3 Logic Functioning bit
 (53 6)  (545 294)  (545 294)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (3 7)  (495 295)  (495 295)  routing T_10_18.sp12_h_r_0 <X> T_10_18.sp12_v_t_23
 (10 7)  (502 295)  (502 295)  routing T_10_18.sp4_h_l_46 <X> T_10_18.sp4_v_t_41
 (14 7)  (506 295)  (506 295)  routing T_10_18.sp4_r_v_b_28 <X> T_10_18.lc_trk_g1_4
 (17 7)  (509 295)  (509 295)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (18 7)  (510 295)  (510 295)  routing T_10_18.sp4_v_b_13 <X> T_10_18.lc_trk_g1_5
 (26 7)  (518 295)  (518 295)  routing T_10_18.lc_trk_g2_3 <X> T_10_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (520 295)  (520 295)  routing T_10_18.lc_trk_g2_3 <X> T_10_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 295)  (521 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (522 295)  (522 295)  routing T_10_18.lc_trk_g3_3 <X> T_10_18.wire_logic_cluster/lc_3/in_1
 (32 7)  (524 295)  (524 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (525 295)  (525 295)  routing T_10_18.lc_trk_g2_5 <X> T_10_18.input_2_3
 (36 7)  (528 295)  (528 295)  LC_3 Logic Functioning bit
 (37 7)  (529 295)  (529 295)  LC_3 Logic Functioning bit
 (43 7)  (535 295)  (535 295)  LC_3 Logic Functioning bit
 (51 7)  (543 295)  (543 295)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (22 8)  (514 296)  (514 296)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (516 296)  (516 296)  routing T_10_18.tnl_op_3 <X> T_10_18.lc_trk_g2_3
 (26 8)  (518 296)  (518 296)  routing T_10_18.lc_trk_g0_4 <X> T_10_18.wire_logic_cluster/lc_4/in_0
 (28 8)  (520 296)  (520 296)  routing T_10_18.lc_trk_g2_5 <X> T_10_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 296)  (521 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 296)  (522 296)  routing T_10_18.lc_trk_g2_5 <X> T_10_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (524 296)  (524 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 296)  (525 296)  routing T_10_18.lc_trk_g2_3 <X> T_10_18.wire_logic_cluster/lc_4/in_3
 (41 8)  (533 296)  (533 296)  LC_4 Logic Functioning bit
 (43 8)  (535 296)  (535 296)  LC_4 Logic Functioning bit
 (45 8)  (537 296)  (537 296)  LC_4 Logic Functioning bit
 (21 9)  (513 297)  (513 297)  routing T_10_18.tnl_op_3 <X> T_10_18.lc_trk_g2_3
 (29 9)  (521 297)  (521 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (523 297)  (523 297)  routing T_10_18.lc_trk_g2_3 <X> T_10_18.wire_logic_cluster/lc_4/in_3
 (36 9)  (528 297)  (528 297)  LC_4 Logic Functioning bit
 (38 9)  (530 297)  (530 297)  LC_4 Logic Functioning bit
 (53 9)  (545 297)  (545 297)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (15 10)  (507 298)  (507 298)  routing T_10_18.sp4_v_t_32 <X> T_10_18.lc_trk_g2_5
 (16 10)  (508 298)  (508 298)  routing T_10_18.sp4_v_t_32 <X> T_10_18.lc_trk_g2_5
 (17 10)  (509 298)  (509 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (22 10)  (514 298)  (514 298)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (516 298)  (516 298)  routing T_10_18.tnl_op_7 <X> T_10_18.lc_trk_g2_7
 (26 10)  (518 298)  (518 298)  routing T_10_18.lc_trk_g2_5 <X> T_10_18.wire_logic_cluster/lc_5/in_0
 (27 10)  (519 298)  (519 298)  routing T_10_18.lc_trk_g3_5 <X> T_10_18.wire_logic_cluster/lc_5/in_1
 (28 10)  (520 298)  (520 298)  routing T_10_18.lc_trk_g3_5 <X> T_10_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 298)  (521 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 298)  (522 298)  routing T_10_18.lc_trk_g3_5 <X> T_10_18.wire_logic_cluster/lc_5/in_1
 (31 10)  (523 298)  (523 298)  routing T_10_18.lc_trk_g2_6 <X> T_10_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 298)  (524 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 298)  (525 298)  routing T_10_18.lc_trk_g2_6 <X> T_10_18.wire_logic_cluster/lc_5/in_3
 (35 10)  (527 298)  (527 298)  routing T_10_18.lc_trk_g2_7 <X> T_10_18.input_2_5
 (38 10)  (530 298)  (530 298)  LC_5 Logic Functioning bit
 (41 10)  (533 298)  (533 298)  LC_5 Logic Functioning bit
 (43 10)  (535 298)  (535 298)  LC_5 Logic Functioning bit
 (45 10)  (537 298)  (537 298)  LC_5 Logic Functioning bit
 (51 10)  (543 298)  (543 298)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (8 11)  (500 299)  (500 299)  routing T_10_18.sp4_v_b_4 <X> T_10_18.sp4_v_t_42
 (10 11)  (502 299)  (502 299)  routing T_10_18.sp4_v_b_4 <X> T_10_18.sp4_v_t_42
 (21 11)  (513 299)  (513 299)  routing T_10_18.tnl_op_7 <X> T_10_18.lc_trk_g2_7
 (22 11)  (514 299)  (514 299)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (516 299)  (516 299)  routing T_10_18.tnl_op_6 <X> T_10_18.lc_trk_g2_6
 (25 11)  (517 299)  (517 299)  routing T_10_18.tnl_op_6 <X> T_10_18.lc_trk_g2_6
 (28 11)  (520 299)  (520 299)  routing T_10_18.lc_trk_g2_5 <X> T_10_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 299)  (521 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (523 299)  (523 299)  routing T_10_18.lc_trk_g2_6 <X> T_10_18.wire_logic_cluster/lc_5/in_3
 (32 11)  (524 299)  (524 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (525 299)  (525 299)  routing T_10_18.lc_trk_g2_7 <X> T_10_18.input_2_5
 (35 11)  (527 299)  (527 299)  routing T_10_18.lc_trk_g2_7 <X> T_10_18.input_2_5
 (37 11)  (529 299)  (529 299)  LC_5 Logic Functioning bit
 (21 12)  (513 300)  (513 300)  routing T_10_18.wire_logic_cluster/lc_3/out <X> T_10_18.lc_trk_g3_3
 (22 12)  (514 300)  (514 300)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (25 12)  (517 300)  (517 300)  routing T_10_18.sp4_h_r_34 <X> T_10_18.lc_trk_g3_2
 (26 12)  (518 300)  (518 300)  routing T_10_18.lc_trk_g3_5 <X> T_10_18.wire_logic_cluster/lc_6/in_0
 (28 12)  (520 300)  (520 300)  routing T_10_18.lc_trk_g2_5 <X> T_10_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 300)  (521 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 300)  (522 300)  routing T_10_18.lc_trk_g2_5 <X> T_10_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (524 300)  (524 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (35 12)  (527 300)  (527 300)  routing T_10_18.lc_trk_g0_6 <X> T_10_18.input_2_6
 (38 12)  (530 300)  (530 300)  LC_6 Logic Functioning bit
 (43 12)  (535 300)  (535 300)  LC_6 Logic Functioning bit
 (45 12)  (537 300)  (537 300)  LC_6 Logic Functioning bit
 (22 13)  (514 301)  (514 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (515 301)  (515 301)  routing T_10_18.sp4_h_r_34 <X> T_10_18.lc_trk_g3_2
 (24 13)  (516 301)  (516 301)  routing T_10_18.sp4_h_r_34 <X> T_10_18.lc_trk_g3_2
 (27 13)  (519 301)  (519 301)  routing T_10_18.lc_trk_g3_5 <X> T_10_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (520 301)  (520 301)  routing T_10_18.lc_trk_g3_5 <X> T_10_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 301)  (521 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (523 301)  (523 301)  routing T_10_18.lc_trk_g0_3 <X> T_10_18.wire_logic_cluster/lc_6/in_3
 (32 13)  (524 301)  (524 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (527 301)  (527 301)  routing T_10_18.lc_trk_g0_6 <X> T_10_18.input_2_6
 (36 13)  (528 301)  (528 301)  LC_6 Logic Functioning bit
 (43 13)  (535 301)  (535 301)  LC_6 Logic Functioning bit
 (46 13)  (538 301)  (538 301)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (0 14)  (492 302)  (492 302)  routing T_10_18.glb_netwk_4 <X> T_10_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 302)  (493 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (9 14)  (501 302)  (501 302)  routing T_10_18.sp4_v_b_10 <X> T_10_18.sp4_h_l_47
 (17 14)  (509 302)  (509 302)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (510 302)  (510 302)  routing T_10_18.wire_logic_cluster/lc_5/out <X> T_10_18.lc_trk_g3_5
 (21 14)  (513 302)  (513 302)  routing T_10_18.sp4_v_t_26 <X> T_10_18.lc_trk_g3_7
 (22 14)  (514 302)  (514 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (515 302)  (515 302)  routing T_10_18.sp4_v_t_26 <X> T_10_18.lc_trk_g3_7
 (29 14)  (521 302)  (521 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (524 302)  (524 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (35 14)  (527 302)  (527 302)  routing T_10_18.lc_trk_g3_4 <X> T_10_18.input_2_7
 (36 14)  (528 302)  (528 302)  LC_7 Logic Functioning bit
 (47 14)  (539 302)  (539 302)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (14 15)  (506 303)  (506 303)  routing T_10_18.sp4_h_l_17 <X> T_10_18.lc_trk_g3_4
 (15 15)  (507 303)  (507 303)  routing T_10_18.sp4_h_l_17 <X> T_10_18.lc_trk_g3_4
 (16 15)  (508 303)  (508 303)  routing T_10_18.sp4_h_l_17 <X> T_10_18.lc_trk_g3_4
 (17 15)  (509 303)  (509 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (21 15)  (513 303)  (513 303)  routing T_10_18.sp4_v_t_26 <X> T_10_18.lc_trk_g3_7
 (27 15)  (519 303)  (519 303)  routing T_10_18.lc_trk_g1_0 <X> T_10_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 303)  (521 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (523 303)  (523 303)  routing T_10_18.lc_trk_g0_2 <X> T_10_18.wire_logic_cluster/lc_7/in_3
 (32 15)  (524 303)  (524 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (525 303)  (525 303)  routing T_10_18.lc_trk_g3_4 <X> T_10_18.input_2_7
 (34 15)  (526 303)  (526 303)  routing T_10_18.lc_trk_g3_4 <X> T_10_18.input_2_7


LogicTile_11_18

 (15 0)  (561 288)  (561 288)  routing T_11_18.top_op_1 <X> T_11_18.lc_trk_g0_1
 (17 0)  (563 288)  (563 288)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (18 1)  (564 289)  (564 289)  routing T_11_18.top_op_1 <X> T_11_18.lc_trk_g0_1
 (0 2)  (546 290)  (546 290)  routing T_11_18.glb_netwk_6 <X> T_11_18.wire_logic_cluster/lc_7/clk
 (1 2)  (547 290)  (547 290)  routing T_11_18.glb_netwk_6 <X> T_11_18.wire_logic_cluster/lc_7/clk
 (2 2)  (548 290)  (548 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (561 290)  (561 290)  routing T_11_18.lft_op_5 <X> T_11_18.lc_trk_g0_5
 (17 2)  (563 290)  (563 290)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (564 290)  (564 290)  routing T_11_18.lft_op_5 <X> T_11_18.lc_trk_g0_5
 (21 2)  (567 290)  (567 290)  routing T_11_18.bnr_op_7 <X> T_11_18.lc_trk_g0_7
 (22 2)  (568 290)  (568 290)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (25 2)  (571 290)  (571 290)  routing T_11_18.bnr_op_6 <X> T_11_18.lc_trk_g0_6
 (26 2)  (572 290)  (572 290)  routing T_11_18.lc_trk_g0_5 <X> T_11_18.wire_logic_cluster/lc_1/in_0
 (28 2)  (574 290)  (574 290)  routing T_11_18.lc_trk_g2_0 <X> T_11_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 290)  (575 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (577 290)  (577 290)  routing T_11_18.lc_trk_g2_4 <X> T_11_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 290)  (578 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 290)  (579 290)  routing T_11_18.lc_trk_g2_4 <X> T_11_18.wire_logic_cluster/lc_1/in_3
 (37 2)  (583 290)  (583 290)  LC_1 Logic Functioning bit
 (39 2)  (585 290)  (585 290)  LC_1 Logic Functioning bit
 (46 2)  (592 290)  (592 290)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (21 3)  (567 291)  (567 291)  routing T_11_18.bnr_op_7 <X> T_11_18.lc_trk_g0_7
 (22 3)  (568 291)  (568 291)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (571 291)  (571 291)  routing T_11_18.bnr_op_6 <X> T_11_18.lc_trk_g0_6
 (29 3)  (575 291)  (575 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (26 4)  (572 292)  (572 292)  routing T_11_18.lc_trk_g1_7 <X> T_11_18.wire_logic_cluster/lc_2/in_0
 (27 4)  (573 292)  (573 292)  routing T_11_18.lc_trk_g1_6 <X> T_11_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 292)  (575 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 292)  (576 292)  routing T_11_18.lc_trk_g1_6 <X> T_11_18.wire_logic_cluster/lc_2/in_1
 (32 4)  (578 292)  (578 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 292)  (579 292)  routing T_11_18.lc_trk_g3_0 <X> T_11_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (580 292)  (580 292)  routing T_11_18.lc_trk_g3_0 <X> T_11_18.wire_logic_cluster/lc_2/in_3
 (35 4)  (581 292)  (581 292)  routing T_11_18.lc_trk_g3_5 <X> T_11_18.input_2_2
 (41 4)  (587 292)  (587 292)  LC_2 Logic Functioning bit
 (52 4)  (598 292)  (598 292)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (26 5)  (572 293)  (572 293)  routing T_11_18.lc_trk_g1_7 <X> T_11_18.wire_logic_cluster/lc_2/in_0
 (27 5)  (573 293)  (573 293)  routing T_11_18.lc_trk_g1_7 <X> T_11_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 293)  (575 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 293)  (576 293)  routing T_11_18.lc_trk_g1_6 <X> T_11_18.wire_logic_cluster/lc_2/in_1
 (32 5)  (578 293)  (578 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (579 293)  (579 293)  routing T_11_18.lc_trk_g3_5 <X> T_11_18.input_2_2
 (34 5)  (580 293)  (580 293)  routing T_11_18.lc_trk_g3_5 <X> T_11_18.input_2_2
 (40 5)  (586 293)  (586 293)  LC_2 Logic Functioning bit
 (41 5)  (587 293)  (587 293)  LC_2 Logic Functioning bit
 (12 6)  (558 294)  (558 294)  routing T_11_18.sp4_v_t_40 <X> T_11_18.sp4_h_l_40
 (14 6)  (560 294)  (560 294)  routing T_11_18.bnr_op_4 <X> T_11_18.lc_trk_g1_4
 (17 6)  (563 294)  (563 294)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (564 294)  (564 294)  routing T_11_18.bnr_op_5 <X> T_11_18.lc_trk_g1_5
 (21 6)  (567 294)  (567 294)  routing T_11_18.bnr_op_7 <X> T_11_18.lc_trk_g1_7
 (22 6)  (568 294)  (568 294)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (25 6)  (571 294)  (571 294)  routing T_11_18.bnr_op_6 <X> T_11_18.lc_trk_g1_6
 (11 7)  (557 295)  (557 295)  routing T_11_18.sp4_v_t_40 <X> T_11_18.sp4_h_l_40
 (14 7)  (560 295)  (560 295)  routing T_11_18.bnr_op_4 <X> T_11_18.lc_trk_g1_4
 (17 7)  (563 295)  (563 295)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (18 7)  (564 295)  (564 295)  routing T_11_18.bnr_op_5 <X> T_11_18.lc_trk_g1_5
 (21 7)  (567 295)  (567 295)  routing T_11_18.bnr_op_7 <X> T_11_18.lc_trk_g1_7
 (22 7)  (568 295)  (568 295)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (571 295)  (571 295)  routing T_11_18.bnr_op_6 <X> T_11_18.lc_trk_g1_6
 (14 8)  (560 296)  (560 296)  routing T_11_18.sp4_h_l_21 <X> T_11_18.lc_trk_g2_0
 (29 8)  (575 296)  (575 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (577 296)  (577 296)  routing T_11_18.lc_trk_g3_4 <X> T_11_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 296)  (578 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 296)  (579 296)  routing T_11_18.lc_trk_g3_4 <X> T_11_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (580 296)  (580 296)  routing T_11_18.lc_trk_g3_4 <X> T_11_18.wire_logic_cluster/lc_4/in_3
 (35 8)  (581 296)  (581 296)  routing T_11_18.lc_trk_g2_6 <X> T_11_18.input_2_4
 (37 8)  (583 296)  (583 296)  LC_4 Logic Functioning bit
 (39 8)  (585 296)  (585 296)  LC_4 Logic Functioning bit
 (40 8)  (586 296)  (586 296)  LC_4 Logic Functioning bit
 (42 8)  (588 296)  (588 296)  LC_4 Logic Functioning bit
 (45 8)  (591 296)  (591 296)  LC_4 Logic Functioning bit
 (15 9)  (561 297)  (561 297)  routing T_11_18.sp4_h_l_21 <X> T_11_18.lc_trk_g2_0
 (16 9)  (562 297)  (562 297)  routing T_11_18.sp4_h_l_21 <X> T_11_18.lc_trk_g2_0
 (17 9)  (563 297)  (563 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (26 9)  (572 297)  (572 297)  routing T_11_18.lc_trk_g3_3 <X> T_11_18.wire_logic_cluster/lc_4/in_0
 (27 9)  (573 297)  (573 297)  routing T_11_18.lc_trk_g3_3 <X> T_11_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (574 297)  (574 297)  routing T_11_18.lc_trk_g3_3 <X> T_11_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 297)  (575 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (32 9)  (578 297)  (578 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (579 297)  (579 297)  routing T_11_18.lc_trk_g2_6 <X> T_11_18.input_2_4
 (35 9)  (581 297)  (581 297)  routing T_11_18.lc_trk_g2_6 <X> T_11_18.input_2_4
 (36 9)  (582 297)  (582 297)  LC_4 Logic Functioning bit
 (38 9)  (584 297)  (584 297)  LC_4 Logic Functioning bit
 (43 9)  (589 297)  (589 297)  LC_4 Logic Functioning bit
 (46 9)  (592 297)  (592 297)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (51 9)  (597 297)  (597 297)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (8 10)  (554 298)  (554 298)  routing T_11_18.sp4_v_t_42 <X> T_11_18.sp4_h_l_42
 (9 10)  (555 298)  (555 298)  routing T_11_18.sp4_v_t_42 <X> T_11_18.sp4_h_l_42
 (11 10)  (557 298)  (557 298)  routing T_11_18.sp4_h_l_38 <X> T_11_18.sp4_v_t_45
 (14 10)  (560 298)  (560 298)  routing T_11_18.sp4_h_r_44 <X> T_11_18.lc_trk_g2_4
 (14 11)  (560 299)  (560 299)  routing T_11_18.sp4_h_r_44 <X> T_11_18.lc_trk_g2_4
 (15 11)  (561 299)  (561 299)  routing T_11_18.sp4_h_r_44 <X> T_11_18.lc_trk_g2_4
 (16 11)  (562 299)  (562 299)  routing T_11_18.sp4_h_r_44 <X> T_11_18.lc_trk_g2_4
 (17 11)  (563 299)  (563 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (22 11)  (568 299)  (568 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (569 299)  (569 299)  routing T_11_18.sp4_h_r_30 <X> T_11_18.lc_trk_g2_6
 (24 11)  (570 299)  (570 299)  routing T_11_18.sp4_h_r_30 <X> T_11_18.lc_trk_g2_6
 (25 11)  (571 299)  (571 299)  routing T_11_18.sp4_h_r_30 <X> T_11_18.lc_trk_g2_6
 (14 12)  (560 300)  (560 300)  routing T_11_18.rgt_op_0 <X> T_11_18.lc_trk_g3_0
 (22 12)  (568 300)  (568 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (26 12)  (572 300)  (572 300)  routing T_11_18.lc_trk_g1_5 <X> T_11_18.wire_logic_cluster/lc_6/in_0
 (27 12)  (573 300)  (573 300)  routing T_11_18.lc_trk_g1_4 <X> T_11_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 300)  (575 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 300)  (576 300)  routing T_11_18.lc_trk_g1_4 <X> T_11_18.wire_logic_cluster/lc_6/in_1
 (31 12)  (577 300)  (577 300)  routing T_11_18.lc_trk_g1_6 <X> T_11_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 300)  (578 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (580 300)  (580 300)  routing T_11_18.lc_trk_g1_6 <X> T_11_18.wire_logic_cluster/lc_6/in_3
 (40 12)  (586 300)  (586 300)  LC_6 Logic Functioning bit
 (42 12)  (588 300)  (588 300)  LC_6 Logic Functioning bit
 (15 13)  (561 301)  (561 301)  routing T_11_18.rgt_op_0 <X> T_11_18.lc_trk_g3_0
 (17 13)  (563 301)  (563 301)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (21 13)  (567 301)  (567 301)  routing T_11_18.sp4_r_v_b_43 <X> T_11_18.lc_trk_g3_3
 (27 13)  (573 301)  (573 301)  routing T_11_18.lc_trk_g1_5 <X> T_11_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 301)  (575 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (577 301)  (577 301)  routing T_11_18.lc_trk_g1_6 <X> T_11_18.wire_logic_cluster/lc_6/in_3
 (52 13)  (598 301)  (598 301)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (14 14)  (560 302)  (560 302)  routing T_11_18.sp4_v_b_36 <X> T_11_18.lc_trk_g3_4
 (15 14)  (561 302)  (561 302)  routing T_11_18.sp4_h_l_16 <X> T_11_18.lc_trk_g3_5
 (16 14)  (562 302)  (562 302)  routing T_11_18.sp4_h_l_16 <X> T_11_18.lc_trk_g3_5
 (17 14)  (563 302)  (563 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (26 14)  (572 302)  (572 302)  routing T_11_18.lc_trk_g0_7 <X> T_11_18.wire_logic_cluster/lc_7/in_0
 (29 14)  (575 302)  (575 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 302)  (576 302)  routing T_11_18.lc_trk_g0_6 <X> T_11_18.wire_logic_cluster/lc_7/in_1
 (31 14)  (577 302)  (577 302)  routing T_11_18.lc_trk_g1_5 <X> T_11_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 302)  (578 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (580 302)  (580 302)  routing T_11_18.lc_trk_g1_5 <X> T_11_18.wire_logic_cluster/lc_7/in_3
 (38 14)  (584 302)  (584 302)  LC_7 Logic Functioning bit
 (41 14)  (587 302)  (587 302)  LC_7 Logic Functioning bit
 (14 15)  (560 303)  (560 303)  routing T_11_18.sp4_v_b_36 <X> T_11_18.lc_trk_g3_4
 (16 15)  (562 303)  (562 303)  routing T_11_18.sp4_v_b_36 <X> T_11_18.lc_trk_g3_4
 (17 15)  (563 303)  (563 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (18 15)  (564 303)  (564 303)  routing T_11_18.sp4_h_l_16 <X> T_11_18.lc_trk_g3_5
 (26 15)  (572 303)  (572 303)  routing T_11_18.lc_trk_g0_7 <X> T_11_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 303)  (575 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (576 303)  (576 303)  routing T_11_18.lc_trk_g0_6 <X> T_11_18.wire_logic_cluster/lc_7/in_1
 (32 15)  (578 303)  (578 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (579 303)  (579 303)  routing T_11_18.lc_trk_g3_0 <X> T_11_18.input_2_7
 (34 15)  (580 303)  (580 303)  routing T_11_18.lc_trk_g3_0 <X> T_11_18.input_2_7
 (36 15)  (582 303)  (582 303)  LC_7 Logic Functioning bit
 (37 15)  (583 303)  (583 303)  LC_7 Logic Functioning bit
 (39 15)  (585 303)  (585 303)  LC_7 Logic Functioning bit
 (42 15)  (588 303)  (588 303)  LC_7 Logic Functioning bit
 (53 15)  (599 303)  (599 303)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_12_18

 (27 0)  (627 288)  (627 288)  routing T_12_18.lc_trk_g1_0 <X> T_12_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 288)  (629 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 288)  (632 288)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (37 0)  (637 288)  (637 288)  LC_0 Logic Functioning bit
 (39 0)  (639 288)  (639 288)  LC_0 Logic Functioning bit
 (41 0)  (641 288)  (641 288)  LC_0 Logic Functioning bit
 (43 0)  (643 288)  (643 288)  LC_0 Logic Functioning bit
 (45 0)  (645 288)  (645 288)  LC_0 Logic Functioning bit
 (37 1)  (637 289)  (637 289)  LC_0 Logic Functioning bit
 (39 1)  (639 289)  (639 289)  LC_0 Logic Functioning bit
 (41 1)  (641 289)  (641 289)  LC_0 Logic Functioning bit
 (43 1)  (643 289)  (643 289)  LC_0 Logic Functioning bit
 (48 1)  (648 289)  (648 289)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (49 1)  (649 289)  (649 289)  Carry_In_Mux bit 

 (51 1)  (651 289)  (651 289)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (600 290)  (600 290)  routing T_12_18.glb_netwk_6 <X> T_12_18.wire_logic_cluster/lc_7/clk
 (1 2)  (601 290)  (601 290)  routing T_12_18.glb_netwk_6 <X> T_12_18.wire_logic_cluster/lc_7/clk
 (2 2)  (602 290)  (602 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (600 292)  (600 292)  routing T_12_18.lc_trk_g2_2 <X> T_12_18.wire_logic_cluster/lc_7/cen
 (1 4)  (601 292)  (601 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (4 4)  (604 292)  (604 292)  routing T_12_18.sp4_h_l_38 <X> T_12_18.sp4_v_b_3
 (14 4)  (614 292)  (614 292)  routing T_12_18.wire_logic_cluster/lc_0/out <X> T_12_18.lc_trk_g1_0
 (1 5)  (601 293)  (601 293)  routing T_12_18.lc_trk_g2_2 <X> T_12_18.wire_logic_cluster/lc_7/cen
 (5 5)  (605 293)  (605 293)  routing T_12_18.sp4_h_l_38 <X> T_12_18.sp4_v_b_3
 (17 5)  (617 293)  (617 293)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (8 6)  (608 294)  (608 294)  routing T_12_18.sp4_v_t_47 <X> T_12_18.sp4_h_l_41
 (9 6)  (609 294)  (609 294)  routing T_12_18.sp4_v_t_47 <X> T_12_18.sp4_h_l_41
 (10 6)  (610 294)  (610 294)  routing T_12_18.sp4_v_t_47 <X> T_12_18.sp4_h_l_41
 (22 9)  (622 297)  (622 297)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (624 297)  (624 297)  routing T_12_18.tnr_op_2 <X> T_12_18.lc_trk_g2_2
 (5 10)  (605 298)  (605 298)  routing T_12_18.sp4_v_t_43 <X> T_12_18.sp4_h_l_43
 (6 11)  (606 299)  (606 299)  routing T_12_18.sp4_v_t_43 <X> T_12_18.sp4_h_l_43
 (14 11)  (614 299)  (614 299)  routing T_12_18.sp4_r_v_b_36 <X> T_12_18.lc_trk_g2_4
 (17 11)  (617 299)  (617 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (11 12)  (611 300)  (611 300)  routing T_12_18.sp4_v_t_45 <X> T_12_18.sp4_v_b_11
 (12 13)  (612 301)  (612 301)  routing T_12_18.sp4_v_t_45 <X> T_12_18.sp4_v_b_11
 (0 14)  (600 302)  (600 302)  routing T_12_18.lc_trk_g2_4 <X> T_12_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 302)  (601 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (8 14)  (608 302)  (608 302)  routing T_12_18.sp4_h_r_2 <X> T_12_18.sp4_h_l_47
 (10 14)  (610 302)  (610 302)  routing T_12_18.sp4_h_r_2 <X> T_12_18.sp4_h_l_47
 (1 15)  (601 303)  (601 303)  routing T_12_18.lc_trk_g2_4 <X> T_12_18.wire_logic_cluster/lc_7/s_r


LogicTile_13_18

 (8 0)  (662 288)  (662 288)  routing T_13_18.sp4_h_l_36 <X> T_13_18.sp4_h_r_1
 (32 0)  (686 288)  (686 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 288)  (688 288)  routing T_13_18.lc_trk_g1_2 <X> T_13_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 288)  (690 288)  LC_0 Logic Functioning bit
 (37 0)  (691 288)  (691 288)  LC_0 Logic Functioning bit
 (38 0)  (692 288)  (692 288)  LC_0 Logic Functioning bit
 (39 0)  (693 288)  (693 288)  LC_0 Logic Functioning bit
 (45 0)  (699 288)  (699 288)  LC_0 Logic Functioning bit
 (15 1)  (669 289)  (669 289)  routing T_13_18.bot_op_0 <X> T_13_18.lc_trk_g0_0
 (17 1)  (671 289)  (671 289)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (31 1)  (685 289)  (685 289)  routing T_13_18.lc_trk_g1_2 <X> T_13_18.wire_logic_cluster/lc_0/in_3
 (36 1)  (690 289)  (690 289)  LC_0 Logic Functioning bit
 (37 1)  (691 289)  (691 289)  LC_0 Logic Functioning bit
 (38 1)  (692 289)  (692 289)  LC_0 Logic Functioning bit
 (39 1)  (693 289)  (693 289)  LC_0 Logic Functioning bit
 (0 2)  (654 290)  (654 290)  routing T_13_18.glb_netwk_6 <X> T_13_18.wire_logic_cluster/lc_7/clk
 (1 2)  (655 290)  (655 290)  routing T_13_18.glb_netwk_6 <X> T_13_18.wire_logic_cluster/lc_7/clk
 (2 2)  (656 290)  (656 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (671 290)  (671 290)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (22 2)  (676 290)  (676 290)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (27 2)  (681 290)  (681 290)  routing T_13_18.lc_trk_g1_1 <X> T_13_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 290)  (683 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 290)  (686 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 290)  (687 290)  routing T_13_18.lc_trk_g2_0 <X> T_13_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 290)  (690 290)  LC_1 Logic Functioning bit
 (38 2)  (692 290)  (692 290)  LC_1 Logic Functioning bit
 (6 3)  (660 291)  (660 291)  routing T_13_18.sp4_h_r_0 <X> T_13_18.sp4_h_l_37
 (18 3)  (672 291)  (672 291)  routing T_13_18.sp4_r_v_b_29 <X> T_13_18.lc_trk_g0_5
 (36 3)  (690 291)  (690 291)  LC_1 Logic Functioning bit
 (38 3)  (692 291)  (692 291)  LC_1 Logic Functioning bit
 (3 4)  (657 292)  (657 292)  routing T_13_18.sp12_v_t_23 <X> T_13_18.sp12_h_r_0
 (14 4)  (668 292)  (668 292)  routing T_13_18.wire_logic_cluster/lc_0/out <X> T_13_18.lc_trk_g1_0
 (15 4)  (669 292)  (669 292)  routing T_13_18.sp4_h_r_1 <X> T_13_18.lc_trk_g1_1
 (16 4)  (670 292)  (670 292)  routing T_13_18.sp4_h_r_1 <X> T_13_18.lc_trk_g1_1
 (17 4)  (671 292)  (671 292)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (27 4)  (681 292)  (681 292)  routing T_13_18.lc_trk_g1_4 <X> T_13_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 292)  (683 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 292)  (684 292)  routing T_13_18.lc_trk_g1_4 <X> T_13_18.wire_logic_cluster/lc_2/in_1
 (31 4)  (685 292)  (685 292)  routing T_13_18.lc_trk_g0_5 <X> T_13_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 292)  (686 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (40 4)  (694 292)  (694 292)  LC_2 Logic Functioning bit
 (42 4)  (696 292)  (696 292)  LC_2 Logic Functioning bit
 (43 4)  (697 292)  (697 292)  LC_2 Logic Functioning bit
 (45 4)  (699 292)  (699 292)  LC_2 Logic Functioning bit
 (50 4)  (704 292)  (704 292)  Cascade bit: LH_LC02_inmux02_5

 (17 5)  (671 293)  (671 293)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (672 293)  (672 293)  routing T_13_18.sp4_h_r_1 <X> T_13_18.lc_trk_g1_1
 (22 5)  (676 293)  (676 293)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (677 293)  (677 293)  routing T_13_18.sp12_h_r_10 <X> T_13_18.lc_trk_g1_2
 (26 5)  (680 293)  (680 293)  routing T_13_18.lc_trk_g2_2 <X> T_13_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 293)  (682 293)  routing T_13_18.lc_trk_g2_2 <X> T_13_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 293)  (683 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (40 5)  (694 293)  (694 293)  LC_2 Logic Functioning bit
 (42 5)  (696 293)  (696 293)  LC_2 Logic Functioning bit
 (48 5)  (702 293)  (702 293)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (53 5)  (707 293)  (707 293)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (6 6)  (660 294)  (660 294)  routing T_13_18.sp4_h_l_47 <X> T_13_18.sp4_v_t_38
 (13 6)  (667 294)  (667 294)  routing T_13_18.sp4_h_r_5 <X> T_13_18.sp4_v_t_40
 (29 6)  (683 294)  (683 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (37 6)  (691 294)  (691 294)  LC_3 Logic Functioning bit
 (39 6)  (693 294)  (693 294)  LC_3 Logic Functioning bit
 (40 6)  (694 294)  (694 294)  LC_3 Logic Functioning bit
 (42 6)  (696 294)  (696 294)  LC_3 Logic Functioning bit
 (11 7)  (665 295)  (665 295)  routing T_13_18.sp4_h_r_9 <X> T_13_18.sp4_h_l_40
 (12 7)  (666 295)  (666 295)  routing T_13_18.sp4_h_r_5 <X> T_13_18.sp4_v_t_40
 (13 7)  (667 295)  (667 295)  routing T_13_18.sp4_h_r_9 <X> T_13_18.sp4_h_l_40
 (16 7)  (670 295)  (670 295)  routing T_13_18.sp12_h_r_12 <X> T_13_18.lc_trk_g1_4
 (17 7)  (671 295)  (671 295)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (37 7)  (691 295)  (691 295)  LC_3 Logic Functioning bit
 (39 7)  (693 295)  (693 295)  LC_3 Logic Functioning bit
 (40 7)  (694 295)  (694 295)  LC_3 Logic Functioning bit
 (42 7)  (696 295)  (696 295)  LC_3 Logic Functioning bit
 (11 8)  (665 296)  (665 296)  routing T_13_18.sp4_h_l_39 <X> T_13_18.sp4_v_b_8
 (13 8)  (667 296)  (667 296)  routing T_13_18.sp4_h_l_39 <X> T_13_18.sp4_v_b_8
 (14 8)  (668 296)  (668 296)  routing T_13_18.sp4_h_l_21 <X> T_13_18.lc_trk_g2_0
 (25 8)  (679 296)  (679 296)  routing T_13_18.sp4_h_r_42 <X> T_13_18.lc_trk_g2_2
 (32 8)  (686 296)  (686 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 296)  (687 296)  routing T_13_18.lc_trk_g3_0 <X> T_13_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (688 296)  (688 296)  routing T_13_18.lc_trk_g3_0 <X> T_13_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 296)  (690 296)  LC_4 Logic Functioning bit
 (37 8)  (691 296)  (691 296)  LC_4 Logic Functioning bit
 (38 8)  (692 296)  (692 296)  LC_4 Logic Functioning bit
 (39 8)  (693 296)  (693 296)  LC_4 Logic Functioning bit
 (45 8)  (699 296)  (699 296)  LC_4 Logic Functioning bit
 (4 9)  (658 297)  (658 297)  routing T_13_18.sp4_h_l_47 <X> T_13_18.sp4_h_r_6
 (6 9)  (660 297)  (660 297)  routing T_13_18.sp4_h_l_47 <X> T_13_18.sp4_h_r_6
 (12 9)  (666 297)  (666 297)  routing T_13_18.sp4_h_l_39 <X> T_13_18.sp4_v_b_8
 (15 9)  (669 297)  (669 297)  routing T_13_18.sp4_h_l_21 <X> T_13_18.lc_trk_g2_0
 (16 9)  (670 297)  (670 297)  routing T_13_18.sp4_h_l_21 <X> T_13_18.lc_trk_g2_0
 (17 9)  (671 297)  (671 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (22 9)  (676 297)  (676 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (677 297)  (677 297)  routing T_13_18.sp4_h_r_42 <X> T_13_18.lc_trk_g2_2
 (24 9)  (678 297)  (678 297)  routing T_13_18.sp4_h_r_42 <X> T_13_18.lc_trk_g2_2
 (25 9)  (679 297)  (679 297)  routing T_13_18.sp4_h_r_42 <X> T_13_18.lc_trk_g2_2
 (36 9)  (690 297)  (690 297)  LC_4 Logic Functioning bit
 (37 9)  (691 297)  (691 297)  LC_4 Logic Functioning bit
 (38 9)  (692 297)  (692 297)  LC_4 Logic Functioning bit
 (39 9)  (693 297)  (693 297)  LC_4 Logic Functioning bit
 (8 10)  (662 298)  (662 298)  routing T_13_18.sp4_h_r_7 <X> T_13_18.sp4_h_l_42
 (31 10)  (685 298)  (685 298)  routing T_13_18.lc_trk_g3_5 <X> T_13_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 298)  (686 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 298)  (687 298)  routing T_13_18.lc_trk_g3_5 <X> T_13_18.wire_logic_cluster/lc_5/in_3
 (34 10)  (688 298)  (688 298)  routing T_13_18.lc_trk_g3_5 <X> T_13_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 298)  (690 298)  LC_5 Logic Functioning bit
 (37 10)  (691 298)  (691 298)  LC_5 Logic Functioning bit
 (38 10)  (692 298)  (692 298)  LC_5 Logic Functioning bit
 (39 10)  (693 298)  (693 298)  LC_5 Logic Functioning bit
 (45 10)  (699 298)  (699 298)  LC_5 Logic Functioning bit
 (36 11)  (690 299)  (690 299)  LC_5 Logic Functioning bit
 (37 11)  (691 299)  (691 299)  LC_5 Logic Functioning bit
 (38 11)  (692 299)  (692 299)  LC_5 Logic Functioning bit
 (39 11)  (693 299)  (693 299)  LC_5 Logic Functioning bit
 (53 11)  (707 299)  (707 299)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (0 12)  (654 300)  (654 300)  routing T_13_18.glb_netwk_2 <X> T_13_18.glb2local_3
 (1 12)  (655 300)  (655 300)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_2 glb2local_3
 (8 12)  (662 300)  (662 300)  routing T_13_18.sp4_h_l_47 <X> T_13_18.sp4_h_r_10
 (25 12)  (679 300)  (679 300)  routing T_13_18.sp4_h_r_42 <X> T_13_18.lc_trk_g3_2
 (32 12)  (686 300)  (686 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (688 300)  (688 300)  routing T_13_18.lc_trk_g1_0 <X> T_13_18.wire_logic_cluster/lc_6/in_3
 (40 12)  (694 300)  (694 300)  LC_6 Logic Functioning bit
 (41 12)  (695 300)  (695 300)  LC_6 Logic Functioning bit
 (42 12)  (696 300)  (696 300)  LC_6 Logic Functioning bit
 (43 12)  (697 300)  (697 300)  LC_6 Logic Functioning bit
 (14 13)  (668 301)  (668 301)  routing T_13_18.sp4_r_v_b_40 <X> T_13_18.lc_trk_g3_0
 (17 13)  (671 301)  (671 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (22 13)  (676 301)  (676 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (677 301)  (677 301)  routing T_13_18.sp4_h_r_42 <X> T_13_18.lc_trk_g3_2
 (24 13)  (678 301)  (678 301)  routing T_13_18.sp4_h_r_42 <X> T_13_18.lc_trk_g3_2
 (25 13)  (679 301)  (679 301)  routing T_13_18.sp4_h_r_42 <X> T_13_18.lc_trk_g3_2
 (40 13)  (694 301)  (694 301)  LC_6 Logic Functioning bit
 (41 13)  (695 301)  (695 301)  LC_6 Logic Functioning bit
 (42 13)  (696 301)  (696 301)  LC_6 Logic Functioning bit
 (43 13)  (697 301)  (697 301)  LC_6 Logic Functioning bit
 (4 14)  (658 302)  (658 302)  routing T_13_18.sp4_h_r_9 <X> T_13_18.sp4_v_t_44
 (15 14)  (669 302)  (669 302)  routing T_13_18.sp4_h_l_24 <X> T_13_18.lc_trk_g3_5
 (16 14)  (670 302)  (670 302)  routing T_13_18.sp4_h_l_24 <X> T_13_18.lc_trk_g3_5
 (17 14)  (671 302)  (671 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (672 302)  (672 302)  routing T_13_18.sp4_h_l_24 <X> T_13_18.lc_trk_g3_5
 (27 14)  (681 302)  (681 302)  routing T_13_18.lc_trk_g1_1 <X> T_13_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 302)  (683 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (686 302)  (686 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 302)  (687 302)  routing T_13_18.lc_trk_g2_0 <X> T_13_18.wire_logic_cluster/lc_7/in_3
 (35 14)  (689 302)  (689 302)  routing T_13_18.lc_trk_g0_7 <X> T_13_18.input_2_7
 (39 14)  (693 302)  (693 302)  LC_7 Logic Functioning bit
 (45 14)  (699 302)  (699 302)  LC_7 Logic Functioning bit
 (5 15)  (659 303)  (659 303)  routing T_13_18.sp4_h_r_9 <X> T_13_18.sp4_v_t_44
 (26 15)  (680 303)  (680 303)  routing T_13_18.lc_trk_g3_2 <X> T_13_18.wire_logic_cluster/lc_7/in_0
 (27 15)  (681 303)  (681 303)  routing T_13_18.lc_trk_g3_2 <X> T_13_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 303)  (682 303)  routing T_13_18.lc_trk_g3_2 <X> T_13_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 303)  (683 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (32 15)  (686 303)  (686 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (689 303)  (689 303)  routing T_13_18.lc_trk_g0_7 <X> T_13_18.input_2_7
 (38 15)  (692 303)  (692 303)  LC_7 Logic Functioning bit
 (39 15)  (693 303)  (693 303)  LC_7 Logic Functioning bit
 (52 15)  (706 303)  (706 303)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15
 (53 15)  (707 303)  (707 303)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_14_18

 (15 0)  (723 288)  (723 288)  routing T_14_18.sp4_h_r_9 <X> T_14_18.lc_trk_g0_1
 (16 0)  (724 288)  (724 288)  routing T_14_18.sp4_h_r_9 <X> T_14_18.lc_trk_g0_1
 (17 0)  (725 288)  (725 288)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (726 288)  (726 288)  routing T_14_18.sp4_h_r_9 <X> T_14_18.lc_trk_g0_1
 (21 0)  (729 288)  (729 288)  routing T_14_18.sp4_h_r_19 <X> T_14_18.lc_trk_g0_3
 (22 0)  (730 288)  (730 288)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (731 288)  (731 288)  routing T_14_18.sp4_h_r_19 <X> T_14_18.lc_trk_g0_3
 (24 0)  (732 288)  (732 288)  routing T_14_18.sp4_h_r_19 <X> T_14_18.lc_trk_g0_3
 (27 0)  (735 288)  (735 288)  routing T_14_18.lc_trk_g3_0 <X> T_14_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 288)  (736 288)  routing T_14_18.lc_trk_g3_0 <X> T_14_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 288)  (737 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (739 288)  (739 288)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 288)  (740 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 288)  (741 288)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 288)  (742 288)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.wire_logic_cluster/lc_0/in_3
 (35 0)  (743 288)  (743 288)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.input_2_0
 (37 0)  (745 288)  (745 288)  LC_0 Logic Functioning bit
 (38 0)  (746 288)  (746 288)  LC_0 Logic Functioning bit
 (41 0)  (749 288)  (749 288)  LC_0 Logic Functioning bit
 (43 0)  (751 288)  (751 288)  LC_0 Logic Functioning bit
 (45 0)  (753 288)  (753 288)  LC_0 Logic Functioning bit
 (46 0)  (754 288)  (754 288)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (21 1)  (729 289)  (729 289)  routing T_14_18.sp4_h_r_19 <X> T_14_18.lc_trk_g0_3
 (28 1)  (736 289)  (736 289)  routing T_14_18.lc_trk_g2_0 <X> T_14_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 289)  (737 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (740 289)  (740 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (742 289)  (742 289)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.input_2_0
 (35 1)  (743 289)  (743 289)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.input_2_0
 (36 1)  (744 289)  (744 289)  LC_0 Logic Functioning bit
 (37 1)  (745 289)  (745 289)  LC_0 Logic Functioning bit
 (38 1)  (746 289)  (746 289)  LC_0 Logic Functioning bit
 (41 1)  (749 289)  (749 289)  LC_0 Logic Functioning bit
 (53 1)  (761 289)  (761 289)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (708 290)  (708 290)  routing T_14_18.glb_netwk_6 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (1 2)  (709 290)  (709 290)  routing T_14_18.glb_netwk_6 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (2 2)  (710 290)  (710 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (712 290)  (712 290)  routing T_14_18.sp4_h_r_6 <X> T_14_18.sp4_v_t_37
 (6 2)  (714 290)  (714 290)  routing T_14_18.sp4_h_r_6 <X> T_14_18.sp4_v_t_37
 (17 2)  (725 290)  (725 290)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (726 290)  (726 290)  routing T_14_18.wire_logic_cluster/lc_5/out <X> T_14_18.lc_trk_g0_5
 (21 2)  (729 290)  (729 290)  routing T_14_18.wire_logic_cluster/lc_7/out <X> T_14_18.lc_trk_g0_7
 (22 2)  (730 290)  (730 290)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (27 2)  (735 290)  (735 290)  routing T_14_18.lc_trk_g3_1 <X> T_14_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 290)  (736 290)  routing T_14_18.lc_trk_g3_1 <X> T_14_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 290)  (737 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 290)  (740 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 290)  (741 290)  routing T_14_18.lc_trk_g2_0 <X> T_14_18.wire_logic_cluster/lc_1/in_3
 (37 2)  (745 290)  (745 290)  LC_1 Logic Functioning bit
 (42 2)  (750 290)  (750 290)  LC_1 Logic Functioning bit
 (45 2)  (753 290)  (753 290)  LC_1 Logic Functioning bit
 (46 2)  (754 290)  (754 290)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (5 3)  (713 291)  (713 291)  routing T_14_18.sp4_h_r_6 <X> T_14_18.sp4_v_t_37
 (10 3)  (718 291)  (718 291)  routing T_14_18.sp4_h_l_45 <X> T_14_18.sp4_v_t_36
 (14 3)  (722 291)  (722 291)  routing T_14_18.sp4_h_r_4 <X> T_14_18.lc_trk_g0_4
 (15 3)  (723 291)  (723 291)  routing T_14_18.sp4_h_r_4 <X> T_14_18.lc_trk_g0_4
 (16 3)  (724 291)  (724 291)  routing T_14_18.sp4_h_r_4 <X> T_14_18.lc_trk_g0_4
 (17 3)  (725 291)  (725 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (26 3)  (734 291)  (734 291)  routing T_14_18.lc_trk_g0_3 <X> T_14_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 291)  (737 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (32 3)  (740 291)  (740 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (741 291)  (741 291)  routing T_14_18.lc_trk_g2_1 <X> T_14_18.input_2_1
 (36 3)  (744 291)  (744 291)  LC_1 Logic Functioning bit
 (37 3)  (745 291)  (745 291)  LC_1 Logic Functioning bit
 (39 3)  (747 291)  (747 291)  LC_1 Logic Functioning bit
 (43 3)  (751 291)  (751 291)  LC_1 Logic Functioning bit
 (53 3)  (761 291)  (761 291)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (22 4)  (730 292)  (730 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (731 292)  (731 292)  routing T_14_18.sp4_v_b_19 <X> T_14_18.lc_trk_g1_3
 (24 4)  (732 292)  (732 292)  routing T_14_18.sp4_v_b_19 <X> T_14_18.lc_trk_g1_3
 (26 4)  (734 292)  (734 292)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.wire_logic_cluster/lc_2/in_0
 (27 4)  (735 292)  (735 292)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_2/in_1
 (28 4)  (736 292)  (736 292)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 292)  (737 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (739 292)  (739 292)  routing T_14_18.lc_trk_g1_6 <X> T_14_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 292)  (740 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (742 292)  (742 292)  routing T_14_18.lc_trk_g1_6 <X> T_14_18.wire_logic_cluster/lc_2/in_3
 (35 4)  (743 292)  (743 292)  routing T_14_18.lc_trk_g3_7 <X> T_14_18.input_2_2
 (36 4)  (744 292)  (744 292)  LC_2 Logic Functioning bit
 (37 4)  (745 292)  (745 292)  LC_2 Logic Functioning bit
 (39 4)  (747 292)  (747 292)  LC_2 Logic Functioning bit
 (43 4)  (751 292)  (751 292)  LC_2 Logic Functioning bit
 (45 4)  (753 292)  (753 292)  LC_2 Logic Functioning bit
 (52 4)  (760 292)  (760 292)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (4 5)  (712 293)  (712 293)  routing T_14_18.sp4_v_t_47 <X> T_14_18.sp4_h_r_3
 (26 5)  (734 293)  (734 293)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.wire_logic_cluster/lc_2/in_0
 (27 5)  (735 293)  (735 293)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 293)  (737 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 293)  (738 293)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_2/in_1
 (31 5)  (739 293)  (739 293)  routing T_14_18.lc_trk_g1_6 <X> T_14_18.wire_logic_cluster/lc_2/in_3
 (32 5)  (740 293)  (740 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (741 293)  (741 293)  routing T_14_18.lc_trk_g3_7 <X> T_14_18.input_2_2
 (34 5)  (742 293)  (742 293)  routing T_14_18.lc_trk_g3_7 <X> T_14_18.input_2_2
 (35 5)  (743 293)  (743 293)  routing T_14_18.lc_trk_g3_7 <X> T_14_18.input_2_2
 (37 5)  (745 293)  (745 293)  LC_2 Logic Functioning bit
 (41 5)  (749 293)  (749 293)  LC_2 Logic Functioning bit
 (42 5)  (750 293)  (750 293)  LC_2 Logic Functioning bit
 (43 5)  (751 293)  (751 293)  LC_2 Logic Functioning bit
 (13 6)  (721 294)  (721 294)  routing T_14_18.sp4_h_r_5 <X> T_14_18.sp4_v_t_40
 (14 6)  (722 294)  (722 294)  routing T_14_18.wire_logic_cluster/lc_4/out <X> T_14_18.lc_trk_g1_4
 (15 6)  (723 294)  (723 294)  routing T_14_18.sp12_h_r_5 <X> T_14_18.lc_trk_g1_5
 (17 6)  (725 294)  (725 294)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_5 lc_trk_g1_5
 (18 6)  (726 294)  (726 294)  routing T_14_18.sp12_h_r_5 <X> T_14_18.lc_trk_g1_5
 (21 6)  (729 294)  (729 294)  routing T_14_18.sp4_h_l_10 <X> T_14_18.lc_trk_g1_7
 (22 6)  (730 294)  (730 294)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (731 294)  (731 294)  routing T_14_18.sp4_h_l_10 <X> T_14_18.lc_trk_g1_7
 (24 6)  (732 294)  (732 294)  routing T_14_18.sp4_h_l_10 <X> T_14_18.lc_trk_g1_7
 (27 6)  (735 294)  (735 294)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 294)  (737 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 294)  (738 294)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.wire_logic_cluster/lc_3/in_1
 (31 6)  (739 294)  (739 294)  routing T_14_18.lc_trk_g0_4 <X> T_14_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 294)  (740 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (35 6)  (743 294)  (743 294)  routing T_14_18.lc_trk_g2_7 <X> T_14_18.input_2_3
 (36 6)  (744 294)  (744 294)  LC_3 Logic Functioning bit
 (38 6)  (746 294)  (746 294)  LC_3 Logic Functioning bit
 (39 6)  (747 294)  (747 294)  LC_3 Logic Functioning bit
 (41 6)  (749 294)  (749 294)  LC_3 Logic Functioning bit
 (42 6)  (750 294)  (750 294)  LC_3 Logic Functioning bit
 (43 6)  (751 294)  (751 294)  LC_3 Logic Functioning bit
 (45 6)  (753 294)  (753 294)  LC_3 Logic Functioning bit
 (46 6)  (754 294)  (754 294)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (12 7)  (720 295)  (720 295)  routing T_14_18.sp4_h_r_5 <X> T_14_18.sp4_v_t_40
 (17 7)  (725 295)  (725 295)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (726 295)  (726 295)  routing T_14_18.sp12_h_r_5 <X> T_14_18.lc_trk_g1_5
 (21 7)  (729 295)  (729 295)  routing T_14_18.sp4_h_l_10 <X> T_14_18.lc_trk_g1_7
 (22 7)  (730 295)  (730 295)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_14 lc_trk_g1_6
 (23 7)  (731 295)  (731 295)  routing T_14_18.sp12_h_r_14 <X> T_14_18.lc_trk_g1_6
 (26 7)  (734 295)  (734 295)  routing T_14_18.lc_trk_g2_3 <X> T_14_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 295)  (736 295)  routing T_14_18.lc_trk_g2_3 <X> T_14_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 295)  (737 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 295)  (738 295)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.wire_logic_cluster/lc_3/in_1
 (32 7)  (740 295)  (740 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (741 295)  (741 295)  routing T_14_18.lc_trk_g2_7 <X> T_14_18.input_2_3
 (35 7)  (743 295)  (743 295)  routing T_14_18.lc_trk_g2_7 <X> T_14_18.input_2_3
 (39 7)  (747 295)  (747 295)  LC_3 Logic Functioning bit
 (42 7)  (750 295)  (750 295)  LC_3 Logic Functioning bit
 (51 7)  (759 295)  (759 295)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (53 7)  (761 295)  (761 295)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (9 8)  (717 296)  (717 296)  routing T_14_18.sp4_h_l_41 <X> T_14_18.sp4_h_r_7
 (10 8)  (718 296)  (718 296)  routing T_14_18.sp4_h_l_41 <X> T_14_18.sp4_h_r_7
 (17 8)  (725 296)  (725 296)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (726 296)  (726 296)  routing T_14_18.wire_logic_cluster/lc_1/out <X> T_14_18.lc_trk_g2_1
 (21 8)  (729 296)  (729 296)  routing T_14_18.sp4_h_r_35 <X> T_14_18.lc_trk_g2_3
 (22 8)  (730 296)  (730 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (731 296)  (731 296)  routing T_14_18.sp4_h_r_35 <X> T_14_18.lc_trk_g2_3
 (24 8)  (732 296)  (732 296)  routing T_14_18.sp4_h_r_35 <X> T_14_18.lc_trk_g2_3
 (26 8)  (734 296)  (734 296)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.wire_logic_cluster/lc_4/in_0
 (27 8)  (735 296)  (735 296)  routing T_14_18.lc_trk_g1_4 <X> T_14_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 296)  (737 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 296)  (738 296)  routing T_14_18.lc_trk_g1_4 <X> T_14_18.wire_logic_cluster/lc_4/in_1
 (31 8)  (739 296)  (739 296)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 296)  (740 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 296)  (741 296)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (742 296)  (742 296)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_4/in_3
 (35 8)  (743 296)  (743 296)  routing T_14_18.lc_trk_g3_5 <X> T_14_18.input_2_4
 (36 8)  (744 296)  (744 296)  LC_4 Logic Functioning bit
 (37 8)  (745 296)  (745 296)  LC_4 Logic Functioning bit
 (39 8)  (747 296)  (747 296)  LC_4 Logic Functioning bit
 (43 8)  (751 296)  (751 296)  LC_4 Logic Functioning bit
 (45 8)  (753 296)  (753 296)  LC_4 Logic Functioning bit
 (47 8)  (755 296)  (755 296)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (48 8)  (756 296)  (756 296)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (14 9)  (722 297)  (722 297)  routing T_14_18.sp4_r_v_b_32 <X> T_14_18.lc_trk_g2_0
 (17 9)  (725 297)  (725 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (26 9)  (734 297)  (734 297)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.wire_logic_cluster/lc_4/in_0
 (27 9)  (735 297)  (735 297)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 297)  (737 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (739 297)  (739 297)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_4/in_3
 (32 9)  (740 297)  (740 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (741 297)  (741 297)  routing T_14_18.lc_trk_g3_5 <X> T_14_18.input_2_4
 (34 9)  (742 297)  (742 297)  routing T_14_18.lc_trk_g3_5 <X> T_14_18.input_2_4
 (37 9)  (745 297)  (745 297)  LC_4 Logic Functioning bit
 (41 9)  (749 297)  (749 297)  LC_4 Logic Functioning bit
 (42 9)  (750 297)  (750 297)  LC_4 Logic Functioning bit
 (43 9)  (751 297)  (751 297)  LC_4 Logic Functioning bit
 (11 10)  (719 298)  (719 298)  routing T_14_18.sp4_h_r_2 <X> T_14_18.sp4_v_t_45
 (13 10)  (721 298)  (721 298)  routing T_14_18.sp4_h_r_2 <X> T_14_18.sp4_v_t_45
 (14 10)  (722 298)  (722 298)  routing T_14_18.rgt_op_4 <X> T_14_18.lc_trk_g2_4
 (15 10)  (723 298)  (723 298)  routing T_14_18.rgt_op_5 <X> T_14_18.lc_trk_g2_5
 (17 10)  (725 298)  (725 298)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (726 298)  (726 298)  routing T_14_18.rgt_op_5 <X> T_14_18.lc_trk_g2_5
 (22 10)  (730 298)  (730 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (26 10)  (734 298)  (734 298)  routing T_14_18.lc_trk_g0_5 <X> T_14_18.wire_logic_cluster/lc_5/in_0
 (28 10)  (736 298)  (736 298)  routing T_14_18.lc_trk_g2_4 <X> T_14_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 298)  (737 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 298)  (738 298)  routing T_14_18.lc_trk_g2_4 <X> T_14_18.wire_logic_cluster/lc_5/in_1
 (31 10)  (739 298)  (739 298)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 298)  (740 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 298)  (742 298)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 298)  (744 298)  LC_5 Logic Functioning bit
 (37 10)  (745 298)  (745 298)  LC_5 Logic Functioning bit
 (40 10)  (748 298)  (748 298)  LC_5 Logic Functioning bit
 (41 10)  (749 298)  (749 298)  LC_5 Logic Functioning bit
 (42 10)  (750 298)  (750 298)  LC_5 Logic Functioning bit
 (43 10)  (751 298)  (751 298)  LC_5 Logic Functioning bit
 (45 10)  (753 298)  (753 298)  LC_5 Logic Functioning bit
 (51 10)  (759 298)  (759 298)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (11 11)  (719 299)  (719 299)  routing T_14_18.sp4_h_r_0 <X> T_14_18.sp4_h_l_45
 (12 11)  (720 299)  (720 299)  routing T_14_18.sp4_h_r_2 <X> T_14_18.sp4_v_t_45
 (13 11)  (721 299)  (721 299)  routing T_14_18.sp4_h_r_0 <X> T_14_18.sp4_h_l_45
 (15 11)  (723 299)  (723 299)  routing T_14_18.rgt_op_4 <X> T_14_18.lc_trk_g2_4
 (17 11)  (725 299)  (725 299)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (21 11)  (729 299)  (729 299)  routing T_14_18.sp4_r_v_b_39 <X> T_14_18.lc_trk_g2_7
 (29 11)  (737 299)  (737 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (739 299)  (739 299)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.wire_logic_cluster/lc_5/in_3
 (32 11)  (740 299)  (740 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (36 11)  (744 299)  (744 299)  LC_5 Logic Functioning bit
 (37 11)  (745 299)  (745 299)  LC_5 Logic Functioning bit
 (46 11)  (754 299)  (754 299)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (14 12)  (722 300)  (722 300)  routing T_14_18.wire_logic_cluster/lc_0/out <X> T_14_18.lc_trk_g3_0
 (17 12)  (725 300)  (725 300)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (726 300)  (726 300)  routing T_14_18.wire_logic_cluster/lc_1/out <X> T_14_18.lc_trk_g3_1
 (19 12)  (727 300)  (727 300)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13
 (22 12)  (730 300)  (730 300)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (732 300)  (732 300)  routing T_14_18.tnl_op_3 <X> T_14_18.lc_trk_g3_3
 (25 12)  (733 300)  (733 300)  routing T_14_18.wire_logic_cluster/lc_2/out <X> T_14_18.lc_trk_g3_2
 (29 12)  (737 300)  (737 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 300)  (738 300)  routing T_14_18.lc_trk_g0_5 <X> T_14_18.wire_logic_cluster/lc_6/in_1
 (31 12)  (739 300)  (739 300)  routing T_14_18.lc_trk_g0_5 <X> T_14_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 300)  (740 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (744 300)  (744 300)  LC_6 Logic Functioning bit
 (37 12)  (745 300)  (745 300)  LC_6 Logic Functioning bit
 (38 12)  (746 300)  (746 300)  LC_6 Logic Functioning bit
 (42 12)  (750 300)  (750 300)  LC_6 Logic Functioning bit
 (48 12)  (756 300)  (756 300)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (51 12)  (759 300)  (759 300)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (52 12)  (760 300)  (760 300)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (8 13)  (716 301)  (716 301)  routing T_14_18.sp4_h_l_41 <X> T_14_18.sp4_v_b_10
 (9 13)  (717 301)  (717 301)  routing T_14_18.sp4_h_l_41 <X> T_14_18.sp4_v_b_10
 (10 13)  (718 301)  (718 301)  routing T_14_18.sp4_h_l_41 <X> T_14_18.sp4_v_b_10
 (17 13)  (725 301)  (725 301)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (21 13)  (729 301)  (729 301)  routing T_14_18.tnl_op_3 <X> T_14_18.lc_trk_g3_3
 (22 13)  (730 301)  (730 301)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (734 301)  (734 301)  routing T_14_18.lc_trk_g1_3 <X> T_14_18.wire_logic_cluster/lc_6/in_0
 (27 13)  (735 301)  (735 301)  routing T_14_18.lc_trk_g1_3 <X> T_14_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 301)  (737 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (32 13)  (740 301)  (740 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (741 301)  (741 301)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.input_2_6
 (34 13)  (742 301)  (742 301)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.input_2_6
 (35 13)  (743 301)  (743 301)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.input_2_6
 (37 13)  (745 301)  (745 301)  LC_6 Logic Functioning bit
 (38 13)  (746 301)  (746 301)  LC_6 Logic Functioning bit
 (39 13)  (747 301)  (747 301)  LC_6 Logic Functioning bit
 (41 13)  (749 301)  (749 301)  LC_6 Logic Functioning bit
 (1 14)  (709 302)  (709 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (15 14)  (723 302)  (723 302)  routing T_14_18.sp4_h_l_24 <X> T_14_18.lc_trk_g3_5
 (16 14)  (724 302)  (724 302)  routing T_14_18.sp4_h_l_24 <X> T_14_18.lc_trk_g3_5
 (17 14)  (725 302)  (725 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (726 302)  (726 302)  routing T_14_18.sp4_h_l_24 <X> T_14_18.lc_trk_g3_5
 (21 14)  (729 302)  (729 302)  routing T_14_18.sp4_h_r_39 <X> T_14_18.lc_trk_g3_7
 (22 14)  (730 302)  (730 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (731 302)  (731 302)  routing T_14_18.sp4_h_r_39 <X> T_14_18.lc_trk_g3_7
 (24 14)  (732 302)  (732 302)  routing T_14_18.sp4_h_r_39 <X> T_14_18.lc_trk_g3_7
 (25 14)  (733 302)  (733 302)  routing T_14_18.rgt_op_6 <X> T_14_18.lc_trk_g3_6
 (26 14)  (734 302)  (734 302)  routing T_14_18.lc_trk_g2_5 <X> T_14_18.wire_logic_cluster/lc_7/in_0
 (27 14)  (735 302)  (735 302)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 302)  (737 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 302)  (738 302)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.wire_logic_cluster/lc_7/in_1
 (31 14)  (739 302)  (739 302)  routing T_14_18.lc_trk_g1_5 <X> T_14_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 302)  (740 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (742 302)  (742 302)  routing T_14_18.lc_trk_g1_5 <X> T_14_18.wire_logic_cluster/lc_7/in_3
 (35 14)  (743 302)  (743 302)  routing T_14_18.lc_trk_g0_7 <X> T_14_18.input_2_7
 (36 14)  (744 302)  (744 302)  LC_7 Logic Functioning bit
 (37 14)  (745 302)  (745 302)  LC_7 Logic Functioning bit
 (38 14)  (746 302)  (746 302)  LC_7 Logic Functioning bit
 (42 14)  (750 302)  (750 302)  LC_7 Logic Functioning bit
 (45 14)  (753 302)  (753 302)  LC_7 Logic Functioning bit
 (52 14)  (760 302)  (760 302)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (0 15)  (708 303)  (708 303)  routing T_14_18.glb_netwk_2 <X> T_14_18.wire_logic_cluster/lc_7/s_r
 (14 15)  (722 303)  (722 303)  routing T_14_18.sp4_r_v_b_44 <X> T_14_18.lc_trk_g3_4
 (17 15)  (725 303)  (725 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (22 15)  (730 303)  (730 303)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (732 303)  (732 303)  routing T_14_18.rgt_op_6 <X> T_14_18.lc_trk_g3_6
 (28 15)  (736 303)  (736 303)  routing T_14_18.lc_trk_g2_5 <X> T_14_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 303)  (737 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 303)  (738 303)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.wire_logic_cluster/lc_7/in_1
 (32 15)  (740 303)  (740 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (743 303)  (743 303)  routing T_14_18.lc_trk_g0_7 <X> T_14_18.input_2_7
 (36 15)  (744 303)  (744 303)  LC_7 Logic Functioning bit
 (38 15)  (746 303)  (746 303)  LC_7 Logic Functioning bit
 (39 15)  (747 303)  (747 303)  LC_7 Logic Functioning bit
 (40 15)  (748 303)  (748 303)  LC_7 Logic Functioning bit
 (46 15)  (754 303)  (754 303)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_15_18

 (15 0)  (777 288)  (777 288)  routing T_15_18.sp12_h_r_1 <X> T_15_18.lc_trk_g0_1
 (17 0)  (779 288)  (779 288)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_1 lc_trk_g0_1
 (18 0)  (780 288)  (780 288)  routing T_15_18.sp12_h_r_1 <X> T_15_18.lc_trk_g0_1
 (22 0)  (784 288)  (784 288)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (786 288)  (786 288)  routing T_15_18.bot_op_3 <X> T_15_18.lc_trk_g0_3
 (9 1)  (771 289)  (771 289)  routing T_15_18.sp4_v_t_40 <X> T_15_18.sp4_v_b_1
 (10 1)  (772 289)  (772 289)  routing T_15_18.sp4_v_t_40 <X> T_15_18.sp4_v_b_1
 (14 1)  (776 289)  (776 289)  routing T_15_18.top_op_0 <X> T_15_18.lc_trk_g0_0
 (15 1)  (777 289)  (777 289)  routing T_15_18.top_op_0 <X> T_15_18.lc_trk_g0_0
 (17 1)  (779 289)  (779 289)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (18 1)  (780 289)  (780 289)  routing T_15_18.sp12_h_r_1 <X> T_15_18.lc_trk_g0_1
 (0 2)  (762 290)  (762 290)  routing T_15_18.glb_netwk_6 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (1 2)  (763 290)  (763 290)  routing T_15_18.glb_netwk_6 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (2 2)  (764 290)  (764 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (783 290)  (783 290)  routing T_15_18.lft_op_7 <X> T_15_18.lc_trk_g0_7
 (22 2)  (784 290)  (784 290)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (786 290)  (786 290)  routing T_15_18.lft_op_7 <X> T_15_18.lc_trk_g0_7
 (6 3)  (768 291)  (768 291)  routing T_15_18.sp4_h_r_0 <X> T_15_18.sp4_h_l_37
 (11 3)  (773 291)  (773 291)  routing T_15_18.sp4_h_r_2 <X> T_15_18.sp4_h_l_39
 (22 3)  (784 291)  (784 291)  Enable bit of Mux _local_links/g0_mux_6 => glb2local_2 lc_trk_g0_6
 (3 4)  (765 292)  (765 292)  routing T_15_18.sp12_v_t_23 <X> T_15_18.sp12_h_r_0
 (25 4)  (787 292)  (787 292)  routing T_15_18.sp4_h_l_7 <X> T_15_18.lc_trk_g1_2
 (26 4)  (788 292)  (788 292)  routing T_15_18.lc_trk_g3_5 <X> T_15_18.wire_logic_cluster/lc_2/in_0
 (27 4)  (789 292)  (789 292)  routing T_15_18.lc_trk_g1_6 <X> T_15_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 292)  (791 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 292)  (792 292)  routing T_15_18.lc_trk_g1_6 <X> T_15_18.wire_logic_cluster/lc_2/in_1
 (32 4)  (794 292)  (794 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 292)  (795 292)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 292)  (796 292)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.wire_logic_cluster/lc_2/in_3
 (22 5)  (784 293)  (784 293)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (785 293)  (785 293)  routing T_15_18.sp4_h_l_7 <X> T_15_18.lc_trk_g1_2
 (24 5)  (786 293)  (786 293)  routing T_15_18.sp4_h_l_7 <X> T_15_18.lc_trk_g1_2
 (25 5)  (787 293)  (787 293)  routing T_15_18.sp4_h_l_7 <X> T_15_18.lc_trk_g1_2
 (27 5)  (789 293)  (789 293)  routing T_15_18.lc_trk_g3_5 <X> T_15_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 293)  (790 293)  routing T_15_18.lc_trk_g3_5 <X> T_15_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 293)  (791 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 293)  (792 293)  routing T_15_18.lc_trk_g1_6 <X> T_15_18.wire_logic_cluster/lc_2/in_1
 (31 5)  (793 293)  (793 293)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.wire_logic_cluster/lc_2/in_3
 (40 5)  (802 293)  (802 293)  LC_2 Logic Functioning bit
 (41 5)  (803 293)  (803 293)  LC_2 Logic Functioning bit
 (42 5)  (804 293)  (804 293)  LC_2 Logic Functioning bit
 (43 5)  (805 293)  (805 293)  LC_2 Logic Functioning bit
 (46 5)  (808 293)  (808 293)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (14 6)  (776 294)  (776 294)  routing T_15_18.sp12_h_l_3 <X> T_15_18.lc_trk_g1_4
 (15 6)  (777 294)  (777 294)  routing T_15_18.lft_op_5 <X> T_15_18.lc_trk_g1_5
 (17 6)  (779 294)  (779 294)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (780 294)  (780 294)  routing T_15_18.lft_op_5 <X> T_15_18.lc_trk_g1_5
 (25 6)  (787 294)  (787 294)  routing T_15_18.sp4_h_r_14 <X> T_15_18.lc_trk_g1_6
 (29 6)  (791 294)  (791 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (793 294)  (793 294)  routing T_15_18.lc_trk_g0_6 <X> T_15_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 294)  (794 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (45 6)  (807 294)  (807 294)  LC_3 Logic Functioning bit
 (8 7)  (770 295)  (770 295)  routing T_15_18.sp4_h_r_10 <X> T_15_18.sp4_v_t_41
 (9 7)  (771 295)  (771 295)  routing T_15_18.sp4_h_r_10 <X> T_15_18.sp4_v_t_41
 (10 7)  (772 295)  (772 295)  routing T_15_18.sp4_h_r_10 <X> T_15_18.sp4_v_t_41
 (14 7)  (776 295)  (776 295)  routing T_15_18.sp12_h_l_3 <X> T_15_18.lc_trk_g1_4
 (15 7)  (777 295)  (777 295)  routing T_15_18.sp12_h_l_3 <X> T_15_18.lc_trk_g1_4
 (17 7)  (779 295)  (779 295)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (22 7)  (784 295)  (784 295)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (785 295)  (785 295)  routing T_15_18.sp4_h_r_14 <X> T_15_18.lc_trk_g1_6
 (24 7)  (786 295)  (786 295)  routing T_15_18.sp4_h_r_14 <X> T_15_18.lc_trk_g1_6
 (26 7)  (788 295)  (788 295)  routing T_15_18.lc_trk_g1_2 <X> T_15_18.wire_logic_cluster/lc_3/in_0
 (27 7)  (789 295)  (789 295)  routing T_15_18.lc_trk_g1_2 <X> T_15_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 295)  (791 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (793 295)  (793 295)  routing T_15_18.lc_trk_g0_6 <X> T_15_18.wire_logic_cluster/lc_3/in_3
 (41 7)  (803 295)  (803 295)  LC_3 Logic Functioning bit
 (43 7)  (805 295)  (805 295)  LC_3 Logic Functioning bit
 (47 7)  (809 295)  (809 295)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (48 7)  (810 295)  (810 295)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (26 8)  (788 296)  (788 296)  routing T_15_18.lc_trk_g2_6 <X> T_15_18.wire_logic_cluster/lc_4/in_0
 (29 8)  (791 296)  (791 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (794 296)  (794 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (40 8)  (802 296)  (802 296)  LC_4 Logic Functioning bit
 (41 8)  (803 296)  (803 296)  LC_4 Logic Functioning bit
 (42 8)  (804 296)  (804 296)  LC_4 Logic Functioning bit
 (43 8)  (805 296)  (805 296)  LC_4 Logic Functioning bit
 (48 8)  (810 296)  (810 296)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (26 9)  (788 297)  (788 297)  routing T_15_18.lc_trk_g2_6 <X> T_15_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 297)  (790 297)  routing T_15_18.lc_trk_g2_6 <X> T_15_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 297)  (791 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (793 297)  (793 297)  routing T_15_18.lc_trk_g0_3 <X> T_15_18.wire_logic_cluster/lc_4/in_3
 (41 9)  (803 297)  (803 297)  LC_4 Logic Functioning bit
 (43 9)  (805 297)  (805 297)  LC_4 Logic Functioning bit
 (0 10)  (762 298)  (762 298)  routing T_15_18.glb_netwk_2 <X> T_15_18.glb2local_2
 (1 10)  (763 298)  (763 298)  Enable bit of Mux _local_links/global_mux_2 => glb_netwk_2 glb2local_2
 (14 10)  (776 298)  (776 298)  routing T_15_18.rgt_op_4 <X> T_15_18.lc_trk_g2_4
 (15 10)  (777 298)  (777 298)  routing T_15_18.rgt_op_5 <X> T_15_18.lc_trk_g2_5
 (17 10)  (779 298)  (779 298)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (780 298)  (780 298)  routing T_15_18.rgt_op_5 <X> T_15_18.lc_trk_g2_5
 (26 10)  (788 298)  (788 298)  routing T_15_18.lc_trk_g2_5 <X> T_15_18.wire_logic_cluster/lc_5/in_0
 (27 10)  (789 298)  (789 298)  routing T_15_18.lc_trk_g3_3 <X> T_15_18.wire_logic_cluster/lc_5/in_1
 (28 10)  (790 298)  (790 298)  routing T_15_18.lc_trk_g3_3 <X> T_15_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 298)  (791 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (793 298)  (793 298)  routing T_15_18.lc_trk_g1_5 <X> T_15_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 298)  (794 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 298)  (796 298)  routing T_15_18.lc_trk_g1_5 <X> T_15_18.wire_logic_cluster/lc_5/in_3
 (38 10)  (800 298)  (800 298)  LC_5 Logic Functioning bit
 (50 10)  (812 298)  (812 298)  Cascade bit: LH_LC05_inmux02_5

 (15 11)  (777 299)  (777 299)  routing T_15_18.rgt_op_4 <X> T_15_18.lc_trk_g2_4
 (17 11)  (779 299)  (779 299)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 11)  (784 299)  (784 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (787 299)  (787 299)  routing T_15_18.sp4_r_v_b_38 <X> T_15_18.lc_trk_g2_6
 (28 11)  (790 299)  (790 299)  routing T_15_18.lc_trk_g2_5 <X> T_15_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 299)  (791 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 299)  (792 299)  routing T_15_18.lc_trk_g3_3 <X> T_15_18.wire_logic_cluster/lc_5/in_1
 (21 12)  (783 300)  (783 300)  routing T_15_18.sp4_h_r_35 <X> T_15_18.lc_trk_g3_3
 (22 12)  (784 300)  (784 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (785 300)  (785 300)  routing T_15_18.sp4_h_r_35 <X> T_15_18.lc_trk_g3_3
 (24 12)  (786 300)  (786 300)  routing T_15_18.sp4_h_r_35 <X> T_15_18.lc_trk_g3_3
 (26 12)  (788 300)  (788 300)  routing T_15_18.lc_trk_g2_4 <X> T_15_18.wire_logic_cluster/lc_6/in_0
 (27 12)  (789 300)  (789 300)  routing T_15_18.lc_trk_g1_4 <X> T_15_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 300)  (791 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 300)  (792 300)  routing T_15_18.lc_trk_g1_4 <X> T_15_18.wire_logic_cluster/lc_6/in_1
 (31 12)  (793 300)  (793 300)  routing T_15_18.lc_trk_g0_7 <X> T_15_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 300)  (794 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (798 300)  (798 300)  LC_6 Logic Functioning bit
 (50 12)  (812 300)  (812 300)  Cascade bit: LH_LC06_inmux02_5

 (8 13)  (770 301)  (770 301)  routing T_15_18.sp4_h_r_10 <X> T_15_18.sp4_v_b_10
 (22 13)  (784 301)  (784 301)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (786 301)  (786 301)  routing T_15_18.tnr_op_2 <X> T_15_18.lc_trk_g3_2
 (28 13)  (790 301)  (790 301)  routing T_15_18.lc_trk_g2_4 <X> T_15_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 301)  (791 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (793 301)  (793 301)  routing T_15_18.lc_trk_g0_7 <X> T_15_18.wire_logic_cluster/lc_6/in_3
 (3 14)  (765 302)  (765 302)  routing T_15_18.sp12_h_r_1 <X> T_15_18.sp12_v_t_22
 (4 14)  (766 302)  (766 302)  routing T_15_18.sp4_h_r_9 <X> T_15_18.sp4_v_t_44
 (11 14)  (773 302)  (773 302)  routing T_15_18.sp4_h_r_5 <X> T_15_18.sp4_v_t_46
 (13 14)  (775 302)  (775 302)  routing T_15_18.sp4_h_r_5 <X> T_15_18.sp4_v_t_46
 (15 14)  (777 302)  (777 302)  routing T_15_18.sp4_h_r_45 <X> T_15_18.lc_trk_g3_5
 (16 14)  (778 302)  (778 302)  routing T_15_18.sp4_h_r_45 <X> T_15_18.lc_trk_g3_5
 (17 14)  (779 302)  (779 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (780 302)  (780 302)  routing T_15_18.sp4_h_r_45 <X> T_15_18.lc_trk_g3_5
 (3 15)  (765 303)  (765 303)  routing T_15_18.sp12_h_r_1 <X> T_15_18.sp12_v_t_22
 (5 15)  (767 303)  (767 303)  routing T_15_18.sp4_h_r_9 <X> T_15_18.sp4_v_t_44
 (12 15)  (774 303)  (774 303)  routing T_15_18.sp4_h_r_5 <X> T_15_18.sp4_v_t_46
 (18 15)  (780 303)  (780 303)  routing T_15_18.sp4_h_r_45 <X> T_15_18.lc_trk_g3_5


LogicTile_16_18

 (9 0)  (825 288)  (825 288)  routing T_16_18.sp4_v_t_36 <X> T_16_18.sp4_h_r_1
 (21 0)  (837 288)  (837 288)  routing T_16_18.sp4_h_r_11 <X> T_16_18.lc_trk_g0_3
 (22 0)  (838 288)  (838 288)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (839 288)  (839 288)  routing T_16_18.sp4_h_r_11 <X> T_16_18.lc_trk_g0_3
 (24 0)  (840 288)  (840 288)  routing T_16_18.sp4_h_r_11 <X> T_16_18.lc_trk_g0_3
 (25 0)  (841 288)  (841 288)  routing T_16_18.sp12_h_r_2 <X> T_16_18.lc_trk_g0_2
 (28 0)  (844 288)  (844 288)  routing T_16_18.lc_trk_g2_3 <X> T_16_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 288)  (845 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 288)  (848 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 288)  (849 288)  routing T_16_18.lc_trk_g2_1 <X> T_16_18.wire_logic_cluster/lc_0/in_3
 (35 0)  (851 288)  (851 288)  routing T_16_18.lc_trk_g0_6 <X> T_16_18.input_2_0
 (36 0)  (852 288)  (852 288)  LC_0 Logic Functioning bit
 (37 0)  (853 288)  (853 288)  LC_0 Logic Functioning bit
 (38 0)  (854 288)  (854 288)  LC_0 Logic Functioning bit
 (39 0)  (855 288)  (855 288)  LC_0 Logic Functioning bit
 (41 0)  (857 288)  (857 288)  LC_0 Logic Functioning bit
 (43 0)  (859 288)  (859 288)  LC_0 Logic Functioning bit
 (46 0)  (862 288)  (862 288)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (3 1)  (819 289)  (819 289)  routing T_16_18.sp12_h_l_23 <X> T_16_18.sp12_v_b_0
 (14 1)  (830 289)  (830 289)  routing T_16_18.top_op_0 <X> T_16_18.lc_trk_g0_0
 (15 1)  (831 289)  (831 289)  routing T_16_18.top_op_0 <X> T_16_18.lc_trk_g0_0
 (17 1)  (833 289)  (833 289)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (22 1)  (838 289)  (838 289)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_2 lc_trk_g0_2
 (24 1)  (840 289)  (840 289)  routing T_16_18.sp12_h_r_2 <X> T_16_18.lc_trk_g0_2
 (25 1)  (841 289)  (841 289)  routing T_16_18.sp12_h_r_2 <X> T_16_18.lc_trk_g0_2
 (29 1)  (845 289)  (845 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 289)  (846 289)  routing T_16_18.lc_trk_g2_3 <X> T_16_18.wire_logic_cluster/lc_0/in_1
 (32 1)  (848 289)  (848 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (851 289)  (851 289)  routing T_16_18.lc_trk_g0_6 <X> T_16_18.input_2_0
 (36 1)  (852 289)  (852 289)  LC_0 Logic Functioning bit
 (37 1)  (853 289)  (853 289)  LC_0 Logic Functioning bit
 (38 1)  (854 289)  (854 289)  LC_0 Logic Functioning bit
 (39 1)  (855 289)  (855 289)  LC_0 Logic Functioning bit
 (40 1)  (856 289)  (856 289)  LC_0 Logic Functioning bit
 (42 1)  (858 289)  (858 289)  LC_0 Logic Functioning bit
 (43 1)  (859 289)  (859 289)  LC_0 Logic Functioning bit
 (0 2)  (816 290)  (816 290)  routing T_16_18.glb_netwk_6 <X> T_16_18.wire_logic_cluster/lc_7/clk
 (1 2)  (817 290)  (817 290)  routing T_16_18.glb_netwk_6 <X> T_16_18.wire_logic_cluster/lc_7/clk
 (2 2)  (818 290)  (818 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (842 290)  (842 290)  routing T_16_18.lc_trk_g2_7 <X> T_16_18.wire_logic_cluster/lc_1/in_0
 (32 2)  (848 290)  (848 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (41 2)  (857 290)  (857 290)  LC_1 Logic Functioning bit
 (43 2)  (859 290)  (859 290)  LC_1 Logic Functioning bit
 (13 3)  (829 291)  (829 291)  routing T_16_18.sp4_v_b_9 <X> T_16_18.sp4_h_l_39
 (22 3)  (838 291)  (838 291)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (839 291)  (839 291)  routing T_16_18.sp12_h_r_14 <X> T_16_18.lc_trk_g0_6
 (26 3)  (842 291)  (842 291)  routing T_16_18.lc_trk_g2_7 <X> T_16_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 291)  (844 291)  routing T_16_18.lc_trk_g2_7 <X> T_16_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 291)  (845 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (847 291)  (847 291)  routing T_16_18.lc_trk_g0_2 <X> T_16_18.wire_logic_cluster/lc_1/in_3
 (40 3)  (856 291)  (856 291)  LC_1 Logic Functioning bit
 (42 3)  (858 291)  (858 291)  LC_1 Logic Functioning bit
 (25 4)  (841 292)  (841 292)  routing T_16_18.wire_logic_cluster/lc_2/out <X> T_16_18.lc_trk_g1_2
 (26 4)  (842 292)  (842 292)  routing T_16_18.lc_trk_g2_6 <X> T_16_18.wire_logic_cluster/lc_2/in_0
 (28 4)  (844 292)  (844 292)  routing T_16_18.lc_trk_g2_3 <X> T_16_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 292)  (845 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 292)  (848 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 292)  (849 292)  routing T_16_18.lc_trk_g3_2 <X> T_16_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 292)  (850 292)  routing T_16_18.lc_trk_g3_2 <X> T_16_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 292)  (852 292)  LC_2 Logic Functioning bit
 (38 4)  (854 292)  (854 292)  LC_2 Logic Functioning bit
 (50 4)  (866 292)  (866 292)  Cascade bit: LH_LC02_inmux02_5

 (22 5)  (838 293)  (838 293)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (26 5)  (842 293)  (842 293)  routing T_16_18.lc_trk_g2_6 <X> T_16_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 293)  (844 293)  routing T_16_18.lc_trk_g2_6 <X> T_16_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 293)  (845 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 293)  (846 293)  routing T_16_18.lc_trk_g2_3 <X> T_16_18.wire_logic_cluster/lc_2/in_1
 (31 5)  (847 293)  (847 293)  routing T_16_18.lc_trk_g3_2 <X> T_16_18.wire_logic_cluster/lc_2/in_3
 (37 5)  (853 293)  (853 293)  LC_2 Logic Functioning bit
 (14 6)  (830 294)  (830 294)  routing T_16_18.wire_logic_cluster/lc_4/out <X> T_16_18.lc_trk_g1_4
 (21 6)  (837 294)  (837 294)  routing T_16_18.sp12_h_l_4 <X> T_16_18.lc_trk_g1_7
 (22 6)  (838 294)  (838 294)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (840 294)  (840 294)  routing T_16_18.sp12_h_l_4 <X> T_16_18.lc_trk_g1_7
 (26 6)  (842 294)  (842 294)  routing T_16_18.lc_trk_g3_6 <X> T_16_18.wire_logic_cluster/lc_3/in_0
 (27 6)  (843 294)  (843 294)  routing T_16_18.lc_trk_g1_7 <X> T_16_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 294)  (845 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 294)  (846 294)  routing T_16_18.lc_trk_g1_7 <X> T_16_18.wire_logic_cluster/lc_3/in_1
 (31 6)  (847 294)  (847 294)  routing T_16_18.lc_trk_g3_5 <X> T_16_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 294)  (848 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 294)  (849 294)  routing T_16_18.lc_trk_g3_5 <X> T_16_18.wire_logic_cluster/lc_3/in_3
 (34 6)  (850 294)  (850 294)  routing T_16_18.lc_trk_g3_5 <X> T_16_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 294)  (852 294)  LC_3 Logic Functioning bit
 (50 6)  (866 294)  (866 294)  Cascade bit: LH_LC03_inmux02_5

 (5 7)  (821 295)  (821 295)  routing T_16_18.sp4_h_l_38 <X> T_16_18.sp4_v_t_38
 (17 7)  (833 295)  (833 295)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (21 7)  (837 295)  (837 295)  routing T_16_18.sp12_h_l_4 <X> T_16_18.lc_trk_g1_7
 (26 7)  (842 295)  (842 295)  routing T_16_18.lc_trk_g3_6 <X> T_16_18.wire_logic_cluster/lc_3/in_0
 (27 7)  (843 295)  (843 295)  routing T_16_18.lc_trk_g3_6 <X> T_16_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 295)  (844 295)  routing T_16_18.lc_trk_g3_6 <X> T_16_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 295)  (845 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 295)  (846 295)  routing T_16_18.lc_trk_g1_7 <X> T_16_18.wire_logic_cluster/lc_3/in_1
 (17 8)  (833 296)  (833 296)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (834 296)  (834 296)  routing T_16_18.wire_logic_cluster/lc_1/out <X> T_16_18.lc_trk_g2_1
 (21 8)  (837 296)  (837 296)  routing T_16_18.bnl_op_3 <X> T_16_18.lc_trk_g2_3
 (22 8)  (838 296)  (838 296)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (26 8)  (842 296)  (842 296)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_4/in_0
 (29 8)  (845 296)  (845 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (847 296)  (847 296)  routing T_16_18.lc_trk_g1_4 <X> T_16_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 296)  (848 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (850 296)  (850 296)  routing T_16_18.lc_trk_g1_4 <X> T_16_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 296)  (852 296)  LC_4 Logic Functioning bit
 (38 8)  (854 296)  (854 296)  LC_4 Logic Functioning bit
 (39 8)  (855 296)  (855 296)  LC_4 Logic Functioning bit
 (41 8)  (857 296)  (857 296)  LC_4 Logic Functioning bit
 (42 8)  (858 296)  (858 296)  LC_4 Logic Functioning bit
 (43 8)  (859 296)  (859 296)  LC_4 Logic Functioning bit
 (45 8)  (861 296)  (861 296)  LC_4 Logic Functioning bit
 (46 8)  (862 296)  (862 296)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (48 8)  (864 296)  (864 296)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (50 8)  (866 296)  (866 296)  Cascade bit: LH_LC04_inmux02_5

 (21 9)  (837 297)  (837 297)  routing T_16_18.bnl_op_3 <X> T_16_18.lc_trk_g2_3
 (26 9)  (842 297)  (842 297)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_4/in_0
 (27 9)  (843 297)  (843 297)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 297)  (844 297)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 297)  (845 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 297)  (846 297)  routing T_16_18.lc_trk_g0_3 <X> T_16_18.wire_logic_cluster/lc_4/in_1
 (38 9)  (854 297)  (854 297)  LC_4 Logic Functioning bit
 (43 9)  (859 297)  (859 297)  LC_4 Logic Functioning bit
 (4 10)  (820 298)  (820 298)  routing T_16_18.sp4_v_b_10 <X> T_16_18.sp4_v_t_43
 (6 10)  (822 298)  (822 298)  routing T_16_18.sp4_v_b_10 <X> T_16_18.sp4_v_t_43
 (12 10)  (828 298)  (828 298)  routing T_16_18.sp4_v_t_39 <X> T_16_18.sp4_h_l_45
 (22 10)  (838 298)  (838 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (25 10)  (841 298)  (841 298)  routing T_16_18.sp4_h_r_46 <X> T_16_18.lc_trk_g2_6
 (27 10)  (843 298)  (843 298)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_5/in_1
 (28 10)  (844 298)  (844 298)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 298)  (845 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 298)  (846 298)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_5/in_1
 (31 10)  (847 298)  (847 298)  routing T_16_18.lc_trk_g3_5 <X> T_16_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 298)  (848 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 298)  (849 298)  routing T_16_18.lc_trk_g3_5 <X> T_16_18.wire_logic_cluster/lc_5/in_3
 (34 10)  (850 298)  (850 298)  routing T_16_18.lc_trk_g3_5 <X> T_16_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 298)  (852 298)  LC_5 Logic Functioning bit
 (37 10)  (853 298)  (853 298)  LC_5 Logic Functioning bit
 (39 10)  (855 298)  (855 298)  LC_5 Logic Functioning bit
 (43 10)  (859 298)  (859 298)  LC_5 Logic Functioning bit
 (45 10)  (861 298)  (861 298)  LC_5 Logic Functioning bit
 (46 10)  (862 298)  (862 298)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (11 11)  (827 299)  (827 299)  routing T_16_18.sp4_v_t_39 <X> T_16_18.sp4_h_l_45
 (13 11)  (829 299)  (829 299)  routing T_16_18.sp4_v_t_39 <X> T_16_18.sp4_h_l_45
 (21 11)  (837 299)  (837 299)  routing T_16_18.sp4_r_v_b_39 <X> T_16_18.lc_trk_g2_7
 (22 11)  (838 299)  (838 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (839 299)  (839 299)  routing T_16_18.sp4_h_r_46 <X> T_16_18.lc_trk_g2_6
 (24 11)  (840 299)  (840 299)  routing T_16_18.sp4_h_r_46 <X> T_16_18.lc_trk_g2_6
 (25 11)  (841 299)  (841 299)  routing T_16_18.sp4_h_r_46 <X> T_16_18.lc_trk_g2_6
 (26 11)  (842 299)  (842 299)  routing T_16_18.lc_trk_g1_2 <X> T_16_18.wire_logic_cluster/lc_5/in_0
 (27 11)  (843 299)  (843 299)  routing T_16_18.lc_trk_g1_2 <X> T_16_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 299)  (845 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (846 299)  (846 299)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_5/in_1
 (32 11)  (848 299)  (848 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (849 299)  (849 299)  routing T_16_18.lc_trk_g3_0 <X> T_16_18.input_2_5
 (34 11)  (850 299)  (850 299)  routing T_16_18.lc_trk_g3_0 <X> T_16_18.input_2_5
 (36 11)  (852 299)  (852 299)  LC_5 Logic Functioning bit
 (40 11)  (856 299)  (856 299)  LC_5 Logic Functioning bit
 (42 11)  (858 299)  (858 299)  LC_5 Logic Functioning bit
 (43 11)  (859 299)  (859 299)  LC_5 Logic Functioning bit
 (14 12)  (830 300)  (830 300)  routing T_16_18.rgt_op_0 <X> T_16_18.lc_trk_g3_0
 (21 12)  (837 300)  (837 300)  routing T_16_18.bnl_op_3 <X> T_16_18.lc_trk_g3_3
 (22 12)  (838 300)  (838 300)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (25 12)  (841 300)  (841 300)  routing T_16_18.sp4_h_r_34 <X> T_16_18.lc_trk_g3_2
 (28 12)  (844 300)  (844 300)  routing T_16_18.lc_trk_g2_7 <X> T_16_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 300)  (845 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 300)  (846 300)  routing T_16_18.lc_trk_g2_7 <X> T_16_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (848 300)  (848 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 300)  (849 300)  routing T_16_18.lc_trk_g3_2 <X> T_16_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (850 300)  (850 300)  routing T_16_18.lc_trk_g3_2 <X> T_16_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 300)  (852 300)  LC_6 Logic Functioning bit
 (37 12)  (853 300)  (853 300)  LC_6 Logic Functioning bit
 (46 12)  (862 300)  (862 300)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (15 13)  (831 301)  (831 301)  routing T_16_18.rgt_op_0 <X> T_16_18.lc_trk_g3_0
 (17 13)  (833 301)  (833 301)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (21 13)  (837 301)  (837 301)  routing T_16_18.bnl_op_3 <X> T_16_18.lc_trk_g3_3
 (22 13)  (838 301)  (838 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (839 301)  (839 301)  routing T_16_18.sp4_h_r_34 <X> T_16_18.lc_trk_g3_2
 (24 13)  (840 301)  (840 301)  routing T_16_18.sp4_h_r_34 <X> T_16_18.lc_trk_g3_2
 (26 13)  (842 301)  (842 301)  routing T_16_18.lc_trk_g0_2 <X> T_16_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 301)  (845 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 301)  (846 301)  routing T_16_18.lc_trk_g2_7 <X> T_16_18.wire_logic_cluster/lc_6/in_1
 (31 13)  (847 301)  (847 301)  routing T_16_18.lc_trk_g3_2 <X> T_16_18.wire_logic_cluster/lc_6/in_3
 (32 13)  (848 301)  (848 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (849 301)  (849 301)  routing T_16_18.lc_trk_g3_3 <X> T_16_18.input_2_6
 (34 13)  (850 301)  (850 301)  routing T_16_18.lc_trk_g3_3 <X> T_16_18.input_2_6
 (35 13)  (851 301)  (851 301)  routing T_16_18.lc_trk_g3_3 <X> T_16_18.input_2_6
 (36 13)  (852 301)  (852 301)  LC_6 Logic Functioning bit
 (37 13)  (853 301)  (853 301)  LC_6 Logic Functioning bit
 (38 13)  (854 301)  (854 301)  LC_6 Logic Functioning bit
 (1 14)  (817 302)  (817 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (17 14)  (833 302)  (833 302)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (834 302)  (834 302)  routing T_16_18.wire_logic_cluster/lc_5/out <X> T_16_18.lc_trk_g3_5
 (21 14)  (837 302)  (837 302)  routing T_16_18.sp4_h_l_34 <X> T_16_18.lc_trk_g3_7
 (22 14)  (838 302)  (838 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (839 302)  (839 302)  routing T_16_18.sp4_h_l_34 <X> T_16_18.lc_trk_g3_7
 (24 14)  (840 302)  (840 302)  routing T_16_18.sp4_h_l_34 <X> T_16_18.lc_trk_g3_7
 (25 14)  (841 302)  (841 302)  routing T_16_18.sp4_h_r_38 <X> T_16_18.lc_trk_g3_6
 (26 14)  (842 302)  (842 302)  routing T_16_18.lc_trk_g3_6 <X> T_16_18.wire_logic_cluster/lc_7/in_0
 (27 14)  (843 302)  (843 302)  routing T_16_18.lc_trk_g3_5 <X> T_16_18.wire_logic_cluster/lc_7/in_1
 (28 14)  (844 302)  (844 302)  routing T_16_18.lc_trk_g3_5 <X> T_16_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 302)  (845 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 302)  (846 302)  routing T_16_18.lc_trk_g3_5 <X> T_16_18.wire_logic_cluster/lc_7/in_1
 (31 14)  (847 302)  (847 302)  routing T_16_18.lc_trk_g2_6 <X> T_16_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 302)  (848 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 302)  (849 302)  routing T_16_18.lc_trk_g2_6 <X> T_16_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 302)  (852 302)  LC_7 Logic Functioning bit
 (46 14)  (862 302)  (862 302)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (48 14)  (864 302)  (864 302)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (50 14)  (866 302)  (866 302)  Cascade bit: LH_LC07_inmux02_5

 (0 15)  (816 303)  (816 303)  routing T_16_18.glb_netwk_2 <X> T_16_18.wire_logic_cluster/lc_7/s_r
 (11 15)  (827 303)  (827 303)  routing T_16_18.sp4_h_r_3 <X> T_16_18.sp4_h_l_46
 (13 15)  (829 303)  (829 303)  routing T_16_18.sp4_h_r_3 <X> T_16_18.sp4_h_l_46
 (21 15)  (837 303)  (837 303)  routing T_16_18.sp4_h_l_34 <X> T_16_18.lc_trk_g3_7
 (22 15)  (838 303)  (838 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (839 303)  (839 303)  routing T_16_18.sp4_h_r_38 <X> T_16_18.lc_trk_g3_6
 (24 15)  (840 303)  (840 303)  routing T_16_18.sp4_h_r_38 <X> T_16_18.lc_trk_g3_6
 (26 15)  (842 303)  (842 303)  routing T_16_18.lc_trk_g3_6 <X> T_16_18.wire_logic_cluster/lc_7/in_0
 (27 15)  (843 303)  (843 303)  routing T_16_18.lc_trk_g3_6 <X> T_16_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 303)  (844 303)  routing T_16_18.lc_trk_g3_6 <X> T_16_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 303)  (845 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (847 303)  (847 303)  routing T_16_18.lc_trk_g2_6 <X> T_16_18.wire_logic_cluster/lc_7/in_3


LogicTile_17_18

 (11 0)  (885 288)  (885 288)  routing T_17_18.sp4_h_r_9 <X> T_17_18.sp4_v_b_2
 (32 0)  (906 288)  (906 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 288)  (907 288)  routing T_17_18.lc_trk_g3_0 <X> T_17_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (908 288)  (908 288)  routing T_17_18.lc_trk_g3_0 <X> T_17_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 288)  (910 288)  LC_0 Logic Functioning bit
 (37 0)  (911 288)  (911 288)  LC_0 Logic Functioning bit
 (38 0)  (912 288)  (912 288)  LC_0 Logic Functioning bit
 (39 0)  (913 288)  (913 288)  LC_0 Logic Functioning bit
 (45 0)  (919 288)  (919 288)  LC_0 Logic Functioning bit
 (36 1)  (910 289)  (910 289)  LC_0 Logic Functioning bit
 (37 1)  (911 289)  (911 289)  LC_0 Logic Functioning bit
 (38 1)  (912 289)  (912 289)  LC_0 Logic Functioning bit
 (39 1)  (913 289)  (913 289)  LC_0 Logic Functioning bit
 (0 2)  (874 290)  (874 290)  routing T_17_18.glb_netwk_6 <X> T_17_18.wire_logic_cluster/lc_7/clk
 (1 2)  (875 290)  (875 290)  routing T_17_18.glb_netwk_6 <X> T_17_18.wire_logic_cluster/lc_7/clk
 (2 2)  (876 290)  (876 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (889 290)  (889 290)  routing T_17_18.sp4_v_b_21 <X> T_17_18.lc_trk_g0_5
 (16 2)  (890 290)  (890 290)  routing T_17_18.sp4_v_b_21 <X> T_17_18.lc_trk_g0_5
 (17 2)  (891 290)  (891 290)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (32 2)  (906 290)  (906 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 290)  (907 290)  routing T_17_18.lc_trk_g3_3 <X> T_17_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (908 290)  (908 290)  routing T_17_18.lc_trk_g3_3 <X> T_17_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 290)  (910 290)  LC_1 Logic Functioning bit
 (37 2)  (911 290)  (911 290)  LC_1 Logic Functioning bit
 (38 2)  (912 290)  (912 290)  LC_1 Logic Functioning bit
 (39 2)  (913 290)  (913 290)  LC_1 Logic Functioning bit
 (45 2)  (919 290)  (919 290)  LC_1 Logic Functioning bit
 (47 2)  (921 290)  (921 290)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (14 3)  (888 291)  (888 291)  routing T_17_18.sp4_h_r_4 <X> T_17_18.lc_trk_g0_4
 (15 3)  (889 291)  (889 291)  routing T_17_18.sp4_h_r_4 <X> T_17_18.lc_trk_g0_4
 (16 3)  (890 291)  (890 291)  routing T_17_18.sp4_h_r_4 <X> T_17_18.lc_trk_g0_4
 (17 3)  (891 291)  (891 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (22 3)  (896 291)  (896 291)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (897 291)  (897 291)  routing T_17_18.sp4_v_b_22 <X> T_17_18.lc_trk_g0_6
 (24 3)  (898 291)  (898 291)  routing T_17_18.sp4_v_b_22 <X> T_17_18.lc_trk_g0_6
 (31 3)  (905 291)  (905 291)  routing T_17_18.lc_trk_g3_3 <X> T_17_18.wire_logic_cluster/lc_1/in_3
 (36 3)  (910 291)  (910 291)  LC_1 Logic Functioning bit
 (37 3)  (911 291)  (911 291)  LC_1 Logic Functioning bit
 (38 3)  (912 291)  (912 291)  LC_1 Logic Functioning bit
 (39 3)  (913 291)  (913 291)  LC_1 Logic Functioning bit
 (0 4)  (874 292)  (874 292)  routing T_17_18.lc_trk_g2_2 <X> T_17_18.wire_logic_cluster/lc_7/cen
 (1 4)  (875 292)  (875 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (3 4)  (877 292)  (877 292)  routing T_17_18.sp12_v_t_23 <X> T_17_18.sp12_h_r_0
 (10 4)  (884 292)  (884 292)  routing T_17_18.sp4_v_t_46 <X> T_17_18.sp4_h_r_4
 (11 4)  (885 292)  (885 292)  routing T_17_18.sp4_v_t_39 <X> T_17_18.sp4_v_b_5
 (31 4)  (905 292)  (905 292)  routing T_17_18.lc_trk_g0_5 <X> T_17_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 292)  (906 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (910 292)  (910 292)  LC_2 Logic Functioning bit
 (37 4)  (911 292)  (911 292)  LC_2 Logic Functioning bit
 (38 4)  (912 292)  (912 292)  LC_2 Logic Functioning bit
 (39 4)  (913 292)  (913 292)  LC_2 Logic Functioning bit
 (45 4)  (919 292)  (919 292)  LC_2 Logic Functioning bit
 (1 5)  (875 293)  (875 293)  routing T_17_18.lc_trk_g2_2 <X> T_17_18.wire_logic_cluster/lc_7/cen
 (10 5)  (884 293)  (884 293)  routing T_17_18.sp4_h_r_11 <X> T_17_18.sp4_v_b_4
 (12 5)  (886 293)  (886 293)  routing T_17_18.sp4_v_t_39 <X> T_17_18.sp4_v_b_5
 (36 5)  (910 293)  (910 293)  LC_2 Logic Functioning bit
 (37 5)  (911 293)  (911 293)  LC_2 Logic Functioning bit
 (38 5)  (912 293)  (912 293)  LC_2 Logic Functioning bit
 (39 5)  (913 293)  (913 293)  LC_2 Logic Functioning bit
 (52 5)  (926 293)  (926 293)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (31 6)  (905 294)  (905 294)  routing T_17_18.lc_trk_g0_6 <X> T_17_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 294)  (906 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (910 294)  (910 294)  LC_3 Logic Functioning bit
 (37 6)  (911 294)  (911 294)  LC_3 Logic Functioning bit
 (38 6)  (912 294)  (912 294)  LC_3 Logic Functioning bit
 (39 6)  (913 294)  (913 294)  LC_3 Logic Functioning bit
 (45 6)  (919 294)  (919 294)  LC_3 Logic Functioning bit
 (46 6)  (920 294)  (920 294)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (15 7)  (889 295)  (889 295)  routing T_17_18.sp4_v_t_9 <X> T_17_18.lc_trk_g1_4
 (16 7)  (890 295)  (890 295)  routing T_17_18.sp4_v_t_9 <X> T_17_18.lc_trk_g1_4
 (17 7)  (891 295)  (891 295)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (31 7)  (905 295)  (905 295)  routing T_17_18.lc_trk_g0_6 <X> T_17_18.wire_logic_cluster/lc_3/in_3
 (36 7)  (910 295)  (910 295)  LC_3 Logic Functioning bit
 (37 7)  (911 295)  (911 295)  LC_3 Logic Functioning bit
 (38 7)  (912 295)  (912 295)  LC_3 Logic Functioning bit
 (39 7)  (913 295)  (913 295)  LC_3 Logic Functioning bit
 (12 8)  (886 296)  (886 296)  routing T_17_18.sp4_h_l_40 <X> T_17_18.sp4_h_r_8
 (15 8)  (889 296)  (889 296)  routing T_17_18.sp4_h_r_33 <X> T_17_18.lc_trk_g2_1
 (16 8)  (890 296)  (890 296)  routing T_17_18.sp4_h_r_33 <X> T_17_18.lc_trk_g2_1
 (17 8)  (891 296)  (891 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (892 296)  (892 296)  routing T_17_18.sp4_h_r_33 <X> T_17_18.lc_trk_g2_1
 (31 8)  (905 296)  (905 296)  routing T_17_18.lc_trk_g1_4 <X> T_17_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 296)  (906 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (908 296)  (908 296)  routing T_17_18.lc_trk_g1_4 <X> T_17_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 296)  (910 296)  LC_4 Logic Functioning bit
 (37 8)  (911 296)  (911 296)  LC_4 Logic Functioning bit
 (38 8)  (912 296)  (912 296)  LC_4 Logic Functioning bit
 (39 8)  (913 296)  (913 296)  LC_4 Logic Functioning bit
 (45 8)  (919 296)  (919 296)  LC_4 Logic Functioning bit
 (46 8)  (920 296)  (920 296)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (13 9)  (887 297)  (887 297)  routing T_17_18.sp4_h_l_40 <X> T_17_18.sp4_h_r_8
 (22 9)  (896 297)  (896 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (897 297)  (897 297)  routing T_17_18.sp4_v_b_42 <X> T_17_18.lc_trk_g2_2
 (24 9)  (898 297)  (898 297)  routing T_17_18.sp4_v_b_42 <X> T_17_18.lc_trk_g2_2
 (36 9)  (910 297)  (910 297)  LC_4 Logic Functioning bit
 (37 9)  (911 297)  (911 297)  LC_4 Logic Functioning bit
 (38 9)  (912 297)  (912 297)  LC_4 Logic Functioning bit
 (39 9)  (913 297)  (913 297)  LC_4 Logic Functioning bit
 (36 10)  (910 298)  (910 298)  LC_5 Logic Functioning bit
 (38 10)  (912 298)  (912 298)  LC_5 Logic Functioning bit
 (41 10)  (915 298)  (915 298)  LC_5 Logic Functioning bit
 (43 10)  (917 298)  (917 298)  LC_5 Logic Functioning bit
 (45 10)  (919 298)  (919 298)  LC_5 Logic Functioning bit
 (46 10)  (920 298)  (920 298)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (22 11)  (896 299)  (896 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (899 299)  (899 299)  routing T_17_18.sp4_r_v_b_38 <X> T_17_18.lc_trk_g2_6
 (28 11)  (902 299)  (902 299)  routing T_17_18.lc_trk_g2_1 <X> T_17_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 299)  (903 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (37 11)  (911 299)  (911 299)  LC_5 Logic Functioning bit
 (39 11)  (913 299)  (913 299)  LC_5 Logic Functioning bit
 (40 11)  (914 299)  (914 299)  LC_5 Logic Functioning bit
 (42 11)  (916 299)  (916 299)  LC_5 Logic Functioning bit
 (22 12)  (896 300)  (896 300)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (897 300)  (897 300)  routing T_17_18.sp12_v_b_11 <X> T_17_18.lc_trk_g3_3
 (26 12)  (900 300)  (900 300)  routing T_17_18.lc_trk_g2_6 <X> T_17_18.wire_logic_cluster/lc_6/in_0
 (36 12)  (910 300)  (910 300)  LC_6 Logic Functioning bit
 (38 12)  (912 300)  (912 300)  LC_6 Logic Functioning bit
 (41 12)  (915 300)  (915 300)  LC_6 Logic Functioning bit
 (43 12)  (917 300)  (917 300)  LC_6 Logic Functioning bit
 (45 12)  (919 300)  (919 300)  LC_6 Logic Functioning bit
 (5 13)  (879 301)  (879 301)  routing T_17_18.sp4_h_r_9 <X> T_17_18.sp4_v_b_9
 (14 13)  (888 301)  (888 301)  routing T_17_18.sp4_r_v_b_40 <X> T_17_18.lc_trk_g3_0
 (17 13)  (891 301)  (891 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (26 13)  (900 301)  (900 301)  routing T_17_18.lc_trk_g2_6 <X> T_17_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (902 301)  (902 301)  routing T_17_18.lc_trk_g2_6 <X> T_17_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 301)  (903 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (37 13)  (911 301)  (911 301)  LC_6 Logic Functioning bit
 (39 13)  (913 301)  (913 301)  LC_6 Logic Functioning bit
 (40 13)  (914 301)  (914 301)  LC_6 Logic Functioning bit
 (42 13)  (916 301)  (916 301)  LC_6 Logic Functioning bit
 (47 13)  (921 301)  (921 301)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (1 14)  (875 302)  (875 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (31 14)  (905 302)  (905 302)  routing T_17_18.lc_trk_g0_4 <X> T_17_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 302)  (906 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (910 302)  (910 302)  LC_7 Logic Functioning bit
 (37 14)  (911 302)  (911 302)  LC_7 Logic Functioning bit
 (38 14)  (912 302)  (912 302)  LC_7 Logic Functioning bit
 (39 14)  (913 302)  (913 302)  LC_7 Logic Functioning bit
 (45 14)  (919 302)  (919 302)  LC_7 Logic Functioning bit
 (0 15)  (874 303)  (874 303)  routing T_17_18.glb_netwk_2 <X> T_17_18.wire_logic_cluster/lc_7/s_r
 (6 15)  (880 303)  (880 303)  routing T_17_18.sp4_h_r_9 <X> T_17_18.sp4_h_l_44
 (8 15)  (882 303)  (882 303)  routing T_17_18.sp4_h_r_10 <X> T_17_18.sp4_v_t_47
 (9 15)  (883 303)  (883 303)  routing T_17_18.sp4_h_r_10 <X> T_17_18.sp4_v_t_47
 (36 15)  (910 303)  (910 303)  LC_7 Logic Functioning bit
 (37 15)  (911 303)  (911 303)  LC_7 Logic Functioning bit
 (38 15)  (912 303)  (912 303)  LC_7 Logic Functioning bit
 (39 15)  (913 303)  (913 303)  LC_7 Logic Functioning bit
 (46 15)  (920 303)  (920 303)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_18_18

 (8 0)  (936 288)  (936 288)  routing T_18_18.sp4_v_b_7 <X> T_18_18.sp4_h_r_1
 (9 0)  (937 288)  (937 288)  routing T_18_18.sp4_v_b_7 <X> T_18_18.sp4_h_r_1
 (10 0)  (938 288)  (938 288)  routing T_18_18.sp4_v_b_7 <X> T_18_18.sp4_h_r_1
 (31 0)  (959 288)  (959 288)  routing T_18_18.lc_trk_g2_7 <X> T_18_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 288)  (960 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 288)  (961 288)  routing T_18_18.lc_trk_g2_7 <X> T_18_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (964 288)  (964 288)  LC_0 Logic Functioning bit
 (37 0)  (965 288)  (965 288)  LC_0 Logic Functioning bit
 (38 0)  (966 288)  (966 288)  LC_0 Logic Functioning bit
 (39 0)  (967 288)  (967 288)  LC_0 Logic Functioning bit
 (45 0)  (973 288)  (973 288)  LC_0 Logic Functioning bit
 (31 1)  (959 289)  (959 289)  routing T_18_18.lc_trk_g2_7 <X> T_18_18.wire_logic_cluster/lc_0/in_3
 (36 1)  (964 289)  (964 289)  LC_0 Logic Functioning bit
 (37 1)  (965 289)  (965 289)  LC_0 Logic Functioning bit
 (38 1)  (966 289)  (966 289)  LC_0 Logic Functioning bit
 (39 1)  (967 289)  (967 289)  LC_0 Logic Functioning bit
 (46 1)  (974 289)  (974 289)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (0 2)  (928 290)  (928 290)  routing T_18_18.glb_netwk_6 <X> T_18_18.wire_logic_cluster/lc_7/clk
 (1 2)  (929 290)  (929 290)  routing T_18_18.glb_netwk_6 <X> T_18_18.wire_logic_cluster/lc_7/clk
 (2 2)  (930 290)  (930 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (31 2)  (959 290)  (959 290)  routing T_18_18.lc_trk_g3_7 <X> T_18_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 290)  (960 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (961 290)  (961 290)  routing T_18_18.lc_trk_g3_7 <X> T_18_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (962 290)  (962 290)  routing T_18_18.lc_trk_g3_7 <X> T_18_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (964 290)  (964 290)  LC_1 Logic Functioning bit
 (37 2)  (965 290)  (965 290)  LC_1 Logic Functioning bit
 (38 2)  (966 290)  (966 290)  LC_1 Logic Functioning bit
 (39 2)  (967 290)  (967 290)  LC_1 Logic Functioning bit
 (45 2)  (973 290)  (973 290)  LC_1 Logic Functioning bit
 (8 3)  (936 291)  (936 291)  routing T_18_18.sp4_h_r_7 <X> T_18_18.sp4_v_t_36
 (9 3)  (937 291)  (937 291)  routing T_18_18.sp4_h_r_7 <X> T_18_18.sp4_v_t_36
 (10 3)  (938 291)  (938 291)  routing T_18_18.sp4_h_r_7 <X> T_18_18.sp4_v_t_36
 (31 3)  (959 291)  (959 291)  routing T_18_18.lc_trk_g3_7 <X> T_18_18.wire_logic_cluster/lc_1/in_3
 (36 3)  (964 291)  (964 291)  LC_1 Logic Functioning bit
 (37 3)  (965 291)  (965 291)  LC_1 Logic Functioning bit
 (38 3)  (966 291)  (966 291)  LC_1 Logic Functioning bit
 (39 3)  (967 291)  (967 291)  LC_1 Logic Functioning bit
 (46 3)  (974 291)  (974 291)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (1 4)  (929 292)  (929 292)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (32 4)  (960 292)  (960 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 292)  (961 292)  routing T_18_18.lc_trk_g3_2 <X> T_18_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (962 292)  (962 292)  routing T_18_18.lc_trk_g3_2 <X> T_18_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (964 292)  (964 292)  LC_2 Logic Functioning bit
 (37 4)  (965 292)  (965 292)  LC_2 Logic Functioning bit
 (38 4)  (966 292)  (966 292)  LC_2 Logic Functioning bit
 (39 4)  (967 292)  (967 292)  LC_2 Logic Functioning bit
 (45 4)  (973 292)  (973 292)  LC_2 Logic Functioning bit
 (46 4)  (974 292)  (974 292)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (47 4)  (975 292)  (975 292)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (52 4)  (980 292)  (980 292)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (0 5)  (928 293)  (928 293)  routing T_18_18.glb_netwk_3 <X> T_18_18.wire_logic_cluster/lc_7/cen
 (31 5)  (959 293)  (959 293)  routing T_18_18.lc_trk_g3_2 <X> T_18_18.wire_logic_cluster/lc_2/in_3
 (36 5)  (964 293)  (964 293)  LC_2 Logic Functioning bit
 (37 5)  (965 293)  (965 293)  LC_2 Logic Functioning bit
 (38 5)  (966 293)  (966 293)  LC_2 Logic Functioning bit
 (39 5)  (967 293)  (967 293)  LC_2 Logic Functioning bit
 (51 5)  (979 293)  (979 293)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (52 5)  (980 293)  (980 293)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (53 5)  (981 293)  (981 293)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (4 6)  (932 294)  (932 294)  routing T_18_18.sp4_h_r_3 <X> T_18_18.sp4_v_t_38
 (12 6)  (940 294)  (940 294)  routing T_18_18.sp4_v_b_5 <X> T_18_18.sp4_h_l_40
 (5 7)  (933 295)  (933 295)  routing T_18_18.sp4_h_r_3 <X> T_18_18.sp4_v_t_38
 (22 8)  (950 296)  (950 296)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (951 296)  (951 296)  routing T_18_18.sp12_v_b_19 <X> T_18_18.lc_trk_g2_3
 (21 9)  (949 297)  (949 297)  routing T_18_18.sp12_v_b_19 <X> T_18_18.lc_trk_g2_3
 (3 10)  (931 298)  (931 298)  routing T_18_18.sp12_v_t_22 <X> T_18_18.sp12_h_l_22
 (22 10)  (950 298)  (950 298)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (951 298)  (951 298)  routing T_18_18.sp12_v_t_12 <X> T_18_18.lc_trk_g2_7
 (3 12)  (931 300)  (931 300)  routing T_18_18.sp12_v_t_22 <X> T_18_18.sp12_h_r_1
 (10 12)  (938 300)  (938 300)  routing T_18_18.sp4_v_t_40 <X> T_18_18.sp4_h_r_10
 (32 12)  (960 300)  (960 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 300)  (961 300)  routing T_18_18.lc_trk_g2_3 <X> T_18_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (964 300)  (964 300)  LC_6 Logic Functioning bit
 (37 12)  (965 300)  (965 300)  LC_6 Logic Functioning bit
 (38 12)  (966 300)  (966 300)  LC_6 Logic Functioning bit
 (39 12)  (967 300)  (967 300)  LC_6 Logic Functioning bit
 (45 12)  (973 300)  (973 300)  LC_6 Logic Functioning bit
 (47 12)  (975 300)  (975 300)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (51 12)  (979 300)  (979 300)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (22 13)  (950 301)  (950 301)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (951 301)  (951 301)  routing T_18_18.sp12_v_t_9 <X> T_18_18.lc_trk_g3_2
 (31 13)  (959 301)  (959 301)  routing T_18_18.lc_trk_g2_3 <X> T_18_18.wire_logic_cluster/lc_6/in_3
 (36 13)  (964 301)  (964 301)  LC_6 Logic Functioning bit
 (37 13)  (965 301)  (965 301)  LC_6 Logic Functioning bit
 (38 13)  (966 301)  (966 301)  LC_6 Logic Functioning bit
 (39 13)  (967 301)  (967 301)  LC_6 Logic Functioning bit
 (1 14)  (929 302)  (929 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (22 14)  (950 302)  (950 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (951 302)  (951 302)  routing T_18_18.sp4_v_b_47 <X> T_18_18.lc_trk_g3_7
 (24 14)  (952 302)  (952 302)  routing T_18_18.sp4_v_b_47 <X> T_18_18.lc_trk_g3_7


LogicTile_19_18

 (15 0)  (997 288)  (997 288)  routing T_19_18.lft_op_1 <X> T_19_18.lc_trk_g0_1
 (17 0)  (999 288)  (999 288)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (1000 288)  (1000 288)  routing T_19_18.lft_op_1 <X> T_19_18.lc_trk_g0_1
 (21 0)  (1003 288)  (1003 288)  routing T_19_18.bnr_op_3 <X> T_19_18.lc_trk_g0_3
 (22 0)  (1004 288)  (1004 288)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (4 1)  (986 289)  (986 289)  routing T_19_18.sp4_h_l_41 <X> T_19_18.sp4_h_r_0
 (6 1)  (988 289)  (988 289)  routing T_19_18.sp4_h_l_41 <X> T_19_18.sp4_h_r_0
 (21 1)  (1003 289)  (1003 289)  routing T_19_18.bnr_op_3 <X> T_19_18.lc_trk_g0_3
 (0 2)  (982 290)  (982 290)  routing T_19_18.glb_netwk_6 <X> T_19_18.wire_logic_cluster/lc_7/clk
 (1 2)  (983 290)  (983 290)  routing T_19_18.glb_netwk_6 <X> T_19_18.wire_logic_cluster/lc_7/clk
 (2 2)  (984 290)  (984 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (996 290)  (996 290)  routing T_19_18.wire_logic_cluster/lc_4/out <X> T_19_18.lc_trk_g0_4
 (17 2)  (999 290)  (999 290)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (1000 290)  (1000 290)  routing T_19_18.bnr_op_5 <X> T_19_18.lc_trk_g0_5
 (25 2)  (1007 290)  (1007 290)  routing T_19_18.lft_op_6 <X> T_19_18.lc_trk_g0_6
 (31 2)  (1013 290)  (1013 290)  routing T_19_18.lc_trk_g3_5 <X> T_19_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (1014 290)  (1014 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (1015 290)  (1015 290)  routing T_19_18.lc_trk_g3_5 <X> T_19_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (1016 290)  (1016 290)  routing T_19_18.lc_trk_g3_5 <X> T_19_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 290)  (1018 290)  LC_1 Logic Functioning bit
 (37 2)  (1019 290)  (1019 290)  LC_1 Logic Functioning bit
 (38 2)  (1020 290)  (1020 290)  LC_1 Logic Functioning bit
 (39 2)  (1021 290)  (1021 290)  LC_1 Logic Functioning bit
 (45 2)  (1027 290)  (1027 290)  LC_1 Logic Functioning bit
 (52 2)  (1034 290)  (1034 290)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (53 2)  (1035 290)  (1035 290)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (17 3)  (999 291)  (999 291)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (1000 291)  (1000 291)  routing T_19_18.bnr_op_5 <X> T_19_18.lc_trk_g0_5
 (22 3)  (1004 291)  (1004 291)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (1006 291)  (1006 291)  routing T_19_18.lft_op_6 <X> T_19_18.lc_trk_g0_6
 (36 3)  (1018 291)  (1018 291)  LC_1 Logic Functioning bit
 (37 3)  (1019 291)  (1019 291)  LC_1 Logic Functioning bit
 (38 3)  (1020 291)  (1020 291)  LC_1 Logic Functioning bit
 (39 3)  (1021 291)  (1021 291)  LC_1 Logic Functioning bit
 (47 3)  (1029 291)  (1029 291)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (51 3)  (1033 291)  (1033 291)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (1 4)  (983 292)  (983 292)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (14 4)  (996 292)  (996 292)  routing T_19_18.lft_op_0 <X> T_19_18.lc_trk_g1_0
 (21 4)  (1003 292)  (1003 292)  routing T_19_18.wire_logic_cluster/lc_3/out <X> T_19_18.lc_trk_g1_3
 (22 4)  (1004 292)  (1004 292)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (28 4)  (1010 292)  (1010 292)  routing T_19_18.lc_trk_g2_1 <X> T_19_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 292)  (1011 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 292)  (1014 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 292)  (1018 292)  LC_2 Logic Functioning bit
 (38 4)  (1020 292)  (1020 292)  LC_2 Logic Functioning bit
 (40 4)  (1022 292)  (1022 292)  LC_2 Logic Functioning bit
 (42 4)  (1024 292)  (1024 292)  LC_2 Logic Functioning bit
 (53 4)  (1035 292)  (1035 292)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (0 5)  (982 293)  (982 293)  routing T_19_18.glb_netwk_3 <X> T_19_18.wire_logic_cluster/lc_7/cen
 (15 5)  (997 293)  (997 293)  routing T_19_18.lft_op_0 <X> T_19_18.lc_trk_g1_0
 (17 5)  (999 293)  (999 293)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (26 5)  (1008 293)  (1008 293)  routing T_19_18.lc_trk_g1_3 <X> T_19_18.wire_logic_cluster/lc_2/in_0
 (27 5)  (1009 293)  (1009 293)  routing T_19_18.lc_trk_g1_3 <X> T_19_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 293)  (1011 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (1013 293)  (1013 293)  routing T_19_18.lc_trk_g0_3 <X> T_19_18.wire_logic_cluster/lc_2/in_3
 (40 5)  (1022 293)  (1022 293)  LC_2 Logic Functioning bit
 (41 5)  (1023 293)  (1023 293)  LC_2 Logic Functioning bit
 (42 5)  (1024 293)  (1024 293)  LC_2 Logic Functioning bit
 (43 5)  (1025 293)  (1025 293)  LC_2 Logic Functioning bit
 (46 5)  (1028 293)  (1028 293)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (32 6)  (1014 294)  (1014 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (1015 294)  (1015 294)  routing T_19_18.lc_trk_g2_2 <X> T_19_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 294)  (1018 294)  LC_3 Logic Functioning bit
 (37 6)  (1019 294)  (1019 294)  LC_3 Logic Functioning bit
 (38 6)  (1020 294)  (1020 294)  LC_3 Logic Functioning bit
 (39 6)  (1021 294)  (1021 294)  LC_3 Logic Functioning bit
 (45 6)  (1027 294)  (1027 294)  LC_3 Logic Functioning bit
 (31 7)  (1013 295)  (1013 295)  routing T_19_18.lc_trk_g2_2 <X> T_19_18.wire_logic_cluster/lc_3/in_3
 (36 7)  (1018 295)  (1018 295)  LC_3 Logic Functioning bit
 (37 7)  (1019 295)  (1019 295)  LC_3 Logic Functioning bit
 (38 7)  (1020 295)  (1020 295)  LC_3 Logic Functioning bit
 (39 7)  (1021 295)  (1021 295)  LC_3 Logic Functioning bit
 (51 7)  (1033 295)  (1033 295)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (9 8)  (991 296)  (991 296)  routing T_19_18.sp4_h_l_41 <X> T_19_18.sp4_h_r_7
 (10 8)  (992 296)  (992 296)  routing T_19_18.sp4_h_l_41 <X> T_19_18.sp4_h_r_7
 (17 8)  (999 296)  (999 296)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (1000 296)  (1000 296)  routing T_19_18.wire_logic_cluster/lc_1/out <X> T_19_18.lc_trk_g2_1
 (21 8)  (1003 296)  (1003 296)  routing T_19_18.bnl_op_3 <X> T_19_18.lc_trk_g2_3
 (22 8)  (1004 296)  (1004 296)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (27 8)  (1009 296)  (1009 296)  routing T_19_18.lc_trk_g1_0 <X> T_19_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 296)  (1011 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (1013 296)  (1013 296)  routing T_19_18.lc_trk_g0_5 <X> T_19_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (1014 296)  (1014 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (21 9)  (1003 297)  (1003 297)  routing T_19_18.bnl_op_3 <X> T_19_18.lc_trk_g2_3
 (22 9)  (1004 297)  (1004 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (1005 297)  (1005 297)  routing T_19_18.sp4_v_b_42 <X> T_19_18.lc_trk_g2_2
 (24 9)  (1006 297)  (1006 297)  routing T_19_18.sp4_v_b_42 <X> T_19_18.lc_trk_g2_2
 (26 9)  (1008 297)  (1008 297)  routing T_19_18.lc_trk_g1_3 <X> T_19_18.wire_logic_cluster/lc_4/in_0
 (27 9)  (1009 297)  (1009 297)  routing T_19_18.lc_trk_g1_3 <X> T_19_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 297)  (1011 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (36 9)  (1018 297)  (1018 297)  LC_4 Logic Functioning bit
 (37 9)  (1019 297)  (1019 297)  LC_4 Logic Functioning bit
 (38 9)  (1020 297)  (1020 297)  LC_4 Logic Functioning bit
 (39 9)  (1021 297)  (1021 297)  LC_4 Logic Functioning bit
 (14 10)  (996 298)  (996 298)  routing T_19_18.bnl_op_4 <X> T_19_18.lc_trk_g2_4
 (26 10)  (1008 298)  (1008 298)  routing T_19_18.lc_trk_g3_6 <X> T_19_18.wire_logic_cluster/lc_5/in_0
 (28 10)  (1010 298)  (1010 298)  routing T_19_18.lc_trk_g2_4 <X> T_19_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 298)  (1011 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 298)  (1012 298)  routing T_19_18.lc_trk_g2_4 <X> T_19_18.wire_logic_cluster/lc_5/in_1
 (31 10)  (1013 298)  (1013 298)  routing T_19_18.lc_trk_g0_6 <X> T_19_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 298)  (1014 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (41 10)  (1023 298)  (1023 298)  LC_5 Logic Functioning bit
 (14 11)  (996 299)  (996 299)  routing T_19_18.bnl_op_4 <X> T_19_18.lc_trk_g2_4
 (17 11)  (999 299)  (999 299)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (26 11)  (1008 299)  (1008 299)  routing T_19_18.lc_trk_g3_6 <X> T_19_18.wire_logic_cluster/lc_5/in_0
 (27 11)  (1009 299)  (1009 299)  routing T_19_18.lc_trk_g3_6 <X> T_19_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (1010 299)  (1010 299)  routing T_19_18.lc_trk_g3_6 <X> T_19_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 299)  (1011 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (1013 299)  (1013 299)  routing T_19_18.lc_trk_g0_6 <X> T_19_18.wire_logic_cluster/lc_5/in_3
 (32 11)  (1014 299)  (1014 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (1015 299)  (1015 299)  routing T_19_18.lc_trk_g2_3 <X> T_19_18.input_2_5
 (35 11)  (1017 299)  (1017 299)  routing T_19_18.lc_trk_g2_3 <X> T_19_18.input_2_5
 (36 11)  (1018 299)  (1018 299)  LC_5 Logic Functioning bit
 (39 11)  (1021 299)  (1021 299)  LC_5 Logic Functioning bit
 (42 11)  (1024 299)  (1024 299)  LC_5 Logic Functioning bit
 (14 12)  (996 300)  (996 300)  routing T_19_18.bnl_op_0 <X> T_19_18.lc_trk_g3_0
 (22 12)  (1004 300)  (1004 300)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (1006 300)  (1006 300)  routing T_19_18.tnl_op_3 <X> T_19_18.lc_trk_g3_3
 (26 12)  (1008 300)  (1008 300)  routing T_19_18.lc_trk_g0_6 <X> T_19_18.wire_logic_cluster/lc_6/in_0
 (29 12)  (1011 300)  (1011 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (1014 300)  (1014 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (1016 300)  (1016 300)  routing T_19_18.lc_trk_g1_0 <X> T_19_18.wire_logic_cluster/lc_6/in_3
 (38 12)  (1020 300)  (1020 300)  LC_6 Logic Functioning bit
 (39 12)  (1021 300)  (1021 300)  LC_6 Logic Functioning bit
 (40 12)  (1022 300)  (1022 300)  LC_6 Logic Functioning bit
 (41 12)  (1023 300)  (1023 300)  LC_6 Logic Functioning bit
 (43 12)  (1025 300)  (1025 300)  LC_6 Logic Functioning bit
 (50 12)  (1032 300)  (1032 300)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (1033 300)  (1033 300)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (14 13)  (996 301)  (996 301)  routing T_19_18.bnl_op_0 <X> T_19_18.lc_trk_g3_0
 (17 13)  (999 301)  (999 301)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (21 13)  (1003 301)  (1003 301)  routing T_19_18.tnl_op_3 <X> T_19_18.lc_trk_g3_3
 (26 13)  (1008 301)  (1008 301)  routing T_19_18.lc_trk_g0_6 <X> T_19_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 301)  (1011 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (36 13)  (1018 301)  (1018 301)  LC_6 Logic Functioning bit
 (37 13)  (1019 301)  (1019 301)  LC_6 Logic Functioning bit
 (38 13)  (1020 301)  (1020 301)  LC_6 Logic Functioning bit
 (39 13)  (1021 301)  (1021 301)  LC_6 Logic Functioning bit
 (40 13)  (1022 301)  (1022 301)  LC_6 Logic Functioning bit
 (41 13)  (1023 301)  (1023 301)  LC_6 Logic Functioning bit
 (42 13)  (1024 301)  (1024 301)  LC_6 Logic Functioning bit
 (1 14)  (983 302)  (983 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (5 14)  (987 302)  (987 302)  routing T_19_18.sp4_h_r_6 <X> T_19_18.sp4_h_l_44
 (8 14)  (990 302)  (990 302)  routing T_19_18.sp4_h_r_10 <X> T_19_18.sp4_h_l_47
 (13 14)  (995 302)  (995 302)  routing T_19_18.sp4_h_r_11 <X> T_19_18.sp4_v_t_46
 (15 14)  (997 302)  (997 302)  routing T_19_18.sp4_v_t_32 <X> T_19_18.lc_trk_g3_5
 (16 14)  (998 302)  (998 302)  routing T_19_18.sp4_v_t_32 <X> T_19_18.lc_trk_g3_5
 (17 14)  (999 302)  (999 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (25 14)  (1007 302)  (1007 302)  routing T_19_18.bnl_op_6 <X> T_19_18.lc_trk_g3_6
 (27 14)  (1009 302)  (1009 302)  routing T_19_18.lc_trk_g3_3 <X> T_19_18.wire_logic_cluster/lc_7/in_1
 (28 14)  (1010 302)  (1010 302)  routing T_19_18.lc_trk_g3_3 <X> T_19_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 302)  (1011 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (1013 302)  (1013 302)  routing T_19_18.lc_trk_g0_4 <X> T_19_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 302)  (1014 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (42 14)  (1024 302)  (1024 302)  LC_7 Logic Functioning bit
 (43 14)  (1025 302)  (1025 302)  LC_7 Logic Functioning bit
 (50 14)  (1032 302)  (1032 302)  Cascade bit: LH_LC07_inmux02_5

 (4 15)  (986 303)  (986 303)  routing T_19_18.sp4_h_r_6 <X> T_19_18.sp4_h_l_44
 (12 15)  (994 303)  (994 303)  routing T_19_18.sp4_h_r_11 <X> T_19_18.sp4_v_t_46
 (22 15)  (1004 303)  (1004 303)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (1007 303)  (1007 303)  routing T_19_18.bnl_op_6 <X> T_19_18.lc_trk_g3_6
 (27 15)  (1009 303)  (1009 303)  routing T_19_18.lc_trk_g3_0 <X> T_19_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (1010 303)  (1010 303)  routing T_19_18.lc_trk_g3_0 <X> T_19_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 303)  (1011 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (1012 303)  (1012 303)  routing T_19_18.lc_trk_g3_3 <X> T_19_18.wire_logic_cluster/lc_7/in_1
 (42 15)  (1024 303)  (1024 303)  LC_7 Logic Functioning bit
 (46 15)  (1028 303)  (1028 303)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_20_18

 (15 0)  (1051 288)  (1051 288)  routing T_20_18.sp4_h_l_4 <X> T_20_18.lc_trk_g0_1
 (16 0)  (1052 288)  (1052 288)  routing T_20_18.sp4_h_l_4 <X> T_20_18.lc_trk_g0_1
 (17 0)  (1053 288)  (1053 288)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (1054 288)  (1054 288)  routing T_20_18.sp4_h_l_4 <X> T_20_18.lc_trk_g0_1
 (21 0)  (1057 288)  (1057 288)  routing T_20_18.lft_op_3 <X> T_20_18.lc_trk_g0_3
 (22 0)  (1058 288)  (1058 288)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (1060 288)  (1060 288)  routing T_20_18.lft_op_3 <X> T_20_18.lc_trk_g0_3
 (26 0)  (1062 288)  (1062 288)  routing T_20_18.lc_trk_g0_6 <X> T_20_18.wire_logic_cluster/lc_0/in_0
 (28 0)  (1064 288)  (1064 288)  routing T_20_18.lc_trk_g2_1 <X> T_20_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 288)  (1065 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (1068 288)  (1068 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (37 0)  (1073 288)  (1073 288)  LC_0 Logic Functioning bit
 (38 0)  (1074 288)  (1074 288)  LC_0 Logic Functioning bit
 (40 0)  (1076 288)  (1076 288)  LC_0 Logic Functioning bit
 (43 0)  (1079 288)  (1079 288)  LC_0 Logic Functioning bit
 (4 1)  (1040 289)  (1040 289)  routing T_20_18.sp4_v_t_42 <X> T_20_18.sp4_h_r_0
 (14 1)  (1050 289)  (1050 289)  routing T_20_18.sp4_h_r_0 <X> T_20_18.lc_trk_g0_0
 (15 1)  (1051 289)  (1051 289)  routing T_20_18.sp4_h_r_0 <X> T_20_18.lc_trk_g0_0
 (16 1)  (1052 289)  (1052 289)  routing T_20_18.sp4_h_r_0 <X> T_20_18.lc_trk_g0_0
 (17 1)  (1053 289)  (1053 289)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (18 1)  (1054 289)  (1054 289)  routing T_20_18.sp4_h_l_4 <X> T_20_18.lc_trk_g0_1
 (26 1)  (1062 289)  (1062 289)  routing T_20_18.lc_trk_g0_6 <X> T_20_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 289)  (1065 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (1067 289)  (1067 289)  routing T_20_18.lc_trk_g0_3 <X> T_20_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (1068 289)  (1068 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (1070 289)  (1070 289)  routing T_20_18.lc_trk_g1_1 <X> T_20_18.input_2_0
 (36 1)  (1072 289)  (1072 289)  LC_0 Logic Functioning bit
 (37 1)  (1073 289)  (1073 289)  LC_0 Logic Functioning bit
 (40 1)  (1076 289)  (1076 289)  LC_0 Logic Functioning bit
 (41 1)  (1077 289)  (1077 289)  LC_0 Logic Functioning bit
 (51 1)  (1087 289)  (1087 289)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (25 2)  (1061 290)  (1061 290)  routing T_20_18.lft_op_6 <X> T_20_18.lc_trk_g0_6
 (27 2)  (1063 290)  (1063 290)  routing T_20_18.lc_trk_g1_1 <X> T_20_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 290)  (1065 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (1067 290)  (1067 290)  routing T_20_18.lc_trk_g3_7 <X> T_20_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (1068 290)  (1068 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (1069 290)  (1069 290)  routing T_20_18.lc_trk_g3_7 <X> T_20_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (1070 290)  (1070 290)  routing T_20_18.lc_trk_g3_7 <X> T_20_18.wire_logic_cluster/lc_1/in_3
 (40 2)  (1076 290)  (1076 290)  LC_1 Logic Functioning bit
 (41 2)  (1077 290)  (1077 290)  LC_1 Logic Functioning bit
 (43 2)  (1079 290)  (1079 290)  LC_1 Logic Functioning bit
 (50 2)  (1086 290)  (1086 290)  Cascade bit: LH_LC01_inmux02_5

 (22 3)  (1058 291)  (1058 291)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (1060 291)  (1060 291)  routing T_20_18.lft_op_6 <X> T_20_18.lc_trk_g0_6
 (27 3)  (1063 291)  (1063 291)  routing T_20_18.lc_trk_g3_0 <X> T_20_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (1064 291)  (1064 291)  routing T_20_18.lc_trk_g3_0 <X> T_20_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 291)  (1065 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (1067 291)  (1067 291)  routing T_20_18.lc_trk_g3_7 <X> T_20_18.wire_logic_cluster/lc_1/in_3
 (36 3)  (1072 291)  (1072 291)  LC_1 Logic Functioning bit
 (38 3)  (1074 291)  (1074 291)  LC_1 Logic Functioning bit
 (39 3)  (1075 291)  (1075 291)  LC_1 Logic Functioning bit
 (40 3)  (1076 291)  (1076 291)  LC_1 Logic Functioning bit
 (41 3)  (1077 291)  (1077 291)  LC_1 Logic Functioning bit
 (43 3)  (1079 291)  (1079 291)  LC_1 Logic Functioning bit
 (51 3)  (1087 291)  (1087 291)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (9 4)  (1045 292)  (1045 292)  routing T_20_18.sp4_h_l_36 <X> T_20_18.sp4_h_r_4
 (10 4)  (1046 292)  (1046 292)  routing T_20_18.sp4_h_l_36 <X> T_20_18.sp4_h_r_4
 (15 4)  (1051 292)  (1051 292)  routing T_20_18.lft_op_1 <X> T_20_18.lc_trk_g1_1
 (17 4)  (1053 292)  (1053 292)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (1054 292)  (1054 292)  routing T_20_18.lft_op_1 <X> T_20_18.lc_trk_g1_1
 (26 4)  (1062 292)  (1062 292)  routing T_20_18.lc_trk_g1_7 <X> T_20_18.wire_logic_cluster/lc_2/in_0
 (27 4)  (1063 292)  (1063 292)  routing T_20_18.lc_trk_g1_4 <X> T_20_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 292)  (1065 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (1066 292)  (1066 292)  routing T_20_18.lc_trk_g1_4 <X> T_20_18.wire_logic_cluster/lc_2/in_1
 (32 4)  (1068 292)  (1068 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 292)  (1069 292)  routing T_20_18.lc_trk_g2_3 <X> T_20_18.wire_logic_cluster/lc_2/in_3
 (38 4)  (1074 292)  (1074 292)  LC_2 Logic Functioning bit
 (39 4)  (1075 292)  (1075 292)  LC_2 Logic Functioning bit
 (42 4)  (1078 292)  (1078 292)  LC_2 Logic Functioning bit
 (43 4)  (1079 292)  (1079 292)  LC_2 Logic Functioning bit
 (50 4)  (1086 292)  (1086 292)  Cascade bit: LH_LC02_inmux02_5

 (22 5)  (1058 293)  (1058 293)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (1060 293)  (1060 293)  routing T_20_18.bot_op_2 <X> T_20_18.lc_trk_g1_2
 (26 5)  (1062 293)  (1062 293)  routing T_20_18.lc_trk_g1_7 <X> T_20_18.wire_logic_cluster/lc_2/in_0
 (27 5)  (1063 293)  (1063 293)  routing T_20_18.lc_trk_g1_7 <X> T_20_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 293)  (1065 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (1067 293)  (1067 293)  routing T_20_18.lc_trk_g2_3 <X> T_20_18.wire_logic_cluster/lc_2/in_3
 (37 5)  (1073 293)  (1073 293)  LC_2 Logic Functioning bit
 (39 5)  (1075 293)  (1075 293)  LC_2 Logic Functioning bit
 (41 5)  (1077 293)  (1077 293)  LC_2 Logic Functioning bit
 (43 5)  (1079 293)  (1079 293)  LC_2 Logic Functioning bit
 (51 5)  (1087 293)  (1087 293)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (1050 294)  (1050 294)  routing T_20_18.wire_logic_cluster/lc_4/out <X> T_20_18.lc_trk_g1_4
 (17 6)  (1053 294)  (1053 294)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1054 294)  (1054 294)  routing T_20_18.wire_logic_cluster/lc_5/out <X> T_20_18.lc_trk_g1_5
 (21 6)  (1057 294)  (1057 294)  routing T_20_18.sp4_h_l_2 <X> T_20_18.lc_trk_g1_7
 (22 6)  (1058 294)  (1058 294)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (1059 294)  (1059 294)  routing T_20_18.sp4_h_l_2 <X> T_20_18.lc_trk_g1_7
 (24 6)  (1060 294)  (1060 294)  routing T_20_18.sp4_h_l_2 <X> T_20_18.lc_trk_g1_7
 (27 6)  (1063 294)  (1063 294)  routing T_20_18.lc_trk_g3_5 <X> T_20_18.wire_logic_cluster/lc_3/in_1
 (28 6)  (1064 294)  (1064 294)  routing T_20_18.lc_trk_g3_5 <X> T_20_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 294)  (1065 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (1066 294)  (1066 294)  routing T_20_18.lc_trk_g3_5 <X> T_20_18.wire_logic_cluster/lc_3/in_1
 (31 6)  (1067 294)  (1067 294)  routing T_20_18.lc_trk_g2_6 <X> T_20_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 294)  (1068 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (1069 294)  (1069 294)  routing T_20_18.lc_trk_g2_6 <X> T_20_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (1072 294)  (1072 294)  LC_3 Logic Functioning bit
 (38 6)  (1074 294)  (1074 294)  LC_3 Logic Functioning bit
 (46 6)  (1082 294)  (1082 294)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (3 7)  (1039 295)  (1039 295)  routing T_20_18.sp12_h_l_23 <X> T_20_18.sp12_v_t_23
 (17 7)  (1053 295)  (1053 295)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (31 7)  (1067 295)  (1067 295)  routing T_20_18.lc_trk_g2_6 <X> T_20_18.wire_logic_cluster/lc_3/in_3
 (36 7)  (1072 295)  (1072 295)  LC_3 Logic Functioning bit
 (38 7)  (1074 295)  (1074 295)  LC_3 Logic Functioning bit
 (5 8)  (1041 296)  (1041 296)  routing T_20_18.sp4_v_t_43 <X> T_20_18.sp4_h_r_6
 (15 8)  (1051 296)  (1051 296)  routing T_20_18.sp4_h_r_25 <X> T_20_18.lc_trk_g2_1
 (16 8)  (1052 296)  (1052 296)  routing T_20_18.sp4_h_r_25 <X> T_20_18.lc_trk_g2_1
 (17 8)  (1053 296)  (1053 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (22 8)  (1058 296)  (1058 296)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (1060 296)  (1060 296)  routing T_20_18.tnr_op_3 <X> T_20_18.lc_trk_g2_3
 (27 8)  (1063 296)  (1063 296)  routing T_20_18.lc_trk_g1_2 <X> T_20_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 296)  (1065 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (1067 296)  (1067 296)  routing T_20_18.lc_trk_g3_4 <X> T_20_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (1068 296)  (1068 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (1069 296)  (1069 296)  routing T_20_18.lc_trk_g3_4 <X> T_20_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (1070 296)  (1070 296)  routing T_20_18.lc_trk_g3_4 <X> T_20_18.wire_logic_cluster/lc_4/in_3
 (38 8)  (1074 296)  (1074 296)  LC_4 Logic Functioning bit
 (39 8)  (1075 296)  (1075 296)  LC_4 Logic Functioning bit
 (41 8)  (1077 296)  (1077 296)  LC_4 Logic Functioning bit
 (42 8)  (1078 296)  (1078 296)  LC_4 Logic Functioning bit
 (50 8)  (1086 296)  (1086 296)  Cascade bit: LH_LC04_inmux02_5

 (18 9)  (1054 297)  (1054 297)  routing T_20_18.sp4_h_r_25 <X> T_20_18.lc_trk_g2_1
 (29 9)  (1065 297)  (1065 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (1066 297)  (1066 297)  routing T_20_18.lc_trk_g1_2 <X> T_20_18.wire_logic_cluster/lc_4/in_1
 (36 9)  (1072 297)  (1072 297)  LC_4 Logic Functioning bit
 (37 9)  (1073 297)  (1073 297)  LC_4 Logic Functioning bit
 (40 9)  (1076 297)  (1076 297)  LC_4 Logic Functioning bit
 (43 9)  (1079 297)  (1079 297)  LC_4 Logic Functioning bit
 (21 10)  (1057 298)  (1057 298)  routing T_20_18.rgt_op_7 <X> T_20_18.lc_trk_g2_7
 (22 10)  (1058 298)  (1058 298)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (1060 298)  (1060 298)  routing T_20_18.rgt_op_7 <X> T_20_18.lc_trk_g2_7
 (27 10)  (1063 298)  (1063 298)  routing T_20_18.lc_trk_g3_5 <X> T_20_18.wire_logic_cluster/lc_5/in_1
 (28 10)  (1064 298)  (1064 298)  routing T_20_18.lc_trk_g3_5 <X> T_20_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 298)  (1065 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1066 298)  (1066 298)  routing T_20_18.lc_trk_g3_5 <X> T_20_18.wire_logic_cluster/lc_5/in_1
 (31 10)  (1067 298)  (1067 298)  routing T_20_18.lc_trk_g2_6 <X> T_20_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (1068 298)  (1068 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (1069 298)  (1069 298)  routing T_20_18.lc_trk_g2_6 <X> T_20_18.wire_logic_cluster/lc_5/in_3
 (38 10)  (1074 298)  (1074 298)  LC_5 Logic Functioning bit
 (39 10)  (1075 298)  (1075 298)  LC_5 Logic Functioning bit
 (40 10)  (1076 298)  (1076 298)  LC_5 Logic Functioning bit
 (43 10)  (1079 298)  (1079 298)  LC_5 Logic Functioning bit
 (53 10)  (1089 298)  (1089 298)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (22 11)  (1058 299)  (1058 299)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (1060 299)  (1060 299)  routing T_20_18.tnr_op_6 <X> T_20_18.lc_trk_g2_6
 (26 11)  (1062 299)  (1062 299)  routing T_20_18.lc_trk_g3_2 <X> T_20_18.wire_logic_cluster/lc_5/in_0
 (27 11)  (1063 299)  (1063 299)  routing T_20_18.lc_trk_g3_2 <X> T_20_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (1064 299)  (1064 299)  routing T_20_18.lc_trk_g3_2 <X> T_20_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 299)  (1065 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (1067 299)  (1067 299)  routing T_20_18.lc_trk_g2_6 <X> T_20_18.wire_logic_cluster/lc_5/in_3
 (32 11)  (1068 299)  (1068 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (36 11)  (1072 299)  (1072 299)  LC_5 Logic Functioning bit
 (37 11)  (1073 299)  (1073 299)  LC_5 Logic Functioning bit
 (41 11)  (1077 299)  (1077 299)  LC_5 Logic Functioning bit
 (42 11)  (1078 299)  (1078 299)  LC_5 Logic Functioning bit
 (17 12)  (1053 300)  (1053 300)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1054 300)  (1054 300)  routing T_20_18.wire_logic_cluster/lc_1/out <X> T_20_18.lc_trk_g3_1
 (25 12)  (1061 300)  (1061 300)  routing T_20_18.sp4_h_r_34 <X> T_20_18.lc_trk_g3_2
 (27 12)  (1063 300)  (1063 300)  routing T_20_18.lc_trk_g3_0 <X> T_20_18.wire_logic_cluster/lc_6/in_1
 (28 12)  (1064 300)  (1064 300)  routing T_20_18.lc_trk_g3_0 <X> T_20_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 300)  (1065 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (1067 300)  (1067 300)  routing T_20_18.lc_trk_g2_7 <X> T_20_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (1068 300)  (1068 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (1069 300)  (1069 300)  routing T_20_18.lc_trk_g2_7 <X> T_20_18.wire_logic_cluster/lc_6/in_3
 (38 12)  (1074 300)  (1074 300)  LC_6 Logic Functioning bit
 (39 12)  (1075 300)  (1075 300)  LC_6 Logic Functioning bit
 (41 12)  (1077 300)  (1077 300)  LC_6 Logic Functioning bit
 (50 12)  (1086 300)  (1086 300)  Cascade bit: LH_LC06_inmux02_5

 (17 13)  (1053 301)  (1053 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (1058 301)  (1058 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (1059 301)  (1059 301)  routing T_20_18.sp4_h_r_34 <X> T_20_18.lc_trk_g3_2
 (24 13)  (1060 301)  (1060 301)  routing T_20_18.sp4_h_r_34 <X> T_20_18.lc_trk_g3_2
 (27 13)  (1063 301)  (1063 301)  routing T_20_18.lc_trk_g1_1 <X> T_20_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 301)  (1065 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (1067 301)  (1067 301)  routing T_20_18.lc_trk_g2_7 <X> T_20_18.wire_logic_cluster/lc_6/in_3
 (37 13)  (1073 301)  (1073 301)  LC_6 Logic Functioning bit
 (38 13)  (1074 301)  (1074 301)  LC_6 Logic Functioning bit
 (39 13)  (1075 301)  (1075 301)  LC_6 Logic Functioning bit
 (40 13)  (1076 301)  (1076 301)  LC_6 Logic Functioning bit
 (14 14)  (1050 302)  (1050 302)  routing T_20_18.rgt_op_4 <X> T_20_18.lc_trk_g3_4
 (15 14)  (1051 302)  (1051 302)  routing T_20_18.tnr_op_5 <X> T_20_18.lc_trk_g3_5
 (17 14)  (1053 302)  (1053 302)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (21 14)  (1057 302)  (1057 302)  routing T_20_18.rgt_op_7 <X> T_20_18.lc_trk_g3_7
 (22 14)  (1058 302)  (1058 302)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (1060 302)  (1060 302)  routing T_20_18.rgt_op_7 <X> T_20_18.lc_trk_g3_7
 (26 14)  (1062 302)  (1062 302)  routing T_20_18.lc_trk_g2_7 <X> T_20_18.wire_logic_cluster/lc_7/in_0
 (27 14)  (1063 302)  (1063 302)  routing T_20_18.lc_trk_g1_5 <X> T_20_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (1065 302)  (1065 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (1066 302)  (1066 302)  routing T_20_18.lc_trk_g1_5 <X> T_20_18.wire_logic_cluster/lc_7/in_1
 (32 14)  (1068 302)  (1068 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (1069 302)  (1069 302)  routing T_20_18.lc_trk_g3_1 <X> T_20_18.wire_logic_cluster/lc_7/in_3
 (34 14)  (1070 302)  (1070 302)  routing T_20_18.lc_trk_g3_1 <X> T_20_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (1072 302)  (1072 302)  LC_7 Logic Functioning bit
 (37 14)  (1073 302)  (1073 302)  LC_7 Logic Functioning bit
 (38 14)  (1074 302)  (1074 302)  LC_7 Logic Functioning bit
 (39 14)  (1075 302)  (1075 302)  LC_7 Logic Functioning bit
 (51 14)  (1087 302)  (1087 302)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (15 15)  (1051 303)  (1051 303)  routing T_20_18.rgt_op_4 <X> T_20_18.lc_trk_g3_4
 (17 15)  (1053 303)  (1053 303)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (26 15)  (1062 303)  (1062 303)  routing T_20_18.lc_trk_g2_7 <X> T_20_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (1064 303)  (1064 303)  routing T_20_18.lc_trk_g2_7 <X> T_20_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 303)  (1065 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (37 15)  (1073 303)  (1073 303)  LC_7 Logic Functioning bit
 (39 15)  (1075 303)  (1075 303)  LC_7 Logic Functioning bit
 (40 15)  (1076 303)  (1076 303)  LC_7 Logic Functioning bit
 (42 15)  (1078 303)  (1078 303)  LC_7 Logic Functioning bit


LogicTile_21_18

 (22 0)  (1112 288)  (1112 288)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (1113 288)  (1113 288)  routing T_21_18.sp12_h_l_16 <X> T_21_18.lc_trk_g0_3
 (26 0)  (1116 288)  (1116 288)  routing T_21_18.lc_trk_g2_4 <X> T_21_18.wire_logic_cluster/lc_0/in_0
 (28 0)  (1118 288)  (1118 288)  routing T_21_18.lc_trk_g2_3 <X> T_21_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 288)  (1119 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (1122 288)  (1122 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (1123 288)  (1123 288)  routing T_21_18.lc_trk_g3_2 <X> T_21_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (1124 288)  (1124 288)  routing T_21_18.lc_trk_g3_2 <X> T_21_18.wire_logic_cluster/lc_0/in_3
 (35 0)  (1125 288)  (1125 288)  routing T_21_18.lc_trk_g3_7 <X> T_21_18.input_2_0
 (36 0)  (1126 288)  (1126 288)  LC_0 Logic Functioning bit
 (40 0)  (1130 288)  (1130 288)  LC_0 Logic Functioning bit
 (43 0)  (1133 288)  (1133 288)  LC_0 Logic Functioning bit
 (52 0)  (1142 288)  (1142 288)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (9 1)  (1099 289)  (1099 289)  routing T_21_18.sp4_v_t_40 <X> T_21_18.sp4_v_b_1
 (10 1)  (1100 289)  (1100 289)  routing T_21_18.sp4_v_t_40 <X> T_21_18.sp4_v_b_1
 (21 1)  (1111 289)  (1111 289)  routing T_21_18.sp12_h_l_16 <X> T_21_18.lc_trk_g0_3
 (28 1)  (1118 289)  (1118 289)  routing T_21_18.lc_trk_g2_4 <X> T_21_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (1119 289)  (1119 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (1120 289)  (1120 289)  routing T_21_18.lc_trk_g2_3 <X> T_21_18.wire_logic_cluster/lc_0/in_1
 (31 1)  (1121 289)  (1121 289)  routing T_21_18.lc_trk_g3_2 <X> T_21_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (1122 289)  (1122 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (1123 289)  (1123 289)  routing T_21_18.lc_trk_g3_7 <X> T_21_18.input_2_0
 (34 1)  (1124 289)  (1124 289)  routing T_21_18.lc_trk_g3_7 <X> T_21_18.input_2_0
 (35 1)  (1125 289)  (1125 289)  routing T_21_18.lc_trk_g3_7 <X> T_21_18.input_2_0
 (37 1)  (1127 289)  (1127 289)  LC_0 Logic Functioning bit
 (42 1)  (1132 289)  (1132 289)  LC_0 Logic Functioning bit
 (15 2)  (1105 290)  (1105 290)  routing T_21_18.top_op_5 <X> T_21_18.lc_trk_g0_5
 (17 2)  (1107 290)  (1107 290)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (22 2)  (1112 290)  (1112 290)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (1114 290)  (1114 290)  routing T_21_18.bot_op_7 <X> T_21_18.lc_trk_g0_7
 (26 2)  (1116 290)  (1116 290)  routing T_21_18.lc_trk_g1_6 <X> T_21_18.wire_logic_cluster/lc_1/in_0
 (35 2)  (1125 290)  (1125 290)  routing T_21_18.lc_trk_g0_5 <X> T_21_18.input_2_1
 (36 2)  (1126 290)  (1126 290)  LC_1 Logic Functioning bit
 (43 2)  (1133 290)  (1133 290)  LC_1 Logic Functioning bit
 (18 3)  (1108 291)  (1108 291)  routing T_21_18.top_op_5 <X> T_21_18.lc_trk_g0_5
 (26 3)  (1116 291)  (1116 291)  routing T_21_18.lc_trk_g1_6 <X> T_21_18.wire_logic_cluster/lc_1/in_0
 (27 3)  (1117 291)  (1117 291)  routing T_21_18.lc_trk_g1_6 <X> T_21_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (1119 291)  (1119 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (32 3)  (1122 291)  (1122 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (37 3)  (1127 291)  (1127 291)  LC_1 Logic Functioning bit
 (42 3)  (1132 291)  (1132 291)  LC_1 Logic Functioning bit
 (22 4)  (1112 292)  (1112 292)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (1113 292)  (1113 292)  routing T_21_18.sp12_h_r_11 <X> T_21_18.lc_trk_g1_3
 (28 4)  (1118 292)  (1118 292)  routing T_21_18.lc_trk_g2_7 <X> T_21_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 292)  (1119 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (1120 292)  (1120 292)  routing T_21_18.lc_trk_g2_7 <X> T_21_18.wire_logic_cluster/lc_2/in_1
 (31 4)  (1121 292)  (1121 292)  routing T_21_18.lc_trk_g2_5 <X> T_21_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (1122 292)  (1122 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (1123 292)  (1123 292)  routing T_21_18.lc_trk_g2_5 <X> T_21_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (1126 292)  (1126 292)  LC_2 Logic Functioning bit
 (38 4)  (1128 292)  (1128 292)  LC_2 Logic Functioning bit
 (30 5)  (1120 293)  (1120 293)  routing T_21_18.lc_trk_g2_7 <X> T_21_18.wire_logic_cluster/lc_2/in_1
 (36 5)  (1126 293)  (1126 293)  LC_2 Logic Functioning bit
 (38 5)  (1128 293)  (1128 293)  LC_2 Logic Functioning bit
 (51 5)  (1141 293)  (1141 293)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (1104 294)  (1104 294)  routing T_21_18.wire_logic_cluster/lc_4/out <X> T_21_18.lc_trk_g1_4
 (17 6)  (1107 294)  (1107 294)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1108 294)  (1108 294)  routing T_21_18.wire_logic_cluster/lc_5/out <X> T_21_18.lc_trk_g1_5
 (26 6)  (1116 294)  (1116 294)  routing T_21_18.lc_trk_g0_7 <X> T_21_18.wire_logic_cluster/lc_3/in_0
 (27 6)  (1117 294)  (1117 294)  routing T_21_18.lc_trk_g3_1 <X> T_21_18.wire_logic_cluster/lc_3/in_1
 (28 6)  (1118 294)  (1118 294)  routing T_21_18.lc_trk_g3_1 <X> T_21_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (1119 294)  (1119 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (1122 294)  (1122 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (1124 294)  (1124 294)  routing T_21_18.lc_trk_g1_3 <X> T_21_18.wire_logic_cluster/lc_3/in_3
 (37 6)  (1127 294)  (1127 294)  LC_3 Logic Functioning bit
 (38 6)  (1128 294)  (1128 294)  LC_3 Logic Functioning bit
 (39 6)  (1129 294)  (1129 294)  LC_3 Logic Functioning bit
 (40 6)  (1130 294)  (1130 294)  LC_3 Logic Functioning bit
 (41 6)  (1131 294)  (1131 294)  LC_3 Logic Functioning bit
 (42 6)  (1132 294)  (1132 294)  LC_3 Logic Functioning bit
 (50 6)  (1140 294)  (1140 294)  Cascade bit: LH_LC03_inmux02_5

 (17 7)  (1107 295)  (1107 295)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (1112 295)  (1112 295)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (1114 295)  (1114 295)  routing T_21_18.top_op_6 <X> T_21_18.lc_trk_g1_6
 (25 7)  (1115 295)  (1115 295)  routing T_21_18.top_op_6 <X> T_21_18.lc_trk_g1_6
 (26 7)  (1116 295)  (1116 295)  routing T_21_18.lc_trk_g0_7 <X> T_21_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (1119 295)  (1119 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (1121 295)  (1121 295)  routing T_21_18.lc_trk_g1_3 <X> T_21_18.wire_logic_cluster/lc_3/in_3
 (38 7)  (1128 295)  (1128 295)  LC_3 Logic Functioning bit
 (39 7)  (1129 295)  (1129 295)  LC_3 Logic Functioning bit
 (40 7)  (1130 295)  (1130 295)  LC_3 Logic Functioning bit
 (41 7)  (1131 295)  (1131 295)  LC_3 Logic Functioning bit
 (43 7)  (1133 295)  (1133 295)  LC_3 Logic Functioning bit
 (15 8)  (1105 296)  (1105 296)  routing T_21_18.sp4_v_t_28 <X> T_21_18.lc_trk_g2_1
 (16 8)  (1106 296)  (1106 296)  routing T_21_18.sp4_v_t_28 <X> T_21_18.lc_trk_g2_1
 (17 8)  (1107 296)  (1107 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (21 8)  (1111 296)  (1111 296)  routing T_21_18.bnl_op_3 <X> T_21_18.lc_trk_g2_3
 (22 8)  (1112 296)  (1112 296)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (25 8)  (1115 296)  (1115 296)  routing T_21_18.bnl_op_2 <X> T_21_18.lc_trk_g2_2
 (26 8)  (1116 296)  (1116 296)  routing T_21_18.lc_trk_g3_7 <X> T_21_18.wire_logic_cluster/lc_4/in_0
 (29 8)  (1119 296)  (1119 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (1122 296)  (1122 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (1123 296)  (1123 296)  routing T_21_18.lc_trk_g2_1 <X> T_21_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (1126 296)  (1126 296)  LC_4 Logic Functioning bit
 (42 8)  (1132 296)  (1132 296)  LC_4 Logic Functioning bit
 (50 8)  (1140 296)  (1140 296)  Cascade bit: LH_LC04_inmux02_5

 (11 9)  (1101 297)  (1101 297)  routing T_21_18.sp4_h_l_45 <X> T_21_18.sp4_h_r_8
 (21 9)  (1111 297)  (1111 297)  routing T_21_18.bnl_op_3 <X> T_21_18.lc_trk_g2_3
 (22 9)  (1112 297)  (1112 297)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (1115 297)  (1115 297)  routing T_21_18.bnl_op_2 <X> T_21_18.lc_trk_g2_2
 (26 9)  (1116 297)  (1116 297)  routing T_21_18.lc_trk_g3_7 <X> T_21_18.wire_logic_cluster/lc_4/in_0
 (27 9)  (1117 297)  (1117 297)  routing T_21_18.lc_trk_g3_7 <X> T_21_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (1118 297)  (1118 297)  routing T_21_18.lc_trk_g3_7 <X> T_21_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (1119 297)  (1119 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (1120 297)  (1120 297)  routing T_21_18.lc_trk_g0_3 <X> T_21_18.wire_logic_cluster/lc_4/in_1
 (36 9)  (1126 297)  (1126 297)  LC_4 Logic Functioning bit
 (37 9)  (1127 297)  (1127 297)  LC_4 Logic Functioning bit
 (42 9)  (1132 297)  (1132 297)  LC_4 Logic Functioning bit
 (43 9)  (1133 297)  (1133 297)  LC_4 Logic Functioning bit
 (51 9)  (1141 297)  (1141 297)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (3 10)  (1093 298)  (1093 298)  routing T_21_18.sp12_h_r_1 <X> T_21_18.sp12_h_l_22
 (15 10)  (1105 298)  (1105 298)  routing T_21_18.sp4_h_l_24 <X> T_21_18.lc_trk_g2_5
 (16 10)  (1106 298)  (1106 298)  routing T_21_18.sp4_h_l_24 <X> T_21_18.lc_trk_g2_5
 (17 10)  (1107 298)  (1107 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (1108 298)  (1108 298)  routing T_21_18.sp4_h_l_24 <X> T_21_18.lc_trk_g2_5
 (21 10)  (1111 298)  (1111 298)  routing T_21_18.sp4_h_r_39 <X> T_21_18.lc_trk_g2_7
 (22 10)  (1112 298)  (1112 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (1113 298)  (1113 298)  routing T_21_18.sp4_h_r_39 <X> T_21_18.lc_trk_g2_7
 (24 10)  (1114 298)  (1114 298)  routing T_21_18.sp4_h_r_39 <X> T_21_18.lc_trk_g2_7
 (25 10)  (1115 298)  (1115 298)  routing T_21_18.sp4_h_r_38 <X> T_21_18.lc_trk_g2_6
 (28 10)  (1118 298)  (1118 298)  routing T_21_18.lc_trk_g2_2 <X> T_21_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (1119 298)  (1119 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (1121 298)  (1121 298)  routing T_21_18.lc_trk_g2_6 <X> T_21_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (1122 298)  (1122 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (1123 298)  (1123 298)  routing T_21_18.lc_trk_g2_6 <X> T_21_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (1126 298)  (1126 298)  LC_5 Logic Functioning bit
 (38 10)  (1128 298)  (1128 298)  LC_5 Logic Functioning bit
 (39 10)  (1129 298)  (1129 298)  LC_5 Logic Functioning bit
 (42 10)  (1132 298)  (1132 298)  LC_5 Logic Functioning bit
 (50 10)  (1140 298)  (1140 298)  Cascade bit: LH_LC05_inmux02_5

 (3 11)  (1093 299)  (1093 299)  routing T_21_18.sp12_h_r_1 <X> T_21_18.sp12_h_l_22
 (14 11)  (1104 299)  (1104 299)  routing T_21_18.sp4_r_v_b_36 <X> T_21_18.lc_trk_g2_4
 (17 11)  (1107 299)  (1107 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (1112 299)  (1112 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (1113 299)  (1113 299)  routing T_21_18.sp4_h_r_38 <X> T_21_18.lc_trk_g2_6
 (24 11)  (1114 299)  (1114 299)  routing T_21_18.sp4_h_r_38 <X> T_21_18.lc_trk_g2_6
 (30 11)  (1120 299)  (1120 299)  routing T_21_18.lc_trk_g2_2 <X> T_21_18.wire_logic_cluster/lc_5/in_1
 (31 11)  (1121 299)  (1121 299)  routing T_21_18.lc_trk_g2_6 <X> T_21_18.wire_logic_cluster/lc_5/in_3
 (36 11)  (1126 299)  (1126 299)  LC_5 Logic Functioning bit
 (38 11)  (1128 299)  (1128 299)  LC_5 Logic Functioning bit
 (39 11)  (1129 299)  (1129 299)  LC_5 Logic Functioning bit
 (42 11)  (1132 299)  (1132 299)  LC_5 Logic Functioning bit
 (4 12)  (1094 300)  (1094 300)  routing T_21_18.sp4_v_t_36 <X> T_21_18.sp4_v_b_9
 (6 12)  (1096 300)  (1096 300)  routing T_21_18.sp4_v_t_36 <X> T_21_18.sp4_v_b_9
 (17 12)  (1107 300)  (1107 300)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (1108 300)  (1108 300)  routing T_21_18.bnl_op_1 <X> T_21_18.lc_trk_g3_1
 (25 12)  (1115 300)  (1115 300)  routing T_21_18.wire_logic_cluster/lc_2/out <X> T_21_18.lc_trk_g3_2
 (26 12)  (1116 300)  (1116 300)  routing T_21_18.lc_trk_g2_6 <X> T_21_18.wire_logic_cluster/lc_6/in_0
 (27 12)  (1117 300)  (1117 300)  routing T_21_18.lc_trk_g1_4 <X> T_21_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (1119 300)  (1119 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (1120 300)  (1120 300)  routing T_21_18.lc_trk_g1_4 <X> T_21_18.wire_logic_cluster/lc_6/in_1
 (31 12)  (1121 300)  (1121 300)  routing T_21_18.lc_trk_g1_6 <X> T_21_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (1122 300)  (1122 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (1124 300)  (1124 300)  routing T_21_18.lc_trk_g1_6 <X> T_21_18.wire_logic_cluster/lc_6/in_3
 (37 12)  (1127 300)  (1127 300)  LC_6 Logic Functioning bit
 (38 12)  (1128 300)  (1128 300)  LC_6 Logic Functioning bit
 (39 12)  (1129 300)  (1129 300)  LC_6 Logic Functioning bit
 (43 12)  (1133 300)  (1133 300)  LC_6 Logic Functioning bit
 (8 13)  (1098 301)  (1098 301)  routing T_21_18.sp4_h_l_47 <X> T_21_18.sp4_v_b_10
 (9 13)  (1099 301)  (1099 301)  routing T_21_18.sp4_h_l_47 <X> T_21_18.sp4_v_b_10
 (18 13)  (1108 301)  (1108 301)  routing T_21_18.bnl_op_1 <X> T_21_18.lc_trk_g3_1
 (22 13)  (1112 301)  (1112 301)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (1116 301)  (1116 301)  routing T_21_18.lc_trk_g2_6 <X> T_21_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (1118 301)  (1118 301)  routing T_21_18.lc_trk_g2_6 <X> T_21_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (1119 301)  (1119 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (1121 301)  (1121 301)  routing T_21_18.lc_trk_g1_6 <X> T_21_18.wire_logic_cluster/lc_6/in_3
 (32 13)  (1122 301)  (1122 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (1123 301)  (1123 301)  routing T_21_18.lc_trk_g2_2 <X> T_21_18.input_2_6
 (35 13)  (1125 301)  (1125 301)  routing T_21_18.lc_trk_g2_2 <X> T_21_18.input_2_6
 (36 13)  (1126 301)  (1126 301)  LC_6 Logic Functioning bit
 (40 13)  (1130 301)  (1130 301)  LC_6 Logic Functioning bit
 (41 13)  (1131 301)  (1131 301)  LC_6 Logic Functioning bit
 (42 13)  (1132 301)  (1132 301)  LC_6 Logic Functioning bit
 (12 14)  (1102 302)  (1102 302)  routing T_21_18.sp4_v_t_46 <X> T_21_18.sp4_h_l_46
 (21 14)  (1111 302)  (1111 302)  routing T_21_18.sp4_v_t_26 <X> T_21_18.lc_trk_g3_7
 (22 14)  (1112 302)  (1112 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (1113 302)  (1113 302)  routing T_21_18.sp4_v_t_26 <X> T_21_18.lc_trk_g3_7
 (26 14)  (1116 302)  (1116 302)  routing T_21_18.lc_trk_g0_5 <X> T_21_18.wire_logic_cluster/lc_7/in_0
 (31 14)  (1121 302)  (1121 302)  routing T_21_18.lc_trk_g1_5 <X> T_21_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (1122 302)  (1122 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (1124 302)  (1124 302)  routing T_21_18.lc_trk_g1_5 <X> T_21_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (1126 302)  (1126 302)  LC_7 Logic Functioning bit
 (37 14)  (1127 302)  (1127 302)  LC_7 Logic Functioning bit
 (39 14)  (1129 302)  (1129 302)  LC_7 Logic Functioning bit
 (43 14)  (1133 302)  (1133 302)  LC_7 Logic Functioning bit
 (50 14)  (1140 302)  (1140 302)  Cascade bit: LH_LC07_inmux02_5

 (5 15)  (1095 303)  (1095 303)  routing T_21_18.sp4_h_l_44 <X> T_21_18.sp4_v_t_44
 (11 15)  (1101 303)  (1101 303)  routing T_21_18.sp4_v_t_46 <X> T_21_18.sp4_h_l_46
 (21 15)  (1111 303)  (1111 303)  routing T_21_18.sp4_v_t_26 <X> T_21_18.lc_trk_g3_7
 (29 15)  (1119 303)  (1119 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (36 15)  (1126 303)  (1126 303)  LC_7 Logic Functioning bit
 (37 15)  (1127 303)  (1127 303)  LC_7 Logic Functioning bit
 (38 15)  (1128 303)  (1128 303)  LC_7 Logic Functioning bit
 (42 15)  (1132 303)  (1132 303)  LC_7 Logic Functioning bit
 (48 15)  (1138 303)  (1138 303)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_22_18

 (4 0)  (1148 288)  (1148 288)  routing T_22_18.sp4_v_t_37 <X> T_22_18.sp4_v_b_0
 (14 0)  (1158 288)  (1158 288)  routing T_22_18.sp4_v_b_8 <X> T_22_18.lc_trk_g0_0
 (17 0)  (1161 288)  (1161 288)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (1162 288)  (1162 288)  routing T_22_18.bnr_op_1 <X> T_22_18.lc_trk_g0_1
 (25 0)  (1169 288)  (1169 288)  routing T_22_18.wire_logic_cluster/lc_2/out <X> T_22_18.lc_trk_g0_2
 (27 0)  (1171 288)  (1171 288)  routing T_22_18.lc_trk_g1_0 <X> T_22_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (1173 288)  (1173 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (1175 288)  (1175 288)  routing T_22_18.lc_trk_g0_7 <X> T_22_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (1176 288)  (1176 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (1180 288)  (1180 288)  LC_0 Logic Functioning bit
 (37 0)  (1181 288)  (1181 288)  LC_0 Logic Functioning bit
 (38 0)  (1182 288)  (1182 288)  LC_0 Logic Functioning bit
 (39 0)  (1183 288)  (1183 288)  LC_0 Logic Functioning bit
 (41 0)  (1185 288)  (1185 288)  LC_0 Logic Functioning bit
 (43 0)  (1187 288)  (1187 288)  LC_0 Logic Functioning bit
 (14 1)  (1158 289)  (1158 289)  routing T_22_18.sp4_v_b_8 <X> T_22_18.lc_trk_g0_0
 (16 1)  (1160 289)  (1160 289)  routing T_22_18.sp4_v_b_8 <X> T_22_18.lc_trk_g0_0
 (17 1)  (1161 289)  (1161 289)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (18 1)  (1162 289)  (1162 289)  routing T_22_18.bnr_op_1 <X> T_22_18.lc_trk_g0_1
 (22 1)  (1166 289)  (1166 289)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (27 1)  (1171 289)  (1171 289)  routing T_22_18.lc_trk_g3_1 <X> T_22_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (1172 289)  (1172 289)  routing T_22_18.lc_trk_g3_1 <X> T_22_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (1173 289)  (1173 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (1175 289)  (1175 289)  routing T_22_18.lc_trk_g0_7 <X> T_22_18.wire_logic_cluster/lc_0/in_3
 (36 1)  (1180 289)  (1180 289)  LC_0 Logic Functioning bit
 (38 1)  (1182 289)  (1182 289)  LC_0 Logic Functioning bit
 (15 2)  (1159 290)  (1159 290)  routing T_22_18.sp4_h_r_21 <X> T_22_18.lc_trk_g0_5
 (16 2)  (1160 290)  (1160 290)  routing T_22_18.sp4_h_r_21 <X> T_22_18.lc_trk_g0_5
 (17 2)  (1161 290)  (1161 290)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (1162 290)  (1162 290)  routing T_22_18.sp4_h_r_21 <X> T_22_18.lc_trk_g0_5
 (21 2)  (1165 290)  (1165 290)  routing T_22_18.sp4_h_l_2 <X> T_22_18.lc_trk_g0_7
 (22 2)  (1166 290)  (1166 290)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (1167 290)  (1167 290)  routing T_22_18.sp4_h_l_2 <X> T_22_18.lc_trk_g0_7
 (24 2)  (1168 290)  (1168 290)  routing T_22_18.sp4_h_l_2 <X> T_22_18.lc_trk_g0_7
 (26 2)  (1170 290)  (1170 290)  routing T_22_18.lc_trk_g1_4 <X> T_22_18.wire_logic_cluster/lc_1/in_0
 (29 2)  (1173 290)  (1173 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (1176 290)  (1176 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (1177 290)  (1177 290)  routing T_22_18.lc_trk_g2_2 <X> T_22_18.wire_logic_cluster/lc_1/in_3
 (37 2)  (1181 290)  (1181 290)  LC_1 Logic Functioning bit
 (39 2)  (1183 290)  (1183 290)  LC_1 Logic Functioning bit
 (40 2)  (1184 290)  (1184 290)  LC_1 Logic Functioning bit
 (41 2)  (1185 290)  (1185 290)  LC_1 Logic Functioning bit
 (43 2)  (1187 290)  (1187 290)  LC_1 Logic Functioning bit
 (50 2)  (1194 290)  (1194 290)  Cascade bit: LH_LC01_inmux02_5

 (3 3)  (1147 291)  (1147 291)  routing T_22_18.sp12_v_b_0 <X> T_22_18.sp12_h_l_23
 (15 3)  (1159 291)  (1159 291)  routing T_22_18.bot_op_4 <X> T_22_18.lc_trk_g0_4
 (17 3)  (1161 291)  (1161 291)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (18 3)  (1162 291)  (1162 291)  routing T_22_18.sp4_h_r_21 <X> T_22_18.lc_trk_g0_5
 (27 3)  (1171 291)  (1171 291)  routing T_22_18.lc_trk_g1_4 <X> T_22_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (1173 291)  (1173 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (1175 291)  (1175 291)  routing T_22_18.lc_trk_g2_2 <X> T_22_18.wire_logic_cluster/lc_1/in_3
 (40 3)  (1184 291)  (1184 291)  LC_1 Logic Functioning bit
 (41 3)  (1185 291)  (1185 291)  LC_1 Logic Functioning bit
 (43 3)  (1187 291)  (1187 291)  LC_1 Logic Functioning bit
 (14 4)  (1158 292)  (1158 292)  routing T_22_18.sp4_h_l_5 <X> T_22_18.lc_trk_g1_0
 (28 4)  (1172 292)  (1172 292)  routing T_22_18.lc_trk_g2_5 <X> T_22_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (1173 292)  (1173 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (1174 292)  (1174 292)  routing T_22_18.lc_trk_g2_5 <X> T_22_18.wire_logic_cluster/lc_2/in_1
 (32 4)  (1176 292)  (1176 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (1178 292)  (1178 292)  routing T_22_18.lc_trk_g1_2 <X> T_22_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (1180 292)  (1180 292)  LC_2 Logic Functioning bit
 (38 4)  (1182 292)  (1182 292)  LC_2 Logic Functioning bit
 (39 4)  (1183 292)  (1183 292)  LC_2 Logic Functioning bit
 (40 4)  (1184 292)  (1184 292)  LC_2 Logic Functioning bit
 (41 4)  (1185 292)  (1185 292)  LC_2 Logic Functioning bit
 (50 4)  (1194 292)  (1194 292)  Cascade bit: LH_LC02_inmux02_5

 (14 5)  (1158 293)  (1158 293)  routing T_22_18.sp4_h_l_5 <X> T_22_18.lc_trk_g1_0
 (15 5)  (1159 293)  (1159 293)  routing T_22_18.sp4_h_l_5 <X> T_22_18.lc_trk_g1_0
 (16 5)  (1160 293)  (1160 293)  routing T_22_18.sp4_h_l_5 <X> T_22_18.lc_trk_g1_0
 (17 5)  (1161 293)  (1161 293)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (22 5)  (1166 293)  (1166 293)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (1167 293)  (1167 293)  routing T_22_18.sp4_v_b_18 <X> T_22_18.lc_trk_g1_2
 (24 5)  (1168 293)  (1168 293)  routing T_22_18.sp4_v_b_18 <X> T_22_18.lc_trk_g1_2
 (29 5)  (1173 293)  (1173 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (1175 293)  (1175 293)  routing T_22_18.lc_trk_g1_2 <X> T_22_18.wire_logic_cluster/lc_2/in_3
 (37 5)  (1181 293)  (1181 293)  LC_2 Logic Functioning bit
 (38 5)  (1182 293)  (1182 293)  LC_2 Logic Functioning bit
 (41 5)  (1185 293)  (1185 293)  LC_2 Logic Functioning bit
 (14 6)  (1158 294)  (1158 294)  routing T_22_18.sp4_h_l_1 <X> T_22_18.lc_trk_g1_4
 (26 6)  (1170 294)  (1170 294)  routing T_22_18.lc_trk_g3_6 <X> T_22_18.wire_logic_cluster/lc_3/in_0
 (29 6)  (1173 294)  (1173 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1174 294)  (1174 294)  routing T_22_18.lc_trk_g0_4 <X> T_22_18.wire_logic_cluster/lc_3/in_1
 (31 6)  (1175 294)  (1175 294)  routing T_22_18.lc_trk_g2_6 <X> T_22_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (1176 294)  (1176 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (1177 294)  (1177 294)  routing T_22_18.lc_trk_g2_6 <X> T_22_18.wire_logic_cluster/lc_3/in_3
 (40 6)  (1184 294)  (1184 294)  LC_3 Logic Functioning bit
 (47 6)  (1191 294)  (1191 294)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (50 6)  (1194 294)  (1194 294)  Cascade bit: LH_LC03_inmux02_5

 (51 6)  (1195 294)  (1195 294)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (15 7)  (1159 295)  (1159 295)  routing T_22_18.sp4_h_l_1 <X> T_22_18.lc_trk_g1_4
 (16 7)  (1160 295)  (1160 295)  routing T_22_18.sp4_h_l_1 <X> T_22_18.lc_trk_g1_4
 (17 7)  (1161 295)  (1161 295)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (22 7)  (1166 295)  (1166 295)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (1168 295)  (1168 295)  routing T_22_18.bot_op_6 <X> T_22_18.lc_trk_g1_6
 (26 7)  (1170 295)  (1170 295)  routing T_22_18.lc_trk_g3_6 <X> T_22_18.wire_logic_cluster/lc_3/in_0
 (27 7)  (1171 295)  (1171 295)  routing T_22_18.lc_trk_g3_6 <X> T_22_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (1172 295)  (1172 295)  routing T_22_18.lc_trk_g3_6 <X> T_22_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (1173 295)  (1173 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (1175 295)  (1175 295)  routing T_22_18.lc_trk_g2_6 <X> T_22_18.wire_logic_cluster/lc_3/in_3
 (3 8)  (1147 296)  (1147 296)  routing T_22_18.sp12_v_t_22 <X> T_22_18.sp12_v_b_1
 (22 9)  (1166 297)  (1166 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (1169 297)  (1169 297)  routing T_22_18.sp4_r_v_b_34 <X> T_22_18.lc_trk_g2_2
 (8 10)  (1152 298)  (1152 298)  routing T_22_18.sp4_h_r_7 <X> T_22_18.sp4_h_l_42
 (15 10)  (1159 298)  (1159 298)  routing T_22_18.tnr_op_5 <X> T_22_18.lc_trk_g2_5
 (17 10)  (1161 298)  (1161 298)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (25 10)  (1169 298)  (1169 298)  routing T_22_18.wire_logic_cluster/lc_6/out <X> T_22_18.lc_trk_g2_6
 (27 10)  (1171 298)  (1171 298)  routing T_22_18.lc_trk_g3_5 <X> T_22_18.wire_logic_cluster/lc_5/in_1
 (28 10)  (1172 298)  (1172 298)  routing T_22_18.lc_trk_g3_5 <X> T_22_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (1173 298)  (1173 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1174 298)  (1174 298)  routing T_22_18.lc_trk_g3_5 <X> T_22_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (1176 298)  (1176 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (35 10)  (1179 298)  (1179 298)  routing T_22_18.lc_trk_g0_5 <X> T_22_18.input_2_5
 (36 10)  (1180 298)  (1180 298)  LC_5 Logic Functioning bit
 (38 10)  (1182 298)  (1182 298)  LC_5 Logic Functioning bit
 (43 10)  (1187 298)  (1187 298)  LC_5 Logic Functioning bit
 (48 10)  (1192 298)  (1192 298)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (8 11)  (1152 299)  (1152 299)  routing T_22_18.sp4_h_r_7 <X> T_22_18.sp4_v_t_42
 (9 11)  (1153 299)  (1153 299)  routing T_22_18.sp4_h_r_7 <X> T_22_18.sp4_v_t_42
 (15 11)  (1159 299)  (1159 299)  routing T_22_18.tnr_op_4 <X> T_22_18.lc_trk_g2_4
 (17 11)  (1161 299)  (1161 299)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (22 11)  (1166 299)  (1166 299)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (1171 299)  (1171 299)  routing T_22_18.lc_trk_g3_0 <X> T_22_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (1172 299)  (1172 299)  routing T_22_18.lc_trk_g3_0 <X> T_22_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (1173 299)  (1173 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (1175 299)  (1175 299)  routing T_22_18.lc_trk_g0_2 <X> T_22_18.wire_logic_cluster/lc_5/in_3
 (32 11)  (1176 299)  (1176 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (1180 299)  (1180 299)  LC_5 Logic Functioning bit
 (37 11)  (1181 299)  (1181 299)  LC_5 Logic Functioning bit
 (39 11)  (1183 299)  (1183 299)  LC_5 Logic Functioning bit
 (43 11)  (1187 299)  (1187 299)  LC_5 Logic Functioning bit
 (4 12)  (1148 300)  (1148 300)  routing T_22_18.sp4_h_l_38 <X> T_22_18.sp4_v_b_9
 (6 12)  (1150 300)  (1150 300)  routing T_22_18.sp4_h_l_38 <X> T_22_18.sp4_v_b_9
 (17 12)  (1161 300)  (1161 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (26 12)  (1170 300)  (1170 300)  routing T_22_18.lc_trk_g2_4 <X> T_22_18.wire_logic_cluster/lc_6/in_0
 (29 12)  (1173 300)  (1173 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (1175 300)  (1175 300)  routing T_22_18.lc_trk_g1_6 <X> T_22_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (1176 300)  (1176 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (1178 300)  (1178 300)  routing T_22_18.lc_trk_g1_6 <X> T_22_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (1180 300)  (1180 300)  LC_6 Logic Functioning bit
 (39 12)  (1183 300)  (1183 300)  LC_6 Logic Functioning bit
 (40 12)  (1184 300)  (1184 300)  LC_6 Logic Functioning bit
 (5 13)  (1149 301)  (1149 301)  routing T_22_18.sp4_h_l_38 <X> T_22_18.sp4_v_b_9
 (17 13)  (1161 301)  (1161 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (28 13)  (1172 301)  (1172 301)  routing T_22_18.lc_trk_g2_4 <X> T_22_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (1173 301)  (1173 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (1175 301)  (1175 301)  routing T_22_18.lc_trk_g1_6 <X> T_22_18.wire_logic_cluster/lc_6/in_3
 (32 13)  (1176 301)  (1176 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (36 13)  (1180 301)  (1180 301)  LC_6 Logic Functioning bit
 (37 13)  (1181 301)  (1181 301)  LC_6 Logic Functioning bit
 (39 13)  (1183 301)  (1183 301)  LC_6 Logic Functioning bit
 (40 13)  (1184 301)  (1184 301)  LC_6 Logic Functioning bit
 (42 13)  (1186 301)  (1186 301)  LC_6 Logic Functioning bit
 (48 13)  (1192 301)  (1192 301)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (15 14)  (1159 302)  (1159 302)  routing T_22_18.sp4_h_l_24 <X> T_22_18.lc_trk_g3_5
 (16 14)  (1160 302)  (1160 302)  routing T_22_18.sp4_h_l_24 <X> T_22_18.lc_trk_g3_5
 (17 14)  (1161 302)  (1161 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (1162 302)  (1162 302)  routing T_22_18.sp4_h_l_24 <X> T_22_18.lc_trk_g3_5
 (25 14)  (1169 302)  (1169 302)  routing T_22_18.rgt_op_6 <X> T_22_18.lc_trk_g3_6
 (22 15)  (1166 303)  (1166 303)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (1168 303)  (1168 303)  routing T_22_18.rgt_op_6 <X> T_22_18.lc_trk_g3_6


LogicTile_23_18

 (16 0)  (1214 288)  (1214 288)  routing T_23_18.sp4_v_b_9 <X> T_23_18.lc_trk_g0_1
 (17 0)  (1215 288)  (1215 288)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (1216 288)  (1216 288)  routing T_23_18.sp4_v_b_9 <X> T_23_18.lc_trk_g0_1
 (13 1)  (1211 289)  (1211 289)  routing T_23_18.sp4_v_t_44 <X> T_23_18.sp4_h_r_2
 (14 1)  (1212 289)  (1212 289)  routing T_23_18.sp12_h_r_16 <X> T_23_18.lc_trk_g0_0
 (16 1)  (1214 289)  (1214 289)  routing T_23_18.sp12_h_r_16 <X> T_23_18.lc_trk_g0_0
 (17 1)  (1215 289)  (1215 289)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_16 lc_trk_g0_0
 (18 1)  (1216 289)  (1216 289)  routing T_23_18.sp4_v_b_9 <X> T_23_18.lc_trk_g0_1
 (22 1)  (1220 289)  (1220 289)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (1222 289)  (1222 289)  routing T_23_18.top_op_2 <X> T_23_18.lc_trk_g0_2
 (25 1)  (1223 289)  (1223 289)  routing T_23_18.top_op_2 <X> T_23_18.lc_trk_g0_2
 (0 2)  (1198 290)  (1198 290)  routing T_23_18.glb_netwk_6 <X> T_23_18.wire_logic_cluster/lc_7/clk
 (1 2)  (1199 290)  (1199 290)  routing T_23_18.glb_netwk_6 <X> T_23_18.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 290)  (1200 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (1202 290)  (1202 290)  routing T_23_18.sp4_h_r_0 <X> T_23_18.sp4_v_t_37
 (12 2)  (1210 290)  (1210 290)  routing T_23_18.sp4_v_t_45 <X> T_23_18.sp4_h_l_39
 (22 2)  (1220 290)  (1220 290)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (1222 290)  (1222 290)  routing T_23_18.top_op_7 <X> T_23_18.lc_trk_g0_7
 (29 2)  (1227 290)  (1227 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (1229 290)  (1229 290)  routing T_23_18.lc_trk_g0_4 <X> T_23_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (1230 290)  (1230 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (35 2)  (1233 290)  (1233 290)  routing T_23_18.lc_trk_g3_4 <X> T_23_18.input_2_1
 (37 2)  (1235 290)  (1235 290)  LC_1 Logic Functioning bit
 (38 2)  (1236 290)  (1236 290)  LC_1 Logic Functioning bit
 (39 2)  (1237 290)  (1237 290)  LC_1 Logic Functioning bit
 (43 2)  (1241 290)  (1241 290)  LC_1 Logic Functioning bit
 (45 2)  (1243 290)  (1243 290)  LC_1 Logic Functioning bit
 (46 2)  (1244 290)  (1244 290)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (5 3)  (1203 291)  (1203 291)  routing T_23_18.sp4_h_r_0 <X> T_23_18.sp4_v_t_37
 (11 3)  (1209 291)  (1209 291)  routing T_23_18.sp4_v_t_45 <X> T_23_18.sp4_h_l_39
 (13 3)  (1211 291)  (1211 291)  routing T_23_18.sp4_v_t_45 <X> T_23_18.sp4_h_l_39
 (16 3)  (1214 291)  (1214 291)  routing T_23_18.sp12_h_r_12 <X> T_23_18.lc_trk_g0_4
 (17 3)  (1215 291)  (1215 291)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (21 3)  (1219 291)  (1219 291)  routing T_23_18.top_op_7 <X> T_23_18.lc_trk_g0_7
 (27 3)  (1225 291)  (1225 291)  routing T_23_18.lc_trk_g3_0 <X> T_23_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (1226 291)  (1226 291)  routing T_23_18.lc_trk_g3_0 <X> T_23_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (1227 291)  (1227 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (32 3)  (1230 291)  (1230 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (1231 291)  (1231 291)  routing T_23_18.lc_trk_g3_4 <X> T_23_18.input_2_1
 (34 3)  (1232 291)  (1232 291)  routing T_23_18.lc_trk_g3_4 <X> T_23_18.input_2_1
 (36 3)  (1234 291)  (1234 291)  LC_1 Logic Functioning bit
 (37 3)  (1235 291)  (1235 291)  LC_1 Logic Functioning bit
 (38 3)  (1236 291)  (1236 291)  LC_1 Logic Functioning bit
 (39 3)  (1237 291)  (1237 291)  LC_1 Logic Functioning bit
 (0 4)  (1198 292)  (1198 292)  routing T_23_18.lc_trk_g2_2 <X> T_23_18.wire_logic_cluster/lc_7/cen
 (1 4)  (1199 292)  (1199 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (22 4)  (1220 292)  (1220 292)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (1222 292)  (1222 292)  routing T_23_18.top_op_3 <X> T_23_18.lc_trk_g1_3
 (27 4)  (1225 292)  (1225 292)  routing T_23_18.lc_trk_g1_0 <X> T_23_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (1227 292)  (1227 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (1230 292)  (1230 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (1231 292)  (1231 292)  routing T_23_18.lc_trk_g2_1 <X> T_23_18.wire_logic_cluster/lc_2/in_3
 (35 4)  (1233 292)  (1233 292)  routing T_23_18.lc_trk_g2_4 <X> T_23_18.input_2_2
 (37 4)  (1235 292)  (1235 292)  LC_2 Logic Functioning bit
 (38 4)  (1236 292)  (1236 292)  LC_2 Logic Functioning bit
 (45 4)  (1243 292)  (1243 292)  LC_2 Logic Functioning bit
 (51 4)  (1249 292)  (1249 292)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (1 5)  (1199 293)  (1199 293)  routing T_23_18.lc_trk_g2_2 <X> T_23_18.wire_logic_cluster/lc_7/cen
 (14 5)  (1212 293)  (1212 293)  routing T_23_18.sp12_h_r_16 <X> T_23_18.lc_trk_g1_0
 (16 5)  (1214 293)  (1214 293)  routing T_23_18.sp12_h_r_16 <X> T_23_18.lc_trk_g1_0
 (17 5)  (1215 293)  (1215 293)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (21 5)  (1219 293)  (1219 293)  routing T_23_18.top_op_3 <X> T_23_18.lc_trk_g1_3
 (22 5)  (1220 293)  (1220 293)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (1221 293)  (1221 293)  routing T_23_18.sp12_h_r_10 <X> T_23_18.lc_trk_g1_2
 (28 5)  (1226 293)  (1226 293)  routing T_23_18.lc_trk_g2_0 <X> T_23_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (1227 293)  (1227 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (32 5)  (1230 293)  (1230 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (1231 293)  (1231 293)  routing T_23_18.lc_trk_g2_4 <X> T_23_18.input_2_2
 (36 5)  (1234 293)  (1234 293)  LC_2 Logic Functioning bit
 (37 5)  (1235 293)  (1235 293)  LC_2 Logic Functioning bit
 (51 5)  (1249 293)  (1249 293)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (22 6)  (1220 294)  (1220 294)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (1222 294)  (1222 294)  routing T_23_18.bot_op_7 <X> T_23_18.lc_trk_g1_7
 (4 8)  (1202 296)  (1202 296)  routing T_23_18.sp4_h_l_37 <X> T_23_18.sp4_v_b_6
 (6 8)  (1204 296)  (1204 296)  routing T_23_18.sp4_h_l_37 <X> T_23_18.sp4_v_b_6
 (14 8)  (1212 296)  (1212 296)  routing T_23_18.sp4_h_l_21 <X> T_23_18.lc_trk_g2_0
 (15 8)  (1213 296)  (1213 296)  routing T_23_18.sp4_h_r_41 <X> T_23_18.lc_trk_g2_1
 (16 8)  (1214 296)  (1214 296)  routing T_23_18.sp4_h_r_41 <X> T_23_18.lc_trk_g2_1
 (17 8)  (1215 296)  (1215 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (1216 296)  (1216 296)  routing T_23_18.sp4_h_r_41 <X> T_23_18.lc_trk_g2_1
 (21 8)  (1219 296)  (1219 296)  routing T_23_18.sp4_h_r_43 <X> T_23_18.lc_trk_g2_3
 (22 8)  (1220 296)  (1220 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (1221 296)  (1221 296)  routing T_23_18.sp4_h_r_43 <X> T_23_18.lc_trk_g2_3
 (24 8)  (1222 296)  (1222 296)  routing T_23_18.sp4_h_r_43 <X> T_23_18.lc_trk_g2_3
 (26 8)  (1224 296)  (1224 296)  routing T_23_18.lc_trk_g2_4 <X> T_23_18.wire_logic_cluster/lc_4/in_0
 (28 8)  (1226 296)  (1226 296)  routing T_23_18.lc_trk_g2_3 <X> T_23_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (1227 296)  (1227 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (1230 296)  (1230 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (1232 296)  (1232 296)  routing T_23_18.lc_trk_g1_2 <X> T_23_18.wire_logic_cluster/lc_4/in_3
 (35 8)  (1233 296)  (1233 296)  routing T_23_18.lc_trk_g3_5 <X> T_23_18.input_2_4
 (36 8)  (1234 296)  (1234 296)  LC_4 Logic Functioning bit
 (38 8)  (1236 296)  (1236 296)  LC_4 Logic Functioning bit
 (51 8)  (1249 296)  (1249 296)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (5 9)  (1203 297)  (1203 297)  routing T_23_18.sp4_h_l_37 <X> T_23_18.sp4_v_b_6
 (15 9)  (1213 297)  (1213 297)  routing T_23_18.sp4_h_l_21 <X> T_23_18.lc_trk_g2_0
 (16 9)  (1214 297)  (1214 297)  routing T_23_18.sp4_h_l_21 <X> T_23_18.lc_trk_g2_0
 (17 9)  (1215 297)  (1215 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (18 9)  (1216 297)  (1216 297)  routing T_23_18.sp4_h_r_41 <X> T_23_18.lc_trk_g2_1
 (21 9)  (1219 297)  (1219 297)  routing T_23_18.sp4_h_r_43 <X> T_23_18.lc_trk_g2_3
 (22 9)  (1220 297)  (1220 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (1223 297)  (1223 297)  routing T_23_18.sp4_r_v_b_34 <X> T_23_18.lc_trk_g2_2
 (28 9)  (1226 297)  (1226 297)  routing T_23_18.lc_trk_g2_4 <X> T_23_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (1227 297)  (1227 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (1228 297)  (1228 297)  routing T_23_18.lc_trk_g2_3 <X> T_23_18.wire_logic_cluster/lc_4/in_1
 (31 9)  (1229 297)  (1229 297)  routing T_23_18.lc_trk_g1_2 <X> T_23_18.wire_logic_cluster/lc_4/in_3
 (32 9)  (1230 297)  (1230 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (1231 297)  (1231 297)  routing T_23_18.lc_trk_g3_5 <X> T_23_18.input_2_4
 (34 9)  (1232 297)  (1232 297)  routing T_23_18.lc_trk_g3_5 <X> T_23_18.input_2_4
 (5 10)  (1203 298)  (1203 298)  routing T_23_18.sp4_v_t_43 <X> T_23_18.sp4_h_l_43
 (14 10)  (1212 298)  (1212 298)  routing T_23_18.sp4_v_b_36 <X> T_23_18.lc_trk_g2_4
 (27 10)  (1225 298)  (1225 298)  routing T_23_18.lc_trk_g1_3 <X> T_23_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (1227 298)  (1227 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (1229 298)  (1229 298)  routing T_23_18.lc_trk_g1_7 <X> T_23_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (1230 298)  (1230 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (1232 298)  (1232 298)  routing T_23_18.lc_trk_g1_7 <X> T_23_18.wire_logic_cluster/lc_5/in_3
 (37 10)  (1235 298)  (1235 298)  LC_5 Logic Functioning bit
 (38 10)  (1236 298)  (1236 298)  LC_5 Logic Functioning bit
 (40 10)  (1238 298)  (1238 298)  LC_5 Logic Functioning bit
 (41 10)  (1239 298)  (1239 298)  LC_5 Logic Functioning bit
 (42 10)  (1240 298)  (1240 298)  LC_5 Logic Functioning bit
 (6 11)  (1204 299)  (1204 299)  routing T_23_18.sp4_v_t_43 <X> T_23_18.sp4_h_l_43
 (8 11)  (1206 299)  (1206 299)  routing T_23_18.sp4_h_l_42 <X> T_23_18.sp4_v_t_42
 (14 11)  (1212 299)  (1212 299)  routing T_23_18.sp4_v_b_36 <X> T_23_18.lc_trk_g2_4
 (16 11)  (1214 299)  (1214 299)  routing T_23_18.sp4_v_b_36 <X> T_23_18.lc_trk_g2_4
 (17 11)  (1215 299)  (1215 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (29 11)  (1227 299)  (1227 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (1228 299)  (1228 299)  routing T_23_18.lc_trk_g1_3 <X> T_23_18.wire_logic_cluster/lc_5/in_1
 (31 11)  (1229 299)  (1229 299)  routing T_23_18.lc_trk_g1_7 <X> T_23_18.wire_logic_cluster/lc_5/in_3
 (32 11)  (1230 299)  (1230 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (1231 299)  (1231 299)  routing T_23_18.lc_trk_g3_2 <X> T_23_18.input_2_5
 (34 11)  (1232 299)  (1232 299)  routing T_23_18.lc_trk_g3_2 <X> T_23_18.input_2_5
 (35 11)  (1233 299)  (1233 299)  routing T_23_18.lc_trk_g3_2 <X> T_23_18.input_2_5
 (39 11)  (1237 299)  (1237 299)  LC_5 Logic Functioning bit
 (40 11)  (1238 299)  (1238 299)  LC_5 Logic Functioning bit
 (41 11)  (1239 299)  (1239 299)  LC_5 Logic Functioning bit
 (14 12)  (1212 300)  (1212 300)  routing T_23_18.sp4_h_l_21 <X> T_23_18.lc_trk_g3_0
 (25 12)  (1223 300)  (1223 300)  routing T_23_18.sp4_v_t_23 <X> T_23_18.lc_trk_g3_2
 (29 12)  (1227 300)  (1227 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (1229 300)  (1229 300)  routing T_23_18.lc_trk_g0_7 <X> T_23_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (1230 300)  (1230 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (1234 300)  (1234 300)  LC_6 Logic Functioning bit
 (38 12)  (1236 300)  (1236 300)  LC_6 Logic Functioning bit
 (39 12)  (1237 300)  (1237 300)  LC_6 Logic Functioning bit
 (40 12)  (1238 300)  (1238 300)  LC_6 Logic Functioning bit
 (43 12)  (1241 300)  (1241 300)  LC_6 Logic Functioning bit
 (50 12)  (1248 300)  (1248 300)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (1249 300)  (1249 300)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (15 13)  (1213 301)  (1213 301)  routing T_23_18.sp4_h_l_21 <X> T_23_18.lc_trk_g3_0
 (16 13)  (1214 301)  (1214 301)  routing T_23_18.sp4_h_l_21 <X> T_23_18.lc_trk_g3_0
 (17 13)  (1215 301)  (1215 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (22 13)  (1220 301)  (1220 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (1221 301)  (1221 301)  routing T_23_18.sp4_v_t_23 <X> T_23_18.lc_trk_g3_2
 (25 13)  (1223 301)  (1223 301)  routing T_23_18.sp4_v_t_23 <X> T_23_18.lc_trk_g3_2
 (26 13)  (1224 301)  (1224 301)  routing T_23_18.lc_trk_g0_2 <X> T_23_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (1227 301)  (1227 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (1229 301)  (1229 301)  routing T_23_18.lc_trk_g0_7 <X> T_23_18.wire_logic_cluster/lc_6/in_3
 (38 13)  (1236 301)  (1236 301)  LC_6 Logic Functioning bit
 (39 13)  (1237 301)  (1237 301)  LC_6 Logic Functioning bit
 (40 13)  (1238 301)  (1238 301)  LC_6 Logic Functioning bit
 (1 14)  (1199 302)  (1199 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (9 14)  (1207 302)  (1207 302)  routing T_23_18.sp4_h_r_7 <X> T_23_18.sp4_h_l_47
 (10 14)  (1208 302)  (1208 302)  routing T_23_18.sp4_h_r_7 <X> T_23_18.sp4_h_l_47
 (14 14)  (1212 302)  (1212 302)  routing T_23_18.sp4_v_b_36 <X> T_23_18.lc_trk_g3_4
 (17 14)  (1215 302)  (1215 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (0 15)  (1198 303)  (1198 303)  routing T_23_18.glb_netwk_2 <X> T_23_18.wire_logic_cluster/lc_7/s_r
 (14 15)  (1212 303)  (1212 303)  routing T_23_18.sp4_v_b_36 <X> T_23_18.lc_trk_g3_4
 (16 15)  (1214 303)  (1214 303)  routing T_23_18.sp4_v_b_36 <X> T_23_18.lc_trk_g3_4
 (17 15)  (1215 303)  (1215 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (18 15)  (1216 303)  (1216 303)  routing T_23_18.sp4_r_v_b_45 <X> T_23_18.lc_trk_g3_5


LogicTile_24_18

 (5 0)  (1257 288)  (1257 288)  routing T_24_18.sp4_v_t_37 <X> T_24_18.sp4_h_r_0
 (26 4)  (1278 292)  (1278 292)  routing T_24_18.lc_trk_g1_5 <X> T_24_18.wire_logic_cluster/lc_2/in_0
 (27 4)  (1279 292)  (1279 292)  routing T_24_18.lc_trk_g3_4 <X> T_24_18.wire_logic_cluster/lc_2/in_1
 (28 4)  (1280 292)  (1280 292)  routing T_24_18.lc_trk_g3_4 <X> T_24_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (1281 292)  (1281 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (1282 292)  (1282 292)  routing T_24_18.lc_trk_g3_4 <X> T_24_18.wire_logic_cluster/lc_2/in_1
 (31 4)  (1283 292)  (1283 292)  routing T_24_18.lc_trk_g3_6 <X> T_24_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (1284 292)  (1284 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (1285 292)  (1285 292)  routing T_24_18.lc_trk_g3_6 <X> T_24_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (1286 292)  (1286 292)  routing T_24_18.lc_trk_g3_6 <X> T_24_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (1288 292)  (1288 292)  LC_2 Logic Functioning bit
 (38 4)  (1290 292)  (1290 292)  LC_2 Logic Functioning bit
 (27 5)  (1279 293)  (1279 293)  routing T_24_18.lc_trk_g1_5 <X> T_24_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (1281 293)  (1281 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (1283 293)  (1283 293)  routing T_24_18.lc_trk_g3_6 <X> T_24_18.wire_logic_cluster/lc_2/in_3
 (36 5)  (1288 293)  (1288 293)  LC_2 Logic Functioning bit
 (37 5)  (1289 293)  (1289 293)  LC_2 Logic Functioning bit
 (38 5)  (1290 293)  (1290 293)  LC_2 Logic Functioning bit
 (39 5)  (1291 293)  (1291 293)  LC_2 Logic Functioning bit
 (40 5)  (1292 293)  (1292 293)  LC_2 Logic Functioning bit
 (42 5)  (1294 293)  (1294 293)  LC_2 Logic Functioning bit
 (47 5)  (1299 293)  (1299 293)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (17 6)  (1269 294)  (1269 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (19 10)  (1271 298)  (1271 298)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (4 13)  (1256 301)  (1256 301)  routing T_24_18.sp4_v_t_41 <X> T_24_18.sp4_h_r_9
 (13 13)  (1265 301)  (1265 301)  routing T_24_18.sp4_v_t_43 <X> T_24_18.sp4_h_r_11
 (14 14)  (1266 302)  (1266 302)  routing T_24_18.bnl_op_4 <X> T_24_18.lc_trk_g3_4
 (14 15)  (1266 303)  (1266 303)  routing T_24_18.bnl_op_4 <X> T_24_18.lc_trk_g3_4
 (17 15)  (1269 303)  (1269 303)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (22 15)  (1274 303)  (1274 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (1277 303)  (1277 303)  routing T_24_18.sp4_r_v_b_46 <X> T_24_18.lc_trk_g3_6


RAM_Tile_25_18

 (6 0)  (1312 288)  (1312 288)  routing T_25_18.sp4_v_t_44 <X> T_25_18.sp4_v_b_0
 (7 0)  (1313 288)  (1313 288)  Ram config bit: MEMT_bram_cbit_1

 (14 0)  (1320 288)  (1320 288)  routing T_25_18.sp4_v_b_8 <X> T_25_18.lc_trk_g0_0
 (17 0)  (1323 288)  (1323 288)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (5 1)  (1311 289)  (1311 289)  routing T_25_18.sp4_v_t_44 <X> T_25_18.sp4_v_b_0
 (7 1)  (1313 289)  (1313 289)  Ram config bit: MEMT_bram_cbit_0

 (14 1)  (1320 289)  (1320 289)  routing T_25_18.sp4_v_b_8 <X> T_25_18.lc_trk_g0_0
 (16 1)  (1322 289)  (1322 289)  routing T_25_18.sp4_v_b_8 <X> T_25_18.lc_trk_g0_0
 (17 1)  (1323 289)  (1323 289)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (18 1)  (1324 289)  (1324 289)  routing T_25_18.sp4_r_v_b_34 <X> T_25_18.lc_trk_g0_1
 (29 1)  (1335 289)  (1335 289)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g0_0 input0_0
 (0 2)  (1306 290)  (1306 290)  routing T_25_18.glb_netwk_6 <X> T_25_18.wire_bram/ram/WCLK
 (1 2)  (1307 290)  (1307 290)  routing T_25_18.glb_netwk_6 <X> T_25_18.wire_bram/ram/WCLK
 (2 2)  (1308 290)  (1308 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 290)  (1313 290)  Ram config bit: MEMT_bram_cbit_3

 (14 2)  (1320 290)  (1320 290)  routing T_25_18.sp4_v_b_4 <X> T_25_18.lc_trk_g0_4
 (17 2)  (1323 290)  (1323 290)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (26 2)  (1332 290)  (1332 290)  routing T_25_18.lc_trk_g1_6 <X> T_25_18.input0_1
 (7 3)  (1313 291)  (1313 291)  Ram config bit: MEMT_bram_cbit_2

 (13 3)  (1319 291)  (1319 291)  routing T_25_18.sp4_v_b_9 <X> T_25_18.sp4_h_l_39
 (16 3)  (1322 291)  (1322 291)  routing T_25_18.sp4_v_b_4 <X> T_25_18.lc_trk_g0_4
 (17 3)  (1323 291)  (1323 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (18 3)  (1324 291)  (1324 291)  routing T_25_18.sp4_r_v_b_29 <X> T_25_18.lc_trk_g0_5
 (22 3)  (1328 291)  (1328 291)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (1331 291)  (1331 291)  routing T_25_18.sp4_r_v_b_30 <X> T_25_18.lc_trk_g0_6
 (26 3)  (1332 291)  (1332 291)  routing T_25_18.lc_trk_g1_6 <X> T_25_18.input0_1
 (27 3)  (1333 291)  (1333 291)  routing T_25_18.lc_trk_g1_6 <X> T_25_18.input0_1
 (29 3)  (1335 291)  (1335 291)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g1_6 input0_1
 (0 4)  (1306 292)  (1306 292)  routing T_25_18.lc_trk_g2_2 <X> T_25_18.wire_bram/ram/WCLKE
 (1 4)  (1307 292)  (1307 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_bram/ram/WCLKE
 (17 4)  (1323 292)  (1323 292)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (22 4)  (1328 292)  (1328 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (1 5)  (1307 293)  (1307 293)  routing T_25_18.lc_trk_g2_2 <X> T_25_18.wire_bram/ram/WCLKE
 (18 5)  (1324 293)  (1324 293)  routing T_25_18.sp4_r_v_b_25 <X> T_25_18.lc_trk_g1_1
 (21 5)  (1327 293)  (1327 293)  routing T_25_18.sp4_r_v_b_27 <X> T_25_18.lc_trk_g1_3
 (22 5)  (1328 293)  (1328 293)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (1331 293)  (1331 293)  routing T_25_18.sp4_r_v_b_26 <X> T_25_18.lc_trk_g1_2
 (27 5)  (1333 293)  (1333 293)  routing T_25_18.lc_trk_g1_1 <X> T_25_18.input0_2
 (29 5)  (1335 293)  (1335 293)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g1_1 input0_2
 (12 6)  (1318 294)  (1318 294)  routing T_25_18.sp4_v_t_40 <X> T_25_18.sp4_h_l_40
 (14 6)  (1320 294)  (1320 294)  routing T_25_18.sp4_h_r_20 <X> T_25_18.lc_trk_g1_4
 (25 6)  (1331 294)  (1331 294)  routing T_25_18.sp4_v_b_6 <X> T_25_18.lc_trk_g1_6
 (26 6)  (1332 294)  (1332 294)  routing T_25_18.lc_trk_g2_5 <X> T_25_18.input0_3
 (9 7)  (1315 295)  (1315 295)  routing T_25_18.sp4_v_b_8 <X> T_25_18.sp4_v_t_41
 (10 7)  (1316 295)  (1316 295)  routing T_25_18.sp4_v_b_8 <X> T_25_18.sp4_v_t_41
 (11 7)  (1317 295)  (1317 295)  routing T_25_18.sp4_v_t_40 <X> T_25_18.sp4_h_l_40
 (14 7)  (1320 295)  (1320 295)  routing T_25_18.sp4_h_r_20 <X> T_25_18.lc_trk_g1_4
 (15 7)  (1321 295)  (1321 295)  routing T_25_18.sp4_h_r_20 <X> T_25_18.lc_trk_g1_4
 (16 7)  (1322 295)  (1322 295)  routing T_25_18.sp4_h_r_20 <X> T_25_18.lc_trk_g1_4
 (17 7)  (1323 295)  (1323 295)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_20 lc_trk_g1_4
 (22 7)  (1328 295)  (1328 295)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_6 lc_trk_g1_6
 (23 7)  (1329 295)  (1329 295)  routing T_25_18.sp4_v_b_6 <X> T_25_18.lc_trk_g1_6
 (28 7)  (1334 295)  (1334 295)  routing T_25_18.lc_trk_g2_5 <X> T_25_18.input0_3
 (29 7)  (1335 295)  (1335 295)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g2_5 input0_3
 (17 8)  (1323 296)  (1323 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (26 8)  (1332 296)  (1332 296)  routing T_25_18.lc_trk_g0_4 <X> T_25_18.input0_4
 (27 8)  (1333 296)  (1333 296)  routing T_25_18.lc_trk_g1_4 <X> T_25_18.wire_bram/ram/WDATA_3
 (29 8)  (1335 296)  (1335 296)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_4 wire_bram/ram/WDATA_3
 (30 8)  (1336 296)  (1336 296)  routing T_25_18.lc_trk_g1_4 <X> T_25_18.wire_bram/ram/WDATA_3
 (22 9)  (1328 297)  (1328 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_31 lc_trk_g2_2
 (23 9)  (1329 297)  (1329 297)  routing T_25_18.sp4_v_t_31 <X> T_25_18.lc_trk_g2_2
 (24 9)  (1330 297)  (1330 297)  routing T_25_18.sp4_v_t_31 <X> T_25_18.lc_trk_g2_2
 (29 9)  (1335 297)  (1335 297)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g0_4 input0_4
 (37 9)  (1343 297)  (1343 297)  Enable bit of Mux _out_links/OutMux7_4 => wire_bram/ram/RDATA_3 sp4_h_l_13
 (4 10)  (1310 298)  (1310 298)  routing T_25_18.sp4_v_b_6 <X> T_25_18.sp4_v_t_43
 (15 10)  (1321 298)  (1321 298)  routing T_25_18.sp4_h_r_45 <X> T_25_18.lc_trk_g2_5
 (16 10)  (1322 298)  (1322 298)  routing T_25_18.sp4_h_r_45 <X> T_25_18.lc_trk_g2_5
 (17 10)  (1323 298)  (1323 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (1324 298)  (1324 298)  routing T_25_18.sp4_h_r_45 <X> T_25_18.lc_trk_g2_5
 (35 10)  (1341 298)  (1341 298)  routing T_25_18.lc_trk_g0_5 <X> T_25_18.input2_5
 (8 11)  (1314 299)  (1314 299)  routing T_25_18.sp4_v_b_4 <X> T_25_18.sp4_v_t_42
 (10 11)  (1316 299)  (1316 299)  routing T_25_18.sp4_v_b_4 <X> T_25_18.sp4_v_t_42
 (18 11)  (1324 299)  (1324 299)  routing T_25_18.sp4_h_r_45 <X> T_25_18.lc_trk_g2_5
 (28 11)  (1334 299)  (1334 299)  routing T_25_18.lc_trk_g2_1 <X> T_25_18.input0_5
 (29 11)  (1335 299)  (1335 299)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g2_1 input0_5
 (32 11)  (1338 299)  (1338 299)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g0_5 input2_5
 (26 12)  (1332 300)  (1332 300)  routing T_25_18.lc_trk_g0_6 <X> T_25_18.input0_6
 (26 13)  (1332 301)  (1332 301)  routing T_25_18.lc_trk_g0_6 <X> T_25_18.input0_6
 (29 13)  (1335 301)  (1335 301)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g0_6 input0_6
 (32 13)  (1338 301)  (1338 301)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g1_3 input2_6
 (34 13)  (1340 301)  (1340 301)  routing T_25_18.lc_trk_g1_3 <X> T_25_18.input2_6
 (35 13)  (1341 301)  (1341 301)  routing T_25_18.lc_trk_g1_3 <X> T_25_18.input2_6
 (0 14)  (1306 302)  (1306 302)  routing T_25_18.lc_trk_g3_5 <X> T_25_18.wire_bram/ram/WE
 (1 14)  (1307 302)  (1307 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (16 14)  (1322 302)  (1322 302)  routing T_25_18.sp4_v_b_37 <X> T_25_18.lc_trk_g3_5
 (17 14)  (1323 302)  (1323 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (1324 302)  (1324 302)  routing T_25_18.sp4_v_b_37 <X> T_25_18.lc_trk_g3_5
 (0 15)  (1306 303)  (1306 303)  routing T_25_18.lc_trk_g3_5 <X> T_25_18.wire_bram/ram/WE
 (1 15)  (1307 303)  (1307 303)  routing T_25_18.lc_trk_g3_5 <X> T_25_18.wire_bram/ram/WE
 (18 15)  (1324 303)  (1324 303)  routing T_25_18.sp4_v_b_37 <X> T_25_18.lc_trk_g3_5
 (26 15)  (1332 303)  (1332 303)  routing T_25_18.lc_trk_g1_2 <X> T_25_18.input0_7
 (27 15)  (1333 303)  (1333 303)  routing T_25_18.lc_trk_g1_2 <X> T_25_18.input0_7
 (29 15)  (1335 303)  (1335 303)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g1_2 input0_7
 (32 15)  (1338 303)  (1338 303)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g0_1 input2_7


LogicTile_26_18

 (25 0)  (1373 288)  (1373 288)  routing T_26_18.wire_logic_cluster/lc_2/out <X> T_26_18.lc_trk_g0_2
 (28 0)  (1376 288)  (1376 288)  routing T_26_18.lc_trk_g2_7 <X> T_26_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (1377 288)  (1377 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (1378 288)  (1378 288)  routing T_26_18.lc_trk_g2_7 <X> T_26_18.wire_logic_cluster/lc_0/in_1
 (31 0)  (1379 288)  (1379 288)  routing T_26_18.lc_trk_g2_5 <X> T_26_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (1380 288)  (1380 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (1381 288)  (1381 288)  routing T_26_18.lc_trk_g2_5 <X> T_26_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (1384 288)  (1384 288)  LC_0 Logic Functioning bit
 (38 0)  (1386 288)  (1386 288)  LC_0 Logic Functioning bit
 (43 0)  (1391 288)  (1391 288)  LC_0 Logic Functioning bit
 (45 0)  (1393 288)  (1393 288)  LC_0 Logic Functioning bit
 (22 1)  (1370 289)  (1370 289)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (1374 289)  (1374 289)  routing T_26_18.lc_trk_g2_2 <X> T_26_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (1376 289)  (1376 289)  routing T_26_18.lc_trk_g2_2 <X> T_26_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (1377 289)  (1377 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (1378 289)  (1378 289)  routing T_26_18.lc_trk_g2_7 <X> T_26_18.wire_logic_cluster/lc_0/in_1
 (32 1)  (1380 289)  (1380 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (1381 289)  (1381 289)  routing T_26_18.lc_trk_g3_3 <X> T_26_18.input_2_0
 (34 1)  (1382 289)  (1382 289)  routing T_26_18.lc_trk_g3_3 <X> T_26_18.input_2_0
 (35 1)  (1383 289)  (1383 289)  routing T_26_18.lc_trk_g3_3 <X> T_26_18.input_2_0
 (37 1)  (1385 289)  (1385 289)  LC_0 Logic Functioning bit
 (38 1)  (1386 289)  (1386 289)  LC_0 Logic Functioning bit
 (39 1)  (1387 289)  (1387 289)  LC_0 Logic Functioning bit
 (40 1)  (1388 289)  (1388 289)  LC_0 Logic Functioning bit
 (42 1)  (1390 289)  (1390 289)  LC_0 Logic Functioning bit
 (46 1)  (1394 289)  (1394 289)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (0 2)  (1348 290)  (1348 290)  routing T_26_18.glb_netwk_6 <X> T_26_18.wire_logic_cluster/lc_7/clk
 (1 2)  (1349 290)  (1349 290)  routing T_26_18.glb_netwk_6 <X> T_26_18.wire_logic_cluster/lc_7/clk
 (2 2)  (1350 290)  (1350 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (1352 290)  (1352 290)  routing T_26_18.sp4_h_r_6 <X> T_26_18.sp4_v_t_37
 (6 2)  (1354 290)  (1354 290)  routing T_26_18.sp4_h_r_6 <X> T_26_18.sp4_v_t_37
 (26 2)  (1374 290)  (1374 290)  routing T_26_18.lc_trk_g2_7 <X> T_26_18.wire_logic_cluster/lc_1/in_0
 (27 2)  (1375 290)  (1375 290)  routing T_26_18.lc_trk_g1_1 <X> T_26_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (1377 290)  (1377 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (1379 290)  (1379 290)  routing T_26_18.lc_trk_g3_7 <X> T_26_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (1380 290)  (1380 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (1381 290)  (1381 290)  routing T_26_18.lc_trk_g3_7 <X> T_26_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (1382 290)  (1382 290)  routing T_26_18.lc_trk_g3_7 <X> T_26_18.wire_logic_cluster/lc_1/in_3
 (35 2)  (1383 290)  (1383 290)  routing T_26_18.lc_trk_g2_5 <X> T_26_18.input_2_1
 (36 2)  (1384 290)  (1384 290)  LC_1 Logic Functioning bit
 (41 2)  (1389 290)  (1389 290)  LC_1 Logic Functioning bit
 (43 2)  (1391 290)  (1391 290)  LC_1 Logic Functioning bit
 (45 2)  (1393 290)  (1393 290)  LC_1 Logic Functioning bit
 (47 2)  (1395 290)  (1395 290)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (5 3)  (1353 291)  (1353 291)  routing T_26_18.sp4_h_r_6 <X> T_26_18.sp4_v_t_37
 (26 3)  (1374 291)  (1374 291)  routing T_26_18.lc_trk_g2_7 <X> T_26_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (1376 291)  (1376 291)  routing T_26_18.lc_trk_g2_7 <X> T_26_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (1377 291)  (1377 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (1379 291)  (1379 291)  routing T_26_18.lc_trk_g3_7 <X> T_26_18.wire_logic_cluster/lc_1/in_3
 (32 3)  (1380 291)  (1380 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (1381 291)  (1381 291)  routing T_26_18.lc_trk_g2_5 <X> T_26_18.input_2_1
 (36 3)  (1384 291)  (1384 291)  LC_1 Logic Functioning bit
 (37 3)  (1385 291)  (1385 291)  LC_1 Logic Functioning bit
 (38 3)  (1386 291)  (1386 291)  LC_1 Logic Functioning bit
 (41 3)  (1389 291)  (1389 291)  LC_1 Logic Functioning bit
 (43 3)  (1391 291)  (1391 291)  LC_1 Logic Functioning bit
 (17 4)  (1365 292)  (1365 292)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (1366 292)  (1366 292)  routing T_26_18.wire_logic_cluster/lc_1/out <X> T_26_18.lc_trk_g1_1
 (28 4)  (1376 292)  (1376 292)  routing T_26_18.lc_trk_g2_7 <X> T_26_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (1377 292)  (1377 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (1378 292)  (1378 292)  routing T_26_18.lc_trk_g2_7 <X> T_26_18.wire_logic_cluster/lc_2/in_1
 (32 4)  (1380 292)  (1380 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (1381 292)  (1381 292)  routing T_26_18.lc_trk_g3_0 <X> T_26_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (1382 292)  (1382 292)  routing T_26_18.lc_trk_g3_0 <X> T_26_18.wire_logic_cluster/lc_2/in_3
 (37 4)  (1385 292)  (1385 292)  LC_2 Logic Functioning bit
 (38 4)  (1386 292)  (1386 292)  LC_2 Logic Functioning bit
 (42 4)  (1390 292)  (1390 292)  LC_2 Logic Functioning bit
 (45 4)  (1393 292)  (1393 292)  LC_2 Logic Functioning bit
 (27 5)  (1375 293)  (1375 293)  routing T_26_18.lc_trk_g3_1 <X> T_26_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (1376 293)  (1376 293)  routing T_26_18.lc_trk_g3_1 <X> T_26_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (1377 293)  (1377 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (1378 293)  (1378 293)  routing T_26_18.lc_trk_g2_7 <X> T_26_18.wire_logic_cluster/lc_2/in_1
 (32 5)  (1380 293)  (1380 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (1383 293)  (1383 293)  routing T_26_18.lc_trk_g0_2 <X> T_26_18.input_2_2
 (36 5)  (1384 293)  (1384 293)  LC_2 Logic Functioning bit
 (39 5)  (1387 293)  (1387 293)  LC_2 Logic Functioning bit
 (40 5)  (1388 293)  (1388 293)  LC_2 Logic Functioning bit
 (51 5)  (1399 293)  (1399 293)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (28 6)  (1376 294)  (1376 294)  routing T_26_18.lc_trk_g2_0 <X> T_26_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (1377 294)  (1377 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (1379 294)  (1379 294)  routing T_26_18.lc_trk_g2_6 <X> T_26_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (1380 294)  (1380 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (1381 294)  (1381 294)  routing T_26_18.lc_trk_g2_6 <X> T_26_18.wire_logic_cluster/lc_3/in_3
 (35 6)  (1383 294)  (1383 294)  routing T_26_18.lc_trk_g2_7 <X> T_26_18.input_2_3
 (36 6)  (1384 294)  (1384 294)  LC_3 Logic Functioning bit
 (38 6)  (1386 294)  (1386 294)  LC_3 Logic Functioning bit
 (39 6)  (1387 294)  (1387 294)  LC_3 Logic Functioning bit
 (45 6)  (1393 294)  (1393 294)  LC_3 Logic Functioning bit
 (47 6)  (1395 294)  (1395 294)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (3 7)  (1351 295)  (1351 295)  routing T_26_18.sp12_h_l_23 <X> T_26_18.sp12_v_t_23
 (9 7)  (1357 295)  (1357 295)  routing T_26_18.sp4_v_b_8 <X> T_26_18.sp4_v_t_41
 (10 7)  (1358 295)  (1358 295)  routing T_26_18.sp4_v_b_8 <X> T_26_18.sp4_v_t_41
 (27 7)  (1375 295)  (1375 295)  routing T_26_18.lc_trk_g3_0 <X> T_26_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (1376 295)  (1376 295)  routing T_26_18.lc_trk_g3_0 <X> T_26_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (1377 295)  (1377 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (1379 295)  (1379 295)  routing T_26_18.lc_trk_g2_6 <X> T_26_18.wire_logic_cluster/lc_3/in_3
 (32 7)  (1380 295)  (1380 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (1381 295)  (1381 295)  routing T_26_18.lc_trk_g2_7 <X> T_26_18.input_2_3
 (35 7)  (1383 295)  (1383 295)  routing T_26_18.lc_trk_g2_7 <X> T_26_18.input_2_3
 (36 7)  (1384 295)  (1384 295)  LC_3 Logic Functioning bit
 (37 7)  (1385 295)  (1385 295)  LC_3 Logic Functioning bit
 (38 7)  (1386 295)  (1386 295)  LC_3 Logic Functioning bit
 (39 7)  (1387 295)  (1387 295)  LC_3 Logic Functioning bit
 (43 7)  (1391 295)  (1391 295)  LC_3 Logic Functioning bit
 (46 7)  (1394 295)  (1394 295)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (16 9)  (1364 297)  (1364 297)  routing T_26_18.sp12_v_b_8 <X> T_26_18.lc_trk_g2_0
 (17 9)  (1365 297)  (1365 297)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (22 9)  (1370 297)  (1370 297)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_b_18 lc_trk_g2_2
 (23 9)  (1371 297)  (1371 297)  routing T_26_18.sp12_v_b_18 <X> T_26_18.lc_trk_g2_2
 (25 9)  (1373 297)  (1373 297)  routing T_26_18.sp12_v_b_18 <X> T_26_18.lc_trk_g2_2
 (4 10)  (1352 298)  (1352 298)  routing T_26_18.sp4_h_r_0 <X> T_26_18.sp4_v_t_43
 (6 10)  (1354 298)  (1354 298)  routing T_26_18.sp4_h_r_0 <X> T_26_18.sp4_v_t_43
 (12 10)  (1360 298)  (1360 298)  routing T_26_18.sp4_v_b_8 <X> T_26_18.sp4_h_l_45
 (13 10)  (1361 298)  (1361 298)  routing T_26_18.sp4_v_b_8 <X> T_26_18.sp4_v_t_45
 (17 10)  (1365 298)  (1365 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (21 10)  (1369 298)  (1369 298)  routing T_26_18.sp4_h_r_39 <X> T_26_18.lc_trk_g2_7
 (22 10)  (1370 298)  (1370 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (1371 298)  (1371 298)  routing T_26_18.sp4_h_r_39 <X> T_26_18.lc_trk_g2_7
 (24 10)  (1372 298)  (1372 298)  routing T_26_18.sp4_h_r_39 <X> T_26_18.lc_trk_g2_7
 (26 10)  (1374 298)  (1374 298)  routing T_26_18.lc_trk_g2_7 <X> T_26_18.wire_logic_cluster/lc_5/in_0
 (27 10)  (1375 298)  (1375 298)  routing T_26_18.lc_trk_g3_5 <X> T_26_18.wire_logic_cluster/lc_5/in_1
 (28 10)  (1376 298)  (1376 298)  routing T_26_18.lc_trk_g3_5 <X> T_26_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (1377 298)  (1377 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1378 298)  (1378 298)  routing T_26_18.lc_trk_g3_5 <X> T_26_18.wire_logic_cluster/lc_5/in_1
 (31 10)  (1379 298)  (1379 298)  routing T_26_18.lc_trk_g3_7 <X> T_26_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (1380 298)  (1380 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (1381 298)  (1381 298)  routing T_26_18.lc_trk_g3_7 <X> T_26_18.wire_logic_cluster/lc_5/in_3
 (34 10)  (1382 298)  (1382 298)  routing T_26_18.lc_trk_g3_7 <X> T_26_18.wire_logic_cluster/lc_5/in_3
 (35 10)  (1383 298)  (1383 298)  routing T_26_18.lc_trk_g3_6 <X> T_26_18.input_2_5
 (36 10)  (1384 298)  (1384 298)  LC_5 Logic Functioning bit
 (41 10)  (1389 298)  (1389 298)  LC_5 Logic Functioning bit
 (43 10)  (1391 298)  (1391 298)  LC_5 Logic Functioning bit
 (45 10)  (1393 298)  (1393 298)  LC_5 Logic Functioning bit
 (5 11)  (1353 299)  (1353 299)  routing T_26_18.sp4_h_r_0 <X> T_26_18.sp4_v_t_43
 (14 11)  (1362 299)  (1362 299)  routing T_26_18.sp12_v_b_20 <X> T_26_18.lc_trk_g2_4
 (16 11)  (1364 299)  (1364 299)  routing T_26_18.sp12_v_b_20 <X> T_26_18.lc_trk_g2_4
 (17 11)  (1365 299)  (1365 299)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (22 11)  (1370 299)  (1370 299)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_t_21 lc_trk_g2_6
 (23 11)  (1371 299)  (1371 299)  routing T_26_18.sp12_v_t_21 <X> T_26_18.lc_trk_g2_6
 (25 11)  (1373 299)  (1373 299)  routing T_26_18.sp12_v_t_21 <X> T_26_18.lc_trk_g2_6
 (26 11)  (1374 299)  (1374 299)  routing T_26_18.lc_trk_g2_7 <X> T_26_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (1376 299)  (1376 299)  routing T_26_18.lc_trk_g2_7 <X> T_26_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (1377 299)  (1377 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (1379 299)  (1379 299)  routing T_26_18.lc_trk_g3_7 <X> T_26_18.wire_logic_cluster/lc_5/in_3
 (32 11)  (1380 299)  (1380 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (1381 299)  (1381 299)  routing T_26_18.lc_trk_g3_6 <X> T_26_18.input_2_5
 (34 11)  (1382 299)  (1382 299)  routing T_26_18.lc_trk_g3_6 <X> T_26_18.input_2_5
 (35 11)  (1383 299)  (1383 299)  routing T_26_18.lc_trk_g3_6 <X> T_26_18.input_2_5
 (36 11)  (1384 299)  (1384 299)  LC_5 Logic Functioning bit
 (37 11)  (1385 299)  (1385 299)  LC_5 Logic Functioning bit
 (38 11)  (1386 299)  (1386 299)  LC_5 Logic Functioning bit
 (41 11)  (1389 299)  (1389 299)  LC_5 Logic Functioning bit
 (43 11)  (1391 299)  (1391 299)  LC_5 Logic Functioning bit
 (47 11)  (1395 299)  (1395 299)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (13 12)  (1361 300)  (1361 300)  routing T_26_18.sp4_v_t_46 <X> T_26_18.sp4_v_b_11
 (15 12)  (1363 300)  (1363 300)  routing T_26_18.sp4_v_t_28 <X> T_26_18.lc_trk_g3_1
 (16 12)  (1364 300)  (1364 300)  routing T_26_18.sp4_v_t_28 <X> T_26_18.lc_trk_g3_1
 (17 12)  (1365 300)  (1365 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (21 12)  (1369 300)  (1369 300)  routing T_26_18.sp4_h_r_35 <X> T_26_18.lc_trk_g3_3
 (22 12)  (1370 300)  (1370 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (1371 300)  (1371 300)  routing T_26_18.sp4_h_r_35 <X> T_26_18.lc_trk_g3_3
 (24 12)  (1372 300)  (1372 300)  routing T_26_18.sp4_h_r_35 <X> T_26_18.lc_trk_g3_3
 (26 12)  (1374 300)  (1374 300)  routing T_26_18.lc_trk_g2_4 <X> T_26_18.wire_logic_cluster/lc_6/in_0
 (28 12)  (1376 300)  (1376 300)  routing T_26_18.lc_trk_g2_7 <X> T_26_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (1377 300)  (1377 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (1378 300)  (1378 300)  routing T_26_18.lc_trk_g2_7 <X> T_26_18.wire_logic_cluster/lc_6/in_1
 (31 12)  (1379 300)  (1379 300)  routing T_26_18.lc_trk_g3_6 <X> T_26_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (1380 300)  (1380 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (1381 300)  (1381 300)  routing T_26_18.lc_trk_g3_6 <X> T_26_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (1382 300)  (1382 300)  routing T_26_18.lc_trk_g3_6 <X> T_26_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (1384 300)  (1384 300)  LC_6 Logic Functioning bit
 (38 12)  (1386 300)  (1386 300)  LC_6 Logic Functioning bit
 (43 12)  (1391 300)  (1391 300)  LC_6 Logic Functioning bit
 (45 12)  (1393 300)  (1393 300)  LC_6 Logic Functioning bit
 (52 12)  (1400 300)  (1400 300)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (13 13)  (1361 301)  (1361 301)  routing T_26_18.sp4_v_t_43 <X> T_26_18.sp4_h_r_11
 (14 13)  (1362 301)  (1362 301)  routing T_26_18.sp4_h_r_24 <X> T_26_18.lc_trk_g3_0
 (15 13)  (1363 301)  (1363 301)  routing T_26_18.sp4_h_r_24 <X> T_26_18.lc_trk_g3_0
 (16 13)  (1364 301)  (1364 301)  routing T_26_18.sp4_h_r_24 <X> T_26_18.lc_trk_g3_0
 (17 13)  (1365 301)  (1365 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (28 13)  (1376 301)  (1376 301)  routing T_26_18.lc_trk_g2_4 <X> T_26_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (1377 301)  (1377 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (1378 301)  (1378 301)  routing T_26_18.lc_trk_g2_7 <X> T_26_18.wire_logic_cluster/lc_6/in_1
 (31 13)  (1379 301)  (1379 301)  routing T_26_18.lc_trk_g3_6 <X> T_26_18.wire_logic_cluster/lc_6/in_3
 (32 13)  (1380 301)  (1380 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (1381 301)  (1381 301)  routing T_26_18.lc_trk_g3_3 <X> T_26_18.input_2_6
 (34 13)  (1382 301)  (1382 301)  routing T_26_18.lc_trk_g3_3 <X> T_26_18.input_2_6
 (35 13)  (1383 301)  (1383 301)  routing T_26_18.lc_trk_g3_3 <X> T_26_18.input_2_6
 (37 13)  (1385 301)  (1385 301)  LC_6 Logic Functioning bit
 (38 13)  (1386 301)  (1386 301)  LC_6 Logic Functioning bit
 (39 13)  (1387 301)  (1387 301)  LC_6 Logic Functioning bit
 (40 13)  (1388 301)  (1388 301)  LC_6 Logic Functioning bit
 (42 13)  (1390 301)  (1390 301)  LC_6 Logic Functioning bit
 (51 13)  (1399 301)  (1399 301)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (1 14)  (1349 302)  (1349 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (4 14)  (1352 302)  (1352 302)  routing T_26_18.sp4_v_b_9 <X> T_26_18.sp4_v_t_44
 (17 14)  (1365 302)  (1365 302)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (1366 302)  (1366 302)  routing T_26_18.wire_logic_cluster/lc_5/out <X> T_26_18.lc_trk_g3_5
 (22 14)  (1370 302)  (1370 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (0 15)  (1348 303)  (1348 303)  routing T_26_18.glb_netwk_2 <X> T_26_18.wire_logic_cluster/lc_7/s_r
 (22 15)  (1370 303)  (1370 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_28_18

 (19 6)  (1475 294)  (1475 294)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_30_18

 (8 8)  (1572 296)  (1572 296)  routing T_30_18.sp4_h_l_46 <X> T_30_18.sp4_h_r_7
 (10 8)  (1574 296)  (1574 296)  routing T_30_18.sp4_h_l_46 <X> T_30_18.sp4_h_r_7


LogicTile_31_18

 (3 9)  (1621 297)  (1621 297)  routing T_31_18.sp12_h_l_22 <X> T_31_18.sp12_v_b_1


IO_Tile_33_18

 (12 2)  (1738 290)  (1738 290)  routing T_33_18.span4_horz_31 <X> T_33_18.span4_vert_t_13
 (14 13)  (1740 301)  (1740 301)  routing T_33_18.span4_vert_t_15 <X> T_33_18.span4_vert_b_3


IO_Tile_0_17

 (16 0)  (1 272)  (1 272)  IOB_0 IO Functioning bit
 (17 3)  (0 275)  (0 275)  IOB_0 IO Functioning bit
 (4 4)  (13 276)  (13 276)  routing T_0_17.span4_vert_b_12 <X> T_0_17.lc_trk_g0_4
 (13 4)  (4 276)  (4 276)  routing T_0_17.lc_trk_g0_4 <X> T_0_17.wire_io_cluster/io_0/D_OUT_0
 (15 4)  (2 276)  (2 276)  Enable bit of Mux _fablink/Mux => lc_trk_g1_0 wire_gbuf/in
 (16 4)  (1 276)  (1 276)  IOB_0 IO Functioning bit
 (5 5)  (12 277)  (12 277)  routing T_0_17.span4_vert_b_12 <X> T_0_17.lc_trk_g0_4
 (7 5)  (10 277)  (10 277)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_12 lc_trk_g0_4
 (13 5)  (4 277)  (4 277)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (14 5)  (3 277)  (3 277)  routing T_0_17.lc_trk_g1_0 <X> T_0_17.wire_gbuf/in
 (2 6)  (15 278)  (15 278)  IO control bit: GIOLEFT0_REN_0

 (4 8)  (13 280)  (13 280)  routing T_0_17.logic_op_rgt_0 <X> T_0_17.lc_trk_g1_0
 (4 9)  (13 281)  (13 281)  routing T_0_17.logic_op_rgt_0 <X> T_0_17.lc_trk_g1_0
 (7 9)  (10 281)  (10 281)  Enable bit of Mux _local_links/g1_mux_0 => logic_op_rgt_0 lc_trk_g1_0


LogicTile_1_17

 (28 0)  (46 272)  (46 272)  routing T_1_17.lc_trk_g2_5 <X> T_1_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 272)  (47 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (48 272)  (48 272)  routing T_1_17.lc_trk_g2_5 <X> T_1_17.wire_logic_cluster/lc_0/in_1
 (31 0)  (49 272)  (49 272)  routing T_1_17.lc_trk_g0_7 <X> T_1_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (50 272)  (50 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (54 272)  (54 272)  LC_0 Logic Functioning bit
 (37 0)  (55 272)  (55 272)  LC_0 Logic Functioning bit
 (38 0)  (56 272)  (56 272)  LC_0 Logic Functioning bit
 (39 0)  (57 272)  (57 272)  LC_0 Logic Functioning bit
 (41 0)  (59 272)  (59 272)  LC_0 Logic Functioning bit
 (43 0)  (61 272)  (61 272)  LC_0 Logic Functioning bit
 (31 1)  (49 273)  (49 273)  routing T_1_17.lc_trk_g0_7 <X> T_1_17.wire_logic_cluster/lc_0/in_3
 (36 1)  (54 273)  (54 273)  LC_0 Logic Functioning bit
 (37 1)  (55 273)  (55 273)  LC_0 Logic Functioning bit
 (38 1)  (56 273)  (56 273)  LC_0 Logic Functioning bit
 (39 1)  (57 273)  (57 273)  LC_0 Logic Functioning bit
 (41 1)  (59 273)  (59 273)  LC_0 Logic Functioning bit
 (43 1)  (61 273)  (61 273)  LC_0 Logic Functioning bit
 (22 2)  (40 274)  (40 274)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (16 10)  (34 282)  (34 282)  routing T_1_17.sp12_v_b_21 <X> T_1_17.lc_trk_g2_5
 (17 10)  (35 282)  (35 282)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_21 lc_trk_g2_5
 (18 11)  (36 283)  (36 283)  routing T_1_17.sp12_v_b_21 <X> T_1_17.lc_trk_g2_5
 (1 12)  (19 284)  (19 284)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_0 glb2local_3


LogicTile_4_17

 (36 0)  (216 272)  (216 272)  LC_0 Logic Functioning bit
 (37 0)  (217 272)  (217 272)  LC_0 Logic Functioning bit
 (38 0)  (218 272)  (218 272)  LC_0 Logic Functioning bit
 (39 0)  (219 272)  (219 272)  LC_0 Logic Functioning bit
 (40 0)  (220 272)  (220 272)  LC_0 Logic Functioning bit
 (41 0)  (221 272)  (221 272)  LC_0 Logic Functioning bit
 (42 0)  (222 272)  (222 272)  LC_0 Logic Functioning bit
 (43 0)  (223 272)  (223 272)  LC_0 Logic Functioning bit
 (48 0)  (228 272)  (228 272)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (52 0)  (232 272)  (232 272)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (36 1)  (216 273)  (216 273)  LC_0 Logic Functioning bit
 (37 1)  (217 273)  (217 273)  LC_0 Logic Functioning bit
 (38 1)  (218 273)  (218 273)  LC_0 Logic Functioning bit
 (39 1)  (219 273)  (219 273)  LC_0 Logic Functioning bit
 (40 1)  (220 273)  (220 273)  LC_0 Logic Functioning bit
 (41 1)  (221 273)  (221 273)  LC_0 Logic Functioning bit
 (42 1)  (222 273)  (222 273)  LC_0 Logic Functioning bit
 (43 1)  (223 273)  (223 273)  LC_0 Logic Functioning bit
 (51 1)  (231 273)  (231 273)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (11 6)  (191 278)  (191 278)  routing T_4_17.sp4_h_r_11 <X> T_4_17.sp4_v_t_40
 (13 6)  (193 278)  (193 278)  routing T_4_17.sp4_h_r_11 <X> T_4_17.sp4_v_t_40
 (12 7)  (192 279)  (192 279)  routing T_4_17.sp4_h_r_11 <X> T_4_17.sp4_v_t_40
 (8 15)  (188 287)  (188 287)  routing T_4_17.sp4_h_r_4 <X> T_4_17.sp4_v_t_47
 (9 15)  (189 287)  (189 287)  routing T_4_17.sp4_h_r_4 <X> T_4_17.sp4_v_t_47
 (10 15)  (190 287)  (190 287)  routing T_4_17.sp4_h_r_4 <X> T_4_17.sp4_v_t_47


LogicTile_6_17

 (16 0)  (304 272)  (304 272)  routing T_6_17.sp12_h_r_9 <X> T_6_17.lc_trk_g0_1
 (17 0)  (305 272)  (305 272)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_9 lc_trk_g0_1
 (22 6)  (310 278)  (310 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (21 7)  (309 279)  (309 279)  routing T_6_17.sp4_r_v_b_31 <X> T_6_17.lc_trk_g1_7
 (5 8)  (293 280)  (293 280)  routing T_6_17.sp4_v_t_43 <X> T_6_17.sp4_h_r_6
 (26 12)  (314 284)  (314 284)  routing T_6_17.lc_trk_g1_7 <X> T_6_17.wire_logic_cluster/lc_6/in_0
 (29 12)  (317 284)  (317 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (36 12)  (324 284)  (324 284)  LC_6 Logic Functioning bit
 (38 12)  (326 284)  (326 284)  LC_6 Logic Functioning bit
 (41 12)  (329 284)  (329 284)  LC_6 Logic Functioning bit
 (43 12)  (331 284)  (331 284)  LC_6 Logic Functioning bit
 (46 12)  (334 284)  (334 284)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (26 13)  (314 285)  (314 285)  routing T_6_17.lc_trk_g1_7 <X> T_6_17.wire_logic_cluster/lc_6/in_0
 (27 13)  (315 285)  (315 285)  routing T_6_17.lc_trk_g1_7 <X> T_6_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (317 285)  (317 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0


LogicTile_7_17

 (3 0)  (345 272)  (345 272)  routing T_7_17.sp12_v_t_23 <X> T_7_17.sp12_v_b_0
 (14 0)  (356 272)  (356 272)  routing T_7_17.sp4_h_r_8 <X> T_7_17.lc_trk_g0_0
 (15 1)  (357 273)  (357 273)  routing T_7_17.sp4_h_r_8 <X> T_7_17.lc_trk_g0_0
 (16 1)  (358 273)  (358 273)  routing T_7_17.sp4_h_r_8 <X> T_7_17.lc_trk_g0_0
 (17 1)  (359 273)  (359 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (11 2)  (353 274)  (353 274)  routing T_7_17.sp4_h_r_8 <X> T_7_17.sp4_v_t_39
 (13 2)  (355 274)  (355 274)  routing T_7_17.sp4_h_r_8 <X> T_7_17.sp4_v_t_39
 (12 3)  (354 275)  (354 275)  routing T_7_17.sp4_h_r_8 <X> T_7_17.sp4_v_t_39
 (3 4)  (345 276)  (345 276)  routing T_7_17.sp12_v_t_23 <X> T_7_17.sp12_h_r_0
 (22 11)  (364 283)  (364 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (367 283)  (367 283)  routing T_7_17.sp4_r_v_b_38 <X> T_7_17.lc_trk_g2_6
 (29 14)  (371 286)  (371 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (373 286)  (373 286)  routing T_7_17.lc_trk_g2_6 <X> T_7_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (374 286)  (374 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (375 286)  (375 286)  routing T_7_17.lc_trk_g2_6 <X> T_7_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (378 286)  (378 286)  LC_7 Logic Functioning bit
 (38 14)  (380 286)  (380 286)  LC_7 Logic Functioning bit
 (31 15)  (373 287)  (373 287)  routing T_7_17.lc_trk_g2_6 <X> T_7_17.wire_logic_cluster/lc_7/in_3
 (36 15)  (378 287)  (378 287)  LC_7 Logic Functioning bit
 (38 15)  (380 287)  (380 287)  LC_7 Logic Functioning bit


RAM_Tile_8_17

 (5 0)  (401 272)  (401 272)  routing T_8_17.sp4_v_t_37 <X> T_8_17.sp4_h_r_0
 (12 0)  (408 272)  (408 272)  routing T_8_17.sp4_v_t_39 <X> T_8_17.sp4_h_r_2
 (28 0)  (424 272)  (424 272)  routing T_8_17.lc_trk_g2_1 <X> T_8_17.wire_bram/ram/WDATA_15
 (29 0)  (425 272)  (425 272)  Enable bit of Mux _bram/lcb1_0 => lc_trk_g2_1 wire_bram/ram/WDATA_15
 (38 0)  (434 272)  (434 272)  Enable bit of Mux _out_links/OutMux2_0 => wire_bram/ram/RDATA_15 sp4_v_b_32
 (7 1)  (403 273)  (403 273)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (396 274)  (396 274)  routing T_8_17.glb_netwk_6 <X> T_8_17.wire_bram/ram/RCLK
 (1 2)  (397 274)  (397 274)  routing T_8_17.glb_netwk_6 <X> T_8_17.wire_bram/ram/RCLK
 (2 2)  (398 274)  (398 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (14 2)  (410 274)  (410 274)  routing T_8_17.sp4_h_l_1 <X> T_8_17.lc_trk_g0_4
 (29 2)  (425 274)  (425 274)  Enable bit of Mux _bram/lcb1_1 => lc_trk_g0_4 wire_bram/ram/WDATA_14
 (30 2)  (426 274)  (426 274)  routing T_8_17.lc_trk_g0_4 <X> T_8_17.wire_bram/ram/WDATA_14
 (39 2)  (435 274)  (435 274)  Enable bit of Mux _out_links/OutMux3_1 => wire_bram/ram/RDATA_14 sp12_v_t_1
 (15 3)  (411 275)  (411 275)  routing T_8_17.sp4_h_l_1 <X> T_8_17.lc_trk_g0_4
 (16 3)  (412 275)  (412 275)  routing T_8_17.sp4_h_l_1 <X> T_8_17.lc_trk_g0_4
 (17 3)  (413 275)  (413 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (3 4)  (399 276)  (399 276)  routing T_8_17.sp12_v_t_23 <X> T_8_17.sp12_h_r_0
 (5 4)  (401 276)  (401 276)  routing T_8_17.sp4_v_t_38 <X> T_8_17.sp4_h_r_3
 (22 4)  (418 276)  (418 276)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (419 276)  (419 276)  routing T_8_17.sp4_h_r_3 <X> T_8_17.lc_trk_g1_3
 (24 4)  (420 276)  (420 276)  routing T_8_17.sp4_h_r_3 <X> T_8_17.lc_trk_g1_3
 (27 4)  (423 276)  (423 276)  routing T_8_17.lc_trk_g3_6 <X> T_8_17.wire_bram/ram/WDATA_13
 (28 4)  (424 276)  (424 276)  routing T_8_17.lc_trk_g3_6 <X> T_8_17.wire_bram/ram/WDATA_13
 (29 4)  (425 276)  (425 276)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g3_6 wire_bram/ram/WDATA_13
 (30 4)  (426 276)  (426 276)  routing T_8_17.lc_trk_g3_6 <X> T_8_17.wire_bram/ram/WDATA_13
 (21 5)  (417 277)  (417 277)  routing T_8_17.sp4_h_r_3 <X> T_8_17.lc_trk_g1_3
 (30 5)  (426 277)  (426 277)  routing T_8_17.lc_trk_g3_6 <X> T_8_17.wire_bram/ram/WDATA_13
 (36 5)  (432 277)  (432 277)  Enable bit of Mux _out_links/OutMux6_2 => wire_bram/ram/RDATA_13 sp4_h_r_4
 (16 6)  (412 278)  (412 278)  routing T_8_17.sp4_v_b_5 <X> T_8_17.lc_trk_g1_5
 (17 6)  (413 278)  (413 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (414 278)  (414 278)  routing T_8_17.sp4_v_b_5 <X> T_8_17.lc_trk_g1_5
 (27 6)  (423 278)  (423 278)  routing T_8_17.lc_trk_g1_3 <X> T_8_17.wire_bram/ram/WDATA_12
 (29 6)  (425 278)  (425 278)  Enable bit of Mux _bram/lcb1_3 => lc_trk_g1_3 wire_bram/ram/WDATA_12
 (22 7)  (418 279)  (418 279)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (419 279)  (419 279)  routing T_8_17.sp4_h_r_6 <X> T_8_17.lc_trk_g1_6
 (24 7)  (420 279)  (420 279)  routing T_8_17.sp4_h_r_6 <X> T_8_17.lc_trk_g1_6
 (25 7)  (421 279)  (421 279)  routing T_8_17.sp4_h_r_6 <X> T_8_17.lc_trk_g1_6
 (30 7)  (426 279)  (426 279)  routing T_8_17.lc_trk_g1_3 <X> T_8_17.wire_bram/ram/WDATA_12
 (37 7)  (433 279)  (433 279)  Enable bit of Mux _out_links/OutMux7_3 => wire_bram/ram/RDATA_12 sp4_h_l_11
 (15 8)  (411 280)  (411 280)  routing T_8_17.rgt_op_1 <X> T_8_17.lc_trk_g2_1
 (17 8)  (413 280)  (413 280)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (414 280)  (414 280)  routing T_8_17.rgt_op_1 <X> T_8_17.lc_trk_g2_1
 (27 8)  (423 280)  (423 280)  routing T_8_17.lc_trk_g1_6 <X> T_8_17.wire_bram/ram/WDATA_11
 (29 8)  (425 280)  (425 280)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_6 wire_bram/ram/WDATA_11
 (30 8)  (426 280)  (426 280)  routing T_8_17.lc_trk_g1_6 <X> T_8_17.wire_bram/ram/WDATA_11
 (30 9)  (426 281)  (426 281)  routing T_8_17.lc_trk_g1_6 <X> T_8_17.wire_bram/ram/WDATA_11
 (37 9)  (433 281)  (433 281)  Enable bit of Mux _out_links/OutMux7_4 => wire_bram/ram/RDATA_11 sp4_h_r_24
 (11 10)  (407 282)  (407 282)  routing T_8_17.sp4_v_b_5 <X> T_8_17.sp4_v_t_45
 (14 10)  (410 282)  (410 282)  routing T_8_17.rgt_op_4 <X> T_8_17.lc_trk_g2_4
 (15 10)  (411 282)  (411 282)  routing T_8_17.rgt_op_5 <X> T_8_17.lc_trk_g2_5
 (17 10)  (413 282)  (413 282)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (414 282)  (414 282)  routing T_8_17.rgt_op_5 <X> T_8_17.lc_trk_g2_5
 (25 10)  (421 282)  (421 282)  routing T_8_17.rgt_op_6 <X> T_8_17.lc_trk_g2_6
 (28 10)  (424 282)  (424 282)  routing T_8_17.lc_trk_g2_6 <X> T_8_17.wire_bram/ram/WDATA_10
 (29 10)  (425 282)  (425 282)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g2_6 wire_bram/ram/WDATA_10
 (30 10)  (426 282)  (426 282)  routing T_8_17.lc_trk_g2_6 <X> T_8_17.wire_bram/ram/WDATA_10
 (41 10)  (437 282)  (437 282)  Enable bit of Mux _out_links/OutMuxb_5 => wire_bram/ram/RDATA_10 sp4_r_v_b_43
 (12 11)  (408 283)  (408 283)  routing T_8_17.sp4_v_b_5 <X> T_8_17.sp4_v_t_45
 (15 11)  (411 283)  (411 283)  routing T_8_17.rgt_op_4 <X> T_8_17.lc_trk_g2_4
 (17 11)  (413 283)  (413 283)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 11)  (418 283)  (418 283)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (420 283)  (420 283)  routing T_8_17.rgt_op_6 <X> T_8_17.lc_trk_g2_6
 (30 11)  (426 283)  (426 283)  routing T_8_17.lc_trk_g2_6 <X> T_8_17.wire_bram/ram/WDATA_10
 (10 12)  (406 284)  (406 284)  routing T_8_17.sp4_v_t_40 <X> T_8_17.sp4_h_r_10
 (28 12)  (424 284)  (424 284)  routing T_8_17.lc_trk_g2_5 <X> T_8_17.wire_bram/ram/WDATA_9
 (29 12)  (425 284)  (425 284)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g2_5 wire_bram/ram/WDATA_9
 (30 12)  (426 284)  (426 284)  routing T_8_17.lc_trk_g2_5 <X> T_8_17.wire_bram/ram/WDATA_9
 (37 12)  (433 284)  (433 284)  Enable bit of Mux _out_links/OutMux4_6 => wire_bram/ram/RDATA_9 sp12_h_l_3
 (1 14)  (397 286)  (397 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (28 14)  (424 286)  (424 286)  routing T_8_17.lc_trk_g2_4 <X> T_8_17.wire_bram/ram/WDATA_8
 (29 14)  (425 286)  (425 286)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g2_4 wire_bram/ram/WDATA_8
 (30 14)  (426 286)  (426 286)  routing T_8_17.lc_trk_g2_4 <X> T_8_17.wire_bram/ram/WDATA_8
 (38 14)  (434 286)  (434 286)  Enable bit of Mux _out_links/OutMux1_7 => wire_bram/ram/RDATA_8 sp4_v_t_19
 (0 15)  (396 287)  (396 287)  routing T_8_17.lc_trk_g1_5 <X> T_8_17.wire_bram/ram/RE
 (1 15)  (397 287)  (397 287)  routing T_8_17.lc_trk_g1_5 <X> T_8_17.wire_bram/ram/RE
 (11 15)  (407 287)  (407 287)  routing T_8_17.sp4_h_r_11 <X> T_8_17.sp4_h_l_46
 (22 15)  (418 287)  (418 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_l_19 lc_trk_g3_6
 (23 15)  (419 287)  (419 287)  routing T_8_17.sp4_h_l_19 <X> T_8_17.lc_trk_g3_6
 (24 15)  (420 287)  (420 287)  routing T_8_17.sp4_h_l_19 <X> T_8_17.lc_trk_g3_6
 (25 15)  (421 287)  (421 287)  routing T_8_17.sp4_h_l_19 <X> T_8_17.lc_trk_g3_6


LogicTile_9_17

 (14 0)  (452 272)  (452 272)  routing T_9_17.wire_logic_cluster/lc_0/out <X> T_9_17.lc_trk_g0_0
 (29 0)  (467 272)  (467 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (468 272)  (468 272)  routing T_9_17.lc_trk_g0_5 <X> T_9_17.wire_logic_cluster/lc_0/in_1
 (31 0)  (469 272)  (469 272)  routing T_9_17.lc_trk_g1_4 <X> T_9_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (470 272)  (470 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (472 272)  (472 272)  routing T_9_17.lc_trk_g1_4 <X> T_9_17.wire_logic_cluster/lc_0/in_3
 (41 0)  (479 272)  (479 272)  LC_0 Logic Functioning bit
 (43 0)  (481 272)  (481 272)  LC_0 Logic Functioning bit
 (45 0)  (483 272)  (483 272)  LC_0 Logic Functioning bit
 (53 0)  (491 272)  (491 272)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (17 1)  (455 273)  (455 273)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (460 273)  (460 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (463 273)  (463 273)  routing T_9_17.sp4_r_v_b_33 <X> T_9_17.lc_trk_g0_2
 (26 1)  (464 273)  (464 273)  routing T_9_17.lc_trk_g0_2 <X> T_9_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 273)  (467 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (46 1)  (484 273)  (484 273)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (47 1)  (485 273)  (485 273)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (48 1)  (486 273)  (486 273)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (51 1)  (489 273)  (489 273)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (438 274)  (438 274)  routing T_9_17.glb_netwk_6 <X> T_9_17.wire_logic_cluster/lc_7/clk
 (1 2)  (439 274)  (439 274)  routing T_9_17.glb_netwk_6 <X> T_9_17.wire_logic_cluster/lc_7/clk
 (2 2)  (440 274)  (440 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (455 274)  (455 274)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (456 274)  (456 274)  routing T_9_17.bnr_op_5 <X> T_9_17.lc_trk_g0_5
 (21 2)  (459 274)  (459 274)  routing T_9_17.sp4_h_l_2 <X> T_9_17.lc_trk_g0_7
 (22 2)  (460 274)  (460 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (461 274)  (461 274)  routing T_9_17.sp4_h_l_2 <X> T_9_17.lc_trk_g0_7
 (24 2)  (462 274)  (462 274)  routing T_9_17.sp4_h_l_2 <X> T_9_17.lc_trk_g0_7
 (27 2)  (465 274)  (465 274)  routing T_9_17.lc_trk_g3_5 <X> T_9_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (466 274)  (466 274)  routing T_9_17.lc_trk_g3_5 <X> T_9_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 274)  (467 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (468 274)  (468 274)  routing T_9_17.lc_trk_g3_5 <X> T_9_17.wire_logic_cluster/lc_1/in_1
 (32 2)  (470 274)  (470 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 274)  (471 274)  routing T_9_17.lc_trk_g2_0 <X> T_9_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (474 274)  (474 274)  LC_1 Logic Functioning bit
 (38 2)  (476 274)  (476 274)  LC_1 Logic Functioning bit
 (18 3)  (456 275)  (456 275)  routing T_9_17.bnr_op_5 <X> T_9_17.lc_trk_g0_5
 (36 3)  (474 275)  (474 275)  LC_1 Logic Functioning bit
 (38 3)  (476 275)  (476 275)  LC_1 Logic Functioning bit
 (21 4)  (459 276)  (459 276)  routing T_9_17.sp12_h_r_3 <X> T_9_17.lc_trk_g1_3
 (22 4)  (460 276)  (460 276)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (462 276)  (462 276)  routing T_9_17.sp12_h_r_3 <X> T_9_17.lc_trk_g1_3
 (32 4)  (470 276)  (470 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 276)  (471 276)  routing T_9_17.lc_trk_g3_0 <X> T_9_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (472 276)  (472 276)  routing T_9_17.lc_trk_g3_0 <X> T_9_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (474 276)  (474 276)  LC_2 Logic Functioning bit
 (38 4)  (476 276)  (476 276)  LC_2 Logic Functioning bit
 (21 5)  (459 277)  (459 277)  routing T_9_17.sp12_h_r_3 <X> T_9_17.lc_trk_g1_3
 (29 5)  (467 277)  (467 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (37 5)  (475 277)  (475 277)  LC_2 Logic Functioning bit
 (39 5)  (477 277)  (477 277)  LC_2 Logic Functioning bit
 (14 6)  (452 278)  (452 278)  routing T_9_17.sp4_h_l_9 <X> T_9_17.lc_trk_g1_4
 (29 6)  (467 278)  (467 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (469 278)  (469 278)  routing T_9_17.lc_trk_g2_6 <X> T_9_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (470 278)  (470 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (471 278)  (471 278)  routing T_9_17.lc_trk_g2_6 <X> T_9_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (474 278)  (474 278)  LC_3 Logic Functioning bit
 (38 6)  (476 278)  (476 278)  LC_3 Logic Functioning bit
 (14 7)  (452 279)  (452 279)  routing T_9_17.sp4_h_l_9 <X> T_9_17.lc_trk_g1_4
 (15 7)  (453 279)  (453 279)  routing T_9_17.sp4_h_l_9 <X> T_9_17.lc_trk_g1_4
 (16 7)  (454 279)  (454 279)  routing T_9_17.sp4_h_l_9 <X> T_9_17.lc_trk_g1_4
 (17 7)  (455 279)  (455 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (31 7)  (469 279)  (469 279)  routing T_9_17.lc_trk_g2_6 <X> T_9_17.wire_logic_cluster/lc_3/in_3
 (36 7)  (474 279)  (474 279)  LC_3 Logic Functioning bit
 (38 7)  (476 279)  (476 279)  LC_3 Logic Functioning bit
 (9 8)  (447 280)  (447 280)  routing T_9_17.sp4_v_t_42 <X> T_9_17.sp4_h_r_7
 (14 8)  (452 280)  (452 280)  routing T_9_17.wire_logic_cluster/lc_0/out <X> T_9_17.lc_trk_g2_0
 (31 8)  (469 280)  (469 280)  routing T_9_17.lc_trk_g2_7 <X> T_9_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 280)  (470 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 280)  (471 280)  routing T_9_17.lc_trk_g2_7 <X> T_9_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (474 280)  (474 280)  LC_4 Logic Functioning bit
 (38 8)  (476 280)  (476 280)  LC_4 Logic Functioning bit
 (17 9)  (455 281)  (455 281)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (22 9)  (460 281)  (460 281)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_b_18 lc_trk_g2_2
 (23 9)  (461 281)  (461 281)  routing T_9_17.sp12_v_b_18 <X> T_9_17.lc_trk_g2_2
 (25 9)  (463 281)  (463 281)  routing T_9_17.sp12_v_b_18 <X> T_9_17.lc_trk_g2_2
 (29 9)  (467 281)  (467 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (469 281)  (469 281)  routing T_9_17.lc_trk_g2_7 <X> T_9_17.wire_logic_cluster/lc_4/in_3
 (37 9)  (475 281)  (475 281)  LC_4 Logic Functioning bit
 (39 9)  (477 281)  (477 281)  LC_4 Logic Functioning bit
 (4 10)  (442 282)  (442 282)  routing T_9_17.sp4_h_r_0 <X> T_9_17.sp4_v_t_43
 (6 10)  (444 282)  (444 282)  routing T_9_17.sp4_h_r_0 <X> T_9_17.sp4_v_t_43
 (22 10)  (460 282)  (460 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (461 282)  (461 282)  routing T_9_17.sp4_v_b_47 <X> T_9_17.lc_trk_g2_7
 (24 10)  (462 282)  (462 282)  routing T_9_17.sp4_v_b_47 <X> T_9_17.lc_trk_g2_7
 (25 10)  (463 282)  (463 282)  routing T_9_17.sp4_v_b_38 <X> T_9_17.lc_trk_g2_6
 (27 10)  (465 282)  (465 282)  routing T_9_17.lc_trk_g1_3 <X> T_9_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 282)  (467 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (470 282)  (470 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 282)  (471 282)  routing T_9_17.lc_trk_g2_0 <X> T_9_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (474 282)  (474 282)  LC_5 Logic Functioning bit
 (38 10)  (476 282)  (476 282)  LC_5 Logic Functioning bit
 (5 11)  (443 283)  (443 283)  routing T_9_17.sp4_h_r_0 <X> T_9_17.sp4_v_t_43
 (22 11)  (460 283)  (460 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (461 283)  (461 283)  routing T_9_17.sp4_v_b_38 <X> T_9_17.lc_trk_g2_6
 (25 11)  (463 283)  (463 283)  routing T_9_17.sp4_v_b_38 <X> T_9_17.lc_trk_g2_6
 (30 11)  (468 283)  (468 283)  routing T_9_17.lc_trk_g1_3 <X> T_9_17.wire_logic_cluster/lc_5/in_1
 (36 11)  (474 283)  (474 283)  LC_5 Logic Functioning bit
 (38 11)  (476 283)  (476 283)  LC_5 Logic Functioning bit
 (3 12)  (441 284)  (441 284)  routing T_9_17.sp12_v_t_22 <X> T_9_17.sp12_h_r_1
 (9 12)  (447 284)  (447 284)  routing T_9_17.sp4_v_t_47 <X> T_9_17.sp4_h_r_10
 (31 12)  (469 284)  (469 284)  routing T_9_17.lc_trk_g0_7 <X> T_9_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 284)  (470 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (474 284)  (474 284)  LC_6 Logic Functioning bit
 (38 12)  (476 284)  (476 284)  LC_6 Logic Functioning bit
 (15 13)  (453 285)  (453 285)  routing T_9_17.sp4_v_t_29 <X> T_9_17.lc_trk_g3_0
 (16 13)  (454 285)  (454 285)  routing T_9_17.sp4_v_t_29 <X> T_9_17.lc_trk_g3_0
 (17 13)  (455 285)  (455 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (29 13)  (467 285)  (467 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (469 285)  (469 285)  routing T_9_17.lc_trk_g0_7 <X> T_9_17.wire_logic_cluster/lc_6/in_3
 (37 13)  (475 285)  (475 285)  LC_6 Logic Functioning bit
 (39 13)  (477 285)  (477 285)  LC_6 Logic Functioning bit
 (1 14)  (439 286)  (439 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (4 14)  (442 286)  (442 286)  routing T_9_17.sp4_h_r_3 <X> T_9_17.sp4_v_t_44
 (6 14)  (444 286)  (444 286)  routing T_9_17.sp4_h_r_3 <X> T_9_17.sp4_v_t_44
 (16 14)  (454 286)  (454 286)  routing T_9_17.sp4_v_b_37 <X> T_9_17.lc_trk_g3_5
 (17 14)  (455 286)  (455 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (456 286)  (456 286)  routing T_9_17.sp4_v_b_37 <X> T_9_17.lc_trk_g3_5
 (29 14)  (467 286)  (467 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (470 286)  (470 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (471 286)  (471 286)  routing T_9_17.lc_trk_g2_2 <X> T_9_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (474 286)  (474 286)  LC_7 Logic Functioning bit
 (38 14)  (476 286)  (476 286)  LC_7 Logic Functioning bit
 (51 14)  (489 286)  (489 286)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (0 15)  (438 287)  (438 287)  routing T_9_17.glb_netwk_2 <X> T_9_17.wire_logic_cluster/lc_7/s_r
 (5 15)  (443 287)  (443 287)  routing T_9_17.sp4_h_r_3 <X> T_9_17.sp4_v_t_44
 (18 15)  (456 287)  (456 287)  routing T_9_17.sp4_v_b_37 <X> T_9_17.lc_trk_g3_5
 (31 15)  (469 287)  (469 287)  routing T_9_17.lc_trk_g2_2 <X> T_9_17.wire_logic_cluster/lc_7/in_3
 (36 15)  (474 287)  (474 287)  LC_7 Logic Functioning bit
 (38 15)  (476 287)  (476 287)  LC_7 Logic Functioning bit


LogicTile_10_17

 (14 0)  (506 272)  (506 272)  routing T_10_17.sp12_h_r_0 <X> T_10_17.lc_trk_g0_0
 (25 0)  (517 272)  (517 272)  routing T_10_17.sp4_h_l_7 <X> T_10_17.lc_trk_g0_2
 (27 0)  (519 272)  (519 272)  routing T_10_17.lc_trk_g1_0 <X> T_10_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 272)  (521 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (44 0)  (536 272)  (536 272)  LC_0 Logic Functioning bit
 (6 1)  (498 273)  (498 273)  routing T_10_17.sp4_h_l_37 <X> T_10_17.sp4_h_r_0
 (14 1)  (506 273)  (506 273)  routing T_10_17.sp12_h_r_0 <X> T_10_17.lc_trk_g0_0
 (15 1)  (507 273)  (507 273)  routing T_10_17.sp12_h_r_0 <X> T_10_17.lc_trk_g0_0
 (17 1)  (509 273)  (509 273)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_0 lc_trk_g0_0
 (22 1)  (514 273)  (514 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (515 273)  (515 273)  routing T_10_17.sp4_h_l_7 <X> T_10_17.lc_trk_g0_2
 (24 1)  (516 273)  (516 273)  routing T_10_17.sp4_h_l_7 <X> T_10_17.lc_trk_g0_2
 (25 1)  (517 273)  (517 273)  routing T_10_17.sp4_h_l_7 <X> T_10_17.lc_trk_g0_2
 (32 1)  (524 273)  (524 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (525 273)  (525 273)  routing T_10_17.lc_trk_g2_2 <X> T_10_17.input_2_0
 (35 1)  (527 273)  (527 273)  routing T_10_17.lc_trk_g2_2 <X> T_10_17.input_2_0
 (0 2)  (492 274)  (492 274)  routing T_10_17.glb_netwk_6 <X> T_10_17.wire_logic_cluster/lc_7/clk
 (1 2)  (493 274)  (493 274)  routing T_10_17.glb_netwk_6 <X> T_10_17.wire_logic_cluster/lc_7/clk
 (2 2)  (494 274)  (494 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (509 274)  (509 274)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (21 2)  (513 274)  (513 274)  routing T_10_17.sp4_v_b_15 <X> T_10_17.lc_trk_g0_7
 (22 2)  (514 274)  (514 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (515 274)  (515 274)  routing T_10_17.sp4_v_b_15 <X> T_10_17.lc_trk_g0_7
 (28 2)  (520 274)  (520 274)  routing T_10_17.lc_trk_g2_0 <X> T_10_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 274)  (521 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (524 274)  (524 274)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (528 274)  (528 274)  LC_1 Logic Functioning bit
 (37 2)  (529 274)  (529 274)  LC_1 Logic Functioning bit
 (38 2)  (530 274)  (530 274)  LC_1 Logic Functioning bit
 (39 2)  (531 274)  (531 274)  LC_1 Logic Functioning bit
 (44 2)  (536 274)  (536 274)  LC_1 Logic Functioning bit
 (14 3)  (506 275)  (506 275)  routing T_10_17.sp4_h_r_4 <X> T_10_17.lc_trk_g0_4
 (15 3)  (507 275)  (507 275)  routing T_10_17.sp4_h_r_4 <X> T_10_17.lc_trk_g0_4
 (16 3)  (508 275)  (508 275)  routing T_10_17.sp4_h_r_4 <X> T_10_17.lc_trk_g0_4
 (17 3)  (509 275)  (509 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (21 3)  (513 275)  (513 275)  routing T_10_17.sp4_v_b_15 <X> T_10_17.lc_trk_g0_7
 (36 3)  (528 275)  (528 275)  LC_1 Logic Functioning bit
 (37 3)  (529 275)  (529 275)  LC_1 Logic Functioning bit
 (38 3)  (530 275)  (530 275)  LC_1 Logic Functioning bit
 (39 3)  (531 275)  (531 275)  LC_1 Logic Functioning bit
 (51 3)  (543 275)  (543 275)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (14 4)  (506 276)  (506 276)  routing T_10_17.lft_op_0 <X> T_10_17.lc_trk_g1_0
 (17 4)  (509 276)  (509 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (32 4)  (524 276)  (524 276)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (528 276)  (528 276)  LC_2 Logic Functioning bit
 (37 4)  (529 276)  (529 276)  LC_2 Logic Functioning bit
 (38 4)  (530 276)  (530 276)  LC_2 Logic Functioning bit
 (39 4)  (531 276)  (531 276)  LC_2 Logic Functioning bit
 (44 4)  (536 276)  (536 276)  LC_2 Logic Functioning bit
 (47 4)  (539 276)  (539 276)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (15 5)  (507 277)  (507 277)  routing T_10_17.lft_op_0 <X> T_10_17.lc_trk_g1_0
 (17 5)  (509 277)  (509 277)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (18 5)  (510 277)  (510 277)  routing T_10_17.sp4_r_v_b_25 <X> T_10_17.lc_trk_g1_1
 (22 5)  (514 277)  (514 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (515 277)  (515 277)  routing T_10_17.sp4_h_r_2 <X> T_10_17.lc_trk_g1_2
 (24 5)  (516 277)  (516 277)  routing T_10_17.sp4_h_r_2 <X> T_10_17.lc_trk_g1_2
 (25 5)  (517 277)  (517 277)  routing T_10_17.sp4_h_r_2 <X> T_10_17.lc_trk_g1_2
 (32 5)  (524 277)  (524 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (36 5)  (528 277)  (528 277)  LC_2 Logic Functioning bit
 (37 5)  (529 277)  (529 277)  LC_2 Logic Functioning bit
 (38 5)  (530 277)  (530 277)  LC_2 Logic Functioning bit
 (39 5)  (531 277)  (531 277)  LC_2 Logic Functioning bit
 (14 6)  (506 278)  (506 278)  routing T_10_17.sp4_h_l_9 <X> T_10_17.lc_trk_g1_4
 (28 6)  (520 278)  (520 278)  routing T_10_17.lc_trk_g2_4 <X> T_10_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 278)  (521 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 278)  (522 278)  routing T_10_17.lc_trk_g2_4 <X> T_10_17.wire_logic_cluster/lc_3/in_1
 (32 6)  (524 278)  (524 278)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (528 278)  (528 278)  LC_3 Logic Functioning bit
 (37 6)  (529 278)  (529 278)  LC_3 Logic Functioning bit
 (38 6)  (530 278)  (530 278)  LC_3 Logic Functioning bit
 (39 6)  (531 278)  (531 278)  LC_3 Logic Functioning bit
 (44 6)  (536 278)  (536 278)  LC_3 Logic Functioning bit
 (52 6)  (544 278)  (544 278)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (14 7)  (506 279)  (506 279)  routing T_10_17.sp4_h_l_9 <X> T_10_17.lc_trk_g1_4
 (15 7)  (507 279)  (507 279)  routing T_10_17.sp4_h_l_9 <X> T_10_17.lc_trk_g1_4
 (16 7)  (508 279)  (508 279)  routing T_10_17.sp4_h_l_9 <X> T_10_17.lc_trk_g1_4
 (17 7)  (509 279)  (509 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (36 7)  (528 279)  (528 279)  LC_3 Logic Functioning bit
 (37 7)  (529 279)  (529 279)  LC_3 Logic Functioning bit
 (38 7)  (530 279)  (530 279)  LC_3 Logic Functioning bit
 (39 7)  (531 279)  (531 279)  LC_3 Logic Functioning bit
 (0 8)  (492 280)  (492 280)  routing T_10_17.glb_netwk_2 <X> T_10_17.glb2local_1
 (1 8)  (493 280)  (493 280)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_2 glb2local_1
 (29 8)  (521 280)  (521 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 280)  (522 280)  routing T_10_17.lc_trk_g0_5 <X> T_10_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (524 280)  (524 280)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (39 8)  (531 280)  (531 280)  LC_4 Logic Functioning bit
 (45 8)  (537 280)  (537 280)  LC_4 Logic Functioning bit
 (53 8)  (545 280)  (545 280)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (15 9)  (507 281)  (507 281)  routing T_10_17.sp4_v_t_29 <X> T_10_17.lc_trk_g2_0
 (16 9)  (508 281)  (508 281)  routing T_10_17.sp4_v_t_29 <X> T_10_17.lc_trk_g2_0
 (17 9)  (509 281)  (509 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (22 9)  (514 281)  (514 281)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_b_18 lc_trk_g2_2
 (23 9)  (515 281)  (515 281)  routing T_10_17.sp12_v_b_18 <X> T_10_17.lc_trk_g2_2
 (25 9)  (517 281)  (517 281)  routing T_10_17.sp12_v_b_18 <X> T_10_17.lc_trk_g2_2
 (27 9)  (519 281)  (519 281)  routing T_10_17.lc_trk_g1_1 <X> T_10_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 281)  (521 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (32 9)  (524 281)  (524 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (527 281)  (527 281)  routing T_10_17.lc_trk_g0_2 <X> T_10_17.input_2_4
 (40 9)  (532 281)  (532 281)  LC_4 Logic Functioning bit
 (51 9)  (543 281)  (543 281)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (4 10)  (496 282)  (496 282)  routing T_10_17.sp4_h_r_6 <X> T_10_17.sp4_v_t_43
 (25 10)  (517 282)  (517 282)  routing T_10_17.rgt_op_6 <X> T_10_17.lc_trk_g2_6
 (5 11)  (497 283)  (497 283)  routing T_10_17.sp4_h_r_6 <X> T_10_17.sp4_v_t_43
 (16 11)  (508 283)  (508 283)  routing T_10_17.sp12_v_b_12 <X> T_10_17.lc_trk_g2_4
 (17 11)  (509 283)  (509 283)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (22 11)  (514 283)  (514 283)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (516 283)  (516 283)  routing T_10_17.rgt_op_6 <X> T_10_17.lc_trk_g2_6
 (31 12)  (523 284)  (523 284)  routing T_10_17.lc_trk_g0_7 <X> T_10_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 284)  (524 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (528 284)  (528 284)  LC_6 Logic Functioning bit
 (37 12)  (529 284)  (529 284)  LC_6 Logic Functioning bit
 (38 12)  (530 284)  (530 284)  LC_6 Logic Functioning bit
 (39 12)  (531 284)  (531 284)  LC_6 Logic Functioning bit
 (45 12)  (537 284)  (537 284)  LC_6 Logic Functioning bit
 (48 12)  (540 284)  (540 284)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (31 13)  (523 285)  (523 285)  routing T_10_17.lc_trk_g0_7 <X> T_10_17.wire_logic_cluster/lc_6/in_3
 (36 13)  (528 285)  (528 285)  LC_6 Logic Functioning bit
 (37 13)  (529 285)  (529 285)  LC_6 Logic Functioning bit
 (38 13)  (530 285)  (530 285)  LC_6 Logic Functioning bit
 (39 13)  (531 285)  (531 285)  LC_6 Logic Functioning bit
 (3 14)  (495 286)  (495 286)  routing T_10_17.sp12_h_r_1 <X> T_10_17.sp12_v_t_22
 (26 14)  (518 286)  (518 286)  routing T_10_17.lc_trk_g1_4 <X> T_10_17.wire_logic_cluster/lc_7/in_0
 (29 14)  (521 286)  (521 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 286)  (522 286)  routing T_10_17.lc_trk_g0_4 <X> T_10_17.wire_logic_cluster/lc_7/in_1
 (31 14)  (523 286)  (523 286)  routing T_10_17.lc_trk_g2_6 <X> T_10_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 286)  (524 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (525 286)  (525 286)  routing T_10_17.lc_trk_g2_6 <X> T_10_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (528 286)  (528 286)  LC_7 Logic Functioning bit
 (38 14)  (530 286)  (530 286)  LC_7 Logic Functioning bit
 (3 15)  (495 287)  (495 287)  routing T_10_17.sp12_h_r_1 <X> T_10_17.sp12_v_t_22
 (27 15)  (519 287)  (519 287)  routing T_10_17.lc_trk_g1_4 <X> T_10_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 287)  (521 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (523 287)  (523 287)  routing T_10_17.lc_trk_g2_6 <X> T_10_17.wire_logic_cluster/lc_7/in_3
 (32 15)  (524 287)  (524 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_2 input_2_7
 (34 15)  (526 287)  (526 287)  routing T_10_17.lc_trk_g1_2 <X> T_10_17.input_2_7
 (35 15)  (527 287)  (527 287)  routing T_10_17.lc_trk_g1_2 <X> T_10_17.input_2_7
 (37 15)  (529 287)  (529 287)  LC_7 Logic Functioning bit
 (46 15)  (538 287)  (538 287)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_11_17

 (9 2)  (555 274)  (555 274)  routing T_11_17.sp4_v_b_1 <X> T_11_17.sp4_h_l_36
 (26 4)  (572 276)  (572 276)  routing T_11_17.lc_trk_g3_7 <X> T_11_17.wire_logic_cluster/lc_2/in_0
 (28 4)  (574 276)  (574 276)  routing T_11_17.lc_trk_g2_5 <X> T_11_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 276)  (575 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 276)  (576 276)  routing T_11_17.lc_trk_g2_5 <X> T_11_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (578 276)  (578 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 276)  (579 276)  routing T_11_17.lc_trk_g3_2 <X> T_11_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (580 276)  (580 276)  routing T_11_17.lc_trk_g3_2 <X> T_11_17.wire_logic_cluster/lc_2/in_3
 (35 4)  (581 276)  (581 276)  routing T_11_17.lc_trk_g2_6 <X> T_11_17.input_2_2
 (37 4)  (583 276)  (583 276)  LC_2 Logic Functioning bit
 (39 4)  (585 276)  (585 276)  LC_2 Logic Functioning bit
 (40 4)  (586 276)  (586 276)  LC_2 Logic Functioning bit
 (42 4)  (588 276)  (588 276)  LC_2 Logic Functioning bit
 (43 4)  (589 276)  (589 276)  LC_2 Logic Functioning bit
 (46 4)  (592 276)  (592 276)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (14 5)  (560 277)  (560 277)  routing T_11_17.sp4_h_r_0 <X> T_11_17.lc_trk_g1_0
 (15 5)  (561 277)  (561 277)  routing T_11_17.sp4_h_r_0 <X> T_11_17.lc_trk_g1_0
 (16 5)  (562 277)  (562 277)  routing T_11_17.sp4_h_r_0 <X> T_11_17.lc_trk_g1_0
 (17 5)  (563 277)  (563 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (26 5)  (572 277)  (572 277)  routing T_11_17.lc_trk_g3_7 <X> T_11_17.wire_logic_cluster/lc_2/in_0
 (27 5)  (573 277)  (573 277)  routing T_11_17.lc_trk_g3_7 <X> T_11_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 277)  (574 277)  routing T_11_17.lc_trk_g3_7 <X> T_11_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 277)  (575 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (577 277)  (577 277)  routing T_11_17.lc_trk_g3_2 <X> T_11_17.wire_logic_cluster/lc_2/in_3
 (32 5)  (578 277)  (578 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (579 277)  (579 277)  routing T_11_17.lc_trk_g2_6 <X> T_11_17.input_2_2
 (35 5)  (581 277)  (581 277)  routing T_11_17.lc_trk_g2_6 <X> T_11_17.input_2_2
 (37 5)  (583 277)  (583 277)  LC_2 Logic Functioning bit
 (40 5)  (586 277)  (586 277)  LC_2 Logic Functioning bit
 (41 5)  (587 277)  (587 277)  LC_2 Logic Functioning bit
 (4 6)  (550 278)  (550 278)  routing T_11_17.sp4_h_r_3 <X> T_11_17.sp4_v_t_38
 (27 6)  (573 278)  (573 278)  routing T_11_17.lc_trk_g3_7 <X> T_11_17.wire_logic_cluster/lc_3/in_1
 (28 6)  (574 278)  (574 278)  routing T_11_17.lc_trk_g3_7 <X> T_11_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 278)  (575 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 278)  (576 278)  routing T_11_17.lc_trk_g3_7 <X> T_11_17.wire_logic_cluster/lc_3/in_1
 (31 6)  (577 278)  (577 278)  routing T_11_17.lc_trk_g2_6 <X> T_11_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 278)  (578 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 278)  (579 278)  routing T_11_17.lc_trk_g2_6 <X> T_11_17.wire_logic_cluster/lc_3/in_3
 (35 6)  (581 278)  (581 278)  routing T_11_17.lc_trk_g2_5 <X> T_11_17.input_2_3
 (37 6)  (583 278)  (583 278)  LC_3 Logic Functioning bit
 (38 6)  (584 278)  (584 278)  LC_3 Logic Functioning bit
 (39 6)  (585 278)  (585 278)  LC_3 Logic Functioning bit
 (40 6)  (586 278)  (586 278)  LC_3 Logic Functioning bit
 (43 6)  (589 278)  (589 278)  LC_3 Logic Functioning bit
 (46 6)  (592 278)  (592 278)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (4 7)  (550 279)  (550 279)  routing T_11_17.sp4_h_r_7 <X> T_11_17.sp4_h_l_38
 (5 7)  (551 279)  (551 279)  routing T_11_17.sp4_h_r_3 <X> T_11_17.sp4_v_t_38
 (6 7)  (552 279)  (552 279)  routing T_11_17.sp4_h_r_7 <X> T_11_17.sp4_h_l_38
 (26 7)  (572 279)  (572 279)  routing T_11_17.lc_trk_g3_2 <X> T_11_17.wire_logic_cluster/lc_3/in_0
 (27 7)  (573 279)  (573 279)  routing T_11_17.lc_trk_g3_2 <X> T_11_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (574 279)  (574 279)  routing T_11_17.lc_trk_g3_2 <X> T_11_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 279)  (575 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 279)  (576 279)  routing T_11_17.lc_trk_g3_7 <X> T_11_17.wire_logic_cluster/lc_3/in_1
 (31 7)  (577 279)  (577 279)  routing T_11_17.lc_trk_g2_6 <X> T_11_17.wire_logic_cluster/lc_3/in_3
 (32 7)  (578 279)  (578 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (579 279)  (579 279)  routing T_11_17.lc_trk_g2_5 <X> T_11_17.input_2_3
 (38 7)  (584 279)  (584 279)  LC_3 Logic Functioning bit
 (40 7)  (586 279)  (586 279)  LC_3 Logic Functioning bit
 (42 7)  (588 279)  (588 279)  LC_3 Logic Functioning bit
 (13 8)  (559 280)  (559 280)  routing T_11_17.sp4_h_l_45 <X> T_11_17.sp4_v_b_8
 (12 9)  (558 281)  (558 281)  routing T_11_17.sp4_h_l_45 <X> T_11_17.sp4_v_b_8
 (11 10)  (557 282)  (557 282)  routing T_11_17.sp4_h_l_38 <X> T_11_17.sp4_v_t_45
 (15 10)  (561 282)  (561 282)  routing T_11_17.sp4_h_l_24 <X> T_11_17.lc_trk_g2_5
 (16 10)  (562 282)  (562 282)  routing T_11_17.sp4_h_l_24 <X> T_11_17.lc_trk_g2_5
 (17 10)  (563 282)  (563 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (564 282)  (564 282)  routing T_11_17.sp4_h_l_24 <X> T_11_17.lc_trk_g2_5
 (21 10)  (567 282)  (567 282)  routing T_11_17.rgt_op_7 <X> T_11_17.lc_trk_g2_7
 (22 10)  (568 282)  (568 282)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (570 282)  (570 282)  routing T_11_17.rgt_op_7 <X> T_11_17.lc_trk_g2_7
 (8 11)  (554 283)  (554 283)  routing T_11_17.sp4_h_r_7 <X> T_11_17.sp4_v_t_42
 (9 11)  (555 283)  (555 283)  routing T_11_17.sp4_h_r_7 <X> T_11_17.sp4_v_t_42
 (22 11)  (568 283)  (568 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (21 12)  (567 284)  (567 284)  routing T_11_17.sp4_v_t_22 <X> T_11_17.lc_trk_g3_3
 (22 12)  (568 284)  (568 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (569 284)  (569 284)  routing T_11_17.sp4_v_t_22 <X> T_11_17.lc_trk_g3_3
 (25 12)  (571 284)  (571 284)  routing T_11_17.sp4_h_r_34 <X> T_11_17.lc_trk_g3_2
 (27 12)  (573 284)  (573 284)  routing T_11_17.lc_trk_g3_0 <X> T_11_17.wire_logic_cluster/lc_6/in_1
 (28 12)  (574 284)  (574 284)  routing T_11_17.lc_trk_g3_0 <X> T_11_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 284)  (575 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (577 284)  (577 284)  routing T_11_17.lc_trk_g2_7 <X> T_11_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 284)  (578 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 284)  (579 284)  routing T_11_17.lc_trk_g2_7 <X> T_11_17.wire_logic_cluster/lc_6/in_3
 (37 12)  (583 284)  (583 284)  LC_6 Logic Functioning bit
 (39 12)  (585 284)  (585 284)  LC_6 Logic Functioning bit
 (15 13)  (561 285)  (561 285)  routing T_11_17.tnr_op_0 <X> T_11_17.lc_trk_g3_0
 (17 13)  (563 285)  (563 285)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (21 13)  (567 285)  (567 285)  routing T_11_17.sp4_v_t_22 <X> T_11_17.lc_trk_g3_3
 (22 13)  (568 285)  (568 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (569 285)  (569 285)  routing T_11_17.sp4_h_r_34 <X> T_11_17.lc_trk_g3_2
 (24 13)  (570 285)  (570 285)  routing T_11_17.sp4_h_r_34 <X> T_11_17.lc_trk_g3_2
 (31 13)  (577 285)  (577 285)  routing T_11_17.lc_trk_g2_7 <X> T_11_17.wire_logic_cluster/lc_6/in_3
 (37 13)  (583 285)  (583 285)  LC_6 Logic Functioning bit
 (39 13)  (585 285)  (585 285)  LC_6 Logic Functioning bit
 (4 14)  (550 286)  (550 286)  routing T_11_17.sp4_h_r_9 <X> T_11_17.sp4_v_t_44
 (21 14)  (567 286)  (567 286)  routing T_11_17.sp4_h_l_34 <X> T_11_17.lc_trk_g3_7
 (22 14)  (568 286)  (568 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (569 286)  (569 286)  routing T_11_17.sp4_h_l_34 <X> T_11_17.lc_trk_g3_7
 (24 14)  (570 286)  (570 286)  routing T_11_17.sp4_h_l_34 <X> T_11_17.lc_trk_g3_7
 (32 14)  (578 286)  (578 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 286)  (579 286)  routing T_11_17.lc_trk_g3_3 <X> T_11_17.wire_logic_cluster/lc_7/in_3
 (34 14)  (580 286)  (580 286)  routing T_11_17.lc_trk_g3_3 <X> T_11_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (582 286)  (582 286)  LC_7 Logic Functioning bit
 (38 14)  (584 286)  (584 286)  LC_7 Logic Functioning bit
 (5 15)  (551 287)  (551 287)  routing T_11_17.sp4_h_r_9 <X> T_11_17.sp4_v_t_44
 (12 15)  (558 287)  (558 287)  routing T_11_17.sp4_h_l_46 <X> T_11_17.sp4_v_t_46
 (21 15)  (567 287)  (567 287)  routing T_11_17.sp4_h_l_34 <X> T_11_17.lc_trk_g3_7
 (27 15)  (573 287)  (573 287)  routing T_11_17.lc_trk_g1_0 <X> T_11_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 287)  (575 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (577 287)  (577 287)  routing T_11_17.lc_trk_g3_3 <X> T_11_17.wire_logic_cluster/lc_7/in_3
 (37 15)  (583 287)  (583 287)  LC_7 Logic Functioning bit
 (39 15)  (585 287)  (585 287)  LC_7 Logic Functioning bit
 (47 15)  (593 287)  (593 287)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_12_17

 (21 0)  (621 272)  (621 272)  routing T_12_17.bnr_op_3 <X> T_12_17.lc_trk_g0_3
 (22 0)  (622 272)  (622 272)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (25 0)  (625 272)  (625 272)  routing T_12_17.sp4_h_l_7 <X> T_12_17.lc_trk_g0_2
 (29 0)  (629 272)  (629 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 272)  (630 272)  routing T_12_17.lc_trk_g0_5 <X> T_12_17.wire_logic_cluster/lc_0/in_1
 (35 0)  (635 272)  (635 272)  routing T_12_17.lc_trk_g0_4 <X> T_12_17.input_2_0
 (44 0)  (644 272)  (644 272)  LC_0 Logic Functioning bit
 (5 1)  (605 273)  (605 273)  routing T_12_17.sp4_h_r_0 <X> T_12_17.sp4_v_b_0
 (14 1)  (614 273)  (614 273)  routing T_12_17.sp4_r_v_b_35 <X> T_12_17.lc_trk_g0_0
 (17 1)  (617 273)  (617 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (21 1)  (621 273)  (621 273)  routing T_12_17.bnr_op_3 <X> T_12_17.lc_trk_g0_3
 (22 1)  (622 273)  (622 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (623 273)  (623 273)  routing T_12_17.sp4_h_l_7 <X> T_12_17.lc_trk_g0_2
 (24 1)  (624 273)  (624 273)  routing T_12_17.sp4_h_l_7 <X> T_12_17.lc_trk_g0_2
 (25 1)  (625 273)  (625 273)  routing T_12_17.sp4_h_l_7 <X> T_12_17.lc_trk_g0_2
 (32 1)  (632 273)  (632 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (0 2)  (600 274)  (600 274)  routing T_12_17.glb_netwk_6 <X> T_12_17.wire_logic_cluster/lc_7/clk
 (1 2)  (601 274)  (601 274)  routing T_12_17.glb_netwk_6 <X> T_12_17.wire_logic_cluster/lc_7/clk
 (2 2)  (602 274)  (602 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (615 274)  (615 274)  routing T_12_17.bot_op_5 <X> T_12_17.lc_trk_g0_5
 (17 2)  (617 274)  (617 274)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (29 2)  (629 274)  (629 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 274)  (632 274)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (41 2)  (641 274)  (641 274)  LC_1 Logic Functioning bit
 (43 2)  (643 274)  (643 274)  LC_1 Logic Functioning bit
 (44 2)  (644 274)  (644 274)  LC_1 Logic Functioning bit
 (45 2)  (645 274)  (645 274)  LC_1 Logic Functioning bit
 (46 2)  (646 274)  (646 274)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (15 3)  (615 275)  (615 275)  routing T_12_17.bot_op_4 <X> T_12_17.lc_trk_g0_4
 (17 3)  (617 275)  (617 275)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (26 3)  (626 275)  (626 275)  routing T_12_17.lc_trk_g0_3 <X> T_12_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 275)  (629 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 275)  (630 275)  routing T_12_17.lc_trk_g0_2 <X> T_12_17.wire_logic_cluster/lc_1/in_1
 (36 3)  (636 275)  (636 275)  LC_1 Logic Functioning bit
 (37 3)  (637 275)  (637 275)  LC_1 Logic Functioning bit
 (38 3)  (638 275)  (638 275)  LC_1 Logic Functioning bit
 (39 3)  (639 275)  (639 275)  LC_1 Logic Functioning bit
 (41 3)  (641 275)  (641 275)  LC_1 Logic Functioning bit
 (43 3)  (643 275)  (643 275)  LC_1 Logic Functioning bit
 (21 4)  (621 276)  (621 276)  routing T_12_17.wire_logic_cluster/lc_3/out <X> T_12_17.lc_trk_g1_3
 (22 4)  (622 276)  (622 276)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (627 276)  (627 276)  routing T_12_17.lc_trk_g1_4 <X> T_12_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 276)  (629 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 276)  (630 276)  routing T_12_17.lc_trk_g1_4 <X> T_12_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (632 276)  (632 276)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (41 4)  (641 276)  (641 276)  LC_2 Logic Functioning bit
 (43 4)  (643 276)  (643 276)  LC_2 Logic Functioning bit
 (44 4)  (644 276)  (644 276)  LC_2 Logic Functioning bit
 (45 4)  (645 276)  (645 276)  LC_2 Logic Functioning bit
 (46 4)  (646 276)  (646 276)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (52 4)  (652 276)  (652 276)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (3 5)  (603 277)  (603 277)  routing T_12_17.sp12_h_l_23 <X> T_12_17.sp12_h_r_0
 (29 5)  (629 277)  (629 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (36 5)  (636 277)  (636 277)  LC_2 Logic Functioning bit
 (37 5)  (637 277)  (637 277)  LC_2 Logic Functioning bit
 (38 5)  (638 277)  (638 277)  LC_2 Logic Functioning bit
 (39 5)  (639 277)  (639 277)  LC_2 Logic Functioning bit
 (41 5)  (641 277)  (641 277)  LC_2 Logic Functioning bit
 (43 5)  (643 277)  (643 277)  LC_2 Logic Functioning bit
 (51 5)  (651 277)  (651 277)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (53 5)  (653 277)  (653 277)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (14 6)  (614 278)  (614 278)  routing T_12_17.sp4_h_l_9 <X> T_12_17.lc_trk_g1_4
 (17 6)  (617 278)  (617 278)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (618 278)  (618 278)  routing T_12_17.wire_logic_cluster/lc_5/out <X> T_12_17.lc_trk_g1_5
 (25 6)  (625 278)  (625 278)  routing T_12_17.wire_logic_cluster/lc_6/out <X> T_12_17.lc_trk_g1_6
 (27 6)  (627 278)  (627 278)  routing T_12_17.lc_trk_g1_3 <X> T_12_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 278)  (629 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 278)  (632 278)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (41 6)  (641 278)  (641 278)  LC_3 Logic Functioning bit
 (43 6)  (643 278)  (643 278)  LC_3 Logic Functioning bit
 (44 6)  (644 278)  (644 278)  LC_3 Logic Functioning bit
 (45 6)  (645 278)  (645 278)  LC_3 Logic Functioning bit
 (8 7)  (608 279)  (608 279)  routing T_12_17.sp4_h_l_41 <X> T_12_17.sp4_v_t_41
 (14 7)  (614 279)  (614 279)  routing T_12_17.sp4_h_l_9 <X> T_12_17.lc_trk_g1_4
 (15 7)  (615 279)  (615 279)  routing T_12_17.sp4_h_l_9 <X> T_12_17.lc_trk_g1_4
 (16 7)  (616 279)  (616 279)  routing T_12_17.sp4_h_l_9 <X> T_12_17.lc_trk_g1_4
 (17 7)  (617 279)  (617 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (22 7)  (622 279)  (622 279)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (626 279)  (626 279)  routing T_12_17.lc_trk_g0_3 <X> T_12_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 279)  (629 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 279)  (630 279)  routing T_12_17.lc_trk_g1_3 <X> T_12_17.wire_logic_cluster/lc_3/in_1
 (36 7)  (636 279)  (636 279)  LC_3 Logic Functioning bit
 (37 7)  (637 279)  (637 279)  LC_3 Logic Functioning bit
 (38 7)  (638 279)  (638 279)  LC_3 Logic Functioning bit
 (39 7)  (639 279)  (639 279)  LC_3 Logic Functioning bit
 (41 7)  (641 279)  (641 279)  LC_3 Logic Functioning bit
 (43 7)  (643 279)  (643 279)  LC_3 Logic Functioning bit
 (51 7)  (651 279)  (651 279)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (53 7)  (653 279)  (653 279)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (27 8)  (627 280)  (627 280)  routing T_12_17.lc_trk_g3_4 <X> T_12_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 280)  (628 280)  routing T_12_17.lc_trk_g3_4 <X> T_12_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 280)  (629 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 280)  (630 280)  routing T_12_17.lc_trk_g3_4 <X> T_12_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (632 280)  (632 280)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (41 8)  (641 280)  (641 280)  LC_4 Logic Functioning bit
 (43 8)  (643 280)  (643 280)  LC_4 Logic Functioning bit
 (44 8)  (644 280)  (644 280)  LC_4 Logic Functioning bit
 (45 8)  (645 280)  (645 280)  LC_4 Logic Functioning bit
 (51 8)  (651 280)  (651 280)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (52 8)  (652 280)  (652 280)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (29 9)  (629 281)  (629 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (36 9)  (636 281)  (636 281)  LC_4 Logic Functioning bit
 (37 9)  (637 281)  (637 281)  LC_4 Logic Functioning bit
 (38 9)  (638 281)  (638 281)  LC_4 Logic Functioning bit
 (39 9)  (639 281)  (639 281)  LC_4 Logic Functioning bit
 (41 9)  (641 281)  (641 281)  LC_4 Logic Functioning bit
 (43 9)  (643 281)  (643 281)  LC_4 Logic Functioning bit
 (53 9)  (653 281)  (653 281)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (4 10)  (604 282)  (604 282)  routing T_12_17.sp4_h_r_0 <X> T_12_17.sp4_v_t_43
 (5 10)  (605 282)  (605 282)  routing T_12_17.sp4_v_t_37 <X> T_12_17.sp4_h_l_43
 (6 10)  (606 282)  (606 282)  routing T_12_17.sp4_h_r_0 <X> T_12_17.sp4_v_t_43
 (14 10)  (614 282)  (614 282)  routing T_12_17.sp4_h_r_36 <X> T_12_17.lc_trk_g2_4
 (27 10)  (627 282)  (627 282)  routing T_12_17.lc_trk_g1_5 <X> T_12_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 282)  (629 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 282)  (630 282)  routing T_12_17.lc_trk_g1_5 <X> T_12_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (632 282)  (632 282)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (41 10)  (641 282)  (641 282)  LC_5 Logic Functioning bit
 (43 10)  (643 282)  (643 282)  LC_5 Logic Functioning bit
 (44 10)  (644 282)  (644 282)  LC_5 Logic Functioning bit
 (45 10)  (645 282)  (645 282)  LC_5 Logic Functioning bit
 (46 10)  (646 282)  (646 282)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (51 10)  (651 282)  (651 282)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (4 11)  (604 283)  (604 283)  routing T_12_17.sp4_v_t_37 <X> T_12_17.sp4_h_l_43
 (5 11)  (605 283)  (605 283)  routing T_12_17.sp4_h_r_0 <X> T_12_17.sp4_v_t_43
 (6 11)  (606 283)  (606 283)  routing T_12_17.sp4_v_t_37 <X> T_12_17.sp4_h_l_43
 (15 11)  (615 283)  (615 283)  routing T_12_17.sp4_h_r_36 <X> T_12_17.lc_trk_g2_4
 (16 11)  (616 283)  (616 283)  routing T_12_17.sp4_h_r_36 <X> T_12_17.lc_trk_g2_4
 (17 11)  (617 283)  (617 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (26 11)  (626 283)  (626 283)  routing T_12_17.lc_trk_g0_3 <X> T_12_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 283)  (629 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (36 11)  (636 283)  (636 283)  LC_5 Logic Functioning bit
 (37 11)  (637 283)  (637 283)  LC_5 Logic Functioning bit
 (38 11)  (638 283)  (638 283)  LC_5 Logic Functioning bit
 (39 11)  (639 283)  (639 283)  LC_5 Logic Functioning bit
 (41 11)  (641 283)  (641 283)  LC_5 Logic Functioning bit
 (43 11)  (643 283)  (643 283)  LC_5 Logic Functioning bit
 (27 12)  (627 284)  (627 284)  routing T_12_17.lc_trk_g1_6 <X> T_12_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 284)  (629 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 284)  (630 284)  routing T_12_17.lc_trk_g1_6 <X> T_12_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 284)  (632 284)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (41 12)  (641 284)  (641 284)  LC_6 Logic Functioning bit
 (43 12)  (643 284)  (643 284)  LC_6 Logic Functioning bit
 (44 12)  (644 284)  (644 284)  LC_6 Logic Functioning bit
 (45 12)  (645 284)  (645 284)  LC_6 Logic Functioning bit
 (46 12)  (646 284)  (646 284)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (51 12)  (651 284)  (651 284)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (29 13)  (629 285)  (629 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 285)  (630 285)  routing T_12_17.lc_trk_g1_6 <X> T_12_17.wire_logic_cluster/lc_6/in_1
 (36 13)  (636 285)  (636 285)  LC_6 Logic Functioning bit
 (37 13)  (637 285)  (637 285)  LC_6 Logic Functioning bit
 (38 13)  (638 285)  (638 285)  LC_6 Logic Functioning bit
 (39 13)  (639 285)  (639 285)  LC_6 Logic Functioning bit
 (41 13)  (641 285)  (641 285)  LC_6 Logic Functioning bit
 (43 13)  (643 285)  (643 285)  LC_6 Logic Functioning bit
 (0 14)  (600 286)  (600 286)  routing T_12_17.lc_trk_g2_4 <X> T_12_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 286)  (601 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (5 14)  (605 286)  (605 286)  routing T_12_17.sp4_v_t_44 <X> T_12_17.sp4_h_l_44
 (14 14)  (614 286)  (614 286)  routing T_12_17.wire_logic_cluster/lc_4/out <X> T_12_17.lc_trk_g3_4
 (21 14)  (621 286)  (621 286)  routing T_12_17.wire_logic_cluster/lc_7/out <X> T_12_17.lc_trk_g3_7
 (22 14)  (622 286)  (622 286)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (627 286)  (627 286)  routing T_12_17.lc_trk_g3_7 <X> T_12_17.wire_logic_cluster/lc_7/in_1
 (28 14)  (628 286)  (628 286)  routing T_12_17.lc_trk_g3_7 <X> T_12_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 286)  (629 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 286)  (630 286)  routing T_12_17.lc_trk_g3_7 <X> T_12_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (632 286)  (632 286)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (41 14)  (641 286)  (641 286)  LC_7 Logic Functioning bit
 (43 14)  (643 286)  (643 286)  LC_7 Logic Functioning bit
 (44 14)  (644 286)  (644 286)  LC_7 Logic Functioning bit
 (45 14)  (645 286)  (645 286)  LC_7 Logic Functioning bit
 (51 14)  (651 286)  (651 286)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (52 14)  (652 286)  (652 286)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (1 15)  (601 287)  (601 287)  routing T_12_17.lc_trk_g2_4 <X> T_12_17.wire_logic_cluster/lc_7/s_r
 (6 15)  (606 287)  (606 287)  routing T_12_17.sp4_v_t_44 <X> T_12_17.sp4_h_l_44
 (17 15)  (617 287)  (617 287)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (26 15)  (626 287)  (626 287)  routing T_12_17.lc_trk_g0_3 <X> T_12_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 287)  (629 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 287)  (630 287)  routing T_12_17.lc_trk_g3_7 <X> T_12_17.wire_logic_cluster/lc_7/in_1
 (36 15)  (636 287)  (636 287)  LC_7 Logic Functioning bit
 (37 15)  (637 287)  (637 287)  LC_7 Logic Functioning bit
 (38 15)  (638 287)  (638 287)  LC_7 Logic Functioning bit
 (39 15)  (639 287)  (639 287)  LC_7 Logic Functioning bit
 (41 15)  (641 287)  (641 287)  LC_7 Logic Functioning bit
 (43 15)  (643 287)  (643 287)  LC_7 Logic Functioning bit


LogicTile_13_17

 (12 0)  (666 272)  (666 272)  routing T_13_17.sp4_v_b_8 <X> T_13_17.sp4_h_r_2
 (31 0)  (685 272)  (685 272)  routing T_13_17.lc_trk_g0_7 <X> T_13_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 272)  (686 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (690 272)  (690 272)  LC_0 Logic Functioning bit
 (37 0)  (691 272)  (691 272)  LC_0 Logic Functioning bit
 (38 0)  (692 272)  (692 272)  LC_0 Logic Functioning bit
 (39 0)  (693 272)  (693 272)  LC_0 Logic Functioning bit
 (45 0)  (699 272)  (699 272)  LC_0 Logic Functioning bit
 (9 1)  (663 273)  (663 273)  routing T_13_17.sp4_v_t_36 <X> T_13_17.sp4_v_b_1
 (11 1)  (665 273)  (665 273)  routing T_13_17.sp4_v_b_8 <X> T_13_17.sp4_h_r_2
 (13 1)  (667 273)  (667 273)  routing T_13_17.sp4_v_b_8 <X> T_13_17.sp4_h_r_2
 (31 1)  (685 273)  (685 273)  routing T_13_17.lc_trk_g0_7 <X> T_13_17.wire_logic_cluster/lc_0/in_3
 (36 1)  (690 273)  (690 273)  LC_0 Logic Functioning bit
 (37 1)  (691 273)  (691 273)  LC_0 Logic Functioning bit
 (38 1)  (692 273)  (692 273)  LC_0 Logic Functioning bit
 (39 1)  (693 273)  (693 273)  LC_0 Logic Functioning bit
 (0 2)  (654 274)  (654 274)  routing T_13_17.glb_netwk_6 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (1 2)  (655 274)  (655 274)  routing T_13_17.glb_netwk_6 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (2 2)  (656 274)  (656 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (662 274)  (662 274)  routing T_13_17.sp4_v_t_36 <X> T_13_17.sp4_h_l_36
 (9 2)  (663 274)  (663 274)  routing T_13_17.sp4_v_t_36 <X> T_13_17.sp4_h_l_36
 (15 2)  (669 274)  (669 274)  routing T_13_17.sp12_h_r_5 <X> T_13_17.lc_trk_g0_5
 (17 2)  (671 274)  (671 274)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_5 lc_trk_g0_5
 (18 2)  (672 274)  (672 274)  routing T_13_17.sp12_h_r_5 <X> T_13_17.lc_trk_g0_5
 (22 2)  (676 274)  (676 274)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (677 274)  (677 274)  routing T_13_17.sp12_h_l_12 <X> T_13_17.lc_trk_g0_7
 (26 2)  (680 274)  (680 274)  routing T_13_17.lc_trk_g0_5 <X> T_13_17.wire_logic_cluster/lc_1/in_0
 (27 2)  (681 274)  (681 274)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 274)  (682 274)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 274)  (683 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 274)  (684 274)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.wire_logic_cluster/lc_1/in_1
 (32 2)  (686 274)  (686 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 274)  (687 274)  routing T_13_17.lc_trk_g2_2 <X> T_13_17.wire_logic_cluster/lc_1/in_3
 (41 2)  (695 274)  (695 274)  LC_1 Logic Functioning bit
 (43 2)  (697 274)  (697 274)  LC_1 Logic Functioning bit
 (18 3)  (672 275)  (672 275)  routing T_13_17.sp12_h_r_5 <X> T_13_17.lc_trk_g0_5
 (29 3)  (683 275)  (683 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (685 275)  (685 275)  routing T_13_17.lc_trk_g2_2 <X> T_13_17.wire_logic_cluster/lc_1/in_3
 (22 4)  (676 276)  (676 276)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (678 276)  (678 276)  routing T_13_17.bot_op_3 <X> T_13_17.lc_trk_g1_3
 (32 4)  (686 276)  (686 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 276)  (687 276)  routing T_13_17.lc_trk_g3_0 <X> T_13_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (688 276)  (688 276)  routing T_13_17.lc_trk_g3_0 <X> T_13_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 276)  (690 276)  LC_2 Logic Functioning bit
 (37 4)  (691 276)  (691 276)  LC_2 Logic Functioning bit
 (39 4)  (693 276)  (693 276)  LC_2 Logic Functioning bit
 (43 4)  (697 276)  (697 276)  LC_2 Logic Functioning bit
 (50 4)  (704 276)  (704 276)  Cascade bit: LH_LC02_inmux02_5

 (26 5)  (680 277)  (680 277)  routing T_13_17.lc_trk_g1_3 <X> T_13_17.wire_logic_cluster/lc_2/in_0
 (27 5)  (681 277)  (681 277)  routing T_13_17.lc_trk_g1_3 <X> T_13_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 277)  (683 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (36 5)  (690 277)  (690 277)  LC_2 Logic Functioning bit
 (37 5)  (691 277)  (691 277)  LC_2 Logic Functioning bit
 (38 5)  (692 277)  (692 277)  LC_2 Logic Functioning bit
 (42 5)  (696 277)  (696 277)  LC_2 Logic Functioning bit
 (46 5)  (700 277)  (700 277)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (14 6)  (668 278)  (668 278)  routing T_13_17.wire_logic_cluster/lc_4/out <X> T_13_17.lc_trk_g1_4
 (17 6)  (671 278)  (671 278)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (672 278)  (672 278)  routing T_13_17.wire_logic_cluster/lc_5/out <X> T_13_17.lc_trk_g1_5
 (25 6)  (679 278)  (679 278)  routing T_13_17.wire_logic_cluster/lc_6/out <X> T_13_17.lc_trk_g1_6
 (26 6)  (680 278)  (680 278)  routing T_13_17.lc_trk_g1_6 <X> T_13_17.wire_logic_cluster/lc_3/in_0
 (31 6)  (685 278)  (685 278)  routing T_13_17.lc_trk_g1_5 <X> T_13_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 278)  (686 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 278)  (688 278)  routing T_13_17.lc_trk_g1_5 <X> T_13_17.wire_logic_cluster/lc_3/in_3
 (40 6)  (694 278)  (694 278)  LC_3 Logic Functioning bit
 (50 6)  (704 278)  (704 278)  Cascade bit: LH_LC03_inmux02_5

 (17 7)  (671 279)  (671 279)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (676 279)  (676 279)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (680 279)  (680 279)  routing T_13_17.lc_trk_g1_6 <X> T_13_17.wire_logic_cluster/lc_3/in_0
 (27 7)  (681 279)  (681 279)  routing T_13_17.lc_trk_g1_6 <X> T_13_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 279)  (683 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (41 7)  (695 279)  (695 279)  LC_3 Logic Functioning bit
 (48 7)  (702 279)  (702 279)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (3 8)  (657 280)  (657 280)  routing T_13_17.sp12_v_t_22 <X> T_13_17.sp12_v_b_1
 (25 8)  (679 280)  (679 280)  routing T_13_17.bnl_op_2 <X> T_13_17.lc_trk_g2_2
 (26 8)  (680 280)  (680 280)  routing T_13_17.lc_trk_g2_4 <X> T_13_17.wire_logic_cluster/lc_4/in_0
 (27 8)  (681 280)  (681 280)  routing T_13_17.lc_trk_g1_4 <X> T_13_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 280)  (683 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 280)  (684 280)  routing T_13_17.lc_trk_g1_4 <X> T_13_17.wire_logic_cluster/lc_4/in_1
 (31 8)  (685 280)  (685 280)  routing T_13_17.lc_trk_g3_4 <X> T_13_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 280)  (686 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 280)  (687 280)  routing T_13_17.lc_trk_g3_4 <X> T_13_17.wire_logic_cluster/lc_4/in_3
 (34 8)  (688 280)  (688 280)  routing T_13_17.lc_trk_g3_4 <X> T_13_17.wire_logic_cluster/lc_4/in_3
 (38 8)  (692 280)  (692 280)  LC_4 Logic Functioning bit
 (41 8)  (695 280)  (695 280)  LC_4 Logic Functioning bit
 (42 8)  (696 280)  (696 280)  LC_4 Logic Functioning bit
 (45 8)  (699 280)  (699 280)  LC_4 Logic Functioning bit
 (46 8)  (700 280)  (700 280)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (704 280)  (704 280)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (676 281)  (676 281)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (679 281)  (679 281)  routing T_13_17.bnl_op_2 <X> T_13_17.lc_trk_g2_2
 (28 9)  (682 281)  (682 281)  routing T_13_17.lc_trk_g2_4 <X> T_13_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 281)  (683 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (38 9)  (692 281)  (692 281)  LC_4 Logic Functioning bit
 (41 9)  (695 281)  (695 281)  LC_4 Logic Functioning bit
 (43 9)  (697 281)  (697 281)  LC_4 Logic Functioning bit
 (14 10)  (668 282)  (668 282)  routing T_13_17.sp4_h_r_44 <X> T_13_17.lc_trk_g2_4
 (15 10)  (669 282)  (669 282)  routing T_13_17.rgt_op_5 <X> T_13_17.lc_trk_g2_5
 (17 10)  (671 282)  (671 282)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (672 282)  (672 282)  routing T_13_17.rgt_op_5 <X> T_13_17.lc_trk_g2_5
 (21 10)  (675 282)  (675 282)  routing T_13_17.wire_logic_cluster/lc_7/out <X> T_13_17.lc_trk_g2_7
 (22 10)  (676 282)  (676 282)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (679 282)  (679 282)  routing T_13_17.sp4_h_r_46 <X> T_13_17.lc_trk_g2_6
 (26 10)  (680 282)  (680 282)  routing T_13_17.lc_trk_g2_5 <X> T_13_17.wire_logic_cluster/lc_5/in_0
 (27 10)  (681 282)  (681 282)  routing T_13_17.lc_trk_g1_3 <X> T_13_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 282)  (683 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (686 282)  (686 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 282)  (687 282)  routing T_13_17.lc_trk_g2_2 <X> T_13_17.wire_logic_cluster/lc_5/in_3
 (35 10)  (689 282)  (689 282)  routing T_13_17.lc_trk_g1_6 <X> T_13_17.input_2_5
 (43 10)  (697 282)  (697 282)  LC_5 Logic Functioning bit
 (14 11)  (668 283)  (668 283)  routing T_13_17.sp4_h_r_44 <X> T_13_17.lc_trk_g2_4
 (15 11)  (669 283)  (669 283)  routing T_13_17.sp4_h_r_44 <X> T_13_17.lc_trk_g2_4
 (16 11)  (670 283)  (670 283)  routing T_13_17.sp4_h_r_44 <X> T_13_17.lc_trk_g2_4
 (17 11)  (671 283)  (671 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (22 11)  (676 283)  (676 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (677 283)  (677 283)  routing T_13_17.sp4_h_r_46 <X> T_13_17.lc_trk_g2_6
 (24 11)  (678 283)  (678 283)  routing T_13_17.sp4_h_r_46 <X> T_13_17.lc_trk_g2_6
 (25 11)  (679 283)  (679 283)  routing T_13_17.sp4_h_r_46 <X> T_13_17.lc_trk_g2_6
 (28 11)  (682 283)  (682 283)  routing T_13_17.lc_trk_g2_5 <X> T_13_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 283)  (683 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 283)  (684 283)  routing T_13_17.lc_trk_g1_3 <X> T_13_17.wire_logic_cluster/lc_5/in_1
 (31 11)  (685 283)  (685 283)  routing T_13_17.lc_trk_g2_2 <X> T_13_17.wire_logic_cluster/lc_5/in_3
 (32 11)  (686 283)  (686 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (688 283)  (688 283)  routing T_13_17.lc_trk_g1_6 <X> T_13_17.input_2_5
 (35 11)  (689 283)  (689 283)  routing T_13_17.lc_trk_g1_6 <X> T_13_17.input_2_5
 (37 11)  (691 283)  (691 283)  LC_5 Logic Functioning bit
 (39 11)  (693 283)  (693 283)  LC_5 Logic Functioning bit
 (40 11)  (694 283)  (694 283)  LC_5 Logic Functioning bit
 (42 11)  (696 283)  (696 283)  LC_5 Logic Functioning bit
 (43 11)  (697 283)  (697 283)  LC_5 Logic Functioning bit
 (3 12)  (657 284)  (657 284)  routing T_13_17.sp12_v_t_22 <X> T_13_17.sp12_h_r_1
 (21 12)  (675 284)  (675 284)  routing T_13_17.wire_logic_cluster/lc_3/out <X> T_13_17.lc_trk_g3_3
 (22 12)  (676 284)  (676 284)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (25 12)  (679 284)  (679 284)  routing T_13_17.wire_logic_cluster/lc_2/out <X> T_13_17.lc_trk_g3_2
 (32 12)  (686 284)  (686 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 284)  (687 284)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 284)  (688 284)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.wire_logic_cluster/lc_6/in_3
 (40 12)  (694 284)  (694 284)  LC_6 Logic Functioning bit
 (41 12)  (695 284)  (695 284)  LC_6 Logic Functioning bit
 (45 12)  (699 284)  (699 284)  LC_6 Logic Functioning bit
 (50 12)  (704 284)  (704 284)  Cascade bit: LH_LC06_inmux02_5

 (8 13)  (662 285)  (662 285)  routing T_13_17.sp4_h_l_47 <X> T_13_17.sp4_v_b_10
 (9 13)  (663 285)  (663 285)  routing T_13_17.sp4_h_l_47 <X> T_13_17.sp4_v_b_10
 (15 13)  (669 285)  (669 285)  routing T_13_17.sp4_v_t_29 <X> T_13_17.lc_trk_g3_0
 (16 13)  (670 285)  (670 285)  routing T_13_17.sp4_v_t_29 <X> T_13_17.lc_trk_g3_0
 (17 13)  (671 285)  (671 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (22 13)  (676 285)  (676 285)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (31 13)  (685 285)  (685 285)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.wire_logic_cluster/lc_6/in_3
 (40 13)  (694 285)  (694 285)  LC_6 Logic Functioning bit
 (41 13)  (695 285)  (695 285)  LC_6 Logic Functioning bit
 (5 14)  (659 286)  (659 286)  routing T_13_17.sp4_v_t_38 <X> T_13_17.sp4_h_l_44
 (14 14)  (668 286)  (668 286)  routing T_13_17.rgt_op_4 <X> T_13_17.lc_trk_g3_4
 (15 14)  (669 286)  (669 286)  routing T_13_17.rgt_op_5 <X> T_13_17.lc_trk_g3_5
 (17 14)  (671 286)  (671 286)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (672 286)  (672 286)  routing T_13_17.rgt_op_5 <X> T_13_17.lc_trk_g3_5
 (26 14)  (680 286)  (680 286)  routing T_13_17.lc_trk_g3_4 <X> T_13_17.wire_logic_cluster/lc_7/in_0
 (28 14)  (682 286)  (682 286)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 286)  (683 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 286)  (684 286)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 286)  (686 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 286)  (687 286)  routing T_13_17.lc_trk_g3_3 <X> T_13_17.wire_logic_cluster/lc_7/in_3
 (34 14)  (688 286)  (688 286)  routing T_13_17.lc_trk_g3_3 <X> T_13_17.wire_logic_cluster/lc_7/in_3
 (35 14)  (689 286)  (689 286)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.input_2_7
 (37 14)  (691 286)  (691 286)  LC_7 Logic Functioning bit
 (39 14)  (693 286)  (693 286)  LC_7 Logic Functioning bit
 (42 14)  (696 286)  (696 286)  LC_7 Logic Functioning bit
 (43 14)  (697 286)  (697 286)  LC_7 Logic Functioning bit
 (45 14)  (699 286)  (699 286)  LC_7 Logic Functioning bit
 (48 14)  (702 286)  (702 286)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (4 15)  (658 287)  (658 287)  routing T_13_17.sp4_v_t_38 <X> T_13_17.sp4_h_l_44
 (6 15)  (660 287)  (660 287)  routing T_13_17.sp4_v_t_38 <X> T_13_17.sp4_h_l_44
 (15 15)  (669 287)  (669 287)  routing T_13_17.rgt_op_4 <X> T_13_17.lc_trk_g3_4
 (17 15)  (671 287)  (671 287)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (27 15)  (681 287)  (681 287)  routing T_13_17.lc_trk_g3_4 <X> T_13_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 287)  (682 287)  routing T_13_17.lc_trk_g3_4 <X> T_13_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 287)  (683 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 287)  (684 287)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.wire_logic_cluster/lc_7/in_1
 (31 15)  (685 287)  (685 287)  routing T_13_17.lc_trk_g3_3 <X> T_13_17.wire_logic_cluster/lc_7/in_3
 (32 15)  (686 287)  (686 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (687 287)  (687 287)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.input_2_7
 (35 15)  (689 287)  (689 287)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.input_2_7
 (42 15)  (696 287)  (696 287)  LC_7 Logic Functioning bit
 (43 15)  (697 287)  (697 287)  LC_7 Logic Functioning bit


LogicTile_14_17

 (3 0)  (711 272)  (711 272)  routing T_14_17.sp12_v_t_23 <X> T_14_17.sp12_v_b_0
 (5 0)  (713 272)  (713 272)  routing T_14_17.sp4_v_t_37 <X> T_14_17.sp4_h_r_0
 (21 0)  (729 272)  (729 272)  routing T_14_17.lft_op_3 <X> T_14_17.lc_trk_g0_3
 (22 0)  (730 272)  (730 272)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (732 272)  (732 272)  routing T_14_17.lft_op_3 <X> T_14_17.lc_trk_g0_3
 (22 1)  (730 273)  (730 273)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (731 273)  (731 273)  routing T_14_17.sp12_h_r_10 <X> T_14_17.lc_trk_g0_2
 (0 2)  (708 274)  (708 274)  routing T_14_17.glb_netwk_6 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (1 2)  (709 274)  (709 274)  routing T_14_17.glb_netwk_6 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (2 2)  (710 274)  (710 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (730 274)  (730 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (731 274)  (731 274)  routing T_14_17.sp4_v_b_23 <X> T_14_17.lc_trk_g0_7
 (24 2)  (732 274)  (732 274)  routing T_14_17.sp4_v_b_23 <X> T_14_17.lc_trk_g0_7
 (27 2)  (735 274)  (735 274)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 274)  (736 274)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 274)  (737 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 274)  (738 274)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_1/in_1
 (31 2)  (739 274)  (739 274)  routing T_14_17.lc_trk_g2_4 <X> T_14_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 274)  (740 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 274)  (741 274)  routing T_14_17.lc_trk_g2_4 <X> T_14_17.wire_logic_cluster/lc_1/in_3
 (35 2)  (743 274)  (743 274)  routing T_14_17.lc_trk_g0_7 <X> T_14_17.input_2_1
 (36 2)  (744 274)  (744 274)  LC_1 Logic Functioning bit
 (43 2)  (751 274)  (751 274)  LC_1 Logic Functioning bit
 (45 2)  (753 274)  (753 274)  LC_1 Logic Functioning bit
 (27 3)  (735 275)  (735 275)  routing T_14_17.lc_trk_g3_0 <X> T_14_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 275)  (736 275)  routing T_14_17.lc_trk_g3_0 <X> T_14_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 275)  (737 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 275)  (738 275)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_1/in_1
 (32 3)  (740 275)  (740 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (743 275)  (743 275)  routing T_14_17.lc_trk_g0_7 <X> T_14_17.input_2_1
 (41 3)  (749 275)  (749 275)  LC_1 Logic Functioning bit
 (43 3)  (751 275)  (751 275)  LC_1 Logic Functioning bit
 (22 4)  (730 276)  (730 276)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (731 276)  (731 276)  routing T_14_17.sp12_h_l_16 <X> T_14_17.lc_trk_g1_3
 (21 5)  (729 277)  (729 277)  routing T_14_17.sp12_h_l_16 <X> T_14_17.lc_trk_g1_3
 (11 6)  (719 278)  (719 278)  routing T_14_17.sp4_h_l_37 <X> T_14_17.sp4_v_t_40
 (14 6)  (722 278)  (722 278)  routing T_14_17.wire_logic_cluster/lc_4/out <X> T_14_17.lc_trk_g1_4
 (21 6)  (729 278)  (729 278)  routing T_14_17.sp4_h_l_2 <X> T_14_17.lc_trk_g1_7
 (22 6)  (730 278)  (730 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (731 278)  (731 278)  routing T_14_17.sp4_h_l_2 <X> T_14_17.lc_trk_g1_7
 (24 6)  (732 278)  (732 278)  routing T_14_17.sp4_h_l_2 <X> T_14_17.lc_trk_g1_7
 (25 6)  (733 278)  (733 278)  routing T_14_17.lft_op_6 <X> T_14_17.lc_trk_g1_6
 (17 7)  (725 279)  (725 279)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (730 279)  (730 279)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (732 279)  (732 279)  routing T_14_17.lft_op_6 <X> T_14_17.lc_trk_g1_6
 (22 8)  (730 280)  (730 280)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (732 280)  (732 280)  routing T_14_17.tnr_op_3 <X> T_14_17.lc_trk_g2_3
 (32 8)  (740 280)  (740 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 280)  (741 280)  routing T_14_17.lc_trk_g3_2 <X> T_14_17.wire_logic_cluster/lc_4/in_3
 (34 8)  (742 280)  (742 280)  routing T_14_17.lc_trk_g3_2 <X> T_14_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 280)  (744 280)  LC_4 Logic Functioning bit
 (37 8)  (745 280)  (745 280)  LC_4 Logic Functioning bit
 (38 8)  (746 280)  (746 280)  LC_4 Logic Functioning bit
 (39 8)  (747 280)  (747 280)  LC_4 Logic Functioning bit
 (40 8)  (748 280)  (748 280)  LC_4 Logic Functioning bit
 (42 8)  (750 280)  (750 280)  LC_4 Logic Functioning bit
 (45 8)  (753 280)  (753 280)  LC_4 Logic Functioning bit
 (46 8)  (754 280)  (754 280)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (47 8)  (755 280)  (755 280)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (51 8)  (759 280)  (759 280)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (22 9)  (730 281)  (730 281)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (732 281)  (732 281)  routing T_14_17.tnl_op_2 <X> T_14_17.lc_trk_g2_2
 (25 9)  (733 281)  (733 281)  routing T_14_17.tnl_op_2 <X> T_14_17.lc_trk_g2_2
 (26 9)  (734 281)  (734 281)  routing T_14_17.lc_trk_g1_3 <X> T_14_17.wire_logic_cluster/lc_4/in_0
 (27 9)  (735 281)  (735 281)  routing T_14_17.lc_trk_g1_3 <X> T_14_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 281)  (737 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (739 281)  (739 281)  routing T_14_17.lc_trk_g3_2 <X> T_14_17.wire_logic_cluster/lc_4/in_3
 (36 9)  (744 281)  (744 281)  LC_4 Logic Functioning bit
 (37 9)  (745 281)  (745 281)  LC_4 Logic Functioning bit
 (38 9)  (746 281)  (746 281)  LC_4 Logic Functioning bit
 (39 9)  (747 281)  (747 281)  LC_4 Logic Functioning bit
 (41 9)  (749 281)  (749 281)  LC_4 Logic Functioning bit
 (43 9)  (751 281)  (751 281)  LC_4 Logic Functioning bit
 (48 9)  (756 281)  (756 281)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (17 10)  (725 282)  (725 282)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (726 282)  (726 282)  routing T_14_17.wire_logic_cluster/lc_5/out <X> T_14_17.lc_trk_g2_5
 (25 10)  (733 282)  (733 282)  routing T_14_17.wire_logic_cluster/lc_6/out <X> T_14_17.lc_trk_g2_6
 (26 10)  (734 282)  (734 282)  routing T_14_17.lc_trk_g2_5 <X> T_14_17.wire_logic_cluster/lc_5/in_0
 (27 10)  (735 282)  (735 282)  routing T_14_17.lc_trk_g3_3 <X> T_14_17.wire_logic_cluster/lc_5/in_1
 (28 10)  (736 282)  (736 282)  routing T_14_17.lc_trk_g3_3 <X> T_14_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 282)  (737 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (739 282)  (739 282)  routing T_14_17.lc_trk_g1_7 <X> T_14_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 282)  (740 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 282)  (742 282)  routing T_14_17.lc_trk_g1_7 <X> T_14_17.wire_logic_cluster/lc_5/in_3
 (35 10)  (743 282)  (743 282)  routing T_14_17.lc_trk_g1_6 <X> T_14_17.input_2_5
 (43 10)  (751 282)  (751 282)  LC_5 Logic Functioning bit
 (45 10)  (753 282)  (753 282)  LC_5 Logic Functioning bit
 (51 10)  (759 282)  (759 282)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (6 11)  (714 283)  (714 283)  routing T_14_17.sp4_h_r_6 <X> T_14_17.sp4_h_l_43
 (17 11)  (725 283)  (725 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 11)  (730 283)  (730 283)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (28 11)  (736 283)  (736 283)  routing T_14_17.lc_trk_g2_5 <X> T_14_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 283)  (737 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 283)  (738 283)  routing T_14_17.lc_trk_g3_3 <X> T_14_17.wire_logic_cluster/lc_5/in_1
 (31 11)  (739 283)  (739 283)  routing T_14_17.lc_trk_g1_7 <X> T_14_17.wire_logic_cluster/lc_5/in_3
 (32 11)  (740 283)  (740 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (742 283)  (742 283)  routing T_14_17.lc_trk_g1_6 <X> T_14_17.input_2_5
 (35 11)  (743 283)  (743 283)  routing T_14_17.lc_trk_g1_6 <X> T_14_17.input_2_5
 (37 11)  (745 283)  (745 283)  LC_5 Logic Functioning bit
 (39 11)  (747 283)  (747 283)  LC_5 Logic Functioning bit
 (40 11)  (748 283)  (748 283)  LC_5 Logic Functioning bit
 (42 11)  (750 283)  (750 283)  LC_5 Logic Functioning bit
 (43 11)  (751 283)  (751 283)  LC_5 Logic Functioning bit
 (15 12)  (723 284)  (723 284)  routing T_14_17.sp4_h_r_33 <X> T_14_17.lc_trk_g3_1
 (16 12)  (724 284)  (724 284)  routing T_14_17.sp4_h_r_33 <X> T_14_17.lc_trk_g3_1
 (17 12)  (725 284)  (725 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (726 284)  (726 284)  routing T_14_17.sp4_h_r_33 <X> T_14_17.lc_trk_g3_1
 (21 12)  (729 284)  (729 284)  routing T_14_17.bnl_op_3 <X> T_14_17.lc_trk_g3_3
 (22 12)  (730 284)  (730 284)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (29 12)  (737 284)  (737 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (739 284)  (739 284)  routing T_14_17.lc_trk_g1_4 <X> T_14_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 284)  (740 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (742 284)  (742 284)  routing T_14_17.lc_trk_g1_4 <X> T_14_17.wire_logic_cluster/lc_6/in_3
 (35 12)  (743 284)  (743 284)  routing T_14_17.lc_trk_g2_6 <X> T_14_17.input_2_6
 (37 12)  (745 284)  (745 284)  LC_6 Logic Functioning bit
 (42 12)  (750 284)  (750 284)  LC_6 Logic Functioning bit
 (45 12)  (753 284)  (753 284)  LC_6 Logic Functioning bit
 (51 12)  (759 284)  (759 284)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (14 13)  (722 285)  (722 285)  routing T_14_17.sp4_r_v_b_40 <X> T_14_17.lc_trk_g3_0
 (17 13)  (725 285)  (725 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (21 13)  (729 285)  (729 285)  routing T_14_17.bnl_op_3 <X> T_14_17.lc_trk_g3_3
 (22 13)  (730 285)  (730 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (734 285)  (734 285)  routing T_14_17.lc_trk_g0_2 <X> T_14_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 285)  (737 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 285)  (738 285)  routing T_14_17.lc_trk_g0_3 <X> T_14_17.wire_logic_cluster/lc_6/in_1
 (32 13)  (740 285)  (740 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (741 285)  (741 285)  routing T_14_17.lc_trk_g2_6 <X> T_14_17.input_2_6
 (35 13)  (743 285)  (743 285)  routing T_14_17.lc_trk_g2_6 <X> T_14_17.input_2_6
 (37 13)  (745 285)  (745 285)  LC_6 Logic Functioning bit
 (41 13)  (749 285)  (749 285)  LC_6 Logic Functioning bit
 (42 13)  (750 285)  (750 285)  LC_6 Logic Functioning bit
 (43 13)  (751 285)  (751 285)  LC_6 Logic Functioning bit
 (21 14)  (729 286)  (729 286)  routing T_14_17.sp4_h_l_34 <X> T_14_17.lc_trk_g3_7
 (22 14)  (730 286)  (730 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (731 286)  (731 286)  routing T_14_17.sp4_h_l_34 <X> T_14_17.lc_trk_g3_7
 (24 14)  (732 286)  (732 286)  routing T_14_17.sp4_h_l_34 <X> T_14_17.lc_trk_g3_7
 (27 14)  (735 286)  (735 286)  routing T_14_17.lc_trk_g3_1 <X> T_14_17.wire_logic_cluster/lc_7/in_1
 (28 14)  (736 286)  (736 286)  routing T_14_17.lc_trk_g3_1 <X> T_14_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 286)  (737 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (740 286)  (740 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 286)  (741 286)  routing T_14_17.lc_trk_g2_2 <X> T_14_17.wire_logic_cluster/lc_7/in_3
 (40 14)  (748 286)  (748 286)  LC_7 Logic Functioning bit
 (51 14)  (759 286)  (759 286)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (53 14)  (761 286)  (761 286)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (21 15)  (729 287)  (729 287)  routing T_14_17.sp4_h_l_34 <X> T_14_17.lc_trk_g3_7
 (26 15)  (734 287)  (734 287)  routing T_14_17.lc_trk_g2_3 <X> T_14_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 287)  (736 287)  routing T_14_17.lc_trk_g2_3 <X> T_14_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 287)  (737 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (739 287)  (739 287)  routing T_14_17.lc_trk_g2_2 <X> T_14_17.wire_logic_cluster/lc_7/in_3
 (32 15)  (740 287)  (740 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (741 287)  (741 287)  routing T_14_17.lc_trk_g3_0 <X> T_14_17.input_2_7
 (34 15)  (742 287)  (742 287)  routing T_14_17.lc_trk_g3_0 <X> T_14_17.input_2_7
 (51 15)  (759 287)  (759 287)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_15_17

 (0 2)  (762 274)  (762 274)  routing T_15_17.glb_netwk_6 <X> T_15_17.wire_logic_cluster/lc_7/clk
 (1 2)  (763 274)  (763 274)  routing T_15_17.glb_netwk_6 <X> T_15_17.wire_logic_cluster/lc_7/clk
 (2 2)  (764 274)  (764 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (777 274)  (777 274)  routing T_15_17.sp4_h_r_13 <X> T_15_17.lc_trk_g0_5
 (16 2)  (778 274)  (778 274)  routing T_15_17.sp4_h_r_13 <X> T_15_17.lc_trk_g0_5
 (17 2)  (779 274)  (779 274)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (780 274)  (780 274)  routing T_15_17.sp4_h_r_13 <X> T_15_17.lc_trk_g0_5
 (17 3)  (779 275)  (779 275)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (15 4)  (777 276)  (777 276)  routing T_15_17.lft_op_1 <X> T_15_17.lc_trk_g1_1
 (17 4)  (779 276)  (779 276)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (780 276)  (780 276)  routing T_15_17.lft_op_1 <X> T_15_17.lc_trk_g1_1
 (26 4)  (788 276)  (788 276)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_2/in_0
 (29 4)  (791 276)  (791 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 276)  (792 276)  routing T_15_17.lc_trk_g0_5 <X> T_15_17.wire_logic_cluster/lc_2/in_1
 (31 4)  (793 276)  (793 276)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 276)  (794 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 276)  (795 276)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 276)  (796 276)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.wire_logic_cluster/lc_2/in_3
 (41 4)  (803 276)  (803 276)  LC_2 Logic Functioning bit
 (43 4)  (805 276)  (805 276)  LC_2 Logic Functioning bit
 (26 5)  (788 277)  (788 277)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_2/in_0
 (27 5)  (789 277)  (789 277)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 277)  (791 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (793 277)  (793 277)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.wire_logic_cluster/lc_2/in_3
 (51 5)  (813 277)  (813 277)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (0 6)  (762 278)  (762 278)  routing T_15_17.glb_netwk_2 <X> T_15_17.glb2local_0
 (1 6)  (763 278)  (763 278)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_2 glb2local_0
 (22 6)  (784 278)  (784 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (785 278)  (785 278)  routing T_15_17.sp4_v_b_23 <X> T_15_17.lc_trk_g1_7
 (24 6)  (786 278)  (786 278)  routing T_15_17.sp4_v_b_23 <X> T_15_17.lc_trk_g1_7
 (27 6)  (789 278)  (789 278)  routing T_15_17.lc_trk_g1_1 <X> T_15_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 278)  (791 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (793 278)  (793 278)  routing T_15_17.lc_trk_g0_4 <X> T_15_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 278)  (794 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (41 6)  (803 278)  (803 278)  LC_3 Logic Functioning bit
 (43 6)  (805 278)  (805 278)  LC_3 Logic Functioning bit
 (45 6)  (807 278)  (807 278)  LC_3 Logic Functioning bit
 (53 6)  (815 278)  (815 278)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (6 7)  (768 279)  (768 279)  routing T_15_17.sp4_h_r_3 <X> T_15_17.sp4_h_l_38
 (41 7)  (803 279)  (803 279)  LC_3 Logic Functioning bit
 (43 7)  (805 279)  (805 279)  LC_3 Logic Functioning bit
 (51 7)  (813 279)  (813 279)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (8 14)  (770 286)  (770 286)  routing T_15_17.sp4_v_t_41 <X> T_15_17.sp4_h_l_47
 (9 14)  (771 286)  (771 286)  routing T_15_17.sp4_v_t_41 <X> T_15_17.sp4_h_l_47
 (10 14)  (772 286)  (772 286)  routing T_15_17.sp4_v_t_41 <X> T_15_17.sp4_h_l_47
 (22 15)  (784 287)  (784 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (787 287)  (787 287)  routing T_15_17.sp4_r_v_b_46 <X> T_15_17.lc_trk_g3_6


LogicTile_16_17

 (17 0)  (833 272)  (833 272)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (25 0)  (841 272)  (841 272)  routing T_16_17.wire_logic_cluster/lc_2/out <X> T_16_17.lc_trk_g0_2
 (3 1)  (819 273)  (819 273)  routing T_16_17.sp12_h_l_23 <X> T_16_17.sp12_v_b_0
 (22 1)  (838 273)  (838 273)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (0 2)  (816 274)  (816 274)  routing T_16_17.glb_netwk_6 <X> T_16_17.wire_logic_cluster/lc_7/clk
 (1 2)  (817 274)  (817 274)  routing T_16_17.glb_netwk_6 <X> T_16_17.wire_logic_cluster/lc_7/clk
 (2 2)  (818 274)  (818 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (830 274)  (830 274)  routing T_16_17.wire_logic_cluster/lc_4/out <X> T_16_17.lc_trk_g0_4
 (22 2)  (838 274)  (838 274)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (32 2)  (848 274)  (848 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 274)  (849 274)  routing T_16_17.lc_trk_g3_1 <X> T_16_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (850 274)  (850 274)  routing T_16_17.lc_trk_g3_1 <X> T_16_17.wire_logic_cluster/lc_1/in_3
 (40 2)  (856 274)  (856 274)  LC_1 Logic Functioning bit
 (41 2)  (857 274)  (857 274)  LC_1 Logic Functioning bit
 (42 2)  (858 274)  (858 274)  LC_1 Logic Functioning bit
 (43 2)  (859 274)  (859 274)  LC_1 Logic Functioning bit
 (45 2)  (861 274)  (861 274)  LC_1 Logic Functioning bit
 (47 2)  (863 274)  (863 274)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (5 3)  (821 275)  (821 275)  routing T_16_17.sp4_h_l_37 <X> T_16_17.sp4_v_t_37
 (17 3)  (833 275)  (833 275)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (40 3)  (856 275)  (856 275)  LC_1 Logic Functioning bit
 (41 3)  (857 275)  (857 275)  LC_1 Logic Functioning bit
 (42 3)  (858 275)  (858 275)  LC_1 Logic Functioning bit
 (43 3)  (859 275)  (859 275)  LC_1 Logic Functioning bit
 (51 3)  (867 275)  (867 275)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (29 4)  (845 276)  (845 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 276)  (846 276)  routing T_16_17.lc_trk_g0_7 <X> T_16_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (848 276)  (848 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 276)  (849 276)  routing T_16_17.lc_trk_g2_1 <X> T_16_17.wire_logic_cluster/lc_2/in_3
 (42 4)  (858 276)  (858 276)  LC_2 Logic Functioning bit
 (45 4)  (861 276)  (861 276)  LC_2 Logic Functioning bit
 (47 4)  (863 276)  (863 276)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (28 5)  (844 277)  (844 277)  routing T_16_17.lc_trk_g2_0 <X> T_16_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 277)  (845 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 277)  (846 277)  routing T_16_17.lc_trk_g0_7 <X> T_16_17.wire_logic_cluster/lc_2/in_1
 (32 5)  (848 277)  (848 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (851 277)  (851 277)  routing T_16_17.lc_trk_g0_2 <X> T_16_17.input_2_2
 (40 5)  (856 277)  (856 277)  LC_2 Logic Functioning bit
 (48 5)  (864 277)  (864 277)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (51 5)  (867 277)  (867 277)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (26 6)  (842 278)  (842 278)  routing T_16_17.lc_trk_g3_4 <X> T_16_17.wire_logic_cluster/lc_3/in_0
 (31 6)  (847 278)  (847 278)  routing T_16_17.lc_trk_g2_6 <X> T_16_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 278)  (848 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 278)  (849 278)  routing T_16_17.lc_trk_g2_6 <X> T_16_17.wire_logic_cluster/lc_3/in_3
 (38 6)  (854 278)  (854 278)  LC_3 Logic Functioning bit
 (39 6)  (855 278)  (855 278)  LC_3 Logic Functioning bit
 (40 6)  (856 278)  (856 278)  LC_3 Logic Functioning bit
 (27 7)  (843 279)  (843 279)  routing T_16_17.lc_trk_g3_4 <X> T_16_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 279)  (844 279)  routing T_16_17.lc_trk_g3_4 <X> T_16_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 279)  (845 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (847 279)  (847 279)  routing T_16_17.lc_trk_g2_6 <X> T_16_17.wire_logic_cluster/lc_3/in_3
 (32 7)  (848 279)  (848 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (38 7)  (854 279)  (854 279)  LC_3 Logic Functioning bit
 (39 7)  (855 279)  (855 279)  LC_3 Logic Functioning bit
 (41 7)  (857 279)  (857 279)  LC_3 Logic Functioning bit
 (14 8)  (830 280)  (830 280)  routing T_16_17.sp12_v_b_0 <X> T_16_17.lc_trk_g2_0
 (15 8)  (831 280)  (831 280)  routing T_16_17.sp4_v_t_28 <X> T_16_17.lc_trk_g2_1
 (16 8)  (832 280)  (832 280)  routing T_16_17.sp4_v_t_28 <X> T_16_17.lc_trk_g2_1
 (17 8)  (833 280)  (833 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (26 8)  (842 280)  (842 280)  routing T_16_17.lc_trk_g0_4 <X> T_16_17.wire_logic_cluster/lc_4/in_0
 (27 8)  (843 280)  (843 280)  routing T_16_17.lc_trk_g3_6 <X> T_16_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (844 280)  (844 280)  routing T_16_17.lc_trk_g3_6 <X> T_16_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 280)  (845 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 280)  (846 280)  routing T_16_17.lc_trk_g3_6 <X> T_16_17.wire_logic_cluster/lc_4/in_1
 (31 8)  (847 280)  (847 280)  routing T_16_17.lc_trk_g2_7 <X> T_16_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 280)  (848 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 280)  (849 280)  routing T_16_17.lc_trk_g2_7 <X> T_16_17.wire_logic_cluster/lc_4/in_3
 (41 8)  (857 280)  (857 280)  LC_4 Logic Functioning bit
 (43 8)  (859 280)  (859 280)  LC_4 Logic Functioning bit
 (45 8)  (861 280)  (861 280)  LC_4 Logic Functioning bit
 (50 8)  (866 280)  (866 280)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (830 281)  (830 281)  routing T_16_17.sp12_v_b_0 <X> T_16_17.lc_trk_g2_0
 (15 9)  (831 281)  (831 281)  routing T_16_17.sp12_v_b_0 <X> T_16_17.lc_trk_g2_0
 (17 9)  (833 281)  (833 281)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_0 lc_trk_g2_0
 (29 9)  (845 281)  (845 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 281)  (846 281)  routing T_16_17.lc_trk_g3_6 <X> T_16_17.wire_logic_cluster/lc_4/in_1
 (31 9)  (847 281)  (847 281)  routing T_16_17.lc_trk_g2_7 <X> T_16_17.wire_logic_cluster/lc_4/in_3
 (36 9)  (852 281)  (852 281)  LC_4 Logic Functioning bit
 (37 9)  (853 281)  (853 281)  LC_4 Logic Functioning bit
 (39 9)  (855 281)  (855 281)  LC_4 Logic Functioning bit
 (40 9)  (856 281)  (856 281)  LC_4 Logic Functioning bit
 (42 9)  (858 281)  (858 281)  LC_4 Logic Functioning bit
 (53 9)  (869 281)  (869 281)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (13 10)  (829 282)  (829 282)  routing T_16_17.sp4_h_r_8 <X> T_16_17.sp4_v_t_45
 (21 10)  (837 282)  (837 282)  routing T_16_17.sp4_h_r_39 <X> T_16_17.lc_trk_g2_7
 (22 10)  (838 282)  (838 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (839 282)  (839 282)  routing T_16_17.sp4_h_r_39 <X> T_16_17.lc_trk_g2_7
 (24 10)  (840 282)  (840 282)  routing T_16_17.sp4_h_r_39 <X> T_16_17.lc_trk_g2_7
 (12 11)  (828 283)  (828 283)  routing T_16_17.sp4_h_r_8 <X> T_16_17.sp4_v_t_45
 (22 11)  (838 283)  (838 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (841 283)  (841 283)  routing T_16_17.sp4_r_v_b_38 <X> T_16_17.lc_trk_g2_6
 (0 12)  (816 284)  (816 284)  routing T_16_17.glb_netwk_2 <X> T_16_17.glb2local_3
 (1 12)  (817 284)  (817 284)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_2 glb2local_3
 (15 12)  (831 284)  (831 284)  routing T_16_17.sp4_h_r_41 <X> T_16_17.lc_trk_g3_1
 (16 12)  (832 284)  (832 284)  routing T_16_17.sp4_h_r_41 <X> T_16_17.lc_trk_g3_1
 (17 12)  (833 284)  (833 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (834 284)  (834 284)  routing T_16_17.sp4_h_r_41 <X> T_16_17.lc_trk_g3_1
 (22 12)  (838 284)  (838 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (18 13)  (834 285)  (834 285)  routing T_16_17.sp4_h_r_41 <X> T_16_17.lc_trk_g3_1
 (21 13)  (837 285)  (837 285)  routing T_16_17.sp4_r_v_b_43 <X> T_16_17.lc_trk_g3_3
 (3 14)  (819 286)  (819 286)  routing T_16_17.sp12_h_r_1 <X> T_16_17.sp12_v_t_22
 (5 14)  (821 286)  (821 286)  routing T_16_17.sp4_v_t_38 <X> T_16_17.sp4_h_l_44
 (29 14)  (845 286)  (845 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 286)  (846 286)  routing T_16_17.lc_trk_g0_4 <X> T_16_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (848 286)  (848 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 286)  (849 286)  routing T_16_17.lc_trk_g3_3 <X> T_16_17.wire_logic_cluster/lc_7/in_3
 (34 14)  (850 286)  (850 286)  routing T_16_17.lc_trk_g3_3 <X> T_16_17.wire_logic_cluster/lc_7/in_3
 (40 14)  (856 286)  (856 286)  LC_7 Logic Functioning bit
 (42 14)  (858 286)  (858 286)  LC_7 Logic Functioning bit
 (46 14)  (862 286)  (862 286)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (52 14)  (868 286)  (868 286)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (3 15)  (819 287)  (819 287)  routing T_16_17.sp12_h_r_1 <X> T_16_17.sp12_v_t_22
 (4 15)  (820 287)  (820 287)  routing T_16_17.sp4_v_t_38 <X> T_16_17.sp4_h_l_44
 (6 15)  (822 287)  (822 287)  routing T_16_17.sp4_v_t_38 <X> T_16_17.sp4_h_l_44
 (17 15)  (833 287)  (833 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (22 15)  (838 287)  (838 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (841 287)  (841 287)  routing T_16_17.sp4_r_v_b_46 <X> T_16_17.lc_trk_g3_6
 (29 15)  (845 287)  (845 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (847 287)  (847 287)  routing T_16_17.lc_trk_g3_3 <X> T_16_17.wire_logic_cluster/lc_7/in_3
 (46 15)  (862 287)  (862 287)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_17_17

 (28 0)  (902 272)  (902 272)  routing T_17_17.lc_trk_g2_5 <X> T_17_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 272)  (903 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 272)  (904 272)  routing T_17_17.lc_trk_g2_5 <X> T_17_17.wire_logic_cluster/lc_0/in_1
 (32 0)  (906 272)  (906 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (908 272)  (908 272)  routing T_17_17.lc_trk_g1_2 <X> T_17_17.wire_logic_cluster/lc_0/in_3
 (35 0)  (909 272)  (909 272)  routing T_17_17.lc_trk_g3_7 <X> T_17_17.input_2_0
 (36 0)  (910 272)  (910 272)  LC_0 Logic Functioning bit
 (15 1)  (889 273)  (889 273)  routing T_17_17.sp4_v_t_5 <X> T_17_17.lc_trk_g0_0
 (16 1)  (890 273)  (890 273)  routing T_17_17.sp4_v_t_5 <X> T_17_17.lc_trk_g0_0
 (17 1)  (891 273)  (891 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (22 1)  (896 273)  (896 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (897 273)  (897 273)  routing T_17_17.sp4_h_r_2 <X> T_17_17.lc_trk_g0_2
 (24 1)  (898 273)  (898 273)  routing T_17_17.sp4_h_r_2 <X> T_17_17.lc_trk_g0_2
 (25 1)  (899 273)  (899 273)  routing T_17_17.sp4_h_r_2 <X> T_17_17.lc_trk_g0_2
 (26 1)  (900 273)  (900 273)  routing T_17_17.lc_trk_g0_2 <X> T_17_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 273)  (903 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (905 273)  (905 273)  routing T_17_17.lc_trk_g1_2 <X> T_17_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (906 273)  (906 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (907 273)  (907 273)  routing T_17_17.lc_trk_g3_7 <X> T_17_17.input_2_0
 (34 1)  (908 273)  (908 273)  routing T_17_17.lc_trk_g3_7 <X> T_17_17.input_2_0
 (35 1)  (909 273)  (909 273)  routing T_17_17.lc_trk_g3_7 <X> T_17_17.input_2_0
 (29 2)  (903 274)  (903 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (905 274)  (905 274)  routing T_17_17.lc_trk_g3_5 <X> T_17_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 274)  (906 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 274)  (907 274)  routing T_17_17.lc_trk_g3_5 <X> T_17_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (908 274)  (908 274)  routing T_17_17.lc_trk_g3_5 <X> T_17_17.wire_logic_cluster/lc_1/in_3
 (38 2)  (912 274)  (912 274)  LC_1 Logic Functioning bit
 (41 2)  (915 274)  (915 274)  LC_1 Logic Functioning bit
 (50 2)  (924 274)  (924 274)  Cascade bit: LH_LC01_inmux02_5

 (3 3)  (877 275)  (877 275)  routing T_17_17.sp12_v_b_0 <X> T_17_17.sp12_h_l_23
 (26 3)  (900 275)  (900 275)  routing T_17_17.lc_trk_g3_2 <X> T_17_17.wire_logic_cluster/lc_1/in_0
 (27 3)  (901 275)  (901 275)  routing T_17_17.lc_trk_g3_2 <X> T_17_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (902 275)  (902 275)  routing T_17_17.lc_trk_g3_2 <X> T_17_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 275)  (903 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (40 3)  (914 275)  (914 275)  LC_1 Logic Functioning bit
 (51 3)  (925 275)  (925 275)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (25 4)  (899 276)  (899 276)  routing T_17_17.sp4_h_r_10 <X> T_17_17.lc_trk_g1_2
 (27 4)  (901 276)  (901 276)  routing T_17_17.lc_trk_g1_2 <X> T_17_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 276)  (903 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (905 276)  (905 276)  routing T_17_17.lc_trk_g1_4 <X> T_17_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 276)  (906 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (908 276)  (908 276)  routing T_17_17.lc_trk_g1_4 <X> T_17_17.wire_logic_cluster/lc_2/in_3
 (38 4)  (912 276)  (912 276)  LC_2 Logic Functioning bit
 (39 4)  (913 276)  (913 276)  LC_2 Logic Functioning bit
 (40 4)  (914 276)  (914 276)  LC_2 Logic Functioning bit
 (52 4)  (926 276)  (926 276)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (22 5)  (896 277)  (896 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (897 277)  (897 277)  routing T_17_17.sp4_h_r_10 <X> T_17_17.lc_trk_g1_2
 (24 5)  (898 277)  (898 277)  routing T_17_17.sp4_h_r_10 <X> T_17_17.lc_trk_g1_2
 (26 5)  (900 277)  (900 277)  routing T_17_17.lc_trk_g0_2 <X> T_17_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 277)  (903 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (904 277)  (904 277)  routing T_17_17.lc_trk_g1_2 <X> T_17_17.wire_logic_cluster/lc_2/in_1
 (32 5)  (906 277)  (906 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (907 277)  (907 277)  routing T_17_17.lc_trk_g2_2 <X> T_17_17.input_2_2
 (35 5)  (909 277)  (909 277)  routing T_17_17.lc_trk_g2_2 <X> T_17_17.input_2_2
 (38 5)  (912 277)  (912 277)  LC_2 Logic Functioning bit
 (39 5)  (913 277)  (913 277)  LC_2 Logic Functioning bit
 (40 5)  (914 277)  (914 277)  LC_2 Logic Functioning bit
 (41 5)  (915 277)  (915 277)  LC_2 Logic Functioning bit
 (51 5)  (925 277)  (925 277)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (888 278)  (888 278)  routing T_17_17.wire_logic_cluster/lc_4/out <X> T_17_17.lc_trk_g1_4
 (21 6)  (895 278)  (895 278)  routing T_17_17.wire_logic_cluster/lc_7/out <X> T_17_17.lc_trk_g1_7
 (22 6)  (896 278)  (896 278)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (17 7)  (891 279)  (891 279)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (896 279)  (896 279)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (897 279)  (897 279)  routing T_17_17.sp4_h_r_6 <X> T_17_17.lc_trk_g1_6
 (24 7)  (898 279)  (898 279)  routing T_17_17.sp4_h_r_6 <X> T_17_17.lc_trk_g1_6
 (25 7)  (899 279)  (899 279)  routing T_17_17.sp4_h_r_6 <X> T_17_17.lc_trk_g1_6
 (31 8)  (905 280)  (905 280)  routing T_17_17.lc_trk_g1_6 <X> T_17_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 280)  (906 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (908 280)  (908 280)  routing T_17_17.lc_trk_g1_6 <X> T_17_17.wire_logic_cluster/lc_4/in_3
 (40 8)  (914 280)  (914 280)  LC_4 Logic Functioning bit
 (41 8)  (915 280)  (915 280)  LC_4 Logic Functioning bit
 (42 8)  (916 280)  (916 280)  LC_4 Logic Functioning bit
 (53 8)  (927 280)  (927 280)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (8 9)  (882 281)  (882 281)  routing T_17_17.sp4_h_r_7 <X> T_17_17.sp4_v_b_7
 (15 9)  (889 281)  (889 281)  routing T_17_17.tnr_op_0 <X> T_17_17.lc_trk_g2_0
 (17 9)  (891 281)  (891 281)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (22 9)  (896 281)  (896 281)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (898 281)  (898 281)  routing T_17_17.tnr_op_2 <X> T_17_17.lc_trk_g2_2
 (27 9)  (901 281)  (901 281)  routing T_17_17.lc_trk_g3_1 <X> T_17_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (902 281)  (902 281)  routing T_17_17.lc_trk_g3_1 <X> T_17_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 281)  (903 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (905 281)  (905 281)  routing T_17_17.lc_trk_g1_6 <X> T_17_17.wire_logic_cluster/lc_4/in_3
 (32 9)  (906 281)  (906 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (907 281)  (907 281)  routing T_17_17.lc_trk_g2_0 <X> T_17_17.input_2_4
 (40 9)  (914 281)  (914 281)  LC_4 Logic Functioning bit
 (41 9)  (915 281)  (915 281)  LC_4 Logic Functioning bit
 (43 9)  (917 281)  (917 281)  LC_4 Logic Functioning bit
 (11 10)  (885 282)  (885 282)  routing T_17_17.sp4_h_r_2 <X> T_17_17.sp4_v_t_45
 (13 10)  (887 282)  (887 282)  routing T_17_17.sp4_h_r_2 <X> T_17_17.sp4_v_t_45
 (16 10)  (890 282)  (890 282)  routing T_17_17.sp4_v_t_16 <X> T_17_17.lc_trk_g2_5
 (17 10)  (891 282)  (891 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (892 282)  (892 282)  routing T_17_17.sp4_v_t_16 <X> T_17_17.lc_trk_g2_5
 (25 10)  (899 282)  (899 282)  routing T_17_17.wire_logic_cluster/lc_6/out <X> T_17_17.lc_trk_g2_6
 (27 10)  (901 282)  (901 282)  routing T_17_17.lc_trk_g1_7 <X> T_17_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 282)  (903 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 282)  (904 282)  routing T_17_17.lc_trk_g1_7 <X> T_17_17.wire_logic_cluster/lc_5/in_1
 (31 10)  (905 282)  (905 282)  routing T_17_17.lc_trk_g2_6 <X> T_17_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 282)  (906 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 282)  (907 282)  routing T_17_17.lc_trk_g2_6 <X> T_17_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (910 282)  (910 282)  LC_5 Logic Functioning bit
 (38 10)  (912 282)  (912 282)  LC_5 Logic Functioning bit
 (39 10)  (913 282)  (913 282)  LC_5 Logic Functioning bit
 (43 10)  (917 282)  (917 282)  LC_5 Logic Functioning bit
 (50 10)  (924 282)  (924 282)  Cascade bit: LH_LC05_inmux02_5

 (53 10)  (927 282)  (927 282)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (12 11)  (886 283)  (886 283)  routing T_17_17.sp4_h_r_2 <X> T_17_17.sp4_v_t_45
 (22 11)  (896 283)  (896 283)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (30 11)  (904 283)  (904 283)  routing T_17_17.lc_trk_g1_7 <X> T_17_17.wire_logic_cluster/lc_5/in_1
 (31 11)  (905 283)  (905 283)  routing T_17_17.lc_trk_g2_6 <X> T_17_17.wire_logic_cluster/lc_5/in_3
 (36 11)  (910 283)  (910 283)  LC_5 Logic Functioning bit
 (38 11)  (912 283)  (912 283)  LC_5 Logic Functioning bit
 (39 11)  (913 283)  (913 283)  LC_5 Logic Functioning bit
 (43 11)  (917 283)  (917 283)  LC_5 Logic Functioning bit
 (15 12)  (889 284)  (889 284)  routing T_17_17.tnr_op_1 <X> T_17_17.lc_trk_g3_1
 (17 12)  (891 284)  (891 284)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (25 12)  (899 284)  (899 284)  routing T_17_17.wire_logic_cluster/lc_2/out <X> T_17_17.lc_trk_g3_2
 (27 12)  (901 284)  (901 284)  routing T_17_17.lc_trk_g3_4 <X> T_17_17.wire_logic_cluster/lc_6/in_1
 (28 12)  (902 284)  (902 284)  routing T_17_17.lc_trk_g3_4 <X> T_17_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 284)  (903 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 284)  (904 284)  routing T_17_17.lc_trk_g3_4 <X> T_17_17.wire_logic_cluster/lc_6/in_1
 (31 12)  (905 284)  (905 284)  routing T_17_17.lc_trk_g3_6 <X> T_17_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 284)  (906 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 284)  (907 284)  routing T_17_17.lc_trk_g3_6 <X> T_17_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (908 284)  (908 284)  routing T_17_17.lc_trk_g3_6 <X> T_17_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (910 284)  (910 284)  LC_6 Logic Functioning bit
 (37 12)  (911 284)  (911 284)  LC_6 Logic Functioning bit
 (38 12)  (912 284)  (912 284)  LC_6 Logic Functioning bit
 (39 12)  (913 284)  (913 284)  LC_6 Logic Functioning bit
 (40 12)  (914 284)  (914 284)  LC_6 Logic Functioning bit
 (41 12)  (915 284)  (915 284)  LC_6 Logic Functioning bit
 (42 12)  (916 284)  (916 284)  LC_6 Logic Functioning bit
 (43 12)  (917 284)  (917 284)  LC_6 Logic Functioning bit
 (22 13)  (896 285)  (896 285)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (28 13)  (902 285)  (902 285)  routing T_17_17.lc_trk_g2_0 <X> T_17_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 285)  (903 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (905 285)  (905 285)  routing T_17_17.lc_trk_g3_6 <X> T_17_17.wire_logic_cluster/lc_6/in_3
 (32 13)  (906 285)  (906 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (907 285)  (907 285)  routing T_17_17.lc_trk_g3_1 <X> T_17_17.input_2_6
 (34 13)  (908 285)  (908 285)  routing T_17_17.lc_trk_g3_1 <X> T_17_17.input_2_6
 (36 13)  (910 285)  (910 285)  LC_6 Logic Functioning bit
 (38 13)  (912 285)  (912 285)  LC_6 Logic Functioning bit
 (39 13)  (913 285)  (913 285)  LC_6 Logic Functioning bit
 (40 13)  (914 285)  (914 285)  LC_6 Logic Functioning bit
 (41 13)  (915 285)  (915 285)  LC_6 Logic Functioning bit
 (42 13)  (916 285)  (916 285)  LC_6 Logic Functioning bit
 (43 13)  (917 285)  (917 285)  LC_6 Logic Functioning bit
 (14 14)  (888 286)  (888 286)  routing T_17_17.rgt_op_4 <X> T_17_17.lc_trk_g3_4
 (15 14)  (889 286)  (889 286)  routing T_17_17.sp4_h_r_45 <X> T_17_17.lc_trk_g3_5
 (16 14)  (890 286)  (890 286)  routing T_17_17.sp4_h_r_45 <X> T_17_17.lc_trk_g3_5
 (17 14)  (891 286)  (891 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (892 286)  (892 286)  routing T_17_17.sp4_h_r_45 <X> T_17_17.lc_trk_g3_5
 (22 14)  (896 286)  (896 286)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_12 lc_trk_g3_7
 (23 14)  (897 286)  (897 286)  routing T_17_17.sp12_v_t_12 <X> T_17_17.lc_trk_g3_7
 (26 14)  (900 286)  (900 286)  routing T_17_17.lc_trk_g3_6 <X> T_17_17.wire_logic_cluster/lc_7/in_0
 (27 14)  (901 286)  (901 286)  routing T_17_17.lc_trk_g3_1 <X> T_17_17.wire_logic_cluster/lc_7/in_1
 (28 14)  (902 286)  (902 286)  routing T_17_17.lc_trk_g3_1 <X> T_17_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 286)  (903 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (906 286)  (906 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 286)  (907 286)  routing T_17_17.lc_trk_g2_0 <X> T_17_17.wire_logic_cluster/lc_7/in_3
 (35 14)  (909 286)  (909 286)  routing T_17_17.lc_trk_g3_4 <X> T_17_17.input_2_7
 (39 14)  (913 286)  (913 286)  LC_7 Logic Functioning bit
 (40 14)  (914 286)  (914 286)  LC_7 Logic Functioning bit
 (41 14)  (915 286)  (915 286)  LC_7 Logic Functioning bit
 (15 15)  (889 287)  (889 287)  routing T_17_17.rgt_op_4 <X> T_17_17.lc_trk_g3_4
 (17 15)  (891 287)  (891 287)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (18 15)  (892 287)  (892 287)  routing T_17_17.sp4_h_r_45 <X> T_17_17.lc_trk_g3_5
 (22 15)  (896 287)  (896 287)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (898 287)  (898 287)  routing T_17_17.tnr_op_6 <X> T_17_17.lc_trk_g3_6
 (26 15)  (900 287)  (900 287)  routing T_17_17.lc_trk_g3_6 <X> T_17_17.wire_logic_cluster/lc_7/in_0
 (27 15)  (901 287)  (901 287)  routing T_17_17.lc_trk_g3_6 <X> T_17_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (902 287)  (902 287)  routing T_17_17.lc_trk_g3_6 <X> T_17_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 287)  (903 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (32 15)  (906 287)  (906 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (907 287)  (907 287)  routing T_17_17.lc_trk_g3_4 <X> T_17_17.input_2_7
 (34 15)  (908 287)  (908 287)  routing T_17_17.lc_trk_g3_4 <X> T_17_17.input_2_7
 (38 15)  (912 287)  (912 287)  LC_7 Logic Functioning bit
 (39 15)  (913 287)  (913 287)  LC_7 Logic Functioning bit
 (40 15)  (914 287)  (914 287)  LC_7 Logic Functioning bit
 (41 15)  (915 287)  (915 287)  LC_7 Logic Functioning bit


LogicTile_18_17

 (27 0)  (955 272)  (955 272)  routing T_18_17.lc_trk_g3_6 <X> T_18_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (956 272)  (956 272)  routing T_18_17.lc_trk_g3_6 <X> T_18_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 272)  (957 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 272)  (958 272)  routing T_18_17.lc_trk_g3_6 <X> T_18_17.wire_logic_cluster/lc_0/in_1
 (31 0)  (959 272)  (959 272)  routing T_18_17.lc_trk_g1_4 <X> T_18_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 272)  (960 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (962 272)  (962 272)  routing T_18_17.lc_trk_g1_4 <X> T_18_17.wire_logic_cluster/lc_0/in_3
 (40 0)  (968 272)  (968 272)  LC_0 Logic Functioning bit
 (41 0)  (969 272)  (969 272)  LC_0 Logic Functioning bit
 (42 0)  (970 272)  (970 272)  LC_0 Logic Functioning bit
 (43 0)  (971 272)  (971 272)  LC_0 Logic Functioning bit
 (26 1)  (954 273)  (954 273)  routing T_18_17.lc_trk_g1_3 <X> T_18_17.wire_logic_cluster/lc_0/in_0
 (27 1)  (955 273)  (955 273)  routing T_18_17.lc_trk_g1_3 <X> T_18_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 273)  (957 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (958 273)  (958 273)  routing T_18_17.lc_trk_g3_6 <X> T_18_17.wire_logic_cluster/lc_0/in_1
 (36 1)  (964 273)  (964 273)  LC_0 Logic Functioning bit
 (37 1)  (965 273)  (965 273)  LC_0 Logic Functioning bit
 (38 1)  (966 273)  (966 273)  LC_0 Logic Functioning bit
 (39 1)  (967 273)  (967 273)  LC_0 Logic Functioning bit
 (41 1)  (969 273)  (969 273)  LC_0 Logic Functioning bit
 (43 1)  (971 273)  (971 273)  LC_0 Logic Functioning bit
 (0 2)  (928 274)  (928 274)  routing T_18_17.glb_netwk_6 <X> T_18_17.wire_logic_cluster/lc_7/clk
 (1 2)  (929 274)  (929 274)  routing T_18_17.glb_netwk_6 <X> T_18_17.wire_logic_cluster/lc_7/clk
 (2 2)  (930 274)  (930 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (950 274)  (950 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (28 2)  (956 274)  (956 274)  routing T_18_17.lc_trk_g2_4 <X> T_18_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 274)  (957 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (958 274)  (958 274)  routing T_18_17.lc_trk_g2_4 <X> T_18_17.wire_logic_cluster/lc_1/in_1
 (31 2)  (959 274)  (959 274)  routing T_18_17.lc_trk_g0_6 <X> T_18_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 274)  (960 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (37 2)  (965 274)  (965 274)  LC_1 Logic Functioning bit
 (40 2)  (968 274)  (968 274)  LC_1 Logic Functioning bit
 (42 2)  (970 274)  (970 274)  LC_1 Logic Functioning bit
 (50 2)  (978 274)  (978 274)  Cascade bit: LH_LC01_inmux02_5

 (52 2)  (980 274)  (980 274)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (21 3)  (949 275)  (949 275)  routing T_18_17.sp4_r_v_b_31 <X> T_18_17.lc_trk_g0_7
 (22 3)  (950 275)  (950 275)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (952 275)  (952 275)  routing T_18_17.top_op_6 <X> T_18_17.lc_trk_g0_6
 (25 3)  (953 275)  (953 275)  routing T_18_17.top_op_6 <X> T_18_17.lc_trk_g0_6
 (26 3)  (954 275)  (954 275)  routing T_18_17.lc_trk_g1_2 <X> T_18_17.wire_logic_cluster/lc_1/in_0
 (27 3)  (955 275)  (955 275)  routing T_18_17.lc_trk_g1_2 <X> T_18_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 275)  (957 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (959 275)  (959 275)  routing T_18_17.lc_trk_g0_6 <X> T_18_17.wire_logic_cluster/lc_1/in_3
 (37 3)  (965 275)  (965 275)  LC_1 Logic Functioning bit
 (39 3)  (967 275)  (967 275)  LC_1 Logic Functioning bit
 (42 3)  (970 275)  (970 275)  LC_1 Logic Functioning bit
 (47 3)  (975 275)  (975 275)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (48 3)  (976 275)  (976 275)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (1 4)  (929 276)  (929 276)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (21 4)  (949 276)  (949 276)  routing T_18_17.wire_logic_cluster/lc_3/out <X> T_18_17.lc_trk_g1_3
 (22 4)  (950 276)  (950 276)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (953 276)  (953 276)  routing T_18_17.sp4_h_l_7 <X> T_18_17.lc_trk_g1_2
 (26 4)  (954 276)  (954 276)  routing T_18_17.lc_trk_g2_6 <X> T_18_17.wire_logic_cluster/lc_2/in_0
 (31 4)  (959 276)  (959 276)  routing T_18_17.lc_trk_g2_7 <X> T_18_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 276)  (960 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 276)  (961 276)  routing T_18_17.lc_trk_g2_7 <X> T_18_17.wire_logic_cluster/lc_2/in_3
 (37 4)  (965 276)  (965 276)  LC_2 Logic Functioning bit
 (38 4)  (966 276)  (966 276)  LC_2 Logic Functioning bit
 (39 4)  (967 276)  (967 276)  LC_2 Logic Functioning bit
 (43 4)  (971 276)  (971 276)  LC_2 Logic Functioning bit
 (46 4)  (974 276)  (974 276)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (978 276)  (978 276)  Cascade bit: LH_LC02_inmux02_5

 (51 4)  (979 276)  (979 276)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (0 5)  (928 277)  (928 277)  routing T_18_17.glb_netwk_3 <X> T_18_17.wire_logic_cluster/lc_7/cen
 (22 5)  (950 277)  (950 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (951 277)  (951 277)  routing T_18_17.sp4_h_l_7 <X> T_18_17.lc_trk_g1_2
 (24 5)  (952 277)  (952 277)  routing T_18_17.sp4_h_l_7 <X> T_18_17.lc_trk_g1_2
 (25 5)  (953 277)  (953 277)  routing T_18_17.sp4_h_l_7 <X> T_18_17.lc_trk_g1_2
 (26 5)  (954 277)  (954 277)  routing T_18_17.lc_trk_g2_6 <X> T_18_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (956 277)  (956 277)  routing T_18_17.lc_trk_g2_6 <X> T_18_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 277)  (957 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (959 277)  (959 277)  routing T_18_17.lc_trk_g2_7 <X> T_18_17.wire_logic_cluster/lc_2/in_3
 (36 5)  (964 277)  (964 277)  LC_2 Logic Functioning bit
 (38 5)  (966 277)  (966 277)  LC_2 Logic Functioning bit
 (39 5)  (967 277)  (967 277)  LC_2 Logic Functioning bit
 (42 5)  (970 277)  (970 277)  LC_2 Logic Functioning bit
 (14 6)  (942 278)  (942 278)  routing T_18_17.wire_logic_cluster/lc_4/out <X> T_18_17.lc_trk_g1_4
 (31 6)  (959 278)  (959 278)  routing T_18_17.lc_trk_g3_5 <X> T_18_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 278)  (960 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 278)  (961 278)  routing T_18_17.lc_trk_g3_5 <X> T_18_17.wire_logic_cluster/lc_3/in_3
 (34 6)  (962 278)  (962 278)  routing T_18_17.lc_trk_g3_5 <X> T_18_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (964 278)  (964 278)  LC_3 Logic Functioning bit
 (37 6)  (965 278)  (965 278)  LC_3 Logic Functioning bit
 (38 6)  (966 278)  (966 278)  LC_3 Logic Functioning bit
 (39 6)  (967 278)  (967 278)  LC_3 Logic Functioning bit
 (45 6)  (973 278)  (973 278)  LC_3 Logic Functioning bit
 (17 7)  (945 279)  (945 279)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (36 7)  (964 279)  (964 279)  LC_3 Logic Functioning bit
 (37 7)  (965 279)  (965 279)  LC_3 Logic Functioning bit
 (38 7)  (966 279)  (966 279)  LC_3 Logic Functioning bit
 (39 7)  (967 279)  (967 279)  LC_3 Logic Functioning bit
 (46 7)  (974 279)  (974 279)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (22 8)  (950 280)  (950 280)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (951 280)  (951 280)  routing T_18_17.sp12_v_b_11 <X> T_18_17.lc_trk_g2_3
 (31 8)  (959 280)  (959 280)  routing T_18_17.lc_trk_g0_7 <X> T_18_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 280)  (960 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (964 280)  (964 280)  LC_4 Logic Functioning bit
 (37 8)  (965 280)  (965 280)  LC_4 Logic Functioning bit
 (38 8)  (966 280)  (966 280)  LC_4 Logic Functioning bit
 (39 8)  (967 280)  (967 280)  LC_4 Logic Functioning bit
 (45 8)  (973 280)  (973 280)  LC_4 Logic Functioning bit
 (31 9)  (959 281)  (959 281)  routing T_18_17.lc_trk_g0_7 <X> T_18_17.wire_logic_cluster/lc_4/in_3
 (36 9)  (964 281)  (964 281)  LC_4 Logic Functioning bit
 (37 9)  (965 281)  (965 281)  LC_4 Logic Functioning bit
 (38 9)  (966 281)  (966 281)  LC_4 Logic Functioning bit
 (39 9)  (967 281)  (967 281)  LC_4 Logic Functioning bit
 (46 9)  (974 281)  (974 281)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (12 10)  (940 282)  (940 282)  routing T_18_17.sp4_v_t_45 <X> T_18_17.sp4_h_l_45
 (22 10)  (950 282)  (950 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (951 282)  (951 282)  routing T_18_17.sp4_v_b_47 <X> T_18_17.lc_trk_g2_7
 (24 10)  (952 282)  (952 282)  routing T_18_17.sp4_v_b_47 <X> T_18_17.lc_trk_g2_7
 (26 10)  (954 282)  (954 282)  routing T_18_17.lc_trk_g2_7 <X> T_18_17.wire_logic_cluster/lc_5/in_0
 (28 10)  (956 282)  (956 282)  routing T_18_17.lc_trk_g2_6 <X> T_18_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 282)  (957 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 282)  (958 282)  routing T_18_17.lc_trk_g2_6 <X> T_18_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (960 282)  (960 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 282)  (961 282)  routing T_18_17.lc_trk_g3_1 <X> T_18_17.wire_logic_cluster/lc_5/in_3
 (34 10)  (962 282)  (962 282)  routing T_18_17.lc_trk_g3_1 <X> T_18_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (964 282)  (964 282)  LC_5 Logic Functioning bit
 (37 10)  (965 282)  (965 282)  LC_5 Logic Functioning bit
 (41 10)  (969 282)  (969 282)  LC_5 Logic Functioning bit
 (42 10)  (970 282)  (970 282)  LC_5 Logic Functioning bit
 (51 10)  (979 282)  (979 282)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (11 11)  (939 283)  (939 283)  routing T_18_17.sp4_v_t_45 <X> T_18_17.sp4_h_l_45
 (15 11)  (943 283)  (943 283)  routing T_18_17.tnr_op_4 <X> T_18_17.lc_trk_g2_4
 (17 11)  (945 283)  (945 283)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (22 11)  (950 283)  (950 283)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (952 283)  (952 283)  routing T_18_17.tnr_op_6 <X> T_18_17.lc_trk_g2_6
 (26 11)  (954 283)  (954 283)  routing T_18_17.lc_trk_g2_7 <X> T_18_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (956 283)  (956 283)  routing T_18_17.lc_trk_g2_7 <X> T_18_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 283)  (957 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (958 283)  (958 283)  routing T_18_17.lc_trk_g2_6 <X> T_18_17.wire_logic_cluster/lc_5/in_1
 (32 11)  (960 283)  (960 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (961 283)  (961 283)  routing T_18_17.lc_trk_g3_0 <X> T_18_17.input_2_5
 (34 11)  (962 283)  (962 283)  routing T_18_17.lc_trk_g3_0 <X> T_18_17.input_2_5
 (38 11)  (966 283)  (966 283)  LC_5 Logic Functioning bit
 (39 11)  (967 283)  (967 283)  LC_5 Logic Functioning bit
 (40 11)  (968 283)  (968 283)  LC_5 Logic Functioning bit
 (43 11)  (971 283)  (971 283)  LC_5 Logic Functioning bit
 (5 12)  (933 284)  (933 284)  routing T_18_17.sp4_v_t_44 <X> T_18_17.sp4_h_r_9
 (14 12)  (942 284)  (942 284)  routing T_18_17.sp4_v_b_24 <X> T_18_17.lc_trk_g3_0
 (17 12)  (945 284)  (945 284)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (946 284)  (946 284)  routing T_18_17.wire_logic_cluster/lc_1/out <X> T_18_17.lc_trk_g3_1
 (32 12)  (960 284)  (960 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 284)  (961 284)  routing T_18_17.lc_trk_g2_3 <X> T_18_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (964 284)  (964 284)  LC_6 Logic Functioning bit
 (37 12)  (965 284)  (965 284)  LC_6 Logic Functioning bit
 (38 12)  (966 284)  (966 284)  LC_6 Logic Functioning bit
 (39 12)  (967 284)  (967 284)  LC_6 Logic Functioning bit
 (45 12)  (973 284)  (973 284)  LC_6 Logic Functioning bit
 (47 12)  (975 284)  (975 284)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (16 13)  (944 285)  (944 285)  routing T_18_17.sp4_v_b_24 <X> T_18_17.lc_trk_g3_0
 (17 13)  (945 285)  (945 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (31 13)  (959 285)  (959 285)  routing T_18_17.lc_trk_g2_3 <X> T_18_17.wire_logic_cluster/lc_6/in_3
 (36 13)  (964 285)  (964 285)  LC_6 Logic Functioning bit
 (37 13)  (965 285)  (965 285)  LC_6 Logic Functioning bit
 (38 13)  (966 285)  (966 285)  LC_6 Logic Functioning bit
 (39 13)  (967 285)  (967 285)  LC_6 Logic Functioning bit
 (51 13)  (979 285)  (979 285)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (1 14)  (929 286)  (929 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (16 14)  (944 286)  (944 286)  routing T_18_17.sp12_v_t_10 <X> T_18_17.lc_trk_g3_5
 (17 14)  (945 286)  (945 286)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (25 14)  (953 286)  (953 286)  routing T_18_17.wire_logic_cluster/lc_6/out <X> T_18_17.lc_trk_g3_6
 (26 14)  (954 286)  (954 286)  routing T_18_17.lc_trk_g2_7 <X> T_18_17.wire_logic_cluster/lc_7/in_0
 (28 14)  (956 286)  (956 286)  routing T_18_17.lc_trk_g2_6 <X> T_18_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 286)  (957 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 286)  (958 286)  routing T_18_17.lc_trk_g2_6 <X> T_18_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (960 286)  (960 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 286)  (961 286)  routing T_18_17.lc_trk_g3_1 <X> T_18_17.wire_logic_cluster/lc_7/in_3
 (34 14)  (962 286)  (962 286)  routing T_18_17.lc_trk_g3_1 <X> T_18_17.wire_logic_cluster/lc_7/in_3
 (41 14)  (969 286)  (969 286)  LC_7 Logic Functioning bit
 (43 14)  (971 286)  (971 286)  LC_7 Logic Functioning bit
 (46 14)  (974 286)  (974 286)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (22 15)  (950 287)  (950 287)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (954 287)  (954 287)  routing T_18_17.lc_trk_g2_7 <X> T_18_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (956 287)  (956 287)  routing T_18_17.lc_trk_g2_7 <X> T_18_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 287)  (957 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (958 287)  (958 287)  routing T_18_17.lc_trk_g2_6 <X> T_18_17.wire_logic_cluster/lc_7/in_1
 (36 15)  (964 287)  (964 287)  LC_7 Logic Functioning bit
 (37 15)  (965 287)  (965 287)  LC_7 Logic Functioning bit
 (38 15)  (966 287)  (966 287)  LC_7 Logic Functioning bit
 (39 15)  (967 287)  (967 287)  LC_7 Logic Functioning bit
 (40 15)  (968 287)  (968 287)  LC_7 Logic Functioning bit
 (42 15)  (970 287)  (970 287)  LC_7 Logic Functioning bit


LogicTile_19_17

 (21 0)  (1003 272)  (1003 272)  routing T_19_17.wire_logic_cluster/lc_3/out <X> T_19_17.lc_trk_g0_3
 (22 0)  (1004 272)  (1004 272)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (0 2)  (982 274)  (982 274)  routing T_19_17.glb_netwk_6 <X> T_19_17.wire_logic_cluster/lc_7/clk
 (1 2)  (983 274)  (983 274)  routing T_19_17.glb_netwk_6 <X> T_19_17.wire_logic_cluster/lc_7/clk
 (2 2)  (984 274)  (984 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (996 274)  (996 274)  routing T_19_17.wire_logic_cluster/lc_4/out <X> T_19_17.lc_trk_g0_4
 (21 2)  (1003 274)  (1003 274)  routing T_19_17.wire_logic_cluster/lc_7/out <X> T_19_17.lc_trk_g0_7
 (22 2)  (1004 274)  (1004 274)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (27 2)  (1009 274)  (1009 274)  routing T_19_17.lc_trk_g3_1 <X> T_19_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (1010 274)  (1010 274)  routing T_19_17.lc_trk_g3_1 <X> T_19_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 274)  (1011 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (35 2)  (1017 274)  (1017 274)  routing T_19_17.lc_trk_g1_4 <X> T_19_17.input_2_1
 (39 2)  (1021 274)  (1021 274)  LC_1 Logic Functioning bit
 (40 2)  (1022 274)  (1022 274)  LC_1 Logic Functioning bit
 (47 2)  (1029 274)  (1029 274)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (17 3)  (999 275)  (999 275)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (27 3)  (1009 275)  (1009 275)  routing T_19_17.lc_trk_g3_0 <X> T_19_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (1010 275)  (1010 275)  routing T_19_17.lc_trk_g3_0 <X> T_19_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 275)  (1011 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (32 3)  (1014 275)  (1014 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (1016 275)  (1016 275)  routing T_19_17.lc_trk_g1_4 <X> T_19_17.input_2_1
 (38 3)  (1020 275)  (1020 275)  LC_1 Logic Functioning bit
 (39 3)  (1021 275)  (1021 275)  LC_1 Logic Functioning bit
 (40 3)  (1022 275)  (1022 275)  LC_1 Logic Functioning bit
 (41 3)  (1023 275)  (1023 275)  LC_1 Logic Functioning bit
 (1 4)  (983 276)  (983 276)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (27 4)  (1009 276)  (1009 276)  routing T_19_17.lc_trk_g1_0 <X> T_19_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 276)  (1011 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 276)  (1014 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (1015 276)  (1015 276)  routing T_19_17.lc_trk_g3_2 <X> T_19_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 276)  (1016 276)  routing T_19_17.lc_trk_g3_2 <X> T_19_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 276)  (1018 276)  LC_2 Logic Functioning bit
 (37 4)  (1019 276)  (1019 276)  LC_2 Logic Functioning bit
 (38 4)  (1020 276)  (1020 276)  LC_2 Logic Functioning bit
 (39 4)  (1021 276)  (1021 276)  LC_2 Logic Functioning bit
 (40 4)  (1022 276)  (1022 276)  LC_2 Logic Functioning bit
 (50 4)  (1032 276)  (1032 276)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (982 277)  (982 277)  routing T_19_17.glb_netwk_3 <X> T_19_17.wire_logic_cluster/lc_7/cen
 (3 5)  (985 277)  (985 277)  routing T_19_17.sp12_h_l_23 <X> T_19_17.sp12_h_r_0
 (15 5)  (997 277)  (997 277)  routing T_19_17.sp4_v_t_5 <X> T_19_17.lc_trk_g1_0
 (16 5)  (998 277)  (998 277)  routing T_19_17.sp4_v_t_5 <X> T_19_17.lc_trk_g1_0
 (17 5)  (999 277)  (999 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (26 5)  (1008 277)  (1008 277)  routing T_19_17.lc_trk_g2_2 <X> T_19_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (1010 277)  (1010 277)  routing T_19_17.lc_trk_g2_2 <X> T_19_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 277)  (1011 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (1013 277)  (1013 277)  routing T_19_17.lc_trk_g3_2 <X> T_19_17.wire_logic_cluster/lc_2/in_3
 (37 5)  (1019 277)  (1019 277)  LC_2 Logic Functioning bit
 (38 5)  (1020 277)  (1020 277)  LC_2 Logic Functioning bit
 (40 5)  (1022 277)  (1022 277)  LC_2 Logic Functioning bit
 (42 5)  (1024 277)  (1024 277)  LC_2 Logic Functioning bit
 (51 5)  (1033 277)  (1033 277)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (996 278)  (996 278)  routing T_19_17.sp4_h_l_9 <X> T_19_17.lc_trk_g1_4
 (27 6)  (1009 278)  (1009 278)  routing T_19_17.lc_trk_g3_1 <X> T_19_17.wire_logic_cluster/lc_3/in_1
 (28 6)  (1010 278)  (1010 278)  routing T_19_17.lc_trk_g3_1 <X> T_19_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 278)  (1011 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (1013 278)  (1013 278)  routing T_19_17.lc_trk_g0_4 <X> T_19_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (1014 278)  (1014 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (35 6)  (1017 278)  (1017 278)  routing T_19_17.lc_trk_g1_4 <X> T_19_17.input_2_3
 (37 6)  (1019 278)  (1019 278)  LC_3 Logic Functioning bit
 (39 6)  (1021 278)  (1021 278)  LC_3 Logic Functioning bit
 (40 6)  (1022 278)  (1022 278)  LC_3 Logic Functioning bit
 (41 6)  (1023 278)  (1023 278)  LC_3 Logic Functioning bit
 (42 6)  (1024 278)  (1024 278)  LC_3 Logic Functioning bit
 (10 7)  (992 279)  (992 279)  routing T_19_17.sp4_h_l_46 <X> T_19_17.sp4_v_t_41
 (14 7)  (996 279)  (996 279)  routing T_19_17.sp4_h_l_9 <X> T_19_17.lc_trk_g1_4
 (15 7)  (997 279)  (997 279)  routing T_19_17.sp4_h_l_9 <X> T_19_17.lc_trk_g1_4
 (16 7)  (998 279)  (998 279)  routing T_19_17.sp4_h_l_9 <X> T_19_17.lc_trk_g1_4
 (17 7)  (999 279)  (999 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (27 7)  (1009 279)  (1009 279)  routing T_19_17.lc_trk_g3_0 <X> T_19_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (1010 279)  (1010 279)  routing T_19_17.lc_trk_g3_0 <X> T_19_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 279)  (1011 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (32 7)  (1014 279)  (1014 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (1016 279)  (1016 279)  routing T_19_17.lc_trk_g1_4 <X> T_19_17.input_2_3
 (36 7)  (1018 279)  (1018 279)  LC_3 Logic Functioning bit
 (37 7)  (1019 279)  (1019 279)  LC_3 Logic Functioning bit
 (38 7)  (1020 279)  (1020 279)  LC_3 Logic Functioning bit
 (39 7)  (1021 279)  (1021 279)  LC_3 Logic Functioning bit
 (40 7)  (1022 279)  (1022 279)  LC_3 Logic Functioning bit
 (41 7)  (1023 279)  (1023 279)  LC_3 Logic Functioning bit
 (42 7)  (1024 279)  (1024 279)  LC_3 Logic Functioning bit
 (43 7)  (1025 279)  (1025 279)  LC_3 Logic Functioning bit
 (15 8)  (997 280)  (997 280)  routing T_19_17.rgt_op_1 <X> T_19_17.lc_trk_g2_1
 (17 8)  (999 280)  (999 280)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (1000 280)  (1000 280)  routing T_19_17.rgt_op_1 <X> T_19_17.lc_trk_g2_1
 (27 8)  (1009 280)  (1009 280)  routing T_19_17.lc_trk_g3_6 <X> T_19_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (1010 280)  (1010 280)  routing T_19_17.lc_trk_g3_6 <X> T_19_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 280)  (1011 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (1012 280)  (1012 280)  routing T_19_17.lc_trk_g3_6 <X> T_19_17.wire_logic_cluster/lc_4/in_1
 (31 8)  (1013 280)  (1013 280)  routing T_19_17.lc_trk_g0_7 <X> T_19_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (1014 280)  (1014 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (35 8)  (1017 280)  (1017 280)  routing T_19_17.lc_trk_g3_7 <X> T_19_17.input_2_4
 (38 8)  (1020 280)  (1020 280)  LC_4 Logic Functioning bit
 (22 9)  (1004 281)  (1004 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (1005 281)  (1005 281)  routing T_19_17.sp4_h_l_15 <X> T_19_17.lc_trk_g2_2
 (24 9)  (1006 281)  (1006 281)  routing T_19_17.sp4_h_l_15 <X> T_19_17.lc_trk_g2_2
 (25 9)  (1007 281)  (1007 281)  routing T_19_17.sp4_h_l_15 <X> T_19_17.lc_trk_g2_2
 (30 9)  (1012 281)  (1012 281)  routing T_19_17.lc_trk_g3_6 <X> T_19_17.wire_logic_cluster/lc_4/in_1
 (31 9)  (1013 281)  (1013 281)  routing T_19_17.lc_trk_g0_7 <X> T_19_17.wire_logic_cluster/lc_4/in_3
 (32 9)  (1014 281)  (1014 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (1015 281)  (1015 281)  routing T_19_17.lc_trk_g3_7 <X> T_19_17.input_2_4
 (34 9)  (1016 281)  (1016 281)  routing T_19_17.lc_trk_g3_7 <X> T_19_17.input_2_4
 (35 9)  (1017 281)  (1017 281)  routing T_19_17.lc_trk_g3_7 <X> T_19_17.input_2_4
 (38 9)  (1020 281)  (1020 281)  LC_4 Logic Functioning bit
 (32 10)  (1014 282)  (1014 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (1015 282)  (1015 282)  routing T_19_17.lc_trk_g3_1 <X> T_19_17.wire_logic_cluster/lc_5/in_3
 (34 10)  (1016 282)  (1016 282)  routing T_19_17.lc_trk_g3_1 <X> T_19_17.wire_logic_cluster/lc_5/in_3
 (37 10)  (1019 282)  (1019 282)  LC_5 Logic Functioning bit
 (38 10)  (1020 282)  (1020 282)  LC_5 Logic Functioning bit
 (39 10)  (1021 282)  (1021 282)  LC_5 Logic Functioning bit
 (40 10)  (1022 282)  (1022 282)  LC_5 Logic Functioning bit
 (41 10)  (1023 282)  (1023 282)  LC_5 Logic Functioning bit
 (42 10)  (1024 282)  (1024 282)  LC_5 Logic Functioning bit
 (43 10)  (1025 282)  (1025 282)  LC_5 Logic Functioning bit
 (50 10)  (1032 282)  (1032 282)  Cascade bit: LH_LC05_inmux02_5

 (27 11)  (1009 283)  (1009 283)  routing T_19_17.lc_trk_g3_0 <X> T_19_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (1010 283)  (1010 283)  routing T_19_17.lc_trk_g3_0 <X> T_19_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 283)  (1011 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (36 11)  (1018 283)  (1018 283)  LC_5 Logic Functioning bit
 (38 11)  (1020 283)  (1020 283)  LC_5 Logic Functioning bit
 (39 11)  (1021 283)  (1021 283)  LC_5 Logic Functioning bit
 (40 11)  (1022 283)  (1022 283)  LC_5 Logic Functioning bit
 (41 11)  (1023 283)  (1023 283)  LC_5 Logic Functioning bit
 (42 11)  (1024 283)  (1024 283)  LC_5 Logic Functioning bit
 (43 11)  (1025 283)  (1025 283)  LC_5 Logic Functioning bit
 (15 12)  (997 284)  (997 284)  routing T_19_17.tnl_op_1 <X> T_19_17.lc_trk_g3_1
 (17 12)  (999 284)  (999 284)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (25 12)  (1007 284)  (1007 284)  routing T_19_17.sp4_h_r_34 <X> T_19_17.lc_trk_g3_2
 (28 12)  (1010 284)  (1010 284)  routing T_19_17.lc_trk_g2_1 <X> T_19_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 284)  (1011 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (1014 284)  (1014 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 284)  (1018 284)  LC_6 Logic Functioning bit
 (37 12)  (1019 284)  (1019 284)  LC_6 Logic Functioning bit
 (38 12)  (1020 284)  (1020 284)  LC_6 Logic Functioning bit
 (42 12)  (1024 284)  (1024 284)  LC_6 Logic Functioning bit
 (50 12)  (1032 284)  (1032 284)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (996 285)  (996 285)  routing T_19_17.tnl_op_0 <X> T_19_17.lc_trk_g3_0
 (15 13)  (997 285)  (997 285)  routing T_19_17.tnl_op_0 <X> T_19_17.lc_trk_g3_0
 (17 13)  (999 285)  (999 285)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (18 13)  (1000 285)  (1000 285)  routing T_19_17.tnl_op_1 <X> T_19_17.lc_trk_g3_1
 (22 13)  (1004 285)  (1004 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (1005 285)  (1005 285)  routing T_19_17.sp4_h_r_34 <X> T_19_17.lc_trk_g3_2
 (24 13)  (1006 285)  (1006 285)  routing T_19_17.sp4_h_r_34 <X> T_19_17.lc_trk_g3_2
 (31 13)  (1013 285)  (1013 285)  routing T_19_17.lc_trk_g0_3 <X> T_19_17.wire_logic_cluster/lc_6/in_3
 (36 13)  (1018 285)  (1018 285)  LC_6 Logic Functioning bit
 (37 13)  (1019 285)  (1019 285)  LC_6 Logic Functioning bit
 (38 13)  (1020 285)  (1020 285)  LC_6 Logic Functioning bit
 (42 13)  (1024 285)  (1024 285)  LC_6 Logic Functioning bit
 (46 13)  (1028 285)  (1028 285)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (51 13)  (1033 285)  (1033 285)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (1 14)  (983 286)  (983 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (11 14)  (993 286)  (993 286)  routing T_19_17.sp4_h_r_5 <X> T_19_17.sp4_v_t_46
 (13 14)  (995 286)  (995 286)  routing T_19_17.sp4_h_r_5 <X> T_19_17.sp4_v_t_46
 (15 14)  (997 286)  (997 286)  routing T_19_17.sp4_v_t_32 <X> T_19_17.lc_trk_g3_5
 (16 14)  (998 286)  (998 286)  routing T_19_17.sp4_v_t_32 <X> T_19_17.lc_trk_g3_5
 (17 14)  (999 286)  (999 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (21 14)  (1003 286)  (1003 286)  routing T_19_17.rgt_op_7 <X> T_19_17.lc_trk_g3_7
 (22 14)  (1004 286)  (1004 286)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (1006 286)  (1006 286)  routing T_19_17.rgt_op_7 <X> T_19_17.lc_trk_g3_7
 (25 14)  (1007 286)  (1007 286)  routing T_19_17.rgt_op_6 <X> T_19_17.lc_trk_g3_6
 (31 14)  (1013 286)  (1013 286)  routing T_19_17.lc_trk_g3_5 <X> T_19_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 286)  (1014 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (1015 286)  (1015 286)  routing T_19_17.lc_trk_g3_5 <X> T_19_17.wire_logic_cluster/lc_7/in_3
 (34 14)  (1016 286)  (1016 286)  routing T_19_17.lc_trk_g3_5 <X> T_19_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (1018 286)  (1018 286)  LC_7 Logic Functioning bit
 (37 14)  (1019 286)  (1019 286)  LC_7 Logic Functioning bit
 (38 14)  (1020 286)  (1020 286)  LC_7 Logic Functioning bit
 (39 14)  (1021 286)  (1021 286)  LC_7 Logic Functioning bit
 (45 14)  (1027 286)  (1027 286)  LC_7 Logic Functioning bit
 (46 14)  (1028 286)  (1028 286)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (11 15)  (993 287)  (993 287)  routing T_19_17.sp4_h_r_11 <X> T_19_17.sp4_h_l_46
 (12 15)  (994 287)  (994 287)  routing T_19_17.sp4_h_r_5 <X> T_19_17.sp4_v_t_46
 (22 15)  (1004 287)  (1004 287)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (1006 287)  (1006 287)  routing T_19_17.rgt_op_6 <X> T_19_17.lc_trk_g3_6
 (36 15)  (1018 287)  (1018 287)  LC_7 Logic Functioning bit
 (37 15)  (1019 287)  (1019 287)  LC_7 Logic Functioning bit
 (38 15)  (1020 287)  (1020 287)  LC_7 Logic Functioning bit
 (39 15)  (1021 287)  (1021 287)  LC_7 Logic Functioning bit


LogicTile_20_17

 (21 0)  (1057 272)  (1057 272)  routing T_20_17.wire_logic_cluster/lc_3/out <X> T_20_17.lc_trk_g0_3
 (22 0)  (1058 272)  (1058 272)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (1062 272)  (1062 272)  routing T_20_17.lc_trk_g3_7 <X> T_20_17.wire_logic_cluster/lc_0/in_0
 (29 0)  (1065 272)  (1065 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (1068 272)  (1068 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (1069 272)  (1069 272)  routing T_20_17.lc_trk_g3_2 <X> T_20_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (1070 272)  (1070 272)  routing T_20_17.lc_trk_g3_2 <X> T_20_17.wire_logic_cluster/lc_0/in_3
 (35 0)  (1071 272)  (1071 272)  routing T_20_17.lc_trk_g3_5 <X> T_20_17.input_2_0
 (36 0)  (1072 272)  (1072 272)  LC_0 Logic Functioning bit
 (43 0)  (1079 272)  (1079 272)  LC_0 Logic Functioning bit
 (46 0)  (1082 272)  (1082 272)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (26 1)  (1062 273)  (1062 273)  routing T_20_17.lc_trk_g3_7 <X> T_20_17.wire_logic_cluster/lc_0/in_0
 (27 1)  (1063 273)  (1063 273)  routing T_20_17.lc_trk_g3_7 <X> T_20_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (1064 273)  (1064 273)  routing T_20_17.lc_trk_g3_7 <X> T_20_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 273)  (1065 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (1066 273)  (1066 273)  routing T_20_17.lc_trk_g0_3 <X> T_20_17.wire_logic_cluster/lc_0/in_1
 (31 1)  (1067 273)  (1067 273)  routing T_20_17.lc_trk_g3_2 <X> T_20_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (1068 273)  (1068 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (1069 273)  (1069 273)  routing T_20_17.lc_trk_g3_5 <X> T_20_17.input_2_0
 (34 1)  (1070 273)  (1070 273)  routing T_20_17.lc_trk_g3_5 <X> T_20_17.input_2_0
 (37 1)  (1073 273)  (1073 273)  LC_0 Logic Functioning bit
 (46 1)  (1082 273)  (1082 273)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (0 2)  (1036 274)  (1036 274)  routing T_20_17.glb_netwk_6 <X> T_20_17.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 274)  (1037 274)  routing T_20_17.glb_netwk_6 <X> T_20_17.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 274)  (1038 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (1051 274)  (1051 274)  routing T_20_17.sp4_h_r_5 <X> T_20_17.lc_trk_g0_5
 (16 2)  (1052 274)  (1052 274)  routing T_20_17.sp4_h_r_5 <X> T_20_17.lc_trk_g0_5
 (17 2)  (1053 274)  (1053 274)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (21 2)  (1057 274)  (1057 274)  routing T_20_17.lft_op_7 <X> T_20_17.lc_trk_g0_7
 (22 2)  (1058 274)  (1058 274)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (1060 274)  (1060 274)  routing T_20_17.lft_op_7 <X> T_20_17.lc_trk_g0_7
 (26 2)  (1062 274)  (1062 274)  routing T_20_17.lc_trk_g1_4 <X> T_20_17.wire_logic_cluster/lc_1/in_0
 (31 2)  (1067 274)  (1067 274)  routing T_20_17.lc_trk_g2_6 <X> T_20_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (1068 274)  (1068 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (1069 274)  (1069 274)  routing T_20_17.lc_trk_g2_6 <X> T_20_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (1072 274)  (1072 274)  LC_1 Logic Functioning bit
 (38 2)  (1074 274)  (1074 274)  LC_1 Logic Functioning bit
 (18 3)  (1054 275)  (1054 275)  routing T_20_17.sp4_h_r_5 <X> T_20_17.lc_trk_g0_5
 (27 3)  (1063 275)  (1063 275)  routing T_20_17.lc_trk_g1_4 <X> T_20_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 275)  (1065 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (1067 275)  (1067 275)  routing T_20_17.lc_trk_g2_6 <X> T_20_17.wire_logic_cluster/lc_1/in_3
 (37 3)  (1073 275)  (1073 275)  LC_1 Logic Functioning bit
 (39 3)  (1075 275)  (1075 275)  LC_1 Logic Functioning bit
 (1 4)  (1037 276)  (1037 276)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (26 4)  (1062 276)  (1062 276)  routing T_20_17.lc_trk_g3_7 <X> T_20_17.wire_logic_cluster/lc_2/in_0
 (29 4)  (1065 276)  (1065 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (1068 276)  (1068 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 276)  (1069 276)  routing T_20_17.lc_trk_g3_2 <X> T_20_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (1070 276)  (1070 276)  routing T_20_17.lc_trk_g3_2 <X> T_20_17.wire_logic_cluster/lc_2/in_3
 (50 4)  (1086 276)  (1086 276)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (1036 277)  (1036 277)  routing T_20_17.glb_netwk_3 <X> T_20_17.wire_logic_cluster/lc_7/cen
 (13 5)  (1049 277)  (1049 277)  routing T_20_17.sp4_v_t_37 <X> T_20_17.sp4_h_r_5
 (26 5)  (1062 277)  (1062 277)  routing T_20_17.lc_trk_g3_7 <X> T_20_17.wire_logic_cluster/lc_2/in_0
 (27 5)  (1063 277)  (1063 277)  routing T_20_17.lc_trk_g3_7 <X> T_20_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (1064 277)  (1064 277)  routing T_20_17.lc_trk_g3_7 <X> T_20_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 277)  (1065 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (1066 277)  (1066 277)  routing T_20_17.lc_trk_g0_3 <X> T_20_17.wire_logic_cluster/lc_2/in_1
 (31 5)  (1067 277)  (1067 277)  routing T_20_17.lc_trk_g3_2 <X> T_20_17.wire_logic_cluster/lc_2/in_3
 (40 5)  (1076 277)  (1076 277)  LC_2 Logic Functioning bit
 (51 5)  (1087 277)  (1087 277)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (6 6)  (1042 278)  (1042 278)  routing T_20_17.sp4_h_l_47 <X> T_20_17.sp4_v_t_38
 (14 6)  (1050 278)  (1050 278)  routing T_20_17.wire_logic_cluster/lc_4/out <X> T_20_17.lc_trk_g1_4
 (21 6)  (1057 278)  (1057 278)  routing T_20_17.wire_logic_cluster/lc_7/out <X> T_20_17.lc_trk_g1_7
 (22 6)  (1058 278)  (1058 278)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (32 6)  (1068 278)  (1068 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (1069 278)  (1069 278)  routing T_20_17.lc_trk_g2_0 <X> T_20_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (1072 278)  (1072 278)  LC_3 Logic Functioning bit
 (37 6)  (1073 278)  (1073 278)  LC_3 Logic Functioning bit
 (38 6)  (1074 278)  (1074 278)  LC_3 Logic Functioning bit
 (39 6)  (1075 278)  (1075 278)  LC_3 Logic Functioning bit
 (45 6)  (1081 278)  (1081 278)  LC_3 Logic Functioning bit
 (46 6)  (1082 278)  (1082 278)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (51 6)  (1087 278)  (1087 278)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (17 7)  (1053 279)  (1053 279)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (36 7)  (1072 279)  (1072 279)  LC_3 Logic Functioning bit
 (37 7)  (1073 279)  (1073 279)  LC_3 Logic Functioning bit
 (38 7)  (1074 279)  (1074 279)  LC_3 Logic Functioning bit
 (39 7)  (1075 279)  (1075 279)  LC_3 Logic Functioning bit
 (51 7)  (1087 279)  (1087 279)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (53 7)  (1089 279)  (1089 279)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (31 8)  (1067 280)  (1067 280)  routing T_20_17.lc_trk_g3_4 <X> T_20_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (1068 280)  (1068 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (1069 280)  (1069 280)  routing T_20_17.lc_trk_g3_4 <X> T_20_17.wire_logic_cluster/lc_4/in_3
 (34 8)  (1070 280)  (1070 280)  routing T_20_17.lc_trk_g3_4 <X> T_20_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (1072 280)  (1072 280)  LC_4 Logic Functioning bit
 (37 8)  (1073 280)  (1073 280)  LC_4 Logic Functioning bit
 (38 8)  (1074 280)  (1074 280)  LC_4 Logic Functioning bit
 (39 8)  (1075 280)  (1075 280)  LC_4 Logic Functioning bit
 (45 8)  (1081 280)  (1081 280)  LC_4 Logic Functioning bit
 (16 9)  (1052 281)  (1052 281)  routing T_20_17.sp12_v_b_8 <X> T_20_17.lc_trk_g2_0
 (17 9)  (1053 281)  (1053 281)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (36 9)  (1072 281)  (1072 281)  LC_4 Logic Functioning bit
 (37 9)  (1073 281)  (1073 281)  LC_4 Logic Functioning bit
 (38 9)  (1074 281)  (1074 281)  LC_4 Logic Functioning bit
 (39 9)  (1075 281)  (1075 281)  LC_4 Logic Functioning bit
 (25 10)  (1061 282)  (1061 282)  routing T_20_17.wire_logic_cluster/lc_6/out <X> T_20_17.lc_trk_g2_6
 (26 10)  (1062 282)  (1062 282)  routing T_20_17.lc_trk_g1_4 <X> T_20_17.wire_logic_cluster/lc_5/in_0
 (28 10)  (1064 282)  (1064 282)  routing T_20_17.lc_trk_g2_6 <X> T_20_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 282)  (1065 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (1066 282)  (1066 282)  routing T_20_17.lc_trk_g2_6 <X> T_20_17.wire_logic_cluster/lc_5/in_1
 (31 10)  (1067 282)  (1067 282)  routing T_20_17.lc_trk_g1_7 <X> T_20_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (1068 282)  (1068 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (1070 282)  (1070 282)  routing T_20_17.lc_trk_g1_7 <X> T_20_17.wire_logic_cluster/lc_5/in_3
 (35 10)  (1071 282)  (1071 282)  routing T_20_17.lc_trk_g0_7 <X> T_20_17.input_2_5
 (37 10)  (1073 282)  (1073 282)  LC_5 Logic Functioning bit
 (38 10)  (1074 282)  (1074 282)  LC_5 Logic Functioning bit
 (40 10)  (1076 282)  (1076 282)  LC_5 Logic Functioning bit
 (43 10)  (1079 282)  (1079 282)  LC_5 Logic Functioning bit
 (5 11)  (1041 283)  (1041 283)  routing T_20_17.sp4_h_l_43 <X> T_20_17.sp4_v_t_43
 (11 11)  (1047 283)  (1047 283)  routing T_20_17.sp4_h_r_0 <X> T_20_17.sp4_h_l_45
 (13 11)  (1049 283)  (1049 283)  routing T_20_17.sp4_h_r_0 <X> T_20_17.sp4_h_l_45
 (17 11)  (1053 283)  (1053 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 11)  (1058 283)  (1058 283)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (1063 283)  (1063 283)  routing T_20_17.lc_trk_g1_4 <X> T_20_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 283)  (1065 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (1066 283)  (1066 283)  routing T_20_17.lc_trk_g2_6 <X> T_20_17.wire_logic_cluster/lc_5/in_1
 (31 11)  (1067 283)  (1067 283)  routing T_20_17.lc_trk_g1_7 <X> T_20_17.wire_logic_cluster/lc_5/in_3
 (32 11)  (1068 283)  (1068 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (1071 283)  (1071 283)  routing T_20_17.lc_trk_g0_7 <X> T_20_17.input_2_5
 (40 11)  (1076 283)  (1076 283)  LC_5 Logic Functioning bit
 (41 11)  (1077 283)  (1077 283)  LC_5 Logic Functioning bit
 (31 12)  (1067 284)  (1067 284)  routing T_20_17.lc_trk_g0_5 <X> T_20_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (1068 284)  (1068 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (1072 284)  (1072 284)  LC_6 Logic Functioning bit
 (37 12)  (1073 284)  (1073 284)  LC_6 Logic Functioning bit
 (38 12)  (1074 284)  (1074 284)  LC_6 Logic Functioning bit
 (39 12)  (1075 284)  (1075 284)  LC_6 Logic Functioning bit
 (45 12)  (1081 284)  (1081 284)  LC_6 Logic Functioning bit
 (22 13)  (1058 285)  (1058 285)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (1060 285)  (1060 285)  routing T_20_17.tnr_op_2 <X> T_20_17.lc_trk_g3_2
 (36 13)  (1072 285)  (1072 285)  LC_6 Logic Functioning bit
 (37 13)  (1073 285)  (1073 285)  LC_6 Logic Functioning bit
 (38 13)  (1074 285)  (1074 285)  LC_6 Logic Functioning bit
 (39 13)  (1075 285)  (1075 285)  LC_6 Logic Functioning bit
 (1 14)  (1037 286)  (1037 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (15 14)  (1051 286)  (1051 286)  routing T_20_17.sp4_h_r_45 <X> T_20_17.lc_trk_g3_5
 (16 14)  (1052 286)  (1052 286)  routing T_20_17.sp4_h_r_45 <X> T_20_17.lc_trk_g3_5
 (17 14)  (1053 286)  (1053 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (1054 286)  (1054 286)  routing T_20_17.sp4_h_r_45 <X> T_20_17.lc_trk_g3_5
 (21 14)  (1057 286)  (1057 286)  routing T_20_17.sp4_h_l_34 <X> T_20_17.lc_trk_g3_7
 (22 14)  (1058 286)  (1058 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (1059 286)  (1059 286)  routing T_20_17.sp4_h_l_34 <X> T_20_17.lc_trk_g3_7
 (24 14)  (1060 286)  (1060 286)  routing T_20_17.sp4_h_l_34 <X> T_20_17.lc_trk_g3_7
 (31 14)  (1067 286)  (1067 286)  routing T_20_17.lc_trk_g2_4 <X> T_20_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (1068 286)  (1068 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (1069 286)  (1069 286)  routing T_20_17.lc_trk_g2_4 <X> T_20_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (1072 286)  (1072 286)  LC_7 Logic Functioning bit
 (37 14)  (1073 286)  (1073 286)  LC_7 Logic Functioning bit
 (38 14)  (1074 286)  (1074 286)  LC_7 Logic Functioning bit
 (39 14)  (1075 286)  (1075 286)  LC_7 Logic Functioning bit
 (45 14)  (1081 286)  (1081 286)  LC_7 Logic Functioning bit
 (17 15)  (1053 287)  (1053 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (18 15)  (1054 287)  (1054 287)  routing T_20_17.sp4_h_r_45 <X> T_20_17.lc_trk_g3_5
 (21 15)  (1057 287)  (1057 287)  routing T_20_17.sp4_h_l_34 <X> T_20_17.lc_trk_g3_7
 (36 15)  (1072 287)  (1072 287)  LC_7 Logic Functioning bit
 (37 15)  (1073 287)  (1073 287)  LC_7 Logic Functioning bit
 (38 15)  (1074 287)  (1074 287)  LC_7 Logic Functioning bit
 (39 15)  (1075 287)  (1075 287)  LC_7 Logic Functioning bit


LogicTile_21_17

 (22 0)  (1112 272)  (1112 272)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (1113 272)  (1113 272)  routing T_21_17.sp12_h_r_11 <X> T_21_17.lc_trk_g0_3
 (25 0)  (1115 272)  (1115 272)  routing T_21_17.lft_op_2 <X> T_21_17.lc_trk_g0_2
 (26 0)  (1116 272)  (1116 272)  routing T_21_17.lc_trk_g2_6 <X> T_21_17.wire_logic_cluster/lc_0/in_0
 (28 0)  (1118 272)  (1118 272)  routing T_21_17.lc_trk_g2_1 <X> T_21_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 272)  (1119 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (1122 272)  (1122 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (1123 272)  (1123 272)  routing T_21_17.lc_trk_g3_2 <X> T_21_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (1124 272)  (1124 272)  routing T_21_17.lc_trk_g3_2 <X> T_21_17.wire_logic_cluster/lc_0/in_3
 (35 0)  (1125 272)  (1125 272)  routing T_21_17.lc_trk_g0_4 <X> T_21_17.input_2_0
 (36 0)  (1126 272)  (1126 272)  LC_0 Logic Functioning bit
 (37 0)  (1127 272)  (1127 272)  LC_0 Logic Functioning bit
 (40 0)  (1130 272)  (1130 272)  LC_0 Logic Functioning bit
 (41 0)  (1131 272)  (1131 272)  LC_0 Logic Functioning bit
 (22 1)  (1112 273)  (1112 273)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (1114 273)  (1114 273)  routing T_21_17.lft_op_2 <X> T_21_17.lc_trk_g0_2
 (26 1)  (1116 273)  (1116 273)  routing T_21_17.lc_trk_g2_6 <X> T_21_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (1118 273)  (1118 273)  routing T_21_17.lc_trk_g2_6 <X> T_21_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (1119 273)  (1119 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (1121 273)  (1121 273)  routing T_21_17.lc_trk_g3_2 <X> T_21_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (1122 273)  (1122 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (36 1)  (1126 273)  (1126 273)  LC_0 Logic Functioning bit
 (38 1)  (1128 273)  (1128 273)  LC_0 Logic Functioning bit
 (40 1)  (1130 273)  (1130 273)  LC_0 Logic Functioning bit
 (42 1)  (1132 273)  (1132 273)  LC_0 Logic Functioning bit
 (51 1)  (1141 273)  (1141 273)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (12 2)  (1102 274)  (1102 274)  routing T_21_17.sp4_v_t_39 <X> T_21_17.sp4_h_l_39
 (14 2)  (1104 274)  (1104 274)  routing T_21_17.wire_logic_cluster/lc_4/out <X> T_21_17.lc_trk_g0_4
 (27 2)  (1117 274)  (1117 274)  routing T_21_17.lc_trk_g1_7 <X> T_21_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (1119 274)  (1119 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (1120 274)  (1120 274)  routing T_21_17.lc_trk_g1_7 <X> T_21_17.wire_logic_cluster/lc_1/in_1
 (32 2)  (1122 274)  (1122 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (1123 274)  (1123 274)  routing T_21_17.lc_trk_g2_0 <X> T_21_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (1126 274)  (1126 274)  LC_1 Logic Functioning bit
 (38 2)  (1128 274)  (1128 274)  LC_1 Logic Functioning bit
 (40 2)  (1130 274)  (1130 274)  LC_1 Logic Functioning bit
 (41 2)  (1131 274)  (1131 274)  LC_1 Logic Functioning bit
 (42 2)  (1132 274)  (1132 274)  LC_1 Logic Functioning bit
 (43 2)  (1133 274)  (1133 274)  LC_1 Logic Functioning bit
 (11 3)  (1101 275)  (1101 275)  routing T_21_17.sp4_v_t_39 <X> T_21_17.sp4_h_l_39
 (17 3)  (1107 275)  (1107 275)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (30 3)  (1120 275)  (1120 275)  routing T_21_17.lc_trk_g1_7 <X> T_21_17.wire_logic_cluster/lc_1/in_1
 (36 3)  (1126 275)  (1126 275)  LC_1 Logic Functioning bit
 (38 3)  (1128 275)  (1128 275)  LC_1 Logic Functioning bit
 (40 3)  (1130 275)  (1130 275)  LC_1 Logic Functioning bit
 (41 3)  (1131 275)  (1131 275)  LC_1 Logic Functioning bit
 (42 3)  (1132 275)  (1132 275)  LC_1 Logic Functioning bit
 (43 3)  (1133 275)  (1133 275)  LC_1 Logic Functioning bit
 (15 4)  (1105 276)  (1105 276)  routing T_21_17.top_op_1 <X> T_21_17.lc_trk_g1_1
 (17 4)  (1107 276)  (1107 276)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (27 4)  (1117 276)  (1117 276)  routing T_21_17.lc_trk_g1_4 <X> T_21_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 276)  (1119 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (1120 276)  (1120 276)  routing T_21_17.lc_trk_g1_4 <X> T_21_17.wire_logic_cluster/lc_2/in_1
 (31 4)  (1121 276)  (1121 276)  routing T_21_17.lc_trk_g3_4 <X> T_21_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (1122 276)  (1122 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (1123 276)  (1123 276)  routing T_21_17.lc_trk_g3_4 <X> T_21_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (1124 276)  (1124 276)  routing T_21_17.lc_trk_g3_4 <X> T_21_17.wire_logic_cluster/lc_2/in_3
 (37 4)  (1127 276)  (1127 276)  LC_2 Logic Functioning bit
 (38 4)  (1128 276)  (1128 276)  LC_2 Logic Functioning bit
 (39 4)  (1129 276)  (1129 276)  LC_2 Logic Functioning bit
 (43 4)  (1133 276)  (1133 276)  LC_2 Logic Functioning bit
 (18 5)  (1108 277)  (1108 277)  routing T_21_17.top_op_1 <X> T_21_17.lc_trk_g1_1
 (22 5)  (1112 277)  (1112 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (1115 277)  (1115 277)  routing T_21_17.sp4_r_v_b_26 <X> T_21_17.lc_trk_g1_2
 (26 5)  (1116 277)  (1116 277)  routing T_21_17.lc_trk_g3_3 <X> T_21_17.wire_logic_cluster/lc_2/in_0
 (27 5)  (1117 277)  (1117 277)  routing T_21_17.lc_trk_g3_3 <X> T_21_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (1118 277)  (1118 277)  routing T_21_17.lc_trk_g3_3 <X> T_21_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (1119 277)  (1119 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (32 5)  (1122 277)  (1122 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (1125 277)  (1125 277)  routing T_21_17.lc_trk_g0_2 <X> T_21_17.input_2_2
 (36 5)  (1126 277)  (1126 277)  LC_2 Logic Functioning bit
 (40 5)  (1130 277)  (1130 277)  LC_2 Logic Functioning bit
 (41 5)  (1131 277)  (1131 277)  LC_2 Logic Functioning bit
 (42 5)  (1132 277)  (1132 277)  LC_2 Logic Functioning bit
 (11 6)  (1101 278)  (1101 278)  routing T_21_17.sp4_v_b_9 <X> T_21_17.sp4_v_t_40
 (13 6)  (1103 278)  (1103 278)  routing T_21_17.sp4_v_b_9 <X> T_21_17.sp4_v_t_40
 (22 6)  (1112 278)  (1112 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (1113 278)  (1113 278)  routing T_21_17.sp4_v_b_23 <X> T_21_17.lc_trk_g1_7
 (24 6)  (1114 278)  (1114 278)  routing T_21_17.sp4_v_b_23 <X> T_21_17.lc_trk_g1_7
 (28 6)  (1118 278)  (1118 278)  routing T_21_17.lc_trk_g2_2 <X> T_21_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (1119 278)  (1119 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (1122 278)  (1122 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (1123 278)  (1123 278)  routing T_21_17.lc_trk_g3_1 <X> T_21_17.wire_logic_cluster/lc_3/in_3
 (34 6)  (1124 278)  (1124 278)  routing T_21_17.lc_trk_g3_1 <X> T_21_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (1126 278)  (1126 278)  LC_3 Logic Functioning bit
 (37 6)  (1127 278)  (1127 278)  LC_3 Logic Functioning bit
 (39 6)  (1129 278)  (1129 278)  LC_3 Logic Functioning bit
 (42 6)  (1132 278)  (1132 278)  LC_3 Logic Functioning bit
 (50 6)  (1140 278)  (1140 278)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (1104 279)  (1104 279)  routing T_21_17.top_op_4 <X> T_21_17.lc_trk_g1_4
 (15 7)  (1105 279)  (1105 279)  routing T_21_17.top_op_4 <X> T_21_17.lc_trk_g1_4
 (17 7)  (1107 279)  (1107 279)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (26 7)  (1116 279)  (1116 279)  routing T_21_17.lc_trk_g1_2 <X> T_21_17.wire_logic_cluster/lc_3/in_0
 (27 7)  (1117 279)  (1117 279)  routing T_21_17.lc_trk_g1_2 <X> T_21_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (1119 279)  (1119 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (1120 279)  (1120 279)  routing T_21_17.lc_trk_g2_2 <X> T_21_17.wire_logic_cluster/lc_3/in_1
 (37 7)  (1127 279)  (1127 279)  LC_3 Logic Functioning bit
 (39 7)  (1129 279)  (1129 279)  LC_3 Logic Functioning bit
 (42 7)  (1132 279)  (1132 279)  LC_3 Logic Functioning bit
 (53 7)  (1143 279)  (1143 279)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (3 8)  (1093 280)  (1093 280)  routing T_21_17.sp12_v_t_22 <X> T_21_17.sp12_v_b_1
 (15 8)  (1105 280)  (1105 280)  routing T_21_17.tnl_op_1 <X> T_21_17.lc_trk_g2_1
 (17 8)  (1107 280)  (1107 280)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (21 8)  (1111 280)  (1111 280)  routing T_21_17.sp4_h_r_43 <X> T_21_17.lc_trk_g2_3
 (22 8)  (1112 280)  (1112 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (1113 280)  (1113 280)  routing T_21_17.sp4_h_r_43 <X> T_21_17.lc_trk_g2_3
 (24 8)  (1114 280)  (1114 280)  routing T_21_17.sp4_h_r_43 <X> T_21_17.lc_trk_g2_3
 (25 8)  (1115 280)  (1115 280)  routing T_21_17.sp4_v_b_26 <X> T_21_17.lc_trk_g2_2
 (27 8)  (1117 280)  (1117 280)  routing T_21_17.lc_trk_g1_4 <X> T_21_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (1119 280)  (1119 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1120 280)  (1120 280)  routing T_21_17.lc_trk_g1_4 <X> T_21_17.wire_logic_cluster/lc_4/in_1
 (31 8)  (1121 280)  (1121 280)  routing T_21_17.lc_trk_g3_4 <X> T_21_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (1122 280)  (1122 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (1123 280)  (1123 280)  routing T_21_17.lc_trk_g3_4 <X> T_21_17.wire_logic_cluster/lc_4/in_3
 (34 8)  (1124 280)  (1124 280)  routing T_21_17.lc_trk_g3_4 <X> T_21_17.wire_logic_cluster/lc_4/in_3
 (38 8)  (1128 280)  (1128 280)  LC_4 Logic Functioning bit
 (39 8)  (1129 280)  (1129 280)  LC_4 Logic Functioning bit
 (42 8)  (1132 280)  (1132 280)  LC_4 Logic Functioning bit
 (43 8)  (1133 280)  (1133 280)  LC_4 Logic Functioning bit
 (14 9)  (1104 281)  (1104 281)  routing T_21_17.tnl_op_0 <X> T_21_17.lc_trk_g2_0
 (15 9)  (1105 281)  (1105 281)  routing T_21_17.tnl_op_0 <X> T_21_17.lc_trk_g2_0
 (17 9)  (1107 281)  (1107 281)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (18 9)  (1108 281)  (1108 281)  routing T_21_17.tnl_op_1 <X> T_21_17.lc_trk_g2_1
 (21 9)  (1111 281)  (1111 281)  routing T_21_17.sp4_h_r_43 <X> T_21_17.lc_trk_g2_3
 (22 9)  (1112 281)  (1112 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (1113 281)  (1113 281)  routing T_21_17.sp4_v_b_26 <X> T_21_17.lc_trk_g2_2
 (26 9)  (1116 281)  (1116 281)  routing T_21_17.lc_trk_g0_2 <X> T_21_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (1119 281)  (1119 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (32 9)  (1122 281)  (1122 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (1124 281)  (1124 281)  routing T_21_17.lc_trk_g1_1 <X> T_21_17.input_2_4
 (36 9)  (1126 281)  (1126 281)  LC_4 Logic Functioning bit
 (39 9)  (1129 281)  (1129 281)  LC_4 Logic Functioning bit
 (41 9)  (1131 281)  (1131 281)  LC_4 Logic Functioning bit
 (42 9)  (1132 281)  (1132 281)  LC_4 Logic Functioning bit
 (8 10)  (1098 282)  (1098 282)  routing T_21_17.sp4_v_t_36 <X> T_21_17.sp4_h_l_42
 (9 10)  (1099 282)  (1099 282)  routing T_21_17.sp4_v_t_36 <X> T_21_17.sp4_h_l_42
 (10 10)  (1100 282)  (1100 282)  routing T_21_17.sp4_v_t_36 <X> T_21_17.sp4_h_l_42
 (12 10)  (1102 282)  (1102 282)  routing T_21_17.sp4_v_t_39 <X> T_21_17.sp4_h_l_45
 (14 10)  (1104 282)  (1104 282)  routing T_21_17.sp4_h_r_44 <X> T_21_17.lc_trk_g2_4
 (25 10)  (1115 282)  (1115 282)  routing T_21_17.sp4_v_b_38 <X> T_21_17.lc_trk_g2_6
 (26 10)  (1116 282)  (1116 282)  routing T_21_17.lc_trk_g3_4 <X> T_21_17.wire_logic_cluster/lc_5/in_0
 (29 10)  (1119 282)  (1119 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (1122 282)  (1122 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (1123 282)  (1123 282)  routing T_21_17.lc_trk_g3_3 <X> T_21_17.wire_logic_cluster/lc_5/in_3
 (34 10)  (1124 282)  (1124 282)  routing T_21_17.lc_trk_g3_3 <X> T_21_17.wire_logic_cluster/lc_5/in_3
 (35 10)  (1125 282)  (1125 282)  routing T_21_17.lc_trk_g1_4 <X> T_21_17.input_2_5
 (39 10)  (1129 282)  (1129 282)  LC_5 Logic Functioning bit
 (41 10)  (1131 282)  (1131 282)  LC_5 Logic Functioning bit
 (42 10)  (1132 282)  (1132 282)  LC_5 Logic Functioning bit
 (43 10)  (1133 282)  (1133 282)  LC_5 Logic Functioning bit
 (11 11)  (1101 283)  (1101 283)  routing T_21_17.sp4_v_t_39 <X> T_21_17.sp4_h_l_45
 (13 11)  (1103 283)  (1103 283)  routing T_21_17.sp4_v_t_39 <X> T_21_17.sp4_h_l_45
 (14 11)  (1104 283)  (1104 283)  routing T_21_17.sp4_h_r_44 <X> T_21_17.lc_trk_g2_4
 (15 11)  (1105 283)  (1105 283)  routing T_21_17.sp4_h_r_44 <X> T_21_17.lc_trk_g2_4
 (16 11)  (1106 283)  (1106 283)  routing T_21_17.sp4_h_r_44 <X> T_21_17.lc_trk_g2_4
 (17 11)  (1107 283)  (1107 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (22 11)  (1112 283)  (1112 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (1113 283)  (1113 283)  routing T_21_17.sp4_v_b_38 <X> T_21_17.lc_trk_g2_6
 (25 11)  (1115 283)  (1115 283)  routing T_21_17.sp4_v_b_38 <X> T_21_17.lc_trk_g2_6
 (27 11)  (1117 283)  (1117 283)  routing T_21_17.lc_trk_g3_4 <X> T_21_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (1118 283)  (1118 283)  routing T_21_17.lc_trk_g3_4 <X> T_21_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (1119 283)  (1119 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (1120 283)  (1120 283)  routing T_21_17.lc_trk_g0_2 <X> T_21_17.wire_logic_cluster/lc_5/in_1
 (31 11)  (1121 283)  (1121 283)  routing T_21_17.lc_trk_g3_3 <X> T_21_17.wire_logic_cluster/lc_5/in_3
 (32 11)  (1122 283)  (1122 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (1124 283)  (1124 283)  routing T_21_17.lc_trk_g1_4 <X> T_21_17.input_2_5
 (36 11)  (1126 283)  (1126 283)  LC_5 Logic Functioning bit
 (37 11)  (1127 283)  (1127 283)  LC_5 Logic Functioning bit
 (38 11)  (1128 283)  (1128 283)  LC_5 Logic Functioning bit
 (40 11)  (1130 283)  (1130 283)  LC_5 Logic Functioning bit
 (4 12)  (1094 284)  (1094 284)  routing T_21_17.sp4_h_l_44 <X> T_21_17.sp4_v_b_9
 (17 12)  (1107 284)  (1107 284)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1108 284)  (1108 284)  routing T_21_17.wire_logic_cluster/lc_1/out <X> T_21_17.lc_trk_g3_1
 (22 12)  (1112 284)  (1112 284)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (1114 284)  (1114 284)  routing T_21_17.tnl_op_3 <X> T_21_17.lc_trk_g3_3
 (26 12)  (1116 284)  (1116 284)  routing T_21_17.lc_trk_g2_6 <X> T_21_17.wire_logic_cluster/lc_6/in_0
 (28 12)  (1118 284)  (1118 284)  routing T_21_17.lc_trk_g2_1 <X> T_21_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (1119 284)  (1119 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (1122 284)  (1122 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (1123 284)  (1123 284)  routing T_21_17.lc_trk_g3_2 <X> T_21_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (1124 284)  (1124 284)  routing T_21_17.lc_trk_g3_2 <X> T_21_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (1126 284)  (1126 284)  LC_6 Logic Functioning bit
 (37 12)  (1127 284)  (1127 284)  LC_6 Logic Functioning bit
 (40 12)  (1130 284)  (1130 284)  LC_6 Logic Functioning bit
 (41 12)  (1131 284)  (1131 284)  LC_6 Logic Functioning bit
 (50 12)  (1140 284)  (1140 284)  Cascade bit: LH_LC06_inmux02_5

 (5 13)  (1095 285)  (1095 285)  routing T_21_17.sp4_h_l_44 <X> T_21_17.sp4_v_b_9
 (21 13)  (1111 285)  (1111 285)  routing T_21_17.tnl_op_3 <X> T_21_17.lc_trk_g3_3
 (22 13)  (1112 285)  (1112 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (1113 285)  (1113 285)  routing T_21_17.sp4_v_b_42 <X> T_21_17.lc_trk_g3_2
 (24 13)  (1114 285)  (1114 285)  routing T_21_17.sp4_v_b_42 <X> T_21_17.lc_trk_g3_2
 (26 13)  (1116 285)  (1116 285)  routing T_21_17.lc_trk_g2_6 <X> T_21_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (1118 285)  (1118 285)  routing T_21_17.lc_trk_g2_6 <X> T_21_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (1119 285)  (1119 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (1121 285)  (1121 285)  routing T_21_17.lc_trk_g3_2 <X> T_21_17.wire_logic_cluster/lc_6/in_3
 (36 13)  (1126 285)  (1126 285)  LC_6 Logic Functioning bit
 (38 13)  (1128 285)  (1128 285)  LC_6 Logic Functioning bit
 (40 13)  (1130 285)  (1130 285)  LC_6 Logic Functioning bit
 (42 13)  (1132 285)  (1132 285)  LC_6 Logic Functioning bit
 (53 13)  (1143 285)  (1143 285)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (8 14)  (1098 286)  (1098 286)  routing T_21_17.sp4_v_t_41 <X> T_21_17.sp4_h_l_47
 (9 14)  (1099 286)  (1099 286)  routing T_21_17.sp4_v_t_41 <X> T_21_17.sp4_h_l_47
 (10 14)  (1100 286)  (1100 286)  routing T_21_17.sp4_v_t_41 <X> T_21_17.sp4_h_l_47
 (15 14)  (1105 286)  (1105 286)  routing T_21_17.sp4_h_r_45 <X> T_21_17.lc_trk_g3_5
 (16 14)  (1106 286)  (1106 286)  routing T_21_17.sp4_h_r_45 <X> T_21_17.lc_trk_g3_5
 (17 14)  (1107 286)  (1107 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (1108 286)  (1108 286)  routing T_21_17.sp4_h_r_45 <X> T_21_17.lc_trk_g3_5
 (27 14)  (1117 286)  (1117 286)  routing T_21_17.lc_trk_g3_5 <X> T_21_17.wire_logic_cluster/lc_7/in_1
 (28 14)  (1118 286)  (1118 286)  routing T_21_17.lc_trk_g3_5 <X> T_21_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (1119 286)  (1119 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (1120 286)  (1120 286)  routing T_21_17.lc_trk_g3_5 <X> T_21_17.wire_logic_cluster/lc_7/in_1
 (31 14)  (1121 286)  (1121 286)  routing T_21_17.lc_trk_g2_4 <X> T_21_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (1122 286)  (1122 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (1123 286)  (1123 286)  routing T_21_17.lc_trk_g2_4 <X> T_21_17.wire_logic_cluster/lc_7/in_3
 (37 14)  (1127 286)  (1127 286)  LC_7 Logic Functioning bit
 (17 15)  (1107 287)  (1107 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (18 15)  (1108 287)  (1108 287)  routing T_21_17.sp4_h_r_45 <X> T_21_17.lc_trk_g3_5
 (26 15)  (1116 287)  (1116 287)  routing T_21_17.lc_trk_g0_3 <X> T_21_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (1119 287)  (1119 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (32 15)  (1122 287)  (1122 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (1123 287)  (1123 287)  routing T_21_17.lc_trk_g2_3 <X> T_21_17.input_2_7
 (35 15)  (1125 287)  (1125 287)  routing T_21_17.lc_trk_g2_3 <X> T_21_17.input_2_7
 (36 15)  (1126 287)  (1126 287)  LC_7 Logic Functioning bit
 (38 15)  (1128 287)  (1128 287)  LC_7 Logic Functioning bit


LogicTile_22_17

 (21 0)  (1165 272)  (1165 272)  routing T_22_17.sp4_h_r_19 <X> T_22_17.lc_trk_g0_3
 (22 0)  (1166 272)  (1166 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (1167 272)  (1167 272)  routing T_22_17.sp4_h_r_19 <X> T_22_17.lc_trk_g0_3
 (24 0)  (1168 272)  (1168 272)  routing T_22_17.sp4_h_r_19 <X> T_22_17.lc_trk_g0_3
 (32 0)  (1176 272)  (1176 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (1177 272)  (1177 272)  routing T_22_17.lc_trk_g2_3 <X> T_22_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (1180 272)  (1180 272)  LC_0 Logic Functioning bit
 (37 0)  (1181 272)  (1181 272)  LC_0 Logic Functioning bit
 (38 0)  (1182 272)  (1182 272)  LC_0 Logic Functioning bit
 (39 0)  (1183 272)  (1183 272)  LC_0 Logic Functioning bit
 (45 0)  (1189 272)  (1189 272)  LC_0 Logic Functioning bit
 (4 1)  (1148 273)  (1148 273)  routing T_22_17.sp4_v_t_42 <X> T_22_17.sp4_h_r_0
 (15 1)  (1159 273)  (1159 273)  routing T_22_17.bot_op_0 <X> T_22_17.lc_trk_g0_0
 (17 1)  (1161 273)  (1161 273)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (21 1)  (1165 273)  (1165 273)  routing T_22_17.sp4_h_r_19 <X> T_22_17.lc_trk_g0_3
 (31 1)  (1175 273)  (1175 273)  routing T_22_17.lc_trk_g2_3 <X> T_22_17.wire_logic_cluster/lc_0/in_3
 (36 1)  (1180 273)  (1180 273)  LC_0 Logic Functioning bit
 (37 1)  (1181 273)  (1181 273)  LC_0 Logic Functioning bit
 (38 1)  (1182 273)  (1182 273)  LC_0 Logic Functioning bit
 (39 1)  (1183 273)  (1183 273)  LC_0 Logic Functioning bit
 (0 2)  (1144 274)  (1144 274)  routing T_22_17.glb_netwk_6 <X> T_22_17.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 274)  (1145 274)  routing T_22_17.glb_netwk_6 <X> T_22_17.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 274)  (1146 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (11 2)  (1155 274)  (1155 274)  routing T_22_17.sp4_h_r_8 <X> T_22_17.sp4_v_t_39
 (13 2)  (1157 274)  (1157 274)  routing T_22_17.sp4_h_r_8 <X> T_22_17.sp4_v_t_39
 (17 2)  (1161 274)  (1161 274)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (21 2)  (1165 274)  (1165 274)  routing T_22_17.bnr_op_7 <X> T_22_17.lc_trk_g0_7
 (22 2)  (1166 274)  (1166 274)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (12 3)  (1156 275)  (1156 275)  routing T_22_17.sp4_h_r_8 <X> T_22_17.sp4_v_t_39
 (18 3)  (1162 275)  (1162 275)  routing T_22_17.sp4_r_v_b_29 <X> T_22_17.lc_trk_g0_5
 (21 3)  (1165 275)  (1165 275)  routing T_22_17.bnr_op_7 <X> T_22_17.lc_trk_g0_7
 (25 4)  (1169 276)  (1169 276)  routing T_22_17.sp4_h_l_7 <X> T_22_17.lc_trk_g1_2
 (26 4)  (1170 276)  (1170 276)  routing T_22_17.lc_trk_g2_4 <X> T_22_17.wire_logic_cluster/lc_2/in_0
 (27 4)  (1171 276)  (1171 276)  routing T_22_17.lc_trk_g1_2 <X> T_22_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (1173 276)  (1173 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1176 276)  (1176 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (1180 276)  (1180 276)  LC_2 Logic Functioning bit
 (37 4)  (1181 276)  (1181 276)  LC_2 Logic Functioning bit
 (38 4)  (1182 276)  (1182 276)  LC_2 Logic Functioning bit
 (39 4)  (1183 276)  (1183 276)  LC_2 Logic Functioning bit
 (41 4)  (1185 276)  (1185 276)  LC_2 Logic Functioning bit
 (43 4)  (1187 276)  (1187 276)  LC_2 Logic Functioning bit
 (22 5)  (1166 277)  (1166 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (1167 277)  (1167 277)  routing T_22_17.sp4_h_l_7 <X> T_22_17.lc_trk_g1_2
 (24 5)  (1168 277)  (1168 277)  routing T_22_17.sp4_h_l_7 <X> T_22_17.lc_trk_g1_2
 (25 5)  (1169 277)  (1169 277)  routing T_22_17.sp4_h_l_7 <X> T_22_17.lc_trk_g1_2
 (28 5)  (1172 277)  (1172 277)  routing T_22_17.lc_trk_g2_4 <X> T_22_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (1173 277)  (1173 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (1174 277)  (1174 277)  routing T_22_17.lc_trk_g1_2 <X> T_22_17.wire_logic_cluster/lc_2/in_1
 (31 5)  (1175 277)  (1175 277)  routing T_22_17.lc_trk_g0_3 <X> T_22_17.wire_logic_cluster/lc_2/in_3
 (36 5)  (1180 277)  (1180 277)  LC_2 Logic Functioning bit
 (38 5)  (1182 277)  (1182 277)  LC_2 Logic Functioning bit
 (3 6)  (1147 278)  (1147 278)  routing T_22_17.sp12_v_b_0 <X> T_22_17.sp12_v_t_23
 (26 6)  (1170 278)  (1170 278)  routing T_22_17.lc_trk_g1_4 <X> T_22_17.wire_logic_cluster/lc_3/in_0
 (29 6)  (1173 278)  (1173 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (1175 278)  (1175 278)  routing T_22_17.lc_trk_g2_6 <X> T_22_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (1176 278)  (1176 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (1177 278)  (1177 278)  routing T_22_17.lc_trk_g2_6 <X> T_22_17.wire_logic_cluster/lc_3/in_3
 (39 6)  (1183 278)  (1183 278)  LC_3 Logic Functioning bit
 (40 6)  (1184 278)  (1184 278)  LC_3 Logic Functioning bit
 (50 6)  (1194 278)  (1194 278)  Cascade bit: LH_LC03_inmux02_5

 (15 7)  (1159 279)  (1159 279)  routing T_22_17.bot_op_4 <X> T_22_17.lc_trk_g1_4
 (17 7)  (1161 279)  (1161 279)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (27 7)  (1171 279)  (1171 279)  routing T_22_17.lc_trk_g1_4 <X> T_22_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (1173 279)  (1173 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (1175 279)  (1175 279)  routing T_22_17.lc_trk_g2_6 <X> T_22_17.wire_logic_cluster/lc_3/in_3
 (36 7)  (1180 279)  (1180 279)  LC_3 Logic Functioning bit
 (38 7)  (1182 279)  (1182 279)  LC_3 Logic Functioning bit
 (40 7)  (1184 279)  (1184 279)  LC_3 Logic Functioning bit
 (41 7)  (1185 279)  (1185 279)  LC_3 Logic Functioning bit
 (42 7)  (1186 279)  (1186 279)  LC_3 Logic Functioning bit
 (43 7)  (1187 279)  (1187 279)  LC_3 Logic Functioning bit
 (15 8)  (1159 280)  (1159 280)  routing T_22_17.sp4_h_r_41 <X> T_22_17.lc_trk_g2_1
 (16 8)  (1160 280)  (1160 280)  routing T_22_17.sp4_h_r_41 <X> T_22_17.lc_trk_g2_1
 (17 8)  (1161 280)  (1161 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (1162 280)  (1162 280)  routing T_22_17.sp4_h_r_41 <X> T_22_17.lc_trk_g2_1
 (21 8)  (1165 280)  (1165 280)  routing T_22_17.sp4_v_t_14 <X> T_22_17.lc_trk_g2_3
 (22 8)  (1166 280)  (1166 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (1167 280)  (1167 280)  routing T_22_17.sp4_v_t_14 <X> T_22_17.lc_trk_g2_3
 (28 8)  (1172 280)  (1172 280)  routing T_22_17.lc_trk_g2_1 <X> T_22_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (1173 280)  (1173 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (1175 280)  (1175 280)  routing T_22_17.lc_trk_g0_7 <X> T_22_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (1176 280)  (1176 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (1180 280)  (1180 280)  LC_4 Logic Functioning bit
 (38 8)  (1182 280)  (1182 280)  LC_4 Logic Functioning bit
 (39 8)  (1183 280)  (1183 280)  LC_4 Logic Functioning bit
 (40 8)  (1184 280)  (1184 280)  LC_4 Logic Functioning bit
 (41 8)  (1185 280)  (1185 280)  LC_4 Logic Functioning bit
 (50 8)  (1194 280)  (1194 280)  Cascade bit: LH_LC04_inmux02_5

 (18 9)  (1162 281)  (1162 281)  routing T_22_17.sp4_h_r_41 <X> T_22_17.lc_trk_g2_1
 (22 9)  (1166 281)  (1166 281)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (1168 281)  (1168 281)  routing T_22_17.tnr_op_2 <X> T_22_17.lc_trk_g2_2
 (29 9)  (1173 281)  (1173 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (1175 281)  (1175 281)  routing T_22_17.lc_trk_g0_7 <X> T_22_17.wire_logic_cluster/lc_4/in_3
 (37 9)  (1181 281)  (1181 281)  LC_4 Logic Functioning bit
 (38 9)  (1182 281)  (1182 281)  LC_4 Logic Functioning bit
 (41 9)  (1185 281)  (1185 281)  LC_4 Logic Functioning bit
 (6 10)  (1150 282)  (1150 282)  routing T_22_17.sp4_h_l_36 <X> T_22_17.sp4_v_t_43
 (14 10)  (1158 282)  (1158 282)  routing T_22_17.rgt_op_4 <X> T_22_17.lc_trk_g2_4
 (25 10)  (1169 282)  (1169 282)  routing T_22_17.rgt_op_6 <X> T_22_17.lc_trk_g2_6
 (26 10)  (1170 282)  (1170 282)  routing T_22_17.lc_trk_g0_5 <X> T_22_17.wire_logic_cluster/lc_5/in_0
 (28 10)  (1172 282)  (1172 282)  routing T_22_17.lc_trk_g2_2 <X> T_22_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (1173 282)  (1173 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (1176 282)  (1176 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (1177 282)  (1177 282)  routing T_22_17.lc_trk_g3_3 <X> T_22_17.wire_logic_cluster/lc_5/in_3
 (34 10)  (1178 282)  (1178 282)  routing T_22_17.lc_trk_g3_3 <X> T_22_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (1180 282)  (1180 282)  LC_5 Logic Functioning bit
 (38 10)  (1182 282)  (1182 282)  LC_5 Logic Functioning bit
 (43 10)  (1187 282)  (1187 282)  LC_5 Logic Functioning bit
 (50 10)  (1194 282)  (1194 282)  Cascade bit: LH_LC05_inmux02_5

 (52 10)  (1196 282)  (1196 282)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (3 11)  (1147 283)  (1147 283)  routing T_22_17.sp12_v_b_1 <X> T_22_17.sp12_h_l_22
 (12 11)  (1156 283)  (1156 283)  routing T_22_17.sp4_h_l_45 <X> T_22_17.sp4_v_t_45
 (15 11)  (1159 283)  (1159 283)  routing T_22_17.rgt_op_4 <X> T_22_17.lc_trk_g2_4
 (17 11)  (1161 283)  (1161 283)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 11)  (1166 283)  (1166 283)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (1168 283)  (1168 283)  routing T_22_17.rgt_op_6 <X> T_22_17.lc_trk_g2_6
 (29 11)  (1173 283)  (1173 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (1174 283)  (1174 283)  routing T_22_17.lc_trk_g2_2 <X> T_22_17.wire_logic_cluster/lc_5/in_1
 (31 11)  (1175 283)  (1175 283)  routing T_22_17.lc_trk_g3_3 <X> T_22_17.wire_logic_cluster/lc_5/in_3
 (36 11)  (1180 283)  (1180 283)  LC_5 Logic Functioning bit
 (37 11)  (1181 283)  (1181 283)  LC_5 Logic Functioning bit
 (38 11)  (1182 283)  (1182 283)  LC_5 Logic Functioning bit
 (42 11)  (1186 283)  (1186 283)  LC_5 Logic Functioning bit
 (2 12)  (1146 284)  (1146 284)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (12 12)  (1156 284)  (1156 284)  routing T_22_17.sp4_v_b_5 <X> T_22_17.sp4_h_r_11
 (22 12)  (1166 284)  (1166 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (25 12)  (1169 284)  (1169 284)  routing T_22_17.sp4_v_t_23 <X> T_22_17.lc_trk_g3_2
 (26 12)  (1170 284)  (1170 284)  routing T_22_17.lc_trk_g2_4 <X> T_22_17.wire_logic_cluster/lc_6/in_0
 (27 12)  (1171 284)  (1171 284)  routing T_22_17.lc_trk_g3_4 <X> T_22_17.wire_logic_cluster/lc_6/in_1
 (28 12)  (1172 284)  (1172 284)  routing T_22_17.lc_trk_g3_4 <X> T_22_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (1173 284)  (1173 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (1174 284)  (1174 284)  routing T_22_17.lc_trk_g3_4 <X> T_22_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (1176 284)  (1176 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (1177 284)  (1177 284)  routing T_22_17.lc_trk_g3_2 <X> T_22_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (1178 284)  (1178 284)  routing T_22_17.lc_trk_g3_2 <X> T_22_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (1180 284)  (1180 284)  LC_6 Logic Functioning bit
 (37 12)  (1181 284)  (1181 284)  LC_6 Logic Functioning bit
 (38 12)  (1182 284)  (1182 284)  LC_6 Logic Functioning bit
 (39 12)  (1183 284)  (1183 284)  LC_6 Logic Functioning bit
 (41 12)  (1185 284)  (1185 284)  LC_6 Logic Functioning bit
 (43 12)  (1187 284)  (1187 284)  LC_6 Logic Functioning bit
 (11 13)  (1155 285)  (1155 285)  routing T_22_17.sp4_v_b_5 <X> T_22_17.sp4_h_r_11
 (13 13)  (1157 285)  (1157 285)  routing T_22_17.sp4_v_b_5 <X> T_22_17.sp4_h_r_11
 (22 13)  (1166 285)  (1166 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (1167 285)  (1167 285)  routing T_22_17.sp4_v_t_23 <X> T_22_17.lc_trk_g3_2
 (25 13)  (1169 285)  (1169 285)  routing T_22_17.sp4_v_t_23 <X> T_22_17.lc_trk_g3_2
 (28 13)  (1172 285)  (1172 285)  routing T_22_17.lc_trk_g2_4 <X> T_22_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (1173 285)  (1173 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (1175 285)  (1175 285)  routing T_22_17.lc_trk_g3_2 <X> T_22_17.wire_logic_cluster/lc_6/in_3
 (36 13)  (1180 285)  (1180 285)  LC_6 Logic Functioning bit
 (38 13)  (1182 285)  (1182 285)  LC_6 Logic Functioning bit
 (11 14)  (1155 286)  (1155 286)  routing T_22_17.sp4_h_l_43 <X> T_22_17.sp4_v_t_46
 (15 15)  (1159 287)  (1159 287)  routing T_22_17.sp4_v_t_33 <X> T_22_17.lc_trk_g3_4
 (16 15)  (1160 287)  (1160 287)  routing T_22_17.sp4_v_t_33 <X> T_22_17.lc_trk_g3_4
 (17 15)  (1161 287)  (1161 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4


LogicTile_23_17

 (26 0)  (1224 272)  (1224 272)  routing T_23_17.lc_trk_g2_4 <X> T_23_17.wire_logic_cluster/lc_0/in_0
 (27 0)  (1225 272)  (1225 272)  routing T_23_17.lc_trk_g3_6 <X> T_23_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (1226 272)  (1226 272)  routing T_23_17.lc_trk_g3_6 <X> T_23_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (1227 272)  (1227 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (1228 272)  (1228 272)  routing T_23_17.lc_trk_g3_6 <X> T_23_17.wire_logic_cluster/lc_0/in_1
 (31 0)  (1229 272)  (1229 272)  routing T_23_17.lc_trk_g3_4 <X> T_23_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (1230 272)  (1230 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (1231 272)  (1231 272)  routing T_23_17.lc_trk_g3_4 <X> T_23_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (1232 272)  (1232 272)  routing T_23_17.lc_trk_g3_4 <X> T_23_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (1234 272)  (1234 272)  LC_0 Logic Functioning bit
 (37 0)  (1235 272)  (1235 272)  LC_0 Logic Functioning bit
 (38 0)  (1236 272)  (1236 272)  LC_0 Logic Functioning bit
 (39 0)  (1237 272)  (1237 272)  LC_0 Logic Functioning bit
 (41 0)  (1239 272)  (1239 272)  LC_0 Logic Functioning bit
 (43 0)  (1241 272)  (1241 272)  LC_0 Logic Functioning bit
 (28 1)  (1226 273)  (1226 273)  routing T_23_17.lc_trk_g2_4 <X> T_23_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (1227 273)  (1227 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (1228 273)  (1228 273)  routing T_23_17.lc_trk_g3_6 <X> T_23_17.wire_logic_cluster/lc_0/in_1
 (36 1)  (1234 273)  (1234 273)  LC_0 Logic Functioning bit
 (38 1)  (1236 273)  (1236 273)  LC_0 Logic Functioning bit
 (0 2)  (1198 274)  (1198 274)  routing T_23_17.glb_netwk_6 <X> T_23_17.wire_logic_cluster/lc_7/clk
 (1 2)  (1199 274)  (1199 274)  routing T_23_17.glb_netwk_6 <X> T_23_17.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 274)  (1200 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (1220 274)  (1220 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (25 2)  (1223 274)  (1223 274)  routing T_23_17.sp4_h_l_11 <X> T_23_17.lc_trk_g0_6
 (26 2)  (1224 274)  (1224 274)  routing T_23_17.lc_trk_g2_7 <X> T_23_17.wire_logic_cluster/lc_1/in_0
 (29 2)  (1227 274)  (1227 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (1228 274)  (1228 274)  routing T_23_17.lc_trk_g0_6 <X> T_23_17.wire_logic_cluster/lc_1/in_1
 (31 2)  (1229 274)  (1229 274)  routing T_23_17.lc_trk_g2_6 <X> T_23_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (1230 274)  (1230 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (1231 274)  (1231 274)  routing T_23_17.lc_trk_g2_6 <X> T_23_17.wire_logic_cluster/lc_1/in_3
 (40 2)  (1238 274)  (1238 274)  LC_1 Logic Functioning bit
 (42 2)  (1240 274)  (1240 274)  LC_1 Logic Functioning bit
 (50 2)  (1248 274)  (1248 274)  Cascade bit: LH_LC01_inmux02_5

 (16 3)  (1214 275)  (1214 275)  routing T_23_17.sp12_h_r_12 <X> T_23_17.lc_trk_g0_4
 (17 3)  (1215 275)  (1215 275)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (21 3)  (1219 275)  (1219 275)  routing T_23_17.sp4_r_v_b_31 <X> T_23_17.lc_trk_g0_7
 (22 3)  (1220 275)  (1220 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (1221 275)  (1221 275)  routing T_23_17.sp4_h_l_11 <X> T_23_17.lc_trk_g0_6
 (24 3)  (1222 275)  (1222 275)  routing T_23_17.sp4_h_l_11 <X> T_23_17.lc_trk_g0_6
 (25 3)  (1223 275)  (1223 275)  routing T_23_17.sp4_h_l_11 <X> T_23_17.lc_trk_g0_6
 (26 3)  (1224 275)  (1224 275)  routing T_23_17.lc_trk_g2_7 <X> T_23_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (1226 275)  (1226 275)  routing T_23_17.lc_trk_g2_7 <X> T_23_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (1227 275)  (1227 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (1228 275)  (1228 275)  routing T_23_17.lc_trk_g0_6 <X> T_23_17.wire_logic_cluster/lc_1/in_1
 (31 3)  (1229 275)  (1229 275)  routing T_23_17.lc_trk_g2_6 <X> T_23_17.wire_logic_cluster/lc_1/in_3
 (36 3)  (1234 275)  (1234 275)  LC_1 Logic Functioning bit
 (38 3)  (1236 275)  (1236 275)  LC_1 Logic Functioning bit
 (39 3)  (1237 275)  (1237 275)  LC_1 Logic Functioning bit
 (40 3)  (1238 275)  (1238 275)  LC_1 Logic Functioning bit
 (41 3)  (1239 275)  (1239 275)  LC_1 Logic Functioning bit
 (43 3)  (1241 275)  (1241 275)  LC_1 Logic Functioning bit
 (14 5)  (1212 277)  (1212 277)  routing T_23_17.sp4_r_v_b_24 <X> T_23_17.lc_trk_g1_0
 (17 5)  (1215 277)  (1215 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (8 6)  (1206 278)  (1206 278)  routing T_23_17.sp4_v_t_41 <X> T_23_17.sp4_h_l_41
 (9 6)  (1207 278)  (1207 278)  routing T_23_17.sp4_v_t_41 <X> T_23_17.sp4_h_l_41
 (14 6)  (1212 278)  (1212 278)  routing T_23_17.wire_logic_cluster/lc_4/out <X> T_23_17.lc_trk_g1_4
 (21 6)  (1219 278)  (1219 278)  routing T_23_17.sp4_v_b_15 <X> T_23_17.lc_trk_g1_7
 (22 6)  (1220 278)  (1220 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (1221 278)  (1221 278)  routing T_23_17.sp4_v_b_15 <X> T_23_17.lc_trk_g1_7
 (27 6)  (1225 278)  (1225 278)  routing T_23_17.lc_trk_g1_7 <X> T_23_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (1227 278)  (1227 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (1228 278)  (1228 278)  routing T_23_17.lc_trk_g1_7 <X> T_23_17.wire_logic_cluster/lc_3/in_1
 (31 6)  (1229 278)  (1229 278)  routing T_23_17.lc_trk_g3_5 <X> T_23_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (1230 278)  (1230 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (1231 278)  (1231 278)  routing T_23_17.lc_trk_g3_5 <X> T_23_17.wire_logic_cluster/lc_3/in_3
 (34 6)  (1232 278)  (1232 278)  routing T_23_17.lc_trk_g3_5 <X> T_23_17.wire_logic_cluster/lc_3/in_3
 (35 6)  (1233 278)  (1233 278)  routing T_23_17.lc_trk_g0_7 <X> T_23_17.input_2_3
 (43 6)  (1241 278)  (1241 278)  LC_3 Logic Functioning bit
 (47 6)  (1245 278)  (1245 278)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (17 7)  (1215 279)  (1215 279)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (21 7)  (1219 279)  (1219 279)  routing T_23_17.sp4_v_b_15 <X> T_23_17.lc_trk_g1_7
 (27 7)  (1225 279)  (1225 279)  routing T_23_17.lc_trk_g1_0 <X> T_23_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (1227 279)  (1227 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (1228 279)  (1228 279)  routing T_23_17.lc_trk_g1_7 <X> T_23_17.wire_logic_cluster/lc_3/in_1
 (32 7)  (1230 279)  (1230 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (1233 279)  (1233 279)  routing T_23_17.lc_trk_g0_7 <X> T_23_17.input_2_3
 (14 8)  (1212 280)  (1212 280)  routing T_23_17.sp4_h_l_21 <X> T_23_17.lc_trk_g2_0
 (15 8)  (1213 280)  (1213 280)  routing T_23_17.sp4_h_r_33 <X> T_23_17.lc_trk_g2_1
 (16 8)  (1214 280)  (1214 280)  routing T_23_17.sp4_h_r_33 <X> T_23_17.lc_trk_g2_1
 (17 8)  (1215 280)  (1215 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (1216 280)  (1216 280)  routing T_23_17.sp4_h_r_33 <X> T_23_17.lc_trk_g2_1
 (28 8)  (1226 280)  (1226 280)  routing T_23_17.lc_trk_g2_1 <X> T_23_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (1227 280)  (1227 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (1230 280)  (1230 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (1231 280)  (1231 280)  routing T_23_17.lc_trk_g3_2 <X> T_23_17.wire_logic_cluster/lc_4/in_3
 (34 8)  (1232 280)  (1232 280)  routing T_23_17.lc_trk_g3_2 <X> T_23_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (1234 280)  (1234 280)  LC_4 Logic Functioning bit
 (38 8)  (1236 280)  (1236 280)  LC_4 Logic Functioning bit
 (41 8)  (1239 280)  (1239 280)  LC_4 Logic Functioning bit
 (43 8)  (1241 280)  (1241 280)  LC_4 Logic Functioning bit
 (45 8)  (1243 280)  (1243 280)  LC_4 Logic Functioning bit
 (15 9)  (1213 281)  (1213 281)  routing T_23_17.sp4_h_l_21 <X> T_23_17.lc_trk_g2_0
 (16 9)  (1214 281)  (1214 281)  routing T_23_17.sp4_h_l_21 <X> T_23_17.lc_trk_g2_0
 (17 9)  (1215 281)  (1215 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (26 9)  (1224 281)  (1224 281)  routing T_23_17.lc_trk_g3_3 <X> T_23_17.wire_logic_cluster/lc_4/in_0
 (27 9)  (1225 281)  (1225 281)  routing T_23_17.lc_trk_g3_3 <X> T_23_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (1226 281)  (1226 281)  routing T_23_17.lc_trk_g3_3 <X> T_23_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (1227 281)  (1227 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (1229 281)  (1229 281)  routing T_23_17.lc_trk_g3_2 <X> T_23_17.wire_logic_cluster/lc_4/in_3
 (36 9)  (1234 281)  (1234 281)  LC_4 Logic Functioning bit
 (38 9)  (1236 281)  (1236 281)  LC_4 Logic Functioning bit
 (40 9)  (1238 281)  (1238 281)  LC_4 Logic Functioning bit
 (42 9)  (1240 281)  (1240 281)  LC_4 Logic Functioning bit
 (48 9)  (1246 281)  (1246 281)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (51 9)  (1249 281)  (1249 281)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (2 10)  (1200 282)  (1200 282)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21
 (14 10)  (1212 282)  (1212 282)  routing T_23_17.wire_logic_cluster/lc_4/out <X> T_23_17.lc_trk_g2_4
 (15 10)  (1213 282)  (1213 282)  routing T_23_17.sp4_h_l_16 <X> T_23_17.lc_trk_g2_5
 (16 10)  (1214 282)  (1214 282)  routing T_23_17.sp4_h_l_16 <X> T_23_17.lc_trk_g2_5
 (17 10)  (1215 282)  (1215 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (22 10)  (1220 282)  (1220 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (1221 282)  (1221 282)  routing T_23_17.sp4_v_b_47 <X> T_23_17.lc_trk_g2_7
 (24 10)  (1222 282)  (1222 282)  routing T_23_17.sp4_v_b_47 <X> T_23_17.lc_trk_g2_7
 (25 10)  (1223 282)  (1223 282)  routing T_23_17.rgt_op_6 <X> T_23_17.lc_trk_g2_6
 (17 11)  (1215 283)  (1215 283)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (18 11)  (1216 283)  (1216 283)  routing T_23_17.sp4_h_l_16 <X> T_23_17.lc_trk_g2_5
 (22 11)  (1220 283)  (1220 283)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (1222 283)  (1222 283)  routing T_23_17.rgt_op_6 <X> T_23_17.lc_trk_g2_6
 (21 12)  (1219 284)  (1219 284)  routing T_23_17.sp4_h_r_35 <X> T_23_17.lc_trk_g3_3
 (22 12)  (1220 284)  (1220 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (1221 284)  (1221 284)  routing T_23_17.sp4_h_r_35 <X> T_23_17.lc_trk_g3_3
 (24 12)  (1222 284)  (1222 284)  routing T_23_17.sp4_h_r_35 <X> T_23_17.lc_trk_g3_3
 (25 12)  (1223 284)  (1223 284)  routing T_23_17.sp4_v_t_23 <X> T_23_17.lc_trk_g3_2
 (26 12)  (1224 284)  (1224 284)  routing T_23_17.lc_trk_g2_4 <X> T_23_17.wire_logic_cluster/lc_6/in_0
 (27 12)  (1225 284)  (1225 284)  routing T_23_17.lc_trk_g3_0 <X> T_23_17.wire_logic_cluster/lc_6/in_1
 (28 12)  (1226 284)  (1226 284)  routing T_23_17.lc_trk_g3_0 <X> T_23_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (1227 284)  (1227 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (1229 284)  (1229 284)  routing T_23_17.lc_trk_g2_5 <X> T_23_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (1230 284)  (1230 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (1231 284)  (1231 284)  routing T_23_17.lc_trk_g2_5 <X> T_23_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (1234 284)  (1234 284)  LC_6 Logic Functioning bit
 (37 12)  (1235 284)  (1235 284)  LC_6 Logic Functioning bit
 (38 12)  (1236 284)  (1236 284)  LC_6 Logic Functioning bit
 (39 12)  (1237 284)  (1237 284)  LC_6 Logic Functioning bit
 (41 12)  (1239 284)  (1239 284)  LC_6 Logic Functioning bit
 (43 12)  (1241 284)  (1241 284)  LC_6 Logic Functioning bit
 (15 13)  (1213 285)  (1213 285)  routing T_23_17.sp4_v_t_29 <X> T_23_17.lc_trk_g3_0
 (16 13)  (1214 285)  (1214 285)  routing T_23_17.sp4_v_t_29 <X> T_23_17.lc_trk_g3_0
 (17 13)  (1215 285)  (1215 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (22 13)  (1220 285)  (1220 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (1221 285)  (1221 285)  routing T_23_17.sp4_v_t_23 <X> T_23_17.lc_trk_g3_2
 (25 13)  (1223 285)  (1223 285)  routing T_23_17.sp4_v_t_23 <X> T_23_17.lc_trk_g3_2
 (28 13)  (1226 285)  (1226 285)  routing T_23_17.lc_trk_g2_4 <X> T_23_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (1227 285)  (1227 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (36 13)  (1234 285)  (1234 285)  LC_6 Logic Functioning bit
 (38 13)  (1236 285)  (1236 285)  LC_6 Logic Functioning bit
 (16 14)  (1214 286)  (1214 286)  routing T_23_17.sp4_v_b_37 <X> T_23_17.lc_trk_g3_5
 (17 14)  (1215 286)  (1215 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (1216 286)  (1216 286)  routing T_23_17.sp4_v_b_37 <X> T_23_17.lc_trk_g3_5
 (26 14)  (1224 286)  (1224 286)  routing T_23_17.lc_trk_g1_4 <X> T_23_17.wire_logic_cluster/lc_7/in_0
 (28 14)  (1226 286)  (1226 286)  routing T_23_17.lc_trk_g2_0 <X> T_23_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (1227 286)  (1227 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (1229 286)  (1229 286)  routing T_23_17.lc_trk_g0_4 <X> T_23_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (1230 286)  (1230 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (1234 286)  (1234 286)  LC_7 Logic Functioning bit
 (37 14)  (1235 286)  (1235 286)  LC_7 Logic Functioning bit
 (38 14)  (1236 286)  (1236 286)  LC_7 Logic Functioning bit
 (39 14)  (1237 286)  (1237 286)  LC_7 Logic Functioning bit
 (41 14)  (1239 286)  (1239 286)  LC_7 Logic Functioning bit
 (43 14)  (1241 286)  (1241 286)  LC_7 Logic Functioning bit
 (15 15)  (1213 287)  (1213 287)  routing T_23_17.sp4_v_t_33 <X> T_23_17.lc_trk_g3_4
 (16 15)  (1214 287)  (1214 287)  routing T_23_17.sp4_v_t_33 <X> T_23_17.lc_trk_g3_4
 (17 15)  (1215 287)  (1215 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (18 15)  (1216 287)  (1216 287)  routing T_23_17.sp4_v_b_37 <X> T_23_17.lc_trk_g3_5
 (22 15)  (1220 287)  (1220 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (1221 287)  (1221 287)  routing T_23_17.sp4_v_b_46 <X> T_23_17.lc_trk_g3_6
 (24 15)  (1222 287)  (1222 287)  routing T_23_17.sp4_v_b_46 <X> T_23_17.lc_trk_g3_6
 (27 15)  (1225 287)  (1225 287)  routing T_23_17.lc_trk_g1_4 <X> T_23_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (1227 287)  (1227 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (36 15)  (1234 287)  (1234 287)  LC_7 Logic Functioning bit
 (38 15)  (1236 287)  (1236 287)  LC_7 Logic Functioning bit


LogicTile_24_17

 (14 6)  (1266 278)  (1266 278)  routing T_24_17.lft_op_4 <X> T_24_17.lc_trk_g1_4
 (15 7)  (1267 279)  (1267 279)  routing T_24_17.lft_op_4 <X> T_24_17.lc_trk_g1_4
 (17 7)  (1269 279)  (1269 279)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (22 10)  (1274 282)  (1274 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (26 12)  (1278 284)  (1278 284)  routing T_24_17.lc_trk_g3_5 <X> T_24_17.wire_logic_cluster/lc_6/in_0
 (27 12)  (1279 284)  (1279 284)  routing T_24_17.lc_trk_g1_4 <X> T_24_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (1281 284)  (1281 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (1282 284)  (1282 284)  routing T_24_17.lc_trk_g1_4 <X> T_24_17.wire_logic_cluster/lc_6/in_1
 (31 12)  (1283 284)  (1283 284)  routing T_24_17.lc_trk_g2_7 <X> T_24_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (1284 284)  (1284 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (1285 284)  (1285 284)  routing T_24_17.lc_trk_g2_7 <X> T_24_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (1288 284)  (1288 284)  LC_6 Logic Functioning bit
 (37 12)  (1289 284)  (1289 284)  LC_6 Logic Functioning bit
 (38 12)  (1290 284)  (1290 284)  LC_6 Logic Functioning bit
 (39 12)  (1291 284)  (1291 284)  LC_6 Logic Functioning bit
 (41 12)  (1293 284)  (1293 284)  LC_6 Logic Functioning bit
 (43 12)  (1295 284)  (1295 284)  LC_6 Logic Functioning bit
 (27 13)  (1279 285)  (1279 285)  routing T_24_17.lc_trk_g3_5 <X> T_24_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (1280 285)  (1280 285)  routing T_24_17.lc_trk_g3_5 <X> T_24_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (1281 285)  (1281 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (1283 285)  (1283 285)  routing T_24_17.lc_trk_g2_7 <X> T_24_17.wire_logic_cluster/lc_6/in_3
 (37 13)  (1289 285)  (1289 285)  LC_6 Logic Functioning bit
 (39 13)  (1291 285)  (1291 285)  LC_6 Logic Functioning bit
 (2 14)  (1254 286)  (1254 286)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10
 (17 14)  (1269 286)  (1269 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (18 15)  (1270 287)  (1270 287)  routing T_24_17.sp4_r_v_b_45 <X> T_24_17.lc_trk_g3_5


RAM_Tile_25_17

 (7 1)  (1313 273)  (1313 273)  Ram config bit: MEMB_Power_Up_Control

 (14 1)  (1320 273)  (1320 273)  routing T_25_17.sp4_r_v_b_35 <X> T_25_17.lc_trk_g0_0
 (17 1)  (1323 273)  (1323 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (26 1)  (1332 273)  (1332 273)  routing T_25_17.lc_trk_g2_2 <X> T_25_17.input0_0
 (28 1)  (1334 273)  (1334 273)  routing T_25_17.lc_trk_g2_2 <X> T_25_17.input0_0
 (29 1)  (1335 273)  (1335 273)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g2_2 input0_0
 (0 2)  (1306 274)  (1306 274)  routing T_25_17.glb_netwk_6 <X> T_25_17.wire_bram/ram/RCLK
 (1 2)  (1307 274)  (1307 274)  routing T_25_17.glb_netwk_6 <X> T_25_17.wire_bram/ram/RCLK
 (2 2)  (1308 274)  (1308 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (17 2)  (1323 274)  (1323 274)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (19 2)  (1325 274)  (1325 274)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_t_4 sp4_v_t_2
 (26 2)  (1332 274)  (1332 274)  routing T_25_17.lc_trk_g3_4 <X> T_25_17.input0_1
 (16 3)  (1322 275)  (1322 275)  routing T_25_17.sp12_h_r_12 <X> T_25_17.lc_trk_g0_4
 (17 3)  (1323 275)  (1323 275)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (18 3)  (1324 275)  (1324 275)  routing T_25_17.sp4_r_v_b_29 <X> T_25_17.lc_trk_g0_5
 (27 3)  (1333 275)  (1333 275)  routing T_25_17.lc_trk_g3_4 <X> T_25_17.input0_1
 (28 3)  (1334 275)  (1334 275)  routing T_25_17.lc_trk_g3_4 <X> T_25_17.input0_1
 (29 3)  (1335 275)  (1335 275)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g3_4 input0_1
 (26 4)  (1332 276)  (1332 276)  routing T_25_17.lc_trk_g0_4 <X> T_25_17.input0_2
 (22 5)  (1328 277)  (1328 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (1331 277)  (1331 277)  routing T_25_17.sp4_r_v_b_26 <X> T_25_17.lc_trk_g1_2
 (29 5)  (1335 277)  (1335 277)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g0_4 input0_2
 (12 6)  (1318 278)  (1318 278)  routing T_25_17.sp4_v_b_5 <X> T_25_17.sp4_h_l_40
 (15 6)  (1321 278)  (1321 278)  routing T_25_17.sp4_h_r_21 <X> T_25_17.lc_trk_g1_5
 (16 6)  (1322 278)  (1322 278)  routing T_25_17.sp4_h_r_21 <X> T_25_17.lc_trk_g1_5
 (17 6)  (1323 278)  (1323 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (1324 278)  (1324 278)  routing T_25_17.sp4_h_r_21 <X> T_25_17.lc_trk_g1_5
 (26 6)  (1332 278)  (1332 278)  routing T_25_17.lc_trk_g0_5 <X> T_25_17.input0_3
 (9 7)  (1315 279)  (1315 279)  routing T_25_17.sp4_v_b_8 <X> T_25_17.sp4_v_t_41
 (10 7)  (1316 279)  (1316 279)  routing T_25_17.sp4_v_b_8 <X> T_25_17.sp4_v_t_41
 (18 7)  (1324 279)  (1324 279)  routing T_25_17.sp4_h_r_21 <X> T_25_17.lc_trk_g1_5
 (29 7)  (1335 279)  (1335 279)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g0_5 input0_3
 (11 8)  (1317 280)  (1317 280)  routing T_25_17.sp4_v_t_37 <X> T_25_17.sp4_v_b_8
 (13 8)  (1319 280)  (1319 280)  routing T_25_17.sp4_v_t_37 <X> T_25_17.sp4_v_b_8
 (25 8)  (1331 280)  (1331 280)  routing T_25_17.sp4_v_t_15 <X> T_25_17.lc_trk_g2_2
 (26 8)  (1332 280)  (1332 280)  routing T_25_17.lc_trk_g3_7 <X> T_25_17.input0_4
 (28 8)  (1334 280)  (1334 280)  routing T_25_17.lc_trk_g2_7 <X> T_25_17.wire_bram/ram/WDATA_11
 (29 8)  (1335 280)  (1335 280)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_7 wire_bram/ram/WDATA_11
 (30 8)  (1336 280)  (1336 280)  routing T_25_17.lc_trk_g2_7 <X> T_25_17.wire_bram/ram/WDATA_11
 (40 8)  (1346 280)  (1346 280)  Enable bit of Mux _out_links/OutMuxa_4 => wire_bram/ram/RDATA_11 sp4_r_v_b_25
 (3 9)  (1309 281)  (1309 281)  routing T_25_17.sp12_h_l_22 <X> T_25_17.sp12_v_b_1
 (22 9)  (1328 281)  (1328 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_15 lc_trk_g2_2
 (23 9)  (1329 281)  (1329 281)  routing T_25_17.sp4_v_t_15 <X> T_25_17.lc_trk_g2_2
 (26 9)  (1332 281)  (1332 281)  routing T_25_17.lc_trk_g3_7 <X> T_25_17.input0_4
 (27 9)  (1333 281)  (1333 281)  routing T_25_17.lc_trk_g3_7 <X> T_25_17.input0_4
 (28 9)  (1334 281)  (1334 281)  routing T_25_17.lc_trk_g3_7 <X> T_25_17.input0_4
 (29 9)  (1335 281)  (1335 281)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g3_7 input0_4
 (30 9)  (1336 281)  (1336 281)  routing T_25_17.lc_trk_g2_7 <X> T_25_17.wire_bram/ram/WDATA_11
 (8 10)  (1314 282)  (1314 282)  routing T_25_17.sp4_v_t_36 <X> T_25_17.sp4_h_l_42
 (9 10)  (1315 282)  (1315 282)  routing T_25_17.sp4_v_t_36 <X> T_25_17.sp4_h_l_42
 (10 10)  (1316 282)  (1316 282)  routing T_25_17.sp4_v_t_36 <X> T_25_17.sp4_h_l_42
 (12 10)  (1318 282)  (1318 282)  routing T_25_17.sp4_v_t_45 <X> T_25_17.sp4_h_l_45
 (15 10)  (1321 282)  (1321 282)  routing T_25_17.sp4_h_r_37 <X> T_25_17.lc_trk_g2_5
 (16 10)  (1322 282)  (1322 282)  routing T_25_17.sp4_h_r_37 <X> T_25_17.lc_trk_g2_5
 (17 10)  (1323 282)  (1323 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_37 lc_trk_g2_5
 (18 10)  (1324 282)  (1324 282)  routing T_25_17.sp4_h_r_37 <X> T_25_17.lc_trk_g2_5
 (21 10)  (1327 282)  (1327 282)  routing T_25_17.sp4_h_l_26 <X> T_25_17.lc_trk_g2_7
 (22 10)  (1328 282)  (1328 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_26 lc_trk_g2_7
 (23 10)  (1329 282)  (1329 282)  routing T_25_17.sp4_h_l_26 <X> T_25_17.lc_trk_g2_7
 (24 10)  (1330 282)  (1330 282)  routing T_25_17.sp4_h_l_26 <X> T_25_17.lc_trk_g2_7
 (4 11)  (1310 283)  (1310 283)  routing T_25_17.sp4_v_b_1 <X> T_25_17.sp4_h_l_43
 (9 11)  (1315 283)  (1315 283)  routing T_25_17.sp4_v_b_11 <X> T_25_17.sp4_v_t_42
 (10 11)  (1316 283)  (1316 283)  routing T_25_17.sp4_v_b_11 <X> T_25_17.sp4_v_t_42
 (11 11)  (1317 283)  (1317 283)  routing T_25_17.sp4_v_t_45 <X> T_25_17.sp4_h_l_45
 (26 11)  (1332 283)  (1332 283)  routing T_25_17.lc_trk_g1_2 <X> T_25_17.input0_5
 (27 11)  (1333 283)  (1333 283)  routing T_25_17.lc_trk_g1_2 <X> T_25_17.input0_5
 (29 11)  (1335 283)  (1335 283)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g1_2 input0_5
 (32 11)  (1338 283)  (1338 283)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g3_2 input2_5
 (33 11)  (1339 283)  (1339 283)  routing T_25_17.lc_trk_g3_2 <X> T_25_17.input2_5
 (34 11)  (1340 283)  (1340 283)  routing T_25_17.lc_trk_g3_2 <X> T_25_17.input2_5
 (35 11)  (1341 283)  (1341 283)  routing T_25_17.lc_trk_g3_2 <X> T_25_17.input2_5
 (22 12)  (1328 284)  (1328 284)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_8 lc_trk_g3_3
 (23 12)  (1329 284)  (1329 284)  routing T_25_17.sp12_v_t_8 <X> T_25_17.lc_trk_g3_3
 (25 12)  (1331 284)  (1331 284)  routing T_25_17.sp4_h_r_34 <X> T_25_17.lc_trk_g3_2
 (15 13)  (1321 285)  (1321 285)  routing T_25_17.sp4_v_b_40 <X> T_25_17.lc_trk_g3_0
 (16 13)  (1322 285)  (1322 285)  routing T_25_17.sp4_v_b_40 <X> T_25_17.lc_trk_g3_0
 (17 13)  (1323 285)  (1323 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_40 lc_trk_g3_0
 (22 13)  (1328 285)  (1328 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (1329 285)  (1329 285)  routing T_25_17.sp4_h_r_34 <X> T_25_17.lc_trk_g3_2
 (24 13)  (1330 285)  (1330 285)  routing T_25_17.sp4_h_r_34 <X> T_25_17.lc_trk_g3_2
 (29 13)  (1335 285)  (1335 285)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g0_0 input0_6
 (32 13)  (1338 285)  (1338 285)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g3_3 input2_6
 (33 13)  (1339 285)  (1339 285)  routing T_25_17.lc_trk_g3_3 <X> T_25_17.input2_6
 (34 13)  (1340 285)  (1340 285)  routing T_25_17.lc_trk_g3_3 <X> T_25_17.input2_6
 (35 13)  (1341 285)  (1341 285)  routing T_25_17.lc_trk_g3_3 <X> T_25_17.input2_6
 (1 14)  (1307 286)  (1307 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (22 14)  (1328 286)  (1328 286)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_12 lc_trk_g3_7
 (23 14)  (1329 286)  (1329 286)  routing T_25_17.sp12_v_t_12 <X> T_25_17.lc_trk_g3_7
 (35 14)  (1341 286)  (1341 286)  routing T_25_17.lc_trk_g2_5 <X> T_25_17.input2_7
 (0 15)  (1306 287)  (1306 287)  routing T_25_17.lc_trk_g1_5 <X> T_25_17.wire_bram/ram/RE
 (1 15)  (1307 287)  (1307 287)  routing T_25_17.lc_trk_g1_5 <X> T_25_17.wire_bram/ram/RE
 (3 15)  (1309 287)  (1309 287)  routing T_25_17.sp12_h_l_22 <X> T_25_17.sp12_v_t_22
 (4 15)  (1310 287)  (1310 287)  routing T_25_17.sp4_v_b_4 <X> T_25_17.sp4_h_l_44
 (5 15)  (1311 287)  (1311 287)  routing T_25_17.sp4_h_l_44 <X> T_25_17.sp4_v_t_44
 (16 15)  (1322 287)  (1322 287)  routing T_25_17.sp12_v_t_11 <X> T_25_17.lc_trk_g3_4
 (17 15)  (1323 287)  (1323 287)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_11 lc_trk_g3_4
 (27 15)  (1333 287)  (1333 287)  routing T_25_17.lc_trk_g3_0 <X> T_25_17.input0_7
 (28 15)  (1334 287)  (1334 287)  routing T_25_17.lc_trk_g3_0 <X> T_25_17.input0_7
 (29 15)  (1335 287)  (1335 287)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g3_0 input0_7
 (32 15)  (1338 287)  (1338 287)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g2_5 input2_7
 (33 15)  (1339 287)  (1339 287)  routing T_25_17.lc_trk_g2_5 <X> T_25_17.input2_7


LogicTile_26_17

 (12 2)  (1360 274)  (1360 274)  routing T_26_17.sp4_v_t_45 <X> T_26_17.sp4_h_l_39
 (11 3)  (1359 275)  (1359 275)  routing T_26_17.sp4_v_t_45 <X> T_26_17.sp4_h_l_39
 (13 3)  (1361 275)  (1361 275)  routing T_26_17.sp4_v_t_45 <X> T_26_17.sp4_h_l_39
 (3 5)  (1351 277)  (1351 277)  routing T_26_17.sp12_h_l_23 <X> T_26_17.sp12_h_r_0
 (4 8)  (1352 280)  (1352 280)  routing T_26_17.sp4_h_l_37 <X> T_26_17.sp4_v_b_6
 (6 8)  (1354 280)  (1354 280)  routing T_26_17.sp4_h_l_37 <X> T_26_17.sp4_v_b_6
 (5 9)  (1353 281)  (1353 281)  routing T_26_17.sp4_h_l_37 <X> T_26_17.sp4_v_b_6


LogicTile_27_17

 (3 12)  (1405 284)  (1405 284)  routing T_27_17.sp12_v_t_22 <X> T_27_17.sp12_h_r_1


LogicTile_28_17

 (3 6)  (1459 278)  (1459 278)  routing T_28_17.sp12_h_r_0 <X> T_28_17.sp12_v_t_23
 (3 7)  (1459 279)  (1459 279)  routing T_28_17.sp12_h_r_0 <X> T_28_17.sp12_v_t_23
 (12 10)  (1468 282)  (1468 282)  routing T_28_17.sp4_v_b_8 <X> T_28_17.sp4_h_l_45


LogicTile_29_17

 (3 3)  (1513 275)  (1513 275)  routing T_29_17.sp12_v_b_0 <X> T_29_17.sp12_h_l_23


LogicTile_30_17

 (3 4)  (1567 276)  (1567 276)  routing T_30_17.sp12_v_b_0 <X> T_30_17.sp12_h_r_0
 (3 5)  (1567 277)  (1567 277)  routing T_30_17.sp12_v_b_0 <X> T_30_17.sp12_h_r_0
 (3 6)  (1567 278)  (1567 278)  routing T_30_17.sp12_v_b_0 <X> T_30_17.sp12_v_t_23


LogicTile_31_17

 (4 6)  (1622 278)  (1622 278)  routing T_31_17.sp4_h_r_3 <X> T_31_17.sp4_v_t_38
 (5 7)  (1623 279)  (1623 279)  routing T_31_17.sp4_h_r_3 <X> T_31_17.sp4_v_t_38
 (10 8)  (1628 280)  (1628 280)  routing T_31_17.sp4_v_t_39 <X> T_31_17.sp4_h_r_7


LogicTile_32_17

 (19 15)  (1691 287)  (1691 287)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


IO_Tile_33_17

 (16 0)  (1742 272)  (1742 272)  IOB_0 IO Functioning bit
 (17 2)  (1743 274)  (1743 274)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (6 3)  (1732 275)  (1732 275)  routing T_33_17.span12_horz_10 <X> T_33_17.lc_trk_g0_2
 (7 3)  (1733 275)  (1733 275)  Enable bit of Mux _local_links/g0_mux_2 => span12_horz_10 lc_trk_g0_2
 (17 3)  (1743 275)  (1743 275)  IOB_0 IO Functioning bit
 (11 4)  (1737 276)  (1737 276)  routing T_33_17.lc_trk_g1_2 <X> T_33_17.wire_io_cluster/io_0/OUT_ENB
 (15 4)  (1741 276)  (1741 276)  Enable bit of Mux _fablink/Mux => lc_trk_g1_4 wire_gbuf/in
 (17 4)  (1743 276)  (1743 276)  IOB_0 IO Functioning bit
 (10 5)  (1736 277)  (1736 277)  routing T_33_17.lc_trk_g1_2 <X> T_33_17.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (1737 277)  (1737 277)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_2 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1738 277)  (1738 277)  routing T_33_17.lc_trk_g0_2 <X> T_33_17.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 277)  (1739 277)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (14 5)  (1740 277)  (1740 277)  routing T_33_17.lc_trk_g1_4 <X> T_33_17.wire_gbuf/in
 (15 5)  (1741 277)  (1741 277)  routing T_33_17.lc_trk_g1_4 <X> T_33_17.wire_gbuf/in
 (2 6)  (1728 278)  (1728 278)  IO control bit: GIORIGHT0_REN_0

 (14 7)  (1740 279)  (1740 279)  routing T_33_17.span4_vert_t_14 <X> T_33_17.span4_vert_b_2
 (3 9)  (1729 281)  (1729 281)  IO control bit: GIORIGHT0_IE_0

 (5 11)  (1731 283)  (1731 283)  routing T_33_17.span4_horz_18 <X> T_33_17.lc_trk_g1_2
 (6 11)  (1732 283)  (1732 283)  routing T_33_17.span4_horz_18 <X> T_33_17.lc_trk_g1_2
 (7 11)  (1733 283)  (1733 283)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_18 lc_trk_g1_2
 (6 13)  (1732 285)  (1732 285)  routing T_33_17.span12_horz_12 <X> T_33_17.lc_trk_g1_4
 (7 13)  (1733 285)  (1733 285)  Enable bit of Mux _local_links/g1_mux_4 => span12_horz_12 lc_trk_g1_4


IO_Tile_0_16

 (11 0)  (6 256)  (6 256)  routing T_0_16.span4_horz_1 <X> T_0_16.span4_vert_t_12
 (12 0)  (5 256)  (5 256)  routing T_0_16.span4_horz_1 <X> T_0_16.span4_vert_t_12
 (3 1)  (14 257)  (14 257)  IO control bit: GIOLEFT1_REN_1

 (11 2)  (6 258)  (6 258)  routing T_0_16.span4_horz_7 <X> T_0_16.span4_vert_t_13
 (12 2)  (5 258)  (5 258)  routing T_0_16.span4_horz_7 <X> T_0_16.span4_vert_t_13
 (3 6)  (14 262)  (14 262)  IO control bit: GIOLEFT1_IE_1

 (16 8)  (1 264)  (1 264)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (17 13)  (0 269)  (0 269)  IOB_1 IO Functioning bit


LogicTile_2_16

 (3 5)  (75 261)  (75 261)  routing T_2_16.sp12_h_l_23 <X> T_2_16.sp12_h_r_0


LogicTile_4_16

 (8 2)  (188 258)  (188 258)  routing T_4_16.sp4_h_r_1 <X> T_4_16.sp4_h_l_36
 (8 10)  (188 266)  (188 266)  routing T_4_16.sp4_h_r_11 <X> T_4_16.sp4_h_l_42
 (10 10)  (190 266)  (190 266)  routing T_4_16.sp4_h_r_11 <X> T_4_16.sp4_h_l_42


LogicTile_7_16

 (10 0)  (352 256)  (352 256)  routing T_7_16.sp4_v_t_45 <X> T_7_16.sp4_h_r_1
 (22 3)  (364 259)  (364 259)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (365 259)  (365 259)  routing T_7_16.sp4_h_r_6 <X> T_7_16.lc_trk_g0_6
 (24 3)  (366 259)  (366 259)  routing T_7_16.sp4_h_r_6 <X> T_7_16.lc_trk_g0_6
 (25 3)  (367 259)  (367 259)  routing T_7_16.sp4_h_r_6 <X> T_7_16.lc_trk_g0_6
 (26 4)  (368 260)  (368 260)  routing T_7_16.lc_trk_g0_6 <X> T_7_16.wire_logic_cluster/lc_2/in_0
 (32 4)  (374 260)  (374 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (375 260)  (375 260)  routing T_7_16.lc_trk_g3_2 <X> T_7_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (376 260)  (376 260)  routing T_7_16.lc_trk_g3_2 <X> T_7_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (378 260)  (378 260)  LC_2 Logic Functioning bit
 (38 4)  (380 260)  (380 260)  LC_2 Logic Functioning bit
 (26 5)  (368 261)  (368 261)  routing T_7_16.lc_trk_g0_6 <X> T_7_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 261)  (371 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (373 261)  (373 261)  routing T_7_16.lc_trk_g3_2 <X> T_7_16.wire_logic_cluster/lc_2/in_3
 (37 5)  (379 261)  (379 261)  LC_2 Logic Functioning bit
 (39 5)  (381 261)  (381 261)  LC_2 Logic Functioning bit
 (47 5)  (389 261)  (389 261)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (25 6)  (367 262)  (367 262)  routing T_7_16.sp4_h_l_11 <X> T_7_16.lc_trk_g1_6
 (22 7)  (364 263)  (364 263)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (365 263)  (365 263)  routing T_7_16.sp4_h_l_11 <X> T_7_16.lc_trk_g1_6
 (24 7)  (366 263)  (366 263)  routing T_7_16.sp4_h_l_11 <X> T_7_16.lc_trk_g1_6
 (25 7)  (367 263)  (367 263)  routing T_7_16.sp4_h_l_11 <X> T_7_16.lc_trk_g1_6
 (27 12)  (369 268)  (369 268)  routing T_7_16.lc_trk_g3_2 <X> T_7_16.wire_logic_cluster/lc_6/in_1
 (28 12)  (370 268)  (370 268)  routing T_7_16.lc_trk_g3_2 <X> T_7_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (371 268)  (371 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (373 268)  (373 268)  routing T_7_16.lc_trk_g1_6 <X> T_7_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (374 268)  (374 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (376 268)  (376 268)  routing T_7_16.lc_trk_g1_6 <X> T_7_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (378 268)  (378 268)  LC_6 Logic Functioning bit
 (38 12)  (380 268)  (380 268)  LC_6 Logic Functioning bit
 (51 12)  (393 268)  (393 268)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (22 13)  (364 269)  (364 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (365 269)  (365 269)  routing T_7_16.sp4_v_b_42 <X> T_7_16.lc_trk_g3_2
 (24 13)  (366 269)  (366 269)  routing T_7_16.sp4_v_b_42 <X> T_7_16.lc_trk_g3_2
 (30 13)  (372 269)  (372 269)  routing T_7_16.lc_trk_g3_2 <X> T_7_16.wire_logic_cluster/lc_6/in_1
 (31 13)  (373 269)  (373 269)  routing T_7_16.lc_trk_g1_6 <X> T_7_16.wire_logic_cluster/lc_6/in_3
 (36 13)  (378 269)  (378 269)  LC_6 Logic Functioning bit
 (38 13)  (380 269)  (380 269)  LC_6 Logic Functioning bit


RAM_Tile_8_16

 (3 4)  (399 260)  (399 260)  routing T_8_16.sp12_v_t_23 <X> T_8_16.sp12_h_r_0
 (12 4)  (408 260)  (408 260)  routing T_8_16.sp4_v_t_40 <X> T_8_16.sp4_h_r_5
 (9 8)  (405 264)  (405 264)  routing T_8_16.sp4_v_t_42 <X> T_8_16.sp4_h_r_7
 (12 14)  (408 270)  (408 270)  routing T_8_16.sp4_h_r_8 <X> T_8_16.sp4_h_l_46
 (13 15)  (409 271)  (409 271)  routing T_8_16.sp4_h_r_8 <X> T_8_16.sp4_h_l_46


LogicTile_9_16

 (5 8)  (443 264)  (443 264)  routing T_9_16.sp4_v_t_43 <X> T_9_16.sp4_h_r_6


LogicTile_10_16

 (15 0)  (507 256)  (507 256)  routing T_10_16.sp4_h_r_9 <X> T_10_16.lc_trk_g0_1
 (16 0)  (508 256)  (508 256)  routing T_10_16.sp4_h_r_9 <X> T_10_16.lc_trk_g0_1
 (17 0)  (509 256)  (509 256)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (510 256)  (510 256)  routing T_10_16.sp4_h_r_9 <X> T_10_16.lc_trk_g0_1
 (21 0)  (513 256)  (513 256)  routing T_10_16.sp4_h_r_19 <X> T_10_16.lc_trk_g0_3
 (22 0)  (514 256)  (514 256)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (515 256)  (515 256)  routing T_10_16.sp4_h_r_19 <X> T_10_16.lc_trk_g0_3
 (24 0)  (516 256)  (516 256)  routing T_10_16.sp4_h_r_19 <X> T_10_16.lc_trk_g0_3
 (29 0)  (521 256)  (521 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (524 256)  (524 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 256)  (525 256)  routing T_10_16.lc_trk_g3_0 <X> T_10_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (526 256)  (526 256)  routing T_10_16.lc_trk_g3_0 <X> T_10_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (528 256)  (528 256)  LC_0 Logic Functioning bit
 (38 0)  (530 256)  (530 256)  LC_0 Logic Functioning bit
 (21 1)  (513 257)  (513 257)  routing T_10_16.sp4_h_r_19 <X> T_10_16.lc_trk_g0_3
 (36 1)  (528 257)  (528 257)  LC_0 Logic Functioning bit
 (38 1)  (530 257)  (530 257)  LC_0 Logic Functioning bit
 (47 1)  (539 257)  (539 257)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (492 258)  (492 258)  routing T_10_16.glb_netwk_6 <X> T_10_16.wire_logic_cluster/lc_7/clk
 (1 2)  (493 258)  (493 258)  routing T_10_16.glb_netwk_6 <X> T_10_16.wire_logic_cluster/lc_7/clk
 (2 2)  (494 258)  (494 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (28 2)  (520 258)  (520 258)  routing T_10_16.lc_trk_g2_0 <X> T_10_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 258)  (521 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (523 258)  (523 258)  routing T_10_16.lc_trk_g2_4 <X> T_10_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 258)  (524 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 258)  (525 258)  routing T_10_16.lc_trk_g2_4 <X> T_10_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 258)  (528 258)  LC_1 Logic Functioning bit
 (38 2)  (530 258)  (530 258)  LC_1 Logic Functioning bit
 (36 3)  (528 259)  (528 259)  LC_1 Logic Functioning bit
 (38 3)  (530 259)  (530 259)  LC_1 Logic Functioning bit
 (51 3)  (543 259)  (543 259)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (3 6)  (495 262)  (495 262)  routing T_10_16.sp12_h_r_0 <X> T_10_16.sp12_v_t_23
 (14 6)  (506 262)  (506 262)  routing T_10_16.wire_logic_cluster/lc_4/out <X> T_10_16.lc_trk_g1_4
 (3 7)  (495 263)  (495 263)  routing T_10_16.sp12_h_r_0 <X> T_10_16.sp12_v_t_23
 (17 7)  (509 263)  (509 263)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (2 8)  (494 264)  (494 264)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (32 8)  (524 264)  (524 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (528 264)  (528 264)  LC_4 Logic Functioning bit
 (37 8)  (529 264)  (529 264)  LC_4 Logic Functioning bit
 (38 8)  (530 264)  (530 264)  LC_4 Logic Functioning bit
 (39 8)  (531 264)  (531 264)  LC_4 Logic Functioning bit
 (45 8)  (537 264)  (537 264)  LC_4 Logic Functioning bit
 (14 9)  (506 265)  (506 265)  routing T_10_16.tnl_op_0 <X> T_10_16.lc_trk_g2_0
 (15 9)  (507 265)  (507 265)  routing T_10_16.tnl_op_0 <X> T_10_16.lc_trk_g2_0
 (17 9)  (509 265)  (509 265)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (31 9)  (523 265)  (523 265)  routing T_10_16.lc_trk_g0_3 <X> T_10_16.wire_logic_cluster/lc_4/in_3
 (36 9)  (528 265)  (528 265)  LC_4 Logic Functioning bit
 (37 9)  (529 265)  (529 265)  LC_4 Logic Functioning bit
 (38 9)  (530 265)  (530 265)  LC_4 Logic Functioning bit
 (39 9)  (531 265)  (531 265)  LC_4 Logic Functioning bit
 (14 10)  (506 266)  (506 266)  routing T_10_16.sp4_h_r_36 <X> T_10_16.lc_trk_g2_4
 (26 10)  (518 266)  (518 266)  routing T_10_16.lc_trk_g3_6 <X> T_10_16.wire_logic_cluster/lc_5/in_0
 (27 10)  (519 266)  (519 266)  routing T_10_16.lc_trk_g3_1 <X> T_10_16.wire_logic_cluster/lc_5/in_1
 (28 10)  (520 266)  (520 266)  routing T_10_16.lc_trk_g3_1 <X> T_10_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 266)  (521 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (523 266)  (523 266)  routing T_10_16.lc_trk_g2_6 <X> T_10_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 266)  (524 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 266)  (525 266)  routing T_10_16.lc_trk_g2_6 <X> T_10_16.wire_logic_cluster/lc_5/in_3
 (37 10)  (529 266)  (529 266)  LC_5 Logic Functioning bit
 (39 10)  (531 266)  (531 266)  LC_5 Logic Functioning bit
 (15 11)  (507 267)  (507 267)  routing T_10_16.sp4_h_r_36 <X> T_10_16.lc_trk_g2_4
 (16 11)  (508 267)  (508 267)  routing T_10_16.sp4_h_r_36 <X> T_10_16.lc_trk_g2_4
 (17 11)  (509 267)  (509 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (22 11)  (514 267)  (514 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (515 267)  (515 267)  routing T_10_16.sp4_v_b_46 <X> T_10_16.lc_trk_g2_6
 (24 11)  (516 267)  (516 267)  routing T_10_16.sp4_v_b_46 <X> T_10_16.lc_trk_g2_6
 (26 11)  (518 267)  (518 267)  routing T_10_16.lc_trk_g3_6 <X> T_10_16.wire_logic_cluster/lc_5/in_0
 (27 11)  (519 267)  (519 267)  routing T_10_16.lc_trk_g3_6 <X> T_10_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (520 267)  (520 267)  routing T_10_16.lc_trk_g3_6 <X> T_10_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 267)  (521 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (523 267)  (523 267)  routing T_10_16.lc_trk_g2_6 <X> T_10_16.wire_logic_cluster/lc_5/in_3
 (15 12)  (507 268)  (507 268)  routing T_10_16.sp4_v_t_28 <X> T_10_16.lc_trk_g3_1
 (16 12)  (508 268)  (508 268)  routing T_10_16.sp4_v_t_28 <X> T_10_16.lc_trk_g3_1
 (17 12)  (509 268)  (509 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (31 12)  (523 268)  (523 268)  routing T_10_16.lc_trk_g1_4 <X> T_10_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 268)  (524 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (526 268)  (526 268)  routing T_10_16.lc_trk_g1_4 <X> T_10_16.wire_logic_cluster/lc_6/in_3
 (40 12)  (532 268)  (532 268)  LC_6 Logic Functioning bit
 (41 12)  (533 268)  (533 268)  LC_6 Logic Functioning bit
 (42 12)  (534 268)  (534 268)  LC_6 Logic Functioning bit
 (43 12)  (535 268)  (535 268)  LC_6 Logic Functioning bit
 (14 13)  (506 269)  (506 269)  routing T_10_16.sp4_r_v_b_40 <X> T_10_16.lc_trk_g3_0
 (17 13)  (509 269)  (509 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (40 13)  (532 269)  (532 269)  LC_6 Logic Functioning bit
 (41 13)  (533 269)  (533 269)  LC_6 Logic Functioning bit
 (42 13)  (534 269)  (534 269)  LC_6 Logic Functioning bit
 (43 13)  (535 269)  (535 269)  LC_6 Logic Functioning bit
 (53 13)  (545 269)  (545 269)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (11 15)  (503 271)  (503 271)  routing T_10_16.sp4_h_r_3 <X> T_10_16.sp4_h_l_46
 (13 15)  (505 271)  (505 271)  routing T_10_16.sp4_h_r_3 <X> T_10_16.sp4_h_l_46
 (22 15)  (514 271)  (514 271)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_t_21 lc_trk_g3_6
 (23 15)  (515 271)  (515 271)  routing T_10_16.sp12_v_t_21 <X> T_10_16.lc_trk_g3_6
 (25 15)  (517 271)  (517 271)  routing T_10_16.sp12_v_t_21 <X> T_10_16.lc_trk_g3_6


LogicTile_11_16

 (26 0)  (572 256)  (572 256)  routing T_11_16.lc_trk_g3_7 <X> T_11_16.wire_logic_cluster/lc_0/in_0
 (28 0)  (574 256)  (574 256)  routing T_11_16.lc_trk_g2_7 <X> T_11_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 256)  (575 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 256)  (576 256)  routing T_11_16.lc_trk_g2_7 <X> T_11_16.wire_logic_cluster/lc_0/in_1
 (31 0)  (577 256)  (577 256)  routing T_11_16.lc_trk_g2_5 <X> T_11_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 256)  (578 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 256)  (579 256)  routing T_11_16.lc_trk_g2_5 <X> T_11_16.wire_logic_cluster/lc_0/in_3
 (37 0)  (583 256)  (583 256)  LC_0 Logic Functioning bit
 (39 0)  (585 256)  (585 256)  LC_0 Logic Functioning bit
 (40 0)  (586 256)  (586 256)  LC_0 Logic Functioning bit
 (42 0)  (588 256)  (588 256)  LC_0 Logic Functioning bit
 (43 0)  (589 256)  (589 256)  LC_0 Logic Functioning bit
 (52 0)  (598 256)  (598 256)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (26 1)  (572 257)  (572 257)  routing T_11_16.lc_trk_g3_7 <X> T_11_16.wire_logic_cluster/lc_0/in_0
 (27 1)  (573 257)  (573 257)  routing T_11_16.lc_trk_g3_7 <X> T_11_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (574 257)  (574 257)  routing T_11_16.lc_trk_g3_7 <X> T_11_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 257)  (575 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 257)  (576 257)  routing T_11_16.lc_trk_g2_7 <X> T_11_16.wire_logic_cluster/lc_0/in_1
 (32 1)  (578 257)  (578 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (579 257)  (579 257)  routing T_11_16.lc_trk_g3_3 <X> T_11_16.input_2_0
 (34 1)  (580 257)  (580 257)  routing T_11_16.lc_trk_g3_3 <X> T_11_16.input_2_0
 (35 1)  (581 257)  (581 257)  routing T_11_16.lc_trk_g3_3 <X> T_11_16.input_2_0
 (36 1)  (582 257)  (582 257)  LC_0 Logic Functioning bit
 (38 1)  (584 257)  (584 257)  LC_0 Logic Functioning bit
 (40 1)  (586 257)  (586 257)  LC_0 Logic Functioning bit
 (42 1)  (588 257)  (588 257)  LC_0 Logic Functioning bit
 (43 1)  (589 257)  (589 257)  LC_0 Logic Functioning bit
 (15 2)  (561 258)  (561 258)  routing T_11_16.sp4_v_b_21 <X> T_11_16.lc_trk_g0_5
 (16 2)  (562 258)  (562 258)  routing T_11_16.sp4_v_b_21 <X> T_11_16.lc_trk_g0_5
 (17 2)  (563 258)  (563 258)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (3 4)  (549 260)  (549 260)  routing T_11_16.sp12_v_t_23 <X> T_11_16.sp12_h_r_0
 (14 10)  (560 266)  (560 266)  routing T_11_16.rgt_op_4 <X> T_11_16.lc_trk_g2_4
 (15 10)  (561 266)  (561 266)  routing T_11_16.tnr_op_5 <X> T_11_16.lc_trk_g2_5
 (17 10)  (563 266)  (563 266)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (21 10)  (567 266)  (567 266)  routing T_11_16.wire_logic_cluster/lc_7/out <X> T_11_16.lc_trk_g2_7
 (22 10)  (568 266)  (568 266)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (4 11)  (550 267)  (550 267)  routing T_11_16.sp4_h_r_10 <X> T_11_16.sp4_h_l_43
 (6 11)  (552 267)  (552 267)  routing T_11_16.sp4_h_r_10 <X> T_11_16.sp4_h_l_43
 (15 11)  (561 267)  (561 267)  routing T_11_16.rgt_op_4 <X> T_11_16.lc_trk_g2_4
 (17 11)  (563 267)  (563 267)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (14 12)  (560 268)  (560 268)  routing T_11_16.rgt_op_0 <X> T_11_16.lc_trk_g3_0
 (22 12)  (568 268)  (568 268)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (570 268)  (570 268)  routing T_11_16.tnr_op_3 <X> T_11_16.lc_trk_g3_3
 (25 12)  (571 268)  (571 268)  routing T_11_16.sp4_h_r_42 <X> T_11_16.lc_trk_g3_2
 (27 12)  (573 268)  (573 268)  routing T_11_16.lc_trk_g3_2 <X> T_11_16.wire_logic_cluster/lc_6/in_1
 (28 12)  (574 268)  (574 268)  routing T_11_16.lc_trk_g3_2 <X> T_11_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 268)  (575 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (577 268)  (577 268)  routing T_11_16.lc_trk_g0_5 <X> T_11_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 268)  (578 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (582 268)  (582 268)  LC_6 Logic Functioning bit
 (38 12)  (584 268)  (584 268)  LC_6 Logic Functioning bit
 (15 13)  (561 269)  (561 269)  routing T_11_16.rgt_op_0 <X> T_11_16.lc_trk_g3_0
 (17 13)  (563 269)  (563 269)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (22 13)  (568 269)  (568 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (569 269)  (569 269)  routing T_11_16.sp4_h_r_42 <X> T_11_16.lc_trk_g3_2
 (24 13)  (570 269)  (570 269)  routing T_11_16.sp4_h_r_42 <X> T_11_16.lc_trk_g3_2
 (25 13)  (571 269)  (571 269)  routing T_11_16.sp4_h_r_42 <X> T_11_16.lc_trk_g3_2
 (30 13)  (576 269)  (576 269)  routing T_11_16.lc_trk_g3_2 <X> T_11_16.wire_logic_cluster/lc_6/in_1
 (36 13)  (582 269)  (582 269)  LC_6 Logic Functioning bit
 (38 13)  (584 269)  (584 269)  LC_6 Logic Functioning bit
 (48 13)  (594 269)  (594 269)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (15 14)  (561 270)  (561 270)  routing T_11_16.rgt_op_5 <X> T_11_16.lc_trk_g3_5
 (17 14)  (563 270)  (563 270)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (564 270)  (564 270)  routing T_11_16.rgt_op_5 <X> T_11_16.lc_trk_g3_5
 (21 14)  (567 270)  (567 270)  routing T_11_16.rgt_op_7 <X> T_11_16.lc_trk_g3_7
 (22 14)  (568 270)  (568 270)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (570 270)  (570 270)  routing T_11_16.rgt_op_7 <X> T_11_16.lc_trk_g3_7
 (28 14)  (574 270)  (574 270)  routing T_11_16.lc_trk_g2_4 <X> T_11_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 270)  (575 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 270)  (576 270)  routing T_11_16.lc_trk_g2_4 <X> T_11_16.wire_logic_cluster/lc_7/in_1
 (31 14)  (577 270)  (577 270)  routing T_11_16.lc_trk_g3_5 <X> T_11_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 270)  (578 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 270)  (579 270)  routing T_11_16.lc_trk_g3_5 <X> T_11_16.wire_logic_cluster/lc_7/in_3
 (34 14)  (580 270)  (580 270)  routing T_11_16.lc_trk_g3_5 <X> T_11_16.wire_logic_cluster/lc_7/in_3
 (35 14)  (581 270)  (581 270)  routing T_11_16.lc_trk_g3_4 <X> T_11_16.input_2_7
 (39 14)  (585 270)  (585 270)  LC_7 Logic Functioning bit
 (40 14)  (586 270)  (586 270)  LC_7 Logic Functioning bit
 (41 14)  (587 270)  (587 270)  LC_7 Logic Functioning bit
 (15 15)  (561 271)  (561 271)  routing T_11_16.tnr_op_4 <X> T_11_16.lc_trk_g3_4
 (17 15)  (563 271)  (563 271)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (27 15)  (573 271)  (573 271)  routing T_11_16.lc_trk_g3_0 <X> T_11_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (574 271)  (574 271)  routing T_11_16.lc_trk_g3_0 <X> T_11_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 271)  (575 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (32 15)  (578 271)  (578 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (579 271)  (579 271)  routing T_11_16.lc_trk_g3_4 <X> T_11_16.input_2_7
 (34 15)  (580 271)  (580 271)  routing T_11_16.lc_trk_g3_4 <X> T_11_16.input_2_7
 (38 15)  (584 271)  (584 271)  LC_7 Logic Functioning bit
 (39 15)  (585 271)  (585 271)  LC_7 Logic Functioning bit
 (40 15)  (586 271)  (586 271)  LC_7 Logic Functioning bit
 (41 15)  (587 271)  (587 271)  LC_7 Logic Functioning bit


LogicTile_12_16

 (14 0)  (614 256)  (614 256)  routing T_12_16.wire_logic_cluster/lc_0/out <X> T_12_16.lc_trk_g0_0
 (15 0)  (615 256)  (615 256)  routing T_12_16.top_op_1 <X> T_12_16.lc_trk_g0_1
 (17 0)  (617 256)  (617 256)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (29 0)  (629 256)  (629 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 256)  (632 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (634 256)  (634 256)  routing T_12_16.lc_trk_g1_2 <X> T_12_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 256)  (636 256)  LC_0 Logic Functioning bit
 (38 0)  (638 256)  (638 256)  LC_0 Logic Functioning bit
 (17 1)  (617 257)  (617 257)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (18 1)  (618 257)  (618 257)  routing T_12_16.top_op_1 <X> T_12_16.lc_trk_g0_1
 (31 1)  (631 257)  (631 257)  routing T_12_16.lc_trk_g1_2 <X> T_12_16.wire_logic_cluster/lc_0/in_3
 (36 1)  (636 257)  (636 257)  LC_0 Logic Functioning bit
 (38 1)  (638 257)  (638 257)  LC_0 Logic Functioning bit
 (0 2)  (600 258)  (600 258)  routing T_12_16.glb_netwk_6 <X> T_12_16.wire_logic_cluster/lc_7/clk
 (1 2)  (601 258)  (601 258)  routing T_12_16.glb_netwk_6 <X> T_12_16.wire_logic_cluster/lc_7/clk
 (2 2)  (602 258)  (602 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (11 2)  (611 258)  (611 258)  routing T_12_16.sp4_h_r_8 <X> T_12_16.sp4_v_t_39
 (13 2)  (613 258)  (613 258)  routing T_12_16.sp4_h_r_8 <X> T_12_16.sp4_v_t_39
 (22 2)  (622 258)  (622 258)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (624 258)  (624 258)  routing T_12_16.top_op_7 <X> T_12_16.lc_trk_g0_7
 (26 2)  (626 258)  (626 258)  routing T_12_16.lc_trk_g3_4 <X> T_12_16.wire_logic_cluster/lc_1/in_0
 (27 2)  (627 258)  (627 258)  routing T_12_16.lc_trk_g1_5 <X> T_12_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 258)  (629 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 258)  (630 258)  routing T_12_16.lc_trk_g1_5 <X> T_12_16.wire_logic_cluster/lc_1/in_1
 (32 2)  (632 258)  (632 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (634 258)  (634 258)  routing T_12_16.lc_trk_g1_3 <X> T_12_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 258)  (636 258)  LC_1 Logic Functioning bit
 (50 2)  (650 258)  (650 258)  Cascade bit: LH_LC01_inmux02_5

 (12 3)  (612 259)  (612 259)  routing T_12_16.sp4_h_r_8 <X> T_12_16.sp4_v_t_39
 (21 3)  (621 259)  (621 259)  routing T_12_16.top_op_7 <X> T_12_16.lc_trk_g0_7
 (27 3)  (627 259)  (627 259)  routing T_12_16.lc_trk_g3_4 <X> T_12_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (628 259)  (628 259)  routing T_12_16.lc_trk_g3_4 <X> T_12_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 259)  (629 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (631 259)  (631 259)  routing T_12_16.lc_trk_g1_3 <X> T_12_16.wire_logic_cluster/lc_1/in_3
 (36 3)  (636 259)  (636 259)  LC_1 Logic Functioning bit
 (37 3)  (637 259)  (637 259)  LC_1 Logic Functioning bit
 (22 4)  (622 260)  (622 260)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (624 260)  (624 260)  routing T_12_16.top_op_3 <X> T_12_16.lc_trk_g1_3
 (26 4)  (626 260)  (626 260)  routing T_12_16.lc_trk_g3_5 <X> T_12_16.wire_logic_cluster/lc_2/in_0
 (27 4)  (627 260)  (627 260)  routing T_12_16.lc_trk_g3_0 <X> T_12_16.wire_logic_cluster/lc_2/in_1
 (28 4)  (628 260)  (628 260)  routing T_12_16.lc_trk_g3_0 <X> T_12_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 260)  (629 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (631 260)  (631 260)  routing T_12_16.lc_trk_g0_7 <X> T_12_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 260)  (632 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (636 260)  (636 260)  LC_2 Logic Functioning bit
 (47 4)  (647 260)  (647 260)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (50 4)  (650 260)  (650 260)  Cascade bit: LH_LC02_inmux02_5

 (53 4)  (653 260)  (653 260)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (11 5)  (611 261)  (611 261)  routing T_12_16.sp4_h_l_40 <X> T_12_16.sp4_h_r_5
 (21 5)  (621 261)  (621 261)  routing T_12_16.top_op_3 <X> T_12_16.lc_trk_g1_3
 (22 5)  (622 261)  (622 261)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (624 261)  (624 261)  routing T_12_16.top_op_2 <X> T_12_16.lc_trk_g1_2
 (25 5)  (625 261)  (625 261)  routing T_12_16.top_op_2 <X> T_12_16.lc_trk_g1_2
 (27 5)  (627 261)  (627 261)  routing T_12_16.lc_trk_g3_5 <X> T_12_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 261)  (628 261)  routing T_12_16.lc_trk_g3_5 <X> T_12_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 261)  (629 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (631 261)  (631 261)  routing T_12_16.lc_trk_g0_7 <X> T_12_16.wire_logic_cluster/lc_2/in_3
 (36 5)  (636 261)  (636 261)  LC_2 Logic Functioning bit
 (38 5)  (638 261)  (638 261)  LC_2 Logic Functioning bit
 (53 5)  (653 261)  (653 261)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (17 6)  (617 262)  (617 262)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (618 262)  (618 262)  routing T_12_16.wire_logic_cluster/lc_5/out <X> T_12_16.lc_trk_g1_5
 (14 7)  (614 263)  (614 263)  routing T_12_16.top_op_4 <X> T_12_16.lc_trk_g1_4
 (15 7)  (615 263)  (615 263)  routing T_12_16.top_op_4 <X> T_12_16.lc_trk_g1_4
 (17 7)  (617 263)  (617 263)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (31 8)  (631 264)  (631 264)  routing T_12_16.lc_trk_g3_4 <X> T_12_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 264)  (632 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 264)  (633 264)  routing T_12_16.lc_trk_g3_4 <X> T_12_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 264)  (634 264)  routing T_12_16.lc_trk_g3_4 <X> T_12_16.wire_logic_cluster/lc_4/in_3
 (35 8)  (635 264)  (635 264)  routing T_12_16.lc_trk_g1_5 <X> T_12_16.input_2_4
 (37 8)  (637 264)  (637 264)  LC_4 Logic Functioning bit
 (38 8)  (638 264)  (638 264)  LC_4 Logic Functioning bit
 (39 8)  (639 264)  (639 264)  LC_4 Logic Functioning bit
 (43 8)  (643 264)  (643 264)  LC_4 Logic Functioning bit
 (45 8)  (645 264)  (645 264)  LC_4 Logic Functioning bit
 (26 9)  (626 265)  (626 265)  routing T_12_16.lc_trk_g3_3 <X> T_12_16.wire_logic_cluster/lc_4/in_0
 (27 9)  (627 265)  (627 265)  routing T_12_16.lc_trk_g3_3 <X> T_12_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 265)  (628 265)  routing T_12_16.lc_trk_g3_3 <X> T_12_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 265)  (629 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (32 9)  (632 265)  (632 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (634 265)  (634 265)  routing T_12_16.lc_trk_g1_5 <X> T_12_16.input_2_4
 (36 9)  (636 265)  (636 265)  LC_4 Logic Functioning bit
 (38 9)  (638 265)  (638 265)  LC_4 Logic Functioning bit
 (39 9)  (639 265)  (639 265)  LC_4 Logic Functioning bit
 (42 9)  (642 265)  (642 265)  LC_4 Logic Functioning bit
 (46 9)  (646 265)  (646 265)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (27 10)  (627 266)  (627 266)  routing T_12_16.lc_trk_g1_5 <X> T_12_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 266)  (629 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 266)  (630 266)  routing T_12_16.lc_trk_g1_5 <X> T_12_16.wire_logic_cluster/lc_5/in_1
 (32 10)  (632 266)  (632 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 266)  (633 266)  routing T_12_16.lc_trk_g3_3 <X> T_12_16.wire_logic_cluster/lc_5/in_3
 (34 10)  (634 266)  (634 266)  routing T_12_16.lc_trk_g3_3 <X> T_12_16.wire_logic_cluster/lc_5/in_3
 (37 10)  (637 266)  (637 266)  LC_5 Logic Functioning bit
 (39 10)  (639 266)  (639 266)  LC_5 Logic Functioning bit
 (41 10)  (641 266)  (641 266)  LC_5 Logic Functioning bit
 (43 10)  (643 266)  (643 266)  LC_5 Logic Functioning bit
 (45 10)  (645 266)  (645 266)  LC_5 Logic Functioning bit
 (46 10)  (646 266)  (646 266)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (17 11)  (617 267)  (617 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (31 11)  (631 267)  (631 267)  routing T_12_16.lc_trk_g3_3 <X> T_12_16.wire_logic_cluster/lc_5/in_3
 (37 11)  (637 267)  (637 267)  LC_5 Logic Functioning bit
 (39 11)  (639 267)  (639 267)  LC_5 Logic Functioning bit
 (41 11)  (641 267)  (641 267)  LC_5 Logic Functioning bit
 (43 11)  (643 267)  (643 267)  LC_5 Logic Functioning bit
 (2 12)  (602 268)  (602 268)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (21 12)  (621 268)  (621 268)  routing T_12_16.rgt_op_3 <X> T_12_16.lc_trk_g3_3
 (22 12)  (622 268)  (622 268)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (624 268)  (624 268)  routing T_12_16.rgt_op_3 <X> T_12_16.lc_trk_g3_3
 (15 13)  (615 269)  (615 269)  routing T_12_16.sp4_v_t_29 <X> T_12_16.lc_trk_g3_0
 (16 13)  (616 269)  (616 269)  routing T_12_16.sp4_v_t_29 <X> T_12_16.lc_trk_g3_0
 (17 13)  (617 269)  (617 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (0 14)  (600 270)  (600 270)  routing T_12_16.lc_trk_g2_4 <X> T_12_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 270)  (601 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (614 270)  (614 270)  routing T_12_16.wire_logic_cluster/lc_4/out <X> T_12_16.lc_trk_g3_4
 (16 14)  (616 270)  (616 270)  routing T_12_16.sp4_v_b_37 <X> T_12_16.lc_trk_g3_5
 (17 14)  (617 270)  (617 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (618 270)  (618 270)  routing T_12_16.sp4_v_b_37 <X> T_12_16.lc_trk_g3_5
 (26 14)  (626 270)  (626 270)  routing T_12_16.lc_trk_g3_4 <X> T_12_16.wire_logic_cluster/lc_7/in_0
 (29 14)  (629 270)  (629 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (632 270)  (632 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (634 270)  (634 270)  routing T_12_16.lc_trk_g1_3 <X> T_12_16.wire_logic_cluster/lc_7/in_3
 (35 14)  (635 270)  (635 270)  routing T_12_16.lc_trk_g1_4 <X> T_12_16.input_2_7
 (36 14)  (636 270)  (636 270)  LC_7 Logic Functioning bit
 (37 14)  (637 270)  (637 270)  LC_7 Logic Functioning bit
 (43 14)  (643 270)  (643 270)  LC_7 Logic Functioning bit
 (1 15)  (601 271)  (601 271)  routing T_12_16.lc_trk_g2_4 <X> T_12_16.wire_logic_cluster/lc_7/s_r
 (17 15)  (617 271)  (617 271)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (18 15)  (618 271)  (618 271)  routing T_12_16.sp4_v_b_37 <X> T_12_16.lc_trk_g3_5
 (27 15)  (627 271)  (627 271)  routing T_12_16.lc_trk_g3_4 <X> T_12_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (628 271)  (628 271)  routing T_12_16.lc_trk_g3_4 <X> T_12_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 271)  (629 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (631 271)  (631 271)  routing T_12_16.lc_trk_g1_3 <X> T_12_16.wire_logic_cluster/lc_7/in_3
 (32 15)  (632 271)  (632 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_4 input_2_7
 (34 15)  (634 271)  (634 271)  routing T_12_16.lc_trk_g1_4 <X> T_12_16.input_2_7
 (36 15)  (636 271)  (636 271)  LC_7 Logic Functioning bit
 (37 15)  (637 271)  (637 271)  LC_7 Logic Functioning bit


LogicTile_13_16

 (14 0)  (668 256)  (668 256)  routing T_13_16.sp4_h_l_5 <X> T_13_16.lc_trk_g0_0
 (22 0)  (676 256)  (676 256)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (678 256)  (678 256)  routing T_13_16.top_op_3 <X> T_13_16.lc_trk_g0_3
 (27 0)  (681 256)  (681 256)  routing T_13_16.lc_trk_g3_0 <X> T_13_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 256)  (682 256)  routing T_13_16.lc_trk_g3_0 <X> T_13_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 256)  (683 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (685 256)  (685 256)  routing T_13_16.lc_trk_g0_7 <X> T_13_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 256)  (686 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (39 0)  (693 256)  (693 256)  LC_0 Logic Functioning bit
 (40 0)  (694 256)  (694 256)  LC_0 Logic Functioning bit
 (14 1)  (668 257)  (668 257)  routing T_13_16.sp4_h_l_5 <X> T_13_16.lc_trk_g0_0
 (15 1)  (669 257)  (669 257)  routing T_13_16.sp4_h_l_5 <X> T_13_16.lc_trk_g0_0
 (16 1)  (670 257)  (670 257)  routing T_13_16.sp4_h_l_5 <X> T_13_16.lc_trk_g0_0
 (17 1)  (671 257)  (671 257)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (21 1)  (675 257)  (675 257)  routing T_13_16.top_op_3 <X> T_13_16.lc_trk_g0_3
 (26 1)  (680 257)  (680 257)  routing T_13_16.lc_trk_g1_3 <X> T_13_16.wire_logic_cluster/lc_0/in_0
 (27 1)  (681 257)  (681 257)  routing T_13_16.lc_trk_g1_3 <X> T_13_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 257)  (683 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (685 257)  (685 257)  routing T_13_16.lc_trk_g0_7 <X> T_13_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 257)  (686 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (38 1)  (692 257)  (692 257)  LC_0 Logic Functioning bit
 (39 1)  (693 257)  (693 257)  LC_0 Logic Functioning bit
 (40 1)  (694 257)  (694 257)  LC_0 Logic Functioning bit
 (41 1)  (695 257)  (695 257)  LC_0 Logic Functioning bit
 (42 1)  (696 257)  (696 257)  LC_0 Logic Functioning bit
 (43 1)  (697 257)  (697 257)  LC_0 Logic Functioning bit
 (0 2)  (654 258)  (654 258)  routing T_13_16.glb_netwk_6 <X> T_13_16.wire_logic_cluster/lc_7/clk
 (1 2)  (655 258)  (655 258)  routing T_13_16.glb_netwk_6 <X> T_13_16.wire_logic_cluster/lc_7/clk
 (2 2)  (656 258)  (656 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (676 258)  (676 258)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (677 258)  (677 258)  routing T_13_16.sp4_v_b_23 <X> T_13_16.lc_trk_g0_7
 (24 2)  (678 258)  (678 258)  routing T_13_16.sp4_v_b_23 <X> T_13_16.lc_trk_g0_7
 (28 2)  (682 258)  (682 258)  routing T_13_16.lc_trk_g2_4 <X> T_13_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 258)  (683 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 258)  (684 258)  routing T_13_16.lc_trk_g2_4 <X> T_13_16.wire_logic_cluster/lc_1/in_1
 (32 2)  (686 258)  (686 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 258)  (687 258)  routing T_13_16.lc_trk_g3_1 <X> T_13_16.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 258)  (688 258)  routing T_13_16.lc_trk_g3_1 <X> T_13_16.wire_logic_cluster/lc_1/in_3
 (37 2)  (691 258)  (691 258)  LC_1 Logic Functioning bit
 (39 2)  (693 258)  (693 258)  LC_1 Logic Functioning bit
 (45 2)  (699 258)  (699 258)  LC_1 Logic Functioning bit
 (50 2)  (704 258)  (704 258)  Cascade bit: LH_LC01_inmux02_5

 (17 3)  (671 259)  (671 259)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (26 3)  (680 259)  (680 259)  routing T_13_16.lc_trk_g0_3 <X> T_13_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 259)  (683 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (36 3)  (690 259)  (690 259)  LC_1 Logic Functioning bit
 (38 3)  (692 259)  (692 259)  LC_1 Logic Functioning bit
 (39 3)  (693 259)  (693 259)  LC_1 Logic Functioning bit
 (40 3)  (694 259)  (694 259)  LC_1 Logic Functioning bit
 (47 3)  (701 259)  (701 259)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (22 4)  (676 260)  (676 260)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (677 260)  (677 260)  routing T_13_16.sp12_h_r_11 <X> T_13_16.lc_trk_g1_3
 (0 6)  (654 262)  (654 262)  routing T_13_16.glb_netwk_2 <X> T_13_16.glb2local_0
 (1 6)  (655 262)  (655 262)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_2 glb2local_0
 (26 6)  (680 262)  (680 262)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.wire_logic_cluster/lc_3/in_0
 (28 6)  (682 262)  (682 262)  routing T_13_16.lc_trk_g2_2 <X> T_13_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 262)  (683 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (685 262)  (685 262)  routing T_13_16.lc_trk_g0_4 <X> T_13_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 262)  (686 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (47 6)  (701 262)  (701 262)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (52 6)  (706 262)  (706 262)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (26 7)  (680 263)  (680 263)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.wire_logic_cluster/lc_3/in_0
 (27 7)  (681 263)  (681 263)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 263)  (682 263)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 263)  (683 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 263)  (684 263)  routing T_13_16.lc_trk_g2_2 <X> T_13_16.wire_logic_cluster/lc_3/in_1
 (41 7)  (695 263)  (695 263)  LC_3 Logic Functioning bit
 (43 7)  (697 263)  (697 263)  LC_3 Logic Functioning bit
 (46 7)  (700 263)  (700 263)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (51 7)  (705 263)  (705 263)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (27 8)  (681 264)  (681 264)  routing T_13_16.lc_trk_g3_0 <X> T_13_16.wire_logic_cluster/lc_4/in_1
 (28 8)  (682 264)  (682 264)  routing T_13_16.lc_trk_g3_0 <X> T_13_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 264)  (683 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (685 264)  (685 264)  routing T_13_16.lc_trk_g0_7 <X> T_13_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 264)  (686 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (37 8)  (691 264)  (691 264)  LC_4 Logic Functioning bit
 (39 8)  (693 264)  (693 264)  LC_4 Logic Functioning bit
 (22 9)  (676 265)  (676 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (677 265)  (677 265)  routing T_13_16.sp4_v_b_42 <X> T_13_16.lc_trk_g2_2
 (24 9)  (678 265)  (678 265)  routing T_13_16.sp4_v_b_42 <X> T_13_16.lc_trk_g2_2
 (26 9)  (680 265)  (680 265)  routing T_13_16.lc_trk_g1_3 <X> T_13_16.wire_logic_cluster/lc_4/in_0
 (27 9)  (681 265)  (681 265)  routing T_13_16.lc_trk_g1_3 <X> T_13_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 265)  (683 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (685 265)  (685 265)  routing T_13_16.lc_trk_g0_7 <X> T_13_16.wire_logic_cluster/lc_4/in_3
 (37 9)  (691 265)  (691 265)  LC_4 Logic Functioning bit
 (39 9)  (693 265)  (693 265)  LC_4 Logic Functioning bit
 (41 9)  (695 265)  (695 265)  LC_4 Logic Functioning bit
 (43 9)  (697 265)  (697 265)  LC_4 Logic Functioning bit
 (25 10)  (679 266)  (679 266)  routing T_13_16.wire_logic_cluster/lc_6/out <X> T_13_16.lc_trk_g2_6
 (26 10)  (680 266)  (680 266)  routing T_13_16.lc_trk_g0_7 <X> T_13_16.wire_logic_cluster/lc_5/in_0
 (29 10)  (683 266)  (683 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (686 266)  (686 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (688 266)  (688 266)  routing T_13_16.lc_trk_g1_3 <X> T_13_16.wire_logic_cluster/lc_5/in_3
 (37 10)  (691 266)  (691 266)  LC_5 Logic Functioning bit
 (40 10)  (694 266)  (694 266)  LC_5 Logic Functioning bit
 (41 10)  (695 266)  (695 266)  LC_5 Logic Functioning bit
 (42 10)  (696 266)  (696 266)  LC_5 Logic Functioning bit
 (15 11)  (669 267)  (669 267)  routing T_13_16.tnr_op_4 <X> T_13_16.lc_trk_g2_4
 (17 11)  (671 267)  (671 267)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (22 11)  (676 267)  (676 267)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (680 267)  (680 267)  routing T_13_16.lc_trk_g0_7 <X> T_13_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 267)  (683 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (685 267)  (685 267)  routing T_13_16.lc_trk_g1_3 <X> T_13_16.wire_logic_cluster/lc_5/in_3
 (32 11)  (686 267)  (686 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (687 267)  (687 267)  routing T_13_16.lc_trk_g3_0 <X> T_13_16.input_2_5
 (34 11)  (688 267)  (688 267)  routing T_13_16.lc_trk_g3_0 <X> T_13_16.input_2_5
 (37 11)  (691 267)  (691 267)  LC_5 Logic Functioning bit
 (39 11)  (693 267)  (693 267)  LC_5 Logic Functioning bit
 (40 11)  (694 267)  (694 267)  LC_5 Logic Functioning bit
 (41 11)  (695 267)  (695 267)  LC_5 Logic Functioning bit
 (42 11)  (696 267)  (696 267)  LC_5 Logic Functioning bit
 (14 12)  (668 268)  (668 268)  routing T_13_16.sp4_v_t_21 <X> T_13_16.lc_trk_g3_0
 (17 12)  (671 268)  (671 268)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 268)  (672 268)  routing T_13_16.wire_logic_cluster/lc_1/out <X> T_13_16.lc_trk_g3_1
 (26 12)  (680 268)  (680 268)  routing T_13_16.lc_trk_g2_6 <X> T_13_16.wire_logic_cluster/lc_6/in_0
 (29 12)  (683 268)  (683 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (685 268)  (685 268)  routing T_13_16.lc_trk_g3_4 <X> T_13_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 268)  (686 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 268)  (687 268)  routing T_13_16.lc_trk_g3_4 <X> T_13_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 268)  (688 268)  routing T_13_16.lc_trk_g3_4 <X> T_13_16.wire_logic_cluster/lc_6/in_3
 (41 12)  (695 268)  (695 268)  LC_6 Logic Functioning bit
 (45 12)  (699 268)  (699 268)  LC_6 Logic Functioning bit
 (50 12)  (704 268)  (704 268)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (668 269)  (668 269)  routing T_13_16.sp4_v_t_21 <X> T_13_16.lc_trk_g3_0
 (16 13)  (670 269)  (670 269)  routing T_13_16.sp4_v_t_21 <X> T_13_16.lc_trk_g3_0
 (17 13)  (671 269)  (671 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (26 13)  (680 269)  (680 269)  routing T_13_16.lc_trk_g2_6 <X> T_13_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 269)  (682 269)  routing T_13_16.lc_trk_g2_6 <X> T_13_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 269)  (683 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 269)  (684 269)  routing T_13_16.lc_trk_g0_3 <X> T_13_16.wire_logic_cluster/lc_6/in_1
 (37 13)  (691 269)  (691 269)  LC_6 Logic Functioning bit
 (39 13)  (693 269)  (693 269)  LC_6 Logic Functioning bit
 (40 13)  (694 269)  (694 269)  LC_6 Logic Functioning bit
 (41 13)  (695 269)  (695 269)  LC_6 Logic Functioning bit
 (42 13)  (696 269)  (696 269)  LC_6 Logic Functioning bit
 (47 13)  (701 269)  (701 269)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (5 15)  (659 271)  (659 271)  routing T_13_16.sp4_h_l_44 <X> T_13_16.sp4_v_t_44
 (15 15)  (669 271)  (669 271)  routing T_13_16.tnr_op_4 <X> T_13_16.lc_trk_g3_4
 (17 15)  (671 271)  (671 271)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (22 15)  (676 271)  (676 271)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_14 lc_trk_g3_6
 (23 15)  (677 271)  (677 271)  routing T_13_16.sp12_v_b_14 <X> T_13_16.lc_trk_g3_6


LogicTile_14_16

 (0 2)  (708 258)  (708 258)  routing T_14_16.glb_netwk_6 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (1 2)  (709 258)  (709 258)  routing T_14_16.glb_netwk_6 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (2 2)  (710 258)  (710 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (25 2)  (733 258)  (733 258)  routing T_14_16.sp4_h_l_11 <X> T_14_16.lc_trk_g0_6
 (31 2)  (739 258)  (739 258)  routing T_14_16.lc_trk_g0_6 <X> T_14_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 258)  (740 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (40 2)  (748 258)  (748 258)  LC_1 Logic Functioning bit
 (41 2)  (749 258)  (749 258)  LC_1 Logic Functioning bit
 (42 2)  (750 258)  (750 258)  LC_1 Logic Functioning bit
 (43 2)  (751 258)  (751 258)  LC_1 Logic Functioning bit
 (45 2)  (753 258)  (753 258)  LC_1 Logic Functioning bit
 (12 3)  (720 259)  (720 259)  routing T_14_16.sp4_h_l_39 <X> T_14_16.sp4_v_t_39
 (22 3)  (730 259)  (730 259)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (731 259)  (731 259)  routing T_14_16.sp4_h_l_11 <X> T_14_16.lc_trk_g0_6
 (24 3)  (732 259)  (732 259)  routing T_14_16.sp4_h_l_11 <X> T_14_16.lc_trk_g0_6
 (25 3)  (733 259)  (733 259)  routing T_14_16.sp4_h_l_11 <X> T_14_16.lc_trk_g0_6
 (31 3)  (739 259)  (739 259)  routing T_14_16.lc_trk_g0_6 <X> T_14_16.wire_logic_cluster/lc_1/in_3
 (40 3)  (748 259)  (748 259)  LC_1 Logic Functioning bit
 (41 3)  (749 259)  (749 259)  LC_1 Logic Functioning bit
 (42 3)  (750 259)  (750 259)  LC_1 Logic Functioning bit
 (43 3)  (751 259)  (751 259)  LC_1 Logic Functioning bit
 (5 6)  (713 262)  (713 262)  routing T_14_16.sp4_v_t_44 <X> T_14_16.sp4_h_l_38
 (4 7)  (712 263)  (712 263)  routing T_14_16.sp4_v_t_44 <X> T_14_16.sp4_h_l_38
 (6 7)  (714 263)  (714 263)  routing T_14_16.sp4_v_t_44 <X> T_14_16.sp4_h_l_38
 (17 8)  (725 264)  (725 264)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (726 264)  (726 264)  routing T_14_16.wire_logic_cluster/lc_1/out <X> T_14_16.lc_trk_g2_1
 (25 10)  (733 266)  (733 266)  routing T_14_16.wire_logic_cluster/lc_6/out <X> T_14_16.lc_trk_g2_6
 (22 11)  (730 267)  (730 267)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 12)  (734 268)  (734 268)  routing T_14_16.lc_trk_g0_6 <X> T_14_16.wire_logic_cluster/lc_6/in_0
 (32 12)  (740 268)  (740 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 268)  (741 268)  routing T_14_16.lc_trk_g2_1 <X> T_14_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 268)  (744 268)  LC_6 Logic Functioning bit
 (37 12)  (745 268)  (745 268)  LC_6 Logic Functioning bit
 (38 12)  (746 268)  (746 268)  LC_6 Logic Functioning bit
 (39 12)  (747 268)  (747 268)  LC_6 Logic Functioning bit
 (40 12)  (748 268)  (748 268)  LC_6 Logic Functioning bit
 (42 12)  (750 268)  (750 268)  LC_6 Logic Functioning bit
 (45 12)  (753 268)  (753 268)  LC_6 Logic Functioning bit
 (26 13)  (734 269)  (734 269)  routing T_14_16.lc_trk_g0_6 <X> T_14_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 269)  (737 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (36 13)  (744 269)  (744 269)  LC_6 Logic Functioning bit
 (37 13)  (745 269)  (745 269)  LC_6 Logic Functioning bit
 (38 13)  (746 269)  (746 269)  LC_6 Logic Functioning bit
 (39 13)  (747 269)  (747 269)  LC_6 Logic Functioning bit
 (41 13)  (749 269)  (749 269)  LC_6 Logic Functioning bit
 (43 13)  (751 269)  (751 269)  LC_6 Logic Functioning bit
 (29 14)  (737 270)  (737 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 270)  (738 270)  routing T_14_16.lc_trk_g0_6 <X> T_14_16.wire_logic_cluster/lc_7/in_1
 (31 14)  (739 270)  (739 270)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 270)  (740 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 270)  (741 270)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 270)  (744 270)  LC_7 Logic Functioning bit
 (37 14)  (745 270)  (745 270)  LC_7 Logic Functioning bit
 (38 14)  (746 270)  (746 270)  LC_7 Logic Functioning bit
 (39 14)  (747 270)  (747 270)  LC_7 Logic Functioning bit
 (40 14)  (748 270)  (748 270)  LC_7 Logic Functioning bit
 (42 14)  (750 270)  (750 270)  LC_7 Logic Functioning bit
 (45 14)  (753 270)  (753 270)  LC_7 Logic Functioning bit
 (53 14)  (761 270)  (761 270)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (30 15)  (738 271)  (738 271)  routing T_14_16.lc_trk_g0_6 <X> T_14_16.wire_logic_cluster/lc_7/in_1
 (31 15)  (739 271)  (739 271)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.wire_logic_cluster/lc_7/in_3
 (36 15)  (744 271)  (744 271)  LC_7 Logic Functioning bit
 (37 15)  (745 271)  (745 271)  LC_7 Logic Functioning bit
 (38 15)  (746 271)  (746 271)  LC_7 Logic Functioning bit
 (39 15)  (747 271)  (747 271)  LC_7 Logic Functioning bit
 (40 15)  (748 271)  (748 271)  LC_7 Logic Functioning bit
 (42 15)  (750 271)  (750 271)  LC_7 Logic Functioning bit


LogicTile_15_16

 (12 0)  (774 256)  (774 256)  routing T_15_16.sp4_h_l_46 <X> T_15_16.sp4_h_r_2
 (13 1)  (775 257)  (775 257)  routing T_15_16.sp4_h_l_46 <X> T_15_16.sp4_h_r_2
 (3 12)  (765 268)  (765 268)  routing T_15_16.sp12_v_t_22 <X> T_15_16.sp12_h_r_1


LogicTile_16_16

 (14 3)  (830 259)  (830 259)  routing T_16_16.sp4_r_v_b_28 <X> T_16_16.lc_trk_g0_4
 (17 3)  (833 259)  (833 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (22 4)  (838 260)  (838 260)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (839 260)  (839 260)  routing T_16_16.sp12_h_r_11 <X> T_16_16.lc_trk_g1_3
 (27 10)  (843 266)  (843 266)  routing T_16_16.lc_trk_g1_3 <X> T_16_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 266)  (845 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (847 266)  (847 266)  routing T_16_16.lc_trk_g0_4 <X> T_16_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 266)  (848 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (852 266)  (852 266)  LC_5 Logic Functioning bit
 (38 10)  (854 266)  (854 266)  LC_5 Logic Functioning bit
 (41 10)  (857 266)  (857 266)  LC_5 Logic Functioning bit
 (43 10)  (859 266)  (859 266)  LC_5 Logic Functioning bit
 (52 10)  (868 266)  (868 266)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (26 11)  (842 267)  (842 267)  routing T_16_16.lc_trk_g3_2 <X> T_16_16.wire_logic_cluster/lc_5/in_0
 (27 11)  (843 267)  (843 267)  routing T_16_16.lc_trk_g3_2 <X> T_16_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 267)  (844 267)  routing T_16_16.lc_trk_g3_2 <X> T_16_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 267)  (845 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (846 267)  (846 267)  routing T_16_16.lc_trk_g1_3 <X> T_16_16.wire_logic_cluster/lc_5/in_1
 (41 11)  (857 267)  (857 267)  LC_5 Logic Functioning bit
 (43 11)  (859 267)  (859 267)  LC_5 Logic Functioning bit
 (2 12)  (818 268)  (818 268)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (22 13)  (838 269)  (838 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2


LogicTile_17_16

 (22 2)  (896 258)  (896 258)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_r_23 lc_trk_g0_7
 (23 2)  (897 258)  (897 258)  routing T_17_16.sp12_h_r_23 <X> T_17_16.lc_trk_g0_7
 (21 3)  (895 259)  (895 259)  routing T_17_16.sp12_h_r_23 <X> T_17_16.lc_trk_g0_7
 (22 3)  (896 259)  (896 259)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_21 lc_trk_g0_6
 (23 3)  (897 259)  (897 259)  routing T_17_16.sp12_h_l_21 <X> T_17_16.lc_trk_g0_6
 (25 3)  (899 259)  (899 259)  routing T_17_16.sp12_h_l_21 <X> T_17_16.lc_trk_g0_6
 (26 4)  (900 260)  (900 260)  routing T_17_16.lc_trk_g0_6 <X> T_17_16.wire_logic_cluster/lc_2/in_0
 (29 4)  (903 260)  (903 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 260)  (904 260)  routing T_17_16.lc_trk_g0_7 <X> T_17_16.wire_logic_cluster/lc_2/in_1
 (32 4)  (906 260)  (906 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 260)  (907 260)  routing T_17_16.lc_trk_g3_2 <X> T_17_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (908 260)  (908 260)  routing T_17_16.lc_trk_g3_2 <X> T_17_16.wire_logic_cluster/lc_2/in_3
 (35 4)  (909 260)  (909 260)  routing T_17_16.lc_trk_g3_5 <X> T_17_16.input_2_2
 (38 4)  (912 260)  (912 260)  LC_2 Logic Functioning bit
 (51 4)  (925 260)  (925 260)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (26 5)  (900 261)  (900 261)  routing T_17_16.lc_trk_g0_6 <X> T_17_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 261)  (903 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (904 261)  (904 261)  routing T_17_16.lc_trk_g0_7 <X> T_17_16.wire_logic_cluster/lc_2/in_1
 (31 5)  (905 261)  (905 261)  routing T_17_16.lc_trk_g3_2 <X> T_17_16.wire_logic_cluster/lc_2/in_3
 (32 5)  (906 261)  (906 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (907 261)  (907 261)  routing T_17_16.lc_trk_g3_5 <X> T_17_16.input_2_2
 (34 5)  (908 261)  (908 261)  routing T_17_16.lc_trk_g3_5 <X> T_17_16.input_2_2
 (25 12)  (899 268)  (899 268)  routing T_17_16.sp4_v_b_26 <X> T_17_16.lc_trk_g3_2
 (22 13)  (896 269)  (896 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (897 269)  (897 269)  routing T_17_16.sp4_v_b_26 <X> T_17_16.lc_trk_g3_2
 (11 14)  (885 270)  (885 270)  routing T_17_16.sp4_h_l_43 <X> T_17_16.sp4_v_t_46
 (12 14)  (886 270)  (886 270)  routing T_17_16.sp4_v_b_11 <X> T_17_16.sp4_h_l_46
 (16 14)  (890 270)  (890 270)  routing T_17_16.sp12_v_b_21 <X> T_17_16.lc_trk_g3_5
 (17 14)  (891 270)  (891 270)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (18 15)  (892 271)  (892 271)  routing T_17_16.sp12_v_b_21 <X> T_17_16.lc_trk_g3_5


LogicTile_18_16

 (3 15)  (931 271)  (931 271)  routing T_18_16.sp12_h_l_22 <X> T_18_16.sp12_v_t_22


LogicTile_19_16

 (12 3)  (994 259)  (994 259)  routing T_19_16.sp4_h_l_39 <X> T_19_16.sp4_v_t_39
 (10 7)  (992 263)  (992 263)  routing T_19_16.sp4_h_l_46 <X> T_19_16.sp4_v_t_41


LogicTile_20_16

 (1 3)  (1037 259)  (1037 259)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4


LogicTile_22_16

 (5 0)  (1149 256)  (1149 256)  routing T_22_16.sp4_v_t_37 <X> T_22_16.sp4_h_r_0
 (12 0)  (1156 256)  (1156 256)  routing T_22_16.sp4_v_b_8 <X> T_22_16.sp4_h_r_2
 (21 0)  (1165 256)  (1165 256)  routing T_22_16.sp4_h_r_19 <X> T_22_16.lc_trk_g0_3
 (22 0)  (1166 256)  (1166 256)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (1167 256)  (1167 256)  routing T_22_16.sp4_h_r_19 <X> T_22_16.lc_trk_g0_3
 (24 0)  (1168 256)  (1168 256)  routing T_22_16.sp4_h_r_19 <X> T_22_16.lc_trk_g0_3
 (26 0)  (1170 256)  (1170 256)  routing T_22_16.lc_trk_g2_6 <X> T_22_16.wire_logic_cluster/lc_0/in_0
 (29 0)  (1173 256)  (1173 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (1176 256)  (1176 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (1177 256)  (1177 256)  routing T_22_16.lc_trk_g3_2 <X> T_22_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (1178 256)  (1178 256)  routing T_22_16.lc_trk_g3_2 <X> T_22_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (1180 256)  (1180 256)  LC_0 Logic Functioning bit
 (38 0)  (1182 256)  (1182 256)  LC_0 Logic Functioning bit
 (41 0)  (1185 256)  (1185 256)  LC_0 Logic Functioning bit
 (43 0)  (1187 256)  (1187 256)  LC_0 Logic Functioning bit
 (45 0)  (1189 256)  (1189 256)  LC_0 Logic Functioning bit
 (11 1)  (1155 257)  (1155 257)  routing T_22_16.sp4_v_b_8 <X> T_22_16.sp4_h_r_2
 (13 1)  (1157 257)  (1157 257)  routing T_22_16.sp4_v_b_8 <X> T_22_16.sp4_h_r_2
 (14 1)  (1158 257)  (1158 257)  routing T_22_16.top_op_0 <X> T_22_16.lc_trk_g0_0
 (15 1)  (1159 257)  (1159 257)  routing T_22_16.top_op_0 <X> T_22_16.lc_trk_g0_0
 (17 1)  (1161 257)  (1161 257)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (21 1)  (1165 257)  (1165 257)  routing T_22_16.sp4_h_r_19 <X> T_22_16.lc_trk_g0_3
 (26 1)  (1170 257)  (1170 257)  routing T_22_16.lc_trk_g2_6 <X> T_22_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (1172 257)  (1172 257)  routing T_22_16.lc_trk_g2_6 <X> T_22_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (1173 257)  (1173 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (1174 257)  (1174 257)  routing T_22_16.lc_trk_g0_3 <X> T_22_16.wire_logic_cluster/lc_0/in_1
 (31 1)  (1175 257)  (1175 257)  routing T_22_16.lc_trk_g3_2 <X> T_22_16.wire_logic_cluster/lc_0/in_3
 (36 1)  (1180 257)  (1180 257)  LC_0 Logic Functioning bit
 (38 1)  (1182 257)  (1182 257)  LC_0 Logic Functioning bit
 (40 1)  (1184 257)  (1184 257)  LC_0 Logic Functioning bit
 (42 1)  (1186 257)  (1186 257)  LC_0 Logic Functioning bit
 (48 1)  (1192 257)  (1192 257)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (51 1)  (1195 257)  (1195 257)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (53 1)  (1197 257)  (1197 257)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (1144 258)  (1144 258)  routing T_22_16.glb_netwk_6 <X> T_22_16.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 258)  (1145 258)  routing T_22_16.glb_netwk_6 <X> T_22_16.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 258)  (1146 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (6 2)  (1150 258)  (1150 258)  routing T_22_16.sp4_v_b_9 <X> T_22_16.sp4_v_t_37
 (3 3)  (1147 259)  (1147 259)  routing T_22_16.sp12_v_b_0 <X> T_22_16.sp12_h_l_23
 (5 3)  (1149 259)  (1149 259)  routing T_22_16.sp4_v_b_9 <X> T_22_16.sp4_v_t_37
 (12 4)  (1156 260)  (1156 260)  routing T_22_16.sp4_v_b_5 <X> T_22_16.sp4_h_r_5
 (11 5)  (1155 261)  (1155 261)  routing T_22_16.sp4_v_b_5 <X> T_22_16.sp4_h_r_5
 (8 8)  (1152 264)  (1152 264)  routing T_22_16.sp4_v_b_7 <X> T_22_16.sp4_h_r_7
 (9 8)  (1153 264)  (1153 264)  routing T_22_16.sp4_v_b_7 <X> T_22_16.sp4_h_r_7
 (12 8)  (1156 264)  (1156 264)  routing T_22_16.sp4_v_b_2 <X> T_22_16.sp4_h_r_8
 (27 8)  (1171 264)  (1171 264)  routing T_22_16.lc_trk_g3_6 <X> T_22_16.wire_logic_cluster/lc_4/in_1
 (28 8)  (1172 264)  (1172 264)  routing T_22_16.lc_trk_g3_6 <X> T_22_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (1173 264)  (1173 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (1174 264)  (1174 264)  routing T_22_16.lc_trk_g3_6 <X> T_22_16.wire_logic_cluster/lc_4/in_1
 (32 8)  (1176 264)  (1176 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (1177 264)  (1177 264)  routing T_22_16.lc_trk_g3_2 <X> T_22_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (1178 264)  (1178 264)  routing T_22_16.lc_trk_g3_2 <X> T_22_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (1180 264)  (1180 264)  LC_4 Logic Functioning bit
 (38 8)  (1182 264)  (1182 264)  LC_4 Logic Functioning bit
 (41 8)  (1185 264)  (1185 264)  LC_4 Logic Functioning bit
 (43 8)  (1187 264)  (1187 264)  LC_4 Logic Functioning bit
 (45 8)  (1189 264)  (1189 264)  LC_4 Logic Functioning bit
 (11 9)  (1155 265)  (1155 265)  routing T_22_16.sp4_v_b_2 <X> T_22_16.sp4_h_r_8
 (13 9)  (1157 265)  (1157 265)  routing T_22_16.sp4_v_b_2 <X> T_22_16.sp4_h_r_8
 (29 9)  (1173 265)  (1173 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (1174 265)  (1174 265)  routing T_22_16.lc_trk_g3_6 <X> T_22_16.wire_logic_cluster/lc_4/in_1
 (31 9)  (1175 265)  (1175 265)  routing T_22_16.lc_trk_g3_2 <X> T_22_16.wire_logic_cluster/lc_4/in_3
 (36 9)  (1180 265)  (1180 265)  LC_4 Logic Functioning bit
 (38 9)  (1182 265)  (1182 265)  LC_4 Logic Functioning bit
 (40 9)  (1184 265)  (1184 265)  LC_4 Logic Functioning bit
 (42 9)  (1186 265)  (1186 265)  LC_4 Logic Functioning bit
 (47 9)  (1191 265)  (1191 265)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (4 10)  (1148 266)  (1148 266)  routing T_22_16.sp4_v_b_10 <X> T_22_16.sp4_v_t_43
 (6 10)  (1150 266)  (1150 266)  routing T_22_16.sp4_v_b_10 <X> T_22_16.sp4_v_t_43
 (25 10)  (1169 266)  (1169 266)  routing T_22_16.bnl_op_6 <X> T_22_16.lc_trk_g2_6
 (22 11)  (1166 267)  (1166 267)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (1169 267)  (1169 267)  routing T_22_16.bnl_op_6 <X> T_22_16.lc_trk_g2_6
 (13 13)  (1157 269)  (1157 269)  routing T_22_16.sp4_v_t_43 <X> T_22_16.sp4_h_r_11
 (22 13)  (1166 269)  (1166 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (1169 269)  (1169 269)  routing T_22_16.sp4_r_v_b_42 <X> T_22_16.lc_trk_g3_2
 (3 14)  (1147 270)  (1147 270)  routing T_22_16.sp12_v_b_1 <X> T_22_16.sp12_v_t_22
 (22 15)  (1166 271)  (1166 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (1169 271)  (1169 271)  routing T_22_16.sp4_r_v_b_46 <X> T_22_16.lc_trk_g3_6


LogicTile_23_16

 (14 3)  (1212 259)  (1212 259)  routing T_23_16.top_op_4 <X> T_23_16.lc_trk_g0_4
 (15 3)  (1213 259)  (1213 259)  routing T_23_16.top_op_4 <X> T_23_16.lc_trk_g0_4
 (17 3)  (1215 259)  (1215 259)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (8 5)  (1206 261)  (1206 261)  routing T_23_16.sp4_h_l_41 <X> T_23_16.sp4_v_b_4
 (9 5)  (1207 261)  (1207 261)  routing T_23_16.sp4_h_l_41 <X> T_23_16.sp4_v_b_4
 (13 5)  (1211 261)  (1211 261)  routing T_23_16.sp4_v_t_37 <X> T_23_16.sp4_h_r_5
 (15 12)  (1213 268)  (1213 268)  routing T_23_16.sp4_h_r_25 <X> T_23_16.lc_trk_g3_1
 (16 12)  (1214 268)  (1214 268)  routing T_23_16.sp4_h_r_25 <X> T_23_16.lc_trk_g3_1
 (17 12)  (1215 268)  (1215 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (25 12)  (1223 268)  (1223 268)  routing T_23_16.sp4_h_r_34 <X> T_23_16.lc_trk_g3_2
 (18 13)  (1216 269)  (1216 269)  routing T_23_16.sp4_h_r_25 <X> T_23_16.lc_trk_g3_1
 (22 13)  (1220 269)  (1220 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (1221 269)  (1221 269)  routing T_23_16.sp4_h_r_34 <X> T_23_16.lc_trk_g3_2
 (24 13)  (1222 269)  (1222 269)  routing T_23_16.sp4_h_r_34 <X> T_23_16.lc_trk_g3_2
 (6 14)  (1204 270)  (1204 270)  routing T_23_16.sp4_v_b_6 <X> T_23_16.sp4_v_t_44
 (27 14)  (1225 270)  (1225 270)  routing T_23_16.lc_trk_g3_1 <X> T_23_16.wire_logic_cluster/lc_7/in_1
 (28 14)  (1226 270)  (1226 270)  routing T_23_16.lc_trk_g3_1 <X> T_23_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (1227 270)  (1227 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (1229 270)  (1229 270)  routing T_23_16.lc_trk_g0_4 <X> T_23_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (1230 270)  (1230 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (1234 270)  (1234 270)  LC_7 Logic Functioning bit
 (38 14)  (1236 270)  (1236 270)  LC_7 Logic Functioning bit
 (41 14)  (1239 270)  (1239 270)  LC_7 Logic Functioning bit
 (43 14)  (1241 270)  (1241 270)  LC_7 Logic Functioning bit
 (5 15)  (1203 271)  (1203 271)  routing T_23_16.sp4_v_b_6 <X> T_23_16.sp4_v_t_44
 (10 15)  (1208 271)  (1208 271)  routing T_23_16.sp4_h_l_40 <X> T_23_16.sp4_v_t_47
 (26 15)  (1224 271)  (1224 271)  routing T_23_16.lc_trk_g3_2 <X> T_23_16.wire_logic_cluster/lc_7/in_0
 (27 15)  (1225 271)  (1225 271)  routing T_23_16.lc_trk_g3_2 <X> T_23_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (1226 271)  (1226 271)  routing T_23_16.lc_trk_g3_2 <X> T_23_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (1227 271)  (1227 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (37 15)  (1235 271)  (1235 271)  LC_7 Logic Functioning bit
 (39 15)  (1237 271)  (1237 271)  LC_7 Logic Functioning bit
 (41 15)  (1239 271)  (1239 271)  LC_7 Logic Functioning bit
 (43 15)  (1241 271)  (1241 271)  LC_7 Logic Functioning bit


LogicTile_24_16

 (14 4)  (1266 260)  (1266 260)  routing T_24_16.sp4_h_l_5 <X> T_24_16.lc_trk_g1_0
 (14 5)  (1266 261)  (1266 261)  routing T_24_16.sp4_h_l_5 <X> T_24_16.lc_trk_g1_0
 (15 5)  (1267 261)  (1267 261)  routing T_24_16.sp4_h_l_5 <X> T_24_16.lc_trk_g1_0
 (16 5)  (1268 261)  (1268 261)  routing T_24_16.sp4_h_l_5 <X> T_24_16.lc_trk_g1_0
 (17 5)  (1269 261)  (1269 261)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (8 8)  (1260 264)  (1260 264)  routing T_24_16.sp4_v_b_7 <X> T_24_16.sp4_h_r_7
 (9 8)  (1261 264)  (1261 264)  routing T_24_16.sp4_v_b_7 <X> T_24_16.sp4_h_r_7
 (26 8)  (1278 264)  (1278 264)  routing T_24_16.lc_trk_g3_5 <X> T_24_16.wire_logic_cluster/lc_4/in_0
 (27 8)  (1279 264)  (1279 264)  routing T_24_16.lc_trk_g3_2 <X> T_24_16.wire_logic_cluster/lc_4/in_1
 (28 8)  (1280 264)  (1280 264)  routing T_24_16.lc_trk_g3_2 <X> T_24_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (1281 264)  (1281 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (1284 264)  (1284 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (1286 264)  (1286 264)  routing T_24_16.lc_trk_g1_0 <X> T_24_16.wire_logic_cluster/lc_4/in_3
 (22 9)  (1274 265)  (1274 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (1275 265)  (1275 265)  routing T_24_16.sp4_v_b_42 <X> T_24_16.lc_trk_g2_2
 (24 9)  (1276 265)  (1276 265)  routing T_24_16.sp4_v_b_42 <X> T_24_16.lc_trk_g2_2
 (27 9)  (1279 265)  (1279 265)  routing T_24_16.lc_trk_g3_5 <X> T_24_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (1280 265)  (1280 265)  routing T_24_16.lc_trk_g3_5 <X> T_24_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (1281 265)  (1281 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (1282 265)  (1282 265)  routing T_24_16.lc_trk_g3_2 <X> T_24_16.wire_logic_cluster/lc_4/in_1
 (32 9)  (1284 265)  (1284 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (1285 265)  (1285 265)  routing T_24_16.lc_trk_g2_2 <X> T_24_16.input_2_4
 (35 9)  (1287 265)  (1287 265)  routing T_24_16.lc_trk_g2_2 <X> T_24_16.input_2_4
 (40 9)  (1292 265)  (1292 265)  LC_4 Logic Functioning bit
 (47 9)  (1299 265)  (1299 265)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (22 13)  (1274 269)  (1274 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (1277 269)  (1277 269)  routing T_24_16.sp4_r_v_b_42 <X> T_24_16.lc_trk_g3_2
 (16 14)  (1268 270)  (1268 270)  routing T_24_16.sp4_v_b_37 <X> T_24_16.lc_trk_g3_5
 (17 14)  (1269 270)  (1269 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (1270 270)  (1270 270)  routing T_24_16.sp4_v_b_37 <X> T_24_16.lc_trk_g3_5
 (18 15)  (1270 271)  (1270 271)  routing T_24_16.sp4_v_b_37 <X> T_24_16.lc_trk_g3_5


RAM_Tile_25_16

 (7 0)  (1313 256)  (1313 256)  Ram config bit: MEMT_bram_cbit_1

 (22 0)  (1328 256)  (1328 256)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (25 0)  (1331 256)  (1331 256)  routing T_25_16.sp4_h_l_7 <X> T_25_16.lc_trk_g0_2
 (7 1)  (1313 257)  (1313 257)  Ram config bit: MEMT_bram_cbit_0

 (21 1)  (1327 257)  (1327 257)  routing T_25_16.sp4_r_v_b_32 <X> T_25_16.lc_trk_g0_3
 (22 1)  (1328 257)  (1328 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (1329 257)  (1329 257)  routing T_25_16.sp4_h_l_7 <X> T_25_16.lc_trk_g0_2
 (24 1)  (1330 257)  (1330 257)  routing T_25_16.sp4_h_l_7 <X> T_25_16.lc_trk_g0_2
 (25 1)  (1331 257)  (1331 257)  routing T_25_16.sp4_h_l_7 <X> T_25_16.lc_trk_g0_2
 (28 1)  (1334 257)  (1334 257)  routing T_25_16.lc_trk_g2_0 <X> T_25_16.input0_0
 (29 1)  (1335 257)  (1335 257)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g2_0 input0_0
 (0 2)  (1306 258)  (1306 258)  routing T_25_16.glb_netwk_6 <X> T_25_16.wire_bram/ram/WCLK
 (1 2)  (1307 258)  (1307 258)  routing T_25_16.glb_netwk_6 <X> T_25_16.wire_bram/ram/WCLK
 (2 2)  (1308 258)  (1308 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 258)  (1313 258)  Ram config bit: MEMT_bram_cbit_3

 (10 2)  (1316 258)  (1316 258)  routing T_25_16.sp4_v_b_8 <X> T_25_16.sp4_h_l_36
 (26 2)  (1332 258)  (1332 258)  routing T_25_16.lc_trk_g3_6 <X> T_25_16.input0_1
 (7 3)  (1313 259)  (1313 259)  Ram config bit: MEMT_bram_cbit_2

 (26 3)  (1332 259)  (1332 259)  routing T_25_16.lc_trk_g3_6 <X> T_25_16.input0_1
 (27 3)  (1333 259)  (1333 259)  routing T_25_16.lc_trk_g3_6 <X> T_25_16.input0_1
 (28 3)  (1334 259)  (1334 259)  routing T_25_16.lc_trk_g3_6 <X> T_25_16.input0_1
 (29 3)  (1335 259)  (1335 259)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g3_6 input0_1
 (1 4)  (1307 260)  (1307 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_bram/ram/WCLKE
 (13 4)  (1319 260)  (1319 260)  routing T_25_16.sp4_v_t_40 <X> T_25_16.sp4_v_b_5
 (19 4)  (1325 260)  (1325 260)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (26 4)  (1332 260)  (1332 260)  routing T_25_16.lc_trk_g3_5 <X> T_25_16.input0_2
 (1 5)  (1307 261)  (1307 261)  routing T_25_16.lc_trk_g0_2 <X> T_25_16.wire_bram/ram/WCLKE
 (27 5)  (1333 261)  (1333 261)  routing T_25_16.lc_trk_g3_5 <X> T_25_16.input0_2
 (28 5)  (1334 261)  (1334 261)  routing T_25_16.lc_trk_g3_5 <X> T_25_16.input0_2
 (29 5)  (1335 261)  (1335 261)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g3_5 input0_2
 (15 6)  (1321 262)  (1321 262)  routing T_25_16.sp4_v_t_8 <X> T_25_16.lc_trk_g1_5
 (16 6)  (1322 262)  (1322 262)  routing T_25_16.sp4_v_t_8 <X> T_25_16.lc_trk_g1_5
 (17 6)  (1323 262)  (1323 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_t_8 lc_trk_g1_5
 (19 6)  (1325 262)  (1325 262)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (26 7)  (1332 263)  (1332 263)  routing T_25_16.lc_trk_g0_3 <X> T_25_16.input0_3
 (29 7)  (1335 263)  (1335 263)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g0_3 input0_3
 (14 8)  (1320 264)  (1320 264)  routing T_25_16.sp4_v_t_21 <X> T_25_16.lc_trk_g2_0
 (17 8)  (1323 264)  (1323 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (22 8)  (1328 264)  (1328 264)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (25 8)  (1331 264)  (1331 264)  routing T_25_16.sp4_h_r_42 <X> T_25_16.lc_trk_g2_2
 (26 8)  (1332 264)  (1332 264)  routing T_25_16.lc_trk_g2_4 <X> T_25_16.input0_4
 (28 8)  (1334 264)  (1334 264)  routing T_25_16.lc_trk_g2_3 <X> T_25_16.wire_bram/ram/WDATA_3
 (29 8)  (1335 264)  (1335 264)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_3
 (39 8)  (1345 264)  (1345 264)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (14 9)  (1320 265)  (1320 265)  routing T_25_16.sp4_v_t_21 <X> T_25_16.lc_trk_g2_0
 (16 9)  (1322 265)  (1322 265)  routing T_25_16.sp4_v_t_21 <X> T_25_16.lc_trk_g2_0
 (17 9)  (1323 265)  (1323 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (18 9)  (1324 265)  (1324 265)  routing T_25_16.sp4_r_v_b_33 <X> T_25_16.lc_trk_g2_1
 (21 9)  (1327 265)  (1327 265)  routing T_25_16.sp4_r_v_b_35 <X> T_25_16.lc_trk_g2_3
 (22 9)  (1328 265)  (1328 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (1329 265)  (1329 265)  routing T_25_16.sp4_h_r_42 <X> T_25_16.lc_trk_g2_2
 (24 9)  (1330 265)  (1330 265)  routing T_25_16.sp4_h_r_42 <X> T_25_16.lc_trk_g2_2
 (25 9)  (1331 265)  (1331 265)  routing T_25_16.sp4_h_r_42 <X> T_25_16.lc_trk_g2_2
 (28 9)  (1334 265)  (1334 265)  routing T_25_16.lc_trk_g2_4 <X> T_25_16.input0_4
 (29 9)  (1335 265)  (1335 265)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g2_4 input0_4
 (30 9)  (1336 265)  (1336 265)  routing T_25_16.lc_trk_g2_3 <X> T_25_16.wire_bram/ram/WDATA_3
 (5 10)  (1311 266)  (1311 266)  routing T_25_16.sp4_v_t_43 <X> T_25_16.sp4_h_l_43
 (14 10)  (1320 266)  (1320 266)  routing T_25_16.sp4_v_b_28 <X> T_25_16.lc_trk_g2_4
 (15 10)  (1321 266)  (1321 266)  routing T_25_16.sp4_h_r_37 <X> T_25_16.lc_trk_g2_5
 (16 10)  (1322 266)  (1322 266)  routing T_25_16.sp4_h_r_37 <X> T_25_16.lc_trk_g2_5
 (17 10)  (1323 266)  (1323 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_37 lc_trk_g2_5
 (18 10)  (1324 266)  (1324 266)  routing T_25_16.sp4_h_r_37 <X> T_25_16.lc_trk_g2_5
 (21 10)  (1327 266)  (1327 266)  routing T_25_16.sp4_h_l_26 <X> T_25_16.lc_trk_g2_7
 (22 10)  (1328 266)  (1328 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_26 lc_trk_g2_7
 (23 10)  (1329 266)  (1329 266)  routing T_25_16.sp4_h_l_26 <X> T_25_16.lc_trk_g2_7
 (24 10)  (1330 266)  (1330 266)  routing T_25_16.sp4_h_l_26 <X> T_25_16.lc_trk_g2_7
 (25 10)  (1331 266)  (1331 266)  routing T_25_16.sp4_h_r_46 <X> T_25_16.lc_trk_g2_6
 (35 10)  (1341 266)  (1341 266)  routing T_25_16.lc_trk_g2_5 <X> T_25_16.input2_5
 (6 11)  (1312 267)  (1312 267)  routing T_25_16.sp4_v_t_43 <X> T_25_16.sp4_h_l_43
 (16 11)  (1322 267)  (1322 267)  routing T_25_16.sp4_v_b_28 <X> T_25_16.lc_trk_g2_4
 (17 11)  (1323 267)  (1323 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_28 lc_trk_g2_4
 (22 11)  (1328 267)  (1328 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (1329 267)  (1329 267)  routing T_25_16.sp4_h_r_46 <X> T_25_16.lc_trk_g2_6
 (24 11)  (1330 267)  (1330 267)  routing T_25_16.sp4_h_r_46 <X> T_25_16.lc_trk_g2_6
 (25 11)  (1331 267)  (1331 267)  routing T_25_16.sp4_h_r_46 <X> T_25_16.lc_trk_g2_6
 (28 11)  (1334 267)  (1334 267)  routing T_25_16.lc_trk_g2_1 <X> T_25_16.input0_5
 (29 11)  (1335 267)  (1335 267)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g2_1 input0_5
 (32 11)  (1338 267)  (1338 267)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g2_5 input2_5
 (33 11)  (1339 267)  (1339 267)  routing T_25_16.lc_trk_g2_5 <X> T_25_16.input2_5
 (11 12)  (1317 268)  (1317 268)  routing T_25_16.sp4_h_l_40 <X> T_25_16.sp4_v_b_11
 (13 12)  (1319 268)  (1319 268)  routing T_25_16.sp4_h_l_40 <X> T_25_16.sp4_v_b_11
 (14 12)  (1320 268)  (1320 268)  routing T_25_16.sp4_h_l_29 <X> T_25_16.lc_trk_g3_0
 (26 12)  (1332 268)  (1332 268)  routing T_25_16.lc_trk_g2_6 <X> T_25_16.input0_6
 (12 13)  (1318 269)  (1318 269)  routing T_25_16.sp4_h_l_40 <X> T_25_16.sp4_v_b_11
 (14 13)  (1320 269)  (1320 269)  routing T_25_16.sp4_h_l_29 <X> T_25_16.lc_trk_g3_0
 (15 13)  (1321 269)  (1321 269)  routing T_25_16.sp4_h_l_29 <X> T_25_16.lc_trk_g3_0
 (16 13)  (1322 269)  (1322 269)  routing T_25_16.sp4_h_l_29 <X> T_25_16.lc_trk_g3_0
 (17 13)  (1323 269)  (1323 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_29 lc_trk_g3_0
 (26 13)  (1332 269)  (1332 269)  routing T_25_16.lc_trk_g2_6 <X> T_25_16.input0_6
 (28 13)  (1334 269)  (1334 269)  routing T_25_16.lc_trk_g2_6 <X> T_25_16.input0_6
 (29 13)  (1335 269)  (1335 269)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g2_6 input0_6
 (32 13)  (1338 269)  (1338 269)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g2_2 input2_6
 (33 13)  (1339 269)  (1339 269)  routing T_25_16.lc_trk_g2_2 <X> T_25_16.input2_6
 (35 13)  (1341 269)  (1341 269)  routing T_25_16.lc_trk_g2_2 <X> T_25_16.input2_6
 (1 14)  (1307 270)  (1307 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (8 14)  (1314 270)  (1314 270)  routing T_25_16.sp4_v_t_47 <X> T_25_16.sp4_h_l_47
 (9 14)  (1315 270)  (1315 270)  routing T_25_16.sp4_v_t_47 <X> T_25_16.sp4_h_l_47
 (15 14)  (1321 270)  (1321 270)  routing T_25_16.sp4_h_r_45 <X> T_25_16.lc_trk_g3_5
 (16 14)  (1322 270)  (1322 270)  routing T_25_16.sp4_h_r_45 <X> T_25_16.lc_trk_g3_5
 (17 14)  (1323 270)  (1323 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (1324 270)  (1324 270)  routing T_25_16.sp4_h_r_45 <X> T_25_16.lc_trk_g3_5
 (25 14)  (1331 270)  (1331 270)  routing T_25_16.sp4_v_b_30 <X> T_25_16.lc_trk_g3_6
 (26 14)  (1332 270)  (1332 270)  routing T_25_16.lc_trk_g2_7 <X> T_25_16.input0_7
 (0 15)  (1306 271)  (1306 271)  routing T_25_16.lc_trk_g1_5 <X> T_25_16.wire_bram/ram/WE
 (1 15)  (1307 271)  (1307 271)  routing T_25_16.lc_trk_g1_5 <X> T_25_16.wire_bram/ram/WE
 (18 15)  (1324 271)  (1324 271)  routing T_25_16.sp4_h_r_45 <X> T_25_16.lc_trk_g3_5
 (22 15)  (1328 271)  (1328 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (1329 271)  (1329 271)  routing T_25_16.sp4_v_b_30 <X> T_25_16.lc_trk_g3_6
 (26 15)  (1332 271)  (1332 271)  routing T_25_16.lc_trk_g2_7 <X> T_25_16.input0_7
 (28 15)  (1334 271)  (1334 271)  routing T_25_16.lc_trk_g2_7 <X> T_25_16.input0_7
 (29 15)  (1335 271)  (1335 271)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g2_7 input0_7
 (32 15)  (1338 271)  (1338 271)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g3_0 input2_7
 (33 15)  (1339 271)  (1339 271)  routing T_25_16.lc_trk_g3_0 <X> T_25_16.input2_7
 (34 15)  (1340 271)  (1340 271)  routing T_25_16.lc_trk_g3_0 <X> T_25_16.input2_7


LogicTile_26_16

 (4 0)  (1352 256)  (1352 256)  routing T_26_16.sp4_h_l_37 <X> T_26_16.sp4_v_b_0
 (5 1)  (1353 257)  (1353 257)  routing T_26_16.sp4_h_l_37 <X> T_26_16.sp4_v_b_0
 (6 2)  (1354 258)  (1354 258)  routing T_26_16.sp4_h_l_42 <X> T_26_16.sp4_v_t_37
 (10 3)  (1358 259)  (1358 259)  routing T_26_16.sp4_h_l_45 <X> T_26_16.sp4_v_t_36
 (12 3)  (1360 259)  (1360 259)  routing T_26_16.sp4_h_l_39 <X> T_26_16.sp4_v_t_39
 (4 6)  (1352 262)  (1352 262)  routing T_26_16.sp4_v_b_7 <X> T_26_16.sp4_v_t_38
 (6 6)  (1354 262)  (1354 262)  routing T_26_16.sp4_v_b_7 <X> T_26_16.sp4_v_t_38
 (11 6)  (1359 262)  (1359 262)  routing T_26_16.sp4_h_l_37 <X> T_26_16.sp4_v_t_40
 (8 9)  (1356 265)  (1356 265)  routing T_26_16.sp4_h_l_42 <X> T_26_16.sp4_v_b_7
 (9 9)  (1357 265)  (1357 265)  routing T_26_16.sp4_h_l_42 <X> T_26_16.sp4_v_b_7
 (8 11)  (1356 267)  (1356 267)  routing T_26_16.sp4_h_l_42 <X> T_26_16.sp4_v_t_42
 (11 12)  (1359 268)  (1359 268)  routing T_26_16.sp4_h_l_40 <X> T_26_16.sp4_v_b_11
 (13 12)  (1361 268)  (1361 268)  routing T_26_16.sp4_h_l_40 <X> T_26_16.sp4_v_b_11
 (4 13)  (1352 269)  (1352 269)  routing T_26_16.sp4_v_t_41 <X> T_26_16.sp4_h_r_9
 (12 13)  (1360 269)  (1360 269)  routing T_26_16.sp4_h_l_40 <X> T_26_16.sp4_v_b_11
 (10 15)  (1358 271)  (1358 271)  routing T_26_16.sp4_h_l_40 <X> T_26_16.sp4_v_t_47


LogicTile_28_16

 (19 8)  (1475 264)  (1475 264)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


LogicTile_30_16

 (6 13)  (1570 269)  (1570 269)  routing T_30_16.sp4_h_l_44 <X> T_30_16.sp4_h_r_9


IO_Tile_33_16

 (5 0)  (1731 256)  (1731 256)  routing T_33_16.span4_horz_33 <X> T_33_16.lc_trk_g0_1
 (6 0)  (1732 256)  (1732 256)  routing T_33_16.span4_horz_33 <X> T_33_16.lc_trk_g0_1
 (7 0)  (1733 256)  (1733 256)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_33 lc_trk_g0_1
 (8 0)  (1734 256)  (1734 256)  routing T_33_16.span4_horz_33 <X> T_33_16.lc_trk_g0_1
 (3 1)  (1729 257)  (1729 257)  IO control bit: GIORIGHT1_REN_1

 (4 7)  (1730 263)  (1730 263)  routing T_33_16.span4_vert_b_6 <X> T_33_16.lc_trk_g0_6
 (5 7)  (1731 263)  (1731 263)  routing T_33_16.span4_vert_b_6 <X> T_33_16.lc_trk_g0_6
 (7 7)  (1733 263)  (1733 263)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_b_6 lc_trk_g0_6
 (10 10)  (1736 266)  (1736 266)  routing T_33_16.lc_trk_g0_6 <X> T_33_16.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1742 266)  (1742 266)  IOB_1 IO Functioning bit
 (10 11)  (1736 267)  (1736 267)  routing T_33_16.lc_trk_g0_6 <X> T_33_16.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1737 267)  (1737 267)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_6 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 267)  (1739 267)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 269)  (1743 269)  IOB_1 IO Functioning bit
 (17 14)  (1743 270)  (1743 270)  IOB_1 IO Functioning bit


LogicTile_1_15

 (3 14)  (21 254)  (21 254)  routing T_1_15.sp12_h_r_1 <X> T_1_15.sp12_v_t_22
 (3 15)  (21 255)  (21 255)  routing T_1_15.sp12_h_r_1 <X> T_1_15.sp12_v_t_22


LogicTile_4_15

 (3 6)  (183 246)  (183 246)  routing T_4_15.sp12_h_r_0 <X> T_4_15.sp12_v_t_23
 (3 7)  (183 247)  (183 247)  routing T_4_15.sp12_h_r_0 <X> T_4_15.sp12_v_t_23


LogicTile_7_15

 (8 11)  (350 251)  (350 251)  routing T_7_15.sp4_h_r_7 <X> T_7_15.sp4_v_t_42
 (9 11)  (351 251)  (351 251)  routing T_7_15.sp4_h_r_7 <X> T_7_15.sp4_v_t_42


RAM_Tile_8_15

 (13 1)  (409 241)  (409 241)  routing T_8_15.sp4_v_t_44 <X> T_8_15.sp4_h_r_2
 (3 12)  (399 252)  (399 252)  routing T_8_15.sp12_v_t_22 <X> T_8_15.sp12_h_r_1


LogicTile_9_15

 (22 1)  (460 241)  (460 241)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (461 241)  (461 241)  routing T_9_15.sp12_h_r_10 <X> T_9_15.lc_trk_g0_2
 (22 4)  (460 244)  (460 244)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (461 244)  (461 244)  routing T_9_15.sp4_h_r_3 <X> T_9_15.lc_trk_g1_3
 (24 4)  (462 244)  (462 244)  routing T_9_15.sp4_h_r_3 <X> T_9_15.lc_trk_g1_3
 (21 5)  (459 245)  (459 245)  routing T_9_15.sp4_h_r_3 <X> T_9_15.lc_trk_g1_3
 (27 10)  (465 250)  (465 250)  routing T_9_15.lc_trk_g1_3 <X> T_9_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 250)  (467 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (470 250)  (470 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (474 250)  (474 250)  LC_5 Logic Functioning bit
 (38 10)  (476 250)  (476 250)  LC_5 Logic Functioning bit
 (52 10)  (490 250)  (490 250)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (30 11)  (468 251)  (468 251)  routing T_9_15.lc_trk_g1_3 <X> T_9_15.wire_logic_cluster/lc_5/in_1
 (31 11)  (469 251)  (469 251)  routing T_9_15.lc_trk_g0_2 <X> T_9_15.wire_logic_cluster/lc_5/in_3
 (36 11)  (474 251)  (474 251)  LC_5 Logic Functioning bit
 (38 11)  (476 251)  (476 251)  LC_5 Logic Functioning bit


LogicTile_11_15

 (11 6)  (557 246)  (557 246)  routing T_11_15.sp4_h_r_11 <X> T_11_15.sp4_v_t_40
 (13 6)  (559 246)  (559 246)  routing T_11_15.sp4_h_r_11 <X> T_11_15.sp4_v_t_40
 (12 7)  (558 247)  (558 247)  routing T_11_15.sp4_h_r_11 <X> T_11_15.sp4_v_t_40
 (8 10)  (554 250)  (554 250)  routing T_11_15.sp4_h_r_11 <X> T_11_15.sp4_h_l_42
 (10 10)  (556 250)  (556 250)  routing T_11_15.sp4_h_r_11 <X> T_11_15.sp4_h_l_42
 (13 14)  (559 254)  (559 254)  routing T_11_15.sp4_h_r_11 <X> T_11_15.sp4_v_t_46
 (12 15)  (558 255)  (558 255)  routing T_11_15.sp4_h_r_11 <X> T_11_15.sp4_v_t_46


LogicTile_12_15

 (21 0)  (621 240)  (621 240)  routing T_12_15.wire_logic_cluster/lc_3/out <X> T_12_15.lc_trk_g0_3
 (22 0)  (622 240)  (622 240)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (11 1)  (611 241)  (611 241)  routing T_12_15.sp4_h_l_39 <X> T_12_15.sp4_h_r_2
 (0 2)  (600 242)  (600 242)  routing T_12_15.glb_netwk_6 <X> T_12_15.wire_logic_cluster/lc_7/clk
 (1 2)  (601 242)  (601 242)  routing T_12_15.glb_netwk_6 <X> T_12_15.wire_logic_cluster/lc_7/clk
 (2 2)  (602 242)  (602 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 6)  (626 246)  (626 246)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.wire_logic_cluster/lc_3/in_0
 (28 6)  (628 246)  (628 246)  routing T_12_15.lc_trk_g2_6 <X> T_12_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 246)  (629 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 246)  (630 246)  routing T_12_15.lc_trk_g2_6 <X> T_12_15.wire_logic_cluster/lc_3/in_1
 (32 6)  (632 246)  (632 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 246)  (633 246)  routing T_12_15.lc_trk_g2_0 <X> T_12_15.wire_logic_cluster/lc_3/in_3
 (37 6)  (637 246)  (637 246)  LC_3 Logic Functioning bit
 (41 6)  (641 246)  (641 246)  LC_3 Logic Functioning bit
 (42 6)  (642 246)  (642 246)  LC_3 Logic Functioning bit
 (43 6)  (643 246)  (643 246)  LC_3 Logic Functioning bit
 (45 6)  (645 246)  (645 246)  LC_3 Logic Functioning bit
 (46 6)  (646 246)  (646 246)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (26 7)  (626 247)  (626 247)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.wire_logic_cluster/lc_3/in_0
 (27 7)  (627 247)  (627 247)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 247)  (628 247)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 247)  (629 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 247)  (630 247)  routing T_12_15.lc_trk_g2_6 <X> T_12_15.wire_logic_cluster/lc_3/in_1
 (32 7)  (632 247)  (632 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (635 247)  (635 247)  routing T_12_15.lc_trk_g0_3 <X> T_12_15.input_2_3
 (36 7)  (636 247)  (636 247)  LC_3 Logic Functioning bit
 (43 7)  (643 247)  (643 247)  LC_3 Logic Functioning bit
 (47 7)  (647 247)  (647 247)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (14 8)  (614 248)  (614 248)  routing T_12_15.sp4_v_b_24 <X> T_12_15.lc_trk_g2_0
 (16 9)  (616 249)  (616 249)  routing T_12_15.sp4_v_b_24 <X> T_12_15.lc_trk_g2_0
 (17 9)  (617 249)  (617 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (22 11)  (622 251)  (622 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (623 251)  (623 251)  routing T_12_15.sp4_v_b_46 <X> T_12_15.lc_trk_g2_6
 (24 11)  (624 251)  (624 251)  routing T_12_15.sp4_v_b_46 <X> T_12_15.lc_trk_g2_6
 (22 15)  (622 255)  (622 255)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (625 255)  (625 255)  routing T_12_15.sp4_r_v_b_46 <X> T_12_15.lc_trk_g3_6


LogicTile_13_15

 (0 2)  (654 242)  (654 242)  routing T_13_15.glb_netwk_6 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (1 2)  (655 242)  (655 242)  routing T_13_15.glb_netwk_6 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (2 2)  (656 242)  (656 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 7)  (668 247)  (668 247)  routing T_13_15.top_op_4 <X> T_13_15.lc_trk_g1_4
 (15 7)  (669 247)  (669 247)  routing T_13_15.top_op_4 <X> T_13_15.lc_trk_g1_4
 (17 7)  (671 247)  (671 247)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (14 9)  (668 249)  (668 249)  routing T_13_15.sp4_r_v_b_32 <X> T_13_15.lc_trk_g2_0
 (17 9)  (671 249)  (671 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (3 10)  (657 250)  (657 250)  routing T_13_15.sp12_v_t_22 <X> T_13_15.sp12_h_l_22
 (17 10)  (671 250)  (671 250)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (672 250)  (672 250)  routing T_13_15.wire_logic_cluster/lc_5/out <X> T_13_15.lc_trk_g2_5
 (26 10)  (680 250)  (680 250)  routing T_13_15.lc_trk_g1_4 <X> T_13_15.wire_logic_cluster/lc_5/in_0
 (28 10)  (682 250)  (682 250)  routing T_13_15.lc_trk_g2_6 <X> T_13_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 250)  (683 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 250)  (684 250)  routing T_13_15.lc_trk_g2_6 <X> T_13_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 250)  (686 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 250)  (687 250)  routing T_13_15.lc_trk_g2_0 <X> T_13_15.wire_logic_cluster/lc_5/in_3
 (35 10)  (689 250)  (689 250)  routing T_13_15.lc_trk_g2_5 <X> T_13_15.input_2_5
 (37 10)  (691 250)  (691 250)  LC_5 Logic Functioning bit
 (41 10)  (695 250)  (695 250)  LC_5 Logic Functioning bit
 (42 10)  (696 250)  (696 250)  LC_5 Logic Functioning bit
 (43 10)  (697 250)  (697 250)  LC_5 Logic Functioning bit
 (45 10)  (699 250)  (699 250)  LC_5 Logic Functioning bit
 (48 10)  (702 250)  (702 250)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (22 11)  (676 251)  (676 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (677 251)  (677 251)  routing T_13_15.sp4_v_b_46 <X> T_13_15.lc_trk_g2_6
 (24 11)  (678 251)  (678 251)  routing T_13_15.sp4_v_b_46 <X> T_13_15.lc_trk_g2_6
 (27 11)  (681 251)  (681 251)  routing T_13_15.lc_trk_g1_4 <X> T_13_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 251)  (683 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 251)  (684 251)  routing T_13_15.lc_trk_g2_6 <X> T_13_15.wire_logic_cluster/lc_5/in_1
 (32 11)  (686 251)  (686 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (687 251)  (687 251)  routing T_13_15.lc_trk_g2_5 <X> T_13_15.input_2_5
 (37 11)  (691 251)  (691 251)  LC_5 Logic Functioning bit
 (42 11)  (696 251)  (696 251)  LC_5 Logic Functioning bit


LogicTile_15_15

 (17 3)  (779 243)  (779 243)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (0 6)  (762 246)  (762 246)  routing T_15_15.glb_netwk_2 <X> T_15_15.glb2local_0
 (1 6)  (763 246)  (763 246)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_2 glb2local_0
 (31 10)  (793 250)  (793 250)  routing T_15_15.lc_trk_g0_4 <X> T_15_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 250)  (794 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (798 250)  (798 250)  LC_5 Logic Functioning bit
 (37 10)  (799 250)  (799 250)  LC_5 Logic Functioning bit
 (38 10)  (800 250)  (800 250)  LC_5 Logic Functioning bit
 (39 10)  (801 250)  (801 250)  LC_5 Logic Functioning bit
 (52 10)  (814 250)  (814 250)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (36 11)  (798 251)  (798 251)  LC_5 Logic Functioning bit
 (37 11)  (799 251)  (799 251)  LC_5 Logic Functioning bit
 (38 11)  (800 251)  (800 251)  LC_5 Logic Functioning bit
 (39 11)  (801 251)  (801 251)  LC_5 Logic Functioning bit


LogicTile_16_15

 (3 2)  (819 242)  (819 242)  routing T_16_15.sp12_h_r_0 <X> T_16_15.sp12_h_l_23
 (3 3)  (819 243)  (819 243)  routing T_16_15.sp12_h_r_0 <X> T_16_15.sp12_h_l_23
 (12 4)  (828 244)  (828 244)  routing T_16_15.sp4_h_l_39 <X> T_16_15.sp4_h_r_5
 (13 5)  (829 245)  (829 245)  routing T_16_15.sp4_h_l_39 <X> T_16_15.sp4_h_r_5


LogicTile_17_15

 (3 14)  (877 254)  (877 254)  routing T_17_15.sp12_h_r_1 <X> T_17_15.sp12_v_t_22
 (4 14)  (878 254)  (878 254)  routing T_17_15.sp4_v_b_9 <X> T_17_15.sp4_v_t_44
 (3 15)  (877 255)  (877 255)  routing T_17_15.sp12_h_r_1 <X> T_17_15.sp12_v_t_22


LogicTile_19_15

 (2 14)  (984 254)  (984 254)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_20_15

 (8 0)  (1044 240)  (1044 240)  routing T_20_15.sp4_h_l_40 <X> T_20_15.sp4_h_r_1
 (10 0)  (1046 240)  (1046 240)  routing T_20_15.sp4_h_l_40 <X> T_20_15.sp4_h_r_1
 (10 12)  (1046 252)  (1046 252)  routing T_20_15.sp4_v_t_40 <X> T_20_15.sp4_h_r_10


LogicTile_21_15

 (0 2)  (1090 242)  (1090 242)  routing T_21_15.glb_netwk_6 <X> T_21_15.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 242)  (1091 242)  routing T_21_15.glb_netwk_6 <X> T_21_15.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 242)  (1092 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 6)  (1104 246)  (1104 246)  routing T_21_15.sp4_h_l_1 <X> T_21_15.lc_trk_g1_4
 (15 7)  (1105 247)  (1105 247)  routing T_21_15.sp4_h_l_1 <X> T_21_15.lc_trk_g1_4
 (16 7)  (1106 247)  (1106 247)  routing T_21_15.sp4_h_l_1 <X> T_21_15.lc_trk_g1_4
 (17 7)  (1107 247)  (1107 247)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (3 8)  (1093 248)  (1093 248)  routing T_21_15.sp12_v_t_22 <X> T_21_15.sp12_v_b_1
 (31 12)  (1121 252)  (1121 252)  routing T_21_15.lc_trk_g1_4 <X> T_21_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (1122 252)  (1122 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (1124 252)  (1124 252)  routing T_21_15.lc_trk_g1_4 <X> T_21_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (1126 252)  (1126 252)  LC_6 Logic Functioning bit
 (37 12)  (1127 252)  (1127 252)  LC_6 Logic Functioning bit
 (38 12)  (1128 252)  (1128 252)  LC_6 Logic Functioning bit
 (39 12)  (1129 252)  (1129 252)  LC_6 Logic Functioning bit
 (45 12)  (1135 252)  (1135 252)  LC_6 Logic Functioning bit
 (36 13)  (1126 253)  (1126 253)  LC_6 Logic Functioning bit
 (37 13)  (1127 253)  (1127 253)  LC_6 Logic Functioning bit
 (38 13)  (1128 253)  (1128 253)  LC_6 Logic Functioning bit
 (39 13)  (1129 253)  (1129 253)  LC_6 Logic Functioning bit


LogicTile_22_15

 (27 0)  (1171 240)  (1171 240)  routing T_22_15.lc_trk_g3_0 <X> T_22_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (1172 240)  (1172 240)  routing T_22_15.lc_trk_g3_0 <X> T_22_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (1173 240)  (1173 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1176 240)  (1176 240)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (37 0)  (1181 240)  (1181 240)  LC_0 Logic Functioning bit
 (39 0)  (1183 240)  (1183 240)  LC_0 Logic Functioning bit
 (44 0)  (1188 240)  (1188 240)  LC_0 Logic Functioning bit
 (45 0)  (1189 240)  (1189 240)  LC_0 Logic Functioning bit
 (51 0)  (1195 240)  (1195 240)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (13 1)  (1157 241)  (1157 241)  routing T_22_15.sp4_v_t_44 <X> T_22_15.sp4_h_r_2
 (26 1)  (1170 241)  (1170 241)  routing T_22_15.lc_trk_g2_2 <X> T_22_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (1172 241)  (1172 241)  routing T_22_15.lc_trk_g2_2 <X> T_22_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (1173 241)  (1173 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (41 1)  (1185 241)  (1185 241)  LC_0 Logic Functioning bit
 (43 1)  (1187 241)  (1187 241)  LC_0 Logic Functioning bit
 (48 1)  (1192 241)  (1192 241)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (49 1)  (1193 241)  (1193 241)  Carry_In_Mux bit 

 (0 2)  (1144 242)  (1144 242)  routing T_22_15.glb_netwk_6 <X> T_22_15.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 242)  (1145 242)  routing T_22_15.glb_netwk_6 <X> T_22_15.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 242)  (1146 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (25 2)  (1169 242)  (1169 242)  routing T_22_15.sp4_h_l_11 <X> T_22_15.lc_trk_g0_6
 (27 2)  (1171 242)  (1171 242)  routing T_22_15.lc_trk_g3_1 <X> T_22_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (1172 242)  (1172 242)  routing T_22_15.lc_trk_g3_1 <X> T_22_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (1173 242)  (1173 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1176 242)  (1176 242)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (1181 242)  (1181 242)  LC_1 Logic Functioning bit
 (39 2)  (1183 242)  (1183 242)  LC_1 Logic Functioning bit
 (44 2)  (1188 242)  (1188 242)  LC_1 Logic Functioning bit
 (45 2)  (1189 242)  (1189 242)  LC_1 Logic Functioning bit
 (47 2)  (1191 242)  (1191 242)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (51 2)  (1195 242)  (1195 242)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (22 3)  (1166 243)  (1166 243)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (1167 243)  (1167 243)  routing T_22_15.sp4_h_l_11 <X> T_22_15.lc_trk_g0_6
 (24 3)  (1168 243)  (1168 243)  routing T_22_15.sp4_h_l_11 <X> T_22_15.lc_trk_g0_6
 (25 3)  (1169 243)  (1169 243)  routing T_22_15.sp4_h_l_11 <X> T_22_15.lc_trk_g0_6
 (26 3)  (1170 243)  (1170 243)  routing T_22_15.lc_trk_g3_2 <X> T_22_15.wire_logic_cluster/lc_1/in_0
 (27 3)  (1171 243)  (1171 243)  routing T_22_15.lc_trk_g3_2 <X> T_22_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (1172 243)  (1172 243)  routing T_22_15.lc_trk_g3_2 <X> T_22_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (1173 243)  (1173 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (41 3)  (1185 243)  (1185 243)  LC_1 Logic Functioning bit
 (43 3)  (1187 243)  (1187 243)  LC_1 Logic Functioning bit
 (48 3)  (1192 243)  (1192 243)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (25 4)  (1169 244)  (1169 244)  routing T_22_15.wire_logic_cluster/lc_2/out <X> T_22_15.lc_trk_g1_2
 (27 4)  (1171 244)  (1171 244)  routing T_22_15.lc_trk_g1_2 <X> T_22_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (1173 244)  (1173 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1176 244)  (1176 244)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (37 4)  (1181 244)  (1181 244)  LC_2 Logic Functioning bit
 (39 4)  (1183 244)  (1183 244)  LC_2 Logic Functioning bit
 (44 4)  (1188 244)  (1188 244)  LC_2 Logic Functioning bit
 (45 4)  (1189 244)  (1189 244)  LC_2 Logic Functioning bit
 (47 4)  (1191 244)  (1191 244)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (22 5)  (1166 245)  (1166 245)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (26 5)  (1170 245)  (1170 245)  routing T_22_15.lc_trk_g2_2 <X> T_22_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (1172 245)  (1172 245)  routing T_22_15.lc_trk_g2_2 <X> T_22_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (1173 245)  (1173 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (1174 245)  (1174 245)  routing T_22_15.lc_trk_g1_2 <X> T_22_15.wire_logic_cluster/lc_2/in_1
 (41 5)  (1185 245)  (1185 245)  LC_2 Logic Functioning bit
 (43 5)  (1187 245)  (1187 245)  LC_2 Logic Functioning bit
 (48 5)  (1192 245)  (1192 245)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (3 6)  (1147 246)  (1147 246)  routing T_22_15.sp12_v_b_0 <X> T_22_15.sp12_v_t_23
 (6 6)  (1150 246)  (1150 246)  routing T_22_15.sp4_h_l_47 <X> T_22_15.sp4_v_t_38
 (29 6)  (1173 246)  (1173 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (1174 246)  (1174 246)  routing T_22_15.lc_trk_g0_6 <X> T_22_15.wire_logic_cluster/lc_3/in_1
 (32 6)  (1176 246)  (1176 246)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (1181 246)  (1181 246)  LC_3 Logic Functioning bit
 (39 6)  (1183 246)  (1183 246)  LC_3 Logic Functioning bit
 (44 6)  (1188 246)  (1188 246)  LC_3 Logic Functioning bit
 (45 6)  (1189 246)  (1189 246)  LC_3 Logic Functioning bit
 (46 6)  (1190 246)  (1190 246)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (26 7)  (1170 247)  (1170 247)  routing T_22_15.lc_trk_g3_2 <X> T_22_15.wire_logic_cluster/lc_3/in_0
 (27 7)  (1171 247)  (1171 247)  routing T_22_15.lc_trk_g3_2 <X> T_22_15.wire_logic_cluster/lc_3/in_0
 (28 7)  (1172 247)  (1172 247)  routing T_22_15.lc_trk_g3_2 <X> T_22_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (1173 247)  (1173 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (1174 247)  (1174 247)  routing T_22_15.lc_trk_g0_6 <X> T_22_15.wire_logic_cluster/lc_3/in_1
 (41 7)  (1185 247)  (1185 247)  LC_3 Logic Functioning bit
 (43 7)  (1187 247)  (1187 247)  LC_3 Logic Functioning bit
 (53 7)  (1197 247)  (1197 247)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (5 8)  (1149 248)  (1149 248)  routing T_22_15.sp4_v_t_43 <X> T_22_15.sp4_h_r_6
 (12 8)  (1156 248)  (1156 248)  routing T_22_15.sp4_v_t_45 <X> T_22_15.sp4_h_r_8
 (25 8)  (1169 248)  (1169 248)  routing T_22_15.sp4_h_r_34 <X> T_22_15.lc_trk_g2_2
 (27 8)  (1171 248)  (1171 248)  routing T_22_15.lc_trk_g3_4 <X> T_22_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (1172 248)  (1172 248)  routing T_22_15.lc_trk_g3_4 <X> T_22_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (1173 248)  (1173 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1174 248)  (1174 248)  routing T_22_15.lc_trk_g3_4 <X> T_22_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (1176 248)  (1176 248)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (1181 248)  (1181 248)  LC_4 Logic Functioning bit
 (39 8)  (1183 248)  (1183 248)  LC_4 Logic Functioning bit
 (44 8)  (1188 248)  (1188 248)  LC_4 Logic Functioning bit
 (45 8)  (1189 248)  (1189 248)  LC_4 Logic Functioning bit
 (46 8)  (1190 248)  (1190 248)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (47 8)  (1191 248)  (1191 248)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (51 8)  (1195 248)  (1195 248)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (22 9)  (1166 249)  (1166 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (1167 249)  (1167 249)  routing T_22_15.sp4_h_r_34 <X> T_22_15.lc_trk_g2_2
 (24 9)  (1168 249)  (1168 249)  routing T_22_15.sp4_h_r_34 <X> T_22_15.lc_trk_g2_2
 (26 9)  (1170 249)  (1170 249)  routing T_22_15.lc_trk_g2_2 <X> T_22_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (1172 249)  (1172 249)  routing T_22_15.lc_trk_g2_2 <X> T_22_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (1173 249)  (1173 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (41 9)  (1185 249)  (1185 249)  LC_4 Logic Functioning bit
 (43 9)  (1187 249)  (1187 249)  LC_4 Logic Functioning bit
 (17 10)  (1161 250)  (1161 250)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (1162 250)  (1162 250)  routing T_22_15.wire_logic_cluster/lc_5/out <X> T_22_15.lc_trk_g2_5
 (26 10)  (1170 250)  (1170 250)  routing T_22_15.lc_trk_g2_5 <X> T_22_15.wire_logic_cluster/lc_5/in_0
 (28 10)  (1172 250)  (1172 250)  routing T_22_15.lc_trk_g2_2 <X> T_22_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (1173 250)  (1173 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (1176 250)  (1176 250)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (37 10)  (1181 250)  (1181 250)  LC_5 Logic Functioning bit
 (39 10)  (1183 250)  (1183 250)  LC_5 Logic Functioning bit
 (45 10)  (1189 250)  (1189 250)  LC_5 Logic Functioning bit
 (46 10)  (1190 250)  (1190 250)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (51 10)  (1195 250)  (1195 250)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (8 11)  (1152 251)  (1152 251)  routing T_22_15.sp4_h_r_7 <X> T_22_15.sp4_v_t_42
 (9 11)  (1153 251)  (1153 251)  routing T_22_15.sp4_h_r_7 <X> T_22_15.sp4_v_t_42
 (28 11)  (1172 251)  (1172 251)  routing T_22_15.lc_trk_g2_5 <X> T_22_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (1173 251)  (1173 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (1174 251)  (1174 251)  routing T_22_15.lc_trk_g2_2 <X> T_22_15.wire_logic_cluster/lc_5/in_1
 (40 11)  (1184 251)  (1184 251)  LC_5 Logic Functioning bit
 (42 11)  (1186 251)  (1186 251)  LC_5 Logic Functioning bit
 (46 11)  (1190 251)  (1190 251)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (4 12)  (1148 252)  (1148 252)  routing T_22_15.sp4_v_t_44 <X> T_22_15.sp4_v_b_9
 (14 12)  (1158 252)  (1158 252)  routing T_22_15.wire_logic_cluster/lc_0/out <X> T_22_15.lc_trk_g3_0
 (17 12)  (1161 252)  (1161 252)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1162 252)  (1162 252)  routing T_22_15.wire_logic_cluster/lc_1/out <X> T_22_15.lc_trk_g3_1
 (25 12)  (1169 252)  (1169 252)  routing T_22_15.sp4_h_r_34 <X> T_22_15.lc_trk_g3_2
 (17 13)  (1161 253)  (1161 253)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (22 13)  (1166 253)  (1166 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (1167 253)  (1167 253)  routing T_22_15.sp4_h_r_34 <X> T_22_15.lc_trk_g3_2
 (24 13)  (1168 253)  (1168 253)  routing T_22_15.sp4_h_r_34 <X> T_22_15.lc_trk_g3_2
 (0 14)  (1144 254)  (1144 254)  routing T_22_15.glb_netwk_4 <X> T_22_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (1145 254)  (1145 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (1158 254)  (1158 254)  routing T_22_15.wire_logic_cluster/lc_4/out <X> T_22_15.lc_trk_g3_4
 (8 15)  (1152 255)  (1152 255)  routing T_22_15.sp4_h_r_4 <X> T_22_15.sp4_v_t_47
 (9 15)  (1153 255)  (1153 255)  routing T_22_15.sp4_h_r_4 <X> T_22_15.sp4_v_t_47
 (10 15)  (1154 255)  (1154 255)  routing T_22_15.sp4_h_r_4 <X> T_22_15.sp4_v_t_47
 (17 15)  (1161 255)  (1161 255)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4


LogicTile_23_15

 (27 2)  (1225 242)  (1225 242)  routing T_23_15.lc_trk_g1_3 <X> T_23_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (1227 242)  (1227 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (1230 242)  (1230 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (1231 242)  (1231 242)  routing T_23_15.lc_trk_g2_0 <X> T_23_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (1234 242)  (1234 242)  LC_1 Logic Functioning bit
 (38 2)  (1236 242)  (1236 242)  LC_1 Logic Functioning bit
 (41 2)  (1239 242)  (1239 242)  LC_1 Logic Functioning bit
 (43 2)  (1241 242)  (1241 242)  LC_1 Logic Functioning bit
 (46 2)  (1244 242)  (1244 242)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (26 3)  (1224 243)  (1224 243)  routing T_23_15.lc_trk_g3_2 <X> T_23_15.wire_logic_cluster/lc_1/in_0
 (27 3)  (1225 243)  (1225 243)  routing T_23_15.lc_trk_g3_2 <X> T_23_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (1226 243)  (1226 243)  routing T_23_15.lc_trk_g3_2 <X> T_23_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (1227 243)  (1227 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (1228 243)  (1228 243)  routing T_23_15.lc_trk_g1_3 <X> T_23_15.wire_logic_cluster/lc_1/in_1
 (37 3)  (1235 243)  (1235 243)  LC_1 Logic Functioning bit
 (39 3)  (1237 243)  (1237 243)  LC_1 Logic Functioning bit
 (41 3)  (1239 243)  (1239 243)  LC_1 Logic Functioning bit
 (43 3)  (1241 243)  (1241 243)  LC_1 Logic Functioning bit
 (21 4)  (1219 244)  (1219 244)  routing T_23_15.sp4_v_b_3 <X> T_23_15.lc_trk_g1_3
 (22 4)  (1220 244)  (1220 244)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (1221 244)  (1221 244)  routing T_23_15.sp4_v_b_3 <X> T_23_15.lc_trk_g1_3
 (9 7)  (1207 247)  (1207 247)  routing T_23_15.sp4_v_b_8 <X> T_23_15.sp4_v_t_41
 (10 7)  (1208 247)  (1208 247)  routing T_23_15.sp4_v_b_8 <X> T_23_15.sp4_v_t_41
 (11 8)  (1209 248)  (1209 248)  routing T_23_15.sp4_v_t_37 <X> T_23_15.sp4_v_b_8
 (13 8)  (1211 248)  (1211 248)  routing T_23_15.sp4_v_t_37 <X> T_23_15.sp4_v_b_8
 (14 8)  (1212 248)  (1212 248)  routing T_23_15.sp4_v_t_21 <X> T_23_15.lc_trk_g2_0
 (14 9)  (1212 249)  (1212 249)  routing T_23_15.sp4_v_t_21 <X> T_23_15.lc_trk_g2_0
 (16 9)  (1214 249)  (1214 249)  routing T_23_15.sp4_v_t_21 <X> T_23_15.lc_trk_g2_0
 (17 9)  (1215 249)  (1215 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (4 10)  (1202 250)  (1202 250)  routing T_23_15.sp4_h_r_0 <X> T_23_15.sp4_v_t_43
 (6 10)  (1204 250)  (1204 250)  routing T_23_15.sp4_h_r_0 <X> T_23_15.sp4_v_t_43
 (5 11)  (1203 251)  (1203 251)  routing T_23_15.sp4_h_r_0 <X> T_23_15.sp4_v_t_43
 (25 12)  (1223 252)  (1223 252)  routing T_23_15.sp4_h_r_34 <X> T_23_15.lc_trk_g3_2
 (22 13)  (1220 253)  (1220 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (1221 253)  (1221 253)  routing T_23_15.sp4_h_r_34 <X> T_23_15.lc_trk_g3_2
 (24 13)  (1222 253)  (1222 253)  routing T_23_15.sp4_h_r_34 <X> T_23_15.lc_trk_g3_2


LogicTile_24_15

 (14 2)  (1266 242)  (1266 242)  routing T_24_15.sp12_h_l_3 <X> T_24_15.lc_trk_g0_4
 (29 2)  (1281 242)  (1281 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (1282 242)  (1282 242)  routing T_24_15.lc_trk_g0_4 <X> T_24_15.wire_logic_cluster/lc_1/in_1
 (32 2)  (1284 242)  (1284 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (1285 242)  (1285 242)  routing T_24_15.lc_trk_g2_2 <X> T_24_15.wire_logic_cluster/lc_1/in_3
 (35 2)  (1287 242)  (1287 242)  routing T_24_15.lc_trk_g3_6 <X> T_24_15.input_2_1
 (5 3)  (1257 243)  (1257 243)  routing T_24_15.sp4_h_l_37 <X> T_24_15.sp4_v_t_37
 (14 3)  (1266 243)  (1266 243)  routing T_24_15.sp12_h_l_3 <X> T_24_15.lc_trk_g0_4
 (15 3)  (1267 243)  (1267 243)  routing T_24_15.sp12_h_l_3 <X> T_24_15.lc_trk_g0_4
 (17 3)  (1269 243)  (1269 243)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (27 3)  (1279 243)  (1279 243)  routing T_24_15.lc_trk_g3_0 <X> T_24_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (1280 243)  (1280 243)  routing T_24_15.lc_trk_g3_0 <X> T_24_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (1281 243)  (1281 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (1283 243)  (1283 243)  routing T_24_15.lc_trk_g2_2 <X> T_24_15.wire_logic_cluster/lc_1/in_3
 (32 3)  (1284 243)  (1284 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (1285 243)  (1285 243)  routing T_24_15.lc_trk_g3_6 <X> T_24_15.input_2_1
 (34 3)  (1286 243)  (1286 243)  routing T_24_15.lc_trk_g3_6 <X> T_24_15.input_2_1
 (35 3)  (1287 243)  (1287 243)  routing T_24_15.lc_trk_g3_6 <X> T_24_15.input_2_1
 (43 3)  (1295 243)  (1295 243)  LC_1 Logic Functioning bit
 (48 3)  (1300 243)  (1300 243)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (53 3)  (1305 243)  (1305 243)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (26 4)  (1278 244)  (1278 244)  routing T_24_15.lc_trk_g0_4 <X> T_24_15.wire_logic_cluster/lc_2/in_0
 (27 4)  (1279 244)  (1279 244)  routing T_24_15.lc_trk_g3_6 <X> T_24_15.wire_logic_cluster/lc_2/in_1
 (28 4)  (1280 244)  (1280 244)  routing T_24_15.lc_trk_g3_6 <X> T_24_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (1281 244)  (1281 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (1282 244)  (1282 244)  routing T_24_15.lc_trk_g3_6 <X> T_24_15.wire_logic_cluster/lc_2/in_1
 (32 4)  (1284 244)  (1284 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (1285 244)  (1285 244)  routing T_24_15.lc_trk_g3_0 <X> T_24_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (1286 244)  (1286 244)  routing T_24_15.lc_trk_g3_0 <X> T_24_15.wire_logic_cluster/lc_2/in_3
 (40 4)  (1292 244)  (1292 244)  LC_2 Logic Functioning bit
 (29 5)  (1281 245)  (1281 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (1282 245)  (1282 245)  routing T_24_15.lc_trk_g3_6 <X> T_24_15.wire_logic_cluster/lc_2/in_1
 (32 5)  (1284 245)  (1284 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (1285 245)  (1285 245)  routing T_24_15.lc_trk_g2_2 <X> T_24_15.input_2_2
 (35 5)  (1287 245)  (1287 245)  routing T_24_15.lc_trk_g2_2 <X> T_24_15.input_2_2
 (48 5)  (1300 245)  (1300 245)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (51 5)  (1303 245)  (1303 245)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (25 8)  (1277 248)  (1277 248)  routing T_24_15.sp4_h_r_34 <X> T_24_15.lc_trk_g2_2
 (22 9)  (1274 249)  (1274 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (1275 249)  (1275 249)  routing T_24_15.sp4_h_r_34 <X> T_24_15.lc_trk_g2_2
 (24 9)  (1276 249)  (1276 249)  routing T_24_15.sp4_h_r_34 <X> T_24_15.lc_trk_g2_2
 (10 11)  (1262 251)  (1262 251)  routing T_24_15.sp4_h_l_39 <X> T_24_15.sp4_v_t_42
 (14 12)  (1266 252)  (1266 252)  routing T_24_15.sp4_h_l_21 <X> T_24_15.lc_trk_g3_0
 (15 13)  (1267 253)  (1267 253)  routing T_24_15.sp4_h_l_21 <X> T_24_15.lc_trk_g3_0
 (16 13)  (1268 253)  (1268 253)  routing T_24_15.sp4_h_l_21 <X> T_24_15.lc_trk_g3_0
 (17 13)  (1269 253)  (1269 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (25 14)  (1277 254)  (1277 254)  routing T_24_15.sp4_h_r_46 <X> T_24_15.lc_trk_g3_6
 (22 15)  (1274 255)  (1274 255)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (1275 255)  (1275 255)  routing T_24_15.sp4_h_r_46 <X> T_24_15.lc_trk_g3_6
 (24 15)  (1276 255)  (1276 255)  routing T_24_15.sp4_h_r_46 <X> T_24_15.lc_trk_g3_6
 (25 15)  (1277 255)  (1277 255)  routing T_24_15.sp4_h_r_46 <X> T_24_15.lc_trk_g3_6


RAM_Tile_25_15

 (7 1)  (1313 241)  (1313 241)  Ram config bit: MEMB_Power_Up_Control

 (27 1)  (1333 241)  (1333 241)  routing T_25_15.lc_trk_g3_1 <X> T_25_15.input0_0
 (28 1)  (1334 241)  (1334 241)  routing T_25_15.lc_trk_g3_1 <X> T_25_15.input0_0
 (29 1)  (1335 241)  (1335 241)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g3_1 input0_0
 (0 2)  (1306 242)  (1306 242)  routing T_25_15.glb_netwk_6 <X> T_25_15.wire_bram/ram/RCLK
 (1 2)  (1307 242)  (1307 242)  routing T_25_15.glb_netwk_6 <X> T_25_15.wire_bram/ram/RCLK
 (2 2)  (1308 242)  (1308 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (26 2)  (1332 242)  (1332 242)  routing T_25_15.lc_trk_g3_6 <X> T_25_15.input0_1
 (8 3)  (1314 243)  (1314 243)  routing T_25_15.sp4_h_r_7 <X> T_25_15.sp4_v_t_36
 (9 3)  (1315 243)  (1315 243)  routing T_25_15.sp4_h_r_7 <X> T_25_15.sp4_v_t_36
 (10 3)  (1316 243)  (1316 243)  routing T_25_15.sp4_h_r_7 <X> T_25_15.sp4_v_t_36
 (26 3)  (1332 243)  (1332 243)  routing T_25_15.lc_trk_g3_6 <X> T_25_15.input0_1
 (27 3)  (1333 243)  (1333 243)  routing T_25_15.lc_trk_g3_6 <X> T_25_15.input0_1
 (28 3)  (1334 243)  (1334 243)  routing T_25_15.lc_trk_g3_6 <X> T_25_15.input0_1
 (29 3)  (1335 243)  (1335 243)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g3_6 input0_1
 (15 5)  (1321 245)  (1321 245)  routing T_25_15.sp4_v_b_16 <X> T_25_15.lc_trk_g1_0
 (16 5)  (1322 245)  (1322 245)  routing T_25_15.sp4_v_b_16 <X> T_25_15.lc_trk_g1_0
 (17 5)  (1323 245)  (1323 245)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_16 lc_trk_g1_0
 (28 5)  (1334 245)  (1334 245)  routing T_25_15.lc_trk_g2_0 <X> T_25_15.input0_2
 (29 5)  (1335 245)  (1335 245)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g2_0 input0_2
 (15 6)  (1321 246)  (1321 246)  routing T_25_15.sp4_h_r_13 <X> T_25_15.lc_trk_g1_5
 (16 6)  (1322 246)  (1322 246)  routing T_25_15.sp4_h_r_13 <X> T_25_15.lc_trk_g1_5
 (17 6)  (1323 246)  (1323 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (1324 246)  (1324 246)  routing T_25_15.sp4_h_r_13 <X> T_25_15.lc_trk_g1_5
 (22 7)  (1328 247)  (1328 247)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (1331 247)  (1331 247)  routing T_25_15.sp4_r_v_b_30 <X> T_25_15.lc_trk_g1_6
 (27 7)  (1333 247)  (1333 247)  routing T_25_15.lc_trk_g3_0 <X> T_25_15.input0_3
 (28 7)  (1334 247)  (1334 247)  routing T_25_15.lc_trk_g3_0 <X> T_25_15.input0_3
 (29 7)  (1335 247)  (1335 247)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g3_0 input0_3
 (8 8)  (1314 248)  (1314 248)  routing T_25_15.sp4_h_l_46 <X> T_25_15.sp4_h_r_7
 (10 8)  (1316 248)  (1316 248)  routing T_25_15.sp4_h_l_46 <X> T_25_15.sp4_h_r_7
 (21 8)  (1327 248)  (1327 248)  routing T_25_15.sp4_h_r_43 <X> T_25_15.lc_trk_g2_3
 (22 8)  (1328 248)  (1328 248)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (1329 248)  (1329 248)  routing T_25_15.sp4_h_r_43 <X> T_25_15.lc_trk_g2_3
 (24 8)  (1330 248)  (1330 248)  routing T_25_15.sp4_h_r_43 <X> T_25_15.lc_trk_g2_3
 (28 8)  (1334 248)  (1334 248)  routing T_25_15.lc_trk_g2_7 <X> T_25_15.wire_bram/ram/WDATA_11
 (29 8)  (1335 248)  (1335 248)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_7 wire_bram/ram/WDATA_11
 (30 8)  (1336 248)  (1336 248)  routing T_25_15.lc_trk_g2_7 <X> T_25_15.wire_bram/ram/WDATA_11
 (16 9)  (1322 249)  (1322 249)  routing T_25_15.sp12_v_t_7 <X> T_25_15.lc_trk_g2_0
 (17 9)  (1323 249)  (1323 249)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_t_7 lc_trk_g2_0
 (21 9)  (1327 249)  (1327 249)  routing T_25_15.sp4_h_r_43 <X> T_25_15.lc_trk_g2_3
 (26 9)  (1332 249)  (1332 249)  routing T_25_15.lc_trk_g3_3 <X> T_25_15.input0_4
 (27 9)  (1333 249)  (1333 249)  routing T_25_15.lc_trk_g3_3 <X> T_25_15.input0_4
 (28 9)  (1334 249)  (1334 249)  routing T_25_15.lc_trk_g3_3 <X> T_25_15.input0_4
 (29 9)  (1335 249)  (1335 249)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g3_3 input0_4
 (30 9)  (1336 249)  (1336 249)  routing T_25_15.lc_trk_g2_7 <X> T_25_15.wire_bram/ram/WDATA_11
 (37 9)  (1343 249)  (1343 249)  Enable bit of Mux _out_links/OutMux7_4 => wire_bram/ram/RDATA_11 sp4_h_r_24
 (11 10)  (1317 250)  (1317 250)  routing T_25_15.sp4_v_b_0 <X> T_25_15.sp4_v_t_45
 (13 10)  (1319 250)  (1319 250)  routing T_25_15.sp4_v_b_0 <X> T_25_15.sp4_v_t_45
 (16 10)  (1322 250)  (1322 250)  routing T_25_15.sp4_v_t_24 <X> T_25_15.lc_trk_g2_5
 (17 10)  (1323 250)  (1323 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_24 lc_trk_g2_5
 (18 10)  (1324 250)  (1324 250)  routing T_25_15.sp4_v_t_24 <X> T_25_15.lc_trk_g2_5
 (21 10)  (1327 250)  (1327 250)  routing T_25_15.sp4_h_l_26 <X> T_25_15.lc_trk_g2_7
 (22 10)  (1328 250)  (1328 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_26 lc_trk_g2_7
 (23 10)  (1329 250)  (1329 250)  routing T_25_15.sp4_h_l_26 <X> T_25_15.lc_trk_g2_7
 (24 10)  (1330 250)  (1330 250)  routing T_25_15.sp4_h_l_26 <X> T_25_15.lc_trk_g2_7
 (25 10)  (1331 250)  (1331 250)  routing T_25_15.sp4_h_r_46 <X> T_25_15.lc_trk_g2_6
 (35 10)  (1341 250)  (1341 250)  routing T_25_15.lc_trk_g2_5 <X> T_25_15.input2_5
 (8 11)  (1314 251)  (1314 251)  routing T_25_15.sp4_h_r_7 <X> T_25_15.sp4_v_t_42
 (9 11)  (1315 251)  (1315 251)  routing T_25_15.sp4_h_r_7 <X> T_25_15.sp4_v_t_42
 (18 11)  (1324 251)  (1324 251)  routing T_25_15.sp4_v_t_24 <X> T_25_15.lc_trk_g2_5
 (22 11)  (1328 251)  (1328 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (1329 251)  (1329 251)  routing T_25_15.sp4_h_r_46 <X> T_25_15.lc_trk_g2_6
 (24 11)  (1330 251)  (1330 251)  routing T_25_15.sp4_h_r_46 <X> T_25_15.lc_trk_g2_6
 (25 11)  (1331 251)  (1331 251)  routing T_25_15.sp4_h_r_46 <X> T_25_15.lc_trk_g2_6
 (26 11)  (1332 251)  (1332 251)  routing T_25_15.lc_trk_g2_3 <X> T_25_15.input0_5
 (28 11)  (1334 251)  (1334 251)  routing T_25_15.lc_trk_g2_3 <X> T_25_15.input0_5
 (29 11)  (1335 251)  (1335 251)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g2_3 input0_5
 (32 11)  (1338 251)  (1338 251)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g2_5 input2_5
 (33 11)  (1339 251)  (1339 251)  routing T_25_15.lc_trk_g2_5 <X> T_25_15.input2_5
 (5 12)  (1311 252)  (1311 252)  routing T_25_15.sp4_v_t_44 <X> T_25_15.sp4_h_r_9
 (13 12)  (1319 252)  (1319 252)  routing T_25_15.sp4_h_l_46 <X> T_25_15.sp4_v_b_11
 (14 12)  (1320 252)  (1320 252)  routing T_25_15.sp4_h_r_40 <X> T_25_15.lc_trk_g3_0
 (16 12)  (1322 252)  (1322 252)  routing T_25_15.sp12_v_b_9 <X> T_25_15.lc_trk_g3_1
 (17 12)  (1323 252)  (1323 252)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_b_9 lc_trk_g3_1
 (22 12)  (1328 252)  (1328 252)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (1329 252)  (1329 252)  routing T_25_15.sp12_v_b_19 <X> T_25_15.lc_trk_g3_3
 (26 12)  (1332 252)  (1332 252)  routing T_25_15.lc_trk_g2_6 <X> T_25_15.input0_6
 (35 12)  (1341 252)  (1341 252)  routing T_25_15.lc_trk_g3_7 <X> T_25_15.input2_6
 (12 13)  (1318 253)  (1318 253)  routing T_25_15.sp4_h_l_46 <X> T_25_15.sp4_v_b_11
 (14 13)  (1320 253)  (1320 253)  routing T_25_15.sp4_h_r_40 <X> T_25_15.lc_trk_g3_0
 (15 13)  (1321 253)  (1321 253)  routing T_25_15.sp4_h_r_40 <X> T_25_15.lc_trk_g3_0
 (16 13)  (1322 253)  (1322 253)  routing T_25_15.sp4_h_r_40 <X> T_25_15.lc_trk_g3_0
 (17 13)  (1323 253)  (1323 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (21 13)  (1327 253)  (1327 253)  routing T_25_15.sp12_v_b_19 <X> T_25_15.lc_trk_g3_3
 (26 13)  (1332 253)  (1332 253)  routing T_25_15.lc_trk_g2_6 <X> T_25_15.input0_6
 (28 13)  (1334 253)  (1334 253)  routing T_25_15.lc_trk_g2_6 <X> T_25_15.input0_6
 (29 13)  (1335 253)  (1335 253)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g2_6 input0_6
 (32 13)  (1338 253)  (1338 253)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g3_7 input2_6
 (33 13)  (1339 253)  (1339 253)  routing T_25_15.lc_trk_g3_7 <X> T_25_15.input2_6
 (34 13)  (1340 253)  (1340 253)  routing T_25_15.lc_trk_g3_7 <X> T_25_15.input2_6
 (35 13)  (1341 253)  (1341 253)  routing T_25_15.lc_trk_g3_7 <X> T_25_15.input2_6
 (1 14)  (1307 254)  (1307 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (8 14)  (1314 254)  (1314 254)  routing T_25_15.sp4_v_t_41 <X> T_25_15.sp4_h_l_47
 (9 14)  (1315 254)  (1315 254)  routing T_25_15.sp4_v_t_41 <X> T_25_15.sp4_h_l_47
 (10 14)  (1316 254)  (1316 254)  routing T_25_15.sp4_v_t_41 <X> T_25_15.sp4_h_l_47
 (11 14)  (1317 254)  (1317 254)  routing T_25_15.sp4_v_b_8 <X> T_25_15.sp4_v_t_46
 (22 14)  (1328 254)  (1328 254)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_12 lc_trk_g3_7
 (23 14)  (1329 254)  (1329 254)  routing T_25_15.sp12_v_t_12 <X> T_25_15.lc_trk_g3_7
 (25 14)  (1331 254)  (1331 254)  routing T_25_15.sp4_v_t_19 <X> T_25_15.lc_trk_g3_6
 (35 14)  (1341 254)  (1341 254)  routing T_25_15.lc_trk_g1_6 <X> T_25_15.input2_7
 (0 15)  (1306 255)  (1306 255)  routing T_25_15.lc_trk_g1_5 <X> T_25_15.wire_bram/ram/RE
 (1 15)  (1307 255)  (1307 255)  routing T_25_15.lc_trk_g1_5 <X> T_25_15.wire_bram/ram/RE
 (12 15)  (1318 255)  (1318 255)  routing T_25_15.sp4_v_b_8 <X> T_25_15.sp4_v_t_46
 (22 15)  (1328 255)  (1328 255)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_t_19 lc_trk_g3_6
 (23 15)  (1329 255)  (1329 255)  routing T_25_15.sp4_v_t_19 <X> T_25_15.lc_trk_g3_6
 (27 15)  (1333 255)  (1333 255)  routing T_25_15.lc_trk_g1_0 <X> T_25_15.input0_7
 (29 15)  (1335 255)  (1335 255)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g1_0 input0_7
 (32 15)  (1338 255)  (1338 255)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g1_6 input2_7
 (34 15)  (1340 255)  (1340 255)  routing T_25_15.lc_trk_g1_6 <X> T_25_15.input2_7
 (35 15)  (1341 255)  (1341 255)  routing T_25_15.lc_trk_g1_6 <X> T_25_15.input2_7


LogicTile_26_15

 (13 4)  (1361 244)  (1361 244)  routing T_26_15.sp4_h_l_40 <X> T_26_15.sp4_v_b_5
 (12 5)  (1360 245)  (1360 245)  routing T_26_15.sp4_h_l_40 <X> T_26_15.sp4_v_b_5
 (9 6)  (1357 246)  (1357 246)  routing T_26_15.sp4_v_b_4 <X> T_26_15.sp4_h_l_41
 (12 6)  (1360 246)  (1360 246)  routing T_26_15.sp4_v_t_40 <X> T_26_15.sp4_h_l_40
 (11 7)  (1359 247)  (1359 247)  routing T_26_15.sp4_v_t_40 <X> T_26_15.sp4_h_l_40
 (4 8)  (1352 248)  (1352 248)  routing T_26_15.sp4_h_l_43 <X> T_26_15.sp4_v_b_6
 (5 9)  (1353 249)  (1353 249)  routing T_26_15.sp4_h_l_43 <X> T_26_15.sp4_v_b_6
 (19 10)  (1367 250)  (1367 250)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (13 12)  (1361 252)  (1361 252)  routing T_26_15.sp4_h_l_46 <X> T_26_15.sp4_v_b_11
 (12 13)  (1360 253)  (1360 253)  routing T_26_15.sp4_h_l_46 <X> T_26_15.sp4_v_b_11
 (12 14)  (1360 254)  (1360 254)  routing T_26_15.sp4_v_t_46 <X> T_26_15.sp4_h_l_46
 (11 15)  (1359 255)  (1359 255)  routing T_26_15.sp4_v_t_46 <X> T_26_15.sp4_h_l_46


LogicTile_27_15

 (13 14)  (1415 254)  (1415 254)  routing T_27_15.sp4_h_r_11 <X> T_27_15.sp4_v_t_46
 (12 15)  (1414 255)  (1414 255)  routing T_27_15.sp4_h_r_11 <X> T_27_15.sp4_v_t_46


LogicTile_28_15

 (5 2)  (1461 242)  (1461 242)  routing T_28_15.sp4_v_t_43 <X> T_28_15.sp4_h_l_37
 (4 3)  (1460 243)  (1460 243)  routing T_28_15.sp4_v_t_43 <X> T_28_15.sp4_h_l_37
 (6 3)  (1462 243)  (1462 243)  routing T_28_15.sp4_v_t_43 <X> T_28_15.sp4_h_l_37


LogicTile_29_15

 (5 0)  (1515 240)  (1515 240)  routing T_29_15.sp4_h_l_44 <X> T_29_15.sp4_h_r_0
 (4 1)  (1514 241)  (1514 241)  routing T_29_15.sp4_h_l_44 <X> T_29_15.sp4_h_r_0
 (9 9)  (1519 249)  (1519 249)  routing T_29_15.sp4_v_t_46 <X> T_29_15.sp4_v_b_7
 (10 9)  (1520 249)  (1520 249)  routing T_29_15.sp4_v_t_46 <X> T_29_15.sp4_v_b_7


LogicTile_31_15

 (12 14)  (1630 254)  (1630 254)  routing T_31_15.sp4_v_b_11 <X> T_31_15.sp4_h_l_46


IO_Tile_33_15

 (13 7)  (1739 247)  (1739 247)  routing T_33_15.span4_horz_37 <X> T_33_15.span4_vert_b_2


IO_Tile_0_14

 (14 3)  (3 227)  (3 227)  routing T_0_14.span4_vert_t_13 <X> T_0_14.span4_vert_b_1


RAM_Tile_8_14

 (3 6)  (399 230)  (399 230)  routing T_8_14.sp12_h_r_0 <X> T_8_14.sp12_v_t_23
 (3 7)  (399 231)  (399 231)  routing T_8_14.sp12_h_r_0 <X> T_8_14.sp12_v_t_23


LogicTile_9_14

 (3 6)  (441 230)  (441 230)  routing T_9_14.sp12_h_r_0 <X> T_9_14.sp12_v_t_23
 (3 7)  (441 231)  (441 231)  routing T_9_14.sp12_h_r_0 <X> T_9_14.sp12_v_t_23


LogicTile_13_14

 (3 4)  (657 228)  (657 228)  routing T_13_14.sp12_v_t_23 <X> T_13_14.sp12_h_r_0


LogicTile_18_14

 (3 6)  (931 230)  (931 230)  routing T_18_14.sp12_h_r_0 <X> T_18_14.sp12_v_t_23
 (3 7)  (931 231)  (931 231)  routing T_18_14.sp12_h_r_0 <X> T_18_14.sp12_v_t_23


LogicTile_19_14

 (3 14)  (985 238)  (985 238)  routing T_19_14.sp12_h_r_1 <X> T_19_14.sp12_v_t_22
 (3 15)  (985 239)  (985 239)  routing T_19_14.sp12_h_r_1 <X> T_19_14.sp12_v_t_22


LogicTile_20_14

 (3 2)  (1039 226)  (1039 226)  routing T_20_14.sp12_h_r_0 <X> T_20_14.sp12_h_l_23
 (3 3)  (1039 227)  (1039 227)  routing T_20_14.sp12_h_r_0 <X> T_20_14.sp12_h_l_23


LogicTile_21_14

 (3 2)  (1093 226)  (1093 226)  routing T_21_14.sp12_v_t_23 <X> T_21_14.sp12_h_l_23
 (3 14)  (1093 238)  (1093 238)  routing T_21_14.sp12_h_r_1 <X> T_21_14.sp12_v_t_22
 (3 15)  (1093 239)  (1093 239)  routing T_21_14.sp12_h_r_1 <X> T_21_14.sp12_v_t_22


LogicTile_22_14

 (5 0)  (1149 224)  (1149 224)  routing T_22_14.sp4_v_t_37 <X> T_22_14.sp4_h_r_0
 (26 0)  (1170 224)  (1170 224)  routing T_22_14.lc_trk_g0_4 <X> T_22_14.wire_logic_cluster/lc_0/in_0
 (27 0)  (1171 224)  (1171 224)  routing T_22_14.lc_trk_g1_0 <X> T_22_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (1173 224)  (1173 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1176 224)  (1176 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (1177 224)  (1177 224)  routing T_22_14.lc_trk_g2_1 <X> T_22_14.wire_logic_cluster/lc_0/in_3
 (37 0)  (1181 224)  (1181 224)  LC_0 Logic Functioning bit
 (39 0)  (1183 224)  (1183 224)  LC_0 Logic Functioning bit
 (44 0)  (1188 224)  (1188 224)  LC_0 Logic Functioning bit
 (45 0)  (1189 224)  (1189 224)  LC_0 Logic Functioning bit
 (47 0)  (1191 224)  (1191 224)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (29 1)  (1173 225)  (1173 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (1176 225)  (1176 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (1177 225)  (1177 225)  routing T_22_14.lc_trk_g3_1 <X> T_22_14.input_2_0
 (34 1)  (1178 225)  (1178 225)  routing T_22_14.lc_trk_g3_1 <X> T_22_14.input_2_0
 (41 1)  (1185 225)  (1185 225)  LC_0 Logic Functioning bit
 (43 1)  (1187 225)  (1187 225)  LC_0 Logic Functioning bit
 (51 1)  (1195 225)  (1195 225)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (1144 226)  (1144 226)  routing T_22_14.glb_netwk_6 <X> T_22_14.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 226)  (1145 226)  routing T_22_14.glb_netwk_6 <X> T_22_14.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 226)  (1146 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (1170 226)  (1170 226)  routing T_22_14.lc_trk_g1_4 <X> T_22_14.wire_logic_cluster/lc_1/in_0
 (27 2)  (1171 226)  (1171 226)  routing T_22_14.lc_trk_g1_1 <X> T_22_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (1173 226)  (1173 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1176 226)  (1176 226)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (1181 226)  (1181 226)  LC_1 Logic Functioning bit
 (39 2)  (1183 226)  (1183 226)  LC_1 Logic Functioning bit
 (44 2)  (1188 226)  (1188 226)  LC_1 Logic Functioning bit
 (45 2)  (1189 226)  (1189 226)  LC_1 Logic Functioning bit
 (48 2)  (1192 226)  (1192 226)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (51 2)  (1195 226)  (1195 226)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (52 2)  (1196 226)  (1196 226)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (14 3)  (1158 227)  (1158 227)  routing T_22_14.sp4_r_v_b_28 <X> T_22_14.lc_trk_g0_4
 (17 3)  (1161 227)  (1161 227)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (27 3)  (1171 227)  (1171 227)  routing T_22_14.lc_trk_g1_4 <X> T_22_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (1173 227)  (1173 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (41 3)  (1185 227)  (1185 227)  LC_1 Logic Functioning bit
 (43 3)  (1187 227)  (1187 227)  LC_1 Logic Functioning bit
 (46 3)  (1190 227)  (1190 227)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (51 3)  (1195 227)  (1195 227)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (14 4)  (1158 228)  (1158 228)  routing T_22_14.wire_logic_cluster/lc_0/out <X> T_22_14.lc_trk_g1_0
 (17 4)  (1161 228)  (1161 228)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (1162 228)  (1162 228)  routing T_22_14.wire_logic_cluster/lc_1/out <X> T_22_14.lc_trk_g1_1
 (21 4)  (1165 228)  (1165 228)  routing T_22_14.wire_logic_cluster/lc_3/out <X> T_22_14.lc_trk_g1_3
 (22 4)  (1166 228)  (1166 228)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (1169 228)  (1169 228)  routing T_22_14.wire_logic_cluster/lc_2/out <X> T_22_14.lc_trk_g1_2
 (26 4)  (1170 228)  (1170 228)  routing T_22_14.lc_trk_g0_4 <X> T_22_14.wire_logic_cluster/lc_2/in_0
 (27 4)  (1171 228)  (1171 228)  routing T_22_14.lc_trk_g1_2 <X> T_22_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (1173 228)  (1173 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1176 228)  (1176 228)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (37 4)  (1181 228)  (1181 228)  LC_2 Logic Functioning bit
 (39 4)  (1183 228)  (1183 228)  LC_2 Logic Functioning bit
 (44 4)  (1188 228)  (1188 228)  LC_2 Logic Functioning bit
 (45 4)  (1189 228)  (1189 228)  LC_2 Logic Functioning bit
 (51 4)  (1195 228)  (1195 228)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (17 5)  (1161 229)  (1161 229)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (1166 229)  (1166 229)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (29 5)  (1173 229)  (1173 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (1174 229)  (1174 229)  routing T_22_14.lc_trk_g1_2 <X> T_22_14.wire_logic_cluster/lc_2/in_1
 (41 5)  (1185 229)  (1185 229)  LC_2 Logic Functioning bit
 (43 5)  (1187 229)  (1187 229)  LC_2 Logic Functioning bit
 (46 5)  (1190 229)  (1190 229)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (17 6)  (1161 230)  (1161 230)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1162 230)  (1162 230)  routing T_22_14.wire_logic_cluster/lc_5/out <X> T_22_14.lc_trk_g1_5
 (25 6)  (1169 230)  (1169 230)  routing T_22_14.wire_logic_cluster/lc_6/out <X> T_22_14.lc_trk_g1_6
 (26 6)  (1170 230)  (1170 230)  routing T_22_14.lc_trk_g1_4 <X> T_22_14.wire_logic_cluster/lc_3/in_0
 (27 6)  (1171 230)  (1171 230)  routing T_22_14.lc_trk_g1_3 <X> T_22_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (1173 230)  (1173 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1176 230)  (1176 230)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (1181 230)  (1181 230)  LC_3 Logic Functioning bit
 (39 6)  (1183 230)  (1183 230)  LC_3 Logic Functioning bit
 (44 6)  (1188 230)  (1188 230)  LC_3 Logic Functioning bit
 (45 6)  (1189 230)  (1189 230)  LC_3 Logic Functioning bit
 (46 6)  (1190 230)  (1190 230)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (47 6)  (1191 230)  (1191 230)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (51 6)  (1195 230)  (1195 230)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (14 7)  (1158 231)  (1158 231)  routing T_22_14.sp4_r_v_b_28 <X> T_22_14.lc_trk_g1_4
 (17 7)  (1161 231)  (1161 231)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (22 7)  (1166 231)  (1166 231)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (27 7)  (1171 231)  (1171 231)  routing T_22_14.lc_trk_g1_4 <X> T_22_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (1173 231)  (1173 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (1174 231)  (1174 231)  routing T_22_14.lc_trk_g1_3 <X> T_22_14.wire_logic_cluster/lc_3/in_1
 (41 7)  (1185 231)  (1185 231)  LC_3 Logic Functioning bit
 (43 7)  (1187 231)  (1187 231)  LC_3 Logic Functioning bit
 (9 8)  (1153 232)  (1153 232)  routing T_22_14.sp4_v_t_42 <X> T_22_14.sp4_h_r_7
 (16 8)  (1160 232)  (1160 232)  routing T_22_14.sp12_v_t_6 <X> T_22_14.lc_trk_g2_1
 (17 8)  (1161 232)  (1161 232)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_6 lc_trk_g2_1
 (26 8)  (1170 232)  (1170 232)  routing T_22_14.lc_trk_g0_4 <X> T_22_14.wire_logic_cluster/lc_4/in_0
 (27 8)  (1171 232)  (1171 232)  routing T_22_14.lc_trk_g3_4 <X> T_22_14.wire_logic_cluster/lc_4/in_1
 (28 8)  (1172 232)  (1172 232)  routing T_22_14.lc_trk_g3_4 <X> T_22_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (1173 232)  (1173 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1174 232)  (1174 232)  routing T_22_14.lc_trk_g3_4 <X> T_22_14.wire_logic_cluster/lc_4/in_1
 (32 8)  (1176 232)  (1176 232)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (1181 232)  (1181 232)  LC_4 Logic Functioning bit
 (39 8)  (1183 232)  (1183 232)  LC_4 Logic Functioning bit
 (44 8)  (1188 232)  (1188 232)  LC_4 Logic Functioning bit
 (45 8)  (1189 232)  (1189 232)  LC_4 Logic Functioning bit
 (52 8)  (1196 232)  (1196 232)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (29 9)  (1173 233)  (1173 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (41 9)  (1185 233)  (1185 233)  LC_4 Logic Functioning bit
 (43 9)  (1187 233)  (1187 233)  LC_4 Logic Functioning bit
 (46 9)  (1190 233)  (1190 233)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (26 10)  (1170 234)  (1170 234)  routing T_22_14.lc_trk_g1_4 <X> T_22_14.wire_logic_cluster/lc_5/in_0
 (27 10)  (1171 234)  (1171 234)  routing T_22_14.lc_trk_g1_5 <X> T_22_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (1173 234)  (1173 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1174 234)  (1174 234)  routing T_22_14.lc_trk_g1_5 <X> T_22_14.wire_logic_cluster/lc_5/in_1
 (32 10)  (1176 234)  (1176 234)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (37 10)  (1181 234)  (1181 234)  LC_5 Logic Functioning bit
 (39 10)  (1183 234)  (1183 234)  LC_5 Logic Functioning bit
 (44 10)  (1188 234)  (1188 234)  LC_5 Logic Functioning bit
 (45 10)  (1189 234)  (1189 234)  LC_5 Logic Functioning bit
 (47 10)  (1191 234)  (1191 234)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (48 10)  (1192 234)  (1192 234)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (27 11)  (1171 235)  (1171 235)  routing T_22_14.lc_trk_g1_4 <X> T_22_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (1173 235)  (1173 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (41 11)  (1185 235)  (1185 235)  LC_5 Logic Functioning bit
 (43 11)  (1187 235)  (1187 235)  LC_5 Logic Functioning bit
 (48 11)  (1192 235)  (1192 235)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (51 11)  (1195 235)  (1195 235)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (10 12)  (1154 236)  (1154 236)  routing T_22_14.sp4_v_t_40 <X> T_22_14.sp4_h_r_10
 (16 12)  (1160 236)  (1160 236)  routing T_22_14.sp12_v_t_6 <X> T_22_14.lc_trk_g3_1
 (17 12)  (1161 236)  (1161 236)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_6 lc_trk_g3_1
 (26 12)  (1170 236)  (1170 236)  routing T_22_14.lc_trk_g0_4 <X> T_22_14.wire_logic_cluster/lc_6/in_0
 (27 12)  (1171 236)  (1171 236)  routing T_22_14.lc_trk_g1_6 <X> T_22_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (1173 236)  (1173 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1174 236)  (1174 236)  routing T_22_14.lc_trk_g1_6 <X> T_22_14.wire_logic_cluster/lc_6/in_1
 (32 12)  (1176 236)  (1176 236)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (37 12)  (1181 236)  (1181 236)  LC_6 Logic Functioning bit
 (39 12)  (1183 236)  (1183 236)  LC_6 Logic Functioning bit
 (44 12)  (1188 236)  (1188 236)  LC_6 Logic Functioning bit
 (45 12)  (1189 236)  (1189 236)  LC_6 Logic Functioning bit
 (47 12)  (1191 236)  (1191 236)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (29 13)  (1173 237)  (1173 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (1174 237)  (1174 237)  routing T_22_14.lc_trk_g1_6 <X> T_22_14.wire_logic_cluster/lc_6/in_1
 (41 13)  (1185 237)  (1185 237)  LC_6 Logic Functioning bit
 (43 13)  (1187 237)  (1187 237)  LC_6 Logic Functioning bit
 (46 13)  (1190 237)  (1190 237)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (0 14)  (1144 238)  (1144 238)  routing T_22_14.glb_netwk_4 <X> T_22_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (1145 238)  (1145 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (1158 238)  (1158 238)  routing T_22_14.wire_logic_cluster/lc_4/out <X> T_22_14.lc_trk_g3_4
 (21 14)  (1165 238)  (1165 238)  routing T_22_14.wire_logic_cluster/lc_7/out <X> T_22_14.lc_trk_g3_7
 (22 14)  (1166 238)  (1166 238)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (26 14)  (1170 238)  (1170 238)  routing T_22_14.lc_trk_g1_4 <X> T_22_14.wire_logic_cluster/lc_7/in_0
 (27 14)  (1171 238)  (1171 238)  routing T_22_14.lc_trk_g3_7 <X> T_22_14.wire_logic_cluster/lc_7/in_1
 (28 14)  (1172 238)  (1172 238)  routing T_22_14.lc_trk_g3_7 <X> T_22_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (1173 238)  (1173 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1174 238)  (1174 238)  routing T_22_14.lc_trk_g3_7 <X> T_22_14.wire_logic_cluster/lc_7/in_1
 (32 14)  (1176 238)  (1176 238)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (1181 238)  (1181 238)  LC_7 Logic Functioning bit
 (39 14)  (1183 238)  (1183 238)  LC_7 Logic Functioning bit
 (44 14)  (1188 238)  (1188 238)  LC_7 Logic Functioning bit
 (45 14)  (1189 238)  (1189 238)  LC_7 Logic Functioning bit
 (47 14)  (1191 238)  (1191 238)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (17 15)  (1161 239)  (1161 239)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (27 15)  (1171 239)  (1171 239)  routing T_22_14.lc_trk_g1_4 <X> T_22_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (1173 239)  (1173 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (1174 239)  (1174 239)  routing T_22_14.lc_trk_g3_7 <X> T_22_14.wire_logic_cluster/lc_7/in_1
 (41 15)  (1185 239)  (1185 239)  LC_7 Logic Functioning bit
 (43 15)  (1187 239)  (1187 239)  LC_7 Logic Functioning bit
 (46 15)  (1190 239)  (1190 239)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_24_14

 (27 0)  (1279 224)  (1279 224)  routing T_24_14.lc_trk_g3_6 <X> T_24_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (1280 224)  (1280 224)  routing T_24_14.lc_trk_g3_6 <X> T_24_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (1281 224)  (1281 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (1282 224)  (1282 224)  routing T_24_14.lc_trk_g3_6 <X> T_24_14.wire_logic_cluster/lc_0/in_1
 (32 0)  (1284 224)  (1284 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (1285 224)  (1285 224)  routing T_24_14.lc_trk_g3_0 <X> T_24_14.wire_logic_cluster/lc_0/in_3
 (34 0)  (1286 224)  (1286 224)  routing T_24_14.lc_trk_g3_0 <X> T_24_14.wire_logic_cluster/lc_0/in_3
 (35 0)  (1287 224)  (1287 224)  routing T_24_14.lc_trk_g3_7 <X> T_24_14.input_2_0
 (53 0)  (1305 224)  (1305 224)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (26 1)  (1278 225)  (1278 225)  routing T_24_14.lc_trk_g2_2 <X> T_24_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (1280 225)  (1280 225)  routing T_24_14.lc_trk_g2_2 <X> T_24_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (1281 225)  (1281 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (1282 225)  (1282 225)  routing T_24_14.lc_trk_g3_6 <X> T_24_14.wire_logic_cluster/lc_0/in_1
 (32 1)  (1284 225)  (1284 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (1285 225)  (1285 225)  routing T_24_14.lc_trk_g3_7 <X> T_24_14.input_2_0
 (34 1)  (1286 225)  (1286 225)  routing T_24_14.lc_trk_g3_7 <X> T_24_14.input_2_0
 (35 1)  (1287 225)  (1287 225)  routing T_24_14.lc_trk_g3_7 <X> T_24_14.input_2_0
 (41 1)  (1293 225)  (1293 225)  LC_0 Logic Functioning bit
 (8 5)  (1260 229)  (1260 229)  routing T_24_14.sp4_v_t_36 <X> T_24_14.sp4_v_b_4
 (10 5)  (1262 229)  (1262 229)  routing T_24_14.sp4_v_t_36 <X> T_24_14.sp4_v_b_4
 (25 8)  (1277 232)  (1277 232)  routing T_24_14.sp4_h_r_34 <X> T_24_14.lc_trk_g2_2
 (22 9)  (1274 233)  (1274 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (1275 233)  (1275 233)  routing T_24_14.sp4_h_r_34 <X> T_24_14.lc_trk_g2_2
 (24 9)  (1276 233)  (1276 233)  routing T_24_14.sp4_h_r_34 <X> T_24_14.lc_trk_g2_2
 (14 13)  (1266 237)  (1266 237)  routing T_24_14.sp4_h_r_24 <X> T_24_14.lc_trk_g3_0
 (15 13)  (1267 237)  (1267 237)  routing T_24_14.sp4_h_r_24 <X> T_24_14.lc_trk_g3_0
 (16 13)  (1268 237)  (1268 237)  routing T_24_14.sp4_h_r_24 <X> T_24_14.lc_trk_g3_0
 (17 13)  (1269 237)  (1269 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (22 14)  (1274 238)  (1274 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (1275 238)  (1275 238)  routing T_24_14.sp4_h_r_31 <X> T_24_14.lc_trk_g3_7
 (24 14)  (1276 238)  (1276 238)  routing T_24_14.sp4_h_r_31 <X> T_24_14.lc_trk_g3_7
 (21 15)  (1273 239)  (1273 239)  routing T_24_14.sp4_h_r_31 <X> T_24_14.lc_trk_g3_7
 (22 15)  (1274 239)  (1274 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


RAM_Tile_25_14

 (4 0)  (1310 224)  (1310 224)  routing T_25_14.sp4_v_t_37 <X> T_25_14.sp4_v_b_0
 (7 0)  (1313 224)  (1313 224)  Ram config bit: MEMT_bram_cbit_1

 (17 0)  (1323 224)  (1323 224)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (22 0)  (1328 224)  (1328 224)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (1329 224)  (1329 224)  routing T_25_14.sp12_h_r_11 <X> T_25_14.lc_trk_g0_3
 (26 0)  (1332 224)  (1332 224)  routing T_25_14.lc_trk_g0_6 <X> T_25_14.input0_0
 (3 1)  (1309 225)  (1309 225)  routing T_25_14.sp12_h_l_23 <X> T_25_14.sp12_v_b_0
 (7 1)  (1313 225)  (1313 225)  Ram config bit: MEMT_bram_cbit_0

 (8 1)  (1314 225)  (1314 225)  routing T_25_14.sp4_h_l_36 <X> T_25_14.sp4_v_b_1
 (9 1)  (1315 225)  (1315 225)  routing T_25_14.sp4_h_l_36 <X> T_25_14.sp4_v_b_1
 (18 1)  (1324 225)  (1324 225)  routing T_25_14.sp4_r_v_b_34 <X> T_25_14.lc_trk_g0_1
 (26 1)  (1332 225)  (1332 225)  routing T_25_14.lc_trk_g0_6 <X> T_25_14.input0_0
 (29 1)  (1335 225)  (1335 225)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g0_6 input0_0
 (0 2)  (1306 226)  (1306 226)  routing T_25_14.glb_netwk_6 <X> T_25_14.wire_bram/ram/WCLK
 (1 2)  (1307 226)  (1307 226)  routing T_25_14.glb_netwk_6 <X> T_25_14.wire_bram/ram/WCLK
 (2 2)  (1308 226)  (1308 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 226)  (1313 226)  Ram config bit: MEMT_bram_cbit_3

 (22 2)  (1328 226)  (1328 226)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (1329 226)  (1329 226)  routing T_25_14.sp12_h_l_12 <X> T_25_14.lc_trk_g0_7
 (7 3)  (1313 227)  (1313 227)  Ram config bit: MEMT_bram_cbit_2

 (22 3)  (1328 227)  (1328 227)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (1329 227)  (1329 227)  routing T_25_14.sp4_h_r_6 <X> T_25_14.lc_trk_g0_6
 (24 3)  (1330 227)  (1330 227)  routing T_25_14.sp4_h_r_6 <X> T_25_14.lc_trk_g0_6
 (25 3)  (1331 227)  (1331 227)  routing T_25_14.sp4_h_r_6 <X> T_25_14.lc_trk_g0_6
 (26 3)  (1332 227)  (1332 227)  routing T_25_14.lc_trk_g0_3 <X> T_25_14.input0_1
 (29 3)  (1335 227)  (1335 227)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g0_3 input0_1
 (0 4)  (1306 228)  (1306 228)  routing T_25_14.lc_trk_g3_3 <X> T_25_14.wire_bram/ram/WCLKE
 (1 4)  (1307 228)  (1307 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_bram/ram/WCLKE
 (16 4)  (1322 228)  (1322 228)  routing T_25_14.sp12_h_l_6 <X> T_25_14.lc_trk_g1_1
 (17 4)  (1323 228)  (1323 228)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_l_6 lc_trk_g1_1
 (0 5)  (1306 229)  (1306 229)  routing T_25_14.lc_trk_g3_3 <X> T_25_14.wire_bram/ram/WCLKE
 (1 5)  (1307 229)  (1307 229)  routing T_25_14.lc_trk_g3_3 <X> T_25_14.wire_bram/ram/WCLKE
 (9 5)  (1315 229)  (1315 229)  routing T_25_14.sp4_v_t_45 <X> T_25_14.sp4_v_b_4
 (10 5)  (1316 229)  (1316 229)  routing T_25_14.sp4_v_t_45 <X> T_25_14.sp4_v_b_4
 (14 5)  (1320 229)  (1320 229)  routing T_25_14.sp4_r_v_b_24 <X> T_25_14.lc_trk_g1_0
 (17 5)  (1323 229)  (1323 229)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (27 5)  (1333 229)  (1333 229)  routing T_25_14.lc_trk_g1_1 <X> T_25_14.input0_2
 (29 5)  (1335 229)  (1335 229)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g1_1 input0_2
 (13 6)  (1319 230)  (1319 230)  routing T_25_14.sp4_v_b_5 <X> T_25_14.sp4_v_t_40
 (16 6)  (1322 230)  (1322 230)  routing T_25_14.sp12_h_l_18 <X> T_25_14.lc_trk_g1_5
 (17 6)  (1323 230)  (1323 230)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_l_18 lc_trk_g1_5
 (22 6)  (1328 230)  (1328 230)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (26 6)  (1332 230)  (1332 230)  routing T_25_14.lc_trk_g2_5 <X> T_25_14.input0_3
 (10 7)  (1316 231)  (1316 231)  routing T_25_14.sp4_h_l_46 <X> T_25_14.sp4_v_t_41
 (18 7)  (1324 231)  (1324 231)  routing T_25_14.sp12_h_l_18 <X> T_25_14.lc_trk_g1_5
 (21 7)  (1327 231)  (1327 231)  routing T_25_14.sp4_r_v_b_31 <X> T_25_14.lc_trk_g1_7
 (28 7)  (1334 231)  (1334 231)  routing T_25_14.lc_trk_g2_5 <X> T_25_14.input0_3
 (29 7)  (1335 231)  (1335 231)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g2_5 input0_3
 (5 8)  (1311 232)  (1311 232)  routing T_25_14.sp4_h_l_38 <X> T_25_14.sp4_h_r_6
 (15 8)  (1321 232)  (1321 232)  routing T_25_14.sp4_h_l_28 <X> T_25_14.lc_trk_g2_1
 (16 8)  (1322 232)  (1322 232)  routing T_25_14.sp4_h_l_28 <X> T_25_14.lc_trk_g2_1
 (17 8)  (1323 232)  (1323 232)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_l_28 lc_trk_g2_1
 (18 8)  (1324 232)  (1324 232)  routing T_25_14.sp4_h_l_28 <X> T_25_14.lc_trk_g2_1
 (22 8)  (1328 232)  (1328 232)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (26 8)  (1332 232)  (1332 232)  routing T_25_14.lc_trk_g1_5 <X> T_25_14.input0_4
 (29 8)  (1335 232)  (1335 232)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_1 wire_bram/ram/WDATA_3
 (39 8)  (1345 232)  (1345 232)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (3 9)  (1309 233)  (1309 233)  routing T_25_14.sp12_h_l_22 <X> T_25_14.sp12_v_b_1
 (4 9)  (1310 233)  (1310 233)  routing T_25_14.sp4_h_l_38 <X> T_25_14.sp4_h_r_6
 (18 9)  (1324 233)  (1324 233)  routing T_25_14.sp4_h_l_28 <X> T_25_14.lc_trk_g2_1
 (21 9)  (1327 233)  (1327 233)  routing T_25_14.sp4_r_v_b_35 <X> T_25_14.lc_trk_g2_3
 (27 9)  (1333 233)  (1333 233)  routing T_25_14.lc_trk_g1_5 <X> T_25_14.input0_4
 (29 9)  (1335 233)  (1335 233)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g1_5 input0_4
 (6 10)  (1312 234)  (1312 234)  routing T_25_14.sp4_h_l_36 <X> T_25_14.sp4_v_t_43
 (11 10)  (1317 234)  (1317 234)  routing T_25_14.sp4_h_l_38 <X> T_25_14.sp4_v_t_45
 (15 10)  (1321 234)  (1321 234)  routing T_25_14.sp4_h_r_45 <X> T_25_14.lc_trk_g2_5
 (16 10)  (1322 234)  (1322 234)  routing T_25_14.sp4_h_r_45 <X> T_25_14.lc_trk_g2_5
 (17 10)  (1323 234)  (1323 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (1324 234)  (1324 234)  routing T_25_14.sp4_h_r_45 <X> T_25_14.lc_trk_g2_5
 (18 11)  (1324 235)  (1324 235)  routing T_25_14.sp4_h_r_45 <X> T_25_14.lc_trk_g2_5
 (28 11)  (1334 235)  (1334 235)  routing T_25_14.lc_trk_g2_1 <X> T_25_14.input0_5
 (29 11)  (1335 235)  (1335 235)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g2_1 input0_5
 (32 11)  (1338 235)  (1338 235)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g1_0 input2_5
 (34 11)  (1340 235)  (1340 235)  routing T_25_14.lc_trk_g1_0 <X> T_25_14.input2_5
 (13 12)  (1319 236)  (1319 236)  routing T_25_14.sp4_h_l_46 <X> T_25_14.sp4_v_b_11
 (21 12)  (1327 236)  (1327 236)  routing T_25_14.sp4_v_t_22 <X> T_25_14.lc_trk_g3_3
 (22 12)  (1328 236)  (1328 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (1329 236)  (1329 236)  routing T_25_14.sp4_v_t_22 <X> T_25_14.lc_trk_g3_3
 (26 12)  (1332 236)  (1332 236)  routing T_25_14.lc_trk_g3_7 <X> T_25_14.input0_6
 (35 12)  (1341 236)  (1341 236)  routing T_25_14.lc_trk_g1_7 <X> T_25_14.input2_6
 (12 13)  (1318 237)  (1318 237)  routing T_25_14.sp4_h_l_46 <X> T_25_14.sp4_v_b_11
 (21 13)  (1327 237)  (1327 237)  routing T_25_14.sp4_v_t_22 <X> T_25_14.lc_trk_g3_3
 (26 13)  (1332 237)  (1332 237)  routing T_25_14.lc_trk_g3_7 <X> T_25_14.input0_6
 (27 13)  (1333 237)  (1333 237)  routing T_25_14.lc_trk_g3_7 <X> T_25_14.input0_6
 (28 13)  (1334 237)  (1334 237)  routing T_25_14.lc_trk_g3_7 <X> T_25_14.input0_6
 (29 13)  (1335 237)  (1335 237)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g3_7 input0_6
 (32 13)  (1338 237)  (1338 237)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g1_7 input2_6
 (34 13)  (1340 237)  (1340 237)  routing T_25_14.lc_trk_g1_7 <X> T_25_14.input2_6
 (35 13)  (1341 237)  (1341 237)  routing T_25_14.lc_trk_g1_7 <X> T_25_14.input2_6
 (0 14)  (1306 238)  (1306 238)  routing T_25_14.lc_trk_g3_5 <X> T_25_14.wire_bram/ram/WE
 (1 14)  (1307 238)  (1307 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (4 14)  (1310 238)  (1310 238)  routing T_25_14.sp4_v_b_9 <X> T_25_14.sp4_v_t_44
 (15 14)  (1321 238)  (1321 238)  routing T_25_14.sp4_v_b_45 <X> T_25_14.lc_trk_g3_5
 (16 14)  (1322 238)  (1322 238)  routing T_25_14.sp4_v_b_45 <X> T_25_14.lc_trk_g3_5
 (17 14)  (1323 238)  (1323 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_45 lc_trk_g3_5
 (21 14)  (1327 238)  (1327 238)  routing T_25_14.sp4_h_l_26 <X> T_25_14.lc_trk_g3_7
 (22 14)  (1328 238)  (1328 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_26 lc_trk_g3_7
 (23 14)  (1329 238)  (1329 238)  routing T_25_14.sp4_h_l_26 <X> T_25_14.lc_trk_g3_7
 (24 14)  (1330 238)  (1330 238)  routing T_25_14.sp4_h_l_26 <X> T_25_14.lc_trk_g3_7
 (26 14)  (1332 238)  (1332 238)  routing T_25_14.lc_trk_g0_7 <X> T_25_14.input0_7
 (0 15)  (1306 239)  (1306 239)  routing T_25_14.lc_trk_g3_5 <X> T_25_14.wire_bram/ram/WE
 (1 15)  (1307 239)  (1307 239)  routing T_25_14.lc_trk_g3_5 <X> T_25_14.wire_bram/ram/WE
 (3 15)  (1309 239)  (1309 239)  routing T_25_14.sp12_h_l_22 <X> T_25_14.sp12_v_t_22
 (26 15)  (1332 239)  (1332 239)  routing T_25_14.lc_trk_g0_7 <X> T_25_14.input0_7
 (29 15)  (1335 239)  (1335 239)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g0_7 input0_7
 (32 15)  (1338 239)  (1338 239)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g2_3 input2_7
 (33 15)  (1339 239)  (1339 239)  routing T_25_14.lc_trk_g2_3 <X> T_25_14.input2_7
 (35 15)  (1341 239)  (1341 239)  routing T_25_14.lc_trk_g2_3 <X> T_25_14.input2_7


LogicTile_26_14

 (13 8)  (1361 232)  (1361 232)  routing T_26_14.sp4_h_l_45 <X> T_26_14.sp4_v_b_8
 (12 9)  (1360 233)  (1360 233)  routing T_26_14.sp4_h_l_45 <X> T_26_14.sp4_v_b_8
 (12 11)  (1360 235)  (1360 235)  routing T_26_14.sp4_h_l_45 <X> T_26_14.sp4_v_t_45
 (13 12)  (1361 236)  (1361 236)  routing T_26_14.sp4_v_t_46 <X> T_26_14.sp4_v_b_11
 (8 13)  (1356 237)  (1356 237)  routing T_26_14.sp4_h_l_41 <X> T_26_14.sp4_v_b_10
 (9 13)  (1357 237)  (1357 237)  routing T_26_14.sp4_h_l_41 <X> T_26_14.sp4_v_b_10
 (10 13)  (1358 237)  (1358 237)  routing T_26_14.sp4_h_l_41 <X> T_26_14.sp4_v_b_10
 (6 14)  (1354 238)  (1354 238)  routing T_26_14.sp4_h_l_41 <X> T_26_14.sp4_v_t_44


IO_Tile_33_14

 (14 13)  (1740 237)  (1740 237)  routing T_33_14.span4_vert_t_15 <X> T_33_14.span4_vert_b_3


LogicTile_4_13

 (5 0)  (185 208)  (185 208)  routing T_4_13.sp4_v_t_37 <X> T_4_13.sp4_h_r_0


RAM_Tile_8_13

 (11 6)  (407 214)  (407 214)  routing T_8_13.sp4_h_l_37 <X> T_8_13.sp4_v_t_40


LogicTile_13_13

 (3 12)  (657 220)  (657 220)  routing T_13_13.sp12_v_t_22 <X> T_13_13.sp12_h_r_1


LogicTile_22_13

 (3 0)  (1147 208)  (1147 208)  routing T_22_13.sp12_v_t_23 <X> T_22_13.sp12_v_b_0
 (3 4)  (1147 212)  (1147 212)  routing T_22_13.sp12_v_t_23 <X> T_22_13.sp12_h_r_0
 (2 10)  (1146 218)  (1146 218)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21


LogicTile_23_13

 (3 0)  (1201 208)  (1201 208)  routing T_23_13.sp12_v_t_23 <X> T_23_13.sp12_v_b_0
 (3 8)  (1201 216)  (1201 216)  routing T_23_13.sp12_v_t_22 <X> T_23_13.sp12_v_b_1


RAM_Tile_25_13

 (11 0)  (1317 208)  (1317 208)  routing T_25_13.sp4_h_l_45 <X> T_25_13.sp4_v_b_2
 (13 0)  (1319 208)  (1319 208)  routing T_25_13.sp4_h_l_45 <X> T_25_13.sp4_v_b_2
 (15 0)  (1321 208)  (1321 208)  routing T_25_13.sp12_h_r_1 <X> T_25_13.lc_trk_g0_1
 (17 0)  (1323 208)  (1323 208)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_1 lc_trk_g0_1
 (18 0)  (1324 208)  (1324 208)  routing T_25_13.sp12_h_r_1 <X> T_25_13.lc_trk_g0_1
 (26 0)  (1332 208)  (1332 208)  routing T_25_13.lc_trk_g3_5 <X> T_25_13.input0_0
 (7 1)  (1313 209)  (1313 209)  Ram config bit: MEMB_Power_Up_Control

 (12 1)  (1318 209)  (1318 209)  routing T_25_13.sp4_h_l_45 <X> T_25_13.sp4_v_b_2
 (14 1)  (1320 209)  (1320 209)  routing T_25_13.sp4_r_v_b_35 <X> T_25_13.lc_trk_g0_0
 (17 1)  (1323 209)  (1323 209)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (18 1)  (1324 209)  (1324 209)  routing T_25_13.sp12_h_r_1 <X> T_25_13.lc_trk_g0_1
 (27 1)  (1333 209)  (1333 209)  routing T_25_13.lc_trk_g3_5 <X> T_25_13.input0_0
 (28 1)  (1334 209)  (1334 209)  routing T_25_13.lc_trk_g3_5 <X> T_25_13.input0_0
 (29 1)  (1335 209)  (1335 209)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g3_5 input0_0
 (0 2)  (1306 210)  (1306 210)  routing T_25_13.glb_netwk_6 <X> T_25_13.wire_bram/ram/RCLK
 (1 2)  (1307 210)  (1307 210)  routing T_25_13.glb_netwk_6 <X> T_25_13.wire_bram/ram/RCLK
 (2 2)  (1308 210)  (1308 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (14 2)  (1320 210)  (1320 210)  routing T_25_13.sp4_v_b_4 <X> T_25_13.lc_trk_g0_4
 (17 2)  (1323 210)  (1323 210)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (21 2)  (1327 210)  (1327 210)  routing T_25_13.sp12_h_r_7 <X> T_25_13.lc_trk_g0_7
 (22 2)  (1328 210)  (1328 210)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_r_7 lc_trk_g0_7
 (24 2)  (1330 210)  (1330 210)  routing T_25_13.sp12_h_r_7 <X> T_25_13.lc_trk_g0_7
 (26 2)  (1332 210)  (1332 210)  routing T_25_13.lc_trk_g3_4 <X> T_25_13.input0_1
 (9 3)  (1315 211)  (1315 211)  routing T_25_13.sp4_v_b_5 <X> T_25_13.sp4_v_t_36
 (10 3)  (1316 211)  (1316 211)  routing T_25_13.sp4_v_b_5 <X> T_25_13.sp4_v_t_36
 (16 3)  (1322 211)  (1322 211)  routing T_25_13.sp4_v_b_4 <X> T_25_13.lc_trk_g0_4
 (17 3)  (1323 211)  (1323 211)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (18 3)  (1324 211)  (1324 211)  routing T_25_13.sp4_r_v_b_29 <X> T_25_13.lc_trk_g0_5
 (21 3)  (1327 211)  (1327 211)  routing T_25_13.sp12_h_r_7 <X> T_25_13.lc_trk_g0_7
 (27 3)  (1333 211)  (1333 211)  routing T_25_13.lc_trk_g3_4 <X> T_25_13.input0_1
 (28 3)  (1334 211)  (1334 211)  routing T_25_13.lc_trk_g3_4 <X> T_25_13.input0_1
 (29 3)  (1335 211)  (1335 211)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g3_4 input0_1
 (26 4)  (1332 212)  (1332 212)  routing T_25_13.lc_trk_g2_4 <X> T_25_13.input0_2
 (9 5)  (1315 213)  (1315 213)  routing T_25_13.sp4_v_t_45 <X> T_25_13.sp4_v_b_4
 (10 5)  (1316 213)  (1316 213)  routing T_25_13.sp4_v_t_45 <X> T_25_13.sp4_v_b_4
 (28 5)  (1334 213)  (1334 213)  routing T_25_13.lc_trk_g2_4 <X> T_25_13.input0_2
 (29 5)  (1335 213)  (1335 213)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g2_4 input0_2
 (26 6)  (1332 214)  (1332 214)  routing T_25_13.lc_trk_g0_5 <X> T_25_13.input0_3
 (22 7)  (1328 215)  (1328 215)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (1331 215)  (1331 215)  routing T_25_13.sp4_r_v_b_30 <X> T_25_13.lc_trk_g1_6
 (29 7)  (1335 215)  (1335 215)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g0_5 input0_3
 (13 8)  (1319 216)  (1319 216)  routing T_25_13.sp4_v_t_45 <X> T_25_13.sp4_v_b_8
 (16 8)  (1322 216)  (1322 216)  routing T_25_13.sp12_v_b_9 <X> T_25_13.lc_trk_g2_1
 (17 8)  (1323 216)  (1323 216)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_b_9 lc_trk_g2_1
 (19 8)  (1325 216)  (1325 216)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_t_8
 (26 8)  (1332 216)  (1332 216)  routing T_25_13.lc_trk_g3_7 <X> T_25_13.input0_4
 (29 8)  (1335 216)  (1335 216)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_7 wire_bram/ram/WDATA_11
 (30 8)  (1336 216)  (1336 216)  routing T_25_13.lc_trk_g0_7 <X> T_25_13.wire_bram/ram/WDATA_11
 (38 8)  (1344 216)  (1344 216)  Enable bit of Mux _out_links/OutMux1_4 => wire_bram/ram/RDATA_11 sp4_v_t_13
 (26 9)  (1332 217)  (1332 217)  routing T_25_13.lc_trk_g3_7 <X> T_25_13.input0_4
 (27 9)  (1333 217)  (1333 217)  routing T_25_13.lc_trk_g3_7 <X> T_25_13.input0_4
 (28 9)  (1334 217)  (1334 217)  routing T_25_13.lc_trk_g3_7 <X> T_25_13.input0_4
 (29 9)  (1335 217)  (1335 217)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g3_7 input0_4
 (30 9)  (1336 217)  (1336 217)  routing T_25_13.lc_trk_g0_7 <X> T_25_13.wire_bram/ram/WDATA_11
 (19 10)  (1325 218)  (1325 218)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_t_20 sp4_v_b_23
 (26 10)  (1332 218)  (1332 218)  routing T_25_13.lc_trk_g1_6 <X> T_25_13.input0_5
 (16 11)  (1322 219)  (1322 219)  routing T_25_13.sp12_v_t_11 <X> T_25_13.lc_trk_g2_4
 (17 11)  (1323 219)  (1323 219)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_t_11 lc_trk_g2_4
 (26 11)  (1332 219)  (1332 219)  routing T_25_13.lc_trk_g1_6 <X> T_25_13.input0_5
 (27 11)  (1333 219)  (1333 219)  routing T_25_13.lc_trk_g1_6 <X> T_25_13.input0_5
 (29 11)  (1335 219)  (1335 219)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g1_6 input0_5
 (32 11)  (1338 219)  (1338 219)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g2_1 input2_5
 (33 11)  (1339 219)  (1339 219)  routing T_25_13.lc_trk_g2_1 <X> T_25_13.input2_5
 (6 12)  (1312 220)  (1312 220)  routing T_25_13.sp4_v_t_43 <X> T_25_13.sp4_v_b_9
 (22 12)  (1328 220)  (1328 220)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (1329 220)  (1329 220)  routing T_25_13.sp12_v_b_19 <X> T_25_13.lc_trk_g3_3
 (3 13)  (1309 221)  (1309 221)  routing T_25_13.sp12_h_l_22 <X> T_25_13.sp12_h_r_1
 (5 13)  (1311 221)  (1311 221)  routing T_25_13.sp4_v_t_43 <X> T_25_13.sp4_v_b_9
 (15 13)  (1321 221)  (1321 221)  routing T_25_13.sp4_v_b_40 <X> T_25_13.lc_trk_g3_0
 (16 13)  (1322 221)  (1322 221)  routing T_25_13.sp4_v_b_40 <X> T_25_13.lc_trk_g3_0
 (17 13)  (1323 221)  (1323 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_40 lc_trk_g3_0
 (21 13)  (1327 221)  (1327 221)  routing T_25_13.sp12_v_b_19 <X> T_25_13.lc_trk_g3_3
 (29 13)  (1335 221)  (1335 221)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g0_0 input0_6
 (32 13)  (1338 221)  (1338 221)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g3_3 input2_6
 (33 13)  (1339 221)  (1339 221)  routing T_25_13.lc_trk_g3_3 <X> T_25_13.input2_6
 (34 13)  (1340 221)  (1340 221)  routing T_25_13.lc_trk_g3_3 <X> T_25_13.input2_6
 (35 13)  (1341 221)  (1341 221)  routing T_25_13.lc_trk_g3_3 <X> T_25_13.input2_6
 (1 14)  (1307 222)  (1307 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/RE
 (16 14)  (1322 222)  (1322 222)  routing T_25_13.sp12_v_b_13 <X> T_25_13.lc_trk_g3_5
 (17 14)  (1323 222)  (1323 222)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_13 lc_trk_g3_5
 (22 14)  (1328 222)  (1328 222)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_20 lc_trk_g3_7
 (23 14)  (1329 222)  (1329 222)  routing T_25_13.sp12_v_t_20 <X> T_25_13.lc_trk_g3_7
 (1 15)  (1307 223)  (1307 223)  routing T_25_13.lc_trk_g0_4 <X> T_25_13.wire_bram/ram/RE
 (14 15)  (1320 223)  (1320 223)  routing T_25_13.sp12_v_b_20 <X> T_25_13.lc_trk_g3_4
 (16 15)  (1322 223)  (1322 223)  routing T_25_13.sp12_v_b_20 <X> T_25_13.lc_trk_g3_4
 (17 15)  (1323 223)  (1323 223)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4
 (21 15)  (1327 223)  (1327 223)  routing T_25_13.sp12_v_t_20 <X> T_25_13.lc_trk_g3_7
 (27 15)  (1333 223)  (1333 223)  routing T_25_13.lc_trk_g3_0 <X> T_25_13.input0_7
 (28 15)  (1334 223)  (1334 223)  routing T_25_13.lc_trk_g3_0 <X> T_25_13.input0_7
 (29 15)  (1335 223)  (1335 223)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g3_0 input0_7
 (32 15)  (1338 223)  (1338 223)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g0_1 input2_7


LogicTile_28_13

 (13 8)  (1469 216)  (1469 216)  routing T_28_13.sp4_v_t_45 <X> T_28_13.sp4_v_b_8


IO_Tile_33_13

 (14 7)  (1740 215)  (1740 215)  routing T_33_13.span4_vert_t_14 <X> T_33_13.span4_vert_b_2


LogicTile_13_12

 (3 4)  (657 196)  (657 196)  routing T_13_12.sp12_v_t_23 <X> T_13_12.sp12_h_r_0


LogicTile_14_12

 (3 4)  (711 196)  (711 196)  routing T_14_12.sp12_v_t_23 <X> T_14_12.sp12_h_r_0


LogicTile_17_12

 (11 14)  (885 206)  (885 206)  routing T_17_12.sp4_v_b_8 <X> T_17_12.sp4_v_t_46
 (12 15)  (886 207)  (886 207)  routing T_17_12.sp4_v_b_8 <X> T_17_12.sp4_v_t_46


LogicTile_22_12

 (10 0)  (1154 192)  (1154 192)  routing T_22_12.sp4_v_t_45 <X> T_22_12.sp4_h_r_1
 (4 1)  (1148 193)  (1148 193)  routing T_22_12.sp4_v_t_42 <X> T_22_12.sp4_h_r_0
 (13 1)  (1157 193)  (1157 193)  routing T_22_12.sp4_v_t_44 <X> T_22_12.sp4_h_r_2
 (11 4)  (1155 196)  (1155 196)  routing T_22_12.sp4_v_t_44 <X> T_22_12.sp4_v_b_5
 (12 4)  (1156 196)  (1156 196)  routing T_22_12.sp4_v_t_40 <X> T_22_12.sp4_h_r_5
 (13 4)  (1157 196)  (1157 196)  routing T_22_12.sp4_v_t_44 <X> T_22_12.sp4_v_b_5
 (4 5)  (1148 197)  (1148 197)  routing T_22_12.sp4_v_t_47 <X> T_22_12.sp4_h_r_3
 (2 8)  (1146 200)  (1146 200)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (10 8)  (1154 200)  (1154 200)  routing T_22_12.sp4_v_t_39 <X> T_22_12.sp4_h_r_7


LogicTile_23_12

 (4 10)  (1202 202)  (1202 202)  routing T_23_12.sp4_h_r_0 <X> T_23_12.sp4_v_t_43
 (6 10)  (1204 202)  (1204 202)  routing T_23_12.sp4_h_r_0 <X> T_23_12.sp4_v_t_43
 (5 11)  (1203 203)  (1203 203)  routing T_23_12.sp4_h_r_0 <X> T_23_12.sp4_v_t_43


LogicTile_24_12

 (11 4)  (1263 196)  (1263 196)  routing T_24_12.sp4_v_t_44 <X> T_24_12.sp4_v_b_5
 (13 4)  (1265 196)  (1265 196)  routing T_24_12.sp4_v_t_44 <X> T_24_12.sp4_v_b_5


RAM_Tile_25_12

 (7 0)  (1313 192)  (1313 192)  Ram config bit: MEMT_bram_cbit_1

 (17 0)  (1323 192)  (1323 192)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (22 0)  (1328 192)  (1328 192)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (26 0)  (1332 192)  (1332 192)  routing T_25_12.lc_trk_g2_4 <X> T_25_12.input0_0
 (3 1)  (1309 193)  (1309 193)  routing T_25_12.sp12_h_l_23 <X> T_25_12.sp12_v_b_0
 (7 1)  (1313 193)  (1313 193)  Ram config bit: MEMT_bram_cbit_0

 (18 1)  (1324 193)  (1324 193)  routing T_25_12.sp4_r_v_b_34 <X> T_25_12.lc_trk_g0_1
 (21 1)  (1327 193)  (1327 193)  routing T_25_12.sp4_r_v_b_32 <X> T_25_12.lc_trk_g0_3
 (28 1)  (1334 193)  (1334 193)  routing T_25_12.lc_trk_g2_4 <X> T_25_12.input0_0
 (29 1)  (1335 193)  (1335 193)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g2_4 input0_0
 (0 2)  (1306 194)  (1306 194)  routing T_25_12.glb_netwk_6 <X> T_25_12.wire_bram/ram/WCLK
 (1 2)  (1307 194)  (1307 194)  routing T_25_12.glb_netwk_6 <X> T_25_12.wire_bram/ram/WCLK
 (2 2)  (1308 194)  (1308 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 194)  (1313 194)  Ram config bit: MEMT_bram_cbit_3

 (7 3)  (1313 195)  (1313 195)  Ram config bit: MEMT_bram_cbit_2

 (28 3)  (1334 195)  (1334 195)  routing T_25_12.lc_trk_g2_1 <X> T_25_12.input0_1
 (29 3)  (1335 195)  (1335 195)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g2_1 input0_1
 (1 4)  (1307 196)  (1307 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_bram/ram/WCLKE
 (4 4)  (1310 196)  (1310 196)  routing T_25_12.sp4_h_l_44 <X> T_25_12.sp4_v_b_3
 (6 4)  (1312 196)  (1312 196)  routing T_25_12.sp4_h_l_44 <X> T_25_12.sp4_v_b_3
 (21 4)  (1327 196)  (1327 196)  routing T_25_12.sp4_h_r_11 <X> T_25_12.lc_trk_g1_3
 (22 4)  (1328 196)  (1328 196)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (1329 196)  (1329 196)  routing T_25_12.sp4_h_r_11 <X> T_25_12.lc_trk_g1_3
 (24 4)  (1330 196)  (1330 196)  routing T_25_12.sp4_h_r_11 <X> T_25_12.lc_trk_g1_3
 (0 5)  (1306 197)  (1306 197)  routing T_25_12.lc_trk_g1_3 <X> T_25_12.wire_bram/ram/WCLKE
 (1 5)  (1307 197)  (1307 197)  routing T_25_12.lc_trk_g1_3 <X> T_25_12.wire_bram/ram/WCLKE
 (5 5)  (1311 197)  (1311 197)  routing T_25_12.sp4_h_l_44 <X> T_25_12.sp4_v_b_3
 (26 5)  (1332 197)  (1332 197)  routing T_25_12.lc_trk_g2_2 <X> T_25_12.input0_2
 (28 5)  (1334 197)  (1334 197)  routing T_25_12.lc_trk_g2_2 <X> T_25_12.input0_2
 (29 5)  (1335 197)  (1335 197)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g2_2 input0_2
 (15 6)  (1321 198)  (1321 198)  routing T_25_12.sp4_v_t_8 <X> T_25_12.lc_trk_g1_5
 (16 6)  (1322 198)  (1322 198)  routing T_25_12.sp4_v_t_8 <X> T_25_12.lc_trk_g1_5
 (17 6)  (1323 198)  (1323 198)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_t_8 lc_trk_g1_5
 (26 7)  (1332 199)  (1332 199)  routing T_25_12.lc_trk_g0_3 <X> T_25_12.input0_3
 (29 7)  (1335 199)  (1335 199)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g0_3 input0_3
 (16 8)  (1322 200)  (1322 200)  routing T_25_12.sp4_v_b_25 <X> T_25_12.lc_trk_g2_1
 (17 8)  (1323 200)  (1323 200)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_25 lc_trk_g2_1
 (18 8)  (1324 200)  (1324 200)  routing T_25_12.sp4_v_b_25 <X> T_25_12.lc_trk_g2_1
 (22 8)  (1328 200)  (1328 200)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (25 8)  (1331 200)  (1331 200)  routing T_25_12.sp4_h_r_42 <X> T_25_12.lc_trk_g2_2
 (28 8)  (1334 200)  (1334 200)  routing T_25_12.lc_trk_g2_3 <X> T_25_12.wire_bram/ram/WDATA_3
 (29 8)  (1335 200)  (1335 200)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_3
 (21 9)  (1327 201)  (1327 201)  routing T_25_12.sp4_r_v_b_35 <X> T_25_12.lc_trk_g2_3
 (22 9)  (1328 201)  (1328 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (1329 201)  (1329 201)  routing T_25_12.sp4_h_r_42 <X> T_25_12.lc_trk_g2_2
 (24 9)  (1330 201)  (1330 201)  routing T_25_12.sp4_h_r_42 <X> T_25_12.lc_trk_g2_2
 (25 9)  (1331 201)  (1331 201)  routing T_25_12.sp4_h_r_42 <X> T_25_12.lc_trk_g2_2
 (26 9)  (1332 201)  (1332 201)  routing T_25_12.lc_trk_g3_3 <X> T_25_12.input0_4
 (27 9)  (1333 201)  (1333 201)  routing T_25_12.lc_trk_g3_3 <X> T_25_12.input0_4
 (28 9)  (1334 201)  (1334 201)  routing T_25_12.lc_trk_g3_3 <X> T_25_12.input0_4
 (29 9)  (1335 201)  (1335 201)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g3_3 input0_4
 (30 9)  (1336 201)  (1336 201)  routing T_25_12.lc_trk_g2_3 <X> T_25_12.wire_bram/ram/WDATA_3
 (37 9)  (1343 201)  (1343 201)  Enable bit of Mux _out_links/OutMux7_4 => wire_bram/ram/RDATA_3 sp4_h_l_13
 (11 10)  (1317 202)  (1317 202)  routing T_25_12.sp4_v_b_0 <X> T_25_12.sp4_v_t_45
 (13 10)  (1319 202)  (1319 202)  routing T_25_12.sp4_v_b_0 <X> T_25_12.sp4_v_t_45
 (14 10)  (1320 202)  (1320 202)  routing T_25_12.sp4_v_b_28 <X> T_25_12.lc_trk_g2_4
 (21 10)  (1327 202)  (1327 202)  routing T_25_12.sp4_h_l_26 <X> T_25_12.lc_trk_g2_7
 (22 10)  (1328 202)  (1328 202)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_26 lc_trk_g2_7
 (23 10)  (1329 202)  (1329 202)  routing T_25_12.sp4_h_l_26 <X> T_25_12.lc_trk_g2_7
 (24 10)  (1330 202)  (1330 202)  routing T_25_12.sp4_h_l_26 <X> T_25_12.lc_trk_g2_7
 (25 10)  (1331 202)  (1331 202)  routing T_25_12.sp4_h_l_27 <X> T_25_12.lc_trk_g2_6
 (35 10)  (1341 202)  (1341 202)  routing T_25_12.lc_trk_g2_7 <X> T_25_12.input2_5
 (16 11)  (1322 203)  (1322 203)  routing T_25_12.sp4_v_b_28 <X> T_25_12.lc_trk_g2_4
 (17 11)  (1323 203)  (1323 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_28 lc_trk_g2_4
 (22 11)  (1328 203)  (1328 203)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_l_27 lc_trk_g2_6
 (23 11)  (1329 203)  (1329 203)  routing T_25_12.sp4_h_l_27 <X> T_25_12.lc_trk_g2_6
 (24 11)  (1330 203)  (1330 203)  routing T_25_12.sp4_h_l_27 <X> T_25_12.lc_trk_g2_6
 (29 11)  (1335 203)  (1335 203)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g0_1 input0_5
 (32 11)  (1338 203)  (1338 203)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g2_7 input2_5
 (33 11)  (1339 203)  (1339 203)  routing T_25_12.lc_trk_g2_7 <X> T_25_12.input2_5
 (35 11)  (1341 203)  (1341 203)  routing T_25_12.lc_trk_g2_7 <X> T_25_12.input2_5
 (12 12)  (1318 204)  (1318 204)  routing T_25_12.sp4_v_t_46 <X> T_25_12.sp4_h_r_11
 (14 12)  (1320 204)  (1320 204)  routing T_25_12.sp4_h_l_29 <X> T_25_12.lc_trk_g3_0
 (21 12)  (1327 204)  (1327 204)  routing T_25_12.sp4_v_t_22 <X> T_25_12.lc_trk_g3_3
 (22 12)  (1328 204)  (1328 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (1329 204)  (1329 204)  routing T_25_12.sp4_v_t_22 <X> T_25_12.lc_trk_g3_3
 (26 12)  (1332 204)  (1332 204)  routing T_25_12.lc_trk_g2_6 <X> T_25_12.input0_6
 (35 12)  (1341 204)  (1341 204)  routing T_25_12.lc_trk_g3_5 <X> T_25_12.input2_6
 (14 13)  (1320 205)  (1320 205)  routing T_25_12.sp4_h_l_29 <X> T_25_12.lc_trk_g3_0
 (15 13)  (1321 205)  (1321 205)  routing T_25_12.sp4_h_l_29 <X> T_25_12.lc_trk_g3_0
 (16 13)  (1322 205)  (1322 205)  routing T_25_12.sp4_h_l_29 <X> T_25_12.lc_trk_g3_0
 (17 13)  (1323 205)  (1323 205)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_29 lc_trk_g3_0
 (21 13)  (1327 205)  (1327 205)  routing T_25_12.sp4_v_t_22 <X> T_25_12.lc_trk_g3_3
 (26 13)  (1332 205)  (1332 205)  routing T_25_12.lc_trk_g2_6 <X> T_25_12.input0_6
 (28 13)  (1334 205)  (1334 205)  routing T_25_12.lc_trk_g2_6 <X> T_25_12.input0_6
 (29 13)  (1335 205)  (1335 205)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g2_6 input0_6
 (32 13)  (1338 205)  (1338 205)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g3_5 input2_6
 (33 13)  (1339 205)  (1339 205)  routing T_25_12.lc_trk_g3_5 <X> T_25_12.input2_6
 (34 13)  (1340 205)  (1340 205)  routing T_25_12.lc_trk_g3_5 <X> T_25_12.input2_6
 (1 14)  (1307 206)  (1307 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (14 14)  (1320 206)  (1320 206)  routing T_25_12.sp4_h_r_36 <X> T_25_12.lc_trk_g3_4
 (15 14)  (1321 206)  (1321 206)  routing T_25_12.sp4_h_r_37 <X> T_25_12.lc_trk_g3_5
 (16 14)  (1322 206)  (1322 206)  routing T_25_12.sp4_h_r_37 <X> T_25_12.lc_trk_g3_5
 (17 14)  (1323 206)  (1323 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_37 lc_trk_g3_5
 (18 14)  (1324 206)  (1324 206)  routing T_25_12.sp4_h_r_37 <X> T_25_12.lc_trk_g3_5
 (26 14)  (1332 206)  (1332 206)  routing T_25_12.lc_trk_g3_4 <X> T_25_12.input0_7
 (0 15)  (1306 207)  (1306 207)  routing T_25_12.lc_trk_g1_5 <X> T_25_12.wire_bram/ram/WE
 (1 15)  (1307 207)  (1307 207)  routing T_25_12.lc_trk_g1_5 <X> T_25_12.wire_bram/ram/WE
 (15 15)  (1321 207)  (1321 207)  routing T_25_12.sp4_h_r_36 <X> T_25_12.lc_trk_g3_4
 (16 15)  (1322 207)  (1322 207)  routing T_25_12.sp4_h_r_36 <X> T_25_12.lc_trk_g3_4
 (17 15)  (1323 207)  (1323 207)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (27 15)  (1333 207)  (1333 207)  routing T_25_12.lc_trk_g3_4 <X> T_25_12.input0_7
 (28 15)  (1334 207)  (1334 207)  routing T_25_12.lc_trk_g3_4 <X> T_25_12.input0_7
 (29 15)  (1335 207)  (1335 207)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g3_4 input0_7
 (32 15)  (1338 207)  (1338 207)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g3_0 input2_7
 (33 15)  (1339 207)  (1339 207)  routing T_25_12.lc_trk_g3_0 <X> T_25_12.input2_7
 (34 15)  (1340 207)  (1340 207)  routing T_25_12.lc_trk_g3_0 <X> T_25_12.input2_7


LogicTile_26_12

 (8 1)  (1356 193)  (1356 193)  routing T_26_12.sp4_v_t_47 <X> T_26_12.sp4_v_b_1
 (10 1)  (1358 193)  (1358 193)  routing T_26_12.sp4_v_t_47 <X> T_26_12.sp4_v_b_1
 (3 8)  (1351 200)  (1351 200)  routing T_26_12.sp12_v_t_22 <X> T_26_12.sp12_v_b_1
 (4 8)  (1352 200)  (1352 200)  routing T_26_12.sp4_h_l_37 <X> T_26_12.sp4_v_b_6
 (6 8)  (1354 200)  (1354 200)  routing T_26_12.sp4_h_l_37 <X> T_26_12.sp4_v_b_6
 (5 9)  (1353 201)  (1353 201)  routing T_26_12.sp4_h_l_37 <X> T_26_12.sp4_v_b_6
 (8 9)  (1356 201)  (1356 201)  routing T_26_12.sp4_h_l_36 <X> T_26_12.sp4_v_b_7
 (9 9)  (1357 201)  (1357 201)  routing T_26_12.sp4_h_l_36 <X> T_26_12.sp4_v_b_7
 (10 9)  (1358 201)  (1358 201)  routing T_26_12.sp4_h_l_36 <X> T_26_12.sp4_v_b_7
 (11 12)  (1359 204)  (1359 204)  routing T_26_12.sp4_h_l_40 <X> T_26_12.sp4_v_b_11
 (13 12)  (1361 204)  (1361 204)  routing T_26_12.sp4_h_l_40 <X> T_26_12.sp4_v_b_11
 (12 13)  (1360 205)  (1360 205)  routing T_26_12.sp4_h_l_40 <X> T_26_12.sp4_v_b_11


IO_Tile_0_11

 (3 1)  (14 177)  (14 177)  IO control bit: IOLEFT_REN_1

 (5 4)  (12 180)  (12 180)  routing T_0_11.span4_vert_b_13 <X> T_0_11.lc_trk_g0_5
 (7 4)  (10 180)  (10 180)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_13 lc_trk_g0_5
 (8 4)  (9 180)  (9 180)  routing T_0_11.span4_vert_b_13 <X> T_0_11.lc_trk_g0_5
 (13 10)  (4 186)  (4 186)  routing T_0_11.lc_trk_g0_5 <X> T_0_11.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 186)  (1 186)  IOB_1 IO Functioning bit
 (13 11)  (4 187)  (4 187)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 189)  (0 189)  IOB_1 IO Functioning bit
 (16 14)  (1 190)  (1 190)  IOB_1 IO Functioning bit


LogicTile_3_11

 (3 8)  (129 184)  (129 184)  routing T_3_11.sp12_h_r_1 <X> T_3_11.sp12_v_b_1
 (3 9)  (129 185)  (129 185)  routing T_3_11.sp12_h_r_1 <X> T_3_11.sp12_v_b_1


LogicTile_15_11

 (3 10)  (765 186)  (765 186)  routing T_15_11.sp12_v_t_22 <X> T_15_11.sp12_h_l_22


LogicTile_16_11

 (3 6)  (819 182)  (819 182)  routing T_16_11.sp12_h_r_0 <X> T_16_11.sp12_v_t_23
 (3 7)  (819 183)  (819 183)  routing T_16_11.sp12_h_r_0 <X> T_16_11.sp12_v_t_23


LogicTile_17_11

 (4 14)  (878 190)  (878 190)  routing T_17_11.sp4_h_r_3 <X> T_17_11.sp4_v_t_44
 (6 14)  (880 190)  (880 190)  routing T_17_11.sp4_h_r_3 <X> T_17_11.sp4_v_t_44
 (5 15)  (879 191)  (879 191)  routing T_17_11.sp4_h_r_3 <X> T_17_11.sp4_v_t_44


LogicTile_18_11

 (19 15)  (947 191)  (947 191)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_22_11

 (13 1)  (1157 177)  (1157 177)  routing T_22_11.sp4_v_t_44 <X> T_22_11.sp4_h_r_2
 (4 12)  (1148 188)  (1148 188)  routing T_22_11.sp4_v_t_44 <X> T_22_11.sp4_v_b_9


LogicTile_23_11

 (6 6)  (1204 182)  (1204 182)  routing T_23_11.sp4_v_b_0 <X> T_23_11.sp4_v_t_38
 (5 7)  (1203 183)  (1203 183)  routing T_23_11.sp4_v_b_0 <X> T_23_11.sp4_v_t_38


LogicTile_24_11

 (3 6)  (1255 182)  (1255 182)  routing T_24_11.sp12_h_r_0 <X> T_24_11.sp12_v_t_23
 (3 7)  (1255 183)  (1255 183)  routing T_24_11.sp12_h_r_0 <X> T_24_11.sp12_v_t_23


RAM_Tile_25_11

 (3 0)  (1309 176)  (1309 176)  routing T_25_11.sp12_v_t_23 <X> T_25_11.sp12_v_b_0
 (7 1)  (1313 177)  (1313 177)  Ram config bit: MEMB_Power_Up_Control

 (27 1)  (1333 177)  (1333 177)  routing T_25_11.lc_trk_g3_1 <X> T_25_11.input0_0
 (28 1)  (1334 177)  (1334 177)  routing T_25_11.lc_trk_g3_1 <X> T_25_11.input0_0
 (29 1)  (1335 177)  (1335 177)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g3_1 input0_0
 (0 2)  (1306 178)  (1306 178)  routing T_25_11.glb_netwk_6 <X> T_25_11.wire_bram/ram/RCLK
 (1 2)  (1307 178)  (1307 178)  routing T_25_11.glb_netwk_6 <X> T_25_11.wire_bram/ram/RCLK
 (2 2)  (1308 178)  (1308 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (28 3)  (1334 179)  (1334 179)  routing T_25_11.lc_trk_g2_1 <X> T_25_11.input0_1
 (29 3)  (1335 179)  (1335 179)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g2_1 input0_1
 (28 5)  (1334 181)  (1334 181)  routing T_25_11.lc_trk_g2_0 <X> T_25_11.input0_2
 (29 5)  (1335 181)  (1335 181)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g2_0 input0_2
 (25 6)  (1331 182)  (1331 182)  routing T_25_11.sp4_v_b_14 <X> T_25_11.lc_trk_g1_6
 (22 7)  (1328 183)  (1328 183)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_14 lc_trk_g1_6
 (23 7)  (1329 183)  (1329 183)  routing T_25_11.sp4_v_b_14 <X> T_25_11.lc_trk_g1_6
 (25 7)  (1331 183)  (1331 183)  routing T_25_11.sp4_v_b_14 <X> T_25_11.lc_trk_g1_6
 (27 7)  (1333 183)  (1333 183)  routing T_25_11.lc_trk_g3_0 <X> T_25_11.input0_3
 (28 7)  (1334 183)  (1334 183)  routing T_25_11.lc_trk_g3_0 <X> T_25_11.input0_3
 (29 7)  (1335 183)  (1335 183)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g3_0 input0_3
 (16 8)  (1322 184)  (1322 184)  routing T_25_11.sp4_v_t_20 <X> T_25_11.lc_trk_g2_1
 (17 8)  (1323 184)  (1323 184)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_20 lc_trk_g2_1
 (18 8)  (1324 184)  (1324 184)  routing T_25_11.sp4_v_t_20 <X> T_25_11.lc_trk_g2_1
 (21 8)  (1327 184)  (1327 184)  routing T_25_11.sp4_h_r_43 <X> T_25_11.lc_trk_g2_3
 (22 8)  (1328 184)  (1328 184)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (1329 184)  (1329 184)  routing T_25_11.sp4_h_r_43 <X> T_25_11.lc_trk_g2_3
 (24 8)  (1330 184)  (1330 184)  routing T_25_11.sp4_h_r_43 <X> T_25_11.lc_trk_g2_3
 (26 8)  (1332 184)  (1332 184)  routing T_25_11.lc_trk_g3_7 <X> T_25_11.input0_4
 (28 8)  (1334 184)  (1334 184)  routing T_25_11.lc_trk_g2_7 <X> T_25_11.wire_bram/ram/WDATA_11
 (29 8)  (1335 184)  (1335 184)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_7 wire_bram/ram/WDATA_11
 (30 8)  (1336 184)  (1336 184)  routing T_25_11.lc_trk_g2_7 <X> T_25_11.wire_bram/ram/WDATA_11
 (39 8)  (1345 184)  (1345 184)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_11 sp4_v_b_40
 (8 9)  (1314 185)  (1314 185)  routing T_25_11.sp4_v_t_41 <X> T_25_11.sp4_v_b_7
 (10 9)  (1316 185)  (1316 185)  routing T_25_11.sp4_v_t_41 <X> T_25_11.sp4_v_b_7
 (14 9)  (1320 185)  (1320 185)  routing T_25_11.sp12_v_b_16 <X> T_25_11.lc_trk_g2_0
 (16 9)  (1322 185)  (1322 185)  routing T_25_11.sp12_v_b_16 <X> T_25_11.lc_trk_g2_0
 (17 9)  (1323 185)  (1323 185)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (18 9)  (1324 185)  (1324 185)  routing T_25_11.sp4_v_t_20 <X> T_25_11.lc_trk_g2_1
 (21 9)  (1327 185)  (1327 185)  routing T_25_11.sp4_h_r_43 <X> T_25_11.lc_trk_g2_3
 (26 9)  (1332 185)  (1332 185)  routing T_25_11.lc_trk_g3_7 <X> T_25_11.input0_4
 (27 9)  (1333 185)  (1333 185)  routing T_25_11.lc_trk_g3_7 <X> T_25_11.input0_4
 (28 9)  (1334 185)  (1334 185)  routing T_25_11.lc_trk_g3_7 <X> T_25_11.input0_4
 (29 9)  (1335 185)  (1335 185)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g3_7 input0_4
 (30 9)  (1336 185)  (1336 185)  routing T_25_11.lc_trk_g2_7 <X> T_25_11.wire_bram/ram/WDATA_11
 (11 10)  (1317 186)  (1317 186)  routing T_25_11.sp4_v_b_0 <X> T_25_11.sp4_v_t_45
 (13 10)  (1319 186)  (1319 186)  routing T_25_11.sp4_v_b_0 <X> T_25_11.sp4_v_t_45
 (14 10)  (1320 186)  (1320 186)  routing T_25_11.sp4_v_b_28 <X> T_25_11.lc_trk_g2_4
 (16 10)  (1322 186)  (1322 186)  routing T_25_11.sp4_v_t_24 <X> T_25_11.lc_trk_g2_5
 (17 10)  (1323 186)  (1323 186)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_24 lc_trk_g2_5
 (18 10)  (1324 186)  (1324 186)  routing T_25_11.sp4_v_t_24 <X> T_25_11.lc_trk_g2_5
 (21 10)  (1327 186)  (1327 186)  routing T_25_11.sp4_h_l_26 <X> T_25_11.lc_trk_g2_7
 (22 10)  (1328 186)  (1328 186)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_26 lc_trk_g2_7
 (23 10)  (1329 186)  (1329 186)  routing T_25_11.sp4_h_l_26 <X> T_25_11.lc_trk_g2_7
 (24 10)  (1330 186)  (1330 186)  routing T_25_11.sp4_h_l_26 <X> T_25_11.lc_trk_g2_7
 (25 10)  (1331 186)  (1331 186)  routing T_25_11.sp4_h_r_46 <X> T_25_11.lc_trk_g2_6
 (35 10)  (1341 186)  (1341 186)  routing T_25_11.lc_trk_g2_5 <X> T_25_11.input2_5
 (16 11)  (1322 187)  (1322 187)  routing T_25_11.sp4_v_b_28 <X> T_25_11.lc_trk_g2_4
 (17 11)  (1323 187)  (1323 187)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_28 lc_trk_g2_4
 (18 11)  (1324 187)  (1324 187)  routing T_25_11.sp4_v_t_24 <X> T_25_11.lc_trk_g2_5
 (22 11)  (1328 187)  (1328 187)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (1329 187)  (1329 187)  routing T_25_11.sp4_h_r_46 <X> T_25_11.lc_trk_g2_6
 (24 11)  (1330 187)  (1330 187)  routing T_25_11.sp4_h_r_46 <X> T_25_11.lc_trk_g2_6
 (25 11)  (1331 187)  (1331 187)  routing T_25_11.sp4_h_r_46 <X> T_25_11.lc_trk_g2_6
 (26 11)  (1332 187)  (1332 187)  routing T_25_11.lc_trk_g2_3 <X> T_25_11.input0_5
 (28 11)  (1334 187)  (1334 187)  routing T_25_11.lc_trk_g2_3 <X> T_25_11.input0_5
 (29 11)  (1335 187)  (1335 187)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g2_3 input0_5
 (32 11)  (1338 187)  (1338 187)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g2_5 input2_5
 (33 11)  (1339 187)  (1339 187)  routing T_25_11.lc_trk_g2_5 <X> T_25_11.input2_5
 (14 12)  (1320 188)  (1320 188)  routing T_25_11.sp4_h_r_40 <X> T_25_11.lc_trk_g3_0
 (16 12)  (1322 188)  (1322 188)  routing T_25_11.sp12_v_t_14 <X> T_25_11.lc_trk_g3_1
 (17 12)  (1323 188)  (1323 188)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_14 lc_trk_g3_1
 (25 12)  (1331 188)  (1331 188)  routing T_25_11.sp4_v_t_15 <X> T_25_11.lc_trk_g3_2
 (26 12)  (1332 188)  (1332 188)  routing T_25_11.lc_trk_g2_6 <X> T_25_11.input0_6
 (35 12)  (1341 188)  (1341 188)  routing T_25_11.lc_trk_g3_5 <X> T_25_11.input2_6
 (14 13)  (1320 189)  (1320 189)  routing T_25_11.sp4_h_r_40 <X> T_25_11.lc_trk_g3_0
 (15 13)  (1321 189)  (1321 189)  routing T_25_11.sp4_h_r_40 <X> T_25_11.lc_trk_g3_0
 (16 13)  (1322 189)  (1322 189)  routing T_25_11.sp4_h_r_40 <X> T_25_11.lc_trk_g3_0
 (17 13)  (1323 189)  (1323 189)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (18 13)  (1324 189)  (1324 189)  routing T_25_11.sp12_v_t_14 <X> T_25_11.lc_trk_g3_1
 (22 13)  (1328 189)  (1328 189)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_15 lc_trk_g3_2
 (23 13)  (1329 189)  (1329 189)  routing T_25_11.sp4_v_t_15 <X> T_25_11.lc_trk_g3_2
 (26 13)  (1332 189)  (1332 189)  routing T_25_11.lc_trk_g2_6 <X> T_25_11.input0_6
 (28 13)  (1334 189)  (1334 189)  routing T_25_11.lc_trk_g2_6 <X> T_25_11.input0_6
 (29 13)  (1335 189)  (1335 189)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g2_6 input0_6
 (32 13)  (1338 189)  (1338 189)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g3_5 input2_6
 (33 13)  (1339 189)  (1339 189)  routing T_25_11.lc_trk_g3_5 <X> T_25_11.input2_6
 (34 13)  (1340 189)  (1340 189)  routing T_25_11.lc_trk_g3_5 <X> T_25_11.input2_6
 (0 14)  (1306 190)  (1306 190)  routing T_25_11.lc_trk_g2_4 <X> T_25_11.wire_bram/ram/RE
 (1 14)  (1307 190)  (1307 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (15 14)  (1321 190)  (1321 190)  routing T_25_11.sp4_v_b_45 <X> T_25_11.lc_trk_g3_5
 (16 14)  (1322 190)  (1322 190)  routing T_25_11.sp4_v_b_45 <X> T_25_11.lc_trk_g3_5
 (17 14)  (1323 190)  (1323 190)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_45 lc_trk_g3_5
 (22 14)  (1328 190)  (1328 190)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_34 lc_trk_g3_7
 (23 14)  (1329 190)  (1329 190)  routing T_25_11.sp4_v_t_34 <X> T_25_11.lc_trk_g3_7
 (24 14)  (1330 190)  (1330 190)  routing T_25_11.sp4_v_t_34 <X> T_25_11.lc_trk_g3_7
 (26 14)  (1332 190)  (1332 190)  routing T_25_11.lc_trk_g1_6 <X> T_25_11.input0_7
 (1 15)  (1307 191)  (1307 191)  routing T_25_11.lc_trk_g2_4 <X> T_25_11.wire_bram/ram/RE
 (26 15)  (1332 191)  (1332 191)  routing T_25_11.lc_trk_g1_6 <X> T_25_11.input0_7
 (27 15)  (1333 191)  (1333 191)  routing T_25_11.lc_trk_g1_6 <X> T_25_11.input0_7
 (29 15)  (1335 191)  (1335 191)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g1_6 input0_7
 (32 15)  (1338 191)  (1338 191)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g3_2 input2_7
 (33 15)  (1339 191)  (1339 191)  routing T_25_11.lc_trk_g3_2 <X> T_25_11.input2_7
 (34 15)  (1340 191)  (1340 191)  routing T_25_11.lc_trk_g3_2 <X> T_25_11.input2_7
 (35 15)  (1341 191)  (1341 191)  routing T_25_11.lc_trk_g3_2 <X> T_25_11.input2_7


LogicTile_26_11

 (13 4)  (1361 180)  (1361 180)  routing T_26_11.sp4_h_l_40 <X> T_26_11.sp4_v_b_5
 (12 5)  (1360 181)  (1360 181)  routing T_26_11.sp4_h_l_40 <X> T_26_11.sp4_v_b_5
 (12 6)  (1360 182)  (1360 182)  routing T_26_11.sp4_v_t_40 <X> T_26_11.sp4_h_l_40
 (9 7)  (1357 183)  (1357 183)  routing T_26_11.sp4_v_b_4 <X> T_26_11.sp4_v_t_41
 (11 7)  (1359 183)  (1359 183)  routing T_26_11.sp4_v_t_40 <X> T_26_11.sp4_h_l_40
 (4 8)  (1352 184)  (1352 184)  routing T_26_11.sp4_h_l_43 <X> T_26_11.sp4_v_b_6
 (5 9)  (1353 185)  (1353 185)  routing T_26_11.sp4_h_l_43 <X> T_26_11.sp4_v_b_6
 (5 10)  (1353 186)  (1353 186)  routing T_26_11.sp4_v_t_43 <X> T_26_11.sp4_h_l_43
 (6 11)  (1354 187)  (1354 187)  routing T_26_11.sp4_v_t_43 <X> T_26_11.sp4_h_l_43
 (13 12)  (1361 188)  (1361 188)  routing T_26_11.sp4_h_l_46 <X> T_26_11.sp4_v_b_11
 (12 13)  (1360 189)  (1360 189)  routing T_26_11.sp4_h_l_46 <X> T_26_11.sp4_v_b_11
 (12 14)  (1360 190)  (1360 190)  routing T_26_11.sp4_v_t_46 <X> T_26_11.sp4_h_l_46
 (11 15)  (1359 191)  (1359 191)  routing T_26_11.sp4_v_t_46 <X> T_26_11.sp4_h_l_46


LogicTile_28_11

 (3 2)  (1459 178)  (1459 178)  routing T_28_11.sp12_h_r_0 <X> T_28_11.sp12_h_l_23
 (3 3)  (1459 179)  (1459 179)  routing T_28_11.sp12_h_r_0 <X> T_28_11.sp12_h_l_23


LogicTile_29_11

 (9 8)  (1519 184)  (1519 184)  routing T_29_11.sp4_v_t_42 <X> T_29_11.sp4_h_r_7


LogicTile_31_11

 (11 14)  (1629 190)  (1629 190)  routing T_31_11.sp4_h_r_5 <X> T_31_11.sp4_v_t_46
 (13 14)  (1631 190)  (1631 190)  routing T_31_11.sp4_h_r_5 <X> T_31_11.sp4_v_t_46
 (12 15)  (1630 191)  (1630 191)  routing T_31_11.sp4_h_r_5 <X> T_31_11.sp4_v_t_46


IO_Tile_33_11

 (0 0)  (1726 176)  (1726 176)  Enable bit of Mux _out_links/OutMux2_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_16
 (16 0)  (1742 176)  (1742 176)  IOB_0 IO Functioning bit
 (4 2)  (1730 178)  (1730 178)  routing T_33_11.span4_horz_42 <X> T_33_11.lc_trk_g0_2
 (17 2)  (1743 178)  (1743 178)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (4 3)  (1730 179)  (1730 179)  routing T_33_11.span4_horz_42 <X> T_33_11.lc_trk_g0_2
 (5 3)  (1731 179)  (1731 179)  routing T_33_11.span4_horz_42 <X> T_33_11.lc_trk_g0_2
 (6 3)  (1732 179)  (1732 179)  routing T_33_11.span4_horz_42 <X> T_33_11.lc_trk_g0_2
 (7 3)  (1733 179)  (1733 179)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_42 lc_trk_g0_2
 (17 3)  (1743 179)  (1743 179)  IOB_0 IO Functioning bit
 (10 4)  (1736 180)  (1736 180)  routing T_33_11.lc_trk_g0_7 <X> T_33_11.wire_io_cluster/io_0/OUT_ENB
 (17 4)  (1743 180)  (1743 180)  IOB_0 IO Functioning bit
 (10 5)  (1736 181)  (1736 181)  routing T_33_11.lc_trk_g0_7 <X> T_33_11.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (1737 181)  (1737 181)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_7 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1738 181)  (1738 181)  routing T_33_11.lc_trk_g0_2 <X> T_33_11.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 181)  (1739 181)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (1743 181)  (1743 181)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 182)  (1728 182)  IO control bit: IORIGHT_REN_0

 (5 6)  (1731 182)  (1731 182)  routing T_33_11.span4_vert_b_15 <X> T_33_11.lc_trk_g0_7
 (7 6)  (1733 182)  (1733 182)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_15 lc_trk_g0_7
 (8 6)  (1734 182)  (1734 182)  routing T_33_11.span4_vert_b_15 <X> T_33_11.lc_trk_g0_7
 (14 7)  (1740 183)  (1740 183)  routing T_33_11.span4_vert_t_14 <X> T_33_11.span4_vert_b_2
 (3 9)  (1729 185)  (1729 185)  IO control bit: IORIGHT_IE_0



LogicTile_10_10

 (3 6)  (495 166)  (495 166)  routing T_10_10.sp12_h_r_0 <X> T_10_10.sp12_v_t_23
 (3 7)  (495 167)  (495 167)  routing T_10_10.sp12_h_r_0 <X> T_10_10.sp12_v_t_23


LogicTile_22_10

 (13 0)  (1157 160)  (1157 160)  routing T_22_10.sp4_v_t_39 <X> T_22_10.sp4_v_b_2
 (3 2)  (1147 162)  (1147 162)  routing T_22_10.sp12_h_r_0 <X> T_22_10.sp12_h_l_23
 (3 3)  (1147 163)  (1147 163)  routing T_22_10.sp12_h_r_0 <X> T_22_10.sp12_h_l_23
 (4 5)  (1148 165)  (1148 165)  routing T_22_10.sp4_v_t_47 <X> T_22_10.sp4_h_r_3


LogicTile_24_10

 (8 9)  (1260 169)  (1260 169)  routing T_24_10.sp4_v_t_41 <X> T_24_10.sp4_v_b_7
 (10 9)  (1262 169)  (1262 169)  routing T_24_10.sp4_v_t_41 <X> T_24_10.sp4_v_b_7


RAM_Tile_25_10

 (4 0)  (1310 160)  (1310 160)  routing T_25_10.sp4_v_t_41 <X> T_25_10.sp4_v_b_0
 (6 0)  (1312 160)  (1312 160)  routing T_25_10.sp4_v_t_41 <X> T_25_10.sp4_v_b_0
 (7 0)  (1313 160)  (1313 160)  Ram config bit: MEMT_bram_cbit_1

 (17 0)  (1323 160)  (1323 160)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (22 0)  (1328 160)  (1328 160)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (7 1)  (1313 161)  (1313 161)  Ram config bit: MEMT_bram_cbit_0

 (22 1)  (1328 161)  (1328 161)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_t_7 lc_trk_g0_2
 (23 1)  (1329 161)  (1329 161)  routing T_25_10.sp4_v_t_7 <X> T_25_10.lc_trk_g0_2
 (24 1)  (1330 161)  (1330 161)  routing T_25_10.sp4_v_t_7 <X> T_25_10.lc_trk_g0_2
 (27 1)  (1333 161)  (1333 161)  routing T_25_10.lc_trk_g1_1 <X> T_25_10.input0_0
 (29 1)  (1335 161)  (1335 161)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g1_1 input0_0
 (0 2)  (1306 162)  (1306 162)  routing T_25_10.glb_netwk_6 <X> T_25_10.wire_bram/ram/WCLK
 (1 2)  (1307 162)  (1307 162)  routing T_25_10.glb_netwk_6 <X> T_25_10.wire_bram/ram/WCLK
 (2 2)  (1308 162)  (1308 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 162)  (1313 162)  Ram config bit: MEMT_bram_cbit_3

 (22 2)  (1328 162)  (1328 162)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (26 2)  (1332 162)  (1332 162)  routing T_25_10.lc_trk_g1_6 <X> T_25_10.input0_1
 (7 3)  (1313 163)  (1313 163)  Ram config bit: MEMT_bram_cbit_2

 (21 3)  (1327 163)  (1327 163)  routing T_25_10.sp4_r_v_b_31 <X> T_25_10.lc_trk_g0_7
 (22 3)  (1328 163)  (1328 163)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (1331 163)  (1331 163)  routing T_25_10.sp4_r_v_b_30 <X> T_25_10.lc_trk_g0_6
 (26 3)  (1332 163)  (1332 163)  routing T_25_10.lc_trk_g1_6 <X> T_25_10.input0_1
 (27 3)  (1333 163)  (1333 163)  routing T_25_10.lc_trk_g1_6 <X> T_25_10.input0_1
 (29 3)  (1335 163)  (1335 163)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g1_6 input0_1
 (1 4)  (1307 164)  (1307 164)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_bram/ram/WCLKE
 (15 4)  (1321 164)  (1321 164)  routing T_25_10.sp4_h_r_9 <X> T_25_10.lc_trk_g1_1
 (16 4)  (1322 164)  (1322 164)  routing T_25_10.sp4_h_r_9 <X> T_25_10.lc_trk_g1_1
 (17 4)  (1323 164)  (1323 164)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (1324 164)  (1324 164)  routing T_25_10.sp4_h_r_9 <X> T_25_10.lc_trk_g1_1
 (21 4)  (1327 164)  (1327 164)  routing T_25_10.sp4_h_r_11 <X> T_25_10.lc_trk_g1_3
 (22 4)  (1328 164)  (1328 164)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (1329 164)  (1329 164)  routing T_25_10.sp4_h_r_11 <X> T_25_10.lc_trk_g1_3
 (24 4)  (1330 164)  (1330 164)  routing T_25_10.sp4_h_r_11 <X> T_25_10.lc_trk_g1_3
 (26 4)  (1332 164)  (1332 164)  routing T_25_10.lc_trk_g2_6 <X> T_25_10.input0_2
 (1 5)  (1307 165)  (1307 165)  routing T_25_10.lc_trk_g0_2 <X> T_25_10.wire_bram/ram/WCLKE
 (9 5)  (1315 165)  (1315 165)  routing T_25_10.sp4_v_t_45 <X> T_25_10.sp4_v_b_4
 (10 5)  (1316 165)  (1316 165)  routing T_25_10.sp4_v_t_45 <X> T_25_10.sp4_v_b_4
 (26 5)  (1332 165)  (1332 165)  routing T_25_10.lc_trk_g2_6 <X> T_25_10.input0_2
 (28 5)  (1334 165)  (1334 165)  routing T_25_10.lc_trk_g2_6 <X> T_25_10.input0_2
 (29 5)  (1335 165)  (1335 165)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g2_6 input0_2
 (22 6)  (1328 166)  (1328 166)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (26 6)  (1332 166)  (1332 166)  routing T_25_10.lc_trk_g2_7 <X> T_25_10.input0_3
 (22 7)  (1328 167)  (1328 167)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (1329 167)  (1329 167)  routing T_25_10.sp4_h_r_6 <X> T_25_10.lc_trk_g1_6
 (24 7)  (1330 167)  (1330 167)  routing T_25_10.sp4_h_r_6 <X> T_25_10.lc_trk_g1_6
 (25 7)  (1331 167)  (1331 167)  routing T_25_10.sp4_h_r_6 <X> T_25_10.lc_trk_g1_6
 (26 7)  (1332 167)  (1332 167)  routing T_25_10.lc_trk_g2_7 <X> T_25_10.input0_3
 (28 7)  (1334 167)  (1334 167)  routing T_25_10.lc_trk_g2_7 <X> T_25_10.input0_3
 (29 7)  (1335 167)  (1335 167)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g2_7 input0_3
 (15 8)  (1321 168)  (1321 168)  routing T_25_10.sp4_h_l_28 <X> T_25_10.lc_trk_g2_1
 (16 8)  (1322 168)  (1322 168)  routing T_25_10.sp4_h_l_28 <X> T_25_10.lc_trk_g2_1
 (17 8)  (1323 168)  (1323 168)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_l_28 lc_trk_g2_1
 (18 8)  (1324 168)  (1324 168)  routing T_25_10.sp4_h_l_28 <X> T_25_10.lc_trk_g2_1
 (22 8)  (1328 168)  (1328 168)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (29 8)  (1335 168)  (1335 168)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_1 wire_bram/ram/WDATA_3
 (38 8)  (1344 168)  (1344 168)  Enable bit of Mux _out_links/OutMux1_4 => wire_bram/ram/RDATA_3 sp4_v_t_13
 (4 9)  (1310 169)  (1310 169)  routing T_25_10.sp4_v_t_36 <X> T_25_10.sp4_h_r_6
 (18 9)  (1324 169)  (1324 169)  routing T_25_10.sp4_h_l_28 <X> T_25_10.lc_trk_g2_1
 (21 9)  (1327 169)  (1327 169)  routing T_25_10.sp4_r_v_b_35 <X> T_25_10.lc_trk_g2_3
 (26 9)  (1332 169)  (1332 169)  routing T_25_10.lc_trk_g1_3 <X> T_25_10.input0_4
 (27 9)  (1333 169)  (1333 169)  routing T_25_10.lc_trk_g1_3 <X> T_25_10.input0_4
 (29 9)  (1335 169)  (1335 169)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g1_3 input0_4
 (21 10)  (1327 170)  (1327 170)  routing T_25_10.sp4_h_l_26 <X> T_25_10.lc_trk_g2_7
 (22 10)  (1328 170)  (1328 170)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_26 lc_trk_g2_7
 (23 10)  (1329 170)  (1329 170)  routing T_25_10.sp4_h_l_26 <X> T_25_10.lc_trk_g2_7
 (24 10)  (1330 170)  (1330 170)  routing T_25_10.sp4_h_l_26 <X> T_25_10.lc_trk_g2_7
 (25 10)  (1331 170)  (1331 170)  routing T_25_10.sp4_h_l_27 <X> T_25_10.lc_trk_g2_6
 (22 11)  (1328 171)  (1328 171)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_l_27 lc_trk_g2_6
 (23 11)  (1329 171)  (1329 171)  routing T_25_10.sp4_h_l_27 <X> T_25_10.lc_trk_g2_6
 (24 11)  (1330 171)  (1330 171)  routing T_25_10.sp4_h_l_27 <X> T_25_10.lc_trk_g2_6
 (28 11)  (1334 171)  (1334 171)  routing T_25_10.lc_trk_g2_1 <X> T_25_10.input0_5
 (29 11)  (1335 171)  (1335 171)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g2_1 input0_5
 (32 11)  (1338 171)  (1338 171)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g0_3 input2_5
 (35 11)  (1341 171)  (1341 171)  routing T_25_10.lc_trk_g0_3 <X> T_25_10.input2_5
 (4 12)  (1310 172)  (1310 172)  routing T_25_10.sp4_v_t_36 <X> T_25_10.sp4_v_b_9
 (6 12)  (1312 172)  (1312 172)  routing T_25_10.sp4_v_t_36 <X> T_25_10.sp4_v_b_9
 (12 12)  (1318 172)  (1318 172)  routing T_25_10.sp4_v_t_46 <X> T_25_10.sp4_h_r_11
 (13 12)  (1319 172)  (1319 172)  routing T_25_10.sp4_v_t_46 <X> T_25_10.sp4_v_b_11
 (26 12)  (1332 172)  (1332 172)  routing T_25_10.lc_trk_g1_7 <X> T_25_10.input0_6
 (35 12)  (1341 172)  (1341 172)  routing T_25_10.lc_trk_g0_6 <X> T_25_10.input2_6
 (4 13)  (1310 173)  (1310 173)  routing T_25_10.sp4_v_t_41 <X> T_25_10.sp4_h_r_9
 (9 13)  (1315 173)  (1315 173)  routing T_25_10.sp4_v_t_47 <X> T_25_10.sp4_v_b_10
 (26 13)  (1332 173)  (1332 173)  routing T_25_10.lc_trk_g1_7 <X> T_25_10.input0_6
 (27 13)  (1333 173)  (1333 173)  routing T_25_10.lc_trk_g1_7 <X> T_25_10.input0_6
 (29 13)  (1335 173)  (1335 173)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g1_7 input0_6
 (32 13)  (1338 173)  (1338 173)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g0_6 input2_6
 (35 13)  (1341 173)  (1341 173)  routing T_25_10.lc_trk_g0_6 <X> T_25_10.input2_6
 (0 14)  (1306 174)  (1306 174)  routing T_25_10.lc_trk_g3_5 <X> T_25_10.wire_bram/ram/WE
 (1 14)  (1307 174)  (1307 174)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (4 14)  (1310 174)  (1310 174)  routing T_25_10.sp4_v_b_1 <X> T_25_10.sp4_v_t_44
 (6 14)  (1312 174)  (1312 174)  routing T_25_10.sp4_v_b_1 <X> T_25_10.sp4_v_t_44
 (15 14)  (1321 174)  (1321 174)  routing T_25_10.sp4_v_b_45 <X> T_25_10.lc_trk_g3_5
 (16 14)  (1322 174)  (1322 174)  routing T_25_10.sp4_v_b_45 <X> T_25_10.lc_trk_g3_5
 (17 14)  (1323 174)  (1323 174)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_45 lc_trk_g3_5
 (26 14)  (1332 174)  (1332 174)  routing T_25_10.lc_trk_g0_7 <X> T_25_10.input0_7
 (0 15)  (1306 175)  (1306 175)  routing T_25_10.lc_trk_g3_5 <X> T_25_10.wire_bram/ram/WE
 (1 15)  (1307 175)  (1307 175)  routing T_25_10.lc_trk_g3_5 <X> T_25_10.wire_bram/ram/WE
 (26 15)  (1332 175)  (1332 175)  routing T_25_10.lc_trk_g0_7 <X> T_25_10.input0_7
 (29 15)  (1335 175)  (1335 175)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g0_7 input0_7
 (32 15)  (1338 175)  (1338 175)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g2_3 input2_7
 (33 15)  (1339 175)  (1339 175)  routing T_25_10.lc_trk_g2_3 <X> T_25_10.input2_7
 (35 15)  (1341 175)  (1341 175)  routing T_25_10.lc_trk_g2_3 <X> T_25_10.input2_7


LogicTile_26_10

 (12 2)  (1360 162)  (1360 162)  routing T_26_10.sp4_v_t_45 <X> T_26_10.sp4_h_l_39
 (11 3)  (1359 163)  (1359 163)  routing T_26_10.sp4_v_t_45 <X> T_26_10.sp4_h_l_39
 (13 3)  (1361 163)  (1361 163)  routing T_26_10.sp4_v_t_45 <X> T_26_10.sp4_h_l_39
 (4 4)  (1352 164)  (1352 164)  routing T_26_10.sp4_h_l_38 <X> T_26_10.sp4_v_b_3
 (5 5)  (1353 165)  (1353 165)  routing T_26_10.sp4_h_l_38 <X> T_26_10.sp4_v_b_3
 (3 6)  (1351 166)  (1351 166)  routing T_26_10.sp12_h_r_0 <X> T_26_10.sp12_v_t_23
 (8 6)  (1356 166)  (1356 166)  routing T_26_10.sp4_v_t_47 <X> T_26_10.sp4_h_l_41
 (9 6)  (1357 166)  (1357 166)  routing T_26_10.sp4_v_t_47 <X> T_26_10.sp4_h_l_41
 (10 6)  (1358 166)  (1358 166)  routing T_26_10.sp4_v_t_47 <X> T_26_10.sp4_h_l_41
 (3 7)  (1351 167)  (1351 167)  routing T_26_10.sp12_h_r_0 <X> T_26_10.sp12_v_t_23
 (11 8)  (1359 168)  (1359 168)  routing T_26_10.sp4_h_l_39 <X> T_26_10.sp4_v_b_8
 (13 8)  (1361 168)  (1361 168)  routing T_26_10.sp4_h_l_39 <X> T_26_10.sp4_v_b_8
 (12 9)  (1360 169)  (1360 169)  routing T_26_10.sp4_h_l_39 <X> T_26_10.sp4_v_b_8
 (13 12)  (1361 172)  (1361 172)  routing T_26_10.sp4_v_t_46 <X> T_26_10.sp4_v_b_11
 (8 13)  (1356 173)  (1356 173)  routing T_26_10.sp4_h_l_41 <X> T_26_10.sp4_v_b_10
 (9 13)  (1357 173)  (1357 173)  routing T_26_10.sp4_h_l_41 <X> T_26_10.sp4_v_b_10
 (10 13)  (1358 173)  (1358 173)  routing T_26_10.sp4_h_l_41 <X> T_26_10.sp4_v_b_10


IO_Tile_33_10

 (3 1)  (1729 161)  (1729 161)  IO control bit: IORIGHT_REN_1

 (3 6)  (1729 166)  (1729 166)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 168)  (1742 168)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (17 9)  (1743 169)  (1743 169)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (5 10)  (1731 170)  (1731 170)  routing T_33_10.span4_horz_43 <X> T_33_10.lc_trk_g1_3
 (6 10)  (1732 170)  (1732 170)  routing T_33_10.span4_horz_43 <X> T_33_10.lc_trk_g1_3
 (7 10)  (1733 170)  (1733 170)  Enable bit of Mux _local_links/g1_mux_3 => span4_horz_43 lc_trk_g1_3
 (8 10)  (1734 170)  (1734 170)  routing T_33_10.span4_horz_43 <X> T_33_10.lc_trk_g1_3
 (11 10)  (1737 170)  (1737 170)  routing T_33_10.lc_trk_g1_3 <X> T_33_10.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1738 170)  (1738 170)  routing T_33_10.lc_trk_g1_6 <X> T_33_10.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 170)  (1739 170)  routing T_33_10.lc_trk_g1_6 <X> T_33_10.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 170)  (1742 170)  IOB_1 IO Functioning bit
 (8 11)  (1734 171)  (1734 171)  routing T_33_10.span4_horz_43 <X> T_33_10.lc_trk_g1_3
 (10 11)  (1736 171)  (1736 171)  routing T_33_10.lc_trk_g1_3 <X> T_33_10.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1737 171)  (1737 171)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_3 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 171)  (1738 171)  routing T_33_10.lc_trk_g1_6 <X> T_33_10.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 171)  (1739 171)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (11 13)  (1737 173)  (1737 173)  routing T_33_10.span4_vert_t_15 <X> T_33_10.span4_horz_43
 (17 13)  (1743 173)  (1743 173)  IOB_1 IO Functioning bit
 (17 14)  (1743 174)  (1743 174)  IOB_1 IO Functioning bit
 (4 15)  (1730 175)  (1730 175)  routing T_33_10.span4_vert_b_6 <X> T_33_10.lc_trk_g1_6
 (5 15)  (1731 175)  (1731 175)  routing T_33_10.span4_vert_b_6 <X> T_33_10.lc_trk_g1_6
 (7 15)  (1733 175)  (1733 175)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_b_6 lc_trk_g1_6


IO_Tile_0_9



LogicTile_1_9



LogicTile_2_9



LogicTile_3_9



LogicTile_4_9



LogicTile_5_9



LogicTile_6_9



LogicTile_7_9

 (3 4)  (345 148)  (345 148)  routing T_7_9.sp12_v_t_23 <X> T_7_9.sp12_h_r_0


RAM_Tile_8_9



LogicTile_9_9



LogicTile_10_9

 (7 15)  (499 159)  (499 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_11_9



LogicTile_12_9

 (7 15)  (607 159)  (607 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_13_9

 (7 11)  (661 155)  (661 155)  Column buffer control bit: LH_colbuf_cntl_2

 (7 15)  (661 159)  (661 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_14_9

 (7 15)  (715 159)  (715 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_15_9

 (7 11)  (769 155)  (769 155)  Column buffer control bit: LH_colbuf_cntl_2



LogicTile_16_9



LogicTile_17_9



LogicTile_18_9



LogicTile_19_9

 (3 5)  (985 149)  (985 149)  routing T_19_9.sp12_h_l_23 <X> T_19_9.sp12_h_r_0


LogicTile_20_9



LogicTile_21_9

 (7 15)  (1097 159)  (1097 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_22_9

 (3 4)  (1147 148)  (1147 148)  routing T_22_9.sp12_v_t_23 <X> T_22_9.sp12_h_r_0
 (7 13)  (1151 157)  (1151 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (1151 159)  (1151 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_23_9



LogicTile_24_9



RAM_Tile_25_9

 (4 0)  (1310 144)  (1310 144)  routing T_25_9.sp4_v_t_41 <X> T_25_9.sp4_v_b_0
 (6 0)  (1312 144)  (1312 144)  routing T_25_9.sp4_v_t_41 <X> T_25_9.sp4_v_b_0
 (12 0)  (1318 144)  (1318 144)  routing T_25_9.sp4_v_t_39 <X> T_25_9.sp4_h_r_2
 (13 0)  (1319 144)  (1319 144)  routing T_25_9.sp4_v_t_39 <X> T_25_9.sp4_v_b_2
 (15 0)  (1321 144)  (1321 144)  routing T_25_9.sp4_h_r_9 <X> T_25_9.lc_trk_g0_1
 (16 0)  (1322 144)  (1322 144)  routing T_25_9.sp4_h_r_9 <X> T_25_9.lc_trk_g0_1
 (17 0)  (1323 144)  (1323 144)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (1324 144)  (1324 144)  routing T_25_9.sp4_h_r_9 <X> T_25_9.lc_trk_g0_1
 (26 0)  (1332 144)  (1332 144)  routing T_25_9.lc_trk_g3_5 <X> T_25_9.input0_0
 (7 1)  (1313 145)  (1313 145)  Ram config bit: MEMB_Power_Up_Control

 (14 1)  (1320 145)  (1320 145)  routing T_25_9.sp4_r_v_b_35 <X> T_25_9.lc_trk_g0_0
 (17 1)  (1323 145)  (1323 145)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (27 1)  (1333 145)  (1333 145)  routing T_25_9.lc_trk_g3_5 <X> T_25_9.input0_0
 (28 1)  (1334 145)  (1334 145)  routing T_25_9.lc_trk_g3_5 <X> T_25_9.input0_0
 (29 1)  (1335 145)  (1335 145)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g3_5 input0_0
 (0 2)  (1306 146)  (1306 146)  routing T_25_9.glb_netwk_6 <X> T_25_9.wire_bram/ram/RCLK
 (1 2)  (1307 146)  (1307 146)  routing T_25_9.glb_netwk_6 <X> T_25_9.wire_bram/ram/RCLK
 (2 2)  (1308 146)  (1308 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (17 2)  (1323 146)  (1323 146)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (21 2)  (1327 146)  (1327 146)  routing T_25_9.sp12_h_r_7 <X> T_25_9.lc_trk_g0_7
 (22 2)  (1328 146)  (1328 146)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_r_7 lc_trk_g0_7
 (24 2)  (1330 146)  (1330 146)  routing T_25_9.sp12_h_r_7 <X> T_25_9.lc_trk_g0_7
 (16 3)  (1322 147)  (1322 147)  routing T_25_9.sp12_h_r_12 <X> T_25_9.lc_trk_g0_4
 (17 3)  (1323 147)  (1323 147)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (18 3)  (1324 147)  (1324 147)  routing T_25_9.sp4_r_v_b_29 <X> T_25_9.lc_trk_g0_5
 (21 3)  (1327 147)  (1327 147)  routing T_25_9.sp12_h_r_7 <X> T_25_9.lc_trk_g0_7
 (29 3)  (1335 147)  (1335 147)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g0_1 input0_1
 (26 4)  (1332 148)  (1332 148)  routing T_25_9.lc_trk_g0_4 <X> T_25_9.input0_2
 (9 5)  (1315 149)  (1315 149)  routing T_25_9.sp4_v_t_45 <X> T_25_9.sp4_v_b_4
 (10 5)  (1316 149)  (1316 149)  routing T_25_9.sp4_v_t_45 <X> T_25_9.sp4_v_b_4
 (22 5)  (1328 149)  (1328 149)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (1329 149)  (1329 149)  routing T_25_9.sp4_h_r_2 <X> T_25_9.lc_trk_g1_2
 (24 5)  (1330 149)  (1330 149)  routing T_25_9.sp4_h_r_2 <X> T_25_9.lc_trk_g1_2
 (25 5)  (1331 149)  (1331 149)  routing T_25_9.sp4_h_r_2 <X> T_25_9.lc_trk_g1_2
 (29 5)  (1335 149)  (1335 149)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g0_4 input0_2
 (13 6)  (1319 150)  (1319 150)  routing T_25_9.sp4_v_b_5 <X> T_25_9.sp4_v_t_40
 (15 6)  (1321 150)  (1321 150)  routing T_25_9.sp4_h_r_21 <X> T_25_9.lc_trk_g1_5
 (16 6)  (1322 150)  (1322 150)  routing T_25_9.sp4_h_r_21 <X> T_25_9.lc_trk_g1_5
 (17 6)  (1323 150)  (1323 150)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (1324 150)  (1324 150)  routing T_25_9.sp4_h_r_21 <X> T_25_9.lc_trk_g1_5
 (22 6)  (1328 150)  (1328 150)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (1329 150)  (1329 150)  routing T_25_9.sp4_v_b_23 <X> T_25_9.lc_trk_g1_7
 (24 6)  (1330 150)  (1330 150)  routing T_25_9.sp4_v_b_23 <X> T_25_9.lc_trk_g1_7
 (26 6)  (1332 150)  (1332 150)  routing T_25_9.lc_trk_g0_5 <X> T_25_9.input0_3
 (18 7)  (1324 151)  (1324 151)  routing T_25_9.sp4_h_r_21 <X> T_25_9.lc_trk_g1_5
 (22 7)  (1328 151)  (1328 151)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (1331 151)  (1331 151)  routing T_25_9.sp4_r_v_b_30 <X> T_25_9.lc_trk_g1_6
 (29 7)  (1335 151)  (1335 151)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g0_5 input0_3
 (16 8)  (1322 152)  (1322 152)  routing T_25_9.sp12_v_t_14 <X> T_25_9.lc_trk_g2_1
 (17 8)  (1323 152)  (1323 152)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_14 lc_trk_g2_1
 (26 8)  (1332 152)  (1332 152)  routing T_25_9.lc_trk_g1_7 <X> T_25_9.input0_4
 (29 8)  (1335 152)  (1335 152)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_7 wire_bram/ram/WDATA_11
 (30 8)  (1336 152)  (1336 152)  routing T_25_9.lc_trk_g0_7 <X> T_25_9.wire_bram/ram/WDATA_11
 (38 8)  (1344 152)  (1344 152)  Enable bit of Mux _out_links/OutMux1_4 => wire_bram/ram/RDATA_11 sp4_v_t_13
 (18 9)  (1324 153)  (1324 153)  routing T_25_9.sp12_v_t_14 <X> T_25_9.lc_trk_g2_1
 (26 9)  (1332 153)  (1332 153)  routing T_25_9.lc_trk_g1_7 <X> T_25_9.input0_4
 (27 9)  (1333 153)  (1333 153)  routing T_25_9.lc_trk_g1_7 <X> T_25_9.input0_4
 (29 9)  (1335 153)  (1335 153)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g1_7 input0_4
 (30 9)  (1336 153)  (1336 153)  routing T_25_9.lc_trk_g0_7 <X> T_25_9.wire_bram/ram/WDATA_11
 (26 10)  (1332 154)  (1332 154)  routing T_25_9.lc_trk_g1_6 <X> T_25_9.input0_5
 (26 11)  (1332 155)  (1332 155)  routing T_25_9.lc_trk_g1_6 <X> T_25_9.input0_5
 (27 11)  (1333 155)  (1333 155)  routing T_25_9.lc_trk_g1_6 <X> T_25_9.input0_5
 (29 11)  (1335 155)  (1335 155)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g1_6 input0_5
 (32 11)  (1338 155)  (1338 155)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g2_1 input2_5
 (33 11)  (1339 155)  (1339 155)  routing T_25_9.lc_trk_g2_1 <X> T_25_9.input2_5
 (4 12)  (1310 156)  (1310 156)  routing T_25_9.sp4_v_t_44 <X> T_25_9.sp4_v_b_9
 (5 12)  (1311 156)  (1311 156)  routing T_25_9.sp4_v_t_44 <X> T_25_9.sp4_h_r_9
 (22 12)  (1328 156)  (1328 156)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_8 lc_trk_g3_3
 (23 12)  (1329 156)  (1329 156)  routing T_25_9.sp12_v_t_8 <X> T_25_9.lc_trk_g3_3
 (29 13)  (1335 157)  (1335 157)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g0_0 input0_6
 (32 13)  (1338 157)  (1338 157)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g3_3 input2_6
 (33 13)  (1339 157)  (1339 157)  routing T_25_9.lc_trk_g3_3 <X> T_25_9.input2_6
 (34 13)  (1340 157)  (1340 157)  routing T_25_9.lc_trk_g3_3 <X> T_25_9.input2_6
 (35 13)  (1341 157)  (1341 157)  routing T_25_9.lc_trk_g3_3 <X> T_25_9.input2_6
 (1 14)  (1307 158)  (1307 158)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (16 14)  (1322 158)  (1322 158)  routing T_25_9.sp12_v_t_18 <X> T_25_9.lc_trk_g3_5
 (17 14)  (1323 158)  (1323 158)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_18 lc_trk_g3_5
 (25 14)  (1331 158)  (1331 158)  routing T_25_9.sp4_v_t_27 <X> T_25_9.lc_trk_g3_6
 (26 14)  (1332 158)  (1332 158)  routing T_25_9.lc_trk_g3_6 <X> T_25_9.input0_7
 (0 15)  (1306 159)  (1306 159)  routing T_25_9.lc_trk_g1_5 <X> T_25_9.wire_bram/ram/RE
 (1 15)  (1307 159)  (1307 159)  routing T_25_9.lc_trk_g1_5 <X> T_25_9.wire_bram/ram/RE
 (7 15)  (1313 159)  (1313 159)  Column buffer control bit: MEMB_colbuf_cntl_6

 (18 15)  (1324 159)  (1324 159)  routing T_25_9.sp12_v_t_18 <X> T_25_9.lc_trk_g3_5
 (22 15)  (1328 159)  (1328 159)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_t_27 lc_trk_g3_6
 (23 15)  (1329 159)  (1329 159)  routing T_25_9.sp4_v_t_27 <X> T_25_9.lc_trk_g3_6
 (25 15)  (1331 159)  (1331 159)  routing T_25_9.sp4_v_t_27 <X> T_25_9.lc_trk_g3_6
 (26 15)  (1332 159)  (1332 159)  routing T_25_9.lc_trk_g3_6 <X> T_25_9.input0_7
 (27 15)  (1333 159)  (1333 159)  routing T_25_9.lc_trk_g3_6 <X> T_25_9.input0_7
 (28 15)  (1334 159)  (1334 159)  routing T_25_9.lc_trk_g3_6 <X> T_25_9.input0_7
 (29 15)  (1335 159)  (1335 159)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g3_6 input0_7
 (32 15)  (1338 159)  (1338 159)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g1_2 input2_7
 (34 15)  (1340 159)  (1340 159)  routing T_25_9.lc_trk_g1_2 <X> T_25_9.input2_7
 (35 15)  (1341 159)  (1341 159)  routing T_25_9.lc_trk_g1_2 <X> T_25_9.input2_7


LogicTile_26_9



LogicTile_27_9



LogicTile_28_9

 (12 10)  (1468 154)  (1468 154)  routing T_28_9.sp4_v_t_45 <X> T_28_9.sp4_h_l_45
 (11 11)  (1467 155)  (1467 155)  routing T_28_9.sp4_v_t_45 <X> T_28_9.sp4_h_l_45
 (12 12)  (1468 156)  (1468 156)  routing T_28_9.sp4_h_l_45 <X> T_28_9.sp4_h_r_11
 (13 13)  (1469 157)  (1469 157)  routing T_28_9.sp4_h_l_45 <X> T_28_9.sp4_h_r_11


LogicTile_29_9



LogicTile_30_9



LogicTile_31_9



LogicTile_32_9

 (8 8)  (1680 152)  (1680 152)  routing T_32_9.sp4_h_l_46 <X> T_32_9.sp4_h_r_7
 (10 8)  (1682 152)  (1682 152)  routing T_32_9.sp4_h_l_46 <X> T_32_9.sp4_h_r_7


IO_Tile_33_9

 (13 3)  (1739 147)  (1739 147)  routing T_33_9.span4_horz_7 <X> T_33_9.span4_vert_b_1
 (14 3)  (1740 147)  (1740 147)  routing T_33_9.span4_horz_7 <X> T_33_9.span4_vert_b_1
 (14 7)  (1740 151)  (1740 151)  routing T_33_9.span4_vert_t_14 <X> T_33_9.span4_vert_b_2


IO_Tile_0_8

 (13 13)  (4 141)  (4 141)  routing T_0_8.span4_horz_19 <X> T_0_8.span4_vert_b_3
 (14 13)  (3 141)  (3 141)  routing T_0_8.span4_horz_19 <X> T_0_8.span4_vert_b_3


LogicTile_1_8



LogicTile_2_8



LogicTile_3_8

 (6 11)  (132 139)  (132 139)  routing T_3_8.sp4_h_r_6 <X> T_3_8.sp4_h_l_43


LogicTile_4_8

 (2 6)  (182 134)  (182 134)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


LogicTile_5_8



LogicTile_6_8



LogicTile_7_8



RAM_Tile_8_8



LogicTile_9_8

 (3 10)  (441 138)  (441 138)  routing T_9_8.sp12_v_t_22 <X> T_9_8.sp12_h_l_22


LogicTile_10_8



LogicTile_11_8



LogicTile_12_8



LogicTile_13_8



LogicTile_14_8



LogicTile_15_8



LogicTile_16_8



LogicTile_17_8

 (11 10)  (885 138)  (885 138)  routing T_17_8.sp4_v_b_5 <X> T_17_8.sp4_v_t_45
 (12 11)  (886 139)  (886 139)  routing T_17_8.sp4_v_b_5 <X> T_17_8.sp4_v_t_45


LogicTile_18_8



LogicTile_19_8



LogicTile_20_8



LogicTile_21_8



LogicTile_22_8

 (19 4)  (1163 132)  (1163 132)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (11 8)  (1155 136)  (1155 136)  routing T_22_8.sp4_v_t_40 <X> T_22_8.sp4_v_b_8
 (12 9)  (1156 137)  (1156 137)  routing T_22_8.sp4_v_t_40 <X> T_22_8.sp4_v_b_8
 (10 12)  (1154 140)  (1154 140)  routing T_22_8.sp4_v_t_40 <X> T_22_8.sp4_h_r_10


LogicTile_23_8

 (32 8)  (1230 136)  (1230 136)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (1231 136)  (1231 136)  routing T_23_8.lc_trk_g3_2 <X> T_23_8.wire_logic_cluster/lc_4/in_3
 (34 8)  (1232 136)  (1232 136)  routing T_23_8.lc_trk_g3_2 <X> T_23_8.wire_logic_cluster/lc_4/in_3
 (40 8)  (1238 136)  (1238 136)  LC_4 Logic Functioning bit
 (41 8)  (1239 136)  (1239 136)  LC_4 Logic Functioning bit
 (42 8)  (1240 136)  (1240 136)  LC_4 Logic Functioning bit
 (43 8)  (1241 136)  (1241 136)  LC_4 Logic Functioning bit
 (31 9)  (1229 137)  (1229 137)  routing T_23_8.lc_trk_g3_2 <X> T_23_8.wire_logic_cluster/lc_4/in_3
 (40 9)  (1238 137)  (1238 137)  LC_4 Logic Functioning bit
 (41 9)  (1239 137)  (1239 137)  LC_4 Logic Functioning bit
 (42 9)  (1240 137)  (1240 137)  LC_4 Logic Functioning bit
 (43 9)  (1241 137)  (1241 137)  LC_4 Logic Functioning bit
 (46 9)  (1244 137)  (1244 137)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (22 13)  (1220 141)  (1220 141)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (1221 141)  (1221 141)  routing T_23_8.sp12_v_t_9 <X> T_23_8.lc_trk_g3_2


LogicTile_24_8

 (9 1)  (1261 129)  (1261 129)  routing T_24_8.sp4_v_t_40 <X> T_24_8.sp4_v_b_1
 (10 1)  (1262 129)  (1262 129)  routing T_24_8.sp4_v_t_40 <X> T_24_8.sp4_v_b_1


RAM_Tile_25_8

 (7 0)  (1313 128)  (1313 128)  Ram config bit: MEMT_bram_cbit_1

 (17 0)  (1323 128)  (1323 128)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (22 0)  (1328 128)  (1328 128)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (7 1)  (1313 129)  (1313 129)  Ram config bit: MEMT_bram_cbit_0

 (18 1)  (1324 129)  (1324 129)  routing T_25_8.sp4_r_v_b_34 <X> T_25_8.lc_trk_g0_1
 (21 1)  (1327 129)  (1327 129)  routing T_25_8.sp4_r_v_b_32 <X> T_25_8.lc_trk_g0_3
 (28 1)  (1334 129)  (1334 129)  routing T_25_8.lc_trk_g2_0 <X> T_25_8.input0_0
 (29 1)  (1335 129)  (1335 129)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g2_0 input0_0
 (0 2)  (1306 130)  (1306 130)  routing T_25_8.glb_netwk_6 <X> T_25_8.wire_bram/ram/WCLK
 (1 2)  (1307 130)  (1307 130)  routing T_25_8.glb_netwk_6 <X> T_25_8.wire_bram/ram/WCLK
 (2 2)  (1308 130)  (1308 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 130)  (1313 130)  Ram config bit: MEMT_bram_cbit_3

 (7 3)  (1313 131)  (1313 131)  Ram config bit: MEMT_bram_cbit_2

 (28 3)  (1334 131)  (1334 131)  routing T_25_8.lc_trk_g2_1 <X> T_25_8.input0_1
 (29 3)  (1335 131)  (1335 131)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g2_1 input0_1
 (0 4)  (1306 132)  (1306 132)  routing T_25_8.lc_trk_g2_2 <X> T_25_8.wire_bram/ram/WCLKE
 (1 4)  (1307 132)  (1307 132)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_bram/ram/WCLKE
 (22 4)  (1328 132)  (1328 132)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (1 5)  (1307 133)  (1307 133)  routing T_25_8.lc_trk_g2_2 <X> T_25_8.wire_bram/ram/WCLKE
 (21 5)  (1327 133)  (1327 133)  routing T_25_8.sp4_r_v_b_27 <X> T_25_8.lc_trk_g1_3
 (26 5)  (1332 133)  (1332 133)  routing T_25_8.lc_trk_g1_3 <X> T_25_8.input0_2
 (27 5)  (1333 133)  (1333 133)  routing T_25_8.lc_trk_g1_3 <X> T_25_8.input0_2
 (29 5)  (1335 133)  (1335 133)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g1_3 input0_2
 (3 6)  (1309 134)  (1309 134)  routing T_25_8.sp12_v_b_0 <X> T_25_8.sp12_v_t_23
 (16 6)  (1322 134)  (1322 134)  routing T_25_8.sp4_v_b_13 <X> T_25_8.lc_trk_g1_5
 (17 6)  (1323 134)  (1323 134)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (1324 134)  (1324 134)  routing T_25_8.sp4_v_b_13 <X> T_25_8.lc_trk_g1_5
 (22 6)  (1328 134)  (1328 134)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (18 7)  (1324 135)  (1324 135)  routing T_25_8.sp4_v_b_13 <X> T_25_8.lc_trk_g1_5
 (21 7)  (1327 135)  (1327 135)  routing T_25_8.sp4_r_v_b_31 <X> T_25_8.lc_trk_g1_7
 (26 7)  (1332 135)  (1332 135)  routing T_25_8.lc_trk_g0_3 <X> T_25_8.input0_3
 (29 7)  (1335 135)  (1335 135)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g0_3 input0_3
 (14 8)  (1320 136)  (1320 136)  routing T_25_8.sp4_v_t_13 <X> T_25_8.lc_trk_g2_0
 (16 8)  (1322 136)  (1322 136)  routing T_25_8.sp4_v_b_33 <X> T_25_8.lc_trk_g2_1
 (17 8)  (1323 136)  (1323 136)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (1324 136)  (1324 136)  routing T_25_8.sp4_v_b_33 <X> T_25_8.lc_trk_g2_1
 (22 8)  (1328 136)  (1328 136)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (28 8)  (1334 136)  (1334 136)  routing T_25_8.lc_trk_g2_3 <X> T_25_8.wire_bram/ram/WDATA_3
 (29 8)  (1335 136)  (1335 136)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_3
 (41 8)  (1347 136)  (1347 136)  Enable bit of Mux _out_links/OutMuxb_4 => wire_bram/ram/RDATA_3 sp4_r_v_b_41
 (16 9)  (1322 137)  (1322 137)  routing T_25_8.sp4_v_t_13 <X> T_25_8.lc_trk_g2_0
 (17 9)  (1323 137)  (1323 137)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_13 lc_trk_g2_0
 (18 9)  (1324 137)  (1324 137)  routing T_25_8.sp4_v_b_33 <X> T_25_8.lc_trk_g2_1
 (21 9)  (1327 137)  (1327 137)  routing T_25_8.sp4_r_v_b_35 <X> T_25_8.lc_trk_g2_3
 (22 9)  (1328 137)  (1328 137)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_31 lc_trk_g2_2
 (23 9)  (1329 137)  (1329 137)  routing T_25_8.sp4_v_t_31 <X> T_25_8.lc_trk_g2_2
 (24 9)  (1330 137)  (1330 137)  routing T_25_8.sp4_v_t_31 <X> T_25_8.lc_trk_g2_2
 (26 9)  (1332 137)  (1332 137)  routing T_25_8.lc_trk_g3_3 <X> T_25_8.input0_4
 (27 9)  (1333 137)  (1333 137)  routing T_25_8.lc_trk_g3_3 <X> T_25_8.input0_4
 (28 9)  (1334 137)  (1334 137)  routing T_25_8.lc_trk_g3_3 <X> T_25_8.input0_4
 (29 9)  (1335 137)  (1335 137)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g3_3 input0_4
 (30 9)  (1336 137)  (1336 137)  routing T_25_8.lc_trk_g2_3 <X> T_25_8.wire_bram/ram/WDATA_3
 (21 10)  (1327 138)  (1327 138)  routing T_25_8.sp4_h_r_47 <X> T_25_8.lc_trk_g2_7
 (22 10)  (1328 138)  (1328 138)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_47 lc_trk_g2_7
 (23 10)  (1329 138)  (1329 138)  routing T_25_8.sp4_h_r_47 <X> T_25_8.lc_trk_g2_7
 (24 10)  (1330 138)  (1330 138)  routing T_25_8.sp4_h_r_47 <X> T_25_8.lc_trk_g2_7
 (35 10)  (1341 138)  (1341 138)  routing T_25_8.lc_trk_g2_7 <X> T_25_8.input2_5
 (21 11)  (1327 139)  (1327 139)  routing T_25_8.sp4_h_r_47 <X> T_25_8.lc_trk_g2_7
 (29 11)  (1335 139)  (1335 139)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g0_1 input0_5
 (32 11)  (1338 139)  (1338 139)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g2_7 input2_5
 (33 11)  (1339 139)  (1339 139)  routing T_25_8.lc_trk_g2_7 <X> T_25_8.input2_5
 (35 11)  (1341 139)  (1341 139)  routing T_25_8.lc_trk_g2_7 <X> T_25_8.input2_5
 (14 12)  (1320 140)  (1320 140)  routing T_25_8.sp4_h_l_29 <X> T_25_8.lc_trk_g3_0
 (21 12)  (1327 140)  (1327 140)  routing T_25_8.sp4_v_t_22 <X> T_25_8.lc_trk_g3_3
 (22 12)  (1328 140)  (1328 140)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (1329 140)  (1329 140)  routing T_25_8.sp4_v_t_22 <X> T_25_8.lc_trk_g3_3
 (26 12)  (1332 140)  (1332 140)  routing T_25_8.lc_trk_g1_7 <X> T_25_8.input0_6
 (35 12)  (1341 140)  (1341 140)  routing T_25_8.lc_trk_g3_5 <X> T_25_8.input2_6
 (14 13)  (1320 141)  (1320 141)  routing T_25_8.sp4_h_l_29 <X> T_25_8.lc_trk_g3_0
 (15 13)  (1321 141)  (1321 141)  routing T_25_8.sp4_h_l_29 <X> T_25_8.lc_trk_g3_0
 (16 13)  (1322 141)  (1322 141)  routing T_25_8.sp4_h_l_29 <X> T_25_8.lc_trk_g3_0
 (17 13)  (1323 141)  (1323 141)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_29 lc_trk_g3_0
 (21 13)  (1327 141)  (1327 141)  routing T_25_8.sp4_v_t_22 <X> T_25_8.lc_trk_g3_3
 (26 13)  (1332 141)  (1332 141)  routing T_25_8.lc_trk_g1_7 <X> T_25_8.input0_6
 (27 13)  (1333 141)  (1333 141)  routing T_25_8.lc_trk_g1_7 <X> T_25_8.input0_6
 (29 13)  (1335 141)  (1335 141)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g1_7 input0_6
 (32 13)  (1338 141)  (1338 141)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g3_5 input2_6
 (33 13)  (1339 141)  (1339 141)  routing T_25_8.lc_trk_g3_5 <X> T_25_8.input2_6
 (34 13)  (1340 141)  (1340 141)  routing T_25_8.lc_trk_g3_5 <X> T_25_8.input2_6
 (1 14)  (1307 142)  (1307 142)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (14 14)  (1320 142)  (1320 142)  routing T_25_8.sp4_h_r_36 <X> T_25_8.lc_trk_g3_4
 (15 14)  (1321 142)  (1321 142)  routing T_25_8.sp4_h_r_37 <X> T_25_8.lc_trk_g3_5
 (16 14)  (1322 142)  (1322 142)  routing T_25_8.sp4_h_r_37 <X> T_25_8.lc_trk_g3_5
 (17 14)  (1323 142)  (1323 142)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_37 lc_trk_g3_5
 (18 14)  (1324 142)  (1324 142)  routing T_25_8.sp4_h_r_37 <X> T_25_8.lc_trk_g3_5
 (26 14)  (1332 142)  (1332 142)  routing T_25_8.lc_trk_g3_4 <X> T_25_8.input0_7
 (0 15)  (1306 143)  (1306 143)  routing T_25_8.lc_trk_g1_5 <X> T_25_8.wire_bram/ram/WE
 (1 15)  (1307 143)  (1307 143)  routing T_25_8.lc_trk_g1_5 <X> T_25_8.wire_bram/ram/WE
 (7 15)  (1313 143)  (1313 143)  Column buffer control bit: MEMT_colbuf_cntl_6

 (15 15)  (1321 143)  (1321 143)  routing T_25_8.sp4_h_r_36 <X> T_25_8.lc_trk_g3_4
 (16 15)  (1322 143)  (1322 143)  routing T_25_8.sp4_h_r_36 <X> T_25_8.lc_trk_g3_4
 (17 15)  (1323 143)  (1323 143)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (27 15)  (1333 143)  (1333 143)  routing T_25_8.lc_trk_g3_4 <X> T_25_8.input0_7
 (28 15)  (1334 143)  (1334 143)  routing T_25_8.lc_trk_g3_4 <X> T_25_8.input0_7
 (29 15)  (1335 143)  (1335 143)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g3_4 input0_7
 (32 15)  (1338 143)  (1338 143)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g3_0 input2_7
 (33 15)  (1339 143)  (1339 143)  routing T_25_8.lc_trk_g3_0 <X> T_25_8.input2_7
 (34 15)  (1340 143)  (1340 143)  routing T_25_8.lc_trk_g3_0 <X> T_25_8.input2_7


LogicTile_26_8

 (5 2)  (1353 130)  (1353 130)  routing T_26_8.sp4_v_t_43 <X> T_26_8.sp4_h_l_37
 (8 2)  (1356 130)  (1356 130)  routing T_26_8.sp4_v_t_42 <X> T_26_8.sp4_h_l_36
 (9 2)  (1357 130)  (1357 130)  routing T_26_8.sp4_v_t_42 <X> T_26_8.sp4_h_l_36
 (10 2)  (1358 130)  (1358 130)  routing T_26_8.sp4_v_t_42 <X> T_26_8.sp4_h_l_36
 (4 3)  (1352 131)  (1352 131)  routing T_26_8.sp4_v_t_43 <X> T_26_8.sp4_h_l_37
 (6 3)  (1354 131)  (1354 131)  routing T_26_8.sp4_v_t_43 <X> T_26_8.sp4_h_l_37
 (8 5)  (1356 133)  (1356 133)  routing T_26_8.sp4_v_t_36 <X> T_26_8.sp4_v_b_4
 (10 5)  (1358 133)  (1358 133)  routing T_26_8.sp4_v_t_36 <X> T_26_8.sp4_v_b_4
 (19 5)  (1367 133)  (1367 133)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5
 (6 6)  (1354 134)  (1354 134)  routing T_26_8.sp4_h_l_47 <X> T_26_8.sp4_v_t_38
 (12 6)  (1360 134)  (1360 134)  routing T_26_8.sp4_v_t_46 <X> T_26_8.sp4_h_l_40
 (11 7)  (1359 135)  (1359 135)  routing T_26_8.sp4_v_t_46 <X> T_26_8.sp4_h_l_40
 (13 7)  (1361 135)  (1361 135)  routing T_26_8.sp4_v_t_46 <X> T_26_8.sp4_h_l_40
 (4 8)  (1352 136)  (1352 136)  routing T_26_8.sp4_h_l_37 <X> T_26_8.sp4_v_b_6
 (6 8)  (1354 136)  (1354 136)  routing T_26_8.sp4_h_l_37 <X> T_26_8.sp4_v_b_6
 (5 9)  (1353 137)  (1353 137)  routing T_26_8.sp4_h_l_37 <X> T_26_8.sp4_v_b_6
 (8 9)  (1356 137)  (1356 137)  routing T_26_8.sp4_h_l_36 <X> T_26_8.sp4_v_b_7
 (9 9)  (1357 137)  (1357 137)  routing T_26_8.sp4_h_l_36 <X> T_26_8.sp4_v_b_7
 (10 9)  (1358 137)  (1358 137)  routing T_26_8.sp4_h_l_36 <X> T_26_8.sp4_v_b_7
 (11 12)  (1359 140)  (1359 140)  routing T_26_8.sp4_h_l_40 <X> T_26_8.sp4_v_b_11
 (13 12)  (1361 140)  (1361 140)  routing T_26_8.sp4_h_l_40 <X> T_26_8.sp4_v_b_11
 (12 13)  (1360 141)  (1360 141)  routing T_26_8.sp4_h_l_40 <X> T_26_8.sp4_v_b_11


LogicTile_27_8

 (8 4)  (1410 132)  (1410 132)  routing T_27_8.sp4_h_l_45 <X> T_27_8.sp4_h_r_4
 (10 4)  (1412 132)  (1412 132)  routing T_27_8.sp4_h_l_45 <X> T_27_8.sp4_h_r_4


LogicTile_28_8



LogicTile_29_8



LogicTile_30_8



LogicTile_31_8

 (4 1)  (1622 129)  (1622 129)  routing T_31_8.sp4_h_l_41 <X> T_31_8.sp4_h_r_0
 (6 1)  (1624 129)  (1624 129)  routing T_31_8.sp4_h_l_41 <X> T_31_8.sp4_h_r_0


LogicTile_32_8



IO_Tile_33_8

 (13 7)  (1739 135)  (1739 135)  routing T_33_8.span4_horz_13 <X> T_33_8.span4_vert_b_2
 (14 7)  (1740 135)  (1740 135)  routing T_33_8.span4_horz_13 <X> T_33_8.span4_vert_b_2


LogicTile_3_7

 (19 5)  (145 117)  (145 117)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5


LogicTile_13_7

 (3 4)  (657 116)  (657 116)  routing T_13_7.sp12_v_t_23 <X> T_13_7.sp12_h_r_0
 (3 12)  (657 124)  (657 124)  routing T_13_7.sp12_v_t_22 <X> T_13_7.sp12_h_r_1


LogicTile_14_7

 (3 12)  (711 124)  (711 124)  routing T_14_7.sp12_v_t_22 <X> T_14_7.sp12_h_r_1


LogicTile_21_7

 (19 9)  (1109 121)  (1109 121)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9


LogicTile_22_7

 (13 1)  (1157 113)  (1157 113)  routing T_22_7.sp4_v_t_44 <X> T_22_7.sp4_h_r_2
 (19 9)  (1163 121)  (1163 121)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9
 (2 10)  (1146 122)  (1146 122)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21
 (4 12)  (1148 124)  (1148 124)  routing T_22_7.sp4_v_t_44 <X> T_22_7.sp4_v_b_9


LogicTile_23_7

 (4 2)  (1202 114)  (1202 114)  routing T_23_7.sp4_h_r_0 <X> T_23_7.sp4_v_t_37
 (5 3)  (1203 115)  (1203 115)  routing T_23_7.sp4_h_r_0 <X> T_23_7.sp4_v_t_37
 (2 10)  (1200 122)  (1200 122)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21


RAM_Tile_25_7

 (14 0)  (1320 112)  (1320 112)  routing T_25_7.sp12_h_r_0 <X> T_25_7.lc_trk_g0_0
 (3 1)  (1309 113)  (1309 113)  routing T_25_7.sp12_h_l_23 <X> T_25_7.sp12_v_b_0
 (7 1)  (1313 113)  (1313 113)  Ram config bit: MEMB_Power_Up_Control

 (14 1)  (1320 113)  (1320 113)  routing T_25_7.sp12_h_r_0 <X> T_25_7.lc_trk_g0_0
 (15 1)  (1321 113)  (1321 113)  routing T_25_7.sp12_h_r_0 <X> T_25_7.lc_trk_g0_0
 (17 1)  (1323 113)  (1323 113)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_0 lc_trk_g0_0
 (27 1)  (1333 113)  (1333 113)  routing T_25_7.lc_trk_g1_1 <X> T_25_7.input0_0
 (29 1)  (1335 113)  (1335 113)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g1_1 input0_0
 (0 2)  (1306 114)  (1306 114)  routing T_25_7.glb_netwk_6 <X> T_25_7.wire_bram/ram/RCLK
 (1 2)  (1307 114)  (1307 114)  routing T_25_7.glb_netwk_6 <X> T_25_7.wire_bram/ram/RCLK
 (2 2)  (1308 114)  (1308 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (28 3)  (1334 115)  (1334 115)  routing T_25_7.lc_trk_g2_1 <X> T_25_7.input0_1
 (29 3)  (1335 115)  (1335 115)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g2_1 input0_1
 (15 4)  (1321 116)  (1321 116)  routing T_25_7.sp12_h_r_1 <X> T_25_7.lc_trk_g1_1
 (17 4)  (1323 116)  (1323 116)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_1 lc_trk_g1_1
 (18 4)  (1324 116)  (1324 116)  routing T_25_7.sp12_h_r_1 <X> T_25_7.lc_trk_g1_1
 (3 5)  (1309 117)  (1309 117)  routing T_25_7.sp12_h_l_23 <X> T_25_7.sp12_h_r_0
 (18 5)  (1324 117)  (1324 117)  routing T_25_7.sp12_h_r_1 <X> T_25_7.lc_trk_g1_1
 (29 5)  (1335 117)  (1335 117)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g0_0 input0_2
 (26 6)  (1332 118)  (1332 118)  routing T_25_7.lc_trk_g1_6 <X> T_25_7.input0_3
 (22 7)  (1328 119)  (1328 119)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_22 lc_trk_g1_6
 (23 7)  (1329 119)  (1329 119)  routing T_25_7.sp12_h_r_22 <X> T_25_7.lc_trk_g1_6
 (25 7)  (1331 119)  (1331 119)  routing T_25_7.sp12_h_r_22 <X> T_25_7.lc_trk_g1_6
 (26 7)  (1332 119)  (1332 119)  routing T_25_7.lc_trk_g1_6 <X> T_25_7.input0_3
 (27 7)  (1333 119)  (1333 119)  routing T_25_7.lc_trk_g1_6 <X> T_25_7.input0_3
 (29 7)  (1335 119)  (1335 119)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g1_6 input0_3
 (13 8)  (1319 120)  (1319 120)  routing T_25_7.sp4_h_l_45 <X> T_25_7.sp4_v_b_8
 (16 8)  (1322 120)  (1322 120)  routing T_25_7.sp4_v_t_20 <X> T_25_7.lc_trk_g2_1
 (17 8)  (1323 120)  (1323 120)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_20 lc_trk_g2_1
 (18 8)  (1324 120)  (1324 120)  routing T_25_7.sp4_v_t_20 <X> T_25_7.lc_trk_g2_1
 (21 8)  (1327 120)  (1327 120)  routing T_25_7.sp4_h_r_43 <X> T_25_7.lc_trk_g2_3
 (22 8)  (1328 120)  (1328 120)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (1329 120)  (1329 120)  routing T_25_7.sp4_h_r_43 <X> T_25_7.lc_trk_g2_3
 (24 8)  (1330 120)  (1330 120)  routing T_25_7.sp4_h_r_43 <X> T_25_7.lc_trk_g2_3
 (26 8)  (1332 120)  (1332 120)  routing T_25_7.lc_trk_g3_7 <X> T_25_7.input0_4
 (28 8)  (1334 120)  (1334 120)  routing T_25_7.lc_trk_g2_7 <X> T_25_7.wire_bram/ram/WDATA_11
 (29 8)  (1335 120)  (1335 120)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_7 wire_bram/ram/WDATA_11
 (30 8)  (1336 120)  (1336 120)  routing T_25_7.lc_trk_g2_7 <X> T_25_7.wire_bram/ram/WDATA_11
 (3 9)  (1309 121)  (1309 121)  routing T_25_7.sp12_h_l_22 <X> T_25_7.sp12_v_b_1
 (12 9)  (1318 121)  (1318 121)  routing T_25_7.sp4_h_l_45 <X> T_25_7.sp4_v_b_8
 (18 9)  (1324 121)  (1324 121)  routing T_25_7.sp4_v_t_20 <X> T_25_7.lc_trk_g2_1
 (21 9)  (1327 121)  (1327 121)  routing T_25_7.sp4_h_r_43 <X> T_25_7.lc_trk_g2_3
 (26 9)  (1332 121)  (1332 121)  routing T_25_7.lc_trk_g3_7 <X> T_25_7.input0_4
 (27 9)  (1333 121)  (1333 121)  routing T_25_7.lc_trk_g3_7 <X> T_25_7.input0_4
 (28 9)  (1334 121)  (1334 121)  routing T_25_7.lc_trk_g3_7 <X> T_25_7.input0_4
 (29 9)  (1335 121)  (1335 121)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g3_7 input0_4
 (30 9)  (1336 121)  (1336 121)  routing T_25_7.lc_trk_g2_7 <X> T_25_7.wire_bram/ram/WDATA_11
 (37 9)  (1343 121)  (1343 121)  Enable bit of Mux _out_links/OutMux7_4 => wire_bram/ram/RDATA_11 sp4_h_r_24
 (14 10)  (1320 122)  (1320 122)  routing T_25_7.sp4_v_b_28 <X> T_25_7.lc_trk_g2_4
 (16 10)  (1322 122)  (1322 122)  routing T_25_7.sp12_v_t_18 <X> T_25_7.lc_trk_g2_5
 (17 10)  (1323 122)  (1323 122)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_18 lc_trk_g2_5
 (21 10)  (1327 122)  (1327 122)  routing T_25_7.sp4_h_l_26 <X> T_25_7.lc_trk_g2_7
 (22 10)  (1328 122)  (1328 122)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_26 lc_trk_g2_7
 (23 10)  (1329 122)  (1329 122)  routing T_25_7.sp4_h_l_26 <X> T_25_7.lc_trk_g2_7
 (24 10)  (1330 122)  (1330 122)  routing T_25_7.sp4_h_l_26 <X> T_25_7.lc_trk_g2_7
 (25 10)  (1331 122)  (1331 122)  routing T_25_7.sp4_h_r_46 <X> T_25_7.lc_trk_g2_6
 (35 10)  (1341 122)  (1341 122)  routing T_25_7.lc_trk_g2_5 <X> T_25_7.input2_5
 (16 11)  (1322 123)  (1322 123)  routing T_25_7.sp4_v_b_28 <X> T_25_7.lc_trk_g2_4
 (17 11)  (1323 123)  (1323 123)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_28 lc_trk_g2_4
 (18 11)  (1324 123)  (1324 123)  routing T_25_7.sp12_v_t_18 <X> T_25_7.lc_trk_g2_5
 (22 11)  (1328 123)  (1328 123)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (1329 123)  (1329 123)  routing T_25_7.sp4_h_r_46 <X> T_25_7.lc_trk_g2_6
 (24 11)  (1330 123)  (1330 123)  routing T_25_7.sp4_h_r_46 <X> T_25_7.lc_trk_g2_6
 (25 11)  (1331 123)  (1331 123)  routing T_25_7.sp4_h_r_46 <X> T_25_7.lc_trk_g2_6
 (26 11)  (1332 123)  (1332 123)  routing T_25_7.lc_trk_g2_3 <X> T_25_7.input0_5
 (28 11)  (1334 123)  (1334 123)  routing T_25_7.lc_trk_g2_3 <X> T_25_7.input0_5
 (29 11)  (1335 123)  (1335 123)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g2_3 input0_5
 (32 11)  (1338 123)  (1338 123)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g2_5 input2_5
 (33 11)  (1339 123)  (1339 123)  routing T_25_7.lc_trk_g2_5 <X> T_25_7.input2_5
 (15 12)  (1321 124)  (1321 124)  routing T_25_7.sp4_v_b_41 <X> T_25_7.lc_trk_g3_1
 (16 12)  (1322 124)  (1322 124)  routing T_25_7.sp4_v_b_41 <X> T_25_7.lc_trk_g3_1
 (17 12)  (1323 124)  (1323 124)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_41 lc_trk_g3_1
 (25 12)  (1331 124)  (1331 124)  routing T_25_7.sp4_v_t_15 <X> T_25_7.lc_trk_g3_2
 (26 12)  (1332 124)  (1332 124)  routing T_25_7.lc_trk_g2_6 <X> T_25_7.input0_6
 (3 13)  (1309 125)  (1309 125)  routing T_25_7.sp12_h_l_22 <X> T_25_7.sp12_h_r_1
 (22 13)  (1328 125)  (1328 125)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_15 lc_trk_g3_2
 (23 13)  (1329 125)  (1329 125)  routing T_25_7.sp4_v_t_15 <X> T_25_7.lc_trk_g3_2
 (26 13)  (1332 125)  (1332 125)  routing T_25_7.lc_trk_g2_6 <X> T_25_7.input0_6
 (28 13)  (1334 125)  (1334 125)  routing T_25_7.lc_trk_g2_6 <X> T_25_7.input0_6
 (29 13)  (1335 125)  (1335 125)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g2_6 input0_6
 (32 13)  (1338 125)  (1338 125)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g3_1 input2_6
 (33 13)  (1339 125)  (1339 125)  routing T_25_7.lc_trk_g3_1 <X> T_25_7.input2_6
 (34 13)  (1340 125)  (1340 125)  routing T_25_7.lc_trk_g3_1 <X> T_25_7.input2_6
 (0 14)  (1306 126)  (1306 126)  routing T_25_7.lc_trk_g2_4 <X> T_25_7.wire_bram/ram/RE
 (1 14)  (1307 126)  (1307 126)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (22 14)  (1328 126)  (1328 126)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_34 lc_trk_g3_7
 (23 14)  (1329 126)  (1329 126)  routing T_25_7.sp4_v_t_34 <X> T_25_7.lc_trk_g3_7
 (24 14)  (1330 126)  (1330 126)  routing T_25_7.sp4_v_t_34 <X> T_25_7.lc_trk_g3_7
 (25 14)  (1331 126)  (1331 126)  routing T_25_7.sp4_v_t_27 <X> T_25_7.lc_trk_g3_6
 (26 14)  (1332 126)  (1332 126)  routing T_25_7.lc_trk_g3_6 <X> T_25_7.input0_7
 (1 15)  (1307 127)  (1307 127)  routing T_25_7.lc_trk_g2_4 <X> T_25_7.wire_bram/ram/RE
 (22 15)  (1328 127)  (1328 127)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_t_27 lc_trk_g3_6
 (23 15)  (1329 127)  (1329 127)  routing T_25_7.sp4_v_t_27 <X> T_25_7.lc_trk_g3_6
 (25 15)  (1331 127)  (1331 127)  routing T_25_7.sp4_v_t_27 <X> T_25_7.lc_trk_g3_6
 (26 15)  (1332 127)  (1332 127)  routing T_25_7.lc_trk_g3_6 <X> T_25_7.input0_7
 (27 15)  (1333 127)  (1333 127)  routing T_25_7.lc_trk_g3_6 <X> T_25_7.input0_7
 (28 15)  (1334 127)  (1334 127)  routing T_25_7.lc_trk_g3_6 <X> T_25_7.input0_7
 (29 15)  (1335 127)  (1335 127)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g3_6 input0_7
 (32 15)  (1338 127)  (1338 127)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g3_2 input2_7
 (33 15)  (1339 127)  (1339 127)  routing T_25_7.lc_trk_g3_2 <X> T_25_7.input2_7
 (34 15)  (1340 127)  (1340 127)  routing T_25_7.lc_trk_g3_2 <X> T_25_7.input2_7
 (35 15)  (1341 127)  (1341 127)  routing T_25_7.lc_trk_g3_2 <X> T_25_7.input2_7


LogicTile_26_7

 (11 0)  (1359 112)  (1359 112)  routing T_26_7.sp4_h_l_45 <X> T_26_7.sp4_v_b_2
 (13 0)  (1361 112)  (1361 112)  routing T_26_7.sp4_h_l_45 <X> T_26_7.sp4_v_b_2
 (12 1)  (1360 113)  (1360 113)  routing T_26_7.sp4_h_l_45 <X> T_26_7.sp4_v_b_2
 (5 10)  (1353 122)  (1353 122)  routing T_26_7.sp4_v_t_43 <X> T_26_7.sp4_h_l_43
 (6 11)  (1354 123)  (1354 123)  routing T_26_7.sp4_v_t_43 <X> T_26_7.sp4_h_l_43
 (13 12)  (1361 124)  (1361 124)  routing T_26_7.sp4_h_l_46 <X> T_26_7.sp4_v_b_11
 (12 13)  (1360 125)  (1360 125)  routing T_26_7.sp4_h_l_46 <X> T_26_7.sp4_v_b_11
 (12 14)  (1360 126)  (1360 126)  routing T_26_7.sp4_v_t_46 <X> T_26_7.sp4_h_l_46
 (11 15)  (1359 127)  (1359 127)  routing T_26_7.sp4_v_t_46 <X> T_26_7.sp4_h_l_46


IO_Tile_0_6

 (16 0)  (1 96)  (1 96)  IOB_0 IO Functioning bit
 (17 3)  (0 99)  (0 99)  IOB_0 IO Functioning bit
 (12 4)  (5 100)  (5 100)  routing T_0_6.lc_trk_g1_3 <X> T_0_6.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 100)  (1 100)  IOB_0 IO Functioning bit
 (12 5)  (5 101)  (5 101)  routing T_0_6.lc_trk_g1_3 <X> T_0_6.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 101)  (4 101)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 102)  (15 102)  IO control bit: IOLEFT_REN_0

 (5 10)  (12 106)  (12 106)  routing T_0_6.span4_vert_b_11 <X> T_0_6.lc_trk_g1_3
 (7 10)  (10 106)  (10 106)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_b_11 lc_trk_g1_3
 (8 10)  (9 106)  (9 106)  routing T_0_6.span4_vert_b_11 <X> T_0_6.lc_trk_g1_3


LogicTile_16_6

 (3 4)  (819 100)  (819 100)  routing T_16_6.sp12_v_t_23 <X> T_16_6.sp12_h_r_0


LogicTile_17_6

 (3 0)  (877 96)  (877 96)  routing T_17_6.sp12_v_t_23 <X> T_17_6.sp12_v_b_0


LogicTile_22_6

 (12 0)  (1156 96)  (1156 96)  routing T_22_6.sp4_v_t_39 <X> T_22_6.sp4_h_r_2
 (2 4)  (1146 100)  (1146 100)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_24_6

 (9 8)  (1261 104)  (1261 104)  routing T_24_6.sp4_v_t_42 <X> T_24_6.sp4_h_r_7


RAM_Tile_25_6

 (5 0)  (1311 96)  (1311 96)  routing T_25_6.sp4_v_t_37 <X> T_25_6.sp4_h_r_0
 (6 0)  (1312 96)  (1312 96)  routing T_25_6.sp4_v_t_44 <X> T_25_6.sp4_v_b_0
 (7 0)  (1313 96)  (1313 96)  Ram config bit: MEMT_bram_cbit_1

 (15 0)  (1321 96)  (1321 96)  routing T_25_6.sp4_h_r_9 <X> T_25_6.lc_trk_g0_1
 (16 0)  (1322 96)  (1322 96)  routing T_25_6.sp4_h_r_9 <X> T_25_6.lc_trk_g0_1
 (17 0)  (1323 96)  (1323 96)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (1324 96)  (1324 96)  routing T_25_6.sp4_h_r_9 <X> T_25_6.lc_trk_g0_1
 (22 0)  (1328 96)  (1328 96)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (25 0)  (1331 96)  (1331 96)  routing T_25_6.sp4_h_l_7 <X> T_25_6.lc_trk_g0_2
 (5 1)  (1311 97)  (1311 97)  routing T_25_6.sp4_v_t_44 <X> T_25_6.sp4_v_b_0
 (7 1)  (1313 97)  (1313 97)  Ram config bit: MEMT_bram_cbit_0

 (8 1)  (1314 97)  (1314 97)  routing T_25_6.sp4_h_l_42 <X> T_25_6.sp4_v_b_1
 (9 1)  (1315 97)  (1315 97)  routing T_25_6.sp4_h_l_42 <X> T_25_6.sp4_v_b_1
 (10 1)  (1316 97)  (1316 97)  routing T_25_6.sp4_h_l_42 <X> T_25_6.sp4_v_b_1
 (14 1)  (1320 97)  (1320 97)  routing T_25_6.sp4_h_r_0 <X> T_25_6.lc_trk_g0_0
 (15 1)  (1321 97)  (1321 97)  routing T_25_6.sp4_h_r_0 <X> T_25_6.lc_trk_g0_0
 (16 1)  (1322 97)  (1322 97)  routing T_25_6.sp4_h_r_0 <X> T_25_6.lc_trk_g0_0
 (17 1)  (1323 97)  (1323 97)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (21 1)  (1327 97)  (1327 97)  routing T_25_6.sp4_r_v_b_32 <X> T_25_6.lc_trk_g0_3
 (22 1)  (1328 97)  (1328 97)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (1329 97)  (1329 97)  routing T_25_6.sp4_h_l_7 <X> T_25_6.lc_trk_g0_2
 (24 1)  (1330 97)  (1330 97)  routing T_25_6.sp4_h_l_7 <X> T_25_6.lc_trk_g0_2
 (25 1)  (1331 97)  (1331 97)  routing T_25_6.sp4_h_l_7 <X> T_25_6.lc_trk_g0_2
 (29 1)  (1335 97)  (1335 97)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g0_0 input0_0
 (0 2)  (1306 98)  (1306 98)  routing T_25_6.glb_netwk_6 <X> T_25_6.wire_bram/ram/WCLK
 (1 2)  (1307 98)  (1307 98)  routing T_25_6.glb_netwk_6 <X> T_25_6.wire_bram/ram/WCLK
 (2 2)  (1308 98)  (1308 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 98)  (1313 98)  Ram config bit: MEMT_bram_cbit_3

 (22 2)  (1328 98)  (1328 98)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (7 3)  (1313 99)  (1313 99)  Ram config bit: MEMT_bram_cbit_2

 (9 3)  (1315 99)  (1315 99)  routing T_25_6.sp4_v_b_5 <X> T_25_6.sp4_v_t_36
 (10 3)  (1316 99)  (1316 99)  routing T_25_6.sp4_v_b_5 <X> T_25_6.sp4_v_t_36
 (21 3)  (1327 99)  (1327 99)  routing T_25_6.sp4_r_v_b_31 <X> T_25_6.lc_trk_g0_7
 (22 3)  (1328 99)  (1328 99)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (1331 99)  (1331 99)  routing T_25_6.sp4_r_v_b_30 <X> T_25_6.lc_trk_g0_6
 (29 3)  (1335 99)  (1335 99)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g0_1 input0_1
 (1 4)  (1307 100)  (1307 100)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_bram/ram/WCLKE
 (21 4)  (1327 100)  (1327 100)  routing T_25_6.sp4_h_r_11 <X> T_25_6.lc_trk_g1_3
 (22 4)  (1328 100)  (1328 100)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (1329 100)  (1329 100)  routing T_25_6.sp4_h_r_11 <X> T_25_6.lc_trk_g1_3
 (24 4)  (1330 100)  (1330 100)  routing T_25_6.sp4_h_r_11 <X> T_25_6.lc_trk_g1_3
 (1 5)  (1307 101)  (1307 101)  routing T_25_6.lc_trk_g0_2 <X> T_25_6.wire_bram/ram/WCLKE
 (4 5)  (1310 101)  (1310 101)  routing T_25_6.sp4_h_l_42 <X> T_25_6.sp4_h_r_3
 (6 5)  (1312 101)  (1312 101)  routing T_25_6.sp4_h_l_42 <X> T_25_6.sp4_h_r_3
 (27 5)  (1333 101)  (1333 101)  routing T_25_6.lc_trk_g3_1 <X> T_25_6.input0_2
 (28 5)  (1334 101)  (1334 101)  routing T_25_6.lc_trk_g3_1 <X> T_25_6.input0_2
 (29 5)  (1335 101)  (1335 101)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g3_1 input0_2
 (4 6)  (1310 102)  (1310 102)  routing T_25_6.sp4_h_r_3 <X> T_25_6.sp4_v_t_38
 (26 6)  (1332 102)  (1332 102)  routing T_25_6.lc_trk_g2_5 <X> T_25_6.input0_3
 (5 7)  (1311 103)  (1311 103)  routing T_25_6.sp4_h_r_3 <X> T_25_6.sp4_v_t_38
 (14 7)  (1320 103)  (1320 103)  routing T_25_6.sp4_r_v_b_28 <X> T_25_6.lc_trk_g1_4
 (17 7)  (1323 103)  (1323 103)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (28 7)  (1334 103)  (1334 103)  routing T_25_6.lc_trk_g2_5 <X> T_25_6.input0_3
 (29 7)  (1335 103)  (1335 103)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g2_5 input0_3
 (11 8)  (1317 104)  (1317 104)  routing T_25_6.sp4_v_t_37 <X> T_25_6.sp4_v_b_8
 (13 8)  (1319 104)  (1319 104)  routing T_25_6.sp4_v_t_37 <X> T_25_6.sp4_v_b_8
 (15 8)  (1321 104)  (1321 104)  routing T_25_6.sp4_h_l_28 <X> T_25_6.lc_trk_g2_1
 (16 8)  (1322 104)  (1322 104)  routing T_25_6.sp4_h_l_28 <X> T_25_6.lc_trk_g2_1
 (17 8)  (1323 104)  (1323 104)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_l_28 lc_trk_g2_1
 (18 8)  (1324 104)  (1324 104)  routing T_25_6.sp4_h_l_28 <X> T_25_6.lc_trk_g2_1
 (22 8)  (1328 104)  (1328 104)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (27 8)  (1333 104)  (1333 104)  routing T_25_6.lc_trk_g1_4 <X> T_25_6.wire_bram/ram/WDATA_3
 (29 8)  (1335 104)  (1335 104)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_4 wire_bram/ram/WDATA_3
 (30 8)  (1336 104)  (1336 104)  routing T_25_6.lc_trk_g1_4 <X> T_25_6.wire_bram/ram/WDATA_3
 (39 8)  (1345 104)  (1345 104)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (18 9)  (1324 105)  (1324 105)  routing T_25_6.sp4_h_l_28 <X> T_25_6.lc_trk_g2_1
 (21 9)  (1327 105)  (1327 105)  routing T_25_6.sp4_r_v_b_35 <X> T_25_6.lc_trk_g2_3
 (26 9)  (1332 105)  (1332 105)  routing T_25_6.lc_trk_g1_3 <X> T_25_6.input0_4
 (27 9)  (1333 105)  (1333 105)  routing T_25_6.lc_trk_g1_3 <X> T_25_6.input0_4
 (29 9)  (1335 105)  (1335 105)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g1_3 input0_4
 (15 10)  (1321 106)  (1321 106)  routing T_25_6.sp4_h_r_45 <X> T_25_6.lc_trk_g2_5
 (16 10)  (1322 106)  (1322 106)  routing T_25_6.sp4_h_r_45 <X> T_25_6.lc_trk_g2_5
 (17 10)  (1323 106)  (1323 106)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (1324 106)  (1324 106)  routing T_25_6.sp4_h_r_45 <X> T_25_6.lc_trk_g2_5
 (18 11)  (1324 107)  (1324 107)  routing T_25_6.sp4_h_r_45 <X> T_25_6.lc_trk_g2_5
 (28 11)  (1334 107)  (1334 107)  routing T_25_6.lc_trk_g2_1 <X> T_25_6.input0_5
 (29 11)  (1335 107)  (1335 107)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g2_1 input0_5
 (32 11)  (1338 107)  (1338 107)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g0_3 input2_5
 (35 11)  (1341 107)  (1341 107)  routing T_25_6.lc_trk_g0_3 <X> T_25_6.input2_5
 (5 12)  (1311 108)  (1311 108)  routing T_25_6.sp4_v_t_44 <X> T_25_6.sp4_h_r_9
 (12 12)  (1318 108)  (1318 108)  routing T_25_6.sp4_v_t_46 <X> T_25_6.sp4_h_r_11
 (13 12)  (1319 108)  (1319 108)  routing T_25_6.sp4_v_t_46 <X> T_25_6.sp4_v_b_11
 (16 12)  (1322 108)  (1322 108)  routing T_25_6.sp12_v_b_17 <X> T_25_6.lc_trk_g3_1
 (17 12)  (1323 108)  (1323 108)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_b_17 lc_trk_g3_1
 (26 12)  (1332 108)  (1332 108)  routing T_25_6.lc_trk_g3_7 <X> T_25_6.input0_6
 (35 12)  (1341 108)  (1341 108)  routing T_25_6.lc_trk_g0_6 <X> T_25_6.input2_6
 (18 13)  (1324 109)  (1324 109)  routing T_25_6.sp12_v_b_17 <X> T_25_6.lc_trk_g3_1
 (26 13)  (1332 109)  (1332 109)  routing T_25_6.lc_trk_g3_7 <X> T_25_6.input0_6
 (27 13)  (1333 109)  (1333 109)  routing T_25_6.lc_trk_g3_7 <X> T_25_6.input0_6
 (28 13)  (1334 109)  (1334 109)  routing T_25_6.lc_trk_g3_7 <X> T_25_6.input0_6
 (29 13)  (1335 109)  (1335 109)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g3_7 input0_6
 (32 13)  (1338 109)  (1338 109)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g0_6 input2_6
 (35 13)  (1341 109)  (1341 109)  routing T_25_6.lc_trk_g0_6 <X> T_25_6.input2_6
 (0 14)  (1306 110)  (1306 110)  routing T_25_6.lc_trk_g3_5 <X> T_25_6.wire_bram/ram/WE
 (1 14)  (1307 110)  (1307 110)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (16 14)  (1322 110)  (1322 110)  routing T_25_6.sp4_v_b_37 <X> T_25_6.lc_trk_g3_5
 (17 14)  (1323 110)  (1323 110)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (1324 110)  (1324 110)  routing T_25_6.sp4_v_b_37 <X> T_25_6.lc_trk_g3_5
 (21 14)  (1327 110)  (1327 110)  routing T_25_6.sp4_h_l_26 <X> T_25_6.lc_trk_g3_7
 (22 14)  (1328 110)  (1328 110)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_26 lc_trk_g3_7
 (23 14)  (1329 110)  (1329 110)  routing T_25_6.sp4_h_l_26 <X> T_25_6.lc_trk_g3_7
 (24 14)  (1330 110)  (1330 110)  routing T_25_6.sp4_h_l_26 <X> T_25_6.lc_trk_g3_7
 (26 14)  (1332 110)  (1332 110)  routing T_25_6.lc_trk_g0_7 <X> T_25_6.input0_7
 (0 15)  (1306 111)  (1306 111)  routing T_25_6.lc_trk_g3_5 <X> T_25_6.wire_bram/ram/WE
 (1 15)  (1307 111)  (1307 111)  routing T_25_6.lc_trk_g3_5 <X> T_25_6.wire_bram/ram/WE
 (18 15)  (1324 111)  (1324 111)  routing T_25_6.sp4_v_b_37 <X> T_25_6.lc_trk_g3_5
 (26 15)  (1332 111)  (1332 111)  routing T_25_6.lc_trk_g0_7 <X> T_25_6.input0_7
 (29 15)  (1335 111)  (1335 111)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g0_7 input0_7
 (32 15)  (1338 111)  (1338 111)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g2_3 input2_7
 (33 15)  (1339 111)  (1339 111)  routing T_25_6.lc_trk_g2_3 <X> T_25_6.input2_7
 (35 15)  (1341 111)  (1341 111)  routing T_25_6.lc_trk_g2_3 <X> T_25_6.input2_7


LogicTile_26_6

 (8 5)  (1356 101)  (1356 101)  routing T_26_6.sp4_h_l_41 <X> T_26_6.sp4_v_b_4
 (9 5)  (1357 101)  (1357 101)  routing T_26_6.sp4_h_l_41 <X> T_26_6.sp4_v_b_4
 (8 6)  (1356 102)  (1356 102)  routing T_26_6.sp4_v_t_47 <X> T_26_6.sp4_h_l_41
 (9 6)  (1357 102)  (1357 102)  routing T_26_6.sp4_v_t_47 <X> T_26_6.sp4_h_l_41
 (10 6)  (1358 102)  (1358 102)  routing T_26_6.sp4_v_t_47 <X> T_26_6.sp4_h_l_41
 (13 8)  (1361 104)  (1361 104)  routing T_26_6.sp4_h_l_45 <X> T_26_6.sp4_v_b_8
 (12 9)  (1360 105)  (1360 105)  routing T_26_6.sp4_h_l_45 <X> T_26_6.sp4_v_b_8
 (12 10)  (1360 106)  (1360 106)  routing T_26_6.sp4_v_t_45 <X> T_26_6.sp4_h_l_45
 (10 11)  (1358 107)  (1358 107)  routing T_26_6.sp4_h_l_39 <X> T_26_6.sp4_v_t_42
 (11 11)  (1359 107)  (1359 107)  routing T_26_6.sp4_v_t_45 <X> T_26_6.sp4_h_l_45
 (13 12)  (1361 108)  (1361 108)  routing T_26_6.sp4_v_t_46 <X> T_26_6.sp4_v_b_11


LogicTile_31_6

 (3 12)  (1621 108)  (1621 108)  routing T_31_6.sp12_v_t_22 <X> T_31_6.sp12_h_r_1


IO_Tile_33_6

 (16 0)  (1742 96)  (1742 96)  IOB_0 IO Functioning bit
 (3 1)  (1729 97)  (1729 97)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 99)  (1743 99)  IOB_0 IO Functioning bit
 (12 4)  (1738 100)  (1738 100)  routing T_33_6.lc_trk_g1_5 <X> T_33_6.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 100)  (1739 100)  routing T_33_6.lc_trk_g1_5 <X> T_33_6.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 100)  (1742 100)  IOB_0 IO Functioning bit
 (13 5)  (1739 101)  (1739 101)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 102)  (1728 102)  IO control bit: IORIGHT_REN_0

 (4 6)  (1730 102)  (1730 102)  routing T_33_6.span4_vert_b_14 <X> T_33_6.lc_trk_g0_6
 (5 7)  (1731 103)  (1731 103)  routing T_33_6.span4_vert_b_14 <X> T_33_6.lc_trk_g0_6
 (7 7)  (1733 103)  (1733 103)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_b_14 lc_trk_g0_6
 (4 10)  (1730 106)  (1730 106)  routing T_33_6.span12_horz_2 <X> T_33_6.lc_trk_g1_2
 (10 10)  (1736 106)  (1736 106)  routing T_33_6.lc_trk_g0_6 <X> T_33_6.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1738 106)  (1738 106)  routing T_33_6.lc_trk_g1_2 <X> T_33_6.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 106)  (1742 106)  IOB_1 IO Functioning bit
 (4 11)  (1730 107)  (1730 107)  routing T_33_6.span12_horz_2 <X> T_33_6.lc_trk_g1_2
 (5 11)  (1731 107)  (1731 107)  routing T_33_6.span12_horz_2 <X> T_33_6.lc_trk_g1_2
 (7 11)  (1733 107)  (1733 107)  Enable bit of Mux _local_links/g1_mux_2 => span12_horz_2 lc_trk_g1_2
 (10 11)  (1736 107)  (1736 107)  routing T_33_6.lc_trk_g0_6 <X> T_33_6.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1737 107)  (1737 107)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_6 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 107)  (1738 107)  routing T_33_6.lc_trk_g1_2 <X> T_33_6.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 107)  (1739 107)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (1731 108)  (1731 108)  routing T_33_6.span4_vert_b_13 <X> T_33_6.lc_trk_g1_5
 (7 12)  (1733 108)  (1733 108)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_13 lc_trk_g1_5
 (8 12)  (1734 108)  (1734 108)  routing T_33_6.span4_vert_b_13 <X> T_33_6.lc_trk_g1_5
 (17 13)  (1743 109)  (1743 109)  IOB_1 IO Functioning bit
 (17 14)  (1743 110)  (1743 110)  IOB_1 IO Functioning bit


LogicTile_7_5

 (3 4)  (345 84)  (345 84)  routing T_7_5.sp12_v_t_23 <X> T_7_5.sp12_h_r_0


LogicTile_13_5

 (3 12)  (657 92)  (657 92)  routing T_13_5.sp12_v_t_22 <X> T_13_5.sp12_h_r_1


LogicTile_14_5

 (3 4)  (711 84)  (711 84)  routing T_14_5.sp12_v_t_23 <X> T_14_5.sp12_h_r_0


LogicTile_17_5

 (3 6)  (877 86)  (877 86)  routing T_17_5.sp12_v_b_0 <X> T_17_5.sp12_v_t_23


LogicTile_19_5

 (3 5)  (985 85)  (985 85)  routing T_19_5.sp12_h_l_23 <X> T_19_5.sp12_h_r_0


LogicTile_21_5

 (3 12)  (1093 92)  (1093 92)  routing T_21_5.sp12_v_t_22 <X> T_21_5.sp12_h_r_1


LogicTile_22_5

 (9 4)  (1153 84)  (1153 84)  routing T_22_5.sp4_v_t_41 <X> T_22_5.sp4_h_r_4
 (3 6)  (1147 86)  (1147 86)  routing T_22_5.sp12_h_r_0 <X> T_22_5.sp12_v_t_23
 (3 7)  (1147 87)  (1147 87)  routing T_22_5.sp12_h_r_0 <X> T_22_5.sp12_v_t_23
 (2 8)  (1146 88)  (1146 88)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


RAM_Tile_25_5

 (4 0)  (1310 80)  (1310 80)  routing T_25_5.sp4_v_t_37 <X> T_25_5.sp4_v_b_0
 (15 0)  (1321 80)  (1321 80)  routing T_25_5.sp12_h_r_1 <X> T_25_5.lc_trk_g0_1
 (17 0)  (1323 80)  (1323 80)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_1 lc_trk_g0_1
 (18 0)  (1324 80)  (1324 80)  routing T_25_5.sp12_h_r_1 <X> T_25_5.lc_trk_g0_1
 (7 1)  (1313 81)  (1313 81)  Ram config bit: MEMB_Power_Up_Control

 (14 1)  (1320 81)  (1320 81)  routing T_25_5.sp4_r_v_b_35 <X> T_25_5.lc_trk_g0_0
 (17 1)  (1323 81)  (1323 81)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (18 1)  (1324 81)  (1324 81)  routing T_25_5.sp12_h_r_1 <X> T_25_5.lc_trk_g0_1
 (28 1)  (1334 81)  (1334 81)  routing T_25_5.lc_trk_g2_0 <X> T_25_5.input0_0
 (29 1)  (1335 81)  (1335 81)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g2_0 input0_0
 (0 2)  (1306 82)  (1306 82)  routing T_25_5.glb_netwk_6 <X> T_25_5.wire_bram/ram/RCLK
 (1 2)  (1307 82)  (1307 82)  routing T_25_5.glb_netwk_6 <X> T_25_5.wire_bram/ram/RCLK
 (2 2)  (1308 82)  (1308 82)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (16 2)  (1322 82)  (1322 82)  routing T_25_5.sp4_v_b_5 <X> T_25_5.lc_trk_g0_5
 (17 2)  (1323 82)  (1323 82)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (1324 82)  (1324 82)  routing T_25_5.sp4_v_b_5 <X> T_25_5.lc_trk_g0_5
 (22 2)  (1328 82)  (1328 82)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_20 lc_trk_g0_7
 (23 2)  (1329 82)  (1329 82)  routing T_25_5.sp12_h_l_20 <X> T_25_5.lc_trk_g0_7
 (26 2)  (1332 82)  (1332 82)  routing T_25_5.lc_trk_g3_4 <X> T_25_5.input0_1
 (16 3)  (1322 83)  (1322 83)  routing T_25_5.sp12_h_r_12 <X> T_25_5.lc_trk_g0_4
 (17 3)  (1323 83)  (1323 83)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (21 3)  (1327 83)  (1327 83)  routing T_25_5.sp12_h_l_20 <X> T_25_5.lc_trk_g0_7
 (27 3)  (1333 83)  (1333 83)  routing T_25_5.lc_trk_g3_4 <X> T_25_5.input0_1
 (28 3)  (1334 83)  (1334 83)  routing T_25_5.lc_trk_g3_4 <X> T_25_5.input0_1
 (29 3)  (1335 83)  (1335 83)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g3_4 input0_1
 (11 4)  (1317 84)  (1317 84)  routing T_25_5.sp4_v_t_39 <X> T_25_5.sp4_v_b_5
 (26 4)  (1332 84)  (1332 84)  routing T_25_5.lc_trk_g0_4 <X> T_25_5.input0_2
 (9 5)  (1315 85)  (1315 85)  routing T_25_5.sp4_v_t_41 <X> T_25_5.sp4_v_b_4
 (12 5)  (1318 85)  (1318 85)  routing T_25_5.sp4_v_t_39 <X> T_25_5.sp4_v_b_5
 (13 5)  (1319 85)  (1319 85)  routing T_25_5.sp4_v_t_37 <X> T_25_5.sp4_h_r_5
 (22 5)  (1328 85)  (1328 85)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (1331 85)  (1331 85)  routing T_25_5.sp4_r_v_b_26 <X> T_25_5.lc_trk_g1_2
 (29 5)  (1335 85)  (1335 85)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g0_4 input0_2
 (14 6)  (1320 86)  (1320 86)  routing T_25_5.sp4_v_b_12 <X> T_25_5.lc_trk_g1_4
 (15 6)  (1321 86)  (1321 86)  routing T_25_5.sp4_h_r_5 <X> T_25_5.lc_trk_g1_5
 (16 6)  (1322 86)  (1322 86)  routing T_25_5.sp4_h_r_5 <X> T_25_5.lc_trk_g1_5
 (17 6)  (1323 86)  (1323 86)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (14 7)  (1320 87)  (1320 87)  routing T_25_5.sp4_v_b_12 <X> T_25_5.lc_trk_g1_4
 (16 7)  (1322 87)  (1322 87)  routing T_25_5.sp4_v_b_12 <X> T_25_5.lc_trk_g1_4
 (17 7)  (1323 87)  (1323 87)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_12 lc_trk_g1_4
 (18 7)  (1324 87)  (1324 87)  routing T_25_5.sp4_h_r_5 <X> T_25_5.lc_trk_g1_5
 (26 7)  (1332 87)  (1332 87)  routing T_25_5.lc_trk_g1_2 <X> T_25_5.input0_3
 (27 7)  (1333 87)  (1333 87)  routing T_25_5.lc_trk_g1_2 <X> T_25_5.input0_3
 (29 7)  (1335 87)  (1335 87)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g1_2 input0_3
 (14 8)  (1320 88)  (1320 88)  routing T_25_5.sp4_v_b_32 <X> T_25_5.lc_trk_g2_0
 (15 8)  (1321 88)  (1321 88)  routing T_25_5.sp4_h_l_28 <X> T_25_5.lc_trk_g2_1
 (16 8)  (1322 88)  (1322 88)  routing T_25_5.sp4_h_l_28 <X> T_25_5.lc_trk_g2_1
 (17 8)  (1323 88)  (1323 88)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_l_28 lc_trk_g2_1
 (18 8)  (1324 88)  (1324 88)  routing T_25_5.sp4_h_l_28 <X> T_25_5.lc_trk_g2_1
 (26 8)  (1332 88)  (1332 88)  routing T_25_5.lc_trk_g3_7 <X> T_25_5.input0_4
 (28 8)  (1334 88)  (1334 88)  routing T_25_5.lc_trk_g2_1 <X> T_25_5.wire_bram/ram/WDATA_11
 (29 8)  (1335 88)  (1335 88)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_1 wire_bram/ram/WDATA_11
 (3 9)  (1309 89)  (1309 89)  routing T_25_5.sp12_h_l_22 <X> T_25_5.sp12_v_b_1
 (14 9)  (1320 89)  (1320 89)  routing T_25_5.sp4_v_b_32 <X> T_25_5.lc_trk_g2_0
 (16 9)  (1322 89)  (1322 89)  routing T_25_5.sp4_v_b_32 <X> T_25_5.lc_trk_g2_0
 (17 9)  (1323 89)  (1323 89)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_32 lc_trk_g2_0
 (18 9)  (1324 89)  (1324 89)  routing T_25_5.sp4_h_l_28 <X> T_25_5.lc_trk_g2_1
 (26 9)  (1332 89)  (1332 89)  routing T_25_5.lc_trk_g3_7 <X> T_25_5.input0_4
 (27 9)  (1333 89)  (1333 89)  routing T_25_5.lc_trk_g3_7 <X> T_25_5.input0_4
 (28 9)  (1334 89)  (1334 89)  routing T_25_5.lc_trk_g3_7 <X> T_25_5.input0_4
 (29 9)  (1335 89)  (1335 89)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g3_7 input0_4
 (38 9)  (1344 89)  (1344 89)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_11 sp12_h_l_15
 (26 10)  (1332 90)  (1332 90)  routing T_25_5.lc_trk_g0_7 <X> T_25_5.input0_5
 (26 11)  (1332 91)  (1332 91)  routing T_25_5.lc_trk_g0_7 <X> T_25_5.input0_5
 (29 11)  (1335 91)  (1335 91)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g0_7 input0_5
 (32 11)  (1338 91)  (1338 91)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g0_1 input2_5
 (4 12)  (1310 92)  (1310 92)  routing T_25_5.sp4_h_l_44 <X> T_25_5.sp4_v_b_9
 (22 12)  (1328 92)  (1328 92)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (1329 92)  (1329 92)  routing T_25_5.sp12_v_b_19 <X> T_25_5.lc_trk_g3_3
 (3 13)  (1309 93)  (1309 93)  routing T_25_5.sp12_h_l_22 <X> T_25_5.sp12_h_r_1
 (5 13)  (1311 93)  (1311 93)  routing T_25_5.sp4_h_l_44 <X> T_25_5.sp4_v_b_9
 (9 13)  (1315 93)  (1315 93)  routing T_25_5.sp4_v_t_39 <X> T_25_5.sp4_v_b_10
 (10 13)  (1316 93)  (1316 93)  routing T_25_5.sp4_v_t_39 <X> T_25_5.sp4_v_b_10
 (21 13)  (1327 93)  (1327 93)  routing T_25_5.sp12_v_b_19 <X> T_25_5.lc_trk_g3_3
 (29 13)  (1335 93)  (1335 93)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g0_0 input0_6
 (32 13)  (1338 93)  (1338 93)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g3_3 input2_6
 (33 13)  (1339 93)  (1339 93)  routing T_25_5.lc_trk_g3_3 <X> T_25_5.input2_6
 (34 13)  (1340 93)  (1340 93)  routing T_25_5.lc_trk_g3_3 <X> T_25_5.input2_6
 (35 13)  (1341 93)  (1341 93)  routing T_25_5.lc_trk_g3_3 <X> T_25_5.input2_6
 (1 14)  (1307 94)  (1307 94)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (22 14)  (1328 94)  (1328 94)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_12 lc_trk_g3_7
 (23 14)  (1329 94)  (1329 94)  routing T_25_5.sp12_v_t_12 <X> T_25_5.lc_trk_g3_7
 (26 14)  (1332 94)  (1332 94)  routing T_25_5.lc_trk_g1_4 <X> T_25_5.input0_7
 (35 14)  (1341 94)  (1341 94)  routing T_25_5.lc_trk_g0_5 <X> T_25_5.input2_7
 (0 15)  (1306 95)  (1306 95)  routing T_25_5.lc_trk_g1_5 <X> T_25_5.wire_bram/ram/RE
 (1 15)  (1307 95)  (1307 95)  routing T_25_5.lc_trk_g1_5 <X> T_25_5.wire_bram/ram/RE
 (16 15)  (1322 95)  (1322 95)  routing T_25_5.sp12_v_t_11 <X> T_25_5.lc_trk_g3_4
 (17 15)  (1323 95)  (1323 95)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_11 lc_trk_g3_4
 (27 15)  (1333 95)  (1333 95)  routing T_25_5.lc_trk_g1_4 <X> T_25_5.input0_7
 (29 15)  (1335 95)  (1335 95)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g1_4 input0_7
 (32 15)  (1338 95)  (1338 95)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g0_5 input2_7


LogicTile_26_5

 (1 3)  (1349 83)  (1349 83)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (10 12)  (1358 92)  (1358 92)  routing T_26_5.sp4_v_t_40 <X> T_26_5.sp4_h_r_10


LogicTile_29_5

 (4 1)  (1514 81)  (1514 81)  routing T_29_5.sp4_h_l_41 <X> T_29_5.sp4_h_r_0
 (6 1)  (1516 81)  (1516 81)  routing T_29_5.sp4_h_l_41 <X> T_29_5.sp4_h_r_0
 (3 7)  (1513 87)  (1513 87)  routing T_29_5.sp12_h_l_23 <X> T_29_5.sp12_v_t_23


LogicTile_30_5

 (3 6)  (1567 86)  (1567 86)  routing T_30_5.sp12_h_r_0 <X> T_30_5.sp12_v_t_23
 (3 7)  (1567 87)  (1567 87)  routing T_30_5.sp12_h_r_0 <X> T_30_5.sp12_v_t_23
 (8 12)  (1572 92)  (1572 92)  routing T_30_5.sp4_h_l_47 <X> T_30_5.sp4_h_r_10


IO_Tile_33_5

 (16 0)  (1742 80)  (1742 80)  IOB_0 IO Functioning bit
 (3 1)  (1729 81)  (1729 81)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 83)  (1743 83)  IOB_0 IO Functioning bit
 (16 4)  (1742 84)  (1742 84)  IOB_0 IO Functioning bit
 (2 6)  (1728 86)  (1728 86)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 86)  (1729 86)  IO control bit: IORIGHT_IE_1

 (14 6)  (1740 86)  (1740 86)  routing T_33_5.span4_vert_t_14 <X> T_33_5.span4_horz_13
 (13 7)  (1739 87)  (1739 87)  routing T_33_5.span4_horz_37 <X> T_33_5.span4_vert_b_2
 (16 8)  (1742 88)  (1742 88)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (16 9)  (1742 89)  (1742 89)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (4 10)  (1730 90)  (1730 90)  routing T_33_5.span4_horz_34 <X> T_33_5.lc_trk_g1_2
 (10 10)  (1736 90)  (1736 90)  routing T_33_5.lc_trk_g1_5 <X> T_33_5.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (1737 90)  (1737 90)  routing T_33_5.lc_trk_g1_5 <X> T_33_5.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1738 90)  (1738 90)  routing T_33_5.lc_trk_g1_2 <X> T_33_5.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 90)  (1742 90)  IOB_1 IO Functioning bit
 (5 11)  (1731 91)  (1731 91)  routing T_33_5.span4_horz_34 <X> T_33_5.lc_trk_g1_2
 (6 11)  (1732 91)  (1732 91)  routing T_33_5.span4_horz_34 <X> T_33_5.lc_trk_g1_2
 (7 11)  (1733 91)  (1733 91)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_34 lc_trk_g1_2
 (11 11)  (1737 91)  (1737 91)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_5 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 91)  (1738 91)  routing T_33_5.lc_trk_g1_2 <X> T_33_5.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 91)  (1739 91)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (6 12)  (1732 92)  (1732 92)  routing T_33_5.span4_horz_13 <X> T_33_5.lc_trk_g1_5
 (7 12)  (1733 92)  (1733 92)  Enable bit of Mux _local_links/g1_mux_5 => span4_horz_13 lc_trk_g1_5
 (8 12)  (1734 92)  (1734 92)  routing T_33_5.span4_horz_13 <X> T_33_5.lc_trk_g1_5
 (8 13)  (1734 93)  (1734 93)  routing T_33_5.span4_horz_13 <X> T_33_5.lc_trk_g1_5
 (17 13)  (1743 93)  (1743 93)  IOB_1 IO Functioning bit
 (17 14)  (1743 94)  (1743 94)  IOB_1 IO Functioning bit


IO_Tile_0_4

 (3 1)  (14 65)  (14 65)  IO control bit: IOLEFT_REN_1

 (12 10)  (5 74)  (5 74)  routing T_0_4.lc_trk_g1_6 <X> T_0_4.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 74)  (4 74)  routing T_0_4.lc_trk_g1_6 <X> T_0_4.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 74)  (1 74)  IOB_1 IO Functioning bit
 (12 11)  (5 75)  (5 75)  routing T_0_4.lc_trk_g1_6 <X> T_0_4.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 75)  (4 75)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 77)  (0 77)  IOB_1 IO Functioning bit
 (16 14)  (1 78)  (1 78)  IOB_1 IO Functioning bit
 (5 15)  (12 79)  (12 79)  routing T_0_4.span4_horz_22 <X> T_0_4.lc_trk_g1_6
 (6 15)  (11 79)  (11 79)  routing T_0_4.span4_horz_22 <X> T_0_4.lc_trk_g1_6
 (7 15)  (10 79)  (10 79)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_22 lc_trk_g1_6


LogicTile_3_4

 (12 14)  (138 78)  (138 78)  routing T_3_4.sp4_v_t_40 <X> T_3_4.sp4_h_l_46
 (11 15)  (137 79)  (137 79)  routing T_3_4.sp4_v_t_40 <X> T_3_4.sp4_h_l_46
 (13 15)  (139 79)  (139 79)  routing T_3_4.sp4_v_t_40 <X> T_3_4.sp4_h_l_46


LogicTile_17_4

 (13 6)  (887 70)  (887 70)  routing T_17_4.sp4_v_b_5 <X> T_17_4.sp4_v_t_40


LogicTile_21_4

 (13 1)  (1103 65)  (1103 65)  routing T_21_4.sp4_v_t_44 <X> T_21_4.sp4_h_r_2


LogicTile_22_4

 (12 8)  (1156 72)  (1156 72)  routing T_22_4.sp4_v_t_45 <X> T_22_4.sp4_h_r_8
 (3 12)  (1147 76)  (1147 76)  routing T_22_4.sp12_v_t_22 <X> T_22_4.sp12_h_r_1
 (5 12)  (1149 76)  (1149 76)  routing T_22_4.sp4_v_t_44 <X> T_22_4.sp4_h_r_9


LogicTile_24_4

 (4 9)  (1256 73)  (1256 73)  routing T_24_4.sp4_v_t_36 <X> T_24_4.sp4_h_r_6


RAM_Tile_25_4

 (7 0)  (1313 64)  (1313 64)  Ram config bit: MEMT_bram_cbit_1

 (22 0)  (1328 64)  (1328 64)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (7 1)  (1313 65)  (1313 65)  Ram config bit: MEMT_bram_cbit_0

 (21 1)  (1327 65)  (1327 65)  routing T_25_4.sp4_r_v_b_32 <X> T_25_4.lc_trk_g0_3
 (28 1)  (1334 65)  (1334 65)  routing T_25_4.lc_trk_g2_0 <X> T_25_4.input0_0
 (29 1)  (1335 65)  (1335 65)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g2_0 input0_0
 (0 2)  (1306 66)  (1306 66)  routing T_25_4.glb_netwk_6 <X> T_25_4.wire_bram/ram/WCLK
 (1 2)  (1307 66)  (1307 66)  routing T_25_4.glb_netwk_6 <X> T_25_4.wire_bram/ram/WCLK
 (2 2)  (1308 66)  (1308 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 66)  (1313 66)  Ram config bit: MEMT_bram_cbit_3

 (25 2)  (1331 66)  (1331 66)  routing T_25_4.sp12_h_l_5 <X> T_25_4.lc_trk_g0_6
 (7 3)  (1313 67)  (1313 67)  Ram config bit: MEMT_bram_cbit_2

 (22 3)  (1328 67)  (1328 67)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_5 lc_trk_g0_6
 (24 3)  (1330 67)  (1330 67)  routing T_25_4.sp12_h_l_5 <X> T_25_4.lc_trk_g0_6
 (25 3)  (1331 67)  (1331 67)  routing T_25_4.sp12_h_l_5 <X> T_25_4.lc_trk_g0_6
 (27 3)  (1333 67)  (1333 67)  routing T_25_4.lc_trk_g3_0 <X> T_25_4.input0_1
 (28 3)  (1334 67)  (1334 67)  routing T_25_4.lc_trk_g3_0 <X> T_25_4.input0_1
 (29 3)  (1335 67)  (1335 67)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g3_0 input0_1
 (1 4)  (1307 68)  (1307 68)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_bram/ram/WCLKE
 (12 4)  (1318 68)  (1318 68)  routing T_25_4.sp4_h_l_39 <X> T_25_4.sp4_h_r_5
 (21 4)  (1327 68)  (1327 68)  routing T_25_4.sp4_h_r_19 <X> T_25_4.lc_trk_g1_3
 (22 4)  (1328 68)  (1328 68)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (1329 68)  (1329 68)  routing T_25_4.sp4_h_r_19 <X> T_25_4.lc_trk_g1_3
 (24 4)  (1330 68)  (1330 68)  routing T_25_4.sp4_h_r_19 <X> T_25_4.lc_trk_g1_3
 (26 4)  (1332 68)  (1332 68)  routing T_25_4.lc_trk_g3_5 <X> T_25_4.input0_2
 (0 5)  (1306 69)  (1306 69)  routing T_25_4.lc_trk_g1_3 <X> T_25_4.wire_bram/ram/WCLKE
 (1 5)  (1307 69)  (1307 69)  routing T_25_4.lc_trk_g1_3 <X> T_25_4.wire_bram/ram/WCLKE
 (13 5)  (1319 69)  (1319 69)  routing T_25_4.sp4_h_l_39 <X> T_25_4.sp4_h_r_5
 (21 5)  (1327 69)  (1327 69)  routing T_25_4.sp4_h_r_19 <X> T_25_4.lc_trk_g1_3
 (27 5)  (1333 69)  (1333 69)  routing T_25_4.lc_trk_g3_5 <X> T_25_4.input0_2
 (28 5)  (1334 69)  (1334 69)  routing T_25_4.lc_trk_g3_5 <X> T_25_4.input0_2
 (29 5)  (1335 69)  (1335 69)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g3_5 input0_2
 (16 6)  (1322 70)  (1322 70)  routing T_25_4.sp4_v_b_13 <X> T_25_4.lc_trk_g1_5
 (17 6)  (1323 70)  (1323 70)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (1324 70)  (1324 70)  routing T_25_4.sp4_v_b_13 <X> T_25_4.lc_trk_g1_5
 (14 7)  (1320 71)  (1320 71)  routing T_25_4.sp4_r_v_b_28 <X> T_25_4.lc_trk_g1_4
 (17 7)  (1323 71)  (1323 71)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (18 7)  (1324 71)  (1324 71)  routing T_25_4.sp4_v_b_13 <X> T_25_4.lc_trk_g1_5
 (26 7)  (1332 71)  (1332 71)  routing T_25_4.lc_trk_g0_3 <X> T_25_4.input0_3
 (29 7)  (1335 71)  (1335 71)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g0_3 input0_3
 (14 8)  (1320 72)  (1320 72)  routing T_25_4.sp4_v_t_21 <X> T_25_4.lc_trk_g2_0
 (22 8)  (1328 72)  (1328 72)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (28 8)  (1334 72)  (1334 72)  routing T_25_4.lc_trk_g2_3 <X> T_25_4.wire_bram/ram/WDATA_3
 (29 8)  (1335 72)  (1335 72)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_3
 (14 9)  (1320 73)  (1320 73)  routing T_25_4.sp4_v_t_21 <X> T_25_4.lc_trk_g2_0
 (16 9)  (1322 73)  (1322 73)  routing T_25_4.sp4_v_t_21 <X> T_25_4.lc_trk_g2_0
 (17 9)  (1323 73)  (1323 73)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (21 9)  (1327 73)  (1327 73)  routing T_25_4.sp4_r_v_b_35 <X> T_25_4.lc_trk_g2_3
 (26 9)  (1332 73)  (1332 73)  routing T_25_4.lc_trk_g3_3 <X> T_25_4.input0_4
 (27 9)  (1333 73)  (1333 73)  routing T_25_4.lc_trk_g3_3 <X> T_25_4.input0_4
 (28 9)  (1334 73)  (1334 73)  routing T_25_4.lc_trk_g3_3 <X> T_25_4.input0_4
 (29 9)  (1335 73)  (1335 73)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g3_3 input0_4
 (30 9)  (1336 73)  (1336 73)  routing T_25_4.lc_trk_g2_3 <X> T_25_4.wire_bram/ram/WDATA_3
 (40 9)  (1346 73)  (1346 73)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_3 sp12_v_t_7
 (14 10)  (1320 74)  (1320 74)  routing T_25_4.sp4_h_r_44 <X> T_25_4.lc_trk_g2_4
 (15 10)  (1321 74)  (1321 74)  routing T_25_4.sp4_h_r_45 <X> T_25_4.lc_trk_g2_5
 (16 10)  (1322 74)  (1322 74)  routing T_25_4.sp4_h_r_45 <X> T_25_4.lc_trk_g2_5
 (17 10)  (1323 74)  (1323 74)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (1324 74)  (1324 74)  routing T_25_4.sp4_h_r_45 <X> T_25_4.lc_trk_g2_5
 (26 10)  (1332 74)  (1332 74)  routing T_25_4.lc_trk_g1_4 <X> T_25_4.input0_5
 (35 10)  (1341 74)  (1341 74)  routing T_25_4.lc_trk_g2_5 <X> T_25_4.input2_5
 (14 11)  (1320 75)  (1320 75)  routing T_25_4.sp4_h_r_44 <X> T_25_4.lc_trk_g2_4
 (15 11)  (1321 75)  (1321 75)  routing T_25_4.sp4_h_r_44 <X> T_25_4.lc_trk_g2_4
 (16 11)  (1322 75)  (1322 75)  routing T_25_4.sp4_h_r_44 <X> T_25_4.lc_trk_g2_4
 (17 11)  (1323 75)  (1323 75)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (18 11)  (1324 75)  (1324 75)  routing T_25_4.sp4_h_r_45 <X> T_25_4.lc_trk_g2_5
 (27 11)  (1333 75)  (1333 75)  routing T_25_4.lc_trk_g1_4 <X> T_25_4.input0_5
 (29 11)  (1335 75)  (1335 75)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g1_4 input0_5
 (32 11)  (1338 75)  (1338 75)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g2_5 input2_5
 (33 11)  (1339 75)  (1339 75)  routing T_25_4.lc_trk_g2_5 <X> T_25_4.input2_5
 (14 12)  (1320 76)  (1320 76)  routing T_25_4.sp4_v_t_13 <X> T_25_4.lc_trk_g3_0
 (21 12)  (1327 76)  (1327 76)  routing T_25_4.sp4_v_t_22 <X> T_25_4.lc_trk_g3_3
 (22 12)  (1328 76)  (1328 76)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (1329 76)  (1329 76)  routing T_25_4.sp4_v_t_22 <X> T_25_4.lc_trk_g3_3
 (25 12)  (1331 76)  (1331 76)  routing T_25_4.sp4_h_r_42 <X> T_25_4.lc_trk_g3_2
 (26 12)  (1332 76)  (1332 76)  routing T_25_4.lc_trk_g2_4 <X> T_25_4.input0_6
 (35 12)  (1341 76)  (1341 76)  routing T_25_4.lc_trk_g0_6 <X> T_25_4.input2_6
 (16 13)  (1322 77)  (1322 77)  routing T_25_4.sp4_v_t_13 <X> T_25_4.lc_trk_g3_0
 (17 13)  (1323 77)  (1323 77)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_13 lc_trk_g3_0
 (21 13)  (1327 77)  (1327 77)  routing T_25_4.sp4_v_t_22 <X> T_25_4.lc_trk_g3_3
 (22 13)  (1328 77)  (1328 77)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (1329 77)  (1329 77)  routing T_25_4.sp4_h_r_42 <X> T_25_4.lc_trk_g3_2
 (24 13)  (1330 77)  (1330 77)  routing T_25_4.sp4_h_r_42 <X> T_25_4.lc_trk_g3_2
 (25 13)  (1331 77)  (1331 77)  routing T_25_4.sp4_h_r_42 <X> T_25_4.lc_trk_g3_2
 (28 13)  (1334 77)  (1334 77)  routing T_25_4.lc_trk_g2_4 <X> T_25_4.input0_6
 (29 13)  (1335 77)  (1335 77)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g2_4 input0_6
 (32 13)  (1338 77)  (1338 77)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g0_6 input2_6
 (35 13)  (1341 77)  (1341 77)  routing T_25_4.lc_trk_g0_6 <X> T_25_4.input2_6
 (1 14)  (1307 78)  (1307 78)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (16 14)  (1322 78)  (1322 78)  routing T_25_4.sp12_v_b_21 <X> T_25_4.lc_trk_g3_5
 (17 14)  (1323 78)  (1323 78)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (25 14)  (1331 78)  (1331 78)  routing T_25_4.sp4_h_r_46 <X> T_25_4.lc_trk_g3_6
 (35 14)  (1341 78)  (1341 78)  routing T_25_4.lc_trk_g3_6 <X> T_25_4.input2_7
 (0 15)  (1306 79)  (1306 79)  routing T_25_4.lc_trk_g1_5 <X> T_25_4.wire_bram/ram/WE
 (1 15)  (1307 79)  (1307 79)  routing T_25_4.lc_trk_g1_5 <X> T_25_4.wire_bram/ram/WE
 (18 15)  (1324 79)  (1324 79)  routing T_25_4.sp12_v_b_21 <X> T_25_4.lc_trk_g3_5
 (22 15)  (1328 79)  (1328 79)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (1329 79)  (1329 79)  routing T_25_4.sp4_h_r_46 <X> T_25_4.lc_trk_g3_6
 (24 15)  (1330 79)  (1330 79)  routing T_25_4.sp4_h_r_46 <X> T_25_4.lc_trk_g3_6
 (25 15)  (1331 79)  (1331 79)  routing T_25_4.sp4_h_r_46 <X> T_25_4.lc_trk_g3_6
 (26 15)  (1332 79)  (1332 79)  routing T_25_4.lc_trk_g3_2 <X> T_25_4.input0_7
 (27 15)  (1333 79)  (1333 79)  routing T_25_4.lc_trk_g3_2 <X> T_25_4.input0_7
 (28 15)  (1334 79)  (1334 79)  routing T_25_4.lc_trk_g3_2 <X> T_25_4.input0_7
 (29 15)  (1335 79)  (1335 79)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g3_2 input0_7
 (32 15)  (1338 79)  (1338 79)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g3_6 input2_7
 (33 15)  (1339 79)  (1339 79)  routing T_25_4.lc_trk_g3_6 <X> T_25_4.input2_7
 (34 15)  (1340 79)  (1340 79)  routing T_25_4.lc_trk_g3_6 <X> T_25_4.input2_7
 (35 15)  (1341 79)  (1341 79)  routing T_25_4.lc_trk_g3_6 <X> T_25_4.input2_7


LogicTile_26_4

 (8 10)  (1356 74)  (1356 74)  routing T_26_4.sp4_v_t_42 <X> T_26_4.sp4_h_l_42
 (9 10)  (1357 74)  (1357 74)  routing T_26_4.sp4_v_t_42 <X> T_26_4.sp4_h_l_42
 (12 11)  (1360 75)  (1360 75)  routing T_26_4.sp4_h_l_45 <X> T_26_4.sp4_v_t_45
 (12 14)  (1360 78)  (1360 78)  routing T_26_4.sp4_v_t_46 <X> T_26_4.sp4_h_l_46
 (11 15)  (1359 79)  (1359 79)  routing T_26_4.sp4_v_t_46 <X> T_26_4.sp4_h_l_46


LogicTile_29_4

 (11 5)  (1521 69)  (1521 69)  routing T_29_4.sp4_h_l_40 <X> T_29_4.sp4_h_r_5


IO_Tile_33_4

 (16 0)  (1742 64)  (1742 64)  IOB_0 IO Functioning bit
 (3 1)  (1729 65)  (1729 65)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 67)  (1743 67)  IOB_0 IO Functioning bit
 (16 4)  (1742 68)  (1742 68)  IOB_0 IO Functioning bit
 (2 6)  (1728 70)  (1728 70)  IO control bit: IORIGHT_REN_0

 (14 7)  (1740 71)  (1740 71)  routing T_33_4.span4_vert_t_14 <X> T_33_4.span4_vert_b_2
 (4 8)  (1730 72)  (1730 72)  routing T_33_4.span4_horz_40 <X> T_33_4.lc_trk_g1_0
 (4 9)  (1730 73)  (1730 73)  routing T_33_4.span4_horz_40 <X> T_33_4.lc_trk_g1_0
 (5 9)  (1731 73)  (1731 73)  routing T_33_4.span4_horz_40 <X> T_33_4.lc_trk_g1_0
 (6 9)  (1732 73)  (1732 73)  routing T_33_4.span4_horz_40 <X> T_33_4.lc_trk_g1_0
 (7 9)  (1733 73)  (1733 73)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_40 lc_trk_g1_0
 (12 10)  (1738 74)  (1738 74)  routing T_33_4.lc_trk_g1_0 <X> T_33_4.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 74)  (1742 74)  IOB_1 IO Functioning bit
 (13 11)  (1739 75)  (1739 75)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 77)  (1743 77)  IOB_1 IO Functioning bit
 (16 14)  (1742 78)  (1742 78)  IOB_1 IO Functioning bit


LogicTile_22_3

 (13 1)  (1157 49)  (1157 49)  routing T_22_3.sp4_v_t_44 <X> T_22_3.sp4_h_r_2


RAM_Tile_25_3

 (7 1)  (1313 49)  (1313 49)  Ram config bit: MEMB_Power_Up_Control

 (27 1)  (1333 49)  (1333 49)  routing T_25_3.lc_trk_g3_1 <X> T_25_3.input0_0
 (28 1)  (1334 49)  (1334 49)  routing T_25_3.lc_trk_g3_1 <X> T_25_3.input0_0
 (29 1)  (1335 49)  (1335 49)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g3_1 input0_0
 (0 2)  (1306 50)  (1306 50)  routing T_25_3.glb_netwk_6 <X> T_25_3.wire_bram/ram/RCLK
 (1 2)  (1307 50)  (1307 50)  routing T_25_3.glb_netwk_6 <X> T_25_3.wire_bram/ram/RCLK
 (2 2)  (1308 50)  (1308 50)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (27 3)  (1333 51)  (1333 51)  routing T_25_3.lc_trk_g3_0 <X> T_25_3.input0_1
 (28 3)  (1334 51)  (1334 51)  routing T_25_3.lc_trk_g3_0 <X> T_25_3.input0_1
 (29 3)  (1335 51)  (1335 51)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g3_0 input0_1
 (22 5)  (1328 53)  (1328 53)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (28 5)  (1334 53)  (1334 53)  routing T_25_3.lc_trk_g2_0 <X> T_25_3.input0_2
 (29 5)  (1335 53)  (1335 53)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g2_0 input0_2
 (22 6)  (1328 54)  (1328 54)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (26 7)  (1332 55)  (1332 55)  routing T_25_3.lc_trk_g1_2 <X> T_25_3.input0_3
 (27 7)  (1333 55)  (1333 55)  routing T_25_3.lc_trk_g1_2 <X> T_25_3.input0_3
 (29 7)  (1335 55)  (1335 55)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g1_2 input0_3
 (16 8)  (1322 56)  (1322 56)  routing T_25_3.sp4_v_t_20 <X> T_25_3.lc_trk_g2_1
 (17 8)  (1323 56)  (1323 56)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_20 lc_trk_g2_1
 (18 8)  (1324 56)  (1324 56)  routing T_25_3.sp4_v_t_20 <X> T_25_3.lc_trk_g2_1
 (28 8)  (1334 56)  (1334 56)  routing T_25_3.lc_trk_g2_7 <X> T_25_3.wire_bram/ram/WDATA_11
 (29 8)  (1335 56)  (1335 56)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_7 wire_bram/ram/WDATA_11
 (30 8)  (1336 56)  (1336 56)  routing T_25_3.lc_trk_g2_7 <X> T_25_3.wire_bram/ram/WDATA_11
 (39 8)  (1345 56)  (1345 56)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_11 sp4_v_b_40
 (16 9)  (1322 57)  (1322 57)  routing T_25_3.sp12_v_t_7 <X> T_25_3.lc_trk_g2_0
 (17 9)  (1323 57)  (1323 57)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_t_7 lc_trk_g2_0
 (18 9)  (1324 57)  (1324 57)  routing T_25_3.sp4_v_t_20 <X> T_25_3.lc_trk_g2_1
 (26 9)  (1332 57)  (1332 57)  routing T_25_3.lc_trk_g3_3 <X> T_25_3.input0_4
 (27 9)  (1333 57)  (1333 57)  routing T_25_3.lc_trk_g3_3 <X> T_25_3.input0_4
 (28 9)  (1334 57)  (1334 57)  routing T_25_3.lc_trk_g3_3 <X> T_25_3.input0_4
 (29 9)  (1335 57)  (1335 57)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g3_3 input0_4
 (30 9)  (1336 57)  (1336 57)  routing T_25_3.lc_trk_g2_7 <X> T_25_3.wire_bram/ram/WDATA_11
 (14 10)  (1320 58)  (1320 58)  routing T_25_3.sp4_v_b_28 <X> T_25_3.lc_trk_g2_4
 (15 10)  (1321 58)  (1321 58)  routing T_25_3.sp12_v_b_5 <X> T_25_3.lc_trk_g2_5
 (17 10)  (1323 58)  (1323 58)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_5 lc_trk_g2_5
 (18 10)  (1324 58)  (1324 58)  routing T_25_3.sp12_v_b_5 <X> T_25_3.lc_trk_g2_5
 (21 10)  (1327 58)  (1327 58)  routing T_25_3.sp4_h_l_26 <X> T_25_3.lc_trk_g2_7
 (22 10)  (1328 58)  (1328 58)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_26 lc_trk_g2_7
 (23 10)  (1329 58)  (1329 58)  routing T_25_3.sp4_h_l_26 <X> T_25_3.lc_trk_g2_7
 (24 10)  (1330 58)  (1330 58)  routing T_25_3.sp4_h_l_26 <X> T_25_3.lc_trk_g2_7
 (35 10)  (1341 58)  (1341 58)  routing T_25_3.lc_trk_g2_5 <X> T_25_3.input2_5
 (16 11)  (1322 59)  (1322 59)  routing T_25_3.sp4_v_b_28 <X> T_25_3.lc_trk_g2_4
 (17 11)  (1323 59)  (1323 59)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_28 lc_trk_g2_4
 (18 11)  (1324 59)  (1324 59)  routing T_25_3.sp12_v_b_5 <X> T_25_3.lc_trk_g2_5
 (28 11)  (1334 59)  (1334 59)  routing T_25_3.lc_trk_g2_1 <X> T_25_3.input0_5
 (29 11)  (1335 59)  (1335 59)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g2_1 input0_5
 (32 11)  (1338 59)  (1338 59)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g2_5 input2_5
 (33 11)  (1339 59)  (1339 59)  routing T_25_3.lc_trk_g2_5 <X> T_25_3.input2_5
 (16 12)  (1322 60)  (1322 60)  routing T_25_3.sp12_v_b_9 <X> T_25_3.lc_trk_g3_1
 (17 12)  (1323 60)  (1323 60)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_b_9 lc_trk_g3_1
 (22 12)  (1328 60)  (1328 60)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (1329 60)  (1329 60)  routing T_25_3.sp12_v_b_19 <X> T_25_3.lc_trk_g3_3
 (25 12)  (1331 60)  (1331 60)  routing T_25_3.sp4_v_b_34 <X> T_25_3.lc_trk_g3_2
 (26 12)  (1332 60)  (1332 60)  routing T_25_3.lc_trk_g1_7 <X> T_25_3.input0_6
 (35 12)  (1341 60)  (1341 60)  routing T_25_3.lc_trk_g3_7 <X> T_25_3.input2_6
 (14 13)  (1320 61)  (1320 61)  routing T_25_3.sp12_v_b_16 <X> T_25_3.lc_trk_g3_0
 (16 13)  (1322 61)  (1322 61)  routing T_25_3.sp12_v_b_16 <X> T_25_3.lc_trk_g3_0
 (17 13)  (1323 61)  (1323 61)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (21 13)  (1327 61)  (1327 61)  routing T_25_3.sp12_v_b_19 <X> T_25_3.lc_trk_g3_3
 (22 13)  (1328 61)  (1328 61)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_34 lc_trk_g3_2
 (23 13)  (1329 61)  (1329 61)  routing T_25_3.sp4_v_b_34 <X> T_25_3.lc_trk_g3_2
 (25 13)  (1331 61)  (1331 61)  routing T_25_3.sp4_v_b_34 <X> T_25_3.lc_trk_g3_2
 (26 13)  (1332 61)  (1332 61)  routing T_25_3.lc_trk_g1_7 <X> T_25_3.input0_6
 (27 13)  (1333 61)  (1333 61)  routing T_25_3.lc_trk_g1_7 <X> T_25_3.input0_6
 (29 13)  (1335 61)  (1335 61)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g1_7 input0_6
 (32 13)  (1338 61)  (1338 61)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g3_7 input2_6
 (33 13)  (1339 61)  (1339 61)  routing T_25_3.lc_trk_g3_7 <X> T_25_3.input2_6
 (34 13)  (1340 61)  (1340 61)  routing T_25_3.lc_trk_g3_7 <X> T_25_3.input2_6
 (35 13)  (1341 61)  (1341 61)  routing T_25_3.lc_trk_g3_7 <X> T_25_3.input2_6
 (0 14)  (1306 62)  (1306 62)  routing T_25_3.lc_trk_g2_4 <X> T_25_3.wire_bram/ram/RE
 (1 14)  (1307 62)  (1307 62)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (14 14)  (1320 62)  (1320 62)  routing T_25_3.sp4_v_t_25 <X> T_25_3.lc_trk_g3_4
 (22 14)  (1328 62)  (1328 62)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_20 lc_trk_g3_7
 (23 14)  (1329 62)  (1329 62)  routing T_25_3.sp12_v_t_20 <X> T_25_3.lc_trk_g3_7
 (26 14)  (1332 62)  (1332 62)  routing T_25_3.lc_trk_g3_4 <X> T_25_3.input0_7
 (1 15)  (1307 63)  (1307 63)  routing T_25_3.lc_trk_g2_4 <X> T_25_3.wire_bram/ram/RE
 (14 15)  (1320 63)  (1320 63)  routing T_25_3.sp4_v_t_25 <X> T_25_3.lc_trk_g3_4
 (16 15)  (1322 63)  (1322 63)  routing T_25_3.sp4_v_t_25 <X> T_25_3.lc_trk_g3_4
 (17 15)  (1323 63)  (1323 63)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_25 lc_trk_g3_4
 (21 15)  (1327 63)  (1327 63)  routing T_25_3.sp12_v_t_20 <X> T_25_3.lc_trk_g3_7
 (27 15)  (1333 63)  (1333 63)  routing T_25_3.lc_trk_g3_4 <X> T_25_3.input0_7
 (28 15)  (1334 63)  (1334 63)  routing T_25_3.lc_trk_g3_4 <X> T_25_3.input0_7
 (29 15)  (1335 63)  (1335 63)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g3_4 input0_7
 (32 15)  (1338 63)  (1338 63)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g3_2 input2_7
 (33 15)  (1339 63)  (1339 63)  routing T_25_3.lc_trk_g3_2 <X> T_25_3.input2_7
 (34 15)  (1340 63)  (1340 63)  routing T_25_3.lc_trk_g3_2 <X> T_25_3.input2_7
 (35 15)  (1341 63)  (1341 63)  routing T_25_3.lc_trk_g3_2 <X> T_25_3.input2_7


LogicTile_26_3

 (13 0)  (1361 48)  (1361 48)  routing T_26_3.sp4_v_t_39 <X> T_26_3.sp4_v_b_2
 (9 9)  (1357 57)  (1357 57)  routing T_26_3.sp4_v_t_46 <X> T_26_3.sp4_v_b_7
 (10 9)  (1358 57)  (1358 57)  routing T_26_3.sp4_v_t_46 <X> T_26_3.sp4_v_b_7


IO_Tile_33_3

 (3 1)  (1729 49)  (1729 49)  IO control bit: IORIGHT_REN_1

 (12 10)  (1738 58)  (1738 58)  routing T_33_3.lc_trk_g1_6 <X> T_33_3.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 58)  (1739 58)  routing T_33_3.lc_trk_g1_6 <X> T_33_3.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 58)  (1742 58)  IOB_1 IO Functioning bit
 (12 11)  (1738 59)  (1738 59)  routing T_33_3.lc_trk_g1_6 <X> T_33_3.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 59)  (1739 59)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 61)  (1743 61)  IOB_1 IO Functioning bit
 (16 14)  (1742 62)  (1742 62)  IOB_1 IO Functioning bit
 (4 15)  (1730 63)  (1730 63)  routing T_33_3.span4_vert_b_6 <X> T_33_3.lc_trk_g1_6
 (5 15)  (1731 63)  (1731 63)  routing T_33_3.span4_vert_b_6 <X> T_33_3.lc_trk_g1_6
 (7 15)  (1733 63)  (1733 63)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_b_6 lc_trk_g1_6


IO_Tile_33_2

 (16 0)  (1742 32)  (1742 32)  IOB_0 IO Functioning bit
 (3 1)  (1729 33)  (1729 33)  IO control bit: BIORIGHT_REN_1

 (17 3)  (1743 35)  (1743 35)  IOB_0 IO Functioning bit
 (16 4)  (1742 36)  (1742 36)  IOB_0 IO Functioning bit
 (2 6)  (1728 38)  (1728 38)  IO control bit: BIORIGHT_REN_0

 (12 10)  (1738 42)  (1738 42)  routing T_33_2.lc_trk_g1_6 <X> T_33_2.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 42)  (1739 42)  routing T_33_2.lc_trk_g1_6 <X> T_33_2.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 42)  (1742 42)  IOB_1 IO Functioning bit
 (12 11)  (1738 43)  (1738 43)  routing T_33_2.lc_trk_g1_6 <X> T_33_2.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 43)  (1739 43)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 45)  (1743 45)  IOB_1 IO Functioning bit
 (4 14)  (1730 46)  (1730 46)  routing T_33_2.span4_vert_b_14 <X> T_33_2.lc_trk_g1_6
 (16 14)  (1742 46)  (1742 46)  IOB_1 IO Functioning bit
 (5 15)  (1731 47)  (1731 47)  routing T_33_2.span4_vert_b_14 <X> T_33_2.lc_trk_g1_6
 (7 15)  (1733 47)  (1733 47)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_b_14 lc_trk_g1_6


LogicTile_23_1

 (3 4)  (1201 20)  (1201 20)  routing T_23_1.sp12_v_t_23 <X> T_23_1.sp12_h_r_0


IO_Tile_33_1

 (16 0)  (1742 16)  (1742 16)  IOB_0 IO Functioning bit
 (17 3)  (1743 19)  (1743 19)  IOB_0 IO Functioning bit
 (12 4)  (1738 20)  (1738 20)  routing T_33_1.lc_trk_g1_3 <X> T_33_1.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 20)  (1742 20)  IOB_0 IO Functioning bit
 (12 5)  (1738 21)  (1738 21)  routing T_33_1.lc_trk_g1_3 <X> T_33_1.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 21)  (1739 21)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 22)  (1728 22)  IO control bit: BIORIGHT_REN_0

 (6 10)  (1732 26)  (1732 26)  routing T_33_1.span12_horz_19 <X> T_33_1.lc_trk_g1_3
 (7 10)  (1733 26)  (1733 26)  Enable bit of Mux _local_links/g1_mux_3 => span12_horz_19 lc_trk_g1_3
 (8 11)  (1734 27)  (1734 27)  routing T_33_1.span12_horz_19 <X> T_33_1.lc_trk_g1_3


GlobalNetwork_0_0

 (0 0)  (870 271)  (870 271)  routing T_0_0.padin_6 <X> T_0_0.glb_netwk_6


IO_Tile_12_0

 (3 1)  (627 14)  (627 14)  IO control bit: BIODOWN_REN_1

 (16 10)  (604 4)  (604 4)  IOB_1 IO Functioning bit
 (17 13)  (605 2)  (605 2)  IOB_1 IO Functioning bit
 (16 14)  (604 0)  (604 0)  IOB_1 IO Functioning bit


IO_Tile_15_0

 (16 0)  (766 15)  (766 15)  IOB_0 IO Functioning bit
 (17 3)  (767 13)  (767 13)  IOB_0 IO Functioning bit
 (16 4)  (766 11)  (766 11)  IOB_0 IO Functioning bit
 (2 6)  (788 8)  (788 8)  IO control bit: IODOWN_REN_0



IO_Tile_16_0

 (3 1)  (843 14)  (843 14)  IO control bit: GIODOWN1_REN_1

 (3 6)  (843 8)  (843 8)  IO control bit: GIODOWN1_IE_1

 (17 13)  (821 2)  (821 2)  IOB_1 IO Functioning bit


IO_Tile_17_0

 (6 2)  (892 12)  (892 12)  routing T_17_0.span12_vert_11 <X> T_17_0.lc_trk_g0_3
 (7 2)  (893 12)  (893 12)  Enable bit of Mux _local_links/g0_mux_3 => span12_vert_11 lc_trk_g0_3
 (17 2)  (879 12)  (879 12)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (0 3)  (897 13)  (897 13)  Enable bit of Mux _out_links/OutMux5_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_40
 (17 3)  (879 13)  (879 13)  IOB_0 IO Functioning bit
 (14 4)  (910 11)  (910 11)  routing T_17_0.lc_trk_g0_3 <X> T_17_0.wire_gbuf/in
 (15 4)  (911 11)  (911 11)  Enable bit of Mux _fablink/Mux => lc_trk_g0_3 wire_gbuf/in
 (2 6)  (900 8)  (900 8)  IO control bit: GIODOWN0_REN_0

 (3 9)  (901 6)  (901 6)  IO control bit: GIODOWN0_IE_0


