
*** Running vivado
    with args -log top_level_verification_circuit.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_level_verification_circuit.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source top_level_verification_circuit.tcl -notrace
Command: synth_design -top top_level_verification_circuit -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 23440 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 346.355 ; gain = 101.297
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_level_verification_circuit' [C:/github/02204_AsyncProject/hardware/fpga/fpga.vhdl:19]
INFO: [Synth 8-3491] module 'verification_circuit' declared at 'C:/github/02204_AsyncProject/hardware/verification_circuit/verification_circuit.vhdl:13' bound to instance 'verification_circuit1' of component 'verification_circuit' [C:/github/02204_AsyncProject/hardware/fpga/fpga.vhdl:87]
INFO: [Synth 8-638] synthesizing module 'verification_circuit' [C:/github/02204_AsyncProject/hardware/verification_circuit/verification_circuit.vhdl:31]
INFO: [Synth 8-3491] module 'rams_21a' declared at 'C:/github/02204_AsyncProject/hardware/verification_circuit/romA.vhdl:14' bound to instance 'romA' of component 'rams_21a' [C:/github/02204_AsyncProject/hardware/verification_circuit/verification_circuit.vhdl:92]
INFO: [Synth 8-638] synthesizing module 'rams_21a' [C:/github/02204_AsyncProject/hardware/verification_circuit/romA.vhdl:23]
INFO: [Synth 8-256] done synthesizing module 'rams_21a' (1#1) [C:/github/02204_AsyncProject/hardware/verification_circuit/romA.vhdl:23]
INFO: [Synth 8-3491] module 'rams_21b' declared at 'C:/github/02204_AsyncProject/hardware/verification_circuit/romB.vhdl:14' bound to instance 'romB' of component 'rams_21b' [C:/github/02204_AsyncProject/hardware/verification_circuit/verification_circuit.vhdl:101]
INFO: [Synth 8-638] synthesizing module 'rams_21b' [C:/github/02204_AsyncProject/hardware/verification_circuit/romB.vhdl:23]
INFO: [Synth 8-256] done synthesizing module 'rams_21b' (2#1) [C:/github/02204_AsyncProject/hardware/verification_circuit/romB.vhdl:23]
INFO: [Synth 8-3491] module 'rams_21c' declared at 'C:/github/02204_AsyncProject/hardware/verification_circuit/romC.vhdl:14' bound to instance 'romC' of component 'rams_21c' [C:/github/02204_AsyncProject/hardware/verification_circuit/verification_circuit.vhdl:110]
INFO: [Synth 8-638] synthesizing module 'rams_21c' [C:/github/02204_AsyncProject/hardware/verification_circuit/romC.vhdl:23]
INFO: [Synth 8-256] done synthesizing module 'rams_21c' (3#1) [C:/github/02204_AsyncProject/hardware/verification_circuit/romC.vhdl:23]
WARNING: [Synth 8-614] signal 'test_complete_reg' is read in the process but is not in the sensitivity list [C:/github/02204_AsyncProject/hardware/verification_circuit/verification_circuit.vhdl:143]
INFO: [Synth 8-256] done synthesizing module 'verification_circuit' (4#1) [C:/github/02204_AsyncProject/hardware/verification_circuit/verification_circuit.vhdl:31]
INFO: [Synth 8-3491] module 'gcd_ring' declared at 'C:/github/02204_AsyncProject/hardware/gcd_ring/gcd_ring.vhdl:13' bound to instance 'gcd_ring1' of component 'gcd_ring' [C:/github/02204_AsyncProject/hardware/fpga/fpga.vhdl:102]
INFO: [Synth 8-638] synthesizing module 'gcd_ring' [C:/github/02204_AsyncProject/hardware/gcd_ring/gcd_ring.vhdl:22]
	Parameter a_req_delay bound to: 2 - type: integer 
	Parameter b_ack_delay bound to: 2 - type: integer 
	Parameter initialOutput bound to: 1'b1 
INFO: [Synth 8-3491] module 'click_ctrl_delay' declared at 'C:/github/02204_AsyncProject/hardware/ctrl_delay/ctrl_delay.vhdl:12' bound to instance 'ctrl1' of component 'click_ctrl_delay' [C:/github/02204_AsyncProject/hardware/gcd_ring/gcd_ring.vhdl:149]
INFO: [Synth 8-638] synthesizing module 'click_ctrl_delay' [C:/github/02204_AsyncProject/hardware/ctrl_delay/ctrl_delay.vhdl:24]
	Parameter a_req_delay bound to: 2 - type: integer 
	Parameter b_ack_delay bound to: 2 - type: integer 
	Parameter initialOutput bound to: 1'b1 
	Parameter stages bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'delay_n_stage' declared at 'C:/github/02204_AsyncProject/hardware/delay/delay_n_stage.vhdl:11' bound to instance 'delay_a_req' of component 'delay_n_stage' [C:/github/02204_AsyncProject/hardware/ctrl_delay/ctrl_delay.vhdl:57]
INFO: [Synth 8-638] synthesizing module 'delay_n_stage' [C:/github/02204_AsyncProject/hardware/delay/delay_n_stage.vhdl:19]
	Parameter stages bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/github/02204_AsyncProject/hardware/delay/delay_n_stage.vhdl:30]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/github/02204_AsyncProject/hardware/delay/delay_n_stage.vhdl:31]
INFO: [Synth 8-3491] module 'delay_buffer' declared at 'C:/github/02204_AsyncProject/hardware/buffer/buffer.vhdl:11' bound to instance 'bufferStart' of component 'delay_buffer' [C:/github/02204_AsyncProject/hardware/delay/delay_n_stage.vhdl:49]
INFO: [Synth 8-638] synthesizing module 'delay_buffer' [C:/github/02204_AsyncProject/hardware/buffer/buffer.vhdl:18]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/github/02204_AsyncProject/hardware/buffer/buffer.vhdl:20]
INFO: [Synth 8-256] done synthesizing module 'delay_buffer' (5#1) [C:/github/02204_AsyncProject/hardware/buffer/buffer.vhdl:18]
INFO: [Synth 8-3491] module 'delay_buffer' declared at 'C:/github/02204_AsyncProject/hardware/buffer/buffer.vhdl:11' bound to instance 'bufferX' of component 'delay_buffer' [C:/github/02204_AsyncProject/hardware/delay/delay_n_stage.vhdl:70]
INFO: [Synth 8-3491] module 'delay_buffer' declared at 'C:/github/02204_AsyncProject/hardware/buffer/buffer.vhdl:11' bound to instance 'bufferEnd' of component 'delay_buffer' [C:/github/02204_AsyncProject/hardware/delay/delay_n_stage.vhdl:59]
INFO: [Synth 8-256] done synthesizing module 'delay_n_stage' (6#1) [C:/github/02204_AsyncProject/hardware/delay/delay_n_stage.vhdl:19]
	Parameter stages bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'delay_n_stage' declared at 'C:/github/02204_AsyncProject/hardware/delay/delay_n_stage.vhdl:11' bound to instance 'delay_b_req' of component 'delay_n_stage' [C:/github/02204_AsyncProject/hardware/ctrl_delay/ctrl_delay.vhdl:64]
INFO: [Synth 8-256] done synthesizing module 'click_ctrl_delay' (7#1) [C:/github/02204_AsyncProject/hardware/ctrl_delay/ctrl_delay.vhdl:24]
	Parameter a_req_delay bound to: 2 - type: integer 
	Parameter b_ack_delay bound to: 2 - type: integer 
	Parameter initialOutput bound to: 1'b0 
INFO: [Synth 8-3491] module 'click_ctrl_delay' declared at 'C:/github/02204_AsyncProject/hardware/ctrl_delay/ctrl_delay.vhdl:12' bound to instance 'ctrl2' of component 'click_ctrl_delay' [C:/github/02204_AsyncProject/hardware/gcd_ring/gcd_ring.vhdl:163]
INFO: [Synth 8-638] synthesizing module 'click_ctrl_delay__parameterized1' [C:/github/02204_AsyncProject/hardware/ctrl_delay/ctrl_delay.vhdl:24]
	Parameter a_req_delay bound to: 2 - type: integer 
	Parameter b_ack_delay bound to: 2 - type: integer 
	Parameter initialOutput bound to: 1'b0 
	Parameter stages bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'delay_n_stage' declared at 'C:/github/02204_AsyncProject/hardware/delay/delay_n_stage.vhdl:11' bound to instance 'delay_a_req' of component 'delay_n_stage' [C:/github/02204_AsyncProject/hardware/ctrl_delay/ctrl_delay.vhdl:57]
	Parameter stages bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'delay_n_stage' declared at 'C:/github/02204_AsyncProject/hardware/delay/delay_n_stage.vhdl:11' bound to instance 'delay_b_req' of component 'delay_n_stage' [C:/github/02204_AsyncProject/hardware/ctrl_delay/ctrl_delay.vhdl:64]
INFO: [Synth 8-256] done synthesizing module 'click_ctrl_delay__parameterized1' (7#1) [C:/github/02204_AsyncProject/hardware/ctrl_delay/ctrl_delay.vhdl:24]
	Parameter a_req_delay bound to: 2 - type: integer 
	Parameter b_ack_delay bound to: 2 - type: integer 
	Parameter initialOutput bound to: 1'b0 
INFO: [Synth 8-3491] module 'click_ctrl_delay' declared at 'C:/github/02204_AsyncProject/hardware/ctrl_delay/ctrl_delay.vhdl:12' bound to instance 'ctrl3' of component 'click_ctrl_delay' [C:/github/02204_AsyncProject/hardware/gcd_ring/gcd_ring.vhdl:177]
INFO: [Synth 8-3491] module 'GCD' declared at 'C:/github/02204_AsyncProject/hardware/gcd/gcd.vhdl:14' bound to instance 'gcd1' of component 'GCD' [C:/github/02204_AsyncProject/hardware/gcd_ring/gcd_ring.vhdl:190]
INFO: [Synth 8-638] synthesizing module 'GCD' [C:/github/02204_AsyncProject/hardware/gcd/gcd.vhdl:22]
INFO: [Synth 8-256] done synthesizing module 'GCD' (8#1) [C:/github/02204_AsyncProject/hardware/gcd/gcd.vhdl:22]
INFO: [Synth 8-256] done synthesizing module 'gcd_ring' (9#1) [C:/github/02204_AsyncProject/hardware/gcd_ring/gcd_ring.vhdl:22]
INFO: [Synth 8-3491] module 'synchronizer' declared at 'C:/github/02204_AsyncProject/hardware/synchronizer/synchronizer.vhdl:11' bound to instance 'synchronizer1' of component 'synchronizer' [C:/github/02204_AsyncProject/hardware/fpga/fpga.vhdl:112]
INFO: [Synth 8-638] synthesizing module 'synchronizer' [C:/github/02204_AsyncProject/hardware/synchronizer/synchronizer.vhdl:18]
INFO: [Synth 8-256] done synthesizing module 'synchronizer' (10#1) [C:/github/02204_AsyncProject/hardware/synchronizer/synchronizer.vhdl:18]
INFO: [Synth 8-3491] module 'button_synchronizer' declared at 'C:/github/02204_AsyncProject/hardware/button_synchronizer/button_synchronizer.vhdl:11' bound to instance 'button_synchronizer1' of component 'button_synchronizer' [C:/github/02204_AsyncProject/hardware/fpga/fpga.vhdl:121]
INFO: [Synth 8-638] synthesizing module 'button_synchronizer' [C:/github/02204_AsyncProject/hardware/button_synchronizer/button_synchronizer.vhdl:20]
INFO: [Synth 8-256] done synthesizing module 'button_synchronizer' (11#1) [C:/github/02204_AsyncProject/hardware/button_synchronizer/button_synchronizer.vhdl:20]
INFO: [Synth 8-256] done synthesizing module 'top_level_verification_circuit' (12#1) [C:/github/02204_AsyncProject/hardware/fpga/fpga.vhdl:19]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 399.434 ; gain = 154.375
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 399.434 ; gain = 154.375
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/github/02204_AsyncProject/hardware/fpga/Nexys-4-DDR-Master.xdc]
Finished Parsing XDC File [C:/github/02204_AsyncProject/hardware/fpga/Nexys-4-DDR-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/github/02204_AsyncProject/hardware/fpga/Nexys-4-DDR-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_verification_circuit_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_verification_circuit_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 749.969 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 749.969 ; gain = 504.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 749.969 ; gain = 504.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 749.969 ; gain = 504.910
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "ROM" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ROM" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ROM" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'verification_circuit'
INFO: [Synth 8-5544] ROM "count_int" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element count_int_reg was removed.  [C:/github/02204_AsyncProject/hardware/verification_circuit/verification_circuit.vhdl:124]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                    load |                              001 |                              001
               send_data |                              010 |                              010
                  timing |                              011 |                              011
                  verify |                              100 |                              100
               completed |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'verification_circuit'
WARNING: [Synth 8-327] inferring latch for variable 'stage1_dataAout_reg' [C:/github/02204_AsyncProject/hardware/gcd_ring/gcd_ring.vhdl:118]
WARNING: [Synth 8-327] inferring latch for variable 'stage1_dataBout_reg' [C:/github/02204_AsyncProject/hardware/gcd_ring/gcd_ring.vhdl:119]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 749.969 ; gain = 504.910
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 9     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	  10 Input      8 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 9     
	   6 Input      5 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module rams_21a 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	  10 Input      8 Bit        Muxes := 1     
Module rams_21b 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	  10 Input      8 Bit        Muxes := 1     
Module rams_21c 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	  10 Input      8 Bit        Muxes := 1     
Module verification_circuit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   6 Input      5 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module click_ctrl_delay 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module click_ctrl_delay__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module GCD 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module gcd_ring 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 6     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
Module synchronizer 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module button_synchronizer 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element verification_circuit1/count_int_reg was removed.  [C:/github/02204_AsyncProject/hardware/verification_circuit/verification_circuit.vhdl:124]
INFO: [Synth 8-3886] merging instance 'verification_circuit1/romC/data_reg[1]' (FD) to 'verification_circuit1/romC/data_reg[3]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 749.969 ; gain = 504.910
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 749.969 ; gain = 504.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 750.465 ; gain = 505.406
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'verification_circuit1/romB/data_reg[1]' (FD) to 'verification_circuit1/romC/data_reg[3]'
INFO: [Synth 8-3886] merging instance 'verification_circuit1/romB/data_reg[4]' (FD) to 'verification_circuit1/romC/data_reg[4]'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 760.754 ; gain = 515.695
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 760.754 ; gain = 515.695
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 760.754 ; gain = 515.695
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 760.754 ; gain = 515.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 760.754 ; gain = 515.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 760.754 ; gain = 515.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 760.754 ; gain = 515.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     6|
|3     |LUT1   |    16|
|4     |LUT2   |    18|
|5     |LUT3   |    24|
|6     |LUT4   |    68|
|7     |LUT5   |    24|
|8     |LUT6   |     5|
|9     |FDCE   |    61|
|10    |FDPE   |    15|
|11    |FDRE   |    20|
|12    |LD     |    16|
|13    |LDC    |    13|
|14    |IBUF   |     3|
|15    |OBUF   |     3|
+------+-------+------+

Report Instance Areas: 
+------+--------------------------------------------------------+-----------------------------------+------+
|      |Instance                                                |Module                             |Cells |
+------+--------------------------------------------------------+-----------------------------------+------+
|1     |top                                                     |                                   |   293|
|2     |  button_synchronizer1                                  |button_synchronizer                |     3|
|3     |  gcd_ring1                                             |gcd_ring                           |   193|
|4     |    gcd1                                                |GCD                                |     6|
|5     |    ctrl1                                               |click_ctrl_delay                   |     7|
|6     |      delay_a_req                                       |delay_n_stage_15                   |     3|
|7     |        \generate_delays[0].initial_buffer.bufferStart  |delay_buffer_20                    |     0|
|8     |        \generate_delays[1].internal_buffer.bufferX     |delay_buffer_21                    |     0|
|9     |        \generate_delays[2].final_buffer.bufferEnd      |delay_buffer_22                    |     0|
|10    |      delay_b_req                                       |delay_n_stage_16                   |     2|
|11    |        \generate_delays[0].initial_buffer.bufferStart  |delay_buffer_17                    |     0|
|12    |        \generate_delays[1].internal_buffer.bufferX     |delay_buffer_18                    |     0|
|13    |        \generate_delays[2].final_buffer.bufferEnd      |delay_buffer_19                    |     0|
|14    |    ctrl2                                               |click_ctrl_delay__parameterized1   |     7|
|15    |      delay_a_req                                       |delay_n_stage_7                    |     3|
|16    |        \generate_delays[0].initial_buffer.bufferStart  |delay_buffer_12                    |     0|
|17    |        \generate_delays[1].internal_buffer.bufferX     |delay_buffer_13                    |     0|
|18    |        \generate_delays[2].final_buffer.bufferEnd      |delay_buffer_14                    |     0|
|19    |      delay_b_req                                       |delay_n_stage_8                    |     2|
|20    |        \generate_delays[0].initial_buffer.bufferStart  |delay_buffer_9                     |     0|
|21    |        \generate_delays[1].internal_buffer.bufferX     |delay_buffer_10                    |     0|
|22    |        \generate_delays[2].final_buffer.bufferEnd      |delay_buffer_11                    |     0|
|23    |    ctrl3                                               |click_ctrl_delay__parameterized1_0 |     7|
|24    |      delay_a_req                                       |delay_n_stage                      |     3|
|25    |        \generate_delays[0].initial_buffer.bufferStart  |delay_buffer_4                     |     0|
|26    |        \generate_delays[1].internal_buffer.bufferX     |delay_buffer_5                     |     0|
|27    |        \generate_delays[2].final_buffer.bufferEnd      |delay_buffer_6                     |     0|
|28    |      delay_b_req                                       |delay_n_stage_1                    |     2|
|29    |        \generate_delays[0].initial_buffer.bufferStart  |delay_buffer                       |     0|
|30    |        \generate_delays[1].internal_buffer.bufferX     |delay_buffer_2                     |     0|
|31    |        \generate_delays[2].final_buffer.bufferEnd      |delay_buffer_3                     |     0|
|32    |  synchronizer1                                         |synchronizer                       |     2|
|33    |  verification_circuit1                                 |verification_circuit               |    88|
|34    |    romA                                                |rams_21a                           |    28|
|35    |    romB                                                |rams_21b                           |    16|
|36    |    romC                                                |rams_21c                           |    12|
+------+--------------------------------------------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 760.754 ; gain = 515.695
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 760.754 ; gain = 165.160
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 760.754 ; gain = 515.695
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 38 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 29 instances were transformed.
  LD => LDCE: 16 instances
  LDC => LDCE: 13 instances

INFO: [Common 17-83] Releasing license: Synthesis
70 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 763.547 ; gain = 531.438
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint 'C:/github/02204_AsyncProject/hardware/fpga/vivado/vivado.runs/synth_1/top_level_verification_circuit.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_level_verification_circuit_utilization_synth.rpt -pb top_level_verification_circuit_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 763.547 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jun  2 15:50:04 2018...
