$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $var wire 1 # a $end
  $var wire 1 $ b $end
  $var wire 1 % o_xor $end
  $var wire 1 & a_not $end
  $var wire 1 ' b_not $end
  $scope module xornot $end
   $var wire 1 # a $end
   $var wire 1 $ b $end
   $var wire 1 % o_xor $end
   $var wire 1 & a_not $end
   $var wire 1 ' b_not $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0$
0%
1&
1'
#1
1$
1%
0'
#2
1#
0$
0&
1'
#3
1$
0%
0'
#4
#5
#6
#7
