 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Thu Sep 21 08:06:27 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                      2
    Shorted outputs (LINT-31)                                       2

Cells                                                              19
    Cells do not drive (LINT-1)                                    17
    Connected to power or ground (LINT-32)                          2

Nets                                                                2
    Unloaded nets (LINT-2)                                          2
--------------------------------------------------------------------------------

Warning: In design 'ClkDiv_DIV_RATIO_WIDTH6', cell 'C97' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv_DIV_RATIO_WIDTH4', cell 'C87' does not drive any nets. (LINT-1)
Warning: In design 'ALU_op_size8_rslt_size16_fun_size4', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'ALU_op_size8_rslt_size16_fun_size4', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'ALU_op_size8_rslt_size16_fun_size4', cell 'B_20' does not drive any nets. (LINT-1)
Warning: In design 'ALU_op_size8_rslt_size16_fun_size4', cell 'B_21' does not drive any nets. (LINT-1)
Warning: In design 'ALU_op_size8_rslt_size16_fun_size4', cell 'B_22' does not drive any nets. (LINT-1)
Warning: In design 'ALU_op_size8_rslt_size16_fun_size4', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'ALU_op_size8_rslt_size16_fun_size4', cell 'B_24' does not drive any nets. (LINT-1)
Warning: In design 'READ_EMPTY_ADDR_WIDTH3', cell 'C162' does not drive any nets. (LINT-1)
Warning: In design 'WRITE_FULL_ADDR_WIDTH3', cell 'C163' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_prescale_wd6_bit_count_wd3', cell 'C86' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_prescale_wd6_bit_count_wd3', cell 'C92' does not drive any nets. (LINT-1)
Warning: In design 'data_smapling_prescale_wd6', cell 'C129' does not drive any nets. (LINT-1)
Warning: In design 'data_smapling_prescale_wd6', cell 'B_6' does not drive any nets. (LINT-1)
Warning: In design 'data_smapling_prescale_wd6', cell 'B_7' does not drive any nets. (LINT-1)
Warning: In design 'serializer_width8', cell 'C87' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'REG_3[6]' driven by pin 'U0_RegFile/REG_3[6]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG_3[7]' driven by pin 'U0_RegFile/REG_3[7]' has no loads. (LINT-2)
Warning: In design 'SYS_CNTRL_DATA_WD8_REG_ADDR_WD4_ALU_FUN_WD4_ALU_OUT_WD16', output port 'ALU_EN' is connected directly to output port 'GATE_EN'. (LINT-31)
Warning: In design 'UART_RX_fsm_data_wd8_bit_count_wd3_prescale_wd6', output port 'edge_cnt_en' is connected directly to output port 'data_samp_en'. (LINT-31)
Warning: In design 'SYS_TOP', a pin on submodule 'TX_ClkDiv' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'RX_ClkDiv' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
1
