Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: SigGenSpiControl.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "SigGenSpiControl.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "SigGenSpiControl"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : SigGenSpiControl
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/tniel/OneDrive/Dokumenter/GitHub/DigitalTeknikProjekt/FPGA/Three_week_course_F22/ShiftReg1.vhd" in Library work.
Architecture behavioral of Entity shiftreg is up to date.
Compiling vhdl file "C:/Users/tniel/OneDrive/Dokumenter/GitHub/DigitalTeknikProjekt/FPGA/Three_week_course_F22/Protokol.vhd" in Library work.
Entity <protokol> compiled.
Entity <protokol> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/tniel/OneDrive/Dokumenter/GitHub/DigitalTeknikProjekt/FPGA/Three_week_course_F22/PWM.vhd" in Library work.
Architecture behavioral of Entity pwm is up to date.
Compiling vhdl file "C:/Users/tniel/OneDrive/Dokumenter/GitHub/DigitalTeknikProjekt/FPGA/Three_week_course_F22/DivClk.vhd" in Library work.
Architecture divclk_arch of Entity divclk is up to date.
Compiling vhdl file "C:/Users/tniel/OneDrive/Dokumenter/GitHub/DigitalTeknikProjekt/FPGA/Three_week_course_F22/Freq_calc.vhd" in Library work.
Architecture behavioral of Entity clock_select is up to date.
Compiling vhdl file "C:/Users/tniel/OneDrive/Dokumenter/GitHub/DigitalTeknikProjekt/FPGA/Three_week_course_F22/SevenSeg5 (1).vhd" in Library work.
Architecture sevenseg_arch of Entity sevenseg5 is up to date.
Compiling vhdl file "C:/Users/tniel/OneDrive/Dokumenter/GitHub/DigitalTeknikProjekt/FPGA/Three_week_course_F22/Simpel_top.vhd" in Library work.
Architecture behavioral of Entity siggenspicontrol is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <SigGenSpiControl> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ShiftReg> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Protokol> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <PWM> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <DivClk> in library <work> (architecture <divclk_arch>).

Analyzing hierarchy for entity <Clock_select> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <SevenSeg5> in library <work> (architecture <sevenseg_arch>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <SigGenSpiControl> in library <work> (Architecture <behavioral>).
Entity <SigGenSpiControl> analyzed. Unit <SigGenSpiControl> generated.

Analyzing Entity <ShiftReg> in library <work> (Architecture <behavioral>).
Entity <ShiftReg> analyzed. Unit <ShiftReg> generated.

Analyzing Entity <Protokol> in library <work> (Architecture <behavioral>).
INFO:Xst:2679 - Register <SigEN> in unit <Protokol> has a constant value of 1 during circuit operation. The register is replaced by logic.
Entity <Protokol> analyzed. Unit <Protokol> generated.

Analyzing Entity <PWM> in library <work> (Architecture <behavioral>).
Entity <PWM> analyzed. Unit <PWM> generated.

Analyzing Entity <DivClk> in library <work> (Architecture <divclk_arch>).
Entity <DivClk> analyzed. Unit <DivClk> generated.

Analyzing Entity <Clock_select> in library <work> (Architecture <behavioral>).
Entity <Clock_select> analyzed. Unit <Clock_select> generated.

Analyzing Entity <SevenSeg5> in library <work> (Architecture <sevenseg_arch>).
Entity <SevenSeg5> analyzed. Unit <SevenSeg5> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <ShiftReg>.
    Related source file is "C:/Users/tniel/OneDrive/Dokumenter/GitHub/DigitalTeknikProjekt/FPGA/Three_week_course_F22/ShiftReg1.vhd".
    Found 8-bit register for signal <Q>.
    Found 8-bit register for signal <Reg_val>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <ShiftReg> synthesized.


Synthesizing Unit <Protokol>.
    Related source file is "C:/Users/tniel/OneDrive/Dokumenter/GitHub/DigitalTeknikProjekt/FPGA/Three_week_course_F22/Protokol.vhd".
WARNING:Xst:647 - Input <SS_not> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <ACK> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <State>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 46                                             |
    | Inputs             | 10                                             |
    | Outputs            | 7                                              |
    | Clock              | Clk                       (rising_edge)        |
    | Reset              | Reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | reset_state                                    |
    | Power Up State     | shape_state                                    |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Using one-hot encoding for signal <DispSel>.
    Found 20-bit register for signal <Disp>.
    Found 1-bit register for signal <Paritet>.
    Found 8-bit register for signal <Freq>.
    Found 8-bit register for signal <Shape>.
    Found 8-bit register for signal <Ampl>.
    Found 1-bit register for signal <Adr>.
    Found 1-bit register for signal <Crc>.
    Found 8-bit register for signal <CRC_temp>.
    Found 1-bit register for signal <Data>.
    Found 7-bit register for signal <DispSel>.
    Found 1-bit register for signal <Final>.
    Found 8-bit adder for signal <Paritet$addsub0000> created at line 118.
    Found 8-bit adder for signal <Paritet$addsub0001> created at line 144.
    Found 8-bit adder for signal <Paritet$addsub0002> created at line 170.
    Found 8-bit register for signal <prev_SPIdat>.
    Found 8-bit comparator not equal for signal <State$cmp_ne0003> created at line 122.
    Found 8-bit register for signal <temp_Ampl>.
    Found 8-bit register for signal <temp_freq>.
    Found 8-bit register for signal <temp_Shape>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  96 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <Protokol> synthesized.


Synthesizing Unit <PWM>.
    Related source file is "C:/Users/tniel/OneDrive/Dokumenter/GitHub/DigitalTeknikProjekt/FPGA/Three_week_course_F22/PWM.vhd".
WARNING:Xst:647 - Input <Freq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit up counter for signal <Ampl_sig>.
    Found 8-bit comparator equal for signal <Ampl_sig$cmp_eq0000> created at line 34.
    Found 8-bit up counter for signal <PWMCnt>.
    Found 8-bit comparator greatequal for signal <PWMout$cmp_ge0000> created at line 57.
    Found 8-bit comparator greater for signal <PWMout$cmp_gt0000> created at line 49.
    Summary:
	inferred   2 Counter(s).
	inferred   3 Comparator(s).
Unit <PWM> synthesized.


Synthesizing Unit <DivClk>.
    Related source file is "C:/Users/tniel/OneDrive/Dokumenter/GitHub/DigitalTeknikProjekt/FPGA/Three_week_course_F22/DivClk.vhd".
    Found 32-bit adder for signal <$add0000>.
    Found 32-bit comparator equal for signal <Clear1$cmp_eq0000> created at line 36.
    Found 1-bit register for signal <Clk1_D>.
    Found 25-bit up counter for signal <Cnt1>.
    Found 32-bit adder for signal <mux0000$addsub0000>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <DivClk> synthesized.


Synthesizing Unit <Clock_select>.
    Related source file is "C:/Users/tniel/OneDrive/Dokumenter/GitHub/DigitalTeknikProjekt/FPGA/Three_week_course_F22/Freq_calc.vhd".
WARNING:Xst:646 - Signal <PulseWidth> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit register for signal <TimeDiv>.
    Found 8-bit register for signal <Freq_int>.
    Found 8-bit comparator greater for signal <Freq_int$cmp_gt0000> created at line 36.
    Found 32-bit 4-to-1 multiplexer for signal <TimeDiv$mux0000>.
    Found 32-bit 4-to-1 multiplexer for signal <TimeDiv$mux0001>.
    Found 9-bit register for signal <Trek>.
    Found 9-bit adder for signal <Trek$sub0000> created at line 51.
    Summary:
	inferred  17 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred  64 Multiplexer(s).
Unit <Clock_select> synthesized.


Synthesizing Unit <SevenSeg5>.
    Related source file is "C:/Users/tniel/OneDrive/Dokumenter/GitHub/DigitalTeknikProjekt/FPGA/Three_week_course_F22/SevenSeg5 (1).vhd".
    Found 16x16-bit ROM for signal <DataN$rom0000>.
    Found 4-bit register for signal <an>.
    Found 8-bit register for signal <cat>.
    Found 1-of-4 decoder for signal <AnInt>.
    Found 1-bit 4-to-1 multiplexer for signal <Data$mux0000> created at line 90.
    Found 4-bit 4-to-1 multiplexer for signal <DataN>.
    Found 2-bit up counter for signal <DispCount>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred  12 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
	inferred   1 Decoder(s).
Unit <SevenSeg5> synthesized.


Synthesizing Unit <SigGenSpiControl>.
    Related source file is "C:/Users/tniel/OneDrive/Dokumenter/GitHub/DigitalTeknikProjekt/FPGA/Three_week_course_F22/Simpel_top.vhd".
Unit <SigGenSpiControl> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x16-bit ROM                                         : 1
# Adders/Subtractors                                   : 8
 32-bit adder                                          : 4
 8-bit adder                                           : 3
 9-bit adder                                           : 1
# Counters                                             : 5
 2-bit up counter                                      : 1
 25-bit up counter                                     : 2
 8-bit up counter                                      : 2
# Registers                                            : 24
 1-bit register                                        : 7
 20-bit register                                       : 1
 32-bit register                                       : 1
 4-bit register                                        : 1
 7-bit register                                        : 1
 8-bit register                                        : 12
 9-bit register                                        : 1
# Comparators                                          : 7
 32-bit comparator equal                               : 2
 8-bit comparator equal                                : 1
 8-bit comparator greatequal                           : 1
 8-bit comparator greater                              : 2
 8-bit comparator not equal                            : 1
# Multiplexers                                         : 4
 1-bit 4-to-1 multiplexer                              : 1
 32-bit 4-to-1 multiplexer                             : 2
 4-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <U2/State/FSM> on signal <State[1:3]> with user encoding.
--------------------------
 State        | Encoding
--------------------------
 shape_state  | 000
 ampl_state   | 001
 freq_state   | 010
 reset_state  | 011
 sync_state   | 100
 run_state    | 101
 choose_state | 110
--------------------------
INFO:Xst:2261 - The FF/Latch <Disp_8> in Unit <U2> is equivalent to the following 2 FFs/Latches, which will be removed : <Disp_10> <Disp_11> 
INFO:Xst:2261 - The FF/Latch <Disp_16> in Unit <U2> is equivalent to the following 2 FFs/Latches, which will be removed : <Disp_17> <Disp_19> 
WARNING:Xst:2677 - Node <DispSel_0> of sequential type is unconnected in block <U2>.
WARNING:Xst:2677 - Node <DispSel_0> of sequential type is unconnected in block <Protokol>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# ROMs                                                 : 1
 16x16-bit ROM                                         : 1
# Adders/Subtractors                                   : 8
 32-bit adder                                          : 4
 8-bit adder                                           : 3
 9-bit adder                                           : 1
# Counters                                             : 5
 2-bit up counter                                      : 1
 25-bit up counter                                     : 2
 8-bit up counter                                      : 2
# Registers                                            : 174
 Flip-Flops                                            : 174
# Comparators                                          : 7
 32-bit comparator equal                               : 2
 8-bit comparator equal                                : 1
 8-bit comparator greatequal                           : 1
 8-bit comparator greater                              : 2
 8-bit comparator not equal                            : 1
# Multiplexers                                         : 4
 1-bit 4-to-1 multiplexer                              : 1
 32-bit 4-to-1 multiplexer                             : 2
 4-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <Disp_8> in Unit <Protokol> is equivalent to the following 2 FFs/Latches, which will be removed : <Disp_10> <Disp_11> 
INFO:Xst:2261 - The FF/Latch <Disp_16> in Unit <Protokol> is equivalent to the following 2 FFs/Latches, which will be removed : <Disp_17> <Disp_19> 

Optimizing unit <SigGenSpiControl> ...

Optimizing unit <ShiftReg> ...

Optimizing unit <Protokol> ...
WARNING:Xst:1710 - FF/Latch <Disp_18> (without init value) has a constant value of 1 in block <Protokol>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <PWM> ...

Optimizing unit <DivClk> ...

Optimizing unit <SevenSeg5> ...

Optimizing unit <Clock_select> ...
WARNING:Xst:1293 - FF/Latch <Freq_int_7> has a constant value of 0 in block <Clock_select>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <Trek_7> in Unit <Clock_select> is equivalent to the following FF/Latch, which will be removed : <Trek_8> 
WARNING:Xst:1293 - FF/Latch <Freq_int_7> has a constant value of 0 in block <Clock_select>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <Trek_7> in Unit <Clock_select> is equivalent to the following FF/Latch, which will be removed : <Trek_8> 
WARNING:Xst:1293 - FF/Latch <Freq_int_7> has a constant value of 0 in block <Clock_select>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <Trek_7> in Unit <Clock_select> is equivalent to the following FF/Latch, which will be removed : <Trek_8> 
WARNING:Xst:1293 - FF/Latch <Freq_int_7> has a constant value of 0 in block <Clock_select>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <Trek_7> in Unit <Clock_select> is equivalent to the following FF/Latch, which will be removed : <Trek_8> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block SigGenSpiControl, actual ratio is 27.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 238
 Flip-Flops                                            : 238

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : SigGenSpiControl.ngr
Top Level Output File Name         : SigGenSpiControl
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 20

Cell Usage :
# BELS                             : 849
#      GND                         : 1
#      INV                         : 72
#      LUT1                        : 9
#      LUT2                        : 69
#      LUT3                        : 155
#      LUT4                        : 168
#      LUT4_D                      : 1
#      LUT4_L                      : 1
#      MUXCY                       : 193
#      MUXF5                       : 26
#      VCC                         : 1
#      XORCY                       : 153
# FlipFlops/Latches                : 238
#      FDC                         : 97
#      FDCE                        : 10
#      FDE                         : 112
#      FDP                         : 3
#      FDPE                        : 16
# Clock Buffers                    : 2
#      BUFGP                       : 2
# IO Buffers                       : 18
#      IBUF                        : 4
#      OBUF                        : 14
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                      248  out of    960    25%  
 Number of Slice Flip Flops:            237  out of   1920    12%  
 Number of 4 input LUTs:                475  out of   1920    24%  
 Number of IOs:                          20
 Number of bonded IOBs:                  20  out of     83    24%  
    IOB Flip Flops:                       1
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
SCK                                | BUFGP                  | 16    |
MClk                               | BUFGP                  | 192   |
U4/Clk1_D                          | NONE(U3/PWMCnt_7)      | 16    |
U7/Clk1_D                          | NONE(U6/DispCount_1)   | 14    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
Reset                              | IBUF                   | 122   |
BTN3                               | IBUF                   | 4     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 15.370ns (Maximum Frequency: 65.063MHz)
   Minimum input arrival time before clock: 4.785ns
   Maximum output required time after clock: 9.484ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'SCK'
  Clock period: 1.346ns (frequency: 742.942MHz)
  Total number of paths / destination ports: 15 / 15
-------------------------------------------------------------------------
Delay:               1.346ns (Levels of Logic = 0)
  Source:            U1/Reg_val_6 (FF)
  Destination:       U1/Q_6 (FF)
  Source Clock:      SCK rising
  Destination Clock: SCK rising

  Data Path: U1/Reg_val_6 to U1/Q_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.591   0.447  U1/Reg_val_6 (U1/Reg_val_6)
     FDCE:D                    0.308          U1/Reg_val_7
    ----------------------------------------
    Total                      1.346ns (0.899ns logic, 0.447ns route)
                                       (66.8% logic, 33.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'MClk'
  Clock period: 15.370ns (frequency: 65.063MHz)
  Total number of paths / destination ports: 2315300 / 186
-------------------------------------------------------------------------
Delay:               15.370ns (Levels of Logic = 61)
  Source:            U5/TimeDiv_0 (FF)
  Destination:       U4/Cnt1_24 (FF)
  Source Clock:      MClk rising
  Destination Clock: MClk rising

  Data Path: U5/TimeDiv_0 to U4/Cnt1_24
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              3   0.591   0.706  U5/TimeDiv_0 (U5/TimeDiv_0)
     LUT1:I0->O            1   0.704   0.000  U4/Madd__add0000_cy<0>_rt (U4/Madd__add0000_cy<0>_rt)
     MUXCY:S->O            1   0.464   0.000  U4/Madd__add0000_cy<0> (U4/Madd__add0000_cy<0>)
     XORCY:CI->O           1   0.804   0.595  U4/Madd__add0000_xor<1> (U4/_add0000<1>)
     LUT1:I0->O            1   0.704   0.000  U4/Madd_mux0000_addsub0000_cy<0>_rt (U4/Madd_mux0000_addsub0000_cy<0>_rt)
     MUXCY:S->O            1   0.464   0.000  U4/Madd_mux0000_addsub0000_cy<0> (U4/Madd_mux0000_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  U4/Madd_mux0000_addsub0000_cy<1> (U4/Madd_mux0000_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  U4/Madd_mux0000_addsub0000_cy<2> (U4/Madd_mux0000_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  U4/Madd_mux0000_addsub0000_cy<3> (U4/Madd_mux0000_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  U4/Madd_mux0000_addsub0000_cy<4> (U4/Madd_mux0000_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  U4/Madd_mux0000_addsub0000_cy<5> (U4/Madd_mux0000_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  U4/Madd_mux0000_addsub0000_cy<6> (U4/Madd_mux0000_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  U4/Madd_mux0000_addsub0000_cy<7> (U4/Madd_mux0000_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  U4/Madd_mux0000_addsub0000_cy<8> (U4/Madd_mux0000_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  U4/Madd_mux0000_addsub0000_cy<9> (U4/Madd_mux0000_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  U4/Madd_mux0000_addsub0000_cy<10> (U4/Madd_mux0000_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  U4/Madd_mux0000_addsub0000_cy<11> (U4/Madd_mux0000_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  U4/Madd_mux0000_addsub0000_cy<12> (U4/Madd_mux0000_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  U4/Madd_mux0000_addsub0000_cy<13> (U4/Madd_mux0000_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  U4/Madd_mux0000_addsub0000_cy<14> (U4/Madd_mux0000_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  U4/Madd_mux0000_addsub0000_cy<15> (U4/Madd_mux0000_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  U4/Madd_mux0000_addsub0000_cy<16> (U4/Madd_mux0000_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  U4/Madd_mux0000_addsub0000_cy<17> (U4/Madd_mux0000_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  U4/Madd_mux0000_addsub0000_cy<18> (U4/Madd_mux0000_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  U4/Madd_mux0000_addsub0000_cy<19> (U4/Madd_mux0000_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  U4/Madd_mux0000_addsub0000_cy<20> (U4/Madd_mux0000_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  U4/Madd_mux0000_addsub0000_cy<21> (U4/Madd_mux0000_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  U4/Madd_mux0000_addsub0000_cy<22> (U4/Madd_mux0000_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  U4/Madd_mux0000_addsub0000_cy<23> (U4/Madd_mux0000_addsub0000_cy<23>)
     XORCY:CI->O           1   0.804   0.499  U4/Madd_mux0000_addsub0000_xor<24> (U4/mux0000_addsub0000<24>)
     LUT2:I1->O            1   0.704   0.424  U4/Mcompar_Clear1_cmp_eq0000_lut<12>_SW1 (N59)
     LUT4:I3->O            1   0.704   0.000  U4/Mcompar_Clear1_cmp_eq0000_lut<12> (U4/Mcompar_Clear1_cmp_eq0000_lut<12>)
     MUXCY:S->O            1   0.464   0.000  U4/Mcompar_Clear1_cmp_eq0000_cy<12> (U4/Mcompar_Clear1_cmp_eq0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  U4/Mcompar_Clear1_cmp_eq0000_cy<13> (U4/Mcompar_Clear1_cmp_eq0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  U4/Mcompar_Clear1_cmp_eq0000_cy<14> (U4/Mcompar_Clear1_cmp_eq0000_cy<14>)
     MUXCY:CI->O          27   0.331   1.296  U4/Mcompar_Clear1_cmp_eq0000_cy<15> (U4/Clear1)
     LUT3:I2->O            1   0.704   0.000  U4/Mcount_Cnt1_lut<0> (U4/Mcount_Cnt1_lut<0>)
     MUXCY:S->O            1   0.464   0.000  U4/Mcount_Cnt1_cy<0> (U4/Mcount_Cnt1_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  U4/Mcount_Cnt1_cy<1> (U4/Mcount_Cnt1_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  U4/Mcount_Cnt1_cy<2> (U4/Mcount_Cnt1_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  U4/Mcount_Cnt1_cy<3> (U4/Mcount_Cnt1_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  U4/Mcount_Cnt1_cy<4> (U4/Mcount_Cnt1_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  U4/Mcount_Cnt1_cy<5> (U4/Mcount_Cnt1_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  U4/Mcount_Cnt1_cy<6> (U4/Mcount_Cnt1_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  U4/Mcount_Cnt1_cy<7> (U4/Mcount_Cnt1_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  U4/Mcount_Cnt1_cy<8> (U4/Mcount_Cnt1_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  U4/Mcount_Cnt1_cy<9> (U4/Mcount_Cnt1_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  U4/Mcount_Cnt1_cy<10> (U4/Mcount_Cnt1_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  U4/Mcount_Cnt1_cy<11> (U4/Mcount_Cnt1_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  U4/Mcount_Cnt1_cy<12> (U4/Mcount_Cnt1_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  U4/Mcount_Cnt1_cy<13> (U4/Mcount_Cnt1_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  U4/Mcount_Cnt1_cy<14> (U4/Mcount_Cnt1_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  U4/Mcount_Cnt1_cy<15> (U4/Mcount_Cnt1_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  U4/Mcount_Cnt1_cy<16> (U4/Mcount_Cnt1_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  U4/Mcount_Cnt1_cy<17> (U4/Mcount_Cnt1_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  U4/Mcount_Cnt1_cy<18> (U4/Mcount_Cnt1_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  U4/Mcount_Cnt1_cy<19> (U4/Mcount_Cnt1_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  U4/Mcount_Cnt1_cy<20> (U4/Mcount_Cnt1_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  U4/Mcount_Cnt1_cy<21> (U4/Mcount_Cnt1_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  U4/Mcount_Cnt1_cy<22> (U4/Mcount_Cnt1_cy<22>)
     MUXCY:CI->O           0   0.059   0.000  U4/Mcount_Cnt1_cy<23> (U4/Mcount_Cnt1_cy<23>)
     XORCY:CI->O           1   0.804   0.000  U4/Mcount_Cnt1_xor<24> (U4/Mcount_Cnt124)
     FDC:D                     0.308          U4/Cnt1_24
    ----------------------------------------
    Total                     15.370ns (11.850ns logic, 3.520ns route)
                                       (77.1% logic, 22.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U4/Clk1_D'
  Clock period: 6.893ns (frequency: 145.075MHz)
  Total number of paths / destination ports: 488 / 24
-------------------------------------------------------------------------
Delay:               6.893ns (Levels of Logic = 11)
  Source:            U3/Ampl_sig_3 (FF)
  Destination:       U3/Ampl_sig_7 (FF)
  Source Clock:      U4/Clk1_D rising
  Destination Clock: U4/Clk1_D rising

  Data Path: U3/Ampl_sig_3 to U3/Ampl_sig_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE:C->Q             3   0.591   0.706  U3/Ampl_sig_3 (U3/Ampl_sig_3)
     LUT4:I0->O            2   0.704   0.622  U3/Ampl_sig_cmp_eq0000826 (U3/Ampl_sig_cmp_eq0000826)
     LUT4:I0->O            8   0.704   0.932  U3/Ampl_sig_cmp_eq00008136 (U3/Ampl_sig_cmp_eq0000)
     LUT3:I0->O            1   0.704   0.000  U3/Mcount_Ampl_sig_lut<0> (U3/Mcount_Ampl_sig_lut<0>)
     MUXCY:S->O            1   0.464   0.000  U3/Mcount_Ampl_sig_cy<0> (U3/Mcount_Ampl_sig_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  U3/Mcount_Ampl_sig_cy<1> (U3/Mcount_Ampl_sig_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  U3/Mcount_Ampl_sig_cy<2> (U3/Mcount_Ampl_sig_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  U3/Mcount_Ampl_sig_cy<3> (U3/Mcount_Ampl_sig_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  U3/Mcount_Ampl_sig_cy<4> (U3/Mcount_Ampl_sig_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  U3/Mcount_Ampl_sig_cy<5> (U3/Mcount_Ampl_sig_cy<5>)
     MUXCY:CI->O           0   0.059   0.000  U3/Mcount_Ampl_sig_cy<6> (U3/Mcount_Ampl_sig_cy<6>)
     XORCY:CI->O           1   0.804   0.000  U3/Mcount_Ampl_sig_xor<7> (U3/Mcount_Ampl_sig7)
     FDPE:D                    0.308          U3/Ampl_sig_7
    ----------------------------------------
    Total                      6.893ns (4.633ns logic, 2.260ns route)
                                       (67.2% logic, 32.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U7/Clk1_D'
  Clock period: 5.299ns (frequency: 188.715MHz)
  Total number of paths / destination ports: 182 / 13
-------------------------------------------------------------------------
Delay:               5.299ns (Levels of Logic = 4)
  Source:            U6/DispCount_0 (FF)
  Destination:       U6/cat_6 (FF)
  Source Clock:      U7/Clk1_D rising
  Destination Clock: U7/Clk1_D rising

  Data Path: U6/DispCount_0 to U6/cat_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             15   0.591   1.192  U6/DispCount_0 (U6/DispCount_0)
     LUT3:I0->O            1   0.704   0.000  U6/Mmux_DataN_32 (U6/Mmux_DataN_32)
     MUXF5:I1->O          13   0.321   1.158  U6/Mmux_DataN_2_f5_1 (U6/DataN<2>)
     LUT4:I0->O            1   0.704   0.000  U6/CatInt<3>_G (N88)
     MUXF5:I1->O           1   0.321   0.000  U6/CatInt<3> (U6/CatInt<3>)
     FDC:D                     0.308          U6/cat_3
    ----------------------------------------
    Total                      5.299ns (2.949ns logic, 2.350ns route)
                                       (55.7% logic, 44.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SCK'
  Total number of paths / destination ports: 25 / 17
-------------------------------------------------------------------------
Offset:              4.604ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       U1/Q_7 (FF)
  Destination Clock: SCK rising

  Data Path: Reset to U1/Q_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           124   1.218   1.370  Reset_IBUF (Reset_IBUF)
     LUT2:I1->O            8   0.704   0.757  U1/Q_and00001 (U1/Q_and0000)
     FDE:CE                    0.555          U1/Q_0
    ----------------------------------------
    Total                      4.604ns (2.477ns logic, 2.127ns route)
                                       (53.8% logic, 46.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'MClk'
  Total number of paths / destination ports: 104 / 104
-------------------------------------------------------------------------
Offset:              4.785ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       U5/Trek_7 (FF)
  Destination Clock: MClk rising

  Data Path: Reset to U5/Trek_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           124   1.218   1.291  Reset_IBUF (Reset_IBUF)
     INV:I->O             15   0.704   1.017  U5/Reset_inv1_INV_0 (U5/Reset_inv)
     FDE:CE                    0.555          U5/Freq_int_0
    ----------------------------------------
    Total                      4.785ns (2.477ns logic, 2.308ns route)
                                       (51.8% logic, 48.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'MClk'
  Total number of paths / destination ports: 25 / 2
-------------------------------------------------------------------------
Offset:              9.397ns (Levels of Logic = 12)
  Source:            U2/Ampl_0 (FF)
  Destination:       output (PAD)
  Source Clock:      MClk rising

  Data Path: U2/Ampl_0 to output
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.591   0.706  U2/Ampl_0 (U2/Ampl_0)
     LUT2:I0->O            1   0.704   0.000  U3/Mcompar_PWMout_cmp_ge0000_lut<0> (U3/Mcompar_PWMout_cmp_ge0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  U3/Mcompar_PWMout_cmp_ge0000_cy<0> (U3/Mcompar_PWMout_cmp_ge0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  U3/Mcompar_PWMout_cmp_ge0000_cy<1> (U3/Mcompar_PWMout_cmp_ge0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  U3/Mcompar_PWMout_cmp_ge0000_cy<2> (U3/Mcompar_PWMout_cmp_ge0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  U3/Mcompar_PWMout_cmp_ge0000_cy<3> (U3/Mcompar_PWMout_cmp_ge0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  U3/Mcompar_PWMout_cmp_ge0000_cy<4> (U3/Mcompar_PWMout_cmp_ge0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  U3/Mcompar_PWMout_cmp_ge0000_cy<5> (U3/Mcompar_PWMout_cmp_ge0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  U3/Mcompar_PWMout_cmp_ge0000_cy<6> (U3/Mcompar_PWMout_cmp_ge0000_cy<6>)
     MUXCY:CI->O           1   0.459   0.424  U3/Mcompar_PWMout_cmp_ge0000_cy<7> (U3/PWMout_cmp_ge0000)
     LUT4:I3->O            1   0.704   0.595  U3/PWMout18 (U3/PWMout18)
     LUT2:I0->O            1   0.704   0.420  U3/PWMout44 (output_OBUF)
     OBUF:I->O                 3.272          output_OBUF (output)
    ----------------------------------------
    Total                      9.397ns (7.252ns logic, 2.145ns route)
                                       (77.2% logic, 22.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U4/Clk1_D'
  Total number of paths / destination ports: 32 / 1
-------------------------------------------------------------------------
Offset:              9.484ns (Levels of Logic = 12)
  Source:            U3/PWMCnt_0 (FF)
  Destination:       output (PAD)
  Source Clock:      U4/Clk1_D rising

  Data Path: U3/PWMCnt_0 to output
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE:C->Q             4   0.591   0.762  U3/PWMCnt_0 (U3/PWMCnt_0)
     LUT2:I0->O            1   0.704   0.000  U3/Mcompar_PWMout_cmp_gt0000_lut<0> (U3/Mcompar_PWMout_cmp_gt0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  U3/Mcompar_PWMout_cmp_gt0000_cy<0> (U3/Mcompar_PWMout_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  U3/Mcompar_PWMout_cmp_gt0000_cy<1> (U3/Mcompar_PWMout_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  U3/Mcompar_PWMout_cmp_gt0000_cy<2> (U3/Mcompar_PWMout_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  U3/Mcompar_PWMout_cmp_gt0000_cy<3> (U3/Mcompar_PWMout_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  U3/Mcompar_PWMout_cmp_gt0000_cy<4> (U3/Mcompar_PWMout_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  U3/Mcompar_PWMout_cmp_gt0000_cy<5> (U3/Mcompar_PWMout_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  U3/Mcompar_PWMout_cmp_gt0000_cy<6> (U3/Mcompar_PWMout_cmp_gt0000_cy<6>)
     MUXCY:CI->O           1   0.459   0.455  U3/Mcompar_PWMout_cmp_gt0000_cy<7> (U3/Mcompar_PWMout_cmp_gt0000_cy<7>)
     LUT4:I2->O            1   0.704   0.595  U3/PWMout18 (U3/PWMout18)
     LUT2:I0->O            1   0.704   0.420  U3/PWMout44 (output_OBUF)
     OBUF:I->O                 3.272          output_OBUF (output)
    ----------------------------------------
    Total                      9.484ns (7.252ns logic, 2.232ns route)
                                       (76.5% logic, 23.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U7/Clk1_D'
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Offset:              4.283ns (Levels of Logic = 1)
  Source:            U6/an_3 (FF)
  Destination:       An<3> (PAD)
  Source Clock:      U7/Clk1_D rising

  Data Path: U6/an_3 to An<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.591   0.420  U6/an_3 (U6/an_3)
     OBUF:I->O                 3.272          An_3_OBUF (An<3>)
    ----------------------------------------
    Total                      4.283ns (3.863ns logic, 0.420ns route)
                                       (90.2% logic, 9.8% route)

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.23 secs
 
--> 

Total memory usage is 4513240 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   11 (   0 filtered)
Number of infos    :   10 (   0 filtered)

