

================================================================
== Vitis HLS Report for 'mm1_stage_0_1'
================================================================
* Date:           Wed Jan 14 16:41:26 2026

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        ls_project
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   271425|   271425|  2.714 ms|  2.714 ms|  271425|  271425|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------+--------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                      |                                            |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                       Instance                       |                   Module                   |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +------------------------------------------------------+--------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_mm1_stage_0_1_Pipeline_VITIS_LOOP_26_1_fu_48      |mm1_stage_0_1_Pipeline_VITIS_LOOP_26_1      |       66|       66|   0.660 us|   0.660 us|    66|    66|       no|
        |grp_mm1_stage_0_1_Pipeline_l_S_k_0_k_l_S_i_0_i_fu_53  |mm1_stage_0_1_Pipeline_l_S_k_0_k_l_S_i_0_i  |     4103|     4103|  41.030 us|  41.030 us|  4103|  4103|       no|
        |grp_mm1_stage_0_1_Pipeline_VITIS_LOOP_40_2_fu_63      |mm1_stage_0_1_Pipeline_VITIS_LOOP_40_2      |       66|       66|   0.660 us|   0.660 us|    66|    66|       no|
        +------------------------------------------------------+--------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_S_j_0_j  |   271424|   271424|      4241|          -|          -|    64|        no|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       27|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     5|      530|      673|    -|
|Memory               |        2|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|      147|    -|
|Register             |        -|     -|       24|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        2|     5|      554|      847|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------+--------------------------------------------+---------+----+-----+-----+-----+
    |                       Instance                       |                   Module                   | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------------------------+--------------------------------------------+---------+----+-----+-----+-----+
    |grp_mm1_stage_0_1_Pipeline_VITIS_LOOP_26_1_fu_48      |mm1_stage_0_1_Pipeline_VITIS_LOOP_26_1      |        0|   0|    9|   52|    0|
    |grp_mm1_stage_0_1_Pipeline_VITIS_LOOP_40_2_fu_63      |mm1_stage_0_1_Pipeline_VITIS_LOOP_40_2      |        0|   0|   10|   74|    0|
    |grp_mm1_stage_0_1_Pipeline_l_S_k_0_k_l_S_i_0_i_fu_53  |mm1_stage_0_1_Pipeline_l_S_k_0_k_l_S_i_0_i  |        0|   5|  511|  547|    0|
    +------------------------------------------------------+--------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                 |                                            |        0|   5|  530|  673|    0|
    +------------------------------------------------------+--------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------+---------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory |        Module       | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+---------------------+---------+---+----+-----+------+-----+------+-------------+
    |c_col_U  |mm1_stage_0_1_c_col  |        2|  0|   0|    0|    64|   32|     1|         2048|
    +---------+---------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total    |                     |        2|  0|   0|    0|    64|   32|     1|         2048|
    +---------+---------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln24_fu_84_p2   |         +|   0|  0|  14|           7|           1|
    |icmp_ln24_fu_78_p2  |      icmp|   0|  0|  11|           7|           8|
    |ap_block_state1     |        or|   0|  0|   2|           1|           1|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  27|          15|          10|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  43|          8|    1|          8|
    |ap_done         |   9|          2|    1|          2|
    |c_col_address0  |  20|          4|    6|         24|
    |c_col_ce0       |  20|          4|    1|          4|
    |c_col_ce1       |   9|          2|    1|          2|
    |c_col_d0        |  14|          3|   32|         96|
    |c_col_we0       |  14|          3|    1|          3|
    |j_fu_40         |   9|          2|    7|         14|
    |v591_write      |   9|          2|    1|          2|
    +----------------+----+-----------+-----+-----------+
    |Total           | 147|         30|   51|        155|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------+---+----+-----+-----------+
    |                                Name                               | FF| LUT| Bits| Const Bits|
    +-------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                          |  7|   0|    7|          0|
    |ap_done_reg                                                        |  1|   0|    1|          0|
    |grp_mm1_stage_0_1_Pipeline_VITIS_LOOP_26_1_fu_48_ap_start_reg      |  1|   0|    1|          0|
    |grp_mm1_stage_0_1_Pipeline_VITIS_LOOP_40_2_fu_63_ap_start_reg      |  1|   0|    1|          0|
    |grp_mm1_stage_0_1_Pipeline_l_S_k_0_k_l_S_i_0_i_fu_53_ap_start_reg  |  1|   0|    1|          0|
    |j_fu_40                                                            |  7|   0|    7|          0|
    |trunc_ln25_reg_109                                                 |  6|   0|    6|          0|
    +-------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                              | 24|   0|   24|          0|
    +-------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+---------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-------------+-----+-----+------------+---------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  mm1_stage_0.1|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  mm1_stage_0.1|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  mm1_stage_0.1|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  mm1_stage_0.1|  return value|
|ap_continue  |   in|    1|  ap_ctrl_hs|  mm1_stage_0.1|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  mm1_stage_0.1|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  mm1_stage_0.1|  return value|
|v0_address0  |  out|   12|   ap_memory|             v0|         array|
|v0_ce0       |  out|    1|   ap_memory|             v0|         array|
|v0_q0        |   in|   32|   ap_memory|             v0|         array|
|v1_address0  |  out|   12|   ap_memory|             v1|         array|
|v1_ce0       |  out|    1|   ap_memory|             v1|         array|
|v1_q0        |   in|   32|   ap_memory|             v1|         array|
|v591_din     |  out|   32|     ap_fifo|           v591|       pointer|
|v591_full_n  |   in|    1|     ap_fifo|           v591|       pointer|
|v591_write   |  out|    1|     ap_fifo|           v591|       pointer|
+-------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.29>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 8 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v591, void @empty_27, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.29ns)   --->   "%c_col = alloca i64 1" [kernel.cpp:25]   --->   Operation 10 'alloca' 'c_col' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 11 [1/1] (0.46ns)   --->   "%store_ln24 = store i7 0, i7 %j" [kernel.cpp:24]   --->   Operation 11 'store' 'store_ln24' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln24 = br void" [kernel.cpp:24]   --->   Operation 12 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.31>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%j_1 = load i7 %j" [kernel.cpp:25]   --->   Operation 13 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.71ns)   --->   "%icmp_ln24 = icmp_eq  i7 %j_1, i7 64" [kernel.cpp:24]   --->   Operation 14 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 15 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.85ns)   --->   "%add_ln24 = add i7 %j_1, i7 1" [kernel.cpp:24]   --->   Operation 16 'add' 'add_ln24' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %icmp_ln24, void %.split8, void" [kernel.cpp:24]   --->   Operation 17 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln25 = trunc i7 %j_1" [kernel.cpp:25]   --->   Operation 18 'trunc' 'trunc_ln25' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 19 [2/2] (0.00ns)   --->   "%call_ln0 = call void @mm1_stage_0.1_Pipeline_VITIS_LOOP_26_1, i32 %c_col"   --->   Operation 19 'call' 'call_ln0' <Predicate = (!icmp_ln24)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 20 [1/1] (0.46ns)   --->   "%store_ln24 = store i7 %add_ln24, i7 %j" [kernel.cpp:24]   --->   Operation 20 'store' 'store_ln24' <Predicate = (!icmp_ln24)> <Delay = 0.46>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%ret_ln45 = ret" [kernel.cpp:45]   --->   Operation 21 'ret' 'ret_ln45' <Predicate = (icmp_ln24)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 22 [1/2] (0.00ns)   --->   "%call_ln0 = call void @mm1_stage_0.1_Pipeline_VITIS_LOOP_26_1, i32 %c_col"   --->   Operation 22 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 2.29>
ST_4 : Operation 23 [2/2] (2.29ns)   --->   "%call_ln25 = call void @mm1_stage_0.1_Pipeline_l_S_k_0_k_l_S_i_0_i, i6 %trunc_ln25, i32 %v1, i32 %v0, i32 %c_col" [kernel.cpp:25]   --->   Operation 23 'call' 'call_ln25' <Predicate = true> <Delay = 2.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 24 [1/2] (0.00ns)   --->   "%call_ln25 = call void @mm1_stage_0.1_Pipeline_l_S_k_0_k_l_S_i_0_i, i6 %trunc_ln25, i32 %v1, i32 %v0, i32 %c_col" [kernel.cpp:25]   --->   Operation 24 'call' 'call_ln25' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 25 [1/1] (0.00ns)   --->   "%empty_44 = wait i32 @_ssdm_op_Wait"   --->   Operation 25 'wait' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 26 [2/2] (0.00ns)   --->   "%call_ln0 = call void @mm1_stage_0.1_Pipeline_VITIS_LOOP_40_2, i32 %c_col, i32 %v591"   --->   Operation 26 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln25 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [kernel.cpp:25]   --->   Operation 27 'specloopname' 'specloopname_ln25' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 28 [1/2] (0.00ns)   --->   "%call_ln0 = call void @mm1_stage_0.1_Pipeline_VITIS_LOOP_40_2, i32 %c_col, i32 %v591"   --->   Operation 28 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 29 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v591]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                 (alloca           ) [ 01111111]
specinterface_ln0 (specinterface    ) [ 00000000]
c_col             (alloca           ) [ 00111111]
store_ln24        (store            ) [ 00000000]
br_ln24           (br               ) [ 00000000]
j_1               (load             ) [ 00000000]
icmp_ln24         (icmp             ) [ 00111111]
empty             (speclooptripcount) [ 00000000]
add_ln24          (add              ) [ 00000000]
br_ln24           (br               ) [ 00000000]
trunc_ln25        (trunc            ) [ 00011100]
store_ln24        (store            ) [ 00000000]
ret_ln45          (ret              ) [ 00000000]
call_ln0          (call             ) [ 00000000]
call_ln25         (call             ) [ 00000000]
empty_44          (wait             ) [ 00000000]
specloopname_ln25 (specloopname     ) [ 00000000]
call_ln0          (call             ) [ 00000000]
br_ln0            (br               ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="v591">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v591"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mm1_stage_0.1_Pipeline_VITIS_LOOP_26_1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mm1_stage_0.1_Pipeline_l_S_k_0_k_l_S_i_0_i"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mm1_stage_0.1_Pipeline_VITIS_LOOP_40_2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="j_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="c_col_alloca_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c_col/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="grp_mm1_stage_0_1_Pipeline_VITIS_LOOP_26_1_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="0" slack="0"/>
<pin id="50" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="51" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="53" class="1004" name="grp_mm1_stage_0_1_Pipeline_l_S_k_0_k_l_S_i_0_i_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="0" slack="0"/>
<pin id="55" dir="0" index="1" bw="6" slack="2"/>
<pin id="56" dir="0" index="2" bw="32" slack="0"/>
<pin id="57" dir="0" index="3" bw="32" slack="0"/>
<pin id="58" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="59" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln25/4 "/>
</bind>
</comp>

<comp id="63" class="1004" name="grp_mm1_stage_0_1_Pipeline_VITIS_LOOP_40_2_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="0" slack="0"/>
<pin id="65" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="66" dir="0" index="2" bw="32" slack="0"/>
<pin id="67" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/6 "/>
</bind>
</comp>

<comp id="70" class="1004" name="store_ln24_store_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="0" index="1" bw="7" slack="0"/>
<pin id="73" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="j_1_load_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="7" slack="1"/>
<pin id="77" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="icmp_ln24_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="7" slack="0"/>
<pin id="80" dir="0" index="1" bw="7" slack="0"/>
<pin id="81" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="add_ln24_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="7" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="trunc_ln25_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="7" slack="0"/>
<pin id="92" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln25/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="store_ln24_store_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="7" slack="0"/>
<pin id="96" dir="0" index="1" bw="7" slack="1"/>
<pin id="97" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/2 "/>
</bind>
</comp>

<comp id="99" class="1005" name="j_reg_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="7" slack="0"/>
<pin id="101" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="109" class="1005" name="trunc_ln25_reg_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="6" slack="2"/>
<pin id="111" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln25 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="6" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="47"><net_src comp="16" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="52"><net_src comp="28" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="60"><net_src comp="30" pin="0"/><net_sink comp="53" pin=0"/></net>

<net id="61"><net_src comp="2" pin="0"/><net_sink comp="53" pin=2"/></net>

<net id="62"><net_src comp="0" pin="0"/><net_sink comp="53" pin=3"/></net>

<net id="68"><net_src comp="34" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="69"><net_src comp="4" pin="0"/><net_sink comp="63" pin=2"/></net>

<net id="74"><net_src comp="18" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="82"><net_src comp="75" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="20" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="75" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="26" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="93"><net_src comp="75" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="98"><net_src comp="84" pin="2"/><net_sink comp="94" pin=0"/></net>

<net id="102"><net_src comp="40" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="103"><net_src comp="99" pin="1"/><net_sink comp="70" pin=1"/></net>

<net id="104"><net_src comp="99" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="105"><net_src comp="99" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="112"><net_src comp="90" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="113"><net_src comp="109" pin="1"/><net_sink comp="53" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v591 | {6 7 }
 - Input state : 
	Port: mm1_stage_0.1 : v0 | {4 5 }
	Port: mm1_stage_0.1 : v1 | {4 5 }
  - Chain level:
	State 1
		store_ln24 : 1
	State 2
		icmp_ln24 : 1
		add_ln24 : 1
		br_ln24 : 2
		trunc_ln25 : 1
		store_ln24 : 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------------|---------|---------|---------|---------|
| Operation|                    Functional Unit                   |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|          |   grp_mm1_stage_0_1_Pipeline_VITIS_LOOP_26_1_fu_48   |    0    |    0    |    7    |    24   |
|   call   | grp_mm1_stage_0_1_Pipeline_l_S_k_0_k_l_S_i_0_i_fu_53 |    5    |   1.84  |   523   |   476   |
|          |   grp_mm1_stage_0_1_Pipeline_VITIS_LOOP_40_2_fu_63   |    0    |   0.46  |    13   |    33   |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|    add   |                    add_ln24_fu_84                    |    0    |    0    |    0    |    14   |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                    icmp_ln24_fu_78                   |    0    |    0    |    0    |    10   |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|   trunc  |                   trunc_ln25_fu_90                   |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                      |    5    |   2.3   |   543   |   557   |
|----------|------------------------------------------------------|---------|---------|---------|---------|

Memories:
+-----+--------+--------+--------+--------+
|     |  BRAM  |   FF   |   LUT  |  URAM  |
+-----+--------+--------+--------+--------+
|c_col|    2   |    0   |    0   |    0   |
+-----+--------+--------+--------+--------+
|Total|    2   |    0   |    0   |    0   |
+-----+--------+--------+--------+--------+

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|     j_reg_99     |    7   |
|trunc_ln25_reg_109|    6   |
+------------------+--------+
|       Total      |   13   |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    5   |    2   |   543  |   557  |    -   |
|   Memory  |    2   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |   13   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    2   |    5   |    2   |   556  |   557  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
