
STM32L010RB.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002f98  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000094  08003058  08003058  00013058  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080030ec  080030ec  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  080030ec  080030ec  000130ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080030f4  080030f4  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080030f4  080030f4  000130f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080030f8  080030f8  000130f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  080030fc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000007c  20000070  0800316c  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000ec  0800316c  000200ec  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009bb2  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001a9e  00000000  00000000  00029c4a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000008e0  00000000  00000000  0002b6e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000808  00000000  00000000  0002bfc8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00011b67  00000000  00000000  0002c7d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00009a3e  00000000  00000000  0003e337  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0006894a  00000000  00000000  00047d75  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000b06bf  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000025ac  00000000  00000000  000b0714  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000070 	.word	0x20000070
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08003040 	.word	0x08003040

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000074 	.word	0x20000074
 8000104:	08003040 	.word	0x08003040

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <__aeabi_uldivmod>:
 8000220:	2b00      	cmp	r3, #0
 8000222:	d111      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000224:	2a00      	cmp	r2, #0
 8000226:	d10f      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000228:	2900      	cmp	r1, #0
 800022a:	d100      	bne.n	800022e <__aeabi_uldivmod+0xe>
 800022c:	2800      	cmp	r0, #0
 800022e:	d002      	beq.n	8000236 <__aeabi_uldivmod+0x16>
 8000230:	2100      	movs	r1, #0
 8000232:	43c9      	mvns	r1, r1
 8000234:	1c08      	adds	r0, r1, #0
 8000236:	b407      	push	{r0, r1, r2}
 8000238:	4802      	ldr	r0, [pc, #8]	; (8000244 <__aeabi_uldivmod+0x24>)
 800023a:	a102      	add	r1, pc, #8	; (adr r1, 8000244 <__aeabi_uldivmod+0x24>)
 800023c:	1840      	adds	r0, r0, r1
 800023e:	9002      	str	r0, [sp, #8]
 8000240:	bd03      	pop	{r0, r1, pc}
 8000242:	46c0      	nop			; (mov r8, r8)
 8000244:	ffffffd9 	.word	0xffffffd9
 8000248:	b403      	push	{r0, r1}
 800024a:	4668      	mov	r0, sp
 800024c:	b501      	push	{r0, lr}
 800024e:	9802      	ldr	r0, [sp, #8]
 8000250:	f000 f82e 	bl	80002b0 <__udivmoddi4>
 8000254:	9b01      	ldr	r3, [sp, #4]
 8000256:	469e      	mov	lr, r3
 8000258:	b002      	add	sp, #8
 800025a:	bc0c      	pop	{r2, r3}
 800025c:	4770      	bx	lr
 800025e:	46c0      	nop			; (mov r8, r8)

08000260 <__aeabi_lmul>:
 8000260:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000262:	0415      	lsls	r5, r2, #16
 8000264:	0c2d      	lsrs	r5, r5, #16
 8000266:	000f      	movs	r7, r1
 8000268:	0001      	movs	r1, r0
 800026a:	002e      	movs	r6, r5
 800026c:	46c6      	mov	lr, r8
 800026e:	4684      	mov	ip, r0
 8000270:	0400      	lsls	r0, r0, #16
 8000272:	0c14      	lsrs	r4, r2, #16
 8000274:	0c00      	lsrs	r0, r0, #16
 8000276:	0c09      	lsrs	r1, r1, #16
 8000278:	4346      	muls	r6, r0
 800027a:	434d      	muls	r5, r1
 800027c:	4360      	muls	r0, r4
 800027e:	4361      	muls	r1, r4
 8000280:	1940      	adds	r0, r0, r5
 8000282:	0c34      	lsrs	r4, r6, #16
 8000284:	1824      	adds	r4, r4, r0
 8000286:	b500      	push	{lr}
 8000288:	42a5      	cmp	r5, r4
 800028a:	d903      	bls.n	8000294 <__aeabi_lmul+0x34>
 800028c:	2080      	movs	r0, #128	; 0x80
 800028e:	0240      	lsls	r0, r0, #9
 8000290:	4680      	mov	r8, r0
 8000292:	4441      	add	r1, r8
 8000294:	0c25      	lsrs	r5, r4, #16
 8000296:	186d      	adds	r5, r5, r1
 8000298:	4661      	mov	r1, ip
 800029a:	4359      	muls	r1, r3
 800029c:	437a      	muls	r2, r7
 800029e:	0430      	lsls	r0, r6, #16
 80002a0:	1949      	adds	r1, r1, r5
 80002a2:	0424      	lsls	r4, r4, #16
 80002a4:	0c00      	lsrs	r0, r0, #16
 80002a6:	1820      	adds	r0, r4, r0
 80002a8:	1889      	adds	r1, r1, r2
 80002aa:	bc80      	pop	{r7}
 80002ac:	46b8      	mov	r8, r7
 80002ae:	bdf0      	pop	{r4, r5, r6, r7, pc}

080002b0 <__udivmoddi4>:
 80002b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002b2:	4657      	mov	r7, sl
 80002b4:	464e      	mov	r6, r9
 80002b6:	4645      	mov	r5, r8
 80002b8:	46de      	mov	lr, fp
 80002ba:	b5e0      	push	{r5, r6, r7, lr}
 80002bc:	0004      	movs	r4, r0
 80002be:	000d      	movs	r5, r1
 80002c0:	4692      	mov	sl, r2
 80002c2:	4699      	mov	r9, r3
 80002c4:	b083      	sub	sp, #12
 80002c6:	428b      	cmp	r3, r1
 80002c8:	d830      	bhi.n	800032c <__udivmoddi4+0x7c>
 80002ca:	d02d      	beq.n	8000328 <__udivmoddi4+0x78>
 80002cc:	4649      	mov	r1, r9
 80002ce:	4650      	mov	r0, sl
 80002d0:	f000 f8ba 	bl	8000448 <__clzdi2>
 80002d4:	0029      	movs	r1, r5
 80002d6:	0006      	movs	r6, r0
 80002d8:	0020      	movs	r0, r4
 80002da:	f000 f8b5 	bl	8000448 <__clzdi2>
 80002de:	1a33      	subs	r3, r6, r0
 80002e0:	4698      	mov	r8, r3
 80002e2:	3b20      	subs	r3, #32
 80002e4:	469b      	mov	fp, r3
 80002e6:	d433      	bmi.n	8000350 <__udivmoddi4+0xa0>
 80002e8:	465a      	mov	r2, fp
 80002ea:	4653      	mov	r3, sl
 80002ec:	4093      	lsls	r3, r2
 80002ee:	4642      	mov	r2, r8
 80002f0:	001f      	movs	r7, r3
 80002f2:	4653      	mov	r3, sl
 80002f4:	4093      	lsls	r3, r2
 80002f6:	001e      	movs	r6, r3
 80002f8:	42af      	cmp	r7, r5
 80002fa:	d83a      	bhi.n	8000372 <__udivmoddi4+0xc2>
 80002fc:	42af      	cmp	r7, r5
 80002fe:	d100      	bne.n	8000302 <__udivmoddi4+0x52>
 8000300:	e078      	b.n	80003f4 <__udivmoddi4+0x144>
 8000302:	465b      	mov	r3, fp
 8000304:	1ba4      	subs	r4, r4, r6
 8000306:	41bd      	sbcs	r5, r7
 8000308:	2b00      	cmp	r3, #0
 800030a:	da00      	bge.n	800030e <__udivmoddi4+0x5e>
 800030c:	e075      	b.n	80003fa <__udivmoddi4+0x14a>
 800030e:	2200      	movs	r2, #0
 8000310:	2300      	movs	r3, #0
 8000312:	9200      	str	r2, [sp, #0]
 8000314:	9301      	str	r3, [sp, #4]
 8000316:	2301      	movs	r3, #1
 8000318:	465a      	mov	r2, fp
 800031a:	4093      	lsls	r3, r2
 800031c:	9301      	str	r3, [sp, #4]
 800031e:	2301      	movs	r3, #1
 8000320:	4642      	mov	r2, r8
 8000322:	4093      	lsls	r3, r2
 8000324:	9300      	str	r3, [sp, #0]
 8000326:	e028      	b.n	800037a <__udivmoddi4+0xca>
 8000328:	4282      	cmp	r2, r0
 800032a:	d9cf      	bls.n	80002cc <__udivmoddi4+0x1c>
 800032c:	2200      	movs	r2, #0
 800032e:	2300      	movs	r3, #0
 8000330:	9200      	str	r2, [sp, #0]
 8000332:	9301      	str	r3, [sp, #4]
 8000334:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8000336:	2b00      	cmp	r3, #0
 8000338:	d001      	beq.n	800033e <__udivmoddi4+0x8e>
 800033a:	601c      	str	r4, [r3, #0]
 800033c:	605d      	str	r5, [r3, #4]
 800033e:	9800      	ldr	r0, [sp, #0]
 8000340:	9901      	ldr	r1, [sp, #4]
 8000342:	b003      	add	sp, #12
 8000344:	bcf0      	pop	{r4, r5, r6, r7}
 8000346:	46bb      	mov	fp, r7
 8000348:	46b2      	mov	sl, r6
 800034a:	46a9      	mov	r9, r5
 800034c:	46a0      	mov	r8, r4
 800034e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000350:	4642      	mov	r2, r8
 8000352:	2320      	movs	r3, #32
 8000354:	1a9b      	subs	r3, r3, r2
 8000356:	4652      	mov	r2, sl
 8000358:	40da      	lsrs	r2, r3
 800035a:	4641      	mov	r1, r8
 800035c:	0013      	movs	r3, r2
 800035e:	464a      	mov	r2, r9
 8000360:	408a      	lsls	r2, r1
 8000362:	0017      	movs	r7, r2
 8000364:	4642      	mov	r2, r8
 8000366:	431f      	orrs	r7, r3
 8000368:	4653      	mov	r3, sl
 800036a:	4093      	lsls	r3, r2
 800036c:	001e      	movs	r6, r3
 800036e:	42af      	cmp	r7, r5
 8000370:	d9c4      	bls.n	80002fc <__udivmoddi4+0x4c>
 8000372:	2200      	movs	r2, #0
 8000374:	2300      	movs	r3, #0
 8000376:	9200      	str	r2, [sp, #0]
 8000378:	9301      	str	r3, [sp, #4]
 800037a:	4643      	mov	r3, r8
 800037c:	2b00      	cmp	r3, #0
 800037e:	d0d9      	beq.n	8000334 <__udivmoddi4+0x84>
 8000380:	07fb      	lsls	r3, r7, #31
 8000382:	0872      	lsrs	r2, r6, #1
 8000384:	431a      	orrs	r2, r3
 8000386:	4646      	mov	r6, r8
 8000388:	087b      	lsrs	r3, r7, #1
 800038a:	e00e      	b.n	80003aa <__udivmoddi4+0xfa>
 800038c:	42ab      	cmp	r3, r5
 800038e:	d101      	bne.n	8000394 <__udivmoddi4+0xe4>
 8000390:	42a2      	cmp	r2, r4
 8000392:	d80c      	bhi.n	80003ae <__udivmoddi4+0xfe>
 8000394:	1aa4      	subs	r4, r4, r2
 8000396:	419d      	sbcs	r5, r3
 8000398:	2001      	movs	r0, #1
 800039a:	1924      	adds	r4, r4, r4
 800039c:	416d      	adcs	r5, r5
 800039e:	2100      	movs	r1, #0
 80003a0:	3e01      	subs	r6, #1
 80003a2:	1824      	adds	r4, r4, r0
 80003a4:	414d      	adcs	r5, r1
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	d006      	beq.n	80003b8 <__udivmoddi4+0x108>
 80003aa:	42ab      	cmp	r3, r5
 80003ac:	d9ee      	bls.n	800038c <__udivmoddi4+0xdc>
 80003ae:	3e01      	subs	r6, #1
 80003b0:	1924      	adds	r4, r4, r4
 80003b2:	416d      	adcs	r5, r5
 80003b4:	2e00      	cmp	r6, #0
 80003b6:	d1f8      	bne.n	80003aa <__udivmoddi4+0xfa>
 80003b8:	9800      	ldr	r0, [sp, #0]
 80003ba:	9901      	ldr	r1, [sp, #4]
 80003bc:	465b      	mov	r3, fp
 80003be:	1900      	adds	r0, r0, r4
 80003c0:	4169      	adcs	r1, r5
 80003c2:	2b00      	cmp	r3, #0
 80003c4:	db24      	blt.n	8000410 <__udivmoddi4+0x160>
 80003c6:	002b      	movs	r3, r5
 80003c8:	465a      	mov	r2, fp
 80003ca:	4644      	mov	r4, r8
 80003cc:	40d3      	lsrs	r3, r2
 80003ce:	002a      	movs	r2, r5
 80003d0:	40e2      	lsrs	r2, r4
 80003d2:	001c      	movs	r4, r3
 80003d4:	465b      	mov	r3, fp
 80003d6:	0015      	movs	r5, r2
 80003d8:	2b00      	cmp	r3, #0
 80003da:	db2a      	blt.n	8000432 <__udivmoddi4+0x182>
 80003dc:	0026      	movs	r6, r4
 80003de:	409e      	lsls	r6, r3
 80003e0:	0033      	movs	r3, r6
 80003e2:	0026      	movs	r6, r4
 80003e4:	4647      	mov	r7, r8
 80003e6:	40be      	lsls	r6, r7
 80003e8:	0032      	movs	r2, r6
 80003ea:	1a80      	subs	r0, r0, r2
 80003ec:	4199      	sbcs	r1, r3
 80003ee:	9000      	str	r0, [sp, #0]
 80003f0:	9101      	str	r1, [sp, #4]
 80003f2:	e79f      	b.n	8000334 <__udivmoddi4+0x84>
 80003f4:	42a3      	cmp	r3, r4
 80003f6:	d8bc      	bhi.n	8000372 <__udivmoddi4+0xc2>
 80003f8:	e783      	b.n	8000302 <__udivmoddi4+0x52>
 80003fa:	4642      	mov	r2, r8
 80003fc:	2320      	movs	r3, #32
 80003fe:	2100      	movs	r1, #0
 8000400:	1a9b      	subs	r3, r3, r2
 8000402:	2200      	movs	r2, #0
 8000404:	9100      	str	r1, [sp, #0]
 8000406:	9201      	str	r2, [sp, #4]
 8000408:	2201      	movs	r2, #1
 800040a:	40da      	lsrs	r2, r3
 800040c:	9201      	str	r2, [sp, #4]
 800040e:	e786      	b.n	800031e <__udivmoddi4+0x6e>
 8000410:	4642      	mov	r2, r8
 8000412:	2320      	movs	r3, #32
 8000414:	1a9b      	subs	r3, r3, r2
 8000416:	002a      	movs	r2, r5
 8000418:	4646      	mov	r6, r8
 800041a:	409a      	lsls	r2, r3
 800041c:	0023      	movs	r3, r4
 800041e:	40f3      	lsrs	r3, r6
 8000420:	4644      	mov	r4, r8
 8000422:	4313      	orrs	r3, r2
 8000424:	002a      	movs	r2, r5
 8000426:	40e2      	lsrs	r2, r4
 8000428:	001c      	movs	r4, r3
 800042a:	465b      	mov	r3, fp
 800042c:	0015      	movs	r5, r2
 800042e:	2b00      	cmp	r3, #0
 8000430:	dad4      	bge.n	80003dc <__udivmoddi4+0x12c>
 8000432:	4642      	mov	r2, r8
 8000434:	002f      	movs	r7, r5
 8000436:	2320      	movs	r3, #32
 8000438:	0026      	movs	r6, r4
 800043a:	4097      	lsls	r7, r2
 800043c:	1a9b      	subs	r3, r3, r2
 800043e:	40de      	lsrs	r6, r3
 8000440:	003b      	movs	r3, r7
 8000442:	4333      	orrs	r3, r6
 8000444:	e7cd      	b.n	80003e2 <__udivmoddi4+0x132>
 8000446:	46c0      	nop			; (mov r8, r8)

08000448 <__clzdi2>:
 8000448:	b510      	push	{r4, lr}
 800044a:	2900      	cmp	r1, #0
 800044c:	d103      	bne.n	8000456 <__clzdi2+0xe>
 800044e:	f000 f807 	bl	8000460 <__clzsi2>
 8000452:	3020      	adds	r0, #32
 8000454:	e002      	b.n	800045c <__clzdi2+0x14>
 8000456:	1c08      	adds	r0, r1, #0
 8000458:	f000 f802 	bl	8000460 <__clzsi2>
 800045c:	bd10      	pop	{r4, pc}
 800045e:	46c0      	nop			; (mov r8, r8)

08000460 <__clzsi2>:
 8000460:	211c      	movs	r1, #28
 8000462:	2301      	movs	r3, #1
 8000464:	041b      	lsls	r3, r3, #16
 8000466:	4298      	cmp	r0, r3
 8000468:	d301      	bcc.n	800046e <__clzsi2+0xe>
 800046a:	0c00      	lsrs	r0, r0, #16
 800046c:	3910      	subs	r1, #16
 800046e:	0a1b      	lsrs	r3, r3, #8
 8000470:	4298      	cmp	r0, r3
 8000472:	d301      	bcc.n	8000478 <__clzsi2+0x18>
 8000474:	0a00      	lsrs	r0, r0, #8
 8000476:	3908      	subs	r1, #8
 8000478:	091b      	lsrs	r3, r3, #4
 800047a:	4298      	cmp	r0, r3
 800047c:	d301      	bcc.n	8000482 <__clzsi2+0x22>
 800047e:	0900      	lsrs	r0, r0, #4
 8000480:	3904      	subs	r1, #4
 8000482:	a202      	add	r2, pc, #8	; (adr r2, 800048c <__clzsi2+0x2c>)
 8000484:	5c10      	ldrb	r0, [r2, r0]
 8000486:	1840      	adds	r0, r0, r1
 8000488:	4770      	bx	lr
 800048a:	46c0      	nop			; (mov r8, r8)
 800048c:	02020304 	.word	0x02020304
 8000490:	01010101 	.word	0x01010101
	...

0800049c <Error_Handler>:
TIM_HandleTypeDef htim2;

// --- Functions

void Error_Handler(void)
{
 800049c:	b580      	push	{r7, lr}
 800049e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80004a0:	b672      	cpsid	i
}
 80004a2:	46c0      	nop			; (mov r8, r8)
     __disable_irq();
    while (1)
	{
    	printf("Error!\n");
 80004a4:	4b02      	ldr	r3, [pc, #8]	; (80004b0 <Error_Handler+0x14>)
 80004a6:	0018      	movs	r0, r3
 80004a8:	f002 f92c 	bl	8002704 <puts>
 80004ac:	e7fa      	b.n	80004a4 <Error_Handler+0x8>
 80004ae:	46c0      	nop			; (mov r8, r8)
 80004b0:	08003058 	.word	0x08003058

080004b4 <SystemClock_Config>:
	}
}

void SystemClock_Config(void)
{
 80004b4:	b590      	push	{r4, r7, lr}
 80004b6:	b099      	sub	sp, #100	; 0x64
 80004b8:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80004ba:	242c      	movs	r4, #44	; 0x2c
 80004bc:	193b      	adds	r3, r7, r4
 80004be:	0018      	movs	r0, r3
 80004c0:	2334      	movs	r3, #52	; 0x34
 80004c2:	001a      	movs	r2, r3
 80004c4:	2100      	movs	r1, #0
 80004c6:	f002 f8a3 	bl	8002610 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80004ca:	2318      	movs	r3, #24
 80004cc:	18fb      	adds	r3, r7, r3
 80004ce:	0018      	movs	r0, r3
 80004d0:	2314      	movs	r3, #20
 80004d2:	001a      	movs	r2, r3
 80004d4:	2100      	movs	r1, #0
 80004d6:	f002 f89b 	bl	8002610 <memset>
	RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80004da:	003b      	movs	r3, r7
 80004dc:	0018      	movs	r0, r3
 80004de:	2318      	movs	r3, #24
 80004e0:	001a      	movs	r2, r3
 80004e2:	2100      	movs	r1, #0
 80004e4:	f002 f894 	bl	8002610 <memset>

	// Configure the main internal regulator output voltage
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80004e8:	4b29      	ldr	r3, [pc, #164]	; (8000590 <SystemClock_Config+0xdc>)
 80004ea:	681b      	ldr	r3, [r3, #0]
 80004ec:	4a29      	ldr	r2, [pc, #164]	; (8000594 <SystemClock_Config+0xe0>)
 80004ee:	401a      	ands	r2, r3
 80004f0:	4b27      	ldr	r3, [pc, #156]	; (8000590 <SystemClock_Config+0xdc>)
 80004f2:	2180      	movs	r1, #128	; 0x80
 80004f4:	0109      	lsls	r1, r1, #4
 80004f6:	430a      	orrs	r2, r1
 80004f8:	601a      	str	r2, [r3, #0]

	// Initializes the RCC Oscillators according to the specified parameters in the RCC_OscInitTypeDef structure
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80004fa:	0021      	movs	r1, r4
 80004fc:	187b      	adds	r3, r7, r1
 80004fe:	2201      	movs	r2, #1
 8000500:	601a      	str	r2, [r3, #0]
	RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000502:	187b      	adds	r3, r7, r1
 8000504:	22a0      	movs	r2, #160	; 0xa0
 8000506:	02d2      	lsls	r2, r2, #11
 8000508:	605a      	str	r2, [r3, #4]
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800050a:	187b      	adds	r3, r7, r1
 800050c:	2202      	movs	r2, #2
 800050e:	625a      	str	r2, [r3, #36]	; 0x24
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000510:	187b      	adds	r3, r7, r1
 8000512:	2280      	movs	r2, #128	; 0x80
 8000514:	0252      	lsls	r2, r2, #9
 8000516:	629a      	str	r2, [r3, #40]	; 0x28
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_8;
 8000518:	187b      	adds	r3, r7, r1
 800051a:	22c0      	movs	r2, #192	; 0xc0
 800051c:	0312      	lsls	r2, r2, #12
 800051e:	62da      	str	r2, [r3, #44]	; 0x2c
	RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
 8000520:	187b      	adds	r3, r7, r1
 8000522:	2280      	movs	r2, #128	; 0x80
 8000524:	03d2      	lsls	r2, r2, #15
 8000526:	631a      	str	r2, [r3, #48]	; 0x30
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000528:	187b      	adds	r3, r7, r1
 800052a:	0018      	movs	r0, r3
 800052c:	f000 fe12 	bl	8001154 <HAL_RCC_OscConfig>
 8000530:	1e03      	subs	r3, r0, #0
 8000532:	d001      	beq.n	8000538 <SystemClock_Config+0x84>
	{
		Error_Handler();
 8000534:	f7ff ffb2 	bl	800049c <Error_Handler>
	}

	// Initializes the CPU, AHB and APB buses clocks
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000538:	2118      	movs	r1, #24
 800053a:	187b      	adds	r3, r7, r1
 800053c:	220f      	movs	r2, #15
 800053e:	601a      	str	r2, [r3, #0]
	                             |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000540:	187b      	adds	r3, r7, r1
 8000542:	2203      	movs	r2, #3
 8000544:	605a      	str	r2, [r3, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000546:	187b      	adds	r3, r7, r1
 8000548:	2200      	movs	r2, #0
 800054a:	609a      	str	r2, [r3, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800054c:	187b      	adds	r3, r7, r1
 800054e:	2200      	movs	r2, #0
 8000550:	60da      	str	r2, [r3, #12]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000552:	187b      	adds	r3, r7, r1
 8000554:	2200      	movs	r2, #0
 8000556:	611a      	str	r2, [r3, #16]
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000558:	187b      	adds	r3, r7, r1
 800055a:	2101      	movs	r1, #1
 800055c:	0018      	movs	r0, r3
 800055e:	f001 f975 	bl	800184c <HAL_RCC_ClockConfig>
 8000562:	1e03      	subs	r3, r0, #0
 8000564:	d001      	beq.n	800056a <SystemClock_Config+0xb6>
	{
		Error_Handler();
 8000566:	f7ff ff99 	bl	800049c <Error_Handler>
	}

	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800056a:	003b      	movs	r3, r7
 800056c:	2202      	movs	r2, #2
 800056e:	601a      	str	r2, [r3, #0]
	PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000570:	003b      	movs	r3, r7
 8000572:	2200      	movs	r2, #0
 8000574:	609a      	str	r2, [r3, #8]
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000576:	003b      	movs	r3, r7
 8000578:	0018      	movs	r0, r3
 800057a:	f001 fb55 	bl	8001c28 <HAL_RCCEx_PeriphCLKConfig>
 800057e:	1e03      	subs	r3, r0, #0
 8000580:	d001      	beq.n	8000586 <SystemClock_Config+0xd2>
	{
		Error_Handler();
 8000582:	f7ff ff8b 	bl	800049c <Error_Handler>
	}
}
 8000586:	46c0      	nop			; (mov r8, r8)
 8000588:	46bd      	mov	sp, r7
 800058a:	b019      	add	sp, #100	; 0x64
 800058c:	bd90      	pop	{r4, r7, pc}
 800058e:	46c0      	nop			; (mov r8, r8)
 8000590:	40007000 	.word	0x40007000
 8000594:	ffffe7ff 	.word	0xffffe7ff

08000598 <MX_TIM2_Init>:

static void MX_TIM2_Init(void)
{
 8000598:	b580      	push	{r7, lr}
 800059a:	b086      	sub	sp, #24
 800059c:	af00      	add	r7, sp, #0
	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800059e:	2308      	movs	r3, #8
 80005a0:	18fb      	adds	r3, r7, r3
 80005a2:	0018      	movs	r0, r3
 80005a4:	2310      	movs	r3, #16
 80005a6:	001a      	movs	r2, r3
 80005a8:	2100      	movs	r1, #0
 80005aa:	f002 f831 	bl	8002610 <memset>
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 80005ae:	003b      	movs	r3, r7
 80005b0:	0018      	movs	r0, r3
 80005b2:	2308      	movs	r3, #8
 80005b4:	001a      	movs	r2, r3
 80005b6:	2100      	movs	r1, #0
 80005b8:	f002 f82a 	bl	8002610 <memset>

	htim2.Instance = TIM2;
 80005bc:	4b1f      	ldr	r3, [pc, #124]	; (800063c <MX_TIM2_Init+0xa4>)
 80005be:	2280      	movs	r2, #128	; 0x80
 80005c0:	05d2      	lsls	r2, r2, #23
 80005c2:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 3000;
 80005c4:	4b1d      	ldr	r3, [pc, #116]	; (800063c <MX_TIM2_Init+0xa4>)
 80005c6:	4a1e      	ldr	r2, [pc, #120]	; (8000640 <MX_TIM2_Init+0xa8>)
 80005c8:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80005ca:	4b1c      	ldr	r3, [pc, #112]	; (800063c <MX_TIM2_Init+0xa4>)
 80005cc:	2200      	movs	r2, #0
 80005ce:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 1000;
 80005d0:	4b1a      	ldr	r3, [pc, #104]	; (800063c <MX_TIM2_Init+0xa4>)
 80005d2:	22fa      	movs	r2, #250	; 0xfa
 80005d4:	0092      	lsls	r2, r2, #2
 80005d6:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80005d8:	4b18      	ldr	r3, [pc, #96]	; (800063c <MX_TIM2_Init+0xa4>)
 80005da:	2200      	movs	r2, #0
 80005dc:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80005de:	4b17      	ldr	r3, [pc, #92]	; (800063c <MX_TIM2_Init+0xa4>)
 80005e0:	2200      	movs	r2, #0
 80005e2:	615a      	str	r2, [r3, #20]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80005e4:	4b15      	ldr	r3, [pc, #84]	; (800063c <MX_TIM2_Init+0xa4>)
 80005e6:	0018      	movs	r0, r3
 80005e8:	f001 fc44 	bl	8001e74 <HAL_TIM_Base_Init>
 80005ec:	1e03      	subs	r3, r0, #0
 80005ee:	d001      	beq.n	80005f4 <MX_TIM2_Init+0x5c>
	{
		Error_Handler();
 80005f0:	f7ff ff54 	bl	800049c <Error_Handler>
	}

	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80005f4:	2108      	movs	r1, #8
 80005f6:	187b      	adds	r3, r7, r1
 80005f8:	2280      	movs	r2, #128	; 0x80
 80005fa:	0152      	lsls	r2, r2, #5
 80005fc:	601a      	str	r2, [r3, #0]
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80005fe:	187a      	adds	r2, r7, r1
 8000600:	4b0e      	ldr	r3, [pc, #56]	; (800063c <MX_TIM2_Init+0xa4>)
 8000602:	0011      	movs	r1, r2
 8000604:	0018      	movs	r0, r3
 8000606:	f001 fda9 	bl	800215c <HAL_TIM_ConfigClockSource>
 800060a:	1e03      	subs	r3, r0, #0
 800060c:	d001      	beq.n	8000612 <MX_TIM2_Init+0x7a>
	{
		Error_Handler();
 800060e:	f7ff ff45 	bl	800049c <Error_Handler>
	}

	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000612:	003b      	movs	r3, r7
 8000614:	2200      	movs	r2, #0
 8000616:	601a      	str	r2, [r3, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000618:	003b      	movs	r3, r7
 800061a:	2200      	movs	r2, #0
 800061c:	605a      	str	r2, [r3, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800061e:	003a      	movs	r2, r7
 8000620:	4b06      	ldr	r3, [pc, #24]	; (800063c <MX_TIM2_Init+0xa4>)
 8000622:	0011      	movs	r1, r2
 8000624:	0018      	movs	r0, r3
 8000626:	f001 ff71 	bl	800250c <HAL_TIMEx_MasterConfigSynchronization>
 800062a:	1e03      	subs	r3, r0, #0
 800062c:	d001      	beq.n	8000632 <MX_TIM2_Init+0x9a>
	{
		Error_Handler();
 800062e:	f7ff ff35 	bl	800049c <Error_Handler>
	}
}
 8000632:	46c0      	nop			; (mov r8, r8)
 8000634:	46bd      	mov	sp, r7
 8000636:	b006      	add	sp, #24
 8000638:	bd80      	pop	{r7, pc}
 800063a:	46c0      	nop			; (mov r8, r8)
 800063c:	20000098 	.word	0x20000098
 8000640:	00000bb8 	.word	0x00000bb8

08000644 <PortInit>:

static void PortInit(void)
{
 8000644:	b590      	push	{r4, r7, lr}
 8000646:	b089      	sub	sp, #36	; 0x24
 8000648:	af00      	add	r7, sp, #0
	// Enable GPIO Ports Clock
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800064a:	4b36      	ldr	r3, [pc, #216]	; (8000724 <PortInit+0xe0>)
 800064c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800064e:	4b35      	ldr	r3, [pc, #212]	; (8000724 <PortInit+0xe0>)
 8000650:	2101      	movs	r1, #1
 8000652:	430a      	orrs	r2, r1
 8000654:	62da      	str	r2, [r3, #44]	; 0x2c
 8000656:	4b33      	ldr	r3, [pc, #204]	; (8000724 <PortInit+0xe0>)
 8000658:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800065a:	2201      	movs	r2, #1
 800065c:	4013      	ands	r3, r2
 800065e:	60bb      	str	r3, [r7, #8]
 8000660:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8000662:	4b30      	ldr	r3, [pc, #192]	; (8000724 <PortInit+0xe0>)
 8000664:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000666:	4b2f      	ldr	r3, [pc, #188]	; (8000724 <PortInit+0xe0>)
 8000668:	2104      	movs	r1, #4
 800066a:	430a      	orrs	r2, r1
 800066c:	62da      	str	r2, [r3, #44]	; 0x2c
 800066e:	4b2d      	ldr	r3, [pc, #180]	; (8000724 <PortInit+0xe0>)
 8000670:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000672:	2204      	movs	r2, #4
 8000674:	4013      	ands	r3, r2
 8000676:	607b      	str	r3, [r7, #4]
 8000678:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 800067a:	4b2a      	ldr	r3, [pc, #168]	; (8000724 <PortInit+0xe0>)
 800067c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800067e:	4b29      	ldr	r3, [pc, #164]	; (8000724 <PortInit+0xe0>)
 8000680:	2180      	movs	r1, #128	; 0x80
 8000682:	430a      	orrs	r2, r1
 8000684:	62da      	str	r2, [r3, #44]	; 0x2c
 8000686:	4b27      	ldr	r3, [pc, #156]	; (8000724 <PortInit+0xe0>)
 8000688:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800068a:	2280      	movs	r2, #128	; 0x80
 800068c:	4013      	ands	r3, r2
 800068e:	603b      	str	r3, [r7, #0]
 8000690:	683b      	ldr	r3, [r7, #0]

	// Configure and initialize PA5 (PIN 23) -> corresponds to green Onboard-LED
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000692:	240c      	movs	r4, #12
 8000694:	193b      	adds	r3, r7, r4
 8000696:	0018      	movs	r0, r3
 8000698:	2314      	movs	r3, #20
 800069a:	001a      	movs	r2, r3
 800069c:	2100      	movs	r1, #0
 800069e:	f001 ffb7 	bl	8002610 <memset>

	GPIO_InitStruct.Pin = GPIO_PIN_5;
 80006a2:	193b      	adds	r3, r7, r4
 80006a4:	2220      	movs	r2, #32
 80006a6:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006a8:	193b      	adds	r3, r7, r4
 80006aa:	2201      	movs	r2, #1
 80006ac:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006ae:	193b      	adds	r3, r7, r4
 80006b0:	2200      	movs	r2, #0
 80006b2:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006b4:	193b      	adds	r3, r7, r4
 80006b6:	2200      	movs	r2, #0
 80006b8:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006ba:	193a      	adds	r2, r7, r4
 80006bc:	23a0      	movs	r3, #160	; 0xa0
 80006be:	05db      	lsls	r3, r3, #23
 80006c0:	0011      	movs	r1, r2
 80006c2:	0018      	movs	r0, r3
 80006c4:	f000 fb72 	bl	8000dac <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_13;
 80006c8:	0021      	movs	r1, r4
 80006ca:	187b      	adds	r3, r7, r1
 80006cc:	2280      	movs	r2, #128	; 0x80
 80006ce:	0192      	lsls	r2, r2, #6
 80006d0:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006d2:	000c      	movs	r4, r1
 80006d4:	193b      	adds	r3, r7, r4
 80006d6:	2201      	movs	r2, #1
 80006d8:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006da:	193b      	adds	r3, r7, r4
 80006dc:	2200      	movs	r2, #0
 80006de:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006e0:	193b      	adds	r3, r7, r4
 80006e2:	2200      	movs	r2, #0
 80006e4:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006e6:	193a      	adds	r2, r7, r4
 80006e8:	23a0      	movs	r3, #160	; 0xa0
 80006ea:	05db      	lsls	r3, r3, #23
 80006ec:	0011      	movs	r1, r2
 80006ee:	0018      	movs	r0, r3
 80006f0:	f000 fb5c 	bl	8000dac <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_13;
 80006f4:	0021      	movs	r1, r4
 80006f6:	187b      	adds	r3, r7, r1
 80006f8:	2280      	movs	r2, #128	; 0x80
 80006fa:	0192      	lsls	r2, r2, #6
 80006fc:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80006fe:	187b      	adds	r3, r7, r1
 8000700:	2200      	movs	r2, #0
 8000702:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000704:	187b      	adds	r3, r7, r1
 8000706:	2200      	movs	r2, #0
 8000708:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800070a:	187b      	adds	r3, r7, r1
 800070c:	2200      	movs	r2, #0
 800070e:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000710:	187b      	adds	r3, r7, r1
 8000712:	4a05      	ldr	r2, [pc, #20]	; (8000728 <PortInit+0xe4>)
 8000714:	0019      	movs	r1, r3
 8000716:	0010      	movs	r0, r2
 8000718:	f000 fb48 	bl	8000dac <HAL_GPIO_Init>
}
 800071c:	46c0      	nop			; (mov r8, r8)
 800071e:	46bd      	mov	sp, r7
 8000720:	b009      	add	sp, #36	; 0x24
 8000722:	bd90      	pop	{r4, r7, pc}
 8000724:	40021000 	.word	0x40021000
 8000728:	50000800 	.word	0x50000800

0800072c <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim)
{
 800072c:	b580      	push	{r7, lr}
 800072e:	b082      	sub	sp, #8
 8000730:	af00      	add	r7, sp, #0
 8000732:	6078      	str	r0, [r7, #4]
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8000734:	23a0      	movs	r3, #160	; 0xa0
 8000736:	05db      	lsls	r3, r3, #23
 8000738:	2120      	movs	r1, #32
 800073a:	0018      	movs	r0, r3
 800073c:	f000 fcee 	bl	800111c <HAL_GPIO_TogglePin>
}
 8000740:	46c0      	nop			; (mov r8, r8)
 8000742:	46bd      	mov	sp, r7
 8000744:	b002      	add	sp, #8
 8000746:	bd80      	pop	{r7, pc}

08000748 <toggleButtonState>:

static void toggleButtonState(GPIO_PinState* btnState)
{
 8000748:	b580      	push	{r7, lr}
 800074a:	b082      	sub	sp, #8
 800074c:	af00      	add	r7, sp, #0
 800074e:	6078      	str	r0, [r7, #4]
	if((*btnState) == GPIO_PIN_RESET)
 8000750:	687b      	ldr	r3, [r7, #4]
 8000752:	781b      	ldrb	r3, [r3, #0]
 8000754:	2b00      	cmp	r3, #0
 8000756:	d103      	bne.n	8000760 <toggleButtonState+0x18>
	{
		(*btnState) = GPIO_PIN_SET;
 8000758:	687b      	ldr	r3, [r7, #4]
 800075a:	2201      	movs	r2, #1
 800075c:	701a      	strb	r2, [r3, #0]
	}
	else if((*btnState) == GPIO_PIN_SET)
	{
		(*btnState) = GPIO_PIN_RESET;
	}
}
 800075e:	e006      	b.n	800076e <toggleButtonState+0x26>
	else if((*btnState) == GPIO_PIN_SET)
 8000760:	687b      	ldr	r3, [r7, #4]
 8000762:	781b      	ldrb	r3, [r3, #0]
 8000764:	2b01      	cmp	r3, #1
 8000766:	d102      	bne.n	800076e <toggleButtonState+0x26>
		(*btnState) = GPIO_PIN_RESET;
 8000768:	687b      	ldr	r3, [r7, #4]
 800076a:	2200      	movs	r2, #0
 800076c:	701a      	strb	r2, [r3, #0]
}
 800076e:	46c0      	nop			; (mov r8, r8)
 8000770:	46bd      	mov	sp, r7
 8000772:	b002      	add	sp, #8
 8000774:	bd80      	pop	{r7, pc}
	...

08000778 <fetchEvents>:

static void fetchEvents(GPIO_PinState* btnState)
{
 8000778:	b5b0      	push	{r4, r5, r7, lr}
 800077a:	b084      	sub	sp, #16
 800077c:	af00      	add	r7, sp, #0
 800077e:	6078      	str	r0, [r7, #4]
	GPIO_PinState state = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13);
 8000780:	250f      	movs	r5, #15
 8000782:	197c      	adds	r4, r7, r5
 8000784:	2380      	movs	r3, #128	; 0x80
 8000786:	019b      	lsls	r3, r3, #6
 8000788:	4a13      	ldr	r2, [pc, #76]	; (80007d8 <fetchEvents+0x60>)
 800078a:	0019      	movs	r1, r3
 800078c:	0010      	movs	r0, r2
 800078e:	f000 fc8b 	bl	80010a8 <HAL_GPIO_ReadPin>
 8000792:	0003      	movs	r3, r0
 8000794:	7023      	strb	r3, [r4, #0]

	if(state == GPIO_PIN_RESET)
 8000796:	197b      	adds	r3, r7, r5
 8000798:	781b      	ldrb	r3, [r3, #0]
 800079a:	2b00      	cmp	r3, #0
 800079c:	d118      	bne.n	80007d0 <fetchEvents+0x58>
	{
		HAL_Delay(100);
 800079e:	2064      	movs	r0, #100	; 0x64
 80007a0:	f000 fa02 	bl	8000ba8 <HAL_Delay>
		state = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13);
 80007a4:	197c      	adds	r4, r7, r5
 80007a6:	2380      	movs	r3, #128	; 0x80
 80007a8:	019b      	lsls	r3, r3, #6
 80007aa:	4a0b      	ldr	r2, [pc, #44]	; (80007d8 <fetchEvents+0x60>)
 80007ac:	0019      	movs	r1, r3
 80007ae:	0010      	movs	r0, r2
 80007b0:	f000 fc7a 	bl	80010a8 <HAL_GPIO_ReadPin>
 80007b4:	0003      	movs	r3, r0
 80007b6:	7023      	strb	r3, [r4, #0]
		if(state == GPIO_PIN_RESET)
 80007b8:	197b      	adds	r3, r7, r5
 80007ba:	781b      	ldrb	r3, [r3, #0]
 80007bc:	2b00      	cmp	r3, #0
 80007be:	d107      	bne.n	80007d0 <fetchEvents+0x58>
		{
			toggleButtonState(btnState);
 80007c0:	687b      	ldr	r3, [r7, #4]
 80007c2:	0018      	movs	r0, r3
 80007c4:	f7ff ffc0 	bl	8000748 <toggleButtonState>
			printf("Toggle LED\n");
 80007c8:	4b04      	ldr	r3, [pc, #16]	; (80007dc <fetchEvents+0x64>)
 80007ca:	0018      	movs	r0, r3
 80007cc:	f001 ff9a 	bl	8002704 <puts>
		}
	}
}
 80007d0:	46c0      	nop			; (mov r8, r8)
 80007d2:	46bd      	mov	sp, r7
 80007d4:	b004      	add	sp, #16
 80007d6:	bdb0      	pop	{r4, r5, r7, pc}
 80007d8:	50000800 	.word	0x50000800
 80007dc:	08003060 	.word	0x08003060

080007e0 <main>:

int main(void)
{
 80007e0:	b580      	push	{r7, lr}
 80007e2:	b082      	sub	sp, #8
 80007e4:	af00      	add	r7, sp, #0
	// Variables
	GPIO_PinState buttonState = GPIO_PIN_RESET;
 80007e6:	1dfb      	adds	r3, r7, #7
 80007e8:	2200      	movs	r2, #0
 80007ea:	701a      	strb	r2, [r3, #0]

	// Init stuff
	HAL_Init();
 80007ec:	f000 f96c 	bl	8000ac8 <HAL_Init>
	SystemClock_Config();
 80007f0:	f7ff fe60 	bl	80004b4 <SystemClock_Config>
	PortInit();
 80007f4:	f7ff ff26 	bl	8000644 <PortInit>
	MX_TIM2_Init();
 80007f8:	f7ff fece 	bl	8000598 <MX_TIM2_Init>
	HAL_TIM_Base_Start_IT(&htim2);
 80007fc:	4b13      	ldr	r3, [pc, #76]	; (800084c <main+0x6c>)
 80007fe:	0018      	movs	r0, r3
 8000800:	f001 fb78 	bl	8001ef4 <HAL_TIM_Base_Start_IT>

	// Reset pins
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 8000804:	23a0      	movs	r3, #160	; 0xa0
 8000806:	05db      	lsls	r3, r3, #23
 8000808:	2201      	movs	r2, #1
 800080a:	2120      	movs	r1, #32
 800080c:	0018      	movs	r0, r3
 800080e:	f000 fc68 	bl	80010e2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_13, GPIO_PIN_RESET);
 8000812:	2380      	movs	r3, #128	; 0x80
 8000814:	0199      	lsls	r1, r3, #6
 8000816:	23a0      	movs	r3, #160	; 0xa0
 8000818:	05db      	lsls	r3, r3, #23
 800081a:	2200      	movs	r2, #0
 800081c:	0018      	movs	r0, r3
 800081e:	f000 fc60 	bl	80010e2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8000822:	2380      	movs	r3, #128	; 0x80
 8000824:	019b      	lsls	r3, r3, #6
 8000826:	480a      	ldr	r0, [pc, #40]	; (8000850 <main+0x70>)
 8000828:	2200      	movs	r2, #0
 800082a:	0019      	movs	r1, r3
 800082c:	f000 fc59 	bl	80010e2 <HAL_GPIO_WritePin>

	while (1)
	{
		fetchEvents(&buttonState);
 8000830:	1dfb      	adds	r3, r7, #7
 8000832:	0018      	movs	r0, r3
 8000834:	f7ff ffa0 	bl	8000778 <fetchEvents>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_13, buttonState);
 8000838:	1dfb      	adds	r3, r7, #7
 800083a:	781a      	ldrb	r2, [r3, #0]
 800083c:	2380      	movs	r3, #128	; 0x80
 800083e:	0199      	lsls	r1, r3, #6
 8000840:	23a0      	movs	r3, #160	; 0xa0
 8000842:	05db      	lsls	r3, r3, #23
 8000844:	0018      	movs	r0, r3
 8000846:	f000 fc4c 	bl	80010e2 <HAL_GPIO_WritePin>
		fetchEvents(&buttonState);
 800084a:	e7f1      	b.n	8000830 <main+0x50>
 800084c:	20000098 	.word	0x20000098
 8000850:	50000800 	.word	0x50000800

08000854 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000854:	b580      	push	{r7, lr}
 8000856:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000858:	4b07      	ldr	r3, [pc, #28]	; (8000878 <HAL_MspInit+0x24>)
 800085a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800085c:	4b06      	ldr	r3, [pc, #24]	; (8000878 <HAL_MspInit+0x24>)
 800085e:	2101      	movs	r1, #1
 8000860:	430a      	orrs	r2, r1
 8000862:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8000864:	4b04      	ldr	r3, [pc, #16]	; (8000878 <HAL_MspInit+0x24>)
 8000866:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000868:	4b03      	ldr	r3, [pc, #12]	; (8000878 <HAL_MspInit+0x24>)
 800086a:	2180      	movs	r1, #128	; 0x80
 800086c:	0549      	lsls	r1, r1, #21
 800086e:	430a      	orrs	r2, r1
 8000870:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000872:	46c0      	nop			; (mov r8, r8)
 8000874:	46bd      	mov	sp, r7
 8000876:	bd80      	pop	{r7, pc}
 8000878:	40021000 	.word	0x40021000

0800087c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800087c:	b580      	push	{r7, lr}
 800087e:	b082      	sub	sp, #8
 8000880:	af00      	add	r7, sp, #0
 8000882:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000884:	687b      	ldr	r3, [r7, #4]
 8000886:	681a      	ldr	r2, [r3, #0]
 8000888:	2380      	movs	r3, #128	; 0x80
 800088a:	05db      	lsls	r3, r3, #23
 800088c:	429a      	cmp	r2, r3
 800088e:	d10d      	bne.n	80008ac <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000890:	4b08      	ldr	r3, [pc, #32]	; (80008b4 <HAL_TIM_Base_MspInit+0x38>)
 8000892:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000894:	4b07      	ldr	r3, [pc, #28]	; (80008b4 <HAL_TIM_Base_MspInit+0x38>)
 8000896:	2101      	movs	r1, #1
 8000898:	430a      	orrs	r2, r1
 800089a:	639a      	str	r2, [r3, #56]	; 0x38
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800089c:	2200      	movs	r2, #0
 800089e:	2100      	movs	r1, #0
 80008a0:	200f      	movs	r0, #15
 80008a2:	f000 fa51 	bl	8000d48 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80008a6:	200f      	movs	r0, #15
 80008a8:	f000 fa63 	bl	8000d72 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80008ac:	46c0      	nop			; (mov r8, r8)
 80008ae:	46bd      	mov	sp, r7
 80008b0:	b002      	add	sp, #8
 80008b2:	bd80      	pop	{r7, pc}
 80008b4:	40021000 	.word	0x40021000

080008b8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 80008b8:	b580      	push	{r7, lr}
 80008ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80008bc:	e7fe      	b.n	80008bc <NMI_Handler+0x4>

080008be <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80008be:	b580      	push	{r7, lr}
 80008c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80008c2:	e7fe      	b.n	80008c2 <HardFault_Handler+0x4>

080008c4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80008c4:	b580      	push	{r7, lr}
 80008c6:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80008c8:	46c0      	nop			; (mov r8, r8)
 80008ca:	46bd      	mov	sp, r7
 80008cc:	bd80      	pop	{r7, pc}

080008ce <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80008ce:	b580      	push	{r7, lr}
 80008d0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80008d2:	46c0      	nop			; (mov r8, r8)
 80008d4:	46bd      	mov	sp, r7
 80008d6:	bd80      	pop	{r7, pc}

080008d8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80008d8:	b580      	push	{r7, lr}
 80008da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80008dc:	f000 f948 	bl	8000b70 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80008e0:	46c0      	nop			; (mov r8, r8)
 80008e2:	46bd      	mov	sp, r7
 80008e4:	bd80      	pop	{r7, pc}
	...

080008e8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80008e8:	b580      	push	{r7, lr}
 80008ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80008ec:	4b03      	ldr	r3, [pc, #12]	; (80008fc <TIM2_IRQHandler+0x14>)
 80008ee:	0018      	movs	r0, r3
 80008f0:	f001 fb4c 	bl	8001f8c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80008f4:	46c0      	nop			; (mov r8, r8)
 80008f6:	46bd      	mov	sp, r7
 80008f8:	bd80      	pop	{r7, pc}
 80008fa:	46c0      	nop			; (mov r8, r8)
 80008fc:	20000098 	.word	0x20000098

08000900 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000900:	b580      	push	{r7, lr}
 8000902:	b086      	sub	sp, #24
 8000904:	af00      	add	r7, sp, #0
 8000906:	60f8      	str	r0, [r7, #12]
 8000908:	60b9      	str	r1, [r7, #8]
 800090a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800090c:	2300      	movs	r3, #0
 800090e:	617b      	str	r3, [r7, #20]
 8000910:	e00a      	b.n	8000928 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000912:	e000      	b.n	8000916 <_read+0x16>
 8000914:	bf00      	nop
 8000916:	0001      	movs	r1, r0
 8000918:	68bb      	ldr	r3, [r7, #8]
 800091a:	1c5a      	adds	r2, r3, #1
 800091c:	60ba      	str	r2, [r7, #8]
 800091e:	b2ca      	uxtb	r2, r1
 8000920:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000922:	697b      	ldr	r3, [r7, #20]
 8000924:	3301      	adds	r3, #1
 8000926:	617b      	str	r3, [r7, #20]
 8000928:	697a      	ldr	r2, [r7, #20]
 800092a:	687b      	ldr	r3, [r7, #4]
 800092c:	429a      	cmp	r2, r3
 800092e:	dbf0      	blt.n	8000912 <_read+0x12>
	}

return len;
 8000930:	687b      	ldr	r3, [r7, #4]
}
 8000932:	0018      	movs	r0, r3
 8000934:	46bd      	mov	sp, r7
 8000936:	b006      	add	sp, #24
 8000938:	bd80      	pop	{r7, pc}

0800093a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800093a:	b580      	push	{r7, lr}
 800093c:	b086      	sub	sp, #24
 800093e:	af00      	add	r7, sp, #0
 8000940:	60f8      	str	r0, [r7, #12]
 8000942:	60b9      	str	r1, [r7, #8]
 8000944:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000946:	2300      	movs	r3, #0
 8000948:	617b      	str	r3, [r7, #20]
 800094a:	e009      	b.n	8000960 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800094c:	68bb      	ldr	r3, [r7, #8]
 800094e:	1c5a      	adds	r2, r3, #1
 8000950:	60ba      	str	r2, [r7, #8]
 8000952:	781b      	ldrb	r3, [r3, #0]
 8000954:	0018      	movs	r0, r3
 8000956:	e000      	b.n	800095a <_write+0x20>
 8000958:	bf00      	nop
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800095a:	697b      	ldr	r3, [r7, #20]
 800095c:	3301      	adds	r3, #1
 800095e:	617b      	str	r3, [r7, #20]
 8000960:	697a      	ldr	r2, [r7, #20]
 8000962:	687b      	ldr	r3, [r7, #4]
 8000964:	429a      	cmp	r2, r3
 8000966:	dbf1      	blt.n	800094c <_write+0x12>
	}
	return len;
 8000968:	687b      	ldr	r3, [r7, #4]
}
 800096a:	0018      	movs	r0, r3
 800096c:	46bd      	mov	sp, r7
 800096e:	b006      	add	sp, #24
 8000970:	bd80      	pop	{r7, pc}

08000972 <_close>:

int _close(int file)
{
 8000972:	b580      	push	{r7, lr}
 8000974:	b082      	sub	sp, #8
 8000976:	af00      	add	r7, sp, #0
 8000978:	6078      	str	r0, [r7, #4]
	return -1;
 800097a:	2301      	movs	r3, #1
 800097c:	425b      	negs	r3, r3
}
 800097e:	0018      	movs	r0, r3
 8000980:	46bd      	mov	sp, r7
 8000982:	b002      	add	sp, #8
 8000984:	bd80      	pop	{r7, pc}

08000986 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000986:	b580      	push	{r7, lr}
 8000988:	b082      	sub	sp, #8
 800098a:	af00      	add	r7, sp, #0
 800098c:	6078      	str	r0, [r7, #4]
 800098e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000990:	683b      	ldr	r3, [r7, #0]
 8000992:	2280      	movs	r2, #128	; 0x80
 8000994:	0192      	lsls	r2, r2, #6
 8000996:	605a      	str	r2, [r3, #4]
	return 0;
 8000998:	2300      	movs	r3, #0
}
 800099a:	0018      	movs	r0, r3
 800099c:	46bd      	mov	sp, r7
 800099e:	b002      	add	sp, #8
 80009a0:	bd80      	pop	{r7, pc}

080009a2 <_isatty>:

int _isatty(int file)
{
 80009a2:	b580      	push	{r7, lr}
 80009a4:	b082      	sub	sp, #8
 80009a6:	af00      	add	r7, sp, #0
 80009a8:	6078      	str	r0, [r7, #4]
	return 1;
 80009aa:	2301      	movs	r3, #1
}
 80009ac:	0018      	movs	r0, r3
 80009ae:	46bd      	mov	sp, r7
 80009b0:	b002      	add	sp, #8
 80009b2:	bd80      	pop	{r7, pc}

080009b4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80009b4:	b580      	push	{r7, lr}
 80009b6:	b084      	sub	sp, #16
 80009b8:	af00      	add	r7, sp, #0
 80009ba:	60f8      	str	r0, [r7, #12]
 80009bc:	60b9      	str	r1, [r7, #8]
 80009be:	607a      	str	r2, [r7, #4]
	return 0;
 80009c0:	2300      	movs	r3, #0
}
 80009c2:	0018      	movs	r0, r3
 80009c4:	46bd      	mov	sp, r7
 80009c6:	b004      	add	sp, #16
 80009c8:	bd80      	pop	{r7, pc}
	...

080009cc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80009cc:	b580      	push	{r7, lr}
 80009ce:	b086      	sub	sp, #24
 80009d0:	af00      	add	r7, sp, #0
 80009d2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80009d4:	4a14      	ldr	r2, [pc, #80]	; (8000a28 <_sbrk+0x5c>)
 80009d6:	4b15      	ldr	r3, [pc, #84]	; (8000a2c <_sbrk+0x60>)
 80009d8:	1ad3      	subs	r3, r2, r3
 80009da:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80009dc:	697b      	ldr	r3, [r7, #20]
 80009de:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80009e0:	4b13      	ldr	r3, [pc, #76]	; (8000a30 <_sbrk+0x64>)
 80009e2:	681b      	ldr	r3, [r3, #0]
 80009e4:	2b00      	cmp	r3, #0
 80009e6:	d102      	bne.n	80009ee <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80009e8:	4b11      	ldr	r3, [pc, #68]	; (8000a30 <_sbrk+0x64>)
 80009ea:	4a12      	ldr	r2, [pc, #72]	; (8000a34 <_sbrk+0x68>)
 80009ec:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80009ee:	4b10      	ldr	r3, [pc, #64]	; (8000a30 <_sbrk+0x64>)
 80009f0:	681a      	ldr	r2, [r3, #0]
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	18d3      	adds	r3, r2, r3
 80009f6:	693a      	ldr	r2, [r7, #16]
 80009f8:	429a      	cmp	r2, r3
 80009fa:	d207      	bcs.n	8000a0c <_sbrk+0x40>
  {
    errno = ENOMEM;
 80009fc:	f001 fdde 	bl	80025bc <__errno>
 8000a00:	0003      	movs	r3, r0
 8000a02:	220c      	movs	r2, #12
 8000a04:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000a06:	2301      	movs	r3, #1
 8000a08:	425b      	negs	r3, r3
 8000a0a:	e009      	b.n	8000a20 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000a0c:	4b08      	ldr	r3, [pc, #32]	; (8000a30 <_sbrk+0x64>)
 8000a0e:	681b      	ldr	r3, [r3, #0]
 8000a10:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000a12:	4b07      	ldr	r3, [pc, #28]	; (8000a30 <_sbrk+0x64>)
 8000a14:	681a      	ldr	r2, [r3, #0]
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	18d2      	adds	r2, r2, r3
 8000a1a:	4b05      	ldr	r3, [pc, #20]	; (8000a30 <_sbrk+0x64>)
 8000a1c:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8000a1e:	68fb      	ldr	r3, [r7, #12]
}
 8000a20:	0018      	movs	r0, r3
 8000a22:	46bd      	mov	sp, r7
 8000a24:	b006      	add	sp, #24
 8000a26:	bd80      	pop	{r7, pc}
 8000a28:	20005000 	.word	0x20005000
 8000a2c:	00000400 	.word	0x00000400
 8000a30:	2000008c 	.word	0x2000008c
 8000a34:	200000f0 	.word	0x200000f0

08000a38 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000a38:	b580      	push	{r7, lr}
 8000a3a:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000a3c:	46c0      	nop			; (mov r8, r8)
 8000a3e:	46bd      	mov	sp, r7
 8000a40:	bd80      	pop	{r7, pc}
	...

08000a44 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8000a44:	4813      	ldr	r0, [pc, #76]	; (8000a94 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8000a46:	4685      	mov	sp, r0

/*Check if boot space corresponds to system memory*/

    LDR R0,=0x00000004
 8000a48:	4813      	ldr	r0, [pc, #76]	; (8000a98 <LoopForever+0x6>)
    LDR R1, [R0]
 8000a4a:	6801      	ldr	r1, [r0, #0]
    LSRS R1, R1, #24
 8000a4c:	0e09      	lsrs	r1, r1, #24
    LDR R2,=0x1F
 8000a4e:	4a13      	ldr	r2, [pc, #76]	; (8000a9c <LoopForever+0xa>)
    CMP R1, R2
 8000a50:	4291      	cmp	r1, r2
    BNE ApplicationStart
 8000a52:	d105      	bne.n	8000a60 <ApplicationStart>

 /*SYSCFG clock enable*/
    LDR R0,=0x40021034
 8000a54:	4812      	ldr	r0, [pc, #72]	; (8000aa0 <LoopForever+0xe>)
    LDR R1,=0x00000001
 8000a56:	4913      	ldr	r1, [pc, #76]	; (8000aa4 <LoopForever+0x12>)
    STR R1, [R0]
 8000a58:	6001      	str	r1, [r0, #0]

/*Set CFGR1 register with flash memory remap at address 0*/
    LDR R0,=0x40010000
 8000a5a:	4813      	ldr	r0, [pc, #76]	; (8000aa8 <LoopForever+0x16>)
    LDR R1,=0x00000000
 8000a5c:	4913      	ldr	r1, [pc, #76]	; (8000aac <LoopForever+0x1a>)
    STR R1, [R0]
 8000a5e:	6001      	str	r1, [r0, #0]

08000a60 <ApplicationStart>:

ApplicationStart:
/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000a60:	4813      	ldr	r0, [pc, #76]	; (8000ab0 <LoopForever+0x1e>)
  ldr r1, =_edata
 8000a62:	4914      	ldr	r1, [pc, #80]	; (8000ab4 <LoopForever+0x22>)
  ldr r2, =_sidata
 8000a64:	4a14      	ldr	r2, [pc, #80]	; (8000ab8 <LoopForever+0x26>)
  movs r3, #0
 8000a66:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000a68:	e002      	b.n	8000a70 <LoopCopyDataInit>

08000a6a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a6a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a6c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a6e:	3304      	adds	r3, #4

08000a70 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a70:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a72:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a74:	d3f9      	bcc.n	8000a6a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a76:	4a11      	ldr	r2, [pc, #68]	; (8000abc <LoopForever+0x2a>)
  ldr r4, =_ebss
 8000a78:	4c11      	ldr	r4, [pc, #68]	; (8000ac0 <LoopForever+0x2e>)
  movs r3, #0
 8000a7a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a7c:	e001      	b.n	8000a82 <LoopFillZerobss>

08000a7e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a7e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a80:	3204      	adds	r2, #4

08000a82 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a82:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a84:	d3fb      	bcc.n	8000a7e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000a86:	f7ff ffd7 	bl	8000a38 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000a8a:	f001 fd9d 	bl	80025c8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000a8e:	f7ff fea7 	bl	80007e0 <main>

08000a92 <LoopForever>:

LoopForever:
    b LoopForever
 8000a92:	e7fe      	b.n	8000a92 <LoopForever>
   ldr   r0, =_estack
 8000a94:	20005000 	.word	0x20005000
    LDR R0,=0x00000004
 8000a98:	00000004 	.word	0x00000004
    LDR R2,=0x1F
 8000a9c:	0000001f 	.word	0x0000001f
    LDR R0,=0x40021034
 8000aa0:	40021034 	.word	0x40021034
    LDR R1,=0x00000001
 8000aa4:	00000001 	.word	0x00000001
    LDR R0,=0x40010000
 8000aa8:	40010000 	.word	0x40010000
    LDR R1,=0x00000000
 8000aac:	00000000 	.word	0x00000000
  ldr r0, =_sdata
 8000ab0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ab4:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000ab8:	080030fc 	.word	0x080030fc
  ldr r2, =_sbss
 8000abc:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000ac0:	200000ec 	.word	0x200000ec

08000ac4 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000ac4:	e7fe      	b.n	8000ac4 <ADC1_IRQHandler>
	...

08000ac8 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	b082      	sub	sp, #8
 8000acc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000ace:	1dfb      	adds	r3, r7, #7
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8000ad4:	4b0b      	ldr	r3, [pc, #44]	; (8000b04 <HAL_Init+0x3c>)
 8000ad6:	681a      	ldr	r2, [r3, #0]
 8000ad8:	4b0a      	ldr	r3, [pc, #40]	; (8000b04 <HAL_Init+0x3c>)
 8000ada:	2140      	movs	r1, #64	; 0x40
 8000adc:	430a      	orrs	r2, r1
 8000ade:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000ae0:	2000      	movs	r0, #0
 8000ae2:	f000 f811 	bl	8000b08 <HAL_InitTick>
 8000ae6:	1e03      	subs	r3, r0, #0
 8000ae8:	d003      	beq.n	8000af2 <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8000aea:	1dfb      	adds	r3, r7, #7
 8000aec:	2201      	movs	r2, #1
 8000aee:	701a      	strb	r2, [r3, #0]
 8000af0:	e001      	b.n	8000af6 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000af2:	f7ff feaf 	bl	8000854 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000af6:	1dfb      	adds	r3, r7, #7
 8000af8:	781b      	ldrb	r3, [r3, #0]
}
 8000afa:	0018      	movs	r0, r3
 8000afc:	46bd      	mov	sp, r7
 8000afe:	b002      	add	sp, #8
 8000b00:	bd80      	pop	{r7, pc}
 8000b02:	46c0      	nop			; (mov r8, r8)
 8000b04:	40022000 	.word	0x40022000

08000b08 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b08:	b590      	push	{r4, r7, lr}
 8000b0a:	b083      	sub	sp, #12
 8000b0c:	af00      	add	r7, sp, #0
 8000b0e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000b10:	4b14      	ldr	r3, [pc, #80]	; (8000b64 <HAL_InitTick+0x5c>)
 8000b12:	681c      	ldr	r4, [r3, #0]
 8000b14:	4b14      	ldr	r3, [pc, #80]	; (8000b68 <HAL_InitTick+0x60>)
 8000b16:	781b      	ldrb	r3, [r3, #0]
 8000b18:	0019      	movs	r1, r3
 8000b1a:	23fa      	movs	r3, #250	; 0xfa
 8000b1c:	0098      	lsls	r0, r3, #2
 8000b1e:	f7ff faf3 	bl	8000108 <__udivsi3>
 8000b22:	0003      	movs	r3, r0
 8000b24:	0019      	movs	r1, r3
 8000b26:	0020      	movs	r0, r4
 8000b28:	f7ff faee 	bl	8000108 <__udivsi3>
 8000b2c:	0003      	movs	r3, r0
 8000b2e:	0018      	movs	r0, r3
 8000b30:	f000 f92f 	bl	8000d92 <HAL_SYSTICK_Config>
 8000b34:	1e03      	subs	r3, r0, #0
 8000b36:	d001      	beq.n	8000b3c <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000b38:	2301      	movs	r3, #1
 8000b3a:	e00f      	b.n	8000b5c <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	2b03      	cmp	r3, #3
 8000b40:	d80b      	bhi.n	8000b5a <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000b42:	6879      	ldr	r1, [r7, #4]
 8000b44:	2301      	movs	r3, #1
 8000b46:	425b      	negs	r3, r3
 8000b48:	2200      	movs	r2, #0
 8000b4a:	0018      	movs	r0, r3
 8000b4c:	f000 f8fc 	bl	8000d48 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000b50:	4b06      	ldr	r3, [pc, #24]	; (8000b6c <HAL_InitTick+0x64>)
 8000b52:	687a      	ldr	r2, [r7, #4]
 8000b54:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000b56:	2300      	movs	r3, #0
 8000b58:	e000      	b.n	8000b5c <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000b5a:	2301      	movs	r3, #1
}
 8000b5c:	0018      	movs	r0, r3
 8000b5e:	46bd      	mov	sp, r7
 8000b60:	b003      	add	sp, #12
 8000b62:	bd90      	pop	{r4, r7, pc}
 8000b64:	20000000 	.word	0x20000000
 8000b68:	20000008 	.word	0x20000008
 8000b6c:	20000004 	.word	0x20000004

08000b70 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b70:	b580      	push	{r7, lr}
 8000b72:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000b74:	4b05      	ldr	r3, [pc, #20]	; (8000b8c <HAL_IncTick+0x1c>)
 8000b76:	781b      	ldrb	r3, [r3, #0]
 8000b78:	001a      	movs	r2, r3
 8000b7a:	4b05      	ldr	r3, [pc, #20]	; (8000b90 <HAL_IncTick+0x20>)
 8000b7c:	681b      	ldr	r3, [r3, #0]
 8000b7e:	18d2      	adds	r2, r2, r3
 8000b80:	4b03      	ldr	r3, [pc, #12]	; (8000b90 <HAL_IncTick+0x20>)
 8000b82:	601a      	str	r2, [r3, #0]
}
 8000b84:	46c0      	nop			; (mov r8, r8)
 8000b86:	46bd      	mov	sp, r7
 8000b88:	bd80      	pop	{r7, pc}
 8000b8a:	46c0      	nop			; (mov r8, r8)
 8000b8c:	20000008 	.word	0x20000008
 8000b90:	200000d8 	.word	0x200000d8

08000b94 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b94:	b580      	push	{r7, lr}
 8000b96:	af00      	add	r7, sp, #0
  return uwTick;
 8000b98:	4b02      	ldr	r3, [pc, #8]	; (8000ba4 <HAL_GetTick+0x10>)
 8000b9a:	681b      	ldr	r3, [r3, #0]
}
 8000b9c:	0018      	movs	r0, r3
 8000b9e:	46bd      	mov	sp, r7
 8000ba0:	bd80      	pop	{r7, pc}
 8000ba2:	46c0      	nop			; (mov r8, r8)
 8000ba4:	200000d8 	.word	0x200000d8

08000ba8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	b084      	sub	sp, #16
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000bb0:	f7ff fff0 	bl	8000b94 <HAL_GetTick>
 8000bb4:	0003      	movs	r3, r0
 8000bb6:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000bbc:	68fb      	ldr	r3, [r7, #12]
 8000bbe:	3301      	adds	r3, #1
 8000bc0:	d005      	beq.n	8000bce <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000bc2:	4b0a      	ldr	r3, [pc, #40]	; (8000bec <HAL_Delay+0x44>)
 8000bc4:	781b      	ldrb	r3, [r3, #0]
 8000bc6:	001a      	movs	r2, r3
 8000bc8:	68fb      	ldr	r3, [r7, #12]
 8000bca:	189b      	adds	r3, r3, r2
 8000bcc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000bce:	46c0      	nop			; (mov r8, r8)
 8000bd0:	f7ff ffe0 	bl	8000b94 <HAL_GetTick>
 8000bd4:	0002      	movs	r2, r0
 8000bd6:	68bb      	ldr	r3, [r7, #8]
 8000bd8:	1ad3      	subs	r3, r2, r3
 8000bda:	68fa      	ldr	r2, [r7, #12]
 8000bdc:	429a      	cmp	r2, r3
 8000bde:	d8f7      	bhi.n	8000bd0 <HAL_Delay+0x28>
  {
  }
}
 8000be0:	46c0      	nop			; (mov r8, r8)
 8000be2:	46c0      	nop			; (mov r8, r8)
 8000be4:	46bd      	mov	sp, r7
 8000be6:	b004      	add	sp, #16
 8000be8:	bd80      	pop	{r7, pc}
 8000bea:	46c0      	nop			; (mov r8, r8)
 8000bec:	20000008 	.word	0x20000008

08000bf0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	b082      	sub	sp, #8
 8000bf4:	af00      	add	r7, sp, #0
 8000bf6:	0002      	movs	r2, r0
 8000bf8:	1dfb      	adds	r3, r7, #7
 8000bfa:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000bfc:	1dfb      	adds	r3, r7, #7
 8000bfe:	781b      	ldrb	r3, [r3, #0]
 8000c00:	2b7f      	cmp	r3, #127	; 0x7f
 8000c02:	d809      	bhi.n	8000c18 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000c04:	1dfb      	adds	r3, r7, #7
 8000c06:	781b      	ldrb	r3, [r3, #0]
 8000c08:	001a      	movs	r2, r3
 8000c0a:	231f      	movs	r3, #31
 8000c0c:	401a      	ands	r2, r3
 8000c0e:	4b04      	ldr	r3, [pc, #16]	; (8000c20 <__NVIC_EnableIRQ+0x30>)
 8000c10:	2101      	movs	r1, #1
 8000c12:	4091      	lsls	r1, r2
 8000c14:	000a      	movs	r2, r1
 8000c16:	601a      	str	r2, [r3, #0]
  }
}
 8000c18:	46c0      	nop			; (mov r8, r8)
 8000c1a:	46bd      	mov	sp, r7
 8000c1c:	b002      	add	sp, #8
 8000c1e:	bd80      	pop	{r7, pc}
 8000c20:	e000e100 	.word	0xe000e100

08000c24 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c24:	b590      	push	{r4, r7, lr}
 8000c26:	b083      	sub	sp, #12
 8000c28:	af00      	add	r7, sp, #0
 8000c2a:	0002      	movs	r2, r0
 8000c2c:	6039      	str	r1, [r7, #0]
 8000c2e:	1dfb      	adds	r3, r7, #7
 8000c30:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000c32:	1dfb      	adds	r3, r7, #7
 8000c34:	781b      	ldrb	r3, [r3, #0]
 8000c36:	2b7f      	cmp	r3, #127	; 0x7f
 8000c38:	d828      	bhi.n	8000c8c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000c3a:	4a2f      	ldr	r2, [pc, #188]	; (8000cf8 <__NVIC_SetPriority+0xd4>)
 8000c3c:	1dfb      	adds	r3, r7, #7
 8000c3e:	781b      	ldrb	r3, [r3, #0]
 8000c40:	b25b      	sxtb	r3, r3
 8000c42:	089b      	lsrs	r3, r3, #2
 8000c44:	33c0      	adds	r3, #192	; 0xc0
 8000c46:	009b      	lsls	r3, r3, #2
 8000c48:	589b      	ldr	r3, [r3, r2]
 8000c4a:	1dfa      	adds	r2, r7, #7
 8000c4c:	7812      	ldrb	r2, [r2, #0]
 8000c4e:	0011      	movs	r1, r2
 8000c50:	2203      	movs	r2, #3
 8000c52:	400a      	ands	r2, r1
 8000c54:	00d2      	lsls	r2, r2, #3
 8000c56:	21ff      	movs	r1, #255	; 0xff
 8000c58:	4091      	lsls	r1, r2
 8000c5a:	000a      	movs	r2, r1
 8000c5c:	43d2      	mvns	r2, r2
 8000c5e:	401a      	ands	r2, r3
 8000c60:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000c62:	683b      	ldr	r3, [r7, #0]
 8000c64:	019b      	lsls	r3, r3, #6
 8000c66:	22ff      	movs	r2, #255	; 0xff
 8000c68:	401a      	ands	r2, r3
 8000c6a:	1dfb      	adds	r3, r7, #7
 8000c6c:	781b      	ldrb	r3, [r3, #0]
 8000c6e:	0018      	movs	r0, r3
 8000c70:	2303      	movs	r3, #3
 8000c72:	4003      	ands	r3, r0
 8000c74:	00db      	lsls	r3, r3, #3
 8000c76:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000c78:	481f      	ldr	r0, [pc, #124]	; (8000cf8 <__NVIC_SetPriority+0xd4>)
 8000c7a:	1dfb      	adds	r3, r7, #7
 8000c7c:	781b      	ldrb	r3, [r3, #0]
 8000c7e:	b25b      	sxtb	r3, r3
 8000c80:	089b      	lsrs	r3, r3, #2
 8000c82:	430a      	orrs	r2, r1
 8000c84:	33c0      	adds	r3, #192	; 0xc0
 8000c86:	009b      	lsls	r3, r3, #2
 8000c88:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000c8a:	e031      	b.n	8000cf0 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000c8c:	4a1b      	ldr	r2, [pc, #108]	; (8000cfc <__NVIC_SetPriority+0xd8>)
 8000c8e:	1dfb      	adds	r3, r7, #7
 8000c90:	781b      	ldrb	r3, [r3, #0]
 8000c92:	0019      	movs	r1, r3
 8000c94:	230f      	movs	r3, #15
 8000c96:	400b      	ands	r3, r1
 8000c98:	3b08      	subs	r3, #8
 8000c9a:	089b      	lsrs	r3, r3, #2
 8000c9c:	3306      	adds	r3, #6
 8000c9e:	009b      	lsls	r3, r3, #2
 8000ca0:	18d3      	adds	r3, r2, r3
 8000ca2:	3304      	adds	r3, #4
 8000ca4:	681b      	ldr	r3, [r3, #0]
 8000ca6:	1dfa      	adds	r2, r7, #7
 8000ca8:	7812      	ldrb	r2, [r2, #0]
 8000caa:	0011      	movs	r1, r2
 8000cac:	2203      	movs	r2, #3
 8000cae:	400a      	ands	r2, r1
 8000cb0:	00d2      	lsls	r2, r2, #3
 8000cb2:	21ff      	movs	r1, #255	; 0xff
 8000cb4:	4091      	lsls	r1, r2
 8000cb6:	000a      	movs	r2, r1
 8000cb8:	43d2      	mvns	r2, r2
 8000cba:	401a      	ands	r2, r3
 8000cbc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000cbe:	683b      	ldr	r3, [r7, #0]
 8000cc0:	019b      	lsls	r3, r3, #6
 8000cc2:	22ff      	movs	r2, #255	; 0xff
 8000cc4:	401a      	ands	r2, r3
 8000cc6:	1dfb      	adds	r3, r7, #7
 8000cc8:	781b      	ldrb	r3, [r3, #0]
 8000cca:	0018      	movs	r0, r3
 8000ccc:	2303      	movs	r3, #3
 8000cce:	4003      	ands	r3, r0
 8000cd0:	00db      	lsls	r3, r3, #3
 8000cd2:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000cd4:	4809      	ldr	r0, [pc, #36]	; (8000cfc <__NVIC_SetPriority+0xd8>)
 8000cd6:	1dfb      	adds	r3, r7, #7
 8000cd8:	781b      	ldrb	r3, [r3, #0]
 8000cda:	001c      	movs	r4, r3
 8000cdc:	230f      	movs	r3, #15
 8000cde:	4023      	ands	r3, r4
 8000ce0:	3b08      	subs	r3, #8
 8000ce2:	089b      	lsrs	r3, r3, #2
 8000ce4:	430a      	orrs	r2, r1
 8000ce6:	3306      	adds	r3, #6
 8000ce8:	009b      	lsls	r3, r3, #2
 8000cea:	18c3      	adds	r3, r0, r3
 8000cec:	3304      	adds	r3, #4
 8000cee:	601a      	str	r2, [r3, #0]
}
 8000cf0:	46c0      	nop			; (mov r8, r8)
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	b003      	add	sp, #12
 8000cf6:	bd90      	pop	{r4, r7, pc}
 8000cf8:	e000e100 	.word	0xe000e100
 8000cfc:	e000ed00 	.word	0xe000ed00

08000d00 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000d00:	b580      	push	{r7, lr}
 8000d02:	b082      	sub	sp, #8
 8000d04:	af00      	add	r7, sp, #0
 8000d06:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	1e5a      	subs	r2, r3, #1
 8000d0c:	2380      	movs	r3, #128	; 0x80
 8000d0e:	045b      	lsls	r3, r3, #17
 8000d10:	429a      	cmp	r2, r3
 8000d12:	d301      	bcc.n	8000d18 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000d14:	2301      	movs	r3, #1
 8000d16:	e010      	b.n	8000d3a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000d18:	4b0a      	ldr	r3, [pc, #40]	; (8000d44 <SysTick_Config+0x44>)
 8000d1a:	687a      	ldr	r2, [r7, #4]
 8000d1c:	3a01      	subs	r2, #1
 8000d1e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000d20:	2301      	movs	r3, #1
 8000d22:	425b      	negs	r3, r3
 8000d24:	2103      	movs	r1, #3
 8000d26:	0018      	movs	r0, r3
 8000d28:	f7ff ff7c 	bl	8000c24 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000d2c:	4b05      	ldr	r3, [pc, #20]	; (8000d44 <SysTick_Config+0x44>)
 8000d2e:	2200      	movs	r2, #0
 8000d30:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000d32:	4b04      	ldr	r3, [pc, #16]	; (8000d44 <SysTick_Config+0x44>)
 8000d34:	2207      	movs	r2, #7
 8000d36:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000d38:	2300      	movs	r3, #0
}
 8000d3a:	0018      	movs	r0, r3
 8000d3c:	46bd      	mov	sp, r7
 8000d3e:	b002      	add	sp, #8
 8000d40:	bd80      	pop	{r7, pc}
 8000d42:	46c0      	nop			; (mov r8, r8)
 8000d44:	e000e010 	.word	0xe000e010

08000d48 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	b084      	sub	sp, #16
 8000d4c:	af00      	add	r7, sp, #0
 8000d4e:	60b9      	str	r1, [r7, #8]
 8000d50:	607a      	str	r2, [r7, #4]
 8000d52:	210f      	movs	r1, #15
 8000d54:	187b      	adds	r3, r7, r1
 8000d56:	1c02      	adds	r2, r0, #0
 8000d58:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000d5a:	68ba      	ldr	r2, [r7, #8]
 8000d5c:	187b      	adds	r3, r7, r1
 8000d5e:	781b      	ldrb	r3, [r3, #0]
 8000d60:	b25b      	sxtb	r3, r3
 8000d62:	0011      	movs	r1, r2
 8000d64:	0018      	movs	r0, r3
 8000d66:	f7ff ff5d 	bl	8000c24 <__NVIC_SetPriority>
}
 8000d6a:	46c0      	nop			; (mov r8, r8)
 8000d6c:	46bd      	mov	sp, r7
 8000d6e:	b004      	add	sp, #16
 8000d70:	bd80      	pop	{r7, pc}

08000d72 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d72:	b580      	push	{r7, lr}
 8000d74:	b082      	sub	sp, #8
 8000d76:	af00      	add	r7, sp, #0
 8000d78:	0002      	movs	r2, r0
 8000d7a:	1dfb      	adds	r3, r7, #7
 8000d7c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000d7e:	1dfb      	adds	r3, r7, #7
 8000d80:	781b      	ldrb	r3, [r3, #0]
 8000d82:	b25b      	sxtb	r3, r3
 8000d84:	0018      	movs	r0, r3
 8000d86:	f7ff ff33 	bl	8000bf0 <__NVIC_EnableIRQ>
}
 8000d8a:	46c0      	nop			; (mov r8, r8)
 8000d8c:	46bd      	mov	sp, r7
 8000d8e:	b002      	add	sp, #8
 8000d90:	bd80      	pop	{r7, pc}

08000d92 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000d92:	b580      	push	{r7, lr}
 8000d94:	b082      	sub	sp, #8
 8000d96:	af00      	add	r7, sp, #0
 8000d98:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	0018      	movs	r0, r3
 8000d9e:	f7ff ffaf 	bl	8000d00 <SysTick_Config>
 8000da2:	0003      	movs	r3, r0
}
 8000da4:	0018      	movs	r0, r3
 8000da6:	46bd      	mov	sp, r7
 8000da8:	b002      	add	sp, #8
 8000daa:	bd80      	pop	{r7, pc}

08000dac <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	b086      	sub	sp, #24
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	6078      	str	r0, [r7, #4]
 8000db4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8000db6:	2300      	movs	r3, #0
 8000db8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000dba:	2300      	movs	r3, #0
 8000dbc:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8000dc2:	e155      	b.n	8001070 <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8000dc4:	683b      	ldr	r3, [r7, #0]
 8000dc6:	681b      	ldr	r3, [r3, #0]
 8000dc8:	2101      	movs	r1, #1
 8000dca:	697a      	ldr	r2, [r7, #20]
 8000dcc:	4091      	lsls	r1, r2
 8000dce:	000a      	movs	r2, r1
 8000dd0:	4013      	ands	r3, r2
 8000dd2:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8000dd4:	68fb      	ldr	r3, [r7, #12]
 8000dd6:	2b00      	cmp	r3, #0
 8000dd8:	d100      	bne.n	8000ddc <HAL_GPIO_Init+0x30>
 8000dda:	e146      	b.n	800106a <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000ddc:	683b      	ldr	r3, [r7, #0]
 8000dde:	685b      	ldr	r3, [r3, #4]
 8000de0:	2b01      	cmp	r3, #1
 8000de2:	d00b      	beq.n	8000dfc <HAL_GPIO_Init+0x50>
 8000de4:	683b      	ldr	r3, [r7, #0]
 8000de6:	685b      	ldr	r3, [r3, #4]
 8000de8:	2b02      	cmp	r3, #2
 8000dea:	d007      	beq.n	8000dfc <HAL_GPIO_Init+0x50>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000dec:	683b      	ldr	r3, [r7, #0]
 8000dee:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000df0:	2b11      	cmp	r3, #17
 8000df2:	d003      	beq.n	8000dfc <HAL_GPIO_Init+0x50>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000df4:	683b      	ldr	r3, [r7, #0]
 8000df6:	685b      	ldr	r3, [r3, #4]
 8000df8:	2b12      	cmp	r3, #18
 8000dfa:	d130      	bne.n	8000e5e <HAL_GPIO_Init+0xb2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	689b      	ldr	r3, [r3, #8]
 8000e00:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8000e02:	697b      	ldr	r3, [r7, #20]
 8000e04:	005b      	lsls	r3, r3, #1
 8000e06:	2203      	movs	r2, #3
 8000e08:	409a      	lsls	r2, r3
 8000e0a:	0013      	movs	r3, r2
 8000e0c:	43da      	mvns	r2, r3
 8000e0e:	693b      	ldr	r3, [r7, #16]
 8000e10:	4013      	ands	r3, r2
 8000e12:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000e14:	683b      	ldr	r3, [r7, #0]
 8000e16:	68da      	ldr	r2, [r3, #12]
 8000e18:	697b      	ldr	r3, [r7, #20]
 8000e1a:	005b      	lsls	r3, r3, #1
 8000e1c:	409a      	lsls	r2, r3
 8000e1e:	0013      	movs	r3, r2
 8000e20:	693a      	ldr	r2, [r7, #16]
 8000e22:	4313      	orrs	r3, r2
 8000e24:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	693a      	ldr	r2, [r7, #16]
 8000e2a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	685b      	ldr	r3, [r3, #4]
 8000e30:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000e32:	2201      	movs	r2, #1
 8000e34:	697b      	ldr	r3, [r7, #20]
 8000e36:	409a      	lsls	r2, r3
 8000e38:	0013      	movs	r3, r2
 8000e3a:	43da      	mvns	r2, r3
 8000e3c:	693b      	ldr	r3, [r7, #16]
 8000e3e:	4013      	ands	r3, r2
 8000e40:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000e42:	683b      	ldr	r3, [r7, #0]
 8000e44:	685b      	ldr	r3, [r3, #4]
 8000e46:	091b      	lsrs	r3, r3, #4
 8000e48:	2201      	movs	r2, #1
 8000e4a:	401a      	ands	r2, r3
 8000e4c:	697b      	ldr	r3, [r7, #20]
 8000e4e:	409a      	lsls	r2, r3
 8000e50:	0013      	movs	r3, r2
 8000e52:	693a      	ldr	r2, [r7, #16]
 8000e54:	4313      	orrs	r3, r2
 8000e56:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	693a      	ldr	r2, [r7, #16]
 8000e5c:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	68db      	ldr	r3, [r3, #12]
 8000e62:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000e64:	697b      	ldr	r3, [r7, #20]
 8000e66:	005b      	lsls	r3, r3, #1
 8000e68:	2203      	movs	r2, #3
 8000e6a:	409a      	lsls	r2, r3
 8000e6c:	0013      	movs	r3, r2
 8000e6e:	43da      	mvns	r2, r3
 8000e70:	693b      	ldr	r3, [r7, #16]
 8000e72:	4013      	ands	r3, r2
 8000e74:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000e76:	683b      	ldr	r3, [r7, #0]
 8000e78:	689a      	ldr	r2, [r3, #8]
 8000e7a:	697b      	ldr	r3, [r7, #20]
 8000e7c:	005b      	lsls	r3, r3, #1
 8000e7e:	409a      	lsls	r2, r3
 8000e80:	0013      	movs	r3, r2
 8000e82:	693a      	ldr	r2, [r7, #16]
 8000e84:	4313      	orrs	r3, r2
 8000e86:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	693a      	ldr	r2, [r7, #16]
 8000e8c:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000e8e:	683b      	ldr	r3, [r7, #0]
 8000e90:	685b      	ldr	r3, [r3, #4]
 8000e92:	2b02      	cmp	r3, #2
 8000e94:	d003      	beq.n	8000e9e <HAL_GPIO_Init+0xf2>
 8000e96:	683b      	ldr	r3, [r7, #0]
 8000e98:	685b      	ldr	r3, [r3, #4]
 8000e9a:	2b12      	cmp	r3, #18
 8000e9c:	d123      	bne.n	8000ee6 <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000e9e:	697b      	ldr	r3, [r7, #20]
 8000ea0:	08da      	lsrs	r2, r3, #3
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	3208      	adds	r2, #8
 8000ea6:	0092      	lsls	r2, r2, #2
 8000ea8:	58d3      	ldr	r3, [r2, r3]
 8000eaa:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8000eac:	697b      	ldr	r3, [r7, #20]
 8000eae:	2207      	movs	r2, #7
 8000eb0:	4013      	ands	r3, r2
 8000eb2:	009b      	lsls	r3, r3, #2
 8000eb4:	220f      	movs	r2, #15
 8000eb6:	409a      	lsls	r2, r3
 8000eb8:	0013      	movs	r3, r2
 8000eba:	43da      	mvns	r2, r3
 8000ebc:	693b      	ldr	r3, [r7, #16]
 8000ebe:	4013      	ands	r3, r2
 8000ec0:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8000ec2:	683b      	ldr	r3, [r7, #0]
 8000ec4:	691a      	ldr	r2, [r3, #16]
 8000ec6:	697b      	ldr	r3, [r7, #20]
 8000ec8:	2107      	movs	r1, #7
 8000eca:	400b      	ands	r3, r1
 8000ecc:	009b      	lsls	r3, r3, #2
 8000ece:	409a      	lsls	r2, r3
 8000ed0:	0013      	movs	r3, r2
 8000ed2:	693a      	ldr	r2, [r7, #16]
 8000ed4:	4313      	orrs	r3, r2
 8000ed6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8000ed8:	697b      	ldr	r3, [r7, #20]
 8000eda:	08da      	lsrs	r2, r3, #3
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	3208      	adds	r2, #8
 8000ee0:	0092      	lsls	r2, r2, #2
 8000ee2:	6939      	ldr	r1, [r7, #16]
 8000ee4:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	681b      	ldr	r3, [r3, #0]
 8000eea:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8000eec:	697b      	ldr	r3, [r7, #20]
 8000eee:	005b      	lsls	r3, r3, #1
 8000ef0:	2203      	movs	r2, #3
 8000ef2:	409a      	lsls	r2, r3
 8000ef4:	0013      	movs	r3, r2
 8000ef6:	43da      	mvns	r2, r3
 8000ef8:	693b      	ldr	r3, [r7, #16]
 8000efa:	4013      	ands	r3, r2
 8000efc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000efe:	683b      	ldr	r3, [r7, #0]
 8000f00:	685b      	ldr	r3, [r3, #4]
 8000f02:	2203      	movs	r2, #3
 8000f04:	401a      	ands	r2, r3
 8000f06:	697b      	ldr	r3, [r7, #20]
 8000f08:	005b      	lsls	r3, r3, #1
 8000f0a:	409a      	lsls	r2, r3
 8000f0c:	0013      	movs	r3, r2
 8000f0e:	693a      	ldr	r2, [r7, #16]
 8000f10:	4313      	orrs	r3, r2
 8000f12:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	693a      	ldr	r2, [r7, #16]
 8000f18:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000f1a:	683b      	ldr	r3, [r7, #0]
 8000f1c:	685a      	ldr	r2, [r3, #4]
 8000f1e:	2380      	movs	r3, #128	; 0x80
 8000f20:	055b      	lsls	r3, r3, #21
 8000f22:	4013      	ands	r3, r2
 8000f24:	d100      	bne.n	8000f28 <HAL_GPIO_Init+0x17c>
 8000f26:	e0a0      	b.n	800106a <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f28:	4b57      	ldr	r3, [pc, #348]	; (8001088 <HAL_GPIO_Init+0x2dc>)
 8000f2a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000f2c:	4b56      	ldr	r3, [pc, #344]	; (8001088 <HAL_GPIO_Init+0x2dc>)
 8000f2e:	2101      	movs	r1, #1
 8000f30:	430a      	orrs	r2, r1
 8000f32:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8000f34:	4a55      	ldr	r2, [pc, #340]	; (800108c <HAL_GPIO_Init+0x2e0>)
 8000f36:	697b      	ldr	r3, [r7, #20]
 8000f38:	089b      	lsrs	r3, r3, #2
 8000f3a:	3302      	adds	r3, #2
 8000f3c:	009b      	lsls	r3, r3, #2
 8000f3e:	589b      	ldr	r3, [r3, r2]
 8000f40:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8000f42:	697b      	ldr	r3, [r7, #20]
 8000f44:	2203      	movs	r2, #3
 8000f46:	4013      	ands	r3, r2
 8000f48:	009b      	lsls	r3, r3, #2
 8000f4a:	220f      	movs	r2, #15
 8000f4c:	409a      	lsls	r2, r3
 8000f4e:	0013      	movs	r3, r2
 8000f50:	43da      	mvns	r2, r3
 8000f52:	693b      	ldr	r3, [r7, #16]
 8000f54:	4013      	ands	r3, r2
 8000f56:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8000f58:	687a      	ldr	r2, [r7, #4]
 8000f5a:	23a0      	movs	r3, #160	; 0xa0
 8000f5c:	05db      	lsls	r3, r3, #23
 8000f5e:	429a      	cmp	r2, r3
 8000f60:	d01f      	beq.n	8000fa2 <HAL_GPIO_Init+0x1f6>
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	4a4a      	ldr	r2, [pc, #296]	; (8001090 <HAL_GPIO_Init+0x2e4>)
 8000f66:	4293      	cmp	r3, r2
 8000f68:	d019      	beq.n	8000f9e <HAL_GPIO_Init+0x1f2>
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	4a49      	ldr	r2, [pc, #292]	; (8001094 <HAL_GPIO_Init+0x2e8>)
 8000f6e:	4293      	cmp	r3, r2
 8000f70:	d013      	beq.n	8000f9a <HAL_GPIO_Init+0x1ee>
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	4a48      	ldr	r2, [pc, #288]	; (8001098 <HAL_GPIO_Init+0x2ec>)
 8000f76:	4293      	cmp	r3, r2
 8000f78:	d00d      	beq.n	8000f96 <HAL_GPIO_Init+0x1ea>
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	4a47      	ldr	r2, [pc, #284]	; (800109c <HAL_GPIO_Init+0x2f0>)
 8000f7e:	4293      	cmp	r3, r2
 8000f80:	d007      	beq.n	8000f92 <HAL_GPIO_Init+0x1e6>
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	4a46      	ldr	r2, [pc, #280]	; (80010a0 <HAL_GPIO_Init+0x2f4>)
 8000f86:	4293      	cmp	r3, r2
 8000f88:	d101      	bne.n	8000f8e <HAL_GPIO_Init+0x1e2>
 8000f8a:	2305      	movs	r3, #5
 8000f8c:	e00a      	b.n	8000fa4 <HAL_GPIO_Init+0x1f8>
 8000f8e:	2306      	movs	r3, #6
 8000f90:	e008      	b.n	8000fa4 <HAL_GPIO_Init+0x1f8>
 8000f92:	2304      	movs	r3, #4
 8000f94:	e006      	b.n	8000fa4 <HAL_GPIO_Init+0x1f8>
 8000f96:	2303      	movs	r3, #3
 8000f98:	e004      	b.n	8000fa4 <HAL_GPIO_Init+0x1f8>
 8000f9a:	2302      	movs	r3, #2
 8000f9c:	e002      	b.n	8000fa4 <HAL_GPIO_Init+0x1f8>
 8000f9e:	2301      	movs	r3, #1
 8000fa0:	e000      	b.n	8000fa4 <HAL_GPIO_Init+0x1f8>
 8000fa2:	2300      	movs	r3, #0
 8000fa4:	697a      	ldr	r2, [r7, #20]
 8000fa6:	2103      	movs	r1, #3
 8000fa8:	400a      	ands	r2, r1
 8000faa:	0092      	lsls	r2, r2, #2
 8000fac:	4093      	lsls	r3, r2
 8000fae:	693a      	ldr	r2, [r7, #16]
 8000fb0:	4313      	orrs	r3, r2
 8000fb2:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000fb4:	4935      	ldr	r1, [pc, #212]	; (800108c <HAL_GPIO_Init+0x2e0>)
 8000fb6:	697b      	ldr	r3, [r7, #20]
 8000fb8:	089b      	lsrs	r3, r3, #2
 8000fba:	3302      	adds	r3, #2
 8000fbc:	009b      	lsls	r3, r3, #2
 8000fbe:	693a      	ldr	r2, [r7, #16]
 8000fc0:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000fc2:	4b38      	ldr	r3, [pc, #224]	; (80010a4 <HAL_GPIO_Init+0x2f8>)
 8000fc4:	681b      	ldr	r3, [r3, #0]
 8000fc6:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000fc8:	68fb      	ldr	r3, [r7, #12]
 8000fca:	43da      	mvns	r2, r3
 8000fcc:	693b      	ldr	r3, [r7, #16]
 8000fce:	4013      	ands	r3, r2
 8000fd0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000fd2:	683b      	ldr	r3, [r7, #0]
 8000fd4:	685a      	ldr	r2, [r3, #4]
 8000fd6:	2380      	movs	r3, #128	; 0x80
 8000fd8:	025b      	lsls	r3, r3, #9
 8000fda:	4013      	ands	r3, r2
 8000fdc:	d003      	beq.n	8000fe6 <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 8000fde:	693a      	ldr	r2, [r7, #16]
 8000fe0:	68fb      	ldr	r3, [r7, #12]
 8000fe2:	4313      	orrs	r3, r2
 8000fe4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000fe6:	4b2f      	ldr	r3, [pc, #188]	; (80010a4 <HAL_GPIO_Init+0x2f8>)
 8000fe8:	693a      	ldr	r2, [r7, #16]
 8000fea:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8000fec:	4b2d      	ldr	r3, [pc, #180]	; (80010a4 <HAL_GPIO_Init+0x2f8>)
 8000fee:	685b      	ldr	r3, [r3, #4]
 8000ff0:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000ff2:	68fb      	ldr	r3, [r7, #12]
 8000ff4:	43da      	mvns	r2, r3
 8000ff6:	693b      	ldr	r3, [r7, #16]
 8000ff8:	4013      	ands	r3, r2
 8000ffa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000ffc:	683b      	ldr	r3, [r7, #0]
 8000ffe:	685a      	ldr	r2, [r3, #4]
 8001000:	2380      	movs	r3, #128	; 0x80
 8001002:	029b      	lsls	r3, r3, #10
 8001004:	4013      	ands	r3, r2
 8001006:	d003      	beq.n	8001010 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8001008:	693a      	ldr	r2, [r7, #16]
 800100a:	68fb      	ldr	r3, [r7, #12]
 800100c:	4313      	orrs	r3, r2
 800100e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001010:	4b24      	ldr	r3, [pc, #144]	; (80010a4 <HAL_GPIO_Init+0x2f8>)
 8001012:	693a      	ldr	r2, [r7, #16]
 8001014:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001016:	4b23      	ldr	r3, [pc, #140]	; (80010a4 <HAL_GPIO_Init+0x2f8>)
 8001018:	689b      	ldr	r3, [r3, #8]
 800101a:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800101c:	68fb      	ldr	r3, [r7, #12]
 800101e:	43da      	mvns	r2, r3
 8001020:	693b      	ldr	r3, [r7, #16]
 8001022:	4013      	ands	r3, r2
 8001024:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001026:	683b      	ldr	r3, [r7, #0]
 8001028:	685a      	ldr	r2, [r3, #4]
 800102a:	2380      	movs	r3, #128	; 0x80
 800102c:	035b      	lsls	r3, r3, #13
 800102e:	4013      	ands	r3, r2
 8001030:	d003      	beq.n	800103a <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 8001032:	693a      	ldr	r2, [r7, #16]
 8001034:	68fb      	ldr	r3, [r7, #12]
 8001036:	4313      	orrs	r3, r2
 8001038:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800103a:	4b1a      	ldr	r3, [pc, #104]	; (80010a4 <HAL_GPIO_Init+0x2f8>)
 800103c:	693a      	ldr	r2, [r7, #16]
 800103e:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001040:	4b18      	ldr	r3, [pc, #96]	; (80010a4 <HAL_GPIO_Init+0x2f8>)
 8001042:	68db      	ldr	r3, [r3, #12]
 8001044:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001046:	68fb      	ldr	r3, [r7, #12]
 8001048:	43da      	mvns	r2, r3
 800104a:	693b      	ldr	r3, [r7, #16]
 800104c:	4013      	ands	r3, r2
 800104e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001050:	683b      	ldr	r3, [r7, #0]
 8001052:	685a      	ldr	r2, [r3, #4]
 8001054:	2380      	movs	r3, #128	; 0x80
 8001056:	039b      	lsls	r3, r3, #14
 8001058:	4013      	ands	r3, r2
 800105a:	d003      	beq.n	8001064 <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 800105c:	693a      	ldr	r2, [r7, #16]
 800105e:	68fb      	ldr	r3, [r7, #12]
 8001060:	4313      	orrs	r3, r2
 8001062:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001064:	4b0f      	ldr	r3, [pc, #60]	; (80010a4 <HAL_GPIO_Init+0x2f8>)
 8001066:	693a      	ldr	r2, [r7, #16]
 8001068:	60da      	str	r2, [r3, #12]
      }
    }
    position++;
 800106a:	697b      	ldr	r3, [r7, #20]
 800106c:	3301      	adds	r3, #1
 800106e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8001070:	683b      	ldr	r3, [r7, #0]
 8001072:	681a      	ldr	r2, [r3, #0]
 8001074:	697b      	ldr	r3, [r7, #20]
 8001076:	40da      	lsrs	r2, r3
 8001078:	1e13      	subs	r3, r2, #0
 800107a:	d000      	beq.n	800107e <HAL_GPIO_Init+0x2d2>
 800107c:	e6a2      	b.n	8000dc4 <HAL_GPIO_Init+0x18>
  }
}
 800107e:	46c0      	nop			; (mov r8, r8)
 8001080:	46c0      	nop			; (mov r8, r8)
 8001082:	46bd      	mov	sp, r7
 8001084:	b006      	add	sp, #24
 8001086:	bd80      	pop	{r7, pc}
 8001088:	40021000 	.word	0x40021000
 800108c:	40010000 	.word	0x40010000
 8001090:	50000400 	.word	0x50000400
 8001094:	50000800 	.word	0x50000800
 8001098:	50000c00 	.word	0x50000c00
 800109c:	50001000 	.word	0x50001000
 80010a0:	50001c00 	.word	0x50001c00
 80010a4:	40010400 	.word	0x40010400

080010a8 <HAL_GPIO_ReadPin>:
  *                   This parameter can be GPIO_PIN_x where x can be (0..15).
  *                   All port bits are not necessarily available on all GPIOs.
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b084      	sub	sp, #16
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	6078      	str	r0, [r7, #4]
 80010b0:	000a      	movs	r2, r1
 80010b2:	1cbb      	adds	r3, r7, #2
 80010b4:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	691b      	ldr	r3, [r3, #16]
 80010ba:	1cba      	adds	r2, r7, #2
 80010bc:	8812      	ldrh	r2, [r2, #0]
 80010be:	4013      	ands	r3, r2
 80010c0:	d004      	beq.n	80010cc <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 80010c2:	230f      	movs	r3, #15
 80010c4:	18fb      	adds	r3, r7, r3
 80010c6:	2201      	movs	r2, #1
 80010c8:	701a      	strb	r2, [r3, #0]
 80010ca:	e003      	b.n	80010d4 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80010cc:	230f      	movs	r3, #15
 80010ce:	18fb      	adds	r3, r7, r3
 80010d0:	2200      	movs	r2, #0
 80010d2:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 80010d4:	230f      	movs	r3, #15
 80010d6:	18fb      	adds	r3, r7, r3
 80010d8:	781b      	ldrb	r3, [r3, #0]
}
 80010da:	0018      	movs	r0, r3
 80010dc:	46bd      	mov	sp, r7
 80010de:	b004      	add	sp, #16
 80010e0:	bd80      	pop	{r7, pc}

080010e2 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80010e2:	b580      	push	{r7, lr}
 80010e4:	b082      	sub	sp, #8
 80010e6:	af00      	add	r7, sp, #0
 80010e8:	6078      	str	r0, [r7, #4]
 80010ea:	0008      	movs	r0, r1
 80010ec:	0011      	movs	r1, r2
 80010ee:	1cbb      	adds	r3, r7, #2
 80010f0:	1c02      	adds	r2, r0, #0
 80010f2:	801a      	strh	r2, [r3, #0]
 80010f4:	1c7b      	adds	r3, r7, #1
 80010f6:	1c0a      	adds	r2, r1, #0
 80010f8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80010fa:	1c7b      	adds	r3, r7, #1
 80010fc:	781b      	ldrb	r3, [r3, #0]
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d004      	beq.n	800110c <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001102:	1cbb      	adds	r3, r7, #2
 8001104:	881a      	ldrh	r2, [r3, #0]
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 800110a:	e003      	b.n	8001114 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 800110c:	1cbb      	adds	r3, r7, #2
 800110e:	881a      	ldrh	r2, [r3, #0]
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001114:	46c0      	nop			; (mov r8, r8)
 8001116:	46bd      	mov	sp, r7
 8001118:	b002      	add	sp, #8
 800111a:	bd80      	pop	{r7, pc}

0800111c <HAL_GPIO_TogglePin>:
  *                All port bits are not necessarily available on all GPIOs.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	b084      	sub	sp, #16
 8001120:	af00      	add	r7, sp, #0
 8001122:	6078      	str	r0, [r7, #4]
 8001124:	000a      	movs	r2, r1
 8001126:	1cbb      	adds	r3, r7, #2
 8001128:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	695b      	ldr	r3, [r3, #20]
 800112e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001130:	1cbb      	adds	r3, r7, #2
 8001132:	881b      	ldrh	r3, [r3, #0]
 8001134:	68fa      	ldr	r2, [r7, #12]
 8001136:	4013      	ands	r3, r2
 8001138:	041a      	lsls	r2, r3, #16
 800113a:	68fb      	ldr	r3, [r7, #12]
 800113c:	43db      	mvns	r3, r3
 800113e:	1cb9      	adds	r1, r7, #2
 8001140:	8809      	ldrh	r1, [r1, #0]
 8001142:	400b      	ands	r3, r1
 8001144:	431a      	orrs	r2, r3
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	619a      	str	r2, [r3, #24]
}
 800114a:	46c0      	nop			; (mov r8, r8)
 800114c:	46bd      	mov	sp, r7
 800114e:	b004      	add	sp, #16
 8001150:	bd80      	pop	{r7, pc}
	...

08001154 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001154:	b5b0      	push	{r4, r5, r7, lr}
 8001156:	b08a      	sub	sp, #40	; 0x28
 8001158:	af00      	add	r7, sp, #0
 800115a:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	2b00      	cmp	r3, #0
 8001160:	d102      	bne.n	8001168 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001162:	2301      	movs	r3, #1
 8001164:	f000 fb6c 	bl	8001840 <HAL_RCC_OscConfig+0x6ec>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001168:	4bc8      	ldr	r3, [pc, #800]	; (800148c <HAL_RCC_OscConfig+0x338>)
 800116a:	68db      	ldr	r3, [r3, #12]
 800116c:	220c      	movs	r2, #12
 800116e:	4013      	ands	r3, r2
 8001170:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001172:	4bc6      	ldr	r3, [pc, #792]	; (800148c <HAL_RCC_OscConfig+0x338>)
 8001174:	68da      	ldr	r2, [r3, #12]
 8001176:	2380      	movs	r3, #128	; 0x80
 8001178:	025b      	lsls	r3, r3, #9
 800117a:	4013      	ands	r3, r2
 800117c:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	2201      	movs	r2, #1
 8001184:	4013      	ands	r3, r2
 8001186:	d100      	bne.n	800118a <HAL_RCC_OscConfig+0x36>
 8001188:	e07d      	b.n	8001286 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 800118a:	69fb      	ldr	r3, [r7, #28]
 800118c:	2b08      	cmp	r3, #8
 800118e:	d007      	beq.n	80011a0 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001190:	69fb      	ldr	r3, [r7, #28]
 8001192:	2b0c      	cmp	r3, #12
 8001194:	d112      	bne.n	80011bc <HAL_RCC_OscConfig+0x68>
 8001196:	69ba      	ldr	r2, [r7, #24]
 8001198:	2380      	movs	r3, #128	; 0x80
 800119a:	025b      	lsls	r3, r3, #9
 800119c:	429a      	cmp	r2, r3
 800119e:	d10d      	bne.n	80011bc <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80011a0:	4bba      	ldr	r3, [pc, #744]	; (800148c <HAL_RCC_OscConfig+0x338>)
 80011a2:	681a      	ldr	r2, [r3, #0]
 80011a4:	2380      	movs	r3, #128	; 0x80
 80011a6:	029b      	lsls	r3, r3, #10
 80011a8:	4013      	ands	r3, r2
 80011aa:	d100      	bne.n	80011ae <HAL_RCC_OscConfig+0x5a>
 80011ac:	e06a      	b.n	8001284 <HAL_RCC_OscConfig+0x130>
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	685b      	ldr	r3, [r3, #4]
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d166      	bne.n	8001284 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80011b6:	2301      	movs	r3, #1
 80011b8:	f000 fb42 	bl	8001840 <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	685a      	ldr	r2, [r3, #4]
 80011c0:	2380      	movs	r3, #128	; 0x80
 80011c2:	025b      	lsls	r3, r3, #9
 80011c4:	429a      	cmp	r2, r3
 80011c6:	d107      	bne.n	80011d8 <HAL_RCC_OscConfig+0x84>
 80011c8:	4bb0      	ldr	r3, [pc, #704]	; (800148c <HAL_RCC_OscConfig+0x338>)
 80011ca:	681a      	ldr	r2, [r3, #0]
 80011cc:	4baf      	ldr	r3, [pc, #700]	; (800148c <HAL_RCC_OscConfig+0x338>)
 80011ce:	2180      	movs	r1, #128	; 0x80
 80011d0:	0249      	lsls	r1, r1, #9
 80011d2:	430a      	orrs	r2, r1
 80011d4:	601a      	str	r2, [r3, #0]
 80011d6:	e027      	b.n	8001228 <HAL_RCC_OscConfig+0xd4>
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	685a      	ldr	r2, [r3, #4]
 80011dc:	23a0      	movs	r3, #160	; 0xa0
 80011de:	02db      	lsls	r3, r3, #11
 80011e0:	429a      	cmp	r2, r3
 80011e2:	d10e      	bne.n	8001202 <HAL_RCC_OscConfig+0xae>
 80011e4:	4ba9      	ldr	r3, [pc, #676]	; (800148c <HAL_RCC_OscConfig+0x338>)
 80011e6:	681a      	ldr	r2, [r3, #0]
 80011e8:	4ba8      	ldr	r3, [pc, #672]	; (800148c <HAL_RCC_OscConfig+0x338>)
 80011ea:	2180      	movs	r1, #128	; 0x80
 80011ec:	02c9      	lsls	r1, r1, #11
 80011ee:	430a      	orrs	r2, r1
 80011f0:	601a      	str	r2, [r3, #0]
 80011f2:	4ba6      	ldr	r3, [pc, #664]	; (800148c <HAL_RCC_OscConfig+0x338>)
 80011f4:	681a      	ldr	r2, [r3, #0]
 80011f6:	4ba5      	ldr	r3, [pc, #660]	; (800148c <HAL_RCC_OscConfig+0x338>)
 80011f8:	2180      	movs	r1, #128	; 0x80
 80011fa:	0249      	lsls	r1, r1, #9
 80011fc:	430a      	orrs	r2, r1
 80011fe:	601a      	str	r2, [r3, #0]
 8001200:	e012      	b.n	8001228 <HAL_RCC_OscConfig+0xd4>
 8001202:	4ba2      	ldr	r3, [pc, #648]	; (800148c <HAL_RCC_OscConfig+0x338>)
 8001204:	681a      	ldr	r2, [r3, #0]
 8001206:	4ba1      	ldr	r3, [pc, #644]	; (800148c <HAL_RCC_OscConfig+0x338>)
 8001208:	49a1      	ldr	r1, [pc, #644]	; (8001490 <HAL_RCC_OscConfig+0x33c>)
 800120a:	400a      	ands	r2, r1
 800120c:	601a      	str	r2, [r3, #0]
 800120e:	4b9f      	ldr	r3, [pc, #636]	; (800148c <HAL_RCC_OscConfig+0x338>)
 8001210:	681a      	ldr	r2, [r3, #0]
 8001212:	2380      	movs	r3, #128	; 0x80
 8001214:	025b      	lsls	r3, r3, #9
 8001216:	4013      	ands	r3, r2
 8001218:	60fb      	str	r3, [r7, #12]
 800121a:	68fb      	ldr	r3, [r7, #12]
 800121c:	4b9b      	ldr	r3, [pc, #620]	; (800148c <HAL_RCC_OscConfig+0x338>)
 800121e:	681a      	ldr	r2, [r3, #0]
 8001220:	4b9a      	ldr	r3, [pc, #616]	; (800148c <HAL_RCC_OscConfig+0x338>)
 8001222:	499c      	ldr	r1, [pc, #624]	; (8001494 <HAL_RCC_OscConfig+0x340>)
 8001224:	400a      	ands	r2, r1
 8001226:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	685b      	ldr	r3, [r3, #4]
 800122c:	2b00      	cmp	r3, #0
 800122e:	d014      	beq.n	800125a <HAL_RCC_OscConfig+0x106>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001230:	f7ff fcb0 	bl	8000b94 <HAL_GetTick>
 8001234:	0003      	movs	r3, r0
 8001236:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001238:	e008      	b.n	800124c <HAL_RCC_OscConfig+0xf8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800123a:	f7ff fcab 	bl	8000b94 <HAL_GetTick>
 800123e:	0002      	movs	r2, r0
 8001240:	697b      	ldr	r3, [r7, #20]
 8001242:	1ad3      	subs	r3, r2, r3
 8001244:	2b64      	cmp	r3, #100	; 0x64
 8001246:	d901      	bls.n	800124c <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 8001248:	2303      	movs	r3, #3
 800124a:	e2f9      	b.n	8001840 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800124c:	4b8f      	ldr	r3, [pc, #572]	; (800148c <HAL_RCC_OscConfig+0x338>)
 800124e:	681a      	ldr	r2, [r3, #0]
 8001250:	2380      	movs	r3, #128	; 0x80
 8001252:	029b      	lsls	r3, r3, #10
 8001254:	4013      	ands	r3, r2
 8001256:	d0f0      	beq.n	800123a <HAL_RCC_OscConfig+0xe6>
 8001258:	e015      	b.n	8001286 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800125a:	f7ff fc9b 	bl	8000b94 <HAL_GetTick>
 800125e:	0003      	movs	r3, r0
 8001260:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001262:	e008      	b.n	8001276 <HAL_RCC_OscConfig+0x122>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001264:	f7ff fc96 	bl	8000b94 <HAL_GetTick>
 8001268:	0002      	movs	r2, r0
 800126a:	697b      	ldr	r3, [r7, #20]
 800126c:	1ad3      	subs	r3, r2, r3
 800126e:	2b64      	cmp	r3, #100	; 0x64
 8001270:	d901      	bls.n	8001276 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8001272:	2303      	movs	r3, #3
 8001274:	e2e4      	b.n	8001840 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001276:	4b85      	ldr	r3, [pc, #532]	; (800148c <HAL_RCC_OscConfig+0x338>)
 8001278:	681a      	ldr	r2, [r3, #0]
 800127a:	2380      	movs	r3, #128	; 0x80
 800127c:	029b      	lsls	r3, r3, #10
 800127e:	4013      	ands	r3, r2
 8001280:	d1f0      	bne.n	8001264 <HAL_RCC_OscConfig+0x110>
 8001282:	e000      	b.n	8001286 <HAL_RCC_OscConfig+0x132>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001284:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	2202      	movs	r2, #2
 800128c:	4013      	ands	r3, r2
 800128e:	d100      	bne.n	8001292 <HAL_RCC_OscConfig+0x13e>
 8001290:	e099      	b.n	80013c6 <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	68db      	ldr	r3, [r3, #12]
 8001296:	627b      	str	r3, [r7, #36]	; 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8001298:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800129a:	2220      	movs	r2, #32
 800129c:	4013      	ands	r3, r2
 800129e:	d009      	beq.n	80012b4 <HAL_RCC_OscConfig+0x160>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 80012a0:	4b7a      	ldr	r3, [pc, #488]	; (800148c <HAL_RCC_OscConfig+0x338>)
 80012a2:	681a      	ldr	r2, [r3, #0]
 80012a4:	4b79      	ldr	r3, [pc, #484]	; (800148c <HAL_RCC_OscConfig+0x338>)
 80012a6:	2120      	movs	r1, #32
 80012a8:	430a      	orrs	r2, r1
 80012aa:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 80012ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012ae:	2220      	movs	r2, #32
 80012b0:	4393      	bics	r3, r2
 80012b2:	627b      	str	r3, [r7, #36]	; 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 80012b4:	69fb      	ldr	r3, [r7, #28]
 80012b6:	2b04      	cmp	r3, #4
 80012b8:	d005      	beq.n	80012c6 <HAL_RCC_OscConfig+0x172>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80012ba:	69fb      	ldr	r3, [r7, #28]
 80012bc:	2b0c      	cmp	r3, #12
 80012be:	d13e      	bne.n	800133e <HAL_RCC_OscConfig+0x1ea>
 80012c0:	69bb      	ldr	r3, [r7, #24]
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d13b      	bne.n	800133e <HAL_RCC_OscConfig+0x1ea>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 80012c6:	4b71      	ldr	r3, [pc, #452]	; (800148c <HAL_RCC_OscConfig+0x338>)
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	2204      	movs	r2, #4
 80012cc:	4013      	ands	r3, r2
 80012ce:	d004      	beq.n	80012da <HAL_RCC_OscConfig+0x186>
 80012d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d101      	bne.n	80012da <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80012d6:	2301      	movs	r3, #1
 80012d8:	e2b2      	b.n	8001840 <HAL_RCC_OscConfig+0x6ec>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80012da:	4b6c      	ldr	r3, [pc, #432]	; (800148c <HAL_RCC_OscConfig+0x338>)
 80012dc:	685b      	ldr	r3, [r3, #4]
 80012de:	4a6e      	ldr	r2, [pc, #440]	; (8001498 <HAL_RCC_OscConfig+0x344>)
 80012e0:	4013      	ands	r3, r2
 80012e2:	0019      	movs	r1, r3
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	691b      	ldr	r3, [r3, #16]
 80012e8:	021a      	lsls	r2, r3, #8
 80012ea:	4b68      	ldr	r3, [pc, #416]	; (800148c <HAL_RCC_OscConfig+0x338>)
 80012ec:	430a      	orrs	r2, r1
 80012ee:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80012f0:	4b66      	ldr	r3, [pc, #408]	; (800148c <HAL_RCC_OscConfig+0x338>)
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	2209      	movs	r2, #9
 80012f6:	4393      	bics	r3, r2
 80012f8:	0019      	movs	r1, r3
 80012fa:	4b64      	ldr	r3, [pc, #400]	; (800148c <HAL_RCC_OscConfig+0x338>)
 80012fc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80012fe:	430a      	orrs	r2, r1
 8001300:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001302:	f000 fbeb 	bl	8001adc <HAL_RCC_GetSysClockFreq>
 8001306:	0001      	movs	r1, r0
 8001308:	4b60      	ldr	r3, [pc, #384]	; (800148c <HAL_RCC_OscConfig+0x338>)
 800130a:	68db      	ldr	r3, [r3, #12]
 800130c:	091b      	lsrs	r3, r3, #4
 800130e:	220f      	movs	r2, #15
 8001310:	4013      	ands	r3, r2
 8001312:	4a62      	ldr	r2, [pc, #392]	; (800149c <HAL_RCC_OscConfig+0x348>)
 8001314:	5cd3      	ldrb	r3, [r2, r3]
 8001316:	000a      	movs	r2, r1
 8001318:	40da      	lsrs	r2, r3
 800131a:	4b61      	ldr	r3, [pc, #388]	; (80014a0 <HAL_RCC_OscConfig+0x34c>)
 800131c:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 800131e:	4b61      	ldr	r3, [pc, #388]	; (80014a4 <HAL_RCC_OscConfig+0x350>)
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	2513      	movs	r5, #19
 8001324:	197c      	adds	r4, r7, r5
 8001326:	0018      	movs	r0, r3
 8001328:	f7ff fbee 	bl	8000b08 <HAL_InitTick>
 800132c:	0003      	movs	r3, r0
 800132e:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8001330:	197b      	adds	r3, r7, r5
 8001332:	781b      	ldrb	r3, [r3, #0]
 8001334:	2b00      	cmp	r3, #0
 8001336:	d046      	beq.n	80013c6 <HAL_RCC_OscConfig+0x272>
      {
        return status;
 8001338:	197b      	adds	r3, r7, r5
 800133a:	781b      	ldrb	r3, [r3, #0]
 800133c:	e280      	b.n	8001840 <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 800133e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001340:	2b00      	cmp	r3, #0
 8001342:	d027      	beq.n	8001394 <HAL_RCC_OscConfig+0x240>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001344:	4b51      	ldr	r3, [pc, #324]	; (800148c <HAL_RCC_OscConfig+0x338>)
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	2209      	movs	r2, #9
 800134a:	4393      	bics	r3, r2
 800134c:	0019      	movs	r1, r3
 800134e:	4b4f      	ldr	r3, [pc, #316]	; (800148c <HAL_RCC_OscConfig+0x338>)
 8001350:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001352:	430a      	orrs	r2, r1
 8001354:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001356:	f7ff fc1d 	bl	8000b94 <HAL_GetTick>
 800135a:	0003      	movs	r3, r0
 800135c:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800135e:	e008      	b.n	8001372 <HAL_RCC_OscConfig+0x21e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001360:	f7ff fc18 	bl	8000b94 <HAL_GetTick>
 8001364:	0002      	movs	r2, r0
 8001366:	697b      	ldr	r3, [r7, #20]
 8001368:	1ad3      	subs	r3, r2, r3
 800136a:	2b02      	cmp	r3, #2
 800136c:	d901      	bls.n	8001372 <HAL_RCC_OscConfig+0x21e>
          {
            return HAL_TIMEOUT;
 800136e:	2303      	movs	r3, #3
 8001370:	e266      	b.n	8001840 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001372:	4b46      	ldr	r3, [pc, #280]	; (800148c <HAL_RCC_OscConfig+0x338>)
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	2204      	movs	r2, #4
 8001378:	4013      	ands	r3, r2
 800137a:	d0f1      	beq.n	8001360 <HAL_RCC_OscConfig+0x20c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800137c:	4b43      	ldr	r3, [pc, #268]	; (800148c <HAL_RCC_OscConfig+0x338>)
 800137e:	685b      	ldr	r3, [r3, #4]
 8001380:	4a45      	ldr	r2, [pc, #276]	; (8001498 <HAL_RCC_OscConfig+0x344>)
 8001382:	4013      	ands	r3, r2
 8001384:	0019      	movs	r1, r3
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	691b      	ldr	r3, [r3, #16]
 800138a:	021a      	lsls	r2, r3, #8
 800138c:	4b3f      	ldr	r3, [pc, #252]	; (800148c <HAL_RCC_OscConfig+0x338>)
 800138e:	430a      	orrs	r2, r1
 8001390:	605a      	str	r2, [r3, #4]
 8001392:	e018      	b.n	80013c6 <HAL_RCC_OscConfig+0x272>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001394:	4b3d      	ldr	r3, [pc, #244]	; (800148c <HAL_RCC_OscConfig+0x338>)
 8001396:	681a      	ldr	r2, [r3, #0]
 8001398:	4b3c      	ldr	r3, [pc, #240]	; (800148c <HAL_RCC_OscConfig+0x338>)
 800139a:	2101      	movs	r1, #1
 800139c:	438a      	bics	r2, r1
 800139e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013a0:	f7ff fbf8 	bl	8000b94 <HAL_GetTick>
 80013a4:	0003      	movs	r3, r0
 80013a6:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80013a8:	e008      	b.n	80013bc <HAL_RCC_OscConfig+0x268>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80013aa:	f7ff fbf3 	bl	8000b94 <HAL_GetTick>
 80013ae:	0002      	movs	r2, r0
 80013b0:	697b      	ldr	r3, [r7, #20]
 80013b2:	1ad3      	subs	r3, r2, r3
 80013b4:	2b02      	cmp	r3, #2
 80013b6:	d901      	bls.n	80013bc <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 80013b8:	2303      	movs	r3, #3
 80013ba:	e241      	b.n	8001840 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80013bc:	4b33      	ldr	r3, [pc, #204]	; (800148c <HAL_RCC_OscConfig+0x338>)
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	2204      	movs	r2, #4
 80013c2:	4013      	ands	r3, r2
 80013c4:	d1f1      	bne.n	80013aa <HAL_RCC_OscConfig+0x256>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	2210      	movs	r2, #16
 80013cc:	4013      	ands	r3, r2
 80013ce:	d100      	bne.n	80013d2 <HAL_RCC_OscConfig+0x27e>
 80013d0:	e0a1      	b.n	8001516 <HAL_RCC_OscConfig+0x3c2>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80013d2:	69fb      	ldr	r3, [r7, #28]
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d140      	bne.n	800145a <HAL_RCC_OscConfig+0x306>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80013d8:	4b2c      	ldr	r3, [pc, #176]	; (800148c <HAL_RCC_OscConfig+0x338>)
 80013da:	681a      	ldr	r2, [r3, #0]
 80013dc:	2380      	movs	r3, #128	; 0x80
 80013de:	009b      	lsls	r3, r3, #2
 80013e0:	4013      	ands	r3, r2
 80013e2:	d005      	beq.n	80013f0 <HAL_RCC_OscConfig+0x29c>
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	699b      	ldr	r3, [r3, #24]
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d101      	bne.n	80013f0 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 80013ec:	2301      	movs	r3, #1
 80013ee:	e227      	b.n	8001840 <HAL_RCC_OscConfig+0x6ec>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80013f0:	4b26      	ldr	r3, [pc, #152]	; (800148c <HAL_RCC_OscConfig+0x338>)
 80013f2:	685b      	ldr	r3, [r3, #4]
 80013f4:	4a2c      	ldr	r2, [pc, #176]	; (80014a8 <HAL_RCC_OscConfig+0x354>)
 80013f6:	4013      	ands	r3, r2
 80013f8:	0019      	movs	r1, r3
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	6a1a      	ldr	r2, [r3, #32]
 80013fe:	4b23      	ldr	r3, [pc, #140]	; (800148c <HAL_RCC_OscConfig+0x338>)
 8001400:	430a      	orrs	r2, r1
 8001402:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001404:	4b21      	ldr	r3, [pc, #132]	; (800148c <HAL_RCC_OscConfig+0x338>)
 8001406:	685b      	ldr	r3, [r3, #4]
 8001408:	021b      	lsls	r3, r3, #8
 800140a:	0a19      	lsrs	r1, r3, #8
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	69db      	ldr	r3, [r3, #28]
 8001410:	061a      	lsls	r2, r3, #24
 8001412:	4b1e      	ldr	r3, [pc, #120]	; (800148c <HAL_RCC_OscConfig+0x338>)
 8001414:	430a      	orrs	r2, r1
 8001416:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	6a1b      	ldr	r3, [r3, #32]
 800141c:	0b5b      	lsrs	r3, r3, #13
 800141e:	3301      	adds	r3, #1
 8001420:	2280      	movs	r2, #128	; 0x80
 8001422:	0212      	lsls	r2, r2, #8
 8001424:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8001426:	4b19      	ldr	r3, [pc, #100]	; (800148c <HAL_RCC_OscConfig+0x338>)
 8001428:	68db      	ldr	r3, [r3, #12]
 800142a:	091b      	lsrs	r3, r3, #4
 800142c:	210f      	movs	r1, #15
 800142e:	400b      	ands	r3, r1
 8001430:	491a      	ldr	r1, [pc, #104]	; (800149c <HAL_RCC_OscConfig+0x348>)
 8001432:	5ccb      	ldrb	r3, [r1, r3]
 8001434:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001436:	4b1a      	ldr	r3, [pc, #104]	; (80014a0 <HAL_RCC_OscConfig+0x34c>)
 8001438:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 800143a:	4b1a      	ldr	r3, [pc, #104]	; (80014a4 <HAL_RCC_OscConfig+0x350>)
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	2513      	movs	r5, #19
 8001440:	197c      	adds	r4, r7, r5
 8001442:	0018      	movs	r0, r3
 8001444:	f7ff fb60 	bl	8000b08 <HAL_InitTick>
 8001448:	0003      	movs	r3, r0
 800144a:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 800144c:	197b      	adds	r3, r7, r5
 800144e:	781b      	ldrb	r3, [r3, #0]
 8001450:	2b00      	cmp	r3, #0
 8001452:	d060      	beq.n	8001516 <HAL_RCC_OscConfig+0x3c2>
        {
          return status;
 8001454:	197b      	adds	r3, r7, r5
 8001456:	781b      	ldrb	r3, [r3, #0]
 8001458:	e1f2      	b.n	8001840 <HAL_RCC_OscConfig+0x6ec>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	699b      	ldr	r3, [r3, #24]
 800145e:	2b00      	cmp	r3, #0
 8001460:	d03f      	beq.n	80014e2 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001462:	4b0a      	ldr	r3, [pc, #40]	; (800148c <HAL_RCC_OscConfig+0x338>)
 8001464:	681a      	ldr	r2, [r3, #0]
 8001466:	4b09      	ldr	r3, [pc, #36]	; (800148c <HAL_RCC_OscConfig+0x338>)
 8001468:	2180      	movs	r1, #128	; 0x80
 800146a:	0049      	lsls	r1, r1, #1
 800146c:	430a      	orrs	r2, r1
 800146e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001470:	f7ff fb90 	bl	8000b94 <HAL_GetTick>
 8001474:	0003      	movs	r3, r0
 8001476:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001478:	e018      	b.n	80014ac <HAL_RCC_OscConfig+0x358>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800147a:	f7ff fb8b 	bl	8000b94 <HAL_GetTick>
 800147e:	0002      	movs	r2, r0
 8001480:	697b      	ldr	r3, [r7, #20]
 8001482:	1ad3      	subs	r3, r2, r3
 8001484:	2b02      	cmp	r3, #2
 8001486:	d911      	bls.n	80014ac <HAL_RCC_OscConfig+0x358>
          {
            return HAL_TIMEOUT;
 8001488:	2303      	movs	r3, #3
 800148a:	e1d9      	b.n	8001840 <HAL_RCC_OscConfig+0x6ec>
 800148c:	40021000 	.word	0x40021000
 8001490:	fffeffff 	.word	0xfffeffff
 8001494:	fffbffff 	.word	0xfffbffff
 8001498:	ffffe0ff 	.word	0xffffe0ff
 800149c:	0800306c 	.word	0x0800306c
 80014a0:	20000000 	.word	0x20000000
 80014a4:	20000004 	.word	0x20000004
 80014a8:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80014ac:	4bc9      	ldr	r3, [pc, #804]	; (80017d4 <HAL_RCC_OscConfig+0x680>)
 80014ae:	681a      	ldr	r2, [r3, #0]
 80014b0:	2380      	movs	r3, #128	; 0x80
 80014b2:	009b      	lsls	r3, r3, #2
 80014b4:	4013      	ands	r3, r2
 80014b6:	d0e0      	beq.n	800147a <HAL_RCC_OscConfig+0x326>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80014b8:	4bc6      	ldr	r3, [pc, #792]	; (80017d4 <HAL_RCC_OscConfig+0x680>)
 80014ba:	685b      	ldr	r3, [r3, #4]
 80014bc:	4ac6      	ldr	r2, [pc, #792]	; (80017d8 <HAL_RCC_OscConfig+0x684>)
 80014be:	4013      	ands	r3, r2
 80014c0:	0019      	movs	r1, r3
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	6a1a      	ldr	r2, [r3, #32]
 80014c6:	4bc3      	ldr	r3, [pc, #780]	; (80017d4 <HAL_RCC_OscConfig+0x680>)
 80014c8:	430a      	orrs	r2, r1
 80014ca:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80014cc:	4bc1      	ldr	r3, [pc, #772]	; (80017d4 <HAL_RCC_OscConfig+0x680>)
 80014ce:	685b      	ldr	r3, [r3, #4]
 80014d0:	021b      	lsls	r3, r3, #8
 80014d2:	0a19      	lsrs	r1, r3, #8
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	69db      	ldr	r3, [r3, #28]
 80014d8:	061a      	lsls	r2, r3, #24
 80014da:	4bbe      	ldr	r3, [pc, #760]	; (80017d4 <HAL_RCC_OscConfig+0x680>)
 80014dc:	430a      	orrs	r2, r1
 80014de:	605a      	str	r2, [r3, #4]
 80014e0:	e019      	b.n	8001516 <HAL_RCC_OscConfig+0x3c2>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80014e2:	4bbc      	ldr	r3, [pc, #752]	; (80017d4 <HAL_RCC_OscConfig+0x680>)
 80014e4:	681a      	ldr	r2, [r3, #0]
 80014e6:	4bbb      	ldr	r3, [pc, #748]	; (80017d4 <HAL_RCC_OscConfig+0x680>)
 80014e8:	49bc      	ldr	r1, [pc, #752]	; (80017dc <HAL_RCC_OscConfig+0x688>)
 80014ea:	400a      	ands	r2, r1
 80014ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014ee:	f7ff fb51 	bl	8000b94 <HAL_GetTick>
 80014f2:	0003      	movs	r3, r0
 80014f4:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80014f6:	e008      	b.n	800150a <HAL_RCC_OscConfig+0x3b6>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80014f8:	f7ff fb4c 	bl	8000b94 <HAL_GetTick>
 80014fc:	0002      	movs	r2, r0
 80014fe:	697b      	ldr	r3, [r7, #20]
 8001500:	1ad3      	subs	r3, r2, r3
 8001502:	2b02      	cmp	r3, #2
 8001504:	d901      	bls.n	800150a <HAL_RCC_OscConfig+0x3b6>
          {
            return HAL_TIMEOUT;
 8001506:	2303      	movs	r3, #3
 8001508:	e19a      	b.n	8001840 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800150a:	4bb2      	ldr	r3, [pc, #712]	; (80017d4 <HAL_RCC_OscConfig+0x680>)
 800150c:	681a      	ldr	r2, [r3, #0]
 800150e:	2380      	movs	r3, #128	; 0x80
 8001510:	009b      	lsls	r3, r3, #2
 8001512:	4013      	ands	r3, r2
 8001514:	d1f0      	bne.n	80014f8 <HAL_RCC_OscConfig+0x3a4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	2208      	movs	r2, #8
 800151c:	4013      	ands	r3, r2
 800151e:	d036      	beq.n	800158e <HAL_RCC_OscConfig+0x43a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	695b      	ldr	r3, [r3, #20]
 8001524:	2b00      	cmp	r3, #0
 8001526:	d019      	beq.n	800155c <HAL_RCC_OscConfig+0x408>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001528:	4baa      	ldr	r3, [pc, #680]	; (80017d4 <HAL_RCC_OscConfig+0x680>)
 800152a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800152c:	4ba9      	ldr	r3, [pc, #676]	; (80017d4 <HAL_RCC_OscConfig+0x680>)
 800152e:	2101      	movs	r1, #1
 8001530:	430a      	orrs	r2, r1
 8001532:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001534:	f7ff fb2e 	bl	8000b94 <HAL_GetTick>
 8001538:	0003      	movs	r3, r0
 800153a:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800153c:	e008      	b.n	8001550 <HAL_RCC_OscConfig+0x3fc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800153e:	f7ff fb29 	bl	8000b94 <HAL_GetTick>
 8001542:	0002      	movs	r2, r0
 8001544:	697b      	ldr	r3, [r7, #20]
 8001546:	1ad3      	subs	r3, r2, r3
 8001548:	2b02      	cmp	r3, #2
 800154a:	d901      	bls.n	8001550 <HAL_RCC_OscConfig+0x3fc>
        {
          return HAL_TIMEOUT;
 800154c:	2303      	movs	r3, #3
 800154e:	e177      	b.n	8001840 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001550:	4ba0      	ldr	r3, [pc, #640]	; (80017d4 <HAL_RCC_OscConfig+0x680>)
 8001552:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001554:	2202      	movs	r2, #2
 8001556:	4013      	ands	r3, r2
 8001558:	d0f1      	beq.n	800153e <HAL_RCC_OscConfig+0x3ea>
 800155a:	e018      	b.n	800158e <HAL_RCC_OscConfig+0x43a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800155c:	4b9d      	ldr	r3, [pc, #628]	; (80017d4 <HAL_RCC_OscConfig+0x680>)
 800155e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001560:	4b9c      	ldr	r3, [pc, #624]	; (80017d4 <HAL_RCC_OscConfig+0x680>)
 8001562:	2101      	movs	r1, #1
 8001564:	438a      	bics	r2, r1
 8001566:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001568:	f7ff fb14 	bl	8000b94 <HAL_GetTick>
 800156c:	0003      	movs	r3, r0
 800156e:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001570:	e008      	b.n	8001584 <HAL_RCC_OscConfig+0x430>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001572:	f7ff fb0f 	bl	8000b94 <HAL_GetTick>
 8001576:	0002      	movs	r2, r0
 8001578:	697b      	ldr	r3, [r7, #20]
 800157a:	1ad3      	subs	r3, r2, r3
 800157c:	2b02      	cmp	r3, #2
 800157e:	d901      	bls.n	8001584 <HAL_RCC_OscConfig+0x430>
        {
          return HAL_TIMEOUT;
 8001580:	2303      	movs	r3, #3
 8001582:	e15d      	b.n	8001840 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001584:	4b93      	ldr	r3, [pc, #588]	; (80017d4 <HAL_RCC_OscConfig+0x680>)
 8001586:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001588:	2202      	movs	r2, #2
 800158a:	4013      	ands	r3, r2
 800158c:	d1f1      	bne.n	8001572 <HAL_RCC_OscConfig+0x41e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	2204      	movs	r2, #4
 8001594:	4013      	ands	r3, r2
 8001596:	d100      	bne.n	800159a <HAL_RCC_OscConfig+0x446>
 8001598:	e0ae      	b.n	80016f8 <HAL_RCC_OscConfig+0x5a4>
  {
    FlagStatus       pwrclkchanged = RESET;
 800159a:	2023      	movs	r0, #35	; 0x23
 800159c:	183b      	adds	r3, r7, r0
 800159e:	2200      	movs	r2, #0
 80015a0:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80015a2:	4b8c      	ldr	r3, [pc, #560]	; (80017d4 <HAL_RCC_OscConfig+0x680>)
 80015a4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80015a6:	2380      	movs	r3, #128	; 0x80
 80015a8:	055b      	lsls	r3, r3, #21
 80015aa:	4013      	ands	r3, r2
 80015ac:	d109      	bne.n	80015c2 <HAL_RCC_OscConfig+0x46e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80015ae:	4b89      	ldr	r3, [pc, #548]	; (80017d4 <HAL_RCC_OscConfig+0x680>)
 80015b0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80015b2:	4b88      	ldr	r3, [pc, #544]	; (80017d4 <HAL_RCC_OscConfig+0x680>)
 80015b4:	2180      	movs	r1, #128	; 0x80
 80015b6:	0549      	lsls	r1, r1, #21
 80015b8:	430a      	orrs	r2, r1
 80015ba:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 80015bc:	183b      	adds	r3, r7, r0
 80015be:	2201      	movs	r2, #1
 80015c0:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015c2:	4b87      	ldr	r3, [pc, #540]	; (80017e0 <HAL_RCC_OscConfig+0x68c>)
 80015c4:	681a      	ldr	r2, [r3, #0]
 80015c6:	2380      	movs	r3, #128	; 0x80
 80015c8:	005b      	lsls	r3, r3, #1
 80015ca:	4013      	ands	r3, r2
 80015cc:	d11a      	bne.n	8001604 <HAL_RCC_OscConfig+0x4b0>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80015ce:	4b84      	ldr	r3, [pc, #528]	; (80017e0 <HAL_RCC_OscConfig+0x68c>)
 80015d0:	681a      	ldr	r2, [r3, #0]
 80015d2:	4b83      	ldr	r3, [pc, #524]	; (80017e0 <HAL_RCC_OscConfig+0x68c>)
 80015d4:	2180      	movs	r1, #128	; 0x80
 80015d6:	0049      	lsls	r1, r1, #1
 80015d8:	430a      	orrs	r2, r1
 80015da:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80015dc:	f7ff fada 	bl	8000b94 <HAL_GetTick>
 80015e0:	0003      	movs	r3, r0
 80015e2:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015e4:	e008      	b.n	80015f8 <HAL_RCC_OscConfig+0x4a4>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80015e6:	f7ff fad5 	bl	8000b94 <HAL_GetTick>
 80015ea:	0002      	movs	r2, r0
 80015ec:	697b      	ldr	r3, [r7, #20]
 80015ee:	1ad3      	subs	r3, r2, r3
 80015f0:	2b64      	cmp	r3, #100	; 0x64
 80015f2:	d901      	bls.n	80015f8 <HAL_RCC_OscConfig+0x4a4>
        {
          return HAL_TIMEOUT;
 80015f4:	2303      	movs	r3, #3
 80015f6:	e123      	b.n	8001840 <HAL_RCC_OscConfig+0x6ec>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015f8:	4b79      	ldr	r3, [pc, #484]	; (80017e0 <HAL_RCC_OscConfig+0x68c>)
 80015fa:	681a      	ldr	r2, [r3, #0]
 80015fc:	2380      	movs	r3, #128	; 0x80
 80015fe:	005b      	lsls	r3, r3, #1
 8001600:	4013      	ands	r3, r2
 8001602:	d0f0      	beq.n	80015e6 <HAL_RCC_OscConfig+0x492>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	689a      	ldr	r2, [r3, #8]
 8001608:	2380      	movs	r3, #128	; 0x80
 800160a:	005b      	lsls	r3, r3, #1
 800160c:	429a      	cmp	r2, r3
 800160e:	d107      	bne.n	8001620 <HAL_RCC_OscConfig+0x4cc>
 8001610:	4b70      	ldr	r3, [pc, #448]	; (80017d4 <HAL_RCC_OscConfig+0x680>)
 8001612:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001614:	4b6f      	ldr	r3, [pc, #444]	; (80017d4 <HAL_RCC_OscConfig+0x680>)
 8001616:	2180      	movs	r1, #128	; 0x80
 8001618:	0049      	lsls	r1, r1, #1
 800161a:	430a      	orrs	r2, r1
 800161c:	651a      	str	r2, [r3, #80]	; 0x50
 800161e:	e031      	b.n	8001684 <HAL_RCC_OscConfig+0x530>
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	689b      	ldr	r3, [r3, #8]
 8001624:	2b00      	cmp	r3, #0
 8001626:	d10c      	bne.n	8001642 <HAL_RCC_OscConfig+0x4ee>
 8001628:	4b6a      	ldr	r3, [pc, #424]	; (80017d4 <HAL_RCC_OscConfig+0x680>)
 800162a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800162c:	4b69      	ldr	r3, [pc, #420]	; (80017d4 <HAL_RCC_OscConfig+0x680>)
 800162e:	496b      	ldr	r1, [pc, #428]	; (80017dc <HAL_RCC_OscConfig+0x688>)
 8001630:	400a      	ands	r2, r1
 8001632:	651a      	str	r2, [r3, #80]	; 0x50
 8001634:	4b67      	ldr	r3, [pc, #412]	; (80017d4 <HAL_RCC_OscConfig+0x680>)
 8001636:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001638:	4b66      	ldr	r3, [pc, #408]	; (80017d4 <HAL_RCC_OscConfig+0x680>)
 800163a:	496a      	ldr	r1, [pc, #424]	; (80017e4 <HAL_RCC_OscConfig+0x690>)
 800163c:	400a      	ands	r2, r1
 800163e:	651a      	str	r2, [r3, #80]	; 0x50
 8001640:	e020      	b.n	8001684 <HAL_RCC_OscConfig+0x530>
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	689a      	ldr	r2, [r3, #8]
 8001646:	23a0      	movs	r3, #160	; 0xa0
 8001648:	00db      	lsls	r3, r3, #3
 800164a:	429a      	cmp	r2, r3
 800164c:	d10e      	bne.n	800166c <HAL_RCC_OscConfig+0x518>
 800164e:	4b61      	ldr	r3, [pc, #388]	; (80017d4 <HAL_RCC_OscConfig+0x680>)
 8001650:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001652:	4b60      	ldr	r3, [pc, #384]	; (80017d4 <HAL_RCC_OscConfig+0x680>)
 8001654:	2180      	movs	r1, #128	; 0x80
 8001656:	00c9      	lsls	r1, r1, #3
 8001658:	430a      	orrs	r2, r1
 800165a:	651a      	str	r2, [r3, #80]	; 0x50
 800165c:	4b5d      	ldr	r3, [pc, #372]	; (80017d4 <HAL_RCC_OscConfig+0x680>)
 800165e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001660:	4b5c      	ldr	r3, [pc, #368]	; (80017d4 <HAL_RCC_OscConfig+0x680>)
 8001662:	2180      	movs	r1, #128	; 0x80
 8001664:	0049      	lsls	r1, r1, #1
 8001666:	430a      	orrs	r2, r1
 8001668:	651a      	str	r2, [r3, #80]	; 0x50
 800166a:	e00b      	b.n	8001684 <HAL_RCC_OscConfig+0x530>
 800166c:	4b59      	ldr	r3, [pc, #356]	; (80017d4 <HAL_RCC_OscConfig+0x680>)
 800166e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001670:	4b58      	ldr	r3, [pc, #352]	; (80017d4 <HAL_RCC_OscConfig+0x680>)
 8001672:	495a      	ldr	r1, [pc, #360]	; (80017dc <HAL_RCC_OscConfig+0x688>)
 8001674:	400a      	ands	r2, r1
 8001676:	651a      	str	r2, [r3, #80]	; 0x50
 8001678:	4b56      	ldr	r3, [pc, #344]	; (80017d4 <HAL_RCC_OscConfig+0x680>)
 800167a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800167c:	4b55      	ldr	r3, [pc, #340]	; (80017d4 <HAL_RCC_OscConfig+0x680>)
 800167e:	4959      	ldr	r1, [pc, #356]	; (80017e4 <HAL_RCC_OscConfig+0x690>)
 8001680:	400a      	ands	r2, r1
 8001682:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	689b      	ldr	r3, [r3, #8]
 8001688:	2b00      	cmp	r3, #0
 800168a:	d015      	beq.n	80016b8 <HAL_RCC_OscConfig+0x564>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800168c:	f7ff fa82 	bl	8000b94 <HAL_GetTick>
 8001690:	0003      	movs	r3, r0
 8001692:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001694:	e009      	b.n	80016aa <HAL_RCC_OscConfig+0x556>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001696:	f7ff fa7d 	bl	8000b94 <HAL_GetTick>
 800169a:	0002      	movs	r2, r0
 800169c:	697b      	ldr	r3, [r7, #20]
 800169e:	1ad3      	subs	r3, r2, r3
 80016a0:	4a51      	ldr	r2, [pc, #324]	; (80017e8 <HAL_RCC_OscConfig+0x694>)
 80016a2:	4293      	cmp	r3, r2
 80016a4:	d901      	bls.n	80016aa <HAL_RCC_OscConfig+0x556>
        {
          return HAL_TIMEOUT;
 80016a6:	2303      	movs	r3, #3
 80016a8:	e0ca      	b.n	8001840 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80016aa:	4b4a      	ldr	r3, [pc, #296]	; (80017d4 <HAL_RCC_OscConfig+0x680>)
 80016ac:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80016ae:	2380      	movs	r3, #128	; 0x80
 80016b0:	009b      	lsls	r3, r3, #2
 80016b2:	4013      	ands	r3, r2
 80016b4:	d0ef      	beq.n	8001696 <HAL_RCC_OscConfig+0x542>
 80016b6:	e014      	b.n	80016e2 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80016b8:	f7ff fa6c 	bl	8000b94 <HAL_GetTick>
 80016bc:	0003      	movs	r3, r0
 80016be:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80016c0:	e009      	b.n	80016d6 <HAL_RCC_OscConfig+0x582>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80016c2:	f7ff fa67 	bl	8000b94 <HAL_GetTick>
 80016c6:	0002      	movs	r2, r0
 80016c8:	697b      	ldr	r3, [r7, #20]
 80016ca:	1ad3      	subs	r3, r2, r3
 80016cc:	4a46      	ldr	r2, [pc, #280]	; (80017e8 <HAL_RCC_OscConfig+0x694>)
 80016ce:	4293      	cmp	r3, r2
 80016d0:	d901      	bls.n	80016d6 <HAL_RCC_OscConfig+0x582>
        {
          return HAL_TIMEOUT;
 80016d2:	2303      	movs	r3, #3
 80016d4:	e0b4      	b.n	8001840 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80016d6:	4b3f      	ldr	r3, [pc, #252]	; (80017d4 <HAL_RCC_OscConfig+0x680>)
 80016d8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80016da:	2380      	movs	r3, #128	; 0x80
 80016dc:	009b      	lsls	r3, r3, #2
 80016de:	4013      	ands	r3, r2
 80016e0:	d1ef      	bne.n	80016c2 <HAL_RCC_OscConfig+0x56e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80016e2:	2323      	movs	r3, #35	; 0x23
 80016e4:	18fb      	adds	r3, r7, r3
 80016e6:	781b      	ldrb	r3, [r3, #0]
 80016e8:	2b01      	cmp	r3, #1
 80016ea:	d105      	bne.n	80016f8 <HAL_RCC_OscConfig+0x5a4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80016ec:	4b39      	ldr	r3, [pc, #228]	; (80017d4 <HAL_RCC_OscConfig+0x680>)
 80016ee:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80016f0:	4b38      	ldr	r3, [pc, #224]	; (80017d4 <HAL_RCC_OscConfig+0x680>)
 80016f2:	493e      	ldr	r1, [pc, #248]	; (80017ec <HAL_RCC_OscConfig+0x698>)
 80016f4:	400a      	ands	r2, r1
 80016f6:	639a      	str	r2, [r3, #56]	; 0x38
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d100      	bne.n	8001702 <HAL_RCC_OscConfig+0x5ae>
 8001700:	e09d      	b.n	800183e <HAL_RCC_OscConfig+0x6ea>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001702:	69fb      	ldr	r3, [r7, #28]
 8001704:	2b0c      	cmp	r3, #12
 8001706:	d100      	bne.n	800170a <HAL_RCC_OscConfig+0x5b6>
 8001708:	e076      	b.n	80017f8 <HAL_RCC_OscConfig+0x6a4>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800170e:	2b02      	cmp	r3, #2
 8001710:	d145      	bne.n	800179e <HAL_RCC_OscConfig+0x64a>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001712:	4b30      	ldr	r3, [pc, #192]	; (80017d4 <HAL_RCC_OscConfig+0x680>)
 8001714:	681a      	ldr	r2, [r3, #0]
 8001716:	4b2f      	ldr	r3, [pc, #188]	; (80017d4 <HAL_RCC_OscConfig+0x680>)
 8001718:	4935      	ldr	r1, [pc, #212]	; (80017f0 <HAL_RCC_OscConfig+0x69c>)
 800171a:	400a      	ands	r2, r1
 800171c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800171e:	f7ff fa39 	bl	8000b94 <HAL_GetTick>
 8001722:	0003      	movs	r3, r0
 8001724:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001726:	e008      	b.n	800173a <HAL_RCC_OscConfig+0x5e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001728:	f7ff fa34 	bl	8000b94 <HAL_GetTick>
 800172c:	0002      	movs	r2, r0
 800172e:	697b      	ldr	r3, [r7, #20]
 8001730:	1ad3      	subs	r3, r2, r3
 8001732:	2b02      	cmp	r3, #2
 8001734:	d901      	bls.n	800173a <HAL_RCC_OscConfig+0x5e6>
          {
            return HAL_TIMEOUT;
 8001736:	2303      	movs	r3, #3
 8001738:	e082      	b.n	8001840 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800173a:	4b26      	ldr	r3, [pc, #152]	; (80017d4 <HAL_RCC_OscConfig+0x680>)
 800173c:	681a      	ldr	r2, [r3, #0]
 800173e:	2380      	movs	r3, #128	; 0x80
 8001740:	049b      	lsls	r3, r3, #18
 8001742:	4013      	ands	r3, r2
 8001744:	d1f0      	bne.n	8001728 <HAL_RCC_OscConfig+0x5d4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001746:	4b23      	ldr	r3, [pc, #140]	; (80017d4 <HAL_RCC_OscConfig+0x680>)
 8001748:	68db      	ldr	r3, [r3, #12]
 800174a:	4a2a      	ldr	r2, [pc, #168]	; (80017f4 <HAL_RCC_OscConfig+0x6a0>)
 800174c:	4013      	ands	r3, r2
 800174e:	0019      	movs	r1, r3
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001758:	431a      	orrs	r2, r3
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800175e:	431a      	orrs	r2, r3
 8001760:	4b1c      	ldr	r3, [pc, #112]	; (80017d4 <HAL_RCC_OscConfig+0x680>)
 8001762:	430a      	orrs	r2, r1
 8001764:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001766:	4b1b      	ldr	r3, [pc, #108]	; (80017d4 <HAL_RCC_OscConfig+0x680>)
 8001768:	681a      	ldr	r2, [r3, #0]
 800176a:	4b1a      	ldr	r3, [pc, #104]	; (80017d4 <HAL_RCC_OscConfig+0x680>)
 800176c:	2180      	movs	r1, #128	; 0x80
 800176e:	0449      	lsls	r1, r1, #17
 8001770:	430a      	orrs	r2, r1
 8001772:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001774:	f7ff fa0e 	bl	8000b94 <HAL_GetTick>
 8001778:	0003      	movs	r3, r0
 800177a:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 800177c:	e008      	b.n	8001790 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800177e:	f7ff fa09 	bl	8000b94 <HAL_GetTick>
 8001782:	0002      	movs	r2, r0
 8001784:	697b      	ldr	r3, [r7, #20]
 8001786:	1ad3      	subs	r3, r2, r3
 8001788:	2b02      	cmp	r3, #2
 800178a:	d901      	bls.n	8001790 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 800178c:	2303      	movs	r3, #3
 800178e:	e057      	b.n	8001840 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8001790:	4b10      	ldr	r3, [pc, #64]	; (80017d4 <HAL_RCC_OscConfig+0x680>)
 8001792:	681a      	ldr	r2, [r3, #0]
 8001794:	2380      	movs	r3, #128	; 0x80
 8001796:	049b      	lsls	r3, r3, #18
 8001798:	4013      	ands	r3, r2
 800179a:	d0f0      	beq.n	800177e <HAL_RCC_OscConfig+0x62a>
 800179c:	e04f      	b.n	800183e <HAL_RCC_OscConfig+0x6ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800179e:	4b0d      	ldr	r3, [pc, #52]	; (80017d4 <HAL_RCC_OscConfig+0x680>)
 80017a0:	681a      	ldr	r2, [r3, #0]
 80017a2:	4b0c      	ldr	r3, [pc, #48]	; (80017d4 <HAL_RCC_OscConfig+0x680>)
 80017a4:	4912      	ldr	r1, [pc, #72]	; (80017f0 <HAL_RCC_OscConfig+0x69c>)
 80017a6:	400a      	ands	r2, r1
 80017a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017aa:	f7ff f9f3 	bl	8000b94 <HAL_GetTick>
 80017ae:	0003      	movs	r3, r0
 80017b0:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80017b2:	e008      	b.n	80017c6 <HAL_RCC_OscConfig+0x672>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80017b4:	f7ff f9ee 	bl	8000b94 <HAL_GetTick>
 80017b8:	0002      	movs	r2, r0
 80017ba:	697b      	ldr	r3, [r7, #20]
 80017bc:	1ad3      	subs	r3, r2, r3
 80017be:	2b02      	cmp	r3, #2
 80017c0:	d901      	bls.n	80017c6 <HAL_RCC_OscConfig+0x672>
          {
            return HAL_TIMEOUT;
 80017c2:	2303      	movs	r3, #3
 80017c4:	e03c      	b.n	8001840 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80017c6:	4b03      	ldr	r3, [pc, #12]	; (80017d4 <HAL_RCC_OscConfig+0x680>)
 80017c8:	681a      	ldr	r2, [r3, #0]
 80017ca:	2380      	movs	r3, #128	; 0x80
 80017cc:	049b      	lsls	r3, r3, #18
 80017ce:	4013      	ands	r3, r2
 80017d0:	d1f0      	bne.n	80017b4 <HAL_RCC_OscConfig+0x660>
 80017d2:	e034      	b.n	800183e <HAL_RCC_OscConfig+0x6ea>
 80017d4:	40021000 	.word	0x40021000
 80017d8:	ffff1fff 	.word	0xffff1fff
 80017dc:	fffffeff 	.word	0xfffffeff
 80017e0:	40007000 	.word	0x40007000
 80017e4:	fffffbff 	.word	0xfffffbff
 80017e8:	00001388 	.word	0x00001388
 80017ec:	efffffff 	.word	0xefffffff
 80017f0:	feffffff 	.word	0xfeffffff
 80017f4:	ff02ffff 	.word	0xff02ffff
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017fc:	2b01      	cmp	r3, #1
 80017fe:	d101      	bne.n	8001804 <HAL_RCC_OscConfig+0x6b0>
      {
        return HAL_ERROR;
 8001800:	2301      	movs	r3, #1
 8001802:	e01d      	b.n	8001840 <HAL_RCC_OscConfig+0x6ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001804:	4b10      	ldr	r3, [pc, #64]	; (8001848 <HAL_RCC_OscConfig+0x6f4>)
 8001806:	68db      	ldr	r3, [r3, #12]
 8001808:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800180a:	69ba      	ldr	r2, [r7, #24]
 800180c:	2380      	movs	r3, #128	; 0x80
 800180e:	025b      	lsls	r3, r3, #9
 8001810:	401a      	ands	r2, r3
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001816:	429a      	cmp	r2, r3
 8001818:	d10f      	bne.n	800183a <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 800181a:	69ba      	ldr	r2, [r7, #24]
 800181c:	23f0      	movs	r3, #240	; 0xf0
 800181e:	039b      	lsls	r3, r3, #14
 8001820:	401a      	ands	r2, r3
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001826:	429a      	cmp	r2, r3
 8001828:	d107      	bne.n	800183a <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 800182a:	69ba      	ldr	r2, [r7, #24]
 800182c:	23c0      	movs	r3, #192	; 0xc0
 800182e:	041b      	lsls	r3, r3, #16
 8001830:	401a      	ands	r2, r3
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001836:	429a      	cmp	r2, r3
 8001838:	d001      	beq.n	800183e <HAL_RCC_OscConfig+0x6ea>
        {
          return HAL_ERROR;
 800183a:	2301      	movs	r3, #1
 800183c:	e000      	b.n	8001840 <HAL_RCC_OscConfig+0x6ec>
        }
      }
    }
  }
  return HAL_OK;
 800183e:	2300      	movs	r3, #0
}
 8001840:	0018      	movs	r0, r3
 8001842:	46bd      	mov	sp, r7
 8001844:	b00a      	add	sp, #40	; 0x28
 8001846:	bdb0      	pop	{r4, r5, r7, pc}
 8001848:	40021000 	.word	0x40021000

0800184c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800184c:	b5b0      	push	{r4, r5, r7, lr}
 800184e:	b084      	sub	sp, #16
 8001850:	af00      	add	r7, sp, #0
 8001852:	6078      	str	r0, [r7, #4]
 8001854:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	2b00      	cmp	r3, #0
 800185a:	d101      	bne.n	8001860 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800185c:	2301      	movs	r3, #1
 800185e:	e128      	b.n	8001ab2 <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001860:	4b96      	ldr	r3, [pc, #600]	; (8001abc <HAL_RCC_ClockConfig+0x270>)
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	2201      	movs	r2, #1
 8001866:	4013      	ands	r3, r2
 8001868:	683a      	ldr	r2, [r7, #0]
 800186a:	429a      	cmp	r2, r3
 800186c:	d91e      	bls.n	80018ac <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800186e:	4b93      	ldr	r3, [pc, #588]	; (8001abc <HAL_RCC_ClockConfig+0x270>)
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	2201      	movs	r2, #1
 8001874:	4393      	bics	r3, r2
 8001876:	0019      	movs	r1, r3
 8001878:	4b90      	ldr	r3, [pc, #576]	; (8001abc <HAL_RCC_ClockConfig+0x270>)
 800187a:	683a      	ldr	r2, [r7, #0]
 800187c:	430a      	orrs	r2, r1
 800187e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001880:	f7ff f988 	bl	8000b94 <HAL_GetTick>
 8001884:	0003      	movs	r3, r0
 8001886:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001888:	e009      	b.n	800189e <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800188a:	f7ff f983 	bl	8000b94 <HAL_GetTick>
 800188e:	0002      	movs	r2, r0
 8001890:	68fb      	ldr	r3, [r7, #12]
 8001892:	1ad3      	subs	r3, r2, r3
 8001894:	4a8a      	ldr	r2, [pc, #552]	; (8001ac0 <HAL_RCC_ClockConfig+0x274>)
 8001896:	4293      	cmp	r3, r2
 8001898:	d901      	bls.n	800189e <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800189a:	2303      	movs	r3, #3
 800189c:	e109      	b.n	8001ab2 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800189e:	4b87      	ldr	r3, [pc, #540]	; (8001abc <HAL_RCC_ClockConfig+0x270>)
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	2201      	movs	r2, #1
 80018a4:	4013      	ands	r3, r2
 80018a6:	683a      	ldr	r2, [r7, #0]
 80018a8:	429a      	cmp	r2, r3
 80018aa:	d1ee      	bne.n	800188a <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	2202      	movs	r2, #2
 80018b2:	4013      	ands	r3, r2
 80018b4:	d009      	beq.n	80018ca <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80018b6:	4b83      	ldr	r3, [pc, #524]	; (8001ac4 <HAL_RCC_ClockConfig+0x278>)
 80018b8:	68db      	ldr	r3, [r3, #12]
 80018ba:	22f0      	movs	r2, #240	; 0xf0
 80018bc:	4393      	bics	r3, r2
 80018be:	0019      	movs	r1, r3
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	689a      	ldr	r2, [r3, #8]
 80018c4:	4b7f      	ldr	r3, [pc, #508]	; (8001ac4 <HAL_RCC_ClockConfig+0x278>)
 80018c6:	430a      	orrs	r2, r1
 80018c8:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	2201      	movs	r2, #1
 80018d0:	4013      	ands	r3, r2
 80018d2:	d100      	bne.n	80018d6 <HAL_RCC_ClockConfig+0x8a>
 80018d4:	e089      	b.n	80019ea <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	685b      	ldr	r3, [r3, #4]
 80018da:	2b02      	cmp	r3, #2
 80018dc:	d107      	bne.n	80018ee <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80018de:	4b79      	ldr	r3, [pc, #484]	; (8001ac4 <HAL_RCC_ClockConfig+0x278>)
 80018e0:	681a      	ldr	r2, [r3, #0]
 80018e2:	2380      	movs	r3, #128	; 0x80
 80018e4:	029b      	lsls	r3, r3, #10
 80018e6:	4013      	ands	r3, r2
 80018e8:	d120      	bne.n	800192c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80018ea:	2301      	movs	r3, #1
 80018ec:	e0e1      	b.n	8001ab2 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	685b      	ldr	r3, [r3, #4]
 80018f2:	2b03      	cmp	r3, #3
 80018f4:	d107      	bne.n	8001906 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80018f6:	4b73      	ldr	r3, [pc, #460]	; (8001ac4 <HAL_RCC_ClockConfig+0x278>)
 80018f8:	681a      	ldr	r2, [r3, #0]
 80018fa:	2380      	movs	r3, #128	; 0x80
 80018fc:	049b      	lsls	r3, r3, #18
 80018fe:	4013      	ands	r3, r2
 8001900:	d114      	bne.n	800192c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001902:	2301      	movs	r3, #1
 8001904:	e0d5      	b.n	8001ab2 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	685b      	ldr	r3, [r3, #4]
 800190a:	2b01      	cmp	r3, #1
 800190c:	d106      	bne.n	800191c <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800190e:	4b6d      	ldr	r3, [pc, #436]	; (8001ac4 <HAL_RCC_ClockConfig+0x278>)
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	2204      	movs	r2, #4
 8001914:	4013      	ands	r3, r2
 8001916:	d109      	bne.n	800192c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001918:	2301      	movs	r3, #1
 800191a:	e0ca      	b.n	8001ab2 <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800191c:	4b69      	ldr	r3, [pc, #420]	; (8001ac4 <HAL_RCC_ClockConfig+0x278>)
 800191e:	681a      	ldr	r2, [r3, #0]
 8001920:	2380      	movs	r3, #128	; 0x80
 8001922:	009b      	lsls	r3, r3, #2
 8001924:	4013      	ands	r3, r2
 8001926:	d101      	bne.n	800192c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001928:	2301      	movs	r3, #1
 800192a:	e0c2      	b.n	8001ab2 <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800192c:	4b65      	ldr	r3, [pc, #404]	; (8001ac4 <HAL_RCC_ClockConfig+0x278>)
 800192e:	68db      	ldr	r3, [r3, #12]
 8001930:	2203      	movs	r2, #3
 8001932:	4393      	bics	r3, r2
 8001934:	0019      	movs	r1, r3
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	685a      	ldr	r2, [r3, #4]
 800193a:	4b62      	ldr	r3, [pc, #392]	; (8001ac4 <HAL_RCC_ClockConfig+0x278>)
 800193c:	430a      	orrs	r2, r1
 800193e:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001940:	f7ff f928 	bl	8000b94 <HAL_GetTick>
 8001944:	0003      	movs	r3, r0
 8001946:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	685b      	ldr	r3, [r3, #4]
 800194c:	2b02      	cmp	r3, #2
 800194e:	d111      	bne.n	8001974 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001950:	e009      	b.n	8001966 <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001952:	f7ff f91f 	bl	8000b94 <HAL_GetTick>
 8001956:	0002      	movs	r2, r0
 8001958:	68fb      	ldr	r3, [r7, #12]
 800195a:	1ad3      	subs	r3, r2, r3
 800195c:	4a58      	ldr	r2, [pc, #352]	; (8001ac0 <HAL_RCC_ClockConfig+0x274>)
 800195e:	4293      	cmp	r3, r2
 8001960:	d901      	bls.n	8001966 <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 8001962:	2303      	movs	r3, #3
 8001964:	e0a5      	b.n	8001ab2 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001966:	4b57      	ldr	r3, [pc, #348]	; (8001ac4 <HAL_RCC_ClockConfig+0x278>)
 8001968:	68db      	ldr	r3, [r3, #12]
 800196a:	220c      	movs	r2, #12
 800196c:	4013      	ands	r3, r2
 800196e:	2b08      	cmp	r3, #8
 8001970:	d1ef      	bne.n	8001952 <HAL_RCC_ClockConfig+0x106>
 8001972:	e03a      	b.n	80019ea <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	685b      	ldr	r3, [r3, #4]
 8001978:	2b03      	cmp	r3, #3
 800197a:	d111      	bne.n	80019a0 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800197c:	e009      	b.n	8001992 <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800197e:	f7ff f909 	bl	8000b94 <HAL_GetTick>
 8001982:	0002      	movs	r2, r0
 8001984:	68fb      	ldr	r3, [r7, #12]
 8001986:	1ad3      	subs	r3, r2, r3
 8001988:	4a4d      	ldr	r2, [pc, #308]	; (8001ac0 <HAL_RCC_ClockConfig+0x274>)
 800198a:	4293      	cmp	r3, r2
 800198c:	d901      	bls.n	8001992 <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 800198e:	2303      	movs	r3, #3
 8001990:	e08f      	b.n	8001ab2 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001992:	4b4c      	ldr	r3, [pc, #304]	; (8001ac4 <HAL_RCC_ClockConfig+0x278>)
 8001994:	68db      	ldr	r3, [r3, #12]
 8001996:	220c      	movs	r2, #12
 8001998:	4013      	ands	r3, r2
 800199a:	2b0c      	cmp	r3, #12
 800199c:	d1ef      	bne.n	800197e <HAL_RCC_ClockConfig+0x132>
 800199e:	e024      	b.n	80019ea <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	685b      	ldr	r3, [r3, #4]
 80019a4:	2b01      	cmp	r3, #1
 80019a6:	d11b      	bne.n	80019e0 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80019a8:	e009      	b.n	80019be <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80019aa:	f7ff f8f3 	bl	8000b94 <HAL_GetTick>
 80019ae:	0002      	movs	r2, r0
 80019b0:	68fb      	ldr	r3, [r7, #12]
 80019b2:	1ad3      	subs	r3, r2, r3
 80019b4:	4a42      	ldr	r2, [pc, #264]	; (8001ac0 <HAL_RCC_ClockConfig+0x274>)
 80019b6:	4293      	cmp	r3, r2
 80019b8:	d901      	bls.n	80019be <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 80019ba:	2303      	movs	r3, #3
 80019bc:	e079      	b.n	8001ab2 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80019be:	4b41      	ldr	r3, [pc, #260]	; (8001ac4 <HAL_RCC_ClockConfig+0x278>)
 80019c0:	68db      	ldr	r3, [r3, #12]
 80019c2:	220c      	movs	r2, #12
 80019c4:	4013      	ands	r3, r2
 80019c6:	2b04      	cmp	r3, #4
 80019c8:	d1ef      	bne.n	80019aa <HAL_RCC_ClockConfig+0x15e>
 80019ca:	e00e      	b.n	80019ea <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80019cc:	f7ff f8e2 	bl	8000b94 <HAL_GetTick>
 80019d0:	0002      	movs	r2, r0
 80019d2:	68fb      	ldr	r3, [r7, #12]
 80019d4:	1ad3      	subs	r3, r2, r3
 80019d6:	4a3a      	ldr	r2, [pc, #232]	; (8001ac0 <HAL_RCC_ClockConfig+0x274>)
 80019d8:	4293      	cmp	r3, r2
 80019da:	d901      	bls.n	80019e0 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 80019dc:	2303      	movs	r3, #3
 80019de:	e068      	b.n	8001ab2 <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 80019e0:	4b38      	ldr	r3, [pc, #224]	; (8001ac4 <HAL_RCC_ClockConfig+0x278>)
 80019e2:	68db      	ldr	r3, [r3, #12]
 80019e4:	220c      	movs	r2, #12
 80019e6:	4013      	ands	r3, r2
 80019e8:	d1f0      	bne.n	80019cc <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80019ea:	4b34      	ldr	r3, [pc, #208]	; (8001abc <HAL_RCC_ClockConfig+0x270>)
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	2201      	movs	r2, #1
 80019f0:	4013      	ands	r3, r2
 80019f2:	683a      	ldr	r2, [r7, #0]
 80019f4:	429a      	cmp	r2, r3
 80019f6:	d21e      	bcs.n	8001a36 <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80019f8:	4b30      	ldr	r3, [pc, #192]	; (8001abc <HAL_RCC_ClockConfig+0x270>)
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	2201      	movs	r2, #1
 80019fe:	4393      	bics	r3, r2
 8001a00:	0019      	movs	r1, r3
 8001a02:	4b2e      	ldr	r3, [pc, #184]	; (8001abc <HAL_RCC_ClockConfig+0x270>)
 8001a04:	683a      	ldr	r2, [r7, #0]
 8001a06:	430a      	orrs	r2, r1
 8001a08:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001a0a:	f7ff f8c3 	bl	8000b94 <HAL_GetTick>
 8001a0e:	0003      	movs	r3, r0
 8001a10:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a12:	e009      	b.n	8001a28 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a14:	f7ff f8be 	bl	8000b94 <HAL_GetTick>
 8001a18:	0002      	movs	r2, r0
 8001a1a:	68fb      	ldr	r3, [r7, #12]
 8001a1c:	1ad3      	subs	r3, r2, r3
 8001a1e:	4a28      	ldr	r2, [pc, #160]	; (8001ac0 <HAL_RCC_ClockConfig+0x274>)
 8001a20:	4293      	cmp	r3, r2
 8001a22:	d901      	bls.n	8001a28 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8001a24:	2303      	movs	r3, #3
 8001a26:	e044      	b.n	8001ab2 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a28:	4b24      	ldr	r3, [pc, #144]	; (8001abc <HAL_RCC_ClockConfig+0x270>)
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	2201      	movs	r2, #1
 8001a2e:	4013      	ands	r3, r2
 8001a30:	683a      	ldr	r2, [r7, #0]
 8001a32:	429a      	cmp	r2, r3
 8001a34:	d1ee      	bne.n	8001a14 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	2204      	movs	r2, #4
 8001a3c:	4013      	ands	r3, r2
 8001a3e:	d009      	beq.n	8001a54 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001a40:	4b20      	ldr	r3, [pc, #128]	; (8001ac4 <HAL_RCC_ClockConfig+0x278>)
 8001a42:	68db      	ldr	r3, [r3, #12]
 8001a44:	4a20      	ldr	r2, [pc, #128]	; (8001ac8 <HAL_RCC_ClockConfig+0x27c>)
 8001a46:	4013      	ands	r3, r2
 8001a48:	0019      	movs	r1, r3
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	68da      	ldr	r2, [r3, #12]
 8001a4e:	4b1d      	ldr	r3, [pc, #116]	; (8001ac4 <HAL_RCC_ClockConfig+0x278>)
 8001a50:	430a      	orrs	r2, r1
 8001a52:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	2208      	movs	r2, #8
 8001a5a:	4013      	ands	r3, r2
 8001a5c:	d00a      	beq.n	8001a74 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001a5e:	4b19      	ldr	r3, [pc, #100]	; (8001ac4 <HAL_RCC_ClockConfig+0x278>)
 8001a60:	68db      	ldr	r3, [r3, #12]
 8001a62:	4a1a      	ldr	r2, [pc, #104]	; (8001acc <HAL_RCC_ClockConfig+0x280>)
 8001a64:	4013      	ands	r3, r2
 8001a66:	0019      	movs	r1, r3
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	691b      	ldr	r3, [r3, #16]
 8001a6c:	00da      	lsls	r2, r3, #3
 8001a6e:	4b15      	ldr	r3, [pc, #84]	; (8001ac4 <HAL_RCC_ClockConfig+0x278>)
 8001a70:	430a      	orrs	r2, r1
 8001a72:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001a74:	f000 f832 	bl	8001adc <HAL_RCC_GetSysClockFreq>
 8001a78:	0001      	movs	r1, r0
 8001a7a:	4b12      	ldr	r3, [pc, #72]	; (8001ac4 <HAL_RCC_ClockConfig+0x278>)
 8001a7c:	68db      	ldr	r3, [r3, #12]
 8001a7e:	091b      	lsrs	r3, r3, #4
 8001a80:	220f      	movs	r2, #15
 8001a82:	4013      	ands	r3, r2
 8001a84:	4a12      	ldr	r2, [pc, #72]	; (8001ad0 <HAL_RCC_ClockConfig+0x284>)
 8001a86:	5cd3      	ldrb	r3, [r2, r3]
 8001a88:	000a      	movs	r2, r1
 8001a8a:	40da      	lsrs	r2, r3
 8001a8c:	4b11      	ldr	r3, [pc, #68]	; (8001ad4 <HAL_RCC_ClockConfig+0x288>)
 8001a8e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001a90:	4b11      	ldr	r3, [pc, #68]	; (8001ad8 <HAL_RCC_ClockConfig+0x28c>)
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	250b      	movs	r5, #11
 8001a96:	197c      	adds	r4, r7, r5
 8001a98:	0018      	movs	r0, r3
 8001a9a:	f7ff f835 	bl	8000b08 <HAL_InitTick>
 8001a9e:	0003      	movs	r3, r0
 8001aa0:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8001aa2:	197b      	adds	r3, r7, r5
 8001aa4:	781b      	ldrb	r3, [r3, #0]
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d002      	beq.n	8001ab0 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8001aaa:	197b      	adds	r3, r7, r5
 8001aac:	781b      	ldrb	r3, [r3, #0]
 8001aae:	e000      	b.n	8001ab2 <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8001ab0:	2300      	movs	r3, #0
}
 8001ab2:	0018      	movs	r0, r3
 8001ab4:	46bd      	mov	sp, r7
 8001ab6:	b004      	add	sp, #16
 8001ab8:	bdb0      	pop	{r4, r5, r7, pc}
 8001aba:	46c0      	nop			; (mov r8, r8)
 8001abc:	40022000 	.word	0x40022000
 8001ac0:	00001388 	.word	0x00001388
 8001ac4:	40021000 	.word	0x40021000
 8001ac8:	fffff8ff 	.word	0xfffff8ff
 8001acc:	ffffc7ff 	.word	0xffffc7ff
 8001ad0:	0800306c 	.word	0x0800306c
 8001ad4:	20000000 	.word	0x20000000
 8001ad8:	20000004 	.word	0x20000004

08001adc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001adc:	b5b0      	push	{r4, r5, r7, lr}
 8001ade:	b08e      	sub	sp, #56	; 0x38
 8001ae0:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8001ae2:	4b4c      	ldr	r3, [pc, #304]	; (8001c14 <HAL_RCC_GetSysClockFreq+0x138>)
 8001ae4:	68db      	ldr	r3, [r3, #12]
 8001ae6:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001ae8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001aea:	230c      	movs	r3, #12
 8001aec:	4013      	ands	r3, r2
 8001aee:	2b0c      	cmp	r3, #12
 8001af0:	d014      	beq.n	8001b1c <HAL_RCC_GetSysClockFreq+0x40>
 8001af2:	d900      	bls.n	8001af6 <HAL_RCC_GetSysClockFreq+0x1a>
 8001af4:	e07b      	b.n	8001bee <HAL_RCC_GetSysClockFreq+0x112>
 8001af6:	2b04      	cmp	r3, #4
 8001af8:	d002      	beq.n	8001b00 <HAL_RCC_GetSysClockFreq+0x24>
 8001afa:	2b08      	cmp	r3, #8
 8001afc:	d00b      	beq.n	8001b16 <HAL_RCC_GetSysClockFreq+0x3a>
 8001afe:	e076      	b.n	8001bee <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8001b00:	4b44      	ldr	r3, [pc, #272]	; (8001c14 <HAL_RCC_GetSysClockFreq+0x138>)
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	2210      	movs	r2, #16
 8001b06:	4013      	ands	r3, r2
 8001b08:	d002      	beq.n	8001b10 <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8001b0a:	4b43      	ldr	r3, [pc, #268]	; (8001c18 <HAL_RCC_GetSysClockFreq+0x13c>)
 8001b0c:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8001b0e:	e07c      	b.n	8001c0a <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 8001b10:	4b42      	ldr	r3, [pc, #264]	; (8001c1c <HAL_RCC_GetSysClockFreq+0x140>)
 8001b12:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001b14:	e079      	b.n	8001c0a <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001b16:	4b42      	ldr	r3, [pc, #264]	; (8001c20 <HAL_RCC_GetSysClockFreq+0x144>)
 8001b18:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001b1a:	e076      	b.n	8001c0a <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8001b1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b1e:	0c9a      	lsrs	r2, r3, #18
 8001b20:	230f      	movs	r3, #15
 8001b22:	401a      	ands	r2, r3
 8001b24:	4b3f      	ldr	r3, [pc, #252]	; (8001c24 <HAL_RCC_GetSysClockFreq+0x148>)
 8001b26:	5c9b      	ldrb	r3, [r3, r2]
 8001b28:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8001b2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b2c:	0d9a      	lsrs	r2, r3, #22
 8001b2e:	2303      	movs	r3, #3
 8001b30:	4013      	ands	r3, r2
 8001b32:	3301      	adds	r3, #1
 8001b34:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001b36:	4b37      	ldr	r3, [pc, #220]	; (8001c14 <HAL_RCC_GetSysClockFreq+0x138>)
 8001b38:	68da      	ldr	r2, [r3, #12]
 8001b3a:	2380      	movs	r3, #128	; 0x80
 8001b3c:	025b      	lsls	r3, r3, #9
 8001b3e:	4013      	ands	r3, r2
 8001b40:	d01a      	beq.n	8001b78 <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8001b42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b44:	61bb      	str	r3, [r7, #24]
 8001b46:	2300      	movs	r3, #0
 8001b48:	61fb      	str	r3, [r7, #28]
 8001b4a:	4a35      	ldr	r2, [pc, #212]	; (8001c20 <HAL_RCC_GetSysClockFreq+0x144>)
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	69b8      	ldr	r0, [r7, #24]
 8001b50:	69f9      	ldr	r1, [r7, #28]
 8001b52:	f7fe fb85 	bl	8000260 <__aeabi_lmul>
 8001b56:	0002      	movs	r2, r0
 8001b58:	000b      	movs	r3, r1
 8001b5a:	0010      	movs	r0, r2
 8001b5c:	0019      	movs	r1, r3
 8001b5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b60:	613b      	str	r3, [r7, #16]
 8001b62:	2300      	movs	r3, #0
 8001b64:	617b      	str	r3, [r7, #20]
 8001b66:	693a      	ldr	r2, [r7, #16]
 8001b68:	697b      	ldr	r3, [r7, #20]
 8001b6a:	f7fe fb59 	bl	8000220 <__aeabi_uldivmod>
 8001b6e:	0002      	movs	r2, r0
 8001b70:	000b      	movs	r3, r1
 8001b72:	0013      	movs	r3, r2
 8001b74:	637b      	str	r3, [r7, #52]	; 0x34
 8001b76:	e037      	b.n	8001be8 <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8001b78:	4b26      	ldr	r3, [pc, #152]	; (8001c14 <HAL_RCC_GetSysClockFreq+0x138>)
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	2210      	movs	r2, #16
 8001b7e:	4013      	ands	r3, r2
 8001b80:	d01a      	beq.n	8001bb8 <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 8001b82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b84:	60bb      	str	r3, [r7, #8]
 8001b86:	2300      	movs	r3, #0
 8001b88:	60fb      	str	r3, [r7, #12]
 8001b8a:	4a23      	ldr	r2, [pc, #140]	; (8001c18 <HAL_RCC_GetSysClockFreq+0x13c>)
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	68b8      	ldr	r0, [r7, #8]
 8001b90:	68f9      	ldr	r1, [r7, #12]
 8001b92:	f7fe fb65 	bl	8000260 <__aeabi_lmul>
 8001b96:	0002      	movs	r2, r0
 8001b98:	000b      	movs	r3, r1
 8001b9a:	0010      	movs	r0, r2
 8001b9c:	0019      	movs	r1, r3
 8001b9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ba0:	603b      	str	r3, [r7, #0]
 8001ba2:	2300      	movs	r3, #0
 8001ba4:	607b      	str	r3, [r7, #4]
 8001ba6:	683a      	ldr	r2, [r7, #0]
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	f7fe fb39 	bl	8000220 <__aeabi_uldivmod>
 8001bae:	0002      	movs	r2, r0
 8001bb0:	000b      	movs	r3, r1
 8001bb2:	0013      	movs	r3, r2
 8001bb4:	637b      	str	r3, [r7, #52]	; 0x34
 8001bb6:	e017      	b.n	8001be8 <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8001bb8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001bba:	0018      	movs	r0, r3
 8001bbc:	2300      	movs	r3, #0
 8001bbe:	0019      	movs	r1, r3
 8001bc0:	4a16      	ldr	r2, [pc, #88]	; (8001c1c <HAL_RCC_GetSysClockFreq+0x140>)
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	f7fe fb4c 	bl	8000260 <__aeabi_lmul>
 8001bc8:	0002      	movs	r2, r0
 8001bca:	000b      	movs	r3, r1
 8001bcc:	0010      	movs	r0, r2
 8001bce:	0019      	movs	r1, r3
 8001bd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bd2:	001c      	movs	r4, r3
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	001d      	movs	r5, r3
 8001bd8:	0022      	movs	r2, r4
 8001bda:	002b      	movs	r3, r5
 8001bdc:	f7fe fb20 	bl	8000220 <__aeabi_uldivmod>
 8001be0:	0002      	movs	r2, r0
 8001be2:	000b      	movs	r3, r1
 8001be4:	0013      	movs	r3, r2
 8001be6:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 8001be8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001bea:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001bec:	e00d      	b.n	8001c0a <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8001bee:	4b09      	ldr	r3, [pc, #36]	; (8001c14 <HAL_RCC_GetSysClockFreq+0x138>)
 8001bf0:	685b      	ldr	r3, [r3, #4]
 8001bf2:	0b5b      	lsrs	r3, r3, #13
 8001bf4:	2207      	movs	r2, #7
 8001bf6:	4013      	ands	r3, r2
 8001bf8:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8001bfa:	6a3b      	ldr	r3, [r7, #32]
 8001bfc:	3301      	adds	r3, #1
 8001bfe:	2280      	movs	r2, #128	; 0x80
 8001c00:	0212      	lsls	r2, r2, #8
 8001c02:	409a      	lsls	r2, r3
 8001c04:	0013      	movs	r3, r2
 8001c06:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001c08:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8001c0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8001c0c:	0018      	movs	r0, r3
 8001c0e:	46bd      	mov	sp, r7
 8001c10:	b00e      	add	sp, #56	; 0x38
 8001c12:	bdb0      	pop	{r4, r5, r7, pc}
 8001c14:	40021000 	.word	0x40021000
 8001c18:	003d0900 	.word	0x003d0900
 8001c1c:	00f42400 	.word	0x00f42400
 8001c20:	007a1200 	.word	0x007a1200
 8001c24:	0800307c 	.word	0x0800307c

08001c28 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b086      	sub	sp, #24
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8001c30:	2017      	movs	r0, #23
 8001c32:	183b      	adds	r3, r7, r0
 8001c34:	2200      	movs	r2, #0
 8001c36:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	2220      	movs	r2, #32
 8001c3e:	4013      	ands	r3, r2
 8001c40:	d100      	bne.n	8001c44 <HAL_RCCEx_PeriphCLKConfig+0x1c>
 8001c42:	e0c2      	b.n	8001dca <HAL_RCCEx_PeriphCLKConfig+0x1a2>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001c44:	4b81      	ldr	r3, [pc, #516]	; (8001e4c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8001c46:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001c48:	2380      	movs	r3, #128	; 0x80
 8001c4a:	055b      	lsls	r3, r3, #21
 8001c4c:	4013      	ands	r3, r2
 8001c4e:	d109      	bne.n	8001c64 <HAL_RCCEx_PeriphCLKConfig+0x3c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001c50:	4b7e      	ldr	r3, [pc, #504]	; (8001e4c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8001c52:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001c54:	4b7d      	ldr	r3, [pc, #500]	; (8001e4c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8001c56:	2180      	movs	r1, #128	; 0x80
 8001c58:	0549      	lsls	r1, r1, #21
 8001c5a:	430a      	orrs	r2, r1
 8001c5c:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8001c5e:	183b      	adds	r3, r7, r0
 8001c60:	2201      	movs	r2, #1
 8001c62:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c64:	4b7a      	ldr	r3, [pc, #488]	; (8001e50 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 8001c66:	681a      	ldr	r2, [r3, #0]
 8001c68:	2380      	movs	r3, #128	; 0x80
 8001c6a:	005b      	lsls	r3, r3, #1
 8001c6c:	4013      	ands	r3, r2
 8001c6e:	d11a      	bne.n	8001ca6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001c70:	4b77      	ldr	r3, [pc, #476]	; (8001e50 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 8001c72:	681a      	ldr	r2, [r3, #0]
 8001c74:	4b76      	ldr	r3, [pc, #472]	; (8001e50 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 8001c76:	2180      	movs	r1, #128	; 0x80
 8001c78:	0049      	lsls	r1, r1, #1
 8001c7a:	430a      	orrs	r2, r1
 8001c7c:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001c7e:	f7fe ff89 	bl	8000b94 <HAL_GetTick>
 8001c82:	0003      	movs	r3, r0
 8001c84:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c86:	e008      	b.n	8001c9a <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c88:	f7fe ff84 	bl	8000b94 <HAL_GetTick>
 8001c8c:	0002      	movs	r2, r0
 8001c8e:	693b      	ldr	r3, [r7, #16]
 8001c90:	1ad3      	subs	r3, r2, r3
 8001c92:	2b64      	cmp	r3, #100	; 0x64
 8001c94:	d901      	bls.n	8001c9a <HAL_RCCEx_PeriphCLKConfig+0x72>
        {
          return HAL_TIMEOUT;
 8001c96:	2303      	movs	r3, #3
 8001c98:	e0d4      	b.n	8001e44 <HAL_RCCEx_PeriphCLKConfig+0x21c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c9a:	4b6d      	ldr	r3, [pc, #436]	; (8001e50 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 8001c9c:	681a      	ldr	r2, [r3, #0]
 8001c9e:	2380      	movs	r3, #128	; 0x80
 8001ca0:	005b      	lsls	r3, r3, #1
 8001ca2:	4013      	ands	r3, r2
 8001ca4:	d0f0      	beq.n	8001c88 <HAL_RCCEx_PeriphCLKConfig+0x60>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8001ca6:	4b69      	ldr	r3, [pc, #420]	; (8001e4c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8001ca8:	681a      	ldr	r2, [r3, #0]
 8001caa:	23c0      	movs	r3, #192	; 0xc0
 8001cac:	039b      	lsls	r3, r3, #14
 8001cae:	4013      	ands	r3, r2
 8001cb0:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	685a      	ldr	r2, [r3, #4]
 8001cb6:	23c0      	movs	r3, #192	; 0xc0
 8001cb8:	039b      	lsls	r3, r3, #14
 8001cba:	4013      	ands	r3, r2
 8001cbc:	68fa      	ldr	r2, [r7, #12]
 8001cbe:	429a      	cmp	r2, r3
 8001cc0:	d013      	beq.n	8001cea <HAL_RCCEx_PeriphCLKConfig+0xc2>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	685a      	ldr	r2, [r3, #4]
 8001cc6:	23c0      	movs	r3, #192	; 0xc0
 8001cc8:	029b      	lsls	r3, r3, #10
 8001cca:	401a      	ands	r2, r3
 8001ccc:	23c0      	movs	r3, #192	; 0xc0
 8001cce:	029b      	lsls	r3, r3, #10
 8001cd0:	429a      	cmp	r2, r3
 8001cd2:	d10a      	bne.n	8001cea <HAL_RCCEx_PeriphCLKConfig+0xc2>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8001cd4:	4b5d      	ldr	r3, [pc, #372]	; (8001e4c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8001cd6:	681a      	ldr	r2, [r3, #0]
 8001cd8:	2380      	movs	r3, #128	; 0x80
 8001cda:	029b      	lsls	r3, r3, #10
 8001cdc:	401a      	ands	r2, r3
 8001cde:	2380      	movs	r3, #128	; 0x80
 8001ce0:	029b      	lsls	r3, r3, #10
 8001ce2:	429a      	cmp	r2, r3
 8001ce4:	d101      	bne.n	8001cea <HAL_RCCEx_PeriphCLKConfig+0xc2>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8001ce6:	2301      	movs	r3, #1
 8001ce8:	e0ac      	b.n	8001e44 <HAL_RCCEx_PeriphCLKConfig+0x21c>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8001cea:	4b58      	ldr	r3, [pc, #352]	; (8001e4c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8001cec:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001cee:	23c0      	movs	r3, #192	; 0xc0
 8001cf0:	029b      	lsls	r3, r3, #10
 8001cf2:	4013      	ands	r3, r2
 8001cf4:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8001cf6:	68fb      	ldr	r3, [r7, #12]
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d03b      	beq.n	8001d74 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	685a      	ldr	r2, [r3, #4]
 8001d00:	23c0      	movs	r3, #192	; 0xc0
 8001d02:	029b      	lsls	r3, r3, #10
 8001d04:	4013      	ands	r3, r2
 8001d06:	68fa      	ldr	r2, [r7, #12]
 8001d08:	429a      	cmp	r2, r3
 8001d0a:	d033      	beq.n	8001d74 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	2220      	movs	r2, #32
 8001d12:	4013      	ands	r3, r2
 8001d14:	d02e      	beq.n	8001d74 <HAL_RCCEx_PeriphCLKConfig+0x14c>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8001d16:	4b4d      	ldr	r3, [pc, #308]	; (8001e4c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8001d18:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001d1a:	4a4e      	ldr	r2, [pc, #312]	; (8001e54 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8001d1c:	4013      	ands	r3, r2
 8001d1e:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001d20:	4b4a      	ldr	r3, [pc, #296]	; (8001e4c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8001d22:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001d24:	4b49      	ldr	r3, [pc, #292]	; (8001e4c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8001d26:	2180      	movs	r1, #128	; 0x80
 8001d28:	0309      	lsls	r1, r1, #12
 8001d2a:	430a      	orrs	r2, r1
 8001d2c:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001d2e:	4b47      	ldr	r3, [pc, #284]	; (8001e4c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8001d30:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001d32:	4b46      	ldr	r3, [pc, #280]	; (8001e4c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8001d34:	4948      	ldr	r1, [pc, #288]	; (8001e58 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001d36:	400a      	ands	r2, r1
 8001d38:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8001d3a:	4b44      	ldr	r3, [pc, #272]	; (8001e4c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8001d3c:	68fa      	ldr	r2, [r7, #12]
 8001d3e:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8001d40:	68fa      	ldr	r2, [r7, #12]
 8001d42:	2380      	movs	r3, #128	; 0x80
 8001d44:	005b      	lsls	r3, r3, #1
 8001d46:	4013      	ands	r3, r2
 8001d48:	d014      	beq.n	8001d74 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d4a:	f7fe ff23 	bl	8000b94 <HAL_GetTick>
 8001d4e:	0003      	movs	r3, r0
 8001d50:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001d52:	e009      	b.n	8001d68 <HAL_RCCEx_PeriphCLKConfig+0x140>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001d54:	f7fe ff1e 	bl	8000b94 <HAL_GetTick>
 8001d58:	0002      	movs	r2, r0
 8001d5a:	693b      	ldr	r3, [r7, #16]
 8001d5c:	1ad3      	subs	r3, r2, r3
 8001d5e:	4a3f      	ldr	r2, [pc, #252]	; (8001e5c <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8001d60:	4293      	cmp	r3, r2
 8001d62:	d901      	bls.n	8001d68 <HAL_RCCEx_PeriphCLKConfig+0x140>
          {
            return HAL_TIMEOUT;
 8001d64:	2303      	movs	r3, #3
 8001d66:	e06d      	b.n	8001e44 <HAL_RCCEx_PeriphCLKConfig+0x21c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001d68:	4b38      	ldr	r3, [pc, #224]	; (8001e4c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8001d6a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001d6c:	2380      	movs	r3, #128	; 0x80
 8001d6e:	009b      	lsls	r3, r3, #2
 8001d70:	4013      	ands	r3, r2
 8001d72:	d0ef      	beq.n	8001d54 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	685a      	ldr	r2, [r3, #4]
 8001d78:	23c0      	movs	r3, #192	; 0xc0
 8001d7a:	029b      	lsls	r3, r3, #10
 8001d7c:	401a      	ands	r2, r3
 8001d7e:	23c0      	movs	r3, #192	; 0xc0
 8001d80:	029b      	lsls	r3, r3, #10
 8001d82:	429a      	cmp	r2, r3
 8001d84:	d10c      	bne.n	8001da0 <HAL_RCCEx_PeriphCLKConfig+0x178>
 8001d86:	4b31      	ldr	r3, [pc, #196]	; (8001e4c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	4a35      	ldr	r2, [pc, #212]	; (8001e60 <HAL_RCCEx_PeriphCLKConfig+0x238>)
 8001d8c:	4013      	ands	r3, r2
 8001d8e:	0019      	movs	r1, r3
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	685a      	ldr	r2, [r3, #4]
 8001d94:	23c0      	movs	r3, #192	; 0xc0
 8001d96:	039b      	lsls	r3, r3, #14
 8001d98:	401a      	ands	r2, r3
 8001d9a:	4b2c      	ldr	r3, [pc, #176]	; (8001e4c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8001d9c:	430a      	orrs	r2, r1
 8001d9e:	601a      	str	r2, [r3, #0]
 8001da0:	4b2a      	ldr	r3, [pc, #168]	; (8001e4c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8001da2:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	685a      	ldr	r2, [r3, #4]
 8001da8:	23c0      	movs	r3, #192	; 0xc0
 8001daa:	029b      	lsls	r3, r3, #10
 8001dac:	401a      	ands	r2, r3
 8001dae:	4b27      	ldr	r3, [pc, #156]	; (8001e4c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8001db0:	430a      	orrs	r2, r1
 8001db2:	651a      	str	r2, [r3, #80]	; 0x50

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001db4:	2317      	movs	r3, #23
 8001db6:	18fb      	adds	r3, r7, r3
 8001db8:	781b      	ldrb	r3, [r3, #0]
 8001dba:	2b01      	cmp	r3, #1
 8001dbc:	d105      	bne.n	8001dca <HAL_RCCEx_PeriphCLKConfig+0x1a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001dbe:	4b23      	ldr	r3, [pc, #140]	; (8001e4c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8001dc0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001dc2:	4b22      	ldr	r3, [pc, #136]	; (8001e4c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8001dc4:	4927      	ldr	r1, [pc, #156]	; (8001e64 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8001dc6:	400a      	ands	r2, r1
 8001dc8:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	2202      	movs	r2, #2
 8001dd0:	4013      	ands	r3, r2
 8001dd2:	d009      	beq.n	8001de8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001dd4:	4b1d      	ldr	r3, [pc, #116]	; (8001e4c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8001dd6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001dd8:	220c      	movs	r2, #12
 8001dda:	4393      	bics	r3, r2
 8001ddc:	0019      	movs	r1, r3
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	689a      	ldr	r2, [r3, #8]
 8001de2:	4b1a      	ldr	r3, [pc, #104]	; (8001e4c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8001de4:	430a      	orrs	r2, r1
 8001de6:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	2204      	movs	r2, #4
 8001dee:	4013      	ands	r3, r2
 8001df0:	d009      	beq.n	8001e06 <HAL_RCCEx_PeriphCLKConfig+0x1de>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8001df2:	4b16      	ldr	r3, [pc, #88]	; (8001e4c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8001df4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001df6:	4a1c      	ldr	r2, [pc, #112]	; (8001e68 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8001df8:	4013      	ands	r3, r2
 8001dfa:	0019      	movs	r1, r3
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	68da      	ldr	r2, [r3, #12]
 8001e00:	4b12      	ldr	r3, [pc, #72]	; (8001e4c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8001e02:	430a      	orrs	r2, r1
 8001e04:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	2208      	movs	r2, #8
 8001e0c:	4013      	ands	r3, r2
 8001e0e:	d009      	beq.n	8001e24 <HAL_RCCEx_PeriphCLKConfig+0x1fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001e10:	4b0e      	ldr	r3, [pc, #56]	; (8001e4c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8001e12:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e14:	4a15      	ldr	r2, [pc, #84]	; (8001e6c <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8001e16:	4013      	ands	r3, r2
 8001e18:	0019      	movs	r1, r3
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	691a      	ldr	r2, [r3, #16]
 8001e1e:	4b0b      	ldr	r3, [pc, #44]	; (8001e4c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8001e20:	430a      	orrs	r2, r1
 8001e22:	64da      	str	r2, [r3, #76]	; 0x4c
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	2280      	movs	r2, #128	; 0x80
 8001e2a:	4013      	ands	r3, r2
 8001e2c:	d009      	beq.n	8001e42 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8001e2e:	4b07      	ldr	r3, [pc, #28]	; (8001e4c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8001e30:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e32:	4a0f      	ldr	r2, [pc, #60]	; (8001e70 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001e34:	4013      	ands	r3, r2
 8001e36:	0019      	movs	r1, r3
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	695a      	ldr	r2, [r3, #20]
 8001e3c:	4b03      	ldr	r3, [pc, #12]	; (8001e4c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8001e3e:	430a      	orrs	r2, r1
 8001e40:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8001e42:	2300      	movs	r3, #0
}
 8001e44:	0018      	movs	r0, r3
 8001e46:	46bd      	mov	sp, r7
 8001e48:	b006      	add	sp, #24
 8001e4a:	bd80      	pop	{r7, pc}
 8001e4c:	40021000 	.word	0x40021000
 8001e50:	40007000 	.word	0x40007000
 8001e54:	fffcffff 	.word	0xfffcffff
 8001e58:	fff7ffff 	.word	0xfff7ffff
 8001e5c:	00001388 	.word	0x00001388
 8001e60:	ffcfffff 	.word	0xffcfffff
 8001e64:	efffffff 	.word	0xefffffff
 8001e68:	fffff3ff 	.word	0xfffff3ff
 8001e6c:	ffffcfff 	.word	0xffffcfff
 8001e70:	fff3ffff 	.word	0xfff3ffff

08001e74 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001e74:	b580      	push	{r7, lr}
 8001e76:	b082      	sub	sp, #8
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d101      	bne.n	8001e86 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001e82:	2301      	movs	r3, #1
 8001e84:	e032      	b.n	8001eec <HAL_TIM_Base_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	2239      	movs	r2, #57	; 0x39
 8001e8a:	5c9b      	ldrb	r3, [r3, r2]
 8001e8c:	b2db      	uxtb	r3, r3
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d107      	bne.n	8001ea2 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	2238      	movs	r2, #56	; 0x38
 8001e96:	2100      	movs	r1, #0
 8001e98:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	0018      	movs	r0, r3
 8001e9e:	f7fe fced 	bl	800087c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	2239      	movs	r2, #57	; 0x39
 8001ea6:	2102      	movs	r1, #2
 8001ea8:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681a      	ldr	r2, [r3, #0]
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	3304      	adds	r3, #4
 8001eb2:	0019      	movs	r1, r3
 8001eb4:	0010      	movs	r0, r2
 8001eb6:	f000 fa3b 	bl	8002330 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	223e      	movs	r2, #62	; 0x3e
 8001ebe:	2101      	movs	r1, #1
 8001ec0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	223a      	movs	r2, #58	; 0x3a
 8001ec6:	2101      	movs	r1, #1
 8001ec8:	5499      	strb	r1, [r3, r2]
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	223b      	movs	r2, #59	; 0x3b
 8001ece:	2101      	movs	r1, #1
 8001ed0:	5499      	strb	r1, [r3, r2]
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	223c      	movs	r2, #60	; 0x3c
 8001ed6:	2101      	movs	r1, #1
 8001ed8:	5499      	strb	r1, [r3, r2]
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	223d      	movs	r2, #61	; 0x3d
 8001ede:	2101      	movs	r1, #1
 8001ee0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	2239      	movs	r2, #57	; 0x39
 8001ee6:	2101      	movs	r1, #1
 8001ee8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001eea:	2300      	movs	r3, #0
}
 8001eec:	0018      	movs	r0, r3
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	b002      	add	sp, #8
 8001ef2:	bd80      	pop	{r7, pc}

08001ef4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	b084      	sub	sp, #16
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	2239      	movs	r2, #57	; 0x39
 8001f00:	5c9b      	ldrb	r3, [r3, r2]
 8001f02:	b2db      	uxtb	r3, r3
 8001f04:	2b01      	cmp	r3, #1
 8001f06:	d001      	beq.n	8001f0c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001f08:	2301      	movs	r3, #1
 8001f0a:	e036      	b.n	8001f7a <HAL_TIM_Base_Start_IT+0x86>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	2239      	movs	r2, #57	; 0x39
 8001f10:	2102      	movs	r1, #2
 8001f12:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	68da      	ldr	r2, [r3, #12]
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	2101      	movs	r1, #1
 8001f20:	430a      	orrs	r2, r1
 8001f22:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681a      	ldr	r2, [r3, #0]
 8001f28:	2380      	movs	r3, #128	; 0x80
 8001f2a:	05db      	lsls	r3, r3, #23
 8001f2c:	429a      	cmp	r2, r3
 8001f2e:	d009      	beq.n	8001f44 <HAL_TIM_Base_Start_IT+0x50>
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	4a13      	ldr	r2, [pc, #76]	; (8001f84 <HAL_TIM_Base_Start_IT+0x90>)
 8001f36:	4293      	cmp	r3, r2
 8001f38:	d004      	beq.n	8001f44 <HAL_TIM_Base_Start_IT+0x50>
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	4a12      	ldr	r2, [pc, #72]	; (8001f88 <HAL_TIM_Base_Start_IT+0x94>)
 8001f40:	4293      	cmp	r3, r2
 8001f42:	d111      	bne.n	8001f68 <HAL_TIM_Base_Start_IT+0x74>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	689b      	ldr	r3, [r3, #8]
 8001f4a:	2207      	movs	r2, #7
 8001f4c:	4013      	ands	r3, r2
 8001f4e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	2b06      	cmp	r3, #6
 8001f54:	d010      	beq.n	8001f78 <HAL_TIM_Base_Start_IT+0x84>
    {
      __HAL_TIM_ENABLE(htim);
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	681a      	ldr	r2, [r3, #0]
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	2101      	movs	r1, #1
 8001f62:	430a      	orrs	r2, r1
 8001f64:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001f66:	e007      	b.n	8001f78 <HAL_TIM_Base_Start_IT+0x84>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	681a      	ldr	r2, [r3, #0]
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	2101      	movs	r1, #1
 8001f74:	430a      	orrs	r2, r1
 8001f76:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001f78:	2300      	movs	r3, #0
}
 8001f7a:	0018      	movs	r0, r3
 8001f7c:	46bd      	mov	sp, r7
 8001f7e:	b004      	add	sp, #16
 8001f80:	bd80      	pop	{r7, pc}
 8001f82:	46c0      	nop			; (mov r8, r8)
 8001f84:	40010800 	.word	0x40010800
 8001f88:	40011400 	.word	0x40011400

08001f8c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	b082      	sub	sp, #8
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	691b      	ldr	r3, [r3, #16]
 8001f9a:	2202      	movs	r2, #2
 8001f9c:	4013      	ands	r3, r2
 8001f9e:	2b02      	cmp	r3, #2
 8001fa0:	d124      	bne.n	8001fec <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	68db      	ldr	r3, [r3, #12]
 8001fa8:	2202      	movs	r2, #2
 8001faa:	4013      	ands	r3, r2
 8001fac:	2b02      	cmp	r3, #2
 8001fae:	d11d      	bne.n	8001fec <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	2203      	movs	r2, #3
 8001fb6:	4252      	negs	r2, r2
 8001fb8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	2201      	movs	r2, #1
 8001fbe:	761a      	strb	r2, [r3, #24]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	699b      	ldr	r3, [r3, #24]
 8001fc6:	2203      	movs	r2, #3
 8001fc8:	4013      	ands	r3, r2
 8001fca:	d004      	beq.n	8001fd6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	0018      	movs	r0, r3
 8001fd0:	f000 f996 	bl	8002300 <HAL_TIM_IC_CaptureCallback>
 8001fd4:	e007      	b.n	8001fe6 <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	0018      	movs	r0, r3
 8001fda:	f000 f989 	bl	80022f0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	0018      	movs	r0, r3
 8001fe2:	f000 f995 	bl	8002310 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	2200      	movs	r2, #0
 8001fea:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	691b      	ldr	r3, [r3, #16]
 8001ff2:	2204      	movs	r2, #4
 8001ff4:	4013      	ands	r3, r2
 8001ff6:	2b04      	cmp	r3, #4
 8001ff8:	d125      	bne.n	8002046 <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	68db      	ldr	r3, [r3, #12]
 8002000:	2204      	movs	r2, #4
 8002002:	4013      	ands	r3, r2
 8002004:	2b04      	cmp	r3, #4
 8002006:	d11e      	bne.n	8002046 <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	2205      	movs	r2, #5
 800200e:	4252      	negs	r2, r2
 8002010:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	2202      	movs	r2, #2
 8002016:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	699a      	ldr	r2, [r3, #24]
 800201e:	23c0      	movs	r3, #192	; 0xc0
 8002020:	009b      	lsls	r3, r3, #2
 8002022:	4013      	ands	r3, r2
 8002024:	d004      	beq.n	8002030 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	0018      	movs	r0, r3
 800202a:	f000 f969 	bl	8002300 <HAL_TIM_IC_CaptureCallback>
 800202e:	e007      	b.n	8002040 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	0018      	movs	r0, r3
 8002034:	f000 f95c 	bl	80022f0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	0018      	movs	r0, r3
 800203c:	f000 f968 	bl	8002310 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	2200      	movs	r2, #0
 8002044:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	691b      	ldr	r3, [r3, #16]
 800204c:	2208      	movs	r2, #8
 800204e:	4013      	ands	r3, r2
 8002050:	2b08      	cmp	r3, #8
 8002052:	d124      	bne.n	800209e <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	68db      	ldr	r3, [r3, #12]
 800205a:	2208      	movs	r2, #8
 800205c:	4013      	ands	r3, r2
 800205e:	2b08      	cmp	r3, #8
 8002060:	d11d      	bne.n	800209e <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	2209      	movs	r2, #9
 8002068:	4252      	negs	r2, r2
 800206a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	2204      	movs	r2, #4
 8002070:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	69db      	ldr	r3, [r3, #28]
 8002078:	2203      	movs	r2, #3
 800207a:	4013      	ands	r3, r2
 800207c:	d004      	beq.n	8002088 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	0018      	movs	r0, r3
 8002082:	f000 f93d 	bl	8002300 <HAL_TIM_IC_CaptureCallback>
 8002086:	e007      	b.n	8002098 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	0018      	movs	r0, r3
 800208c:	f000 f930 	bl	80022f0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	0018      	movs	r0, r3
 8002094:	f000 f93c 	bl	8002310 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	2200      	movs	r2, #0
 800209c:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	691b      	ldr	r3, [r3, #16]
 80020a4:	2210      	movs	r2, #16
 80020a6:	4013      	ands	r3, r2
 80020a8:	2b10      	cmp	r3, #16
 80020aa:	d125      	bne.n	80020f8 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	68db      	ldr	r3, [r3, #12]
 80020b2:	2210      	movs	r2, #16
 80020b4:	4013      	ands	r3, r2
 80020b6:	2b10      	cmp	r3, #16
 80020b8:	d11e      	bne.n	80020f8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	2211      	movs	r2, #17
 80020c0:	4252      	negs	r2, r2
 80020c2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	2208      	movs	r2, #8
 80020c8:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	69da      	ldr	r2, [r3, #28]
 80020d0:	23c0      	movs	r3, #192	; 0xc0
 80020d2:	009b      	lsls	r3, r3, #2
 80020d4:	4013      	ands	r3, r2
 80020d6:	d004      	beq.n	80020e2 <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	0018      	movs	r0, r3
 80020dc:	f000 f910 	bl	8002300 <HAL_TIM_IC_CaptureCallback>
 80020e0:	e007      	b.n	80020f2 <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	0018      	movs	r0, r3
 80020e6:	f000 f903 	bl	80022f0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	0018      	movs	r0, r3
 80020ee:	f000 f90f 	bl	8002310 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	2200      	movs	r2, #0
 80020f6:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	691b      	ldr	r3, [r3, #16]
 80020fe:	2201      	movs	r2, #1
 8002100:	4013      	ands	r3, r2
 8002102:	2b01      	cmp	r3, #1
 8002104:	d10f      	bne.n	8002126 <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	68db      	ldr	r3, [r3, #12]
 800210c:	2201      	movs	r2, #1
 800210e:	4013      	ands	r3, r2
 8002110:	2b01      	cmp	r3, #1
 8002112:	d108      	bne.n	8002126 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	2202      	movs	r2, #2
 800211a:	4252      	negs	r2, r2
 800211c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	0018      	movs	r0, r3
 8002122:	f7fe fb03 	bl	800072c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	691b      	ldr	r3, [r3, #16]
 800212c:	2240      	movs	r2, #64	; 0x40
 800212e:	4013      	ands	r3, r2
 8002130:	2b40      	cmp	r3, #64	; 0x40
 8002132:	d10f      	bne.n	8002154 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	68db      	ldr	r3, [r3, #12]
 800213a:	2240      	movs	r2, #64	; 0x40
 800213c:	4013      	ands	r3, r2
 800213e:	2b40      	cmp	r3, #64	; 0x40
 8002140:	d108      	bne.n	8002154 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	2241      	movs	r2, #65	; 0x41
 8002148:	4252      	negs	r2, r2
 800214a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	0018      	movs	r0, r3
 8002150:	f000 f8e6 	bl	8002320 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002154:	46c0      	nop			; (mov r8, r8)
 8002156:	46bd      	mov	sp, r7
 8002158:	b002      	add	sp, #8
 800215a:	bd80      	pop	{r7, pc}

0800215c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800215c:	b580      	push	{r7, lr}
 800215e:	b084      	sub	sp, #16
 8002160:	af00      	add	r7, sp, #0
 8002162:	6078      	str	r0, [r7, #4]
 8002164:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	2238      	movs	r2, #56	; 0x38
 800216a:	5c9b      	ldrb	r3, [r3, r2]
 800216c:	2b01      	cmp	r3, #1
 800216e:	d101      	bne.n	8002174 <HAL_TIM_ConfigClockSource+0x18>
 8002170:	2302      	movs	r3, #2
 8002172:	e0b7      	b.n	80022e4 <HAL_TIM_ConfigClockSource+0x188>
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	2238      	movs	r2, #56	; 0x38
 8002178:	2101      	movs	r1, #1
 800217a:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	2239      	movs	r2, #57	; 0x39
 8002180:	2102      	movs	r1, #2
 8002182:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	689b      	ldr	r3, [r3, #8]
 800218a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	2277      	movs	r2, #119	; 0x77
 8002190:	4393      	bics	r3, r2
 8002192:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	4a55      	ldr	r2, [pc, #340]	; (80022ec <HAL_TIM_ConfigClockSource+0x190>)
 8002198:	4013      	ands	r3, r2
 800219a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	68fa      	ldr	r2, [r7, #12]
 80021a2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80021a4:	683b      	ldr	r3, [r7, #0]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	2280      	movs	r2, #128	; 0x80
 80021aa:	0192      	lsls	r2, r2, #6
 80021ac:	4293      	cmp	r3, r2
 80021ae:	d040      	beq.n	8002232 <HAL_TIM_ConfigClockSource+0xd6>
 80021b0:	2280      	movs	r2, #128	; 0x80
 80021b2:	0192      	lsls	r2, r2, #6
 80021b4:	4293      	cmp	r3, r2
 80021b6:	d900      	bls.n	80021ba <HAL_TIM_ConfigClockSource+0x5e>
 80021b8:	e088      	b.n	80022cc <HAL_TIM_ConfigClockSource+0x170>
 80021ba:	2280      	movs	r2, #128	; 0x80
 80021bc:	0152      	lsls	r2, r2, #5
 80021be:	4293      	cmp	r3, r2
 80021c0:	d100      	bne.n	80021c4 <HAL_TIM_ConfigClockSource+0x68>
 80021c2:	e085      	b.n	80022d0 <HAL_TIM_ConfigClockSource+0x174>
 80021c4:	2280      	movs	r2, #128	; 0x80
 80021c6:	0152      	lsls	r2, r2, #5
 80021c8:	4293      	cmp	r3, r2
 80021ca:	d900      	bls.n	80021ce <HAL_TIM_ConfigClockSource+0x72>
 80021cc:	e07e      	b.n	80022cc <HAL_TIM_ConfigClockSource+0x170>
 80021ce:	2b70      	cmp	r3, #112	; 0x70
 80021d0:	d018      	beq.n	8002204 <HAL_TIM_ConfigClockSource+0xa8>
 80021d2:	d900      	bls.n	80021d6 <HAL_TIM_ConfigClockSource+0x7a>
 80021d4:	e07a      	b.n	80022cc <HAL_TIM_ConfigClockSource+0x170>
 80021d6:	2b60      	cmp	r3, #96	; 0x60
 80021d8:	d04f      	beq.n	800227a <HAL_TIM_ConfigClockSource+0x11e>
 80021da:	d900      	bls.n	80021de <HAL_TIM_ConfigClockSource+0x82>
 80021dc:	e076      	b.n	80022cc <HAL_TIM_ConfigClockSource+0x170>
 80021de:	2b50      	cmp	r3, #80	; 0x50
 80021e0:	d03b      	beq.n	800225a <HAL_TIM_ConfigClockSource+0xfe>
 80021e2:	d900      	bls.n	80021e6 <HAL_TIM_ConfigClockSource+0x8a>
 80021e4:	e072      	b.n	80022cc <HAL_TIM_ConfigClockSource+0x170>
 80021e6:	2b40      	cmp	r3, #64	; 0x40
 80021e8:	d057      	beq.n	800229a <HAL_TIM_ConfigClockSource+0x13e>
 80021ea:	d900      	bls.n	80021ee <HAL_TIM_ConfigClockSource+0x92>
 80021ec:	e06e      	b.n	80022cc <HAL_TIM_ConfigClockSource+0x170>
 80021ee:	2b30      	cmp	r3, #48	; 0x30
 80021f0:	d063      	beq.n	80022ba <HAL_TIM_ConfigClockSource+0x15e>
 80021f2:	d86b      	bhi.n	80022cc <HAL_TIM_ConfigClockSource+0x170>
 80021f4:	2b20      	cmp	r3, #32
 80021f6:	d060      	beq.n	80022ba <HAL_TIM_ConfigClockSource+0x15e>
 80021f8:	d868      	bhi.n	80022cc <HAL_TIM_ConfigClockSource+0x170>
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d05d      	beq.n	80022ba <HAL_TIM_ConfigClockSource+0x15e>
 80021fe:	2b10      	cmp	r3, #16
 8002200:	d05b      	beq.n	80022ba <HAL_TIM_ConfigClockSource+0x15e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8002202:	e063      	b.n	80022cc <HAL_TIM_ConfigClockSource+0x170>
      TIM_ETR_SetConfig(htim->Instance,
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	6818      	ldr	r0, [r3, #0]
 8002208:	683b      	ldr	r3, [r7, #0]
 800220a:	6899      	ldr	r1, [r3, #8]
 800220c:	683b      	ldr	r3, [r7, #0]
 800220e:	685a      	ldr	r2, [r3, #4]
 8002210:	683b      	ldr	r3, [r7, #0]
 8002212:	68db      	ldr	r3, [r3, #12]
 8002214:	f000 f95a 	bl	80024cc <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	689b      	ldr	r3, [r3, #8]
 800221e:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	2277      	movs	r2, #119	; 0x77
 8002224:	4313      	orrs	r3, r2
 8002226:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	68fa      	ldr	r2, [r7, #12]
 800222e:	609a      	str	r2, [r3, #8]
      break;
 8002230:	e04f      	b.n	80022d2 <HAL_TIM_ConfigClockSource+0x176>
      TIM_ETR_SetConfig(htim->Instance,
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	6818      	ldr	r0, [r3, #0]
 8002236:	683b      	ldr	r3, [r7, #0]
 8002238:	6899      	ldr	r1, [r3, #8]
 800223a:	683b      	ldr	r3, [r7, #0]
 800223c:	685a      	ldr	r2, [r3, #4]
 800223e:	683b      	ldr	r3, [r7, #0]
 8002240:	68db      	ldr	r3, [r3, #12]
 8002242:	f000 f943 	bl	80024cc <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	689a      	ldr	r2, [r3, #8]
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	2180      	movs	r1, #128	; 0x80
 8002252:	01c9      	lsls	r1, r1, #7
 8002254:	430a      	orrs	r2, r1
 8002256:	609a      	str	r2, [r3, #8]
      break;
 8002258:	e03b      	b.n	80022d2 <HAL_TIM_ConfigClockSource+0x176>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	6818      	ldr	r0, [r3, #0]
 800225e:	683b      	ldr	r3, [r7, #0]
 8002260:	6859      	ldr	r1, [r3, #4]
 8002262:	683b      	ldr	r3, [r7, #0]
 8002264:	68db      	ldr	r3, [r3, #12]
 8002266:	001a      	movs	r2, r3
 8002268:	f000 f8b6 	bl	80023d8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	2150      	movs	r1, #80	; 0x50
 8002272:	0018      	movs	r0, r3
 8002274:	f000 f910 	bl	8002498 <TIM_ITRx_SetConfig>
      break;
 8002278:	e02b      	b.n	80022d2 <HAL_TIM_ConfigClockSource+0x176>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	6818      	ldr	r0, [r3, #0]
 800227e:	683b      	ldr	r3, [r7, #0]
 8002280:	6859      	ldr	r1, [r3, #4]
 8002282:	683b      	ldr	r3, [r7, #0]
 8002284:	68db      	ldr	r3, [r3, #12]
 8002286:	001a      	movs	r2, r3
 8002288:	f000 f8d4 	bl	8002434 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	2160      	movs	r1, #96	; 0x60
 8002292:	0018      	movs	r0, r3
 8002294:	f000 f900 	bl	8002498 <TIM_ITRx_SetConfig>
      break;
 8002298:	e01b      	b.n	80022d2 <HAL_TIM_ConfigClockSource+0x176>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	6818      	ldr	r0, [r3, #0]
 800229e:	683b      	ldr	r3, [r7, #0]
 80022a0:	6859      	ldr	r1, [r3, #4]
 80022a2:	683b      	ldr	r3, [r7, #0]
 80022a4:	68db      	ldr	r3, [r3, #12]
 80022a6:	001a      	movs	r2, r3
 80022a8:	f000 f896 	bl	80023d8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	2140      	movs	r1, #64	; 0x40
 80022b2:	0018      	movs	r0, r3
 80022b4:	f000 f8f0 	bl	8002498 <TIM_ITRx_SetConfig>
      break;
 80022b8:	e00b      	b.n	80022d2 <HAL_TIM_ConfigClockSource+0x176>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681a      	ldr	r2, [r3, #0]
 80022be:	683b      	ldr	r3, [r7, #0]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	0019      	movs	r1, r3
 80022c4:	0010      	movs	r0, r2
 80022c6:	f000 f8e7 	bl	8002498 <TIM_ITRx_SetConfig>
        break;
 80022ca:	e002      	b.n	80022d2 <HAL_TIM_ConfigClockSource+0x176>
      break;
 80022cc:	46c0      	nop			; (mov r8, r8)
 80022ce:	e000      	b.n	80022d2 <HAL_TIM_ConfigClockSource+0x176>
      break;
 80022d0:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	2239      	movs	r2, #57	; 0x39
 80022d6:	2101      	movs	r1, #1
 80022d8:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	2238      	movs	r2, #56	; 0x38
 80022de:	2100      	movs	r1, #0
 80022e0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80022e2:	2300      	movs	r3, #0
}
 80022e4:	0018      	movs	r0, r3
 80022e6:	46bd      	mov	sp, r7
 80022e8:	b004      	add	sp, #16
 80022ea:	bd80      	pop	{r7, pc}
 80022ec:	ffff00ff 	.word	0xffff00ff

080022f0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80022f0:	b580      	push	{r7, lr}
 80022f2:	b082      	sub	sp, #8
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80022f8:	46c0      	nop			; (mov r8, r8)
 80022fa:	46bd      	mov	sp, r7
 80022fc:	b002      	add	sp, #8
 80022fe:	bd80      	pop	{r7, pc}

08002300 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002300:	b580      	push	{r7, lr}
 8002302:	b082      	sub	sp, #8
 8002304:	af00      	add	r7, sp, #0
 8002306:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002308:	46c0      	nop			; (mov r8, r8)
 800230a:	46bd      	mov	sp, r7
 800230c:	b002      	add	sp, #8
 800230e:	bd80      	pop	{r7, pc}

08002310 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002310:	b580      	push	{r7, lr}
 8002312:	b082      	sub	sp, #8
 8002314:	af00      	add	r7, sp, #0
 8002316:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002318:	46c0      	nop			; (mov r8, r8)
 800231a:	46bd      	mov	sp, r7
 800231c:	b002      	add	sp, #8
 800231e:	bd80      	pop	{r7, pc}

08002320 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002320:	b580      	push	{r7, lr}
 8002322:	b082      	sub	sp, #8
 8002324:	af00      	add	r7, sp, #0
 8002326:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002328:	46c0      	nop			; (mov r8, r8)
 800232a:	46bd      	mov	sp, r7
 800232c:	b002      	add	sp, #8
 800232e:	bd80      	pop	{r7, pc}

08002330 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002330:	b580      	push	{r7, lr}
 8002332:	b084      	sub	sp, #16
 8002334:	af00      	add	r7, sp, #0
 8002336:	6078      	str	r0, [r7, #4]
 8002338:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002340:	687a      	ldr	r2, [r7, #4]
 8002342:	2380      	movs	r3, #128	; 0x80
 8002344:	05db      	lsls	r3, r3, #23
 8002346:	429a      	cmp	r2, r3
 8002348:	d007      	beq.n	800235a <TIM_Base_SetConfig+0x2a>
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	4a1f      	ldr	r2, [pc, #124]	; (80023cc <TIM_Base_SetConfig+0x9c>)
 800234e:	4293      	cmp	r3, r2
 8002350:	d003      	beq.n	800235a <TIM_Base_SetConfig+0x2a>
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	4a1e      	ldr	r2, [pc, #120]	; (80023d0 <TIM_Base_SetConfig+0xa0>)
 8002356:	4293      	cmp	r3, r2
 8002358:	d108      	bne.n	800236c <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	2270      	movs	r2, #112	; 0x70
 800235e:	4393      	bics	r3, r2
 8002360:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002362:	683b      	ldr	r3, [r7, #0]
 8002364:	685b      	ldr	r3, [r3, #4]
 8002366:	68fa      	ldr	r2, [r7, #12]
 8002368:	4313      	orrs	r3, r2
 800236a:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800236c:	687a      	ldr	r2, [r7, #4]
 800236e:	2380      	movs	r3, #128	; 0x80
 8002370:	05db      	lsls	r3, r3, #23
 8002372:	429a      	cmp	r2, r3
 8002374:	d007      	beq.n	8002386 <TIM_Base_SetConfig+0x56>
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	4a14      	ldr	r2, [pc, #80]	; (80023cc <TIM_Base_SetConfig+0x9c>)
 800237a:	4293      	cmp	r3, r2
 800237c:	d003      	beq.n	8002386 <TIM_Base_SetConfig+0x56>
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	4a13      	ldr	r2, [pc, #76]	; (80023d0 <TIM_Base_SetConfig+0xa0>)
 8002382:	4293      	cmp	r3, r2
 8002384:	d108      	bne.n	8002398 <TIM_Base_SetConfig+0x68>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	4a12      	ldr	r2, [pc, #72]	; (80023d4 <TIM_Base_SetConfig+0xa4>)
 800238a:	4013      	ands	r3, r2
 800238c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800238e:	683b      	ldr	r3, [r7, #0]
 8002390:	68db      	ldr	r3, [r3, #12]
 8002392:	68fa      	ldr	r2, [r7, #12]
 8002394:	4313      	orrs	r3, r2
 8002396:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	2280      	movs	r2, #128	; 0x80
 800239c:	4393      	bics	r3, r2
 800239e:	001a      	movs	r2, r3
 80023a0:	683b      	ldr	r3, [r7, #0]
 80023a2:	691b      	ldr	r3, [r3, #16]
 80023a4:	4313      	orrs	r3, r2
 80023a6:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	68fa      	ldr	r2, [r7, #12]
 80023ac:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80023ae:	683b      	ldr	r3, [r7, #0]
 80023b0:	689a      	ldr	r2, [r3, #8]
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80023b6:	683b      	ldr	r3, [r7, #0]
 80023b8:	681a      	ldr	r2, [r3, #0]
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	629a      	str	r2, [r3, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	2201      	movs	r2, #1
 80023c2:	615a      	str	r2, [r3, #20]
}
 80023c4:	46c0      	nop			; (mov r8, r8)
 80023c6:	46bd      	mov	sp, r7
 80023c8:	b004      	add	sp, #16
 80023ca:	bd80      	pop	{r7, pc}
 80023cc:	40010800 	.word	0x40010800
 80023d0:	40011400 	.word	0x40011400
 80023d4:	fffffcff 	.word	0xfffffcff

080023d8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	b086      	sub	sp, #24
 80023dc:	af00      	add	r7, sp, #0
 80023de:	60f8      	str	r0, [r7, #12]
 80023e0:	60b9      	str	r1, [r7, #8]
 80023e2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	6a1b      	ldr	r3, [r3, #32]
 80023e8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	6a1b      	ldr	r3, [r3, #32]
 80023ee:	2201      	movs	r2, #1
 80023f0:	4393      	bics	r3, r2
 80023f2:	001a      	movs	r2, r3
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	699b      	ldr	r3, [r3, #24]
 80023fc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80023fe:	693b      	ldr	r3, [r7, #16]
 8002400:	22f0      	movs	r2, #240	; 0xf0
 8002402:	4393      	bics	r3, r2
 8002404:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	011b      	lsls	r3, r3, #4
 800240a:	693a      	ldr	r2, [r7, #16]
 800240c:	4313      	orrs	r3, r2
 800240e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002410:	697b      	ldr	r3, [r7, #20]
 8002412:	220a      	movs	r2, #10
 8002414:	4393      	bics	r3, r2
 8002416:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002418:	697a      	ldr	r2, [r7, #20]
 800241a:	68bb      	ldr	r3, [r7, #8]
 800241c:	4313      	orrs	r3, r2
 800241e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	693a      	ldr	r2, [r7, #16]
 8002424:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	697a      	ldr	r2, [r7, #20]
 800242a:	621a      	str	r2, [r3, #32]
}
 800242c:	46c0      	nop			; (mov r8, r8)
 800242e:	46bd      	mov	sp, r7
 8002430:	b006      	add	sp, #24
 8002432:	bd80      	pop	{r7, pc}

08002434 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002434:	b580      	push	{r7, lr}
 8002436:	b086      	sub	sp, #24
 8002438:	af00      	add	r7, sp, #0
 800243a:	60f8      	str	r0, [r7, #12]
 800243c:	60b9      	str	r1, [r7, #8]
 800243e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	6a1b      	ldr	r3, [r3, #32]
 8002444:	2210      	movs	r2, #16
 8002446:	4393      	bics	r3, r2
 8002448:	001a      	movs	r2, r3
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	699b      	ldr	r3, [r3, #24]
 8002452:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	6a1b      	ldr	r3, [r3, #32]
 8002458:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800245a:	697b      	ldr	r3, [r7, #20]
 800245c:	4a0d      	ldr	r2, [pc, #52]	; (8002494 <TIM_TI2_ConfigInputStage+0x60>)
 800245e:	4013      	ands	r3, r2
 8002460:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	031b      	lsls	r3, r3, #12
 8002466:	697a      	ldr	r2, [r7, #20]
 8002468:	4313      	orrs	r3, r2
 800246a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800246c:	693b      	ldr	r3, [r7, #16]
 800246e:	22a0      	movs	r2, #160	; 0xa0
 8002470:	4393      	bics	r3, r2
 8002472:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002474:	68bb      	ldr	r3, [r7, #8]
 8002476:	011b      	lsls	r3, r3, #4
 8002478:	693a      	ldr	r2, [r7, #16]
 800247a:	4313      	orrs	r3, r2
 800247c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	697a      	ldr	r2, [r7, #20]
 8002482:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	693a      	ldr	r2, [r7, #16]
 8002488:	621a      	str	r2, [r3, #32]
}
 800248a:	46c0      	nop			; (mov r8, r8)
 800248c:	46bd      	mov	sp, r7
 800248e:	b006      	add	sp, #24
 8002490:	bd80      	pop	{r7, pc}
 8002492:	46c0      	nop			; (mov r8, r8)
 8002494:	ffff0fff 	.word	0xffff0fff

08002498 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002498:	b580      	push	{r7, lr}
 800249a:	b084      	sub	sp, #16
 800249c:	af00      	add	r7, sp, #0
 800249e:	6078      	str	r0, [r7, #4]
 80024a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	689b      	ldr	r3, [r3, #8]
 80024a6:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	2270      	movs	r2, #112	; 0x70
 80024ac:	4393      	bics	r3, r2
 80024ae:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80024b0:	683a      	ldr	r2, [r7, #0]
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	4313      	orrs	r3, r2
 80024b6:	2207      	movs	r2, #7
 80024b8:	4313      	orrs	r3, r2
 80024ba:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	68fa      	ldr	r2, [r7, #12]
 80024c0:	609a      	str	r2, [r3, #8]
}
 80024c2:	46c0      	nop			; (mov r8, r8)
 80024c4:	46bd      	mov	sp, r7
 80024c6:	b004      	add	sp, #16
 80024c8:	bd80      	pop	{r7, pc}
	...

080024cc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                              uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80024cc:	b580      	push	{r7, lr}
 80024ce:	b086      	sub	sp, #24
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	60f8      	str	r0, [r7, #12]
 80024d4:	60b9      	str	r1, [r7, #8]
 80024d6:	607a      	str	r2, [r7, #4]
 80024d8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	689b      	ldr	r3, [r3, #8]
 80024de:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80024e0:	697b      	ldr	r3, [r7, #20]
 80024e2:	4a09      	ldr	r2, [pc, #36]	; (8002508 <TIM_ETR_SetConfig+0x3c>)
 80024e4:	4013      	ands	r3, r2
 80024e6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80024e8:	683b      	ldr	r3, [r7, #0]
 80024ea:	021a      	lsls	r2, r3, #8
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	431a      	orrs	r2, r3
 80024f0:	68bb      	ldr	r3, [r7, #8]
 80024f2:	4313      	orrs	r3, r2
 80024f4:	697a      	ldr	r2, [r7, #20]
 80024f6:	4313      	orrs	r3, r2
 80024f8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	697a      	ldr	r2, [r7, #20]
 80024fe:	609a      	str	r2, [r3, #8]
}
 8002500:	46c0      	nop			; (mov r8, r8)
 8002502:	46bd      	mov	sp, r7
 8002504:	b006      	add	sp, #24
 8002506:	bd80      	pop	{r7, pc}
 8002508:	ffff00ff 	.word	0xffff00ff

0800250c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800250c:	b580      	push	{r7, lr}
 800250e:	b084      	sub	sp, #16
 8002510:	af00      	add	r7, sp, #0
 8002512:	6078      	str	r0, [r7, #4]
 8002514:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	2238      	movs	r2, #56	; 0x38
 800251a:	5c9b      	ldrb	r3, [r3, r2]
 800251c:	2b01      	cmp	r3, #1
 800251e:	d101      	bne.n	8002524 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002520:	2302      	movs	r3, #2
 8002522:	e042      	b.n	80025aa <HAL_TIMEx_MasterConfigSynchronization+0x9e>
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	2238      	movs	r2, #56	; 0x38
 8002528:	2101      	movs	r1, #1
 800252a:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	2239      	movs	r2, #57	; 0x39
 8002530:	2102      	movs	r1, #2
 8002532:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	685b      	ldr	r3, [r3, #4]
 800253a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	689b      	ldr	r3, [r3, #8]
 8002542:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	2270      	movs	r2, #112	; 0x70
 8002548:	4393      	bics	r3, r2
 800254a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800254c:	683b      	ldr	r3, [r7, #0]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	68fa      	ldr	r2, [r7, #12]
 8002552:	4313      	orrs	r3, r2
 8002554:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	68fa      	ldr	r2, [r7, #12]
 800255c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681a      	ldr	r2, [r3, #0]
 8002562:	2380      	movs	r3, #128	; 0x80
 8002564:	05db      	lsls	r3, r3, #23
 8002566:	429a      	cmp	r2, r3
 8002568:	d009      	beq.n	800257e <HAL_TIMEx_MasterConfigSynchronization+0x72>
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	4a11      	ldr	r2, [pc, #68]	; (80025b4 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002570:	4293      	cmp	r3, r2
 8002572:	d004      	beq.n	800257e <HAL_TIMEx_MasterConfigSynchronization+0x72>
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	4a0f      	ldr	r2, [pc, #60]	; (80025b8 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 800257a:	4293      	cmp	r3, r2
 800257c:	d10c      	bne.n	8002598 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800257e:	68bb      	ldr	r3, [r7, #8]
 8002580:	2280      	movs	r2, #128	; 0x80
 8002582:	4393      	bics	r3, r2
 8002584:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002586:	683b      	ldr	r3, [r7, #0]
 8002588:	685b      	ldr	r3, [r3, #4]
 800258a:	68ba      	ldr	r2, [r7, #8]
 800258c:	4313      	orrs	r3, r2
 800258e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	68ba      	ldr	r2, [r7, #8]
 8002596:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	2239      	movs	r2, #57	; 0x39
 800259c:	2101      	movs	r1, #1
 800259e:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	2238      	movs	r2, #56	; 0x38
 80025a4:	2100      	movs	r1, #0
 80025a6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80025a8:	2300      	movs	r3, #0
}
 80025aa:	0018      	movs	r0, r3
 80025ac:	46bd      	mov	sp, r7
 80025ae:	b004      	add	sp, #16
 80025b0:	bd80      	pop	{r7, pc}
 80025b2:	46c0      	nop			; (mov r8, r8)
 80025b4:	40010800 	.word	0x40010800
 80025b8:	40011400 	.word	0x40011400

080025bc <__errno>:
 80025bc:	4b01      	ldr	r3, [pc, #4]	; (80025c4 <__errno+0x8>)
 80025be:	6818      	ldr	r0, [r3, #0]
 80025c0:	4770      	bx	lr
 80025c2:	46c0      	nop			; (mov r8, r8)
 80025c4:	2000000c 	.word	0x2000000c

080025c8 <__libc_init_array>:
 80025c8:	b570      	push	{r4, r5, r6, lr}
 80025ca:	2600      	movs	r6, #0
 80025cc:	4d0c      	ldr	r5, [pc, #48]	; (8002600 <__libc_init_array+0x38>)
 80025ce:	4c0d      	ldr	r4, [pc, #52]	; (8002604 <__libc_init_array+0x3c>)
 80025d0:	1b64      	subs	r4, r4, r5
 80025d2:	10a4      	asrs	r4, r4, #2
 80025d4:	42a6      	cmp	r6, r4
 80025d6:	d109      	bne.n	80025ec <__libc_init_array+0x24>
 80025d8:	2600      	movs	r6, #0
 80025da:	f000 fd31 	bl	8003040 <_init>
 80025de:	4d0a      	ldr	r5, [pc, #40]	; (8002608 <__libc_init_array+0x40>)
 80025e0:	4c0a      	ldr	r4, [pc, #40]	; (800260c <__libc_init_array+0x44>)
 80025e2:	1b64      	subs	r4, r4, r5
 80025e4:	10a4      	asrs	r4, r4, #2
 80025e6:	42a6      	cmp	r6, r4
 80025e8:	d105      	bne.n	80025f6 <__libc_init_array+0x2e>
 80025ea:	bd70      	pop	{r4, r5, r6, pc}
 80025ec:	00b3      	lsls	r3, r6, #2
 80025ee:	58eb      	ldr	r3, [r5, r3]
 80025f0:	4798      	blx	r3
 80025f2:	3601      	adds	r6, #1
 80025f4:	e7ee      	b.n	80025d4 <__libc_init_array+0xc>
 80025f6:	00b3      	lsls	r3, r6, #2
 80025f8:	58eb      	ldr	r3, [r5, r3]
 80025fa:	4798      	blx	r3
 80025fc:	3601      	adds	r6, #1
 80025fe:	e7f2      	b.n	80025e6 <__libc_init_array+0x1e>
 8002600:	080030f4 	.word	0x080030f4
 8002604:	080030f4 	.word	0x080030f4
 8002608:	080030f4 	.word	0x080030f4
 800260c:	080030f8 	.word	0x080030f8

08002610 <memset>:
 8002610:	0003      	movs	r3, r0
 8002612:	1882      	adds	r2, r0, r2
 8002614:	4293      	cmp	r3, r2
 8002616:	d100      	bne.n	800261a <memset+0xa>
 8002618:	4770      	bx	lr
 800261a:	7019      	strb	r1, [r3, #0]
 800261c:	3301      	adds	r3, #1
 800261e:	e7f9      	b.n	8002614 <memset+0x4>

08002620 <_puts_r>:
 8002620:	b570      	push	{r4, r5, r6, lr}
 8002622:	0005      	movs	r5, r0
 8002624:	000e      	movs	r6, r1
 8002626:	2800      	cmp	r0, #0
 8002628:	d004      	beq.n	8002634 <_puts_r+0x14>
 800262a:	6983      	ldr	r3, [r0, #24]
 800262c:	2b00      	cmp	r3, #0
 800262e:	d101      	bne.n	8002634 <_puts_r+0x14>
 8002630:	f000 fa6e 	bl	8002b10 <__sinit>
 8002634:	69ab      	ldr	r3, [r5, #24]
 8002636:	68ac      	ldr	r4, [r5, #8]
 8002638:	2b00      	cmp	r3, #0
 800263a:	d102      	bne.n	8002642 <_puts_r+0x22>
 800263c:	0028      	movs	r0, r5
 800263e:	f000 fa67 	bl	8002b10 <__sinit>
 8002642:	4b2d      	ldr	r3, [pc, #180]	; (80026f8 <_puts_r+0xd8>)
 8002644:	429c      	cmp	r4, r3
 8002646:	d122      	bne.n	800268e <_puts_r+0x6e>
 8002648:	686c      	ldr	r4, [r5, #4]
 800264a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800264c:	07db      	lsls	r3, r3, #31
 800264e:	d405      	bmi.n	800265c <_puts_r+0x3c>
 8002650:	89a3      	ldrh	r3, [r4, #12]
 8002652:	059b      	lsls	r3, r3, #22
 8002654:	d402      	bmi.n	800265c <_puts_r+0x3c>
 8002656:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002658:	f000 fafb 	bl	8002c52 <__retarget_lock_acquire_recursive>
 800265c:	89a3      	ldrh	r3, [r4, #12]
 800265e:	071b      	lsls	r3, r3, #28
 8002660:	d502      	bpl.n	8002668 <_puts_r+0x48>
 8002662:	6923      	ldr	r3, [r4, #16]
 8002664:	2b00      	cmp	r3, #0
 8002666:	d129      	bne.n	80026bc <_puts_r+0x9c>
 8002668:	0021      	movs	r1, r4
 800266a:	0028      	movs	r0, r5
 800266c:	f000 f8aa 	bl	80027c4 <__swsetup_r>
 8002670:	2800      	cmp	r0, #0
 8002672:	d023      	beq.n	80026bc <_puts_r+0x9c>
 8002674:	2501      	movs	r5, #1
 8002676:	426d      	negs	r5, r5
 8002678:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800267a:	07db      	lsls	r3, r3, #31
 800267c:	d405      	bmi.n	800268a <_puts_r+0x6a>
 800267e:	89a3      	ldrh	r3, [r4, #12]
 8002680:	059b      	lsls	r3, r3, #22
 8002682:	d402      	bmi.n	800268a <_puts_r+0x6a>
 8002684:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002686:	f000 fae5 	bl	8002c54 <__retarget_lock_release_recursive>
 800268a:	0028      	movs	r0, r5
 800268c:	bd70      	pop	{r4, r5, r6, pc}
 800268e:	4b1b      	ldr	r3, [pc, #108]	; (80026fc <_puts_r+0xdc>)
 8002690:	429c      	cmp	r4, r3
 8002692:	d101      	bne.n	8002698 <_puts_r+0x78>
 8002694:	68ac      	ldr	r4, [r5, #8]
 8002696:	e7d8      	b.n	800264a <_puts_r+0x2a>
 8002698:	4b19      	ldr	r3, [pc, #100]	; (8002700 <_puts_r+0xe0>)
 800269a:	429c      	cmp	r4, r3
 800269c:	d1d5      	bne.n	800264a <_puts_r+0x2a>
 800269e:	68ec      	ldr	r4, [r5, #12]
 80026a0:	e7d3      	b.n	800264a <_puts_r+0x2a>
 80026a2:	3601      	adds	r6, #1
 80026a4:	60a3      	str	r3, [r4, #8]
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	da04      	bge.n	80026b4 <_puts_r+0x94>
 80026aa:	69a2      	ldr	r2, [r4, #24]
 80026ac:	429a      	cmp	r2, r3
 80026ae:	dc16      	bgt.n	80026de <_puts_r+0xbe>
 80026b0:	290a      	cmp	r1, #10
 80026b2:	d014      	beq.n	80026de <_puts_r+0xbe>
 80026b4:	6823      	ldr	r3, [r4, #0]
 80026b6:	1c5a      	adds	r2, r3, #1
 80026b8:	6022      	str	r2, [r4, #0]
 80026ba:	7019      	strb	r1, [r3, #0]
 80026bc:	68a3      	ldr	r3, [r4, #8]
 80026be:	7831      	ldrb	r1, [r6, #0]
 80026c0:	3b01      	subs	r3, #1
 80026c2:	2900      	cmp	r1, #0
 80026c4:	d1ed      	bne.n	80026a2 <_puts_r+0x82>
 80026c6:	60a3      	str	r3, [r4, #8]
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	da0f      	bge.n	80026ec <_puts_r+0xcc>
 80026cc:	0028      	movs	r0, r5
 80026ce:	0022      	movs	r2, r4
 80026d0:	310a      	adds	r1, #10
 80026d2:	f000 f821 	bl	8002718 <__swbuf_r>
 80026d6:	250a      	movs	r5, #10
 80026d8:	1c43      	adds	r3, r0, #1
 80026da:	d1cd      	bne.n	8002678 <_puts_r+0x58>
 80026dc:	e7ca      	b.n	8002674 <_puts_r+0x54>
 80026de:	0022      	movs	r2, r4
 80026e0:	0028      	movs	r0, r5
 80026e2:	f000 f819 	bl	8002718 <__swbuf_r>
 80026e6:	1c43      	adds	r3, r0, #1
 80026e8:	d1e8      	bne.n	80026bc <_puts_r+0x9c>
 80026ea:	e7c3      	b.n	8002674 <_puts_r+0x54>
 80026ec:	250a      	movs	r5, #10
 80026ee:	6823      	ldr	r3, [r4, #0]
 80026f0:	1c5a      	adds	r2, r3, #1
 80026f2:	6022      	str	r2, [r4, #0]
 80026f4:	701d      	strb	r5, [r3, #0]
 80026f6:	e7bf      	b.n	8002678 <_puts_r+0x58>
 80026f8:	080030ac 	.word	0x080030ac
 80026fc:	080030cc 	.word	0x080030cc
 8002700:	0800308c 	.word	0x0800308c

08002704 <puts>:
 8002704:	b510      	push	{r4, lr}
 8002706:	4b03      	ldr	r3, [pc, #12]	; (8002714 <puts+0x10>)
 8002708:	0001      	movs	r1, r0
 800270a:	6818      	ldr	r0, [r3, #0]
 800270c:	f7ff ff88 	bl	8002620 <_puts_r>
 8002710:	bd10      	pop	{r4, pc}
 8002712:	46c0      	nop			; (mov r8, r8)
 8002714:	2000000c 	.word	0x2000000c

08002718 <__swbuf_r>:
 8002718:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800271a:	0005      	movs	r5, r0
 800271c:	000e      	movs	r6, r1
 800271e:	0014      	movs	r4, r2
 8002720:	2800      	cmp	r0, #0
 8002722:	d004      	beq.n	800272e <__swbuf_r+0x16>
 8002724:	6983      	ldr	r3, [r0, #24]
 8002726:	2b00      	cmp	r3, #0
 8002728:	d101      	bne.n	800272e <__swbuf_r+0x16>
 800272a:	f000 f9f1 	bl	8002b10 <__sinit>
 800272e:	4b22      	ldr	r3, [pc, #136]	; (80027b8 <__swbuf_r+0xa0>)
 8002730:	429c      	cmp	r4, r3
 8002732:	d12e      	bne.n	8002792 <__swbuf_r+0x7a>
 8002734:	686c      	ldr	r4, [r5, #4]
 8002736:	69a3      	ldr	r3, [r4, #24]
 8002738:	60a3      	str	r3, [r4, #8]
 800273a:	89a3      	ldrh	r3, [r4, #12]
 800273c:	071b      	lsls	r3, r3, #28
 800273e:	d532      	bpl.n	80027a6 <__swbuf_r+0x8e>
 8002740:	6923      	ldr	r3, [r4, #16]
 8002742:	2b00      	cmp	r3, #0
 8002744:	d02f      	beq.n	80027a6 <__swbuf_r+0x8e>
 8002746:	6823      	ldr	r3, [r4, #0]
 8002748:	6922      	ldr	r2, [r4, #16]
 800274a:	b2f7      	uxtb	r7, r6
 800274c:	1a98      	subs	r0, r3, r2
 800274e:	6963      	ldr	r3, [r4, #20]
 8002750:	b2f6      	uxtb	r6, r6
 8002752:	4283      	cmp	r3, r0
 8002754:	dc05      	bgt.n	8002762 <__swbuf_r+0x4a>
 8002756:	0021      	movs	r1, r4
 8002758:	0028      	movs	r0, r5
 800275a:	f000 f937 	bl	80029cc <_fflush_r>
 800275e:	2800      	cmp	r0, #0
 8002760:	d127      	bne.n	80027b2 <__swbuf_r+0x9a>
 8002762:	68a3      	ldr	r3, [r4, #8]
 8002764:	3001      	adds	r0, #1
 8002766:	3b01      	subs	r3, #1
 8002768:	60a3      	str	r3, [r4, #8]
 800276a:	6823      	ldr	r3, [r4, #0]
 800276c:	1c5a      	adds	r2, r3, #1
 800276e:	6022      	str	r2, [r4, #0]
 8002770:	701f      	strb	r7, [r3, #0]
 8002772:	6963      	ldr	r3, [r4, #20]
 8002774:	4283      	cmp	r3, r0
 8002776:	d004      	beq.n	8002782 <__swbuf_r+0x6a>
 8002778:	89a3      	ldrh	r3, [r4, #12]
 800277a:	07db      	lsls	r3, r3, #31
 800277c:	d507      	bpl.n	800278e <__swbuf_r+0x76>
 800277e:	2e0a      	cmp	r6, #10
 8002780:	d105      	bne.n	800278e <__swbuf_r+0x76>
 8002782:	0021      	movs	r1, r4
 8002784:	0028      	movs	r0, r5
 8002786:	f000 f921 	bl	80029cc <_fflush_r>
 800278a:	2800      	cmp	r0, #0
 800278c:	d111      	bne.n	80027b2 <__swbuf_r+0x9a>
 800278e:	0030      	movs	r0, r6
 8002790:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002792:	4b0a      	ldr	r3, [pc, #40]	; (80027bc <__swbuf_r+0xa4>)
 8002794:	429c      	cmp	r4, r3
 8002796:	d101      	bne.n	800279c <__swbuf_r+0x84>
 8002798:	68ac      	ldr	r4, [r5, #8]
 800279a:	e7cc      	b.n	8002736 <__swbuf_r+0x1e>
 800279c:	4b08      	ldr	r3, [pc, #32]	; (80027c0 <__swbuf_r+0xa8>)
 800279e:	429c      	cmp	r4, r3
 80027a0:	d1c9      	bne.n	8002736 <__swbuf_r+0x1e>
 80027a2:	68ec      	ldr	r4, [r5, #12]
 80027a4:	e7c7      	b.n	8002736 <__swbuf_r+0x1e>
 80027a6:	0021      	movs	r1, r4
 80027a8:	0028      	movs	r0, r5
 80027aa:	f000 f80b 	bl	80027c4 <__swsetup_r>
 80027ae:	2800      	cmp	r0, #0
 80027b0:	d0c9      	beq.n	8002746 <__swbuf_r+0x2e>
 80027b2:	2601      	movs	r6, #1
 80027b4:	4276      	negs	r6, r6
 80027b6:	e7ea      	b.n	800278e <__swbuf_r+0x76>
 80027b8:	080030ac 	.word	0x080030ac
 80027bc:	080030cc 	.word	0x080030cc
 80027c0:	0800308c 	.word	0x0800308c

080027c4 <__swsetup_r>:
 80027c4:	4b37      	ldr	r3, [pc, #220]	; (80028a4 <__swsetup_r+0xe0>)
 80027c6:	b570      	push	{r4, r5, r6, lr}
 80027c8:	681d      	ldr	r5, [r3, #0]
 80027ca:	0006      	movs	r6, r0
 80027cc:	000c      	movs	r4, r1
 80027ce:	2d00      	cmp	r5, #0
 80027d0:	d005      	beq.n	80027de <__swsetup_r+0x1a>
 80027d2:	69ab      	ldr	r3, [r5, #24]
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d102      	bne.n	80027de <__swsetup_r+0x1a>
 80027d8:	0028      	movs	r0, r5
 80027da:	f000 f999 	bl	8002b10 <__sinit>
 80027de:	4b32      	ldr	r3, [pc, #200]	; (80028a8 <__swsetup_r+0xe4>)
 80027e0:	429c      	cmp	r4, r3
 80027e2:	d10f      	bne.n	8002804 <__swsetup_r+0x40>
 80027e4:	686c      	ldr	r4, [r5, #4]
 80027e6:	230c      	movs	r3, #12
 80027e8:	5ee2      	ldrsh	r2, [r4, r3]
 80027ea:	b293      	uxth	r3, r2
 80027ec:	0711      	lsls	r1, r2, #28
 80027ee:	d42d      	bmi.n	800284c <__swsetup_r+0x88>
 80027f0:	06d9      	lsls	r1, r3, #27
 80027f2:	d411      	bmi.n	8002818 <__swsetup_r+0x54>
 80027f4:	2309      	movs	r3, #9
 80027f6:	2001      	movs	r0, #1
 80027f8:	6033      	str	r3, [r6, #0]
 80027fa:	3337      	adds	r3, #55	; 0x37
 80027fc:	4313      	orrs	r3, r2
 80027fe:	81a3      	strh	r3, [r4, #12]
 8002800:	4240      	negs	r0, r0
 8002802:	bd70      	pop	{r4, r5, r6, pc}
 8002804:	4b29      	ldr	r3, [pc, #164]	; (80028ac <__swsetup_r+0xe8>)
 8002806:	429c      	cmp	r4, r3
 8002808:	d101      	bne.n	800280e <__swsetup_r+0x4a>
 800280a:	68ac      	ldr	r4, [r5, #8]
 800280c:	e7eb      	b.n	80027e6 <__swsetup_r+0x22>
 800280e:	4b28      	ldr	r3, [pc, #160]	; (80028b0 <__swsetup_r+0xec>)
 8002810:	429c      	cmp	r4, r3
 8002812:	d1e8      	bne.n	80027e6 <__swsetup_r+0x22>
 8002814:	68ec      	ldr	r4, [r5, #12]
 8002816:	e7e6      	b.n	80027e6 <__swsetup_r+0x22>
 8002818:	075b      	lsls	r3, r3, #29
 800281a:	d513      	bpl.n	8002844 <__swsetup_r+0x80>
 800281c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800281e:	2900      	cmp	r1, #0
 8002820:	d008      	beq.n	8002834 <__swsetup_r+0x70>
 8002822:	0023      	movs	r3, r4
 8002824:	3344      	adds	r3, #68	; 0x44
 8002826:	4299      	cmp	r1, r3
 8002828:	d002      	beq.n	8002830 <__swsetup_r+0x6c>
 800282a:	0030      	movs	r0, r6
 800282c:	f000 fa80 	bl	8002d30 <_free_r>
 8002830:	2300      	movs	r3, #0
 8002832:	6363      	str	r3, [r4, #52]	; 0x34
 8002834:	2224      	movs	r2, #36	; 0x24
 8002836:	89a3      	ldrh	r3, [r4, #12]
 8002838:	4393      	bics	r3, r2
 800283a:	81a3      	strh	r3, [r4, #12]
 800283c:	2300      	movs	r3, #0
 800283e:	6063      	str	r3, [r4, #4]
 8002840:	6923      	ldr	r3, [r4, #16]
 8002842:	6023      	str	r3, [r4, #0]
 8002844:	2308      	movs	r3, #8
 8002846:	89a2      	ldrh	r2, [r4, #12]
 8002848:	4313      	orrs	r3, r2
 800284a:	81a3      	strh	r3, [r4, #12]
 800284c:	6923      	ldr	r3, [r4, #16]
 800284e:	2b00      	cmp	r3, #0
 8002850:	d10b      	bne.n	800286a <__swsetup_r+0xa6>
 8002852:	21a0      	movs	r1, #160	; 0xa0
 8002854:	2280      	movs	r2, #128	; 0x80
 8002856:	89a3      	ldrh	r3, [r4, #12]
 8002858:	0089      	lsls	r1, r1, #2
 800285a:	0092      	lsls	r2, r2, #2
 800285c:	400b      	ands	r3, r1
 800285e:	4293      	cmp	r3, r2
 8002860:	d003      	beq.n	800286a <__swsetup_r+0xa6>
 8002862:	0021      	movs	r1, r4
 8002864:	0030      	movs	r0, r6
 8002866:	f000 fa1f 	bl	8002ca8 <__smakebuf_r>
 800286a:	220c      	movs	r2, #12
 800286c:	5ea3      	ldrsh	r3, [r4, r2]
 800286e:	2001      	movs	r0, #1
 8002870:	001a      	movs	r2, r3
 8002872:	b299      	uxth	r1, r3
 8002874:	4002      	ands	r2, r0
 8002876:	4203      	tst	r3, r0
 8002878:	d00f      	beq.n	800289a <__swsetup_r+0xd6>
 800287a:	2200      	movs	r2, #0
 800287c:	60a2      	str	r2, [r4, #8]
 800287e:	6962      	ldr	r2, [r4, #20]
 8002880:	4252      	negs	r2, r2
 8002882:	61a2      	str	r2, [r4, #24]
 8002884:	2000      	movs	r0, #0
 8002886:	6922      	ldr	r2, [r4, #16]
 8002888:	4282      	cmp	r2, r0
 800288a:	d1ba      	bne.n	8002802 <__swsetup_r+0x3e>
 800288c:	060a      	lsls	r2, r1, #24
 800288e:	d5b8      	bpl.n	8002802 <__swsetup_r+0x3e>
 8002890:	2240      	movs	r2, #64	; 0x40
 8002892:	4313      	orrs	r3, r2
 8002894:	81a3      	strh	r3, [r4, #12]
 8002896:	3801      	subs	r0, #1
 8002898:	e7b3      	b.n	8002802 <__swsetup_r+0x3e>
 800289a:	0788      	lsls	r0, r1, #30
 800289c:	d400      	bmi.n	80028a0 <__swsetup_r+0xdc>
 800289e:	6962      	ldr	r2, [r4, #20]
 80028a0:	60a2      	str	r2, [r4, #8]
 80028a2:	e7ef      	b.n	8002884 <__swsetup_r+0xc0>
 80028a4:	2000000c 	.word	0x2000000c
 80028a8:	080030ac 	.word	0x080030ac
 80028ac:	080030cc 	.word	0x080030cc
 80028b0:	0800308c 	.word	0x0800308c

080028b4 <__sflush_r>:
 80028b4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80028b6:	898b      	ldrh	r3, [r1, #12]
 80028b8:	0005      	movs	r5, r0
 80028ba:	000c      	movs	r4, r1
 80028bc:	071a      	lsls	r2, r3, #28
 80028be:	d45f      	bmi.n	8002980 <__sflush_r+0xcc>
 80028c0:	684a      	ldr	r2, [r1, #4]
 80028c2:	2a00      	cmp	r2, #0
 80028c4:	dc04      	bgt.n	80028d0 <__sflush_r+0x1c>
 80028c6:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 80028c8:	2a00      	cmp	r2, #0
 80028ca:	dc01      	bgt.n	80028d0 <__sflush_r+0x1c>
 80028cc:	2000      	movs	r0, #0
 80028ce:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80028d0:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 80028d2:	2f00      	cmp	r7, #0
 80028d4:	d0fa      	beq.n	80028cc <__sflush_r+0x18>
 80028d6:	2200      	movs	r2, #0
 80028d8:	2180      	movs	r1, #128	; 0x80
 80028da:	682e      	ldr	r6, [r5, #0]
 80028dc:	602a      	str	r2, [r5, #0]
 80028de:	001a      	movs	r2, r3
 80028e0:	0149      	lsls	r1, r1, #5
 80028e2:	400a      	ands	r2, r1
 80028e4:	420b      	tst	r3, r1
 80028e6:	d034      	beq.n	8002952 <__sflush_r+0x9e>
 80028e8:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80028ea:	89a3      	ldrh	r3, [r4, #12]
 80028ec:	075b      	lsls	r3, r3, #29
 80028ee:	d506      	bpl.n	80028fe <__sflush_r+0x4a>
 80028f0:	6863      	ldr	r3, [r4, #4]
 80028f2:	1ac0      	subs	r0, r0, r3
 80028f4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d001      	beq.n	80028fe <__sflush_r+0x4a>
 80028fa:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80028fc:	1ac0      	subs	r0, r0, r3
 80028fe:	0002      	movs	r2, r0
 8002900:	6a21      	ldr	r1, [r4, #32]
 8002902:	2300      	movs	r3, #0
 8002904:	0028      	movs	r0, r5
 8002906:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8002908:	47b8      	blx	r7
 800290a:	89a1      	ldrh	r1, [r4, #12]
 800290c:	1c43      	adds	r3, r0, #1
 800290e:	d106      	bne.n	800291e <__sflush_r+0x6a>
 8002910:	682b      	ldr	r3, [r5, #0]
 8002912:	2b1d      	cmp	r3, #29
 8002914:	d831      	bhi.n	800297a <__sflush_r+0xc6>
 8002916:	4a2c      	ldr	r2, [pc, #176]	; (80029c8 <__sflush_r+0x114>)
 8002918:	40da      	lsrs	r2, r3
 800291a:	07d3      	lsls	r3, r2, #31
 800291c:	d52d      	bpl.n	800297a <__sflush_r+0xc6>
 800291e:	2300      	movs	r3, #0
 8002920:	6063      	str	r3, [r4, #4]
 8002922:	6923      	ldr	r3, [r4, #16]
 8002924:	6023      	str	r3, [r4, #0]
 8002926:	04cb      	lsls	r3, r1, #19
 8002928:	d505      	bpl.n	8002936 <__sflush_r+0x82>
 800292a:	1c43      	adds	r3, r0, #1
 800292c:	d102      	bne.n	8002934 <__sflush_r+0x80>
 800292e:	682b      	ldr	r3, [r5, #0]
 8002930:	2b00      	cmp	r3, #0
 8002932:	d100      	bne.n	8002936 <__sflush_r+0x82>
 8002934:	6560      	str	r0, [r4, #84]	; 0x54
 8002936:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002938:	602e      	str	r6, [r5, #0]
 800293a:	2900      	cmp	r1, #0
 800293c:	d0c6      	beq.n	80028cc <__sflush_r+0x18>
 800293e:	0023      	movs	r3, r4
 8002940:	3344      	adds	r3, #68	; 0x44
 8002942:	4299      	cmp	r1, r3
 8002944:	d002      	beq.n	800294c <__sflush_r+0x98>
 8002946:	0028      	movs	r0, r5
 8002948:	f000 f9f2 	bl	8002d30 <_free_r>
 800294c:	2000      	movs	r0, #0
 800294e:	6360      	str	r0, [r4, #52]	; 0x34
 8002950:	e7bd      	b.n	80028ce <__sflush_r+0x1a>
 8002952:	2301      	movs	r3, #1
 8002954:	0028      	movs	r0, r5
 8002956:	6a21      	ldr	r1, [r4, #32]
 8002958:	47b8      	blx	r7
 800295a:	1c43      	adds	r3, r0, #1
 800295c:	d1c5      	bne.n	80028ea <__sflush_r+0x36>
 800295e:	682b      	ldr	r3, [r5, #0]
 8002960:	2b00      	cmp	r3, #0
 8002962:	d0c2      	beq.n	80028ea <__sflush_r+0x36>
 8002964:	2b1d      	cmp	r3, #29
 8002966:	d001      	beq.n	800296c <__sflush_r+0xb8>
 8002968:	2b16      	cmp	r3, #22
 800296a:	d101      	bne.n	8002970 <__sflush_r+0xbc>
 800296c:	602e      	str	r6, [r5, #0]
 800296e:	e7ad      	b.n	80028cc <__sflush_r+0x18>
 8002970:	2340      	movs	r3, #64	; 0x40
 8002972:	89a2      	ldrh	r2, [r4, #12]
 8002974:	4313      	orrs	r3, r2
 8002976:	81a3      	strh	r3, [r4, #12]
 8002978:	e7a9      	b.n	80028ce <__sflush_r+0x1a>
 800297a:	2340      	movs	r3, #64	; 0x40
 800297c:	430b      	orrs	r3, r1
 800297e:	e7fa      	b.n	8002976 <__sflush_r+0xc2>
 8002980:	690f      	ldr	r7, [r1, #16]
 8002982:	2f00      	cmp	r7, #0
 8002984:	d0a2      	beq.n	80028cc <__sflush_r+0x18>
 8002986:	680a      	ldr	r2, [r1, #0]
 8002988:	600f      	str	r7, [r1, #0]
 800298a:	1bd2      	subs	r2, r2, r7
 800298c:	9201      	str	r2, [sp, #4]
 800298e:	2200      	movs	r2, #0
 8002990:	079b      	lsls	r3, r3, #30
 8002992:	d100      	bne.n	8002996 <__sflush_r+0xe2>
 8002994:	694a      	ldr	r2, [r1, #20]
 8002996:	60a2      	str	r2, [r4, #8]
 8002998:	9b01      	ldr	r3, [sp, #4]
 800299a:	2b00      	cmp	r3, #0
 800299c:	dc00      	bgt.n	80029a0 <__sflush_r+0xec>
 800299e:	e795      	b.n	80028cc <__sflush_r+0x18>
 80029a0:	003a      	movs	r2, r7
 80029a2:	0028      	movs	r0, r5
 80029a4:	9b01      	ldr	r3, [sp, #4]
 80029a6:	6a21      	ldr	r1, [r4, #32]
 80029a8:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80029aa:	47b0      	blx	r6
 80029ac:	2800      	cmp	r0, #0
 80029ae:	dc06      	bgt.n	80029be <__sflush_r+0x10a>
 80029b0:	2340      	movs	r3, #64	; 0x40
 80029b2:	2001      	movs	r0, #1
 80029b4:	89a2      	ldrh	r2, [r4, #12]
 80029b6:	4240      	negs	r0, r0
 80029b8:	4313      	orrs	r3, r2
 80029ba:	81a3      	strh	r3, [r4, #12]
 80029bc:	e787      	b.n	80028ce <__sflush_r+0x1a>
 80029be:	9b01      	ldr	r3, [sp, #4]
 80029c0:	183f      	adds	r7, r7, r0
 80029c2:	1a1b      	subs	r3, r3, r0
 80029c4:	9301      	str	r3, [sp, #4]
 80029c6:	e7e7      	b.n	8002998 <__sflush_r+0xe4>
 80029c8:	20400001 	.word	0x20400001

080029cc <_fflush_r>:
 80029cc:	690b      	ldr	r3, [r1, #16]
 80029ce:	b570      	push	{r4, r5, r6, lr}
 80029d0:	0005      	movs	r5, r0
 80029d2:	000c      	movs	r4, r1
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d102      	bne.n	80029de <_fflush_r+0x12>
 80029d8:	2500      	movs	r5, #0
 80029da:	0028      	movs	r0, r5
 80029dc:	bd70      	pop	{r4, r5, r6, pc}
 80029de:	2800      	cmp	r0, #0
 80029e0:	d004      	beq.n	80029ec <_fflush_r+0x20>
 80029e2:	6983      	ldr	r3, [r0, #24]
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d101      	bne.n	80029ec <_fflush_r+0x20>
 80029e8:	f000 f892 	bl	8002b10 <__sinit>
 80029ec:	4b14      	ldr	r3, [pc, #80]	; (8002a40 <_fflush_r+0x74>)
 80029ee:	429c      	cmp	r4, r3
 80029f0:	d11b      	bne.n	8002a2a <_fflush_r+0x5e>
 80029f2:	686c      	ldr	r4, [r5, #4]
 80029f4:	220c      	movs	r2, #12
 80029f6:	5ea3      	ldrsh	r3, [r4, r2]
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d0ed      	beq.n	80029d8 <_fflush_r+0xc>
 80029fc:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80029fe:	07d2      	lsls	r2, r2, #31
 8002a00:	d404      	bmi.n	8002a0c <_fflush_r+0x40>
 8002a02:	059b      	lsls	r3, r3, #22
 8002a04:	d402      	bmi.n	8002a0c <_fflush_r+0x40>
 8002a06:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002a08:	f000 f923 	bl	8002c52 <__retarget_lock_acquire_recursive>
 8002a0c:	0028      	movs	r0, r5
 8002a0e:	0021      	movs	r1, r4
 8002a10:	f7ff ff50 	bl	80028b4 <__sflush_r>
 8002a14:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002a16:	0005      	movs	r5, r0
 8002a18:	07db      	lsls	r3, r3, #31
 8002a1a:	d4de      	bmi.n	80029da <_fflush_r+0xe>
 8002a1c:	89a3      	ldrh	r3, [r4, #12]
 8002a1e:	059b      	lsls	r3, r3, #22
 8002a20:	d4db      	bmi.n	80029da <_fflush_r+0xe>
 8002a22:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002a24:	f000 f916 	bl	8002c54 <__retarget_lock_release_recursive>
 8002a28:	e7d7      	b.n	80029da <_fflush_r+0xe>
 8002a2a:	4b06      	ldr	r3, [pc, #24]	; (8002a44 <_fflush_r+0x78>)
 8002a2c:	429c      	cmp	r4, r3
 8002a2e:	d101      	bne.n	8002a34 <_fflush_r+0x68>
 8002a30:	68ac      	ldr	r4, [r5, #8]
 8002a32:	e7df      	b.n	80029f4 <_fflush_r+0x28>
 8002a34:	4b04      	ldr	r3, [pc, #16]	; (8002a48 <_fflush_r+0x7c>)
 8002a36:	429c      	cmp	r4, r3
 8002a38:	d1dc      	bne.n	80029f4 <_fflush_r+0x28>
 8002a3a:	68ec      	ldr	r4, [r5, #12]
 8002a3c:	e7da      	b.n	80029f4 <_fflush_r+0x28>
 8002a3e:	46c0      	nop			; (mov r8, r8)
 8002a40:	080030ac 	.word	0x080030ac
 8002a44:	080030cc 	.word	0x080030cc
 8002a48:	0800308c 	.word	0x0800308c

08002a4c <std>:
 8002a4c:	2300      	movs	r3, #0
 8002a4e:	b510      	push	{r4, lr}
 8002a50:	0004      	movs	r4, r0
 8002a52:	6003      	str	r3, [r0, #0]
 8002a54:	6043      	str	r3, [r0, #4]
 8002a56:	6083      	str	r3, [r0, #8]
 8002a58:	8181      	strh	r1, [r0, #12]
 8002a5a:	6643      	str	r3, [r0, #100]	; 0x64
 8002a5c:	0019      	movs	r1, r3
 8002a5e:	81c2      	strh	r2, [r0, #14]
 8002a60:	6103      	str	r3, [r0, #16]
 8002a62:	6143      	str	r3, [r0, #20]
 8002a64:	6183      	str	r3, [r0, #24]
 8002a66:	2208      	movs	r2, #8
 8002a68:	305c      	adds	r0, #92	; 0x5c
 8002a6a:	f7ff fdd1 	bl	8002610 <memset>
 8002a6e:	4b05      	ldr	r3, [pc, #20]	; (8002a84 <std+0x38>)
 8002a70:	6263      	str	r3, [r4, #36]	; 0x24
 8002a72:	4b05      	ldr	r3, [pc, #20]	; (8002a88 <std+0x3c>)
 8002a74:	6224      	str	r4, [r4, #32]
 8002a76:	62a3      	str	r3, [r4, #40]	; 0x28
 8002a78:	4b04      	ldr	r3, [pc, #16]	; (8002a8c <std+0x40>)
 8002a7a:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002a7c:	4b04      	ldr	r3, [pc, #16]	; (8002a90 <std+0x44>)
 8002a7e:	6323      	str	r3, [r4, #48]	; 0x30
 8002a80:	bd10      	pop	{r4, pc}
 8002a82:	46c0      	nop			; (mov r8, r8)
 8002a84:	08002ea5 	.word	0x08002ea5
 8002a88:	08002ecd 	.word	0x08002ecd
 8002a8c:	08002f05 	.word	0x08002f05
 8002a90:	08002f31 	.word	0x08002f31

08002a94 <_cleanup_r>:
 8002a94:	b510      	push	{r4, lr}
 8002a96:	4902      	ldr	r1, [pc, #8]	; (8002aa0 <_cleanup_r+0xc>)
 8002a98:	f000 f8ba 	bl	8002c10 <_fwalk_reent>
 8002a9c:	bd10      	pop	{r4, pc}
 8002a9e:	46c0      	nop			; (mov r8, r8)
 8002aa0:	080029cd 	.word	0x080029cd

08002aa4 <__sfmoreglue>:
 8002aa4:	b570      	push	{r4, r5, r6, lr}
 8002aa6:	2568      	movs	r5, #104	; 0x68
 8002aa8:	1e4a      	subs	r2, r1, #1
 8002aaa:	4355      	muls	r5, r2
 8002aac:	000e      	movs	r6, r1
 8002aae:	0029      	movs	r1, r5
 8002ab0:	3174      	adds	r1, #116	; 0x74
 8002ab2:	f000 f987 	bl	8002dc4 <_malloc_r>
 8002ab6:	1e04      	subs	r4, r0, #0
 8002ab8:	d008      	beq.n	8002acc <__sfmoreglue+0x28>
 8002aba:	2100      	movs	r1, #0
 8002abc:	002a      	movs	r2, r5
 8002abe:	6001      	str	r1, [r0, #0]
 8002ac0:	6046      	str	r6, [r0, #4]
 8002ac2:	300c      	adds	r0, #12
 8002ac4:	60a0      	str	r0, [r4, #8]
 8002ac6:	3268      	adds	r2, #104	; 0x68
 8002ac8:	f7ff fda2 	bl	8002610 <memset>
 8002acc:	0020      	movs	r0, r4
 8002ace:	bd70      	pop	{r4, r5, r6, pc}

08002ad0 <__sfp_lock_acquire>:
 8002ad0:	b510      	push	{r4, lr}
 8002ad2:	4802      	ldr	r0, [pc, #8]	; (8002adc <__sfp_lock_acquire+0xc>)
 8002ad4:	f000 f8bd 	bl	8002c52 <__retarget_lock_acquire_recursive>
 8002ad8:	bd10      	pop	{r4, pc}
 8002ada:	46c0      	nop			; (mov r8, r8)
 8002adc:	200000e4 	.word	0x200000e4

08002ae0 <__sfp_lock_release>:
 8002ae0:	b510      	push	{r4, lr}
 8002ae2:	4802      	ldr	r0, [pc, #8]	; (8002aec <__sfp_lock_release+0xc>)
 8002ae4:	f000 f8b6 	bl	8002c54 <__retarget_lock_release_recursive>
 8002ae8:	bd10      	pop	{r4, pc}
 8002aea:	46c0      	nop			; (mov r8, r8)
 8002aec:	200000e4 	.word	0x200000e4

08002af0 <__sinit_lock_acquire>:
 8002af0:	b510      	push	{r4, lr}
 8002af2:	4802      	ldr	r0, [pc, #8]	; (8002afc <__sinit_lock_acquire+0xc>)
 8002af4:	f000 f8ad 	bl	8002c52 <__retarget_lock_acquire_recursive>
 8002af8:	bd10      	pop	{r4, pc}
 8002afa:	46c0      	nop			; (mov r8, r8)
 8002afc:	200000df 	.word	0x200000df

08002b00 <__sinit_lock_release>:
 8002b00:	b510      	push	{r4, lr}
 8002b02:	4802      	ldr	r0, [pc, #8]	; (8002b0c <__sinit_lock_release+0xc>)
 8002b04:	f000 f8a6 	bl	8002c54 <__retarget_lock_release_recursive>
 8002b08:	bd10      	pop	{r4, pc}
 8002b0a:	46c0      	nop			; (mov r8, r8)
 8002b0c:	200000df 	.word	0x200000df

08002b10 <__sinit>:
 8002b10:	b513      	push	{r0, r1, r4, lr}
 8002b12:	0004      	movs	r4, r0
 8002b14:	f7ff ffec 	bl	8002af0 <__sinit_lock_acquire>
 8002b18:	69a3      	ldr	r3, [r4, #24]
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d002      	beq.n	8002b24 <__sinit+0x14>
 8002b1e:	f7ff ffef 	bl	8002b00 <__sinit_lock_release>
 8002b22:	bd13      	pop	{r0, r1, r4, pc}
 8002b24:	64a3      	str	r3, [r4, #72]	; 0x48
 8002b26:	64e3      	str	r3, [r4, #76]	; 0x4c
 8002b28:	6523      	str	r3, [r4, #80]	; 0x50
 8002b2a:	4b13      	ldr	r3, [pc, #76]	; (8002b78 <__sinit+0x68>)
 8002b2c:	4a13      	ldr	r2, [pc, #76]	; (8002b7c <__sinit+0x6c>)
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	62a2      	str	r2, [r4, #40]	; 0x28
 8002b32:	9301      	str	r3, [sp, #4]
 8002b34:	42a3      	cmp	r3, r4
 8002b36:	d101      	bne.n	8002b3c <__sinit+0x2c>
 8002b38:	2301      	movs	r3, #1
 8002b3a:	61a3      	str	r3, [r4, #24]
 8002b3c:	0020      	movs	r0, r4
 8002b3e:	f000 f81f 	bl	8002b80 <__sfp>
 8002b42:	6060      	str	r0, [r4, #4]
 8002b44:	0020      	movs	r0, r4
 8002b46:	f000 f81b 	bl	8002b80 <__sfp>
 8002b4a:	60a0      	str	r0, [r4, #8]
 8002b4c:	0020      	movs	r0, r4
 8002b4e:	f000 f817 	bl	8002b80 <__sfp>
 8002b52:	2200      	movs	r2, #0
 8002b54:	2104      	movs	r1, #4
 8002b56:	60e0      	str	r0, [r4, #12]
 8002b58:	6860      	ldr	r0, [r4, #4]
 8002b5a:	f7ff ff77 	bl	8002a4c <std>
 8002b5e:	2201      	movs	r2, #1
 8002b60:	2109      	movs	r1, #9
 8002b62:	68a0      	ldr	r0, [r4, #8]
 8002b64:	f7ff ff72 	bl	8002a4c <std>
 8002b68:	2202      	movs	r2, #2
 8002b6a:	2112      	movs	r1, #18
 8002b6c:	68e0      	ldr	r0, [r4, #12]
 8002b6e:	f7ff ff6d 	bl	8002a4c <std>
 8002b72:	2301      	movs	r3, #1
 8002b74:	61a3      	str	r3, [r4, #24]
 8002b76:	e7d2      	b.n	8002b1e <__sinit+0xe>
 8002b78:	08003088 	.word	0x08003088
 8002b7c:	08002a95 	.word	0x08002a95

08002b80 <__sfp>:
 8002b80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b82:	0007      	movs	r7, r0
 8002b84:	f7ff ffa4 	bl	8002ad0 <__sfp_lock_acquire>
 8002b88:	4b1f      	ldr	r3, [pc, #124]	; (8002c08 <__sfp+0x88>)
 8002b8a:	681e      	ldr	r6, [r3, #0]
 8002b8c:	69b3      	ldr	r3, [r6, #24]
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d102      	bne.n	8002b98 <__sfp+0x18>
 8002b92:	0030      	movs	r0, r6
 8002b94:	f7ff ffbc 	bl	8002b10 <__sinit>
 8002b98:	3648      	adds	r6, #72	; 0x48
 8002b9a:	68b4      	ldr	r4, [r6, #8]
 8002b9c:	6873      	ldr	r3, [r6, #4]
 8002b9e:	3b01      	subs	r3, #1
 8002ba0:	d504      	bpl.n	8002bac <__sfp+0x2c>
 8002ba2:	6833      	ldr	r3, [r6, #0]
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d022      	beq.n	8002bee <__sfp+0x6e>
 8002ba8:	6836      	ldr	r6, [r6, #0]
 8002baa:	e7f6      	b.n	8002b9a <__sfp+0x1a>
 8002bac:	220c      	movs	r2, #12
 8002bae:	5ea5      	ldrsh	r5, [r4, r2]
 8002bb0:	2d00      	cmp	r5, #0
 8002bb2:	d11a      	bne.n	8002bea <__sfp+0x6a>
 8002bb4:	0020      	movs	r0, r4
 8002bb6:	4b15      	ldr	r3, [pc, #84]	; (8002c0c <__sfp+0x8c>)
 8002bb8:	3058      	adds	r0, #88	; 0x58
 8002bba:	60e3      	str	r3, [r4, #12]
 8002bbc:	6665      	str	r5, [r4, #100]	; 0x64
 8002bbe:	f000 f847 	bl	8002c50 <__retarget_lock_init_recursive>
 8002bc2:	f7ff ff8d 	bl	8002ae0 <__sfp_lock_release>
 8002bc6:	0020      	movs	r0, r4
 8002bc8:	2208      	movs	r2, #8
 8002bca:	0029      	movs	r1, r5
 8002bcc:	6025      	str	r5, [r4, #0]
 8002bce:	60a5      	str	r5, [r4, #8]
 8002bd0:	6065      	str	r5, [r4, #4]
 8002bd2:	6125      	str	r5, [r4, #16]
 8002bd4:	6165      	str	r5, [r4, #20]
 8002bd6:	61a5      	str	r5, [r4, #24]
 8002bd8:	305c      	adds	r0, #92	; 0x5c
 8002bda:	f7ff fd19 	bl	8002610 <memset>
 8002bde:	6365      	str	r5, [r4, #52]	; 0x34
 8002be0:	63a5      	str	r5, [r4, #56]	; 0x38
 8002be2:	64a5      	str	r5, [r4, #72]	; 0x48
 8002be4:	64e5      	str	r5, [r4, #76]	; 0x4c
 8002be6:	0020      	movs	r0, r4
 8002be8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002bea:	3468      	adds	r4, #104	; 0x68
 8002bec:	e7d7      	b.n	8002b9e <__sfp+0x1e>
 8002bee:	2104      	movs	r1, #4
 8002bf0:	0038      	movs	r0, r7
 8002bf2:	f7ff ff57 	bl	8002aa4 <__sfmoreglue>
 8002bf6:	1e04      	subs	r4, r0, #0
 8002bf8:	6030      	str	r0, [r6, #0]
 8002bfa:	d1d5      	bne.n	8002ba8 <__sfp+0x28>
 8002bfc:	f7ff ff70 	bl	8002ae0 <__sfp_lock_release>
 8002c00:	230c      	movs	r3, #12
 8002c02:	603b      	str	r3, [r7, #0]
 8002c04:	e7ef      	b.n	8002be6 <__sfp+0x66>
 8002c06:	46c0      	nop			; (mov r8, r8)
 8002c08:	08003088 	.word	0x08003088
 8002c0c:	ffff0001 	.word	0xffff0001

08002c10 <_fwalk_reent>:
 8002c10:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002c12:	0004      	movs	r4, r0
 8002c14:	0006      	movs	r6, r0
 8002c16:	2700      	movs	r7, #0
 8002c18:	9101      	str	r1, [sp, #4]
 8002c1a:	3448      	adds	r4, #72	; 0x48
 8002c1c:	6863      	ldr	r3, [r4, #4]
 8002c1e:	68a5      	ldr	r5, [r4, #8]
 8002c20:	9300      	str	r3, [sp, #0]
 8002c22:	9b00      	ldr	r3, [sp, #0]
 8002c24:	3b01      	subs	r3, #1
 8002c26:	9300      	str	r3, [sp, #0]
 8002c28:	d504      	bpl.n	8002c34 <_fwalk_reent+0x24>
 8002c2a:	6824      	ldr	r4, [r4, #0]
 8002c2c:	2c00      	cmp	r4, #0
 8002c2e:	d1f5      	bne.n	8002c1c <_fwalk_reent+0xc>
 8002c30:	0038      	movs	r0, r7
 8002c32:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8002c34:	89ab      	ldrh	r3, [r5, #12]
 8002c36:	2b01      	cmp	r3, #1
 8002c38:	d908      	bls.n	8002c4c <_fwalk_reent+0x3c>
 8002c3a:	220e      	movs	r2, #14
 8002c3c:	5eab      	ldrsh	r3, [r5, r2]
 8002c3e:	3301      	adds	r3, #1
 8002c40:	d004      	beq.n	8002c4c <_fwalk_reent+0x3c>
 8002c42:	0029      	movs	r1, r5
 8002c44:	0030      	movs	r0, r6
 8002c46:	9b01      	ldr	r3, [sp, #4]
 8002c48:	4798      	blx	r3
 8002c4a:	4307      	orrs	r7, r0
 8002c4c:	3568      	adds	r5, #104	; 0x68
 8002c4e:	e7e8      	b.n	8002c22 <_fwalk_reent+0x12>

08002c50 <__retarget_lock_init_recursive>:
 8002c50:	4770      	bx	lr

08002c52 <__retarget_lock_acquire_recursive>:
 8002c52:	4770      	bx	lr

08002c54 <__retarget_lock_release_recursive>:
 8002c54:	4770      	bx	lr
	...

08002c58 <__swhatbuf_r>:
 8002c58:	b570      	push	{r4, r5, r6, lr}
 8002c5a:	000e      	movs	r6, r1
 8002c5c:	001d      	movs	r5, r3
 8002c5e:	230e      	movs	r3, #14
 8002c60:	5ec9      	ldrsh	r1, [r1, r3]
 8002c62:	0014      	movs	r4, r2
 8002c64:	b096      	sub	sp, #88	; 0x58
 8002c66:	2900      	cmp	r1, #0
 8002c68:	da07      	bge.n	8002c7a <__swhatbuf_r+0x22>
 8002c6a:	2300      	movs	r3, #0
 8002c6c:	602b      	str	r3, [r5, #0]
 8002c6e:	89b3      	ldrh	r3, [r6, #12]
 8002c70:	061b      	lsls	r3, r3, #24
 8002c72:	d411      	bmi.n	8002c98 <__swhatbuf_r+0x40>
 8002c74:	2380      	movs	r3, #128	; 0x80
 8002c76:	00db      	lsls	r3, r3, #3
 8002c78:	e00f      	b.n	8002c9a <__swhatbuf_r+0x42>
 8002c7a:	466a      	mov	r2, sp
 8002c7c:	f000 f984 	bl	8002f88 <_fstat_r>
 8002c80:	2800      	cmp	r0, #0
 8002c82:	dbf2      	blt.n	8002c6a <__swhatbuf_r+0x12>
 8002c84:	23f0      	movs	r3, #240	; 0xf0
 8002c86:	9901      	ldr	r1, [sp, #4]
 8002c88:	021b      	lsls	r3, r3, #8
 8002c8a:	4019      	ands	r1, r3
 8002c8c:	4b05      	ldr	r3, [pc, #20]	; (8002ca4 <__swhatbuf_r+0x4c>)
 8002c8e:	18c9      	adds	r1, r1, r3
 8002c90:	424b      	negs	r3, r1
 8002c92:	4159      	adcs	r1, r3
 8002c94:	6029      	str	r1, [r5, #0]
 8002c96:	e7ed      	b.n	8002c74 <__swhatbuf_r+0x1c>
 8002c98:	2340      	movs	r3, #64	; 0x40
 8002c9a:	2000      	movs	r0, #0
 8002c9c:	6023      	str	r3, [r4, #0]
 8002c9e:	b016      	add	sp, #88	; 0x58
 8002ca0:	bd70      	pop	{r4, r5, r6, pc}
 8002ca2:	46c0      	nop			; (mov r8, r8)
 8002ca4:	ffffe000 	.word	0xffffe000

08002ca8 <__smakebuf_r>:
 8002ca8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002caa:	2602      	movs	r6, #2
 8002cac:	898b      	ldrh	r3, [r1, #12]
 8002cae:	0005      	movs	r5, r0
 8002cb0:	000c      	movs	r4, r1
 8002cb2:	4233      	tst	r3, r6
 8002cb4:	d006      	beq.n	8002cc4 <__smakebuf_r+0x1c>
 8002cb6:	0023      	movs	r3, r4
 8002cb8:	3347      	adds	r3, #71	; 0x47
 8002cba:	6023      	str	r3, [r4, #0]
 8002cbc:	6123      	str	r3, [r4, #16]
 8002cbe:	2301      	movs	r3, #1
 8002cc0:	6163      	str	r3, [r4, #20]
 8002cc2:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8002cc4:	466a      	mov	r2, sp
 8002cc6:	ab01      	add	r3, sp, #4
 8002cc8:	f7ff ffc6 	bl	8002c58 <__swhatbuf_r>
 8002ccc:	9900      	ldr	r1, [sp, #0]
 8002cce:	0007      	movs	r7, r0
 8002cd0:	0028      	movs	r0, r5
 8002cd2:	f000 f877 	bl	8002dc4 <_malloc_r>
 8002cd6:	2800      	cmp	r0, #0
 8002cd8:	d108      	bne.n	8002cec <__smakebuf_r+0x44>
 8002cda:	220c      	movs	r2, #12
 8002cdc:	5ea3      	ldrsh	r3, [r4, r2]
 8002cde:	059a      	lsls	r2, r3, #22
 8002ce0:	d4ef      	bmi.n	8002cc2 <__smakebuf_r+0x1a>
 8002ce2:	2203      	movs	r2, #3
 8002ce4:	4393      	bics	r3, r2
 8002ce6:	431e      	orrs	r6, r3
 8002ce8:	81a6      	strh	r6, [r4, #12]
 8002cea:	e7e4      	b.n	8002cb6 <__smakebuf_r+0xe>
 8002cec:	4b0f      	ldr	r3, [pc, #60]	; (8002d2c <__smakebuf_r+0x84>)
 8002cee:	62ab      	str	r3, [r5, #40]	; 0x28
 8002cf0:	2380      	movs	r3, #128	; 0x80
 8002cf2:	89a2      	ldrh	r2, [r4, #12]
 8002cf4:	6020      	str	r0, [r4, #0]
 8002cf6:	4313      	orrs	r3, r2
 8002cf8:	81a3      	strh	r3, [r4, #12]
 8002cfa:	9b00      	ldr	r3, [sp, #0]
 8002cfc:	6120      	str	r0, [r4, #16]
 8002cfe:	6163      	str	r3, [r4, #20]
 8002d00:	9b01      	ldr	r3, [sp, #4]
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d00d      	beq.n	8002d22 <__smakebuf_r+0x7a>
 8002d06:	0028      	movs	r0, r5
 8002d08:	230e      	movs	r3, #14
 8002d0a:	5ee1      	ldrsh	r1, [r4, r3]
 8002d0c:	f000 f94e 	bl	8002fac <_isatty_r>
 8002d10:	2800      	cmp	r0, #0
 8002d12:	d006      	beq.n	8002d22 <__smakebuf_r+0x7a>
 8002d14:	2203      	movs	r2, #3
 8002d16:	89a3      	ldrh	r3, [r4, #12]
 8002d18:	4393      	bics	r3, r2
 8002d1a:	001a      	movs	r2, r3
 8002d1c:	2301      	movs	r3, #1
 8002d1e:	4313      	orrs	r3, r2
 8002d20:	81a3      	strh	r3, [r4, #12]
 8002d22:	89a0      	ldrh	r0, [r4, #12]
 8002d24:	4307      	orrs	r7, r0
 8002d26:	81a7      	strh	r7, [r4, #12]
 8002d28:	e7cb      	b.n	8002cc2 <__smakebuf_r+0x1a>
 8002d2a:	46c0      	nop			; (mov r8, r8)
 8002d2c:	08002a95 	.word	0x08002a95

08002d30 <_free_r>:
 8002d30:	b570      	push	{r4, r5, r6, lr}
 8002d32:	0005      	movs	r5, r0
 8002d34:	2900      	cmp	r1, #0
 8002d36:	d010      	beq.n	8002d5a <_free_r+0x2a>
 8002d38:	1f0c      	subs	r4, r1, #4
 8002d3a:	6823      	ldr	r3, [r4, #0]
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	da00      	bge.n	8002d42 <_free_r+0x12>
 8002d40:	18e4      	adds	r4, r4, r3
 8002d42:	0028      	movs	r0, r5
 8002d44:	f000 f958 	bl	8002ff8 <__malloc_lock>
 8002d48:	4a1d      	ldr	r2, [pc, #116]	; (8002dc0 <_free_r+0x90>)
 8002d4a:	6813      	ldr	r3, [r2, #0]
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d105      	bne.n	8002d5c <_free_r+0x2c>
 8002d50:	6063      	str	r3, [r4, #4]
 8002d52:	6014      	str	r4, [r2, #0]
 8002d54:	0028      	movs	r0, r5
 8002d56:	f000 f957 	bl	8003008 <__malloc_unlock>
 8002d5a:	bd70      	pop	{r4, r5, r6, pc}
 8002d5c:	42a3      	cmp	r3, r4
 8002d5e:	d908      	bls.n	8002d72 <_free_r+0x42>
 8002d60:	6821      	ldr	r1, [r4, #0]
 8002d62:	1860      	adds	r0, r4, r1
 8002d64:	4283      	cmp	r3, r0
 8002d66:	d1f3      	bne.n	8002d50 <_free_r+0x20>
 8002d68:	6818      	ldr	r0, [r3, #0]
 8002d6a:	685b      	ldr	r3, [r3, #4]
 8002d6c:	1841      	adds	r1, r0, r1
 8002d6e:	6021      	str	r1, [r4, #0]
 8002d70:	e7ee      	b.n	8002d50 <_free_r+0x20>
 8002d72:	001a      	movs	r2, r3
 8002d74:	685b      	ldr	r3, [r3, #4]
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d001      	beq.n	8002d7e <_free_r+0x4e>
 8002d7a:	42a3      	cmp	r3, r4
 8002d7c:	d9f9      	bls.n	8002d72 <_free_r+0x42>
 8002d7e:	6811      	ldr	r1, [r2, #0]
 8002d80:	1850      	adds	r0, r2, r1
 8002d82:	42a0      	cmp	r0, r4
 8002d84:	d10b      	bne.n	8002d9e <_free_r+0x6e>
 8002d86:	6820      	ldr	r0, [r4, #0]
 8002d88:	1809      	adds	r1, r1, r0
 8002d8a:	1850      	adds	r0, r2, r1
 8002d8c:	6011      	str	r1, [r2, #0]
 8002d8e:	4283      	cmp	r3, r0
 8002d90:	d1e0      	bne.n	8002d54 <_free_r+0x24>
 8002d92:	6818      	ldr	r0, [r3, #0]
 8002d94:	685b      	ldr	r3, [r3, #4]
 8002d96:	1841      	adds	r1, r0, r1
 8002d98:	6011      	str	r1, [r2, #0]
 8002d9a:	6053      	str	r3, [r2, #4]
 8002d9c:	e7da      	b.n	8002d54 <_free_r+0x24>
 8002d9e:	42a0      	cmp	r0, r4
 8002da0:	d902      	bls.n	8002da8 <_free_r+0x78>
 8002da2:	230c      	movs	r3, #12
 8002da4:	602b      	str	r3, [r5, #0]
 8002da6:	e7d5      	b.n	8002d54 <_free_r+0x24>
 8002da8:	6821      	ldr	r1, [r4, #0]
 8002daa:	1860      	adds	r0, r4, r1
 8002dac:	4283      	cmp	r3, r0
 8002dae:	d103      	bne.n	8002db8 <_free_r+0x88>
 8002db0:	6818      	ldr	r0, [r3, #0]
 8002db2:	685b      	ldr	r3, [r3, #4]
 8002db4:	1841      	adds	r1, r0, r1
 8002db6:	6021      	str	r1, [r4, #0]
 8002db8:	6063      	str	r3, [r4, #4]
 8002dba:	6054      	str	r4, [r2, #4]
 8002dbc:	e7ca      	b.n	8002d54 <_free_r+0x24>
 8002dbe:	46c0      	nop			; (mov r8, r8)
 8002dc0:	20000090 	.word	0x20000090

08002dc4 <_malloc_r>:
 8002dc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002dc6:	2303      	movs	r3, #3
 8002dc8:	1ccd      	adds	r5, r1, #3
 8002dca:	439d      	bics	r5, r3
 8002dcc:	3508      	adds	r5, #8
 8002dce:	0006      	movs	r6, r0
 8002dd0:	2d0c      	cmp	r5, #12
 8002dd2:	d21f      	bcs.n	8002e14 <_malloc_r+0x50>
 8002dd4:	250c      	movs	r5, #12
 8002dd6:	42a9      	cmp	r1, r5
 8002dd8:	d81e      	bhi.n	8002e18 <_malloc_r+0x54>
 8002dda:	0030      	movs	r0, r6
 8002ddc:	f000 f90c 	bl	8002ff8 <__malloc_lock>
 8002de0:	4925      	ldr	r1, [pc, #148]	; (8002e78 <_malloc_r+0xb4>)
 8002de2:	680a      	ldr	r2, [r1, #0]
 8002de4:	0014      	movs	r4, r2
 8002de6:	2c00      	cmp	r4, #0
 8002de8:	d11a      	bne.n	8002e20 <_malloc_r+0x5c>
 8002dea:	4f24      	ldr	r7, [pc, #144]	; (8002e7c <_malloc_r+0xb8>)
 8002dec:	683b      	ldr	r3, [r7, #0]
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d104      	bne.n	8002dfc <_malloc_r+0x38>
 8002df2:	0021      	movs	r1, r4
 8002df4:	0030      	movs	r0, r6
 8002df6:	f000 f843 	bl	8002e80 <_sbrk_r>
 8002dfa:	6038      	str	r0, [r7, #0]
 8002dfc:	0029      	movs	r1, r5
 8002dfe:	0030      	movs	r0, r6
 8002e00:	f000 f83e 	bl	8002e80 <_sbrk_r>
 8002e04:	1c43      	adds	r3, r0, #1
 8002e06:	d12b      	bne.n	8002e60 <_malloc_r+0x9c>
 8002e08:	230c      	movs	r3, #12
 8002e0a:	0030      	movs	r0, r6
 8002e0c:	6033      	str	r3, [r6, #0]
 8002e0e:	f000 f8fb 	bl	8003008 <__malloc_unlock>
 8002e12:	e003      	b.n	8002e1c <_malloc_r+0x58>
 8002e14:	2d00      	cmp	r5, #0
 8002e16:	dade      	bge.n	8002dd6 <_malloc_r+0x12>
 8002e18:	230c      	movs	r3, #12
 8002e1a:	6033      	str	r3, [r6, #0]
 8002e1c:	2000      	movs	r0, #0
 8002e1e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002e20:	6823      	ldr	r3, [r4, #0]
 8002e22:	1b5b      	subs	r3, r3, r5
 8002e24:	d419      	bmi.n	8002e5a <_malloc_r+0x96>
 8002e26:	2b0b      	cmp	r3, #11
 8002e28:	d903      	bls.n	8002e32 <_malloc_r+0x6e>
 8002e2a:	6023      	str	r3, [r4, #0]
 8002e2c:	18e4      	adds	r4, r4, r3
 8002e2e:	6025      	str	r5, [r4, #0]
 8002e30:	e003      	b.n	8002e3a <_malloc_r+0x76>
 8002e32:	6863      	ldr	r3, [r4, #4]
 8002e34:	42a2      	cmp	r2, r4
 8002e36:	d10e      	bne.n	8002e56 <_malloc_r+0x92>
 8002e38:	600b      	str	r3, [r1, #0]
 8002e3a:	0030      	movs	r0, r6
 8002e3c:	f000 f8e4 	bl	8003008 <__malloc_unlock>
 8002e40:	0020      	movs	r0, r4
 8002e42:	2207      	movs	r2, #7
 8002e44:	300b      	adds	r0, #11
 8002e46:	1d23      	adds	r3, r4, #4
 8002e48:	4390      	bics	r0, r2
 8002e4a:	1ac2      	subs	r2, r0, r3
 8002e4c:	4298      	cmp	r0, r3
 8002e4e:	d0e6      	beq.n	8002e1e <_malloc_r+0x5a>
 8002e50:	1a1b      	subs	r3, r3, r0
 8002e52:	50a3      	str	r3, [r4, r2]
 8002e54:	e7e3      	b.n	8002e1e <_malloc_r+0x5a>
 8002e56:	6053      	str	r3, [r2, #4]
 8002e58:	e7ef      	b.n	8002e3a <_malloc_r+0x76>
 8002e5a:	0022      	movs	r2, r4
 8002e5c:	6864      	ldr	r4, [r4, #4]
 8002e5e:	e7c2      	b.n	8002de6 <_malloc_r+0x22>
 8002e60:	2303      	movs	r3, #3
 8002e62:	1cc4      	adds	r4, r0, #3
 8002e64:	439c      	bics	r4, r3
 8002e66:	42a0      	cmp	r0, r4
 8002e68:	d0e1      	beq.n	8002e2e <_malloc_r+0x6a>
 8002e6a:	1a21      	subs	r1, r4, r0
 8002e6c:	0030      	movs	r0, r6
 8002e6e:	f000 f807 	bl	8002e80 <_sbrk_r>
 8002e72:	1c43      	adds	r3, r0, #1
 8002e74:	d1db      	bne.n	8002e2e <_malloc_r+0x6a>
 8002e76:	e7c7      	b.n	8002e08 <_malloc_r+0x44>
 8002e78:	20000090 	.word	0x20000090
 8002e7c:	20000094 	.word	0x20000094

08002e80 <_sbrk_r>:
 8002e80:	2300      	movs	r3, #0
 8002e82:	b570      	push	{r4, r5, r6, lr}
 8002e84:	4d06      	ldr	r5, [pc, #24]	; (8002ea0 <_sbrk_r+0x20>)
 8002e86:	0004      	movs	r4, r0
 8002e88:	0008      	movs	r0, r1
 8002e8a:	602b      	str	r3, [r5, #0]
 8002e8c:	f7fd fd9e 	bl	80009cc <_sbrk>
 8002e90:	1c43      	adds	r3, r0, #1
 8002e92:	d103      	bne.n	8002e9c <_sbrk_r+0x1c>
 8002e94:	682b      	ldr	r3, [r5, #0]
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d000      	beq.n	8002e9c <_sbrk_r+0x1c>
 8002e9a:	6023      	str	r3, [r4, #0]
 8002e9c:	bd70      	pop	{r4, r5, r6, pc}
 8002e9e:	46c0      	nop			; (mov r8, r8)
 8002ea0:	200000e8 	.word	0x200000e8

08002ea4 <__sread>:
 8002ea4:	b570      	push	{r4, r5, r6, lr}
 8002ea6:	000c      	movs	r4, r1
 8002ea8:	250e      	movs	r5, #14
 8002eaa:	5f49      	ldrsh	r1, [r1, r5]
 8002eac:	f000 f8b4 	bl	8003018 <_read_r>
 8002eb0:	2800      	cmp	r0, #0
 8002eb2:	db03      	blt.n	8002ebc <__sread+0x18>
 8002eb4:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002eb6:	181b      	adds	r3, r3, r0
 8002eb8:	6563      	str	r3, [r4, #84]	; 0x54
 8002eba:	bd70      	pop	{r4, r5, r6, pc}
 8002ebc:	89a3      	ldrh	r3, [r4, #12]
 8002ebe:	4a02      	ldr	r2, [pc, #8]	; (8002ec8 <__sread+0x24>)
 8002ec0:	4013      	ands	r3, r2
 8002ec2:	81a3      	strh	r3, [r4, #12]
 8002ec4:	e7f9      	b.n	8002eba <__sread+0x16>
 8002ec6:	46c0      	nop			; (mov r8, r8)
 8002ec8:	ffffefff 	.word	0xffffefff

08002ecc <__swrite>:
 8002ecc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ece:	001f      	movs	r7, r3
 8002ed0:	898b      	ldrh	r3, [r1, #12]
 8002ed2:	0005      	movs	r5, r0
 8002ed4:	000c      	movs	r4, r1
 8002ed6:	0016      	movs	r6, r2
 8002ed8:	05db      	lsls	r3, r3, #23
 8002eda:	d505      	bpl.n	8002ee8 <__swrite+0x1c>
 8002edc:	230e      	movs	r3, #14
 8002ede:	5ec9      	ldrsh	r1, [r1, r3]
 8002ee0:	2200      	movs	r2, #0
 8002ee2:	2302      	movs	r3, #2
 8002ee4:	f000 f874 	bl	8002fd0 <_lseek_r>
 8002ee8:	89a3      	ldrh	r3, [r4, #12]
 8002eea:	4a05      	ldr	r2, [pc, #20]	; (8002f00 <__swrite+0x34>)
 8002eec:	0028      	movs	r0, r5
 8002eee:	4013      	ands	r3, r2
 8002ef0:	81a3      	strh	r3, [r4, #12]
 8002ef2:	0032      	movs	r2, r6
 8002ef4:	230e      	movs	r3, #14
 8002ef6:	5ee1      	ldrsh	r1, [r4, r3]
 8002ef8:	003b      	movs	r3, r7
 8002efa:	f000 f81f 	bl	8002f3c <_write_r>
 8002efe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002f00:	ffffefff 	.word	0xffffefff

08002f04 <__sseek>:
 8002f04:	b570      	push	{r4, r5, r6, lr}
 8002f06:	000c      	movs	r4, r1
 8002f08:	250e      	movs	r5, #14
 8002f0a:	5f49      	ldrsh	r1, [r1, r5]
 8002f0c:	f000 f860 	bl	8002fd0 <_lseek_r>
 8002f10:	89a3      	ldrh	r3, [r4, #12]
 8002f12:	1c42      	adds	r2, r0, #1
 8002f14:	d103      	bne.n	8002f1e <__sseek+0x1a>
 8002f16:	4a05      	ldr	r2, [pc, #20]	; (8002f2c <__sseek+0x28>)
 8002f18:	4013      	ands	r3, r2
 8002f1a:	81a3      	strh	r3, [r4, #12]
 8002f1c:	bd70      	pop	{r4, r5, r6, pc}
 8002f1e:	2280      	movs	r2, #128	; 0x80
 8002f20:	0152      	lsls	r2, r2, #5
 8002f22:	4313      	orrs	r3, r2
 8002f24:	81a3      	strh	r3, [r4, #12]
 8002f26:	6560      	str	r0, [r4, #84]	; 0x54
 8002f28:	e7f8      	b.n	8002f1c <__sseek+0x18>
 8002f2a:	46c0      	nop			; (mov r8, r8)
 8002f2c:	ffffefff 	.word	0xffffefff

08002f30 <__sclose>:
 8002f30:	b510      	push	{r4, lr}
 8002f32:	230e      	movs	r3, #14
 8002f34:	5ec9      	ldrsh	r1, [r1, r3]
 8002f36:	f000 f815 	bl	8002f64 <_close_r>
 8002f3a:	bd10      	pop	{r4, pc}

08002f3c <_write_r>:
 8002f3c:	b570      	push	{r4, r5, r6, lr}
 8002f3e:	0004      	movs	r4, r0
 8002f40:	0008      	movs	r0, r1
 8002f42:	0011      	movs	r1, r2
 8002f44:	001a      	movs	r2, r3
 8002f46:	2300      	movs	r3, #0
 8002f48:	4d05      	ldr	r5, [pc, #20]	; (8002f60 <_write_r+0x24>)
 8002f4a:	602b      	str	r3, [r5, #0]
 8002f4c:	f7fd fcf5 	bl	800093a <_write>
 8002f50:	1c43      	adds	r3, r0, #1
 8002f52:	d103      	bne.n	8002f5c <_write_r+0x20>
 8002f54:	682b      	ldr	r3, [r5, #0]
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d000      	beq.n	8002f5c <_write_r+0x20>
 8002f5a:	6023      	str	r3, [r4, #0]
 8002f5c:	bd70      	pop	{r4, r5, r6, pc}
 8002f5e:	46c0      	nop			; (mov r8, r8)
 8002f60:	200000e8 	.word	0x200000e8

08002f64 <_close_r>:
 8002f64:	2300      	movs	r3, #0
 8002f66:	b570      	push	{r4, r5, r6, lr}
 8002f68:	4d06      	ldr	r5, [pc, #24]	; (8002f84 <_close_r+0x20>)
 8002f6a:	0004      	movs	r4, r0
 8002f6c:	0008      	movs	r0, r1
 8002f6e:	602b      	str	r3, [r5, #0]
 8002f70:	f7fd fcff 	bl	8000972 <_close>
 8002f74:	1c43      	adds	r3, r0, #1
 8002f76:	d103      	bne.n	8002f80 <_close_r+0x1c>
 8002f78:	682b      	ldr	r3, [r5, #0]
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d000      	beq.n	8002f80 <_close_r+0x1c>
 8002f7e:	6023      	str	r3, [r4, #0]
 8002f80:	bd70      	pop	{r4, r5, r6, pc}
 8002f82:	46c0      	nop			; (mov r8, r8)
 8002f84:	200000e8 	.word	0x200000e8

08002f88 <_fstat_r>:
 8002f88:	2300      	movs	r3, #0
 8002f8a:	b570      	push	{r4, r5, r6, lr}
 8002f8c:	4d06      	ldr	r5, [pc, #24]	; (8002fa8 <_fstat_r+0x20>)
 8002f8e:	0004      	movs	r4, r0
 8002f90:	0008      	movs	r0, r1
 8002f92:	0011      	movs	r1, r2
 8002f94:	602b      	str	r3, [r5, #0]
 8002f96:	f7fd fcf6 	bl	8000986 <_fstat>
 8002f9a:	1c43      	adds	r3, r0, #1
 8002f9c:	d103      	bne.n	8002fa6 <_fstat_r+0x1e>
 8002f9e:	682b      	ldr	r3, [r5, #0]
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d000      	beq.n	8002fa6 <_fstat_r+0x1e>
 8002fa4:	6023      	str	r3, [r4, #0]
 8002fa6:	bd70      	pop	{r4, r5, r6, pc}
 8002fa8:	200000e8 	.word	0x200000e8

08002fac <_isatty_r>:
 8002fac:	2300      	movs	r3, #0
 8002fae:	b570      	push	{r4, r5, r6, lr}
 8002fb0:	4d06      	ldr	r5, [pc, #24]	; (8002fcc <_isatty_r+0x20>)
 8002fb2:	0004      	movs	r4, r0
 8002fb4:	0008      	movs	r0, r1
 8002fb6:	602b      	str	r3, [r5, #0]
 8002fb8:	f7fd fcf3 	bl	80009a2 <_isatty>
 8002fbc:	1c43      	adds	r3, r0, #1
 8002fbe:	d103      	bne.n	8002fc8 <_isatty_r+0x1c>
 8002fc0:	682b      	ldr	r3, [r5, #0]
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d000      	beq.n	8002fc8 <_isatty_r+0x1c>
 8002fc6:	6023      	str	r3, [r4, #0]
 8002fc8:	bd70      	pop	{r4, r5, r6, pc}
 8002fca:	46c0      	nop			; (mov r8, r8)
 8002fcc:	200000e8 	.word	0x200000e8

08002fd0 <_lseek_r>:
 8002fd0:	b570      	push	{r4, r5, r6, lr}
 8002fd2:	0004      	movs	r4, r0
 8002fd4:	0008      	movs	r0, r1
 8002fd6:	0011      	movs	r1, r2
 8002fd8:	001a      	movs	r2, r3
 8002fda:	2300      	movs	r3, #0
 8002fdc:	4d05      	ldr	r5, [pc, #20]	; (8002ff4 <_lseek_r+0x24>)
 8002fde:	602b      	str	r3, [r5, #0]
 8002fe0:	f7fd fce8 	bl	80009b4 <_lseek>
 8002fe4:	1c43      	adds	r3, r0, #1
 8002fe6:	d103      	bne.n	8002ff0 <_lseek_r+0x20>
 8002fe8:	682b      	ldr	r3, [r5, #0]
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d000      	beq.n	8002ff0 <_lseek_r+0x20>
 8002fee:	6023      	str	r3, [r4, #0]
 8002ff0:	bd70      	pop	{r4, r5, r6, pc}
 8002ff2:	46c0      	nop			; (mov r8, r8)
 8002ff4:	200000e8 	.word	0x200000e8

08002ff8 <__malloc_lock>:
 8002ff8:	b510      	push	{r4, lr}
 8002ffa:	4802      	ldr	r0, [pc, #8]	; (8003004 <__malloc_lock+0xc>)
 8002ffc:	f7ff fe29 	bl	8002c52 <__retarget_lock_acquire_recursive>
 8003000:	bd10      	pop	{r4, pc}
 8003002:	46c0      	nop			; (mov r8, r8)
 8003004:	200000e0 	.word	0x200000e0

08003008 <__malloc_unlock>:
 8003008:	b510      	push	{r4, lr}
 800300a:	4802      	ldr	r0, [pc, #8]	; (8003014 <__malloc_unlock+0xc>)
 800300c:	f7ff fe22 	bl	8002c54 <__retarget_lock_release_recursive>
 8003010:	bd10      	pop	{r4, pc}
 8003012:	46c0      	nop			; (mov r8, r8)
 8003014:	200000e0 	.word	0x200000e0

08003018 <_read_r>:
 8003018:	b570      	push	{r4, r5, r6, lr}
 800301a:	0004      	movs	r4, r0
 800301c:	0008      	movs	r0, r1
 800301e:	0011      	movs	r1, r2
 8003020:	001a      	movs	r2, r3
 8003022:	2300      	movs	r3, #0
 8003024:	4d05      	ldr	r5, [pc, #20]	; (800303c <_read_r+0x24>)
 8003026:	602b      	str	r3, [r5, #0]
 8003028:	f7fd fc6a 	bl	8000900 <_read>
 800302c:	1c43      	adds	r3, r0, #1
 800302e:	d103      	bne.n	8003038 <_read_r+0x20>
 8003030:	682b      	ldr	r3, [r5, #0]
 8003032:	2b00      	cmp	r3, #0
 8003034:	d000      	beq.n	8003038 <_read_r+0x20>
 8003036:	6023      	str	r3, [r4, #0]
 8003038:	bd70      	pop	{r4, r5, r6, pc}
 800303a:	46c0      	nop			; (mov r8, r8)
 800303c:	200000e8 	.word	0x200000e8

08003040 <_init>:
 8003040:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003042:	46c0      	nop			; (mov r8, r8)
 8003044:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003046:	bc08      	pop	{r3}
 8003048:	469e      	mov	lr, r3
 800304a:	4770      	bx	lr

0800304c <_fini>:
 800304c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800304e:	46c0      	nop			; (mov r8, r8)
 8003050:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003052:	bc08      	pop	{r3}
 8003054:	469e      	mov	lr, r3
 8003056:	4770      	bx	lr
