\hypertarget{group___t_i_m___output___compare__and___p_w_m__modes}{}\doxysection{TIM\+\_\+\+Output\+\_\+\+Compare\+\_\+and\+\_\+\+PWM\+\_\+modes}
\label{group___t_i_m___output___compare__and___p_w_m__modes}\index{TIM\_Output\_Compare\_and\_PWM\_modes@{TIM\_Output\_Compare\_and\_PWM\_modes}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___t_i_m___output___compare__and___p_w_m__modes_gafae6b98b4b854fbfffd9a5ebc59c8f61}{TIM\+\_\+\+OCMODE\+\_\+\+TIMING}}~((uint32\+\_\+t)0x0000)
\item 
\#define \mbox{\hyperlink{group___t_i_m___output___compare__and___p_w_m__modes_ga111d1023e3ac6ef5544775c3863b4b12}{TIM\+\_\+\+OCMODE\+\_\+\+ACTIVE}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga410a4752a98081bad8ab3f72b28e7c5f}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+0}})
\item 
\#define \mbox{\hyperlink{group___t_i_m___output___compare__and___p_w_m__modes_ga890fbb44fd16f2bce962983352d23f53}{TIM\+\_\+\+OCMODE\+\_\+\+INACTIVE}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b5f6ec25063483641d6dc065d96d2b5}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+1}})
\item 
\#define \mbox{\hyperlink{group___t_i_m___output___compare__and___p_w_m__modes_ga368f80fad76018e2bf76084522e47536}{TIM\+\_\+\+OCMODE\+\_\+\+TOGGLE}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga410a4752a98081bad8ab3f72b28e7c5f}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+0}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b5f6ec25063483641d6dc065d96d2b5}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+1}})
\item 
\#define \mbox{\hyperlink{group___t_i_m___output___compare__and___p_w_m__modes_ga766271da571888dfecd9130c3887e9c6}{TIM\+\_\+\+OCMODE\+\_\+\+PWM1}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b5f6ec25063483641d6dc065d96d2b5}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac024f6b9972b940925ab5786ee38701b}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+2}})
\item 
\#define \mbox{\hyperlink{group___t_i_m___output___compare__and___p_w_m__modes_ga88ce4251743c2c07e19fdd5a0a310580}{TIM\+\_\+\+OCMODE\+\_\+\+PWM2}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ddb3dc889733e71d812baa3873cb13b}{TIM\+\_\+\+CCMR1\+\_\+\+OC1M}})
\item 
\#define \mbox{\hyperlink{group___t_i_m___output___compare__and___p_w_m__modes_ga0a78cecaf884a89963e2a8e6af7e6128}{TIM\+\_\+\+OCMODE\+\_\+\+FORCED\+\_\+\+ACTIVE}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga410a4752a98081bad8ab3f72b28e7c5f}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+0}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac024f6b9972b940925ab5786ee38701b}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+2}})
\item 
\#define \mbox{\hyperlink{group___t_i_m___output___compare__and___p_w_m__modes_ga4572f724ce30ce45557f1dc5141afb3e}{TIM\+\_\+\+OCMODE\+\_\+\+FORCED\+\_\+\+INACTIVE}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac024f6b9972b940925ab5786ee38701b}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+2}})
\item 
\#define \mbox{\hyperlink{group___t_i_m___output___compare__and___p_w_m__modes_ga7910bed799169bcc9dacbd5725769dbd}{IS\+\_\+\+TIM\+\_\+\+PWM\+\_\+\+MODE}}(MODE)
\item 
\#define \mbox{\hyperlink{group___t_i_m___output___compare__and___p_w_m__modes_ga93d898976e236c135bfd02a0c213c8ec}{IS\+\_\+\+TIM\+\_\+\+OC\+\_\+\+MODE}}(MODE)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___t_i_m___output___compare__and___p_w_m__modes_ga93d898976e236c135bfd02a0c213c8ec}\label{group___t_i_m___output___compare__and___p_w_m__modes_ga93d898976e236c135bfd02a0c213c8ec}} 
\index{TIM\_Output\_Compare\_and\_PWM\_modes@{TIM\_Output\_Compare\_and\_PWM\_modes}!IS\_TIM\_OC\_MODE@{IS\_TIM\_OC\_MODE}}
\index{IS\_TIM\_OC\_MODE@{IS\_TIM\_OC\_MODE}!TIM\_Output\_Compare\_and\_PWM\_modes@{TIM\_Output\_Compare\_and\_PWM\_modes}}
\doxysubsubsection{\texorpdfstring{IS\_TIM\_OC\_MODE}{IS\_TIM\_OC\_MODE}}
{\footnotesize\ttfamily \#define IS\+\_\+\+TIM\+\_\+\+OC\+\_\+\+MODE(\begin{DoxyParamCaption}\item[{}]{MODE }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                          (((MODE) == \mbox{\hyperlink{group___t_i_m___output___compare__and___p_w_m__modes_gafae6b98b4b854fbfffd9a5ebc59c8f61}{TIM\_OCMODE\_TIMING}})       || \(\backslash\)}
\DoxyCodeLine{                          ((MODE) == \mbox{\hyperlink{group___t_i_m___output___compare__and___p_w_m__modes_ga111d1023e3ac6ef5544775c3863b4b12}{TIM\_OCMODE\_ACTIVE}})           || \(\backslash\)}
\DoxyCodeLine{                          ((MODE) == \mbox{\hyperlink{group___t_i_m___output___compare__and___p_w_m__modes_ga890fbb44fd16f2bce962983352d23f53}{TIM\_OCMODE\_INACTIVE}})         || \(\backslash\)}
\DoxyCodeLine{                          ((MODE) == \mbox{\hyperlink{group___t_i_m___output___compare__and___p_w_m__modes_ga368f80fad76018e2bf76084522e47536}{TIM\_OCMODE\_TOGGLE}})           || \(\backslash\)}
\DoxyCodeLine{                          ((MODE) == \mbox{\hyperlink{group___t_i_m___output___compare__and___p_w_m__modes_ga0a78cecaf884a89963e2a8e6af7e6128}{TIM\_OCMODE\_FORCED\_ACTIVE}})    || \(\backslash\)}
\DoxyCodeLine{                          ((MODE) == \mbox{\hyperlink{group___t_i_m___output___compare__and___p_w_m__modes_ga4572f724ce30ce45557f1dc5141afb3e}{TIM\_OCMODE\_FORCED\_INACTIVE}}))}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{stm32f4xx__hal__tim_8h_source_l00379}{379}} of file \mbox{\hyperlink{stm32f4xx__hal__tim_8h_source}{stm32f4xx\+\_\+hal\+\_\+tim.\+h}}.

\mbox{\Hypertarget{group___t_i_m___output___compare__and___p_w_m__modes_ga7910bed799169bcc9dacbd5725769dbd}\label{group___t_i_m___output___compare__and___p_w_m__modes_ga7910bed799169bcc9dacbd5725769dbd}} 
\index{TIM\_Output\_Compare\_and\_PWM\_modes@{TIM\_Output\_Compare\_and\_PWM\_modes}!IS\_TIM\_PWM\_MODE@{IS\_TIM\_PWM\_MODE}}
\index{IS\_TIM\_PWM\_MODE@{IS\_TIM\_PWM\_MODE}!TIM\_Output\_Compare\_and\_PWM\_modes@{TIM\_Output\_Compare\_and\_PWM\_modes}}
\doxysubsubsection{\texorpdfstring{IS\_TIM\_PWM\_MODE}{IS\_TIM\_PWM\_MODE}}
{\footnotesize\ttfamily \#define IS\+\_\+\+TIM\+\_\+\+PWM\+\_\+\+MODE(\begin{DoxyParamCaption}\item[{}]{MODE }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                               (((MODE) == \mbox{\hyperlink{group___t_i_m___output___compare__and___p_w_m__modes_ga766271da571888dfecd9130c3887e9c6}{TIM\_OCMODE\_PWM1}}) || \(\backslash\)}
\DoxyCodeLine{                               ((MODE) == \mbox{\hyperlink{group___t_i_m___output___compare__and___p_w_m__modes_ga88ce4251743c2c07e19fdd5a0a310580}{TIM\_OCMODE\_PWM2}}))}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{stm32f4xx__hal__tim_8h_source_l00376}{376}} of file \mbox{\hyperlink{stm32f4xx__hal__tim_8h_source}{stm32f4xx\+\_\+hal\+\_\+tim.\+h}}.

\mbox{\Hypertarget{group___t_i_m___output___compare__and___p_w_m__modes_ga111d1023e3ac6ef5544775c3863b4b12}\label{group___t_i_m___output___compare__and___p_w_m__modes_ga111d1023e3ac6ef5544775c3863b4b12}} 
\index{TIM\_Output\_Compare\_and\_PWM\_modes@{TIM\_Output\_Compare\_and\_PWM\_modes}!TIM\_OCMODE\_ACTIVE@{TIM\_OCMODE\_ACTIVE}}
\index{TIM\_OCMODE\_ACTIVE@{TIM\_OCMODE\_ACTIVE}!TIM\_Output\_Compare\_and\_PWM\_modes@{TIM\_Output\_Compare\_and\_PWM\_modes}}
\doxysubsubsection{\texorpdfstring{TIM\_OCMODE\_ACTIVE}{TIM\_OCMODE\_ACTIVE}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+OCMODE\+\_\+\+ACTIVE~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga410a4752a98081bad8ab3f72b28e7c5f}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+0}})}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__tim_8h_source_l00368}{368}} of file \mbox{\hyperlink{stm32f4xx__hal__tim_8h_source}{stm32f4xx\+\_\+hal\+\_\+tim.\+h}}.

\mbox{\Hypertarget{group___t_i_m___output___compare__and___p_w_m__modes_ga0a78cecaf884a89963e2a8e6af7e6128}\label{group___t_i_m___output___compare__and___p_w_m__modes_ga0a78cecaf884a89963e2a8e6af7e6128}} 
\index{TIM\_Output\_Compare\_and\_PWM\_modes@{TIM\_Output\_Compare\_and\_PWM\_modes}!TIM\_OCMODE\_FORCED\_ACTIVE@{TIM\_OCMODE\_FORCED\_ACTIVE}}
\index{TIM\_OCMODE\_FORCED\_ACTIVE@{TIM\_OCMODE\_FORCED\_ACTIVE}!TIM\_Output\_Compare\_and\_PWM\_modes@{TIM\_Output\_Compare\_and\_PWM\_modes}}
\doxysubsubsection{\texorpdfstring{TIM\_OCMODE\_FORCED\_ACTIVE}{TIM\_OCMODE\_FORCED\_ACTIVE}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+OCMODE\+\_\+\+FORCED\+\_\+\+ACTIVE~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga410a4752a98081bad8ab3f72b28e7c5f}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+0}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac024f6b9972b940925ab5786ee38701b}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+2}})}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__tim_8h_source_l00373}{373}} of file \mbox{\hyperlink{stm32f4xx__hal__tim_8h_source}{stm32f4xx\+\_\+hal\+\_\+tim.\+h}}.

\mbox{\Hypertarget{group___t_i_m___output___compare__and___p_w_m__modes_ga4572f724ce30ce45557f1dc5141afb3e}\label{group___t_i_m___output___compare__and___p_w_m__modes_ga4572f724ce30ce45557f1dc5141afb3e}} 
\index{TIM\_Output\_Compare\_and\_PWM\_modes@{TIM\_Output\_Compare\_and\_PWM\_modes}!TIM\_OCMODE\_FORCED\_INACTIVE@{TIM\_OCMODE\_FORCED\_INACTIVE}}
\index{TIM\_OCMODE\_FORCED\_INACTIVE@{TIM\_OCMODE\_FORCED\_INACTIVE}!TIM\_Output\_Compare\_and\_PWM\_modes@{TIM\_Output\_Compare\_and\_PWM\_modes}}
\doxysubsubsection{\texorpdfstring{TIM\_OCMODE\_FORCED\_INACTIVE}{TIM\_OCMODE\_FORCED\_INACTIVE}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+OCMODE\+\_\+\+FORCED\+\_\+\+INACTIVE~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac024f6b9972b940925ab5786ee38701b}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+2}})}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__tim_8h_source_l00374}{374}} of file \mbox{\hyperlink{stm32f4xx__hal__tim_8h_source}{stm32f4xx\+\_\+hal\+\_\+tim.\+h}}.

\mbox{\Hypertarget{group___t_i_m___output___compare__and___p_w_m__modes_ga890fbb44fd16f2bce962983352d23f53}\label{group___t_i_m___output___compare__and___p_w_m__modes_ga890fbb44fd16f2bce962983352d23f53}} 
\index{TIM\_Output\_Compare\_and\_PWM\_modes@{TIM\_Output\_Compare\_and\_PWM\_modes}!TIM\_OCMODE\_INACTIVE@{TIM\_OCMODE\_INACTIVE}}
\index{TIM\_OCMODE\_INACTIVE@{TIM\_OCMODE\_INACTIVE}!TIM\_Output\_Compare\_and\_PWM\_modes@{TIM\_Output\_Compare\_and\_PWM\_modes}}
\doxysubsubsection{\texorpdfstring{TIM\_OCMODE\_INACTIVE}{TIM\_OCMODE\_INACTIVE}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+OCMODE\+\_\+\+INACTIVE~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b5f6ec25063483641d6dc065d96d2b5}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+1}})}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__tim_8h_source_l00369}{369}} of file \mbox{\hyperlink{stm32f4xx__hal__tim_8h_source}{stm32f4xx\+\_\+hal\+\_\+tim.\+h}}.

\mbox{\Hypertarget{group___t_i_m___output___compare__and___p_w_m__modes_ga766271da571888dfecd9130c3887e9c6}\label{group___t_i_m___output___compare__and___p_w_m__modes_ga766271da571888dfecd9130c3887e9c6}} 
\index{TIM\_Output\_Compare\_and\_PWM\_modes@{TIM\_Output\_Compare\_and\_PWM\_modes}!TIM\_OCMODE\_PWM1@{TIM\_OCMODE\_PWM1}}
\index{TIM\_OCMODE\_PWM1@{TIM\_OCMODE\_PWM1}!TIM\_Output\_Compare\_and\_PWM\_modes@{TIM\_Output\_Compare\_and\_PWM\_modes}}
\doxysubsubsection{\texorpdfstring{TIM\_OCMODE\_PWM1}{TIM\_OCMODE\_PWM1}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+OCMODE\+\_\+\+PWM1~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b5f6ec25063483641d6dc065d96d2b5}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac024f6b9972b940925ab5786ee38701b}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+2}})}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__tim_8h_source_l00371}{371}} of file \mbox{\hyperlink{stm32f4xx__hal__tim_8h_source}{stm32f4xx\+\_\+hal\+\_\+tim.\+h}}.

\mbox{\Hypertarget{group___t_i_m___output___compare__and___p_w_m__modes_ga88ce4251743c2c07e19fdd5a0a310580}\label{group___t_i_m___output___compare__and___p_w_m__modes_ga88ce4251743c2c07e19fdd5a0a310580}} 
\index{TIM\_Output\_Compare\_and\_PWM\_modes@{TIM\_Output\_Compare\_and\_PWM\_modes}!TIM\_OCMODE\_PWM2@{TIM\_OCMODE\_PWM2}}
\index{TIM\_OCMODE\_PWM2@{TIM\_OCMODE\_PWM2}!TIM\_Output\_Compare\_and\_PWM\_modes@{TIM\_Output\_Compare\_and\_PWM\_modes}}
\doxysubsubsection{\texorpdfstring{TIM\_OCMODE\_PWM2}{TIM\_OCMODE\_PWM2}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+OCMODE\+\_\+\+PWM2~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ddb3dc889733e71d812baa3873cb13b}{TIM\+\_\+\+CCMR1\+\_\+\+OC1M}})}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__tim_8h_source_l00372}{372}} of file \mbox{\hyperlink{stm32f4xx__hal__tim_8h_source}{stm32f4xx\+\_\+hal\+\_\+tim.\+h}}.

\mbox{\Hypertarget{group___t_i_m___output___compare__and___p_w_m__modes_gafae6b98b4b854fbfffd9a5ebc59c8f61}\label{group___t_i_m___output___compare__and___p_w_m__modes_gafae6b98b4b854fbfffd9a5ebc59c8f61}} 
\index{TIM\_Output\_Compare\_and\_PWM\_modes@{TIM\_Output\_Compare\_and\_PWM\_modes}!TIM\_OCMODE\_TIMING@{TIM\_OCMODE\_TIMING}}
\index{TIM\_OCMODE\_TIMING@{TIM\_OCMODE\_TIMING}!TIM\_Output\_Compare\_and\_PWM\_modes@{TIM\_Output\_Compare\_and\_PWM\_modes}}
\doxysubsubsection{\texorpdfstring{TIM\_OCMODE\_TIMING}{TIM\_OCMODE\_TIMING}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+OCMODE\+\_\+\+TIMING~((uint32\+\_\+t)0x0000)}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__tim_8h_source_l00367}{367}} of file \mbox{\hyperlink{stm32f4xx__hal__tim_8h_source}{stm32f4xx\+\_\+hal\+\_\+tim.\+h}}.

\mbox{\Hypertarget{group___t_i_m___output___compare__and___p_w_m__modes_ga368f80fad76018e2bf76084522e47536}\label{group___t_i_m___output___compare__and___p_w_m__modes_ga368f80fad76018e2bf76084522e47536}} 
\index{TIM\_Output\_Compare\_and\_PWM\_modes@{TIM\_Output\_Compare\_and\_PWM\_modes}!TIM\_OCMODE\_TOGGLE@{TIM\_OCMODE\_TOGGLE}}
\index{TIM\_OCMODE\_TOGGLE@{TIM\_OCMODE\_TOGGLE}!TIM\_Output\_Compare\_and\_PWM\_modes@{TIM\_Output\_Compare\_and\_PWM\_modes}}
\doxysubsubsection{\texorpdfstring{TIM\_OCMODE\_TOGGLE}{TIM\_OCMODE\_TOGGLE}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+OCMODE\+\_\+\+TOGGLE~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga410a4752a98081bad8ab3f72b28e7c5f}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+0}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b5f6ec25063483641d6dc065d96d2b5}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+1}})}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__tim_8h_source_l00370}{370}} of file \mbox{\hyperlink{stm32f4xx__hal__tim_8h_source}{stm32f4xx\+\_\+hal\+\_\+tim.\+h}}.

