{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1543897807865 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1543897807866 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 04 12:30:07 2018 " "Processing started: Tue Dec 04 12:30:07 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1543897807866 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1543897807866 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lcd1602 -c lcd1602 " "Command: quartus_sta lcd1602 -c lcd1602" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1543897807866 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1543897807906 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1543897808018 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1543897808045 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1543897808045 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lcd1602.sdc " "Synopsys Design Constraints File file not found: 'lcd1602.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1543897808278 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1543897808278 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_sys clk_sys " "create_clock -period 1.000 -name clk_sys clk_sys" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1543897808282 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_set:CLK_UART\|clk clk_set:CLK_UART\|clk " "create_clock -period 1.000 -name clk_set:CLK_UART\|clk clk_set:CLK_UART\|clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1543897808282 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name uart_rx:module_rx_esp8266\|rx_int uart_rx:module_rx_esp8266\|rx_int " "create_clock -period 1.000 -name uart_rx:module_rx_esp8266\|rx_int uart_rx:module_rx_esp8266\|rx_int" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1543897808282 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name esp8266_encode:encode\|sig esp8266_encode:encode\|sig " "create_clock -period 1.000 -name esp8266_encode:encode\|sig esp8266_encode:encode\|sig" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1543897808282 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1543897808282 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1543897808364 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1543897808365 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1543897808366 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1543897808371 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1543897808436 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1543897808436 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -31.060 " "Worst-case setup slack is -31.060" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543897808438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543897808438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -31.060      -365.245 clk_sys  " "  -31.060      -365.245 clk_sys " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543897808438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.758     -3452.792 esp8266_encode:encode\|sig  " "   -8.758     -3452.792 esp8266_encode:encode\|sig " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543897808438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.769      -225.394 clk_set:CLK_UART\|clk  " "   -7.769      -225.394 clk_set:CLK_UART\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543897808438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.381        -1.041 uart_rx:module_rx_esp8266\|rx_int  " "   -0.381        -1.041 uart_rx:module_rx_esp8266\|rx_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543897808438 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1543897808438 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.250 " "Worst-case hold slack is -0.250" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543897808446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543897808446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.250        -0.627 clk_set:CLK_UART\|clk  " "   -0.250        -0.627 clk_set:CLK_UART\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543897808446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.146         0.000 clk_sys  " "    0.146         0.000 clk_sys " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543897808446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.263         0.000 uart_rx:module_rx_esp8266\|rx_int  " "    0.263         0.000 uart_rx:module_rx_esp8266\|rx_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543897808446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.434         0.000 esp8266_encode:encode\|sig  " "    0.434         0.000 esp8266_encode:encode\|sig " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543897808446 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1543897808446 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1543897808449 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1543897808452 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543897808455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543897808455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -139.804 clk_sys  " "   -3.000      -139.804 clk_sys " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543897808455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487      -623.053 esp8266_encode:encode\|sig  " "   -1.487      -623.053 esp8266_encode:encode\|sig " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543897808455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487      -120.447 clk_set:CLK_UART\|clk  " "   -1.487      -120.447 clk_set:CLK_UART\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543897808455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -4.461 uart_rx:module_rx_esp8266\|rx_int  " "   -1.487        -4.461 uart_rx:module_rx_esp8266\|rx_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543897808455 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1543897808455 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1543897808619 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1543897808640 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1543897808955 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1543897809082 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1543897809099 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1543897809099 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -28.282 " "Worst-case setup slack is -28.282" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543897809103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543897809103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -28.282      -324.477 clk_sys  " "  -28.282      -324.477 clk_sys " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543897809103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.085     -3184.738 esp8266_encode:encode\|sig  " "   -8.085     -3184.738 esp8266_encode:encode\|sig " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543897809103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.212      -203.192 clk_set:CLK_UART\|clk  " "   -7.212      -203.192 clk_set:CLK_UART\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543897809103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.243        -0.630 uart_rx:module_rx_esp8266\|rx_int  " "   -0.243        -0.630 uart_rx:module_rx_esp8266\|rx_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543897809103 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1543897809103 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.124 " "Worst-case hold slack is -0.124" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543897809113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543897809113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.124        -0.259 clk_set:CLK_UART\|clk  " "   -0.124        -0.259 clk_set:CLK_UART\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543897809113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.277         0.000 clk_sys  " "    0.277         0.000 clk_sys " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543897809113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357         0.000 uart_rx:module_rx_esp8266\|rx_int  " "    0.357         0.000 uart_rx:module_rx_esp8266\|rx_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543897809113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.383         0.000 esp8266_encode:encode\|sig  " "    0.383         0.000 esp8266_encode:encode\|sig " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543897809113 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1543897809113 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1543897809118 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1543897809122 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543897809127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543897809127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -139.804 clk_sys  " "   -3.000      -139.804 clk_sys " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543897809127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487      -623.053 esp8266_encode:encode\|sig  " "   -1.487      -623.053 esp8266_encode:encode\|sig " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543897809127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487      -120.447 clk_set:CLK_UART\|clk  " "   -1.487      -120.447 clk_set:CLK_UART\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543897809127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -4.461 uart_rx:module_rx_esp8266\|rx_int  " "   -1.487        -4.461 uart_rx:module_rx_esp8266\|rx_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543897809127 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1543897809127 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1543897809305 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1543897809484 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1543897809490 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1543897809490 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.716 " "Worst-case setup slack is -12.716" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543897809495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543897809495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.716      -100.905 clk_sys  " "  -12.716      -100.905 clk_sys " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543897809495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.534       -65.509 clk_set:CLK_UART\|clk  " "   -3.534       -65.509 clk_set:CLK_UART\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543897809495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.168     -1230.215 esp8266_encode:encode\|sig  " "   -3.168     -1230.215 esp8266_encode:encode\|sig " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543897809495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.273         0.000 uart_rx:module_rx_esp8266\|rx_int  " "    0.273         0.000 uart_rx:module_rx_esp8266\|rx_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543897809495 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1543897809495 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.280 " "Worst-case hold slack is -0.280" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543897809508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543897809508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.280        -0.711 clk_set:CLK_UART\|clk  " "   -0.280        -0.711 clk_set:CLK_UART\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543897809508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.162        -0.162 clk_sys  " "   -0.162        -0.162 clk_sys " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543897809508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179         0.000 esp8266_encode:encode\|sig  " "    0.179         0.000 esp8266_encode:encode\|sig " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543897809508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185         0.000 uart_rx:module_rx_esp8266\|rx_int  " "    0.185         0.000 uart_rx:module_rx_esp8266\|rx_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543897809508 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1543897809508 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1543897809514 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1543897809522 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543897809529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543897809529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -102.279 clk_sys  " "   -3.000      -102.279 clk_sys " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543897809529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000      -419.000 esp8266_encode:encode\|sig  " "   -1.000      -419.000 esp8266_encode:encode\|sig " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543897809529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -81.000 clk_set:CLK_UART\|clk  " "   -1.000       -81.000 clk_set:CLK_UART\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543897809529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -3.000 uart_rx:module_rx_esp8266\|rx_int  " "   -1.000        -3.000 uart_rx:module_rx_esp8266\|rx_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543897809529 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1543897809529 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1543897810011 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1543897810011 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "584 " "Peak virtual memory: 584 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1543897810110 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 04 12:30:10 2018 " "Processing ended: Tue Dec 04 12:30:10 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1543897810110 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1543897810110 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1543897810110 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1543897810110 ""}
