// Seed: 1478382913
module module_0;
endmodule
module module_1 (
    output tri0 id_0,
    output uwire id_1,
    output tri id_2,
    input wor id_3,
    input tri1 id_4,
    output logic id_5,
    output supply1 id_6,
    input uwire id_7,
    input wor id_8,
    input wor id_9
    , id_21,
    input uwire id_10,
    output wire id_11,
    input tri id_12,
    input tri id_13,
    output wand id_14,
    input wire id_15,
    output tri1 id_16,
    input wor id_17,
    input wor id_18,
    input wand id_19
);
  id_22();
  always @(id_18) @(posedge id_10) id_5 <= id_18 - id_22;
  module_0 modCall_1 ();
endmodule
