Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Sun Jun 19 21:43:13 2022
| Host         : LAPTOP-HTINQ8MA running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    20 |
|    Minimum number of control sets                        |    20 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   100 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    20 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    14 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              62 |           20 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             286 |          121 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+----------------------------+------------------+------------------+----------------+--------------+
|   Clock Signal   |        Enable Signal       | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+----------------------------+------------------+------------------+----------------+--------------+
|  display/animate |                            |                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG   |                            |                  |                2 |              7 |         3.50 |
|  p_1_in_BUFG     | direction_reg_n_0_[1]      |                  |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG   | pix_stb                    |                  |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG   | display/v_count[9]_i_1_n_0 |                  |                4 |             10 |         2.50 |
|  p_1_in_BUFG     | x_head[9]_i_1_n_0          |                  |                3 |             10 |         3.33 |
|  p_1_in_BUFG     | s_size1                    |                  |                6 |             19 |         3.17 |
|  p_1_in_BUFG     | x_body13_reg[9]_i_1_n_0    |                  |               11 |             19 |         1.73 |
|  p_1_in_BUFG     | x_body2_reg[9]_i_1_n_0     |                  |                9 |             19 |         2.11 |
|  p_1_in_BUFG     | y_body10_reg[8]_i_1_n_0    |                  |               10 |             19 |         1.90 |
|  p_1_in_BUFG     | y_body12_reg[8]_i_1_n_0    |                  |                8 |             19 |         2.38 |
|  p_1_in_BUFG     | y_body11_reg[8]_i_1_n_1    |                  |                8 |             19 |         2.38 |
|  p_1_in_BUFG     | y_body3_reg[8]_i_1_n_1     |                  |               10 |             19 |         1.90 |
|  p_1_in_BUFG     | y_body4_reg[8]_i_1_n_0     |                  |                6 |             19 |         3.17 |
|  p_1_in_BUFG     | y_body5_reg[8]_i_1_n_0     |                  |                7 |             19 |         2.71 |
|  p_1_in_BUFG     | y_body6_reg[8]_i_1_n_0     |                  |               10 |             19 |         1.90 |
|  p_1_in_BUFG     | y_body7_reg[8]_i_1_n_1     |                  |                8 |             19 |         2.38 |
|  p_1_in_BUFG     | y_body8_reg[8]_i_1_n_0     |                  |                8 |             19 |         2.38 |
|  p_1_in_BUFG     | y_body9_reg[8]_i_1_n_0     |                  |                7 |             19 |         2.71 |
|  p_1_in_BUFG     |                            |                  |               17 |             51 |         3.00 |
+------------------+----------------------------+------------------+------------------+----------------+--------------+


