<stg><name>accelerator<1437>_Pipeline_VITIS_LOOP_104_4</name>


<trans_list>

<trans id="42" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_38 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_38"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
newFuncRoot:1 %tmp = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %empty

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:2 %store_ln104 = store i4 0, i4 %i_38

]]></Node>
<StgValue><ssdm name="store_ln104"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:3 %br_ln0 = br void %VITIS_LOOP_105_5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
VITIS_LOOP_105_5:0 %i = load i4 %i_38

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_105_5:1 %icmp_ln104 = icmp_eq  i4 %i, i4 10

]]></Node>
<StgValue><ssdm name="icmp_ln104"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_105_5:2 %i_43 = add i4 %i, i4 1

]]></Node>
<StgValue><ssdm name="i_43"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_105_5:3 %br_ln104 = br i1 %icmp_ln104, void %VITIS_LOOP_105_5.split, void %for.inc68.exitStub

]]></Node>
<StgValue><ssdm name="br_ln104"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="4">
<![CDATA[
VITIS_LOOP_105_5.split:0 %zext_ln104 = zext i4 %i

]]></Node>
<StgValue><ssdm name="zext_ln104"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="14" op_0_bw="4">
<![CDATA[
VITIS_LOOP_105_5.split:1 %zext_ln104_1 = zext i4 %i

]]></Node>
<StgValue><ssdm name="zext_ln104_1"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_105_5.split:5 %empty_131 = add i14 %zext_ln104_1, i14 %tmp

]]></Node>
<StgValue><ssdm name="empty_131"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="14">
<![CDATA[
VITIS_LOOP_105_5.split:6 %zext_ln109 = zext i14 %empty_131

]]></Node>
<StgValue><ssdm name="zext_ln109"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_105_5.split:7 %result_l3_addr = getelementptr i25 %result_l3, i64 0, i64 %zext_ln104

]]></Node>
<StgValue><ssdm name="result_l3_addr"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="25" op_0_bw="4">
<![CDATA[
VITIS_LOOP_105_5.split:8 %result_l3_load = load i4 %result_l3_addr

]]></Node>
<StgValue><ssdm name="result_l3_load"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="14" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_105_5.split:9 %y_train_addr = getelementptr i1 %y_train, i64 0, i64 %zext_ln109

]]></Node>
<StgValue><ssdm name="y_train_addr"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="14">
<![CDATA[
VITIS_LOOP_105_5.split:10 %y_train_load = load i14 %y_train_addr

]]></Node>
<StgValue><ssdm name="y_train_load"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_105_5.split:16 %store_ln104 = store i4 %i_43, i4 %i_38

]]></Node>
<StgValue><ssdm name="store_ln104"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0">
<![CDATA[
for.inc68.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_105_5.split:2 %specpipeline_ln104 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_75

]]></Node>
<StgValue><ssdm name="specpipeline_ln104"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_105_5.split:3 %speclooptripcount_ln104 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln104"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_105_5.split:4 %specloopname_ln104 = specloopname void @_ssdm_op_SpecLoopName, void @empty_96

]]></Node>
<StgValue><ssdm name="specloopname_ln104"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="25" op_0_bw="4">
<![CDATA[
VITIS_LOOP_105_5.split:8 %result_l3_load = load i4 %result_l3_addr

]]></Node>
<StgValue><ssdm name="result_l3_load"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="14">
<![CDATA[
VITIS_LOOP_105_5.split:10 %y_train_load = load i14 %y_train_addr

]]></Node>
<StgValue><ssdm name="y_train_load"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="18" op_0_bw="18" op_1_bw="1" op_2_bw="17">
<![CDATA[
VITIS_LOOP_105_5.split:11 %shl_ln6 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i1.i17, i1 %y_train_load, i17 0

]]></Node>
<StgValue><ssdm name="shl_ln6"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="25" op_0_bw="18">
<![CDATA[
VITIS_LOOP_105_5.split:12 %zext_ln109_1 = zext i18 %shl_ln6

]]></Node>
<StgValue><ssdm name="zext_ln109_1"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_105_5.split:13 %sub_ln109 = sub i25 %result_l3_load, i25 %zext_ln109_1

]]></Node>
<StgValue><ssdm name="sub_ln109"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_105_5.split:14 %final_error_0_addr = getelementptr i25 %final_error_0, i64 0, i64 %zext_ln104

]]></Node>
<StgValue><ssdm name="final_error_0_addr"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="25" op_1_bw="4">
<![CDATA[
VITIS_LOOP_105_5.split:15 %store_ln109 = store i25 %sub_ln109, i4 %final_error_0_addr

]]></Node>
<StgValue><ssdm name="store_ln109"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_105_5.split:17 %br_ln104 = br void %VITIS_LOOP_105_5

]]></Node>
<StgValue><ssdm name="br_ln104"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="43" name="empty" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="empty"/></StgValue>
</port>
<port id="44" name="result_l3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="result_l3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="45" name="y_train" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="y_train"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="46" name="final_error_0" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="final_error_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="48" from="StgValue_47" to="i_38" fromId="47" toId="5">
</dataflow>
<dataflow id="50" from="_ssdm_op_Read.ap_auto.i14" to="tmp" fromId="49" toId="6">
</dataflow>
<dataflow id="51" from="empty" to="tmp" fromId="43" toId="6">
</dataflow>
<dataflow id="53" from="StgValue_52" to="store_ln104" fromId="52" toId="7">
</dataflow>
<dataflow id="54" from="i_38" to="store_ln104" fromId="5" toId="7">
</dataflow>
<dataflow id="55" from="i_38" to="i" fromId="5" toId="9">
</dataflow>
<dataflow id="56" from="i" to="icmp_ln104" fromId="9" toId="10">
</dataflow>
<dataflow id="58" from="StgValue_57" to="icmp_ln104" fromId="57" toId="10">
</dataflow>
<dataflow id="59" from="i" to="i_43" fromId="9" toId="11">
</dataflow>
<dataflow id="61" from="StgValue_60" to="i_43" fromId="60" toId="11">
</dataflow>
<dataflow id="62" from="icmp_ln104" to="br_ln104" fromId="10" toId="12">
</dataflow>
<dataflow id="63" from="i" to="zext_ln104" fromId="9" toId="13">
</dataflow>
<dataflow id="64" from="i" to="zext_ln104_1" fromId="9" toId="14">
</dataflow>
<dataflow id="65" from="zext_ln104_1" to="empty_131" fromId="14" toId="15">
</dataflow>
<dataflow id="66" from="tmp" to="empty_131" fromId="6" toId="15">
</dataflow>
<dataflow id="67" from="empty_131" to="zext_ln109" fromId="15" toId="16">
</dataflow>
<dataflow id="68" from="result_l3" to="result_l3_addr" fromId="44" toId="17">
</dataflow>
<dataflow id="70" from="StgValue_69" to="result_l3_addr" fromId="69" toId="17">
</dataflow>
<dataflow id="71" from="zext_ln104" to="result_l3_addr" fromId="13" toId="17">
</dataflow>
<dataflow id="72" from="result_l3_addr" to="result_l3_load" fromId="17" toId="18">
</dataflow>
<dataflow id="73" from="y_train" to="y_train_addr" fromId="45" toId="19">
</dataflow>
<dataflow id="74" from="StgValue_69" to="y_train_addr" fromId="69" toId="19">
</dataflow>
<dataflow id="75" from="zext_ln109" to="y_train_addr" fromId="16" toId="19">
</dataflow>
<dataflow id="76" from="y_train_addr" to="y_train_load" fromId="19" toId="20">
</dataflow>
<dataflow id="77" from="i_43" to="store_ln104" fromId="11" toId="21">
</dataflow>
<dataflow id="78" from="i_38" to="store_ln104" fromId="5" toId="21">
</dataflow>
<dataflow id="80" from="_ssdm_op_SpecPipeline" to="specpipeline_ln104" fromId="79" toId="22">
</dataflow>
<dataflow id="82" from="StgValue_81" to="specpipeline_ln104" fromId="81" toId="22">
</dataflow>
<dataflow id="84" from="StgValue_83" to="specpipeline_ln104" fromId="83" toId="22">
</dataflow>
<dataflow id="85" from="StgValue_83" to="specpipeline_ln104" fromId="83" toId="22">
</dataflow>
<dataflow id="86" from="StgValue_83" to="specpipeline_ln104" fromId="83" toId="22">
</dataflow>
<dataflow id="88" from="empty_75" to="specpipeline_ln104" fromId="87" toId="22">
</dataflow>
<dataflow id="90" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln104" fromId="89" toId="23">
</dataflow>
<dataflow id="92" from="StgValue_91" to="speclooptripcount_ln104" fromId="91" toId="23">
</dataflow>
<dataflow id="93" from="StgValue_91" to="speclooptripcount_ln104" fromId="91" toId="23">
</dataflow>
<dataflow id="94" from="StgValue_91" to="speclooptripcount_ln104" fromId="91" toId="23">
</dataflow>
<dataflow id="96" from="_ssdm_op_SpecLoopName" to="specloopname_ln104" fromId="95" toId="24">
</dataflow>
<dataflow id="98" from="empty_96" to="specloopname_ln104" fromId="97" toId="24">
</dataflow>
<dataflow id="99" from="result_l3_addr" to="result_l3_load" fromId="17" toId="25">
</dataflow>
<dataflow id="100" from="y_train_addr" to="y_train_load" fromId="19" toId="26">
</dataflow>
<dataflow id="102" from="_ssdm_op_BitConcatenate.i18.i1.i17" to="shl_ln6" fromId="101" toId="27">
</dataflow>
<dataflow id="103" from="y_train_load" to="shl_ln6" fromId="26" toId="27">
</dataflow>
<dataflow id="105" from="StgValue_104" to="shl_ln6" fromId="104" toId="27">
</dataflow>
<dataflow id="106" from="shl_ln6" to="zext_ln109_1" fromId="27" toId="28">
</dataflow>
<dataflow id="107" from="result_l3_load" to="sub_ln109" fromId="25" toId="29">
</dataflow>
<dataflow id="108" from="zext_ln109_1" to="sub_ln109" fromId="28" toId="29">
</dataflow>
<dataflow id="109" from="final_error_0" to="final_error_0_addr" fromId="46" toId="30">
</dataflow>
<dataflow id="110" from="StgValue_69" to="final_error_0_addr" fromId="69" toId="30">
</dataflow>
<dataflow id="111" from="zext_ln104" to="final_error_0_addr" fromId="13" toId="30">
</dataflow>
<dataflow id="112" from="sub_ln109" to="store_ln109" fromId="29" toId="31">
</dataflow>
<dataflow id="113" from="final_error_0_addr" to="store_ln109" fromId="30" toId="31">
</dataflow>
<dataflow id="114" from="icmp_ln104" to="StgValue_2" fromId="10" toId="2">
</dataflow>
</dataflows>


</stg>
