Lab5_ProgramCounter_0_0.v,verilog,xil_defaultlib,../../../../Lab5.gen/sources_1/bd/Lab5/ip/Lab5_ProgramCounter_0_0/sim/Lab5_ProgramCounter_0_0.v,
Lab5_InstMem_0_0.v,verilog,xil_defaultlib,../../../../Lab5.gen/sources_1/bd/Lab5/ip/Lab5_InstMem_0_0/sim/Lab5_InstMem_0_0.v,
Lab5_PCAdder_0_0.v,verilog,xil_defaultlib,../../../../Lab5.gen/sources_1/bd/Lab5/ip/Lab5_PCAdder_0_0/sim/Lab5_PCAdder_0_0.v,
xlslice_v1_0_vl_rfs.v,verilog,xlslice_v1_0_2,../../../../Lab5.gen/sources_1/bd/Lab5/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v,
Lab5_xlslice_0_0.v,verilog,xil_defaultlib,../../../../Lab5.gen/sources_1/bd/Lab5/ip/Lab5_xlslice_0_0/sim/Lab5_xlslice_0_0.v,
Lab5_xlslice_1_0.v,verilog,xil_defaultlib,../../../../Lab5.gen/sources_1/bd/Lab5/ip/Lab5_xlslice_1_0/sim/Lab5_xlslice_1_0.v,
Lab5_xlslice_1_1.v,verilog,xil_defaultlib,../../../../Lab5.gen/sources_1/bd/Lab5/ip/Lab5_xlslice_1_1/sim/Lab5_xlslice_1_1.v,
Lab5_xlslice_1_2.v,verilog,xil_defaultlib,../../../../Lab5.gen/sources_1/bd/Lab5/ip/Lab5_xlslice_1_2/sim/Lab5_xlslice_1_2.v,
Lab5_xlslice_1_3.v,verilog,xil_defaultlib,../../../../Lab5.gen/sources_1/bd/Lab5/ip/Lab5_xlslice_1_3/sim/Lab5_xlslice_1_3.v,
Lab5_xlslice_1_4.v,verilog,xil_defaultlib,../../../../Lab5.gen/sources_1/bd/Lab5/ip/Lab5_xlslice_1_4/sim/Lab5_xlslice_1_4.v,
Lab5_xlslice_1_5.v,verilog,xil_defaultlib,../../../../Lab5.gen/sources_1/bd/Lab5/ip/Lab5_xlslice_1_5/sim/Lab5_xlslice_1_5.v,
Lab5_xlslice_1_6.v,verilog,xil_defaultlib,../../../../Lab5.gen/sources_1/bd/Lab5/ip/Lab5_xlslice_1_6/sim/Lab5_xlslice_1_6.v,
Lab5_RegFile_0_0.v,verilog,xil_defaultlib,../../../../Lab5.gen/sources_1/bd/Lab5/ip/Lab5_RegFile_0_0/sim/Lab5_RegFile_0_0.v,
Lab5_sign_ext_0_0.v,verilog,xil_defaultlib,../../../../Lab5.gen/sources_1/bd/Lab5/ip/Lab5_sign_ext_0_0/sim/Lab5_sign_ext_0_0.v,
Lab5_RegDstMux_0_0.v,verilog,xil_defaultlib,../../../../Lab5.gen/sources_1/bd/Lab5/ip/Lab5_RegDstMux_0_0/sim/Lab5_RegDstMux_0_0.v,
Lab5_alu_0_0.v,verilog,xil_defaultlib,../../../../Lab5.gen/sources_1/bd/Lab5/ip/Lab5_alu_0_0/sim/Lab5_alu_0_0.v,
Lab5_alu_control_0_0.v,verilog,xil_defaultlib,../../../../Lab5.gen/sources_1/bd/Lab5/ip/Lab5_alu_control_0_0/sim/Lab5_alu_control_0_0.v,
Lab5_ALUSrcMux_0_0.v,verilog,xil_defaultlib,../../../../Lab5.gen/sources_1/bd/Lab5/ip/Lab5_ALUSrcMux_0_0/sim/Lab5_ALUSrcMux_0_0.v,
Lab5_control_0_0.v,verilog,xil_defaultlib,../../../../Lab5.gen/sources_1/bd/Lab5/ip/Lab5_control_0_0/sim/Lab5_control_0_0.v,
Lab5_DataMem_0_0.v,verilog,xil_defaultlib,../../../../Lab5.gen/sources_1/bd/Lab5/ip/Lab5_DataMem_0_0/sim/Lab5_DataMem_0_0.v,
xlconstant_v1_1_vl_rfs.v,verilog,xlconstant_v1_1_7,../../../../Lab5.gen/sources_1/bd/Lab5/ipshared/b0f2/hdl/xlconstant_v1_1_vl_rfs.v,
Lab5_xlconstant_0_1.v,verilog,xil_defaultlib,../../../../Lab5.gen/sources_1/bd/Lab5/ip/Lab5_xlconstant_0_1/sim/Lab5_xlconstant_0_1.v,
Lab5_WriteBackMux_0_0.v,verilog,xil_defaultlib,../../../../Lab5.gen/sources_1/bd/Lab5/ip/Lab5_WriteBackMux_0_0/sim/Lab5_WriteBackMux_0_0.v,
Lab5.v,verilog,xil_defaultlib,../../../../Lab5.gen/sources_1/bd/Lab5/sim/Lab5.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
