
space-invaders.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008514  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000254  080086a4  080086a4  000186a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080088f8  080088f8  000201d0  2**0
                  CONTENTS
  4 .ARM          00000000  080088f8  080088f8  000201d0  2**0
                  CONTENTS
  5 .preinit_array 00000000  080088f8  080088f8  000201d0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080088f8  080088f8  000188f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080088fc  080088fc  000188fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d0  20000000  08008900  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201d0  2**0
                  CONTENTS
 10 .bss          00001ffc  200001d0  200001d0  000201d0  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200021cc  200021cc  000201d0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201d0  2**0
                  CONTENTS, READONLY
 13 .debug_info   00025d3e  00000000  00000000  00020200  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004c5b  00000000  00000000  00045f3e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001b20  00000000  00000000  0004aba0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001938  00000000  00000000  0004c6c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000229eb  00000000  00000000  0004dff8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00020548  00000000  00000000  000709e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c4b00  00000000  00000000  00090f2b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  00155a2b  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00007b74  00000000  00000000  00155a80  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .stab         00000024  00000000  00000000  0015d5f4  2**2
                  CONTENTS, READONLY, DEBUGGING
 23 .stabstr      0000004e  00000000  00000000  0015d618  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d0 	.word	0x200001d0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800868c 	.word	0x0800868c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001d4 	.word	0x200001d4
 80001cc:	0800868c 	.word	0x0800868c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <LiquidCrystal>:
uint8_t _numlines;
uint8_t _row_offsets[4];

void LiquidCrystal(GPIO_TypeDef *gpioport, uint16_t rs, uint16_t rw, uint16_t enable,
			     uint16_t d0, uint16_t d1, uint16_t d2, uint16_t d3)
{
 8000270:	b580      	push	{r7, lr}
 8000272:	b08e      	sub	sp, #56	; 0x38
 8000274:	af0a      	add	r7, sp, #40	; 0x28
 8000276:	60f8      	str	r0, [r7, #12]
 8000278:	4608      	mov	r0, r1
 800027a:	4611      	mov	r1, r2
 800027c:	461a      	mov	r2, r3
 800027e:	4603      	mov	r3, r0
 8000280:	817b      	strh	r3, [r7, #10]
 8000282:	460b      	mov	r3, r1
 8000284:	813b      	strh	r3, [r7, #8]
 8000286:	4613      	mov	r3, r2
 8000288:	80fb      	strh	r3, [r7, #6]
  if(_fourbit_mode)
 800028a:	4b1d      	ldr	r3, [pc, #116]	; (8000300 <LiquidCrystal+0x90>)
 800028c:	781b      	ldrb	r3, [r3, #0]
 800028e:	2b00      	cmp	r3, #0
 8000290:	d019      	beq.n	80002c6 <LiquidCrystal+0x56>
    init(1, gpioport, rs, rw, enable, d0, d1, d2, d3, 0, 0, 0, 0);
 8000292:	8939      	ldrh	r1, [r7, #8]
 8000294:	897a      	ldrh	r2, [r7, #10]
 8000296:	2300      	movs	r3, #0
 8000298:	9308      	str	r3, [sp, #32]
 800029a:	2300      	movs	r3, #0
 800029c:	9307      	str	r3, [sp, #28]
 800029e:	2300      	movs	r3, #0
 80002a0:	9306      	str	r3, [sp, #24]
 80002a2:	2300      	movs	r3, #0
 80002a4:	9305      	str	r3, [sp, #20]
 80002a6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80002a8:	9304      	str	r3, [sp, #16]
 80002aa:	8c3b      	ldrh	r3, [r7, #32]
 80002ac:	9303      	str	r3, [sp, #12]
 80002ae:	8bbb      	ldrh	r3, [r7, #28]
 80002b0:	9302      	str	r3, [sp, #8]
 80002b2:	8b3b      	ldrh	r3, [r7, #24]
 80002b4:	9301      	str	r3, [sp, #4]
 80002b6:	88fb      	ldrh	r3, [r7, #6]
 80002b8:	9300      	str	r3, [sp, #0]
 80002ba:	460b      	mov	r3, r1
 80002bc:	68f9      	ldr	r1, [r7, #12]
 80002be:	2001      	movs	r0, #1
 80002c0:	f000 f820 	bl	8000304 <init>
  else
    init(0, gpioport, rs, rw, enable, d0, d1, d2, d3, 0, 0, 0, 0);
}
 80002c4:	e018      	b.n	80002f8 <LiquidCrystal+0x88>
    init(0, gpioport, rs, rw, enable, d0, d1, d2, d3, 0, 0, 0, 0);
 80002c6:	8939      	ldrh	r1, [r7, #8]
 80002c8:	897a      	ldrh	r2, [r7, #10]
 80002ca:	2300      	movs	r3, #0
 80002cc:	9308      	str	r3, [sp, #32]
 80002ce:	2300      	movs	r3, #0
 80002d0:	9307      	str	r3, [sp, #28]
 80002d2:	2300      	movs	r3, #0
 80002d4:	9306      	str	r3, [sp, #24]
 80002d6:	2300      	movs	r3, #0
 80002d8:	9305      	str	r3, [sp, #20]
 80002da:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80002dc:	9304      	str	r3, [sp, #16]
 80002de:	8c3b      	ldrh	r3, [r7, #32]
 80002e0:	9303      	str	r3, [sp, #12]
 80002e2:	8bbb      	ldrh	r3, [r7, #28]
 80002e4:	9302      	str	r3, [sp, #8]
 80002e6:	8b3b      	ldrh	r3, [r7, #24]
 80002e8:	9301      	str	r3, [sp, #4]
 80002ea:	88fb      	ldrh	r3, [r7, #6]
 80002ec:	9300      	str	r3, [sp, #0]
 80002ee:	460b      	mov	r3, r1
 80002f0:	68f9      	ldr	r1, [r7, #12]
 80002f2:	2000      	movs	r0, #0
 80002f4:	f000 f806 	bl	8000304 <init>
}
 80002f8:	bf00      	nop
 80002fa:	3710      	adds	r7, #16
 80002fc:	46bd      	mov	sp, r7
 80002fe:	bd80      	pop	{r7, pc}
 8000300:	20000000 	.word	0x20000000

08000304 <init>:

void init(uint8_t fourbitmode, GPIO_TypeDef *gpioport, uint16_t rs, uint16_t rw, uint16_t enable,
			 uint16_t d0, uint16_t d1, uint16_t d2, uint16_t d3,
			 uint16_t d4, uint16_t d5, uint16_t d6, uint16_t d7)
{
 8000304:	b580      	push	{r7, lr}
 8000306:	b084      	sub	sp, #16
 8000308:	af00      	add	r7, sp, #0
 800030a:	60b9      	str	r1, [r7, #8]
 800030c:	4611      	mov	r1, r2
 800030e:	461a      	mov	r2, r3
 8000310:	4603      	mov	r3, r0
 8000312:	73fb      	strb	r3, [r7, #15]
 8000314:	460b      	mov	r3, r1
 8000316:	81bb      	strh	r3, [r7, #12]
 8000318:	4613      	mov	r3, r2
 800031a:	80fb      	strh	r3, [r7, #6]
  _rs_pin = rs;
 800031c:	4a1a      	ldr	r2, [pc, #104]	; (8000388 <init+0x84>)
 800031e:	89bb      	ldrh	r3, [r7, #12]
 8000320:	8013      	strh	r3, [r2, #0]
  _rw_pin = rw;
 8000322:	4a1a      	ldr	r2, [pc, #104]	; (800038c <init+0x88>)
 8000324:	88fb      	ldrh	r3, [r7, #6]
 8000326:	8013      	strh	r3, [r2, #0]
  _enable_pin = enable;
 8000328:	4a19      	ldr	r2, [pc, #100]	; (8000390 <init+0x8c>)
 800032a:	8b3b      	ldrh	r3, [r7, #24]
 800032c:	8013      	strh	r3, [r2, #0]
  _port = gpioport;
 800032e:	4a19      	ldr	r2, [pc, #100]	; (8000394 <init+0x90>)
 8000330:	68bb      	ldr	r3, [r7, #8]
 8000332:	6013      	str	r3, [r2, #0]
  
  _data_pins[0] = d0;
 8000334:	4a18      	ldr	r2, [pc, #96]	; (8000398 <init+0x94>)
 8000336:	8bbb      	ldrh	r3, [r7, #28]
 8000338:	8013      	strh	r3, [r2, #0]
  _data_pins[1] = d1;
 800033a:	4a17      	ldr	r2, [pc, #92]	; (8000398 <init+0x94>)
 800033c:	8c3b      	ldrh	r3, [r7, #32]
 800033e:	8053      	strh	r3, [r2, #2]
  _data_pins[2] = d2;
 8000340:	4a15      	ldr	r2, [pc, #84]	; (8000398 <init+0x94>)
 8000342:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8000344:	8093      	strh	r3, [r2, #4]
  _data_pins[3] = d3; 
 8000346:	4a14      	ldr	r2, [pc, #80]	; (8000398 <init+0x94>)
 8000348:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800034a:	80d3      	strh	r3, [r2, #6]
  _data_pins[4] = d4;
 800034c:	4a12      	ldr	r2, [pc, #72]	; (8000398 <init+0x94>)
 800034e:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8000350:	8113      	strh	r3, [r2, #8]
  _data_pins[5] = d5;
 8000352:	4a11      	ldr	r2, [pc, #68]	; (8000398 <init+0x94>)
 8000354:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8000356:	8153      	strh	r3, [r2, #10]
  _data_pins[6] = d6;
 8000358:	4a0f      	ldr	r2, [pc, #60]	; (8000398 <init+0x94>)
 800035a:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800035c:	8193      	strh	r3, [r2, #12]
  _data_pins[7] = d7;
 800035e:	4a0e      	ldr	r2, [pc, #56]	; (8000398 <init+0x94>)
 8000360:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8000362:	81d3      	strh	r3, [r2, #14]

  if (fourbitmode)
 8000364:	7bfb      	ldrb	r3, [r7, #15]
 8000366:	2b00      	cmp	r3, #0
 8000368:	d003      	beq.n	8000372 <init+0x6e>
    _displayfunction = LCD_4BITMODE | LCD_1LINE | LCD_5x8DOTS;
 800036a:	4b0c      	ldr	r3, [pc, #48]	; (800039c <init+0x98>)
 800036c:	2200      	movs	r2, #0
 800036e:	701a      	strb	r2, [r3, #0]
 8000370:	e002      	b.n	8000378 <init+0x74>
  else 
    _displayfunction = LCD_8BITMODE | LCD_1LINE | LCD_5x8DOTS;
 8000372:	4b0a      	ldr	r3, [pc, #40]	; (800039c <init+0x98>)
 8000374:	2210      	movs	r2, #16
 8000376:	701a      	strb	r2, [r3, #0]
  
  begin(20, 4);
 8000378:	2104      	movs	r1, #4
 800037a:	2014      	movs	r0, #20
 800037c:	f000 f810 	bl	80003a0 <begin>
}
 8000380:	bf00      	nop
 8000382:	3710      	adds	r7, #16
 8000384:	46bd      	mov	sp, r7
 8000386:	bd80      	pop	{r7, pc}
 8000388:	20001d34 	.word	0x20001d34
 800038c:	20001d14 	.word	0x20001d14
 8000390:	20001d32 	.word	0x20001d32
 8000394:	20001d18 	.word	0x20001d18
 8000398:	20001d20 	.word	0x20001d20
 800039c:	20001d31 	.word	0x20001d31

080003a0 <begin>:

void begin(uint8_t cols, uint8_t lines) {
 80003a0:	b580      	push	{r7, lr}
 80003a2:	b088      	sub	sp, #32
 80003a4:	af00      	add	r7, sp, #0
 80003a6:	4603      	mov	r3, r0
 80003a8:	460a      	mov	r2, r1
 80003aa:	71fb      	strb	r3, [r7, #7]
 80003ac:	4613      	mov	r3, r2
 80003ae:	71bb      	strb	r3, [r7, #6]
  if (lines > 1) {
 80003b0:	79bb      	ldrb	r3, [r7, #6]
 80003b2:	2b01      	cmp	r3, #1
 80003b4:	d906      	bls.n	80003c4 <begin+0x24>
    _displayfunction |= LCD_2LINE;
 80003b6:	4b77      	ldr	r3, [pc, #476]	; (8000594 <begin+0x1f4>)
 80003b8:	781b      	ldrb	r3, [r3, #0]
 80003ba:	f043 0308 	orr.w	r3, r3, #8
 80003be:	b2da      	uxtb	r2, r3
 80003c0:	4b74      	ldr	r3, [pc, #464]	; (8000594 <begin+0x1f4>)
 80003c2:	701a      	strb	r2, [r3, #0]
  }
  _numlines = lines;
 80003c4:	4a74      	ldr	r2, [pc, #464]	; (8000598 <begin+0x1f8>)
 80003c6:	79bb      	ldrb	r3, [r7, #6]
 80003c8:	7013      	strb	r3, [r2, #0]

  setRowOffsets(0x00, 0x40, 0x00 + cols, 0x40 + cols);  
 80003ca:	79fa      	ldrb	r2, [r7, #7]
 80003cc:	79fb      	ldrb	r3, [r7, #7]
 80003ce:	3340      	adds	r3, #64	; 0x40
 80003d0:	2140      	movs	r1, #64	; 0x40
 80003d2:	2000      	movs	r0, #0
 80003d4:	f000 f988 	bl	80006e8 <setRowOffsets>

  // for some 1 line displays you can select a 10 pixel high font
  if ((dotsize != LCD_5x8DOTS) && (lines == 1)) {
 80003d8:	4b70      	ldr	r3, [pc, #448]	; (800059c <begin+0x1fc>)
 80003da:	781b      	ldrb	r3, [r3, #0]
 80003dc:	2b00      	cmp	r3, #0
 80003de:	d009      	beq.n	80003f4 <begin+0x54>
 80003e0:	79bb      	ldrb	r3, [r7, #6]
 80003e2:	2b01      	cmp	r3, #1
 80003e4:	d106      	bne.n	80003f4 <begin+0x54>
    _displayfunction |= LCD_5x10DOTS;
 80003e6:	4b6b      	ldr	r3, [pc, #428]	; (8000594 <begin+0x1f4>)
 80003e8:	781b      	ldrb	r3, [r3, #0]
 80003ea:	f043 0304 	orr.w	r3, r3, #4
 80003ee:	b2da      	uxtb	r2, r3
 80003f0:	4b68      	ldr	r3, [pc, #416]	; (8000594 <begin+0x1f4>)
 80003f2:	701a      	strb	r2, [r3, #0]
  }

  //Initializing GPIO Pins
  enableClock();
 80003f4:	f000 f8e4 	bl	80005c0 <enableClock>
  
  GPIO_InitTypeDef gpio_init;
  gpio_init.Speed = GPIO_SPEED_FREQ_HIGH;
 80003f8:	2303      	movs	r3, #3
 80003fa:	61bb      	str	r3, [r7, #24]
  gpio_init.Mode = GPIO_MODE_OUTPUT_PP;
 80003fc:	2301      	movs	r3, #1
 80003fe:	613b      	str	r3, [r7, #16]

  if(_fourbit_mode)
 8000400:	4b67      	ldr	r3, [pc, #412]	; (80005a0 <begin+0x200>)
 8000402:	781b      	ldrb	r3, [r3, #0]
 8000404:	2b00      	cmp	r3, #0
 8000406:	d01b      	beq.n	8000440 <begin+0xa0>
    gpio_init.Pin = _rs_pin | _rw_pin | _enable_pin | _data_pins[0] | _data_pins[1] | _data_pins[2] | _data_pins[3];
 8000408:	4b66      	ldr	r3, [pc, #408]	; (80005a4 <begin+0x204>)
 800040a:	881a      	ldrh	r2, [r3, #0]
 800040c:	4b66      	ldr	r3, [pc, #408]	; (80005a8 <begin+0x208>)
 800040e:	881b      	ldrh	r3, [r3, #0]
 8000410:	4313      	orrs	r3, r2
 8000412:	b29a      	uxth	r2, r3
 8000414:	4b65      	ldr	r3, [pc, #404]	; (80005ac <begin+0x20c>)
 8000416:	881b      	ldrh	r3, [r3, #0]
 8000418:	4313      	orrs	r3, r2
 800041a:	b29a      	uxth	r2, r3
 800041c:	4b64      	ldr	r3, [pc, #400]	; (80005b0 <begin+0x210>)
 800041e:	881b      	ldrh	r3, [r3, #0]
 8000420:	4313      	orrs	r3, r2
 8000422:	b29a      	uxth	r2, r3
 8000424:	4b62      	ldr	r3, [pc, #392]	; (80005b0 <begin+0x210>)
 8000426:	885b      	ldrh	r3, [r3, #2]
 8000428:	4313      	orrs	r3, r2
 800042a:	b29a      	uxth	r2, r3
 800042c:	4b60      	ldr	r3, [pc, #384]	; (80005b0 <begin+0x210>)
 800042e:	889b      	ldrh	r3, [r3, #4]
 8000430:	4313      	orrs	r3, r2
 8000432:	b29a      	uxth	r2, r3
 8000434:	4b5e      	ldr	r3, [pc, #376]	; (80005b0 <begin+0x210>)
 8000436:	88db      	ldrh	r3, [r3, #6]
 8000438:	4313      	orrs	r3, r2
 800043a:	b29b      	uxth	r3, r3
 800043c:	60fb      	str	r3, [r7, #12]
 800043e:	e02a      	b.n	8000496 <begin+0xf6>
  else
    gpio_init.Pin = _rs_pin | _rw_pin | _enable_pin | _data_pins[0] | _data_pins[1] | _data_pins[2] | _data_pins[3] |
                    _data_pins[4] | _data_pins[5] | _data_pins[6] | _data_pins[7];
 8000440:	4b58      	ldr	r3, [pc, #352]	; (80005a4 <begin+0x204>)
 8000442:	881a      	ldrh	r2, [r3, #0]
 8000444:	4b58      	ldr	r3, [pc, #352]	; (80005a8 <begin+0x208>)
 8000446:	881b      	ldrh	r3, [r3, #0]
 8000448:	4313      	orrs	r3, r2
 800044a:	b29a      	uxth	r2, r3
 800044c:	4b57      	ldr	r3, [pc, #348]	; (80005ac <begin+0x20c>)
 800044e:	881b      	ldrh	r3, [r3, #0]
 8000450:	4313      	orrs	r3, r2
 8000452:	b29a      	uxth	r2, r3
    gpio_init.Pin = _rs_pin | _rw_pin | _enable_pin | _data_pins[0] | _data_pins[1] | _data_pins[2] | _data_pins[3] |
 8000454:	4b56      	ldr	r3, [pc, #344]	; (80005b0 <begin+0x210>)
 8000456:	881b      	ldrh	r3, [r3, #0]
                    _data_pins[4] | _data_pins[5] | _data_pins[6] | _data_pins[7];
 8000458:	4313      	orrs	r3, r2
 800045a:	b29a      	uxth	r2, r3
    gpio_init.Pin = _rs_pin | _rw_pin | _enable_pin | _data_pins[0] | _data_pins[1] | _data_pins[2] | _data_pins[3] |
 800045c:	4b54      	ldr	r3, [pc, #336]	; (80005b0 <begin+0x210>)
 800045e:	885b      	ldrh	r3, [r3, #2]
                    _data_pins[4] | _data_pins[5] | _data_pins[6] | _data_pins[7];
 8000460:	4313      	orrs	r3, r2
 8000462:	b29a      	uxth	r2, r3
    gpio_init.Pin = _rs_pin | _rw_pin | _enable_pin | _data_pins[0] | _data_pins[1] | _data_pins[2] | _data_pins[3] |
 8000464:	4b52      	ldr	r3, [pc, #328]	; (80005b0 <begin+0x210>)
 8000466:	889b      	ldrh	r3, [r3, #4]
                    _data_pins[4] | _data_pins[5] | _data_pins[6] | _data_pins[7];
 8000468:	4313      	orrs	r3, r2
 800046a:	b29a      	uxth	r2, r3
    gpio_init.Pin = _rs_pin | _rw_pin | _enable_pin | _data_pins[0] | _data_pins[1] | _data_pins[2] | _data_pins[3] |
 800046c:	4b50      	ldr	r3, [pc, #320]	; (80005b0 <begin+0x210>)
 800046e:	88db      	ldrh	r3, [r3, #6]
                    _data_pins[4] | _data_pins[5] | _data_pins[6] | _data_pins[7];
 8000470:	4313      	orrs	r3, r2
 8000472:	b29a      	uxth	r2, r3
 8000474:	4b4e      	ldr	r3, [pc, #312]	; (80005b0 <begin+0x210>)
 8000476:	891b      	ldrh	r3, [r3, #8]
 8000478:	4313      	orrs	r3, r2
 800047a:	b29a      	uxth	r2, r3
 800047c:	4b4c      	ldr	r3, [pc, #304]	; (80005b0 <begin+0x210>)
 800047e:	895b      	ldrh	r3, [r3, #10]
 8000480:	4313      	orrs	r3, r2
 8000482:	b29a      	uxth	r2, r3
 8000484:	4b4a      	ldr	r3, [pc, #296]	; (80005b0 <begin+0x210>)
 8000486:	899b      	ldrh	r3, [r3, #12]
 8000488:	4313      	orrs	r3, r2
 800048a:	b29a      	uxth	r2, r3
 800048c:	4b48      	ldr	r3, [pc, #288]	; (80005b0 <begin+0x210>)
 800048e:	89db      	ldrh	r3, [r3, #14]
 8000490:	4313      	orrs	r3, r2
 8000492:	b29b      	uxth	r3, r3
    gpio_init.Pin = _rs_pin | _rw_pin | _enable_pin | _data_pins[0] | _data_pins[1] | _data_pins[2] | _data_pins[3] |
 8000494:	60fb      	str	r3, [r7, #12]

  HAL_GPIO_Init(_port, &gpio_init);
 8000496:	4b47      	ldr	r3, [pc, #284]	; (80005b4 <begin+0x214>)
 8000498:	681b      	ldr	r3, [r3, #0]
 800049a:	f107 020c 	add.w	r2, r7, #12
 800049e:	4611      	mov	r1, r2
 80004a0:	4618      	mov	r0, r3
 80004a2:	f001 fbbb 	bl	8001c1c <HAL_GPIO_Init>

  // SEE PAGE 45/46 FOR INITIALIZATION SPECIFICATION!
  // according to datasheet, we need at least 40ms after power rises above 2.7V
  // so we'll wait 50 just to make sure
  osDelay(50);
 80004a6:	2032      	movs	r0, #50	; 0x32
 80004a8:	f003 ff06 	bl	80042b8 <osDelay>

  // Now we pull both RS and R/W low to begin commands
  HAL_GPIO_WritePin(_port, _rs_pin, GPIO_PIN_RESET);
 80004ac:	4b41      	ldr	r3, [pc, #260]	; (80005b4 <begin+0x214>)
 80004ae:	681b      	ldr	r3, [r3, #0]
 80004b0:	4a3c      	ldr	r2, [pc, #240]	; (80005a4 <begin+0x204>)
 80004b2:	8811      	ldrh	r1, [r2, #0]
 80004b4:	2200      	movs	r2, #0
 80004b6:	4618      	mov	r0, r3
 80004b8:	f001 fd2a 	bl	8001f10 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(_port, _enable_pin, GPIO_PIN_RESET);
 80004bc:	4b3d      	ldr	r3, [pc, #244]	; (80005b4 <begin+0x214>)
 80004be:	681b      	ldr	r3, [r3, #0]
 80004c0:	4a3a      	ldr	r2, [pc, #232]	; (80005ac <begin+0x20c>)
 80004c2:	8811      	ldrh	r1, [r2, #0]
 80004c4:	2200      	movs	r2, #0
 80004c6:	4618      	mov	r0, r3
 80004c8:	f001 fd22 	bl	8001f10 <HAL_GPIO_WritePin>

  if (_rw_pin != 255) { 
 80004cc:	4b36      	ldr	r3, [pc, #216]	; (80005a8 <begin+0x208>)
 80004ce:	881b      	ldrh	r3, [r3, #0]
 80004d0:	2bff      	cmp	r3, #255	; 0xff
 80004d2:	d007      	beq.n	80004e4 <begin+0x144>
    HAL_GPIO_WritePin(_port, _rw_pin, GPIO_PIN_RESET);
 80004d4:	4b37      	ldr	r3, [pc, #220]	; (80005b4 <begin+0x214>)
 80004d6:	681b      	ldr	r3, [r3, #0]
 80004d8:	4a33      	ldr	r2, [pc, #204]	; (80005a8 <begin+0x208>)
 80004da:	8811      	ldrh	r1, [r2, #0]
 80004dc:	2200      	movs	r2, #0
 80004de:	4618      	mov	r0, r3
 80004e0:	f001 fd16 	bl	8001f10 <HAL_GPIO_WritePin>
  }
  
  //put the LCD into 4 bit or 8 bit mode
  if (! (_displayfunction & LCD_8BITMODE)) {
 80004e4:	4b2b      	ldr	r3, [pc, #172]	; (8000594 <begin+0x1f4>)
 80004e6:	781b      	ldrb	r3, [r3, #0]
 80004e8:	f003 0310 	and.w	r3, r3, #16
 80004ec:	2b00      	cmp	r3, #0
 80004ee:	d115      	bne.n	800051c <begin+0x17c>
    // this is according to the hitachi HD44780 datasheet
    // figure 24, pg 46

    // we start in 8bit mode, try to set 4 bit mode
    write4bits(0x03);
 80004f0:	2003      	movs	r0, #3
 80004f2:	f000 fa19 	bl	8000928 <write4bits>
    osDelay(5); // wait min 4.1ms
 80004f6:	2005      	movs	r0, #5
 80004f8:	f003 fede 	bl	80042b8 <osDelay>

    // second try
    write4bits(0x03);
 80004fc:	2003      	movs	r0, #3
 80004fe:	f000 fa13 	bl	8000928 <write4bits>
    osDelay(5); // wait min 4.1ms
 8000502:	2005      	movs	r0, #5
 8000504:	f003 fed8 	bl	80042b8 <osDelay>
    
    // third go!
    write4bits(0x03); 
 8000508:	2003      	movs	r0, #3
 800050a:	f000 fa0d 	bl	8000928 <write4bits>
    osDelay(1);
 800050e:	2001      	movs	r0, #1
 8000510:	f003 fed2 	bl	80042b8 <osDelay>

    // finally, set to 4-bit interface
    write4bits(0x02); 
 8000514:	2002      	movs	r0, #2
 8000516:	f000 fa07 	bl	8000928 <write4bits>
 800051a:	e01d      	b.n	8000558 <begin+0x1b8>
  } else {
    // this is according to the hitachi HD44780 datasheet
    // page 45 figure 23

    // Send function set command sequence
    command(LCD_FUNCTIONSET | _displayfunction);
 800051c:	4b1d      	ldr	r3, [pc, #116]	; (8000594 <begin+0x1f4>)
 800051e:	781b      	ldrb	r3, [r3, #0]
 8000520:	f043 0320 	orr.w	r3, r3, #32
 8000524:	b2db      	uxtb	r3, r3
 8000526:	4618      	mov	r0, r3
 8000528:	f000 f979 	bl	800081e <command>
    osDelay(5);  // wait more than 4.1ms
 800052c:	2005      	movs	r0, #5
 800052e:	f003 fec3 	bl	80042b8 <osDelay>

    // second try
    command(LCD_FUNCTIONSET | _displayfunction);
 8000532:	4b18      	ldr	r3, [pc, #96]	; (8000594 <begin+0x1f4>)
 8000534:	781b      	ldrb	r3, [r3, #0]
 8000536:	f043 0320 	orr.w	r3, r3, #32
 800053a:	b2db      	uxtb	r3, r3
 800053c:	4618      	mov	r0, r3
 800053e:	f000 f96e 	bl	800081e <command>
    osDelay(1);
 8000542:	2001      	movs	r0, #1
 8000544:	f003 feb8 	bl	80042b8 <osDelay>

    // third go
    command(LCD_FUNCTIONSET | _displayfunction);
 8000548:	4b12      	ldr	r3, [pc, #72]	; (8000594 <begin+0x1f4>)
 800054a:	781b      	ldrb	r3, [r3, #0]
 800054c:	f043 0320 	orr.w	r3, r3, #32
 8000550:	b2db      	uxtb	r3, r3
 8000552:	4618      	mov	r0, r3
 8000554:	f000 f963 	bl	800081e <command>
  }

  // finally, set # lines, font size, etc.
  command(LCD_FUNCTIONSET | _displayfunction);  
 8000558:	4b0e      	ldr	r3, [pc, #56]	; (8000594 <begin+0x1f4>)
 800055a:	781b      	ldrb	r3, [r3, #0]
 800055c:	f043 0320 	orr.w	r3, r3, #32
 8000560:	b2db      	uxtb	r3, r3
 8000562:	4618      	mov	r0, r3
 8000564:	f000 f95b 	bl	800081e <command>

  // turn the display on with no cursor or blinking default
  _displaycontrol = LCD_DISPLAYON | LCD_CURSOROFF | LCD_BLINKOFF;  
 8000568:	4b13      	ldr	r3, [pc, #76]	; (80005b8 <begin+0x218>)
 800056a:	2204      	movs	r2, #4
 800056c:	701a      	strb	r2, [r3, #0]
  display();
 800056e:	f000 f917 	bl	80007a0 <display>

  // clear it off
  clear();
 8000572:	f000 f8d9 	bl	8000728 <clear>

  // Initialize to default text direction (for romance languages)
  _displaymode = LCD_ENTRYLEFT | LCD_ENTRYSHIFTDECREMENT;
 8000576:	4b11      	ldr	r3, [pc, #68]	; (80005bc <begin+0x21c>)
 8000578:	2202      	movs	r2, #2
 800057a:	701a      	strb	r2, [r3, #0]
  // set the entry mode
  command(LCD_ENTRYMODESET | _displaymode);
 800057c:	4b0f      	ldr	r3, [pc, #60]	; (80005bc <begin+0x21c>)
 800057e:	781b      	ldrb	r3, [r3, #0]
 8000580:	f043 0304 	orr.w	r3, r3, #4
 8000584:	b2db      	uxtb	r3, r3
 8000586:	4618      	mov	r0, r3
 8000588:	f000 f949 	bl	800081e <command>

}
 800058c:	bf00      	nop
 800058e:	3720      	adds	r7, #32
 8000590:	46bd      	mov	sp, r7
 8000592:	bd80      	pop	{r7, pc}
 8000594:	20001d31 	.word	0x20001d31
 8000598:	20001d1d 	.word	0x20001d1d
 800059c:	200001ec 	.word	0x200001ec
 80005a0:	20000000 	.word	0x20000000
 80005a4:	20001d34 	.word	0x20001d34
 80005a8:	20001d14 	.word	0x20001d14
 80005ac:	20001d32 	.word	0x20001d32
 80005b0:	20001d20 	.word	0x20001d20
 80005b4:	20001d18 	.word	0x20001d18
 80005b8:	20001d1c 	.word	0x20001d1c
 80005bc:	20001d30 	.word	0x20001d30

080005c0 <enableClock>:

// enables GPIO RCC Clock
void enableClock(void)
{  
 80005c0:	b480      	push	{r7}
 80005c2:	b089      	sub	sp, #36	; 0x24
 80005c4:	af00      	add	r7, sp, #0
  if(_port == GPIOA)
 80005c6:	4b41      	ldr	r3, [pc, #260]	; (80006cc <enableClock+0x10c>)
 80005c8:	681b      	ldr	r3, [r3, #0]
 80005ca:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80005ce:	d10c      	bne.n	80005ea <enableClock+0x2a>
		__HAL_RCC_GPIOA_CLK_ENABLE();
 80005d0:	4b3f      	ldr	r3, [pc, #252]	; (80006d0 <enableClock+0x110>)
 80005d2:	695b      	ldr	r3, [r3, #20]
 80005d4:	4a3e      	ldr	r2, [pc, #248]	; (80006d0 <enableClock+0x110>)
 80005d6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80005da:	6153      	str	r3, [r2, #20]
 80005dc:	4b3c      	ldr	r3, [pc, #240]	; (80006d0 <enableClock+0x110>)
 80005de:	695b      	ldr	r3, [r3, #20]
 80005e0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80005e4:	61fb      	str	r3, [r7, #28]
 80005e6:	69fb      	ldr	r3, [r7, #28]
		__HAL_RCC_GPIOE_CLK_ENABLE();
	else if(_port == GPIOF)
		__HAL_RCC_GPIOF_CLK_ENABLE();

  // if you have a port that is not listed add it below the other else ifs
}
 80005e8:	e06a      	b.n	80006c0 <enableClock+0x100>
  else if(_port == GPIOB)
 80005ea:	4b38      	ldr	r3, [pc, #224]	; (80006cc <enableClock+0x10c>)
 80005ec:	681b      	ldr	r3, [r3, #0]
 80005ee:	4a39      	ldr	r2, [pc, #228]	; (80006d4 <enableClock+0x114>)
 80005f0:	4293      	cmp	r3, r2
 80005f2:	d10c      	bne.n	800060e <enableClock+0x4e>
		__HAL_RCC_GPIOB_CLK_ENABLE();
 80005f4:	4b36      	ldr	r3, [pc, #216]	; (80006d0 <enableClock+0x110>)
 80005f6:	695b      	ldr	r3, [r3, #20]
 80005f8:	4a35      	ldr	r2, [pc, #212]	; (80006d0 <enableClock+0x110>)
 80005fa:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80005fe:	6153      	str	r3, [r2, #20]
 8000600:	4b33      	ldr	r3, [pc, #204]	; (80006d0 <enableClock+0x110>)
 8000602:	695b      	ldr	r3, [r3, #20]
 8000604:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000608:	61bb      	str	r3, [r7, #24]
 800060a:	69bb      	ldr	r3, [r7, #24]
}
 800060c:	e058      	b.n	80006c0 <enableClock+0x100>
  else if(_port == GPIOB)
 800060e:	4b2f      	ldr	r3, [pc, #188]	; (80006cc <enableClock+0x10c>)
 8000610:	681b      	ldr	r3, [r3, #0]
 8000612:	4a30      	ldr	r2, [pc, #192]	; (80006d4 <enableClock+0x114>)
 8000614:	4293      	cmp	r3, r2
 8000616:	d10c      	bne.n	8000632 <enableClock+0x72>
		__HAL_RCC_GPIOB_CLK_ENABLE();
 8000618:	4b2d      	ldr	r3, [pc, #180]	; (80006d0 <enableClock+0x110>)
 800061a:	695b      	ldr	r3, [r3, #20]
 800061c:	4a2c      	ldr	r2, [pc, #176]	; (80006d0 <enableClock+0x110>)
 800061e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000622:	6153      	str	r3, [r2, #20]
 8000624:	4b2a      	ldr	r3, [pc, #168]	; (80006d0 <enableClock+0x110>)
 8000626:	695b      	ldr	r3, [r3, #20]
 8000628:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800062c:	617b      	str	r3, [r7, #20]
 800062e:	697b      	ldr	r3, [r7, #20]
}
 8000630:	e046      	b.n	80006c0 <enableClock+0x100>
	else if(_port == GPIOC)
 8000632:	4b26      	ldr	r3, [pc, #152]	; (80006cc <enableClock+0x10c>)
 8000634:	681b      	ldr	r3, [r3, #0]
 8000636:	4a28      	ldr	r2, [pc, #160]	; (80006d8 <enableClock+0x118>)
 8000638:	4293      	cmp	r3, r2
 800063a:	d10c      	bne.n	8000656 <enableClock+0x96>
		__HAL_RCC_GPIOC_CLK_ENABLE();
 800063c:	4b24      	ldr	r3, [pc, #144]	; (80006d0 <enableClock+0x110>)
 800063e:	695b      	ldr	r3, [r3, #20]
 8000640:	4a23      	ldr	r2, [pc, #140]	; (80006d0 <enableClock+0x110>)
 8000642:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000646:	6153      	str	r3, [r2, #20]
 8000648:	4b21      	ldr	r3, [pc, #132]	; (80006d0 <enableClock+0x110>)
 800064a:	695b      	ldr	r3, [r3, #20]
 800064c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000650:	613b      	str	r3, [r7, #16]
 8000652:	693b      	ldr	r3, [r7, #16]
}
 8000654:	e034      	b.n	80006c0 <enableClock+0x100>
	else if(_port == GPIOD)
 8000656:	4b1d      	ldr	r3, [pc, #116]	; (80006cc <enableClock+0x10c>)
 8000658:	681b      	ldr	r3, [r3, #0]
 800065a:	4a20      	ldr	r2, [pc, #128]	; (80006dc <enableClock+0x11c>)
 800065c:	4293      	cmp	r3, r2
 800065e:	d10c      	bne.n	800067a <enableClock+0xba>
		__HAL_RCC_GPIOD_CLK_ENABLE();
 8000660:	4b1b      	ldr	r3, [pc, #108]	; (80006d0 <enableClock+0x110>)
 8000662:	695b      	ldr	r3, [r3, #20]
 8000664:	4a1a      	ldr	r2, [pc, #104]	; (80006d0 <enableClock+0x110>)
 8000666:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800066a:	6153      	str	r3, [r2, #20]
 800066c:	4b18      	ldr	r3, [pc, #96]	; (80006d0 <enableClock+0x110>)
 800066e:	695b      	ldr	r3, [r3, #20]
 8000670:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000674:	60fb      	str	r3, [r7, #12]
 8000676:	68fb      	ldr	r3, [r7, #12]
}
 8000678:	e022      	b.n	80006c0 <enableClock+0x100>
	else if(_port == GPIOE)
 800067a:	4b14      	ldr	r3, [pc, #80]	; (80006cc <enableClock+0x10c>)
 800067c:	681b      	ldr	r3, [r3, #0]
 800067e:	4a18      	ldr	r2, [pc, #96]	; (80006e0 <enableClock+0x120>)
 8000680:	4293      	cmp	r3, r2
 8000682:	d10c      	bne.n	800069e <enableClock+0xde>
		__HAL_RCC_GPIOE_CLK_ENABLE();
 8000684:	4b12      	ldr	r3, [pc, #72]	; (80006d0 <enableClock+0x110>)
 8000686:	695b      	ldr	r3, [r3, #20]
 8000688:	4a11      	ldr	r2, [pc, #68]	; (80006d0 <enableClock+0x110>)
 800068a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800068e:	6153      	str	r3, [r2, #20]
 8000690:	4b0f      	ldr	r3, [pc, #60]	; (80006d0 <enableClock+0x110>)
 8000692:	695b      	ldr	r3, [r3, #20]
 8000694:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000698:	60bb      	str	r3, [r7, #8]
 800069a:	68bb      	ldr	r3, [r7, #8]
}
 800069c:	e010      	b.n	80006c0 <enableClock+0x100>
	else if(_port == GPIOF)
 800069e:	4b0b      	ldr	r3, [pc, #44]	; (80006cc <enableClock+0x10c>)
 80006a0:	681b      	ldr	r3, [r3, #0]
 80006a2:	4a10      	ldr	r2, [pc, #64]	; (80006e4 <enableClock+0x124>)
 80006a4:	4293      	cmp	r3, r2
 80006a6:	d10b      	bne.n	80006c0 <enableClock+0x100>
		__HAL_RCC_GPIOF_CLK_ENABLE();
 80006a8:	4b09      	ldr	r3, [pc, #36]	; (80006d0 <enableClock+0x110>)
 80006aa:	695b      	ldr	r3, [r3, #20]
 80006ac:	4a08      	ldr	r2, [pc, #32]	; (80006d0 <enableClock+0x110>)
 80006ae:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80006b2:	6153      	str	r3, [r2, #20]
 80006b4:	4b06      	ldr	r3, [pc, #24]	; (80006d0 <enableClock+0x110>)
 80006b6:	695b      	ldr	r3, [r3, #20]
 80006b8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80006bc:	607b      	str	r3, [r7, #4]
 80006be:	687b      	ldr	r3, [r7, #4]
}
 80006c0:	bf00      	nop
 80006c2:	3724      	adds	r7, #36	; 0x24
 80006c4:	46bd      	mov	sp, r7
 80006c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ca:	4770      	bx	lr
 80006cc:	20001d18 	.word	0x20001d18
 80006d0:	40021000 	.word	0x40021000
 80006d4:	48000400 	.word	0x48000400
 80006d8:	48000800 	.word	0x48000800
 80006dc:	48000c00 	.word	0x48000c00
 80006e0:	48001000 	.word	0x48001000
 80006e4:	48001400 	.word	0x48001400

080006e8 <setRowOffsets>:

void setRowOffsets(int row0, int row1, int row2, int row3)
{
 80006e8:	b480      	push	{r7}
 80006ea:	b085      	sub	sp, #20
 80006ec:	af00      	add	r7, sp, #0
 80006ee:	60f8      	str	r0, [r7, #12]
 80006f0:	60b9      	str	r1, [r7, #8]
 80006f2:	607a      	str	r2, [r7, #4]
 80006f4:	603b      	str	r3, [r7, #0]
  _row_offsets[0] = row0;
 80006f6:	68fb      	ldr	r3, [r7, #12]
 80006f8:	b2da      	uxtb	r2, r3
 80006fa:	4b0a      	ldr	r3, [pc, #40]	; (8000724 <setRowOffsets+0x3c>)
 80006fc:	701a      	strb	r2, [r3, #0]
  _row_offsets[1] = row1;
 80006fe:	68bb      	ldr	r3, [r7, #8]
 8000700:	b2da      	uxtb	r2, r3
 8000702:	4b08      	ldr	r3, [pc, #32]	; (8000724 <setRowOffsets+0x3c>)
 8000704:	705a      	strb	r2, [r3, #1]
  _row_offsets[2] = row2;
 8000706:	687b      	ldr	r3, [r7, #4]
 8000708:	b2da      	uxtb	r2, r3
 800070a:	4b06      	ldr	r3, [pc, #24]	; (8000724 <setRowOffsets+0x3c>)
 800070c:	709a      	strb	r2, [r3, #2]
  _row_offsets[3] = row3;
 800070e:	683b      	ldr	r3, [r7, #0]
 8000710:	b2da      	uxtb	r2, r3
 8000712:	4b04      	ldr	r3, [pc, #16]	; (8000724 <setRowOffsets+0x3c>)
 8000714:	70da      	strb	r2, [r3, #3]
}
 8000716:	bf00      	nop
 8000718:	3714      	adds	r7, #20
 800071a:	46bd      	mov	sp, r7
 800071c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000720:	4770      	bx	lr
 8000722:	bf00      	nop
 8000724:	20001d10 	.word	0x20001d10

08000728 <clear>:

/********** high level commands, for the user! */
void clear(void)
{
 8000728:	b580      	push	{r7, lr}
 800072a:	af00      	add	r7, sp, #0
  command(LCD_CLEARDISPLAY);  // clear display, set cursor position to zero
 800072c:	2001      	movs	r0, #1
 800072e:	f000 f876 	bl	800081e <command>
  osDelay(2);  // this command takes a long time!
 8000732:	2002      	movs	r0, #2
 8000734:	f003 fdc0 	bl	80042b8 <osDelay>
}
 8000738:	bf00      	nop
 800073a:	bd80      	pop	{r7, pc}

0800073c <setCursor>:
  command(LCD_RETURNHOME);  // set cursor position to zero
  osDelay(2);  // this command takes a long time!
}

void setCursor(uint8_t col, uint8_t row)
{
 800073c:	b580      	push	{r7, lr}
 800073e:	b084      	sub	sp, #16
 8000740:	af00      	add	r7, sp, #0
 8000742:	4603      	mov	r3, r0
 8000744:	460a      	mov	r2, r1
 8000746:	71fb      	strb	r3, [r7, #7]
 8000748:	4613      	mov	r3, r2
 800074a:	71bb      	strb	r3, [r7, #6]
  const size_t max_lines = sizeof(_row_offsets) / sizeof(*_row_offsets);
 800074c:	2304      	movs	r3, #4
 800074e:	60fb      	str	r3, [r7, #12]
  if ( row >= max_lines ) {
 8000750:	79bb      	ldrb	r3, [r7, #6]
 8000752:	68fa      	ldr	r2, [r7, #12]
 8000754:	429a      	cmp	r2, r3
 8000756:	d803      	bhi.n	8000760 <setCursor+0x24>
    row = max_lines - 1;    // we count rows starting w/0
 8000758:	68fb      	ldr	r3, [r7, #12]
 800075a:	b2db      	uxtb	r3, r3
 800075c:	3b01      	subs	r3, #1
 800075e:	71bb      	strb	r3, [r7, #6]
  }
  if ( row >= _numlines ) {
 8000760:	4b0d      	ldr	r3, [pc, #52]	; (8000798 <setCursor+0x5c>)
 8000762:	781b      	ldrb	r3, [r3, #0]
 8000764:	79ba      	ldrb	r2, [r7, #6]
 8000766:	429a      	cmp	r2, r3
 8000768:	d303      	bcc.n	8000772 <setCursor+0x36>
    row = _numlines - 1;    // we count rows starting w/0
 800076a:	4b0b      	ldr	r3, [pc, #44]	; (8000798 <setCursor+0x5c>)
 800076c:	781b      	ldrb	r3, [r3, #0]
 800076e:	3b01      	subs	r3, #1
 8000770:	71bb      	strb	r3, [r7, #6]
  }
  
  command(LCD_SETDDRAMADDR | (col + _row_offsets[row]));
 8000772:	79bb      	ldrb	r3, [r7, #6]
 8000774:	4a09      	ldr	r2, [pc, #36]	; (800079c <setCursor+0x60>)
 8000776:	5cd2      	ldrb	r2, [r2, r3]
 8000778:	79fb      	ldrb	r3, [r7, #7]
 800077a:	4413      	add	r3, r2
 800077c:	b2db      	uxtb	r3, r3
 800077e:	b25b      	sxtb	r3, r3
 8000780:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000784:	b25b      	sxtb	r3, r3
 8000786:	b2db      	uxtb	r3, r3
 8000788:	4618      	mov	r0, r3
 800078a:	f000 f848 	bl	800081e <command>
}
 800078e:	bf00      	nop
 8000790:	3710      	adds	r7, #16
 8000792:	46bd      	mov	sp, r7
 8000794:	bd80      	pop	{r7, pc}
 8000796:	bf00      	nop
 8000798:	20001d1d 	.word	0x20001d1d
 800079c:	20001d10 	.word	0x20001d10

080007a0 <display>:
// Turn the display on/off (quickly)
void noDisplay(void) {
  _displaycontrol &= ~LCD_DISPLAYON;
  command(LCD_DISPLAYCONTROL | _displaycontrol);
}
void display(void) {
 80007a0:	b580      	push	{r7, lr}
 80007a2:	af00      	add	r7, sp, #0
  _displaycontrol |= LCD_DISPLAYON;
 80007a4:	4b08      	ldr	r3, [pc, #32]	; (80007c8 <display+0x28>)
 80007a6:	781b      	ldrb	r3, [r3, #0]
 80007a8:	f043 0304 	orr.w	r3, r3, #4
 80007ac:	b2da      	uxtb	r2, r3
 80007ae:	4b06      	ldr	r3, [pc, #24]	; (80007c8 <display+0x28>)
 80007b0:	701a      	strb	r2, [r3, #0]
  command(LCD_DISPLAYCONTROL | _displaycontrol);
 80007b2:	4b05      	ldr	r3, [pc, #20]	; (80007c8 <display+0x28>)
 80007b4:	781b      	ldrb	r3, [r3, #0]
 80007b6:	f043 0308 	orr.w	r3, r3, #8
 80007ba:	b2db      	uxtb	r3, r3
 80007bc:	4618      	mov	r0, r3
 80007be:	f000 f82e 	bl	800081e <command>
}
 80007c2:	bf00      	nop
 80007c4:	bd80      	pop	{r7, pc}
 80007c6:	bf00      	nop
 80007c8:	20001d1c 	.word	0x20001d1c

080007cc <createChar>:
  return n;
}

// Allows us to fill the first 8 CGRAM locations
// with custom characters
void createChar(uint8_t location, uint8_t charmap[]) {
 80007cc:	b580      	push	{r7, lr}
 80007ce:	b084      	sub	sp, #16
 80007d0:	af00      	add	r7, sp, #0
 80007d2:	4603      	mov	r3, r0
 80007d4:	6039      	str	r1, [r7, #0]
 80007d6:	71fb      	strb	r3, [r7, #7]
  location &= 0x7; // we only have 8 locations 0-7
 80007d8:	79fb      	ldrb	r3, [r7, #7]
 80007da:	f003 0307 	and.w	r3, r3, #7
 80007de:	71fb      	strb	r3, [r7, #7]
  command(LCD_SETCGRAMADDR | (location << 3));
 80007e0:	79fb      	ldrb	r3, [r7, #7]
 80007e2:	00db      	lsls	r3, r3, #3
 80007e4:	b25b      	sxtb	r3, r3
 80007e6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80007ea:	b25b      	sxtb	r3, r3
 80007ec:	b2db      	uxtb	r3, r3
 80007ee:	4618      	mov	r0, r3
 80007f0:	f000 f815 	bl	800081e <command>
  for (int i=0; i<8; i++) {
 80007f4:	2300      	movs	r3, #0
 80007f6:	60fb      	str	r3, [r7, #12]
 80007f8:	e009      	b.n	800080e <createChar+0x42>
    write(charmap[i]);
 80007fa:	68fb      	ldr	r3, [r7, #12]
 80007fc:	683a      	ldr	r2, [r7, #0]
 80007fe:	4413      	add	r3, r2
 8000800:	781b      	ldrb	r3, [r3, #0]
 8000802:	4618      	mov	r0, r3
 8000804:	f000 f819 	bl	800083a <write>
  for (int i=0; i<8; i++) {
 8000808:	68fb      	ldr	r3, [r7, #12]
 800080a:	3301      	adds	r3, #1
 800080c:	60fb      	str	r3, [r7, #12]
 800080e:	68fb      	ldr	r3, [r7, #12]
 8000810:	2b07      	cmp	r3, #7
 8000812:	ddf2      	ble.n	80007fa <createChar+0x2e>
  }
}
 8000814:	bf00      	nop
 8000816:	bf00      	nop
 8000818:	3710      	adds	r7, #16
 800081a:	46bd      	mov	sp, r7
 800081c:	bd80      	pop	{r7, pc}

0800081e <command>:

/*********** mid level commands, for sending data/cmds */

inline void command(uint8_t value) {
 800081e:	b580      	push	{r7, lr}
 8000820:	b082      	sub	sp, #8
 8000822:	af00      	add	r7, sp, #0
 8000824:	4603      	mov	r3, r0
 8000826:	71fb      	strb	r3, [r7, #7]
  send(value, GPIO_PIN_RESET);
 8000828:	79fb      	ldrb	r3, [r7, #7]
 800082a:	2100      	movs	r1, #0
 800082c:	4618      	mov	r0, r3
 800082e:	f000 f813 	bl	8000858 <send>
}
 8000832:	bf00      	nop
 8000834:	3708      	adds	r7, #8
 8000836:	46bd      	mov	sp, r7
 8000838:	bd80      	pop	{r7, pc}

0800083a <write>:

inline size_t write(uint8_t value) {
 800083a:	b580      	push	{r7, lr}
 800083c:	b082      	sub	sp, #8
 800083e:	af00      	add	r7, sp, #0
 8000840:	4603      	mov	r3, r0
 8000842:	71fb      	strb	r3, [r7, #7]
  send(value, GPIO_PIN_SET);
 8000844:	79fb      	ldrb	r3, [r7, #7]
 8000846:	2101      	movs	r1, #1
 8000848:	4618      	mov	r0, r3
 800084a:	f000 f805 	bl	8000858 <send>
  return 1; // assume sucess
 800084e:	2301      	movs	r3, #1
}
 8000850:	4618      	mov	r0, r3
 8000852:	3708      	adds	r7, #8
 8000854:	46bd      	mov	sp, r7
 8000856:	bd80      	pop	{r7, pc}

08000858 <send>:

/************ low level data pushing commands **********/

// write either command or data, with automatic 4/8-bit selection
void send(uint8_t value, GPIO_PinState mode) {
 8000858:	b580      	push	{r7, lr}
 800085a:	b082      	sub	sp, #8
 800085c:	af00      	add	r7, sp, #0
 800085e:	4603      	mov	r3, r0
 8000860:	460a      	mov	r2, r1
 8000862:	71fb      	strb	r3, [r7, #7]
 8000864:	4613      	mov	r3, r2
 8000866:	71bb      	strb	r3, [r7, #6]
  HAL_GPIO_WritePin(_port, _rs_pin, mode);
 8000868:	4b16      	ldr	r3, [pc, #88]	; (80008c4 <send+0x6c>)
 800086a:	681b      	ldr	r3, [r3, #0]
 800086c:	4a16      	ldr	r2, [pc, #88]	; (80008c8 <send+0x70>)
 800086e:	8811      	ldrh	r1, [r2, #0]
 8000870:	79ba      	ldrb	r2, [r7, #6]
 8000872:	4618      	mov	r0, r3
 8000874:	f001 fb4c 	bl	8001f10 <HAL_GPIO_WritePin>

  // if there is a RW pin indicated, set it low to Write
  if (_rw_pin != 255) { 
 8000878:	4b14      	ldr	r3, [pc, #80]	; (80008cc <send+0x74>)
 800087a:	881b      	ldrh	r3, [r3, #0]
 800087c:	2bff      	cmp	r3, #255	; 0xff
 800087e:	d007      	beq.n	8000890 <send+0x38>
    HAL_GPIO_WritePin(_port, _rw_pin, GPIO_PIN_RESET);
 8000880:	4b10      	ldr	r3, [pc, #64]	; (80008c4 <send+0x6c>)
 8000882:	681b      	ldr	r3, [r3, #0]
 8000884:	4a11      	ldr	r2, [pc, #68]	; (80008cc <send+0x74>)
 8000886:	8811      	ldrh	r1, [r2, #0]
 8000888:	2200      	movs	r2, #0
 800088a:	4618      	mov	r0, r3
 800088c:	f001 fb40 	bl	8001f10 <HAL_GPIO_WritePin>
  }
  
  if (_displayfunction & LCD_8BITMODE) {
 8000890:	4b0f      	ldr	r3, [pc, #60]	; (80008d0 <send+0x78>)
 8000892:	781b      	ldrb	r3, [r3, #0]
 8000894:	f003 0310 	and.w	r3, r3, #16
 8000898:	2b00      	cmp	r3, #0
 800089a:	d004      	beq.n	80008a6 <send+0x4e>
    write8bits(value); 
 800089c:	79fb      	ldrb	r3, [r7, #7]
 800089e:	4618      	mov	r0, r3
 80008a0:	f000 f86c 	bl	800097c <write8bits>
  } else {
    write4bits(value>>4);
    write4bits(value);
  }
}
 80008a4:	e009      	b.n	80008ba <send+0x62>
    write4bits(value>>4);
 80008a6:	79fb      	ldrb	r3, [r7, #7]
 80008a8:	091b      	lsrs	r3, r3, #4
 80008aa:	b2db      	uxtb	r3, r3
 80008ac:	4618      	mov	r0, r3
 80008ae:	f000 f83b 	bl	8000928 <write4bits>
    write4bits(value);
 80008b2:	79fb      	ldrb	r3, [r7, #7]
 80008b4:	4618      	mov	r0, r3
 80008b6:	f000 f837 	bl	8000928 <write4bits>
}
 80008ba:	bf00      	nop
 80008bc:	3708      	adds	r7, #8
 80008be:	46bd      	mov	sp, r7
 80008c0:	bd80      	pop	{r7, pc}
 80008c2:	bf00      	nop
 80008c4:	20001d18 	.word	0x20001d18
 80008c8:	20001d34 	.word	0x20001d34
 80008cc:	20001d14 	.word	0x20001d14
 80008d0:	20001d31 	.word	0x20001d31

080008d4 <pulseEnable>:

void pulseEnable(void) {
 80008d4:	b580      	push	{r7, lr}
 80008d6:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(_port, _enable_pin, GPIO_PIN_RESET);
 80008d8:	4b11      	ldr	r3, [pc, #68]	; (8000920 <pulseEnable+0x4c>)
 80008da:	681b      	ldr	r3, [r3, #0]
 80008dc:	4a11      	ldr	r2, [pc, #68]	; (8000924 <pulseEnable+0x50>)
 80008de:	8811      	ldrh	r1, [r2, #0]
 80008e0:	2200      	movs	r2, #0
 80008e2:	4618      	mov	r0, r3
 80008e4:	f001 fb14 	bl	8001f10 <HAL_GPIO_WritePin>
  osDelay(1);
 80008e8:	2001      	movs	r0, #1
 80008ea:	f003 fce5 	bl	80042b8 <osDelay>
  HAL_GPIO_WritePin(_port, _enable_pin, GPIO_PIN_SET);
 80008ee:	4b0c      	ldr	r3, [pc, #48]	; (8000920 <pulseEnable+0x4c>)
 80008f0:	681b      	ldr	r3, [r3, #0]
 80008f2:	4a0c      	ldr	r2, [pc, #48]	; (8000924 <pulseEnable+0x50>)
 80008f4:	8811      	ldrh	r1, [r2, #0]
 80008f6:	2201      	movs	r2, #1
 80008f8:	4618      	mov	r0, r3
 80008fa:	f001 fb09 	bl	8001f10 <HAL_GPIO_WritePin>
  osDelay(1);    // enable pulse must be >450ns
 80008fe:	2001      	movs	r0, #1
 8000900:	f003 fcda 	bl	80042b8 <osDelay>
  HAL_GPIO_WritePin(_port, _enable_pin, GPIO_PIN_RESET);
 8000904:	4b06      	ldr	r3, [pc, #24]	; (8000920 <pulseEnable+0x4c>)
 8000906:	681b      	ldr	r3, [r3, #0]
 8000908:	4a06      	ldr	r2, [pc, #24]	; (8000924 <pulseEnable+0x50>)
 800090a:	8811      	ldrh	r1, [r2, #0]
 800090c:	2200      	movs	r2, #0
 800090e:	4618      	mov	r0, r3
 8000910:	f001 fafe 	bl	8001f10 <HAL_GPIO_WritePin>
  osDelay(1);   // commands need > 37us to settle
 8000914:	2001      	movs	r0, #1
 8000916:	f003 fccf 	bl	80042b8 <osDelay>
}
 800091a:	bf00      	nop
 800091c:	bd80      	pop	{r7, pc}
 800091e:	bf00      	nop
 8000920:	20001d18 	.word	0x20001d18
 8000924:	20001d32 	.word	0x20001d32

08000928 <write4bits>:

void write4bits(uint8_t value) {
 8000928:	b580      	push	{r7, lr}
 800092a:	b084      	sub	sp, #16
 800092c:	af00      	add	r7, sp, #0
 800092e:	4603      	mov	r3, r0
 8000930:	71fb      	strb	r3, [r7, #7]
  for (int i = 0; i < 4; i++) {
 8000932:	2300      	movs	r3, #0
 8000934:	60fb      	str	r3, [r7, #12]
 8000936:	e013      	b.n	8000960 <write4bits+0x38>
    HAL_GPIO_WritePin(_port, _data_pins[i], ((value >> i) & 0x01)?GPIO_PIN_SET:GPIO_PIN_RESET);
 8000938:	4b0e      	ldr	r3, [pc, #56]	; (8000974 <write4bits+0x4c>)
 800093a:	6818      	ldr	r0, [r3, #0]
 800093c:	4a0e      	ldr	r2, [pc, #56]	; (8000978 <write4bits+0x50>)
 800093e:	68fb      	ldr	r3, [r7, #12]
 8000940:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8000944:	79fa      	ldrb	r2, [r7, #7]
 8000946:	68fb      	ldr	r3, [r7, #12]
 8000948:	fa42 f303 	asr.w	r3, r2, r3
 800094c:	b2db      	uxtb	r3, r3
 800094e:	f003 0301 	and.w	r3, r3, #1
 8000952:	b2db      	uxtb	r3, r3
 8000954:	461a      	mov	r2, r3
 8000956:	f001 fadb 	bl	8001f10 <HAL_GPIO_WritePin>
  for (int i = 0; i < 4; i++) {
 800095a:	68fb      	ldr	r3, [r7, #12]
 800095c:	3301      	adds	r3, #1
 800095e:	60fb      	str	r3, [r7, #12]
 8000960:	68fb      	ldr	r3, [r7, #12]
 8000962:	2b03      	cmp	r3, #3
 8000964:	dde8      	ble.n	8000938 <write4bits+0x10>
  }

  pulseEnable();
 8000966:	f7ff ffb5 	bl	80008d4 <pulseEnable>
}
 800096a:	bf00      	nop
 800096c:	3710      	adds	r7, #16
 800096e:	46bd      	mov	sp, r7
 8000970:	bd80      	pop	{r7, pc}
 8000972:	bf00      	nop
 8000974:	20001d18 	.word	0x20001d18
 8000978:	20001d20 	.word	0x20001d20

0800097c <write8bits>:

void write8bits(uint8_t value) {
 800097c:	b580      	push	{r7, lr}
 800097e:	b084      	sub	sp, #16
 8000980:	af00      	add	r7, sp, #0
 8000982:	4603      	mov	r3, r0
 8000984:	71fb      	strb	r3, [r7, #7]
  for (int i = 0; i < 8; i++) {
 8000986:	2300      	movs	r3, #0
 8000988:	60fb      	str	r3, [r7, #12]
 800098a:	e013      	b.n	80009b4 <write8bits+0x38>
    HAL_GPIO_WritePin(_port, _data_pins[i], ((value >> i) & 0x01)?GPIO_PIN_SET:GPIO_PIN_RESET);
 800098c:	4b0e      	ldr	r3, [pc, #56]	; (80009c8 <write8bits+0x4c>)
 800098e:	6818      	ldr	r0, [r3, #0]
 8000990:	4a0e      	ldr	r2, [pc, #56]	; (80009cc <write8bits+0x50>)
 8000992:	68fb      	ldr	r3, [r7, #12]
 8000994:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8000998:	79fa      	ldrb	r2, [r7, #7]
 800099a:	68fb      	ldr	r3, [r7, #12]
 800099c:	fa42 f303 	asr.w	r3, r2, r3
 80009a0:	b2db      	uxtb	r3, r3
 80009a2:	f003 0301 	and.w	r3, r3, #1
 80009a6:	b2db      	uxtb	r3, r3
 80009a8:	461a      	mov	r2, r3
 80009aa:	f001 fab1 	bl	8001f10 <HAL_GPIO_WritePin>
  for (int i = 0; i < 8; i++) {
 80009ae:	68fb      	ldr	r3, [r7, #12]
 80009b0:	3301      	adds	r3, #1
 80009b2:	60fb      	str	r3, [r7, #12]
 80009b4:	68fb      	ldr	r3, [r7, #12]
 80009b6:	2b07      	cmp	r3, #7
 80009b8:	dde8      	ble.n	800098c <write8bits+0x10>
  }
  
  pulseEnable();
 80009ba:	f7ff ff8b 	bl	80008d4 <pulseEnable>
}
 80009be:	bf00      	nop
 80009c0:	3710      	adds	r7, #16
 80009c2:	46bd      	mov	sp, r7
 80009c4:	bd80      	pop	{r7, pc}
 80009c6:	bf00      	nop
 80009c8:	20001d18 	.word	0x20001d18
 80009cc:	20001d20 	.word	0x20001d20

080009d0 <shoot>:

Bullet bullets[MAX_BULLET_COUNT];

int bulletCount = 0;

void shoot(int startRow, int startCol, Dir dir) {
 80009d0:	b580      	push	{r7, lr}
 80009d2:	b084      	sub	sp, #16
 80009d4:	af00      	add	r7, sp, #0
 80009d6:	60f8      	str	r0, [r7, #12]
 80009d8:	60b9      	str	r1, [r7, #8]
 80009da:	4613      	mov	r3, r2
 80009dc:	71fb      	strb	r3, [r7, #7]
	if(bulletCount >= MAX_BULLET_COUNT)
 80009de:	4b1d      	ldr	r3, [pc, #116]	; (8000a54 <shoot+0x84>)
 80009e0:	681b      	ldr	r3, [r3, #0]
 80009e2:	2b04      	cmp	r3, #4
 80009e4:	dc31      	bgt.n	8000a4a <shoot+0x7a>
		return;

	bullets[bulletCount].row = startRow;
 80009e6:	4b1b      	ldr	r3, [pc, #108]	; (8000a54 <shoot+0x84>)
 80009e8:	681a      	ldr	r2, [r3, #0]
 80009ea:	491b      	ldr	r1, [pc, #108]	; (8000a58 <shoot+0x88>)
 80009ec:	4613      	mov	r3, r2
 80009ee:	005b      	lsls	r3, r3, #1
 80009f0:	4413      	add	r3, r2
 80009f2:	009b      	lsls	r3, r3, #2
 80009f4:	440b      	add	r3, r1
 80009f6:	68fa      	ldr	r2, [r7, #12]
 80009f8:	601a      	str	r2, [r3, #0]
	bullets[bulletCount].col = startCol;
 80009fa:	4b16      	ldr	r3, [pc, #88]	; (8000a54 <shoot+0x84>)
 80009fc:	681a      	ldr	r2, [r3, #0]
 80009fe:	4916      	ldr	r1, [pc, #88]	; (8000a58 <shoot+0x88>)
 8000a00:	4613      	mov	r3, r2
 8000a02:	005b      	lsls	r3, r3, #1
 8000a04:	4413      	add	r3, r2
 8000a06:	009b      	lsls	r3, r3, #2
 8000a08:	440b      	add	r3, r1
 8000a0a:	3304      	adds	r3, #4
 8000a0c:	68ba      	ldr	r2, [r7, #8]
 8000a0e:	601a      	str	r2, [r3, #0]
	bullets[bulletCount].direction = dir;
 8000a10:	4b10      	ldr	r3, [pc, #64]	; (8000a54 <shoot+0x84>)
 8000a12:	681a      	ldr	r2, [r3, #0]
 8000a14:	4910      	ldr	r1, [pc, #64]	; (8000a58 <shoot+0x88>)
 8000a16:	4613      	mov	r3, r2
 8000a18:	005b      	lsls	r3, r3, #1
 8000a1a:	4413      	add	r3, r2
 8000a1c:	009b      	lsls	r3, r3, #2
 8000a1e:	440b      	add	r3, r1
 8000a20:	3308      	adds	r3, #8
 8000a22:	79fa      	ldrb	r2, [r7, #7]
 8000a24:	701a      	strb	r2, [r3, #0]

	putBullet(bullets[bulletCount]);
 8000a26:	4b0b      	ldr	r3, [pc, #44]	; (8000a54 <shoot+0x84>)
 8000a28:	681a      	ldr	r2, [r3, #0]
 8000a2a:	490b      	ldr	r1, [pc, #44]	; (8000a58 <shoot+0x88>)
 8000a2c:	4613      	mov	r3, r2
 8000a2e:	005b      	lsls	r3, r3, #1
 8000a30:	4413      	add	r3, r2
 8000a32:	009b      	lsls	r3, r3, #2
 8000a34:	440b      	add	r3, r1
 8000a36:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8000a3a:	f000 fa73 	bl	8000f24 <putBullet>

	bulletCount++;
 8000a3e:	4b05      	ldr	r3, [pc, #20]	; (8000a54 <shoot+0x84>)
 8000a40:	681b      	ldr	r3, [r3, #0]
 8000a42:	3301      	adds	r3, #1
 8000a44:	4a03      	ldr	r2, [pc, #12]	; (8000a54 <shoot+0x84>)
 8000a46:	6013      	str	r3, [r2, #0]
 8000a48:	e000      	b.n	8000a4c <shoot+0x7c>
		return;
 8000a4a:	bf00      	nop
}
 8000a4c:	3710      	adds	r7, #16
 8000a4e:	46bd      	mov	sp, r7
 8000a50:	bd80      	pop	{r7, pc}
 8000a52:	bf00      	nop
 8000a54:	200001f0 	.word	0x200001f0
 8000a58:	20001d38 	.word	0x20001d38

08000a5c <removeBullet>:

void removeBullet(int index) {
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	b084      	sub	sp, #16
 8000a60:	af00      	add	r7, sp, #0
 8000a62:	6078      	str	r0, [r7, #4]
	clearAt(bullets[index].row, bullets[index].col);
 8000a64:	491e      	ldr	r1, [pc, #120]	; (8000ae0 <removeBullet+0x84>)
 8000a66:	687a      	ldr	r2, [r7, #4]
 8000a68:	4613      	mov	r3, r2
 8000a6a:	005b      	lsls	r3, r3, #1
 8000a6c:	4413      	add	r3, r2
 8000a6e:	009b      	lsls	r3, r3, #2
 8000a70:	440b      	add	r3, r1
 8000a72:	6818      	ldr	r0, [r3, #0]
 8000a74:	491a      	ldr	r1, [pc, #104]	; (8000ae0 <removeBullet+0x84>)
 8000a76:	687a      	ldr	r2, [r7, #4]
 8000a78:	4613      	mov	r3, r2
 8000a7a:	005b      	lsls	r3, r3, #1
 8000a7c:	4413      	add	r3, r2
 8000a7e:	009b      	lsls	r3, r3, #2
 8000a80:	440b      	add	r3, r1
 8000a82:	3304      	adds	r3, #4
 8000a84:	681b      	ldr	r3, [r3, #0]
 8000a86:	4619      	mov	r1, r3
 8000a88:	f000 fa36 	bl	8000ef8 <clearAt>
	for(int i = index + 1; i < getBulletCount(); i++) {
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	3301      	adds	r3, #1
 8000a90:	60fb      	str	r3, [r7, #12]
 8000a92:	e015      	b.n	8000ac0 <removeBullet+0x64>
		bullets[i - 1] = bullets[i];
 8000a94:	68fb      	ldr	r3, [r7, #12]
 8000a96:	1e5a      	subs	r2, r3, #1
 8000a98:	4911      	ldr	r1, [pc, #68]	; (8000ae0 <removeBullet+0x84>)
 8000a9a:	4613      	mov	r3, r2
 8000a9c:	005b      	lsls	r3, r3, #1
 8000a9e:	4413      	add	r3, r2
 8000aa0:	009b      	lsls	r3, r3, #2
 8000aa2:	18c8      	adds	r0, r1, r3
 8000aa4:	490e      	ldr	r1, [pc, #56]	; (8000ae0 <removeBullet+0x84>)
 8000aa6:	68fa      	ldr	r2, [r7, #12]
 8000aa8:	4613      	mov	r3, r2
 8000aaa:	005b      	lsls	r3, r3, #1
 8000aac:	4413      	add	r3, r2
 8000aae:	009b      	lsls	r3, r3, #2
 8000ab0:	18ca      	adds	r2, r1, r3
 8000ab2:	4603      	mov	r3, r0
 8000ab4:	ca07      	ldmia	r2, {r0, r1, r2}
 8000ab6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	for(int i = index + 1; i < getBulletCount(); i++) {
 8000aba:	68fb      	ldr	r3, [r7, #12]
 8000abc:	3301      	adds	r3, #1
 8000abe:	60fb      	str	r3, [r7, #12]
 8000ac0:	f000 f880 	bl	8000bc4 <getBulletCount>
 8000ac4:	4602      	mov	r2, r0
 8000ac6:	68fb      	ldr	r3, [r7, #12]
 8000ac8:	4293      	cmp	r3, r2
 8000aca:	dbe3      	blt.n	8000a94 <removeBullet+0x38>
	}
	bulletCount--;
 8000acc:	4b05      	ldr	r3, [pc, #20]	; (8000ae4 <removeBullet+0x88>)
 8000ace:	681b      	ldr	r3, [r3, #0]
 8000ad0:	3b01      	subs	r3, #1
 8000ad2:	4a04      	ldr	r2, [pc, #16]	; (8000ae4 <removeBullet+0x88>)
 8000ad4:	6013      	str	r3, [r2, #0]
}
 8000ad6:	bf00      	nop
 8000ad8:	3710      	adds	r7, #16
 8000ada:	46bd      	mov	sp, r7
 8000adc:	bd80      	pop	{r7, pc}
 8000ade:	bf00      	nop
 8000ae0:	20001d38 	.word	0x20001d38
 8000ae4:	200001f0 	.word	0x200001f0

08000ae8 <moveBullet>:

void moveBullet(int bulletIndex) {
 8000ae8:	b580      	push	{r7, lr}
 8000aea:	b082      	sub	sp, #8
 8000aec:	af00      	add	r7, sp, #0
 8000aee:	6078      	str	r0, [r7, #4]

	clearAt(bullets[bulletIndex].row, bullets[bulletIndex].col);
 8000af0:	4933      	ldr	r1, [pc, #204]	; (8000bc0 <moveBullet+0xd8>)
 8000af2:	687a      	ldr	r2, [r7, #4]
 8000af4:	4613      	mov	r3, r2
 8000af6:	005b      	lsls	r3, r3, #1
 8000af8:	4413      	add	r3, r2
 8000afa:	009b      	lsls	r3, r3, #2
 8000afc:	440b      	add	r3, r1
 8000afe:	6818      	ldr	r0, [r3, #0]
 8000b00:	492f      	ldr	r1, [pc, #188]	; (8000bc0 <moveBullet+0xd8>)
 8000b02:	687a      	ldr	r2, [r7, #4]
 8000b04:	4613      	mov	r3, r2
 8000b06:	005b      	lsls	r3, r3, #1
 8000b08:	4413      	add	r3, r2
 8000b0a:	009b      	lsls	r3, r3, #2
 8000b0c:	440b      	add	r3, r1
 8000b0e:	3304      	adds	r3, #4
 8000b10:	681b      	ldr	r3, [r3, #0]
 8000b12:	4619      	mov	r1, r3
 8000b14:	f000 f9f0 	bl	8000ef8 <clearAt>

	if(bullets[bulletIndex].direction == UP) {
 8000b18:	4929      	ldr	r1, [pc, #164]	; (8000bc0 <moveBullet+0xd8>)
 8000b1a:	687a      	ldr	r2, [r7, #4]
 8000b1c:	4613      	mov	r3, r2
 8000b1e:	005b      	lsls	r3, r3, #1
 8000b20:	4413      	add	r3, r2
 8000b22:	009b      	lsls	r3, r3, #2
 8000b24:	440b      	add	r3, r1
 8000b26:	3308      	adds	r3, #8
 8000b28:	781b      	ldrb	r3, [r3, #0]
 8000b2a:	2b00      	cmp	r3, #0
 8000b2c:	d111      	bne.n	8000b52 <moveBullet+0x6a>
		bullets[bulletIndex].row--;
 8000b2e:	4924      	ldr	r1, [pc, #144]	; (8000bc0 <moveBullet+0xd8>)
 8000b30:	687a      	ldr	r2, [r7, #4]
 8000b32:	4613      	mov	r3, r2
 8000b34:	005b      	lsls	r3, r3, #1
 8000b36:	4413      	add	r3, r2
 8000b38:	009b      	lsls	r3, r3, #2
 8000b3a:	440b      	add	r3, r1
 8000b3c:	681b      	ldr	r3, [r3, #0]
 8000b3e:	1e59      	subs	r1, r3, #1
 8000b40:	481f      	ldr	r0, [pc, #124]	; (8000bc0 <moveBullet+0xd8>)
 8000b42:	687a      	ldr	r2, [r7, #4]
 8000b44:	4613      	mov	r3, r2
 8000b46:	005b      	lsls	r3, r3, #1
 8000b48:	4413      	add	r3, r2
 8000b4a:	009b      	lsls	r3, r3, #2
 8000b4c:	4403      	add	r3, r0
 8000b4e:	6019      	str	r1, [r3, #0]
 8000b50:	e010      	b.n	8000b74 <moveBullet+0x8c>
	} else {
		bullets[bulletIndex].row++;
 8000b52:	491b      	ldr	r1, [pc, #108]	; (8000bc0 <moveBullet+0xd8>)
 8000b54:	687a      	ldr	r2, [r7, #4]
 8000b56:	4613      	mov	r3, r2
 8000b58:	005b      	lsls	r3, r3, #1
 8000b5a:	4413      	add	r3, r2
 8000b5c:	009b      	lsls	r3, r3, #2
 8000b5e:	440b      	add	r3, r1
 8000b60:	681b      	ldr	r3, [r3, #0]
 8000b62:	1c59      	adds	r1, r3, #1
 8000b64:	4816      	ldr	r0, [pc, #88]	; (8000bc0 <moveBullet+0xd8>)
 8000b66:	687a      	ldr	r2, [r7, #4]
 8000b68:	4613      	mov	r3, r2
 8000b6a:	005b      	lsls	r3, r3, #1
 8000b6c:	4413      	add	r3, r2
 8000b6e:	009b      	lsls	r3, r3, #2
 8000b70:	4403      	add	r3, r0
 8000b72:	6019      	str	r1, [r3, #0]
	}

	if(bullets[bulletIndex].row < 0 || bullets[bulletIndex].row >= VERTICAL_LCD_ROWS) {
 8000b74:	4912      	ldr	r1, [pc, #72]	; (8000bc0 <moveBullet+0xd8>)
 8000b76:	687a      	ldr	r2, [r7, #4]
 8000b78:	4613      	mov	r3, r2
 8000b7a:	005b      	lsls	r3, r3, #1
 8000b7c:	4413      	add	r3, r2
 8000b7e:	009b      	lsls	r3, r3, #2
 8000b80:	440b      	add	r3, r1
 8000b82:	681b      	ldr	r3, [r3, #0]
 8000b84:	2b00      	cmp	r3, #0
 8000b86:	db09      	blt.n	8000b9c <moveBullet+0xb4>
 8000b88:	490d      	ldr	r1, [pc, #52]	; (8000bc0 <moveBullet+0xd8>)
 8000b8a:	687a      	ldr	r2, [r7, #4]
 8000b8c:	4613      	mov	r3, r2
 8000b8e:	005b      	lsls	r3, r3, #1
 8000b90:	4413      	add	r3, r2
 8000b92:	009b      	lsls	r3, r3, #2
 8000b94:	440b      	add	r3, r1
 8000b96:	681b      	ldr	r3, [r3, #0]
 8000b98:	2b13      	cmp	r3, #19
 8000b9a:	dd03      	ble.n	8000ba4 <moveBullet+0xbc>
		removeBullet(bulletIndex);
 8000b9c:	6878      	ldr	r0, [r7, #4]
 8000b9e:	f7ff ff5d 	bl	8000a5c <removeBullet>
		return;
 8000ba2:	e00a      	b.n	8000bba <moveBullet+0xd2>
	}

	putBullet(bullets[bulletIndex]);
 8000ba4:	4906      	ldr	r1, [pc, #24]	; (8000bc0 <moveBullet+0xd8>)
 8000ba6:	687a      	ldr	r2, [r7, #4]
 8000ba8:	4613      	mov	r3, r2
 8000baa:	005b      	lsls	r3, r3, #1
 8000bac:	4413      	add	r3, r2
 8000bae:	009b      	lsls	r3, r3, #2
 8000bb0:	440b      	add	r3, r1
 8000bb2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8000bb6:	f000 f9b5 	bl	8000f24 <putBullet>
}
 8000bba:	3708      	adds	r7, #8
 8000bbc:	46bd      	mov	sp, r7
 8000bbe:	bd80      	pop	{r7, pc}
 8000bc0:	20001d38 	.word	0x20001d38

08000bc4 <getBulletCount>:

int getBulletCount() {
 8000bc4:	b480      	push	{r7}
 8000bc6:	af00      	add	r7, sp, #0
	return bulletCount;
 8000bc8:	4b03      	ldr	r3, [pc, #12]	; (8000bd8 <getBulletCount+0x14>)
 8000bca:	681b      	ldr	r3, [r3, #0]
}
 8000bcc:	4618      	mov	r0, r3
 8000bce:	46bd      	mov	sp, r7
 8000bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop
 8000bd8:	200001f0 	.word	0x200001f0

08000bdc <getBullet>:

Bullet getBullet(int index) {
 8000bdc:	b480      	push	{r7}
 8000bde:	b083      	sub	sp, #12
 8000be0:	af00      	add	r7, sp, #0
 8000be2:	6078      	str	r0, [r7, #4]
 8000be4:	6039      	str	r1, [r7, #0]
	return bullets[index];
 8000be6:	6878      	ldr	r0, [r7, #4]
 8000be8:	4908      	ldr	r1, [pc, #32]	; (8000c0c <getBullet+0x30>)
 8000bea:	683a      	ldr	r2, [r7, #0]
 8000bec:	4613      	mov	r3, r2
 8000bee:	005b      	lsls	r3, r3, #1
 8000bf0:	4413      	add	r3, r2
 8000bf2:	009b      	lsls	r3, r3, #2
 8000bf4:	18ca      	adds	r2, r1, r3
 8000bf6:	4603      	mov	r3, r0
 8000bf8:	ca07      	ldmia	r2, {r0, r1, r2}
 8000bfa:	e883 0007 	stmia.w	r3, {r0, r1, r2}
}
 8000bfe:	6878      	ldr	r0, [r7, #4]
 8000c00:	370c      	adds	r7, #12
 8000c02:	46bd      	mov	sp, r7
 8000c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c08:	4770      	bx	lr
 8000c0a:	bf00      	nop
 8000c0c:	20001d38 	.word	0x20001d38

08000c10 <moveAllBullets>:

void moveAllBullets() {
 8000c10:	b580      	push	{r7, lr}
 8000c12:	b082      	sub	sp, #8
 8000c14:	af00      	add	r7, sp, #0
	for(int i = 0; i < getBulletCount(); i++) {
 8000c16:	2300      	movs	r3, #0
 8000c18:	607b      	str	r3, [r7, #4]
 8000c1a:	e005      	b.n	8000c28 <moveAllBullets+0x18>
		moveBullet(i);
 8000c1c:	6878      	ldr	r0, [r7, #4]
 8000c1e:	f7ff ff63 	bl	8000ae8 <moveBullet>
	for(int i = 0; i < getBulletCount(); i++) {
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	3301      	adds	r3, #1
 8000c26:	607b      	str	r3, [r7, #4]
 8000c28:	f7ff ffcc 	bl	8000bc4 <getBulletCount>
 8000c2c:	4602      	mov	r2, r0
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	4293      	cmp	r3, r2
 8000c32:	dbf3      	blt.n	8000c1c <moveAllBullets+0xc>
	}
}
 8000c34:	bf00      	nop
 8000c36:	bf00      	nop
 8000c38:	3708      	adds	r7, #8
 8000c3a:	46bd      	mov	sp, r7
 8000c3c:	bd80      	pop	{r7, pc}

08000c3e <handleHittingEnemy>:

void handleHittingEnemy() {
 8000c3e:	b580      	push	{r7, lr}
 8000c40:	b084      	sub	sp, #16
 8000c42:	af00      	add	r7, sp, #0
	for(int i = getBulletCount() - 1; i >= 0; i--) {
 8000c44:	f7ff ffbe 	bl	8000bc4 <getBulletCount>
 8000c48:	4603      	mov	r3, r0
 8000c4a:	3b01      	subs	r3, #1
 8000c4c:	60fb      	str	r3, [r7, #12]
 8000c4e:	e016      	b.n	8000c7e <handleHittingEnemy+0x40>
		Bullet bullet = getBullet(i);
 8000c50:	463b      	mov	r3, r7
 8000c52:	68f9      	ldr	r1, [r7, #12]
 8000c54:	4618      	mov	r0, r3
 8000c56:	f7ff ffc1 	bl	8000bdc <getBullet>
		if(isEnemy(bullet.row, bullet.col)) {
 8000c5a:	683b      	ldr	r3, [r7, #0]
 8000c5c:	687a      	ldr	r2, [r7, #4]
 8000c5e:	4611      	mov	r1, r2
 8000c60:	4618      	mov	r0, r3
 8000c62:	f000 f9eb 	bl	800103c <isEnemy>
 8000c66:	4603      	mov	r3, r0
 8000c68:	2b00      	cmp	r3, #0
 8000c6a:	d005      	beq.n	8000c78 <handleHittingEnemy+0x3a>
			incrementKilledEnemyCount();
 8000c6c:	f000 f84e 	bl	8000d0c <incrementKilledEnemyCount>
			removeBullet(i);
 8000c70:	68f8      	ldr	r0, [r7, #12]
 8000c72:	f7ff fef3 	bl	8000a5c <removeBullet>
			break;
		}
	}
}
 8000c76:	e005      	b.n	8000c84 <handleHittingEnemy+0x46>
	for(int i = getBulletCount() - 1; i >= 0; i--) {
 8000c78:	68fb      	ldr	r3, [r7, #12]
 8000c7a:	3b01      	subs	r3, #1
 8000c7c:	60fb      	str	r3, [r7, #12]
 8000c7e:	68fb      	ldr	r3, [r7, #12]
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	dae5      	bge.n	8000c50 <handleHittingEnemy+0x12>
}
 8000c84:	bf00      	nop
 8000c86:	3710      	adds	r7, #16
 8000c88:	46bd      	mov	sp, r7
 8000c8a:	bd80      	pop	{r7, pc}

08000c8c <doesHitHero>:

int doesHitHero() {
 8000c8c:	b590      	push	{r4, r7, lr}
 8000c8e:	b085      	sub	sp, #20
 8000c90:	af00      	add	r7, sp, #0
	for(int i = 0; i < getBulletCount(); i++) {
 8000c92:	2300      	movs	r3, #0
 8000c94:	60fb      	str	r3, [r7, #12]
 8000c96:	e015      	b.n	8000cc4 <doesHitHero+0x38>
		Bullet bullet = getBullet(i);
 8000c98:	463b      	mov	r3, r7
 8000c9a:	68f9      	ldr	r1, [r7, #12]
 8000c9c:	4618      	mov	r0, r3
 8000c9e:	f7ff ff9d 	bl	8000bdc <getBullet>
		if(bullet.row == getHeroRow() && bullet.col == getHeroCol()) {
 8000ca2:	683c      	ldr	r4, [r7, #0]
 8000ca4:	f000 f976 	bl	8000f94 <getHeroRow>
 8000ca8:	4603      	mov	r3, r0
 8000caa:	429c      	cmp	r4, r3
 8000cac:	d107      	bne.n	8000cbe <doesHitHero+0x32>
 8000cae:	687c      	ldr	r4, [r7, #4]
 8000cb0:	f000 f94e 	bl	8000f50 <getHeroCol>
 8000cb4:	4603      	mov	r3, r0
 8000cb6:	429c      	cmp	r4, r3
 8000cb8:	d101      	bne.n	8000cbe <doesHitHero+0x32>
			return 1;
 8000cba:	2301      	movs	r3, #1
 8000cbc:	e009      	b.n	8000cd2 <doesHitHero+0x46>
	for(int i = 0; i < getBulletCount(); i++) {
 8000cbe:	68fb      	ldr	r3, [r7, #12]
 8000cc0:	3301      	adds	r3, #1
 8000cc2:	60fb      	str	r3, [r7, #12]
 8000cc4:	f7ff ff7e 	bl	8000bc4 <getBulletCount>
 8000cc8:	4602      	mov	r2, r0
 8000cca:	68fb      	ldr	r3, [r7, #12]
 8000ccc:	4293      	cmp	r3, r2
 8000cce:	dbe3      	blt.n	8000c98 <doesHitHero+0xc>
		}
	}
	return 0;
 8000cd0:	2300      	movs	r3, #0
}
 8000cd2:	4618      	mov	r0, r3
 8000cd4:	3714      	adds	r7, #20
 8000cd6:	46bd      	mov	sp, r7
 8000cd8:	bd90      	pop	{r4, r7, pc}
	...

08000cdc <getHeroLevelHealth>:

int getMoveEnemiesDownInterval() {
	return moveEnemiesDownInterval;
}

int getHeroLevelHealth() {
 8000cdc:	b480      	push	{r7}
 8000cde:	af00      	add	r7, sp, #0
	return heroLevelHealth;
 8000ce0:	4b03      	ldr	r3, [pc, #12]	; (8000cf0 <getHeroLevelHealth+0x14>)
 8000ce2:	681b      	ldr	r3, [r3, #0]
}
 8000ce4:	4618      	mov	r0, r3
 8000ce6:	46bd      	mov	sp, r7
 8000ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cec:	4770      	bx	lr
 8000cee:	bf00      	nop
 8000cf0:	20001d78 	.word	0x20001d78

08000cf4 <getKilledEnemyCountToWin>:

int getKilledEnemyCountToWin() {
 8000cf4:	b480      	push	{r7}
 8000cf6:	af00      	add	r7, sp, #0
	return killedEnemyCountToWin;
 8000cf8:	4b03      	ldr	r3, [pc, #12]	; (8000d08 <getKilledEnemyCountToWin+0x14>)
 8000cfa:	681b      	ldr	r3, [r3, #0]
}
 8000cfc:	4618      	mov	r0, r3
 8000cfe:	46bd      	mov	sp, r7
 8000d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d04:	4770      	bx	lr
 8000d06:	bf00      	nop
 8000d08:	20001d7c 	.word	0x20001d7c

08000d0c <incrementKilledEnemyCount>:

void incrementKilledEnemyCount() {
 8000d0c:	b480      	push	{r7}
 8000d0e:	af00      	add	r7, sp, #0
	killedEnemyCountToWin++;
 8000d10:	4b04      	ldr	r3, [pc, #16]	; (8000d24 <incrementKilledEnemyCount+0x18>)
 8000d12:	681b      	ldr	r3, [r3, #0]
 8000d14:	3301      	adds	r3, #1
 8000d16:	4a03      	ldr	r2, [pc, #12]	; (8000d24 <incrementKilledEnemyCount+0x18>)
 8000d18:	6013      	str	r3, [r2, #0]
}
 8000d1a:	bf00      	nop
 8000d1c:	46bd      	mov	sp, r7
 8000d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d22:	4770      	bx	lr
 8000d24:	20001d7c 	.word	0x20001d7c

08000d28 <decrementHeroLevelHealth>:

void decrementHeroLevelHealth() {
 8000d28:	b480      	push	{r7}
 8000d2a:	af00      	add	r7, sp, #0
	heroLevelHealth--;
 8000d2c:	4b04      	ldr	r3, [pc, #16]	; (8000d40 <decrementHeroLevelHealth+0x18>)
 8000d2e:	681b      	ldr	r3, [r3, #0]
 8000d30:	3b01      	subs	r3, #1
 8000d32:	4a03      	ldr	r2, [pc, #12]	; (8000d40 <decrementHeroLevelHealth+0x18>)
 8000d34:	6013      	str	r3, [r2, #0]
}
 8000d36:	bf00      	nop
 8000d38:	46bd      	mov	sp, r7
 8000d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d3e:	4770      	bx	lr
 8000d40:	20001d78 	.word	0x20001d78

08000d44 <setLoc>:
		{ CT_SPACE, CT_HERO, CT_SPACE, CT_SPACE },
};

int copyLcdMat[VERTICAL_LCD_ROWS][VERTICAL_LCD_COLUMNS] = { 0 };

void setLoc(int row, int col) {
 8000d44:	b580      	push	{r7, lr}
 8000d46:	b082      	sub	sp, #8
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	6078      	str	r0, [r7, #4]
 8000d4c:	6039      	str	r1, [r7, #0]
	setCursor(row, VERTICAL_LCD_COLUMNS - col - 1);
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	b2da      	uxtb	r2, r3
 8000d52:	683b      	ldr	r3, [r7, #0]
 8000d54:	b2db      	uxtb	r3, r3
 8000d56:	f1c3 0303 	rsb	r3, r3, #3
 8000d5a:	b2db      	uxtb	r3, r3
 8000d5c:	4619      	mov	r1, r3
 8000d5e:	4610      	mov	r0, r2
 8000d60:	f7ff fcec 	bl	800073c <setCursor>
}
 8000d64:	bf00      	nop
 8000d66:	3708      	adds	r7, #8
 8000d68:	46bd      	mov	sp, r7
 8000d6a:	bd80      	pop	{r7, pc}

08000d6c <doCopy>:

void doCopy() {
 8000d6c:	b480      	push	{r7}
 8000d6e:	b083      	sub	sp, #12
 8000d70:	af00      	add	r7, sp, #0
	for(int r = 0; r < VERTICAL_LCD_ROWS; r++) {
 8000d72:	2300      	movs	r3, #0
 8000d74:	607b      	str	r3, [r7, #4]
 8000d76:	e019      	b.n	8000dac <doCopy+0x40>
		for(int c = 0; c < VERTICAL_LCD_COLUMNS; c++) {
 8000d78:	2300      	movs	r3, #0
 8000d7a:	603b      	str	r3, [r7, #0]
 8000d7c:	e010      	b.n	8000da0 <doCopy+0x34>
			copyLcdMat[r][c] = lcdMat[r][c];
 8000d7e:	4910      	ldr	r1, [pc, #64]	; (8000dc0 <doCopy+0x54>)
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	009a      	lsls	r2, r3, #2
 8000d84:	683b      	ldr	r3, [r7, #0]
 8000d86:	4413      	add	r3, r2
 8000d88:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
 8000d8c:	480d      	ldr	r0, [pc, #52]	; (8000dc4 <doCopy+0x58>)
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	0099      	lsls	r1, r3, #2
 8000d92:	683b      	ldr	r3, [r7, #0]
 8000d94:	440b      	add	r3, r1
 8000d96:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
		for(int c = 0; c < VERTICAL_LCD_COLUMNS; c++) {
 8000d9a:	683b      	ldr	r3, [r7, #0]
 8000d9c:	3301      	adds	r3, #1
 8000d9e:	603b      	str	r3, [r7, #0]
 8000da0:	683b      	ldr	r3, [r7, #0]
 8000da2:	2b03      	cmp	r3, #3
 8000da4:	ddeb      	ble.n	8000d7e <doCopy+0x12>
	for(int r = 0; r < VERTICAL_LCD_ROWS; r++) {
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	3301      	adds	r3, #1
 8000daa:	607b      	str	r3, [r7, #4]
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	2b13      	cmp	r3, #19
 8000db0:	dde2      	ble.n	8000d78 <doCopy+0xc>
		}
	}
}
 8000db2:	bf00      	nop
 8000db4:	bf00      	nop
 8000db6:	370c      	adds	r7, #12
 8000db8:	46bd      	mov	sp, r7
 8000dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dbe:	4770      	bx	lr
 8000dc0:	2000001c 	.word	0x2000001c
 8000dc4:	200001fc 	.word	0x200001fc

08000dc8 <initLcd>:

void initLcd() {
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	b084      	sub	sp, #16
 8000dcc:	af04      	add	r7, sp, #16
	osMutexAcquire(lcdMutexHandle, osWaitForever);
 8000dce:	4b1c      	ldr	r3, [pc, #112]	; (8000e40 <initLcd+0x78>)
 8000dd0:	681b      	ldr	r3, [r3, #0]
 8000dd2:	f04f 31ff 	mov.w	r1, #4294967295
 8000dd6:	4618      	mov	r0, r3
 8000dd8:	f003 fb36 	bl	8004448 <osMutexAcquire>
	LiquidCrystal(GPIOD, GPIO_PIN_8, GPIO_PIN_9, GPIO_PIN_10, GPIO_PIN_11, GPIO_PIN_12, GPIO_PIN_13, GPIO_PIN_14);
 8000ddc:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000de0:	9303      	str	r3, [sp, #12]
 8000de2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000de6:	9302      	str	r3, [sp, #8]
 8000de8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000dec:	9301      	str	r3, [sp, #4]
 8000dee:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000df2:	9300      	str	r3, [sp, #0]
 8000df4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000df8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000dfc:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000e00:	4810      	ldr	r0, [pc, #64]	; (8000e44 <initLcd+0x7c>)
 8000e02:	f7ff fa35 	bl	8000270 <LiquidCrystal>
	begin(VERTICAL_LCD_ROWS, VERTICAL_LCD_COLUMNS);
 8000e06:	2104      	movs	r1, #4
 8000e08:	2014      	movs	r0, #20
 8000e0a:	f7ff fac9 	bl	80003a0 <begin>
	createChar(CT_SPACE, spaceByte);
 8000e0e:	490e      	ldr	r1, [pc, #56]	; (8000e48 <initLcd+0x80>)
 8000e10:	2000      	movs	r0, #0
 8000e12:	f7ff fcdb 	bl	80007cc <createChar>
	createChar(CT_HERO, heroByte);
 8000e16:	490d      	ldr	r1, [pc, #52]	; (8000e4c <initLcd+0x84>)
 8000e18:	2001      	movs	r0, #1
 8000e1a:	f7ff fcd7 	bl	80007cc <createChar>
	createChar(CT_ENEMY, enemyByte);
 8000e1e:	490c      	ldr	r1, [pc, #48]	; (8000e50 <initLcd+0x88>)
 8000e20:	2002      	movs	r0, #2
 8000e22:	f7ff fcd3 	bl	80007cc <createChar>
	createChar(CT_BULLET, bulletByte);
 8000e26:	490b      	ldr	r1, [pc, #44]	; (8000e54 <initLcd+0x8c>)
 8000e28:	2003      	movs	r0, #3
 8000e2a:	f7ff fccf 	bl	80007cc <createChar>
	osMutexRelease(lcdMutexHandle);
 8000e2e:	4b04      	ldr	r3, [pc, #16]	; (8000e40 <initLcd+0x78>)
 8000e30:	681b      	ldr	r3, [r3, #0]
 8000e32:	4618      	mov	r0, r3
 8000e34:	f003 fb66 	bl	8004504 <osMutexRelease>
}
 8000e38:	bf00      	nop
 8000e3a:	46bd      	mov	sp, r7
 8000e3c:	bd80      	pop	{r7, pc}
 8000e3e:	bf00      	nop
 8000e40:	20001d84 	.word	0x20001d84
 8000e44:	48000c00 	.word	0x48000c00
 8000e48:	200001f4 	.word	0x200001f4
 8000e4c:	2000000c 	.word	0x2000000c
 8000e50:	20000004 	.word	0x20000004
 8000e54:	20000014 	.word	0x20000014

08000e58 <updateLcd>:

void updateLcd() {
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	b084      	sub	sp, #16
 8000e5c:	af00      	add	r7, sp, #0
	for(int r = 0; r < VERTICAL_LCD_ROWS; r++) {
 8000e5e:	2300      	movs	r3, #0
 8000e60:	60fb      	str	r3, [r7, #12]
 8000e62:	e03a      	b.n	8000eda <updateLcd+0x82>
		for(int c = 0; c < VERTICAL_LCD_COLUMNS; c++) {
 8000e64:	2300      	movs	r3, #0
 8000e66:	60bb      	str	r3, [r7, #8]
 8000e68:	e031      	b.n	8000ece <updateLcd+0x76>
			if(copyLcdMat[r][c] == lcdMat[r][c])
 8000e6a:	4920      	ldr	r1, [pc, #128]	; (8000eec <updateLcd+0x94>)
 8000e6c:	68fb      	ldr	r3, [r7, #12]
 8000e6e:	009a      	lsls	r2, r3, #2
 8000e70:	68bb      	ldr	r3, [r7, #8]
 8000e72:	4413      	add	r3, r2
 8000e74:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
 8000e78:	481d      	ldr	r0, [pc, #116]	; (8000ef0 <updateLcd+0x98>)
 8000e7a:	68fb      	ldr	r3, [r7, #12]
 8000e7c:	0099      	lsls	r1, r3, #2
 8000e7e:	68bb      	ldr	r3, [r7, #8]
 8000e80:	440b      	add	r3, r1
 8000e82:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8000e86:	429a      	cmp	r2, r3
 8000e88:	d01d      	beq.n	8000ec6 <updateLcd+0x6e>
				continue;

			osMutexAcquire(lcdMutexHandle, osWaitForever);
 8000e8a:	4b1a      	ldr	r3, [pc, #104]	; (8000ef4 <updateLcd+0x9c>)
 8000e8c:	681b      	ldr	r3, [r3, #0]
 8000e8e:	f04f 31ff 	mov.w	r1, #4294967295
 8000e92:	4618      	mov	r0, r3
 8000e94:	f003 fad8 	bl	8004448 <osMutexAcquire>
			setLoc(r, c);
 8000e98:	68b9      	ldr	r1, [r7, #8]
 8000e9a:	68f8      	ldr	r0, [r7, #12]
 8000e9c:	f7ff ff52 	bl	8000d44 <setLoc>
			int type = lcdMat[r][c];
 8000ea0:	4913      	ldr	r1, [pc, #76]	; (8000ef0 <updateLcd+0x98>)
 8000ea2:	68fb      	ldr	r3, [r7, #12]
 8000ea4:	009a      	lsls	r2, r3, #2
 8000ea6:	68bb      	ldr	r3, [r7, #8]
 8000ea8:	4413      	add	r3, r2
 8000eaa:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000eae:	607b      	str	r3, [r7, #4]
			write(type);
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	b2db      	uxtb	r3, r3
 8000eb4:	4618      	mov	r0, r3
 8000eb6:	f7ff fcc0 	bl	800083a <write>
			osMutexRelease(lcdMutexHandle);
 8000eba:	4b0e      	ldr	r3, [pc, #56]	; (8000ef4 <updateLcd+0x9c>)
 8000ebc:	681b      	ldr	r3, [r3, #0]
 8000ebe:	4618      	mov	r0, r3
 8000ec0:	f003 fb20 	bl	8004504 <osMutexRelease>
 8000ec4:	e000      	b.n	8000ec8 <updateLcd+0x70>
				continue;
 8000ec6:	bf00      	nop
		for(int c = 0; c < VERTICAL_LCD_COLUMNS; c++) {
 8000ec8:	68bb      	ldr	r3, [r7, #8]
 8000eca:	3301      	adds	r3, #1
 8000ecc:	60bb      	str	r3, [r7, #8]
 8000ece:	68bb      	ldr	r3, [r7, #8]
 8000ed0:	2b03      	cmp	r3, #3
 8000ed2:	ddca      	ble.n	8000e6a <updateLcd+0x12>
	for(int r = 0; r < VERTICAL_LCD_ROWS; r++) {
 8000ed4:	68fb      	ldr	r3, [r7, #12]
 8000ed6:	3301      	adds	r3, #1
 8000ed8:	60fb      	str	r3, [r7, #12]
 8000eda:	68fb      	ldr	r3, [r7, #12]
 8000edc:	2b13      	cmp	r3, #19
 8000ede:	ddc1      	ble.n	8000e64 <updateLcd+0xc>
		}
	}

	doCopy();
 8000ee0:	f7ff ff44 	bl	8000d6c <doCopy>
}
 8000ee4:	bf00      	nop
 8000ee6:	3710      	adds	r7, #16
 8000ee8:	46bd      	mov	sp, r7
 8000eea:	bd80      	pop	{r7, pc}
 8000eec:	200001fc 	.word	0x200001fc
 8000ef0:	2000001c 	.word	0x2000001c
 8000ef4:	20001d84 	.word	0x20001d84

08000ef8 <clearAt>:

void clearAt(int row, int col) {
 8000ef8:	b480      	push	{r7}
 8000efa:	b083      	sub	sp, #12
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	6078      	str	r0, [r7, #4]
 8000f00:	6039      	str	r1, [r7, #0]
	lcdMat[row][col] = CT_SPACE;
 8000f02:	4907      	ldr	r1, [pc, #28]	; (8000f20 <clearAt+0x28>)
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	009a      	lsls	r2, r3, #2
 8000f08:	683b      	ldr	r3, [r7, #0]
 8000f0a:	4413      	add	r3, r2
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000f12:	bf00      	nop
 8000f14:	370c      	adds	r7, #12
 8000f16:	46bd      	mov	sp, r7
 8000f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f1c:	4770      	bx	lr
 8000f1e:	bf00      	nop
 8000f20:	2000001c 	.word	0x2000001c

08000f24 <putBullet>:

void putBullet(Bullet bullet) {
 8000f24:	b480      	push	{r7}
 8000f26:	b085      	sub	sp, #20
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	1d3b      	adds	r3, r7, #4
 8000f2c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	lcdMat[bullet.row][bullet.col] = CT_BULLET;
 8000f30:	687a      	ldr	r2, [r7, #4]
 8000f32:	68bb      	ldr	r3, [r7, #8]
 8000f34:	4905      	ldr	r1, [pc, #20]	; (8000f4c <putBullet+0x28>)
 8000f36:	0092      	lsls	r2, r2, #2
 8000f38:	4413      	add	r3, r2
 8000f3a:	2203      	movs	r2, #3
 8000f3c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000f40:	bf00      	nop
 8000f42:	3714      	adds	r7, #20
 8000f44:	46bd      	mov	sp, r7
 8000f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f4a:	4770      	bx	lr
 8000f4c:	2000001c 	.word	0x2000001c

08000f50 <getHeroCol>:

int getHeroCol() {
 8000f50:	b480      	push	{r7}
 8000f52:	b083      	sub	sp, #12
 8000f54:	af00      	add	r7, sp, #0
	for(int c = 0; c < VERTICAL_LCD_COLUMNS; c++) {
 8000f56:	2300      	movs	r3, #0
 8000f58:	607b      	str	r3, [r7, #4]
 8000f5a:	e00d      	b.n	8000f78 <getHeroCol+0x28>
		if(lcdMat[HERO_ROW][c] == CT_HERO)
 8000f5c:	2313      	movs	r3, #19
 8000f5e:	490c      	ldr	r1, [pc, #48]	; (8000f90 <getHeroCol+0x40>)
 8000f60:	009a      	lsls	r2, r3, #2
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	4413      	add	r3, r2
 8000f66:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000f6a:	2b01      	cmp	r3, #1
 8000f6c:	d101      	bne.n	8000f72 <getHeroCol+0x22>
			return c;
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	e007      	b.n	8000f82 <getHeroCol+0x32>
	for(int c = 0; c < VERTICAL_LCD_COLUMNS; c++) {
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	3301      	adds	r3, #1
 8000f76:	607b      	str	r3, [r7, #4]
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	2b03      	cmp	r3, #3
 8000f7c:	ddee      	ble.n	8000f5c <getHeroCol+0xc>
	}
	return -1;
 8000f7e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000f82:	4618      	mov	r0, r3
 8000f84:	370c      	adds	r7, #12
 8000f86:	46bd      	mov	sp, r7
 8000f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f8c:	4770      	bx	lr
 8000f8e:	bf00      	nop
 8000f90:	2000001c 	.word	0x2000001c

08000f94 <getHeroRow>:

int getHeroRow() {
 8000f94:	b480      	push	{r7}
 8000f96:	af00      	add	r7, sp, #0
	return HERO_ROW;
 8000f98:	2313      	movs	r3, #19
}
 8000f9a:	4618      	mov	r0, r3
 8000f9c:	46bd      	mov	sp, r7
 8000f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa2:	4770      	bx	lr

08000fa4 <findLastRowOfEnemies>:
		}
	}
	return -1;
}

int findLastRowOfEnemies() {
 8000fa4:	b480      	push	{r7}
 8000fa6:	b083      	sub	sp, #12
 8000fa8:	af00      	add	r7, sp, #0
	for(int r = VERTICAL_LCD_ROWS; r >= 0; r--) {
 8000faa:	2314      	movs	r3, #20
 8000fac:	607b      	str	r3, [r7, #4]
 8000fae:	e016      	b.n	8000fde <findLastRowOfEnemies+0x3a>
		for(int c = 0; c < VERTICAL_LCD_COLUMNS; c++) {
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	603b      	str	r3, [r7, #0]
 8000fb4:	e00d      	b.n	8000fd2 <findLastRowOfEnemies+0x2e>
			if(lcdMat[r][c] == CT_ENEMY)
 8000fb6:	490f      	ldr	r1, [pc, #60]	; (8000ff4 <findLastRowOfEnemies+0x50>)
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	009a      	lsls	r2, r3, #2
 8000fbc:	683b      	ldr	r3, [r7, #0]
 8000fbe:	4413      	add	r3, r2
 8000fc0:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000fc4:	2b02      	cmp	r3, #2
 8000fc6:	d101      	bne.n	8000fcc <findLastRowOfEnemies+0x28>
				return r;
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	e00d      	b.n	8000fe8 <findLastRowOfEnemies+0x44>
		for(int c = 0; c < VERTICAL_LCD_COLUMNS; c++) {
 8000fcc:	683b      	ldr	r3, [r7, #0]
 8000fce:	3301      	adds	r3, #1
 8000fd0:	603b      	str	r3, [r7, #0]
 8000fd2:	683b      	ldr	r3, [r7, #0]
 8000fd4:	2b03      	cmp	r3, #3
 8000fd6:	ddee      	ble.n	8000fb6 <findLastRowOfEnemies+0x12>
	for(int r = VERTICAL_LCD_ROWS; r >= 0; r--) {
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	3b01      	subs	r3, #1
 8000fdc:	607b      	str	r3, [r7, #4]
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	dae5      	bge.n	8000fb0 <findLastRowOfEnemies+0xc>
		}
	}
	return -1;
 8000fe4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000fe8:	4618      	mov	r0, r3
 8000fea:	370c      	adds	r7, #12
 8000fec:	46bd      	mov	sp, r7
 8000fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff2:	4770      	bx	lr
 8000ff4:	2000001c 	.word	0x2000001c

08000ff8 <findRandomEnemyCol>:

int findRandomEnemyCol(int row) {
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b084      	sub	sp, #16
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	6078      	str	r0, [r7, #4]
	int index = (rand() % 4);
 8001000:	f006 fbf6 	bl	80077f0 <rand>
 8001004:	4603      	mov	r3, r0
 8001006:	425a      	negs	r2, r3
 8001008:	f003 0303 	and.w	r3, r3, #3
 800100c:	f002 0203 	and.w	r2, r2, #3
 8001010:	bf58      	it	pl
 8001012:	4253      	negpl	r3, r2
 8001014:	60fb      	str	r3, [r7, #12]
	if(lcdMat[row][index] == CT_ENEMY)
 8001016:	4908      	ldr	r1, [pc, #32]	; (8001038 <findRandomEnemyCol+0x40>)
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	009a      	lsls	r2, r3, #2
 800101c:	68fb      	ldr	r3, [r7, #12]
 800101e:	4413      	add	r3, r2
 8001020:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001024:	2b02      	cmp	r3, #2
 8001026:	d101      	bne.n	800102c <findRandomEnemyCol+0x34>
		return index;
 8001028:	68fb      	ldr	r3, [r7, #12]
 800102a:	e001      	b.n	8001030 <findRandomEnemyCol+0x38>
	return UNDEFINED;
 800102c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001030:	4618      	mov	r0, r3
 8001032:	3710      	adds	r7, #16
 8001034:	46bd      	mov	sp, r7
 8001036:	bd80      	pop	{r7, pc}
 8001038:	2000001c 	.word	0x2000001c

0800103c <isEnemy>:
				moveDown(r, c);
		}
	}
}

int isEnemy(int row, int col) {
 800103c:	b480      	push	{r7}
 800103e:	b083      	sub	sp, #12
 8001040:	af00      	add	r7, sp, #0
 8001042:	6078      	str	r0, [r7, #4]
 8001044:	6039      	str	r1, [r7, #0]
	return lcdMat[row][col] == CT_ENEMY;
 8001046:	4909      	ldr	r1, [pc, #36]	; (800106c <isEnemy+0x30>)
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	009a      	lsls	r2, r3, #2
 800104c:	683b      	ldr	r3, [r7, #0]
 800104e:	4413      	add	r3, r2
 8001050:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001054:	2b02      	cmp	r3, #2
 8001056:	bf0c      	ite	eq
 8001058:	2301      	moveq	r3, #1
 800105a:	2300      	movne	r3, #0
 800105c:	b2db      	uxtb	r3, r3
}
 800105e:	4618      	mov	r0, r3
 8001060:	370c      	adds	r7, #12
 8001062:	46bd      	mov	sp, r7
 8001064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001068:	4770      	bx	lr
 800106a:	bf00      	nop
 800106c:	2000001c 	.word	0x2000001c

08001070 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	srand(time(NULL));
 8001074:	2000      	movs	r0, #0
 8001076:	f006 fcb9 	bl	80079ec <time>
 800107a:	4602      	mov	r2, r0
 800107c:	460b      	mov	r3, r1
 800107e:	4613      	mov	r3, r2
 8001080:	4618      	mov	r0, r3
 8001082:	f006 fb87 	bl	8007794 <srand>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001086:	f000 fcb1 	bl	80019ec <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800108a:	f000 f841 	bl	8001110 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800108e:	f000 f941 	bl	8001314 <MX_GPIO_Init>
  MX_I2C1_Init();
 8001092:	f000 f89f 	bl	80011d4 <MX_I2C1_Init>
  MX_SPI1_Init();
 8001096:	f000 f8dd 	bl	8001254 <MX_SPI1_Init>
  MX_USB_PCD_Init();
 800109a:	f000 f919 	bl	80012d0 <MX_USB_PCD_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800109e:	f002 fff9 	bl	8004094 <osKernelInitialize>

  /* USER CODE BEGIN RTOS_MUTEX */
  /* add mutexes, ... */
  lcdMutexHandle = osMutexNew(&lcdMutex_attributes);
 80010a2:	4810      	ldr	r0, [pc, #64]	; (80010e4 <main+0x74>)
 80010a4:	f003 f936 	bl	8004314 <osMutexNew>
 80010a8:	4603      	mov	r3, r0
 80010aa:	4a0f      	ldr	r2, [pc, #60]	; (80010e8 <main+0x78>)
 80010ac:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of updateLcdTask */
  updateLcdTaskHandle = osThreadNew(StartUpdateLcdTask, NULL, &updateLcdTask_attributes);
 80010ae:	4a0f      	ldr	r2, [pc, #60]	; (80010ec <main+0x7c>)
 80010b0:	2100      	movs	r1, #0
 80010b2:	480f      	ldr	r0, [pc, #60]	; (80010f0 <main+0x80>)
 80010b4:	f003 f856 	bl	8004164 <osThreadNew>
 80010b8:	4603      	mov	r3, r0
 80010ba:	4a0e      	ldr	r2, [pc, #56]	; (80010f4 <main+0x84>)
 80010bc:	6013      	str	r3, [r2, #0]

  /* creation of updateBulletsTa */
  updateBulletsTaHandle = osThreadNew(StartUpdateBulletsTask, NULL, &updateBulletsTa_attributes);
 80010be:	4a0e      	ldr	r2, [pc, #56]	; (80010f8 <main+0x88>)
 80010c0:	2100      	movs	r1, #0
 80010c2:	480e      	ldr	r0, [pc, #56]	; (80010fc <main+0x8c>)
 80010c4:	f003 f84e 	bl	8004164 <osThreadNew>
 80010c8:	4603      	mov	r3, r0
 80010ca:	4a0d      	ldr	r2, [pc, #52]	; (8001100 <main+0x90>)
 80010cc:	6013      	str	r3, [r2, #0]

  /* creation of enemyShootTask */
  enemyShootTaskHandle = osThreadNew(StartEnemyShootTask, NULL, &enemyShootTask_attributes);
 80010ce:	4a0d      	ldr	r2, [pc, #52]	; (8001104 <main+0x94>)
 80010d0:	2100      	movs	r1, #0
 80010d2:	480d      	ldr	r0, [pc, #52]	; (8001108 <main+0x98>)
 80010d4:	f003 f846 	bl	8004164 <osThreadNew>
 80010d8:	4603      	mov	r3, r0
 80010da:	4a0c      	ldr	r2, [pc, #48]	; (800110c <main+0x9c>)
 80010dc:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80010de:	f003 f80d 	bl	80040fc <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80010e2:	e7fe      	b.n	80010e2 <main+0x72>
 80010e4:	08008764 	.word	0x08008764
 80010e8:	20001d84 	.word	0x20001d84
 80010ec:	080086f8 	.word	0x080086f8
 80010f0:	0800143d 	.word	0x0800143d
 80010f4:	20001d80 	.word	0x20001d80
 80010f8:	0800871c 	.word	0x0800871c
 80010fc:	08001455 	.word	0x08001455
 8001100:	20001dd4 	.word	0x20001dd4
 8001104:	08008740 	.word	0x08008740
 8001108:	08001491 	.word	0x08001491
 800110c:	20001dd8 	.word	0x20001dd8

08001110 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	b09e      	sub	sp, #120	; 0x78
 8001114:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001116:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800111a:	2228      	movs	r2, #40	; 0x28
 800111c:	2100      	movs	r1, #0
 800111e:	4618      	mov	r0, r3
 8001120:	f006 fad5 	bl	80076ce <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001124:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001128:	2200      	movs	r2, #0
 800112a:	601a      	str	r2, [r3, #0]
 800112c:	605a      	str	r2, [r3, #4]
 800112e:	609a      	str	r2, [r3, #8]
 8001130:	60da      	str	r2, [r3, #12]
 8001132:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001134:	463b      	mov	r3, r7
 8001136:	223c      	movs	r2, #60	; 0x3c
 8001138:	2100      	movs	r1, #0
 800113a:	4618      	mov	r0, r3
 800113c:	f006 fac7 	bl	80076ce <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 8001140:	2303      	movs	r3, #3
 8001142:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001144:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001148:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800114a:	2300      	movs	r3, #0
 800114c:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800114e:	2301      	movs	r3, #1
 8001150:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001152:	2310      	movs	r3, #16
 8001154:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001156:	2302      	movs	r3, #2
 8001158:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800115a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800115e:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8001160:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001164:	677b      	str	r3, [r7, #116]	; 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001166:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800116a:	4618      	mov	r0, r3
 800116c:	f001 f8ec 	bl	8002348 <HAL_RCC_OscConfig>
 8001170:	4603      	mov	r3, r0
 8001172:	2b00      	cmp	r3, #0
 8001174:	d001      	beq.n	800117a <SystemClock_Config+0x6a>
  {
    Error_Handler();
 8001176:	f000 f9c9 	bl	800150c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800117a:	230f      	movs	r3, #15
 800117c:	63fb      	str	r3, [r7, #60]	; 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800117e:	2302      	movs	r3, #2
 8001180:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001182:	2300      	movs	r3, #0
 8001184:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001186:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800118a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800118c:	2300      	movs	r3, #0
 800118e:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001190:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001194:	2101      	movs	r1, #1
 8001196:	4618      	mov	r0, r3
 8001198:	f001 ffde 	bl	8003158 <HAL_RCC_ClockConfig>
 800119c:	4603      	mov	r3, r0
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d001      	beq.n	80011a6 <SystemClock_Config+0x96>
  {
    Error_Handler();
 80011a2:	f000 f9b3 	bl	800150c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB|RCC_PERIPHCLK_I2C1;
 80011a6:	4b0a      	ldr	r3, [pc, #40]	; (80011d0 <SystemClock_Config+0xc0>)
 80011a8:	603b      	str	r3, [r7, #0]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 80011aa:	2300      	movs	r3, #0
 80011ac:	61fb      	str	r3, [r7, #28]
  PeriphClkInit.USBClockSelection = RCC_USBCLKSOURCE_PLL;
 80011ae:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80011b2:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80011b4:	463b      	mov	r3, r7
 80011b6:	4618      	mov	r0, r3
 80011b8:	f002 fa14 	bl	80035e4 <HAL_RCCEx_PeriphCLKConfig>
 80011bc:	4603      	mov	r3, r0
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d001      	beq.n	80011c6 <SystemClock_Config+0xb6>
  {
    Error_Handler();
 80011c2:	f000 f9a3 	bl	800150c <Error_Handler>
  }
}
 80011c6:	bf00      	nop
 80011c8:	3778      	adds	r7, #120	; 0x78
 80011ca:	46bd      	mov	sp, r7
 80011cc:	bd80      	pop	{r7, pc}
 80011ce:	bf00      	nop
 80011d0:	00020020 	.word	0x00020020

080011d4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80011d8:	4b1b      	ldr	r3, [pc, #108]	; (8001248 <MX_I2C1_Init+0x74>)
 80011da:	4a1c      	ldr	r2, [pc, #112]	; (800124c <MX_I2C1_Init+0x78>)
 80011dc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 80011de:	4b1a      	ldr	r3, [pc, #104]	; (8001248 <MX_I2C1_Init+0x74>)
 80011e0:	4a1b      	ldr	r2, [pc, #108]	; (8001250 <MX_I2C1_Init+0x7c>)
 80011e2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80011e4:	4b18      	ldr	r3, [pc, #96]	; (8001248 <MX_I2C1_Init+0x74>)
 80011e6:	2200      	movs	r2, #0
 80011e8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80011ea:	4b17      	ldr	r3, [pc, #92]	; (8001248 <MX_I2C1_Init+0x74>)
 80011ec:	2201      	movs	r2, #1
 80011ee:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80011f0:	4b15      	ldr	r3, [pc, #84]	; (8001248 <MX_I2C1_Init+0x74>)
 80011f2:	2200      	movs	r2, #0
 80011f4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80011f6:	4b14      	ldr	r3, [pc, #80]	; (8001248 <MX_I2C1_Init+0x74>)
 80011f8:	2200      	movs	r2, #0
 80011fa:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80011fc:	4b12      	ldr	r3, [pc, #72]	; (8001248 <MX_I2C1_Init+0x74>)
 80011fe:	2200      	movs	r2, #0
 8001200:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001202:	4b11      	ldr	r3, [pc, #68]	; (8001248 <MX_I2C1_Init+0x74>)
 8001204:	2200      	movs	r2, #0
 8001206:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001208:	4b0f      	ldr	r3, [pc, #60]	; (8001248 <MX_I2C1_Init+0x74>)
 800120a:	2200      	movs	r2, #0
 800120c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800120e:	480e      	ldr	r0, [pc, #56]	; (8001248 <MX_I2C1_Init+0x74>)
 8001210:	f000 fe96 	bl	8001f40 <HAL_I2C_Init>
 8001214:	4603      	mov	r3, r0
 8001216:	2b00      	cmp	r3, #0
 8001218:	d001      	beq.n	800121e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800121a:	f000 f977 	bl	800150c <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800121e:	2100      	movs	r1, #0
 8001220:	4809      	ldr	r0, [pc, #36]	; (8001248 <MX_I2C1_Init+0x74>)
 8001222:	f000 ff1c 	bl	800205e <HAL_I2CEx_ConfigAnalogFilter>
 8001226:	4603      	mov	r3, r0
 8001228:	2b00      	cmp	r3, #0
 800122a:	d001      	beq.n	8001230 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800122c:	f000 f96e 	bl	800150c <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001230:	2100      	movs	r1, #0
 8001232:	4805      	ldr	r0, [pc, #20]	; (8001248 <MX_I2C1_Init+0x74>)
 8001234:	f000 ff5e 	bl	80020f4 <HAL_I2CEx_ConfigDigitalFilter>
 8001238:	4603      	mov	r3, r0
 800123a:	2b00      	cmp	r3, #0
 800123c:	d001      	beq.n	8001242 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800123e:	f000 f965 	bl	800150c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001242:	bf00      	nop
 8001244:	bd80      	pop	{r7, pc}
 8001246:	bf00      	nop
 8001248:	20001d88 	.word	0x20001d88
 800124c:	40005400 	.word	0x40005400
 8001250:	2000090e 	.word	0x2000090e

08001254 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001258:	4b1b      	ldr	r3, [pc, #108]	; (80012c8 <MX_SPI1_Init+0x74>)
 800125a:	4a1c      	ldr	r2, [pc, #112]	; (80012cc <MX_SPI1_Init+0x78>)
 800125c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800125e:	4b1a      	ldr	r3, [pc, #104]	; (80012c8 <MX_SPI1_Init+0x74>)
 8001260:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001264:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001266:	4b18      	ldr	r3, [pc, #96]	; (80012c8 <MX_SPI1_Init+0x74>)
 8001268:	2200      	movs	r2, #0
 800126a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 800126c:	4b16      	ldr	r3, [pc, #88]	; (80012c8 <MX_SPI1_Init+0x74>)
 800126e:	f44f 7240 	mov.w	r2, #768	; 0x300
 8001272:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001274:	4b14      	ldr	r3, [pc, #80]	; (80012c8 <MX_SPI1_Init+0x74>)
 8001276:	2200      	movs	r2, #0
 8001278:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800127a:	4b13      	ldr	r3, [pc, #76]	; (80012c8 <MX_SPI1_Init+0x74>)
 800127c:	2200      	movs	r2, #0
 800127e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001280:	4b11      	ldr	r3, [pc, #68]	; (80012c8 <MX_SPI1_Init+0x74>)
 8001282:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001286:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8001288:	4b0f      	ldr	r3, [pc, #60]	; (80012c8 <MX_SPI1_Init+0x74>)
 800128a:	2208      	movs	r2, #8
 800128c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800128e:	4b0e      	ldr	r3, [pc, #56]	; (80012c8 <MX_SPI1_Init+0x74>)
 8001290:	2200      	movs	r2, #0
 8001292:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001294:	4b0c      	ldr	r3, [pc, #48]	; (80012c8 <MX_SPI1_Init+0x74>)
 8001296:	2200      	movs	r2, #0
 8001298:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800129a:	4b0b      	ldr	r3, [pc, #44]	; (80012c8 <MX_SPI1_Init+0x74>)
 800129c:	2200      	movs	r2, #0
 800129e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 80012a0:	4b09      	ldr	r3, [pc, #36]	; (80012c8 <MX_SPI1_Init+0x74>)
 80012a2:	2207      	movs	r2, #7
 80012a4:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80012a6:	4b08      	ldr	r3, [pc, #32]	; (80012c8 <MX_SPI1_Init+0x74>)
 80012a8:	2200      	movs	r2, #0
 80012aa:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80012ac:	4b06      	ldr	r3, [pc, #24]	; (80012c8 <MX_SPI1_Init+0x74>)
 80012ae:	2208      	movs	r2, #8
 80012b0:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80012b2:	4805      	ldr	r0, [pc, #20]	; (80012c8 <MX_SPI1_Init+0x74>)
 80012b4:	f002 fb46 	bl	8003944 <HAL_SPI_Init>
 80012b8:	4603      	mov	r3, r0
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d001      	beq.n	80012c2 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80012be:	f000 f925 	bl	800150c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80012c2:	bf00      	nop
 80012c4:	bd80      	pop	{r7, pc}
 80012c6:	bf00      	nop
 80012c8:	20001ddc 	.word	0x20001ddc
 80012cc:	40013000 	.word	0x40013000

080012d0 <MX_USB_PCD_Init>:
  * @brief USB Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_PCD_Init(void)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	af00      	add	r7, sp, #0
  /* USER CODE END USB_Init 0 */

  /* USER CODE BEGIN USB_Init 1 */

  /* USER CODE END USB_Init 1 */
  hpcd_USB_FS.Instance = USB;
 80012d4:	4b0d      	ldr	r3, [pc, #52]	; (800130c <MX_USB_PCD_Init+0x3c>)
 80012d6:	4a0e      	ldr	r2, [pc, #56]	; (8001310 <MX_USB_PCD_Init+0x40>)
 80012d8:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 80012da:	4b0c      	ldr	r3, [pc, #48]	; (800130c <MX_USB_PCD_Init+0x3c>)
 80012dc:	2208      	movs	r2, #8
 80012de:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 80012e0:	4b0a      	ldr	r3, [pc, #40]	; (800130c <MX_USB_PCD_Init+0x3c>)
 80012e2:	2202      	movs	r2, #2
 80012e4:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80012e6:	4b09      	ldr	r3, [pc, #36]	; (800130c <MX_USB_PCD_Init+0x3c>)
 80012e8:	2202      	movs	r2, #2
 80012ea:	611a      	str	r2, [r3, #16]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 80012ec:	4b07      	ldr	r3, [pc, #28]	; (800130c <MX_USB_PCD_Init+0x3c>)
 80012ee:	2200      	movs	r2, #0
 80012f0:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 80012f2:	4b06      	ldr	r3, [pc, #24]	; (800130c <MX_USB_PCD_Init+0x3c>)
 80012f4:	2200      	movs	r2, #0
 80012f6:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 80012f8:	4804      	ldr	r0, [pc, #16]	; (800130c <MX_USB_PCD_Init+0x3c>)
 80012fa:	f000 ff47 	bl	800218c <HAL_PCD_Init>
 80012fe:	4603      	mov	r3, r0
 8001300:	2b00      	cmp	r3, #0
 8001302:	d001      	beq.n	8001308 <MX_USB_PCD_Init+0x38>
  {
    Error_Handler();
 8001304:	f000 f902 	bl	800150c <Error_Handler>
  }
  /* USER CODE BEGIN USB_Init 2 */

  /* USER CODE END USB_Init 2 */

}
 8001308:	bf00      	nop
 800130a:	bd80      	pop	{r7, pc}
 800130c:	20001e40 	.word	0x20001e40
 8001310:	40005c00 	.word	0x40005c00

08001314 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	b08a      	sub	sp, #40	; 0x28
 8001318:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800131a:	f107 0314 	add.w	r3, r7, #20
 800131e:	2200      	movs	r2, #0
 8001320:	601a      	str	r2, [r3, #0]
 8001322:	605a      	str	r2, [r3, #4]
 8001324:	609a      	str	r2, [r3, #8]
 8001326:	60da      	str	r2, [r3, #12]
 8001328:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800132a:	4b42      	ldr	r3, [pc, #264]	; (8001434 <MX_GPIO_Init+0x120>)
 800132c:	695b      	ldr	r3, [r3, #20]
 800132e:	4a41      	ldr	r2, [pc, #260]	; (8001434 <MX_GPIO_Init+0x120>)
 8001330:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001334:	6153      	str	r3, [r2, #20]
 8001336:	4b3f      	ldr	r3, [pc, #252]	; (8001434 <MX_GPIO_Init+0x120>)
 8001338:	695b      	ldr	r3, [r3, #20]
 800133a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800133e:	613b      	str	r3, [r7, #16]
 8001340:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001342:	4b3c      	ldr	r3, [pc, #240]	; (8001434 <MX_GPIO_Init+0x120>)
 8001344:	695b      	ldr	r3, [r3, #20]
 8001346:	4a3b      	ldr	r2, [pc, #236]	; (8001434 <MX_GPIO_Init+0x120>)
 8001348:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800134c:	6153      	str	r3, [r2, #20]
 800134e:	4b39      	ldr	r3, [pc, #228]	; (8001434 <MX_GPIO_Init+0x120>)
 8001350:	695b      	ldr	r3, [r3, #20]
 8001352:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001356:	60fb      	str	r3, [r7, #12]
 8001358:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800135a:	4b36      	ldr	r3, [pc, #216]	; (8001434 <MX_GPIO_Init+0x120>)
 800135c:	695b      	ldr	r3, [r3, #20]
 800135e:	4a35      	ldr	r2, [pc, #212]	; (8001434 <MX_GPIO_Init+0x120>)
 8001360:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001364:	6153      	str	r3, [r2, #20]
 8001366:	4b33      	ldr	r3, [pc, #204]	; (8001434 <MX_GPIO_Init+0x120>)
 8001368:	695b      	ldr	r3, [r3, #20]
 800136a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800136e:	60bb      	str	r3, [r7, #8]
 8001370:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001372:	4b30      	ldr	r3, [pc, #192]	; (8001434 <MX_GPIO_Init+0x120>)
 8001374:	695b      	ldr	r3, [r3, #20]
 8001376:	4a2f      	ldr	r2, [pc, #188]	; (8001434 <MX_GPIO_Init+0x120>)
 8001378:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800137c:	6153      	str	r3, [r2, #20]
 800137e:	4b2d      	ldr	r3, [pc, #180]	; (8001434 <MX_GPIO_Init+0x120>)
 8001380:	695b      	ldr	r3, [r3, #20]
 8001382:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001386:	607b      	str	r3, [r7, #4]
 8001388:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800138a:	4b2a      	ldr	r3, [pc, #168]	; (8001434 <MX_GPIO_Init+0x120>)
 800138c:	695b      	ldr	r3, [r3, #20]
 800138e:	4a29      	ldr	r2, [pc, #164]	; (8001434 <MX_GPIO_Init+0x120>)
 8001390:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001394:	6153      	str	r3, [r2, #20]
 8001396:	4b27      	ldr	r3, [pc, #156]	; (8001434 <MX_GPIO_Init+0x120>)
 8001398:	695b      	ldr	r3, [r3, #20]
 800139a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800139e:	603b      	str	r3, [r7, #0]
 80013a0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, CS_I2C_SPI_Pin|LD4_Pin|LD3_Pin|LD5_Pin
 80013a2:	2200      	movs	r2, #0
 80013a4:	f64f 7108 	movw	r1, #65288	; 0xff08
 80013a8:	4823      	ldr	r0, [pc, #140]	; (8001438 <MX_GPIO_Init+0x124>)
 80013aa:	f000 fdb1 	bl	8001f10 <HAL_GPIO_WritePin>
                          |LD7_Pin|LD9_Pin|LD10_Pin|LD8_Pin
                          |LD6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1|GPIO_PIN_2, GPIO_PIN_RESET);
 80013ae:	2200      	movs	r2, #0
 80013b0:	2106      	movs	r1, #6
 80013b2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80013b6:	f000 fdab 	bl	8001f10 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : CS_I2C_SPI_Pin LD4_Pin LD3_Pin LD5_Pin
                           LD7_Pin LD9_Pin LD10_Pin LD8_Pin
                           LD6_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin|LD4_Pin|LD3_Pin|LD5_Pin
 80013ba:	f64f 7308 	movw	r3, #65288	; 0xff08
 80013be:	617b      	str	r3, [r7, #20]
                          |LD7_Pin|LD9_Pin|LD10_Pin|LD8_Pin
                          |LD6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013c0:	2301      	movs	r3, #1
 80013c2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013c4:	2300      	movs	r3, #0
 80013c6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013c8:	2300      	movs	r3, #0
 80013ca:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80013cc:	f107 0314 	add.w	r3, r7, #20
 80013d0:	4619      	mov	r1, r3
 80013d2:	4819      	ldr	r0, [pc, #100]	; (8001438 <MX_GPIO_Init+0x124>)
 80013d4:	f000 fc22 	bl	8001c1c <HAL_GPIO_Init>

  /*Configure GPIO pins : MEMS_INT3_Pin MEMS_INT4_Pin MEMS_INT1_Pin */
  GPIO_InitStruct.Pin = MEMS_INT3_Pin|MEMS_INT4_Pin|MEMS_INT1_Pin;
 80013d8:	2331      	movs	r3, #49	; 0x31
 80013da:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80013dc:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 80013e0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013e2:	2300      	movs	r3, #0
 80013e4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80013e6:	f107 0314 	add.w	r3, r7, #20
 80013ea:	4619      	mov	r1, r3
 80013ec:	4812      	ldr	r0, [pc, #72]	; (8001438 <MX_GPIO_Init+0x124>)
 80013ee:	f000 fc15 	bl	8001c1c <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80013f2:	2301      	movs	r3, #1
 80013f4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80013f6:	2300      	movs	r3, #0
 80013f8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013fa:	2300      	movs	r3, #0
 80013fc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80013fe:	f107 0314 	add.w	r3, r7, #20
 8001402:	4619      	mov	r1, r3
 8001404:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001408:	f000 fc08 	bl	8001c1c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA2 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 800140c:	2306      	movs	r3, #6
 800140e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001410:	2301      	movs	r3, #1
 8001412:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001414:	2300      	movs	r3, #0
 8001416:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001418:	2300      	movs	r3, #0
 800141a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800141c:	f107 0314 	add.w	r3, r7, #20
 8001420:	4619      	mov	r1, r3
 8001422:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001426:	f000 fbf9 	bl	8001c1c <HAL_GPIO_Init>

}
 800142a:	bf00      	nop
 800142c:	3728      	adds	r7, #40	; 0x28
 800142e:	46bd      	mov	sp, r7
 8001430:	bd80      	pop	{r7, pc}
 8001432:	bf00      	nop
 8001434:	40021000 	.word	0x40021000
 8001438:	48001000 	.word	0x48001000

0800143c <StartUpdateLcdTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartUpdateLcdTask */
void StartUpdateLcdTask(void *argument)
{
 800143c:	b580      	push	{r7, lr}
 800143e:	b082      	sub	sp, #8
 8001440:	af00      	add	r7, sp, #0
 8001442:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	initLcd();
 8001444:	f7ff fcc0 	bl	8000dc8 <initLcd>

  /* Infinite loop */
  for(;;)
  {
    osDelay(100);
 8001448:	2064      	movs	r0, #100	; 0x64
 800144a:	f002 ff35 	bl	80042b8 <osDelay>
	updateLcd();
 800144e:	f7ff fd03 	bl	8000e58 <updateLcd>
    osDelay(100);
 8001452:	e7f9      	b.n	8001448 <StartUpdateLcdTask+0xc>

08001454 <StartUpdateBulletsTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartUpdateBulletsTask */
void StartUpdateBulletsTask(void *argument)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	b082      	sub	sp, #8
 8001458:	af00      	add	r7, sp, #0
 800145a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartUpdateBulletsTask */
	osDelay(2000);
 800145c:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001460:	f002 ff2a 	bl	80042b8 <osDelay>
//	shoot(getHeroRow() - 1, getHeroCol(), UP);
  /* Infinite loop */
  for(;;) {
    osDelay(1000);
 8001464:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001468:	f002 ff26 	bl	80042b8 <osDelay>
    moveAllBullets();
 800146c:	f7ff fbd0 	bl	8000c10 <moveAllBullets>
    if(doesHitHero()) {
 8001470:	f7ff fc0c 	bl	8000c8c <doesHitHero>
 8001474:	4603      	mov	r3, r0
 8001476:	2b00      	cmp	r3, #0
 8001478:	d004      	beq.n	8001484 <StartUpdateBulletsTask+0x30>
    	decrementHeroLevelHealth();
 800147a:	f7ff fc55 	bl	8000d28 <decrementHeroLevelHealth>
    	if(getHeroLevelHealth() == 0) { // If hero kooshte shod
 800147e:	f7ff fc2d 	bl	8000cdc <getHeroLevelHealth>
 8001482:	e7ef      	b.n	8001464 <StartUpdateBulletsTask+0x10>
    		// TODO
    	}
    } else {
    	handleHittingEnemy();
 8001484:	f7ff fbdb 	bl	8000c3e <handleHittingEnemy>
    	if(getKilledEnemyCountToWin() == 0) {
 8001488:	f7ff fc34 	bl	8000cf4 <getKilledEnemyCountToWin>
    osDelay(1000);
 800148c:	e7ea      	b.n	8001464 <StartUpdateBulletsTask+0x10>
	...

08001490 <StartEnemyShootTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartEnemyShootTask */
void StartEnemyShootTask(void *argument)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	b084      	sub	sp, #16
 8001494:	af00      	add	r7, sp, #0
 8001496:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartEnemyShootTask */
  /* Infinite loop */
  for(;;) {
    osDelay(2000);
 8001498:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800149c:	f002 ff0c 	bl	80042b8 <osDelay>
    if(rand() % 5 == 0) {
 80014a0:	f006 f9a6 	bl	80077f0 <rand>
 80014a4:	4601      	mov	r1, r0
 80014a6:	4b0f      	ldr	r3, [pc, #60]	; (80014e4 <StartEnemyShootTask+0x54>)
 80014a8:	fb83 2301 	smull	r2, r3, r3, r1
 80014ac:	105a      	asrs	r2, r3, #1
 80014ae:	17cb      	asrs	r3, r1, #31
 80014b0:	1ad2      	subs	r2, r2, r3
 80014b2:	4613      	mov	r3, r2
 80014b4:	009b      	lsls	r3, r3, #2
 80014b6:	4413      	add	r3, r2
 80014b8:	1aca      	subs	r2, r1, r3
 80014ba:	2a00      	cmp	r2, #0
 80014bc:	d1ec      	bne.n	8001498 <StartEnemyShootTask+0x8>
    	int lastRow = findLastRowOfEnemies();
 80014be:	f7ff fd71 	bl	8000fa4 <findLastRowOfEnemies>
 80014c2:	60f8      	str	r0, [r7, #12]
    	int col = findRandomEnemyCol(lastRow);
 80014c4:	68f8      	ldr	r0, [r7, #12]
 80014c6:	f7ff fd97 	bl	8000ff8 <findRandomEnemyCol>
 80014ca:	60b8      	str	r0, [r7, #8]
    	if(col != UNDEFINED) {
 80014cc:	68bb      	ldr	r3, [r7, #8]
 80014ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80014d2:	d0e1      	beq.n	8001498 <StartEnemyShootTask+0x8>
    		shoot(lastRow + 1, col, DOWN);
 80014d4:	68fb      	ldr	r3, [r7, #12]
 80014d6:	3301      	adds	r3, #1
 80014d8:	2201      	movs	r2, #1
 80014da:	68b9      	ldr	r1, [r7, #8]
 80014dc:	4618      	mov	r0, r3
 80014de:	f7ff fa77 	bl	80009d0 <shoot>
    osDelay(2000);
 80014e2:	e7d9      	b.n	8001498 <StartEnemyShootTask+0x8>
 80014e4:	66666667 	.word	0x66666667

080014e8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80014e8:	b580      	push	{r7, lr}
 80014ea:	b082      	sub	sp, #8
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	4a04      	ldr	r2, [pc, #16]	; (8001508 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80014f6:	4293      	cmp	r3, r2
 80014f8:	d101      	bne.n	80014fe <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80014fa:	f000 fa8d 	bl	8001a18 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80014fe:	bf00      	nop
 8001500:	3708      	adds	r7, #8
 8001502:	46bd      	mov	sp, r7
 8001504:	bd80      	pop	{r7, pc}
 8001506:	bf00      	nop
 8001508:	40012c00 	.word	0x40012c00

0800150c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800150c:	b480      	push	{r7}
 800150e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001510:	b672      	cpsid	i
}
 8001512:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001514:	e7fe      	b.n	8001514 <Error_Handler+0x8>
	...

08001518 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	b082      	sub	sp, #8
 800151c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800151e:	4b11      	ldr	r3, [pc, #68]	; (8001564 <HAL_MspInit+0x4c>)
 8001520:	699b      	ldr	r3, [r3, #24]
 8001522:	4a10      	ldr	r2, [pc, #64]	; (8001564 <HAL_MspInit+0x4c>)
 8001524:	f043 0301 	orr.w	r3, r3, #1
 8001528:	6193      	str	r3, [r2, #24]
 800152a:	4b0e      	ldr	r3, [pc, #56]	; (8001564 <HAL_MspInit+0x4c>)
 800152c:	699b      	ldr	r3, [r3, #24]
 800152e:	f003 0301 	and.w	r3, r3, #1
 8001532:	607b      	str	r3, [r7, #4]
 8001534:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001536:	4b0b      	ldr	r3, [pc, #44]	; (8001564 <HAL_MspInit+0x4c>)
 8001538:	69db      	ldr	r3, [r3, #28]
 800153a:	4a0a      	ldr	r2, [pc, #40]	; (8001564 <HAL_MspInit+0x4c>)
 800153c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001540:	61d3      	str	r3, [r2, #28]
 8001542:	4b08      	ldr	r3, [pc, #32]	; (8001564 <HAL_MspInit+0x4c>)
 8001544:	69db      	ldr	r3, [r3, #28]
 8001546:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800154a:	603b      	str	r3, [r7, #0]
 800154c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800154e:	2200      	movs	r2, #0
 8001550:	210f      	movs	r1, #15
 8001552:	f06f 0001 	mvn.w	r0, #1
 8001556:	f000 fb37 	bl	8001bc8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800155a:	bf00      	nop
 800155c:	3708      	adds	r7, #8
 800155e:	46bd      	mov	sp, r7
 8001560:	bd80      	pop	{r7, pc}
 8001562:	bf00      	nop
 8001564:	40021000 	.word	0x40021000

08001568 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	b08a      	sub	sp, #40	; 0x28
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001570:	f107 0314 	add.w	r3, r7, #20
 8001574:	2200      	movs	r2, #0
 8001576:	601a      	str	r2, [r3, #0]
 8001578:	605a      	str	r2, [r3, #4]
 800157a:	609a      	str	r2, [r3, #8]
 800157c:	60da      	str	r2, [r3, #12]
 800157e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	4a17      	ldr	r2, [pc, #92]	; (80015e4 <HAL_I2C_MspInit+0x7c>)
 8001586:	4293      	cmp	r3, r2
 8001588:	d127      	bne.n	80015da <HAL_I2C_MspInit+0x72>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800158a:	4b17      	ldr	r3, [pc, #92]	; (80015e8 <HAL_I2C_MspInit+0x80>)
 800158c:	695b      	ldr	r3, [r3, #20]
 800158e:	4a16      	ldr	r2, [pc, #88]	; (80015e8 <HAL_I2C_MspInit+0x80>)
 8001590:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001594:	6153      	str	r3, [r2, #20]
 8001596:	4b14      	ldr	r3, [pc, #80]	; (80015e8 <HAL_I2C_MspInit+0x80>)
 8001598:	695b      	ldr	r3, [r3, #20]
 800159a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800159e:	613b      	str	r3, [r7, #16]
 80015a0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = I2C1_SCL_Pin|I2C1_SDA_Pin;
 80015a2:	23c0      	movs	r3, #192	; 0xc0
 80015a4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80015a6:	2312      	movs	r3, #18
 80015a8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80015aa:	2301      	movs	r3, #1
 80015ac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80015ae:	2303      	movs	r3, #3
 80015b0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80015b2:	2304      	movs	r3, #4
 80015b4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015b6:	f107 0314 	add.w	r3, r7, #20
 80015ba:	4619      	mov	r1, r3
 80015bc:	480b      	ldr	r0, [pc, #44]	; (80015ec <HAL_I2C_MspInit+0x84>)
 80015be:	f000 fb2d 	bl	8001c1c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80015c2:	4b09      	ldr	r3, [pc, #36]	; (80015e8 <HAL_I2C_MspInit+0x80>)
 80015c4:	69db      	ldr	r3, [r3, #28]
 80015c6:	4a08      	ldr	r2, [pc, #32]	; (80015e8 <HAL_I2C_MspInit+0x80>)
 80015c8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80015cc:	61d3      	str	r3, [r2, #28]
 80015ce:	4b06      	ldr	r3, [pc, #24]	; (80015e8 <HAL_I2C_MspInit+0x80>)
 80015d0:	69db      	ldr	r3, [r3, #28]
 80015d2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80015d6:	60fb      	str	r3, [r7, #12]
 80015d8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80015da:	bf00      	nop
 80015dc:	3728      	adds	r7, #40	; 0x28
 80015de:	46bd      	mov	sp, r7
 80015e0:	bd80      	pop	{r7, pc}
 80015e2:	bf00      	nop
 80015e4:	40005400 	.word	0x40005400
 80015e8:	40021000 	.word	0x40021000
 80015ec:	48000400 	.word	0x48000400

080015f0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	b08a      	sub	sp, #40	; 0x28
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015f8:	f107 0314 	add.w	r3, r7, #20
 80015fc:	2200      	movs	r2, #0
 80015fe:	601a      	str	r2, [r3, #0]
 8001600:	605a      	str	r2, [r3, #4]
 8001602:	609a      	str	r2, [r3, #8]
 8001604:	60da      	str	r2, [r3, #12]
 8001606:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	4a17      	ldr	r2, [pc, #92]	; (800166c <HAL_SPI_MspInit+0x7c>)
 800160e:	4293      	cmp	r3, r2
 8001610:	d128      	bne.n	8001664 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001612:	4b17      	ldr	r3, [pc, #92]	; (8001670 <HAL_SPI_MspInit+0x80>)
 8001614:	699b      	ldr	r3, [r3, #24]
 8001616:	4a16      	ldr	r2, [pc, #88]	; (8001670 <HAL_SPI_MspInit+0x80>)
 8001618:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800161c:	6193      	str	r3, [r2, #24]
 800161e:	4b14      	ldr	r3, [pc, #80]	; (8001670 <HAL_SPI_MspInit+0x80>)
 8001620:	699b      	ldr	r3, [r3, #24]
 8001622:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001626:	613b      	str	r3, [r7, #16]
 8001628:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800162a:	4b11      	ldr	r3, [pc, #68]	; (8001670 <HAL_SPI_MspInit+0x80>)
 800162c:	695b      	ldr	r3, [r3, #20]
 800162e:	4a10      	ldr	r2, [pc, #64]	; (8001670 <HAL_SPI_MspInit+0x80>)
 8001630:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001634:	6153      	str	r3, [r2, #20]
 8001636:	4b0e      	ldr	r3, [pc, #56]	; (8001670 <HAL_SPI_MspInit+0x80>)
 8001638:	695b      	ldr	r3, [r3, #20]
 800163a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800163e:	60fb      	str	r3, [r7, #12]
 8001640:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MISOA7_Pin;
 8001642:	23e0      	movs	r3, #224	; 0xe0
 8001644:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001646:	2302      	movs	r3, #2
 8001648:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800164a:	2300      	movs	r3, #0
 800164c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800164e:	2303      	movs	r3, #3
 8001650:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001652:	2305      	movs	r3, #5
 8001654:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001656:	f107 0314 	add.w	r3, r7, #20
 800165a:	4619      	mov	r1, r3
 800165c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001660:	f000 fadc 	bl	8001c1c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001664:	bf00      	nop
 8001666:	3728      	adds	r7, #40	; 0x28
 8001668:	46bd      	mov	sp, r7
 800166a:	bd80      	pop	{r7, pc}
 800166c:	40013000 	.word	0x40013000
 8001670:	40021000 	.word	0x40021000

08001674 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	b08a      	sub	sp, #40	; 0x28
 8001678:	af00      	add	r7, sp, #0
 800167a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800167c:	f107 0314 	add.w	r3, r7, #20
 8001680:	2200      	movs	r2, #0
 8001682:	601a      	str	r2, [r3, #0]
 8001684:	605a      	str	r2, [r3, #4]
 8001686:	609a      	str	r2, [r3, #8]
 8001688:	60da      	str	r2, [r3, #12]
 800168a:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB)
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	4a18      	ldr	r2, [pc, #96]	; (80016f4 <HAL_PCD_MspInit+0x80>)
 8001692:	4293      	cmp	r3, r2
 8001694:	d129      	bne.n	80016ea <HAL_PCD_MspInit+0x76>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001696:	4b18      	ldr	r3, [pc, #96]	; (80016f8 <HAL_PCD_MspInit+0x84>)
 8001698:	695b      	ldr	r3, [r3, #20]
 800169a:	4a17      	ldr	r2, [pc, #92]	; (80016f8 <HAL_PCD_MspInit+0x84>)
 800169c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80016a0:	6153      	str	r3, [r2, #20]
 80016a2:	4b15      	ldr	r3, [pc, #84]	; (80016f8 <HAL_PCD_MspInit+0x84>)
 80016a4:	695b      	ldr	r3, [r3, #20]
 80016a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016aa:	613b      	str	r3, [r7, #16]
 80016ac:	693b      	ldr	r3, [r7, #16]
    /**USB GPIO Configuration
    PA11     ------> USB_DM
    PA12     ------> USB_DP
    */
    GPIO_InitStruct.Pin = DM_Pin|DP_Pin;
 80016ae:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80016b2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016b4:	2302      	movs	r3, #2
 80016b6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016b8:	2300      	movs	r3, #0
 80016ba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80016bc:	2303      	movs	r3, #3
 80016be:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF14_USB;
 80016c0:	230e      	movs	r3, #14
 80016c2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016c4:	f107 0314 	add.w	r3, r7, #20
 80016c8:	4619      	mov	r1, r3
 80016ca:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80016ce:	f000 faa5 	bl	8001c1c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 80016d2:	4b09      	ldr	r3, [pc, #36]	; (80016f8 <HAL_PCD_MspInit+0x84>)
 80016d4:	69db      	ldr	r3, [r3, #28]
 80016d6:	4a08      	ldr	r2, [pc, #32]	; (80016f8 <HAL_PCD_MspInit+0x84>)
 80016d8:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80016dc:	61d3      	str	r3, [r2, #28]
 80016de:	4b06      	ldr	r3, [pc, #24]	; (80016f8 <HAL_PCD_MspInit+0x84>)
 80016e0:	69db      	ldr	r3, [r3, #28]
 80016e2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80016e6:	60fb      	str	r3, [r7, #12]
 80016e8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }

}
 80016ea:	bf00      	nop
 80016ec:	3728      	adds	r7, #40	; 0x28
 80016ee:	46bd      	mov	sp, r7
 80016f0:	bd80      	pop	{r7, pc}
 80016f2:	bf00      	nop
 80016f4:	40005c00 	.word	0x40005c00
 80016f8:	40021000 	.word	0x40021000

080016fc <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b08c      	sub	sp, #48	; 0x30
 8001700:	af00      	add	r7, sp, #0
 8001702:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001704:	2300      	movs	r3, #0
 8001706:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8001708:	2300      	movs	r3, #0
 800170a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority ,0);
 800170c:	2200      	movs	r2, #0
 800170e:	6879      	ldr	r1, [r7, #4]
 8001710:	2019      	movs	r0, #25
 8001712:	f000 fa59 	bl	8001bc8 <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8001716:	2019      	movs	r0, #25
 8001718:	f000 fa72 	bl	8001c00 <HAL_NVIC_EnableIRQ>

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 800171c:	4b1e      	ldr	r3, [pc, #120]	; (8001798 <HAL_InitTick+0x9c>)
 800171e:	699b      	ldr	r3, [r3, #24]
 8001720:	4a1d      	ldr	r2, [pc, #116]	; (8001798 <HAL_InitTick+0x9c>)
 8001722:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001726:	6193      	str	r3, [r2, #24]
 8001728:	4b1b      	ldr	r3, [pc, #108]	; (8001798 <HAL_InitTick+0x9c>)
 800172a:	699b      	ldr	r3, [r3, #24]
 800172c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001730:	60fb      	str	r3, [r7, #12]
 8001732:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001734:	f107 0210 	add.w	r2, r7, #16
 8001738:	f107 0314 	add.w	r3, r7, #20
 800173c:	4611      	mov	r1, r2
 800173e:	4618      	mov	r0, r3
 8001740:	f001 ff1e 	bl	8003580 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001744:	f001 fefa 	bl	800353c <HAL_RCC_GetPCLK2Freq>
 8001748:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800174a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800174c:	4a13      	ldr	r2, [pc, #76]	; (800179c <HAL_InitTick+0xa0>)
 800174e:	fba2 2303 	umull	r2, r3, r2, r3
 8001752:	0c9b      	lsrs	r3, r3, #18
 8001754:	3b01      	subs	r3, #1
 8001756:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8001758:	4b11      	ldr	r3, [pc, #68]	; (80017a0 <HAL_InitTick+0xa4>)
 800175a:	4a12      	ldr	r2, [pc, #72]	; (80017a4 <HAL_InitTick+0xa8>)
 800175c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 800175e:	4b10      	ldr	r3, [pc, #64]	; (80017a0 <HAL_InitTick+0xa4>)
 8001760:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001764:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8001766:	4a0e      	ldr	r2, [pc, #56]	; (80017a0 <HAL_InitTick+0xa4>)
 8001768:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800176a:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 800176c:	4b0c      	ldr	r3, [pc, #48]	; (80017a0 <HAL_InitTick+0xa4>)
 800176e:	2200      	movs	r2, #0
 8001770:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001772:	4b0b      	ldr	r3, [pc, #44]	; (80017a0 <HAL_InitTick+0xa4>)
 8001774:	2200      	movs	r2, #0
 8001776:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8001778:	4809      	ldr	r0, [pc, #36]	; (80017a0 <HAL_InitTick+0xa4>)
 800177a:	f002 f98e 	bl	8003a9a <HAL_TIM_Base_Init>
 800177e:	4603      	mov	r3, r0
 8001780:	2b00      	cmp	r3, #0
 8001782:	d104      	bne.n	800178e <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8001784:	4806      	ldr	r0, [pc, #24]	; (80017a0 <HAL_InitTick+0xa4>)
 8001786:	f002 f9e9 	bl	8003b5c <HAL_TIM_Base_Start_IT>
 800178a:	4603      	mov	r3, r0
 800178c:	e000      	b.n	8001790 <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 800178e:	2301      	movs	r3, #1
}
 8001790:	4618      	mov	r0, r3
 8001792:	3730      	adds	r7, #48	; 0x30
 8001794:	46bd      	mov	sp, r7
 8001796:	bd80      	pop	{r7, pc}
 8001798:	40021000 	.word	0x40021000
 800179c:	431bde83 	.word	0x431bde83
 80017a0:	2000212c 	.word	0x2000212c
 80017a4:	40012c00 	.word	0x40012c00

080017a8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80017a8:	b480      	push	{r7}
 80017aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80017ac:	e7fe      	b.n	80017ac <NMI_Handler+0x4>

080017ae <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80017ae:	b480      	push	{r7}
 80017b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80017b2:	e7fe      	b.n	80017b2 <HardFault_Handler+0x4>

080017b4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80017b4:	b480      	push	{r7}
 80017b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80017b8:	e7fe      	b.n	80017b8 <MemManage_Handler+0x4>

080017ba <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80017ba:	b480      	push	{r7}
 80017bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80017be:	e7fe      	b.n	80017be <BusFault_Handler+0x4>

080017c0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80017c0:	b480      	push	{r7}
 80017c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80017c4:	e7fe      	b.n	80017c4 <UsageFault_Handler+0x4>

080017c6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80017c6:	b480      	push	{r7}
 80017c8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80017ca:	bf00      	nop
 80017cc:	46bd      	mov	sp, r7
 80017ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d2:	4770      	bx	lr

080017d4 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update and TIM16 interrupts.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80017d8:	4802      	ldr	r0, [pc, #8]	; (80017e4 <TIM1_UP_TIM16_IRQHandler+0x10>)
 80017da:	f002 fa29 	bl	8003c30 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 80017de:	bf00      	nop
 80017e0:	bd80      	pop	{r7, pc}
 80017e2:	bf00      	nop
 80017e4:	2000212c 	.word	0x2000212c

080017e8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80017e8:	b480      	push	{r7}
 80017ea:	af00      	add	r7, sp, #0
	return 1;
 80017ec:	2301      	movs	r3, #1
}
 80017ee:	4618      	mov	r0, r3
 80017f0:	46bd      	mov	sp, r7
 80017f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f6:	4770      	bx	lr

080017f8 <_kill>:

int _kill(int pid, int sig)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	b082      	sub	sp, #8
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	6078      	str	r0, [r7, #4]
 8001800:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001802:	f005 fe33 	bl	800746c <__errno>
 8001806:	4603      	mov	r3, r0
 8001808:	2216      	movs	r2, #22
 800180a:	601a      	str	r2, [r3, #0]
	return -1;
 800180c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001810:	4618      	mov	r0, r3
 8001812:	3708      	adds	r7, #8
 8001814:	46bd      	mov	sp, r7
 8001816:	bd80      	pop	{r7, pc}

08001818 <_exit>:

void _exit (int status)
{
 8001818:	b580      	push	{r7, lr}
 800181a:	b082      	sub	sp, #8
 800181c:	af00      	add	r7, sp, #0
 800181e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001820:	f04f 31ff 	mov.w	r1, #4294967295
 8001824:	6878      	ldr	r0, [r7, #4]
 8001826:	f7ff ffe7 	bl	80017f8 <_kill>
	while (1) {}		/* Make sure we hang here */
 800182a:	e7fe      	b.n	800182a <_exit+0x12>

0800182c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800182c:	b580      	push	{r7, lr}
 800182e:	b086      	sub	sp, #24
 8001830:	af00      	add	r7, sp, #0
 8001832:	60f8      	str	r0, [r7, #12]
 8001834:	60b9      	str	r1, [r7, #8]
 8001836:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001838:	2300      	movs	r3, #0
 800183a:	617b      	str	r3, [r7, #20]
 800183c:	e00a      	b.n	8001854 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800183e:	f3af 8000 	nop.w
 8001842:	4601      	mov	r1, r0
 8001844:	68bb      	ldr	r3, [r7, #8]
 8001846:	1c5a      	adds	r2, r3, #1
 8001848:	60ba      	str	r2, [r7, #8]
 800184a:	b2ca      	uxtb	r2, r1
 800184c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800184e:	697b      	ldr	r3, [r7, #20]
 8001850:	3301      	adds	r3, #1
 8001852:	617b      	str	r3, [r7, #20]
 8001854:	697a      	ldr	r2, [r7, #20]
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	429a      	cmp	r2, r3
 800185a:	dbf0      	blt.n	800183e <_read+0x12>
	}

return len;
 800185c:	687b      	ldr	r3, [r7, #4]
}
 800185e:	4618      	mov	r0, r3
 8001860:	3718      	adds	r7, #24
 8001862:	46bd      	mov	sp, r7
 8001864:	bd80      	pop	{r7, pc}

08001866 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001866:	b580      	push	{r7, lr}
 8001868:	b086      	sub	sp, #24
 800186a:	af00      	add	r7, sp, #0
 800186c:	60f8      	str	r0, [r7, #12]
 800186e:	60b9      	str	r1, [r7, #8]
 8001870:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001872:	2300      	movs	r3, #0
 8001874:	617b      	str	r3, [r7, #20]
 8001876:	e009      	b.n	800188c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001878:	68bb      	ldr	r3, [r7, #8]
 800187a:	1c5a      	adds	r2, r3, #1
 800187c:	60ba      	str	r2, [r7, #8]
 800187e:	781b      	ldrb	r3, [r3, #0]
 8001880:	4618      	mov	r0, r3
 8001882:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001886:	697b      	ldr	r3, [r7, #20]
 8001888:	3301      	adds	r3, #1
 800188a:	617b      	str	r3, [r7, #20]
 800188c:	697a      	ldr	r2, [r7, #20]
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	429a      	cmp	r2, r3
 8001892:	dbf1      	blt.n	8001878 <_write+0x12>
	}
	return len;
 8001894:	687b      	ldr	r3, [r7, #4]
}
 8001896:	4618      	mov	r0, r3
 8001898:	3718      	adds	r7, #24
 800189a:	46bd      	mov	sp, r7
 800189c:	bd80      	pop	{r7, pc}

0800189e <_close>:

int _close(int file)
{
 800189e:	b480      	push	{r7}
 80018a0:	b083      	sub	sp, #12
 80018a2:	af00      	add	r7, sp, #0
 80018a4:	6078      	str	r0, [r7, #4]
	return -1;
 80018a6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80018aa:	4618      	mov	r0, r3
 80018ac:	370c      	adds	r7, #12
 80018ae:	46bd      	mov	sp, r7
 80018b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b4:	4770      	bx	lr

080018b6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80018b6:	b480      	push	{r7}
 80018b8:	b083      	sub	sp, #12
 80018ba:	af00      	add	r7, sp, #0
 80018bc:	6078      	str	r0, [r7, #4]
 80018be:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80018c0:	683b      	ldr	r3, [r7, #0]
 80018c2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80018c6:	605a      	str	r2, [r3, #4]
	return 0;
 80018c8:	2300      	movs	r3, #0
}
 80018ca:	4618      	mov	r0, r3
 80018cc:	370c      	adds	r7, #12
 80018ce:	46bd      	mov	sp, r7
 80018d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d4:	4770      	bx	lr

080018d6 <_isatty>:

int _isatty(int file)
{
 80018d6:	b480      	push	{r7}
 80018d8:	b083      	sub	sp, #12
 80018da:	af00      	add	r7, sp, #0
 80018dc:	6078      	str	r0, [r7, #4]
	return 1;
 80018de:	2301      	movs	r3, #1
}
 80018e0:	4618      	mov	r0, r3
 80018e2:	370c      	adds	r7, #12
 80018e4:	46bd      	mov	sp, r7
 80018e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ea:	4770      	bx	lr

080018ec <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80018ec:	b480      	push	{r7}
 80018ee:	b085      	sub	sp, #20
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	60f8      	str	r0, [r7, #12]
 80018f4:	60b9      	str	r1, [r7, #8]
 80018f6:	607a      	str	r2, [r7, #4]
	return 0;
 80018f8:	2300      	movs	r3, #0
}
 80018fa:	4618      	mov	r0, r3
 80018fc:	3714      	adds	r7, #20
 80018fe:	46bd      	mov	sp, r7
 8001900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001904:	4770      	bx	lr
	...

08001908 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001908:	b580      	push	{r7, lr}
 800190a:	b086      	sub	sp, #24
 800190c:	af00      	add	r7, sp, #0
 800190e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001910:	4a14      	ldr	r2, [pc, #80]	; (8001964 <_sbrk+0x5c>)
 8001912:	4b15      	ldr	r3, [pc, #84]	; (8001968 <_sbrk+0x60>)
 8001914:	1ad3      	subs	r3, r2, r3
 8001916:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001918:	697b      	ldr	r3, [r7, #20]
 800191a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800191c:	4b13      	ldr	r3, [pc, #76]	; (800196c <_sbrk+0x64>)
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	2b00      	cmp	r3, #0
 8001922:	d102      	bne.n	800192a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001924:	4b11      	ldr	r3, [pc, #68]	; (800196c <_sbrk+0x64>)
 8001926:	4a12      	ldr	r2, [pc, #72]	; (8001970 <_sbrk+0x68>)
 8001928:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800192a:	4b10      	ldr	r3, [pc, #64]	; (800196c <_sbrk+0x64>)
 800192c:	681a      	ldr	r2, [r3, #0]
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	4413      	add	r3, r2
 8001932:	693a      	ldr	r2, [r7, #16]
 8001934:	429a      	cmp	r2, r3
 8001936:	d207      	bcs.n	8001948 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001938:	f005 fd98 	bl	800746c <__errno>
 800193c:	4603      	mov	r3, r0
 800193e:	220c      	movs	r2, #12
 8001940:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001942:	f04f 33ff 	mov.w	r3, #4294967295
 8001946:	e009      	b.n	800195c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001948:	4b08      	ldr	r3, [pc, #32]	; (800196c <_sbrk+0x64>)
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800194e:	4b07      	ldr	r3, [pc, #28]	; (800196c <_sbrk+0x64>)
 8001950:	681a      	ldr	r2, [r3, #0]
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	4413      	add	r3, r2
 8001956:	4a05      	ldr	r2, [pc, #20]	; (800196c <_sbrk+0x64>)
 8001958:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800195a:	68fb      	ldr	r3, [r7, #12]
}
 800195c:	4618      	mov	r0, r3
 800195e:	3718      	adds	r7, #24
 8001960:	46bd      	mov	sp, r7
 8001962:	bd80      	pop	{r7, pc}
 8001964:	2000a000 	.word	0x2000a000
 8001968:	00000400 	.word	0x00000400
 800196c:	2000033c 	.word	0x2000033c
 8001970:	200021d0 	.word	0x200021d0

08001974 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001974:	b480      	push	{r7}
 8001976:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001978:	4b06      	ldr	r3, [pc, #24]	; (8001994 <SystemInit+0x20>)
 800197a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800197e:	4a05      	ldr	r2, [pc, #20]	; (8001994 <SystemInit+0x20>)
 8001980:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001984:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001988:	bf00      	nop
 800198a:	46bd      	mov	sp, r7
 800198c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001990:	4770      	bx	lr
 8001992:	bf00      	nop
 8001994:	e000ed00 	.word	0xe000ed00

08001998 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001998:	f8df d034 	ldr.w	sp, [pc, #52]	; 80019d0 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800199c:	480d      	ldr	r0, [pc, #52]	; (80019d4 <LoopForever+0x6>)
  ldr r1, =_edata
 800199e:	490e      	ldr	r1, [pc, #56]	; (80019d8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80019a0:	4a0e      	ldr	r2, [pc, #56]	; (80019dc <LoopForever+0xe>)
  movs r3, #0
 80019a2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80019a4:	e002      	b.n	80019ac <LoopCopyDataInit>

080019a6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80019a6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80019a8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80019aa:	3304      	adds	r3, #4

080019ac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80019ac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80019ae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80019b0:	d3f9      	bcc.n	80019a6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80019b2:	4a0b      	ldr	r2, [pc, #44]	; (80019e0 <LoopForever+0x12>)
  ldr r4, =_ebss
 80019b4:	4c0b      	ldr	r4, [pc, #44]	; (80019e4 <LoopForever+0x16>)
  movs r3, #0
 80019b6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80019b8:	e001      	b.n	80019be <LoopFillZerobss>

080019ba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80019ba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80019bc:	3204      	adds	r2, #4

080019be <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80019be:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80019c0:	d3fb      	bcc.n	80019ba <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80019c2:	f7ff ffd7 	bl	8001974 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80019c6:	f005 fe4d 	bl	8007664 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80019ca:	f7ff fb51 	bl	8001070 <main>

080019ce <LoopForever>:

LoopForever:
    b LoopForever
 80019ce:	e7fe      	b.n	80019ce <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80019d0:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 80019d4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80019d8:	200001d0 	.word	0x200001d0
  ldr r2, =_sidata
 80019dc:	08008900 	.word	0x08008900
  ldr r2, =_sbss
 80019e0:	200001d0 	.word	0x200001d0
  ldr r4, =_ebss
 80019e4:	200021cc 	.word	0x200021cc

080019e8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80019e8:	e7fe      	b.n	80019e8 <ADC1_2_IRQHandler>
	...

080019ec <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80019f0:	4b08      	ldr	r3, [pc, #32]	; (8001a14 <HAL_Init+0x28>)
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	4a07      	ldr	r2, [pc, #28]	; (8001a14 <HAL_Init+0x28>)
 80019f6:	f043 0310 	orr.w	r3, r3, #16
 80019fa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80019fc:	2003      	movs	r0, #3
 80019fe:	f000 f8d8 	bl	8001bb2 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001a02:	200f      	movs	r0, #15
 8001a04:	f7ff fe7a 	bl	80016fc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001a08:	f7ff fd86 	bl	8001518 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001a0c:	2300      	movs	r3, #0
}
 8001a0e:	4618      	mov	r0, r3
 8001a10:	bd80      	pop	{r7, pc}
 8001a12:	bf00      	nop
 8001a14:	40022000 	.word	0x40022000

08001a18 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a18:	b480      	push	{r7}
 8001a1a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001a1c:	4b06      	ldr	r3, [pc, #24]	; (8001a38 <HAL_IncTick+0x20>)
 8001a1e:	781b      	ldrb	r3, [r3, #0]
 8001a20:	461a      	mov	r2, r3
 8001a22:	4b06      	ldr	r3, [pc, #24]	; (8001a3c <HAL_IncTick+0x24>)
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	4413      	add	r3, r2
 8001a28:	4a04      	ldr	r2, [pc, #16]	; (8001a3c <HAL_IncTick+0x24>)
 8001a2a:	6013      	str	r3, [r2, #0]
}
 8001a2c:	bf00      	nop
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a34:	4770      	bx	lr
 8001a36:	bf00      	nop
 8001a38:	20000164 	.word	0x20000164
 8001a3c:	20002178 	.word	0x20002178

08001a40 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a40:	b480      	push	{r7}
 8001a42:	af00      	add	r7, sp, #0
  return uwTick;  
 8001a44:	4b03      	ldr	r3, [pc, #12]	; (8001a54 <HAL_GetTick+0x14>)
 8001a46:	681b      	ldr	r3, [r3, #0]
}
 8001a48:	4618      	mov	r0, r3
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a50:	4770      	bx	lr
 8001a52:	bf00      	nop
 8001a54:	20002178 	.word	0x20002178

08001a58 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a58:	b480      	push	{r7}
 8001a5a:	b085      	sub	sp, #20
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	f003 0307 	and.w	r3, r3, #7
 8001a66:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001a68:	4b0c      	ldr	r3, [pc, #48]	; (8001a9c <__NVIC_SetPriorityGrouping+0x44>)
 8001a6a:	68db      	ldr	r3, [r3, #12]
 8001a6c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001a6e:	68ba      	ldr	r2, [r7, #8]
 8001a70:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001a74:	4013      	ands	r3, r2
 8001a76:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001a7c:	68bb      	ldr	r3, [r7, #8]
 8001a7e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001a80:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001a84:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001a88:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001a8a:	4a04      	ldr	r2, [pc, #16]	; (8001a9c <__NVIC_SetPriorityGrouping+0x44>)
 8001a8c:	68bb      	ldr	r3, [r7, #8]
 8001a8e:	60d3      	str	r3, [r2, #12]
}
 8001a90:	bf00      	nop
 8001a92:	3714      	adds	r7, #20
 8001a94:	46bd      	mov	sp, r7
 8001a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a9a:	4770      	bx	lr
 8001a9c:	e000ed00 	.word	0xe000ed00

08001aa0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001aa0:	b480      	push	{r7}
 8001aa2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001aa4:	4b04      	ldr	r3, [pc, #16]	; (8001ab8 <__NVIC_GetPriorityGrouping+0x18>)
 8001aa6:	68db      	ldr	r3, [r3, #12]
 8001aa8:	0a1b      	lsrs	r3, r3, #8
 8001aaa:	f003 0307 	and.w	r3, r3, #7
}
 8001aae:	4618      	mov	r0, r3
 8001ab0:	46bd      	mov	sp, r7
 8001ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab6:	4770      	bx	lr
 8001ab8:	e000ed00 	.word	0xe000ed00

08001abc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001abc:	b480      	push	{r7}
 8001abe:	b083      	sub	sp, #12
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	4603      	mov	r3, r0
 8001ac4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ac6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	db0b      	blt.n	8001ae6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001ace:	79fb      	ldrb	r3, [r7, #7]
 8001ad0:	f003 021f 	and.w	r2, r3, #31
 8001ad4:	4907      	ldr	r1, [pc, #28]	; (8001af4 <__NVIC_EnableIRQ+0x38>)
 8001ad6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ada:	095b      	lsrs	r3, r3, #5
 8001adc:	2001      	movs	r0, #1
 8001ade:	fa00 f202 	lsl.w	r2, r0, r2
 8001ae2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001ae6:	bf00      	nop
 8001ae8:	370c      	adds	r7, #12
 8001aea:	46bd      	mov	sp, r7
 8001aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af0:	4770      	bx	lr
 8001af2:	bf00      	nop
 8001af4:	e000e100 	.word	0xe000e100

08001af8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001af8:	b480      	push	{r7}
 8001afa:	b083      	sub	sp, #12
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	4603      	mov	r3, r0
 8001b00:	6039      	str	r1, [r7, #0]
 8001b02:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b04:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	db0a      	blt.n	8001b22 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b0c:	683b      	ldr	r3, [r7, #0]
 8001b0e:	b2da      	uxtb	r2, r3
 8001b10:	490c      	ldr	r1, [pc, #48]	; (8001b44 <__NVIC_SetPriority+0x4c>)
 8001b12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b16:	0112      	lsls	r2, r2, #4
 8001b18:	b2d2      	uxtb	r2, r2
 8001b1a:	440b      	add	r3, r1
 8001b1c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001b20:	e00a      	b.n	8001b38 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b22:	683b      	ldr	r3, [r7, #0]
 8001b24:	b2da      	uxtb	r2, r3
 8001b26:	4908      	ldr	r1, [pc, #32]	; (8001b48 <__NVIC_SetPriority+0x50>)
 8001b28:	79fb      	ldrb	r3, [r7, #7]
 8001b2a:	f003 030f 	and.w	r3, r3, #15
 8001b2e:	3b04      	subs	r3, #4
 8001b30:	0112      	lsls	r2, r2, #4
 8001b32:	b2d2      	uxtb	r2, r2
 8001b34:	440b      	add	r3, r1
 8001b36:	761a      	strb	r2, [r3, #24]
}
 8001b38:	bf00      	nop
 8001b3a:	370c      	adds	r7, #12
 8001b3c:	46bd      	mov	sp, r7
 8001b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b42:	4770      	bx	lr
 8001b44:	e000e100 	.word	0xe000e100
 8001b48:	e000ed00 	.word	0xe000ed00

08001b4c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b4c:	b480      	push	{r7}
 8001b4e:	b089      	sub	sp, #36	; 0x24
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	60f8      	str	r0, [r7, #12]
 8001b54:	60b9      	str	r1, [r7, #8]
 8001b56:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001b58:	68fb      	ldr	r3, [r7, #12]
 8001b5a:	f003 0307 	and.w	r3, r3, #7
 8001b5e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b60:	69fb      	ldr	r3, [r7, #28]
 8001b62:	f1c3 0307 	rsb	r3, r3, #7
 8001b66:	2b04      	cmp	r3, #4
 8001b68:	bf28      	it	cs
 8001b6a:	2304      	movcs	r3, #4
 8001b6c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b6e:	69fb      	ldr	r3, [r7, #28]
 8001b70:	3304      	adds	r3, #4
 8001b72:	2b06      	cmp	r3, #6
 8001b74:	d902      	bls.n	8001b7c <NVIC_EncodePriority+0x30>
 8001b76:	69fb      	ldr	r3, [r7, #28]
 8001b78:	3b03      	subs	r3, #3
 8001b7a:	e000      	b.n	8001b7e <NVIC_EncodePriority+0x32>
 8001b7c:	2300      	movs	r3, #0
 8001b7e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b80:	f04f 32ff 	mov.w	r2, #4294967295
 8001b84:	69bb      	ldr	r3, [r7, #24]
 8001b86:	fa02 f303 	lsl.w	r3, r2, r3
 8001b8a:	43da      	mvns	r2, r3
 8001b8c:	68bb      	ldr	r3, [r7, #8]
 8001b8e:	401a      	ands	r2, r3
 8001b90:	697b      	ldr	r3, [r7, #20]
 8001b92:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001b94:	f04f 31ff 	mov.w	r1, #4294967295
 8001b98:	697b      	ldr	r3, [r7, #20]
 8001b9a:	fa01 f303 	lsl.w	r3, r1, r3
 8001b9e:	43d9      	mvns	r1, r3
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ba4:	4313      	orrs	r3, r2
         );
}
 8001ba6:	4618      	mov	r0, r3
 8001ba8:	3724      	adds	r7, #36	; 0x24
 8001baa:	46bd      	mov	sp, r7
 8001bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb0:	4770      	bx	lr

08001bb2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001bb2:	b580      	push	{r7, lr}
 8001bb4:	b082      	sub	sp, #8
 8001bb6:	af00      	add	r7, sp, #0
 8001bb8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001bba:	6878      	ldr	r0, [r7, #4]
 8001bbc:	f7ff ff4c 	bl	8001a58 <__NVIC_SetPriorityGrouping>
}
 8001bc0:	bf00      	nop
 8001bc2:	3708      	adds	r7, #8
 8001bc4:	46bd      	mov	sp, r7
 8001bc6:	bd80      	pop	{r7, pc}

08001bc8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	b086      	sub	sp, #24
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	4603      	mov	r3, r0
 8001bd0:	60b9      	str	r1, [r7, #8]
 8001bd2:	607a      	str	r2, [r7, #4]
 8001bd4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001bd6:	2300      	movs	r3, #0
 8001bd8:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001bda:	f7ff ff61 	bl	8001aa0 <__NVIC_GetPriorityGrouping>
 8001bde:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001be0:	687a      	ldr	r2, [r7, #4]
 8001be2:	68b9      	ldr	r1, [r7, #8]
 8001be4:	6978      	ldr	r0, [r7, #20]
 8001be6:	f7ff ffb1 	bl	8001b4c <NVIC_EncodePriority>
 8001bea:	4602      	mov	r2, r0
 8001bec:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001bf0:	4611      	mov	r1, r2
 8001bf2:	4618      	mov	r0, r3
 8001bf4:	f7ff ff80 	bl	8001af8 <__NVIC_SetPriority>
}
 8001bf8:	bf00      	nop
 8001bfa:	3718      	adds	r7, #24
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	bd80      	pop	{r7, pc}

08001c00 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b082      	sub	sp, #8
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	4603      	mov	r3, r0
 8001c08:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001c0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c0e:	4618      	mov	r0, r3
 8001c10:	f7ff ff54 	bl	8001abc <__NVIC_EnableIRQ>
}
 8001c14:	bf00      	nop
 8001c16:	3708      	adds	r7, #8
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	bd80      	pop	{r7, pc}

08001c1c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001c1c:	b480      	push	{r7}
 8001c1e:	b087      	sub	sp, #28
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	6078      	str	r0, [r7, #4]
 8001c24:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001c26:	2300      	movs	r3, #0
 8001c28:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c2a:	e154      	b.n	8001ed6 <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001c2c:	683b      	ldr	r3, [r7, #0]
 8001c2e:	681a      	ldr	r2, [r3, #0]
 8001c30:	2101      	movs	r1, #1
 8001c32:	697b      	ldr	r3, [r7, #20]
 8001c34:	fa01 f303 	lsl.w	r3, r1, r3
 8001c38:	4013      	ands	r3, r2
 8001c3a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	f000 8146 	beq.w	8001ed0 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001c44:	683b      	ldr	r3, [r7, #0]
 8001c46:	685b      	ldr	r3, [r3, #4]
 8001c48:	f003 0303 	and.w	r3, r3, #3
 8001c4c:	2b01      	cmp	r3, #1
 8001c4e:	d005      	beq.n	8001c5c <HAL_GPIO_Init+0x40>
 8001c50:	683b      	ldr	r3, [r7, #0]
 8001c52:	685b      	ldr	r3, [r3, #4]
 8001c54:	f003 0303 	and.w	r3, r3, #3
 8001c58:	2b02      	cmp	r3, #2
 8001c5a:	d130      	bne.n	8001cbe <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	689b      	ldr	r3, [r3, #8]
 8001c60:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001c62:	697b      	ldr	r3, [r7, #20]
 8001c64:	005b      	lsls	r3, r3, #1
 8001c66:	2203      	movs	r2, #3
 8001c68:	fa02 f303 	lsl.w	r3, r2, r3
 8001c6c:	43db      	mvns	r3, r3
 8001c6e:	693a      	ldr	r2, [r7, #16]
 8001c70:	4013      	ands	r3, r2
 8001c72:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001c74:	683b      	ldr	r3, [r7, #0]
 8001c76:	68da      	ldr	r2, [r3, #12]
 8001c78:	697b      	ldr	r3, [r7, #20]
 8001c7a:	005b      	lsls	r3, r3, #1
 8001c7c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c80:	693a      	ldr	r2, [r7, #16]
 8001c82:	4313      	orrs	r3, r2
 8001c84:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	693a      	ldr	r2, [r7, #16]
 8001c8a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	685b      	ldr	r3, [r3, #4]
 8001c90:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001c92:	2201      	movs	r2, #1
 8001c94:	697b      	ldr	r3, [r7, #20]
 8001c96:	fa02 f303 	lsl.w	r3, r2, r3
 8001c9a:	43db      	mvns	r3, r3
 8001c9c:	693a      	ldr	r2, [r7, #16]
 8001c9e:	4013      	ands	r3, r2
 8001ca0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001ca2:	683b      	ldr	r3, [r7, #0]
 8001ca4:	685b      	ldr	r3, [r3, #4]
 8001ca6:	091b      	lsrs	r3, r3, #4
 8001ca8:	f003 0201 	and.w	r2, r3, #1
 8001cac:	697b      	ldr	r3, [r7, #20]
 8001cae:	fa02 f303 	lsl.w	r3, r2, r3
 8001cb2:	693a      	ldr	r2, [r7, #16]
 8001cb4:	4313      	orrs	r3, r2
 8001cb6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	693a      	ldr	r2, [r7, #16]
 8001cbc:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001cbe:	683b      	ldr	r3, [r7, #0]
 8001cc0:	685b      	ldr	r3, [r3, #4]
 8001cc2:	f003 0303 	and.w	r3, r3, #3
 8001cc6:	2b03      	cmp	r3, #3
 8001cc8:	d017      	beq.n	8001cfa <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	68db      	ldr	r3, [r3, #12]
 8001cce:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001cd0:	697b      	ldr	r3, [r7, #20]
 8001cd2:	005b      	lsls	r3, r3, #1
 8001cd4:	2203      	movs	r2, #3
 8001cd6:	fa02 f303 	lsl.w	r3, r2, r3
 8001cda:	43db      	mvns	r3, r3
 8001cdc:	693a      	ldr	r2, [r7, #16]
 8001cde:	4013      	ands	r3, r2
 8001ce0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001ce2:	683b      	ldr	r3, [r7, #0]
 8001ce4:	689a      	ldr	r2, [r3, #8]
 8001ce6:	697b      	ldr	r3, [r7, #20]
 8001ce8:	005b      	lsls	r3, r3, #1
 8001cea:	fa02 f303 	lsl.w	r3, r2, r3
 8001cee:	693a      	ldr	r2, [r7, #16]
 8001cf0:	4313      	orrs	r3, r2
 8001cf2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	693a      	ldr	r2, [r7, #16]
 8001cf8:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001cfa:	683b      	ldr	r3, [r7, #0]
 8001cfc:	685b      	ldr	r3, [r3, #4]
 8001cfe:	f003 0303 	and.w	r3, r3, #3
 8001d02:	2b02      	cmp	r3, #2
 8001d04:	d123      	bne.n	8001d4e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001d06:	697b      	ldr	r3, [r7, #20]
 8001d08:	08da      	lsrs	r2, r3, #3
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	3208      	adds	r2, #8
 8001d0e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001d12:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001d14:	697b      	ldr	r3, [r7, #20]
 8001d16:	f003 0307 	and.w	r3, r3, #7
 8001d1a:	009b      	lsls	r3, r3, #2
 8001d1c:	220f      	movs	r2, #15
 8001d1e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d22:	43db      	mvns	r3, r3
 8001d24:	693a      	ldr	r2, [r7, #16]
 8001d26:	4013      	ands	r3, r2
 8001d28:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001d2a:	683b      	ldr	r3, [r7, #0]
 8001d2c:	691a      	ldr	r2, [r3, #16]
 8001d2e:	697b      	ldr	r3, [r7, #20]
 8001d30:	f003 0307 	and.w	r3, r3, #7
 8001d34:	009b      	lsls	r3, r3, #2
 8001d36:	fa02 f303 	lsl.w	r3, r2, r3
 8001d3a:	693a      	ldr	r2, [r7, #16]
 8001d3c:	4313      	orrs	r3, r2
 8001d3e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001d40:	697b      	ldr	r3, [r7, #20]
 8001d42:	08da      	lsrs	r2, r3, #3
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	3208      	adds	r2, #8
 8001d48:	6939      	ldr	r1, [r7, #16]
 8001d4a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001d54:	697b      	ldr	r3, [r7, #20]
 8001d56:	005b      	lsls	r3, r3, #1
 8001d58:	2203      	movs	r2, #3
 8001d5a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d5e:	43db      	mvns	r3, r3
 8001d60:	693a      	ldr	r2, [r7, #16]
 8001d62:	4013      	ands	r3, r2
 8001d64:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001d66:	683b      	ldr	r3, [r7, #0]
 8001d68:	685b      	ldr	r3, [r3, #4]
 8001d6a:	f003 0203 	and.w	r2, r3, #3
 8001d6e:	697b      	ldr	r3, [r7, #20]
 8001d70:	005b      	lsls	r3, r3, #1
 8001d72:	fa02 f303 	lsl.w	r3, r2, r3
 8001d76:	693a      	ldr	r2, [r7, #16]
 8001d78:	4313      	orrs	r3, r2
 8001d7a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	693a      	ldr	r2, [r7, #16]
 8001d80:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001d82:	683b      	ldr	r3, [r7, #0]
 8001d84:	685b      	ldr	r3, [r3, #4]
 8001d86:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	f000 80a0 	beq.w	8001ed0 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d90:	4b58      	ldr	r3, [pc, #352]	; (8001ef4 <HAL_GPIO_Init+0x2d8>)
 8001d92:	699b      	ldr	r3, [r3, #24]
 8001d94:	4a57      	ldr	r2, [pc, #348]	; (8001ef4 <HAL_GPIO_Init+0x2d8>)
 8001d96:	f043 0301 	orr.w	r3, r3, #1
 8001d9a:	6193      	str	r3, [r2, #24]
 8001d9c:	4b55      	ldr	r3, [pc, #340]	; (8001ef4 <HAL_GPIO_Init+0x2d8>)
 8001d9e:	699b      	ldr	r3, [r3, #24]
 8001da0:	f003 0301 	and.w	r3, r3, #1
 8001da4:	60bb      	str	r3, [r7, #8]
 8001da6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001da8:	4a53      	ldr	r2, [pc, #332]	; (8001ef8 <HAL_GPIO_Init+0x2dc>)
 8001daa:	697b      	ldr	r3, [r7, #20]
 8001dac:	089b      	lsrs	r3, r3, #2
 8001dae:	3302      	adds	r3, #2
 8001db0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001db4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001db6:	697b      	ldr	r3, [r7, #20]
 8001db8:	f003 0303 	and.w	r3, r3, #3
 8001dbc:	009b      	lsls	r3, r3, #2
 8001dbe:	220f      	movs	r2, #15
 8001dc0:	fa02 f303 	lsl.w	r3, r2, r3
 8001dc4:	43db      	mvns	r3, r3
 8001dc6:	693a      	ldr	r2, [r7, #16]
 8001dc8:	4013      	ands	r3, r2
 8001dca:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001dd2:	d019      	beq.n	8001e08 <HAL_GPIO_Init+0x1ec>
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	4a49      	ldr	r2, [pc, #292]	; (8001efc <HAL_GPIO_Init+0x2e0>)
 8001dd8:	4293      	cmp	r3, r2
 8001dda:	d013      	beq.n	8001e04 <HAL_GPIO_Init+0x1e8>
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	4a48      	ldr	r2, [pc, #288]	; (8001f00 <HAL_GPIO_Init+0x2e4>)
 8001de0:	4293      	cmp	r3, r2
 8001de2:	d00d      	beq.n	8001e00 <HAL_GPIO_Init+0x1e4>
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	4a47      	ldr	r2, [pc, #284]	; (8001f04 <HAL_GPIO_Init+0x2e8>)
 8001de8:	4293      	cmp	r3, r2
 8001dea:	d007      	beq.n	8001dfc <HAL_GPIO_Init+0x1e0>
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	4a46      	ldr	r2, [pc, #280]	; (8001f08 <HAL_GPIO_Init+0x2ec>)
 8001df0:	4293      	cmp	r3, r2
 8001df2:	d101      	bne.n	8001df8 <HAL_GPIO_Init+0x1dc>
 8001df4:	2304      	movs	r3, #4
 8001df6:	e008      	b.n	8001e0a <HAL_GPIO_Init+0x1ee>
 8001df8:	2305      	movs	r3, #5
 8001dfa:	e006      	b.n	8001e0a <HAL_GPIO_Init+0x1ee>
 8001dfc:	2303      	movs	r3, #3
 8001dfe:	e004      	b.n	8001e0a <HAL_GPIO_Init+0x1ee>
 8001e00:	2302      	movs	r3, #2
 8001e02:	e002      	b.n	8001e0a <HAL_GPIO_Init+0x1ee>
 8001e04:	2301      	movs	r3, #1
 8001e06:	e000      	b.n	8001e0a <HAL_GPIO_Init+0x1ee>
 8001e08:	2300      	movs	r3, #0
 8001e0a:	697a      	ldr	r2, [r7, #20]
 8001e0c:	f002 0203 	and.w	r2, r2, #3
 8001e10:	0092      	lsls	r2, r2, #2
 8001e12:	4093      	lsls	r3, r2
 8001e14:	693a      	ldr	r2, [r7, #16]
 8001e16:	4313      	orrs	r3, r2
 8001e18:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001e1a:	4937      	ldr	r1, [pc, #220]	; (8001ef8 <HAL_GPIO_Init+0x2dc>)
 8001e1c:	697b      	ldr	r3, [r7, #20]
 8001e1e:	089b      	lsrs	r3, r3, #2
 8001e20:	3302      	adds	r3, #2
 8001e22:	693a      	ldr	r2, [r7, #16]
 8001e24:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001e28:	4b38      	ldr	r3, [pc, #224]	; (8001f0c <HAL_GPIO_Init+0x2f0>)
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e2e:	68fb      	ldr	r3, [r7, #12]
 8001e30:	43db      	mvns	r3, r3
 8001e32:	693a      	ldr	r2, [r7, #16]
 8001e34:	4013      	ands	r3, r2
 8001e36:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001e38:	683b      	ldr	r3, [r7, #0]
 8001e3a:	685b      	ldr	r3, [r3, #4]
 8001e3c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d003      	beq.n	8001e4c <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8001e44:	693a      	ldr	r2, [r7, #16]
 8001e46:	68fb      	ldr	r3, [r7, #12]
 8001e48:	4313      	orrs	r3, r2
 8001e4a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001e4c:	4a2f      	ldr	r2, [pc, #188]	; (8001f0c <HAL_GPIO_Init+0x2f0>)
 8001e4e:	693b      	ldr	r3, [r7, #16]
 8001e50:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001e52:	4b2e      	ldr	r3, [pc, #184]	; (8001f0c <HAL_GPIO_Init+0x2f0>)
 8001e54:	685b      	ldr	r3, [r3, #4]
 8001e56:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	43db      	mvns	r3, r3
 8001e5c:	693a      	ldr	r2, [r7, #16]
 8001e5e:	4013      	ands	r3, r2
 8001e60:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001e62:	683b      	ldr	r3, [r7, #0]
 8001e64:	685b      	ldr	r3, [r3, #4]
 8001e66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d003      	beq.n	8001e76 <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8001e6e:	693a      	ldr	r2, [r7, #16]
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	4313      	orrs	r3, r2
 8001e74:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001e76:	4a25      	ldr	r2, [pc, #148]	; (8001f0c <HAL_GPIO_Init+0x2f0>)
 8001e78:	693b      	ldr	r3, [r7, #16]
 8001e7a:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001e7c:	4b23      	ldr	r3, [pc, #140]	; (8001f0c <HAL_GPIO_Init+0x2f0>)
 8001e7e:	689b      	ldr	r3, [r3, #8]
 8001e80:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	43db      	mvns	r3, r3
 8001e86:	693a      	ldr	r2, [r7, #16]
 8001e88:	4013      	ands	r3, r2
 8001e8a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001e8c:	683b      	ldr	r3, [r7, #0]
 8001e8e:	685b      	ldr	r3, [r3, #4]
 8001e90:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d003      	beq.n	8001ea0 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8001e98:	693a      	ldr	r2, [r7, #16]
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	4313      	orrs	r3, r2
 8001e9e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001ea0:	4a1a      	ldr	r2, [pc, #104]	; (8001f0c <HAL_GPIO_Init+0x2f0>)
 8001ea2:	693b      	ldr	r3, [r7, #16]
 8001ea4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001ea6:	4b19      	ldr	r3, [pc, #100]	; (8001f0c <HAL_GPIO_Init+0x2f0>)
 8001ea8:	68db      	ldr	r3, [r3, #12]
 8001eaa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	43db      	mvns	r3, r3
 8001eb0:	693a      	ldr	r2, [r7, #16]
 8001eb2:	4013      	ands	r3, r2
 8001eb4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001eb6:	683b      	ldr	r3, [r7, #0]
 8001eb8:	685b      	ldr	r3, [r3, #4]
 8001eba:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d003      	beq.n	8001eca <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8001ec2:	693a      	ldr	r2, [r7, #16]
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	4313      	orrs	r3, r2
 8001ec8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001eca:	4a10      	ldr	r2, [pc, #64]	; (8001f0c <HAL_GPIO_Init+0x2f0>)
 8001ecc:	693b      	ldr	r3, [r7, #16]
 8001ece:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8001ed0:	697b      	ldr	r3, [r7, #20]
 8001ed2:	3301      	adds	r3, #1
 8001ed4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001ed6:	683b      	ldr	r3, [r7, #0]
 8001ed8:	681a      	ldr	r2, [r3, #0]
 8001eda:	697b      	ldr	r3, [r7, #20]
 8001edc:	fa22 f303 	lsr.w	r3, r2, r3
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	f47f aea3 	bne.w	8001c2c <HAL_GPIO_Init+0x10>
  }
}
 8001ee6:	bf00      	nop
 8001ee8:	bf00      	nop
 8001eea:	371c      	adds	r7, #28
 8001eec:	46bd      	mov	sp, r7
 8001eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef2:	4770      	bx	lr
 8001ef4:	40021000 	.word	0x40021000
 8001ef8:	40010000 	.word	0x40010000
 8001efc:	48000400 	.word	0x48000400
 8001f00:	48000800 	.word	0x48000800
 8001f04:	48000c00 	.word	0x48000c00
 8001f08:	48001000 	.word	0x48001000
 8001f0c:	40010400 	.word	0x40010400

08001f10 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001f10:	b480      	push	{r7}
 8001f12:	b083      	sub	sp, #12
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	6078      	str	r0, [r7, #4]
 8001f18:	460b      	mov	r3, r1
 8001f1a:	807b      	strh	r3, [r7, #2]
 8001f1c:	4613      	mov	r3, r2
 8001f1e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001f20:	787b      	ldrb	r3, [r7, #1]
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d003      	beq.n	8001f2e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001f26:	887a      	ldrh	r2, [r7, #2]
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001f2c:	e002      	b.n	8001f34 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001f2e:	887a      	ldrh	r2, [r7, #2]
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001f34:	bf00      	nop
 8001f36:	370c      	adds	r7, #12
 8001f38:	46bd      	mov	sp, r7
 8001f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f3e:	4770      	bx	lr

08001f40 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001f40:	b580      	push	{r7, lr}
 8001f42:	b082      	sub	sp, #8
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d101      	bne.n	8001f52 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001f4e:	2301      	movs	r3, #1
 8001f50:	e081      	b.n	8002056 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001f58:	b2db      	uxtb	r3, r3
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d106      	bne.n	8001f6c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	2200      	movs	r2, #0
 8001f62:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001f66:	6878      	ldr	r0, [r7, #4]
 8001f68:	f7ff fafe 	bl	8001568 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	2224      	movs	r2, #36	; 0x24
 8001f70:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	681a      	ldr	r2, [r3, #0]
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	f022 0201 	bic.w	r2, r2, #1
 8001f82:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	685a      	ldr	r2, [r3, #4]
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001f90:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	689a      	ldr	r2, [r3, #8]
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001fa0:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	68db      	ldr	r3, [r3, #12]
 8001fa6:	2b01      	cmp	r3, #1
 8001fa8:	d107      	bne.n	8001fba <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	689a      	ldr	r2, [r3, #8]
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001fb6:	609a      	str	r2, [r3, #8]
 8001fb8:	e006      	b.n	8001fc8 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	689a      	ldr	r2, [r3, #8]
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8001fc6:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	68db      	ldr	r3, [r3, #12]
 8001fcc:	2b02      	cmp	r3, #2
 8001fce:	d104      	bne.n	8001fda <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001fd8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	685b      	ldr	r3, [r3, #4]
 8001fe0:	687a      	ldr	r2, [r7, #4]
 8001fe2:	6812      	ldr	r2, [r2, #0]
 8001fe4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001fe8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001fec:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	68da      	ldr	r2, [r3, #12]
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001ffc:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	691a      	ldr	r2, [r3, #16]
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	695b      	ldr	r3, [r3, #20]
 8002006:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	699b      	ldr	r3, [r3, #24]
 800200e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	430a      	orrs	r2, r1
 8002016:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	69d9      	ldr	r1, [r3, #28]
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	6a1a      	ldr	r2, [r3, #32]
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	430a      	orrs	r2, r1
 8002026:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	681a      	ldr	r2, [r3, #0]
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	f042 0201 	orr.w	r2, r2, #1
 8002036:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	2200      	movs	r2, #0
 800203c:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	2220      	movs	r2, #32
 8002042:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	2200      	movs	r2, #0
 800204a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	2200      	movs	r2, #0
 8002050:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8002054:	2300      	movs	r3, #0
}
 8002056:	4618      	mov	r0, r3
 8002058:	3708      	adds	r7, #8
 800205a:	46bd      	mov	sp, r7
 800205c:	bd80      	pop	{r7, pc}

0800205e <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800205e:	b480      	push	{r7}
 8002060:	b083      	sub	sp, #12
 8002062:	af00      	add	r7, sp, #0
 8002064:	6078      	str	r0, [r7, #4]
 8002066:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800206e:	b2db      	uxtb	r3, r3
 8002070:	2b20      	cmp	r3, #32
 8002072:	d138      	bne.n	80020e6 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800207a:	2b01      	cmp	r3, #1
 800207c:	d101      	bne.n	8002082 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800207e:	2302      	movs	r3, #2
 8002080:	e032      	b.n	80020e8 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	2201      	movs	r2, #1
 8002086:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	2224      	movs	r2, #36	; 0x24
 800208e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	681a      	ldr	r2, [r3, #0]
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	f022 0201 	bic.w	r2, r2, #1
 80020a0:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	681a      	ldr	r2, [r3, #0]
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80020b0:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	6819      	ldr	r1, [r3, #0]
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	683a      	ldr	r2, [r7, #0]
 80020be:	430a      	orrs	r2, r1
 80020c0:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	681a      	ldr	r2, [r3, #0]
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	f042 0201 	orr.w	r2, r2, #1
 80020d0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	2220      	movs	r2, #32
 80020d6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	2200      	movs	r2, #0
 80020de:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80020e2:	2300      	movs	r3, #0
 80020e4:	e000      	b.n	80020e8 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80020e6:	2302      	movs	r3, #2
  }
}
 80020e8:	4618      	mov	r0, r3
 80020ea:	370c      	adds	r7, #12
 80020ec:	46bd      	mov	sp, r7
 80020ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f2:	4770      	bx	lr

080020f4 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80020f4:	b480      	push	{r7}
 80020f6:	b085      	sub	sp, #20
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	6078      	str	r0, [r7, #4]
 80020fc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002104:	b2db      	uxtb	r3, r3
 8002106:	2b20      	cmp	r3, #32
 8002108:	d139      	bne.n	800217e <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002110:	2b01      	cmp	r3, #1
 8002112:	d101      	bne.n	8002118 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002114:	2302      	movs	r3, #2
 8002116:	e033      	b.n	8002180 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	2201      	movs	r2, #1
 800211c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	2224      	movs	r2, #36	; 0x24
 8002124:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	681a      	ldr	r2, [r3, #0]
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	f022 0201 	bic.w	r2, r2, #1
 8002136:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002146:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002148:	683b      	ldr	r3, [r7, #0]
 800214a:	021b      	lsls	r3, r3, #8
 800214c:	68fa      	ldr	r2, [r7, #12]
 800214e:	4313      	orrs	r3, r2
 8002150:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	68fa      	ldr	r2, [r7, #12]
 8002158:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	681a      	ldr	r2, [r3, #0]
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	f042 0201 	orr.w	r2, r2, #1
 8002168:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	2220      	movs	r2, #32
 800216e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	2200      	movs	r2, #0
 8002176:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800217a:	2300      	movs	r3, #0
 800217c:	e000      	b.n	8002180 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800217e:	2302      	movs	r3, #2
  }
}
 8002180:	4618      	mov	r0, r3
 8002182:	3714      	adds	r7, #20
 8002184:	46bd      	mov	sp, r7
 8002186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800218a:	4770      	bx	lr

0800218c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800218c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800218e:	b08b      	sub	sp, #44	; 0x2c
 8002190:	af06      	add	r7, sp, #24
 8002192:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	2b00      	cmp	r3, #0
 8002198:	d101      	bne.n	800219e <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800219a:	2301      	movs	r3, #1
 800219c:	e0d0      	b.n	8002340 <HAL_PCD_Init+0x1b4>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 80021a4:	b2db      	uxtb	r3, r3
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d106      	bne.n	80021b8 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	2200      	movs	r2, #0
 80021ae:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80021b2:	6878      	ldr	r0, [r7, #4]
 80021b4:	f7ff fa5e 	bl	8001674 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	2203      	movs	r2, #3
 80021bc:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	4618      	mov	r0, r3
 80021c6:	f001 ff29 	bl	800401c <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80021ca:	2300      	movs	r3, #0
 80021cc:	73fb      	strb	r3, [r7, #15]
 80021ce:	e04c      	b.n	800226a <HAL_PCD_Init+0xde>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80021d0:	7bfb      	ldrb	r3, [r7, #15]
 80021d2:	6879      	ldr	r1, [r7, #4]
 80021d4:	1c5a      	adds	r2, r3, #1
 80021d6:	4613      	mov	r3, r2
 80021d8:	009b      	lsls	r3, r3, #2
 80021da:	4413      	add	r3, r2
 80021dc:	00db      	lsls	r3, r3, #3
 80021de:	440b      	add	r3, r1
 80021e0:	3301      	adds	r3, #1
 80021e2:	2201      	movs	r2, #1
 80021e4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80021e6:	7bfb      	ldrb	r3, [r7, #15]
 80021e8:	6879      	ldr	r1, [r7, #4]
 80021ea:	1c5a      	adds	r2, r3, #1
 80021ec:	4613      	mov	r3, r2
 80021ee:	009b      	lsls	r3, r3, #2
 80021f0:	4413      	add	r3, r2
 80021f2:	00db      	lsls	r3, r3, #3
 80021f4:	440b      	add	r3, r1
 80021f6:	7bfa      	ldrb	r2, [r7, #15]
 80021f8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80021fa:	7bfa      	ldrb	r2, [r7, #15]
 80021fc:	7bfb      	ldrb	r3, [r7, #15]
 80021fe:	b298      	uxth	r0, r3
 8002200:	6879      	ldr	r1, [r7, #4]
 8002202:	4613      	mov	r3, r2
 8002204:	009b      	lsls	r3, r3, #2
 8002206:	4413      	add	r3, r2
 8002208:	00db      	lsls	r3, r3, #3
 800220a:	440b      	add	r3, r1
 800220c:	3336      	adds	r3, #54	; 0x36
 800220e:	4602      	mov	r2, r0
 8002210:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002212:	7bfb      	ldrb	r3, [r7, #15]
 8002214:	6879      	ldr	r1, [r7, #4]
 8002216:	1c5a      	adds	r2, r3, #1
 8002218:	4613      	mov	r3, r2
 800221a:	009b      	lsls	r3, r3, #2
 800221c:	4413      	add	r3, r2
 800221e:	00db      	lsls	r3, r3, #3
 8002220:	440b      	add	r3, r1
 8002222:	3303      	adds	r3, #3
 8002224:	2200      	movs	r2, #0
 8002226:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002228:	7bfa      	ldrb	r2, [r7, #15]
 800222a:	6879      	ldr	r1, [r7, #4]
 800222c:	4613      	mov	r3, r2
 800222e:	009b      	lsls	r3, r3, #2
 8002230:	4413      	add	r3, r2
 8002232:	00db      	lsls	r3, r3, #3
 8002234:	440b      	add	r3, r1
 8002236:	3338      	adds	r3, #56	; 0x38
 8002238:	2200      	movs	r2, #0
 800223a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800223c:	7bfa      	ldrb	r2, [r7, #15]
 800223e:	6879      	ldr	r1, [r7, #4]
 8002240:	4613      	mov	r3, r2
 8002242:	009b      	lsls	r3, r3, #2
 8002244:	4413      	add	r3, r2
 8002246:	00db      	lsls	r3, r3, #3
 8002248:	440b      	add	r3, r1
 800224a:	333c      	adds	r3, #60	; 0x3c
 800224c:	2200      	movs	r2, #0
 800224e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002250:	7bfa      	ldrb	r2, [r7, #15]
 8002252:	6879      	ldr	r1, [r7, #4]
 8002254:	4613      	mov	r3, r2
 8002256:	009b      	lsls	r3, r3, #2
 8002258:	4413      	add	r3, r2
 800225a:	00db      	lsls	r3, r3, #3
 800225c:	440b      	add	r3, r1
 800225e:	3340      	adds	r3, #64	; 0x40
 8002260:	2200      	movs	r2, #0
 8002262:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002264:	7bfb      	ldrb	r3, [r7, #15]
 8002266:	3301      	adds	r3, #1
 8002268:	73fb      	strb	r3, [r7, #15]
 800226a:	7bfa      	ldrb	r2, [r7, #15]
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	685b      	ldr	r3, [r3, #4]
 8002270:	429a      	cmp	r2, r3
 8002272:	d3ad      	bcc.n	80021d0 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002274:	2300      	movs	r3, #0
 8002276:	73fb      	strb	r3, [r7, #15]
 8002278:	e044      	b.n	8002304 <HAL_PCD_Init+0x178>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800227a:	7bfa      	ldrb	r2, [r7, #15]
 800227c:	6879      	ldr	r1, [r7, #4]
 800227e:	4613      	mov	r3, r2
 8002280:	009b      	lsls	r3, r3, #2
 8002282:	4413      	add	r3, r2
 8002284:	00db      	lsls	r3, r3, #3
 8002286:	440b      	add	r3, r1
 8002288:	f203 1369 	addw	r3, r3, #361	; 0x169
 800228c:	2200      	movs	r2, #0
 800228e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002290:	7bfa      	ldrb	r2, [r7, #15]
 8002292:	6879      	ldr	r1, [r7, #4]
 8002294:	4613      	mov	r3, r2
 8002296:	009b      	lsls	r3, r3, #2
 8002298:	4413      	add	r3, r2
 800229a:	00db      	lsls	r3, r3, #3
 800229c:	440b      	add	r3, r1
 800229e:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80022a2:	7bfa      	ldrb	r2, [r7, #15]
 80022a4:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80022a6:	7bfa      	ldrb	r2, [r7, #15]
 80022a8:	6879      	ldr	r1, [r7, #4]
 80022aa:	4613      	mov	r3, r2
 80022ac:	009b      	lsls	r3, r3, #2
 80022ae:	4413      	add	r3, r2
 80022b0:	00db      	lsls	r3, r3, #3
 80022b2:	440b      	add	r3, r1
 80022b4:	f203 136b 	addw	r3, r3, #363	; 0x16b
 80022b8:	2200      	movs	r2, #0
 80022ba:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80022bc:	7bfa      	ldrb	r2, [r7, #15]
 80022be:	6879      	ldr	r1, [r7, #4]
 80022c0:	4613      	mov	r3, r2
 80022c2:	009b      	lsls	r3, r3, #2
 80022c4:	4413      	add	r3, r2
 80022c6:	00db      	lsls	r3, r3, #3
 80022c8:	440b      	add	r3, r1
 80022ca:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 80022ce:	2200      	movs	r2, #0
 80022d0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80022d2:	7bfa      	ldrb	r2, [r7, #15]
 80022d4:	6879      	ldr	r1, [r7, #4]
 80022d6:	4613      	mov	r3, r2
 80022d8:	009b      	lsls	r3, r3, #2
 80022da:	4413      	add	r3, r2
 80022dc:	00db      	lsls	r3, r3, #3
 80022de:	440b      	add	r3, r1
 80022e0:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 80022e4:	2200      	movs	r2, #0
 80022e6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80022e8:	7bfa      	ldrb	r2, [r7, #15]
 80022ea:	6879      	ldr	r1, [r7, #4]
 80022ec:	4613      	mov	r3, r2
 80022ee:	009b      	lsls	r3, r3, #2
 80022f0:	4413      	add	r3, r2
 80022f2:	00db      	lsls	r3, r3, #3
 80022f4:	440b      	add	r3, r1
 80022f6:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 80022fa:	2200      	movs	r2, #0
 80022fc:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80022fe:	7bfb      	ldrb	r3, [r7, #15]
 8002300:	3301      	adds	r3, #1
 8002302:	73fb      	strb	r3, [r7, #15]
 8002304:	7bfa      	ldrb	r2, [r7, #15]
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	685b      	ldr	r3, [r3, #4]
 800230a:	429a      	cmp	r2, r3
 800230c:	d3b5      	bcc.n	800227a <HAL_PCD_Init+0xee>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	603b      	str	r3, [r7, #0]
 8002314:	687e      	ldr	r6, [r7, #4]
 8002316:	466d      	mov	r5, sp
 8002318:	f106 0410 	add.w	r4, r6, #16
 800231c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800231e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002320:	6823      	ldr	r3, [r4, #0]
 8002322:	602b      	str	r3, [r5, #0]
 8002324:	1d33      	adds	r3, r6, #4
 8002326:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002328:	6838      	ldr	r0, [r7, #0]
 800232a:	f001 fe92 	bl	8004052 <USB_DevInit>

  hpcd->USB_Address = 0U;
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	2200      	movs	r2, #0
 8002332:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	2201      	movs	r2, #1
 800233a:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
  return HAL_OK;
 800233e:	2300      	movs	r3, #0
}
 8002340:	4618      	mov	r0, r3
 8002342:	3714      	adds	r7, #20
 8002344:	46bd      	mov	sp, r7
 8002346:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002348 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002348:	b580      	push	{r7, lr}
 800234a:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 800234e:	af00      	add	r7, sp, #0
 8002350:	1d3b      	adds	r3, r7, #4
 8002352:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002354:	1d3b      	adds	r3, r7, #4
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	2b00      	cmp	r3, #0
 800235a:	d102      	bne.n	8002362 <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 800235c:	2301      	movs	r3, #1
 800235e:	f000 bef4 	b.w	800314a <HAL_RCC_OscConfig+0xe02>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002362:	1d3b      	adds	r3, r7, #4
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	f003 0301 	and.w	r3, r3, #1
 800236c:	2b00      	cmp	r3, #0
 800236e:	f000 816a 	beq.w	8002646 <HAL_RCC_OscConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002372:	4bb3      	ldr	r3, [pc, #716]	; (8002640 <HAL_RCC_OscConfig+0x2f8>)
 8002374:	685b      	ldr	r3, [r3, #4]
 8002376:	f003 030c 	and.w	r3, r3, #12
 800237a:	2b04      	cmp	r3, #4
 800237c:	d00c      	beq.n	8002398 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800237e:	4bb0      	ldr	r3, [pc, #704]	; (8002640 <HAL_RCC_OscConfig+0x2f8>)
 8002380:	685b      	ldr	r3, [r3, #4]
 8002382:	f003 030c 	and.w	r3, r3, #12
 8002386:	2b08      	cmp	r3, #8
 8002388:	d159      	bne.n	800243e <HAL_RCC_OscConfig+0xf6>
 800238a:	4bad      	ldr	r3, [pc, #692]	; (8002640 <HAL_RCC_OscConfig+0x2f8>)
 800238c:	685b      	ldr	r3, [r3, #4]
 800238e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002392:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002396:	d152      	bne.n	800243e <HAL_RCC_OscConfig+0xf6>
 8002398:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800239c:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023a0:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 80023a4:	fa93 f3a3 	rbit	r3, r3
 80023a8:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80023ac:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80023b0:	fab3 f383 	clz	r3, r3
 80023b4:	b2db      	uxtb	r3, r3
 80023b6:	095b      	lsrs	r3, r3, #5
 80023b8:	b2db      	uxtb	r3, r3
 80023ba:	f043 0301 	orr.w	r3, r3, #1
 80023be:	b2db      	uxtb	r3, r3
 80023c0:	2b01      	cmp	r3, #1
 80023c2:	d102      	bne.n	80023ca <HAL_RCC_OscConfig+0x82>
 80023c4:	4b9e      	ldr	r3, [pc, #632]	; (8002640 <HAL_RCC_OscConfig+0x2f8>)
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	e015      	b.n	80023f6 <HAL_RCC_OscConfig+0xae>
 80023ca:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80023ce:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023d2:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 80023d6:	fa93 f3a3 	rbit	r3, r3
 80023da:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 80023de:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80023e2:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 80023e6:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 80023ea:	fa93 f3a3 	rbit	r3, r3
 80023ee:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 80023f2:	4b93      	ldr	r3, [pc, #588]	; (8002640 <HAL_RCC_OscConfig+0x2f8>)
 80023f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023f6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80023fa:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 80023fe:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8002402:	fa92 f2a2 	rbit	r2, r2
 8002406:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 800240a:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 800240e:	fab2 f282 	clz	r2, r2
 8002412:	b2d2      	uxtb	r2, r2
 8002414:	f042 0220 	orr.w	r2, r2, #32
 8002418:	b2d2      	uxtb	r2, r2
 800241a:	f002 021f 	and.w	r2, r2, #31
 800241e:	2101      	movs	r1, #1
 8002420:	fa01 f202 	lsl.w	r2, r1, r2
 8002424:	4013      	ands	r3, r2
 8002426:	2b00      	cmp	r3, #0
 8002428:	f000 810c 	beq.w	8002644 <HAL_RCC_OscConfig+0x2fc>
 800242c:	1d3b      	adds	r3, r7, #4
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	685b      	ldr	r3, [r3, #4]
 8002432:	2b00      	cmp	r3, #0
 8002434:	f040 8106 	bne.w	8002644 <HAL_RCC_OscConfig+0x2fc>
      {
        return HAL_ERROR;
 8002438:	2301      	movs	r3, #1
 800243a:	f000 be86 	b.w	800314a <HAL_RCC_OscConfig+0xe02>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800243e:	1d3b      	adds	r3, r7, #4
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	685b      	ldr	r3, [r3, #4]
 8002444:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002448:	d106      	bne.n	8002458 <HAL_RCC_OscConfig+0x110>
 800244a:	4b7d      	ldr	r3, [pc, #500]	; (8002640 <HAL_RCC_OscConfig+0x2f8>)
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	4a7c      	ldr	r2, [pc, #496]	; (8002640 <HAL_RCC_OscConfig+0x2f8>)
 8002450:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002454:	6013      	str	r3, [r2, #0]
 8002456:	e030      	b.n	80024ba <HAL_RCC_OscConfig+0x172>
 8002458:	1d3b      	adds	r3, r7, #4
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	685b      	ldr	r3, [r3, #4]
 800245e:	2b00      	cmp	r3, #0
 8002460:	d10c      	bne.n	800247c <HAL_RCC_OscConfig+0x134>
 8002462:	4b77      	ldr	r3, [pc, #476]	; (8002640 <HAL_RCC_OscConfig+0x2f8>)
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	4a76      	ldr	r2, [pc, #472]	; (8002640 <HAL_RCC_OscConfig+0x2f8>)
 8002468:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800246c:	6013      	str	r3, [r2, #0]
 800246e:	4b74      	ldr	r3, [pc, #464]	; (8002640 <HAL_RCC_OscConfig+0x2f8>)
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	4a73      	ldr	r2, [pc, #460]	; (8002640 <HAL_RCC_OscConfig+0x2f8>)
 8002474:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002478:	6013      	str	r3, [r2, #0]
 800247a:	e01e      	b.n	80024ba <HAL_RCC_OscConfig+0x172>
 800247c:	1d3b      	adds	r3, r7, #4
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	685b      	ldr	r3, [r3, #4]
 8002482:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002486:	d10c      	bne.n	80024a2 <HAL_RCC_OscConfig+0x15a>
 8002488:	4b6d      	ldr	r3, [pc, #436]	; (8002640 <HAL_RCC_OscConfig+0x2f8>)
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	4a6c      	ldr	r2, [pc, #432]	; (8002640 <HAL_RCC_OscConfig+0x2f8>)
 800248e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002492:	6013      	str	r3, [r2, #0]
 8002494:	4b6a      	ldr	r3, [pc, #424]	; (8002640 <HAL_RCC_OscConfig+0x2f8>)
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	4a69      	ldr	r2, [pc, #420]	; (8002640 <HAL_RCC_OscConfig+0x2f8>)
 800249a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800249e:	6013      	str	r3, [r2, #0]
 80024a0:	e00b      	b.n	80024ba <HAL_RCC_OscConfig+0x172>
 80024a2:	4b67      	ldr	r3, [pc, #412]	; (8002640 <HAL_RCC_OscConfig+0x2f8>)
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	4a66      	ldr	r2, [pc, #408]	; (8002640 <HAL_RCC_OscConfig+0x2f8>)
 80024a8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80024ac:	6013      	str	r3, [r2, #0]
 80024ae:	4b64      	ldr	r3, [pc, #400]	; (8002640 <HAL_RCC_OscConfig+0x2f8>)
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	4a63      	ldr	r2, [pc, #396]	; (8002640 <HAL_RCC_OscConfig+0x2f8>)
 80024b4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80024b8:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80024ba:	4b61      	ldr	r3, [pc, #388]	; (8002640 <HAL_RCC_OscConfig+0x2f8>)
 80024bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024be:	f023 020f 	bic.w	r2, r3, #15
 80024c2:	1d3b      	adds	r3, r7, #4
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	689b      	ldr	r3, [r3, #8]
 80024c8:	495d      	ldr	r1, [pc, #372]	; (8002640 <HAL_RCC_OscConfig+0x2f8>)
 80024ca:	4313      	orrs	r3, r2
 80024cc:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80024ce:	1d3b      	adds	r3, r7, #4
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	685b      	ldr	r3, [r3, #4]
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d059      	beq.n	800258c <HAL_RCC_OscConfig+0x244>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024d8:	f7ff fab2 	bl	8001a40 <HAL_GetTick>
 80024dc:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80024e0:	e00a      	b.n	80024f8 <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80024e2:	f7ff faad 	bl	8001a40 <HAL_GetTick>
 80024e6:	4602      	mov	r2, r0
 80024e8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80024ec:	1ad3      	subs	r3, r2, r3
 80024ee:	2b64      	cmp	r3, #100	; 0x64
 80024f0:	d902      	bls.n	80024f8 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 80024f2:	2303      	movs	r3, #3
 80024f4:	f000 be29 	b.w	800314a <HAL_RCC_OscConfig+0xe02>
 80024f8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80024fc:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002500:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8002504:	fa93 f3a3 	rbit	r3, r3
 8002508:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 800250c:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002510:	fab3 f383 	clz	r3, r3
 8002514:	b2db      	uxtb	r3, r3
 8002516:	095b      	lsrs	r3, r3, #5
 8002518:	b2db      	uxtb	r3, r3
 800251a:	f043 0301 	orr.w	r3, r3, #1
 800251e:	b2db      	uxtb	r3, r3
 8002520:	2b01      	cmp	r3, #1
 8002522:	d102      	bne.n	800252a <HAL_RCC_OscConfig+0x1e2>
 8002524:	4b46      	ldr	r3, [pc, #280]	; (8002640 <HAL_RCC_OscConfig+0x2f8>)
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	e015      	b.n	8002556 <HAL_RCC_OscConfig+0x20e>
 800252a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800252e:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002532:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8002536:	fa93 f3a3 	rbit	r3, r3
 800253a:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 800253e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002542:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8002546:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 800254a:	fa93 f3a3 	rbit	r3, r3
 800254e:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8002552:	4b3b      	ldr	r3, [pc, #236]	; (8002640 <HAL_RCC_OscConfig+0x2f8>)
 8002554:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002556:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800255a:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 800255e:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8002562:	fa92 f2a2 	rbit	r2, r2
 8002566:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 800256a:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 800256e:	fab2 f282 	clz	r2, r2
 8002572:	b2d2      	uxtb	r2, r2
 8002574:	f042 0220 	orr.w	r2, r2, #32
 8002578:	b2d2      	uxtb	r2, r2
 800257a:	f002 021f 	and.w	r2, r2, #31
 800257e:	2101      	movs	r1, #1
 8002580:	fa01 f202 	lsl.w	r2, r1, r2
 8002584:	4013      	ands	r3, r2
 8002586:	2b00      	cmp	r3, #0
 8002588:	d0ab      	beq.n	80024e2 <HAL_RCC_OscConfig+0x19a>
 800258a:	e05c      	b.n	8002646 <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800258c:	f7ff fa58 	bl	8001a40 <HAL_GetTick>
 8002590:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002594:	e00a      	b.n	80025ac <HAL_RCC_OscConfig+0x264>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002596:	f7ff fa53 	bl	8001a40 <HAL_GetTick>
 800259a:	4602      	mov	r2, r0
 800259c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80025a0:	1ad3      	subs	r3, r2, r3
 80025a2:	2b64      	cmp	r3, #100	; 0x64
 80025a4:	d902      	bls.n	80025ac <HAL_RCC_OscConfig+0x264>
          {
            return HAL_TIMEOUT;
 80025a6:	2303      	movs	r3, #3
 80025a8:	f000 bdcf 	b.w	800314a <HAL_RCC_OscConfig+0xe02>
 80025ac:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80025b0:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025b4:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 80025b8:	fa93 f3a3 	rbit	r3, r3
 80025bc:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 80025c0:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80025c4:	fab3 f383 	clz	r3, r3
 80025c8:	b2db      	uxtb	r3, r3
 80025ca:	095b      	lsrs	r3, r3, #5
 80025cc:	b2db      	uxtb	r3, r3
 80025ce:	f043 0301 	orr.w	r3, r3, #1
 80025d2:	b2db      	uxtb	r3, r3
 80025d4:	2b01      	cmp	r3, #1
 80025d6:	d102      	bne.n	80025de <HAL_RCC_OscConfig+0x296>
 80025d8:	4b19      	ldr	r3, [pc, #100]	; (8002640 <HAL_RCC_OscConfig+0x2f8>)
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	e015      	b.n	800260a <HAL_RCC_OscConfig+0x2c2>
 80025de:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80025e2:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025e6:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 80025ea:	fa93 f3a3 	rbit	r3, r3
 80025ee:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 80025f2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80025f6:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 80025fa:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 80025fe:	fa93 f3a3 	rbit	r3, r3
 8002602:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8002606:	4b0e      	ldr	r3, [pc, #56]	; (8002640 <HAL_RCC_OscConfig+0x2f8>)
 8002608:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800260a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800260e:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8002612:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8002616:	fa92 f2a2 	rbit	r2, r2
 800261a:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 800261e:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8002622:	fab2 f282 	clz	r2, r2
 8002626:	b2d2      	uxtb	r2, r2
 8002628:	f042 0220 	orr.w	r2, r2, #32
 800262c:	b2d2      	uxtb	r2, r2
 800262e:	f002 021f 	and.w	r2, r2, #31
 8002632:	2101      	movs	r1, #1
 8002634:	fa01 f202 	lsl.w	r2, r1, r2
 8002638:	4013      	ands	r3, r2
 800263a:	2b00      	cmp	r3, #0
 800263c:	d1ab      	bne.n	8002596 <HAL_RCC_OscConfig+0x24e>
 800263e:	e002      	b.n	8002646 <HAL_RCC_OscConfig+0x2fe>
 8002640:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002644:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002646:	1d3b      	adds	r3, r7, #4
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	f003 0302 	and.w	r3, r3, #2
 8002650:	2b00      	cmp	r3, #0
 8002652:	f000 816f 	beq.w	8002934 <HAL_RCC_OscConfig+0x5ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002656:	4bd0      	ldr	r3, [pc, #832]	; (8002998 <HAL_RCC_OscConfig+0x650>)
 8002658:	685b      	ldr	r3, [r3, #4]
 800265a:	f003 030c 	and.w	r3, r3, #12
 800265e:	2b00      	cmp	r3, #0
 8002660:	d00b      	beq.n	800267a <HAL_RCC_OscConfig+0x332>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002662:	4bcd      	ldr	r3, [pc, #820]	; (8002998 <HAL_RCC_OscConfig+0x650>)
 8002664:	685b      	ldr	r3, [r3, #4]
 8002666:	f003 030c 	and.w	r3, r3, #12
 800266a:	2b08      	cmp	r3, #8
 800266c:	d16c      	bne.n	8002748 <HAL_RCC_OscConfig+0x400>
 800266e:	4bca      	ldr	r3, [pc, #808]	; (8002998 <HAL_RCC_OscConfig+0x650>)
 8002670:	685b      	ldr	r3, [r3, #4]
 8002672:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002676:	2b00      	cmp	r3, #0
 8002678:	d166      	bne.n	8002748 <HAL_RCC_OscConfig+0x400>
 800267a:	2302      	movs	r3, #2
 800267c:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002680:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8002684:	fa93 f3a3 	rbit	r3, r3
 8002688:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 800268c:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002690:	fab3 f383 	clz	r3, r3
 8002694:	b2db      	uxtb	r3, r3
 8002696:	095b      	lsrs	r3, r3, #5
 8002698:	b2db      	uxtb	r3, r3
 800269a:	f043 0301 	orr.w	r3, r3, #1
 800269e:	b2db      	uxtb	r3, r3
 80026a0:	2b01      	cmp	r3, #1
 80026a2:	d102      	bne.n	80026aa <HAL_RCC_OscConfig+0x362>
 80026a4:	4bbc      	ldr	r3, [pc, #752]	; (8002998 <HAL_RCC_OscConfig+0x650>)
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	e013      	b.n	80026d2 <HAL_RCC_OscConfig+0x38a>
 80026aa:	2302      	movs	r3, #2
 80026ac:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026b0:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 80026b4:	fa93 f3a3 	rbit	r3, r3
 80026b8:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 80026bc:	2302      	movs	r3, #2
 80026be:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 80026c2:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 80026c6:	fa93 f3a3 	rbit	r3, r3
 80026ca:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 80026ce:	4bb2      	ldr	r3, [pc, #712]	; (8002998 <HAL_RCC_OscConfig+0x650>)
 80026d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026d2:	2202      	movs	r2, #2
 80026d4:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 80026d8:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 80026dc:	fa92 f2a2 	rbit	r2, r2
 80026e0:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 80026e4:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 80026e8:	fab2 f282 	clz	r2, r2
 80026ec:	b2d2      	uxtb	r2, r2
 80026ee:	f042 0220 	orr.w	r2, r2, #32
 80026f2:	b2d2      	uxtb	r2, r2
 80026f4:	f002 021f 	and.w	r2, r2, #31
 80026f8:	2101      	movs	r1, #1
 80026fa:	fa01 f202 	lsl.w	r2, r1, r2
 80026fe:	4013      	ands	r3, r2
 8002700:	2b00      	cmp	r3, #0
 8002702:	d007      	beq.n	8002714 <HAL_RCC_OscConfig+0x3cc>
 8002704:	1d3b      	adds	r3, r7, #4
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	691b      	ldr	r3, [r3, #16]
 800270a:	2b01      	cmp	r3, #1
 800270c:	d002      	beq.n	8002714 <HAL_RCC_OscConfig+0x3cc>
      {
        return HAL_ERROR;
 800270e:	2301      	movs	r3, #1
 8002710:	f000 bd1b 	b.w	800314a <HAL_RCC_OscConfig+0xe02>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002714:	4ba0      	ldr	r3, [pc, #640]	; (8002998 <HAL_RCC_OscConfig+0x650>)
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800271c:	1d3b      	adds	r3, r7, #4
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	695b      	ldr	r3, [r3, #20]
 8002722:	21f8      	movs	r1, #248	; 0xf8
 8002724:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002728:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 800272c:	fa91 f1a1 	rbit	r1, r1
 8002730:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8002734:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 8002738:	fab1 f181 	clz	r1, r1
 800273c:	b2c9      	uxtb	r1, r1
 800273e:	408b      	lsls	r3, r1
 8002740:	4995      	ldr	r1, [pc, #596]	; (8002998 <HAL_RCC_OscConfig+0x650>)
 8002742:	4313      	orrs	r3, r2
 8002744:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002746:	e0f5      	b.n	8002934 <HAL_RCC_OscConfig+0x5ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002748:	1d3b      	adds	r3, r7, #4
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	691b      	ldr	r3, [r3, #16]
 800274e:	2b00      	cmp	r3, #0
 8002750:	f000 8085 	beq.w	800285e <HAL_RCC_OscConfig+0x516>
 8002754:	2301      	movs	r3, #1
 8002756:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800275a:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 800275e:	fa93 f3a3 	rbit	r3, r3
 8002762:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 8002766:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800276a:	fab3 f383 	clz	r3, r3
 800276e:	b2db      	uxtb	r3, r3
 8002770:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002774:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002778:	009b      	lsls	r3, r3, #2
 800277a:	461a      	mov	r2, r3
 800277c:	2301      	movs	r3, #1
 800277e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002780:	f7ff f95e 	bl	8001a40 <HAL_GetTick>
 8002784:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002788:	e00a      	b.n	80027a0 <HAL_RCC_OscConfig+0x458>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800278a:	f7ff f959 	bl	8001a40 <HAL_GetTick>
 800278e:	4602      	mov	r2, r0
 8002790:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002794:	1ad3      	subs	r3, r2, r3
 8002796:	2b02      	cmp	r3, #2
 8002798:	d902      	bls.n	80027a0 <HAL_RCC_OscConfig+0x458>
          {
            return HAL_TIMEOUT;
 800279a:	2303      	movs	r3, #3
 800279c:	f000 bcd5 	b.w	800314a <HAL_RCC_OscConfig+0xe02>
 80027a0:	2302      	movs	r3, #2
 80027a2:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027a6:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 80027aa:	fa93 f3a3 	rbit	r3, r3
 80027ae:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 80027b2:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80027b6:	fab3 f383 	clz	r3, r3
 80027ba:	b2db      	uxtb	r3, r3
 80027bc:	095b      	lsrs	r3, r3, #5
 80027be:	b2db      	uxtb	r3, r3
 80027c0:	f043 0301 	orr.w	r3, r3, #1
 80027c4:	b2db      	uxtb	r3, r3
 80027c6:	2b01      	cmp	r3, #1
 80027c8:	d102      	bne.n	80027d0 <HAL_RCC_OscConfig+0x488>
 80027ca:	4b73      	ldr	r3, [pc, #460]	; (8002998 <HAL_RCC_OscConfig+0x650>)
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	e013      	b.n	80027f8 <HAL_RCC_OscConfig+0x4b0>
 80027d0:	2302      	movs	r3, #2
 80027d2:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027d6:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 80027da:	fa93 f3a3 	rbit	r3, r3
 80027de:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 80027e2:	2302      	movs	r3, #2
 80027e4:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 80027e8:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 80027ec:	fa93 f3a3 	rbit	r3, r3
 80027f0:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 80027f4:	4b68      	ldr	r3, [pc, #416]	; (8002998 <HAL_RCC_OscConfig+0x650>)
 80027f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027f8:	2202      	movs	r2, #2
 80027fa:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 80027fe:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8002802:	fa92 f2a2 	rbit	r2, r2
 8002806:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 800280a:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 800280e:	fab2 f282 	clz	r2, r2
 8002812:	b2d2      	uxtb	r2, r2
 8002814:	f042 0220 	orr.w	r2, r2, #32
 8002818:	b2d2      	uxtb	r2, r2
 800281a:	f002 021f 	and.w	r2, r2, #31
 800281e:	2101      	movs	r1, #1
 8002820:	fa01 f202 	lsl.w	r2, r1, r2
 8002824:	4013      	ands	r3, r2
 8002826:	2b00      	cmp	r3, #0
 8002828:	d0af      	beq.n	800278a <HAL_RCC_OscConfig+0x442>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800282a:	4b5b      	ldr	r3, [pc, #364]	; (8002998 <HAL_RCC_OscConfig+0x650>)
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002832:	1d3b      	adds	r3, r7, #4
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	695b      	ldr	r3, [r3, #20]
 8002838:	21f8      	movs	r1, #248	; 0xf8
 800283a:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800283e:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8002842:	fa91 f1a1 	rbit	r1, r1
 8002846:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 800284a:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 800284e:	fab1 f181 	clz	r1, r1
 8002852:	b2c9      	uxtb	r1, r1
 8002854:	408b      	lsls	r3, r1
 8002856:	4950      	ldr	r1, [pc, #320]	; (8002998 <HAL_RCC_OscConfig+0x650>)
 8002858:	4313      	orrs	r3, r2
 800285a:	600b      	str	r3, [r1, #0]
 800285c:	e06a      	b.n	8002934 <HAL_RCC_OscConfig+0x5ec>
 800285e:	2301      	movs	r3, #1
 8002860:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002864:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8002868:	fa93 f3a3 	rbit	r3, r3
 800286c:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 8002870:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002874:	fab3 f383 	clz	r3, r3
 8002878:	b2db      	uxtb	r3, r3
 800287a:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800287e:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002882:	009b      	lsls	r3, r3, #2
 8002884:	461a      	mov	r2, r3
 8002886:	2300      	movs	r3, #0
 8002888:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800288a:	f7ff f8d9 	bl	8001a40 <HAL_GetTick>
 800288e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002892:	e00a      	b.n	80028aa <HAL_RCC_OscConfig+0x562>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002894:	f7ff f8d4 	bl	8001a40 <HAL_GetTick>
 8002898:	4602      	mov	r2, r0
 800289a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800289e:	1ad3      	subs	r3, r2, r3
 80028a0:	2b02      	cmp	r3, #2
 80028a2:	d902      	bls.n	80028aa <HAL_RCC_OscConfig+0x562>
          {
            return HAL_TIMEOUT;
 80028a4:	2303      	movs	r3, #3
 80028a6:	f000 bc50 	b.w	800314a <HAL_RCC_OscConfig+0xe02>
 80028aa:	2302      	movs	r3, #2
 80028ac:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028b0:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80028b4:	fa93 f3a3 	rbit	r3, r3
 80028b8:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 80028bc:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80028c0:	fab3 f383 	clz	r3, r3
 80028c4:	b2db      	uxtb	r3, r3
 80028c6:	095b      	lsrs	r3, r3, #5
 80028c8:	b2db      	uxtb	r3, r3
 80028ca:	f043 0301 	orr.w	r3, r3, #1
 80028ce:	b2db      	uxtb	r3, r3
 80028d0:	2b01      	cmp	r3, #1
 80028d2:	d102      	bne.n	80028da <HAL_RCC_OscConfig+0x592>
 80028d4:	4b30      	ldr	r3, [pc, #192]	; (8002998 <HAL_RCC_OscConfig+0x650>)
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	e013      	b.n	8002902 <HAL_RCC_OscConfig+0x5ba>
 80028da:	2302      	movs	r3, #2
 80028dc:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028e0:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80028e4:	fa93 f3a3 	rbit	r3, r3
 80028e8:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 80028ec:	2302      	movs	r3, #2
 80028ee:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 80028f2:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80028f6:	fa93 f3a3 	rbit	r3, r3
 80028fa:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 80028fe:	4b26      	ldr	r3, [pc, #152]	; (8002998 <HAL_RCC_OscConfig+0x650>)
 8002900:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002902:	2202      	movs	r2, #2
 8002904:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 8002908:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 800290c:	fa92 f2a2 	rbit	r2, r2
 8002910:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 8002914:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8002918:	fab2 f282 	clz	r2, r2
 800291c:	b2d2      	uxtb	r2, r2
 800291e:	f042 0220 	orr.w	r2, r2, #32
 8002922:	b2d2      	uxtb	r2, r2
 8002924:	f002 021f 	and.w	r2, r2, #31
 8002928:	2101      	movs	r1, #1
 800292a:	fa01 f202 	lsl.w	r2, r1, r2
 800292e:	4013      	ands	r3, r2
 8002930:	2b00      	cmp	r3, #0
 8002932:	d1af      	bne.n	8002894 <HAL_RCC_OscConfig+0x54c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002934:	1d3b      	adds	r3, r7, #4
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	f003 0308 	and.w	r3, r3, #8
 800293e:	2b00      	cmp	r3, #0
 8002940:	f000 80da 	beq.w	8002af8 <HAL_RCC_OscConfig+0x7b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002944:	1d3b      	adds	r3, r7, #4
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	699b      	ldr	r3, [r3, #24]
 800294a:	2b00      	cmp	r3, #0
 800294c:	d069      	beq.n	8002a22 <HAL_RCC_OscConfig+0x6da>
 800294e:	2301      	movs	r3, #1
 8002950:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002954:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002958:	fa93 f3a3 	rbit	r3, r3
 800295c:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 8002960:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002964:	fab3 f383 	clz	r3, r3
 8002968:	b2db      	uxtb	r3, r3
 800296a:	461a      	mov	r2, r3
 800296c:	4b0b      	ldr	r3, [pc, #44]	; (800299c <HAL_RCC_OscConfig+0x654>)
 800296e:	4413      	add	r3, r2
 8002970:	009b      	lsls	r3, r3, #2
 8002972:	461a      	mov	r2, r3
 8002974:	2301      	movs	r3, #1
 8002976:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002978:	f7ff f862 	bl	8001a40 <HAL_GetTick>
 800297c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002980:	e00e      	b.n	80029a0 <HAL_RCC_OscConfig+0x658>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002982:	f7ff f85d 	bl	8001a40 <HAL_GetTick>
 8002986:	4602      	mov	r2, r0
 8002988:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800298c:	1ad3      	subs	r3, r2, r3
 800298e:	2b02      	cmp	r3, #2
 8002990:	d906      	bls.n	80029a0 <HAL_RCC_OscConfig+0x658>
        {
          return HAL_TIMEOUT;
 8002992:	2303      	movs	r3, #3
 8002994:	e3d9      	b.n	800314a <HAL_RCC_OscConfig+0xe02>
 8002996:	bf00      	nop
 8002998:	40021000 	.word	0x40021000
 800299c:	10908120 	.word	0x10908120
 80029a0:	2302      	movs	r3, #2
 80029a2:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029a6:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80029aa:	fa93 f3a3 	rbit	r3, r3
 80029ae:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 80029b2:	f507 7380 	add.w	r3, r7, #256	; 0x100
 80029b6:	2202      	movs	r2, #2
 80029b8:	601a      	str	r2, [r3, #0]
 80029ba:	f507 7380 	add.w	r3, r7, #256	; 0x100
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	fa93 f2a3 	rbit	r2, r3
 80029c4:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 80029c8:	601a      	str	r2, [r3, #0]
 80029ca:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 80029ce:	2202      	movs	r2, #2
 80029d0:	601a      	str	r2, [r3, #0]
 80029d2:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	fa93 f2a3 	rbit	r2, r3
 80029dc:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 80029e0:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80029e2:	4ba5      	ldr	r3, [pc, #660]	; (8002c78 <HAL_RCC_OscConfig+0x930>)
 80029e4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80029e6:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 80029ea:	2102      	movs	r1, #2
 80029ec:	6019      	str	r1, [r3, #0]
 80029ee:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	fa93 f1a3 	rbit	r1, r3
 80029f8:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80029fc:	6019      	str	r1, [r3, #0]
  return result;
 80029fe:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	fab3 f383 	clz	r3, r3
 8002a08:	b2db      	uxtb	r3, r3
 8002a0a:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8002a0e:	b2db      	uxtb	r3, r3
 8002a10:	f003 031f 	and.w	r3, r3, #31
 8002a14:	2101      	movs	r1, #1
 8002a16:	fa01 f303 	lsl.w	r3, r1, r3
 8002a1a:	4013      	ands	r3, r2
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d0b0      	beq.n	8002982 <HAL_RCC_OscConfig+0x63a>
 8002a20:	e06a      	b.n	8002af8 <HAL_RCC_OscConfig+0x7b0>
 8002a22:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8002a26:	2201      	movs	r2, #1
 8002a28:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a2a:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	fa93 f2a3 	rbit	r2, r3
 8002a34:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8002a38:	601a      	str	r2, [r3, #0]
  return result;
 8002a3a:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8002a3e:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002a40:	fab3 f383 	clz	r3, r3
 8002a44:	b2db      	uxtb	r3, r3
 8002a46:	461a      	mov	r2, r3
 8002a48:	4b8c      	ldr	r3, [pc, #560]	; (8002c7c <HAL_RCC_OscConfig+0x934>)
 8002a4a:	4413      	add	r3, r2
 8002a4c:	009b      	lsls	r3, r3, #2
 8002a4e:	461a      	mov	r2, r3
 8002a50:	2300      	movs	r3, #0
 8002a52:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a54:	f7fe fff4 	bl	8001a40 <HAL_GetTick>
 8002a58:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a5c:	e009      	b.n	8002a72 <HAL_RCC_OscConfig+0x72a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002a5e:	f7fe ffef 	bl	8001a40 <HAL_GetTick>
 8002a62:	4602      	mov	r2, r0
 8002a64:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002a68:	1ad3      	subs	r3, r2, r3
 8002a6a:	2b02      	cmp	r3, #2
 8002a6c:	d901      	bls.n	8002a72 <HAL_RCC_OscConfig+0x72a>
        {
          return HAL_TIMEOUT;
 8002a6e:	2303      	movs	r3, #3
 8002a70:	e36b      	b.n	800314a <HAL_RCC_OscConfig+0xe02>
 8002a72:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8002a76:	2202      	movs	r2, #2
 8002a78:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a7a:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	fa93 f2a3 	rbit	r2, r3
 8002a84:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8002a88:	601a      	str	r2, [r3, #0]
 8002a8a:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8002a8e:	2202      	movs	r2, #2
 8002a90:	601a      	str	r2, [r3, #0]
 8002a92:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	fa93 f2a3 	rbit	r2, r3
 8002a9c:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8002aa0:	601a      	str	r2, [r3, #0]
 8002aa2:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8002aa6:	2202      	movs	r2, #2
 8002aa8:	601a      	str	r2, [r3, #0]
 8002aaa:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	fa93 f2a3 	rbit	r2, r3
 8002ab4:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8002ab8:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002aba:	4b6f      	ldr	r3, [pc, #444]	; (8002c78 <HAL_RCC_OscConfig+0x930>)
 8002abc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002abe:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8002ac2:	2102      	movs	r1, #2
 8002ac4:	6019      	str	r1, [r3, #0]
 8002ac6:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	fa93 f1a3 	rbit	r1, r3
 8002ad0:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8002ad4:	6019      	str	r1, [r3, #0]
  return result;
 8002ad6:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	fab3 f383 	clz	r3, r3
 8002ae0:	b2db      	uxtb	r3, r3
 8002ae2:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8002ae6:	b2db      	uxtb	r3, r3
 8002ae8:	f003 031f 	and.w	r3, r3, #31
 8002aec:	2101      	movs	r1, #1
 8002aee:	fa01 f303 	lsl.w	r3, r1, r3
 8002af2:	4013      	ands	r3, r2
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d1b2      	bne.n	8002a5e <HAL_RCC_OscConfig+0x716>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002af8:	1d3b      	adds	r3, r7, #4
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	f003 0304 	and.w	r3, r3, #4
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	f000 8158 	beq.w	8002db8 <HAL_RCC_OscConfig+0xa70>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002b08:	2300      	movs	r3, #0
 8002b0a:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002b0e:	4b5a      	ldr	r3, [pc, #360]	; (8002c78 <HAL_RCC_OscConfig+0x930>)
 8002b10:	69db      	ldr	r3, [r3, #28]
 8002b12:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d112      	bne.n	8002b40 <HAL_RCC_OscConfig+0x7f8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002b1a:	4b57      	ldr	r3, [pc, #348]	; (8002c78 <HAL_RCC_OscConfig+0x930>)
 8002b1c:	69db      	ldr	r3, [r3, #28]
 8002b1e:	4a56      	ldr	r2, [pc, #344]	; (8002c78 <HAL_RCC_OscConfig+0x930>)
 8002b20:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002b24:	61d3      	str	r3, [r2, #28]
 8002b26:	4b54      	ldr	r3, [pc, #336]	; (8002c78 <HAL_RCC_OscConfig+0x930>)
 8002b28:	69db      	ldr	r3, [r3, #28]
 8002b2a:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8002b2e:	f107 0308 	add.w	r3, r7, #8
 8002b32:	601a      	str	r2, [r3, #0]
 8002b34:	f107 0308 	add.w	r3, r7, #8
 8002b38:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8002b3a:	2301      	movs	r3, #1
 8002b3c:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b40:	4b4f      	ldr	r3, [pc, #316]	; (8002c80 <HAL_RCC_OscConfig+0x938>)
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d11a      	bne.n	8002b82 <HAL_RCC_OscConfig+0x83a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002b4c:	4b4c      	ldr	r3, [pc, #304]	; (8002c80 <HAL_RCC_OscConfig+0x938>)
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	4a4b      	ldr	r2, [pc, #300]	; (8002c80 <HAL_RCC_OscConfig+0x938>)
 8002b52:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002b56:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002b58:	f7fe ff72 	bl	8001a40 <HAL_GetTick>
 8002b5c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b60:	e009      	b.n	8002b76 <HAL_RCC_OscConfig+0x82e>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b62:	f7fe ff6d 	bl	8001a40 <HAL_GetTick>
 8002b66:	4602      	mov	r2, r0
 8002b68:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002b6c:	1ad3      	subs	r3, r2, r3
 8002b6e:	2b64      	cmp	r3, #100	; 0x64
 8002b70:	d901      	bls.n	8002b76 <HAL_RCC_OscConfig+0x82e>
        {
          return HAL_TIMEOUT;
 8002b72:	2303      	movs	r3, #3
 8002b74:	e2e9      	b.n	800314a <HAL_RCC_OscConfig+0xe02>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b76:	4b42      	ldr	r3, [pc, #264]	; (8002c80 <HAL_RCC_OscConfig+0x938>)
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d0ef      	beq.n	8002b62 <HAL_RCC_OscConfig+0x81a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002b82:	1d3b      	adds	r3, r7, #4
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	68db      	ldr	r3, [r3, #12]
 8002b88:	2b01      	cmp	r3, #1
 8002b8a:	d106      	bne.n	8002b9a <HAL_RCC_OscConfig+0x852>
 8002b8c:	4b3a      	ldr	r3, [pc, #232]	; (8002c78 <HAL_RCC_OscConfig+0x930>)
 8002b8e:	6a1b      	ldr	r3, [r3, #32]
 8002b90:	4a39      	ldr	r2, [pc, #228]	; (8002c78 <HAL_RCC_OscConfig+0x930>)
 8002b92:	f043 0301 	orr.w	r3, r3, #1
 8002b96:	6213      	str	r3, [r2, #32]
 8002b98:	e02f      	b.n	8002bfa <HAL_RCC_OscConfig+0x8b2>
 8002b9a:	1d3b      	adds	r3, r7, #4
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	68db      	ldr	r3, [r3, #12]
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d10c      	bne.n	8002bbe <HAL_RCC_OscConfig+0x876>
 8002ba4:	4b34      	ldr	r3, [pc, #208]	; (8002c78 <HAL_RCC_OscConfig+0x930>)
 8002ba6:	6a1b      	ldr	r3, [r3, #32]
 8002ba8:	4a33      	ldr	r2, [pc, #204]	; (8002c78 <HAL_RCC_OscConfig+0x930>)
 8002baa:	f023 0301 	bic.w	r3, r3, #1
 8002bae:	6213      	str	r3, [r2, #32]
 8002bb0:	4b31      	ldr	r3, [pc, #196]	; (8002c78 <HAL_RCC_OscConfig+0x930>)
 8002bb2:	6a1b      	ldr	r3, [r3, #32]
 8002bb4:	4a30      	ldr	r2, [pc, #192]	; (8002c78 <HAL_RCC_OscConfig+0x930>)
 8002bb6:	f023 0304 	bic.w	r3, r3, #4
 8002bba:	6213      	str	r3, [r2, #32]
 8002bbc:	e01d      	b.n	8002bfa <HAL_RCC_OscConfig+0x8b2>
 8002bbe:	1d3b      	adds	r3, r7, #4
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	68db      	ldr	r3, [r3, #12]
 8002bc4:	2b05      	cmp	r3, #5
 8002bc6:	d10c      	bne.n	8002be2 <HAL_RCC_OscConfig+0x89a>
 8002bc8:	4b2b      	ldr	r3, [pc, #172]	; (8002c78 <HAL_RCC_OscConfig+0x930>)
 8002bca:	6a1b      	ldr	r3, [r3, #32]
 8002bcc:	4a2a      	ldr	r2, [pc, #168]	; (8002c78 <HAL_RCC_OscConfig+0x930>)
 8002bce:	f043 0304 	orr.w	r3, r3, #4
 8002bd2:	6213      	str	r3, [r2, #32]
 8002bd4:	4b28      	ldr	r3, [pc, #160]	; (8002c78 <HAL_RCC_OscConfig+0x930>)
 8002bd6:	6a1b      	ldr	r3, [r3, #32]
 8002bd8:	4a27      	ldr	r2, [pc, #156]	; (8002c78 <HAL_RCC_OscConfig+0x930>)
 8002bda:	f043 0301 	orr.w	r3, r3, #1
 8002bde:	6213      	str	r3, [r2, #32]
 8002be0:	e00b      	b.n	8002bfa <HAL_RCC_OscConfig+0x8b2>
 8002be2:	4b25      	ldr	r3, [pc, #148]	; (8002c78 <HAL_RCC_OscConfig+0x930>)
 8002be4:	6a1b      	ldr	r3, [r3, #32]
 8002be6:	4a24      	ldr	r2, [pc, #144]	; (8002c78 <HAL_RCC_OscConfig+0x930>)
 8002be8:	f023 0301 	bic.w	r3, r3, #1
 8002bec:	6213      	str	r3, [r2, #32]
 8002bee:	4b22      	ldr	r3, [pc, #136]	; (8002c78 <HAL_RCC_OscConfig+0x930>)
 8002bf0:	6a1b      	ldr	r3, [r3, #32]
 8002bf2:	4a21      	ldr	r2, [pc, #132]	; (8002c78 <HAL_RCC_OscConfig+0x930>)
 8002bf4:	f023 0304 	bic.w	r3, r3, #4
 8002bf8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002bfa:	1d3b      	adds	r3, r7, #4
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	68db      	ldr	r3, [r3, #12]
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d06b      	beq.n	8002cdc <HAL_RCC_OscConfig+0x994>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c04:	f7fe ff1c 	bl	8001a40 <HAL_GetTick>
 8002c08:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c0c:	e00b      	b.n	8002c26 <HAL_RCC_OscConfig+0x8de>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002c0e:	f7fe ff17 	bl	8001a40 <HAL_GetTick>
 8002c12:	4602      	mov	r2, r0
 8002c14:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002c18:	1ad3      	subs	r3, r2, r3
 8002c1a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c1e:	4293      	cmp	r3, r2
 8002c20:	d901      	bls.n	8002c26 <HAL_RCC_OscConfig+0x8de>
        {
          return HAL_TIMEOUT;
 8002c22:	2303      	movs	r3, #3
 8002c24:	e291      	b.n	800314a <HAL_RCC_OscConfig+0xe02>
 8002c26:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8002c2a:	2202      	movs	r2, #2
 8002c2c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c2e:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	fa93 f2a3 	rbit	r2, r3
 8002c38:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8002c3c:	601a      	str	r2, [r3, #0]
 8002c3e:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8002c42:	2202      	movs	r2, #2
 8002c44:	601a      	str	r2, [r3, #0]
 8002c46:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	fa93 f2a3 	rbit	r2, r3
 8002c50:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8002c54:	601a      	str	r2, [r3, #0]
  return result;
 8002c56:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8002c5a:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c5c:	fab3 f383 	clz	r3, r3
 8002c60:	b2db      	uxtb	r3, r3
 8002c62:	095b      	lsrs	r3, r3, #5
 8002c64:	b2db      	uxtb	r3, r3
 8002c66:	f043 0302 	orr.w	r3, r3, #2
 8002c6a:	b2db      	uxtb	r3, r3
 8002c6c:	2b02      	cmp	r3, #2
 8002c6e:	d109      	bne.n	8002c84 <HAL_RCC_OscConfig+0x93c>
 8002c70:	4b01      	ldr	r3, [pc, #4]	; (8002c78 <HAL_RCC_OscConfig+0x930>)
 8002c72:	6a1b      	ldr	r3, [r3, #32]
 8002c74:	e014      	b.n	8002ca0 <HAL_RCC_OscConfig+0x958>
 8002c76:	bf00      	nop
 8002c78:	40021000 	.word	0x40021000
 8002c7c:	10908120 	.word	0x10908120
 8002c80:	40007000 	.word	0x40007000
 8002c84:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8002c88:	2202      	movs	r2, #2
 8002c8a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c8c:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	fa93 f2a3 	rbit	r2, r3
 8002c96:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8002c9a:	601a      	str	r2, [r3, #0]
 8002c9c:	4bbb      	ldr	r3, [pc, #748]	; (8002f8c <HAL_RCC_OscConfig+0xc44>)
 8002c9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ca0:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8002ca4:	2102      	movs	r1, #2
 8002ca6:	6011      	str	r1, [r2, #0]
 8002ca8:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8002cac:	6812      	ldr	r2, [r2, #0]
 8002cae:	fa92 f1a2 	rbit	r1, r2
 8002cb2:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 8002cb6:	6011      	str	r1, [r2, #0]
  return result;
 8002cb8:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 8002cbc:	6812      	ldr	r2, [r2, #0]
 8002cbe:	fab2 f282 	clz	r2, r2
 8002cc2:	b2d2      	uxtb	r2, r2
 8002cc4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002cc8:	b2d2      	uxtb	r2, r2
 8002cca:	f002 021f 	and.w	r2, r2, #31
 8002cce:	2101      	movs	r1, #1
 8002cd0:	fa01 f202 	lsl.w	r2, r1, r2
 8002cd4:	4013      	ands	r3, r2
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d099      	beq.n	8002c0e <HAL_RCC_OscConfig+0x8c6>
 8002cda:	e063      	b.n	8002da4 <HAL_RCC_OscConfig+0xa5c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002cdc:	f7fe feb0 	bl	8001a40 <HAL_GetTick>
 8002ce0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002ce4:	e00b      	b.n	8002cfe <HAL_RCC_OscConfig+0x9b6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002ce6:	f7fe feab 	bl	8001a40 <HAL_GetTick>
 8002cea:	4602      	mov	r2, r0
 8002cec:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002cf0:	1ad3      	subs	r3, r2, r3
 8002cf2:	f241 3288 	movw	r2, #5000	; 0x1388
 8002cf6:	4293      	cmp	r3, r2
 8002cf8:	d901      	bls.n	8002cfe <HAL_RCC_OscConfig+0x9b6>
        {
          return HAL_TIMEOUT;
 8002cfa:	2303      	movs	r3, #3
 8002cfc:	e225      	b.n	800314a <HAL_RCC_OscConfig+0xe02>
 8002cfe:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8002d02:	2202      	movs	r2, #2
 8002d04:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d06:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	fa93 f2a3 	rbit	r2, r3
 8002d10:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8002d14:	601a      	str	r2, [r3, #0]
 8002d16:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8002d1a:	2202      	movs	r2, #2
 8002d1c:	601a      	str	r2, [r3, #0]
 8002d1e:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	fa93 f2a3 	rbit	r2, r3
 8002d28:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8002d2c:	601a      	str	r2, [r3, #0]
  return result;
 8002d2e:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8002d32:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d34:	fab3 f383 	clz	r3, r3
 8002d38:	b2db      	uxtb	r3, r3
 8002d3a:	095b      	lsrs	r3, r3, #5
 8002d3c:	b2db      	uxtb	r3, r3
 8002d3e:	f043 0302 	orr.w	r3, r3, #2
 8002d42:	b2db      	uxtb	r3, r3
 8002d44:	2b02      	cmp	r3, #2
 8002d46:	d102      	bne.n	8002d4e <HAL_RCC_OscConfig+0xa06>
 8002d48:	4b90      	ldr	r3, [pc, #576]	; (8002f8c <HAL_RCC_OscConfig+0xc44>)
 8002d4a:	6a1b      	ldr	r3, [r3, #32]
 8002d4c:	e00d      	b.n	8002d6a <HAL_RCC_OscConfig+0xa22>
 8002d4e:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8002d52:	2202      	movs	r2, #2
 8002d54:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d56:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	fa93 f2a3 	rbit	r2, r3
 8002d60:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8002d64:	601a      	str	r2, [r3, #0]
 8002d66:	4b89      	ldr	r3, [pc, #548]	; (8002f8c <HAL_RCC_OscConfig+0xc44>)
 8002d68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d6a:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8002d6e:	2102      	movs	r1, #2
 8002d70:	6011      	str	r1, [r2, #0]
 8002d72:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8002d76:	6812      	ldr	r2, [r2, #0]
 8002d78:	fa92 f1a2 	rbit	r1, r2
 8002d7c:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8002d80:	6011      	str	r1, [r2, #0]
  return result;
 8002d82:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8002d86:	6812      	ldr	r2, [r2, #0]
 8002d88:	fab2 f282 	clz	r2, r2
 8002d8c:	b2d2      	uxtb	r2, r2
 8002d8e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002d92:	b2d2      	uxtb	r2, r2
 8002d94:	f002 021f 	and.w	r2, r2, #31
 8002d98:	2101      	movs	r1, #1
 8002d9a:	fa01 f202 	lsl.w	r2, r1, r2
 8002d9e:	4013      	ands	r3, r2
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d1a0      	bne.n	8002ce6 <HAL_RCC_OscConfig+0x99e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002da4:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8002da8:	2b01      	cmp	r3, #1
 8002daa:	d105      	bne.n	8002db8 <HAL_RCC_OscConfig+0xa70>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002dac:	4b77      	ldr	r3, [pc, #476]	; (8002f8c <HAL_RCC_OscConfig+0xc44>)
 8002dae:	69db      	ldr	r3, [r3, #28]
 8002db0:	4a76      	ldr	r2, [pc, #472]	; (8002f8c <HAL_RCC_OscConfig+0xc44>)
 8002db2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002db6:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002db8:	1d3b      	adds	r3, r7, #4
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	69db      	ldr	r3, [r3, #28]
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	f000 81c2 	beq.w	8003148 <HAL_RCC_OscConfig+0xe00>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002dc4:	4b71      	ldr	r3, [pc, #452]	; (8002f8c <HAL_RCC_OscConfig+0xc44>)
 8002dc6:	685b      	ldr	r3, [r3, #4]
 8002dc8:	f003 030c 	and.w	r3, r3, #12
 8002dcc:	2b08      	cmp	r3, #8
 8002dce:	f000 819c 	beq.w	800310a <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002dd2:	1d3b      	adds	r3, r7, #4
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	69db      	ldr	r3, [r3, #28]
 8002dd8:	2b02      	cmp	r3, #2
 8002dda:	f040 8114 	bne.w	8003006 <HAL_RCC_OscConfig+0xcbe>
 8002dde:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8002de2:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002de6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002de8:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	fa93 f2a3 	rbit	r2, r3
 8002df2:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8002df6:	601a      	str	r2, [r3, #0]
  return result;
 8002df8:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8002dfc:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002dfe:	fab3 f383 	clz	r3, r3
 8002e02:	b2db      	uxtb	r3, r3
 8002e04:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002e08:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002e0c:	009b      	lsls	r3, r3, #2
 8002e0e:	461a      	mov	r2, r3
 8002e10:	2300      	movs	r3, #0
 8002e12:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e14:	f7fe fe14 	bl	8001a40 <HAL_GetTick>
 8002e18:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002e1c:	e009      	b.n	8002e32 <HAL_RCC_OscConfig+0xaea>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002e1e:	f7fe fe0f 	bl	8001a40 <HAL_GetTick>
 8002e22:	4602      	mov	r2, r0
 8002e24:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002e28:	1ad3      	subs	r3, r2, r3
 8002e2a:	2b02      	cmp	r3, #2
 8002e2c:	d901      	bls.n	8002e32 <HAL_RCC_OscConfig+0xaea>
          {
            return HAL_TIMEOUT;
 8002e2e:	2303      	movs	r3, #3
 8002e30:	e18b      	b.n	800314a <HAL_RCC_OscConfig+0xe02>
 8002e32:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8002e36:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002e3a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e3c:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	fa93 f2a3 	rbit	r2, r3
 8002e46:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8002e4a:	601a      	str	r2, [r3, #0]
  return result;
 8002e4c:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8002e50:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002e52:	fab3 f383 	clz	r3, r3
 8002e56:	b2db      	uxtb	r3, r3
 8002e58:	095b      	lsrs	r3, r3, #5
 8002e5a:	b2db      	uxtb	r3, r3
 8002e5c:	f043 0301 	orr.w	r3, r3, #1
 8002e60:	b2db      	uxtb	r3, r3
 8002e62:	2b01      	cmp	r3, #1
 8002e64:	d102      	bne.n	8002e6c <HAL_RCC_OscConfig+0xb24>
 8002e66:	4b49      	ldr	r3, [pc, #292]	; (8002f8c <HAL_RCC_OscConfig+0xc44>)
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	e01b      	b.n	8002ea4 <HAL_RCC_OscConfig+0xb5c>
 8002e6c:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8002e70:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002e74:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e76:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	fa93 f2a3 	rbit	r2, r3
 8002e80:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8002e84:	601a      	str	r2, [r3, #0]
 8002e86:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8002e8a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002e8e:	601a      	str	r2, [r3, #0]
 8002e90:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	fa93 f2a3 	rbit	r2, r3
 8002e9a:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8002e9e:	601a      	str	r2, [r3, #0]
 8002ea0:	4b3a      	ldr	r3, [pc, #232]	; (8002f8c <HAL_RCC_OscConfig+0xc44>)
 8002ea2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ea4:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8002ea8:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8002eac:	6011      	str	r1, [r2, #0]
 8002eae:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8002eb2:	6812      	ldr	r2, [r2, #0]
 8002eb4:	fa92 f1a2 	rbit	r1, r2
 8002eb8:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8002ebc:	6011      	str	r1, [r2, #0]
  return result;
 8002ebe:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8002ec2:	6812      	ldr	r2, [r2, #0]
 8002ec4:	fab2 f282 	clz	r2, r2
 8002ec8:	b2d2      	uxtb	r2, r2
 8002eca:	f042 0220 	orr.w	r2, r2, #32
 8002ece:	b2d2      	uxtb	r2, r2
 8002ed0:	f002 021f 	and.w	r2, r2, #31
 8002ed4:	2101      	movs	r1, #1
 8002ed6:	fa01 f202 	lsl.w	r2, r1, r2
 8002eda:	4013      	ands	r3, r2
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d19e      	bne.n	8002e1e <HAL_RCC_OscConfig+0xad6>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002ee0:	4b2a      	ldr	r3, [pc, #168]	; (8002f8c <HAL_RCC_OscConfig+0xc44>)
 8002ee2:	685b      	ldr	r3, [r3, #4]
 8002ee4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002ee8:	1d3b      	adds	r3, r7, #4
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8002eee:	1d3b      	adds	r3, r7, #4
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	6a1b      	ldr	r3, [r3, #32]
 8002ef4:	430b      	orrs	r3, r1
 8002ef6:	4925      	ldr	r1, [pc, #148]	; (8002f8c <HAL_RCC_OscConfig+0xc44>)
 8002ef8:	4313      	orrs	r3, r2
 8002efa:	604b      	str	r3, [r1, #4]
 8002efc:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8002f00:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002f04:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f06:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	fa93 f2a3 	rbit	r2, r3
 8002f10:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8002f14:	601a      	str	r2, [r3, #0]
  return result;
 8002f16:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8002f1a:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002f1c:	fab3 f383 	clz	r3, r3
 8002f20:	b2db      	uxtb	r3, r3
 8002f22:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002f26:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002f2a:	009b      	lsls	r3, r3, #2
 8002f2c:	461a      	mov	r2, r3
 8002f2e:	2301      	movs	r3, #1
 8002f30:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f32:	f7fe fd85 	bl	8001a40 <HAL_GetTick>
 8002f36:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002f3a:	e009      	b.n	8002f50 <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002f3c:	f7fe fd80 	bl	8001a40 <HAL_GetTick>
 8002f40:	4602      	mov	r2, r0
 8002f42:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002f46:	1ad3      	subs	r3, r2, r3
 8002f48:	2b02      	cmp	r3, #2
 8002f4a:	d901      	bls.n	8002f50 <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 8002f4c:	2303      	movs	r3, #3
 8002f4e:	e0fc      	b.n	800314a <HAL_RCC_OscConfig+0xe02>
 8002f50:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8002f54:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002f58:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f5a:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	fa93 f2a3 	rbit	r2, r3
 8002f64:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002f68:	601a      	str	r2, [r3, #0]
  return result;
 8002f6a:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002f6e:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002f70:	fab3 f383 	clz	r3, r3
 8002f74:	b2db      	uxtb	r3, r3
 8002f76:	095b      	lsrs	r3, r3, #5
 8002f78:	b2db      	uxtb	r3, r3
 8002f7a:	f043 0301 	orr.w	r3, r3, #1
 8002f7e:	b2db      	uxtb	r3, r3
 8002f80:	2b01      	cmp	r3, #1
 8002f82:	d105      	bne.n	8002f90 <HAL_RCC_OscConfig+0xc48>
 8002f84:	4b01      	ldr	r3, [pc, #4]	; (8002f8c <HAL_RCC_OscConfig+0xc44>)
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	e01e      	b.n	8002fc8 <HAL_RCC_OscConfig+0xc80>
 8002f8a:	bf00      	nop
 8002f8c:	40021000 	.word	0x40021000
 8002f90:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002f94:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002f98:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f9a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	fa93 f2a3 	rbit	r2, r3
 8002fa4:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002fa8:	601a      	str	r2, [r3, #0]
 8002faa:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002fae:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002fb2:	601a      	str	r2, [r3, #0]
 8002fb4:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	fa93 f2a3 	rbit	r2, r3
 8002fbe:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002fc2:	601a      	str	r2, [r3, #0]
 8002fc4:	4b63      	ldr	r3, [pc, #396]	; (8003154 <HAL_RCC_OscConfig+0xe0c>)
 8002fc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fc8:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8002fcc:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8002fd0:	6011      	str	r1, [r2, #0]
 8002fd2:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8002fd6:	6812      	ldr	r2, [r2, #0]
 8002fd8:	fa92 f1a2 	rbit	r1, r2
 8002fdc:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8002fe0:	6011      	str	r1, [r2, #0]
  return result;
 8002fe2:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8002fe6:	6812      	ldr	r2, [r2, #0]
 8002fe8:	fab2 f282 	clz	r2, r2
 8002fec:	b2d2      	uxtb	r2, r2
 8002fee:	f042 0220 	orr.w	r2, r2, #32
 8002ff2:	b2d2      	uxtb	r2, r2
 8002ff4:	f002 021f 	and.w	r2, r2, #31
 8002ff8:	2101      	movs	r1, #1
 8002ffa:	fa01 f202 	lsl.w	r2, r1, r2
 8002ffe:	4013      	ands	r3, r2
 8003000:	2b00      	cmp	r3, #0
 8003002:	d09b      	beq.n	8002f3c <HAL_RCC_OscConfig+0xbf4>
 8003004:	e0a0      	b.n	8003148 <HAL_RCC_OscConfig+0xe00>
 8003006:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800300a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800300e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003010:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	fa93 f2a3 	rbit	r2, r3
 800301a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800301e:	601a      	str	r2, [r3, #0]
  return result;
 8003020:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003024:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003026:	fab3 f383 	clz	r3, r3
 800302a:	b2db      	uxtb	r3, r3
 800302c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003030:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003034:	009b      	lsls	r3, r3, #2
 8003036:	461a      	mov	r2, r3
 8003038:	2300      	movs	r3, #0
 800303a:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800303c:	f7fe fd00 	bl	8001a40 <HAL_GetTick>
 8003040:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003044:	e009      	b.n	800305a <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003046:	f7fe fcfb 	bl	8001a40 <HAL_GetTick>
 800304a:	4602      	mov	r2, r0
 800304c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003050:	1ad3      	subs	r3, r2, r3
 8003052:	2b02      	cmp	r3, #2
 8003054:	d901      	bls.n	800305a <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 8003056:	2303      	movs	r3, #3
 8003058:	e077      	b.n	800314a <HAL_RCC_OscConfig+0xe02>
 800305a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800305e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003062:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003064:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	fa93 f2a3 	rbit	r2, r3
 800306e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003072:	601a      	str	r2, [r3, #0]
  return result;
 8003074:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003078:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800307a:	fab3 f383 	clz	r3, r3
 800307e:	b2db      	uxtb	r3, r3
 8003080:	095b      	lsrs	r3, r3, #5
 8003082:	b2db      	uxtb	r3, r3
 8003084:	f043 0301 	orr.w	r3, r3, #1
 8003088:	b2db      	uxtb	r3, r3
 800308a:	2b01      	cmp	r3, #1
 800308c:	d102      	bne.n	8003094 <HAL_RCC_OscConfig+0xd4c>
 800308e:	4b31      	ldr	r3, [pc, #196]	; (8003154 <HAL_RCC_OscConfig+0xe0c>)
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	e01b      	b.n	80030cc <HAL_RCC_OscConfig+0xd84>
 8003094:	f107 0320 	add.w	r3, r7, #32
 8003098:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800309c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800309e:	f107 0320 	add.w	r3, r7, #32
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	fa93 f2a3 	rbit	r2, r3
 80030a8:	f107 031c 	add.w	r3, r7, #28
 80030ac:	601a      	str	r2, [r3, #0]
 80030ae:	f107 0318 	add.w	r3, r7, #24
 80030b2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80030b6:	601a      	str	r2, [r3, #0]
 80030b8:	f107 0318 	add.w	r3, r7, #24
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	fa93 f2a3 	rbit	r2, r3
 80030c2:	f107 0314 	add.w	r3, r7, #20
 80030c6:	601a      	str	r2, [r3, #0]
 80030c8:	4b22      	ldr	r3, [pc, #136]	; (8003154 <HAL_RCC_OscConfig+0xe0c>)
 80030ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030cc:	f107 0210 	add.w	r2, r7, #16
 80030d0:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80030d4:	6011      	str	r1, [r2, #0]
 80030d6:	f107 0210 	add.w	r2, r7, #16
 80030da:	6812      	ldr	r2, [r2, #0]
 80030dc:	fa92 f1a2 	rbit	r1, r2
 80030e0:	f107 020c 	add.w	r2, r7, #12
 80030e4:	6011      	str	r1, [r2, #0]
  return result;
 80030e6:	f107 020c 	add.w	r2, r7, #12
 80030ea:	6812      	ldr	r2, [r2, #0]
 80030ec:	fab2 f282 	clz	r2, r2
 80030f0:	b2d2      	uxtb	r2, r2
 80030f2:	f042 0220 	orr.w	r2, r2, #32
 80030f6:	b2d2      	uxtb	r2, r2
 80030f8:	f002 021f 	and.w	r2, r2, #31
 80030fc:	2101      	movs	r1, #1
 80030fe:	fa01 f202 	lsl.w	r2, r1, r2
 8003102:	4013      	ands	r3, r2
 8003104:	2b00      	cmp	r3, #0
 8003106:	d19e      	bne.n	8003046 <HAL_RCC_OscConfig+0xcfe>
 8003108:	e01e      	b.n	8003148 <HAL_RCC_OscConfig+0xe00>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800310a:	1d3b      	adds	r3, r7, #4
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	69db      	ldr	r3, [r3, #28]
 8003110:	2b01      	cmp	r3, #1
 8003112:	d101      	bne.n	8003118 <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 8003114:	2301      	movs	r3, #1
 8003116:	e018      	b.n	800314a <HAL_RCC_OscConfig+0xe02>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003118:	4b0e      	ldr	r3, [pc, #56]	; (8003154 <HAL_RCC_OscConfig+0xe0c>)
 800311a:	685b      	ldr	r3, [r3, #4]
 800311c:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003120:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8003124:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003128:	1d3b      	adds	r3, r7, #4
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	6a1b      	ldr	r3, [r3, #32]
 800312e:	429a      	cmp	r2, r3
 8003130:	d108      	bne.n	8003144 <HAL_RCC_OscConfig+0xdfc>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8003132:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8003136:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800313a:	1d3b      	adds	r3, r7, #4
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003140:	429a      	cmp	r2, r3
 8003142:	d001      	beq.n	8003148 <HAL_RCC_OscConfig+0xe00>
#endif
        {
          return HAL_ERROR;
 8003144:	2301      	movs	r3, #1
 8003146:	e000      	b.n	800314a <HAL_RCC_OscConfig+0xe02>
        }
      }
    }
  }

  return HAL_OK;
 8003148:	2300      	movs	r3, #0
}
 800314a:	4618      	mov	r0, r3
 800314c:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8003150:	46bd      	mov	sp, r7
 8003152:	bd80      	pop	{r7, pc}
 8003154:	40021000 	.word	0x40021000

08003158 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003158:	b580      	push	{r7, lr}
 800315a:	b09e      	sub	sp, #120	; 0x78
 800315c:	af00      	add	r7, sp, #0
 800315e:	6078      	str	r0, [r7, #4]
 8003160:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8003162:	2300      	movs	r3, #0
 8003164:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	2b00      	cmp	r3, #0
 800316a:	d101      	bne.n	8003170 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800316c:	2301      	movs	r3, #1
 800316e:	e162      	b.n	8003436 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003170:	4b90      	ldr	r3, [pc, #576]	; (80033b4 <HAL_RCC_ClockConfig+0x25c>)
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	f003 0307 	and.w	r3, r3, #7
 8003178:	683a      	ldr	r2, [r7, #0]
 800317a:	429a      	cmp	r2, r3
 800317c:	d910      	bls.n	80031a0 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800317e:	4b8d      	ldr	r3, [pc, #564]	; (80033b4 <HAL_RCC_ClockConfig+0x25c>)
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	f023 0207 	bic.w	r2, r3, #7
 8003186:	498b      	ldr	r1, [pc, #556]	; (80033b4 <HAL_RCC_ClockConfig+0x25c>)
 8003188:	683b      	ldr	r3, [r7, #0]
 800318a:	4313      	orrs	r3, r2
 800318c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800318e:	4b89      	ldr	r3, [pc, #548]	; (80033b4 <HAL_RCC_ClockConfig+0x25c>)
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f003 0307 	and.w	r3, r3, #7
 8003196:	683a      	ldr	r2, [r7, #0]
 8003198:	429a      	cmp	r2, r3
 800319a:	d001      	beq.n	80031a0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800319c:	2301      	movs	r3, #1
 800319e:	e14a      	b.n	8003436 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	f003 0302 	and.w	r3, r3, #2
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d008      	beq.n	80031be <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80031ac:	4b82      	ldr	r3, [pc, #520]	; (80033b8 <HAL_RCC_ClockConfig+0x260>)
 80031ae:	685b      	ldr	r3, [r3, #4]
 80031b0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	689b      	ldr	r3, [r3, #8]
 80031b8:	497f      	ldr	r1, [pc, #508]	; (80033b8 <HAL_RCC_ClockConfig+0x260>)
 80031ba:	4313      	orrs	r3, r2
 80031bc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	f003 0301 	and.w	r3, r3, #1
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	f000 80dc 	beq.w	8003384 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	685b      	ldr	r3, [r3, #4]
 80031d0:	2b01      	cmp	r3, #1
 80031d2:	d13c      	bne.n	800324e <HAL_RCC_ClockConfig+0xf6>
 80031d4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80031d8:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031da:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80031dc:	fa93 f3a3 	rbit	r3, r3
 80031e0:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 80031e2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80031e4:	fab3 f383 	clz	r3, r3
 80031e8:	b2db      	uxtb	r3, r3
 80031ea:	095b      	lsrs	r3, r3, #5
 80031ec:	b2db      	uxtb	r3, r3
 80031ee:	f043 0301 	orr.w	r3, r3, #1
 80031f2:	b2db      	uxtb	r3, r3
 80031f4:	2b01      	cmp	r3, #1
 80031f6:	d102      	bne.n	80031fe <HAL_RCC_ClockConfig+0xa6>
 80031f8:	4b6f      	ldr	r3, [pc, #444]	; (80033b8 <HAL_RCC_ClockConfig+0x260>)
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	e00f      	b.n	800321e <HAL_RCC_ClockConfig+0xc6>
 80031fe:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003202:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003204:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003206:	fa93 f3a3 	rbit	r3, r3
 800320a:	667b      	str	r3, [r7, #100]	; 0x64
 800320c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003210:	663b      	str	r3, [r7, #96]	; 0x60
 8003212:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003214:	fa93 f3a3 	rbit	r3, r3
 8003218:	65fb      	str	r3, [r7, #92]	; 0x5c
 800321a:	4b67      	ldr	r3, [pc, #412]	; (80033b8 <HAL_RCC_ClockConfig+0x260>)
 800321c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800321e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003222:	65ba      	str	r2, [r7, #88]	; 0x58
 8003224:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003226:	fa92 f2a2 	rbit	r2, r2
 800322a:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 800322c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800322e:	fab2 f282 	clz	r2, r2
 8003232:	b2d2      	uxtb	r2, r2
 8003234:	f042 0220 	orr.w	r2, r2, #32
 8003238:	b2d2      	uxtb	r2, r2
 800323a:	f002 021f 	and.w	r2, r2, #31
 800323e:	2101      	movs	r1, #1
 8003240:	fa01 f202 	lsl.w	r2, r1, r2
 8003244:	4013      	ands	r3, r2
 8003246:	2b00      	cmp	r3, #0
 8003248:	d17b      	bne.n	8003342 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800324a:	2301      	movs	r3, #1
 800324c:	e0f3      	b.n	8003436 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	685b      	ldr	r3, [r3, #4]
 8003252:	2b02      	cmp	r3, #2
 8003254:	d13c      	bne.n	80032d0 <HAL_RCC_ClockConfig+0x178>
 8003256:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800325a:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800325c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800325e:	fa93 f3a3 	rbit	r3, r3
 8003262:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8003264:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003266:	fab3 f383 	clz	r3, r3
 800326a:	b2db      	uxtb	r3, r3
 800326c:	095b      	lsrs	r3, r3, #5
 800326e:	b2db      	uxtb	r3, r3
 8003270:	f043 0301 	orr.w	r3, r3, #1
 8003274:	b2db      	uxtb	r3, r3
 8003276:	2b01      	cmp	r3, #1
 8003278:	d102      	bne.n	8003280 <HAL_RCC_ClockConfig+0x128>
 800327a:	4b4f      	ldr	r3, [pc, #316]	; (80033b8 <HAL_RCC_ClockConfig+0x260>)
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	e00f      	b.n	80032a0 <HAL_RCC_ClockConfig+0x148>
 8003280:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003284:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003286:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003288:	fa93 f3a3 	rbit	r3, r3
 800328c:	647b      	str	r3, [r7, #68]	; 0x44
 800328e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003292:	643b      	str	r3, [r7, #64]	; 0x40
 8003294:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003296:	fa93 f3a3 	rbit	r3, r3
 800329a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800329c:	4b46      	ldr	r3, [pc, #280]	; (80033b8 <HAL_RCC_ClockConfig+0x260>)
 800329e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032a0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80032a4:	63ba      	str	r2, [r7, #56]	; 0x38
 80032a6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80032a8:	fa92 f2a2 	rbit	r2, r2
 80032ac:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 80032ae:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80032b0:	fab2 f282 	clz	r2, r2
 80032b4:	b2d2      	uxtb	r2, r2
 80032b6:	f042 0220 	orr.w	r2, r2, #32
 80032ba:	b2d2      	uxtb	r2, r2
 80032bc:	f002 021f 	and.w	r2, r2, #31
 80032c0:	2101      	movs	r1, #1
 80032c2:	fa01 f202 	lsl.w	r2, r1, r2
 80032c6:	4013      	ands	r3, r2
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d13a      	bne.n	8003342 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80032cc:	2301      	movs	r3, #1
 80032ce:	e0b2      	b.n	8003436 <HAL_RCC_ClockConfig+0x2de>
 80032d0:	2302      	movs	r3, #2
 80032d2:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80032d6:	fa93 f3a3 	rbit	r3, r3
 80032da:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 80032dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80032de:	fab3 f383 	clz	r3, r3
 80032e2:	b2db      	uxtb	r3, r3
 80032e4:	095b      	lsrs	r3, r3, #5
 80032e6:	b2db      	uxtb	r3, r3
 80032e8:	f043 0301 	orr.w	r3, r3, #1
 80032ec:	b2db      	uxtb	r3, r3
 80032ee:	2b01      	cmp	r3, #1
 80032f0:	d102      	bne.n	80032f8 <HAL_RCC_ClockConfig+0x1a0>
 80032f2:	4b31      	ldr	r3, [pc, #196]	; (80033b8 <HAL_RCC_ClockConfig+0x260>)
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	e00d      	b.n	8003314 <HAL_RCC_ClockConfig+0x1bc>
 80032f8:	2302      	movs	r3, #2
 80032fa:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80032fe:	fa93 f3a3 	rbit	r3, r3
 8003302:	627b      	str	r3, [r7, #36]	; 0x24
 8003304:	2302      	movs	r3, #2
 8003306:	623b      	str	r3, [r7, #32]
 8003308:	6a3b      	ldr	r3, [r7, #32]
 800330a:	fa93 f3a3 	rbit	r3, r3
 800330e:	61fb      	str	r3, [r7, #28]
 8003310:	4b29      	ldr	r3, [pc, #164]	; (80033b8 <HAL_RCC_ClockConfig+0x260>)
 8003312:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003314:	2202      	movs	r2, #2
 8003316:	61ba      	str	r2, [r7, #24]
 8003318:	69ba      	ldr	r2, [r7, #24]
 800331a:	fa92 f2a2 	rbit	r2, r2
 800331e:	617a      	str	r2, [r7, #20]
  return result;
 8003320:	697a      	ldr	r2, [r7, #20]
 8003322:	fab2 f282 	clz	r2, r2
 8003326:	b2d2      	uxtb	r2, r2
 8003328:	f042 0220 	orr.w	r2, r2, #32
 800332c:	b2d2      	uxtb	r2, r2
 800332e:	f002 021f 	and.w	r2, r2, #31
 8003332:	2101      	movs	r1, #1
 8003334:	fa01 f202 	lsl.w	r2, r1, r2
 8003338:	4013      	ands	r3, r2
 800333a:	2b00      	cmp	r3, #0
 800333c:	d101      	bne.n	8003342 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800333e:	2301      	movs	r3, #1
 8003340:	e079      	b.n	8003436 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003342:	4b1d      	ldr	r3, [pc, #116]	; (80033b8 <HAL_RCC_ClockConfig+0x260>)
 8003344:	685b      	ldr	r3, [r3, #4]
 8003346:	f023 0203 	bic.w	r2, r3, #3
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	685b      	ldr	r3, [r3, #4]
 800334e:	491a      	ldr	r1, [pc, #104]	; (80033b8 <HAL_RCC_ClockConfig+0x260>)
 8003350:	4313      	orrs	r3, r2
 8003352:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003354:	f7fe fb74 	bl	8001a40 <HAL_GetTick>
 8003358:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800335a:	e00a      	b.n	8003372 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800335c:	f7fe fb70 	bl	8001a40 <HAL_GetTick>
 8003360:	4602      	mov	r2, r0
 8003362:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003364:	1ad3      	subs	r3, r2, r3
 8003366:	f241 3288 	movw	r2, #5000	; 0x1388
 800336a:	4293      	cmp	r3, r2
 800336c:	d901      	bls.n	8003372 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 800336e:	2303      	movs	r3, #3
 8003370:	e061      	b.n	8003436 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003372:	4b11      	ldr	r3, [pc, #68]	; (80033b8 <HAL_RCC_ClockConfig+0x260>)
 8003374:	685b      	ldr	r3, [r3, #4]
 8003376:	f003 020c 	and.w	r2, r3, #12
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	685b      	ldr	r3, [r3, #4]
 800337e:	009b      	lsls	r3, r3, #2
 8003380:	429a      	cmp	r2, r3
 8003382:	d1eb      	bne.n	800335c <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003384:	4b0b      	ldr	r3, [pc, #44]	; (80033b4 <HAL_RCC_ClockConfig+0x25c>)
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	f003 0307 	and.w	r3, r3, #7
 800338c:	683a      	ldr	r2, [r7, #0]
 800338e:	429a      	cmp	r2, r3
 8003390:	d214      	bcs.n	80033bc <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003392:	4b08      	ldr	r3, [pc, #32]	; (80033b4 <HAL_RCC_ClockConfig+0x25c>)
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	f023 0207 	bic.w	r2, r3, #7
 800339a:	4906      	ldr	r1, [pc, #24]	; (80033b4 <HAL_RCC_ClockConfig+0x25c>)
 800339c:	683b      	ldr	r3, [r7, #0]
 800339e:	4313      	orrs	r3, r2
 80033a0:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80033a2:	4b04      	ldr	r3, [pc, #16]	; (80033b4 <HAL_RCC_ClockConfig+0x25c>)
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	f003 0307 	and.w	r3, r3, #7
 80033aa:	683a      	ldr	r2, [r7, #0]
 80033ac:	429a      	cmp	r2, r3
 80033ae:	d005      	beq.n	80033bc <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 80033b0:	2301      	movs	r3, #1
 80033b2:	e040      	b.n	8003436 <HAL_RCC_ClockConfig+0x2de>
 80033b4:	40022000 	.word	0x40022000
 80033b8:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	f003 0304 	and.w	r3, r3, #4
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d008      	beq.n	80033da <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80033c8:	4b1d      	ldr	r3, [pc, #116]	; (8003440 <HAL_RCC_ClockConfig+0x2e8>)
 80033ca:	685b      	ldr	r3, [r3, #4]
 80033cc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	68db      	ldr	r3, [r3, #12]
 80033d4:	491a      	ldr	r1, [pc, #104]	; (8003440 <HAL_RCC_ClockConfig+0x2e8>)
 80033d6:	4313      	orrs	r3, r2
 80033d8:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	f003 0308 	and.w	r3, r3, #8
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d009      	beq.n	80033fa <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80033e6:	4b16      	ldr	r3, [pc, #88]	; (8003440 <HAL_RCC_ClockConfig+0x2e8>)
 80033e8:	685b      	ldr	r3, [r3, #4]
 80033ea:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	691b      	ldr	r3, [r3, #16]
 80033f2:	00db      	lsls	r3, r3, #3
 80033f4:	4912      	ldr	r1, [pc, #72]	; (8003440 <HAL_RCC_ClockConfig+0x2e8>)
 80033f6:	4313      	orrs	r3, r2
 80033f8:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80033fa:	f000 f829 	bl	8003450 <HAL_RCC_GetSysClockFreq>
 80033fe:	4601      	mov	r1, r0
 8003400:	4b0f      	ldr	r3, [pc, #60]	; (8003440 <HAL_RCC_ClockConfig+0x2e8>)
 8003402:	685b      	ldr	r3, [r3, #4]
 8003404:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003408:	22f0      	movs	r2, #240	; 0xf0
 800340a:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800340c:	693a      	ldr	r2, [r7, #16]
 800340e:	fa92 f2a2 	rbit	r2, r2
 8003412:	60fa      	str	r2, [r7, #12]
  return result;
 8003414:	68fa      	ldr	r2, [r7, #12]
 8003416:	fab2 f282 	clz	r2, r2
 800341a:	b2d2      	uxtb	r2, r2
 800341c:	40d3      	lsrs	r3, r2
 800341e:	4a09      	ldr	r2, [pc, #36]	; (8003444 <HAL_RCC_ClockConfig+0x2ec>)
 8003420:	5cd3      	ldrb	r3, [r2, r3]
 8003422:	fa21 f303 	lsr.w	r3, r1, r3
 8003426:	4a08      	ldr	r2, [pc, #32]	; (8003448 <HAL_RCC_ClockConfig+0x2f0>)
 8003428:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 800342a:	4b08      	ldr	r3, [pc, #32]	; (800344c <HAL_RCC_ClockConfig+0x2f4>)
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	4618      	mov	r0, r3
 8003430:	f7fe f964 	bl	80016fc <HAL_InitTick>
  
  return HAL_OK;
 8003434:	2300      	movs	r3, #0
}
 8003436:	4618      	mov	r0, r3
 8003438:	3778      	adds	r7, #120	; 0x78
 800343a:	46bd      	mov	sp, r7
 800343c:	bd80      	pop	{r7, pc}
 800343e:	bf00      	nop
 8003440:	40021000 	.word	0x40021000
 8003444:	08008774 	.word	0x08008774
 8003448:	2000015c 	.word	0x2000015c
 800344c:	20000160 	.word	0x20000160

08003450 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003450:	b480      	push	{r7}
 8003452:	b08b      	sub	sp, #44	; 0x2c
 8003454:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003456:	2300      	movs	r3, #0
 8003458:	61fb      	str	r3, [r7, #28]
 800345a:	2300      	movs	r3, #0
 800345c:	61bb      	str	r3, [r7, #24]
 800345e:	2300      	movs	r3, #0
 8003460:	627b      	str	r3, [r7, #36]	; 0x24
 8003462:	2300      	movs	r3, #0
 8003464:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8003466:	2300      	movs	r3, #0
 8003468:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 800346a:	4b29      	ldr	r3, [pc, #164]	; (8003510 <HAL_RCC_GetSysClockFreq+0xc0>)
 800346c:	685b      	ldr	r3, [r3, #4]
 800346e:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003470:	69fb      	ldr	r3, [r7, #28]
 8003472:	f003 030c 	and.w	r3, r3, #12
 8003476:	2b04      	cmp	r3, #4
 8003478:	d002      	beq.n	8003480 <HAL_RCC_GetSysClockFreq+0x30>
 800347a:	2b08      	cmp	r3, #8
 800347c:	d003      	beq.n	8003486 <HAL_RCC_GetSysClockFreq+0x36>
 800347e:	e03c      	b.n	80034fa <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003480:	4b24      	ldr	r3, [pc, #144]	; (8003514 <HAL_RCC_GetSysClockFreq+0xc4>)
 8003482:	623b      	str	r3, [r7, #32]
      break;
 8003484:	e03c      	b.n	8003500 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8003486:	69fb      	ldr	r3, [r7, #28]
 8003488:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 800348c:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8003490:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003492:	68ba      	ldr	r2, [r7, #8]
 8003494:	fa92 f2a2 	rbit	r2, r2
 8003498:	607a      	str	r2, [r7, #4]
  return result;
 800349a:	687a      	ldr	r2, [r7, #4]
 800349c:	fab2 f282 	clz	r2, r2
 80034a0:	b2d2      	uxtb	r2, r2
 80034a2:	40d3      	lsrs	r3, r2
 80034a4:	4a1c      	ldr	r2, [pc, #112]	; (8003518 <HAL_RCC_GetSysClockFreq+0xc8>)
 80034a6:	5cd3      	ldrb	r3, [r2, r3]
 80034a8:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80034aa:	4b19      	ldr	r3, [pc, #100]	; (8003510 <HAL_RCC_GetSysClockFreq+0xc0>)
 80034ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034ae:	f003 030f 	and.w	r3, r3, #15
 80034b2:	220f      	movs	r2, #15
 80034b4:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034b6:	693a      	ldr	r2, [r7, #16]
 80034b8:	fa92 f2a2 	rbit	r2, r2
 80034bc:	60fa      	str	r2, [r7, #12]
  return result;
 80034be:	68fa      	ldr	r2, [r7, #12]
 80034c0:	fab2 f282 	clz	r2, r2
 80034c4:	b2d2      	uxtb	r2, r2
 80034c6:	40d3      	lsrs	r3, r2
 80034c8:	4a14      	ldr	r2, [pc, #80]	; (800351c <HAL_RCC_GetSysClockFreq+0xcc>)
 80034ca:	5cd3      	ldrb	r3, [r2, r3]
 80034cc:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 80034ce:	69fb      	ldr	r3, [r7, #28]
 80034d0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d008      	beq.n	80034ea <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80034d8:	4a0e      	ldr	r2, [pc, #56]	; (8003514 <HAL_RCC_GetSysClockFreq+0xc4>)
 80034da:	69bb      	ldr	r3, [r7, #24]
 80034dc:	fbb2 f2f3 	udiv	r2, r2, r3
 80034e0:	697b      	ldr	r3, [r7, #20]
 80034e2:	fb02 f303 	mul.w	r3, r2, r3
 80034e6:	627b      	str	r3, [r7, #36]	; 0x24
 80034e8:	e004      	b.n	80034f4 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 80034ea:	697b      	ldr	r3, [r7, #20]
 80034ec:	4a0c      	ldr	r2, [pc, #48]	; (8003520 <HAL_RCC_GetSysClockFreq+0xd0>)
 80034ee:	fb02 f303 	mul.w	r3, r2, r3
 80034f2:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 80034f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034f6:	623b      	str	r3, [r7, #32]
      break;
 80034f8:	e002      	b.n	8003500 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80034fa:	4b06      	ldr	r3, [pc, #24]	; (8003514 <HAL_RCC_GetSysClockFreq+0xc4>)
 80034fc:	623b      	str	r3, [r7, #32]
      break;
 80034fe:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003500:	6a3b      	ldr	r3, [r7, #32]
}
 8003502:	4618      	mov	r0, r3
 8003504:	372c      	adds	r7, #44	; 0x2c
 8003506:	46bd      	mov	sp, r7
 8003508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800350c:	4770      	bx	lr
 800350e:	bf00      	nop
 8003510:	40021000 	.word	0x40021000
 8003514:	007a1200 	.word	0x007a1200
 8003518:	0800878c 	.word	0x0800878c
 800351c:	0800879c 	.word	0x0800879c
 8003520:	003d0900 	.word	0x003d0900

08003524 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003524:	b480      	push	{r7}
 8003526:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003528:	4b03      	ldr	r3, [pc, #12]	; (8003538 <HAL_RCC_GetHCLKFreq+0x14>)
 800352a:	681b      	ldr	r3, [r3, #0]
}
 800352c:	4618      	mov	r0, r3
 800352e:	46bd      	mov	sp, r7
 8003530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003534:	4770      	bx	lr
 8003536:	bf00      	nop
 8003538:	2000015c 	.word	0x2000015c

0800353c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800353c:	b580      	push	{r7, lr}
 800353e:	b082      	sub	sp, #8
 8003540:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8003542:	f7ff ffef 	bl	8003524 <HAL_RCC_GetHCLKFreq>
 8003546:	4601      	mov	r1, r0
 8003548:	4b0b      	ldr	r3, [pc, #44]	; (8003578 <HAL_RCC_GetPCLK2Freq+0x3c>)
 800354a:	685b      	ldr	r3, [r3, #4]
 800354c:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8003550:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8003554:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003556:	687a      	ldr	r2, [r7, #4]
 8003558:	fa92 f2a2 	rbit	r2, r2
 800355c:	603a      	str	r2, [r7, #0]
  return result;
 800355e:	683a      	ldr	r2, [r7, #0]
 8003560:	fab2 f282 	clz	r2, r2
 8003564:	b2d2      	uxtb	r2, r2
 8003566:	40d3      	lsrs	r3, r2
 8003568:	4a04      	ldr	r2, [pc, #16]	; (800357c <HAL_RCC_GetPCLK2Freq+0x40>)
 800356a:	5cd3      	ldrb	r3, [r2, r3]
 800356c:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8003570:	4618      	mov	r0, r3
 8003572:	3708      	adds	r7, #8
 8003574:	46bd      	mov	sp, r7
 8003576:	bd80      	pop	{r7, pc}
 8003578:	40021000 	.word	0x40021000
 800357c:	08008784 	.word	0x08008784

08003580 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003580:	b480      	push	{r7}
 8003582:	b083      	sub	sp, #12
 8003584:	af00      	add	r7, sp, #0
 8003586:	6078      	str	r0, [r7, #4]
 8003588:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	220f      	movs	r2, #15
 800358e:	601a      	str	r2, [r3, #0]
  
  /* Get the SYSCLK configuration --------------------------------------------*/ 
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003590:	4b12      	ldr	r3, [pc, #72]	; (80035dc <HAL_RCC_GetClockConfig+0x5c>)
 8003592:	685b      	ldr	r3, [r3, #4]
 8003594:	f003 0203 	and.w	r2, r3, #3
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	605a      	str	r2, [r3, #4]
  
  /* Get the HCLK configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 800359c:	4b0f      	ldr	r3, [pc, #60]	; (80035dc <HAL_RCC_GetClockConfig+0x5c>)
 800359e:	685b      	ldr	r3, [r3, #4]
 80035a0:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	609a      	str	r2, [r3, #8]
  
  /* Get the APB1 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);   
 80035a8:	4b0c      	ldr	r3, [pc, #48]	; (80035dc <HAL_RCC_GetClockConfig+0x5c>)
 80035aa:	685b      	ldr	r3, [r3, #4]
 80035ac:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	60da      	str	r2, [r3, #12]
  
  /* Get the APB2 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80035b4:	4b09      	ldr	r3, [pc, #36]	; (80035dc <HAL_RCC_GetClockConfig+0x5c>)
 80035b6:	685b      	ldr	r3, [r3, #4]
 80035b8:	08db      	lsrs	r3, r3, #3
 80035ba:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	611a      	str	r2, [r3, #16]
  
  /* Get the Flash Wait State (Latency) configuration ------------------------*/   
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY); 
 80035c2:	4b07      	ldr	r3, [pc, #28]	; (80035e0 <HAL_RCC_GetClockConfig+0x60>)
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f003 0207 	and.w	r2, r3, #7
 80035ca:	683b      	ldr	r3, [r7, #0]
 80035cc:	601a      	str	r2, [r3, #0]
}
 80035ce:	bf00      	nop
 80035d0:	370c      	adds	r7, #12
 80035d2:	46bd      	mov	sp, r7
 80035d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d8:	4770      	bx	lr
 80035da:	bf00      	nop
 80035dc:	40021000 	.word	0x40021000
 80035e0:	40022000 	.word	0x40022000

080035e4 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80035e4:	b580      	push	{r7, lr}
 80035e6:	b092      	sub	sp, #72	; 0x48
 80035e8:	af00      	add	r7, sp, #0
 80035ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80035ec:	2300      	movs	r3, #0
 80035ee:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 80035f0:	2300      	movs	r3, #0
 80035f2:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 80035f4:	2300      	movs	r3, #0
 80035f6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003602:	2b00      	cmp	r3, #0
 8003604:	f000 80d4 	beq.w	80037b0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003608:	4b4e      	ldr	r3, [pc, #312]	; (8003744 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800360a:	69db      	ldr	r3, [r3, #28]
 800360c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003610:	2b00      	cmp	r3, #0
 8003612:	d10e      	bne.n	8003632 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003614:	4b4b      	ldr	r3, [pc, #300]	; (8003744 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003616:	69db      	ldr	r3, [r3, #28]
 8003618:	4a4a      	ldr	r2, [pc, #296]	; (8003744 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800361a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800361e:	61d3      	str	r3, [r2, #28]
 8003620:	4b48      	ldr	r3, [pc, #288]	; (8003744 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003622:	69db      	ldr	r3, [r3, #28]
 8003624:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003628:	60bb      	str	r3, [r7, #8]
 800362a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800362c:	2301      	movs	r3, #1
 800362e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003632:	4b45      	ldr	r3, [pc, #276]	; (8003748 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800363a:	2b00      	cmp	r3, #0
 800363c:	d118      	bne.n	8003670 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800363e:	4b42      	ldr	r3, [pc, #264]	; (8003748 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	4a41      	ldr	r2, [pc, #260]	; (8003748 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003644:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003648:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800364a:	f7fe f9f9 	bl	8001a40 <HAL_GetTick>
 800364e:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003650:	e008      	b.n	8003664 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003652:	f7fe f9f5 	bl	8001a40 <HAL_GetTick>
 8003656:	4602      	mov	r2, r0
 8003658:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800365a:	1ad3      	subs	r3, r2, r3
 800365c:	2b64      	cmp	r3, #100	; 0x64
 800365e:	d901      	bls.n	8003664 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8003660:	2303      	movs	r3, #3
 8003662:	e169      	b.n	8003938 <HAL_RCCEx_PeriphCLKConfig+0x354>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003664:	4b38      	ldr	r3, [pc, #224]	; (8003748 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800366c:	2b00      	cmp	r3, #0
 800366e:	d0f0      	beq.n	8003652 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003670:	4b34      	ldr	r3, [pc, #208]	; (8003744 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003672:	6a1b      	ldr	r3, [r3, #32]
 8003674:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003678:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800367a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800367c:	2b00      	cmp	r3, #0
 800367e:	f000 8084 	beq.w	800378a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	685b      	ldr	r3, [r3, #4]
 8003686:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800368a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800368c:	429a      	cmp	r2, r3
 800368e:	d07c      	beq.n	800378a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003690:	4b2c      	ldr	r3, [pc, #176]	; (8003744 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003692:	6a1b      	ldr	r3, [r3, #32]
 8003694:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003698:	63fb      	str	r3, [r7, #60]	; 0x3c
 800369a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800369e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036a2:	fa93 f3a3 	rbit	r3, r3
 80036a6:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 80036a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80036aa:	fab3 f383 	clz	r3, r3
 80036ae:	b2db      	uxtb	r3, r3
 80036b0:	461a      	mov	r2, r3
 80036b2:	4b26      	ldr	r3, [pc, #152]	; (800374c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80036b4:	4413      	add	r3, r2
 80036b6:	009b      	lsls	r3, r3, #2
 80036b8:	461a      	mov	r2, r3
 80036ba:	2301      	movs	r3, #1
 80036bc:	6013      	str	r3, [r2, #0]
 80036be:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80036c2:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80036c6:	fa93 f3a3 	rbit	r3, r3
 80036ca:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80036cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 80036ce:	fab3 f383 	clz	r3, r3
 80036d2:	b2db      	uxtb	r3, r3
 80036d4:	461a      	mov	r2, r3
 80036d6:	4b1d      	ldr	r3, [pc, #116]	; (800374c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80036d8:	4413      	add	r3, r2
 80036da:	009b      	lsls	r3, r3, #2
 80036dc:	461a      	mov	r2, r3
 80036de:	2300      	movs	r3, #0
 80036e0:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80036e2:	4a18      	ldr	r2, [pc, #96]	; (8003744 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80036e4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80036e6:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80036e8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80036ea:	f003 0301 	and.w	r3, r3, #1
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d04b      	beq.n	800378a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036f2:	f7fe f9a5 	bl	8001a40 <HAL_GetTick>
 80036f6:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80036f8:	e00a      	b.n	8003710 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80036fa:	f7fe f9a1 	bl	8001a40 <HAL_GetTick>
 80036fe:	4602      	mov	r2, r0
 8003700:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003702:	1ad3      	subs	r3, r2, r3
 8003704:	f241 3288 	movw	r2, #5000	; 0x1388
 8003708:	4293      	cmp	r3, r2
 800370a:	d901      	bls.n	8003710 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 800370c:	2303      	movs	r3, #3
 800370e:	e113      	b.n	8003938 <HAL_RCCEx_PeriphCLKConfig+0x354>
 8003710:	2302      	movs	r3, #2
 8003712:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003714:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003716:	fa93 f3a3 	rbit	r3, r3
 800371a:	627b      	str	r3, [r7, #36]	; 0x24
 800371c:	2302      	movs	r3, #2
 800371e:	623b      	str	r3, [r7, #32]
 8003720:	6a3b      	ldr	r3, [r7, #32]
 8003722:	fa93 f3a3 	rbit	r3, r3
 8003726:	61fb      	str	r3, [r7, #28]
  return result;
 8003728:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800372a:	fab3 f383 	clz	r3, r3
 800372e:	b2db      	uxtb	r3, r3
 8003730:	095b      	lsrs	r3, r3, #5
 8003732:	b2db      	uxtb	r3, r3
 8003734:	f043 0302 	orr.w	r3, r3, #2
 8003738:	b2db      	uxtb	r3, r3
 800373a:	2b02      	cmp	r3, #2
 800373c:	d108      	bne.n	8003750 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 800373e:	4b01      	ldr	r3, [pc, #4]	; (8003744 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003740:	6a1b      	ldr	r3, [r3, #32]
 8003742:	e00d      	b.n	8003760 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8003744:	40021000 	.word	0x40021000
 8003748:	40007000 	.word	0x40007000
 800374c:	10908100 	.word	0x10908100
 8003750:	2302      	movs	r3, #2
 8003752:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003754:	69bb      	ldr	r3, [r7, #24]
 8003756:	fa93 f3a3 	rbit	r3, r3
 800375a:	617b      	str	r3, [r7, #20]
 800375c:	4b78      	ldr	r3, [pc, #480]	; (8003940 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800375e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003760:	2202      	movs	r2, #2
 8003762:	613a      	str	r2, [r7, #16]
 8003764:	693a      	ldr	r2, [r7, #16]
 8003766:	fa92 f2a2 	rbit	r2, r2
 800376a:	60fa      	str	r2, [r7, #12]
  return result;
 800376c:	68fa      	ldr	r2, [r7, #12]
 800376e:	fab2 f282 	clz	r2, r2
 8003772:	b2d2      	uxtb	r2, r2
 8003774:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003778:	b2d2      	uxtb	r2, r2
 800377a:	f002 021f 	and.w	r2, r2, #31
 800377e:	2101      	movs	r1, #1
 8003780:	fa01 f202 	lsl.w	r2, r1, r2
 8003784:	4013      	ands	r3, r2
 8003786:	2b00      	cmp	r3, #0
 8003788:	d0b7      	beq.n	80036fa <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 800378a:	4b6d      	ldr	r3, [pc, #436]	; (8003940 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800378c:	6a1b      	ldr	r3, [r3, #32]
 800378e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	685b      	ldr	r3, [r3, #4]
 8003796:	496a      	ldr	r1, [pc, #424]	; (8003940 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003798:	4313      	orrs	r3, r2
 800379a:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800379c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80037a0:	2b01      	cmp	r3, #1
 80037a2:	d105      	bne.n	80037b0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80037a4:	4b66      	ldr	r3, [pc, #408]	; (8003940 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80037a6:	69db      	ldr	r3, [r3, #28]
 80037a8:	4a65      	ldr	r2, [pc, #404]	; (8003940 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80037aa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80037ae:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	f003 0301 	and.w	r3, r3, #1
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d008      	beq.n	80037ce <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80037bc:	4b60      	ldr	r3, [pc, #384]	; (8003940 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80037be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037c0:	f023 0203 	bic.w	r2, r3, #3
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	689b      	ldr	r3, [r3, #8]
 80037c8:	495d      	ldr	r1, [pc, #372]	; (8003940 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80037ca:	4313      	orrs	r3, r2
 80037cc:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	f003 0302 	and.w	r3, r3, #2
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d008      	beq.n	80037ec <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80037da:	4b59      	ldr	r3, [pc, #356]	; (8003940 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80037dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037de:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	68db      	ldr	r3, [r3, #12]
 80037e6:	4956      	ldr	r1, [pc, #344]	; (8003940 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80037e8:	4313      	orrs	r3, r2
 80037ea:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	f003 0304 	and.w	r3, r3, #4
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d008      	beq.n	800380a <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80037f8:	4b51      	ldr	r3, [pc, #324]	; (8003940 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80037fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037fc:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	691b      	ldr	r3, [r3, #16]
 8003804:	494e      	ldr	r1, [pc, #312]	; (8003940 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003806:	4313      	orrs	r3, r2
 8003808:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	f003 0320 	and.w	r3, r3, #32
 8003812:	2b00      	cmp	r3, #0
 8003814:	d008      	beq.n	8003828 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003816:	4b4a      	ldr	r3, [pc, #296]	; (8003940 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003818:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800381a:	f023 0210 	bic.w	r2, r3, #16
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	69db      	ldr	r3, [r3, #28]
 8003822:	4947      	ldr	r1, [pc, #284]	; (8003940 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003824:	4313      	orrs	r3, r2
 8003826:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003830:	2b00      	cmp	r3, #0
 8003832:	d008      	beq.n	8003846 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8003834:	4b42      	ldr	r3, [pc, #264]	; (8003940 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003836:	685b      	ldr	r3, [r3, #4]
 8003838:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003840:	493f      	ldr	r1, [pc, #252]	; (8003940 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003842:	4313      	orrs	r3, r2
 8003844:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800384e:	2b00      	cmp	r3, #0
 8003850:	d008      	beq.n	8003864 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003852:	4b3b      	ldr	r3, [pc, #236]	; (8003940 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003854:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003856:	f023 0220 	bic.w	r2, r3, #32
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	6a1b      	ldr	r3, [r3, #32]
 800385e:	4938      	ldr	r1, [pc, #224]	; (8003940 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003860:	4313      	orrs	r3, r2
 8003862:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	f003 0308 	and.w	r3, r3, #8
 800386c:	2b00      	cmp	r3, #0
 800386e:	d008      	beq.n	8003882 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003870:	4b33      	ldr	r3, [pc, #204]	; (8003940 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003872:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003874:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	695b      	ldr	r3, [r3, #20]
 800387c:	4930      	ldr	r1, [pc, #192]	; (8003940 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800387e:	4313      	orrs	r3, r2
 8003880:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	f003 0310 	and.w	r3, r3, #16
 800388a:	2b00      	cmp	r3, #0
 800388c:	d008      	beq.n	80038a0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800388e:	4b2c      	ldr	r3, [pc, #176]	; (8003940 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003890:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003892:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	699b      	ldr	r3, [r3, #24]
 800389a:	4929      	ldr	r1, [pc, #164]	; (8003940 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800389c:	4313      	orrs	r3, r2
 800389e:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d008      	beq.n	80038be <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80038ac:	4b24      	ldr	r3, [pc, #144]	; (8003940 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80038ae:	685b      	ldr	r3, [r3, #4]
 80038b0:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038b8:	4921      	ldr	r1, [pc, #132]	; (8003940 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80038ba:	4313      	orrs	r3, r2
 80038bc:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d008      	beq.n	80038dc <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80038ca:	4b1d      	ldr	r3, [pc, #116]	; (8003940 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80038cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038ce:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038d6:	491a      	ldr	r1, [pc, #104]	; (8003940 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80038d8:	4313      	orrs	r3, r2
 80038da:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d008      	beq.n	80038fa <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 80038e8:	4b15      	ldr	r3, [pc, #84]	; (8003940 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80038ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038ec:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038f4:	4912      	ldr	r1, [pc, #72]	; (8003940 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80038f6:	4313      	orrs	r3, r2
 80038f8:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003902:	2b00      	cmp	r3, #0
 8003904:	d008      	beq.n	8003918 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8003906:	4b0e      	ldr	r3, [pc, #56]	; (8003940 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003908:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800390a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003912:	490b      	ldr	r1, [pc, #44]	; (8003940 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003914:	4313      	orrs	r3, r2
 8003916:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003920:	2b00      	cmp	r3, #0
 8003922:	d008      	beq.n	8003936 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8003924:	4b06      	ldr	r3, [pc, #24]	; (8003940 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003926:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003928:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003930:	4903      	ldr	r1, [pc, #12]	; (8003940 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003932:	4313      	orrs	r3, r2
 8003934:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8003936:	2300      	movs	r3, #0
}
 8003938:	4618      	mov	r0, r3
 800393a:	3748      	adds	r7, #72	; 0x48
 800393c:	46bd      	mov	sp, r7
 800393e:	bd80      	pop	{r7, pc}
 8003940:	40021000 	.word	0x40021000

08003944 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003944:	b580      	push	{r7, lr}
 8003946:	b084      	sub	sp, #16
 8003948:	af00      	add	r7, sp, #0
 800394a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	2b00      	cmp	r3, #0
 8003950:	d101      	bne.n	8003956 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003952:	2301      	movs	r3, #1
 8003954:	e09d      	b.n	8003a92 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800395a:	2b00      	cmp	r3, #0
 800395c:	d108      	bne.n	8003970 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	685b      	ldr	r3, [r3, #4]
 8003962:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003966:	d009      	beq.n	800397c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	2200      	movs	r2, #0
 800396c:	61da      	str	r2, [r3, #28]
 800396e:	e005      	b.n	800397c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	2200      	movs	r2, #0
 8003974:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	2200      	movs	r2, #0
 800397a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	2200      	movs	r2, #0
 8003980:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003988:	b2db      	uxtb	r3, r3
 800398a:	2b00      	cmp	r3, #0
 800398c:	d106      	bne.n	800399c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	2200      	movs	r2, #0
 8003992:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003996:	6878      	ldr	r0, [r7, #4]
 8003998:	f7fd fe2a 	bl	80015f0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	2202      	movs	r2, #2
 80039a0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	681a      	ldr	r2, [r3, #0]
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80039b2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	68db      	ldr	r3, [r3, #12]
 80039b8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80039bc:	d902      	bls.n	80039c4 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80039be:	2300      	movs	r3, #0
 80039c0:	60fb      	str	r3, [r7, #12]
 80039c2:	e002      	b.n	80039ca <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80039c4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80039c8:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	68db      	ldr	r3, [r3, #12]
 80039ce:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 80039d2:	d007      	beq.n	80039e4 <HAL_SPI_Init+0xa0>
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	68db      	ldr	r3, [r3, #12]
 80039d8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80039dc:	d002      	beq.n	80039e4 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	2200      	movs	r2, #0
 80039e2:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	685b      	ldr	r3, [r3, #4]
 80039e8:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	689b      	ldr	r3, [r3, #8]
 80039f0:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80039f4:	431a      	orrs	r2, r3
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	691b      	ldr	r3, [r3, #16]
 80039fa:	f003 0302 	and.w	r3, r3, #2
 80039fe:	431a      	orrs	r2, r3
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	695b      	ldr	r3, [r3, #20]
 8003a04:	f003 0301 	and.w	r3, r3, #1
 8003a08:	431a      	orrs	r2, r3
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	699b      	ldr	r3, [r3, #24]
 8003a0e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003a12:	431a      	orrs	r2, r3
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	69db      	ldr	r3, [r3, #28]
 8003a18:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003a1c:	431a      	orrs	r2, r3
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	6a1b      	ldr	r3, [r3, #32]
 8003a22:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a26:	ea42 0103 	orr.w	r1, r2, r3
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a2e:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	430a      	orrs	r2, r1
 8003a38:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	699b      	ldr	r3, [r3, #24]
 8003a3e:	0c1b      	lsrs	r3, r3, #16
 8003a40:	f003 0204 	and.w	r2, r3, #4
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a48:	f003 0310 	and.w	r3, r3, #16
 8003a4c:	431a      	orrs	r2, r3
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003a52:	f003 0308 	and.w	r3, r3, #8
 8003a56:	431a      	orrs	r2, r3
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	68db      	ldr	r3, [r3, #12]
 8003a5c:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8003a60:	ea42 0103 	orr.w	r1, r2, r3
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	430a      	orrs	r2, r1
 8003a70:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	69da      	ldr	r2, [r3, #28]
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003a80:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	2200      	movs	r2, #0
 8003a86:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	2201      	movs	r2, #1
 8003a8c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8003a90:	2300      	movs	r3, #0
}
 8003a92:	4618      	mov	r0, r3
 8003a94:	3710      	adds	r7, #16
 8003a96:	46bd      	mov	sp, r7
 8003a98:	bd80      	pop	{r7, pc}

08003a9a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003a9a:	b580      	push	{r7, lr}
 8003a9c:	b082      	sub	sp, #8
 8003a9e:	af00      	add	r7, sp, #0
 8003aa0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d101      	bne.n	8003aac <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003aa8:	2301      	movs	r3, #1
 8003aaa:	e049      	b.n	8003b40 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003ab2:	b2db      	uxtb	r3, r3
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d106      	bne.n	8003ac6 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	2200      	movs	r2, #0
 8003abc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003ac0:	6878      	ldr	r0, [r7, #4]
 8003ac2:	f000 f841 	bl	8003b48 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	2202      	movs	r2, #2
 8003aca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681a      	ldr	r2, [r3, #0]
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	3304      	adds	r3, #4
 8003ad6:	4619      	mov	r1, r3
 8003ad8:	4610      	mov	r0, r2
 8003ada:	f000 f9f1 	bl	8003ec0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	2201      	movs	r2, #1
 8003ae2:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	2201      	movs	r2, #1
 8003aea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	2201      	movs	r2, #1
 8003af2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	2201      	movs	r2, #1
 8003afa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	2201      	movs	r2, #1
 8003b02:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	2201      	movs	r2, #1
 8003b0a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	2201      	movs	r2, #1
 8003b12:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	2201      	movs	r2, #1
 8003b1a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	2201      	movs	r2, #1
 8003b22:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	2201      	movs	r2, #1
 8003b2a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	2201      	movs	r2, #1
 8003b32:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	2201      	movs	r2, #1
 8003b3a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003b3e:	2300      	movs	r3, #0
}
 8003b40:	4618      	mov	r0, r3
 8003b42:	3708      	adds	r7, #8
 8003b44:	46bd      	mov	sp, r7
 8003b46:	bd80      	pop	{r7, pc}

08003b48 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8003b48:	b480      	push	{r7}
 8003b4a:	b083      	sub	sp, #12
 8003b4c:	af00      	add	r7, sp, #0
 8003b4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8003b50:	bf00      	nop
 8003b52:	370c      	adds	r7, #12
 8003b54:	46bd      	mov	sp, r7
 8003b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b5a:	4770      	bx	lr

08003b5c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003b5c:	b480      	push	{r7}
 8003b5e:	b085      	sub	sp, #20
 8003b60:	af00      	add	r7, sp, #0
 8003b62:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003b6a:	b2db      	uxtb	r3, r3
 8003b6c:	2b01      	cmp	r3, #1
 8003b6e:	d001      	beq.n	8003b74 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003b70:	2301      	movs	r3, #1
 8003b72:	e04a      	b.n	8003c0a <HAL_TIM_Base_Start_IT+0xae>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	2202      	movs	r2, #2
 8003b78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	68da      	ldr	r2, [r3, #12]
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	f042 0201 	orr.w	r2, r2, #1
 8003b8a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	4a21      	ldr	r2, [pc, #132]	; (8003c18 <HAL_TIM_Base_Start_IT+0xbc>)
 8003b92:	4293      	cmp	r3, r2
 8003b94:	d018      	beq.n	8003bc8 <HAL_TIM_Base_Start_IT+0x6c>
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003b9e:	d013      	beq.n	8003bc8 <HAL_TIM_Base_Start_IT+0x6c>
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	4a1d      	ldr	r2, [pc, #116]	; (8003c1c <HAL_TIM_Base_Start_IT+0xc0>)
 8003ba6:	4293      	cmp	r3, r2
 8003ba8:	d00e      	beq.n	8003bc8 <HAL_TIM_Base_Start_IT+0x6c>
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	4a1c      	ldr	r2, [pc, #112]	; (8003c20 <HAL_TIM_Base_Start_IT+0xc4>)
 8003bb0:	4293      	cmp	r3, r2
 8003bb2:	d009      	beq.n	8003bc8 <HAL_TIM_Base_Start_IT+0x6c>
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	4a1a      	ldr	r2, [pc, #104]	; (8003c24 <HAL_TIM_Base_Start_IT+0xc8>)
 8003bba:	4293      	cmp	r3, r2
 8003bbc:	d004      	beq.n	8003bc8 <HAL_TIM_Base_Start_IT+0x6c>
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	4a19      	ldr	r2, [pc, #100]	; (8003c28 <HAL_TIM_Base_Start_IT+0xcc>)
 8003bc4:	4293      	cmp	r3, r2
 8003bc6:	d115      	bne.n	8003bf4 <HAL_TIM_Base_Start_IT+0x98>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	689a      	ldr	r2, [r3, #8]
 8003bce:	4b17      	ldr	r3, [pc, #92]	; (8003c2c <HAL_TIM_Base_Start_IT+0xd0>)
 8003bd0:	4013      	ands	r3, r2
 8003bd2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	2b06      	cmp	r3, #6
 8003bd8:	d015      	beq.n	8003c06 <HAL_TIM_Base_Start_IT+0xaa>
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003be0:	d011      	beq.n	8003c06 <HAL_TIM_Base_Start_IT+0xaa>
    {
      __HAL_TIM_ENABLE(htim);
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	681a      	ldr	r2, [r3, #0]
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	f042 0201 	orr.w	r2, r2, #1
 8003bf0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003bf2:	e008      	b.n	8003c06 <HAL_TIM_Base_Start_IT+0xaa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	681a      	ldr	r2, [r3, #0]
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	f042 0201 	orr.w	r2, r2, #1
 8003c02:	601a      	str	r2, [r3, #0]
 8003c04:	e000      	b.n	8003c08 <HAL_TIM_Base_Start_IT+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003c06:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003c08:	2300      	movs	r3, #0
}
 8003c0a:	4618      	mov	r0, r3
 8003c0c:	3714      	adds	r7, #20
 8003c0e:	46bd      	mov	sp, r7
 8003c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c14:	4770      	bx	lr
 8003c16:	bf00      	nop
 8003c18:	40012c00 	.word	0x40012c00
 8003c1c:	40000400 	.word	0x40000400
 8003c20:	40000800 	.word	0x40000800
 8003c24:	40013400 	.word	0x40013400
 8003c28:	40014000 	.word	0x40014000
 8003c2c:	00010007 	.word	0x00010007

08003c30 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003c30:	b580      	push	{r7, lr}
 8003c32:	b082      	sub	sp, #8
 8003c34:	af00      	add	r7, sp, #0
 8003c36:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	691b      	ldr	r3, [r3, #16]
 8003c3e:	f003 0302 	and.w	r3, r3, #2
 8003c42:	2b02      	cmp	r3, #2
 8003c44:	d122      	bne.n	8003c8c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	68db      	ldr	r3, [r3, #12]
 8003c4c:	f003 0302 	and.w	r3, r3, #2
 8003c50:	2b02      	cmp	r3, #2
 8003c52:	d11b      	bne.n	8003c8c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	f06f 0202 	mvn.w	r2, #2
 8003c5c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	2201      	movs	r2, #1
 8003c62:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	699b      	ldr	r3, [r3, #24]
 8003c6a:	f003 0303 	and.w	r3, r3, #3
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d003      	beq.n	8003c7a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003c72:	6878      	ldr	r0, [r7, #4]
 8003c74:	f000 f905 	bl	8003e82 <HAL_TIM_IC_CaptureCallback>
 8003c78:	e005      	b.n	8003c86 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003c7a:	6878      	ldr	r0, [r7, #4]
 8003c7c:	f000 f8f7 	bl	8003e6e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003c80:	6878      	ldr	r0, [r7, #4]
 8003c82:	f000 f908 	bl	8003e96 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	2200      	movs	r2, #0
 8003c8a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	691b      	ldr	r3, [r3, #16]
 8003c92:	f003 0304 	and.w	r3, r3, #4
 8003c96:	2b04      	cmp	r3, #4
 8003c98:	d122      	bne.n	8003ce0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	68db      	ldr	r3, [r3, #12]
 8003ca0:	f003 0304 	and.w	r3, r3, #4
 8003ca4:	2b04      	cmp	r3, #4
 8003ca6:	d11b      	bne.n	8003ce0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	f06f 0204 	mvn.w	r2, #4
 8003cb0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	2202      	movs	r2, #2
 8003cb6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	699b      	ldr	r3, [r3, #24]
 8003cbe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d003      	beq.n	8003cce <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003cc6:	6878      	ldr	r0, [r7, #4]
 8003cc8:	f000 f8db 	bl	8003e82 <HAL_TIM_IC_CaptureCallback>
 8003ccc:	e005      	b.n	8003cda <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003cce:	6878      	ldr	r0, [r7, #4]
 8003cd0:	f000 f8cd 	bl	8003e6e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003cd4:	6878      	ldr	r0, [r7, #4]
 8003cd6:	f000 f8de 	bl	8003e96 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	2200      	movs	r2, #0
 8003cde:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	691b      	ldr	r3, [r3, #16]
 8003ce6:	f003 0308 	and.w	r3, r3, #8
 8003cea:	2b08      	cmp	r3, #8
 8003cec:	d122      	bne.n	8003d34 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	68db      	ldr	r3, [r3, #12]
 8003cf4:	f003 0308 	and.w	r3, r3, #8
 8003cf8:	2b08      	cmp	r3, #8
 8003cfa:	d11b      	bne.n	8003d34 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	f06f 0208 	mvn.w	r2, #8
 8003d04:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	2204      	movs	r2, #4
 8003d0a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	69db      	ldr	r3, [r3, #28]
 8003d12:	f003 0303 	and.w	r3, r3, #3
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d003      	beq.n	8003d22 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003d1a:	6878      	ldr	r0, [r7, #4]
 8003d1c:	f000 f8b1 	bl	8003e82 <HAL_TIM_IC_CaptureCallback>
 8003d20:	e005      	b.n	8003d2e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003d22:	6878      	ldr	r0, [r7, #4]
 8003d24:	f000 f8a3 	bl	8003e6e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003d28:	6878      	ldr	r0, [r7, #4]
 8003d2a:	f000 f8b4 	bl	8003e96 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	2200      	movs	r2, #0
 8003d32:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	691b      	ldr	r3, [r3, #16]
 8003d3a:	f003 0310 	and.w	r3, r3, #16
 8003d3e:	2b10      	cmp	r3, #16
 8003d40:	d122      	bne.n	8003d88 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	68db      	ldr	r3, [r3, #12]
 8003d48:	f003 0310 	and.w	r3, r3, #16
 8003d4c:	2b10      	cmp	r3, #16
 8003d4e:	d11b      	bne.n	8003d88 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	f06f 0210 	mvn.w	r2, #16
 8003d58:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	2208      	movs	r2, #8
 8003d5e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	69db      	ldr	r3, [r3, #28]
 8003d66:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d003      	beq.n	8003d76 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003d6e:	6878      	ldr	r0, [r7, #4]
 8003d70:	f000 f887 	bl	8003e82 <HAL_TIM_IC_CaptureCallback>
 8003d74:	e005      	b.n	8003d82 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003d76:	6878      	ldr	r0, [r7, #4]
 8003d78:	f000 f879 	bl	8003e6e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003d7c:	6878      	ldr	r0, [r7, #4]
 8003d7e:	f000 f88a 	bl	8003e96 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	2200      	movs	r2, #0
 8003d86:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	691b      	ldr	r3, [r3, #16]
 8003d8e:	f003 0301 	and.w	r3, r3, #1
 8003d92:	2b01      	cmp	r3, #1
 8003d94:	d10e      	bne.n	8003db4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	68db      	ldr	r3, [r3, #12]
 8003d9c:	f003 0301 	and.w	r3, r3, #1
 8003da0:	2b01      	cmp	r3, #1
 8003da2:	d107      	bne.n	8003db4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	f06f 0201 	mvn.w	r2, #1
 8003dac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003dae:	6878      	ldr	r0, [r7, #4]
 8003db0:	f7fd fb9a 	bl	80014e8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	691b      	ldr	r3, [r3, #16]
 8003dba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003dbe:	2b80      	cmp	r3, #128	; 0x80
 8003dc0:	d10e      	bne.n	8003de0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	68db      	ldr	r3, [r3, #12]
 8003dc8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003dcc:	2b80      	cmp	r3, #128	; 0x80
 8003dce:	d107      	bne.n	8003de0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003dd8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003dda:	6878      	ldr	r0, [r7, #4]
 8003ddc:	f000 f90a 	bl	8003ff4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	691b      	ldr	r3, [r3, #16]
 8003de6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003dea:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003dee:	d10e      	bne.n	8003e0e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	68db      	ldr	r3, [r3, #12]
 8003df6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003dfa:	2b80      	cmp	r3, #128	; 0x80
 8003dfc:	d107      	bne.n	8003e0e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8003e06:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8003e08:	6878      	ldr	r0, [r7, #4]
 8003e0a:	f000 f8fd 	bl	8004008 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	691b      	ldr	r3, [r3, #16]
 8003e14:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e18:	2b40      	cmp	r3, #64	; 0x40
 8003e1a:	d10e      	bne.n	8003e3a <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	68db      	ldr	r3, [r3, #12]
 8003e22:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e26:	2b40      	cmp	r3, #64	; 0x40
 8003e28:	d107      	bne.n	8003e3a <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003e32:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003e34:	6878      	ldr	r0, [r7, #4]
 8003e36:	f000 f838 	bl	8003eaa <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	691b      	ldr	r3, [r3, #16]
 8003e40:	f003 0320 	and.w	r3, r3, #32
 8003e44:	2b20      	cmp	r3, #32
 8003e46:	d10e      	bne.n	8003e66 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	68db      	ldr	r3, [r3, #12]
 8003e4e:	f003 0320 	and.w	r3, r3, #32
 8003e52:	2b20      	cmp	r3, #32
 8003e54:	d107      	bne.n	8003e66 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	f06f 0220 	mvn.w	r2, #32
 8003e5e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003e60:	6878      	ldr	r0, [r7, #4]
 8003e62:	f000 f8bd 	bl	8003fe0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003e66:	bf00      	nop
 8003e68:	3708      	adds	r7, #8
 8003e6a:	46bd      	mov	sp, r7
 8003e6c:	bd80      	pop	{r7, pc}

08003e6e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003e6e:	b480      	push	{r7}
 8003e70:	b083      	sub	sp, #12
 8003e72:	af00      	add	r7, sp, #0
 8003e74:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003e76:	bf00      	nop
 8003e78:	370c      	adds	r7, #12
 8003e7a:	46bd      	mov	sp, r7
 8003e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e80:	4770      	bx	lr

08003e82 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003e82:	b480      	push	{r7}
 8003e84:	b083      	sub	sp, #12
 8003e86:	af00      	add	r7, sp, #0
 8003e88:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003e8a:	bf00      	nop
 8003e8c:	370c      	adds	r7, #12
 8003e8e:	46bd      	mov	sp, r7
 8003e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e94:	4770      	bx	lr

08003e96 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003e96:	b480      	push	{r7}
 8003e98:	b083      	sub	sp, #12
 8003e9a:	af00      	add	r7, sp, #0
 8003e9c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003e9e:	bf00      	nop
 8003ea0:	370c      	adds	r7, #12
 8003ea2:	46bd      	mov	sp, r7
 8003ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea8:	4770      	bx	lr

08003eaa <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003eaa:	b480      	push	{r7}
 8003eac:	b083      	sub	sp, #12
 8003eae:	af00      	add	r7, sp, #0
 8003eb0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003eb2:	bf00      	nop
 8003eb4:	370c      	adds	r7, #12
 8003eb6:	46bd      	mov	sp, r7
 8003eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ebc:	4770      	bx	lr
	...

08003ec0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003ec0:	b480      	push	{r7}
 8003ec2:	b085      	sub	sp, #20
 8003ec4:	af00      	add	r7, sp, #0
 8003ec6:	6078      	str	r0, [r7, #4]
 8003ec8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	4a3c      	ldr	r2, [pc, #240]	; (8003fc4 <TIM_Base_SetConfig+0x104>)
 8003ed4:	4293      	cmp	r3, r2
 8003ed6:	d00f      	beq.n	8003ef8 <TIM_Base_SetConfig+0x38>
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003ede:	d00b      	beq.n	8003ef8 <TIM_Base_SetConfig+0x38>
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	4a39      	ldr	r2, [pc, #228]	; (8003fc8 <TIM_Base_SetConfig+0x108>)
 8003ee4:	4293      	cmp	r3, r2
 8003ee6:	d007      	beq.n	8003ef8 <TIM_Base_SetConfig+0x38>
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	4a38      	ldr	r2, [pc, #224]	; (8003fcc <TIM_Base_SetConfig+0x10c>)
 8003eec:	4293      	cmp	r3, r2
 8003eee:	d003      	beq.n	8003ef8 <TIM_Base_SetConfig+0x38>
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	4a37      	ldr	r2, [pc, #220]	; (8003fd0 <TIM_Base_SetConfig+0x110>)
 8003ef4:	4293      	cmp	r3, r2
 8003ef6:	d108      	bne.n	8003f0a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003efe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003f00:	683b      	ldr	r3, [r7, #0]
 8003f02:	685b      	ldr	r3, [r3, #4]
 8003f04:	68fa      	ldr	r2, [r7, #12]
 8003f06:	4313      	orrs	r3, r2
 8003f08:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	4a2d      	ldr	r2, [pc, #180]	; (8003fc4 <TIM_Base_SetConfig+0x104>)
 8003f0e:	4293      	cmp	r3, r2
 8003f10:	d01b      	beq.n	8003f4a <TIM_Base_SetConfig+0x8a>
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003f18:	d017      	beq.n	8003f4a <TIM_Base_SetConfig+0x8a>
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	4a2a      	ldr	r2, [pc, #168]	; (8003fc8 <TIM_Base_SetConfig+0x108>)
 8003f1e:	4293      	cmp	r3, r2
 8003f20:	d013      	beq.n	8003f4a <TIM_Base_SetConfig+0x8a>
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	4a29      	ldr	r2, [pc, #164]	; (8003fcc <TIM_Base_SetConfig+0x10c>)
 8003f26:	4293      	cmp	r3, r2
 8003f28:	d00f      	beq.n	8003f4a <TIM_Base_SetConfig+0x8a>
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	4a28      	ldr	r2, [pc, #160]	; (8003fd0 <TIM_Base_SetConfig+0x110>)
 8003f2e:	4293      	cmp	r3, r2
 8003f30:	d00b      	beq.n	8003f4a <TIM_Base_SetConfig+0x8a>
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	4a27      	ldr	r2, [pc, #156]	; (8003fd4 <TIM_Base_SetConfig+0x114>)
 8003f36:	4293      	cmp	r3, r2
 8003f38:	d007      	beq.n	8003f4a <TIM_Base_SetConfig+0x8a>
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	4a26      	ldr	r2, [pc, #152]	; (8003fd8 <TIM_Base_SetConfig+0x118>)
 8003f3e:	4293      	cmp	r3, r2
 8003f40:	d003      	beq.n	8003f4a <TIM_Base_SetConfig+0x8a>
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	4a25      	ldr	r2, [pc, #148]	; (8003fdc <TIM_Base_SetConfig+0x11c>)
 8003f46:	4293      	cmp	r3, r2
 8003f48:	d108      	bne.n	8003f5c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003f50:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003f52:	683b      	ldr	r3, [r7, #0]
 8003f54:	68db      	ldr	r3, [r3, #12]
 8003f56:	68fa      	ldr	r2, [r7, #12]
 8003f58:	4313      	orrs	r3, r2
 8003f5a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003f62:	683b      	ldr	r3, [r7, #0]
 8003f64:	695b      	ldr	r3, [r3, #20]
 8003f66:	4313      	orrs	r3, r2
 8003f68:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	68fa      	ldr	r2, [r7, #12]
 8003f6e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003f70:	683b      	ldr	r3, [r7, #0]
 8003f72:	689a      	ldr	r2, [r3, #8]
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003f78:	683b      	ldr	r3, [r7, #0]
 8003f7a:	681a      	ldr	r2, [r3, #0]
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	4a10      	ldr	r2, [pc, #64]	; (8003fc4 <TIM_Base_SetConfig+0x104>)
 8003f84:	4293      	cmp	r3, r2
 8003f86:	d00f      	beq.n	8003fa8 <TIM_Base_SetConfig+0xe8>
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	4a11      	ldr	r2, [pc, #68]	; (8003fd0 <TIM_Base_SetConfig+0x110>)
 8003f8c:	4293      	cmp	r3, r2
 8003f8e:	d00b      	beq.n	8003fa8 <TIM_Base_SetConfig+0xe8>
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	4a10      	ldr	r2, [pc, #64]	; (8003fd4 <TIM_Base_SetConfig+0x114>)
 8003f94:	4293      	cmp	r3, r2
 8003f96:	d007      	beq.n	8003fa8 <TIM_Base_SetConfig+0xe8>
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	4a0f      	ldr	r2, [pc, #60]	; (8003fd8 <TIM_Base_SetConfig+0x118>)
 8003f9c:	4293      	cmp	r3, r2
 8003f9e:	d003      	beq.n	8003fa8 <TIM_Base_SetConfig+0xe8>
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	4a0e      	ldr	r2, [pc, #56]	; (8003fdc <TIM_Base_SetConfig+0x11c>)
 8003fa4:	4293      	cmp	r3, r2
 8003fa6:	d103      	bne.n	8003fb0 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003fa8:	683b      	ldr	r3, [r7, #0]
 8003faa:	691a      	ldr	r2, [r3, #16]
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	2201      	movs	r2, #1
 8003fb4:	615a      	str	r2, [r3, #20]
}
 8003fb6:	bf00      	nop
 8003fb8:	3714      	adds	r7, #20
 8003fba:	46bd      	mov	sp, r7
 8003fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc0:	4770      	bx	lr
 8003fc2:	bf00      	nop
 8003fc4:	40012c00 	.word	0x40012c00
 8003fc8:	40000400 	.word	0x40000400
 8003fcc:	40000800 	.word	0x40000800
 8003fd0:	40013400 	.word	0x40013400
 8003fd4:	40014000 	.word	0x40014000
 8003fd8:	40014400 	.word	0x40014400
 8003fdc:	40014800 	.word	0x40014800

08003fe0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003fe0:	b480      	push	{r7}
 8003fe2:	b083      	sub	sp, #12
 8003fe4:	af00      	add	r7, sp, #0
 8003fe6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003fe8:	bf00      	nop
 8003fea:	370c      	adds	r7, #12
 8003fec:	46bd      	mov	sp, r7
 8003fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ff2:	4770      	bx	lr

08003ff4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003ff4:	b480      	push	{r7}
 8003ff6:	b083      	sub	sp, #12
 8003ff8:	af00      	add	r7, sp, #0
 8003ffa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003ffc:	bf00      	nop
 8003ffe:	370c      	adds	r7, #12
 8004000:	46bd      	mov	sp, r7
 8004002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004006:	4770      	bx	lr

08004008 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004008:	b480      	push	{r7}
 800400a:	b083      	sub	sp, #12
 800400c:	af00      	add	r7, sp, #0
 800400e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004010:	bf00      	nop
 8004012:	370c      	adds	r7, #12
 8004014:	46bd      	mov	sp, r7
 8004016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800401a:	4770      	bx	lr

0800401c <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 800401c:	b480      	push	{r7}
 800401e:	b085      	sub	sp, #20
 8004020:	af00      	add	r7, sp, #0
 8004022:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8004024:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8004028:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8004030:	b29a      	uxth	r2, r3
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	b29b      	uxth	r3, r3
 8004036:	43db      	mvns	r3, r3
 8004038:	b29b      	uxth	r3, r3
 800403a:	4013      	ands	r3, r2
 800403c:	b29a      	uxth	r2, r3
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8004044:	2300      	movs	r3, #0
}
 8004046:	4618      	mov	r0, r3
 8004048:	3714      	adds	r7, #20
 800404a:	46bd      	mov	sp, r7
 800404c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004050:	4770      	bx	lr

08004052 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8004052:	b084      	sub	sp, #16
 8004054:	b480      	push	{r7}
 8004056:	b083      	sub	sp, #12
 8004058:	af00      	add	r7, sp, #0
 800405a:	6078      	str	r0, [r7, #4]
 800405c:	f107 0014 	add.w	r0, r7, #20
 8004060:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	2201      	movs	r2, #1
 8004068:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	2200      	movs	r2, #0
 8004070:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	2200      	movs	r2, #0
 8004078:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	2200      	movs	r2, #0
 8004080:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8004084:	2300      	movs	r3, #0
}
 8004086:	4618      	mov	r0, r3
 8004088:	370c      	adds	r7, #12
 800408a:	46bd      	mov	sp, r7
 800408c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004090:	b004      	add	sp, #16
 8004092:	4770      	bx	lr

08004094 <osKernelInitialize>:
}
#endif /* SysTick */

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8004094:	b480      	push	{r7}
 8004096:	b085      	sub	sp, #20
 8004098:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800409a:	f3ef 8305 	mrs	r3, IPSR
 800409e:	60bb      	str	r3, [r7, #8]
  return(result);
 80040a0:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d10f      	bne.n	80040c6 <osKernelInitialize+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80040a6:	f3ef 8310 	mrs	r3, PRIMASK
 80040aa:	607b      	str	r3, [r7, #4]
  return(result);
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d109      	bne.n	80040c6 <osKernelInitialize+0x32>
 80040b2:	4b11      	ldr	r3, [pc, #68]	; (80040f8 <osKernelInitialize+0x64>)
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	2b02      	cmp	r3, #2
 80040b8:	d109      	bne.n	80040ce <osKernelInitialize+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80040ba:	f3ef 8311 	mrs	r3, BASEPRI
 80040be:	603b      	str	r3, [r7, #0]
  return(result);
 80040c0:	683b      	ldr	r3, [r7, #0]
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d003      	beq.n	80040ce <osKernelInitialize+0x3a>
    stat = osErrorISR;
 80040c6:	f06f 0305 	mvn.w	r3, #5
 80040ca:	60fb      	str	r3, [r7, #12]
 80040cc:	e00c      	b.n	80040e8 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 80040ce:	4b0a      	ldr	r3, [pc, #40]	; (80040f8 <osKernelInitialize+0x64>)
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d105      	bne.n	80040e2 <osKernelInitialize+0x4e>
      #if defined(USE_FreeRTOS_HEAP_5)
        vPortDefineHeapRegions (xHeapRegions);
      #endif
      KernelState = osKernelReady;
 80040d6:	4b08      	ldr	r3, [pc, #32]	; (80040f8 <osKernelInitialize+0x64>)
 80040d8:	2201      	movs	r2, #1
 80040da:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80040dc:	2300      	movs	r3, #0
 80040de:	60fb      	str	r3, [r7, #12]
 80040e0:	e002      	b.n	80040e8 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 80040e2:	f04f 33ff 	mov.w	r3, #4294967295
 80040e6:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 80040e8:	68fb      	ldr	r3, [r7, #12]
}
 80040ea:	4618      	mov	r0, r3
 80040ec:	3714      	adds	r7, #20
 80040ee:	46bd      	mov	sp, r7
 80040f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040f4:	4770      	bx	lr
 80040f6:	bf00      	nop
 80040f8:	20000340 	.word	0x20000340

080040fc <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80040fc:	b580      	push	{r7, lr}
 80040fe:	b084      	sub	sp, #16
 8004100:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004102:	f3ef 8305 	mrs	r3, IPSR
 8004106:	60bb      	str	r3, [r7, #8]
  return(result);
 8004108:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800410a:	2b00      	cmp	r3, #0
 800410c:	d10f      	bne.n	800412e <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800410e:	f3ef 8310 	mrs	r3, PRIMASK
 8004112:	607b      	str	r3, [r7, #4]
  return(result);
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	2b00      	cmp	r3, #0
 8004118:	d109      	bne.n	800412e <osKernelStart+0x32>
 800411a:	4b11      	ldr	r3, [pc, #68]	; (8004160 <osKernelStart+0x64>)
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	2b02      	cmp	r3, #2
 8004120:	d109      	bne.n	8004136 <osKernelStart+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004122:	f3ef 8311 	mrs	r3, BASEPRI
 8004126:	603b      	str	r3, [r7, #0]
  return(result);
 8004128:	683b      	ldr	r3, [r7, #0]
 800412a:	2b00      	cmp	r3, #0
 800412c:	d003      	beq.n	8004136 <osKernelStart+0x3a>
    stat = osErrorISR;
 800412e:	f06f 0305 	mvn.w	r3, #5
 8004132:	60fb      	str	r3, [r7, #12]
 8004134:	e00e      	b.n	8004154 <osKernelStart+0x58>
  }
  else {
    if (KernelState == osKernelReady) {
 8004136:	4b0a      	ldr	r3, [pc, #40]	; (8004160 <osKernelStart+0x64>)
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	2b01      	cmp	r3, #1
 800413c:	d107      	bne.n	800414e <osKernelStart+0x52>
      KernelState = osKernelRunning;
 800413e:	4b08      	ldr	r3, [pc, #32]	; (8004160 <osKernelStart+0x64>)
 8004140:	2202      	movs	r2, #2
 8004142:	601a      	str	r2, [r3, #0]
      vTaskStartScheduler();
 8004144:	f001 fbfa 	bl	800593c <vTaskStartScheduler>
      stat = osOK;
 8004148:	2300      	movs	r3, #0
 800414a:	60fb      	str	r3, [r7, #12]
 800414c:	e002      	b.n	8004154 <osKernelStart+0x58>
    } else {
      stat = osError;
 800414e:	f04f 33ff 	mov.w	r3, #4294967295
 8004152:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8004154:	68fb      	ldr	r3, [r7, #12]
}
 8004156:	4618      	mov	r0, r3
 8004158:	3710      	adds	r7, #16
 800415a:	46bd      	mov	sp, r7
 800415c:	bd80      	pop	{r7, pc}
 800415e:	bf00      	nop
 8004160:	20000340 	.word	0x20000340

08004164 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8004164:	b580      	push	{r7, lr}
 8004166:	b092      	sub	sp, #72	; 0x48
 8004168:	af04      	add	r7, sp, #16
 800416a:	60f8      	str	r0, [r7, #12]
 800416c:	60b9      	str	r1, [r7, #8]
 800416e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8004170:	2300      	movs	r3, #0
 8004172:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004174:	f3ef 8305 	mrs	r3, IPSR
 8004178:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 800417a:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  if (!IS_IRQ() && (func != NULL)) {
 800417c:	2b00      	cmp	r3, #0
 800417e:	f040 8094 	bne.w	80042aa <osThreadNew+0x146>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004182:	f3ef 8310 	mrs	r3, PRIMASK
 8004186:	623b      	str	r3, [r7, #32]
  return(result);
 8004188:	6a3b      	ldr	r3, [r7, #32]
 800418a:	2b00      	cmp	r3, #0
 800418c:	f040 808d 	bne.w	80042aa <osThreadNew+0x146>
 8004190:	4b48      	ldr	r3, [pc, #288]	; (80042b4 <osThreadNew+0x150>)
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	2b02      	cmp	r3, #2
 8004196:	d106      	bne.n	80041a6 <osThreadNew+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004198:	f3ef 8311 	mrs	r3, BASEPRI
 800419c:	61fb      	str	r3, [r7, #28]
  return(result);
 800419e:	69fb      	ldr	r3, [r7, #28]
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	f040 8082 	bne.w	80042aa <osThreadNew+0x146>
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d07e      	beq.n	80042aa <osThreadNew+0x146>
    stack = configMINIMAL_STACK_SIZE;
 80041ac:	2380      	movs	r3, #128	; 0x80
 80041ae:	633b      	str	r3, [r7, #48]	; 0x30
    prio  = (UBaseType_t)osPriorityNormal;
 80041b0:	2318      	movs	r3, #24
 80041b2:	62fb      	str	r3, [r7, #44]	; 0x2c

    empty = '\0';
 80041b4:	2300      	movs	r3, #0
 80041b6:	76fb      	strb	r3, [r7, #27]
    name  = &empty;
 80041b8:	f107 031b 	add.w	r3, r7, #27
 80041bc:	637b      	str	r3, [r7, #52]	; 0x34
    mem   = -1;
 80041be:	f04f 33ff 	mov.w	r3, #4294967295
 80041c2:	62bb      	str	r3, [r7, #40]	; 0x28

    if (attr != NULL) {
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d045      	beq.n	8004256 <osThreadNew+0xf2>
      if (attr->name != NULL) {
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d002      	beq.n	80041d8 <osThreadNew+0x74>
        name = attr->name;
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	637b      	str	r3, [r7, #52]	; 0x34
      }
      if (attr->priority != osPriorityNone) {
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	699b      	ldr	r3, [r3, #24]
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d002      	beq.n	80041e6 <osThreadNew+0x82>
        prio = (UBaseType_t)attr->priority;
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	699b      	ldr	r3, [r3, #24]
 80041e4:	62fb      	str	r3, [r7, #44]	; 0x2c
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80041e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d008      	beq.n	80041fe <osThreadNew+0x9a>
 80041ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80041ee:	2b38      	cmp	r3, #56	; 0x38
 80041f0:	d805      	bhi.n	80041fe <osThreadNew+0x9a>
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	685b      	ldr	r3, [r3, #4]
 80041f6:	f003 0301 	and.w	r3, r3, #1
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d001      	beq.n	8004202 <osThreadNew+0x9e>
        return (NULL);
 80041fe:	2300      	movs	r3, #0
 8004200:	e054      	b.n	80042ac <osThreadNew+0x148>
      }

      if (attr->stack_size > 0U) {
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	695b      	ldr	r3, [r3, #20]
 8004206:	2b00      	cmp	r3, #0
 8004208:	d003      	beq.n	8004212 <osThreadNew+0xae>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	695b      	ldr	r3, [r3, #20]
 800420e:	089b      	lsrs	r3, r3, #2
 8004210:	633b      	str	r3, [r7, #48]	; 0x30
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	689b      	ldr	r3, [r3, #8]
 8004216:	2b00      	cmp	r3, #0
 8004218:	d00e      	beq.n	8004238 <osThreadNew+0xd4>
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	68db      	ldr	r3, [r3, #12]
 800421e:	2bbb      	cmp	r3, #187	; 0xbb
 8004220:	d90a      	bls.n	8004238 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004226:	2b00      	cmp	r3, #0
 8004228:	d006      	beq.n	8004238 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	695b      	ldr	r3, [r3, #20]
 800422e:	2b00      	cmp	r3, #0
 8004230:	d002      	beq.n	8004238 <osThreadNew+0xd4>
        mem = 1;
 8004232:	2301      	movs	r3, #1
 8004234:	62bb      	str	r3, [r7, #40]	; 0x28
 8004236:	e010      	b.n	800425a <osThreadNew+0xf6>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	689b      	ldr	r3, [r3, #8]
 800423c:	2b00      	cmp	r3, #0
 800423e:	d10c      	bne.n	800425a <osThreadNew+0xf6>
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	68db      	ldr	r3, [r3, #12]
 8004244:	2b00      	cmp	r3, #0
 8004246:	d108      	bne.n	800425a <osThreadNew+0xf6>
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	691b      	ldr	r3, [r3, #16]
 800424c:	2b00      	cmp	r3, #0
 800424e:	d104      	bne.n	800425a <osThreadNew+0xf6>
          mem = 0;
 8004250:	2300      	movs	r3, #0
 8004252:	62bb      	str	r3, [r7, #40]	; 0x28
 8004254:	e001      	b.n	800425a <osThreadNew+0xf6>
        }
      }
    }
    else {
      mem = 0;
 8004256:	2300      	movs	r3, #0
 8004258:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    if (mem == 1) {
 800425a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800425c:	2b01      	cmp	r3, #1
 800425e:	d110      	bne.n	8004282 <osThreadNew+0x11e>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 8004264:	687a      	ldr	r2, [r7, #4]
 8004266:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004268:	9202      	str	r2, [sp, #8]
 800426a:	9301      	str	r3, [sp, #4]
 800426c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800426e:	9300      	str	r3, [sp, #0]
 8004270:	68bb      	ldr	r3, [r7, #8]
 8004272:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004274:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8004276:	68f8      	ldr	r0, [r7, #12]
 8004278:	f001 f97c 	bl	8005574 <xTaskCreateStatic>
 800427c:	4603      	mov	r3, r0
 800427e:	617b      	str	r3, [r7, #20]
 8004280:	e013      	b.n	80042aa <osThreadNew+0x146>
    }
    else {
      if (mem == 0) {
 8004282:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004284:	2b00      	cmp	r3, #0
 8004286:	d110      	bne.n	80042aa <osThreadNew+0x146>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8004288:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800428a:	b29a      	uxth	r2, r3
 800428c:	f107 0314 	add.w	r3, r7, #20
 8004290:	9301      	str	r3, [sp, #4]
 8004292:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004294:	9300      	str	r3, [sp, #0]
 8004296:	68bb      	ldr	r3, [r7, #8]
 8004298:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800429a:	68f8      	ldr	r0, [r7, #12]
 800429c:	f001 f9c6 	bl	800562c <xTaskCreate>
 80042a0:	4603      	mov	r3, r0
 80042a2:	2b01      	cmp	r3, #1
 80042a4:	d001      	beq.n	80042aa <osThreadNew+0x146>
          hTask = NULL;
 80042a6:	2300      	movs	r3, #0
 80042a8:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 80042aa:	697b      	ldr	r3, [r7, #20]
}
 80042ac:	4618      	mov	r0, r3
 80042ae:	3738      	adds	r7, #56	; 0x38
 80042b0:	46bd      	mov	sp, r7
 80042b2:	bd80      	pop	{r7, pc}
 80042b4:	20000340 	.word	0x20000340

080042b8 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 80042b8:	b580      	push	{r7, lr}
 80042ba:	b086      	sub	sp, #24
 80042bc:	af00      	add	r7, sp, #0
 80042be:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80042c0:	f3ef 8305 	mrs	r3, IPSR
 80042c4:	613b      	str	r3, [r7, #16]
  return(result);
 80042c6:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d10f      	bne.n	80042ec <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80042cc:	f3ef 8310 	mrs	r3, PRIMASK
 80042d0:	60fb      	str	r3, [r7, #12]
  return(result);
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d109      	bne.n	80042ec <osDelay+0x34>
 80042d8:	4b0d      	ldr	r3, [pc, #52]	; (8004310 <osDelay+0x58>)
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	2b02      	cmp	r3, #2
 80042de:	d109      	bne.n	80042f4 <osDelay+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80042e0:	f3ef 8311 	mrs	r3, BASEPRI
 80042e4:	60bb      	str	r3, [r7, #8]
  return(result);
 80042e6:	68bb      	ldr	r3, [r7, #8]
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d003      	beq.n	80042f4 <osDelay+0x3c>
    stat = osErrorISR;
 80042ec:	f06f 0305 	mvn.w	r3, #5
 80042f0:	617b      	str	r3, [r7, #20]
 80042f2:	e007      	b.n	8004304 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 80042f4:	2300      	movs	r3, #0
 80042f6:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d002      	beq.n	8004304 <osDelay+0x4c>
      vTaskDelay(ticks);
 80042fe:	6878      	ldr	r0, [r7, #4]
 8004300:	f001 fae8 	bl	80058d4 <vTaskDelay>
    }
  }

  return (stat);
 8004304:	697b      	ldr	r3, [r7, #20]
}
 8004306:	4618      	mov	r0, r3
 8004308:	3718      	adds	r7, #24
 800430a:	46bd      	mov	sp, r7
 800430c:	bd80      	pop	{r7, pc}
 800430e:	bf00      	nop
 8004310:	20000340 	.word	0x20000340

08004314 <osMutexNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 8004314:	b580      	push	{r7, lr}
 8004316:	b08a      	sub	sp, #40	; 0x28
 8004318:	af00      	add	r7, sp, #0
 800431a:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 800431c:	2300      	movs	r3, #0
 800431e:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004320:	f3ef 8305 	mrs	r3, IPSR
 8004324:	613b      	str	r3, [r7, #16]
  return(result);
 8004326:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ()) {
 8004328:	2b00      	cmp	r3, #0
 800432a:	f040 8085 	bne.w	8004438 <osMutexNew+0x124>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800432e:	f3ef 8310 	mrs	r3, PRIMASK
 8004332:	60fb      	str	r3, [r7, #12]
  return(result);
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	2b00      	cmp	r3, #0
 8004338:	d17e      	bne.n	8004438 <osMutexNew+0x124>
 800433a:	4b42      	ldr	r3, [pc, #264]	; (8004444 <osMutexNew+0x130>)
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	2b02      	cmp	r3, #2
 8004340:	d105      	bne.n	800434e <osMutexNew+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004342:	f3ef 8311 	mrs	r3, BASEPRI
 8004346:	60bb      	str	r3, [r7, #8]
  return(result);
 8004348:	68bb      	ldr	r3, [r7, #8]
 800434a:	2b00      	cmp	r3, #0
 800434c:	d174      	bne.n	8004438 <osMutexNew+0x124>
    if (attr != NULL) {
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	2b00      	cmp	r3, #0
 8004352:	d003      	beq.n	800435c <osMutexNew+0x48>
      type = attr->attr_bits;
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	685b      	ldr	r3, [r3, #4]
 8004358:	623b      	str	r3, [r7, #32]
 800435a:	e001      	b.n	8004360 <osMutexNew+0x4c>
    } else {
      type = 0U;
 800435c:	2300      	movs	r3, #0
 800435e:	623b      	str	r3, [r7, #32]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 8004360:	6a3b      	ldr	r3, [r7, #32]
 8004362:	f003 0301 	and.w	r3, r3, #1
 8004366:	2b00      	cmp	r3, #0
 8004368:	d002      	beq.n	8004370 <osMutexNew+0x5c>
      rmtx = 1U;
 800436a:	2301      	movs	r3, #1
 800436c:	61fb      	str	r3, [r7, #28]
 800436e:	e001      	b.n	8004374 <osMutexNew+0x60>
    } else {
      rmtx = 0U;
 8004370:	2300      	movs	r3, #0
 8004372:	61fb      	str	r3, [r7, #28]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 8004374:	6a3b      	ldr	r3, [r7, #32]
 8004376:	f003 0308 	and.w	r3, r3, #8
 800437a:	2b00      	cmp	r3, #0
 800437c:	d15c      	bne.n	8004438 <osMutexNew+0x124>
      mem = -1;
 800437e:	f04f 33ff 	mov.w	r3, #4294967295
 8004382:	61bb      	str	r3, [r7, #24]

      if (attr != NULL) {
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	2b00      	cmp	r3, #0
 8004388:	d015      	beq.n	80043b6 <osMutexNew+0xa2>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	689b      	ldr	r3, [r3, #8]
 800438e:	2b00      	cmp	r3, #0
 8004390:	d006      	beq.n	80043a0 <osMutexNew+0x8c>
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	68db      	ldr	r3, [r3, #12]
 8004396:	2b4f      	cmp	r3, #79	; 0x4f
 8004398:	d902      	bls.n	80043a0 <osMutexNew+0x8c>
          mem = 1;
 800439a:	2301      	movs	r3, #1
 800439c:	61bb      	str	r3, [r7, #24]
 800439e:	e00c      	b.n	80043ba <osMutexNew+0xa6>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	689b      	ldr	r3, [r3, #8]
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d108      	bne.n	80043ba <osMutexNew+0xa6>
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	68db      	ldr	r3, [r3, #12]
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d104      	bne.n	80043ba <osMutexNew+0xa6>
            mem = 0;
 80043b0:	2300      	movs	r3, #0
 80043b2:	61bb      	str	r3, [r7, #24]
 80043b4:	e001      	b.n	80043ba <osMutexNew+0xa6>
          }
        }
      }
      else {
        mem = 0;
 80043b6:	2300      	movs	r3, #0
 80043b8:	61bb      	str	r3, [r7, #24]
      }

      if (mem == 1) {
 80043ba:	69bb      	ldr	r3, [r7, #24]
 80043bc:	2b01      	cmp	r3, #1
 80043be:	d112      	bne.n	80043e6 <osMutexNew+0xd2>
        if (rmtx != 0U) {
 80043c0:	69fb      	ldr	r3, [r7, #28]
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d007      	beq.n	80043d6 <osMutexNew+0xc2>
          hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	689b      	ldr	r3, [r3, #8]
 80043ca:	4619      	mov	r1, r3
 80043cc:	2004      	movs	r0, #4
 80043ce:	f000 fb43 	bl	8004a58 <xQueueCreateMutexStatic>
 80043d2:	6278      	str	r0, [r7, #36]	; 0x24
 80043d4:	e016      	b.n	8004404 <osMutexNew+0xf0>
        }
        else {
          hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	689b      	ldr	r3, [r3, #8]
 80043da:	4619      	mov	r1, r3
 80043dc:	2001      	movs	r0, #1
 80043de:	f000 fb3b 	bl	8004a58 <xQueueCreateMutexStatic>
 80043e2:	6278      	str	r0, [r7, #36]	; 0x24
 80043e4:	e00e      	b.n	8004404 <osMutexNew+0xf0>
        }
      }
      else {
        if (mem == 0) {
 80043e6:	69bb      	ldr	r3, [r7, #24]
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d10b      	bne.n	8004404 <osMutexNew+0xf0>
          if (rmtx != 0U) {
 80043ec:	69fb      	ldr	r3, [r7, #28]
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d004      	beq.n	80043fc <osMutexNew+0xe8>
            hMutex = xSemaphoreCreateRecursiveMutex ();
 80043f2:	2004      	movs	r0, #4
 80043f4:	f000 fb18 	bl	8004a28 <xQueueCreateMutex>
 80043f8:	6278      	str	r0, [r7, #36]	; 0x24
 80043fa:	e003      	b.n	8004404 <osMutexNew+0xf0>
          } else {
            hMutex = xSemaphoreCreateMutex ();
 80043fc:	2001      	movs	r0, #1
 80043fe:	f000 fb13 	bl	8004a28 <xQueueCreateMutex>
 8004402:	6278      	str	r0, [r7, #36]	; 0x24
          }
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 8004404:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004406:	2b00      	cmp	r3, #0
 8004408:	d00c      	beq.n	8004424 <osMutexNew+0x110>
        if (attr != NULL) {
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	2b00      	cmp	r3, #0
 800440e:	d003      	beq.n	8004418 <osMutexNew+0x104>
          name = attr->name;
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	617b      	str	r3, [r7, #20]
 8004416:	e001      	b.n	800441c <osMutexNew+0x108>
        } else {
          name = NULL;
 8004418:	2300      	movs	r3, #0
 800441a:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hMutex, name);
 800441c:	6979      	ldr	r1, [r7, #20]
 800441e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004420:	f001 f84a 	bl	80054b8 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 8004424:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004426:	2b00      	cmp	r3, #0
 8004428:	d006      	beq.n	8004438 <osMutexNew+0x124>
 800442a:	69fb      	ldr	r3, [r7, #28]
 800442c:	2b00      	cmp	r3, #0
 800442e:	d003      	beq.n	8004438 <osMutexNew+0x124>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 8004430:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004432:	f043 0301 	orr.w	r3, r3, #1
 8004436:	627b      	str	r3, [r7, #36]	; 0x24
      }
    }
  }

  return ((osMutexId_t)hMutex);
 8004438:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800443a:	4618      	mov	r0, r3
 800443c:	3728      	adds	r7, #40	; 0x28
 800443e:	46bd      	mov	sp, r7
 8004440:	bd80      	pop	{r7, pc}
 8004442:	bf00      	nop
 8004444:	20000340 	.word	0x20000340

08004448 <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 8004448:	b580      	push	{r7, lr}
 800444a:	b088      	sub	sp, #32
 800444c:	af00      	add	r7, sp, #0
 800444e:	6078      	str	r0, [r7, #4]
 8004450:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	f023 0301 	bic.w	r3, r3, #1
 8004458:	61bb      	str	r3, [r7, #24]

  rmtx = (uint32_t)mutex_id & 1U;
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	f003 0301 	and.w	r3, r3, #1
 8004460:	617b      	str	r3, [r7, #20]

  stat = osOK;
 8004462:	2300      	movs	r3, #0
 8004464:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004466:	f3ef 8305 	mrs	r3, IPSR
 800446a:	613b      	str	r3, [r7, #16]
  return(result);
 800446c:	693b      	ldr	r3, [r7, #16]

  if (IS_IRQ()) {
 800446e:	2b00      	cmp	r3, #0
 8004470:	d10f      	bne.n	8004492 <osMutexAcquire+0x4a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004472:	f3ef 8310 	mrs	r3, PRIMASK
 8004476:	60fb      	str	r3, [r7, #12]
  return(result);
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	2b00      	cmp	r3, #0
 800447c:	d109      	bne.n	8004492 <osMutexAcquire+0x4a>
 800447e:	4b20      	ldr	r3, [pc, #128]	; (8004500 <osMutexAcquire+0xb8>)
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	2b02      	cmp	r3, #2
 8004484:	d109      	bne.n	800449a <osMutexAcquire+0x52>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004486:	f3ef 8311 	mrs	r3, BASEPRI
 800448a:	60bb      	str	r3, [r7, #8]
  return(result);
 800448c:	68bb      	ldr	r3, [r7, #8]
 800448e:	2b00      	cmp	r3, #0
 8004490:	d003      	beq.n	800449a <osMutexAcquire+0x52>
    stat = osErrorISR;
 8004492:	f06f 0305 	mvn.w	r3, #5
 8004496:	61fb      	str	r3, [r7, #28]
 8004498:	e02c      	b.n	80044f4 <osMutexAcquire+0xac>
  }
  else if (hMutex == NULL) {
 800449a:	69bb      	ldr	r3, [r7, #24]
 800449c:	2b00      	cmp	r3, #0
 800449e:	d103      	bne.n	80044a8 <osMutexAcquire+0x60>
    stat = osErrorParameter;
 80044a0:	f06f 0303 	mvn.w	r3, #3
 80044a4:	61fb      	str	r3, [r7, #28]
 80044a6:	e025      	b.n	80044f4 <osMutexAcquire+0xac>
  }
  else {
    if (rmtx != 0U) {
 80044a8:	697b      	ldr	r3, [r7, #20]
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d011      	beq.n	80044d2 <osMutexAcquire+0x8a>
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 80044ae:	6839      	ldr	r1, [r7, #0]
 80044b0:	69b8      	ldr	r0, [r7, #24]
 80044b2:	f000 fb20 	bl	8004af6 <xQueueTakeMutexRecursive>
 80044b6:	4603      	mov	r3, r0
 80044b8:	2b01      	cmp	r3, #1
 80044ba:	d01b      	beq.n	80044f4 <osMutexAcquire+0xac>
        if (timeout != 0U) {
 80044bc:	683b      	ldr	r3, [r7, #0]
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d003      	beq.n	80044ca <osMutexAcquire+0x82>
          stat = osErrorTimeout;
 80044c2:	f06f 0301 	mvn.w	r3, #1
 80044c6:	61fb      	str	r3, [r7, #28]
 80044c8:	e014      	b.n	80044f4 <osMutexAcquire+0xac>
        } else {
          stat = osErrorResource;
 80044ca:	f06f 0302 	mvn.w	r3, #2
 80044ce:	61fb      	str	r3, [r7, #28]
 80044d0:	e010      	b.n	80044f4 <osMutexAcquire+0xac>
        }
      }
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 80044d2:	6839      	ldr	r1, [r7, #0]
 80044d4:	69b8      	ldr	r0, [r7, #24]
 80044d6:	f000 fdbb 	bl	8005050 <xQueueSemaphoreTake>
 80044da:	4603      	mov	r3, r0
 80044dc:	2b01      	cmp	r3, #1
 80044de:	d009      	beq.n	80044f4 <osMutexAcquire+0xac>
        if (timeout != 0U) {
 80044e0:	683b      	ldr	r3, [r7, #0]
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d003      	beq.n	80044ee <osMutexAcquire+0xa6>
          stat = osErrorTimeout;
 80044e6:	f06f 0301 	mvn.w	r3, #1
 80044ea:	61fb      	str	r3, [r7, #28]
 80044ec:	e002      	b.n	80044f4 <osMutexAcquire+0xac>
        } else {
          stat = osErrorResource;
 80044ee:	f06f 0302 	mvn.w	r3, #2
 80044f2:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 80044f4:	69fb      	ldr	r3, [r7, #28]
}
 80044f6:	4618      	mov	r0, r3
 80044f8:	3720      	adds	r7, #32
 80044fa:	46bd      	mov	sp, r7
 80044fc:	bd80      	pop	{r7, pc}
 80044fe:	bf00      	nop
 8004500:	20000340 	.word	0x20000340

08004504 <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 8004504:	b580      	push	{r7, lr}
 8004506:	b088      	sub	sp, #32
 8004508:	af00      	add	r7, sp, #0
 800450a:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	f023 0301 	bic.w	r3, r3, #1
 8004512:	61bb      	str	r3, [r7, #24]

  rmtx = (uint32_t)mutex_id & 1U;
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	f003 0301 	and.w	r3, r3, #1
 800451a:	617b      	str	r3, [r7, #20]

  stat = osOK;
 800451c:	2300      	movs	r3, #0
 800451e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004520:	f3ef 8305 	mrs	r3, IPSR
 8004524:	613b      	str	r3, [r7, #16]
  return(result);
 8004526:	693b      	ldr	r3, [r7, #16]

  if (IS_IRQ()) {
 8004528:	2b00      	cmp	r3, #0
 800452a:	d10f      	bne.n	800454c <osMutexRelease+0x48>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800452c:	f3ef 8310 	mrs	r3, PRIMASK
 8004530:	60fb      	str	r3, [r7, #12]
  return(result);
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	2b00      	cmp	r3, #0
 8004536:	d109      	bne.n	800454c <osMutexRelease+0x48>
 8004538:	4b19      	ldr	r3, [pc, #100]	; (80045a0 <osMutexRelease+0x9c>)
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	2b02      	cmp	r3, #2
 800453e:	d109      	bne.n	8004554 <osMutexRelease+0x50>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004540:	f3ef 8311 	mrs	r3, BASEPRI
 8004544:	60bb      	str	r3, [r7, #8]
  return(result);
 8004546:	68bb      	ldr	r3, [r7, #8]
 8004548:	2b00      	cmp	r3, #0
 800454a:	d003      	beq.n	8004554 <osMutexRelease+0x50>
    stat = osErrorISR;
 800454c:	f06f 0305 	mvn.w	r3, #5
 8004550:	61fb      	str	r3, [r7, #28]
 8004552:	e01f      	b.n	8004594 <osMutexRelease+0x90>
  }
  else if (hMutex == NULL) {
 8004554:	69bb      	ldr	r3, [r7, #24]
 8004556:	2b00      	cmp	r3, #0
 8004558:	d103      	bne.n	8004562 <osMutexRelease+0x5e>
    stat = osErrorParameter;
 800455a:	f06f 0303 	mvn.w	r3, #3
 800455e:	61fb      	str	r3, [r7, #28]
 8004560:	e018      	b.n	8004594 <osMutexRelease+0x90>
  }
  else {
    if (rmtx != 0U) {
 8004562:	697b      	ldr	r3, [r7, #20]
 8004564:	2b00      	cmp	r3, #0
 8004566:	d009      	beq.n	800457c <osMutexRelease+0x78>
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 8004568:	69b8      	ldr	r0, [r7, #24]
 800456a:	f000 fa90 	bl	8004a8e <xQueueGiveMutexRecursive>
 800456e:	4603      	mov	r3, r0
 8004570:	2b01      	cmp	r3, #1
 8004572:	d00f      	beq.n	8004594 <osMutexRelease+0x90>
        stat = osErrorResource;
 8004574:	f06f 0302 	mvn.w	r3, #2
 8004578:	61fb      	str	r3, [r7, #28]
 800457a:	e00b      	b.n	8004594 <osMutexRelease+0x90>
      }
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 800457c:	2300      	movs	r3, #0
 800457e:	2200      	movs	r2, #0
 8004580:	2100      	movs	r1, #0
 8004582:	69b8      	ldr	r0, [r7, #24]
 8004584:	f000 faee 	bl	8004b64 <xQueueGenericSend>
 8004588:	4603      	mov	r3, r0
 800458a:	2b01      	cmp	r3, #1
 800458c:	d002      	beq.n	8004594 <osMutexRelease+0x90>
        stat = osErrorResource;
 800458e:	f06f 0302 	mvn.w	r3, #2
 8004592:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return (stat);
 8004594:	69fb      	ldr	r3, [r7, #28]
}
 8004596:	4618      	mov	r0, r3
 8004598:	3720      	adds	r7, #32
 800459a:	46bd      	mov	sp, r7
 800459c:	bd80      	pop	{r7, pc}
 800459e:	bf00      	nop
 80045a0:	20000340 	.word	0x20000340

080045a4 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80045a4:	b480      	push	{r7}
 80045a6:	b085      	sub	sp, #20
 80045a8:	af00      	add	r7, sp, #0
 80045aa:	60f8      	str	r0, [r7, #12]
 80045ac:	60b9      	str	r1, [r7, #8]
 80045ae:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	4a07      	ldr	r2, [pc, #28]	; (80045d0 <vApplicationGetIdleTaskMemory+0x2c>)
 80045b4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80045b6:	68bb      	ldr	r3, [r7, #8]
 80045b8:	4a06      	ldr	r2, [pc, #24]	; (80045d4 <vApplicationGetIdleTaskMemory+0x30>)
 80045ba:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	2280      	movs	r2, #128	; 0x80
 80045c0:	601a      	str	r2, [r3, #0]
}
 80045c2:	bf00      	nop
 80045c4:	3714      	adds	r7, #20
 80045c6:	46bd      	mov	sp, r7
 80045c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045cc:	4770      	bx	lr
 80045ce:	bf00      	nop
 80045d0:	20000344 	.word	0x20000344
 80045d4:	20000400 	.word	0x20000400

080045d8 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80045d8:	b480      	push	{r7}
 80045da:	b085      	sub	sp, #20
 80045dc:	af00      	add	r7, sp, #0
 80045de:	60f8      	str	r0, [r7, #12]
 80045e0:	60b9      	str	r1, [r7, #8]
 80045e2:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	4a07      	ldr	r2, [pc, #28]	; (8004604 <vApplicationGetTimerTaskMemory+0x2c>)
 80045e8:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80045ea:	68bb      	ldr	r3, [r7, #8]
 80045ec:	4a06      	ldr	r2, [pc, #24]	; (8004608 <vApplicationGetTimerTaskMemory+0x30>)
 80045ee:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80045f6:	601a      	str	r2, [r3, #0]
}
 80045f8:	bf00      	nop
 80045fa:	3714      	adds	r7, #20
 80045fc:	46bd      	mov	sp, r7
 80045fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004602:	4770      	bx	lr
 8004604:	20000600 	.word	0x20000600
 8004608:	200006bc 	.word	0x200006bc

0800460c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800460c:	b480      	push	{r7}
 800460e:	b083      	sub	sp, #12
 8004610:	af00      	add	r7, sp, #0
 8004612:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	f103 0208 	add.w	r2, r3, #8
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	f04f 32ff 	mov.w	r2, #4294967295
 8004624:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	f103 0208 	add.w	r2, r3, #8
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	f103 0208 	add.w	r2, r3, #8
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	2200      	movs	r2, #0
 800463e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004640:	bf00      	nop
 8004642:	370c      	adds	r7, #12
 8004644:	46bd      	mov	sp, r7
 8004646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800464a:	4770      	bx	lr

0800464c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800464c:	b480      	push	{r7}
 800464e:	b083      	sub	sp, #12
 8004650:	af00      	add	r7, sp, #0
 8004652:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	2200      	movs	r2, #0
 8004658:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800465a:	bf00      	nop
 800465c:	370c      	adds	r7, #12
 800465e:	46bd      	mov	sp, r7
 8004660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004664:	4770      	bx	lr

08004666 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004666:	b480      	push	{r7}
 8004668:	b085      	sub	sp, #20
 800466a:	af00      	add	r7, sp, #0
 800466c:	6078      	str	r0, [r7, #4]
 800466e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	685b      	ldr	r3, [r3, #4]
 8004674:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004676:	683b      	ldr	r3, [r7, #0]
 8004678:	68fa      	ldr	r2, [r7, #12]
 800467a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	689a      	ldr	r2, [r3, #8]
 8004680:	683b      	ldr	r3, [r7, #0]
 8004682:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	689b      	ldr	r3, [r3, #8]
 8004688:	683a      	ldr	r2, [r7, #0]
 800468a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	683a      	ldr	r2, [r7, #0]
 8004690:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8004692:	683b      	ldr	r3, [r7, #0]
 8004694:	687a      	ldr	r2, [r7, #4]
 8004696:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	1c5a      	adds	r2, r3, #1
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	601a      	str	r2, [r3, #0]
}
 80046a2:	bf00      	nop
 80046a4:	3714      	adds	r7, #20
 80046a6:	46bd      	mov	sp, r7
 80046a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ac:	4770      	bx	lr

080046ae <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80046ae:	b480      	push	{r7}
 80046b0:	b085      	sub	sp, #20
 80046b2:	af00      	add	r7, sp, #0
 80046b4:	6078      	str	r0, [r7, #4]
 80046b6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80046b8:	683b      	ldr	r3, [r7, #0]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80046be:	68bb      	ldr	r3, [r7, #8]
 80046c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046c4:	d103      	bne.n	80046ce <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	691b      	ldr	r3, [r3, #16]
 80046ca:	60fb      	str	r3, [r7, #12]
 80046cc:	e00c      	b.n	80046e8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	3308      	adds	r3, #8
 80046d2:	60fb      	str	r3, [r7, #12]
 80046d4:	e002      	b.n	80046dc <vListInsert+0x2e>
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	685b      	ldr	r3, [r3, #4]
 80046da:	60fb      	str	r3, [r7, #12]
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	685b      	ldr	r3, [r3, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	68ba      	ldr	r2, [r7, #8]
 80046e4:	429a      	cmp	r2, r3
 80046e6:	d2f6      	bcs.n	80046d6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	685a      	ldr	r2, [r3, #4]
 80046ec:	683b      	ldr	r3, [r7, #0]
 80046ee:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80046f0:	683b      	ldr	r3, [r7, #0]
 80046f2:	685b      	ldr	r3, [r3, #4]
 80046f4:	683a      	ldr	r2, [r7, #0]
 80046f6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80046f8:	683b      	ldr	r3, [r7, #0]
 80046fa:	68fa      	ldr	r2, [r7, #12]
 80046fc:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	683a      	ldr	r2, [r7, #0]
 8004702:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8004704:	683b      	ldr	r3, [r7, #0]
 8004706:	687a      	ldr	r2, [r7, #4]
 8004708:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	1c5a      	adds	r2, r3, #1
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	601a      	str	r2, [r3, #0]
}
 8004714:	bf00      	nop
 8004716:	3714      	adds	r7, #20
 8004718:	46bd      	mov	sp, r7
 800471a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800471e:	4770      	bx	lr

08004720 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004720:	b480      	push	{r7}
 8004722:	b085      	sub	sp, #20
 8004724:	af00      	add	r7, sp, #0
 8004726:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	691b      	ldr	r3, [r3, #16]
 800472c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	685b      	ldr	r3, [r3, #4]
 8004732:	687a      	ldr	r2, [r7, #4]
 8004734:	6892      	ldr	r2, [r2, #8]
 8004736:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	689b      	ldr	r3, [r3, #8]
 800473c:	687a      	ldr	r2, [r7, #4]
 800473e:	6852      	ldr	r2, [r2, #4]
 8004740:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	685b      	ldr	r3, [r3, #4]
 8004746:	687a      	ldr	r2, [r7, #4]
 8004748:	429a      	cmp	r2, r3
 800474a:	d103      	bne.n	8004754 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	689a      	ldr	r2, [r3, #8]
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	2200      	movs	r2, #0
 8004758:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	1e5a      	subs	r2, r3, #1
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	681b      	ldr	r3, [r3, #0]
}
 8004768:	4618      	mov	r0, r3
 800476a:	3714      	adds	r7, #20
 800476c:	46bd      	mov	sp, r7
 800476e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004772:	4770      	bx	lr

08004774 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004774:	b580      	push	{r7, lr}
 8004776:	b084      	sub	sp, #16
 8004778:	af00      	add	r7, sp, #0
 800477a:	6078      	str	r0, [r7, #4]
 800477c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	2b00      	cmp	r3, #0
 8004786:	d10a      	bne.n	800479e <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004788:	f04f 0350 	mov.w	r3, #80	; 0x50
 800478c:	f383 8811 	msr	BASEPRI, r3
 8004790:	f3bf 8f6f 	isb	sy
 8004794:	f3bf 8f4f 	dsb	sy
 8004798:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800479a:	bf00      	nop
 800479c:	e7fe      	b.n	800479c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800479e:	f002 fb69 	bl	8006e74 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	681a      	ldr	r2, [r3, #0]
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047aa:	68f9      	ldr	r1, [r7, #12]
 80047ac:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80047ae:	fb01 f303 	mul.w	r3, r1, r3
 80047b2:	441a      	add	r2, r3
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	2200      	movs	r2, #0
 80047bc:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	681a      	ldr	r2, [r3, #0]
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	681a      	ldr	r2, [r3, #0]
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047ce:	3b01      	subs	r3, #1
 80047d0:	68f9      	ldr	r1, [r7, #12]
 80047d2:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80047d4:	fb01 f303 	mul.w	r3, r1, r3
 80047d8:	441a      	add	r2, r3
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	22ff      	movs	r2, #255	; 0xff
 80047e2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	22ff      	movs	r2, #255	; 0xff
 80047ea:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80047ee:	683b      	ldr	r3, [r7, #0]
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d114      	bne.n	800481e <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	691b      	ldr	r3, [r3, #16]
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d01a      	beq.n	8004832 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	3310      	adds	r3, #16
 8004800:	4618      	mov	r0, r3
 8004802:	f001 fb39 	bl	8005e78 <xTaskRemoveFromEventList>
 8004806:	4603      	mov	r3, r0
 8004808:	2b00      	cmp	r3, #0
 800480a:	d012      	beq.n	8004832 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800480c:	4b0c      	ldr	r3, [pc, #48]	; (8004840 <xQueueGenericReset+0xcc>)
 800480e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004812:	601a      	str	r2, [r3, #0]
 8004814:	f3bf 8f4f 	dsb	sy
 8004818:	f3bf 8f6f 	isb	sy
 800481c:	e009      	b.n	8004832 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	3310      	adds	r3, #16
 8004822:	4618      	mov	r0, r3
 8004824:	f7ff fef2 	bl	800460c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	3324      	adds	r3, #36	; 0x24
 800482c:	4618      	mov	r0, r3
 800482e:	f7ff feed 	bl	800460c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004832:	f002 fb4f 	bl	8006ed4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004836:	2301      	movs	r3, #1
}
 8004838:	4618      	mov	r0, r3
 800483a:	3710      	adds	r7, #16
 800483c:	46bd      	mov	sp, r7
 800483e:	bd80      	pop	{r7, pc}
 8004840:	e000ed04 	.word	0xe000ed04

08004844 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8004844:	b580      	push	{r7, lr}
 8004846:	b08e      	sub	sp, #56	; 0x38
 8004848:	af02      	add	r7, sp, #8
 800484a:	60f8      	str	r0, [r7, #12]
 800484c:	60b9      	str	r1, [r7, #8]
 800484e:	607a      	str	r2, [r7, #4]
 8004850:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	2b00      	cmp	r3, #0
 8004856:	d10a      	bne.n	800486e <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8004858:	f04f 0350 	mov.w	r3, #80	; 0x50
 800485c:	f383 8811 	msr	BASEPRI, r3
 8004860:	f3bf 8f6f 	isb	sy
 8004864:	f3bf 8f4f 	dsb	sy
 8004868:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800486a:	bf00      	nop
 800486c:	e7fe      	b.n	800486c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800486e:	683b      	ldr	r3, [r7, #0]
 8004870:	2b00      	cmp	r3, #0
 8004872:	d10a      	bne.n	800488a <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8004874:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004878:	f383 8811 	msr	BASEPRI, r3
 800487c:	f3bf 8f6f 	isb	sy
 8004880:	f3bf 8f4f 	dsb	sy
 8004884:	627b      	str	r3, [r7, #36]	; 0x24
}
 8004886:	bf00      	nop
 8004888:	e7fe      	b.n	8004888 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	2b00      	cmp	r3, #0
 800488e:	d002      	beq.n	8004896 <xQueueGenericCreateStatic+0x52>
 8004890:	68bb      	ldr	r3, [r7, #8]
 8004892:	2b00      	cmp	r3, #0
 8004894:	d001      	beq.n	800489a <xQueueGenericCreateStatic+0x56>
 8004896:	2301      	movs	r3, #1
 8004898:	e000      	b.n	800489c <xQueueGenericCreateStatic+0x58>
 800489a:	2300      	movs	r3, #0
 800489c:	2b00      	cmp	r3, #0
 800489e:	d10a      	bne.n	80048b6 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 80048a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048a4:	f383 8811 	msr	BASEPRI, r3
 80048a8:	f3bf 8f6f 	isb	sy
 80048ac:	f3bf 8f4f 	dsb	sy
 80048b0:	623b      	str	r3, [r7, #32]
}
 80048b2:	bf00      	nop
 80048b4:	e7fe      	b.n	80048b4 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d102      	bne.n	80048c2 <xQueueGenericCreateStatic+0x7e>
 80048bc:	68bb      	ldr	r3, [r7, #8]
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d101      	bne.n	80048c6 <xQueueGenericCreateStatic+0x82>
 80048c2:	2301      	movs	r3, #1
 80048c4:	e000      	b.n	80048c8 <xQueueGenericCreateStatic+0x84>
 80048c6:	2300      	movs	r3, #0
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d10a      	bne.n	80048e2 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 80048cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048d0:	f383 8811 	msr	BASEPRI, r3
 80048d4:	f3bf 8f6f 	isb	sy
 80048d8:	f3bf 8f4f 	dsb	sy
 80048dc:	61fb      	str	r3, [r7, #28]
}
 80048de:	bf00      	nop
 80048e0:	e7fe      	b.n	80048e0 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80048e2:	2350      	movs	r3, #80	; 0x50
 80048e4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80048e6:	697b      	ldr	r3, [r7, #20]
 80048e8:	2b50      	cmp	r3, #80	; 0x50
 80048ea:	d00a      	beq.n	8004902 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 80048ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048f0:	f383 8811 	msr	BASEPRI, r3
 80048f4:	f3bf 8f6f 	isb	sy
 80048f8:	f3bf 8f4f 	dsb	sy
 80048fc:	61bb      	str	r3, [r7, #24]
}
 80048fe:	bf00      	nop
 8004900:	e7fe      	b.n	8004900 <xQueueGenericCreateStatic+0xbc>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004902:	683b      	ldr	r3, [r7, #0]
 8004904:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8004906:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004908:	2b00      	cmp	r3, #0
 800490a:	d00d      	beq.n	8004928 <xQueueGenericCreateStatic+0xe4>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800490c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800490e:	2201      	movs	r2, #1
 8004910:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004914:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8004918:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800491a:	9300      	str	r3, [sp, #0]
 800491c:	4613      	mov	r3, r2
 800491e:	687a      	ldr	r2, [r7, #4]
 8004920:	68b9      	ldr	r1, [r7, #8]
 8004922:	68f8      	ldr	r0, [r7, #12]
 8004924:	f000 f843 	bl	80049ae <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8004928:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800492a:	4618      	mov	r0, r3
 800492c:	3730      	adds	r7, #48	; 0x30
 800492e:	46bd      	mov	sp, r7
 8004930:	bd80      	pop	{r7, pc}

08004932 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8004932:	b580      	push	{r7, lr}
 8004934:	b08a      	sub	sp, #40	; 0x28
 8004936:	af02      	add	r7, sp, #8
 8004938:	60f8      	str	r0, [r7, #12]
 800493a:	60b9      	str	r1, [r7, #8]
 800493c:	4613      	mov	r3, r2
 800493e:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	2b00      	cmp	r3, #0
 8004944:	d10a      	bne.n	800495c <xQueueGenericCreate+0x2a>
	__asm volatile
 8004946:	f04f 0350 	mov.w	r3, #80	; 0x50
 800494a:	f383 8811 	msr	BASEPRI, r3
 800494e:	f3bf 8f6f 	isb	sy
 8004952:	f3bf 8f4f 	dsb	sy
 8004956:	613b      	str	r3, [r7, #16]
}
 8004958:	bf00      	nop
 800495a:	e7fe      	b.n	800495a <xQueueGenericCreate+0x28>

		if( uxItemSize == ( UBaseType_t ) 0 )
 800495c:	68bb      	ldr	r3, [r7, #8]
 800495e:	2b00      	cmp	r3, #0
 8004960:	d102      	bne.n	8004968 <xQueueGenericCreate+0x36>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8004962:	2300      	movs	r3, #0
 8004964:	61fb      	str	r3, [r7, #28]
 8004966:	e004      	b.n	8004972 <xQueueGenericCreate+0x40>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	68ba      	ldr	r2, [r7, #8]
 800496c:	fb02 f303 	mul.w	r3, r2, r3
 8004970:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8004972:	69fb      	ldr	r3, [r7, #28]
 8004974:	3350      	adds	r3, #80	; 0x50
 8004976:	4618      	mov	r0, r3
 8004978:	f002 fb9e 	bl	80070b8 <pvPortMalloc>
 800497c:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800497e:	69bb      	ldr	r3, [r7, #24]
 8004980:	2b00      	cmp	r3, #0
 8004982:	d00f      	beq.n	80049a4 <xQueueGenericCreate+0x72>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 8004984:	69bb      	ldr	r3, [r7, #24]
 8004986:	3350      	adds	r3, #80	; 0x50
 8004988:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800498a:	69bb      	ldr	r3, [r7, #24]
 800498c:	2200      	movs	r2, #0
 800498e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004992:	79fa      	ldrb	r2, [r7, #7]
 8004994:	69bb      	ldr	r3, [r7, #24]
 8004996:	9300      	str	r3, [sp, #0]
 8004998:	4613      	mov	r3, r2
 800499a:	697a      	ldr	r2, [r7, #20]
 800499c:	68b9      	ldr	r1, [r7, #8]
 800499e:	68f8      	ldr	r0, [r7, #12]
 80049a0:	f000 f805 	bl	80049ae <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 80049a4:	69bb      	ldr	r3, [r7, #24]
	}
 80049a6:	4618      	mov	r0, r3
 80049a8:	3720      	adds	r7, #32
 80049aa:	46bd      	mov	sp, r7
 80049ac:	bd80      	pop	{r7, pc}

080049ae <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80049ae:	b580      	push	{r7, lr}
 80049b0:	b084      	sub	sp, #16
 80049b2:	af00      	add	r7, sp, #0
 80049b4:	60f8      	str	r0, [r7, #12]
 80049b6:	60b9      	str	r1, [r7, #8]
 80049b8:	607a      	str	r2, [r7, #4]
 80049ba:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80049bc:	68bb      	ldr	r3, [r7, #8]
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d103      	bne.n	80049ca <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80049c2:	69bb      	ldr	r3, [r7, #24]
 80049c4:	69ba      	ldr	r2, [r7, #24]
 80049c6:	601a      	str	r2, [r3, #0]
 80049c8:	e002      	b.n	80049d0 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80049ca:	69bb      	ldr	r3, [r7, #24]
 80049cc:	687a      	ldr	r2, [r7, #4]
 80049ce:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80049d0:	69bb      	ldr	r3, [r7, #24]
 80049d2:	68fa      	ldr	r2, [r7, #12]
 80049d4:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80049d6:	69bb      	ldr	r3, [r7, #24]
 80049d8:	68ba      	ldr	r2, [r7, #8]
 80049da:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80049dc:	2101      	movs	r1, #1
 80049de:	69b8      	ldr	r0, [r7, #24]
 80049e0:	f7ff fec8 	bl	8004774 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80049e4:	69bb      	ldr	r3, [r7, #24]
 80049e6:	78fa      	ldrb	r2, [r7, #3]
 80049e8:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80049ec:	bf00      	nop
 80049ee:	3710      	adds	r7, #16
 80049f0:	46bd      	mov	sp, r7
 80049f2:	bd80      	pop	{r7, pc}

080049f4 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 80049f4:	b580      	push	{r7, lr}
 80049f6:	b082      	sub	sp, #8
 80049f8:	af00      	add	r7, sp, #0
 80049fa:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d00e      	beq.n	8004a20 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->pxMutexHolder = NULL;
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	2200      	movs	r2, #0
 8004a06:	605a      	str	r2, [r3, #4]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	2200      	movs	r2, #0
 8004a0c:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.uxRecursiveCallCount = 0;
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	2200      	movs	r2, #0
 8004a12:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8004a14:	2300      	movs	r3, #0
 8004a16:	2200      	movs	r2, #0
 8004a18:	2100      	movs	r1, #0
 8004a1a:	6878      	ldr	r0, [r7, #4]
 8004a1c:	f000 f8a2 	bl	8004b64 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8004a20:	bf00      	nop
 8004a22:	3708      	adds	r7, #8
 8004a24:	46bd      	mov	sp, r7
 8004a26:	bd80      	pop	{r7, pc}

08004a28 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8004a28:	b580      	push	{r7, lr}
 8004a2a:	b086      	sub	sp, #24
 8004a2c:	af00      	add	r7, sp, #0
 8004a2e:	4603      	mov	r3, r0
 8004a30:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8004a32:	2301      	movs	r3, #1
 8004a34:	617b      	str	r3, [r7, #20]
 8004a36:	2300      	movs	r3, #0
 8004a38:	613b      	str	r3, [r7, #16]

		pxNewQueue = ( Queue_t * ) xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8004a3a:	79fb      	ldrb	r3, [r7, #7]
 8004a3c:	461a      	mov	r2, r3
 8004a3e:	6939      	ldr	r1, [r7, #16]
 8004a40:	6978      	ldr	r0, [r7, #20]
 8004a42:	f7ff ff76 	bl	8004932 <xQueueGenericCreate>
 8004a46:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( pxNewQueue );
 8004a48:	68f8      	ldr	r0, [r7, #12]
 8004a4a:	f7ff ffd3 	bl	80049f4 <prvInitialiseMutex>

		return pxNewQueue;
 8004a4e:	68fb      	ldr	r3, [r7, #12]
	}
 8004a50:	4618      	mov	r0, r3
 8004a52:	3718      	adds	r7, #24
 8004a54:	46bd      	mov	sp, r7
 8004a56:	bd80      	pop	{r7, pc}

08004a58 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 8004a58:	b580      	push	{r7, lr}
 8004a5a:	b088      	sub	sp, #32
 8004a5c:	af02      	add	r7, sp, #8
 8004a5e:	4603      	mov	r3, r0
 8004a60:	6039      	str	r1, [r7, #0]
 8004a62:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8004a64:	2301      	movs	r3, #1
 8004a66:	617b      	str	r3, [r7, #20]
 8004a68:	2300      	movs	r3, #0
 8004a6a:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		pxNewQueue = ( Queue_t * ) xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8004a6c:	79fb      	ldrb	r3, [r7, #7]
 8004a6e:	9300      	str	r3, [sp, #0]
 8004a70:	683b      	ldr	r3, [r7, #0]
 8004a72:	2200      	movs	r2, #0
 8004a74:	6939      	ldr	r1, [r7, #16]
 8004a76:	6978      	ldr	r0, [r7, #20]
 8004a78:	f7ff fee4 	bl	8004844 <xQueueGenericCreateStatic>
 8004a7c:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( pxNewQueue );
 8004a7e:	68f8      	ldr	r0, [r7, #12]
 8004a80:	f7ff ffb8 	bl	80049f4 <prvInitialiseMutex>

		return pxNewQueue;
 8004a84:	68fb      	ldr	r3, [r7, #12]
	}
 8004a86:	4618      	mov	r0, r3
 8004a88:	3718      	adds	r7, #24
 8004a8a:	46bd      	mov	sp, r7
 8004a8c:	bd80      	pop	{r7, pc}

08004a8e <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 8004a8e:	b590      	push	{r4, r7, lr}
 8004a90:	b087      	sub	sp, #28
 8004a92:	af00      	add	r7, sp, #0
 8004a94:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8004a9a:	693b      	ldr	r3, [r7, #16]
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d10a      	bne.n	8004ab6 <xQueueGiveMutexRecursive+0x28>
	__asm volatile
 8004aa0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004aa4:	f383 8811 	msr	BASEPRI, r3
 8004aa8:	f3bf 8f6f 	isb	sy
 8004aac:	f3bf 8f4f 	dsb	sy
 8004ab0:	60fb      	str	r3, [r7, #12]
}
 8004ab2:	bf00      	nop
 8004ab4:	e7fe      	b.n	8004ab4 <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->pxMutexHolder == ( void * ) xTaskGetCurrentTaskHandle() ) /*lint !e961 Not a redundant cast as TaskHandle_t is a typedef. */
 8004ab6:	693b      	ldr	r3, [r7, #16]
 8004ab8:	685c      	ldr	r4, [r3, #4]
 8004aba:	f001 fba5 	bl	8006208 <xTaskGetCurrentTaskHandle>
 8004abe:	4603      	mov	r3, r0
 8004ac0:	429c      	cmp	r4, r3
 8004ac2:	d111      	bne.n	8004ae8 <xQueueGiveMutexRecursive+0x5a>
			/* uxRecursiveCallCount cannot be zero if pxMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.uxRecursiveCallCount )--;
 8004ac4:	693b      	ldr	r3, [r7, #16]
 8004ac6:	68db      	ldr	r3, [r3, #12]
 8004ac8:	1e5a      	subs	r2, r3, #1
 8004aca:	693b      	ldr	r3, [r7, #16]
 8004acc:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 8004ace:	693b      	ldr	r3, [r7, #16]
 8004ad0:	68db      	ldr	r3, [r3, #12]
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d105      	bne.n	8004ae2 <xQueueGiveMutexRecursive+0x54>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 8004ad6:	2300      	movs	r3, #0
 8004ad8:	2200      	movs	r2, #0
 8004ada:	2100      	movs	r1, #0
 8004adc:	6938      	ldr	r0, [r7, #16]
 8004ade:	f000 f841 	bl	8004b64 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 8004ae2:	2301      	movs	r3, #1
 8004ae4:	617b      	str	r3, [r7, #20]
 8004ae6:	e001      	b.n	8004aec <xQueueGiveMutexRecursive+0x5e>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 8004ae8:	2300      	movs	r3, #0
 8004aea:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 8004aec:	697b      	ldr	r3, [r7, #20]
	}
 8004aee:	4618      	mov	r0, r3
 8004af0:	371c      	adds	r7, #28
 8004af2:	46bd      	mov	sp, r7
 8004af4:	bd90      	pop	{r4, r7, pc}

08004af6 <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 8004af6:	b590      	push	{r4, r7, lr}
 8004af8:	b087      	sub	sp, #28
 8004afa:	af00      	add	r7, sp, #0
 8004afc:	6078      	str	r0, [r7, #4]
 8004afe:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8004b04:	693b      	ldr	r3, [r7, #16]
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d10a      	bne.n	8004b20 <xQueueTakeMutexRecursive+0x2a>
	__asm volatile
 8004b0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b0e:	f383 8811 	msr	BASEPRI, r3
 8004b12:	f3bf 8f6f 	isb	sy
 8004b16:	f3bf 8f4f 	dsb	sy
 8004b1a:	60fb      	str	r3, [r7, #12]
}
 8004b1c:	bf00      	nop
 8004b1e:	e7fe      	b.n	8004b1e <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->pxMutexHolder == ( void * ) xTaskGetCurrentTaskHandle() ) /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 8004b20:	693b      	ldr	r3, [r7, #16]
 8004b22:	685c      	ldr	r4, [r3, #4]
 8004b24:	f001 fb70 	bl	8006208 <xTaskGetCurrentTaskHandle>
 8004b28:	4603      	mov	r3, r0
 8004b2a:	429c      	cmp	r4, r3
 8004b2c:	d107      	bne.n	8004b3e <xQueueTakeMutexRecursive+0x48>
		{
			( pxMutex->u.uxRecursiveCallCount )++;
 8004b2e:	693b      	ldr	r3, [r7, #16]
 8004b30:	68db      	ldr	r3, [r3, #12]
 8004b32:	1c5a      	adds	r2, r3, #1
 8004b34:	693b      	ldr	r3, [r7, #16]
 8004b36:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 8004b38:	2301      	movs	r3, #1
 8004b3a:	617b      	str	r3, [r7, #20]
 8004b3c:	e00c      	b.n	8004b58 <xQueueTakeMutexRecursive+0x62>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 8004b3e:	6839      	ldr	r1, [r7, #0]
 8004b40:	6938      	ldr	r0, [r7, #16]
 8004b42:	f000 fa85 	bl	8005050 <xQueueSemaphoreTake>
 8004b46:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 8004b48:	697b      	ldr	r3, [r7, #20]
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d004      	beq.n	8004b58 <xQueueTakeMutexRecursive+0x62>
			{
				( pxMutex->u.uxRecursiveCallCount )++;
 8004b4e:	693b      	ldr	r3, [r7, #16]
 8004b50:	68db      	ldr	r3, [r3, #12]
 8004b52:	1c5a      	adds	r2, r3, #1
 8004b54:	693b      	ldr	r3, [r7, #16]
 8004b56:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 8004b58:	697b      	ldr	r3, [r7, #20]
	}
 8004b5a:	4618      	mov	r0, r3
 8004b5c:	371c      	adds	r7, #28
 8004b5e:	46bd      	mov	sp, r7
 8004b60:	bd90      	pop	{r4, r7, pc}
	...

08004b64 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8004b64:	b580      	push	{r7, lr}
 8004b66:	b08e      	sub	sp, #56	; 0x38
 8004b68:	af00      	add	r7, sp, #0
 8004b6a:	60f8      	str	r0, [r7, #12]
 8004b6c:	60b9      	str	r1, [r7, #8]
 8004b6e:	607a      	str	r2, [r7, #4]
 8004b70:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8004b72:	2300      	movs	r3, #0
 8004b74:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8004b7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d10a      	bne.n	8004b96 <xQueueGenericSend+0x32>
	__asm volatile
 8004b80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b84:	f383 8811 	msr	BASEPRI, r3
 8004b88:	f3bf 8f6f 	isb	sy
 8004b8c:	f3bf 8f4f 	dsb	sy
 8004b90:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8004b92:	bf00      	nop
 8004b94:	e7fe      	b.n	8004b94 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004b96:	68bb      	ldr	r3, [r7, #8]
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d103      	bne.n	8004ba4 <xQueueGenericSend+0x40>
 8004b9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d101      	bne.n	8004ba8 <xQueueGenericSend+0x44>
 8004ba4:	2301      	movs	r3, #1
 8004ba6:	e000      	b.n	8004baa <xQueueGenericSend+0x46>
 8004ba8:	2300      	movs	r3, #0
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d10a      	bne.n	8004bc4 <xQueueGenericSend+0x60>
	__asm volatile
 8004bae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004bb2:	f383 8811 	msr	BASEPRI, r3
 8004bb6:	f3bf 8f6f 	isb	sy
 8004bba:	f3bf 8f4f 	dsb	sy
 8004bbe:	627b      	str	r3, [r7, #36]	; 0x24
}
 8004bc0:	bf00      	nop
 8004bc2:	e7fe      	b.n	8004bc2 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004bc4:	683b      	ldr	r3, [r7, #0]
 8004bc6:	2b02      	cmp	r3, #2
 8004bc8:	d103      	bne.n	8004bd2 <xQueueGenericSend+0x6e>
 8004bca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004bcc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004bce:	2b01      	cmp	r3, #1
 8004bd0:	d101      	bne.n	8004bd6 <xQueueGenericSend+0x72>
 8004bd2:	2301      	movs	r3, #1
 8004bd4:	e000      	b.n	8004bd8 <xQueueGenericSend+0x74>
 8004bd6:	2300      	movs	r3, #0
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d10a      	bne.n	8004bf2 <xQueueGenericSend+0x8e>
	__asm volatile
 8004bdc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004be0:	f383 8811 	msr	BASEPRI, r3
 8004be4:	f3bf 8f6f 	isb	sy
 8004be8:	f3bf 8f4f 	dsb	sy
 8004bec:	623b      	str	r3, [r7, #32]
}
 8004bee:	bf00      	nop
 8004bf0:	e7fe      	b.n	8004bf0 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004bf2:	f001 fb19 	bl	8006228 <xTaskGetSchedulerState>
 8004bf6:	4603      	mov	r3, r0
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d102      	bne.n	8004c02 <xQueueGenericSend+0x9e>
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d101      	bne.n	8004c06 <xQueueGenericSend+0xa2>
 8004c02:	2301      	movs	r3, #1
 8004c04:	e000      	b.n	8004c08 <xQueueGenericSend+0xa4>
 8004c06:	2300      	movs	r3, #0
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d10a      	bne.n	8004c22 <xQueueGenericSend+0xbe>
	__asm volatile
 8004c0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c10:	f383 8811 	msr	BASEPRI, r3
 8004c14:	f3bf 8f6f 	isb	sy
 8004c18:	f3bf 8f4f 	dsb	sy
 8004c1c:	61fb      	str	r3, [r7, #28]
}
 8004c1e:	bf00      	nop
 8004c20:	e7fe      	b.n	8004c20 <xQueueGenericSend+0xbc>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004c22:	f002 f927 	bl	8006e74 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004c26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c28:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004c2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c2c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c2e:	429a      	cmp	r2, r3
 8004c30:	d302      	bcc.n	8004c38 <xQueueGenericSend+0xd4>
 8004c32:	683b      	ldr	r3, [r7, #0]
 8004c34:	2b02      	cmp	r3, #2
 8004c36:	d129      	bne.n	8004c8c <xQueueGenericSend+0x128>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004c38:	683a      	ldr	r2, [r7, #0]
 8004c3a:	68b9      	ldr	r1, [r7, #8]
 8004c3c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004c3e:	f000 fb2b 	bl	8005298 <prvCopyDataToQueue>
 8004c42:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004c44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d010      	beq.n	8004c6e <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004c4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c4e:	3324      	adds	r3, #36	; 0x24
 8004c50:	4618      	mov	r0, r3
 8004c52:	f001 f911 	bl	8005e78 <xTaskRemoveFromEventList>
 8004c56:	4603      	mov	r3, r0
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d013      	beq.n	8004c84 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8004c5c:	4b3f      	ldr	r3, [pc, #252]	; (8004d5c <xQueueGenericSend+0x1f8>)
 8004c5e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004c62:	601a      	str	r2, [r3, #0]
 8004c64:	f3bf 8f4f 	dsb	sy
 8004c68:	f3bf 8f6f 	isb	sy
 8004c6c:	e00a      	b.n	8004c84 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8004c6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d007      	beq.n	8004c84 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8004c74:	4b39      	ldr	r3, [pc, #228]	; (8004d5c <xQueueGenericSend+0x1f8>)
 8004c76:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004c7a:	601a      	str	r2, [r3, #0]
 8004c7c:	f3bf 8f4f 	dsb	sy
 8004c80:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8004c84:	f002 f926 	bl	8006ed4 <vPortExitCritical>
				return pdPASS;
 8004c88:	2301      	movs	r3, #1
 8004c8a:	e063      	b.n	8004d54 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d103      	bne.n	8004c9a <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004c92:	f002 f91f 	bl	8006ed4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8004c96:	2300      	movs	r3, #0
 8004c98:	e05c      	b.n	8004d54 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004c9a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d106      	bne.n	8004cae <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004ca0:	f107 0314 	add.w	r3, r7, #20
 8004ca4:	4618      	mov	r0, r3
 8004ca6:	f001 f94b 	bl	8005f40 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004caa:	2301      	movs	r3, #1
 8004cac:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004cae:	f002 f911 	bl	8006ed4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004cb2:	f000 feb3 	bl	8005a1c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004cb6:	f002 f8dd 	bl	8006e74 <vPortEnterCritical>
 8004cba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004cbc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004cc0:	b25b      	sxtb	r3, r3
 8004cc2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004cc6:	d103      	bne.n	8004cd0 <xQueueGenericSend+0x16c>
 8004cc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004cca:	2200      	movs	r2, #0
 8004ccc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004cd0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004cd2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004cd6:	b25b      	sxtb	r3, r3
 8004cd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004cdc:	d103      	bne.n	8004ce6 <xQueueGenericSend+0x182>
 8004cde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ce0:	2200      	movs	r2, #0
 8004ce2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004ce6:	f002 f8f5 	bl	8006ed4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004cea:	1d3a      	adds	r2, r7, #4
 8004cec:	f107 0314 	add.w	r3, r7, #20
 8004cf0:	4611      	mov	r1, r2
 8004cf2:	4618      	mov	r0, r3
 8004cf4:	f001 f93a 	bl	8005f6c <xTaskCheckForTimeOut>
 8004cf8:	4603      	mov	r3, r0
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d124      	bne.n	8004d48 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8004cfe:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004d00:	f000 fbc2 	bl	8005488 <prvIsQueueFull>
 8004d04:	4603      	mov	r3, r0
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d018      	beq.n	8004d3c <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8004d0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d0c:	3310      	adds	r3, #16
 8004d0e:	687a      	ldr	r2, [r7, #4]
 8004d10:	4611      	mov	r1, r2
 8004d12:	4618      	mov	r0, r3
 8004d14:	f001 f860 	bl	8005dd8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8004d18:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004d1a:	f000 fb4d 	bl	80053b8 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8004d1e:	f000 fe8b 	bl	8005a38 <xTaskResumeAll>
 8004d22:	4603      	mov	r3, r0
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	f47f af7c 	bne.w	8004c22 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8004d2a:	4b0c      	ldr	r3, [pc, #48]	; (8004d5c <xQueueGenericSend+0x1f8>)
 8004d2c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004d30:	601a      	str	r2, [r3, #0]
 8004d32:	f3bf 8f4f 	dsb	sy
 8004d36:	f3bf 8f6f 	isb	sy
 8004d3a:	e772      	b.n	8004c22 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8004d3c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004d3e:	f000 fb3b 	bl	80053b8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004d42:	f000 fe79 	bl	8005a38 <xTaskResumeAll>
 8004d46:	e76c      	b.n	8004c22 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8004d48:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004d4a:	f000 fb35 	bl	80053b8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004d4e:	f000 fe73 	bl	8005a38 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8004d52:	2300      	movs	r3, #0
		}
	}
}
 8004d54:	4618      	mov	r0, r3
 8004d56:	3738      	adds	r7, #56	; 0x38
 8004d58:	46bd      	mov	sp, r7
 8004d5a:	bd80      	pop	{r7, pc}
 8004d5c:	e000ed04 	.word	0xe000ed04

08004d60 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8004d60:	b580      	push	{r7, lr}
 8004d62:	b08e      	sub	sp, #56	; 0x38
 8004d64:	af00      	add	r7, sp, #0
 8004d66:	60f8      	str	r0, [r7, #12]
 8004d68:	60b9      	str	r1, [r7, #8]
 8004d6a:	607a      	str	r2, [r7, #4]
 8004d6c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8004d72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d10a      	bne.n	8004d8e <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8004d78:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d7c:	f383 8811 	msr	BASEPRI, r3
 8004d80:	f3bf 8f6f 	isb	sy
 8004d84:	f3bf 8f4f 	dsb	sy
 8004d88:	627b      	str	r3, [r7, #36]	; 0x24
}
 8004d8a:	bf00      	nop
 8004d8c:	e7fe      	b.n	8004d8c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004d8e:	68bb      	ldr	r3, [r7, #8]
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d103      	bne.n	8004d9c <xQueueGenericSendFromISR+0x3c>
 8004d94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d101      	bne.n	8004da0 <xQueueGenericSendFromISR+0x40>
 8004d9c:	2301      	movs	r3, #1
 8004d9e:	e000      	b.n	8004da2 <xQueueGenericSendFromISR+0x42>
 8004da0:	2300      	movs	r3, #0
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d10a      	bne.n	8004dbc <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8004da6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004daa:	f383 8811 	msr	BASEPRI, r3
 8004dae:	f3bf 8f6f 	isb	sy
 8004db2:	f3bf 8f4f 	dsb	sy
 8004db6:	623b      	str	r3, [r7, #32]
}
 8004db8:	bf00      	nop
 8004dba:	e7fe      	b.n	8004dba <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004dbc:	683b      	ldr	r3, [r7, #0]
 8004dbe:	2b02      	cmp	r3, #2
 8004dc0:	d103      	bne.n	8004dca <xQueueGenericSendFromISR+0x6a>
 8004dc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004dc4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004dc6:	2b01      	cmp	r3, #1
 8004dc8:	d101      	bne.n	8004dce <xQueueGenericSendFromISR+0x6e>
 8004dca:	2301      	movs	r3, #1
 8004dcc:	e000      	b.n	8004dd0 <xQueueGenericSendFromISR+0x70>
 8004dce:	2300      	movs	r3, #0
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d10a      	bne.n	8004dea <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8004dd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004dd8:	f383 8811 	msr	BASEPRI, r3
 8004ddc:	f3bf 8f6f 	isb	sy
 8004de0:	f3bf 8f4f 	dsb	sy
 8004de4:	61fb      	str	r3, [r7, #28]
}
 8004de6:	bf00      	nop
 8004de8:	e7fe      	b.n	8004de8 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004dea:	f002 f925 	bl	8007038 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8004dee:	f3ef 8211 	mrs	r2, BASEPRI
 8004df2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004df6:	f383 8811 	msr	BASEPRI, r3
 8004dfa:	f3bf 8f6f 	isb	sy
 8004dfe:	f3bf 8f4f 	dsb	sy
 8004e02:	61ba      	str	r2, [r7, #24]
 8004e04:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8004e06:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004e08:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004e0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e0c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004e0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e10:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e12:	429a      	cmp	r2, r3
 8004e14:	d302      	bcc.n	8004e1c <xQueueGenericSendFromISR+0xbc>
 8004e16:	683b      	ldr	r3, [r7, #0]
 8004e18:	2b02      	cmp	r3, #2
 8004e1a:	d12c      	bne.n	8004e76 <xQueueGenericSendFromISR+0x116>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8004e1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e1e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004e22:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004e26:	683a      	ldr	r2, [r7, #0]
 8004e28:	68b9      	ldr	r1, [r7, #8]
 8004e2a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004e2c:	f000 fa34 	bl	8005298 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8004e30:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8004e34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e38:	d112      	bne.n	8004e60 <xQueueGenericSendFromISR+0x100>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004e3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d016      	beq.n	8004e70 <xQueueGenericSendFromISR+0x110>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004e42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e44:	3324      	adds	r3, #36	; 0x24
 8004e46:	4618      	mov	r0, r3
 8004e48:	f001 f816 	bl	8005e78 <xTaskRemoveFromEventList>
 8004e4c:	4603      	mov	r3, r0
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d00e      	beq.n	8004e70 <xQueueGenericSendFromISR+0x110>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d00b      	beq.n	8004e70 <xQueueGenericSendFromISR+0x110>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	2201      	movs	r2, #1
 8004e5c:	601a      	str	r2, [r3, #0]
 8004e5e:	e007      	b.n	8004e70 <xQueueGenericSendFromISR+0x110>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004e60:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8004e64:	3301      	adds	r3, #1
 8004e66:	b2db      	uxtb	r3, r3
 8004e68:	b25a      	sxtb	r2, r3
 8004e6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e6c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8004e70:	2301      	movs	r3, #1
 8004e72:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8004e74:	e001      	b.n	8004e7a <xQueueGenericSendFromISR+0x11a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8004e76:	2300      	movs	r3, #0
 8004e78:	637b      	str	r3, [r7, #52]	; 0x34
 8004e7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e7c:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004e7e:	693b      	ldr	r3, [r7, #16]
 8004e80:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8004e84:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004e86:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8004e88:	4618      	mov	r0, r3
 8004e8a:	3738      	adds	r7, #56	; 0x38
 8004e8c:	46bd      	mov	sp, r7
 8004e8e:	bd80      	pop	{r7, pc}

08004e90 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8004e90:	b580      	push	{r7, lr}
 8004e92:	b08c      	sub	sp, #48	; 0x30
 8004e94:	af00      	add	r7, sp, #0
 8004e96:	60f8      	str	r0, [r7, #12]
 8004e98:	60b9      	str	r1, [r7, #8]
 8004e9a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8004e9c:	2300      	movs	r3, #0
 8004e9e:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004ea4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d10a      	bne.n	8004ec0 <xQueueReceive+0x30>
	__asm volatile
 8004eaa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004eae:	f383 8811 	msr	BASEPRI, r3
 8004eb2:	f3bf 8f6f 	isb	sy
 8004eb6:	f3bf 8f4f 	dsb	sy
 8004eba:	623b      	str	r3, [r7, #32]
}
 8004ebc:	bf00      	nop
 8004ebe:	e7fe      	b.n	8004ebe <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004ec0:	68bb      	ldr	r3, [r7, #8]
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d103      	bne.n	8004ece <xQueueReceive+0x3e>
 8004ec6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ec8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d101      	bne.n	8004ed2 <xQueueReceive+0x42>
 8004ece:	2301      	movs	r3, #1
 8004ed0:	e000      	b.n	8004ed4 <xQueueReceive+0x44>
 8004ed2:	2300      	movs	r3, #0
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d10a      	bne.n	8004eee <xQueueReceive+0x5e>
	__asm volatile
 8004ed8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004edc:	f383 8811 	msr	BASEPRI, r3
 8004ee0:	f3bf 8f6f 	isb	sy
 8004ee4:	f3bf 8f4f 	dsb	sy
 8004ee8:	61fb      	str	r3, [r7, #28]
}
 8004eea:	bf00      	nop
 8004eec:	e7fe      	b.n	8004eec <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004eee:	f001 f99b 	bl	8006228 <xTaskGetSchedulerState>
 8004ef2:	4603      	mov	r3, r0
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d102      	bne.n	8004efe <xQueueReceive+0x6e>
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d101      	bne.n	8004f02 <xQueueReceive+0x72>
 8004efe:	2301      	movs	r3, #1
 8004f00:	e000      	b.n	8004f04 <xQueueReceive+0x74>
 8004f02:	2300      	movs	r3, #0
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d10a      	bne.n	8004f1e <xQueueReceive+0x8e>
	__asm volatile
 8004f08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f0c:	f383 8811 	msr	BASEPRI, r3
 8004f10:	f3bf 8f6f 	isb	sy
 8004f14:	f3bf 8f4f 	dsb	sy
 8004f18:	61bb      	str	r3, [r7, #24]
}
 8004f1a:	bf00      	nop
 8004f1c:	e7fe      	b.n	8004f1c <xQueueReceive+0x8c>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8004f1e:	f001 ffa9 	bl	8006e74 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004f22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f26:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004f28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d01f      	beq.n	8004f6e <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004f2e:	68b9      	ldr	r1, [r7, #8]
 8004f30:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004f32:	f000 fa1b 	bl	800536c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004f36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f38:	1e5a      	subs	r2, r3, #1
 8004f3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f3c:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004f3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f40:	691b      	ldr	r3, [r3, #16]
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d00f      	beq.n	8004f66 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004f46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f48:	3310      	adds	r3, #16
 8004f4a:	4618      	mov	r0, r3
 8004f4c:	f000 ff94 	bl	8005e78 <xTaskRemoveFromEventList>
 8004f50:	4603      	mov	r3, r0
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d007      	beq.n	8004f66 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004f56:	4b3d      	ldr	r3, [pc, #244]	; (800504c <xQueueReceive+0x1bc>)
 8004f58:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004f5c:	601a      	str	r2, [r3, #0]
 8004f5e:	f3bf 8f4f 	dsb	sy
 8004f62:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004f66:	f001 ffb5 	bl	8006ed4 <vPortExitCritical>
				return pdPASS;
 8004f6a:	2301      	movs	r3, #1
 8004f6c:	e069      	b.n	8005042 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d103      	bne.n	8004f7c <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004f74:	f001 ffae 	bl	8006ed4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004f78:	2300      	movs	r3, #0
 8004f7a:	e062      	b.n	8005042 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004f7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d106      	bne.n	8004f90 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004f82:	f107 0310 	add.w	r3, r7, #16
 8004f86:	4618      	mov	r0, r3
 8004f88:	f000 ffda 	bl	8005f40 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004f8c:	2301      	movs	r3, #1
 8004f8e:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004f90:	f001 ffa0 	bl	8006ed4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004f94:	f000 fd42 	bl	8005a1c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004f98:	f001 ff6c 	bl	8006e74 <vPortEnterCritical>
 8004f9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f9e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004fa2:	b25b      	sxtb	r3, r3
 8004fa4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004fa8:	d103      	bne.n	8004fb2 <xQueueReceive+0x122>
 8004faa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004fac:	2200      	movs	r2, #0
 8004fae:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004fb2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004fb4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004fb8:	b25b      	sxtb	r3, r3
 8004fba:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004fbe:	d103      	bne.n	8004fc8 <xQueueReceive+0x138>
 8004fc0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004fc2:	2200      	movs	r2, #0
 8004fc4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004fc8:	f001 ff84 	bl	8006ed4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004fcc:	1d3a      	adds	r2, r7, #4
 8004fce:	f107 0310 	add.w	r3, r7, #16
 8004fd2:	4611      	mov	r1, r2
 8004fd4:	4618      	mov	r0, r3
 8004fd6:	f000 ffc9 	bl	8005f6c <xTaskCheckForTimeOut>
 8004fda:	4603      	mov	r3, r0
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d123      	bne.n	8005028 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004fe0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004fe2:	f000 fa3b 	bl	800545c <prvIsQueueEmpty>
 8004fe6:	4603      	mov	r3, r0
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d017      	beq.n	800501c <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004fec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004fee:	3324      	adds	r3, #36	; 0x24
 8004ff0:	687a      	ldr	r2, [r7, #4]
 8004ff2:	4611      	mov	r1, r2
 8004ff4:	4618      	mov	r0, r3
 8004ff6:	f000 feef 	bl	8005dd8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004ffa:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004ffc:	f000 f9dc 	bl	80053b8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005000:	f000 fd1a 	bl	8005a38 <xTaskResumeAll>
 8005004:	4603      	mov	r3, r0
 8005006:	2b00      	cmp	r3, #0
 8005008:	d189      	bne.n	8004f1e <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800500a:	4b10      	ldr	r3, [pc, #64]	; (800504c <xQueueReceive+0x1bc>)
 800500c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005010:	601a      	str	r2, [r3, #0]
 8005012:	f3bf 8f4f 	dsb	sy
 8005016:	f3bf 8f6f 	isb	sy
 800501a:	e780      	b.n	8004f1e <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800501c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800501e:	f000 f9cb 	bl	80053b8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005022:	f000 fd09 	bl	8005a38 <xTaskResumeAll>
 8005026:	e77a      	b.n	8004f1e <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8005028:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800502a:	f000 f9c5 	bl	80053b8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800502e:	f000 fd03 	bl	8005a38 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005032:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005034:	f000 fa12 	bl	800545c <prvIsQueueEmpty>
 8005038:	4603      	mov	r3, r0
 800503a:	2b00      	cmp	r3, #0
 800503c:	f43f af6f 	beq.w	8004f1e <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8005040:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 8005042:	4618      	mov	r0, r3
 8005044:	3730      	adds	r7, #48	; 0x30
 8005046:	46bd      	mov	sp, r7
 8005048:	bd80      	pop	{r7, pc}
 800504a:	bf00      	nop
 800504c:	e000ed04 	.word	0xe000ed04

08005050 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8005050:	b580      	push	{r7, lr}
 8005052:	b08e      	sub	sp, #56	; 0x38
 8005054:	af00      	add	r7, sp, #0
 8005056:	6078      	str	r0, [r7, #4]
 8005058:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800505a:	2300      	movs	r3, #0
 800505c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8005062:	2300      	movs	r3, #0
 8005064:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005066:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005068:	2b00      	cmp	r3, #0
 800506a:	d10a      	bne.n	8005082 <xQueueSemaphoreTake+0x32>
	__asm volatile
 800506c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005070:	f383 8811 	msr	BASEPRI, r3
 8005074:	f3bf 8f6f 	isb	sy
 8005078:	f3bf 8f4f 	dsb	sy
 800507c:	623b      	str	r3, [r7, #32]
}
 800507e:	bf00      	nop
 8005080:	e7fe      	b.n	8005080 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8005082:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005084:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005086:	2b00      	cmp	r3, #0
 8005088:	d00a      	beq.n	80050a0 <xQueueSemaphoreTake+0x50>
	__asm volatile
 800508a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800508e:	f383 8811 	msr	BASEPRI, r3
 8005092:	f3bf 8f6f 	isb	sy
 8005096:	f3bf 8f4f 	dsb	sy
 800509a:	61fb      	str	r3, [r7, #28]
}
 800509c:	bf00      	nop
 800509e:	e7fe      	b.n	800509e <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80050a0:	f001 f8c2 	bl	8006228 <xTaskGetSchedulerState>
 80050a4:	4603      	mov	r3, r0
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d102      	bne.n	80050b0 <xQueueSemaphoreTake+0x60>
 80050aa:	683b      	ldr	r3, [r7, #0]
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d101      	bne.n	80050b4 <xQueueSemaphoreTake+0x64>
 80050b0:	2301      	movs	r3, #1
 80050b2:	e000      	b.n	80050b6 <xQueueSemaphoreTake+0x66>
 80050b4:	2300      	movs	r3, #0
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d10a      	bne.n	80050d0 <xQueueSemaphoreTake+0x80>
	__asm volatile
 80050ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050be:	f383 8811 	msr	BASEPRI, r3
 80050c2:	f3bf 8f6f 	isb	sy
 80050c6:	f3bf 8f4f 	dsb	sy
 80050ca:	61bb      	str	r3, [r7, #24]
}
 80050cc:	bf00      	nop
 80050ce:	e7fe      	b.n	80050ce <xQueueSemaphoreTake+0x7e>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 80050d0:	f001 fed0 	bl	8006e74 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80050d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80050d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050d8:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80050da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d024      	beq.n	800512a <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80050e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050e2:	1e5a      	subs	r2, r3, #1
 80050e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80050e6:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80050e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d104      	bne.n	80050fa <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 80050f0:	f001 fa1a 	bl	8006528 <pvTaskIncrementMutexHeldCount>
 80050f4:	4602      	mov	r2, r0
 80050f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80050f8:	605a      	str	r2, [r3, #4]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80050fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80050fc:	691b      	ldr	r3, [r3, #16]
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d00f      	beq.n	8005122 <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005102:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005104:	3310      	adds	r3, #16
 8005106:	4618      	mov	r0, r3
 8005108:	f000 feb6 	bl	8005e78 <xTaskRemoveFromEventList>
 800510c:	4603      	mov	r3, r0
 800510e:	2b00      	cmp	r3, #0
 8005110:	d007      	beq.n	8005122 <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005112:	4b54      	ldr	r3, [pc, #336]	; (8005264 <xQueueSemaphoreTake+0x214>)
 8005114:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005118:	601a      	str	r2, [r3, #0]
 800511a:	f3bf 8f4f 	dsb	sy
 800511e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005122:	f001 fed7 	bl	8006ed4 <vPortExitCritical>
				return pdPASS;
 8005126:	2301      	movs	r3, #1
 8005128:	e097      	b.n	800525a <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800512a:	683b      	ldr	r3, [r7, #0]
 800512c:	2b00      	cmp	r3, #0
 800512e:	d111      	bne.n	8005154 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8005130:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005132:	2b00      	cmp	r3, #0
 8005134:	d00a      	beq.n	800514c <xQueueSemaphoreTake+0xfc>
	__asm volatile
 8005136:	f04f 0350 	mov.w	r3, #80	; 0x50
 800513a:	f383 8811 	msr	BASEPRI, r3
 800513e:	f3bf 8f6f 	isb	sy
 8005142:	f3bf 8f4f 	dsb	sy
 8005146:	617b      	str	r3, [r7, #20]
}
 8005148:	bf00      	nop
 800514a:	e7fe      	b.n	800514a <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800514c:	f001 fec2 	bl	8006ed4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005150:	2300      	movs	r3, #0
 8005152:	e082      	b.n	800525a <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005154:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005156:	2b00      	cmp	r3, #0
 8005158:	d106      	bne.n	8005168 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800515a:	f107 030c 	add.w	r3, r7, #12
 800515e:	4618      	mov	r0, r3
 8005160:	f000 feee 	bl	8005f40 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005164:	2301      	movs	r3, #1
 8005166:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005168:	f001 feb4 	bl	8006ed4 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800516c:	f000 fc56 	bl	8005a1c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005170:	f001 fe80 	bl	8006e74 <vPortEnterCritical>
 8005174:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005176:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800517a:	b25b      	sxtb	r3, r3
 800517c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005180:	d103      	bne.n	800518a <xQueueSemaphoreTake+0x13a>
 8005182:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005184:	2200      	movs	r2, #0
 8005186:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800518a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800518c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005190:	b25b      	sxtb	r3, r3
 8005192:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005196:	d103      	bne.n	80051a0 <xQueueSemaphoreTake+0x150>
 8005198:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800519a:	2200      	movs	r2, #0
 800519c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80051a0:	f001 fe98 	bl	8006ed4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80051a4:	463a      	mov	r2, r7
 80051a6:	f107 030c 	add.w	r3, r7, #12
 80051aa:	4611      	mov	r1, r2
 80051ac:	4618      	mov	r0, r3
 80051ae:	f000 fedd 	bl	8005f6c <xTaskCheckForTimeOut>
 80051b2:	4603      	mov	r3, r0
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d132      	bne.n	800521e <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80051b8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80051ba:	f000 f94f 	bl	800545c <prvIsQueueEmpty>
 80051be:	4603      	mov	r3, r0
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d026      	beq.n	8005212 <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80051c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d109      	bne.n	80051e0 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 80051cc:	f001 fe52 	bl	8006e74 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 80051d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80051d2:	685b      	ldr	r3, [r3, #4]
 80051d4:	4618      	mov	r0, r3
 80051d6:	f001 f845 	bl	8006264 <xTaskPriorityInherit>
 80051da:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 80051dc:	f001 fe7a 	bl	8006ed4 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80051e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80051e2:	3324      	adds	r3, #36	; 0x24
 80051e4:	683a      	ldr	r2, [r7, #0]
 80051e6:	4611      	mov	r1, r2
 80051e8:	4618      	mov	r0, r3
 80051ea:	f000 fdf5 	bl	8005dd8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80051ee:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80051f0:	f000 f8e2 	bl	80053b8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80051f4:	f000 fc20 	bl	8005a38 <xTaskResumeAll>
 80051f8:	4603      	mov	r3, r0
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	f47f af68 	bne.w	80050d0 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 8005200:	4b18      	ldr	r3, [pc, #96]	; (8005264 <xQueueSemaphoreTake+0x214>)
 8005202:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005206:	601a      	str	r2, [r3, #0]
 8005208:	f3bf 8f4f 	dsb	sy
 800520c:	f3bf 8f6f 	isb	sy
 8005210:	e75e      	b.n	80050d0 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8005212:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8005214:	f000 f8d0 	bl	80053b8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005218:	f000 fc0e 	bl	8005a38 <xTaskResumeAll>
 800521c:	e758      	b.n	80050d0 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800521e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8005220:	f000 f8ca 	bl	80053b8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005224:	f000 fc08 	bl	8005a38 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005228:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800522a:	f000 f917 	bl	800545c <prvIsQueueEmpty>
 800522e:	4603      	mov	r3, r0
 8005230:	2b00      	cmp	r3, #0
 8005232:	f43f af4d 	beq.w	80050d0 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8005236:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005238:	2b00      	cmp	r3, #0
 800523a:	d00d      	beq.n	8005258 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 800523c:	f001 fe1a 	bl	8006e74 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8005240:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8005242:	f000 f811 	bl	8005268 <prvGetDisinheritPriorityAfterTimeout>
 8005246:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( ( void * ) pxQueue->pxMutexHolder, uxHighestWaitingPriority );
 8005248:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800524a:	685b      	ldr	r3, [r3, #4]
 800524c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800524e:	4618      	mov	r0, r3
 8005250:	f001 f8e4 	bl	800641c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8005254:	f001 fe3e 	bl	8006ed4 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8005258:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 800525a:	4618      	mov	r0, r3
 800525c:	3738      	adds	r7, #56	; 0x38
 800525e:	46bd      	mov	sp, r7
 8005260:	bd80      	pop	{r7, pc}
 8005262:	bf00      	nop
 8005264:	e000ed04 	.word	0xe000ed04

08005268 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8005268:	b480      	push	{r7}
 800526a:	b085      	sub	sp, #20
 800526c:	af00      	add	r7, sp, #0
 800526e:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0 )
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005274:	2b00      	cmp	r3, #0
 8005276:	d006      	beq.n	8005286 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = configMAX_PRIORITIES - listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 8005282:	60fb      	str	r3, [r7, #12]
 8005284:	e001      	b.n	800528a <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8005286:	2300      	movs	r3, #0
 8005288:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800528a:	68fb      	ldr	r3, [r7, #12]
	}
 800528c:	4618      	mov	r0, r3
 800528e:	3714      	adds	r7, #20
 8005290:	46bd      	mov	sp, r7
 8005292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005296:	4770      	bx	lr

08005298 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8005298:	b580      	push	{r7, lr}
 800529a:	b086      	sub	sp, #24
 800529c:	af00      	add	r7, sp, #0
 800529e:	60f8      	str	r0, [r7, #12]
 80052a0:	60b9      	str	r1, [r7, #8]
 80052a2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80052a4:	2300      	movs	r3, #0
 80052a6:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052ac:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d10d      	bne.n	80052d2 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d14d      	bne.n	800535a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	685b      	ldr	r3, [r3, #4]
 80052c2:	4618      	mov	r0, r3
 80052c4:	f001 f83c 	bl	8006340 <xTaskPriorityDisinherit>
 80052c8:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	2200      	movs	r2, #0
 80052ce:	605a      	str	r2, [r3, #4]
 80052d0:	e043      	b.n	800535a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d119      	bne.n	800530c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	6898      	ldr	r0, [r3, #8]
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052e0:	461a      	mov	r2, r3
 80052e2:	68b9      	ldr	r1, [r7, #8]
 80052e4:	f002 f9e5 	bl	80076b2 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	689a      	ldr	r2, [r3, #8]
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052f0:	441a      	add	r2, r3
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	689a      	ldr	r2, [r3, #8]
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	685b      	ldr	r3, [r3, #4]
 80052fe:	429a      	cmp	r2, r3
 8005300:	d32b      	bcc.n	800535a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	681a      	ldr	r2, [r3, #0]
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	609a      	str	r2, [r3, #8]
 800530a:	e026      	b.n	800535a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	68d8      	ldr	r0, [r3, #12]
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005314:	461a      	mov	r2, r3
 8005316:	68b9      	ldr	r1, [r7, #8]
 8005318:	f002 f9cb 	bl	80076b2 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	68da      	ldr	r2, [r3, #12]
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005324:	425b      	negs	r3, r3
 8005326:	441a      	add	r2, r3
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	68da      	ldr	r2, [r3, #12]
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	429a      	cmp	r2, r3
 8005336:	d207      	bcs.n	8005348 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	685a      	ldr	r2, [r3, #4]
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005340:	425b      	negs	r3, r3
 8005342:	441a      	add	r2, r3
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	2b02      	cmp	r3, #2
 800534c:	d105      	bne.n	800535a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800534e:	693b      	ldr	r3, [r7, #16]
 8005350:	2b00      	cmp	r3, #0
 8005352:	d002      	beq.n	800535a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8005354:	693b      	ldr	r3, [r7, #16]
 8005356:	3b01      	subs	r3, #1
 8005358:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800535a:	693b      	ldr	r3, [r7, #16]
 800535c:	1c5a      	adds	r2, r3, #1
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8005362:	697b      	ldr	r3, [r7, #20]
}
 8005364:	4618      	mov	r0, r3
 8005366:	3718      	adds	r7, #24
 8005368:	46bd      	mov	sp, r7
 800536a:	bd80      	pop	{r7, pc}

0800536c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800536c:	b580      	push	{r7, lr}
 800536e:	b082      	sub	sp, #8
 8005370:	af00      	add	r7, sp, #0
 8005372:	6078      	str	r0, [r7, #4]
 8005374:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800537a:	2b00      	cmp	r3, #0
 800537c:	d018      	beq.n	80053b0 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	68da      	ldr	r2, [r3, #12]
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005386:	441a      	add	r2, r3
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	68da      	ldr	r2, [r3, #12]
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	685b      	ldr	r3, [r3, #4]
 8005394:	429a      	cmp	r2, r3
 8005396:	d303      	bcc.n	80053a0 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681a      	ldr	r2, [r3, #0]
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	68d9      	ldr	r1, [r3, #12]
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053a8:	461a      	mov	r2, r3
 80053aa:	6838      	ldr	r0, [r7, #0]
 80053ac:	f002 f981 	bl	80076b2 <memcpy>
	}
}
 80053b0:	bf00      	nop
 80053b2:	3708      	adds	r7, #8
 80053b4:	46bd      	mov	sp, r7
 80053b6:	bd80      	pop	{r7, pc}

080053b8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80053b8:	b580      	push	{r7, lr}
 80053ba:	b084      	sub	sp, #16
 80053bc:	af00      	add	r7, sp, #0
 80053be:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80053c0:	f001 fd58 	bl	8006e74 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80053ca:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80053cc:	e011      	b.n	80053f2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d012      	beq.n	80053fc <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	3324      	adds	r3, #36	; 0x24
 80053da:	4618      	mov	r0, r3
 80053dc:	f000 fd4c 	bl	8005e78 <xTaskRemoveFromEventList>
 80053e0:	4603      	mov	r3, r0
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d001      	beq.n	80053ea <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80053e6:	f000 fe23 	bl	8006030 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80053ea:	7bfb      	ldrb	r3, [r7, #15]
 80053ec:	3b01      	subs	r3, #1
 80053ee:	b2db      	uxtb	r3, r3
 80053f0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80053f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	dce9      	bgt.n	80053ce <prvUnlockQueue+0x16>
 80053fa:	e000      	b.n	80053fe <prvUnlockQueue+0x46>
					break;
 80053fc:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	22ff      	movs	r2, #255	; 0xff
 8005402:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8005406:	f001 fd65 	bl	8006ed4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800540a:	f001 fd33 	bl	8006e74 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005414:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005416:	e011      	b.n	800543c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	691b      	ldr	r3, [r3, #16]
 800541c:	2b00      	cmp	r3, #0
 800541e:	d012      	beq.n	8005446 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	3310      	adds	r3, #16
 8005424:	4618      	mov	r0, r3
 8005426:	f000 fd27 	bl	8005e78 <xTaskRemoveFromEventList>
 800542a:	4603      	mov	r3, r0
 800542c:	2b00      	cmp	r3, #0
 800542e:	d001      	beq.n	8005434 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8005430:	f000 fdfe 	bl	8006030 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8005434:	7bbb      	ldrb	r3, [r7, #14]
 8005436:	3b01      	subs	r3, #1
 8005438:	b2db      	uxtb	r3, r3
 800543a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800543c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005440:	2b00      	cmp	r3, #0
 8005442:	dce9      	bgt.n	8005418 <prvUnlockQueue+0x60>
 8005444:	e000      	b.n	8005448 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8005446:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	22ff      	movs	r2, #255	; 0xff
 800544c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8005450:	f001 fd40 	bl	8006ed4 <vPortExitCritical>
}
 8005454:	bf00      	nop
 8005456:	3710      	adds	r7, #16
 8005458:	46bd      	mov	sp, r7
 800545a:	bd80      	pop	{r7, pc}

0800545c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800545c:	b580      	push	{r7, lr}
 800545e:	b084      	sub	sp, #16
 8005460:	af00      	add	r7, sp, #0
 8005462:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005464:	f001 fd06 	bl	8006e74 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800546c:	2b00      	cmp	r3, #0
 800546e:	d102      	bne.n	8005476 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8005470:	2301      	movs	r3, #1
 8005472:	60fb      	str	r3, [r7, #12]
 8005474:	e001      	b.n	800547a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8005476:	2300      	movs	r3, #0
 8005478:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800547a:	f001 fd2b 	bl	8006ed4 <vPortExitCritical>

	return xReturn;
 800547e:	68fb      	ldr	r3, [r7, #12]
}
 8005480:	4618      	mov	r0, r3
 8005482:	3710      	adds	r7, #16
 8005484:	46bd      	mov	sp, r7
 8005486:	bd80      	pop	{r7, pc}

08005488 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8005488:	b580      	push	{r7, lr}
 800548a:	b084      	sub	sp, #16
 800548c:	af00      	add	r7, sp, #0
 800548e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005490:	f001 fcf0 	bl	8006e74 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800549c:	429a      	cmp	r2, r3
 800549e:	d102      	bne.n	80054a6 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80054a0:	2301      	movs	r3, #1
 80054a2:	60fb      	str	r3, [r7, #12]
 80054a4:	e001      	b.n	80054aa <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80054a6:	2300      	movs	r3, #0
 80054a8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80054aa:	f001 fd13 	bl	8006ed4 <vPortExitCritical>

	return xReturn;
 80054ae:	68fb      	ldr	r3, [r7, #12]
}
 80054b0:	4618      	mov	r0, r3
 80054b2:	3710      	adds	r7, #16
 80054b4:	46bd      	mov	sp, r7
 80054b6:	bd80      	pop	{r7, pc}

080054b8 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80054b8:	b480      	push	{r7}
 80054ba:	b085      	sub	sp, #20
 80054bc:	af00      	add	r7, sp, #0
 80054be:	6078      	str	r0, [r7, #4]
 80054c0:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80054c2:	2300      	movs	r3, #0
 80054c4:	60fb      	str	r3, [r7, #12]
 80054c6:	e014      	b.n	80054f2 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80054c8:	4a0f      	ldr	r2, [pc, #60]	; (8005508 <vQueueAddToRegistry+0x50>)
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d10b      	bne.n	80054ec <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80054d4:	490c      	ldr	r1, [pc, #48]	; (8005508 <vQueueAddToRegistry+0x50>)
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	683a      	ldr	r2, [r7, #0]
 80054da:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80054de:	4a0a      	ldr	r2, [pc, #40]	; (8005508 <vQueueAddToRegistry+0x50>)
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	00db      	lsls	r3, r3, #3
 80054e4:	4413      	add	r3, r2
 80054e6:	687a      	ldr	r2, [r7, #4]
 80054e8:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80054ea:	e006      	b.n	80054fa <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	3301      	adds	r3, #1
 80054f0:	60fb      	str	r3, [r7, #12]
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	2b07      	cmp	r3, #7
 80054f6:	d9e7      	bls.n	80054c8 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80054f8:	bf00      	nop
 80054fa:	bf00      	nop
 80054fc:	3714      	adds	r7, #20
 80054fe:	46bd      	mov	sp, r7
 8005500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005504:	4770      	bx	lr
 8005506:	bf00      	nop
 8005508:	2000217c 	.word	0x2000217c

0800550c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800550c:	b580      	push	{r7, lr}
 800550e:	b086      	sub	sp, #24
 8005510:	af00      	add	r7, sp, #0
 8005512:	60f8      	str	r0, [r7, #12]
 8005514:	60b9      	str	r1, [r7, #8]
 8005516:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800551c:	f001 fcaa 	bl	8006e74 <vPortEnterCritical>
 8005520:	697b      	ldr	r3, [r7, #20]
 8005522:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005526:	b25b      	sxtb	r3, r3
 8005528:	f1b3 3fff 	cmp.w	r3, #4294967295
 800552c:	d103      	bne.n	8005536 <vQueueWaitForMessageRestricted+0x2a>
 800552e:	697b      	ldr	r3, [r7, #20]
 8005530:	2200      	movs	r2, #0
 8005532:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005536:	697b      	ldr	r3, [r7, #20]
 8005538:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800553c:	b25b      	sxtb	r3, r3
 800553e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005542:	d103      	bne.n	800554c <vQueueWaitForMessageRestricted+0x40>
 8005544:	697b      	ldr	r3, [r7, #20]
 8005546:	2200      	movs	r2, #0
 8005548:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800554c:	f001 fcc2 	bl	8006ed4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8005550:	697b      	ldr	r3, [r7, #20]
 8005552:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005554:	2b00      	cmp	r3, #0
 8005556:	d106      	bne.n	8005566 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8005558:	697b      	ldr	r3, [r7, #20]
 800555a:	3324      	adds	r3, #36	; 0x24
 800555c:	687a      	ldr	r2, [r7, #4]
 800555e:	68b9      	ldr	r1, [r7, #8]
 8005560:	4618      	mov	r0, r3
 8005562:	f000 fc5d 	bl	8005e20 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8005566:	6978      	ldr	r0, [r7, #20]
 8005568:	f7ff ff26 	bl	80053b8 <prvUnlockQueue>
	}
 800556c:	bf00      	nop
 800556e:	3718      	adds	r7, #24
 8005570:	46bd      	mov	sp, r7
 8005572:	bd80      	pop	{r7, pc}

08005574 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005574:	b580      	push	{r7, lr}
 8005576:	b08e      	sub	sp, #56	; 0x38
 8005578:	af04      	add	r7, sp, #16
 800557a:	60f8      	str	r0, [r7, #12]
 800557c:	60b9      	str	r1, [r7, #8]
 800557e:	607a      	str	r2, [r7, #4]
 8005580:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8005582:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005584:	2b00      	cmp	r3, #0
 8005586:	d10a      	bne.n	800559e <xTaskCreateStatic+0x2a>
	__asm volatile
 8005588:	f04f 0350 	mov.w	r3, #80	; 0x50
 800558c:	f383 8811 	msr	BASEPRI, r3
 8005590:	f3bf 8f6f 	isb	sy
 8005594:	f3bf 8f4f 	dsb	sy
 8005598:	623b      	str	r3, [r7, #32]
}
 800559a:	bf00      	nop
 800559c:	e7fe      	b.n	800559c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800559e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	d10a      	bne.n	80055ba <xTaskCreateStatic+0x46>
	__asm volatile
 80055a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055a8:	f383 8811 	msr	BASEPRI, r3
 80055ac:	f3bf 8f6f 	isb	sy
 80055b0:	f3bf 8f4f 	dsb	sy
 80055b4:	61fb      	str	r3, [r7, #28]
}
 80055b6:	bf00      	nop
 80055b8:	e7fe      	b.n	80055b8 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80055ba:	23bc      	movs	r3, #188	; 0xbc
 80055bc:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80055be:	693b      	ldr	r3, [r7, #16]
 80055c0:	2bbc      	cmp	r3, #188	; 0xbc
 80055c2:	d00a      	beq.n	80055da <xTaskCreateStatic+0x66>
	__asm volatile
 80055c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055c8:	f383 8811 	msr	BASEPRI, r3
 80055cc:	f3bf 8f6f 	isb	sy
 80055d0:	f3bf 8f4f 	dsb	sy
 80055d4:	61bb      	str	r3, [r7, #24]
}
 80055d6:	bf00      	nop
 80055d8:	e7fe      	b.n	80055d8 <xTaskCreateStatic+0x64>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80055da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d01e      	beq.n	800561e <xTaskCreateStatic+0xaa>
 80055e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d01b      	beq.n	800561e <xTaskCreateStatic+0xaa>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80055e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80055e8:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80055ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055ec:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80055ee:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80055f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055f2:	2202      	movs	r2, #2
 80055f4:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80055f8:	2300      	movs	r3, #0
 80055fa:	9303      	str	r3, [sp, #12]
 80055fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055fe:	9302      	str	r3, [sp, #8]
 8005600:	f107 0314 	add.w	r3, r7, #20
 8005604:	9301      	str	r3, [sp, #4]
 8005606:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005608:	9300      	str	r3, [sp, #0]
 800560a:	683b      	ldr	r3, [r7, #0]
 800560c:	687a      	ldr	r2, [r7, #4]
 800560e:	68b9      	ldr	r1, [r7, #8]
 8005610:	68f8      	ldr	r0, [r7, #12]
 8005612:	f000 f851 	bl	80056b8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005616:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005618:	f000 f8ec 	bl	80057f4 <prvAddNewTaskToReadyList>
 800561c:	e001      	b.n	8005622 <xTaskCreateStatic+0xae>
		}
		else
		{
			xReturn = NULL;
 800561e:	2300      	movs	r3, #0
 8005620:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8005622:	697b      	ldr	r3, [r7, #20]
	}
 8005624:	4618      	mov	r0, r3
 8005626:	3728      	adds	r7, #40	; 0x28
 8005628:	46bd      	mov	sp, r7
 800562a:	bd80      	pop	{r7, pc}

0800562c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800562c:	b580      	push	{r7, lr}
 800562e:	b08c      	sub	sp, #48	; 0x30
 8005630:	af04      	add	r7, sp, #16
 8005632:	60f8      	str	r0, [r7, #12]
 8005634:	60b9      	str	r1, [r7, #8]
 8005636:	603b      	str	r3, [r7, #0]
 8005638:	4613      	mov	r3, r2
 800563a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800563c:	88fb      	ldrh	r3, [r7, #6]
 800563e:	009b      	lsls	r3, r3, #2
 8005640:	4618      	mov	r0, r3
 8005642:	f001 fd39 	bl	80070b8 <pvPortMalloc>
 8005646:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005648:	697b      	ldr	r3, [r7, #20]
 800564a:	2b00      	cmp	r3, #0
 800564c:	d00e      	beq.n	800566c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 800564e:	20bc      	movs	r0, #188	; 0xbc
 8005650:	f001 fd32 	bl	80070b8 <pvPortMalloc>
 8005654:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005656:	69fb      	ldr	r3, [r7, #28]
 8005658:	2b00      	cmp	r3, #0
 800565a:	d003      	beq.n	8005664 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800565c:	69fb      	ldr	r3, [r7, #28]
 800565e:	697a      	ldr	r2, [r7, #20]
 8005660:	631a      	str	r2, [r3, #48]	; 0x30
 8005662:	e005      	b.n	8005670 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005664:	6978      	ldr	r0, [r7, #20]
 8005666:	f001 fdeb 	bl	8007240 <vPortFree>
 800566a:	e001      	b.n	8005670 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800566c:	2300      	movs	r3, #0
 800566e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005670:	69fb      	ldr	r3, [r7, #28]
 8005672:	2b00      	cmp	r3, #0
 8005674:	d017      	beq.n	80056a6 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005676:	69fb      	ldr	r3, [r7, #28]
 8005678:	2200      	movs	r2, #0
 800567a:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800567e:	88fa      	ldrh	r2, [r7, #6]
 8005680:	2300      	movs	r3, #0
 8005682:	9303      	str	r3, [sp, #12]
 8005684:	69fb      	ldr	r3, [r7, #28]
 8005686:	9302      	str	r3, [sp, #8]
 8005688:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800568a:	9301      	str	r3, [sp, #4]
 800568c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800568e:	9300      	str	r3, [sp, #0]
 8005690:	683b      	ldr	r3, [r7, #0]
 8005692:	68b9      	ldr	r1, [r7, #8]
 8005694:	68f8      	ldr	r0, [r7, #12]
 8005696:	f000 f80f 	bl	80056b8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800569a:	69f8      	ldr	r0, [r7, #28]
 800569c:	f000 f8aa 	bl	80057f4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80056a0:	2301      	movs	r3, #1
 80056a2:	61bb      	str	r3, [r7, #24]
 80056a4:	e002      	b.n	80056ac <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80056a6:	f04f 33ff 	mov.w	r3, #4294967295
 80056aa:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80056ac:	69bb      	ldr	r3, [r7, #24]
	}
 80056ae:	4618      	mov	r0, r3
 80056b0:	3720      	adds	r7, #32
 80056b2:	46bd      	mov	sp, r7
 80056b4:	bd80      	pop	{r7, pc}
	...

080056b8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80056b8:	b580      	push	{r7, lr}
 80056ba:	b088      	sub	sp, #32
 80056bc:	af00      	add	r7, sp, #0
 80056be:	60f8      	str	r0, [r7, #12]
 80056c0:	60b9      	str	r1, [r7, #8]
 80056c2:	607a      	str	r2, [r7, #4]
 80056c4:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80056c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056c8:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	009b      	lsls	r3, r3, #2
 80056ce:	461a      	mov	r2, r3
 80056d0:	21a5      	movs	r1, #165	; 0xa5
 80056d2:	f001 fffc 	bl	80076ce <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 80056d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056d8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80056e0:	3b01      	subs	r3, #1
 80056e2:	009b      	lsls	r3, r3, #2
 80056e4:	4413      	add	r3, r2
 80056e6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 80056e8:	69bb      	ldr	r3, [r7, #24]
 80056ea:	f023 0307 	bic.w	r3, r3, #7
 80056ee:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80056f0:	69bb      	ldr	r3, [r7, #24]
 80056f2:	f003 0307 	and.w	r3, r3, #7
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d00a      	beq.n	8005710 <prvInitialiseNewTask+0x58>
	__asm volatile
 80056fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80056fe:	f383 8811 	msr	BASEPRI, r3
 8005702:	f3bf 8f6f 	isb	sy
 8005706:	f3bf 8f4f 	dsb	sy
 800570a:	617b      	str	r3, [r7, #20]
}
 800570c:	bf00      	nop
 800570e:	e7fe      	b.n	800570e <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005710:	2300      	movs	r3, #0
 8005712:	61fb      	str	r3, [r7, #28]
 8005714:	e012      	b.n	800573c <prvInitialiseNewTask+0x84>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005716:	68ba      	ldr	r2, [r7, #8]
 8005718:	69fb      	ldr	r3, [r7, #28]
 800571a:	4413      	add	r3, r2
 800571c:	7819      	ldrb	r1, [r3, #0]
 800571e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005720:	69fb      	ldr	r3, [r7, #28]
 8005722:	4413      	add	r3, r2
 8005724:	3334      	adds	r3, #52	; 0x34
 8005726:	460a      	mov	r2, r1
 8005728:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 800572a:	68ba      	ldr	r2, [r7, #8]
 800572c:	69fb      	ldr	r3, [r7, #28]
 800572e:	4413      	add	r3, r2
 8005730:	781b      	ldrb	r3, [r3, #0]
 8005732:	2b00      	cmp	r3, #0
 8005734:	d006      	beq.n	8005744 <prvInitialiseNewTask+0x8c>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005736:	69fb      	ldr	r3, [r7, #28]
 8005738:	3301      	adds	r3, #1
 800573a:	61fb      	str	r3, [r7, #28]
 800573c:	69fb      	ldr	r3, [r7, #28]
 800573e:	2b0f      	cmp	r3, #15
 8005740:	d9e9      	bls.n	8005716 <prvInitialiseNewTask+0x5e>
 8005742:	e000      	b.n	8005746 <prvInitialiseNewTask+0x8e>
		{
			break;
 8005744:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005746:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005748:	2200      	movs	r2, #0
 800574a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800574e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005750:	2b37      	cmp	r3, #55	; 0x37
 8005752:	d901      	bls.n	8005758 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005754:	2337      	movs	r3, #55	; 0x37
 8005756:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005758:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800575a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800575c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800575e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005760:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005762:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8005764:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005766:	2200      	movs	r2, #0
 8005768:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800576a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800576c:	3304      	adds	r3, #4
 800576e:	4618      	mov	r0, r3
 8005770:	f7fe ff6c 	bl	800464c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005774:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005776:	3318      	adds	r3, #24
 8005778:	4618      	mov	r0, r3
 800577a:	f7fe ff67 	bl	800464c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800577e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005780:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005782:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005784:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005786:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800578a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800578c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800578e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005790:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005792:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005794:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005796:	2200      	movs	r2, #0
 8005798:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800579c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800579e:	2200      	movs	r2, #0
 80057a0:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80057a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80057a6:	3354      	adds	r3, #84	; 0x54
 80057a8:	2260      	movs	r2, #96	; 0x60
 80057aa:	2100      	movs	r1, #0
 80057ac:	4618      	mov	r0, r3
 80057ae:	f001 ff8e 	bl	80076ce <memset>
 80057b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80057b4:	4a0c      	ldr	r2, [pc, #48]	; (80057e8 <prvInitialiseNewTask+0x130>)
 80057b6:	659a      	str	r2, [r3, #88]	; 0x58
 80057b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80057ba:	4a0c      	ldr	r2, [pc, #48]	; (80057ec <prvInitialiseNewTask+0x134>)
 80057bc:	65da      	str	r2, [r3, #92]	; 0x5c
 80057be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80057c0:	4a0b      	ldr	r2, [pc, #44]	; (80057f0 <prvInitialiseNewTask+0x138>)
 80057c2:	661a      	str	r2, [r3, #96]	; 0x60
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80057c4:	683a      	ldr	r2, [r7, #0]
 80057c6:	68f9      	ldr	r1, [r7, #12]
 80057c8:	69b8      	ldr	r0, [r7, #24]
 80057ca:	f001 fa27 	bl	8006c1c <pxPortInitialiseStack>
 80057ce:	4602      	mov	r2, r0
 80057d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80057d2:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 80057d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d002      	beq.n	80057e0 <prvInitialiseNewTask+0x128>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80057da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80057dc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80057de:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80057e0:	bf00      	nop
 80057e2:	3720      	adds	r7, #32
 80057e4:	46bd      	mov	sp, r7
 80057e6:	bd80      	pop	{r7, pc}
 80057e8:	080087cc 	.word	0x080087cc
 80057ec:	080087ec 	.word	0x080087ec
 80057f0:	080087ac 	.word	0x080087ac

080057f4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80057f4:	b580      	push	{r7, lr}
 80057f6:	b082      	sub	sp, #8
 80057f8:	af00      	add	r7, sp, #0
 80057fa:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80057fc:	f001 fb3a 	bl	8006e74 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005800:	4b2d      	ldr	r3, [pc, #180]	; (80058b8 <prvAddNewTaskToReadyList+0xc4>)
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	3301      	adds	r3, #1
 8005806:	4a2c      	ldr	r2, [pc, #176]	; (80058b8 <prvAddNewTaskToReadyList+0xc4>)
 8005808:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800580a:	4b2c      	ldr	r3, [pc, #176]	; (80058bc <prvAddNewTaskToReadyList+0xc8>)
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	2b00      	cmp	r3, #0
 8005810:	d109      	bne.n	8005826 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005812:	4a2a      	ldr	r2, [pc, #168]	; (80058bc <prvAddNewTaskToReadyList+0xc8>)
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005818:	4b27      	ldr	r3, [pc, #156]	; (80058b8 <prvAddNewTaskToReadyList+0xc4>)
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	2b01      	cmp	r3, #1
 800581e:	d110      	bne.n	8005842 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005820:	f000 fc2a 	bl	8006078 <prvInitialiseTaskLists>
 8005824:	e00d      	b.n	8005842 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005826:	4b26      	ldr	r3, [pc, #152]	; (80058c0 <prvAddNewTaskToReadyList+0xcc>)
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	2b00      	cmp	r3, #0
 800582c:	d109      	bne.n	8005842 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800582e:	4b23      	ldr	r3, [pc, #140]	; (80058bc <prvAddNewTaskToReadyList+0xc8>)
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005838:	429a      	cmp	r2, r3
 800583a:	d802      	bhi.n	8005842 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800583c:	4a1f      	ldr	r2, [pc, #124]	; (80058bc <prvAddNewTaskToReadyList+0xc8>)
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005842:	4b20      	ldr	r3, [pc, #128]	; (80058c4 <prvAddNewTaskToReadyList+0xd0>)
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	3301      	adds	r3, #1
 8005848:	4a1e      	ldr	r2, [pc, #120]	; (80058c4 <prvAddNewTaskToReadyList+0xd0>)
 800584a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800584c:	4b1d      	ldr	r3, [pc, #116]	; (80058c4 <prvAddNewTaskToReadyList+0xd0>)
 800584e:	681a      	ldr	r2, [r3, #0]
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005858:	4b1b      	ldr	r3, [pc, #108]	; (80058c8 <prvAddNewTaskToReadyList+0xd4>)
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	429a      	cmp	r2, r3
 800585e:	d903      	bls.n	8005868 <prvAddNewTaskToReadyList+0x74>
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005864:	4a18      	ldr	r2, [pc, #96]	; (80058c8 <prvAddNewTaskToReadyList+0xd4>)
 8005866:	6013      	str	r3, [r2, #0]
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800586c:	4613      	mov	r3, r2
 800586e:	009b      	lsls	r3, r3, #2
 8005870:	4413      	add	r3, r2
 8005872:	009b      	lsls	r3, r3, #2
 8005874:	4a15      	ldr	r2, [pc, #84]	; (80058cc <prvAddNewTaskToReadyList+0xd8>)
 8005876:	441a      	add	r2, r3
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	3304      	adds	r3, #4
 800587c:	4619      	mov	r1, r3
 800587e:	4610      	mov	r0, r2
 8005880:	f7fe fef1 	bl	8004666 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005884:	f001 fb26 	bl	8006ed4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005888:	4b0d      	ldr	r3, [pc, #52]	; (80058c0 <prvAddNewTaskToReadyList+0xcc>)
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	2b00      	cmp	r3, #0
 800588e:	d00e      	beq.n	80058ae <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005890:	4b0a      	ldr	r3, [pc, #40]	; (80058bc <prvAddNewTaskToReadyList+0xc8>)
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800589a:	429a      	cmp	r2, r3
 800589c:	d207      	bcs.n	80058ae <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800589e:	4b0c      	ldr	r3, [pc, #48]	; (80058d0 <prvAddNewTaskToReadyList+0xdc>)
 80058a0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80058a4:	601a      	str	r2, [r3, #0]
 80058a6:	f3bf 8f4f 	dsb	sy
 80058aa:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80058ae:	bf00      	nop
 80058b0:	3708      	adds	r7, #8
 80058b2:	46bd      	mov	sp, r7
 80058b4:	bd80      	pop	{r7, pc}
 80058b6:	bf00      	nop
 80058b8:	20000f90 	.word	0x20000f90
 80058bc:	20000abc 	.word	0x20000abc
 80058c0:	20000f9c 	.word	0x20000f9c
 80058c4:	20000fac 	.word	0x20000fac
 80058c8:	20000f98 	.word	0x20000f98
 80058cc:	20000ac0 	.word	0x20000ac0
 80058d0:	e000ed04 	.word	0xe000ed04

080058d4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80058d4:	b580      	push	{r7, lr}
 80058d6:	b084      	sub	sp, #16
 80058d8:	af00      	add	r7, sp, #0
 80058da:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80058dc:	2300      	movs	r3, #0
 80058de:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d017      	beq.n	8005916 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80058e6:	4b13      	ldr	r3, [pc, #76]	; (8005934 <vTaskDelay+0x60>)
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d00a      	beq.n	8005904 <vTaskDelay+0x30>
	__asm volatile
 80058ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058f2:	f383 8811 	msr	BASEPRI, r3
 80058f6:	f3bf 8f6f 	isb	sy
 80058fa:	f3bf 8f4f 	dsb	sy
 80058fe:	60bb      	str	r3, [r7, #8]
}
 8005900:	bf00      	nop
 8005902:	e7fe      	b.n	8005902 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8005904:	f000 f88a 	bl	8005a1c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005908:	2100      	movs	r1, #0
 800590a:	6878      	ldr	r0, [r7, #4]
 800590c:	f000 fe20 	bl	8006550 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005910:	f000 f892 	bl	8005a38 <xTaskResumeAll>
 8005914:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	2b00      	cmp	r3, #0
 800591a:	d107      	bne.n	800592c <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800591c:	4b06      	ldr	r3, [pc, #24]	; (8005938 <vTaskDelay+0x64>)
 800591e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005922:	601a      	str	r2, [r3, #0]
 8005924:	f3bf 8f4f 	dsb	sy
 8005928:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800592c:	bf00      	nop
 800592e:	3710      	adds	r7, #16
 8005930:	46bd      	mov	sp, r7
 8005932:	bd80      	pop	{r7, pc}
 8005934:	20000fb8 	.word	0x20000fb8
 8005938:	e000ed04 	.word	0xe000ed04

0800593c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800593c:	b580      	push	{r7, lr}
 800593e:	b08a      	sub	sp, #40	; 0x28
 8005940:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005942:	2300      	movs	r3, #0
 8005944:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005946:	2300      	movs	r3, #0
 8005948:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800594a:	463a      	mov	r2, r7
 800594c:	1d39      	adds	r1, r7, #4
 800594e:	f107 0308 	add.w	r3, r7, #8
 8005952:	4618      	mov	r0, r3
 8005954:	f7fe fe26 	bl	80045a4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005958:	6839      	ldr	r1, [r7, #0]
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	68ba      	ldr	r2, [r7, #8]
 800595e:	9202      	str	r2, [sp, #8]
 8005960:	9301      	str	r3, [sp, #4]
 8005962:	2300      	movs	r3, #0
 8005964:	9300      	str	r3, [sp, #0]
 8005966:	2300      	movs	r3, #0
 8005968:	460a      	mov	r2, r1
 800596a:	4924      	ldr	r1, [pc, #144]	; (80059fc <vTaskStartScheduler+0xc0>)
 800596c:	4824      	ldr	r0, [pc, #144]	; (8005a00 <vTaskStartScheduler+0xc4>)
 800596e:	f7ff fe01 	bl	8005574 <xTaskCreateStatic>
 8005972:	4603      	mov	r3, r0
 8005974:	4a23      	ldr	r2, [pc, #140]	; (8005a04 <vTaskStartScheduler+0xc8>)
 8005976:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005978:	4b22      	ldr	r3, [pc, #136]	; (8005a04 <vTaskStartScheduler+0xc8>)
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	2b00      	cmp	r3, #0
 800597e:	d002      	beq.n	8005986 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005980:	2301      	movs	r3, #1
 8005982:	617b      	str	r3, [r7, #20]
 8005984:	e001      	b.n	800598a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005986:	2300      	movs	r3, #0
 8005988:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800598a:	697b      	ldr	r3, [r7, #20]
 800598c:	2b01      	cmp	r3, #1
 800598e:	d102      	bne.n	8005996 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8005990:	f000 fe32 	bl	80065f8 <xTimerCreateTimerTask>
 8005994:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005996:	697b      	ldr	r3, [r7, #20]
 8005998:	2b01      	cmp	r3, #1
 800599a:	d11b      	bne.n	80059d4 <vTaskStartScheduler+0x98>
	__asm volatile
 800599c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059a0:	f383 8811 	msr	BASEPRI, r3
 80059a4:	f3bf 8f6f 	isb	sy
 80059a8:	f3bf 8f4f 	dsb	sy
 80059ac:	613b      	str	r3, [r7, #16]
}
 80059ae:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80059b0:	4b15      	ldr	r3, [pc, #84]	; (8005a08 <vTaskStartScheduler+0xcc>)
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	3354      	adds	r3, #84	; 0x54
 80059b6:	4a15      	ldr	r2, [pc, #84]	; (8005a0c <vTaskStartScheduler+0xd0>)
 80059b8:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80059ba:	4b15      	ldr	r3, [pc, #84]	; (8005a10 <vTaskStartScheduler+0xd4>)
 80059bc:	f04f 32ff 	mov.w	r2, #4294967295
 80059c0:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80059c2:	4b14      	ldr	r3, [pc, #80]	; (8005a14 <vTaskStartScheduler+0xd8>)
 80059c4:	2201      	movs	r2, #1
 80059c6:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 80059c8:	4b13      	ldr	r3, [pc, #76]	; (8005a18 <vTaskStartScheduler+0xdc>)
 80059ca:	2200      	movs	r2, #0
 80059cc:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80059ce:	f001 f9af 	bl	8006d30 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80059d2:	e00e      	b.n	80059f2 <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80059d4:	697b      	ldr	r3, [r7, #20]
 80059d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80059da:	d10a      	bne.n	80059f2 <vTaskStartScheduler+0xb6>
	__asm volatile
 80059dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059e0:	f383 8811 	msr	BASEPRI, r3
 80059e4:	f3bf 8f6f 	isb	sy
 80059e8:	f3bf 8f4f 	dsb	sy
 80059ec:	60fb      	str	r3, [r7, #12]
}
 80059ee:	bf00      	nop
 80059f0:	e7fe      	b.n	80059f0 <vTaskStartScheduler+0xb4>
}
 80059f2:	bf00      	nop
 80059f4:	3718      	adds	r7, #24
 80059f6:	46bd      	mov	sp, r7
 80059f8:	bd80      	pop	{r7, pc}
 80059fa:	bf00      	nop
 80059fc:	080086e0 	.word	0x080086e0
 8005a00:	08006049 	.word	0x08006049
 8005a04:	20000fb4 	.word	0x20000fb4
 8005a08:	20000abc 	.word	0x20000abc
 8005a0c:	2000016c 	.word	0x2000016c
 8005a10:	20000fb0 	.word	0x20000fb0
 8005a14:	20000f9c 	.word	0x20000f9c
 8005a18:	20000f94 	.word	0x20000f94

08005a1c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005a1c:	b480      	push	{r7}
 8005a1e:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8005a20:	4b04      	ldr	r3, [pc, #16]	; (8005a34 <vTaskSuspendAll+0x18>)
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	3301      	adds	r3, #1
 8005a26:	4a03      	ldr	r2, [pc, #12]	; (8005a34 <vTaskSuspendAll+0x18>)
 8005a28:	6013      	str	r3, [r2, #0]
}
 8005a2a:	bf00      	nop
 8005a2c:	46bd      	mov	sp, r7
 8005a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a32:	4770      	bx	lr
 8005a34:	20000fb8 	.word	0x20000fb8

08005a38 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005a38:	b580      	push	{r7, lr}
 8005a3a:	b084      	sub	sp, #16
 8005a3c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005a3e:	2300      	movs	r3, #0
 8005a40:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005a42:	2300      	movs	r3, #0
 8005a44:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005a46:	4b42      	ldr	r3, [pc, #264]	; (8005b50 <xTaskResumeAll+0x118>)
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d10a      	bne.n	8005a64 <xTaskResumeAll+0x2c>
	__asm volatile
 8005a4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a52:	f383 8811 	msr	BASEPRI, r3
 8005a56:	f3bf 8f6f 	isb	sy
 8005a5a:	f3bf 8f4f 	dsb	sy
 8005a5e:	603b      	str	r3, [r7, #0]
}
 8005a60:	bf00      	nop
 8005a62:	e7fe      	b.n	8005a62 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005a64:	f001 fa06 	bl	8006e74 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005a68:	4b39      	ldr	r3, [pc, #228]	; (8005b50 <xTaskResumeAll+0x118>)
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	3b01      	subs	r3, #1
 8005a6e:	4a38      	ldr	r2, [pc, #224]	; (8005b50 <xTaskResumeAll+0x118>)
 8005a70:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005a72:	4b37      	ldr	r3, [pc, #220]	; (8005b50 <xTaskResumeAll+0x118>)
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d162      	bne.n	8005b40 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005a7a:	4b36      	ldr	r3, [pc, #216]	; (8005b54 <xTaskResumeAll+0x11c>)
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d05e      	beq.n	8005b40 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005a82:	e02f      	b.n	8005ae4 <xTaskResumeAll+0xac>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8005a84:	4b34      	ldr	r3, [pc, #208]	; (8005b58 <xTaskResumeAll+0x120>)
 8005a86:	68db      	ldr	r3, [r3, #12]
 8005a88:	68db      	ldr	r3, [r3, #12]
 8005a8a:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	3318      	adds	r3, #24
 8005a90:	4618      	mov	r0, r3
 8005a92:	f7fe fe45 	bl	8004720 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	3304      	adds	r3, #4
 8005a9a:	4618      	mov	r0, r3
 8005a9c:	f7fe fe40 	bl	8004720 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005aa4:	4b2d      	ldr	r3, [pc, #180]	; (8005b5c <xTaskResumeAll+0x124>)
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	429a      	cmp	r2, r3
 8005aaa:	d903      	bls.n	8005ab4 <xTaskResumeAll+0x7c>
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ab0:	4a2a      	ldr	r2, [pc, #168]	; (8005b5c <xTaskResumeAll+0x124>)
 8005ab2:	6013      	str	r3, [r2, #0]
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005ab8:	4613      	mov	r3, r2
 8005aba:	009b      	lsls	r3, r3, #2
 8005abc:	4413      	add	r3, r2
 8005abe:	009b      	lsls	r3, r3, #2
 8005ac0:	4a27      	ldr	r2, [pc, #156]	; (8005b60 <xTaskResumeAll+0x128>)
 8005ac2:	441a      	add	r2, r3
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	3304      	adds	r3, #4
 8005ac8:	4619      	mov	r1, r3
 8005aca:	4610      	mov	r0, r2
 8005acc:	f7fe fdcb 	bl	8004666 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005ad4:	4b23      	ldr	r3, [pc, #140]	; (8005b64 <xTaskResumeAll+0x12c>)
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ada:	429a      	cmp	r2, r3
 8005adc:	d302      	bcc.n	8005ae4 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8005ade:	4b22      	ldr	r3, [pc, #136]	; (8005b68 <xTaskResumeAll+0x130>)
 8005ae0:	2201      	movs	r2, #1
 8005ae2:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005ae4:	4b1c      	ldr	r3, [pc, #112]	; (8005b58 <xTaskResumeAll+0x120>)
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d1cb      	bne.n	8005a84 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d001      	beq.n	8005af6 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005af2:	f000 fb63 	bl	80061bc <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8005af6:	4b1d      	ldr	r3, [pc, #116]	; (8005b6c <xTaskResumeAll+0x134>)
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d010      	beq.n	8005b24 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005b02:	f000 f847 	bl	8005b94 <xTaskIncrementTick>
 8005b06:	4603      	mov	r3, r0
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d002      	beq.n	8005b12 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8005b0c:	4b16      	ldr	r3, [pc, #88]	; (8005b68 <xTaskResumeAll+0x130>)
 8005b0e:	2201      	movs	r2, #1
 8005b10:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	3b01      	subs	r3, #1
 8005b16:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d1f1      	bne.n	8005b02 <xTaskResumeAll+0xca>

						uxPendedTicks = 0;
 8005b1e:	4b13      	ldr	r3, [pc, #76]	; (8005b6c <xTaskResumeAll+0x134>)
 8005b20:	2200      	movs	r2, #0
 8005b22:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005b24:	4b10      	ldr	r3, [pc, #64]	; (8005b68 <xTaskResumeAll+0x130>)
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d009      	beq.n	8005b40 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005b2c:	2301      	movs	r3, #1
 8005b2e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005b30:	4b0f      	ldr	r3, [pc, #60]	; (8005b70 <xTaskResumeAll+0x138>)
 8005b32:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005b36:	601a      	str	r2, [r3, #0]
 8005b38:	f3bf 8f4f 	dsb	sy
 8005b3c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005b40:	f001 f9c8 	bl	8006ed4 <vPortExitCritical>

	return xAlreadyYielded;
 8005b44:	68bb      	ldr	r3, [r7, #8]
}
 8005b46:	4618      	mov	r0, r3
 8005b48:	3710      	adds	r7, #16
 8005b4a:	46bd      	mov	sp, r7
 8005b4c:	bd80      	pop	{r7, pc}
 8005b4e:	bf00      	nop
 8005b50:	20000fb8 	.word	0x20000fb8
 8005b54:	20000f90 	.word	0x20000f90
 8005b58:	20000f50 	.word	0x20000f50
 8005b5c:	20000f98 	.word	0x20000f98
 8005b60:	20000ac0 	.word	0x20000ac0
 8005b64:	20000abc 	.word	0x20000abc
 8005b68:	20000fa4 	.word	0x20000fa4
 8005b6c:	20000fa0 	.word	0x20000fa0
 8005b70:	e000ed04 	.word	0xe000ed04

08005b74 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8005b74:	b480      	push	{r7}
 8005b76:	b083      	sub	sp, #12
 8005b78:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8005b7a:	4b05      	ldr	r3, [pc, #20]	; (8005b90 <xTaskGetTickCount+0x1c>)
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8005b80:	687b      	ldr	r3, [r7, #4]
}
 8005b82:	4618      	mov	r0, r3
 8005b84:	370c      	adds	r7, #12
 8005b86:	46bd      	mov	sp, r7
 8005b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b8c:	4770      	bx	lr
 8005b8e:	bf00      	nop
 8005b90:	20000f94 	.word	0x20000f94

08005b94 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005b94:	b580      	push	{r7, lr}
 8005b96:	b086      	sub	sp, #24
 8005b98:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005b9a:	2300      	movs	r3, #0
 8005b9c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005b9e:	4b51      	ldr	r3, [pc, #324]	; (8005ce4 <xTaskIncrementTick+0x150>)
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	f040 808e 	bne.w	8005cc4 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005ba8:	4b4f      	ldr	r3, [pc, #316]	; (8005ce8 <xTaskIncrementTick+0x154>)
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	3301      	adds	r3, #1
 8005bae:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005bb0:	4a4d      	ldr	r2, [pc, #308]	; (8005ce8 <xTaskIncrementTick+0x154>)
 8005bb2:	693b      	ldr	r3, [r7, #16]
 8005bb4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005bb6:	693b      	ldr	r3, [r7, #16]
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d120      	bne.n	8005bfe <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8005bbc:	4b4b      	ldr	r3, [pc, #300]	; (8005cec <xTaskIncrementTick+0x158>)
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d00a      	beq.n	8005bdc <xTaskIncrementTick+0x48>
	__asm volatile
 8005bc6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005bca:	f383 8811 	msr	BASEPRI, r3
 8005bce:	f3bf 8f6f 	isb	sy
 8005bd2:	f3bf 8f4f 	dsb	sy
 8005bd6:	603b      	str	r3, [r7, #0]
}
 8005bd8:	bf00      	nop
 8005bda:	e7fe      	b.n	8005bda <xTaskIncrementTick+0x46>
 8005bdc:	4b43      	ldr	r3, [pc, #268]	; (8005cec <xTaskIncrementTick+0x158>)
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	60fb      	str	r3, [r7, #12]
 8005be2:	4b43      	ldr	r3, [pc, #268]	; (8005cf0 <xTaskIncrementTick+0x15c>)
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	4a41      	ldr	r2, [pc, #260]	; (8005cec <xTaskIncrementTick+0x158>)
 8005be8:	6013      	str	r3, [r2, #0]
 8005bea:	4a41      	ldr	r2, [pc, #260]	; (8005cf0 <xTaskIncrementTick+0x15c>)
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	6013      	str	r3, [r2, #0]
 8005bf0:	4b40      	ldr	r3, [pc, #256]	; (8005cf4 <xTaskIncrementTick+0x160>)
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	3301      	adds	r3, #1
 8005bf6:	4a3f      	ldr	r2, [pc, #252]	; (8005cf4 <xTaskIncrementTick+0x160>)
 8005bf8:	6013      	str	r3, [r2, #0]
 8005bfa:	f000 fadf 	bl	80061bc <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005bfe:	4b3e      	ldr	r3, [pc, #248]	; (8005cf8 <xTaskIncrementTick+0x164>)
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	693a      	ldr	r2, [r7, #16]
 8005c04:	429a      	cmp	r2, r3
 8005c06:	d34e      	bcc.n	8005ca6 <xTaskIncrementTick+0x112>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005c08:	4b38      	ldr	r3, [pc, #224]	; (8005cec <xTaskIncrementTick+0x158>)
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d101      	bne.n	8005c16 <xTaskIncrementTick+0x82>
 8005c12:	2301      	movs	r3, #1
 8005c14:	e000      	b.n	8005c18 <xTaskIncrementTick+0x84>
 8005c16:	2300      	movs	r3, #0
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d004      	beq.n	8005c26 <xTaskIncrementTick+0x92>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005c1c:	4b36      	ldr	r3, [pc, #216]	; (8005cf8 <xTaskIncrementTick+0x164>)
 8005c1e:	f04f 32ff 	mov.w	r2, #4294967295
 8005c22:	601a      	str	r2, [r3, #0]
					break;
 8005c24:	e03f      	b.n	8005ca6 <xTaskIncrementTick+0x112>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8005c26:	4b31      	ldr	r3, [pc, #196]	; (8005cec <xTaskIncrementTick+0x158>)
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	68db      	ldr	r3, [r3, #12]
 8005c2c:	68db      	ldr	r3, [r3, #12]
 8005c2e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005c30:	68bb      	ldr	r3, [r7, #8]
 8005c32:	685b      	ldr	r3, [r3, #4]
 8005c34:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005c36:	693a      	ldr	r2, [r7, #16]
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	429a      	cmp	r2, r3
 8005c3c:	d203      	bcs.n	8005c46 <xTaskIncrementTick+0xb2>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005c3e:	4a2e      	ldr	r2, [pc, #184]	; (8005cf8 <xTaskIncrementTick+0x164>)
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	6013      	str	r3, [r2, #0]
						break;
 8005c44:	e02f      	b.n	8005ca6 <xTaskIncrementTick+0x112>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005c46:	68bb      	ldr	r3, [r7, #8]
 8005c48:	3304      	adds	r3, #4
 8005c4a:	4618      	mov	r0, r3
 8005c4c:	f7fe fd68 	bl	8004720 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005c50:	68bb      	ldr	r3, [r7, #8]
 8005c52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d004      	beq.n	8005c62 <xTaskIncrementTick+0xce>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005c58:	68bb      	ldr	r3, [r7, #8]
 8005c5a:	3318      	adds	r3, #24
 8005c5c:	4618      	mov	r0, r3
 8005c5e:	f7fe fd5f 	bl	8004720 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005c62:	68bb      	ldr	r3, [r7, #8]
 8005c64:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005c66:	4b25      	ldr	r3, [pc, #148]	; (8005cfc <xTaskIncrementTick+0x168>)
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	429a      	cmp	r2, r3
 8005c6c:	d903      	bls.n	8005c76 <xTaskIncrementTick+0xe2>
 8005c6e:	68bb      	ldr	r3, [r7, #8]
 8005c70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c72:	4a22      	ldr	r2, [pc, #136]	; (8005cfc <xTaskIncrementTick+0x168>)
 8005c74:	6013      	str	r3, [r2, #0]
 8005c76:	68bb      	ldr	r3, [r7, #8]
 8005c78:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005c7a:	4613      	mov	r3, r2
 8005c7c:	009b      	lsls	r3, r3, #2
 8005c7e:	4413      	add	r3, r2
 8005c80:	009b      	lsls	r3, r3, #2
 8005c82:	4a1f      	ldr	r2, [pc, #124]	; (8005d00 <xTaskIncrementTick+0x16c>)
 8005c84:	441a      	add	r2, r3
 8005c86:	68bb      	ldr	r3, [r7, #8]
 8005c88:	3304      	adds	r3, #4
 8005c8a:	4619      	mov	r1, r3
 8005c8c:	4610      	mov	r0, r2
 8005c8e:	f7fe fcea 	bl	8004666 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005c92:	68bb      	ldr	r3, [r7, #8]
 8005c94:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005c96:	4b1b      	ldr	r3, [pc, #108]	; (8005d04 <xTaskIncrementTick+0x170>)
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c9c:	429a      	cmp	r2, r3
 8005c9e:	d3b3      	bcc.n	8005c08 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8005ca0:	2301      	movs	r3, #1
 8005ca2:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005ca4:	e7b0      	b.n	8005c08 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005ca6:	4b17      	ldr	r3, [pc, #92]	; (8005d04 <xTaskIncrementTick+0x170>)
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005cac:	4914      	ldr	r1, [pc, #80]	; (8005d00 <xTaskIncrementTick+0x16c>)
 8005cae:	4613      	mov	r3, r2
 8005cb0:	009b      	lsls	r3, r3, #2
 8005cb2:	4413      	add	r3, r2
 8005cb4:	009b      	lsls	r3, r3, #2
 8005cb6:	440b      	add	r3, r1
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	2b01      	cmp	r3, #1
 8005cbc:	d907      	bls.n	8005cce <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 8005cbe:	2301      	movs	r3, #1
 8005cc0:	617b      	str	r3, [r7, #20]
 8005cc2:	e004      	b.n	8005cce <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8005cc4:	4b10      	ldr	r3, [pc, #64]	; (8005d08 <xTaskIncrementTick+0x174>)
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	3301      	adds	r3, #1
 8005cca:	4a0f      	ldr	r2, [pc, #60]	; (8005d08 <xTaskIncrementTick+0x174>)
 8005ccc:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8005cce:	4b0f      	ldr	r3, [pc, #60]	; (8005d0c <xTaskIncrementTick+0x178>)
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d001      	beq.n	8005cda <xTaskIncrementTick+0x146>
		{
			xSwitchRequired = pdTRUE;
 8005cd6:	2301      	movs	r3, #1
 8005cd8:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8005cda:	697b      	ldr	r3, [r7, #20]
}
 8005cdc:	4618      	mov	r0, r3
 8005cde:	3718      	adds	r7, #24
 8005ce0:	46bd      	mov	sp, r7
 8005ce2:	bd80      	pop	{r7, pc}
 8005ce4:	20000fb8 	.word	0x20000fb8
 8005ce8:	20000f94 	.word	0x20000f94
 8005cec:	20000f48 	.word	0x20000f48
 8005cf0:	20000f4c 	.word	0x20000f4c
 8005cf4:	20000fa8 	.word	0x20000fa8
 8005cf8:	20000fb0 	.word	0x20000fb0
 8005cfc:	20000f98 	.word	0x20000f98
 8005d00:	20000ac0 	.word	0x20000ac0
 8005d04:	20000abc 	.word	0x20000abc
 8005d08:	20000fa0 	.word	0x20000fa0
 8005d0c:	20000fa4 	.word	0x20000fa4

08005d10 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005d10:	b480      	push	{r7}
 8005d12:	b085      	sub	sp, #20
 8005d14:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005d16:	4b2a      	ldr	r3, [pc, #168]	; (8005dc0 <vTaskSwitchContext+0xb0>)
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d003      	beq.n	8005d26 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005d1e:	4b29      	ldr	r3, [pc, #164]	; (8005dc4 <vTaskSwitchContext+0xb4>)
 8005d20:	2201      	movs	r2, #1
 8005d22:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005d24:	e046      	b.n	8005db4 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 8005d26:	4b27      	ldr	r3, [pc, #156]	; (8005dc4 <vTaskSwitchContext+0xb4>)
 8005d28:	2200      	movs	r2, #0
 8005d2a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8005d2c:	4b26      	ldr	r3, [pc, #152]	; (8005dc8 <vTaskSwitchContext+0xb8>)
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	60fb      	str	r3, [r7, #12]
 8005d32:	e010      	b.n	8005d56 <vTaskSwitchContext+0x46>
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d10a      	bne.n	8005d50 <vTaskSwitchContext+0x40>
	__asm volatile
 8005d3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d3e:	f383 8811 	msr	BASEPRI, r3
 8005d42:	f3bf 8f6f 	isb	sy
 8005d46:	f3bf 8f4f 	dsb	sy
 8005d4a:	607b      	str	r3, [r7, #4]
}
 8005d4c:	bf00      	nop
 8005d4e:	e7fe      	b.n	8005d4e <vTaskSwitchContext+0x3e>
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	3b01      	subs	r3, #1
 8005d54:	60fb      	str	r3, [r7, #12]
 8005d56:	491d      	ldr	r1, [pc, #116]	; (8005dcc <vTaskSwitchContext+0xbc>)
 8005d58:	68fa      	ldr	r2, [r7, #12]
 8005d5a:	4613      	mov	r3, r2
 8005d5c:	009b      	lsls	r3, r3, #2
 8005d5e:	4413      	add	r3, r2
 8005d60:	009b      	lsls	r3, r3, #2
 8005d62:	440b      	add	r3, r1
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d0e4      	beq.n	8005d34 <vTaskSwitchContext+0x24>
 8005d6a:	68fa      	ldr	r2, [r7, #12]
 8005d6c:	4613      	mov	r3, r2
 8005d6e:	009b      	lsls	r3, r3, #2
 8005d70:	4413      	add	r3, r2
 8005d72:	009b      	lsls	r3, r3, #2
 8005d74:	4a15      	ldr	r2, [pc, #84]	; (8005dcc <vTaskSwitchContext+0xbc>)
 8005d76:	4413      	add	r3, r2
 8005d78:	60bb      	str	r3, [r7, #8]
 8005d7a:	68bb      	ldr	r3, [r7, #8]
 8005d7c:	685b      	ldr	r3, [r3, #4]
 8005d7e:	685a      	ldr	r2, [r3, #4]
 8005d80:	68bb      	ldr	r3, [r7, #8]
 8005d82:	605a      	str	r2, [r3, #4]
 8005d84:	68bb      	ldr	r3, [r7, #8]
 8005d86:	685a      	ldr	r2, [r3, #4]
 8005d88:	68bb      	ldr	r3, [r7, #8]
 8005d8a:	3308      	adds	r3, #8
 8005d8c:	429a      	cmp	r2, r3
 8005d8e:	d104      	bne.n	8005d9a <vTaskSwitchContext+0x8a>
 8005d90:	68bb      	ldr	r3, [r7, #8]
 8005d92:	685b      	ldr	r3, [r3, #4]
 8005d94:	685a      	ldr	r2, [r3, #4]
 8005d96:	68bb      	ldr	r3, [r7, #8]
 8005d98:	605a      	str	r2, [r3, #4]
 8005d9a:	68bb      	ldr	r3, [r7, #8]
 8005d9c:	685b      	ldr	r3, [r3, #4]
 8005d9e:	68db      	ldr	r3, [r3, #12]
 8005da0:	4a0b      	ldr	r2, [pc, #44]	; (8005dd0 <vTaskSwitchContext+0xc0>)
 8005da2:	6013      	str	r3, [r2, #0]
 8005da4:	4a08      	ldr	r2, [pc, #32]	; (8005dc8 <vTaskSwitchContext+0xb8>)
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005daa:	4b09      	ldr	r3, [pc, #36]	; (8005dd0 <vTaskSwitchContext+0xc0>)
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	3354      	adds	r3, #84	; 0x54
 8005db0:	4a08      	ldr	r2, [pc, #32]	; (8005dd4 <vTaskSwitchContext+0xc4>)
 8005db2:	6013      	str	r3, [r2, #0]
}
 8005db4:	bf00      	nop
 8005db6:	3714      	adds	r7, #20
 8005db8:	46bd      	mov	sp, r7
 8005dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dbe:	4770      	bx	lr
 8005dc0:	20000fb8 	.word	0x20000fb8
 8005dc4:	20000fa4 	.word	0x20000fa4
 8005dc8:	20000f98 	.word	0x20000f98
 8005dcc:	20000ac0 	.word	0x20000ac0
 8005dd0:	20000abc 	.word	0x20000abc
 8005dd4:	2000016c 	.word	0x2000016c

08005dd8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8005dd8:	b580      	push	{r7, lr}
 8005dda:	b084      	sub	sp, #16
 8005ddc:	af00      	add	r7, sp, #0
 8005dde:	6078      	str	r0, [r7, #4]
 8005de0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	d10a      	bne.n	8005dfe <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8005de8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005dec:	f383 8811 	msr	BASEPRI, r3
 8005df0:	f3bf 8f6f 	isb	sy
 8005df4:	f3bf 8f4f 	dsb	sy
 8005df8:	60fb      	str	r3, [r7, #12]
}
 8005dfa:	bf00      	nop
 8005dfc:	e7fe      	b.n	8005dfc <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005dfe:	4b07      	ldr	r3, [pc, #28]	; (8005e1c <vTaskPlaceOnEventList+0x44>)
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	3318      	adds	r3, #24
 8005e04:	4619      	mov	r1, r3
 8005e06:	6878      	ldr	r0, [r7, #4]
 8005e08:	f7fe fc51 	bl	80046ae <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005e0c:	2101      	movs	r1, #1
 8005e0e:	6838      	ldr	r0, [r7, #0]
 8005e10:	f000 fb9e 	bl	8006550 <prvAddCurrentTaskToDelayedList>
}
 8005e14:	bf00      	nop
 8005e16:	3710      	adds	r7, #16
 8005e18:	46bd      	mov	sp, r7
 8005e1a:	bd80      	pop	{r7, pc}
 8005e1c:	20000abc 	.word	0x20000abc

08005e20 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005e20:	b580      	push	{r7, lr}
 8005e22:	b086      	sub	sp, #24
 8005e24:	af00      	add	r7, sp, #0
 8005e26:	60f8      	str	r0, [r7, #12]
 8005e28:	60b9      	str	r1, [r7, #8]
 8005e2a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d10a      	bne.n	8005e48 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8005e32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e36:	f383 8811 	msr	BASEPRI, r3
 8005e3a:	f3bf 8f6f 	isb	sy
 8005e3e:	f3bf 8f4f 	dsb	sy
 8005e42:	617b      	str	r3, [r7, #20]
}
 8005e44:	bf00      	nop
 8005e46:	e7fe      	b.n	8005e46 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005e48:	4b0a      	ldr	r3, [pc, #40]	; (8005e74 <vTaskPlaceOnEventListRestricted+0x54>)
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	3318      	adds	r3, #24
 8005e4e:	4619      	mov	r1, r3
 8005e50:	68f8      	ldr	r0, [r7, #12]
 8005e52:	f7fe fc08 	bl	8004666 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d002      	beq.n	8005e62 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8005e5c:	f04f 33ff 	mov.w	r3, #4294967295
 8005e60:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8005e62:	6879      	ldr	r1, [r7, #4]
 8005e64:	68b8      	ldr	r0, [r7, #8]
 8005e66:	f000 fb73 	bl	8006550 <prvAddCurrentTaskToDelayedList>
	}
 8005e6a:	bf00      	nop
 8005e6c:	3718      	adds	r7, #24
 8005e6e:	46bd      	mov	sp, r7
 8005e70:	bd80      	pop	{r7, pc}
 8005e72:	bf00      	nop
 8005e74:	20000abc 	.word	0x20000abc

08005e78 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005e78:	b580      	push	{r7, lr}
 8005e7a:	b086      	sub	sp, #24
 8005e7c:	af00      	add	r7, sp, #0
 8005e7e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	68db      	ldr	r3, [r3, #12]
 8005e84:	68db      	ldr	r3, [r3, #12]
 8005e86:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8005e88:	693b      	ldr	r3, [r7, #16]
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d10a      	bne.n	8005ea4 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8005e8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e92:	f383 8811 	msr	BASEPRI, r3
 8005e96:	f3bf 8f6f 	isb	sy
 8005e9a:	f3bf 8f4f 	dsb	sy
 8005e9e:	60fb      	str	r3, [r7, #12]
}
 8005ea0:	bf00      	nop
 8005ea2:	e7fe      	b.n	8005ea2 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8005ea4:	693b      	ldr	r3, [r7, #16]
 8005ea6:	3318      	adds	r3, #24
 8005ea8:	4618      	mov	r0, r3
 8005eaa:	f7fe fc39 	bl	8004720 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005eae:	4b1e      	ldr	r3, [pc, #120]	; (8005f28 <xTaskRemoveFromEventList+0xb0>)
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d11d      	bne.n	8005ef2 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8005eb6:	693b      	ldr	r3, [r7, #16]
 8005eb8:	3304      	adds	r3, #4
 8005eba:	4618      	mov	r0, r3
 8005ebc:	f7fe fc30 	bl	8004720 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8005ec0:	693b      	ldr	r3, [r7, #16]
 8005ec2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005ec4:	4b19      	ldr	r3, [pc, #100]	; (8005f2c <xTaskRemoveFromEventList+0xb4>)
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	429a      	cmp	r2, r3
 8005eca:	d903      	bls.n	8005ed4 <xTaskRemoveFromEventList+0x5c>
 8005ecc:	693b      	ldr	r3, [r7, #16]
 8005ece:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ed0:	4a16      	ldr	r2, [pc, #88]	; (8005f2c <xTaskRemoveFromEventList+0xb4>)
 8005ed2:	6013      	str	r3, [r2, #0]
 8005ed4:	693b      	ldr	r3, [r7, #16]
 8005ed6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005ed8:	4613      	mov	r3, r2
 8005eda:	009b      	lsls	r3, r3, #2
 8005edc:	4413      	add	r3, r2
 8005ede:	009b      	lsls	r3, r3, #2
 8005ee0:	4a13      	ldr	r2, [pc, #76]	; (8005f30 <xTaskRemoveFromEventList+0xb8>)
 8005ee2:	441a      	add	r2, r3
 8005ee4:	693b      	ldr	r3, [r7, #16]
 8005ee6:	3304      	adds	r3, #4
 8005ee8:	4619      	mov	r1, r3
 8005eea:	4610      	mov	r0, r2
 8005eec:	f7fe fbbb 	bl	8004666 <vListInsertEnd>
 8005ef0:	e005      	b.n	8005efe <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005ef2:	693b      	ldr	r3, [r7, #16]
 8005ef4:	3318      	adds	r3, #24
 8005ef6:	4619      	mov	r1, r3
 8005ef8:	480e      	ldr	r0, [pc, #56]	; (8005f34 <xTaskRemoveFromEventList+0xbc>)
 8005efa:	f7fe fbb4 	bl	8004666 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005efe:	693b      	ldr	r3, [r7, #16]
 8005f00:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005f02:	4b0d      	ldr	r3, [pc, #52]	; (8005f38 <xTaskRemoveFromEventList+0xc0>)
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f08:	429a      	cmp	r2, r3
 8005f0a:	d905      	bls.n	8005f18 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8005f0c:	2301      	movs	r3, #1
 8005f0e:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8005f10:	4b0a      	ldr	r3, [pc, #40]	; (8005f3c <xTaskRemoveFromEventList+0xc4>)
 8005f12:	2201      	movs	r2, #1
 8005f14:	601a      	str	r2, [r3, #0]
 8005f16:	e001      	b.n	8005f1c <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8005f18:	2300      	movs	r3, #0
 8005f1a:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 8005f1c:	697b      	ldr	r3, [r7, #20]
}
 8005f1e:	4618      	mov	r0, r3
 8005f20:	3718      	adds	r7, #24
 8005f22:	46bd      	mov	sp, r7
 8005f24:	bd80      	pop	{r7, pc}
 8005f26:	bf00      	nop
 8005f28:	20000fb8 	.word	0x20000fb8
 8005f2c:	20000f98 	.word	0x20000f98
 8005f30:	20000ac0 	.word	0x20000ac0
 8005f34:	20000f50 	.word	0x20000f50
 8005f38:	20000abc 	.word	0x20000abc
 8005f3c:	20000fa4 	.word	0x20000fa4

08005f40 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8005f40:	b480      	push	{r7}
 8005f42:	b083      	sub	sp, #12
 8005f44:	af00      	add	r7, sp, #0
 8005f46:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005f48:	4b06      	ldr	r3, [pc, #24]	; (8005f64 <vTaskInternalSetTimeOutState+0x24>)
 8005f4a:	681a      	ldr	r2, [r3, #0]
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8005f50:	4b05      	ldr	r3, [pc, #20]	; (8005f68 <vTaskInternalSetTimeOutState+0x28>)
 8005f52:	681a      	ldr	r2, [r3, #0]
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	605a      	str	r2, [r3, #4]
}
 8005f58:	bf00      	nop
 8005f5a:	370c      	adds	r7, #12
 8005f5c:	46bd      	mov	sp, r7
 8005f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f62:	4770      	bx	lr
 8005f64:	20000fa8 	.word	0x20000fa8
 8005f68:	20000f94 	.word	0x20000f94

08005f6c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8005f6c:	b580      	push	{r7, lr}
 8005f6e:	b088      	sub	sp, #32
 8005f70:	af00      	add	r7, sp, #0
 8005f72:	6078      	str	r0, [r7, #4]
 8005f74:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d10a      	bne.n	8005f92 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8005f7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f80:	f383 8811 	msr	BASEPRI, r3
 8005f84:	f3bf 8f6f 	isb	sy
 8005f88:	f3bf 8f4f 	dsb	sy
 8005f8c:	613b      	str	r3, [r7, #16]
}
 8005f8e:	bf00      	nop
 8005f90:	e7fe      	b.n	8005f90 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8005f92:	683b      	ldr	r3, [r7, #0]
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d10a      	bne.n	8005fae <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8005f98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f9c:	f383 8811 	msr	BASEPRI, r3
 8005fa0:	f3bf 8f6f 	isb	sy
 8005fa4:	f3bf 8f4f 	dsb	sy
 8005fa8:	60fb      	str	r3, [r7, #12]
}
 8005faa:	bf00      	nop
 8005fac:	e7fe      	b.n	8005fac <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8005fae:	f000 ff61 	bl	8006e74 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8005fb2:	4b1d      	ldr	r3, [pc, #116]	; (8006028 <xTaskCheckForTimeOut+0xbc>)
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	685b      	ldr	r3, [r3, #4]
 8005fbc:	69ba      	ldr	r2, [r7, #24]
 8005fbe:	1ad3      	subs	r3, r2, r3
 8005fc0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8005fc2:	683b      	ldr	r3, [r7, #0]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005fca:	d102      	bne.n	8005fd2 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8005fcc:	2300      	movs	r3, #0
 8005fce:	61fb      	str	r3, [r7, #28]
 8005fd0:	e023      	b.n	800601a <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	681a      	ldr	r2, [r3, #0]
 8005fd6:	4b15      	ldr	r3, [pc, #84]	; (800602c <xTaskCheckForTimeOut+0xc0>)
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	429a      	cmp	r2, r3
 8005fdc:	d007      	beq.n	8005fee <xTaskCheckForTimeOut+0x82>
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	685b      	ldr	r3, [r3, #4]
 8005fe2:	69ba      	ldr	r2, [r7, #24]
 8005fe4:	429a      	cmp	r2, r3
 8005fe6:	d302      	bcc.n	8005fee <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8005fe8:	2301      	movs	r3, #1
 8005fea:	61fb      	str	r3, [r7, #28]
 8005fec:	e015      	b.n	800601a <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8005fee:	683b      	ldr	r3, [r7, #0]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	697a      	ldr	r2, [r7, #20]
 8005ff4:	429a      	cmp	r2, r3
 8005ff6:	d20b      	bcs.n	8006010 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8005ff8:	683b      	ldr	r3, [r7, #0]
 8005ffa:	681a      	ldr	r2, [r3, #0]
 8005ffc:	697b      	ldr	r3, [r7, #20]
 8005ffe:	1ad2      	subs	r2, r2, r3
 8006000:	683b      	ldr	r3, [r7, #0]
 8006002:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8006004:	6878      	ldr	r0, [r7, #4]
 8006006:	f7ff ff9b 	bl	8005f40 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800600a:	2300      	movs	r3, #0
 800600c:	61fb      	str	r3, [r7, #28]
 800600e:	e004      	b.n	800601a <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8006010:	683b      	ldr	r3, [r7, #0]
 8006012:	2200      	movs	r2, #0
 8006014:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8006016:	2301      	movs	r3, #1
 8006018:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800601a:	f000 ff5b 	bl	8006ed4 <vPortExitCritical>

	return xReturn;
 800601e:	69fb      	ldr	r3, [r7, #28]
}
 8006020:	4618      	mov	r0, r3
 8006022:	3720      	adds	r7, #32
 8006024:	46bd      	mov	sp, r7
 8006026:	bd80      	pop	{r7, pc}
 8006028:	20000f94 	.word	0x20000f94
 800602c:	20000fa8 	.word	0x20000fa8

08006030 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8006030:	b480      	push	{r7}
 8006032:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8006034:	4b03      	ldr	r3, [pc, #12]	; (8006044 <vTaskMissedYield+0x14>)
 8006036:	2201      	movs	r2, #1
 8006038:	601a      	str	r2, [r3, #0]
}
 800603a:	bf00      	nop
 800603c:	46bd      	mov	sp, r7
 800603e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006042:	4770      	bx	lr
 8006044:	20000fa4 	.word	0x20000fa4

08006048 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8006048:	b580      	push	{r7, lr}
 800604a:	b082      	sub	sp, #8
 800604c:	af00      	add	r7, sp, #0
 800604e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8006050:	f000 f852 	bl	80060f8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006054:	4b06      	ldr	r3, [pc, #24]	; (8006070 <prvIdleTask+0x28>)
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	2b01      	cmp	r3, #1
 800605a:	d9f9      	bls.n	8006050 <prvIdleTask+0x8>
			{
				taskYIELD();
 800605c:	4b05      	ldr	r3, [pc, #20]	; (8006074 <prvIdleTask+0x2c>)
 800605e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006062:	601a      	str	r2, [r3, #0]
 8006064:	f3bf 8f4f 	dsb	sy
 8006068:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800606c:	e7f0      	b.n	8006050 <prvIdleTask+0x8>
 800606e:	bf00      	nop
 8006070:	20000ac0 	.word	0x20000ac0
 8006074:	e000ed04 	.word	0xe000ed04

08006078 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006078:	b580      	push	{r7, lr}
 800607a:	b082      	sub	sp, #8
 800607c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800607e:	2300      	movs	r3, #0
 8006080:	607b      	str	r3, [r7, #4]
 8006082:	e00c      	b.n	800609e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006084:	687a      	ldr	r2, [r7, #4]
 8006086:	4613      	mov	r3, r2
 8006088:	009b      	lsls	r3, r3, #2
 800608a:	4413      	add	r3, r2
 800608c:	009b      	lsls	r3, r3, #2
 800608e:	4a12      	ldr	r2, [pc, #72]	; (80060d8 <prvInitialiseTaskLists+0x60>)
 8006090:	4413      	add	r3, r2
 8006092:	4618      	mov	r0, r3
 8006094:	f7fe faba 	bl	800460c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	3301      	adds	r3, #1
 800609c:	607b      	str	r3, [r7, #4]
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	2b37      	cmp	r3, #55	; 0x37
 80060a2:	d9ef      	bls.n	8006084 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80060a4:	480d      	ldr	r0, [pc, #52]	; (80060dc <prvInitialiseTaskLists+0x64>)
 80060a6:	f7fe fab1 	bl	800460c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80060aa:	480d      	ldr	r0, [pc, #52]	; (80060e0 <prvInitialiseTaskLists+0x68>)
 80060ac:	f7fe faae 	bl	800460c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80060b0:	480c      	ldr	r0, [pc, #48]	; (80060e4 <prvInitialiseTaskLists+0x6c>)
 80060b2:	f7fe faab 	bl	800460c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80060b6:	480c      	ldr	r0, [pc, #48]	; (80060e8 <prvInitialiseTaskLists+0x70>)
 80060b8:	f7fe faa8 	bl	800460c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80060bc:	480b      	ldr	r0, [pc, #44]	; (80060ec <prvInitialiseTaskLists+0x74>)
 80060be:	f7fe faa5 	bl	800460c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80060c2:	4b0b      	ldr	r3, [pc, #44]	; (80060f0 <prvInitialiseTaskLists+0x78>)
 80060c4:	4a05      	ldr	r2, [pc, #20]	; (80060dc <prvInitialiseTaskLists+0x64>)
 80060c6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80060c8:	4b0a      	ldr	r3, [pc, #40]	; (80060f4 <prvInitialiseTaskLists+0x7c>)
 80060ca:	4a05      	ldr	r2, [pc, #20]	; (80060e0 <prvInitialiseTaskLists+0x68>)
 80060cc:	601a      	str	r2, [r3, #0]
}
 80060ce:	bf00      	nop
 80060d0:	3708      	adds	r7, #8
 80060d2:	46bd      	mov	sp, r7
 80060d4:	bd80      	pop	{r7, pc}
 80060d6:	bf00      	nop
 80060d8:	20000ac0 	.word	0x20000ac0
 80060dc:	20000f20 	.word	0x20000f20
 80060e0:	20000f34 	.word	0x20000f34
 80060e4:	20000f50 	.word	0x20000f50
 80060e8:	20000f64 	.word	0x20000f64
 80060ec:	20000f7c 	.word	0x20000f7c
 80060f0:	20000f48 	.word	0x20000f48
 80060f4:	20000f4c 	.word	0x20000f4c

080060f8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80060f8:	b580      	push	{r7, lr}
 80060fa:	b082      	sub	sp, #8
 80060fc:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80060fe:	e019      	b.n	8006134 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8006100:	f000 feb8 	bl	8006e74 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8006104:	4b10      	ldr	r3, [pc, #64]	; (8006148 <prvCheckTasksWaitingTermination+0x50>)
 8006106:	68db      	ldr	r3, [r3, #12]
 8006108:	68db      	ldr	r3, [r3, #12]
 800610a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	3304      	adds	r3, #4
 8006110:	4618      	mov	r0, r3
 8006112:	f7fe fb05 	bl	8004720 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8006116:	4b0d      	ldr	r3, [pc, #52]	; (800614c <prvCheckTasksWaitingTermination+0x54>)
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	3b01      	subs	r3, #1
 800611c:	4a0b      	ldr	r2, [pc, #44]	; (800614c <prvCheckTasksWaitingTermination+0x54>)
 800611e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8006120:	4b0b      	ldr	r3, [pc, #44]	; (8006150 <prvCheckTasksWaitingTermination+0x58>)
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	3b01      	subs	r3, #1
 8006126:	4a0a      	ldr	r2, [pc, #40]	; (8006150 <prvCheckTasksWaitingTermination+0x58>)
 8006128:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800612a:	f000 fed3 	bl	8006ed4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800612e:	6878      	ldr	r0, [r7, #4]
 8006130:	f000 f810 	bl	8006154 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006134:	4b06      	ldr	r3, [pc, #24]	; (8006150 <prvCheckTasksWaitingTermination+0x58>)
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	2b00      	cmp	r3, #0
 800613a:	d1e1      	bne.n	8006100 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800613c:	bf00      	nop
 800613e:	bf00      	nop
 8006140:	3708      	adds	r7, #8
 8006142:	46bd      	mov	sp, r7
 8006144:	bd80      	pop	{r7, pc}
 8006146:	bf00      	nop
 8006148:	20000f64 	.word	0x20000f64
 800614c:	20000f90 	.word	0x20000f90
 8006150:	20000f78 	.word	0x20000f78

08006154 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006154:	b580      	push	{r7, lr}
 8006156:	b084      	sub	sp, #16
 8006158:	af00      	add	r7, sp, #0
 800615a:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	3354      	adds	r3, #84	; 0x54
 8006160:	4618      	mov	r0, r3
 8006162:	f001 fb93 	bl	800788c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800616c:	2b00      	cmp	r3, #0
 800616e:	d108      	bne.n	8006182 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006174:	4618      	mov	r0, r3
 8006176:	f001 f863 	bl	8007240 <vPortFree>
				vPortFree( pxTCB );
 800617a:	6878      	ldr	r0, [r7, #4]
 800617c:	f001 f860 	bl	8007240 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8006180:	e018      	b.n	80061b4 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8006188:	2b01      	cmp	r3, #1
 800618a:	d103      	bne.n	8006194 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800618c:	6878      	ldr	r0, [r7, #4]
 800618e:	f001 f857 	bl	8007240 <vPortFree>
	}
 8006192:	e00f      	b.n	80061b4 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800619a:	2b02      	cmp	r3, #2
 800619c:	d00a      	beq.n	80061b4 <prvDeleteTCB+0x60>
	__asm volatile
 800619e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061a2:	f383 8811 	msr	BASEPRI, r3
 80061a6:	f3bf 8f6f 	isb	sy
 80061aa:	f3bf 8f4f 	dsb	sy
 80061ae:	60fb      	str	r3, [r7, #12]
}
 80061b0:	bf00      	nop
 80061b2:	e7fe      	b.n	80061b2 <prvDeleteTCB+0x5e>
	}
 80061b4:	bf00      	nop
 80061b6:	3710      	adds	r7, #16
 80061b8:	46bd      	mov	sp, r7
 80061ba:	bd80      	pop	{r7, pc}

080061bc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80061bc:	b480      	push	{r7}
 80061be:	b083      	sub	sp, #12
 80061c0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80061c2:	4b0f      	ldr	r3, [pc, #60]	; (8006200 <prvResetNextTaskUnblockTime+0x44>)
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d101      	bne.n	80061d0 <prvResetNextTaskUnblockTime+0x14>
 80061cc:	2301      	movs	r3, #1
 80061ce:	e000      	b.n	80061d2 <prvResetNextTaskUnblockTime+0x16>
 80061d0:	2300      	movs	r3, #0
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d004      	beq.n	80061e0 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80061d6:	4b0b      	ldr	r3, [pc, #44]	; (8006204 <prvResetNextTaskUnblockTime+0x48>)
 80061d8:	f04f 32ff 	mov.w	r2, #4294967295
 80061dc:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80061de:	e008      	b.n	80061f2 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80061e0:	4b07      	ldr	r3, [pc, #28]	; (8006200 <prvResetNextTaskUnblockTime+0x44>)
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	68db      	ldr	r3, [r3, #12]
 80061e6:	68db      	ldr	r3, [r3, #12]
 80061e8:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	685b      	ldr	r3, [r3, #4]
 80061ee:	4a05      	ldr	r2, [pc, #20]	; (8006204 <prvResetNextTaskUnblockTime+0x48>)
 80061f0:	6013      	str	r3, [r2, #0]
}
 80061f2:	bf00      	nop
 80061f4:	370c      	adds	r7, #12
 80061f6:	46bd      	mov	sp, r7
 80061f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061fc:	4770      	bx	lr
 80061fe:	bf00      	nop
 8006200:	20000f48 	.word	0x20000f48
 8006204:	20000fb0 	.word	0x20000fb0

08006208 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8006208:	b480      	push	{r7}
 800620a:	b083      	sub	sp, #12
 800620c:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 800620e:	4b05      	ldr	r3, [pc, #20]	; (8006224 <xTaskGetCurrentTaskHandle+0x1c>)
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	607b      	str	r3, [r7, #4]

		return xReturn;
 8006214:	687b      	ldr	r3, [r7, #4]
	}
 8006216:	4618      	mov	r0, r3
 8006218:	370c      	adds	r7, #12
 800621a:	46bd      	mov	sp, r7
 800621c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006220:	4770      	bx	lr
 8006222:	bf00      	nop
 8006224:	20000abc 	.word	0x20000abc

08006228 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8006228:	b480      	push	{r7}
 800622a:	b083      	sub	sp, #12
 800622c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800622e:	4b0b      	ldr	r3, [pc, #44]	; (800625c <xTaskGetSchedulerState+0x34>)
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	2b00      	cmp	r3, #0
 8006234:	d102      	bne.n	800623c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8006236:	2301      	movs	r3, #1
 8006238:	607b      	str	r3, [r7, #4]
 800623a:	e008      	b.n	800624e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800623c:	4b08      	ldr	r3, [pc, #32]	; (8006260 <xTaskGetSchedulerState+0x38>)
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	2b00      	cmp	r3, #0
 8006242:	d102      	bne.n	800624a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8006244:	2302      	movs	r3, #2
 8006246:	607b      	str	r3, [r7, #4]
 8006248:	e001      	b.n	800624e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800624a:	2300      	movs	r3, #0
 800624c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800624e:	687b      	ldr	r3, [r7, #4]
	}
 8006250:	4618      	mov	r0, r3
 8006252:	370c      	adds	r7, #12
 8006254:	46bd      	mov	sp, r7
 8006256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800625a:	4770      	bx	lr
 800625c:	20000f9c 	.word	0x20000f9c
 8006260:	20000fb8 	.word	0x20000fb8

08006264 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8006264:	b580      	push	{r7, lr}
 8006266:	b084      	sub	sp, #16
 8006268:	af00      	add	r7, sp, #0
 800626a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = ( TCB_t * ) pxMutexHolder;
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8006270:	2300      	movs	r3, #0
 8006272:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	2b00      	cmp	r3, #0
 8006278:	d056      	beq.n	8006328 <xTaskPriorityInherit+0xc4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800627a:	68bb      	ldr	r3, [r7, #8]
 800627c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800627e:	4b2d      	ldr	r3, [pc, #180]	; (8006334 <xTaskPriorityInherit+0xd0>)
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006284:	429a      	cmp	r2, r3
 8006286:	d246      	bcs.n	8006316 <xTaskPriorityInherit+0xb2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8006288:	68bb      	ldr	r3, [r7, #8]
 800628a:	699b      	ldr	r3, [r3, #24]
 800628c:	2b00      	cmp	r3, #0
 800628e:	db06      	blt.n	800629e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006290:	4b28      	ldr	r3, [pc, #160]	; (8006334 <xTaskPriorityInherit+0xd0>)
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006296:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800629a:	68bb      	ldr	r3, [r7, #8]
 800629c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800629e:	68bb      	ldr	r3, [r7, #8]
 80062a0:	6959      	ldr	r1, [r3, #20]
 80062a2:	68bb      	ldr	r3, [r7, #8]
 80062a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80062a6:	4613      	mov	r3, r2
 80062a8:	009b      	lsls	r3, r3, #2
 80062aa:	4413      	add	r3, r2
 80062ac:	009b      	lsls	r3, r3, #2
 80062ae:	4a22      	ldr	r2, [pc, #136]	; (8006338 <xTaskPriorityInherit+0xd4>)
 80062b0:	4413      	add	r3, r2
 80062b2:	4299      	cmp	r1, r3
 80062b4:	d101      	bne.n	80062ba <xTaskPriorityInherit+0x56>
 80062b6:	2301      	movs	r3, #1
 80062b8:	e000      	b.n	80062bc <xTaskPriorityInherit+0x58>
 80062ba:	2300      	movs	r3, #0
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d022      	beq.n	8006306 <xTaskPriorityInherit+0xa2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80062c0:	68bb      	ldr	r3, [r7, #8]
 80062c2:	3304      	adds	r3, #4
 80062c4:	4618      	mov	r0, r3
 80062c6:	f7fe fa2b 	bl	8004720 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80062ca:	4b1a      	ldr	r3, [pc, #104]	; (8006334 <xTaskPriorityInherit+0xd0>)
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80062d0:	68bb      	ldr	r3, [r7, #8]
 80062d2:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80062d4:	68bb      	ldr	r3, [r7, #8]
 80062d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80062d8:	4b18      	ldr	r3, [pc, #96]	; (800633c <xTaskPriorityInherit+0xd8>)
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	429a      	cmp	r2, r3
 80062de:	d903      	bls.n	80062e8 <xTaskPriorityInherit+0x84>
 80062e0:	68bb      	ldr	r3, [r7, #8]
 80062e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80062e4:	4a15      	ldr	r2, [pc, #84]	; (800633c <xTaskPriorityInherit+0xd8>)
 80062e6:	6013      	str	r3, [r2, #0]
 80062e8:	68bb      	ldr	r3, [r7, #8]
 80062ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80062ec:	4613      	mov	r3, r2
 80062ee:	009b      	lsls	r3, r3, #2
 80062f0:	4413      	add	r3, r2
 80062f2:	009b      	lsls	r3, r3, #2
 80062f4:	4a10      	ldr	r2, [pc, #64]	; (8006338 <xTaskPriorityInherit+0xd4>)
 80062f6:	441a      	add	r2, r3
 80062f8:	68bb      	ldr	r3, [r7, #8]
 80062fa:	3304      	adds	r3, #4
 80062fc:	4619      	mov	r1, r3
 80062fe:	4610      	mov	r0, r2
 8006300:	f7fe f9b1 	bl	8004666 <vListInsertEnd>
 8006304:	e004      	b.n	8006310 <xTaskPriorityInherit+0xac>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8006306:	4b0b      	ldr	r3, [pc, #44]	; (8006334 <xTaskPriorityInherit+0xd0>)
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800630c:	68bb      	ldr	r3, [r7, #8]
 800630e:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8006310:	2301      	movs	r3, #1
 8006312:	60fb      	str	r3, [r7, #12]
 8006314:	e008      	b.n	8006328 <xTaskPriorityInherit+0xc4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8006316:	68bb      	ldr	r3, [r7, #8]
 8006318:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800631a:	4b06      	ldr	r3, [pc, #24]	; (8006334 <xTaskPriorityInherit+0xd0>)
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006320:	429a      	cmp	r2, r3
 8006322:	d201      	bcs.n	8006328 <xTaskPriorityInherit+0xc4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8006324:	2301      	movs	r3, #1
 8006326:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006328:	68fb      	ldr	r3, [r7, #12]
	}
 800632a:	4618      	mov	r0, r3
 800632c:	3710      	adds	r7, #16
 800632e:	46bd      	mov	sp, r7
 8006330:	bd80      	pop	{r7, pc}
 8006332:	bf00      	nop
 8006334:	20000abc 	.word	0x20000abc
 8006338:	20000ac0 	.word	0x20000ac0
 800633c:	20000f98 	.word	0x20000f98

08006340 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8006340:	b580      	push	{r7, lr}
 8006342:	b086      	sub	sp, #24
 8006344:	af00      	add	r7, sp, #0
 8006346:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800634c:	2300      	movs	r3, #0
 800634e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	2b00      	cmp	r3, #0
 8006354:	d056      	beq.n	8006404 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8006356:	4b2e      	ldr	r3, [pc, #184]	; (8006410 <xTaskPriorityDisinherit+0xd0>)
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	693a      	ldr	r2, [r7, #16]
 800635c:	429a      	cmp	r2, r3
 800635e:	d00a      	beq.n	8006376 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8006360:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006364:	f383 8811 	msr	BASEPRI, r3
 8006368:	f3bf 8f6f 	isb	sy
 800636c:	f3bf 8f4f 	dsb	sy
 8006370:	60fb      	str	r3, [r7, #12]
}
 8006372:	bf00      	nop
 8006374:	e7fe      	b.n	8006374 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8006376:	693b      	ldr	r3, [r7, #16]
 8006378:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800637a:	2b00      	cmp	r3, #0
 800637c:	d10a      	bne.n	8006394 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800637e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006382:	f383 8811 	msr	BASEPRI, r3
 8006386:	f3bf 8f6f 	isb	sy
 800638a:	f3bf 8f4f 	dsb	sy
 800638e:	60bb      	str	r3, [r7, #8]
}
 8006390:	bf00      	nop
 8006392:	e7fe      	b.n	8006392 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8006394:	693b      	ldr	r3, [r7, #16]
 8006396:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006398:	1e5a      	subs	r2, r3, #1
 800639a:	693b      	ldr	r3, [r7, #16]
 800639c:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800639e:	693b      	ldr	r3, [r7, #16]
 80063a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80063a2:	693b      	ldr	r3, [r7, #16]
 80063a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80063a6:	429a      	cmp	r2, r3
 80063a8:	d02c      	beq.n	8006404 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80063aa:	693b      	ldr	r3, [r7, #16]
 80063ac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d128      	bne.n	8006404 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80063b2:	693b      	ldr	r3, [r7, #16]
 80063b4:	3304      	adds	r3, #4
 80063b6:	4618      	mov	r0, r3
 80063b8:	f7fe f9b2 	bl	8004720 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80063bc:	693b      	ldr	r3, [r7, #16]
 80063be:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80063c0:	693b      	ldr	r3, [r7, #16]
 80063c2:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80063c4:	693b      	ldr	r3, [r7, #16]
 80063c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80063c8:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80063cc:	693b      	ldr	r3, [r7, #16]
 80063ce:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80063d0:	693b      	ldr	r3, [r7, #16]
 80063d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80063d4:	4b0f      	ldr	r3, [pc, #60]	; (8006414 <xTaskPriorityDisinherit+0xd4>)
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	429a      	cmp	r2, r3
 80063da:	d903      	bls.n	80063e4 <xTaskPriorityDisinherit+0xa4>
 80063dc:	693b      	ldr	r3, [r7, #16]
 80063de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80063e0:	4a0c      	ldr	r2, [pc, #48]	; (8006414 <xTaskPriorityDisinherit+0xd4>)
 80063e2:	6013      	str	r3, [r2, #0]
 80063e4:	693b      	ldr	r3, [r7, #16]
 80063e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80063e8:	4613      	mov	r3, r2
 80063ea:	009b      	lsls	r3, r3, #2
 80063ec:	4413      	add	r3, r2
 80063ee:	009b      	lsls	r3, r3, #2
 80063f0:	4a09      	ldr	r2, [pc, #36]	; (8006418 <xTaskPriorityDisinherit+0xd8>)
 80063f2:	441a      	add	r2, r3
 80063f4:	693b      	ldr	r3, [r7, #16]
 80063f6:	3304      	adds	r3, #4
 80063f8:	4619      	mov	r1, r3
 80063fa:	4610      	mov	r0, r2
 80063fc:	f7fe f933 	bl	8004666 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8006400:	2301      	movs	r3, #1
 8006402:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006404:	697b      	ldr	r3, [r7, #20]
	}
 8006406:	4618      	mov	r0, r3
 8006408:	3718      	adds	r7, #24
 800640a:	46bd      	mov	sp, r7
 800640c:	bd80      	pop	{r7, pc}
 800640e:	bf00      	nop
 8006410:	20000abc 	.word	0x20000abc
 8006414:	20000f98 	.word	0x20000f98
 8006418:	20000ac0 	.word	0x20000ac0

0800641c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800641c:	b580      	push	{r7, lr}
 800641e:	b088      	sub	sp, #32
 8006420:	af00      	add	r7, sp, #0
 8006422:	6078      	str	r0, [r7, #4]
 8006424:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800642a:	2301      	movs	r3, #1
 800642c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	2b00      	cmp	r3, #0
 8006432:	d06f      	beq.n	8006514 <vTaskPriorityDisinheritAfterTimeout+0xf8>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8006434:	69bb      	ldr	r3, [r7, #24]
 8006436:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006438:	2b00      	cmp	r3, #0
 800643a:	d10a      	bne.n	8006452 <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 800643c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006440:	f383 8811 	msr	BASEPRI, r3
 8006444:	f3bf 8f6f 	isb	sy
 8006448:	f3bf 8f4f 	dsb	sy
 800644c:	60fb      	str	r3, [r7, #12]
}
 800644e:	bf00      	nop
 8006450:	e7fe      	b.n	8006450 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8006452:	69bb      	ldr	r3, [r7, #24]
 8006454:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006456:	683a      	ldr	r2, [r7, #0]
 8006458:	429a      	cmp	r2, r3
 800645a:	d902      	bls.n	8006462 <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800645c:	683b      	ldr	r3, [r7, #0]
 800645e:	61fb      	str	r3, [r7, #28]
 8006460:	e002      	b.n	8006468 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8006462:	69bb      	ldr	r3, [r7, #24]
 8006464:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006466:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8006468:	69bb      	ldr	r3, [r7, #24]
 800646a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800646c:	69fa      	ldr	r2, [r7, #28]
 800646e:	429a      	cmp	r2, r3
 8006470:	d050      	beq.n	8006514 <vTaskPriorityDisinheritAfterTimeout+0xf8>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8006472:	69bb      	ldr	r3, [r7, #24]
 8006474:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006476:	697a      	ldr	r2, [r7, #20]
 8006478:	429a      	cmp	r2, r3
 800647a:	d14b      	bne.n	8006514 <vTaskPriorityDisinheritAfterTimeout+0xf8>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800647c:	4b27      	ldr	r3, [pc, #156]	; (800651c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	69ba      	ldr	r2, [r7, #24]
 8006482:	429a      	cmp	r2, r3
 8006484:	d10a      	bne.n	800649c <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 8006486:	f04f 0350 	mov.w	r3, #80	; 0x50
 800648a:	f383 8811 	msr	BASEPRI, r3
 800648e:	f3bf 8f6f 	isb	sy
 8006492:	f3bf 8f4f 	dsb	sy
 8006496:	60bb      	str	r3, [r7, #8]
}
 8006498:	bf00      	nop
 800649a:	e7fe      	b.n	800649a <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800649c:	69bb      	ldr	r3, [r7, #24]
 800649e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80064a0:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80064a2:	69bb      	ldr	r3, [r7, #24]
 80064a4:	69fa      	ldr	r2, [r7, #28]
 80064a6:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80064a8:	69bb      	ldr	r3, [r7, #24]
 80064aa:	699b      	ldr	r3, [r3, #24]
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	db04      	blt.n	80064ba <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80064b0:	69fb      	ldr	r3, [r7, #28]
 80064b2:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80064b6:	69bb      	ldr	r3, [r7, #24]
 80064b8:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80064ba:	69bb      	ldr	r3, [r7, #24]
 80064bc:	6959      	ldr	r1, [r3, #20]
 80064be:	693a      	ldr	r2, [r7, #16]
 80064c0:	4613      	mov	r3, r2
 80064c2:	009b      	lsls	r3, r3, #2
 80064c4:	4413      	add	r3, r2
 80064c6:	009b      	lsls	r3, r3, #2
 80064c8:	4a15      	ldr	r2, [pc, #84]	; (8006520 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 80064ca:	4413      	add	r3, r2
 80064cc:	4299      	cmp	r1, r3
 80064ce:	d101      	bne.n	80064d4 <vTaskPriorityDisinheritAfterTimeout+0xb8>
 80064d0:	2301      	movs	r3, #1
 80064d2:	e000      	b.n	80064d6 <vTaskPriorityDisinheritAfterTimeout+0xba>
 80064d4:	2300      	movs	r3, #0
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d01c      	beq.n	8006514 <vTaskPriorityDisinheritAfterTimeout+0xf8>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80064da:	69bb      	ldr	r3, [r7, #24]
 80064dc:	3304      	adds	r3, #4
 80064de:	4618      	mov	r0, r3
 80064e0:	f7fe f91e 	bl	8004720 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80064e4:	69bb      	ldr	r3, [r7, #24]
 80064e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80064e8:	4b0e      	ldr	r3, [pc, #56]	; (8006524 <vTaskPriorityDisinheritAfterTimeout+0x108>)
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	429a      	cmp	r2, r3
 80064ee:	d903      	bls.n	80064f8 <vTaskPriorityDisinheritAfterTimeout+0xdc>
 80064f0:	69bb      	ldr	r3, [r7, #24]
 80064f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80064f4:	4a0b      	ldr	r2, [pc, #44]	; (8006524 <vTaskPriorityDisinheritAfterTimeout+0x108>)
 80064f6:	6013      	str	r3, [r2, #0]
 80064f8:	69bb      	ldr	r3, [r7, #24]
 80064fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80064fc:	4613      	mov	r3, r2
 80064fe:	009b      	lsls	r3, r3, #2
 8006500:	4413      	add	r3, r2
 8006502:	009b      	lsls	r3, r3, #2
 8006504:	4a06      	ldr	r2, [pc, #24]	; (8006520 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8006506:	441a      	add	r2, r3
 8006508:	69bb      	ldr	r3, [r7, #24]
 800650a:	3304      	adds	r3, #4
 800650c:	4619      	mov	r1, r3
 800650e:	4610      	mov	r0, r2
 8006510:	f7fe f8a9 	bl	8004666 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006514:	bf00      	nop
 8006516:	3720      	adds	r7, #32
 8006518:	46bd      	mov	sp, r7
 800651a:	bd80      	pop	{r7, pc}
 800651c:	20000abc 	.word	0x20000abc
 8006520:	20000ac0 	.word	0x20000ac0
 8006524:	20000f98 	.word	0x20000f98

08006528 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
 8006528:	b480      	push	{r7}
 800652a:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800652c:	4b07      	ldr	r3, [pc, #28]	; (800654c <pvTaskIncrementMutexHeldCount+0x24>)
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	2b00      	cmp	r3, #0
 8006532:	d004      	beq.n	800653e <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8006534:	4b05      	ldr	r3, [pc, #20]	; (800654c <pvTaskIncrementMutexHeldCount+0x24>)
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800653a:	3201      	adds	r2, #1
 800653c:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 800653e:	4b03      	ldr	r3, [pc, #12]	; (800654c <pvTaskIncrementMutexHeldCount+0x24>)
 8006540:	681b      	ldr	r3, [r3, #0]
	}
 8006542:	4618      	mov	r0, r3
 8006544:	46bd      	mov	sp, r7
 8006546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800654a:	4770      	bx	lr
 800654c:	20000abc 	.word	0x20000abc

08006550 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006550:	b580      	push	{r7, lr}
 8006552:	b084      	sub	sp, #16
 8006554:	af00      	add	r7, sp, #0
 8006556:	6078      	str	r0, [r7, #4]
 8006558:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800655a:	4b21      	ldr	r3, [pc, #132]	; (80065e0 <prvAddCurrentTaskToDelayedList+0x90>)
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006560:	4b20      	ldr	r3, [pc, #128]	; (80065e4 <prvAddCurrentTaskToDelayedList+0x94>)
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	3304      	adds	r3, #4
 8006566:	4618      	mov	r0, r3
 8006568:	f7fe f8da 	bl	8004720 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006572:	d10a      	bne.n	800658a <prvAddCurrentTaskToDelayedList+0x3a>
 8006574:	683b      	ldr	r3, [r7, #0]
 8006576:	2b00      	cmp	r3, #0
 8006578:	d007      	beq.n	800658a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800657a:	4b1a      	ldr	r3, [pc, #104]	; (80065e4 <prvAddCurrentTaskToDelayedList+0x94>)
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	3304      	adds	r3, #4
 8006580:	4619      	mov	r1, r3
 8006582:	4819      	ldr	r0, [pc, #100]	; (80065e8 <prvAddCurrentTaskToDelayedList+0x98>)
 8006584:	f7fe f86f 	bl	8004666 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006588:	e026      	b.n	80065d8 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800658a:	68fa      	ldr	r2, [r7, #12]
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	4413      	add	r3, r2
 8006590:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006592:	4b14      	ldr	r3, [pc, #80]	; (80065e4 <prvAddCurrentTaskToDelayedList+0x94>)
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	68ba      	ldr	r2, [r7, #8]
 8006598:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800659a:	68ba      	ldr	r2, [r7, #8]
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	429a      	cmp	r2, r3
 80065a0:	d209      	bcs.n	80065b6 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80065a2:	4b12      	ldr	r3, [pc, #72]	; (80065ec <prvAddCurrentTaskToDelayedList+0x9c>)
 80065a4:	681a      	ldr	r2, [r3, #0]
 80065a6:	4b0f      	ldr	r3, [pc, #60]	; (80065e4 <prvAddCurrentTaskToDelayedList+0x94>)
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	3304      	adds	r3, #4
 80065ac:	4619      	mov	r1, r3
 80065ae:	4610      	mov	r0, r2
 80065b0:	f7fe f87d 	bl	80046ae <vListInsert>
}
 80065b4:	e010      	b.n	80065d8 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80065b6:	4b0e      	ldr	r3, [pc, #56]	; (80065f0 <prvAddCurrentTaskToDelayedList+0xa0>)
 80065b8:	681a      	ldr	r2, [r3, #0]
 80065ba:	4b0a      	ldr	r3, [pc, #40]	; (80065e4 <prvAddCurrentTaskToDelayedList+0x94>)
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	3304      	adds	r3, #4
 80065c0:	4619      	mov	r1, r3
 80065c2:	4610      	mov	r0, r2
 80065c4:	f7fe f873 	bl	80046ae <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80065c8:	4b0a      	ldr	r3, [pc, #40]	; (80065f4 <prvAddCurrentTaskToDelayedList+0xa4>)
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	68ba      	ldr	r2, [r7, #8]
 80065ce:	429a      	cmp	r2, r3
 80065d0:	d202      	bcs.n	80065d8 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80065d2:	4a08      	ldr	r2, [pc, #32]	; (80065f4 <prvAddCurrentTaskToDelayedList+0xa4>)
 80065d4:	68bb      	ldr	r3, [r7, #8]
 80065d6:	6013      	str	r3, [r2, #0]
}
 80065d8:	bf00      	nop
 80065da:	3710      	adds	r7, #16
 80065dc:	46bd      	mov	sp, r7
 80065de:	bd80      	pop	{r7, pc}
 80065e0:	20000f94 	.word	0x20000f94
 80065e4:	20000abc 	.word	0x20000abc
 80065e8:	20000f7c 	.word	0x20000f7c
 80065ec:	20000f4c 	.word	0x20000f4c
 80065f0:	20000f48 	.word	0x20000f48
 80065f4:	20000fb0 	.word	0x20000fb0

080065f8 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80065f8:	b580      	push	{r7, lr}
 80065fa:	b08a      	sub	sp, #40	; 0x28
 80065fc:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80065fe:	2300      	movs	r3, #0
 8006600:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8006602:	f000 facb 	bl	8006b9c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8006606:	4b1c      	ldr	r3, [pc, #112]	; (8006678 <xTimerCreateTimerTask+0x80>)
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	2b00      	cmp	r3, #0
 800660c:	d021      	beq.n	8006652 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800660e:	2300      	movs	r3, #0
 8006610:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8006612:	2300      	movs	r3, #0
 8006614:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8006616:	1d3a      	adds	r2, r7, #4
 8006618:	f107 0108 	add.w	r1, r7, #8
 800661c:	f107 030c 	add.w	r3, r7, #12
 8006620:	4618      	mov	r0, r3
 8006622:	f7fd ffd9 	bl	80045d8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8006626:	6879      	ldr	r1, [r7, #4]
 8006628:	68bb      	ldr	r3, [r7, #8]
 800662a:	68fa      	ldr	r2, [r7, #12]
 800662c:	9202      	str	r2, [sp, #8]
 800662e:	9301      	str	r3, [sp, #4]
 8006630:	2302      	movs	r3, #2
 8006632:	9300      	str	r3, [sp, #0]
 8006634:	2300      	movs	r3, #0
 8006636:	460a      	mov	r2, r1
 8006638:	4910      	ldr	r1, [pc, #64]	; (800667c <xTimerCreateTimerTask+0x84>)
 800663a:	4811      	ldr	r0, [pc, #68]	; (8006680 <xTimerCreateTimerTask+0x88>)
 800663c:	f7fe ff9a 	bl	8005574 <xTaskCreateStatic>
 8006640:	4603      	mov	r3, r0
 8006642:	4a10      	ldr	r2, [pc, #64]	; (8006684 <xTimerCreateTimerTask+0x8c>)
 8006644:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8006646:	4b0f      	ldr	r3, [pc, #60]	; (8006684 <xTimerCreateTimerTask+0x8c>)
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	2b00      	cmp	r3, #0
 800664c:	d001      	beq.n	8006652 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800664e:	2301      	movs	r3, #1
 8006650:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8006652:	697b      	ldr	r3, [r7, #20]
 8006654:	2b00      	cmp	r3, #0
 8006656:	d10a      	bne.n	800666e <xTimerCreateTimerTask+0x76>
	__asm volatile
 8006658:	f04f 0350 	mov.w	r3, #80	; 0x50
 800665c:	f383 8811 	msr	BASEPRI, r3
 8006660:	f3bf 8f6f 	isb	sy
 8006664:	f3bf 8f4f 	dsb	sy
 8006668:	613b      	str	r3, [r7, #16]
}
 800666a:	bf00      	nop
 800666c:	e7fe      	b.n	800666c <xTimerCreateTimerTask+0x74>
	return xReturn;
 800666e:	697b      	ldr	r3, [r7, #20]
}
 8006670:	4618      	mov	r0, r3
 8006672:	3718      	adds	r7, #24
 8006674:	46bd      	mov	sp, r7
 8006676:	bd80      	pop	{r7, pc}
 8006678:	20000fec 	.word	0x20000fec
 800667c:	080086e8 	.word	0x080086e8
 8006680:	080067a5 	.word	0x080067a5
 8006684:	20000ff0 	.word	0x20000ff0

08006688 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8006688:	b580      	push	{r7, lr}
 800668a:	b08a      	sub	sp, #40	; 0x28
 800668c:	af00      	add	r7, sp, #0
 800668e:	60f8      	str	r0, [r7, #12]
 8006690:	60b9      	str	r1, [r7, #8]
 8006692:	607a      	str	r2, [r7, #4]
 8006694:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8006696:	2300      	movs	r3, #0
 8006698:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	2b00      	cmp	r3, #0
 800669e:	d10a      	bne.n	80066b6 <xTimerGenericCommand+0x2e>
	__asm volatile
 80066a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066a4:	f383 8811 	msr	BASEPRI, r3
 80066a8:	f3bf 8f6f 	isb	sy
 80066ac:	f3bf 8f4f 	dsb	sy
 80066b0:	623b      	str	r3, [r7, #32]
}
 80066b2:	bf00      	nop
 80066b4:	e7fe      	b.n	80066b4 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80066b6:	4b1a      	ldr	r3, [pc, #104]	; (8006720 <xTimerGenericCommand+0x98>)
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	d02a      	beq.n	8006714 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80066be:	68bb      	ldr	r3, [r7, #8]
 80066c0:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80066ca:	68bb      	ldr	r3, [r7, #8]
 80066cc:	2b05      	cmp	r3, #5
 80066ce:	dc18      	bgt.n	8006702 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80066d0:	f7ff fdaa 	bl	8006228 <xTaskGetSchedulerState>
 80066d4:	4603      	mov	r3, r0
 80066d6:	2b02      	cmp	r3, #2
 80066d8:	d109      	bne.n	80066ee <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80066da:	4b11      	ldr	r3, [pc, #68]	; (8006720 <xTimerGenericCommand+0x98>)
 80066dc:	6818      	ldr	r0, [r3, #0]
 80066de:	f107 0110 	add.w	r1, r7, #16
 80066e2:	2300      	movs	r3, #0
 80066e4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80066e6:	f7fe fa3d 	bl	8004b64 <xQueueGenericSend>
 80066ea:	6278      	str	r0, [r7, #36]	; 0x24
 80066ec:	e012      	b.n	8006714 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80066ee:	4b0c      	ldr	r3, [pc, #48]	; (8006720 <xTimerGenericCommand+0x98>)
 80066f0:	6818      	ldr	r0, [r3, #0]
 80066f2:	f107 0110 	add.w	r1, r7, #16
 80066f6:	2300      	movs	r3, #0
 80066f8:	2200      	movs	r2, #0
 80066fa:	f7fe fa33 	bl	8004b64 <xQueueGenericSend>
 80066fe:	6278      	str	r0, [r7, #36]	; 0x24
 8006700:	e008      	b.n	8006714 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8006702:	4b07      	ldr	r3, [pc, #28]	; (8006720 <xTimerGenericCommand+0x98>)
 8006704:	6818      	ldr	r0, [r3, #0]
 8006706:	f107 0110 	add.w	r1, r7, #16
 800670a:	2300      	movs	r3, #0
 800670c:	683a      	ldr	r2, [r7, #0]
 800670e:	f7fe fb27 	bl	8004d60 <xQueueGenericSendFromISR>
 8006712:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8006714:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8006716:	4618      	mov	r0, r3
 8006718:	3728      	adds	r7, #40	; 0x28
 800671a:	46bd      	mov	sp, r7
 800671c:	bd80      	pop	{r7, pc}
 800671e:	bf00      	nop
 8006720:	20000fec 	.word	0x20000fec

08006724 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8006724:	b580      	push	{r7, lr}
 8006726:	b088      	sub	sp, #32
 8006728:	af02      	add	r7, sp, #8
 800672a:	6078      	str	r0, [r7, #4]
 800672c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 800672e:	4b1c      	ldr	r3, [pc, #112]	; (80067a0 <prvProcessExpiredTimer+0x7c>)
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	68db      	ldr	r3, [r3, #12]
 8006734:	68db      	ldr	r3, [r3, #12]
 8006736:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006738:	697b      	ldr	r3, [r7, #20]
 800673a:	3304      	adds	r3, #4
 800673c:	4618      	mov	r0, r3
 800673e:	f7fd ffef 	bl	8004720 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8006742:	697b      	ldr	r3, [r7, #20]
 8006744:	69db      	ldr	r3, [r3, #28]
 8006746:	2b01      	cmp	r3, #1
 8006748:	d122      	bne.n	8006790 <prvProcessExpiredTimer+0x6c>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800674a:	697b      	ldr	r3, [r7, #20]
 800674c:	699a      	ldr	r2, [r3, #24]
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	18d1      	adds	r1, r2, r3
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	683a      	ldr	r2, [r7, #0]
 8006756:	6978      	ldr	r0, [r7, #20]
 8006758:	f000 f8c8 	bl	80068ec <prvInsertTimerInActiveList>
 800675c:	4603      	mov	r3, r0
 800675e:	2b00      	cmp	r3, #0
 8006760:	d016      	beq.n	8006790 <prvProcessExpiredTimer+0x6c>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006762:	2300      	movs	r3, #0
 8006764:	9300      	str	r3, [sp, #0]
 8006766:	2300      	movs	r3, #0
 8006768:	687a      	ldr	r2, [r7, #4]
 800676a:	2100      	movs	r1, #0
 800676c:	6978      	ldr	r0, [r7, #20]
 800676e:	f7ff ff8b 	bl	8006688 <xTimerGenericCommand>
 8006772:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8006774:	693b      	ldr	r3, [r7, #16]
 8006776:	2b00      	cmp	r3, #0
 8006778:	d10a      	bne.n	8006790 <prvProcessExpiredTimer+0x6c>
	__asm volatile
 800677a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800677e:	f383 8811 	msr	BASEPRI, r3
 8006782:	f3bf 8f6f 	isb	sy
 8006786:	f3bf 8f4f 	dsb	sy
 800678a:	60fb      	str	r3, [r7, #12]
}
 800678c:	bf00      	nop
 800678e:	e7fe      	b.n	800678e <prvProcessExpiredTimer+0x6a>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006790:	697b      	ldr	r3, [r7, #20]
 8006792:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006794:	6978      	ldr	r0, [r7, #20]
 8006796:	4798      	blx	r3
}
 8006798:	bf00      	nop
 800679a:	3718      	adds	r7, #24
 800679c:	46bd      	mov	sp, r7
 800679e:	bd80      	pop	{r7, pc}
 80067a0:	20000fe4 	.word	0x20000fe4

080067a4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 80067a4:	b580      	push	{r7, lr}
 80067a6:	b084      	sub	sp, #16
 80067a8:	af00      	add	r7, sp, #0
 80067aa:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80067ac:	f107 0308 	add.w	r3, r7, #8
 80067b0:	4618      	mov	r0, r3
 80067b2:	f000 f857 	bl	8006864 <prvGetNextExpireTime>
 80067b6:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80067b8:	68bb      	ldr	r3, [r7, #8]
 80067ba:	4619      	mov	r1, r3
 80067bc:	68f8      	ldr	r0, [r7, #12]
 80067be:	f000 f803 	bl	80067c8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80067c2:	f000 f8d5 	bl	8006970 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80067c6:	e7f1      	b.n	80067ac <prvTimerTask+0x8>

080067c8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80067c8:	b580      	push	{r7, lr}
 80067ca:	b084      	sub	sp, #16
 80067cc:	af00      	add	r7, sp, #0
 80067ce:	6078      	str	r0, [r7, #4]
 80067d0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80067d2:	f7ff f923 	bl	8005a1c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80067d6:	f107 0308 	add.w	r3, r7, #8
 80067da:	4618      	mov	r0, r3
 80067dc:	f000 f866 	bl	80068ac <prvSampleTimeNow>
 80067e0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80067e2:	68bb      	ldr	r3, [r7, #8]
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	d130      	bne.n	800684a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80067e8:	683b      	ldr	r3, [r7, #0]
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d10a      	bne.n	8006804 <prvProcessTimerOrBlockTask+0x3c>
 80067ee:	687a      	ldr	r2, [r7, #4]
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	429a      	cmp	r2, r3
 80067f4:	d806      	bhi.n	8006804 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80067f6:	f7ff f91f 	bl	8005a38 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80067fa:	68f9      	ldr	r1, [r7, #12]
 80067fc:	6878      	ldr	r0, [r7, #4]
 80067fe:	f7ff ff91 	bl	8006724 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8006802:	e024      	b.n	800684e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8006804:	683b      	ldr	r3, [r7, #0]
 8006806:	2b00      	cmp	r3, #0
 8006808:	d008      	beq.n	800681c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800680a:	4b13      	ldr	r3, [pc, #76]	; (8006858 <prvProcessTimerOrBlockTask+0x90>)
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	2b00      	cmp	r3, #0
 8006812:	bf0c      	ite	eq
 8006814:	2301      	moveq	r3, #1
 8006816:	2300      	movne	r3, #0
 8006818:	b2db      	uxtb	r3, r3
 800681a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800681c:	4b0f      	ldr	r3, [pc, #60]	; (800685c <prvProcessTimerOrBlockTask+0x94>)
 800681e:	6818      	ldr	r0, [r3, #0]
 8006820:	687a      	ldr	r2, [r7, #4]
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	1ad3      	subs	r3, r2, r3
 8006826:	683a      	ldr	r2, [r7, #0]
 8006828:	4619      	mov	r1, r3
 800682a:	f7fe fe6f 	bl	800550c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800682e:	f7ff f903 	bl	8005a38 <xTaskResumeAll>
 8006832:	4603      	mov	r3, r0
 8006834:	2b00      	cmp	r3, #0
 8006836:	d10a      	bne.n	800684e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8006838:	4b09      	ldr	r3, [pc, #36]	; (8006860 <prvProcessTimerOrBlockTask+0x98>)
 800683a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800683e:	601a      	str	r2, [r3, #0]
 8006840:	f3bf 8f4f 	dsb	sy
 8006844:	f3bf 8f6f 	isb	sy
}
 8006848:	e001      	b.n	800684e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800684a:	f7ff f8f5 	bl	8005a38 <xTaskResumeAll>
}
 800684e:	bf00      	nop
 8006850:	3710      	adds	r7, #16
 8006852:	46bd      	mov	sp, r7
 8006854:	bd80      	pop	{r7, pc}
 8006856:	bf00      	nop
 8006858:	20000fe8 	.word	0x20000fe8
 800685c:	20000fec 	.word	0x20000fec
 8006860:	e000ed04 	.word	0xe000ed04

08006864 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8006864:	b480      	push	{r7}
 8006866:	b085      	sub	sp, #20
 8006868:	af00      	add	r7, sp, #0
 800686a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800686c:	4b0e      	ldr	r3, [pc, #56]	; (80068a8 <prvGetNextExpireTime+0x44>)
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	2b00      	cmp	r3, #0
 8006874:	bf0c      	ite	eq
 8006876:	2301      	moveq	r3, #1
 8006878:	2300      	movne	r3, #0
 800687a:	b2db      	uxtb	r3, r3
 800687c:	461a      	mov	r2, r3
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	2b00      	cmp	r3, #0
 8006888:	d105      	bne.n	8006896 <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800688a:	4b07      	ldr	r3, [pc, #28]	; (80068a8 <prvGetNextExpireTime+0x44>)
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	68db      	ldr	r3, [r3, #12]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	60fb      	str	r3, [r7, #12]
 8006894:	e001      	b.n	800689a <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8006896:	2300      	movs	r3, #0
 8006898:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800689a:	68fb      	ldr	r3, [r7, #12]
}
 800689c:	4618      	mov	r0, r3
 800689e:	3714      	adds	r7, #20
 80068a0:	46bd      	mov	sp, r7
 80068a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068a6:	4770      	bx	lr
 80068a8:	20000fe4 	.word	0x20000fe4

080068ac <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80068ac:	b580      	push	{r7, lr}
 80068ae:	b084      	sub	sp, #16
 80068b0:	af00      	add	r7, sp, #0
 80068b2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80068b4:	f7ff f95e 	bl	8005b74 <xTaskGetTickCount>
 80068b8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80068ba:	4b0b      	ldr	r3, [pc, #44]	; (80068e8 <prvSampleTimeNow+0x3c>)
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	68fa      	ldr	r2, [r7, #12]
 80068c0:	429a      	cmp	r2, r3
 80068c2:	d205      	bcs.n	80068d0 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80068c4:	f000 f908 	bl	8006ad8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	2201      	movs	r2, #1
 80068cc:	601a      	str	r2, [r3, #0]
 80068ce:	e002      	b.n	80068d6 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	2200      	movs	r2, #0
 80068d4:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80068d6:	4a04      	ldr	r2, [pc, #16]	; (80068e8 <prvSampleTimeNow+0x3c>)
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80068dc:	68fb      	ldr	r3, [r7, #12]
}
 80068de:	4618      	mov	r0, r3
 80068e0:	3710      	adds	r7, #16
 80068e2:	46bd      	mov	sp, r7
 80068e4:	bd80      	pop	{r7, pc}
 80068e6:	bf00      	nop
 80068e8:	20000ff4 	.word	0x20000ff4

080068ec <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80068ec:	b580      	push	{r7, lr}
 80068ee:	b086      	sub	sp, #24
 80068f0:	af00      	add	r7, sp, #0
 80068f2:	60f8      	str	r0, [r7, #12]
 80068f4:	60b9      	str	r1, [r7, #8]
 80068f6:	607a      	str	r2, [r7, #4]
 80068f8:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80068fa:	2300      	movs	r3, #0
 80068fc:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	68ba      	ldr	r2, [r7, #8]
 8006902:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	68fa      	ldr	r2, [r7, #12]
 8006908:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800690a:	68ba      	ldr	r2, [r7, #8]
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	429a      	cmp	r2, r3
 8006910:	d812      	bhi.n	8006938 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006912:	687a      	ldr	r2, [r7, #4]
 8006914:	683b      	ldr	r3, [r7, #0]
 8006916:	1ad2      	subs	r2, r2, r3
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	699b      	ldr	r3, [r3, #24]
 800691c:	429a      	cmp	r2, r3
 800691e:	d302      	bcc.n	8006926 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8006920:	2301      	movs	r3, #1
 8006922:	617b      	str	r3, [r7, #20]
 8006924:	e01b      	b.n	800695e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8006926:	4b10      	ldr	r3, [pc, #64]	; (8006968 <prvInsertTimerInActiveList+0x7c>)
 8006928:	681a      	ldr	r2, [r3, #0]
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	3304      	adds	r3, #4
 800692e:	4619      	mov	r1, r3
 8006930:	4610      	mov	r0, r2
 8006932:	f7fd febc 	bl	80046ae <vListInsert>
 8006936:	e012      	b.n	800695e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8006938:	687a      	ldr	r2, [r7, #4]
 800693a:	683b      	ldr	r3, [r7, #0]
 800693c:	429a      	cmp	r2, r3
 800693e:	d206      	bcs.n	800694e <prvInsertTimerInActiveList+0x62>
 8006940:	68ba      	ldr	r2, [r7, #8]
 8006942:	683b      	ldr	r3, [r7, #0]
 8006944:	429a      	cmp	r2, r3
 8006946:	d302      	bcc.n	800694e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8006948:	2301      	movs	r3, #1
 800694a:	617b      	str	r3, [r7, #20]
 800694c:	e007      	b.n	800695e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800694e:	4b07      	ldr	r3, [pc, #28]	; (800696c <prvInsertTimerInActiveList+0x80>)
 8006950:	681a      	ldr	r2, [r3, #0]
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	3304      	adds	r3, #4
 8006956:	4619      	mov	r1, r3
 8006958:	4610      	mov	r0, r2
 800695a:	f7fd fea8 	bl	80046ae <vListInsert>
		}
	}

	return xProcessTimerNow;
 800695e:	697b      	ldr	r3, [r7, #20]
}
 8006960:	4618      	mov	r0, r3
 8006962:	3718      	adds	r7, #24
 8006964:	46bd      	mov	sp, r7
 8006966:	bd80      	pop	{r7, pc}
 8006968:	20000fe8 	.word	0x20000fe8
 800696c:	20000fe4 	.word	0x20000fe4

08006970 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8006970:	b580      	push	{r7, lr}
 8006972:	b08e      	sub	sp, #56	; 0x38
 8006974:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006976:	e09d      	b.n	8006ab4 <prvProcessReceivedCommands+0x144>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	2b00      	cmp	r3, #0
 800697c:	da18      	bge.n	80069b0 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800697e:	1d3b      	adds	r3, r7, #4
 8006980:	3304      	adds	r3, #4
 8006982:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8006984:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006986:	2b00      	cmp	r3, #0
 8006988:	d10a      	bne.n	80069a0 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800698a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800698e:	f383 8811 	msr	BASEPRI, r3
 8006992:	f3bf 8f6f 	isb	sy
 8006996:	f3bf 8f4f 	dsb	sy
 800699a:	61fb      	str	r3, [r7, #28]
}
 800699c:	bf00      	nop
 800699e:	e7fe      	b.n	800699e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80069a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80069a6:	6850      	ldr	r0, [r2, #4]
 80069a8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80069aa:	6892      	ldr	r2, [r2, #8]
 80069ac:	4611      	mov	r1, r2
 80069ae:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	db7d      	blt.n	8006ab2 <prvProcessReceivedCommands+0x142>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80069ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069bc:	695b      	ldr	r3, [r3, #20]
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d004      	beq.n	80069cc <prvProcessReceivedCommands+0x5c>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80069c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069c4:	3304      	adds	r3, #4
 80069c6:	4618      	mov	r0, r3
 80069c8:	f7fd feaa 	bl	8004720 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80069cc:	463b      	mov	r3, r7
 80069ce:	4618      	mov	r0, r3
 80069d0:	f7ff ff6c 	bl	80068ac <prvSampleTimeNow>
 80069d4:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	2b09      	cmp	r3, #9
 80069da:	d86b      	bhi.n	8006ab4 <prvProcessReceivedCommands+0x144>
 80069dc:	a201      	add	r2, pc, #4	; (adr r2, 80069e4 <prvProcessReceivedCommands+0x74>)
 80069de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80069e2:	bf00      	nop
 80069e4:	08006a0d 	.word	0x08006a0d
 80069e8:	08006a0d 	.word	0x08006a0d
 80069ec:	08006a0d 	.word	0x08006a0d
 80069f0:	08006ab5 	.word	0x08006ab5
 80069f4:	08006a69 	.word	0x08006a69
 80069f8:	08006aa1 	.word	0x08006aa1
 80069fc:	08006a0d 	.word	0x08006a0d
 8006a00:	08006a0d 	.word	0x08006a0d
 8006a04:	08006ab5 	.word	0x08006ab5
 8006a08:	08006a69 	.word	0x08006a69
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8006a0c:	68ba      	ldr	r2, [r7, #8]
 8006a0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a10:	699b      	ldr	r3, [r3, #24]
 8006a12:	18d1      	adds	r1, r2, r3
 8006a14:	68bb      	ldr	r3, [r7, #8]
 8006a16:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006a18:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006a1a:	f7ff ff67 	bl	80068ec <prvInsertTimerInActiveList>
 8006a1e:	4603      	mov	r3, r0
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d047      	beq.n	8006ab4 <prvProcessReceivedCommands+0x144>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006a24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a28:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006a2a:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8006a2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a2e:	69db      	ldr	r3, [r3, #28]
 8006a30:	2b01      	cmp	r3, #1
 8006a32:	d13f      	bne.n	8006ab4 <prvProcessReceivedCommands+0x144>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8006a34:	68ba      	ldr	r2, [r7, #8]
 8006a36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a38:	699b      	ldr	r3, [r3, #24]
 8006a3a:	441a      	add	r2, r3
 8006a3c:	2300      	movs	r3, #0
 8006a3e:	9300      	str	r3, [sp, #0]
 8006a40:	2300      	movs	r3, #0
 8006a42:	2100      	movs	r1, #0
 8006a44:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006a46:	f7ff fe1f 	bl	8006688 <xTimerGenericCommand>
 8006a4a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8006a4c:	6a3b      	ldr	r3, [r7, #32]
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d130      	bne.n	8006ab4 <prvProcessReceivedCommands+0x144>
	__asm volatile
 8006a52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a56:	f383 8811 	msr	BASEPRI, r3
 8006a5a:	f3bf 8f6f 	isb	sy
 8006a5e:	f3bf 8f4f 	dsb	sy
 8006a62:	61bb      	str	r3, [r7, #24]
}
 8006a64:	bf00      	nop
 8006a66:	e7fe      	b.n	8006a66 <prvProcessReceivedCommands+0xf6>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8006a68:	68ba      	ldr	r2, [r7, #8]
 8006a6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a6c:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8006a6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a70:	699b      	ldr	r3, [r3, #24]
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d10a      	bne.n	8006a8c <prvProcessReceivedCommands+0x11c>
	__asm volatile
 8006a76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a7a:	f383 8811 	msr	BASEPRI, r3
 8006a7e:	f3bf 8f6f 	isb	sy
 8006a82:	f3bf 8f4f 	dsb	sy
 8006a86:	617b      	str	r3, [r7, #20]
}
 8006a88:	bf00      	nop
 8006a8a:	e7fe      	b.n	8006a8a <prvProcessReceivedCommands+0x11a>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8006a8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a8e:	699a      	ldr	r2, [r3, #24]
 8006a90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a92:	18d1      	adds	r1, r2, r3
 8006a94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a96:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006a98:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006a9a:	f7ff ff27 	bl	80068ec <prvInsertTimerInActiveList>
					break;
 8006a9e:	e009      	b.n	8006ab4 <prvProcessReceivedCommands+0x144>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8006aa0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006aa2:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	d104      	bne.n	8006ab4 <prvProcessReceivedCommands+0x144>
						{
							vPortFree( pxTimer );
 8006aaa:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006aac:	f000 fbc8 	bl	8007240 <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8006ab0:	e000      	b.n	8006ab4 <prvProcessReceivedCommands+0x144>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8006ab2:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006ab4:	4b07      	ldr	r3, [pc, #28]	; (8006ad4 <prvProcessReceivedCommands+0x164>)
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	1d39      	adds	r1, r7, #4
 8006aba:	2200      	movs	r2, #0
 8006abc:	4618      	mov	r0, r3
 8006abe:	f7fe f9e7 	bl	8004e90 <xQueueReceive>
 8006ac2:	4603      	mov	r3, r0
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	f47f af57 	bne.w	8006978 <prvProcessReceivedCommands+0x8>
	}
}
 8006aca:	bf00      	nop
 8006acc:	bf00      	nop
 8006ace:	3730      	adds	r7, #48	; 0x30
 8006ad0:	46bd      	mov	sp, r7
 8006ad2:	bd80      	pop	{r7, pc}
 8006ad4:	20000fec 	.word	0x20000fec

08006ad8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8006ad8:	b580      	push	{r7, lr}
 8006ada:	b088      	sub	sp, #32
 8006adc:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006ade:	e045      	b.n	8006b6c <prvSwitchTimerLists+0x94>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006ae0:	4b2c      	ldr	r3, [pc, #176]	; (8006b94 <prvSwitchTimerLists+0xbc>)
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	68db      	ldr	r3, [r3, #12]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006aea:	4b2a      	ldr	r3, [pc, #168]	; (8006b94 <prvSwitchTimerLists+0xbc>)
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	68db      	ldr	r3, [r3, #12]
 8006af0:	68db      	ldr	r3, [r3, #12]
 8006af2:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	3304      	adds	r3, #4
 8006af8:	4618      	mov	r0, r3
 8006afa:	f7fd fe11 	bl	8004720 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b02:	68f8      	ldr	r0, [r7, #12]
 8006b04:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	69db      	ldr	r3, [r3, #28]
 8006b0a:	2b01      	cmp	r3, #1
 8006b0c:	d12e      	bne.n	8006b6c <prvSwitchTimerLists+0x94>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	699b      	ldr	r3, [r3, #24]
 8006b12:	693a      	ldr	r2, [r7, #16]
 8006b14:	4413      	add	r3, r2
 8006b16:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8006b18:	68ba      	ldr	r2, [r7, #8]
 8006b1a:	693b      	ldr	r3, [r7, #16]
 8006b1c:	429a      	cmp	r2, r3
 8006b1e:	d90e      	bls.n	8006b3e <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	68ba      	ldr	r2, [r7, #8]
 8006b24:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	68fa      	ldr	r2, [r7, #12]
 8006b2a:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006b2c:	4b19      	ldr	r3, [pc, #100]	; (8006b94 <prvSwitchTimerLists+0xbc>)
 8006b2e:	681a      	ldr	r2, [r3, #0]
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	3304      	adds	r3, #4
 8006b34:	4619      	mov	r1, r3
 8006b36:	4610      	mov	r0, r2
 8006b38:	f7fd fdb9 	bl	80046ae <vListInsert>
 8006b3c:	e016      	b.n	8006b6c <prvSwitchTimerLists+0x94>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006b3e:	2300      	movs	r3, #0
 8006b40:	9300      	str	r3, [sp, #0]
 8006b42:	2300      	movs	r3, #0
 8006b44:	693a      	ldr	r2, [r7, #16]
 8006b46:	2100      	movs	r1, #0
 8006b48:	68f8      	ldr	r0, [r7, #12]
 8006b4a:	f7ff fd9d 	bl	8006688 <xTimerGenericCommand>
 8006b4e:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d10a      	bne.n	8006b6c <prvSwitchTimerLists+0x94>
	__asm volatile
 8006b56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b5a:	f383 8811 	msr	BASEPRI, r3
 8006b5e:	f3bf 8f6f 	isb	sy
 8006b62:	f3bf 8f4f 	dsb	sy
 8006b66:	603b      	str	r3, [r7, #0]
}
 8006b68:	bf00      	nop
 8006b6a:	e7fe      	b.n	8006b6a <prvSwitchTimerLists+0x92>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006b6c:	4b09      	ldr	r3, [pc, #36]	; (8006b94 <prvSwitchTimerLists+0xbc>)
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	d1b4      	bne.n	8006ae0 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8006b76:	4b07      	ldr	r3, [pc, #28]	; (8006b94 <prvSwitchTimerLists+0xbc>)
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8006b7c:	4b06      	ldr	r3, [pc, #24]	; (8006b98 <prvSwitchTimerLists+0xc0>)
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	4a04      	ldr	r2, [pc, #16]	; (8006b94 <prvSwitchTimerLists+0xbc>)
 8006b82:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8006b84:	4a04      	ldr	r2, [pc, #16]	; (8006b98 <prvSwitchTimerLists+0xc0>)
 8006b86:	697b      	ldr	r3, [r7, #20]
 8006b88:	6013      	str	r3, [r2, #0]
}
 8006b8a:	bf00      	nop
 8006b8c:	3718      	adds	r7, #24
 8006b8e:	46bd      	mov	sp, r7
 8006b90:	bd80      	pop	{r7, pc}
 8006b92:	bf00      	nop
 8006b94:	20000fe4 	.word	0x20000fe4
 8006b98:	20000fe8 	.word	0x20000fe8

08006b9c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8006b9c:	b580      	push	{r7, lr}
 8006b9e:	b082      	sub	sp, #8
 8006ba0:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8006ba2:	f000 f967 	bl	8006e74 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8006ba6:	4b15      	ldr	r3, [pc, #84]	; (8006bfc <prvCheckForValidListAndQueue+0x60>)
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	2b00      	cmp	r3, #0
 8006bac:	d120      	bne.n	8006bf0 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8006bae:	4814      	ldr	r0, [pc, #80]	; (8006c00 <prvCheckForValidListAndQueue+0x64>)
 8006bb0:	f7fd fd2c 	bl	800460c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8006bb4:	4813      	ldr	r0, [pc, #76]	; (8006c04 <prvCheckForValidListAndQueue+0x68>)
 8006bb6:	f7fd fd29 	bl	800460c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8006bba:	4b13      	ldr	r3, [pc, #76]	; (8006c08 <prvCheckForValidListAndQueue+0x6c>)
 8006bbc:	4a10      	ldr	r2, [pc, #64]	; (8006c00 <prvCheckForValidListAndQueue+0x64>)
 8006bbe:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8006bc0:	4b12      	ldr	r3, [pc, #72]	; (8006c0c <prvCheckForValidListAndQueue+0x70>)
 8006bc2:	4a10      	ldr	r2, [pc, #64]	; (8006c04 <prvCheckForValidListAndQueue+0x68>)
 8006bc4:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8006bc6:	2300      	movs	r3, #0
 8006bc8:	9300      	str	r3, [sp, #0]
 8006bca:	4b11      	ldr	r3, [pc, #68]	; (8006c10 <prvCheckForValidListAndQueue+0x74>)
 8006bcc:	4a11      	ldr	r2, [pc, #68]	; (8006c14 <prvCheckForValidListAndQueue+0x78>)
 8006bce:	2110      	movs	r1, #16
 8006bd0:	200a      	movs	r0, #10
 8006bd2:	f7fd fe37 	bl	8004844 <xQueueGenericCreateStatic>
 8006bd6:	4603      	mov	r3, r0
 8006bd8:	4a08      	ldr	r2, [pc, #32]	; (8006bfc <prvCheckForValidListAndQueue+0x60>)
 8006bda:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8006bdc:	4b07      	ldr	r3, [pc, #28]	; (8006bfc <prvCheckForValidListAndQueue+0x60>)
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	2b00      	cmp	r3, #0
 8006be2:	d005      	beq.n	8006bf0 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8006be4:	4b05      	ldr	r3, [pc, #20]	; (8006bfc <prvCheckForValidListAndQueue+0x60>)
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	490b      	ldr	r1, [pc, #44]	; (8006c18 <prvCheckForValidListAndQueue+0x7c>)
 8006bea:	4618      	mov	r0, r3
 8006bec:	f7fe fc64 	bl	80054b8 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006bf0:	f000 f970 	bl	8006ed4 <vPortExitCritical>
}
 8006bf4:	bf00      	nop
 8006bf6:	46bd      	mov	sp, r7
 8006bf8:	bd80      	pop	{r7, pc}
 8006bfa:	bf00      	nop
 8006bfc:	20000fec 	.word	0x20000fec
 8006c00:	20000fbc 	.word	0x20000fbc
 8006c04:	20000fd0 	.word	0x20000fd0
 8006c08:	20000fe4 	.word	0x20000fe4
 8006c0c:	20000fe8 	.word	0x20000fe8
 8006c10:	20001098 	.word	0x20001098
 8006c14:	20000ff8 	.word	0x20000ff8
 8006c18:	080086f0 	.word	0x080086f0

08006c1c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006c1c:	b480      	push	{r7}
 8006c1e:	b085      	sub	sp, #20
 8006c20:	af00      	add	r7, sp, #0
 8006c22:	60f8      	str	r0, [r7, #12]
 8006c24:	60b9      	str	r1, [r7, #8]
 8006c26:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	3b04      	subs	r3, #4
 8006c2c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8006c34:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	3b04      	subs	r3, #4
 8006c3a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006c3c:	68bb      	ldr	r3, [r7, #8]
 8006c3e:	f023 0201 	bic.w	r2, r3, #1
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	3b04      	subs	r3, #4
 8006c4a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006c4c:	4a0c      	ldr	r2, [pc, #48]	; (8006c80 <pxPortInitialiseStack+0x64>)
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	3b14      	subs	r3, #20
 8006c56:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006c58:	687a      	ldr	r2, [r7, #4]
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	3b04      	subs	r3, #4
 8006c62:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8006c64:	68fb      	ldr	r3, [r7, #12]
 8006c66:	f06f 0202 	mvn.w	r2, #2
 8006c6a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	3b20      	subs	r3, #32
 8006c70:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006c72:	68fb      	ldr	r3, [r7, #12]
}
 8006c74:	4618      	mov	r0, r3
 8006c76:	3714      	adds	r7, #20
 8006c78:	46bd      	mov	sp, r7
 8006c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c7e:	4770      	bx	lr
 8006c80:	08006c85 	.word	0x08006c85

08006c84 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006c84:	b480      	push	{r7}
 8006c86:	b085      	sub	sp, #20
 8006c88:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8006c8a:	2300      	movs	r3, #0
 8006c8c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8006c8e:	4b12      	ldr	r3, [pc, #72]	; (8006cd8 <prvTaskExitError+0x54>)
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c96:	d00a      	beq.n	8006cae <prvTaskExitError+0x2a>
	__asm volatile
 8006c98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c9c:	f383 8811 	msr	BASEPRI, r3
 8006ca0:	f3bf 8f6f 	isb	sy
 8006ca4:	f3bf 8f4f 	dsb	sy
 8006ca8:	60fb      	str	r3, [r7, #12]
}
 8006caa:	bf00      	nop
 8006cac:	e7fe      	b.n	8006cac <prvTaskExitError+0x28>
	__asm volatile
 8006cae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006cb2:	f383 8811 	msr	BASEPRI, r3
 8006cb6:	f3bf 8f6f 	isb	sy
 8006cba:	f3bf 8f4f 	dsb	sy
 8006cbe:	60bb      	str	r3, [r7, #8]
}
 8006cc0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006cc2:	bf00      	nop
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	2b00      	cmp	r3, #0
 8006cc8:	d0fc      	beq.n	8006cc4 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006cca:	bf00      	nop
 8006ccc:	bf00      	nop
 8006cce:	3714      	adds	r7, #20
 8006cd0:	46bd      	mov	sp, r7
 8006cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cd6:	4770      	bx	lr
 8006cd8:	20000168 	.word	0x20000168
 8006cdc:	00000000 	.word	0x00000000

08006ce0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006ce0:	4b07      	ldr	r3, [pc, #28]	; (8006d00 <pxCurrentTCBConst2>)
 8006ce2:	6819      	ldr	r1, [r3, #0]
 8006ce4:	6808      	ldr	r0, [r1, #0]
 8006ce6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006cea:	f380 8809 	msr	PSP, r0
 8006cee:	f3bf 8f6f 	isb	sy
 8006cf2:	f04f 0000 	mov.w	r0, #0
 8006cf6:	f380 8811 	msr	BASEPRI, r0
 8006cfa:	4770      	bx	lr
 8006cfc:	f3af 8000 	nop.w

08006d00 <pxCurrentTCBConst2>:
 8006d00:	20000abc 	.word	0x20000abc
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006d04:	bf00      	nop
 8006d06:	bf00      	nop

08006d08 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8006d08:	4808      	ldr	r0, [pc, #32]	; (8006d2c <prvPortStartFirstTask+0x24>)
 8006d0a:	6800      	ldr	r0, [r0, #0]
 8006d0c:	6800      	ldr	r0, [r0, #0]
 8006d0e:	f380 8808 	msr	MSP, r0
 8006d12:	f04f 0000 	mov.w	r0, #0
 8006d16:	f380 8814 	msr	CONTROL, r0
 8006d1a:	b662      	cpsie	i
 8006d1c:	b661      	cpsie	f
 8006d1e:	f3bf 8f4f 	dsb	sy
 8006d22:	f3bf 8f6f 	isb	sy
 8006d26:	df00      	svc	0
 8006d28:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8006d2a:	bf00      	nop
 8006d2c:	e000ed08 	.word	0xe000ed08

08006d30 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006d30:	b580      	push	{r7, lr}
 8006d32:	b086      	sub	sp, #24
 8006d34:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8006d36:	4b46      	ldr	r3, [pc, #280]	; (8006e50 <xPortStartScheduler+0x120>)
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	4a46      	ldr	r2, [pc, #280]	; (8006e54 <xPortStartScheduler+0x124>)
 8006d3c:	4293      	cmp	r3, r2
 8006d3e:	d10a      	bne.n	8006d56 <xPortStartScheduler+0x26>
	__asm volatile
 8006d40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d44:	f383 8811 	msr	BASEPRI, r3
 8006d48:	f3bf 8f6f 	isb	sy
 8006d4c:	f3bf 8f4f 	dsb	sy
 8006d50:	613b      	str	r3, [r7, #16]
}
 8006d52:	bf00      	nop
 8006d54:	e7fe      	b.n	8006d54 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8006d56:	4b3e      	ldr	r3, [pc, #248]	; (8006e50 <xPortStartScheduler+0x120>)
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	4a3f      	ldr	r2, [pc, #252]	; (8006e58 <xPortStartScheduler+0x128>)
 8006d5c:	4293      	cmp	r3, r2
 8006d5e:	d10a      	bne.n	8006d76 <xPortStartScheduler+0x46>
	__asm volatile
 8006d60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d64:	f383 8811 	msr	BASEPRI, r3
 8006d68:	f3bf 8f6f 	isb	sy
 8006d6c:	f3bf 8f4f 	dsb	sy
 8006d70:	60fb      	str	r3, [r7, #12]
}
 8006d72:	bf00      	nop
 8006d74:	e7fe      	b.n	8006d74 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8006d76:	4b39      	ldr	r3, [pc, #228]	; (8006e5c <xPortStartScheduler+0x12c>)
 8006d78:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8006d7a:	697b      	ldr	r3, [r7, #20]
 8006d7c:	781b      	ldrb	r3, [r3, #0]
 8006d7e:	b2db      	uxtb	r3, r3
 8006d80:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006d82:	697b      	ldr	r3, [r7, #20]
 8006d84:	22ff      	movs	r2, #255	; 0xff
 8006d86:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006d88:	697b      	ldr	r3, [r7, #20]
 8006d8a:	781b      	ldrb	r3, [r3, #0]
 8006d8c:	b2db      	uxtb	r3, r3
 8006d8e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006d90:	78fb      	ldrb	r3, [r7, #3]
 8006d92:	b2db      	uxtb	r3, r3
 8006d94:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8006d98:	b2da      	uxtb	r2, r3
 8006d9a:	4b31      	ldr	r3, [pc, #196]	; (8006e60 <xPortStartScheduler+0x130>)
 8006d9c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006d9e:	4b31      	ldr	r3, [pc, #196]	; (8006e64 <xPortStartScheduler+0x134>)
 8006da0:	2207      	movs	r2, #7
 8006da2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006da4:	e009      	b.n	8006dba <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8006da6:	4b2f      	ldr	r3, [pc, #188]	; (8006e64 <xPortStartScheduler+0x134>)
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	3b01      	subs	r3, #1
 8006dac:	4a2d      	ldr	r2, [pc, #180]	; (8006e64 <xPortStartScheduler+0x134>)
 8006dae:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006db0:	78fb      	ldrb	r3, [r7, #3]
 8006db2:	b2db      	uxtb	r3, r3
 8006db4:	005b      	lsls	r3, r3, #1
 8006db6:	b2db      	uxtb	r3, r3
 8006db8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006dba:	78fb      	ldrb	r3, [r7, #3]
 8006dbc:	b2db      	uxtb	r3, r3
 8006dbe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006dc2:	2b80      	cmp	r3, #128	; 0x80
 8006dc4:	d0ef      	beq.n	8006da6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8006dc6:	4b27      	ldr	r3, [pc, #156]	; (8006e64 <xPortStartScheduler+0x134>)
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	f1c3 0307 	rsb	r3, r3, #7
 8006dce:	2b04      	cmp	r3, #4
 8006dd0:	d00a      	beq.n	8006de8 <xPortStartScheduler+0xb8>
	__asm volatile
 8006dd2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006dd6:	f383 8811 	msr	BASEPRI, r3
 8006dda:	f3bf 8f6f 	isb	sy
 8006dde:	f3bf 8f4f 	dsb	sy
 8006de2:	60bb      	str	r3, [r7, #8]
}
 8006de4:	bf00      	nop
 8006de6:	e7fe      	b.n	8006de6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8006de8:	4b1e      	ldr	r3, [pc, #120]	; (8006e64 <xPortStartScheduler+0x134>)
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	021b      	lsls	r3, r3, #8
 8006dee:	4a1d      	ldr	r2, [pc, #116]	; (8006e64 <xPortStartScheduler+0x134>)
 8006df0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006df2:	4b1c      	ldr	r3, [pc, #112]	; (8006e64 <xPortStartScheduler+0x134>)
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8006dfa:	4a1a      	ldr	r2, [pc, #104]	; (8006e64 <xPortStartScheduler+0x134>)
 8006dfc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	b2da      	uxtb	r2, r3
 8006e02:	697b      	ldr	r3, [r7, #20]
 8006e04:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8006e06:	4b18      	ldr	r3, [pc, #96]	; (8006e68 <xPortStartScheduler+0x138>)
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	4a17      	ldr	r2, [pc, #92]	; (8006e68 <xPortStartScheduler+0x138>)
 8006e0c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8006e10:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006e12:	4b15      	ldr	r3, [pc, #84]	; (8006e68 <xPortStartScheduler+0x138>)
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	4a14      	ldr	r2, [pc, #80]	; (8006e68 <xPortStartScheduler+0x138>)
 8006e18:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8006e1c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8006e1e:	f000 f8dd 	bl	8006fdc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006e22:	4b12      	ldr	r3, [pc, #72]	; (8006e6c <xPortStartScheduler+0x13c>)
 8006e24:	2200      	movs	r2, #0
 8006e26:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8006e28:	f000 f8fc 	bl	8007024 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8006e2c:	4b10      	ldr	r3, [pc, #64]	; (8006e70 <xPortStartScheduler+0x140>)
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	4a0f      	ldr	r2, [pc, #60]	; (8006e70 <xPortStartScheduler+0x140>)
 8006e32:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8006e36:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8006e38:	f7ff ff66 	bl	8006d08 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006e3c:	f7fe ff68 	bl	8005d10 <vTaskSwitchContext>
	prvTaskExitError();
 8006e40:	f7ff ff20 	bl	8006c84 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8006e44:	2300      	movs	r3, #0
}
 8006e46:	4618      	mov	r0, r3
 8006e48:	3718      	adds	r7, #24
 8006e4a:	46bd      	mov	sp, r7
 8006e4c:	bd80      	pop	{r7, pc}
 8006e4e:	bf00      	nop
 8006e50:	e000ed00 	.word	0xe000ed00
 8006e54:	410fc271 	.word	0x410fc271
 8006e58:	410fc270 	.word	0x410fc270
 8006e5c:	e000e400 	.word	0xe000e400
 8006e60:	200010e8 	.word	0x200010e8
 8006e64:	200010ec 	.word	0x200010ec
 8006e68:	e000ed20 	.word	0xe000ed20
 8006e6c:	20000168 	.word	0x20000168
 8006e70:	e000ef34 	.word	0xe000ef34

08006e74 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006e74:	b480      	push	{r7}
 8006e76:	b083      	sub	sp, #12
 8006e78:	af00      	add	r7, sp, #0
	__asm volatile
 8006e7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e7e:	f383 8811 	msr	BASEPRI, r3
 8006e82:	f3bf 8f6f 	isb	sy
 8006e86:	f3bf 8f4f 	dsb	sy
 8006e8a:	607b      	str	r3, [r7, #4]
}
 8006e8c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006e8e:	4b0f      	ldr	r3, [pc, #60]	; (8006ecc <vPortEnterCritical+0x58>)
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	3301      	adds	r3, #1
 8006e94:	4a0d      	ldr	r2, [pc, #52]	; (8006ecc <vPortEnterCritical+0x58>)
 8006e96:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8006e98:	4b0c      	ldr	r3, [pc, #48]	; (8006ecc <vPortEnterCritical+0x58>)
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	2b01      	cmp	r3, #1
 8006e9e:	d10f      	bne.n	8006ec0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006ea0:	4b0b      	ldr	r3, [pc, #44]	; (8006ed0 <vPortEnterCritical+0x5c>)
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	b2db      	uxtb	r3, r3
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	d00a      	beq.n	8006ec0 <vPortEnterCritical+0x4c>
	__asm volatile
 8006eaa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006eae:	f383 8811 	msr	BASEPRI, r3
 8006eb2:	f3bf 8f6f 	isb	sy
 8006eb6:	f3bf 8f4f 	dsb	sy
 8006eba:	603b      	str	r3, [r7, #0]
}
 8006ebc:	bf00      	nop
 8006ebe:	e7fe      	b.n	8006ebe <vPortEnterCritical+0x4a>
	}
}
 8006ec0:	bf00      	nop
 8006ec2:	370c      	adds	r7, #12
 8006ec4:	46bd      	mov	sp, r7
 8006ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eca:	4770      	bx	lr
 8006ecc:	20000168 	.word	0x20000168
 8006ed0:	e000ed04 	.word	0xe000ed04

08006ed4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8006ed4:	b480      	push	{r7}
 8006ed6:	b083      	sub	sp, #12
 8006ed8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8006eda:	4b12      	ldr	r3, [pc, #72]	; (8006f24 <vPortExitCritical+0x50>)
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d10a      	bne.n	8006ef8 <vPortExitCritical+0x24>
	__asm volatile
 8006ee2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ee6:	f383 8811 	msr	BASEPRI, r3
 8006eea:	f3bf 8f6f 	isb	sy
 8006eee:	f3bf 8f4f 	dsb	sy
 8006ef2:	607b      	str	r3, [r7, #4]
}
 8006ef4:	bf00      	nop
 8006ef6:	e7fe      	b.n	8006ef6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006ef8:	4b0a      	ldr	r3, [pc, #40]	; (8006f24 <vPortExitCritical+0x50>)
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	3b01      	subs	r3, #1
 8006efe:	4a09      	ldr	r2, [pc, #36]	; (8006f24 <vPortExitCritical+0x50>)
 8006f00:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8006f02:	4b08      	ldr	r3, [pc, #32]	; (8006f24 <vPortExitCritical+0x50>)
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	d105      	bne.n	8006f16 <vPortExitCritical+0x42>
 8006f0a:	2300      	movs	r3, #0
 8006f0c:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006f0e:	683b      	ldr	r3, [r7, #0]
 8006f10:	f383 8811 	msr	BASEPRI, r3
}
 8006f14:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006f16:	bf00      	nop
 8006f18:	370c      	adds	r7, #12
 8006f1a:	46bd      	mov	sp, r7
 8006f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f20:	4770      	bx	lr
 8006f22:	bf00      	nop
 8006f24:	20000168 	.word	0x20000168
	...

08006f30 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006f30:	f3ef 8009 	mrs	r0, PSP
 8006f34:	f3bf 8f6f 	isb	sy
 8006f38:	4b15      	ldr	r3, [pc, #84]	; (8006f90 <pxCurrentTCBConst>)
 8006f3a:	681a      	ldr	r2, [r3, #0]
 8006f3c:	f01e 0f10 	tst.w	lr, #16
 8006f40:	bf08      	it	eq
 8006f42:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006f46:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f4a:	6010      	str	r0, [r2, #0]
 8006f4c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006f50:	f04f 0050 	mov.w	r0, #80	; 0x50
 8006f54:	f380 8811 	msr	BASEPRI, r0
 8006f58:	f3bf 8f4f 	dsb	sy
 8006f5c:	f3bf 8f6f 	isb	sy
 8006f60:	f7fe fed6 	bl	8005d10 <vTaskSwitchContext>
 8006f64:	f04f 0000 	mov.w	r0, #0
 8006f68:	f380 8811 	msr	BASEPRI, r0
 8006f6c:	bc09      	pop	{r0, r3}
 8006f6e:	6819      	ldr	r1, [r3, #0]
 8006f70:	6808      	ldr	r0, [r1, #0]
 8006f72:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f76:	f01e 0f10 	tst.w	lr, #16
 8006f7a:	bf08      	it	eq
 8006f7c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006f80:	f380 8809 	msr	PSP, r0
 8006f84:	f3bf 8f6f 	isb	sy
 8006f88:	4770      	bx	lr
 8006f8a:	bf00      	nop
 8006f8c:	f3af 8000 	nop.w

08006f90 <pxCurrentTCBConst>:
 8006f90:	20000abc 	.word	0x20000abc
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006f94:	bf00      	nop
 8006f96:	bf00      	nop

08006f98 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006f98:	b580      	push	{r7, lr}
 8006f9a:	b082      	sub	sp, #8
 8006f9c:	af00      	add	r7, sp, #0
	__asm volatile
 8006f9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006fa2:	f383 8811 	msr	BASEPRI, r3
 8006fa6:	f3bf 8f6f 	isb	sy
 8006faa:	f3bf 8f4f 	dsb	sy
 8006fae:	607b      	str	r3, [r7, #4]
}
 8006fb0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006fb2:	f7fe fdef 	bl	8005b94 <xTaskIncrementTick>
 8006fb6:	4603      	mov	r3, r0
 8006fb8:	2b00      	cmp	r3, #0
 8006fba:	d003      	beq.n	8006fc4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8006fbc:	4b06      	ldr	r3, [pc, #24]	; (8006fd8 <SysTick_Handler+0x40>)
 8006fbe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006fc2:	601a      	str	r2, [r3, #0]
 8006fc4:	2300      	movs	r3, #0
 8006fc6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006fc8:	683b      	ldr	r3, [r7, #0]
 8006fca:	f383 8811 	msr	BASEPRI, r3
}
 8006fce:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006fd0:	bf00      	nop
 8006fd2:	3708      	adds	r7, #8
 8006fd4:	46bd      	mov	sp, r7
 8006fd6:	bd80      	pop	{r7, pc}
 8006fd8:	e000ed04 	.word	0xe000ed04

08006fdc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8006fdc:	b480      	push	{r7}
 8006fde:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006fe0:	4b0b      	ldr	r3, [pc, #44]	; (8007010 <vPortSetupTimerInterrupt+0x34>)
 8006fe2:	2200      	movs	r2, #0
 8006fe4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006fe6:	4b0b      	ldr	r3, [pc, #44]	; (8007014 <vPortSetupTimerInterrupt+0x38>)
 8006fe8:	2200      	movs	r2, #0
 8006fea:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8006fec:	4b0a      	ldr	r3, [pc, #40]	; (8007018 <vPortSetupTimerInterrupt+0x3c>)
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	4a0a      	ldr	r2, [pc, #40]	; (800701c <vPortSetupTimerInterrupt+0x40>)
 8006ff2:	fba2 2303 	umull	r2, r3, r2, r3
 8006ff6:	099b      	lsrs	r3, r3, #6
 8006ff8:	4a09      	ldr	r2, [pc, #36]	; (8007020 <vPortSetupTimerInterrupt+0x44>)
 8006ffa:	3b01      	subs	r3, #1
 8006ffc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8006ffe:	4b04      	ldr	r3, [pc, #16]	; (8007010 <vPortSetupTimerInterrupt+0x34>)
 8007000:	2207      	movs	r2, #7
 8007002:	601a      	str	r2, [r3, #0]
}
 8007004:	bf00      	nop
 8007006:	46bd      	mov	sp, r7
 8007008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800700c:	4770      	bx	lr
 800700e:	bf00      	nop
 8007010:	e000e010 	.word	0xe000e010
 8007014:	e000e018 	.word	0xe000e018
 8007018:	2000015c 	.word	0x2000015c
 800701c:	10624dd3 	.word	0x10624dd3
 8007020:	e000e014 	.word	0xe000e014

08007024 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8007024:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8007034 <vPortEnableVFP+0x10>
 8007028:	6801      	ldr	r1, [r0, #0]
 800702a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800702e:	6001      	str	r1, [r0, #0]
 8007030:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8007032:	bf00      	nop
 8007034:	e000ed88 	.word	0xe000ed88

08007038 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8007038:	b480      	push	{r7}
 800703a:	b085      	sub	sp, #20
 800703c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800703e:	f3ef 8305 	mrs	r3, IPSR
 8007042:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	2b0f      	cmp	r3, #15
 8007048:	d914      	bls.n	8007074 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800704a:	4a17      	ldr	r2, [pc, #92]	; (80070a8 <vPortValidateInterruptPriority+0x70>)
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	4413      	add	r3, r2
 8007050:	781b      	ldrb	r3, [r3, #0]
 8007052:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8007054:	4b15      	ldr	r3, [pc, #84]	; (80070ac <vPortValidateInterruptPriority+0x74>)
 8007056:	781b      	ldrb	r3, [r3, #0]
 8007058:	7afa      	ldrb	r2, [r7, #11]
 800705a:	429a      	cmp	r2, r3
 800705c:	d20a      	bcs.n	8007074 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800705e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007062:	f383 8811 	msr	BASEPRI, r3
 8007066:	f3bf 8f6f 	isb	sy
 800706a:	f3bf 8f4f 	dsb	sy
 800706e:	607b      	str	r3, [r7, #4]
}
 8007070:	bf00      	nop
 8007072:	e7fe      	b.n	8007072 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8007074:	4b0e      	ldr	r3, [pc, #56]	; (80070b0 <vPortValidateInterruptPriority+0x78>)
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800707c:	4b0d      	ldr	r3, [pc, #52]	; (80070b4 <vPortValidateInterruptPriority+0x7c>)
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	429a      	cmp	r2, r3
 8007082:	d90a      	bls.n	800709a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8007084:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007088:	f383 8811 	msr	BASEPRI, r3
 800708c:	f3bf 8f6f 	isb	sy
 8007090:	f3bf 8f4f 	dsb	sy
 8007094:	603b      	str	r3, [r7, #0]
}
 8007096:	bf00      	nop
 8007098:	e7fe      	b.n	8007098 <vPortValidateInterruptPriority+0x60>
	}
 800709a:	bf00      	nop
 800709c:	3714      	adds	r7, #20
 800709e:	46bd      	mov	sp, r7
 80070a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070a4:	4770      	bx	lr
 80070a6:	bf00      	nop
 80070a8:	e000e3f0 	.word	0xe000e3f0
 80070ac:	200010e8 	.word	0x200010e8
 80070b0:	e000ed0c 	.word	0xe000ed0c
 80070b4:	200010ec 	.word	0x200010ec

080070b8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80070b8:	b580      	push	{r7, lr}
 80070ba:	b08a      	sub	sp, #40	; 0x28
 80070bc:	af00      	add	r7, sp, #0
 80070be:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80070c0:	2300      	movs	r3, #0
 80070c2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80070c4:	f7fe fcaa 	bl	8005a1c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80070c8:	4b58      	ldr	r3, [pc, #352]	; (800722c <pvPortMalloc+0x174>)
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	d101      	bne.n	80070d4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80070d0:	f000 f910 	bl	80072f4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80070d4:	4b56      	ldr	r3, [pc, #344]	; (8007230 <pvPortMalloc+0x178>)
 80070d6:	681a      	ldr	r2, [r3, #0]
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	4013      	ands	r3, r2
 80070dc:	2b00      	cmp	r3, #0
 80070de:	f040 808e 	bne.w	80071fe <pvPortMalloc+0x146>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	2b00      	cmp	r3, #0
 80070e6:	d01d      	beq.n	8007124 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 80070e8:	2208      	movs	r2, #8
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	4413      	add	r3, r2
 80070ee:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	f003 0307 	and.w	r3, r3, #7
 80070f6:	2b00      	cmp	r3, #0
 80070f8:	d014      	beq.n	8007124 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	f023 0307 	bic.w	r3, r3, #7
 8007100:	3308      	adds	r3, #8
 8007102:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	f003 0307 	and.w	r3, r3, #7
 800710a:	2b00      	cmp	r3, #0
 800710c:	d00a      	beq.n	8007124 <pvPortMalloc+0x6c>
	__asm volatile
 800710e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007112:	f383 8811 	msr	BASEPRI, r3
 8007116:	f3bf 8f6f 	isb	sy
 800711a:	f3bf 8f4f 	dsb	sy
 800711e:	617b      	str	r3, [r7, #20]
}
 8007120:	bf00      	nop
 8007122:	e7fe      	b.n	8007122 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	2b00      	cmp	r3, #0
 8007128:	d069      	beq.n	80071fe <pvPortMalloc+0x146>
 800712a:	4b42      	ldr	r3, [pc, #264]	; (8007234 <pvPortMalloc+0x17c>)
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	687a      	ldr	r2, [r7, #4]
 8007130:	429a      	cmp	r2, r3
 8007132:	d864      	bhi.n	80071fe <pvPortMalloc+0x146>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8007134:	4b40      	ldr	r3, [pc, #256]	; (8007238 <pvPortMalloc+0x180>)
 8007136:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8007138:	4b3f      	ldr	r3, [pc, #252]	; (8007238 <pvPortMalloc+0x180>)
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800713e:	e004      	b.n	800714a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8007140:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007142:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8007144:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800714a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800714c:	685b      	ldr	r3, [r3, #4]
 800714e:	687a      	ldr	r2, [r7, #4]
 8007150:	429a      	cmp	r2, r3
 8007152:	d903      	bls.n	800715c <pvPortMalloc+0xa4>
 8007154:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	2b00      	cmp	r3, #0
 800715a:	d1f1      	bne.n	8007140 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800715c:	4b33      	ldr	r3, [pc, #204]	; (800722c <pvPortMalloc+0x174>)
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007162:	429a      	cmp	r2, r3
 8007164:	d04b      	beq.n	80071fe <pvPortMalloc+0x146>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8007166:	6a3b      	ldr	r3, [r7, #32]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	2208      	movs	r2, #8
 800716c:	4413      	add	r3, r2
 800716e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007170:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007172:	681a      	ldr	r2, [r3, #0]
 8007174:	6a3b      	ldr	r3, [r7, #32]
 8007176:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8007178:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800717a:	685a      	ldr	r2, [r3, #4]
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	1ad2      	subs	r2, r2, r3
 8007180:	2308      	movs	r3, #8
 8007182:	005b      	lsls	r3, r3, #1
 8007184:	429a      	cmp	r2, r3
 8007186:	d91f      	bls.n	80071c8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8007188:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	4413      	add	r3, r2
 800718e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007190:	69bb      	ldr	r3, [r7, #24]
 8007192:	f003 0307 	and.w	r3, r3, #7
 8007196:	2b00      	cmp	r3, #0
 8007198:	d00a      	beq.n	80071b0 <pvPortMalloc+0xf8>
	__asm volatile
 800719a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800719e:	f383 8811 	msr	BASEPRI, r3
 80071a2:	f3bf 8f6f 	isb	sy
 80071a6:	f3bf 8f4f 	dsb	sy
 80071aa:	613b      	str	r3, [r7, #16]
}
 80071ac:	bf00      	nop
 80071ae:	e7fe      	b.n	80071ae <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80071b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071b2:	685a      	ldr	r2, [r3, #4]
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	1ad2      	subs	r2, r2, r3
 80071b8:	69bb      	ldr	r3, [r7, #24]
 80071ba:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80071bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071be:	687a      	ldr	r2, [r7, #4]
 80071c0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80071c2:	69b8      	ldr	r0, [r7, #24]
 80071c4:	f000 f8f8 	bl	80073b8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80071c8:	4b1a      	ldr	r3, [pc, #104]	; (8007234 <pvPortMalloc+0x17c>)
 80071ca:	681a      	ldr	r2, [r3, #0]
 80071cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071ce:	685b      	ldr	r3, [r3, #4]
 80071d0:	1ad3      	subs	r3, r2, r3
 80071d2:	4a18      	ldr	r2, [pc, #96]	; (8007234 <pvPortMalloc+0x17c>)
 80071d4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80071d6:	4b17      	ldr	r3, [pc, #92]	; (8007234 <pvPortMalloc+0x17c>)
 80071d8:	681a      	ldr	r2, [r3, #0]
 80071da:	4b18      	ldr	r3, [pc, #96]	; (800723c <pvPortMalloc+0x184>)
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	429a      	cmp	r2, r3
 80071e0:	d203      	bcs.n	80071ea <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80071e2:	4b14      	ldr	r3, [pc, #80]	; (8007234 <pvPortMalloc+0x17c>)
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	4a15      	ldr	r2, [pc, #84]	; (800723c <pvPortMalloc+0x184>)
 80071e8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80071ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071ec:	685a      	ldr	r2, [r3, #4]
 80071ee:	4b10      	ldr	r3, [pc, #64]	; (8007230 <pvPortMalloc+0x178>)
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	431a      	orrs	r2, r3
 80071f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071f6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80071f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071fa:	2200      	movs	r2, #0
 80071fc:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80071fe:	f7fe fc1b 	bl	8005a38 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007202:	69fb      	ldr	r3, [r7, #28]
 8007204:	f003 0307 	and.w	r3, r3, #7
 8007208:	2b00      	cmp	r3, #0
 800720a:	d00a      	beq.n	8007222 <pvPortMalloc+0x16a>
	__asm volatile
 800720c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007210:	f383 8811 	msr	BASEPRI, r3
 8007214:	f3bf 8f6f 	isb	sy
 8007218:	f3bf 8f4f 	dsb	sy
 800721c:	60fb      	str	r3, [r7, #12]
}
 800721e:	bf00      	nop
 8007220:	e7fe      	b.n	8007220 <pvPortMalloc+0x168>
	return pvReturn;
 8007222:	69fb      	ldr	r3, [r7, #28]
}
 8007224:	4618      	mov	r0, r3
 8007226:	3728      	adds	r7, #40	; 0x28
 8007228:	46bd      	mov	sp, r7
 800722a:	bd80      	pop	{r7, pc}
 800722c:	20001cf8 	.word	0x20001cf8
 8007230:	20001d04 	.word	0x20001d04
 8007234:	20001cfc 	.word	0x20001cfc
 8007238:	20001cf0 	.word	0x20001cf0
 800723c:	20001d00 	.word	0x20001d00

08007240 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8007240:	b580      	push	{r7, lr}
 8007242:	b086      	sub	sp, #24
 8007244:	af00      	add	r7, sp, #0
 8007246:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	2b00      	cmp	r3, #0
 8007250:	d048      	beq.n	80072e4 <vPortFree+0xa4>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8007252:	2308      	movs	r3, #8
 8007254:	425b      	negs	r3, r3
 8007256:	697a      	ldr	r2, [r7, #20]
 8007258:	4413      	add	r3, r2
 800725a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800725c:	697b      	ldr	r3, [r7, #20]
 800725e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8007260:	693b      	ldr	r3, [r7, #16]
 8007262:	685a      	ldr	r2, [r3, #4]
 8007264:	4b21      	ldr	r3, [pc, #132]	; (80072ec <vPortFree+0xac>)
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	4013      	ands	r3, r2
 800726a:	2b00      	cmp	r3, #0
 800726c:	d10a      	bne.n	8007284 <vPortFree+0x44>
	__asm volatile
 800726e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007272:	f383 8811 	msr	BASEPRI, r3
 8007276:	f3bf 8f6f 	isb	sy
 800727a:	f3bf 8f4f 	dsb	sy
 800727e:	60fb      	str	r3, [r7, #12]
}
 8007280:	bf00      	nop
 8007282:	e7fe      	b.n	8007282 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8007284:	693b      	ldr	r3, [r7, #16]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	2b00      	cmp	r3, #0
 800728a:	d00a      	beq.n	80072a2 <vPortFree+0x62>
	__asm volatile
 800728c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007290:	f383 8811 	msr	BASEPRI, r3
 8007294:	f3bf 8f6f 	isb	sy
 8007298:	f3bf 8f4f 	dsb	sy
 800729c:	60bb      	str	r3, [r7, #8]
}
 800729e:	bf00      	nop
 80072a0:	e7fe      	b.n	80072a0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80072a2:	693b      	ldr	r3, [r7, #16]
 80072a4:	685a      	ldr	r2, [r3, #4]
 80072a6:	4b11      	ldr	r3, [pc, #68]	; (80072ec <vPortFree+0xac>)
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	4013      	ands	r3, r2
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	d019      	beq.n	80072e4 <vPortFree+0xa4>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80072b0:	693b      	ldr	r3, [r7, #16]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d115      	bne.n	80072e4 <vPortFree+0xa4>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80072b8:	693b      	ldr	r3, [r7, #16]
 80072ba:	685a      	ldr	r2, [r3, #4]
 80072bc:	4b0b      	ldr	r3, [pc, #44]	; (80072ec <vPortFree+0xac>)
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	43db      	mvns	r3, r3
 80072c2:	401a      	ands	r2, r3
 80072c4:	693b      	ldr	r3, [r7, #16]
 80072c6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80072c8:	f7fe fba8 	bl	8005a1c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80072cc:	693b      	ldr	r3, [r7, #16]
 80072ce:	685a      	ldr	r2, [r3, #4]
 80072d0:	4b07      	ldr	r3, [pc, #28]	; (80072f0 <vPortFree+0xb0>)
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	4413      	add	r3, r2
 80072d6:	4a06      	ldr	r2, [pc, #24]	; (80072f0 <vPortFree+0xb0>)
 80072d8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80072da:	6938      	ldr	r0, [r7, #16]
 80072dc:	f000 f86c 	bl	80073b8 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 80072e0:	f7fe fbaa 	bl	8005a38 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80072e4:	bf00      	nop
 80072e6:	3718      	adds	r7, #24
 80072e8:	46bd      	mov	sp, r7
 80072ea:	bd80      	pop	{r7, pc}
 80072ec:	20001d04 	.word	0x20001d04
 80072f0:	20001cfc 	.word	0x20001cfc

080072f4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80072f4:	b480      	push	{r7}
 80072f6:	b085      	sub	sp, #20
 80072f8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80072fa:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80072fe:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8007300:	4b27      	ldr	r3, [pc, #156]	; (80073a0 <prvHeapInit+0xac>)
 8007302:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007304:	68fb      	ldr	r3, [r7, #12]
 8007306:	f003 0307 	and.w	r3, r3, #7
 800730a:	2b00      	cmp	r3, #0
 800730c:	d00c      	beq.n	8007328 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800730e:	68fb      	ldr	r3, [r7, #12]
 8007310:	3307      	adds	r3, #7
 8007312:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	f023 0307 	bic.w	r3, r3, #7
 800731a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800731c:	68ba      	ldr	r2, [r7, #8]
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	1ad3      	subs	r3, r2, r3
 8007322:	4a1f      	ldr	r2, [pc, #124]	; (80073a0 <prvHeapInit+0xac>)
 8007324:	4413      	add	r3, r2
 8007326:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800732c:	4a1d      	ldr	r2, [pc, #116]	; (80073a4 <prvHeapInit+0xb0>)
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8007332:	4b1c      	ldr	r3, [pc, #112]	; (80073a4 <prvHeapInit+0xb0>)
 8007334:	2200      	movs	r2, #0
 8007336:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	68ba      	ldr	r2, [r7, #8]
 800733c:	4413      	add	r3, r2
 800733e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8007340:	2208      	movs	r2, #8
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	1a9b      	subs	r3, r3, r2
 8007346:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007348:	68fb      	ldr	r3, [r7, #12]
 800734a:	f023 0307 	bic.w	r3, r3, #7
 800734e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	4a15      	ldr	r2, [pc, #84]	; (80073a8 <prvHeapInit+0xb4>)
 8007354:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8007356:	4b14      	ldr	r3, [pc, #80]	; (80073a8 <prvHeapInit+0xb4>)
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	2200      	movs	r2, #0
 800735c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800735e:	4b12      	ldr	r3, [pc, #72]	; (80073a8 <prvHeapInit+0xb4>)
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	2200      	movs	r2, #0
 8007364:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800736a:	683b      	ldr	r3, [r7, #0]
 800736c:	68fa      	ldr	r2, [r7, #12]
 800736e:	1ad2      	subs	r2, r2, r3
 8007370:	683b      	ldr	r3, [r7, #0]
 8007372:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007374:	4b0c      	ldr	r3, [pc, #48]	; (80073a8 <prvHeapInit+0xb4>)
 8007376:	681a      	ldr	r2, [r3, #0]
 8007378:	683b      	ldr	r3, [r7, #0]
 800737a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800737c:	683b      	ldr	r3, [r7, #0]
 800737e:	685b      	ldr	r3, [r3, #4]
 8007380:	4a0a      	ldr	r2, [pc, #40]	; (80073ac <prvHeapInit+0xb8>)
 8007382:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007384:	683b      	ldr	r3, [r7, #0]
 8007386:	685b      	ldr	r3, [r3, #4]
 8007388:	4a09      	ldr	r2, [pc, #36]	; (80073b0 <prvHeapInit+0xbc>)
 800738a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800738c:	4b09      	ldr	r3, [pc, #36]	; (80073b4 <prvHeapInit+0xc0>)
 800738e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8007392:	601a      	str	r2, [r3, #0]
}
 8007394:	bf00      	nop
 8007396:	3714      	adds	r7, #20
 8007398:	46bd      	mov	sp, r7
 800739a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800739e:	4770      	bx	lr
 80073a0:	200010f0 	.word	0x200010f0
 80073a4:	20001cf0 	.word	0x20001cf0
 80073a8:	20001cf8 	.word	0x20001cf8
 80073ac:	20001d00 	.word	0x20001d00
 80073b0:	20001cfc 	.word	0x20001cfc
 80073b4:	20001d04 	.word	0x20001d04

080073b8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80073b8:	b480      	push	{r7}
 80073ba:	b085      	sub	sp, #20
 80073bc:	af00      	add	r7, sp, #0
 80073be:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80073c0:	4b28      	ldr	r3, [pc, #160]	; (8007464 <prvInsertBlockIntoFreeList+0xac>)
 80073c2:	60fb      	str	r3, [r7, #12]
 80073c4:	e002      	b.n	80073cc <prvInsertBlockIntoFreeList+0x14>
 80073c6:	68fb      	ldr	r3, [r7, #12]
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	60fb      	str	r3, [r7, #12]
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	687a      	ldr	r2, [r7, #4]
 80073d2:	429a      	cmp	r2, r3
 80073d4:	d8f7      	bhi.n	80073c6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80073da:	68fb      	ldr	r3, [r7, #12]
 80073dc:	685b      	ldr	r3, [r3, #4]
 80073de:	68ba      	ldr	r2, [r7, #8]
 80073e0:	4413      	add	r3, r2
 80073e2:	687a      	ldr	r2, [r7, #4]
 80073e4:	429a      	cmp	r2, r3
 80073e6:	d108      	bne.n	80073fa <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	685a      	ldr	r2, [r3, #4]
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	685b      	ldr	r3, [r3, #4]
 80073f0:	441a      	add	r2, r3
 80073f2:	68fb      	ldr	r3, [r7, #12]
 80073f4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	685b      	ldr	r3, [r3, #4]
 8007402:	68ba      	ldr	r2, [r7, #8]
 8007404:	441a      	add	r2, r3
 8007406:	68fb      	ldr	r3, [r7, #12]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	429a      	cmp	r2, r3
 800740c:	d118      	bne.n	8007440 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800740e:	68fb      	ldr	r3, [r7, #12]
 8007410:	681a      	ldr	r2, [r3, #0]
 8007412:	4b15      	ldr	r3, [pc, #84]	; (8007468 <prvInsertBlockIntoFreeList+0xb0>)
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	429a      	cmp	r2, r3
 8007418:	d00d      	beq.n	8007436 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	685a      	ldr	r2, [r3, #4]
 800741e:	68fb      	ldr	r3, [r7, #12]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	685b      	ldr	r3, [r3, #4]
 8007424:	441a      	add	r2, r3
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800742a:	68fb      	ldr	r3, [r7, #12]
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	681a      	ldr	r2, [r3, #0]
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	601a      	str	r2, [r3, #0]
 8007434:	e008      	b.n	8007448 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007436:	4b0c      	ldr	r3, [pc, #48]	; (8007468 <prvInsertBlockIntoFreeList+0xb0>)
 8007438:	681a      	ldr	r2, [r3, #0]
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	601a      	str	r2, [r3, #0]
 800743e:	e003      	b.n	8007448 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	681a      	ldr	r2, [r3, #0]
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007448:	68fa      	ldr	r2, [r7, #12]
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	429a      	cmp	r2, r3
 800744e:	d002      	beq.n	8007456 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	687a      	ldr	r2, [r7, #4]
 8007454:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007456:	bf00      	nop
 8007458:	3714      	adds	r7, #20
 800745a:	46bd      	mov	sp, r7
 800745c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007460:	4770      	bx	lr
 8007462:	bf00      	nop
 8007464:	20001cf0 	.word	0x20001cf0
 8007468:	20001cf8 	.word	0x20001cf8

0800746c <__errno>:
 800746c:	4b01      	ldr	r3, [pc, #4]	; (8007474 <__errno+0x8>)
 800746e:	6818      	ldr	r0, [r3, #0]
 8007470:	4770      	bx	lr
 8007472:	bf00      	nop
 8007474:	2000016c 	.word	0x2000016c

08007478 <std>:
 8007478:	2300      	movs	r3, #0
 800747a:	b510      	push	{r4, lr}
 800747c:	4604      	mov	r4, r0
 800747e:	e9c0 3300 	strd	r3, r3, [r0]
 8007482:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007486:	6083      	str	r3, [r0, #8]
 8007488:	8181      	strh	r1, [r0, #12]
 800748a:	6643      	str	r3, [r0, #100]	; 0x64
 800748c:	81c2      	strh	r2, [r0, #14]
 800748e:	6183      	str	r3, [r0, #24]
 8007490:	4619      	mov	r1, r3
 8007492:	2208      	movs	r2, #8
 8007494:	305c      	adds	r0, #92	; 0x5c
 8007496:	f000 f91a 	bl	80076ce <memset>
 800749a:	4b05      	ldr	r3, [pc, #20]	; (80074b0 <std+0x38>)
 800749c:	6263      	str	r3, [r4, #36]	; 0x24
 800749e:	4b05      	ldr	r3, [pc, #20]	; (80074b4 <std+0x3c>)
 80074a0:	62a3      	str	r3, [r4, #40]	; 0x28
 80074a2:	4b05      	ldr	r3, [pc, #20]	; (80074b8 <std+0x40>)
 80074a4:	62e3      	str	r3, [r4, #44]	; 0x2c
 80074a6:	4b05      	ldr	r3, [pc, #20]	; (80074bc <std+0x44>)
 80074a8:	6224      	str	r4, [r4, #32]
 80074aa:	6323      	str	r3, [r4, #48]	; 0x30
 80074ac:	bd10      	pop	{r4, pc}
 80074ae:	bf00      	nop
 80074b0:	08007965 	.word	0x08007965
 80074b4:	08007987 	.word	0x08007987
 80074b8:	080079bf 	.word	0x080079bf
 80074bc:	080079e3 	.word	0x080079e3

080074c0 <_cleanup_r>:
 80074c0:	4901      	ldr	r1, [pc, #4]	; (80074c8 <_cleanup_r+0x8>)
 80074c2:	f000 b8af 	b.w	8007624 <_fwalk_reent>
 80074c6:	bf00      	nop
 80074c8:	08007bad 	.word	0x08007bad

080074cc <__sfmoreglue>:
 80074cc:	b570      	push	{r4, r5, r6, lr}
 80074ce:	1e4a      	subs	r2, r1, #1
 80074d0:	2568      	movs	r5, #104	; 0x68
 80074d2:	4355      	muls	r5, r2
 80074d4:	460e      	mov	r6, r1
 80074d6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80074da:	f000 f901 	bl	80076e0 <_malloc_r>
 80074de:	4604      	mov	r4, r0
 80074e0:	b140      	cbz	r0, 80074f4 <__sfmoreglue+0x28>
 80074e2:	2100      	movs	r1, #0
 80074e4:	e9c0 1600 	strd	r1, r6, [r0]
 80074e8:	300c      	adds	r0, #12
 80074ea:	60a0      	str	r0, [r4, #8]
 80074ec:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80074f0:	f000 f8ed 	bl	80076ce <memset>
 80074f4:	4620      	mov	r0, r4
 80074f6:	bd70      	pop	{r4, r5, r6, pc}

080074f8 <__sfp_lock_acquire>:
 80074f8:	4801      	ldr	r0, [pc, #4]	; (8007500 <__sfp_lock_acquire+0x8>)
 80074fa:	f000 b8d8 	b.w	80076ae <__retarget_lock_acquire_recursive>
 80074fe:	bf00      	nop
 8007500:	200021c4 	.word	0x200021c4

08007504 <__sfp_lock_release>:
 8007504:	4801      	ldr	r0, [pc, #4]	; (800750c <__sfp_lock_release+0x8>)
 8007506:	f000 b8d3 	b.w	80076b0 <__retarget_lock_release_recursive>
 800750a:	bf00      	nop
 800750c:	200021c4 	.word	0x200021c4

08007510 <__sinit_lock_acquire>:
 8007510:	4801      	ldr	r0, [pc, #4]	; (8007518 <__sinit_lock_acquire+0x8>)
 8007512:	f000 b8cc 	b.w	80076ae <__retarget_lock_acquire_recursive>
 8007516:	bf00      	nop
 8007518:	200021bf 	.word	0x200021bf

0800751c <__sinit_lock_release>:
 800751c:	4801      	ldr	r0, [pc, #4]	; (8007524 <__sinit_lock_release+0x8>)
 800751e:	f000 b8c7 	b.w	80076b0 <__retarget_lock_release_recursive>
 8007522:	bf00      	nop
 8007524:	200021bf 	.word	0x200021bf

08007528 <__sinit>:
 8007528:	b510      	push	{r4, lr}
 800752a:	4604      	mov	r4, r0
 800752c:	f7ff fff0 	bl	8007510 <__sinit_lock_acquire>
 8007530:	69a3      	ldr	r3, [r4, #24]
 8007532:	b11b      	cbz	r3, 800753c <__sinit+0x14>
 8007534:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007538:	f7ff bff0 	b.w	800751c <__sinit_lock_release>
 800753c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8007540:	6523      	str	r3, [r4, #80]	; 0x50
 8007542:	4b13      	ldr	r3, [pc, #76]	; (8007590 <__sinit+0x68>)
 8007544:	4a13      	ldr	r2, [pc, #76]	; (8007594 <__sinit+0x6c>)
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	62a2      	str	r2, [r4, #40]	; 0x28
 800754a:	42a3      	cmp	r3, r4
 800754c:	bf04      	itt	eq
 800754e:	2301      	moveq	r3, #1
 8007550:	61a3      	streq	r3, [r4, #24]
 8007552:	4620      	mov	r0, r4
 8007554:	f000 f820 	bl	8007598 <__sfp>
 8007558:	6060      	str	r0, [r4, #4]
 800755a:	4620      	mov	r0, r4
 800755c:	f000 f81c 	bl	8007598 <__sfp>
 8007560:	60a0      	str	r0, [r4, #8]
 8007562:	4620      	mov	r0, r4
 8007564:	f000 f818 	bl	8007598 <__sfp>
 8007568:	2200      	movs	r2, #0
 800756a:	60e0      	str	r0, [r4, #12]
 800756c:	2104      	movs	r1, #4
 800756e:	6860      	ldr	r0, [r4, #4]
 8007570:	f7ff ff82 	bl	8007478 <std>
 8007574:	68a0      	ldr	r0, [r4, #8]
 8007576:	2201      	movs	r2, #1
 8007578:	2109      	movs	r1, #9
 800757a:	f7ff ff7d 	bl	8007478 <std>
 800757e:	68e0      	ldr	r0, [r4, #12]
 8007580:	2202      	movs	r2, #2
 8007582:	2112      	movs	r1, #18
 8007584:	f7ff ff78 	bl	8007478 <std>
 8007588:	2301      	movs	r3, #1
 800758a:	61a3      	str	r3, [r4, #24]
 800758c:	e7d2      	b.n	8007534 <__sinit+0xc>
 800758e:	bf00      	nop
 8007590:	0800880c 	.word	0x0800880c
 8007594:	080074c1 	.word	0x080074c1

08007598 <__sfp>:
 8007598:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800759a:	4607      	mov	r7, r0
 800759c:	f7ff ffac 	bl	80074f8 <__sfp_lock_acquire>
 80075a0:	4b1e      	ldr	r3, [pc, #120]	; (800761c <__sfp+0x84>)
 80075a2:	681e      	ldr	r6, [r3, #0]
 80075a4:	69b3      	ldr	r3, [r6, #24]
 80075a6:	b913      	cbnz	r3, 80075ae <__sfp+0x16>
 80075a8:	4630      	mov	r0, r6
 80075aa:	f7ff ffbd 	bl	8007528 <__sinit>
 80075ae:	3648      	adds	r6, #72	; 0x48
 80075b0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80075b4:	3b01      	subs	r3, #1
 80075b6:	d503      	bpl.n	80075c0 <__sfp+0x28>
 80075b8:	6833      	ldr	r3, [r6, #0]
 80075ba:	b30b      	cbz	r3, 8007600 <__sfp+0x68>
 80075bc:	6836      	ldr	r6, [r6, #0]
 80075be:	e7f7      	b.n	80075b0 <__sfp+0x18>
 80075c0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80075c4:	b9d5      	cbnz	r5, 80075fc <__sfp+0x64>
 80075c6:	4b16      	ldr	r3, [pc, #88]	; (8007620 <__sfp+0x88>)
 80075c8:	60e3      	str	r3, [r4, #12]
 80075ca:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80075ce:	6665      	str	r5, [r4, #100]	; 0x64
 80075d0:	f000 f86c 	bl	80076ac <__retarget_lock_init_recursive>
 80075d4:	f7ff ff96 	bl	8007504 <__sfp_lock_release>
 80075d8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80075dc:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80075e0:	6025      	str	r5, [r4, #0]
 80075e2:	61a5      	str	r5, [r4, #24]
 80075e4:	2208      	movs	r2, #8
 80075e6:	4629      	mov	r1, r5
 80075e8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80075ec:	f000 f86f 	bl	80076ce <memset>
 80075f0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80075f4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80075f8:	4620      	mov	r0, r4
 80075fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80075fc:	3468      	adds	r4, #104	; 0x68
 80075fe:	e7d9      	b.n	80075b4 <__sfp+0x1c>
 8007600:	2104      	movs	r1, #4
 8007602:	4638      	mov	r0, r7
 8007604:	f7ff ff62 	bl	80074cc <__sfmoreglue>
 8007608:	4604      	mov	r4, r0
 800760a:	6030      	str	r0, [r6, #0]
 800760c:	2800      	cmp	r0, #0
 800760e:	d1d5      	bne.n	80075bc <__sfp+0x24>
 8007610:	f7ff ff78 	bl	8007504 <__sfp_lock_release>
 8007614:	230c      	movs	r3, #12
 8007616:	603b      	str	r3, [r7, #0]
 8007618:	e7ee      	b.n	80075f8 <__sfp+0x60>
 800761a:	bf00      	nop
 800761c:	0800880c 	.word	0x0800880c
 8007620:	ffff0001 	.word	0xffff0001

08007624 <_fwalk_reent>:
 8007624:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007628:	4606      	mov	r6, r0
 800762a:	4688      	mov	r8, r1
 800762c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8007630:	2700      	movs	r7, #0
 8007632:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007636:	f1b9 0901 	subs.w	r9, r9, #1
 800763a:	d505      	bpl.n	8007648 <_fwalk_reent+0x24>
 800763c:	6824      	ldr	r4, [r4, #0]
 800763e:	2c00      	cmp	r4, #0
 8007640:	d1f7      	bne.n	8007632 <_fwalk_reent+0xe>
 8007642:	4638      	mov	r0, r7
 8007644:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007648:	89ab      	ldrh	r3, [r5, #12]
 800764a:	2b01      	cmp	r3, #1
 800764c:	d907      	bls.n	800765e <_fwalk_reent+0x3a>
 800764e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007652:	3301      	adds	r3, #1
 8007654:	d003      	beq.n	800765e <_fwalk_reent+0x3a>
 8007656:	4629      	mov	r1, r5
 8007658:	4630      	mov	r0, r6
 800765a:	47c0      	blx	r8
 800765c:	4307      	orrs	r7, r0
 800765e:	3568      	adds	r5, #104	; 0x68
 8007660:	e7e9      	b.n	8007636 <_fwalk_reent+0x12>
	...

08007664 <__libc_init_array>:
 8007664:	b570      	push	{r4, r5, r6, lr}
 8007666:	4d0d      	ldr	r5, [pc, #52]	; (800769c <__libc_init_array+0x38>)
 8007668:	4c0d      	ldr	r4, [pc, #52]	; (80076a0 <__libc_init_array+0x3c>)
 800766a:	1b64      	subs	r4, r4, r5
 800766c:	10a4      	asrs	r4, r4, #2
 800766e:	2600      	movs	r6, #0
 8007670:	42a6      	cmp	r6, r4
 8007672:	d109      	bne.n	8007688 <__libc_init_array+0x24>
 8007674:	4d0b      	ldr	r5, [pc, #44]	; (80076a4 <__libc_init_array+0x40>)
 8007676:	4c0c      	ldr	r4, [pc, #48]	; (80076a8 <__libc_init_array+0x44>)
 8007678:	f001 f808 	bl	800868c <_init>
 800767c:	1b64      	subs	r4, r4, r5
 800767e:	10a4      	asrs	r4, r4, #2
 8007680:	2600      	movs	r6, #0
 8007682:	42a6      	cmp	r6, r4
 8007684:	d105      	bne.n	8007692 <__libc_init_array+0x2e>
 8007686:	bd70      	pop	{r4, r5, r6, pc}
 8007688:	f855 3b04 	ldr.w	r3, [r5], #4
 800768c:	4798      	blx	r3
 800768e:	3601      	adds	r6, #1
 8007690:	e7ee      	b.n	8007670 <__libc_init_array+0xc>
 8007692:	f855 3b04 	ldr.w	r3, [r5], #4
 8007696:	4798      	blx	r3
 8007698:	3601      	adds	r6, #1
 800769a:	e7f2      	b.n	8007682 <__libc_init_array+0x1e>
 800769c:	080088f8 	.word	0x080088f8
 80076a0:	080088f8 	.word	0x080088f8
 80076a4:	080088f8 	.word	0x080088f8
 80076a8:	080088fc 	.word	0x080088fc

080076ac <__retarget_lock_init_recursive>:
 80076ac:	4770      	bx	lr

080076ae <__retarget_lock_acquire_recursive>:
 80076ae:	4770      	bx	lr

080076b0 <__retarget_lock_release_recursive>:
 80076b0:	4770      	bx	lr

080076b2 <memcpy>:
 80076b2:	440a      	add	r2, r1
 80076b4:	4291      	cmp	r1, r2
 80076b6:	f100 33ff 	add.w	r3, r0, #4294967295
 80076ba:	d100      	bne.n	80076be <memcpy+0xc>
 80076bc:	4770      	bx	lr
 80076be:	b510      	push	{r4, lr}
 80076c0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80076c4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80076c8:	4291      	cmp	r1, r2
 80076ca:	d1f9      	bne.n	80076c0 <memcpy+0xe>
 80076cc:	bd10      	pop	{r4, pc}

080076ce <memset>:
 80076ce:	4402      	add	r2, r0
 80076d0:	4603      	mov	r3, r0
 80076d2:	4293      	cmp	r3, r2
 80076d4:	d100      	bne.n	80076d8 <memset+0xa>
 80076d6:	4770      	bx	lr
 80076d8:	f803 1b01 	strb.w	r1, [r3], #1
 80076dc:	e7f9      	b.n	80076d2 <memset+0x4>
	...

080076e0 <_malloc_r>:
 80076e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80076e2:	1ccd      	adds	r5, r1, #3
 80076e4:	f025 0503 	bic.w	r5, r5, #3
 80076e8:	3508      	adds	r5, #8
 80076ea:	2d0c      	cmp	r5, #12
 80076ec:	bf38      	it	cc
 80076ee:	250c      	movcc	r5, #12
 80076f0:	2d00      	cmp	r5, #0
 80076f2:	4606      	mov	r6, r0
 80076f4:	db01      	blt.n	80076fa <_malloc_r+0x1a>
 80076f6:	42a9      	cmp	r1, r5
 80076f8:	d903      	bls.n	8007702 <_malloc_r+0x22>
 80076fa:	230c      	movs	r3, #12
 80076fc:	6033      	str	r3, [r6, #0]
 80076fe:	2000      	movs	r0, #0
 8007700:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007702:	f000 facd 	bl	8007ca0 <__malloc_lock>
 8007706:	4921      	ldr	r1, [pc, #132]	; (800778c <_malloc_r+0xac>)
 8007708:	680a      	ldr	r2, [r1, #0]
 800770a:	4614      	mov	r4, r2
 800770c:	b99c      	cbnz	r4, 8007736 <_malloc_r+0x56>
 800770e:	4f20      	ldr	r7, [pc, #128]	; (8007790 <_malloc_r+0xb0>)
 8007710:	683b      	ldr	r3, [r7, #0]
 8007712:	b923      	cbnz	r3, 800771e <_malloc_r+0x3e>
 8007714:	4621      	mov	r1, r4
 8007716:	4630      	mov	r0, r6
 8007718:	f000 f914 	bl	8007944 <_sbrk_r>
 800771c:	6038      	str	r0, [r7, #0]
 800771e:	4629      	mov	r1, r5
 8007720:	4630      	mov	r0, r6
 8007722:	f000 f90f 	bl	8007944 <_sbrk_r>
 8007726:	1c43      	adds	r3, r0, #1
 8007728:	d123      	bne.n	8007772 <_malloc_r+0x92>
 800772a:	230c      	movs	r3, #12
 800772c:	6033      	str	r3, [r6, #0]
 800772e:	4630      	mov	r0, r6
 8007730:	f000 fabc 	bl	8007cac <__malloc_unlock>
 8007734:	e7e3      	b.n	80076fe <_malloc_r+0x1e>
 8007736:	6823      	ldr	r3, [r4, #0]
 8007738:	1b5b      	subs	r3, r3, r5
 800773a:	d417      	bmi.n	800776c <_malloc_r+0x8c>
 800773c:	2b0b      	cmp	r3, #11
 800773e:	d903      	bls.n	8007748 <_malloc_r+0x68>
 8007740:	6023      	str	r3, [r4, #0]
 8007742:	441c      	add	r4, r3
 8007744:	6025      	str	r5, [r4, #0]
 8007746:	e004      	b.n	8007752 <_malloc_r+0x72>
 8007748:	6863      	ldr	r3, [r4, #4]
 800774a:	42a2      	cmp	r2, r4
 800774c:	bf0c      	ite	eq
 800774e:	600b      	streq	r3, [r1, #0]
 8007750:	6053      	strne	r3, [r2, #4]
 8007752:	4630      	mov	r0, r6
 8007754:	f000 faaa 	bl	8007cac <__malloc_unlock>
 8007758:	f104 000b 	add.w	r0, r4, #11
 800775c:	1d23      	adds	r3, r4, #4
 800775e:	f020 0007 	bic.w	r0, r0, #7
 8007762:	1ac2      	subs	r2, r0, r3
 8007764:	d0cc      	beq.n	8007700 <_malloc_r+0x20>
 8007766:	1a1b      	subs	r3, r3, r0
 8007768:	50a3      	str	r3, [r4, r2]
 800776a:	e7c9      	b.n	8007700 <_malloc_r+0x20>
 800776c:	4622      	mov	r2, r4
 800776e:	6864      	ldr	r4, [r4, #4]
 8007770:	e7cc      	b.n	800770c <_malloc_r+0x2c>
 8007772:	1cc4      	adds	r4, r0, #3
 8007774:	f024 0403 	bic.w	r4, r4, #3
 8007778:	42a0      	cmp	r0, r4
 800777a:	d0e3      	beq.n	8007744 <_malloc_r+0x64>
 800777c:	1a21      	subs	r1, r4, r0
 800777e:	4630      	mov	r0, r6
 8007780:	f000 f8e0 	bl	8007944 <_sbrk_r>
 8007784:	3001      	adds	r0, #1
 8007786:	d1dd      	bne.n	8007744 <_malloc_r+0x64>
 8007788:	e7cf      	b.n	800772a <_malloc_r+0x4a>
 800778a:	bf00      	nop
 800778c:	20001d08 	.word	0x20001d08
 8007790:	20001d0c 	.word	0x20001d0c

08007794 <srand>:
 8007794:	b538      	push	{r3, r4, r5, lr}
 8007796:	4b10      	ldr	r3, [pc, #64]	; (80077d8 <srand+0x44>)
 8007798:	681d      	ldr	r5, [r3, #0]
 800779a:	6bab      	ldr	r3, [r5, #56]	; 0x38
 800779c:	4604      	mov	r4, r0
 800779e:	b9b3      	cbnz	r3, 80077ce <srand+0x3a>
 80077a0:	2018      	movs	r0, #24
 80077a2:	f000 fa75 	bl	8007c90 <malloc>
 80077a6:	4602      	mov	r2, r0
 80077a8:	63a8      	str	r0, [r5, #56]	; 0x38
 80077aa:	b920      	cbnz	r0, 80077b6 <srand+0x22>
 80077ac:	4b0b      	ldr	r3, [pc, #44]	; (80077dc <srand+0x48>)
 80077ae:	480c      	ldr	r0, [pc, #48]	; (80077e0 <srand+0x4c>)
 80077b0:	2142      	movs	r1, #66	; 0x42
 80077b2:	f000 f947 	bl	8007a44 <__assert_func>
 80077b6:	490b      	ldr	r1, [pc, #44]	; (80077e4 <srand+0x50>)
 80077b8:	4b0b      	ldr	r3, [pc, #44]	; (80077e8 <srand+0x54>)
 80077ba:	e9c0 1300 	strd	r1, r3, [r0]
 80077be:	4b0b      	ldr	r3, [pc, #44]	; (80077ec <srand+0x58>)
 80077c0:	6083      	str	r3, [r0, #8]
 80077c2:	230b      	movs	r3, #11
 80077c4:	8183      	strh	r3, [r0, #12]
 80077c6:	2100      	movs	r1, #0
 80077c8:	2001      	movs	r0, #1
 80077ca:	e9c2 0104 	strd	r0, r1, [r2, #16]
 80077ce:	6bab      	ldr	r3, [r5, #56]	; 0x38
 80077d0:	2200      	movs	r2, #0
 80077d2:	611c      	str	r4, [r3, #16]
 80077d4:	615a      	str	r2, [r3, #20]
 80077d6:	bd38      	pop	{r3, r4, r5, pc}
 80077d8:	2000016c 	.word	0x2000016c
 80077dc:	08008810 	.word	0x08008810
 80077e0:	08008827 	.word	0x08008827
 80077e4:	abcd330e 	.word	0xabcd330e
 80077e8:	e66d1234 	.word	0xe66d1234
 80077ec:	0005deec 	.word	0x0005deec

080077f0 <rand>:
 80077f0:	4b17      	ldr	r3, [pc, #92]	; (8007850 <rand+0x60>)
 80077f2:	b510      	push	{r4, lr}
 80077f4:	681c      	ldr	r4, [r3, #0]
 80077f6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80077f8:	b9b3      	cbnz	r3, 8007828 <rand+0x38>
 80077fa:	2018      	movs	r0, #24
 80077fc:	f000 fa48 	bl	8007c90 <malloc>
 8007800:	63a0      	str	r0, [r4, #56]	; 0x38
 8007802:	b928      	cbnz	r0, 8007810 <rand+0x20>
 8007804:	4602      	mov	r2, r0
 8007806:	4b13      	ldr	r3, [pc, #76]	; (8007854 <rand+0x64>)
 8007808:	4813      	ldr	r0, [pc, #76]	; (8007858 <rand+0x68>)
 800780a:	214e      	movs	r1, #78	; 0x4e
 800780c:	f000 f91a 	bl	8007a44 <__assert_func>
 8007810:	4a12      	ldr	r2, [pc, #72]	; (800785c <rand+0x6c>)
 8007812:	4b13      	ldr	r3, [pc, #76]	; (8007860 <rand+0x70>)
 8007814:	e9c0 2300 	strd	r2, r3, [r0]
 8007818:	4b12      	ldr	r3, [pc, #72]	; (8007864 <rand+0x74>)
 800781a:	6083      	str	r3, [r0, #8]
 800781c:	230b      	movs	r3, #11
 800781e:	8183      	strh	r3, [r0, #12]
 8007820:	2201      	movs	r2, #1
 8007822:	2300      	movs	r3, #0
 8007824:	e9c0 2304 	strd	r2, r3, [r0, #16]
 8007828:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800782a:	480f      	ldr	r0, [pc, #60]	; (8007868 <rand+0x78>)
 800782c:	690a      	ldr	r2, [r1, #16]
 800782e:	694b      	ldr	r3, [r1, #20]
 8007830:	4c0e      	ldr	r4, [pc, #56]	; (800786c <rand+0x7c>)
 8007832:	4350      	muls	r0, r2
 8007834:	fb04 0003 	mla	r0, r4, r3, r0
 8007838:	fba2 3404 	umull	r3, r4, r2, r4
 800783c:	1c5a      	adds	r2, r3, #1
 800783e:	4404      	add	r4, r0
 8007840:	f144 0000 	adc.w	r0, r4, #0
 8007844:	e9c1 2004 	strd	r2, r0, [r1, #16]
 8007848:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 800784c:	bd10      	pop	{r4, pc}
 800784e:	bf00      	nop
 8007850:	2000016c 	.word	0x2000016c
 8007854:	08008810 	.word	0x08008810
 8007858:	08008827 	.word	0x08008827
 800785c:	abcd330e 	.word	0xabcd330e
 8007860:	e66d1234 	.word	0xe66d1234
 8007864:	0005deec 	.word	0x0005deec
 8007868:	5851f42d 	.word	0x5851f42d
 800786c:	4c957f2d 	.word	0x4c957f2d

08007870 <cleanup_glue>:
 8007870:	b538      	push	{r3, r4, r5, lr}
 8007872:	460c      	mov	r4, r1
 8007874:	6809      	ldr	r1, [r1, #0]
 8007876:	4605      	mov	r5, r0
 8007878:	b109      	cbz	r1, 800787e <cleanup_glue+0xe>
 800787a:	f7ff fff9 	bl	8007870 <cleanup_glue>
 800787e:	4621      	mov	r1, r4
 8007880:	4628      	mov	r0, r5
 8007882:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007886:	f000 ba17 	b.w	8007cb8 <_free_r>
	...

0800788c <_reclaim_reent>:
 800788c:	4b2c      	ldr	r3, [pc, #176]	; (8007940 <_reclaim_reent+0xb4>)
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	4283      	cmp	r3, r0
 8007892:	b570      	push	{r4, r5, r6, lr}
 8007894:	4604      	mov	r4, r0
 8007896:	d051      	beq.n	800793c <_reclaim_reent+0xb0>
 8007898:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800789a:	b143      	cbz	r3, 80078ae <_reclaim_reent+0x22>
 800789c:	68db      	ldr	r3, [r3, #12]
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d14a      	bne.n	8007938 <_reclaim_reent+0xac>
 80078a2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80078a4:	6819      	ldr	r1, [r3, #0]
 80078a6:	b111      	cbz	r1, 80078ae <_reclaim_reent+0x22>
 80078a8:	4620      	mov	r0, r4
 80078aa:	f000 fa05 	bl	8007cb8 <_free_r>
 80078ae:	6961      	ldr	r1, [r4, #20]
 80078b0:	b111      	cbz	r1, 80078b8 <_reclaim_reent+0x2c>
 80078b2:	4620      	mov	r0, r4
 80078b4:	f000 fa00 	bl	8007cb8 <_free_r>
 80078b8:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80078ba:	b111      	cbz	r1, 80078c2 <_reclaim_reent+0x36>
 80078bc:	4620      	mov	r0, r4
 80078be:	f000 f9fb 	bl	8007cb8 <_free_r>
 80078c2:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80078c4:	b111      	cbz	r1, 80078cc <_reclaim_reent+0x40>
 80078c6:	4620      	mov	r0, r4
 80078c8:	f000 f9f6 	bl	8007cb8 <_free_r>
 80078cc:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 80078ce:	b111      	cbz	r1, 80078d6 <_reclaim_reent+0x4a>
 80078d0:	4620      	mov	r0, r4
 80078d2:	f000 f9f1 	bl	8007cb8 <_free_r>
 80078d6:	6c21      	ldr	r1, [r4, #64]	; 0x40
 80078d8:	b111      	cbz	r1, 80078e0 <_reclaim_reent+0x54>
 80078da:	4620      	mov	r0, r4
 80078dc:	f000 f9ec 	bl	8007cb8 <_free_r>
 80078e0:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 80078e2:	b111      	cbz	r1, 80078ea <_reclaim_reent+0x5e>
 80078e4:	4620      	mov	r0, r4
 80078e6:	f000 f9e7 	bl	8007cb8 <_free_r>
 80078ea:	6da1      	ldr	r1, [r4, #88]	; 0x58
 80078ec:	b111      	cbz	r1, 80078f4 <_reclaim_reent+0x68>
 80078ee:	4620      	mov	r0, r4
 80078f0:	f000 f9e2 	bl	8007cb8 <_free_r>
 80078f4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80078f6:	b111      	cbz	r1, 80078fe <_reclaim_reent+0x72>
 80078f8:	4620      	mov	r0, r4
 80078fa:	f000 f9dd 	bl	8007cb8 <_free_r>
 80078fe:	69a3      	ldr	r3, [r4, #24]
 8007900:	b1e3      	cbz	r3, 800793c <_reclaim_reent+0xb0>
 8007902:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8007904:	4620      	mov	r0, r4
 8007906:	4798      	blx	r3
 8007908:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800790a:	b1b9      	cbz	r1, 800793c <_reclaim_reent+0xb0>
 800790c:	4620      	mov	r0, r4
 800790e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8007912:	f7ff bfad 	b.w	8007870 <cleanup_glue>
 8007916:	5949      	ldr	r1, [r1, r5]
 8007918:	b941      	cbnz	r1, 800792c <_reclaim_reent+0xa0>
 800791a:	3504      	adds	r5, #4
 800791c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800791e:	2d80      	cmp	r5, #128	; 0x80
 8007920:	68d9      	ldr	r1, [r3, #12]
 8007922:	d1f8      	bne.n	8007916 <_reclaim_reent+0x8a>
 8007924:	4620      	mov	r0, r4
 8007926:	f000 f9c7 	bl	8007cb8 <_free_r>
 800792a:	e7ba      	b.n	80078a2 <_reclaim_reent+0x16>
 800792c:	680e      	ldr	r6, [r1, #0]
 800792e:	4620      	mov	r0, r4
 8007930:	f000 f9c2 	bl	8007cb8 <_free_r>
 8007934:	4631      	mov	r1, r6
 8007936:	e7ef      	b.n	8007918 <_reclaim_reent+0x8c>
 8007938:	2500      	movs	r5, #0
 800793a:	e7ef      	b.n	800791c <_reclaim_reent+0x90>
 800793c:	bd70      	pop	{r4, r5, r6, pc}
 800793e:	bf00      	nop
 8007940:	2000016c 	.word	0x2000016c

08007944 <_sbrk_r>:
 8007944:	b538      	push	{r3, r4, r5, lr}
 8007946:	4d06      	ldr	r5, [pc, #24]	; (8007960 <_sbrk_r+0x1c>)
 8007948:	2300      	movs	r3, #0
 800794a:	4604      	mov	r4, r0
 800794c:	4608      	mov	r0, r1
 800794e:	602b      	str	r3, [r5, #0]
 8007950:	f7f9 ffda 	bl	8001908 <_sbrk>
 8007954:	1c43      	adds	r3, r0, #1
 8007956:	d102      	bne.n	800795e <_sbrk_r+0x1a>
 8007958:	682b      	ldr	r3, [r5, #0]
 800795a:	b103      	cbz	r3, 800795e <_sbrk_r+0x1a>
 800795c:	6023      	str	r3, [r4, #0]
 800795e:	bd38      	pop	{r3, r4, r5, pc}
 8007960:	200021c8 	.word	0x200021c8

08007964 <__sread>:
 8007964:	b510      	push	{r4, lr}
 8007966:	460c      	mov	r4, r1
 8007968:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800796c:	f000 fce2 	bl	8008334 <_read_r>
 8007970:	2800      	cmp	r0, #0
 8007972:	bfab      	itete	ge
 8007974:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007976:	89a3      	ldrhlt	r3, [r4, #12]
 8007978:	181b      	addge	r3, r3, r0
 800797a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800797e:	bfac      	ite	ge
 8007980:	6563      	strge	r3, [r4, #84]	; 0x54
 8007982:	81a3      	strhlt	r3, [r4, #12]
 8007984:	bd10      	pop	{r4, pc}

08007986 <__swrite>:
 8007986:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800798a:	461f      	mov	r7, r3
 800798c:	898b      	ldrh	r3, [r1, #12]
 800798e:	05db      	lsls	r3, r3, #23
 8007990:	4605      	mov	r5, r0
 8007992:	460c      	mov	r4, r1
 8007994:	4616      	mov	r6, r2
 8007996:	d505      	bpl.n	80079a4 <__swrite+0x1e>
 8007998:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800799c:	2302      	movs	r3, #2
 800799e:	2200      	movs	r2, #0
 80079a0:	f000 f964 	bl	8007c6c <_lseek_r>
 80079a4:	89a3      	ldrh	r3, [r4, #12]
 80079a6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80079aa:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80079ae:	81a3      	strh	r3, [r4, #12]
 80079b0:	4632      	mov	r2, r6
 80079b2:	463b      	mov	r3, r7
 80079b4:	4628      	mov	r0, r5
 80079b6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80079ba:	f000 b831 	b.w	8007a20 <_write_r>

080079be <__sseek>:
 80079be:	b510      	push	{r4, lr}
 80079c0:	460c      	mov	r4, r1
 80079c2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80079c6:	f000 f951 	bl	8007c6c <_lseek_r>
 80079ca:	1c43      	adds	r3, r0, #1
 80079cc:	89a3      	ldrh	r3, [r4, #12]
 80079ce:	bf15      	itete	ne
 80079d0:	6560      	strne	r0, [r4, #84]	; 0x54
 80079d2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80079d6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80079da:	81a3      	strheq	r3, [r4, #12]
 80079dc:	bf18      	it	ne
 80079de:	81a3      	strhne	r3, [r4, #12]
 80079e0:	bd10      	pop	{r4, pc}

080079e2 <__sclose>:
 80079e2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80079e6:	f000 b84b 	b.w	8007a80 <_close_r>
	...

080079ec <time>:
 80079ec:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80079ee:	4b0b      	ldr	r3, [pc, #44]	; (8007a1c <time+0x30>)
 80079f0:	2200      	movs	r2, #0
 80079f2:	4669      	mov	r1, sp
 80079f4:	4604      	mov	r4, r0
 80079f6:	6818      	ldr	r0, [r3, #0]
 80079f8:	f000 f926 	bl	8007c48 <_gettimeofday_r>
 80079fc:	2800      	cmp	r0, #0
 80079fe:	bfbe      	ittt	lt
 8007a00:	f04f 32ff 	movlt.w	r2, #4294967295
 8007a04:	f04f 33ff 	movlt.w	r3, #4294967295
 8007a08:	e9cd 2300 	strdlt	r2, r3, [sp]
 8007a0c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007a10:	b10c      	cbz	r4, 8007a16 <time+0x2a>
 8007a12:	e9c4 0100 	strd	r0, r1, [r4]
 8007a16:	b004      	add	sp, #16
 8007a18:	bd10      	pop	{r4, pc}
 8007a1a:	bf00      	nop
 8007a1c:	2000016c 	.word	0x2000016c

08007a20 <_write_r>:
 8007a20:	b538      	push	{r3, r4, r5, lr}
 8007a22:	4d07      	ldr	r5, [pc, #28]	; (8007a40 <_write_r+0x20>)
 8007a24:	4604      	mov	r4, r0
 8007a26:	4608      	mov	r0, r1
 8007a28:	4611      	mov	r1, r2
 8007a2a:	2200      	movs	r2, #0
 8007a2c:	602a      	str	r2, [r5, #0]
 8007a2e:	461a      	mov	r2, r3
 8007a30:	f7f9 ff19 	bl	8001866 <_write>
 8007a34:	1c43      	adds	r3, r0, #1
 8007a36:	d102      	bne.n	8007a3e <_write_r+0x1e>
 8007a38:	682b      	ldr	r3, [r5, #0]
 8007a3a:	b103      	cbz	r3, 8007a3e <_write_r+0x1e>
 8007a3c:	6023      	str	r3, [r4, #0]
 8007a3e:	bd38      	pop	{r3, r4, r5, pc}
 8007a40:	200021c8 	.word	0x200021c8

08007a44 <__assert_func>:
 8007a44:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007a46:	4614      	mov	r4, r2
 8007a48:	461a      	mov	r2, r3
 8007a4a:	4b09      	ldr	r3, [pc, #36]	; (8007a70 <__assert_func+0x2c>)
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	4605      	mov	r5, r0
 8007a50:	68d8      	ldr	r0, [r3, #12]
 8007a52:	b14c      	cbz	r4, 8007a68 <__assert_func+0x24>
 8007a54:	4b07      	ldr	r3, [pc, #28]	; (8007a74 <__assert_func+0x30>)
 8007a56:	9100      	str	r1, [sp, #0]
 8007a58:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007a5c:	4906      	ldr	r1, [pc, #24]	; (8007a78 <__assert_func+0x34>)
 8007a5e:	462b      	mov	r3, r5
 8007a60:	f000 f8e0 	bl	8007c24 <fiprintf>
 8007a64:	f000 fd38 	bl	80084d8 <abort>
 8007a68:	4b04      	ldr	r3, [pc, #16]	; (8007a7c <__assert_func+0x38>)
 8007a6a:	461c      	mov	r4, r3
 8007a6c:	e7f3      	b.n	8007a56 <__assert_func+0x12>
 8007a6e:	bf00      	nop
 8007a70:	2000016c 	.word	0x2000016c
 8007a74:	08008886 	.word	0x08008886
 8007a78:	08008893 	.word	0x08008893
 8007a7c:	080088c1 	.word	0x080088c1

08007a80 <_close_r>:
 8007a80:	b538      	push	{r3, r4, r5, lr}
 8007a82:	4d06      	ldr	r5, [pc, #24]	; (8007a9c <_close_r+0x1c>)
 8007a84:	2300      	movs	r3, #0
 8007a86:	4604      	mov	r4, r0
 8007a88:	4608      	mov	r0, r1
 8007a8a:	602b      	str	r3, [r5, #0]
 8007a8c:	f7f9 ff07 	bl	800189e <_close>
 8007a90:	1c43      	adds	r3, r0, #1
 8007a92:	d102      	bne.n	8007a9a <_close_r+0x1a>
 8007a94:	682b      	ldr	r3, [r5, #0]
 8007a96:	b103      	cbz	r3, 8007a9a <_close_r+0x1a>
 8007a98:	6023      	str	r3, [r4, #0]
 8007a9a:	bd38      	pop	{r3, r4, r5, pc}
 8007a9c:	200021c8 	.word	0x200021c8

08007aa0 <__sflush_r>:
 8007aa0:	898a      	ldrh	r2, [r1, #12]
 8007aa2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007aa6:	4605      	mov	r5, r0
 8007aa8:	0710      	lsls	r0, r2, #28
 8007aaa:	460c      	mov	r4, r1
 8007aac:	d458      	bmi.n	8007b60 <__sflush_r+0xc0>
 8007aae:	684b      	ldr	r3, [r1, #4]
 8007ab0:	2b00      	cmp	r3, #0
 8007ab2:	dc05      	bgt.n	8007ac0 <__sflush_r+0x20>
 8007ab4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007ab6:	2b00      	cmp	r3, #0
 8007ab8:	dc02      	bgt.n	8007ac0 <__sflush_r+0x20>
 8007aba:	2000      	movs	r0, #0
 8007abc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007ac0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007ac2:	2e00      	cmp	r6, #0
 8007ac4:	d0f9      	beq.n	8007aba <__sflush_r+0x1a>
 8007ac6:	2300      	movs	r3, #0
 8007ac8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007acc:	682f      	ldr	r7, [r5, #0]
 8007ace:	602b      	str	r3, [r5, #0]
 8007ad0:	d032      	beq.n	8007b38 <__sflush_r+0x98>
 8007ad2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007ad4:	89a3      	ldrh	r3, [r4, #12]
 8007ad6:	075a      	lsls	r2, r3, #29
 8007ad8:	d505      	bpl.n	8007ae6 <__sflush_r+0x46>
 8007ada:	6863      	ldr	r3, [r4, #4]
 8007adc:	1ac0      	subs	r0, r0, r3
 8007ade:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007ae0:	b10b      	cbz	r3, 8007ae6 <__sflush_r+0x46>
 8007ae2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007ae4:	1ac0      	subs	r0, r0, r3
 8007ae6:	2300      	movs	r3, #0
 8007ae8:	4602      	mov	r2, r0
 8007aea:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007aec:	6a21      	ldr	r1, [r4, #32]
 8007aee:	4628      	mov	r0, r5
 8007af0:	47b0      	blx	r6
 8007af2:	1c43      	adds	r3, r0, #1
 8007af4:	89a3      	ldrh	r3, [r4, #12]
 8007af6:	d106      	bne.n	8007b06 <__sflush_r+0x66>
 8007af8:	6829      	ldr	r1, [r5, #0]
 8007afa:	291d      	cmp	r1, #29
 8007afc:	d82c      	bhi.n	8007b58 <__sflush_r+0xb8>
 8007afe:	4a2a      	ldr	r2, [pc, #168]	; (8007ba8 <__sflush_r+0x108>)
 8007b00:	40ca      	lsrs	r2, r1
 8007b02:	07d6      	lsls	r6, r2, #31
 8007b04:	d528      	bpl.n	8007b58 <__sflush_r+0xb8>
 8007b06:	2200      	movs	r2, #0
 8007b08:	6062      	str	r2, [r4, #4]
 8007b0a:	04d9      	lsls	r1, r3, #19
 8007b0c:	6922      	ldr	r2, [r4, #16]
 8007b0e:	6022      	str	r2, [r4, #0]
 8007b10:	d504      	bpl.n	8007b1c <__sflush_r+0x7c>
 8007b12:	1c42      	adds	r2, r0, #1
 8007b14:	d101      	bne.n	8007b1a <__sflush_r+0x7a>
 8007b16:	682b      	ldr	r3, [r5, #0]
 8007b18:	b903      	cbnz	r3, 8007b1c <__sflush_r+0x7c>
 8007b1a:	6560      	str	r0, [r4, #84]	; 0x54
 8007b1c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007b1e:	602f      	str	r7, [r5, #0]
 8007b20:	2900      	cmp	r1, #0
 8007b22:	d0ca      	beq.n	8007aba <__sflush_r+0x1a>
 8007b24:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007b28:	4299      	cmp	r1, r3
 8007b2a:	d002      	beq.n	8007b32 <__sflush_r+0x92>
 8007b2c:	4628      	mov	r0, r5
 8007b2e:	f000 f8c3 	bl	8007cb8 <_free_r>
 8007b32:	2000      	movs	r0, #0
 8007b34:	6360      	str	r0, [r4, #52]	; 0x34
 8007b36:	e7c1      	b.n	8007abc <__sflush_r+0x1c>
 8007b38:	6a21      	ldr	r1, [r4, #32]
 8007b3a:	2301      	movs	r3, #1
 8007b3c:	4628      	mov	r0, r5
 8007b3e:	47b0      	blx	r6
 8007b40:	1c41      	adds	r1, r0, #1
 8007b42:	d1c7      	bne.n	8007ad4 <__sflush_r+0x34>
 8007b44:	682b      	ldr	r3, [r5, #0]
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	d0c4      	beq.n	8007ad4 <__sflush_r+0x34>
 8007b4a:	2b1d      	cmp	r3, #29
 8007b4c:	d001      	beq.n	8007b52 <__sflush_r+0xb2>
 8007b4e:	2b16      	cmp	r3, #22
 8007b50:	d101      	bne.n	8007b56 <__sflush_r+0xb6>
 8007b52:	602f      	str	r7, [r5, #0]
 8007b54:	e7b1      	b.n	8007aba <__sflush_r+0x1a>
 8007b56:	89a3      	ldrh	r3, [r4, #12]
 8007b58:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007b5c:	81a3      	strh	r3, [r4, #12]
 8007b5e:	e7ad      	b.n	8007abc <__sflush_r+0x1c>
 8007b60:	690f      	ldr	r7, [r1, #16]
 8007b62:	2f00      	cmp	r7, #0
 8007b64:	d0a9      	beq.n	8007aba <__sflush_r+0x1a>
 8007b66:	0793      	lsls	r3, r2, #30
 8007b68:	680e      	ldr	r6, [r1, #0]
 8007b6a:	bf08      	it	eq
 8007b6c:	694b      	ldreq	r3, [r1, #20]
 8007b6e:	600f      	str	r7, [r1, #0]
 8007b70:	bf18      	it	ne
 8007b72:	2300      	movne	r3, #0
 8007b74:	eba6 0807 	sub.w	r8, r6, r7
 8007b78:	608b      	str	r3, [r1, #8]
 8007b7a:	f1b8 0f00 	cmp.w	r8, #0
 8007b7e:	dd9c      	ble.n	8007aba <__sflush_r+0x1a>
 8007b80:	6a21      	ldr	r1, [r4, #32]
 8007b82:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007b84:	4643      	mov	r3, r8
 8007b86:	463a      	mov	r2, r7
 8007b88:	4628      	mov	r0, r5
 8007b8a:	47b0      	blx	r6
 8007b8c:	2800      	cmp	r0, #0
 8007b8e:	dc06      	bgt.n	8007b9e <__sflush_r+0xfe>
 8007b90:	89a3      	ldrh	r3, [r4, #12]
 8007b92:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007b96:	81a3      	strh	r3, [r4, #12]
 8007b98:	f04f 30ff 	mov.w	r0, #4294967295
 8007b9c:	e78e      	b.n	8007abc <__sflush_r+0x1c>
 8007b9e:	4407      	add	r7, r0
 8007ba0:	eba8 0800 	sub.w	r8, r8, r0
 8007ba4:	e7e9      	b.n	8007b7a <__sflush_r+0xda>
 8007ba6:	bf00      	nop
 8007ba8:	20400001 	.word	0x20400001

08007bac <_fflush_r>:
 8007bac:	b538      	push	{r3, r4, r5, lr}
 8007bae:	690b      	ldr	r3, [r1, #16]
 8007bb0:	4605      	mov	r5, r0
 8007bb2:	460c      	mov	r4, r1
 8007bb4:	b913      	cbnz	r3, 8007bbc <_fflush_r+0x10>
 8007bb6:	2500      	movs	r5, #0
 8007bb8:	4628      	mov	r0, r5
 8007bba:	bd38      	pop	{r3, r4, r5, pc}
 8007bbc:	b118      	cbz	r0, 8007bc6 <_fflush_r+0x1a>
 8007bbe:	6983      	ldr	r3, [r0, #24]
 8007bc0:	b90b      	cbnz	r3, 8007bc6 <_fflush_r+0x1a>
 8007bc2:	f7ff fcb1 	bl	8007528 <__sinit>
 8007bc6:	4b14      	ldr	r3, [pc, #80]	; (8007c18 <_fflush_r+0x6c>)
 8007bc8:	429c      	cmp	r4, r3
 8007bca:	d11b      	bne.n	8007c04 <_fflush_r+0x58>
 8007bcc:	686c      	ldr	r4, [r5, #4]
 8007bce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007bd2:	2b00      	cmp	r3, #0
 8007bd4:	d0ef      	beq.n	8007bb6 <_fflush_r+0xa>
 8007bd6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007bd8:	07d0      	lsls	r0, r2, #31
 8007bda:	d404      	bmi.n	8007be6 <_fflush_r+0x3a>
 8007bdc:	0599      	lsls	r1, r3, #22
 8007bde:	d402      	bmi.n	8007be6 <_fflush_r+0x3a>
 8007be0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007be2:	f7ff fd64 	bl	80076ae <__retarget_lock_acquire_recursive>
 8007be6:	4628      	mov	r0, r5
 8007be8:	4621      	mov	r1, r4
 8007bea:	f7ff ff59 	bl	8007aa0 <__sflush_r>
 8007bee:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007bf0:	07da      	lsls	r2, r3, #31
 8007bf2:	4605      	mov	r5, r0
 8007bf4:	d4e0      	bmi.n	8007bb8 <_fflush_r+0xc>
 8007bf6:	89a3      	ldrh	r3, [r4, #12]
 8007bf8:	059b      	lsls	r3, r3, #22
 8007bfa:	d4dd      	bmi.n	8007bb8 <_fflush_r+0xc>
 8007bfc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007bfe:	f7ff fd57 	bl	80076b0 <__retarget_lock_release_recursive>
 8007c02:	e7d9      	b.n	8007bb8 <_fflush_r+0xc>
 8007c04:	4b05      	ldr	r3, [pc, #20]	; (8007c1c <_fflush_r+0x70>)
 8007c06:	429c      	cmp	r4, r3
 8007c08:	d101      	bne.n	8007c0e <_fflush_r+0x62>
 8007c0a:	68ac      	ldr	r4, [r5, #8]
 8007c0c:	e7df      	b.n	8007bce <_fflush_r+0x22>
 8007c0e:	4b04      	ldr	r3, [pc, #16]	; (8007c20 <_fflush_r+0x74>)
 8007c10:	429c      	cmp	r4, r3
 8007c12:	bf08      	it	eq
 8007c14:	68ec      	ldreq	r4, [r5, #12]
 8007c16:	e7da      	b.n	8007bce <_fflush_r+0x22>
 8007c18:	080087cc 	.word	0x080087cc
 8007c1c:	080087ec 	.word	0x080087ec
 8007c20:	080087ac 	.word	0x080087ac

08007c24 <fiprintf>:
 8007c24:	b40e      	push	{r1, r2, r3}
 8007c26:	b503      	push	{r0, r1, lr}
 8007c28:	4601      	mov	r1, r0
 8007c2a:	ab03      	add	r3, sp, #12
 8007c2c:	4805      	ldr	r0, [pc, #20]	; (8007c44 <fiprintf+0x20>)
 8007c2e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007c32:	6800      	ldr	r0, [r0, #0]
 8007c34:	9301      	str	r3, [sp, #4]
 8007c36:	f000 f8b9 	bl	8007dac <_vfiprintf_r>
 8007c3a:	b002      	add	sp, #8
 8007c3c:	f85d eb04 	ldr.w	lr, [sp], #4
 8007c40:	b003      	add	sp, #12
 8007c42:	4770      	bx	lr
 8007c44:	2000016c 	.word	0x2000016c

08007c48 <_gettimeofday_r>:
 8007c48:	b538      	push	{r3, r4, r5, lr}
 8007c4a:	4d07      	ldr	r5, [pc, #28]	; (8007c68 <_gettimeofday_r+0x20>)
 8007c4c:	2300      	movs	r3, #0
 8007c4e:	4604      	mov	r4, r0
 8007c50:	4608      	mov	r0, r1
 8007c52:	4611      	mov	r1, r2
 8007c54:	602b      	str	r3, [r5, #0]
 8007c56:	f000 fd11 	bl	800867c <_gettimeofday>
 8007c5a:	1c43      	adds	r3, r0, #1
 8007c5c:	d102      	bne.n	8007c64 <_gettimeofday_r+0x1c>
 8007c5e:	682b      	ldr	r3, [r5, #0]
 8007c60:	b103      	cbz	r3, 8007c64 <_gettimeofday_r+0x1c>
 8007c62:	6023      	str	r3, [r4, #0]
 8007c64:	bd38      	pop	{r3, r4, r5, pc}
 8007c66:	bf00      	nop
 8007c68:	200021c8 	.word	0x200021c8

08007c6c <_lseek_r>:
 8007c6c:	b538      	push	{r3, r4, r5, lr}
 8007c6e:	4d07      	ldr	r5, [pc, #28]	; (8007c8c <_lseek_r+0x20>)
 8007c70:	4604      	mov	r4, r0
 8007c72:	4608      	mov	r0, r1
 8007c74:	4611      	mov	r1, r2
 8007c76:	2200      	movs	r2, #0
 8007c78:	602a      	str	r2, [r5, #0]
 8007c7a:	461a      	mov	r2, r3
 8007c7c:	f7f9 fe36 	bl	80018ec <_lseek>
 8007c80:	1c43      	adds	r3, r0, #1
 8007c82:	d102      	bne.n	8007c8a <_lseek_r+0x1e>
 8007c84:	682b      	ldr	r3, [r5, #0]
 8007c86:	b103      	cbz	r3, 8007c8a <_lseek_r+0x1e>
 8007c88:	6023      	str	r3, [r4, #0]
 8007c8a:	bd38      	pop	{r3, r4, r5, pc}
 8007c8c:	200021c8 	.word	0x200021c8

08007c90 <malloc>:
 8007c90:	4b02      	ldr	r3, [pc, #8]	; (8007c9c <malloc+0xc>)
 8007c92:	4601      	mov	r1, r0
 8007c94:	6818      	ldr	r0, [r3, #0]
 8007c96:	f7ff bd23 	b.w	80076e0 <_malloc_r>
 8007c9a:	bf00      	nop
 8007c9c:	2000016c 	.word	0x2000016c

08007ca0 <__malloc_lock>:
 8007ca0:	4801      	ldr	r0, [pc, #4]	; (8007ca8 <__malloc_lock+0x8>)
 8007ca2:	f7ff bd04 	b.w	80076ae <__retarget_lock_acquire_recursive>
 8007ca6:	bf00      	nop
 8007ca8:	200021c0 	.word	0x200021c0

08007cac <__malloc_unlock>:
 8007cac:	4801      	ldr	r0, [pc, #4]	; (8007cb4 <__malloc_unlock+0x8>)
 8007cae:	f7ff bcff 	b.w	80076b0 <__retarget_lock_release_recursive>
 8007cb2:	bf00      	nop
 8007cb4:	200021c0 	.word	0x200021c0

08007cb8 <_free_r>:
 8007cb8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007cba:	2900      	cmp	r1, #0
 8007cbc:	d048      	beq.n	8007d50 <_free_r+0x98>
 8007cbe:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007cc2:	9001      	str	r0, [sp, #4]
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	f1a1 0404 	sub.w	r4, r1, #4
 8007cca:	bfb8      	it	lt
 8007ccc:	18e4      	addlt	r4, r4, r3
 8007cce:	f7ff ffe7 	bl	8007ca0 <__malloc_lock>
 8007cd2:	4a20      	ldr	r2, [pc, #128]	; (8007d54 <_free_r+0x9c>)
 8007cd4:	9801      	ldr	r0, [sp, #4]
 8007cd6:	6813      	ldr	r3, [r2, #0]
 8007cd8:	4615      	mov	r5, r2
 8007cda:	b933      	cbnz	r3, 8007cea <_free_r+0x32>
 8007cdc:	6063      	str	r3, [r4, #4]
 8007cde:	6014      	str	r4, [r2, #0]
 8007ce0:	b003      	add	sp, #12
 8007ce2:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007ce6:	f7ff bfe1 	b.w	8007cac <__malloc_unlock>
 8007cea:	42a3      	cmp	r3, r4
 8007cec:	d90b      	bls.n	8007d06 <_free_r+0x4e>
 8007cee:	6821      	ldr	r1, [r4, #0]
 8007cf0:	1862      	adds	r2, r4, r1
 8007cf2:	4293      	cmp	r3, r2
 8007cf4:	bf04      	itt	eq
 8007cf6:	681a      	ldreq	r2, [r3, #0]
 8007cf8:	685b      	ldreq	r3, [r3, #4]
 8007cfa:	6063      	str	r3, [r4, #4]
 8007cfc:	bf04      	itt	eq
 8007cfe:	1852      	addeq	r2, r2, r1
 8007d00:	6022      	streq	r2, [r4, #0]
 8007d02:	602c      	str	r4, [r5, #0]
 8007d04:	e7ec      	b.n	8007ce0 <_free_r+0x28>
 8007d06:	461a      	mov	r2, r3
 8007d08:	685b      	ldr	r3, [r3, #4]
 8007d0a:	b10b      	cbz	r3, 8007d10 <_free_r+0x58>
 8007d0c:	42a3      	cmp	r3, r4
 8007d0e:	d9fa      	bls.n	8007d06 <_free_r+0x4e>
 8007d10:	6811      	ldr	r1, [r2, #0]
 8007d12:	1855      	adds	r5, r2, r1
 8007d14:	42a5      	cmp	r5, r4
 8007d16:	d10b      	bne.n	8007d30 <_free_r+0x78>
 8007d18:	6824      	ldr	r4, [r4, #0]
 8007d1a:	4421      	add	r1, r4
 8007d1c:	1854      	adds	r4, r2, r1
 8007d1e:	42a3      	cmp	r3, r4
 8007d20:	6011      	str	r1, [r2, #0]
 8007d22:	d1dd      	bne.n	8007ce0 <_free_r+0x28>
 8007d24:	681c      	ldr	r4, [r3, #0]
 8007d26:	685b      	ldr	r3, [r3, #4]
 8007d28:	6053      	str	r3, [r2, #4]
 8007d2a:	4421      	add	r1, r4
 8007d2c:	6011      	str	r1, [r2, #0]
 8007d2e:	e7d7      	b.n	8007ce0 <_free_r+0x28>
 8007d30:	d902      	bls.n	8007d38 <_free_r+0x80>
 8007d32:	230c      	movs	r3, #12
 8007d34:	6003      	str	r3, [r0, #0]
 8007d36:	e7d3      	b.n	8007ce0 <_free_r+0x28>
 8007d38:	6825      	ldr	r5, [r4, #0]
 8007d3a:	1961      	adds	r1, r4, r5
 8007d3c:	428b      	cmp	r3, r1
 8007d3e:	bf04      	itt	eq
 8007d40:	6819      	ldreq	r1, [r3, #0]
 8007d42:	685b      	ldreq	r3, [r3, #4]
 8007d44:	6063      	str	r3, [r4, #4]
 8007d46:	bf04      	itt	eq
 8007d48:	1949      	addeq	r1, r1, r5
 8007d4a:	6021      	streq	r1, [r4, #0]
 8007d4c:	6054      	str	r4, [r2, #4]
 8007d4e:	e7c7      	b.n	8007ce0 <_free_r+0x28>
 8007d50:	b003      	add	sp, #12
 8007d52:	bd30      	pop	{r4, r5, pc}
 8007d54:	20001d08 	.word	0x20001d08

08007d58 <__sfputc_r>:
 8007d58:	6893      	ldr	r3, [r2, #8]
 8007d5a:	3b01      	subs	r3, #1
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	b410      	push	{r4}
 8007d60:	6093      	str	r3, [r2, #8]
 8007d62:	da08      	bge.n	8007d76 <__sfputc_r+0x1e>
 8007d64:	6994      	ldr	r4, [r2, #24]
 8007d66:	42a3      	cmp	r3, r4
 8007d68:	db01      	blt.n	8007d6e <__sfputc_r+0x16>
 8007d6a:	290a      	cmp	r1, #10
 8007d6c:	d103      	bne.n	8007d76 <__sfputc_r+0x1e>
 8007d6e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007d72:	f000 baf1 	b.w	8008358 <__swbuf_r>
 8007d76:	6813      	ldr	r3, [r2, #0]
 8007d78:	1c58      	adds	r0, r3, #1
 8007d7a:	6010      	str	r0, [r2, #0]
 8007d7c:	7019      	strb	r1, [r3, #0]
 8007d7e:	4608      	mov	r0, r1
 8007d80:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007d84:	4770      	bx	lr

08007d86 <__sfputs_r>:
 8007d86:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d88:	4606      	mov	r6, r0
 8007d8a:	460f      	mov	r7, r1
 8007d8c:	4614      	mov	r4, r2
 8007d8e:	18d5      	adds	r5, r2, r3
 8007d90:	42ac      	cmp	r4, r5
 8007d92:	d101      	bne.n	8007d98 <__sfputs_r+0x12>
 8007d94:	2000      	movs	r0, #0
 8007d96:	e007      	b.n	8007da8 <__sfputs_r+0x22>
 8007d98:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007d9c:	463a      	mov	r2, r7
 8007d9e:	4630      	mov	r0, r6
 8007da0:	f7ff ffda 	bl	8007d58 <__sfputc_r>
 8007da4:	1c43      	adds	r3, r0, #1
 8007da6:	d1f3      	bne.n	8007d90 <__sfputs_r+0xa>
 8007da8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007dac <_vfiprintf_r>:
 8007dac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007db0:	460d      	mov	r5, r1
 8007db2:	b09d      	sub	sp, #116	; 0x74
 8007db4:	4614      	mov	r4, r2
 8007db6:	4698      	mov	r8, r3
 8007db8:	4606      	mov	r6, r0
 8007dba:	b118      	cbz	r0, 8007dc4 <_vfiprintf_r+0x18>
 8007dbc:	6983      	ldr	r3, [r0, #24]
 8007dbe:	b90b      	cbnz	r3, 8007dc4 <_vfiprintf_r+0x18>
 8007dc0:	f7ff fbb2 	bl	8007528 <__sinit>
 8007dc4:	4b89      	ldr	r3, [pc, #548]	; (8007fec <_vfiprintf_r+0x240>)
 8007dc6:	429d      	cmp	r5, r3
 8007dc8:	d11b      	bne.n	8007e02 <_vfiprintf_r+0x56>
 8007dca:	6875      	ldr	r5, [r6, #4]
 8007dcc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007dce:	07d9      	lsls	r1, r3, #31
 8007dd0:	d405      	bmi.n	8007dde <_vfiprintf_r+0x32>
 8007dd2:	89ab      	ldrh	r3, [r5, #12]
 8007dd4:	059a      	lsls	r2, r3, #22
 8007dd6:	d402      	bmi.n	8007dde <_vfiprintf_r+0x32>
 8007dd8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007dda:	f7ff fc68 	bl	80076ae <__retarget_lock_acquire_recursive>
 8007dde:	89ab      	ldrh	r3, [r5, #12]
 8007de0:	071b      	lsls	r3, r3, #28
 8007de2:	d501      	bpl.n	8007de8 <_vfiprintf_r+0x3c>
 8007de4:	692b      	ldr	r3, [r5, #16]
 8007de6:	b9eb      	cbnz	r3, 8007e24 <_vfiprintf_r+0x78>
 8007de8:	4629      	mov	r1, r5
 8007dea:	4630      	mov	r0, r6
 8007dec:	f000 fb06 	bl	80083fc <__swsetup_r>
 8007df0:	b1c0      	cbz	r0, 8007e24 <_vfiprintf_r+0x78>
 8007df2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007df4:	07dc      	lsls	r4, r3, #31
 8007df6:	d50e      	bpl.n	8007e16 <_vfiprintf_r+0x6a>
 8007df8:	f04f 30ff 	mov.w	r0, #4294967295
 8007dfc:	b01d      	add	sp, #116	; 0x74
 8007dfe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e02:	4b7b      	ldr	r3, [pc, #492]	; (8007ff0 <_vfiprintf_r+0x244>)
 8007e04:	429d      	cmp	r5, r3
 8007e06:	d101      	bne.n	8007e0c <_vfiprintf_r+0x60>
 8007e08:	68b5      	ldr	r5, [r6, #8]
 8007e0a:	e7df      	b.n	8007dcc <_vfiprintf_r+0x20>
 8007e0c:	4b79      	ldr	r3, [pc, #484]	; (8007ff4 <_vfiprintf_r+0x248>)
 8007e0e:	429d      	cmp	r5, r3
 8007e10:	bf08      	it	eq
 8007e12:	68f5      	ldreq	r5, [r6, #12]
 8007e14:	e7da      	b.n	8007dcc <_vfiprintf_r+0x20>
 8007e16:	89ab      	ldrh	r3, [r5, #12]
 8007e18:	0598      	lsls	r0, r3, #22
 8007e1a:	d4ed      	bmi.n	8007df8 <_vfiprintf_r+0x4c>
 8007e1c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007e1e:	f7ff fc47 	bl	80076b0 <__retarget_lock_release_recursive>
 8007e22:	e7e9      	b.n	8007df8 <_vfiprintf_r+0x4c>
 8007e24:	2300      	movs	r3, #0
 8007e26:	9309      	str	r3, [sp, #36]	; 0x24
 8007e28:	2320      	movs	r3, #32
 8007e2a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007e2e:	f8cd 800c 	str.w	r8, [sp, #12]
 8007e32:	2330      	movs	r3, #48	; 0x30
 8007e34:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8007ff8 <_vfiprintf_r+0x24c>
 8007e38:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007e3c:	f04f 0901 	mov.w	r9, #1
 8007e40:	4623      	mov	r3, r4
 8007e42:	469a      	mov	sl, r3
 8007e44:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007e48:	b10a      	cbz	r2, 8007e4e <_vfiprintf_r+0xa2>
 8007e4a:	2a25      	cmp	r2, #37	; 0x25
 8007e4c:	d1f9      	bne.n	8007e42 <_vfiprintf_r+0x96>
 8007e4e:	ebba 0b04 	subs.w	fp, sl, r4
 8007e52:	d00b      	beq.n	8007e6c <_vfiprintf_r+0xc0>
 8007e54:	465b      	mov	r3, fp
 8007e56:	4622      	mov	r2, r4
 8007e58:	4629      	mov	r1, r5
 8007e5a:	4630      	mov	r0, r6
 8007e5c:	f7ff ff93 	bl	8007d86 <__sfputs_r>
 8007e60:	3001      	adds	r0, #1
 8007e62:	f000 80aa 	beq.w	8007fba <_vfiprintf_r+0x20e>
 8007e66:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007e68:	445a      	add	r2, fp
 8007e6a:	9209      	str	r2, [sp, #36]	; 0x24
 8007e6c:	f89a 3000 	ldrb.w	r3, [sl]
 8007e70:	2b00      	cmp	r3, #0
 8007e72:	f000 80a2 	beq.w	8007fba <_vfiprintf_r+0x20e>
 8007e76:	2300      	movs	r3, #0
 8007e78:	f04f 32ff 	mov.w	r2, #4294967295
 8007e7c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007e80:	f10a 0a01 	add.w	sl, sl, #1
 8007e84:	9304      	str	r3, [sp, #16]
 8007e86:	9307      	str	r3, [sp, #28]
 8007e88:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007e8c:	931a      	str	r3, [sp, #104]	; 0x68
 8007e8e:	4654      	mov	r4, sl
 8007e90:	2205      	movs	r2, #5
 8007e92:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007e96:	4858      	ldr	r0, [pc, #352]	; (8007ff8 <_vfiprintf_r+0x24c>)
 8007e98:	f7f8 f99a 	bl	80001d0 <memchr>
 8007e9c:	9a04      	ldr	r2, [sp, #16]
 8007e9e:	b9d8      	cbnz	r0, 8007ed8 <_vfiprintf_r+0x12c>
 8007ea0:	06d1      	lsls	r1, r2, #27
 8007ea2:	bf44      	itt	mi
 8007ea4:	2320      	movmi	r3, #32
 8007ea6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007eaa:	0713      	lsls	r3, r2, #28
 8007eac:	bf44      	itt	mi
 8007eae:	232b      	movmi	r3, #43	; 0x2b
 8007eb0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007eb4:	f89a 3000 	ldrb.w	r3, [sl]
 8007eb8:	2b2a      	cmp	r3, #42	; 0x2a
 8007eba:	d015      	beq.n	8007ee8 <_vfiprintf_r+0x13c>
 8007ebc:	9a07      	ldr	r2, [sp, #28]
 8007ebe:	4654      	mov	r4, sl
 8007ec0:	2000      	movs	r0, #0
 8007ec2:	f04f 0c0a 	mov.w	ip, #10
 8007ec6:	4621      	mov	r1, r4
 8007ec8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007ecc:	3b30      	subs	r3, #48	; 0x30
 8007ece:	2b09      	cmp	r3, #9
 8007ed0:	d94e      	bls.n	8007f70 <_vfiprintf_r+0x1c4>
 8007ed2:	b1b0      	cbz	r0, 8007f02 <_vfiprintf_r+0x156>
 8007ed4:	9207      	str	r2, [sp, #28]
 8007ed6:	e014      	b.n	8007f02 <_vfiprintf_r+0x156>
 8007ed8:	eba0 0308 	sub.w	r3, r0, r8
 8007edc:	fa09 f303 	lsl.w	r3, r9, r3
 8007ee0:	4313      	orrs	r3, r2
 8007ee2:	9304      	str	r3, [sp, #16]
 8007ee4:	46a2      	mov	sl, r4
 8007ee6:	e7d2      	b.n	8007e8e <_vfiprintf_r+0xe2>
 8007ee8:	9b03      	ldr	r3, [sp, #12]
 8007eea:	1d19      	adds	r1, r3, #4
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	9103      	str	r1, [sp, #12]
 8007ef0:	2b00      	cmp	r3, #0
 8007ef2:	bfbb      	ittet	lt
 8007ef4:	425b      	neglt	r3, r3
 8007ef6:	f042 0202 	orrlt.w	r2, r2, #2
 8007efa:	9307      	strge	r3, [sp, #28]
 8007efc:	9307      	strlt	r3, [sp, #28]
 8007efe:	bfb8      	it	lt
 8007f00:	9204      	strlt	r2, [sp, #16]
 8007f02:	7823      	ldrb	r3, [r4, #0]
 8007f04:	2b2e      	cmp	r3, #46	; 0x2e
 8007f06:	d10c      	bne.n	8007f22 <_vfiprintf_r+0x176>
 8007f08:	7863      	ldrb	r3, [r4, #1]
 8007f0a:	2b2a      	cmp	r3, #42	; 0x2a
 8007f0c:	d135      	bne.n	8007f7a <_vfiprintf_r+0x1ce>
 8007f0e:	9b03      	ldr	r3, [sp, #12]
 8007f10:	1d1a      	adds	r2, r3, #4
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	9203      	str	r2, [sp, #12]
 8007f16:	2b00      	cmp	r3, #0
 8007f18:	bfb8      	it	lt
 8007f1a:	f04f 33ff 	movlt.w	r3, #4294967295
 8007f1e:	3402      	adds	r4, #2
 8007f20:	9305      	str	r3, [sp, #20]
 8007f22:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8008008 <_vfiprintf_r+0x25c>
 8007f26:	7821      	ldrb	r1, [r4, #0]
 8007f28:	2203      	movs	r2, #3
 8007f2a:	4650      	mov	r0, sl
 8007f2c:	f7f8 f950 	bl	80001d0 <memchr>
 8007f30:	b140      	cbz	r0, 8007f44 <_vfiprintf_r+0x198>
 8007f32:	2340      	movs	r3, #64	; 0x40
 8007f34:	eba0 000a 	sub.w	r0, r0, sl
 8007f38:	fa03 f000 	lsl.w	r0, r3, r0
 8007f3c:	9b04      	ldr	r3, [sp, #16]
 8007f3e:	4303      	orrs	r3, r0
 8007f40:	3401      	adds	r4, #1
 8007f42:	9304      	str	r3, [sp, #16]
 8007f44:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007f48:	482c      	ldr	r0, [pc, #176]	; (8007ffc <_vfiprintf_r+0x250>)
 8007f4a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007f4e:	2206      	movs	r2, #6
 8007f50:	f7f8 f93e 	bl	80001d0 <memchr>
 8007f54:	2800      	cmp	r0, #0
 8007f56:	d03f      	beq.n	8007fd8 <_vfiprintf_r+0x22c>
 8007f58:	4b29      	ldr	r3, [pc, #164]	; (8008000 <_vfiprintf_r+0x254>)
 8007f5a:	bb1b      	cbnz	r3, 8007fa4 <_vfiprintf_r+0x1f8>
 8007f5c:	9b03      	ldr	r3, [sp, #12]
 8007f5e:	3307      	adds	r3, #7
 8007f60:	f023 0307 	bic.w	r3, r3, #7
 8007f64:	3308      	adds	r3, #8
 8007f66:	9303      	str	r3, [sp, #12]
 8007f68:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007f6a:	443b      	add	r3, r7
 8007f6c:	9309      	str	r3, [sp, #36]	; 0x24
 8007f6e:	e767      	b.n	8007e40 <_vfiprintf_r+0x94>
 8007f70:	fb0c 3202 	mla	r2, ip, r2, r3
 8007f74:	460c      	mov	r4, r1
 8007f76:	2001      	movs	r0, #1
 8007f78:	e7a5      	b.n	8007ec6 <_vfiprintf_r+0x11a>
 8007f7a:	2300      	movs	r3, #0
 8007f7c:	3401      	adds	r4, #1
 8007f7e:	9305      	str	r3, [sp, #20]
 8007f80:	4619      	mov	r1, r3
 8007f82:	f04f 0c0a 	mov.w	ip, #10
 8007f86:	4620      	mov	r0, r4
 8007f88:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007f8c:	3a30      	subs	r2, #48	; 0x30
 8007f8e:	2a09      	cmp	r2, #9
 8007f90:	d903      	bls.n	8007f9a <_vfiprintf_r+0x1ee>
 8007f92:	2b00      	cmp	r3, #0
 8007f94:	d0c5      	beq.n	8007f22 <_vfiprintf_r+0x176>
 8007f96:	9105      	str	r1, [sp, #20]
 8007f98:	e7c3      	b.n	8007f22 <_vfiprintf_r+0x176>
 8007f9a:	fb0c 2101 	mla	r1, ip, r1, r2
 8007f9e:	4604      	mov	r4, r0
 8007fa0:	2301      	movs	r3, #1
 8007fa2:	e7f0      	b.n	8007f86 <_vfiprintf_r+0x1da>
 8007fa4:	ab03      	add	r3, sp, #12
 8007fa6:	9300      	str	r3, [sp, #0]
 8007fa8:	462a      	mov	r2, r5
 8007faa:	4b16      	ldr	r3, [pc, #88]	; (8008004 <_vfiprintf_r+0x258>)
 8007fac:	a904      	add	r1, sp, #16
 8007fae:	4630      	mov	r0, r6
 8007fb0:	f3af 8000 	nop.w
 8007fb4:	4607      	mov	r7, r0
 8007fb6:	1c78      	adds	r0, r7, #1
 8007fb8:	d1d6      	bne.n	8007f68 <_vfiprintf_r+0x1bc>
 8007fba:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007fbc:	07d9      	lsls	r1, r3, #31
 8007fbe:	d405      	bmi.n	8007fcc <_vfiprintf_r+0x220>
 8007fc0:	89ab      	ldrh	r3, [r5, #12]
 8007fc2:	059a      	lsls	r2, r3, #22
 8007fc4:	d402      	bmi.n	8007fcc <_vfiprintf_r+0x220>
 8007fc6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007fc8:	f7ff fb72 	bl	80076b0 <__retarget_lock_release_recursive>
 8007fcc:	89ab      	ldrh	r3, [r5, #12]
 8007fce:	065b      	lsls	r3, r3, #25
 8007fd0:	f53f af12 	bmi.w	8007df8 <_vfiprintf_r+0x4c>
 8007fd4:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007fd6:	e711      	b.n	8007dfc <_vfiprintf_r+0x50>
 8007fd8:	ab03      	add	r3, sp, #12
 8007fda:	9300      	str	r3, [sp, #0]
 8007fdc:	462a      	mov	r2, r5
 8007fde:	4b09      	ldr	r3, [pc, #36]	; (8008004 <_vfiprintf_r+0x258>)
 8007fe0:	a904      	add	r1, sp, #16
 8007fe2:	4630      	mov	r0, r6
 8007fe4:	f000 f880 	bl	80080e8 <_printf_i>
 8007fe8:	e7e4      	b.n	8007fb4 <_vfiprintf_r+0x208>
 8007fea:	bf00      	nop
 8007fec:	080087cc 	.word	0x080087cc
 8007ff0:	080087ec 	.word	0x080087ec
 8007ff4:	080087ac 	.word	0x080087ac
 8007ff8:	080088c2 	.word	0x080088c2
 8007ffc:	080088cc 	.word	0x080088cc
 8008000:	00000000 	.word	0x00000000
 8008004:	08007d87 	.word	0x08007d87
 8008008:	080088c8 	.word	0x080088c8

0800800c <_printf_common>:
 800800c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008010:	4616      	mov	r6, r2
 8008012:	4699      	mov	r9, r3
 8008014:	688a      	ldr	r2, [r1, #8]
 8008016:	690b      	ldr	r3, [r1, #16]
 8008018:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800801c:	4293      	cmp	r3, r2
 800801e:	bfb8      	it	lt
 8008020:	4613      	movlt	r3, r2
 8008022:	6033      	str	r3, [r6, #0]
 8008024:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008028:	4607      	mov	r7, r0
 800802a:	460c      	mov	r4, r1
 800802c:	b10a      	cbz	r2, 8008032 <_printf_common+0x26>
 800802e:	3301      	adds	r3, #1
 8008030:	6033      	str	r3, [r6, #0]
 8008032:	6823      	ldr	r3, [r4, #0]
 8008034:	0699      	lsls	r1, r3, #26
 8008036:	bf42      	ittt	mi
 8008038:	6833      	ldrmi	r3, [r6, #0]
 800803a:	3302      	addmi	r3, #2
 800803c:	6033      	strmi	r3, [r6, #0]
 800803e:	6825      	ldr	r5, [r4, #0]
 8008040:	f015 0506 	ands.w	r5, r5, #6
 8008044:	d106      	bne.n	8008054 <_printf_common+0x48>
 8008046:	f104 0a19 	add.w	sl, r4, #25
 800804a:	68e3      	ldr	r3, [r4, #12]
 800804c:	6832      	ldr	r2, [r6, #0]
 800804e:	1a9b      	subs	r3, r3, r2
 8008050:	42ab      	cmp	r3, r5
 8008052:	dc26      	bgt.n	80080a2 <_printf_common+0x96>
 8008054:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008058:	1e13      	subs	r3, r2, #0
 800805a:	6822      	ldr	r2, [r4, #0]
 800805c:	bf18      	it	ne
 800805e:	2301      	movne	r3, #1
 8008060:	0692      	lsls	r2, r2, #26
 8008062:	d42b      	bmi.n	80080bc <_printf_common+0xb0>
 8008064:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008068:	4649      	mov	r1, r9
 800806a:	4638      	mov	r0, r7
 800806c:	47c0      	blx	r8
 800806e:	3001      	adds	r0, #1
 8008070:	d01e      	beq.n	80080b0 <_printf_common+0xa4>
 8008072:	6823      	ldr	r3, [r4, #0]
 8008074:	68e5      	ldr	r5, [r4, #12]
 8008076:	6832      	ldr	r2, [r6, #0]
 8008078:	f003 0306 	and.w	r3, r3, #6
 800807c:	2b04      	cmp	r3, #4
 800807e:	bf08      	it	eq
 8008080:	1aad      	subeq	r5, r5, r2
 8008082:	68a3      	ldr	r3, [r4, #8]
 8008084:	6922      	ldr	r2, [r4, #16]
 8008086:	bf0c      	ite	eq
 8008088:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800808c:	2500      	movne	r5, #0
 800808e:	4293      	cmp	r3, r2
 8008090:	bfc4      	itt	gt
 8008092:	1a9b      	subgt	r3, r3, r2
 8008094:	18ed      	addgt	r5, r5, r3
 8008096:	2600      	movs	r6, #0
 8008098:	341a      	adds	r4, #26
 800809a:	42b5      	cmp	r5, r6
 800809c:	d11a      	bne.n	80080d4 <_printf_common+0xc8>
 800809e:	2000      	movs	r0, #0
 80080a0:	e008      	b.n	80080b4 <_printf_common+0xa8>
 80080a2:	2301      	movs	r3, #1
 80080a4:	4652      	mov	r2, sl
 80080a6:	4649      	mov	r1, r9
 80080a8:	4638      	mov	r0, r7
 80080aa:	47c0      	blx	r8
 80080ac:	3001      	adds	r0, #1
 80080ae:	d103      	bne.n	80080b8 <_printf_common+0xac>
 80080b0:	f04f 30ff 	mov.w	r0, #4294967295
 80080b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80080b8:	3501      	adds	r5, #1
 80080ba:	e7c6      	b.n	800804a <_printf_common+0x3e>
 80080bc:	18e1      	adds	r1, r4, r3
 80080be:	1c5a      	adds	r2, r3, #1
 80080c0:	2030      	movs	r0, #48	; 0x30
 80080c2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80080c6:	4422      	add	r2, r4
 80080c8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80080cc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80080d0:	3302      	adds	r3, #2
 80080d2:	e7c7      	b.n	8008064 <_printf_common+0x58>
 80080d4:	2301      	movs	r3, #1
 80080d6:	4622      	mov	r2, r4
 80080d8:	4649      	mov	r1, r9
 80080da:	4638      	mov	r0, r7
 80080dc:	47c0      	blx	r8
 80080de:	3001      	adds	r0, #1
 80080e0:	d0e6      	beq.n	80080b0 <_printf_common+0xa4>
 80080e2:	3601      	adds	r6, #1
 80080e4:	e7d9      	b.n	800809a <_printf_common+0x8e>
	...

080080e8 <_printf_i>:
 80080e8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80080ec:	460c      	mov	r4, r1
 80080ee:	4691      	mov	r9, r2
 80080f0:	7e27      	ldrb	r7, [r4, #24]
 80080f2:	990c      	ldr	r1, [sp, #48]	; 0x30
 80080f4:	2f78      	cmp	r7, #120	; 0x78
 80080f6:	4680      	mov	r8, r0
 80080f8:	469a      	mov	sl, r3
 80080fa:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80080fe:	d807      	bhi.n	8008110 <_printf_i+0x28>
 8008100:	2f62      	cmp	r7, #98	; 0x62
 8008102:	d80a      	bhi.n	800811a <_printf_i+0x32>
 8008104:	2f00      	cmp	r7, #0
 8008106:	f000 80d8 	beq.w	80082ba <_printf_i+0x1d2>
 800810a:	2f58      	cmp	r7, #88	; 0x58
 800810c:	f000 80a3 	beq.w	8008256 <_printf_i+0x16e>
 8008110:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8008114:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008118:	e03a      	b.n	8008190 <_printf_i+0xa8>
 800811a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800811e:	2b15      	cmp	r3, #21
 8008120:	d8f6      	bhi.n	8008110 <_printf_i+0x28>
 8008122:	a001      	add	r0, pc, #4	; (adr r0, 8008128 <_printf_i+0x40>)
 8008124:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8008128:	08008181 	.word	0x08008181
 800812c:	08008195 	.word	0x08008195
 8008130:	08008111 	.word	0x08008111
 8008134:	08008111 	.word	0x08008111
 8008138:	08008111 	.word	0x08008111
 800813c:	08008111 	.word	0x08008111
 8008140:	08008195 	.word	0x08008195
 8008144:	08008111 	.word	0x08008111
 8008148:	08008111 	.word	0x08008111
 800814c:	08008111 	.word	0x08008111
 8008150:	08008111 	.word	0x08008111
 8008154:	080082a1 	.word	0x080082a1
 8008158:	080081c5 	.word	0x080081c5
 800815c:	08008283 	.word	0x08008283
 8008160:	08008111 	.word	0x08008111
 8008164:	08008111 	.word	0x08008111
 8008168:	080082c3 	.word	0x080082c3
 800816c:	08008111 	.word	0x08008111
 8008170:	080081c5 	.word	0x080081c5
 8008174:	08008111 	.word	0x08008111
 8008178:	08008111 	.word	0x08008111
 800817c:	0800828b 	.word	0x0800828b
 8008180:	680b      	ldr	r3, [r1, #0]
 8008182:	1d1a      	adds	r2, r3, #4
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	600a      	str	r2, [r1, #0]
 8008188:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800818c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008190:	2301      	movs	r3, #1
 8008192:	e0a3      	b.n	80082dc <_printf_i+0x1f4>
 8008194:	6825      	ldr	r5, [r4, #0]
 8008196:	6808      	ldr	r0, [r1, #0]
 8008198:	062e      	lsls	r6, r5, #24
 800819a:	f100 0304 	add.w	r3, r0, #4
 800819e:	d50a      	bpl.n	80081b6 <_printf_i+0xce>
 80081a0:	6805      	ldr	r5, [r0, #0]
 80081a2:	600b      	str	r3, [r1, #0]
 80081a4:	2d00      	cmp	r5, #0
 80081a6:	da03      	bge.n	80081b0 <_printf_i+0xc8>
 80081a8:	232d      	movs	r3, #45	; 0x2d
 80081aa:	426d      	negs	r5, r5
 80081ac:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80081b0:	485e      	ldr	r0, [pc, #376]	; (800832c <_printf_i+0x244>)
 80081b2:	230a      	movs	r3, #10
 80081b4:	e019      	b.n	80081ea <_printf_i+0x102>
 80081b6:	f015 0f40 	tst.w	r5, #64	; 0x40
 80081ba:	6805      	ldr	r5, [r0, #0]
 80081bc:	600b      	str	r3, [r1, #0]
 80081be:	bf18      	it	ne
 80081c0:	b22d      	sxthne	r5, r5
 80081c2:	e7ef      	b.n	80081a4 <_printf_i+0xbc>
 80081c4:	680b      	ldr	r3, [r1, #0]
 80081c6:	6825      	ldr	r5, [r4, #0]
 80081c8:	1d18      	adds	r0, r3, #4
 80081ca:	6008      	str	r0, [r1, #0]
 80081cc:	0628      	lsls	r0, r5, #24
 80081ce:	d501      	bpl.n	80081d4 <_printf_i+0xec>
 80081d0:	681d      	ldr	r5, [r3, #0]
 80081d2:	e002      	b.n	80081da <_printf_i+0xf2>
 80081d4:	0669      	lsls	r1, r5, #25
 80081d6:	d5fb      	bpl.n	80081d0 <_printf_i+0xe8>
 80081d8:	881d      	ldrh	r5, [r3, #0]
 80081da:	4854      	ldr	r0, [pc, #336]	; (800832c <_printf_i+0x244>)
 80081dc:	2f6f      	cmp	r7, #111	; 0x6f
 80081de:	bf0c      	ite	eq
 80081e0:	2308      	moveq	r3, #8
 80081e2:	230a      	movne	r3, #10
 80081e4:	2100      	movs	r1, #0
 80081e6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80081ea:	6866      	ldr	r6, [r4, #4]
 80081ec:	60a6      	str	r6, [r4, #8]
 80081ee:	2e00      	cmp	r6, #0
 80081f0:	bfa2      	ittt	ge
 80081f2:	6821      	ldrge	r1, [r4, #0]
 80081f4:	f021 0104 	bicge.w	r1, r1, #4
 80081f8:	6021      	strge	r1, [r4, #0]
 80081fa:	b90d      	cbnz	r5, 8008200 <_printf_i+0x118>
 80081fc:	2e00      	cmp	r6, #0
 80081fe:	d04d      	beq.n	800829c <_printf_i+0x1b4>
 8008200:	4616      	mov	r6, r2
 8008202:	fbb5 f1f3 	udiv	r1, r5, r3
 8008206:	fb03 5711 	mls	r7, r3, r1, r5
 800820a:	5dc7      	ldrb	r7, [r0, r7]
 800820c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008210:	462f      	mov	r7, r5
 8008212:	42bb      	cmp	r3, r7
 8008214:	460d      	mov	r5, r1
 8008216:	d9f4      	bls.n	8008202 <_printf_i+0x11a>
 8008218:	2b08      	cmp	r3, #8
 800821a:	d10b      	bne.n	8008234 <_printf_i+0x14c>
 800821c:	6823      	ldr	r3, [r4, #0]
 800821e:	07df      	lsls	r7, r3, #31
 8008220:	d508      	bpl.n	8008234 <_printf_i+0x14c>
 8008222:	6923      	ldr	r3, [r4, #16]
 8008224:	6861      	ldr	r1, [r4, #4]
 8008226:	4299      	cmp	r1, r3
 8008228:	bfde      	ittt	le
 800822a:	2330      	movle	r3, #48	; 0x30
 800822c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008230:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008234:	1b92      	subs	r2, r2, r6
 8008236:	6122      	str	r2, [r4, #16]
 8008238:	f8cd a000 	str.w	sl, [sp]
 800823c:	464b      	mov	r3, r9
 800823e:	aa03      	add	r2, sp, #12
 8008240:	4621      	mov	r1, r4
 8008242:	4640      	mov	r0, r8
 8008244:	f7ff fee2 	bl	800800c <_printf_common>
 8008248:	3001      	adds	r0, #1
 800824a:	d14c      	bne.n	80082e6 <_printf_i+0x1fe>
 800824c:	f04f 30ff 	mov.w	r0, #4294967295
 8008250:	b004      	add	sp, #16
 8008252:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008256:	4835      	ldr	r0, [pc, #212]	; (800832c <_printf_i+0x244>)
 8008258:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800825c:	6823      	ldr	r3, [r4, #0]
 800825e:	680e      	ldr	r6, [r1, #0]
 8008260:	061f      	lsls	r7, r3, #24
 8008262:	f856 5b04 	ldr.w	r5, [r6], #4
 8008266:	600e      	str	r6, [r1, #0]
 8008268:	d514      	bpl.n	8008294 <_printf_i+0x1ac>
 800826a:	07d9      	lsls	r1, r3, #31
 800826c:	bf44      	itt	mi
 800826e:	f043 0320 	orrmi.w	r3, r3, #32
 8008272:	6023      	strmi	r3, [r4, #0]
 8008274:	b91d      	cbnz	r5, 800827e <_printf_i+0x196>
 8008276:	6823      	ldr	r3, [r4, #0]
 8008278:	f023 0320 	bic.w	r3, r3, #32
 800827c:	6023      	str	r3, [r4, #0]
 800827e:	2310      	movs	r3, #16
 8008280:	e7b0      	b.n	80081e4 <_printf_i+0xfc>
 8008282:	6823      	ldr	r3, [r4, #0]
 8008284:	f043 0320 	orr.w	r3, r3, #32
 8008288:	6023      	str	r3, [r4, #0]
 800828a:	2378      	movs	r3, #120	; 0x78
 800828c:	4828      	ldr	r0, [pc, #160]	; (8008330 <_printf_i+0x248>)
 800828e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008292:	e7e3      	b.n	800825c <_printf_i+0x174>
 8008294:	065e      	lsls	r6, r3, #25
 8008296:	bf48      	it	mi
 8008298:	b2ad      	uxthmi	r5, r5
 800829a:	e7e6      	b.n	800826a <_printf_i+0x182>
 800829c:	4616      	mov	r6, r2
 800829e:	e7bb      	b.n	8008218 <_printf_i+0x130>
 80082a0:	680b      	ldr	r3, [r1, #0]
 80082a2:	6826      	ldr	r6, [r4, #0]
 80082a4:	6960      	ldr	r0, [r4, #20]
 80082a6:	1d1d      	adds	r5, r3, #4
 80082a8:	600d      	str	r5, [r1, #0]
 80082aa:	0635      	lsls	r5, r6, #24
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	d501      	bpl.n	80082b4 <_printf_i+0x1cc>
 80082b0:	6018      	str	r0, [r3, #0]
 80082b2:	e002      	b.n	80082ba <_printf_i+0x1d2>
 80082b4:	0671      	lsls	r1, r6, #25
 80082b6:	d5fb      	bpl.n	80082b0 <_printf_i+0x1c8>
 80082b8:	8018      	strh	r0, [r3, #0]
 80082ba:	2300      	movs	r3, #0
 80082bc:	6123      	str	r3, [r4, #16]
 80082be:	4616      	mov	r6, r2
 80082c0:	e7ba      	b.n	8008238 <_printf_i+0x150>
 80082c2:	680b      	ldr	r3, [r1, #0]
 80082c4:	1d1a      	adds	r2, r3, #4
 80082c6:	600a      	str	r2, [r1, #0]
 80082c8:	681e      	ldr	r6, [r3, #0]
 80082ca:	6862      	ldr	r2, [r4, #4]
 80082cc:	2100      	movs	r1, #0
 80082ce:	4630      	mov	r0, r6
 80082d0:	f7f7 ff7e 	bl	80001d0 <memchr>
 80082d4:	b108      	cbz	r0, 80082da <_printf_i+0x1f2>
 80082d6:	1b80      	subs	r0, r0, r6
 80082d8:	6060      	str	r0, [r4, #4]
 80082da:	6863      	ldr	r3, [r4, #4]
 80082dc:	6123      	str	r3, [r4, #16]
 80082de:	2300      	movs	r3, #0
 80082e0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80082e4:	e7a8      	b.n	8008238 <_printf_i+0x150>
 80082e6:	6923      	ldr	r3, [r4, #16]
 80082e8:	4632      	mov	r2, r6
 80082ea:	4649      	mov	r1, r9
 80082ec:	4640      	mov	r0, r8
 80082ee:	47d0      	blx	sl
 80082f0:	3001      	adds	r0, #1
 80082f2:	d0ab      	beq.n	800824c <_printf_i+0x164>
 80082f4:	6823      	ldr	r3, [r4, #0]
 80082f6:	079b      	lsls	r3, r3, #30
 80082f8:	d413      	bmi.n	8008322 <_printf_i+0x23a>
 80082fa:	68e0      	ldr	r0, [r4, #12]
 80082fc:	9b03      	ldr	r3, [sp, #12]
 80082fe:	4298      	cmp	r0, r3
 8008300:	bfb8      	it	lt
 8008302:	4618      	movlt	r0, r3
 8008304:	e7a4      	b.n	8008250 <_printf_i+0x168>
 8008306:	2301      	movs	r3, #1
 8008308:	4632      	mov	r2, r6
 800830a:	4649      	mov	r1, r9
 800830c:	4640      	mov	r0, r8
 800830e:	47d0      	blx	sl
 8008310:	3001      	adds	r0, #1
 8008312:	d09b      	beq.n	800824c <_printf_i+0x164>
 8008314:	3501      	adds	r5, #1
 8008316:	68e3      	ldr	r3, [r4, #12]
 8008318:	9903      	ldr	r1, [sp, #12]
 800831a:	1a5b      	subs	r3, r3, r1
 800831c:	42ab      	cmp	r3, r5
 800831e:	dcf2      	bgt.n	8008306 <_printf_i+0x21e>
 8008320:	e7eb      	b.n	80082fa <_printf_i+0x212>
 8008322:	2500      	movs	r5, #0
 8008324:	f104 0619 	add.w	r6, r4, #25
 8008328:	e7f5      	b.n	8008316 <_printf_i+0x22e>
 800832a:	bf00      	nop
 800832c:	080088d3 	.word	0x080088d3
 8008330:	080088e4 	.word	0x080088e4

08008334 <_read_r>:
 8008334:	b538      	push	{r3, r4, r5, lr}
 8008336:	4d07      	ldr	r5, [pc, #28]	; (8008354 <_read_r+0x20>)
 8008338:	4604      	mov	r4, r0
 800833a:	4608      	mov	r0, r1
 800833c:	4611      	mov	r1, r2
 800833e:	2200      	movs	r2, #0
 8008340:	602a      	str	r2, [r5, #0]
 8008342:	461a      	mov	r2, r3
 8008344:	f7f9 fa72 	bl	800182c <_read>
 8008348:	1c43      	adds	r3, r0, #1
 800834a:	d102      	bne.n	8008352 <_read_r+0x1e>
 800834c:	682b      	ldr	r3, [r5, #0]
 800834e:	b103      	cbz	r3, 8008352 <_read_r+0x1e>
 8008350:	6023      	str	r3, [r4, #0]
 8008352:	bd38      	pop	{r3, r4, r5, pc}
 8008354:	200021c8 	.word	0x200021c8

08008358 <__swbuf_r>:
 8008358:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800835a:	460e      	mov	r6, r1
 800835c:	4614      	mov	r4, r2
 800835e:	4605      	mov	r5, r0
 8008360:	b118      	cbz	r0, 800836a <__swbuf_r+0x12>
 8008362:	6983      	ldr	r3, [r0, #24]
 8008364:	b90b      	cbnz	r3, 800836a <__swbuf_r+0x12>
 8008366:	f7ff f8df 	bl	8007528 <__sinit>
 800836a:	4b21      	ldr	r3, [pc, #132]	; (80083f0 <__swbuf_r+0x98>)
 800836c:	429c      	cmp	r4, r3
 800836e:	d12b      	bne.n	80083c8 <__swbuf_r+0x70>
 8008370:	686c      	ldr	r4, [r5, #4]
 8008372:	69a3      	ldr	r3, [r4, #24]
 8008374:	60a3      	str	r3, [r4, #8]
 8008376:	89a3      	ldrh	r3, [r4, #12]
 8008378:	071a      	lsls	r2, r3, #28
 800837a:	d52f      	bpl.n	80083dc <__swbuf_r+0x84>
 800837c:	6923      	ldr	r3, [r4, #16]
 800837e:	b36b      	cbz	r3, 80083dc <__swbuf_r+0x84>
 8008380:	6923      	ldr	r3, [r4, #16]
 8008382:	6820      	ldr	r0, [r4, #0]
 8008384:	1ac0      	subs	r0, r0, r3
 8008386:	6963      	ldr	r3, [r4, #20]
 8008388:	b2f6      	uxtb	r6, r6
 800838a:	4283      	cmp	r3, r0
 800838c:	4637      	mov	r7, r6
 800838e:	dc04      	bgt.n	800839a <__swbuf_r+0x42>
 8008390:	4621      	mov	r1, r4
 8008392:	4628      	mov	r0, r5
 8008394:	f7ff fc0a 	bl	8007bac <_fflush_r>
 8008398:	bb30      	cbnz	r0, 80083e8 <__swbuf_r+0x90>
 800839a:	68a3      	ldr	r3, [r4, #8]
 800839c:	3b01      	subs	r3, #1
 800839e:	60a3      	str	r3, [r4, #8]
 80083a0:	6823      	ldr	r3, [r4, #0]
 80083a2:	1c5a      	adds	r2, r3, #1
 80083a4:	6022      	str	r2, [r4, #0]
 80083a6:	701e      	strb	r6, [r3, #0]
 80083a8:	6963      	ldr	r3, [r4, #20]
 80083aa:	3001      	adds	r0, #1
 80083ac:	4283      	cmp	r3, r0
 80083ae:	d004      	beq.n	80083ba <__swbuf_r+0x62>
 80083b0:	89a3      	ldrh	r3, [r4, #12]
 80083b2:	07db      	lsls	r3, r3, #31
 80083b4:	d506      	bpl.n	80083c4 <__swbuf_r+0x6c>
 80083b6:	2e0a      	cmp	r6, #10
 80083b8:	d104      	bne.n	80083c4 <__swbuf_r+0x6c>
 80083ba:	4621      	mov	r1, r4
 80083bc:	4628      	mov	r0, r5
 80083be:	f7ff fbf5 	bl	8007bac <_fflush_r>
 80083c2:	b988      	cbnz	r0, 80083e8 <__swbuf_r+0x90>
 80083c4:	4638      	mov	r0, r7
 80083c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80083c8:	4b0a      	ldr	r3, [pc, #40]	; (80083f4 <__swbuf_r+0x9c>)
 80083ca:	429c      	cmp	r4, r3
 80083cc:	d101      	bne.n	80083d2 <__swbuf_r+0x7a>
 80083ce:	68ac      	ldr	r4, [r5, #8]
 80083d0:	e7cf      	b.n	8008372 <__swbuf_r+0x1a>
 80083d2:	4b09      	ldr	r3, [pc, #36]	; (80083f8 <__swbuf_r+0xa0>)
 80083d4:	429c      	cmp	r4, r3
 80083d6:	bf08      	it	eq
 80083d8:	68ec      	ldreq	r4, [r5, #12]
 80083da:	e7ca      	b.n	8008372 <__swbuf_r+0x1a>
 80083dc:	4621      	mov	r1, r4
 80083de:	4628      	mov	r0, r5
 80083e0:	f000 f80c 	bl	80083fc <__swsetup_r>
 80083e4:	2800      	cmp	r0, #0
 80083e6:	d0cb      	beq.n	8008380 <__swbuf_r+0x28>
 80083e8:	f04f 37ff 	mov.w	r7, #4294967295
 80083ec:	e7ea      	b.n	80083c4 <__swbuf_r+0x6c>
 80083ee:	bf00      	nop
 80083f0:	080087cc 	.word	0x080087cc
 80083f4:	080087ec 	.word	0x080087ec
 80083f8:	080087ac 	.word	0x080087ac

080083fc <__swsetup_r>:
 80083fc:	4b32      	ldr	r3, [pc, #200]	; (80084c8 <__swsetup_r+0xcc>)
 80083fe:	b570      	push	{r4, r5, r6, lr}
 8008400:	681d      	ldr	r5, [r3, #0]
 8008402:	4606      	mov	r6, r0
 8008404:	460c      	mov	r4, r1
 8008406:	b125      	cbz	r5, 8008412 <__swsetup_r+0x16>
 8008408:	69ab      	ldr	r3, [r5, #24]
 800840a:	b913      	cbnz	r3, 8008412 <__swsetup_r+0x16>
 800840c:	4628      	mov	r0, r5
 800840e:	f7ff f88b 	bl	8007528 <__sinit>
 8008412:	4b2e      	ldr	r3, [pc, #184]	; (80084cc <__swsetup_r+0xd0>)
 8008414:	429c      	cmp	r4, r3
 8008416:	d10f      	bne.n	8008438 <__swsetup_r+0x3c>
 8008418:	686c      	ldr	r4, [r5, #4]
 800841a:	89a3      	ldrh	r3, [r4, #12]
 800841c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008420:	0719      	lsls	r1, r3, #28
 8008422:	d42c      	bmi.n	800847e <__swsetup_r+0x82>
 8008424:	06dd      	lsls	r5, r3, #27
 8008426:	d411      	bmi.n	800844c <__swsetup_r+0x50>
 8008428:	2309      	movs	r3, #9
 800842a:	6033      	str	r3, [r6, #0]
 800842c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008430:	81a3      	strh	r3, [r4, #12]
 8008432:	f04f 30ff 	mov.w	r0, #4294967295
 8008436:	e03e      	b.n	80084b6 <__swsetup_r+0xba>
 8008438:	4b25      	ldr	r3, [pc, #148]	; (80084d0 <__swsetup_r+0xd4>)
 800843a:	429c      	cmp	r4, r3
 800843c:	d101      	bne.n	8008442 <__swsetup_r+0x46>
 800843e:	68ac      	ldr	r4, [r5, #8]
 8008440:	e7eb      	b.n	800841a <__swsetup_r+0x1e>
 8008442:	4b24      	ldr	r3, [pc, #144]	; (80084d4 <__swsetup_r+0xd8>)
 8008444:	429c      	cmp	r4, r3
 8008446:	bf08      	it	eq
 8008448:	68ec      	ldreq	r4, [r5, #12]
 800844a:	e7e6      	b.n	800841a <__swsetup_r+0x1e>
 800844c:	0758      	lsls	r0, r3, #29
 800844e:	d512      	bpl.n	8008476 <__swsetup_r+0x7a>
 8008450:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008452:	b141      	cbz	r1, 8008466 <__swsetup_r+0x6a>
 8008454:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008458:	4299      	cmp	r1, r3
 800845a:	d002      	beq.n	8008462 <__swsetup_r+0x66>
 800845c:	4630      	mov	r0, r6
 800845e:	f7ff fc2b 	bl	8007cb8 <_free_r>
 8008462:	2300      	movs	r3, #0
 8008464:	6363      	str	r3, [r4, #52]	; 0x34
 8008466:	89a3      	ldrh	r3, [r4, #12]
 8008468:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800846c:	81a3      	strh	r3, [r4, #12]
 800846e:	2300      	movs	r3, #0
 8008470:	6063      	str	r3, [r4, #4]
 8008472:	6923      	ldr	r3, [r4, #16]
 8008474:	6023      	str	r3, [r4, #0]
 8008476:	89a3      	ldrh	r3, [r4, #12]
 8008478:	f043 0308 	orr.w	r3, r3, #8
 800847c:	81a3      	strh	r3, [r4, #12]
 800847e:	6923      	ldr	r3, [r4, #16]
 8008480:	b94b      	cbnz	r3, 8008496 <__swsetup_r+0x9a>
 8008482:	89a3      	ldrh	r3, [r4, #12]
 8008484:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008488:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800848c:	d003      	beq.n	8008496 <__swsetup_r+0x9a>
 800848e:	4621      	mov	r1, r4
 8008490:	4630      	mov	r0, r6
 8008492:	f000 f84d 	bl	8008530 <__smakebuf_r>
 8008496:	89a0      	ldrh	r0, [r4, #12]
 8008498:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800849c:	f010 0301 	ands.w	r3, r0, #1
 80084a0:	d00a      	beq.n	80084b8 <__swsetup_r+0xbc>
 80084a2:	2300      	movs	r3, #0
 80084a4:	60a3      	str	r3, [r4, #8]
 80084a6:	6963      	ldr	r3, [r4, #20]
 80084a8:	425b      	negs	r3, r3
 80084aa:	61a3      	str	r3, [r4, #24]
 80084ac:	6923      	ldr	r3, [r4, #16]
 80084ae:	b943      	cbnz	r3, 80084c2 <__swsetup_r+0xc6>
 80084b0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80084b4:	d1ba      	bne.n	800842c <__swsetup_r+0x30>
 80084b6:	bd70      	pop	{r4, r5, r6, pc}
 80084b8:	0781      	lsls	r1, r0, #30
 80084ba:	bf58      	it	pl
 80084bc:	6963      	ldrpl	r3, [r4, #20]
 80084be:	60a3      	str	r3, [r4, #8]
 80084c0:	e7f4      	b.n	80084ac <__swsetup_r+0xb0>
 80084c2:	2000      	movs	r0, #0
 80084c4:	e7f7      	b.n	80084b6 <__swsetup_r+0xba>
 80084c6:	bf00      	nop
 80084c8:	2000016c 	.word	0x2000016c
 80084cc:	080087cc 	.word	0x080087cc
 80084d0:	080087ec 	.word	0x080087ec
 80084d4:	080087ac 	.word	0x080087ac

080084d8 <abort>:
 80084d8:	b508      	push	{r3, lr}
 80084da:	2006      	movs	r0, #6
 80084dc:	f000 f890 	bl	8008600 <raise>
 80084e0:	2001      	movs	r0, #1
 80084e2:	f7f9 f999 	bl	8001818 <_exit>

080084e6 <__swhatbuf_r>:
 80084e6:	b570      	push	{r4, r5, r6, lr}
 80084e8:	460e      	mov	r6, r1
 80084ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80084ee:	2900      	cmp	r1, #0
 80084f0:	b096      	sub	sp, #88	; 0x58
 80084f2:	4614      	mov	r4, r2
 80084f4:	461d      	mov	r5, r3
 80084f6:	da07      	bge.n	8008508 <__swhatbuf_r+0x22>
 80084f8:	2300      	movs	r3, #0
 80084fa:	602b      	str	r3, [r5, #0]
 80084fc:	89b3      	ldrh	r3, [r6, #12]
 80084fe:	061a      	lsls	r2, r3, #24
 8008500:	d410      	bmi.n	8008524 <__swhatbuf_r+0x3e>
 8008502:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008506:	e00e      	b.n	8008526 <__swhatbuf_r+0x40>
 8008508:	466a      	mov	r2, sp
 800850a:	f000 f895 	bl	8008638 <_fstat_r>
 800850e:	2800      	cmp	r0, #0
 8008510:	dbf2      	blt.n	80084f8 <__swhatbuf_r+0x12>
 8008512:	9a01      	ldr	r2, [sp, #4]
 8008514:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8008518:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800851c:	425a      	negs	r2, r3
 800851e:	415a      	adcs	r2, r3
 8008520:	602a      	str	r2, [r5, #0]
 8008522:	e7ee      	b.n	8008502 <__swhatbuf_r+0x1c>
 8008524:	2340      	movs	r3, #64	; 0x40
 8008526:	2000      	movs	r0, #0
 8008528:	6023      	str	r3, [r4, #0]
 800852a:	b016      	add	sp, #88	; 0x58
 800852c:	bd70      	pop	{r4, r5, r6, pc}
	...

08008530 <__smakebuf_r>:
 8008530:	898b      	ldrh	r3, [r1, #12]
 8008532:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008534:	079d      	lsls	r5, r3, #30
 8008536:	4606      	mov	r6, r0
 8008538:	460c      	mov	r4, r1
 800853a:	d507      	bpl.n	800854c <__smakebuf_r+0x1c>
 800853c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008540:	6023      	str	r3, [r4, #0]
 8008542:	6123      	str	r3, [r4, #16]
 8008544:	2301      	movs	r3, #1
 8008546:	6163      	str	r3, [r4, #20]
 8008548:	b002      	add	sp, #8
 800854a:	bd70      	pop	{r4, r5, r6, pc}
 800854c:	ab01      	add	r3, sp, #4
 800854e:	466a      	mov	r2, sp
 8008550:	f7ff ffc9 	bl	80084e6 <__swhatbuf_r>
 8008554:	9900      	ldr	r1, [sp, #0]
 8008556:	4605      	mov	r5, r0
 8008558:	4630      	mov	r0, r6
 800855a:	f7ff f8c1 	bl	80076e0 <_malloc_r>
 800855e:	b948      	cbnz	r0, 8008574 <__smakebuf_r+0x44>
 8008560:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008564:	059a      	lsls	r2, r3, #22
 8008566:	d4ef      	bmi.n	8008548 <__smakebuf_r+0x18>
 8008568:	f023 0303 	bic.w	r3, r3, #3
 800856c:	f043 0302 	orr.w	r3, r3, #2
 8008570:	81a3      	strh	r3, [r4, #12]
 8008572:	e7e3      	b.n	800853c <__smakebuf_r+0xc>
 8008574:	4b0d      	ldr	r3, [pc, #52]	; (80085ac <__smakebuf_r+0x7c>)
 8008576:	62b3      	str	r3, [r6, #40]	; 0x28
 8008578:	89a3      	ldrh	r3, [r4, #12]
 800857a:	6020      	str	r0, [r4, #0]
 800857c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008580:	81a3      	strh	r3, [r4, #12]
 8008582:	9b00      	ldr	r3, [sp, #0]
 8008584:	6163      	str	r3, [r4, #20]
 8008586:	9b01      	ldr	r3, [sp, #4]
 8008588:	6120      	str	r0, [r4, #16]
 800858a:	b15b      	cbz	r3, 80085a4 <__smakebuf_r+0x74>
 800858c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008590:	4630      	mov	r0, r6
 8008592:	f000 f863 	bl	800865c <_isatty_r>
 8008596:	b128      	cbz	r0, 80085a4 <__smakebuf_r+0x74>
 8008598:	89a3      	ldrh	r3, [r4, #12]
 800859a:	f023 0303 	bic.w	r3, r3, #3
 800859e:	f043 0301 	orr.w	r3, r3, #1
 80085a2:	81a3      	strh	r3, [r4, #12]
 80085a4:	89a0      	ldrh	r0, [r4, #12]
 80085a6:	4305      	orrs	r5, r0
 80085a8:	81a5      	strh	r5, [r4, #12]
 80085aa:	e7cd      	b.n	8008548 <__smakebuf_r+0x18>
 80085ac:	080074c1 	.word	0x080074c1

080085b0 <_raise_r>:
 80085b0:	291f      	cmp	r1, #31
 80085b2:	b538      	push	{r3, r4, r5, lr}
 80085b4:	4604      	mov	r4, r0
 80085b6:	460d      	mov	r5, r1
 80085b8:	d904      	bls.n	80085c4 <_raise_r+0x14>
 80085ba:	2316      	movs	r3, #22
 80085bc:	6003      	str	r3, [r0, #0]
 80085be:	f04f 30ff 	mov.w	r0, #4294967295
 80085c2:	bd38      	pop	{r3, r4, r5, pc}
 80085c4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80085c6:	b112      	cbz	r2, 80085ce <_raise_r+0x1e>
 80085c8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80085cc:	b94b      	cbnz	r3, 80085e2 <_raise_r+0x32>
 80085ce:	4620      	mov	r0, r4
 80085d0:	f000 f830 	bl	8008634 <_getpid_r>
 80085d4:	462a      	mov	r2, r5
 80085d6:	4601      	mov	r1, r0
 80085d8:	4620      	mov	r0, r4
 80085da:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80085de:	f000 b817 	b.w	8008610 <_kill_r>
 80085e2:	2b01      	cmp	r3, #1
 80085e4:	d00a      	beq.n	80085fc <_raise_r+0x4c>
 80085e6:	1c59      	adds	r1, r3, #1
 80085e8:	d103      	bne.n	80085f2 <_raise_r+0x42>
 80085ea:	2316      	movs	r3, #22
 80085ec:	6003      	str	r3, [r0, #0]
 80085ee:	2001      	movs	r0, #1
 80085f0:	e7e7      	b.n	80085c2 <_raise_r+0x12>
 80085f2:	2400      	movs	r4, #0
 80085f4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80085f8:	4628      	mov	r0, r5
 80085fa:	4798      	blx	r3
 80085fc:	2000      	movs	r0, #0
 80085fe:	e7e0      	b.n	80085c2 <_raise_r+0x12>

08008600 <raise>:
 8008600:	4b02      	ldr	r3, [pc, #8]	; (800860c <raise+0xc>)
 8008602:	4601      	mov	r1, r0
 8008604:	6818      	ldr	r0, [r3, #0]
 8008606:	f7ff bfd3 	b.w	80085b0 <_raise_r>
 800860a:	bf00      	nop
 800860c:	2000016c 	.word	0x2000016c

08008610 <_kill_r>:
 8008610:	b538      	push	{r3, r4, r5, lr}
 8008612:	4d07      	ldr	r5, [pc, #28]	; (8008630 <_kill_r+0x20>)
 8008614:	2300      	movs	r3, #0
 8008616:	4604      	mov	r4, r0
 8008618:	4608      	mov	r0, r1
 800861a:	4611      	mov	r1, r2
 800861c:	602b      	str	r3, [r5, #0]
 800861e:	f7f9 f8eb 	bl	80017f8 <_kill>
 8008622:	1c43      	adds	r3, r0, #1
 8008624:	d102      	bne.n	800862c <_kill_r+0x1c>
 8008626:	682b      	ldr	r3, [r5, #0]
 8008628:	b103      	cbz	r3, 800862c <_kill_r+0x1c>
 800862a:	6023      	str	r3, [r4, #0]
 800862c:	bd38      	pop	{r3, r4, r5, pc}
 800862e:	bf00      	nop
 8008630:	200021c8 	.word	0x200021c8

08008634 <_getpid_r>:
 8008634:	f7f9 b8d8 	b.w	80017e8 <_getpid>

08008638 <_fstat_r>:
 8008638:	b538      	push	{r3, r4, r5, lr}
 800863a:	4d07      	ldr	r5, [pc, #28]	; (8008658 <_fstat_r+0x20>)
 800863c:	2300      	movs	r3, #0
 800863e:	4604      	mov	r4, r0
 8008640:	4608      	mov	r0, r1
 8008642:	4611      	mov	r1, r2
 8008644:	602b      	str	r3, [r5, #0]
 8008646:	f7f9 f936 	bl	80018b6 <_fstat>
 800864a:	1c43      	adds	r3, r0, #1
 800864c:	d102      	bne.n	8008654 <_fstat_r+0x1c>
 800864e:	682b      	ldr	r3, [r5, #0]
 8008650:	b103      	cbz	r3, 8008654 <_fstat_r+0x1c>
 8008652:	6023      	str	r3, [r4, #0]
 8008654:	bd38      	pop	{r3, r4, r5, pc}
 8008656:	bf00      	nop
 8008658:	200021c8 	.word	0x200021c8

0800865c <_isatty_r>:
 800865c:	b538      	push	{r3, r4, r5, lr}
 800865e:	4d06      	ldr	r5, [pc, #24]	; (8008678 <_isatty_r+0x1c>)
 8008660:	2300      	movs	r3, #0
 8008662:	4604      	mov	r4, r0
 8008664:	4608      	mov	r0, r1
 8008666:	602b      	str	r3, [r5, #0]
 8008668:	f7f9 f935 	bl	80018d6 <_isatty>
 800866c:	1c43      	adds	r3, r0, #1
 800866e:	d102      	bne.n	8008676 <_isatty_r+0x1a>
 8008670:	682b      	ldr	r3, [r5, #0]
 8008672:	b103      	cbz	r3, 8008676 <_isatty_r+0x1a>
 8008674:	6023      	str	r3, [r4, #0]
 8008676:	bd38      	pop	{r3, r4, r5, pc}
 8008678:	200021c8 	.word	0x200021c8

0800867c <_gettimeofday>:
 800867c:	4b02      	ldr	r3, [pc, #8]	; (8008688 <_gettimeofday+0xc>)
 800867e:	2258      	movs	r2, #88	; 0x58
 8008680:	601a      	str	r2, [r3, #0]
 8008682:	f04f 30ff 	mov.w	r0, #4294967295
 8008686:	4770      	bx	lr
 8008688:	200021c8 	.word	0x200021c8

0800868c <_init>:
 800868c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800868e:	bf00      	nop
 8008690:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008692:	bc08      	pop	{r3}
 8008694:	469e      	mov	lr, r3
 8008696:	4770      	bx	lr

08008698 <_fini>:
 8008698:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800869a:	bf00      	nop
 800869c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800869e:	bc08      	pop	{r3}
 80086a0:	469e      	mov	lr, r3
 80086a2:	4770      	bx	lr
