INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/klu/Desktop/baseshankaar/project_10/project_10.srcs/sources_1/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/klu/Desktop/baseshankaar/project_10/project_10.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/klu/Desktop/baseshankaar/project_10/project_10.srcs/sources_1/new/mark1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mark1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/klu/Desktop/baseshankaar/project_10/project_10.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/klu/Desktop/baseshankaar/project_10/project_10.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
