

================================================================
== Vivado HLS Report for 'Background_subtractor'
================================================================
* Date:           Wed Mar 10 08:39:52 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        background_eraser
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     5.399|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  615361|  615361|  615361|  615361|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |             |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  615360|  615360|      1282|          -|          -|   480|    no    |
        | + Loop 1.1  |    1280|    1280|         2|          -|          -|   640|    no    |
        +-------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    176|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    177|    -|
|Register         |        -|      -|     106|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     106|    353|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_157_p2                     |     +    |      0|  0|  14|          10|           1|
    |j_fu_145_p2                     |     +    |      0|  0|  15|           9|           1|
    |neg_fu_177_p2                   |     -    |      0|  0|  15|           1|           9|
    |ret_V_fu_171_p2                 |     -    |      0|  0|  15|           9|           9|
    |ap_predicate_op36_write_state3  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op47_write_state3  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op48_write_state3  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op52_write_state4  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op54_write_state4  |    and   |      0|  0|   2|           1|           1|
    |stream_new_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |stream_new_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_1_load_A           |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_1_load_B           |    and   |      0|  0|   2|           1|           1|
    |stream_ref_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |stream_ref_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |abscond_fu_183_p2               |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln21_fu_139_p2             |   icmp   |      0|  0|  13|           9|           7|
    |icmp_ln22_fu_151_p2             |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln887_fu_201_p2            |   icmp   |      0|  0|  13|           9|           9|
    |stream_new_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |stream_out_V_1_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |stream_ref_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |ap_block_state2                 |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3                 |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_io              |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_io              |    or    |      0|  0|   2|           1|           1|
    |i_op_assign_fu_189_p3           |  select  |      0|  0|   9|           1|           9|
    |xor_ln22_fu_207_p2              |    xor   |      0|  0|   2|           1|           2|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0| 176|          89|          76|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  27|          5|    1|          5|
    |i_0_reg_115               |   9|          2|   10|         20|
    |j_0_reg_104               |   9|          2|    9|         18|
    |phi_ln47_reg_126          |   9|          2|    1|          2|
    |pixel_done                |   9|          2|    1|          2|
    |stream_new_V_0_data_out   |   9|          2|    8|         16|
    |stream_new_V_0_state      |  15|          3|    2|          6|
    |stream_new_V_TDATA_blk_n  |   9|          2|    1|          2|
    |stream_out_V_1_data_in    |  15|          3|    8|         24|
    |stream_out_V_1_data_out   |   9|          2|    8|         16|
    |stream_out_V_1_state      |  15|          3|    2|          6|
    |stream_out_V_TDATA_blk_n  |   9|          2|    1|          2|
    |stream_ref_V_0_data_out   |   9|          2|    8|         16|
    |stream_ref_V_0_state      |  15|          3|    2|          6|
    |stream_ref_V_TDATA_blk_n  |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 177|         37|   63|        143|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |   4|   0|    4|          0|
    |enable_read_reg_234       |   1|   0|    1|          0|
    |i_0_reg_115               |  10|   0|   10|          0|
    |i_reg_224                 |  10|   0|   10|          0|
    |icmp_ln887_reg_238        |   1|   0|    1|          0|
    |j_0_reg_104               |   9|   0|    9|          0|
    |j_reg_216                 |   9|   0|    9|          0|
    |phi_ln47_reg_126          |   1|   0|    1|          0|
    |pixel_done_preg           |   1|   0|    1|          0|
    |stream_new_V_0_payload_A  |   8|   0|    8|          0|
    |stream_new_V_0_payload_B  |   8|   0|    8|          0|
    |stream_new_V_0_sel_rd     |   1|   0|    1|          0|
    |stream_new_V_0_sel_wr     |   1|   0|    1|          0|
    |stream_new_V_0_state      |   2|   0|    2|          0|
    |stream_out_V_1_payload_A  |   8|   0|    8|          0|
    |stream_out_V_1_payload_B  |   8|   0|    8|          0|
    |stream_out_V_1_sel_rd     |   1|   0|    1|          0|
    |stream_out_V_1_sel_wr     |   1|   0|    1|          0|
    |stream_out_V_1_state      |   2|   0|    2|          0|
    |stream_ref_V_0_payload_A  |   8|   0|    8|          0|
    |stream_ref_V_0_payload_B  |   8|   0|    8|          0|
    |stream_ref_V_0_sel_rd     |   1|   0|    1|          0|
    |stream_ref_V_0_sel_wr     |   1|   0|    1|          0|
    |stream_ref_V_0_state      |   2|   0|    2|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 106|   0|  106|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-----------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+---------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | Background_subtractor | return value |
|ap_rst_n             |  in |    1| ap_ctrl_hs | Background_subtractor | return value |
|ap_start             |  in |    1| ap_ctrl_hs | Background_subtractor | return value |
|ap_done              | out |    1| ap_ctrl_hs | Background_subtractor | return value |
|ap_idle              | out |    1| ap_ctrl_hs | Background_subtractor | return value |
|ap_ready             | out |    1| ap_ctrl_hs | Background_subtractor | return value |
|stream_new_V_TDATA   |  in |    8|    axis    |      stream_new_V     |    pointer   |
|stream_new_V_TVALID  |  in |    1|    axis    |      stream_new_V     |    pointer   |
|stream_new_V_TREADY  | out |    1|    axis    |      stream_new_V     |    pointer   |
|stream_ref_V_TDATA   |  in |    8|    axis    |      stream_ref_V     |    pointer   |
|stream_ref_V_TVALID  |  in |    1|    axis    |      stream_ref_V     |    pointer   |
|stream_ref_V_TREADY  | out |    1|    axis    |      stream_ref_V     |    pointer   |
|enable               |  in |    1|   ap_none  |         enable        |    pointer   |
|threshold_V          |  in |    8|   ap_none  |      threshold_V      |    pointer   |
|pixel_done           | out |    1|   ap_none  |       pixel_done      |    pointer   |
|stream_out_V_TDATA   | out |    8|    axis    |      stream_out_V     |    pointer   |
|stream_out_V_TVALID  | out |    1|    axis    |      stream_out_V     |    pointer   |
|stream_out_V_TREADY  |  in |    1|    axis    |      stream_out_V     |    pointer   |
+---------------------+-----+-----+------------+-----------------------+--------------+

