# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../../Tut5_vhdlcom02/tut_vhdlcomb02_given/ex02/hdl/module.vhd" \
"../../../../vhdlcomb02_ex02.srcs/sim_1/imports/hdl/tb_module.vhd" \

# Do not sort compile order
nosort
