
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000356                       # Number of seconds simulated
sim_ticks                                   356077500                       # Number of ticks simulated
final_tick                               2263599401500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              401972306                       # Simulator instruction rate (inst/s)
host_op_rate                                401958163                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1029813257                       # Simulator tick rate (ticks/s)
host_mem_usage                                 768932                       # Number of bytes of host memory used
host_seconds                                     0.35                       # Real time elapsed on the host
sim_insts                                   138980167                       # Number of instructions simulated
sim_ops                                     138980167                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus4.inst       122432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.data       209536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.inst        33536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.data        83456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.inst       109824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.data       596992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1155776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus4.inst       122432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus5.inst        33536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus6.inst       109824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        265792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       594624                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          594624                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus4.inst         1913                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.data         3274                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.inst          524                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.data         1304                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.inst         1716                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.data         9328                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               18059                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          9291                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               9291                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus4.inst    343835261                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.data    588456165                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.inst     94181744                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.data    234375943                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.inst    308427238                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.data   1676578835                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3245855186                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus4.inst    343835261                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus5.inst     94181744                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus6.inst    308427238                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        746444243                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      1669928597                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1669928597                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      1669928597                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.inst    343835261                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.data    588456165                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.inst     94181744                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.data    234375943                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.inst    308427238                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.data   1676578835                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4915783783                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               357505500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           357670000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                     1                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements                1                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          379.327577                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs                  7                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs                1                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs                    7                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   378.749674                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data     0.577904                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.739745                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.001129                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.740874                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          284                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           71                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          213                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.554688                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data           75                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data           54                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total            54                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data            3                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data            2                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data          129                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total             129                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data          129                       # number of overall hits
system.cpu0.dcache.overall_hits::total            129                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data            3                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data            1                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data            2                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data            3                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total             3                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data            3                       # number of overall misses
system.cpu0.dcache.overall_misses::total            3                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data          132                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data          132                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.038462                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.022727                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.022727                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements                0                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          132                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          380                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst          370                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst          370                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst          370                       # number of overall hits
system.cpu0.icache.overall_hits::total            370                       # number of overall hits
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst          370                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst          370                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               357505500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           357670000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                     1                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel                0                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  1                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                  0                      
system.cpu1.kern.mode_good::user                    0                      
system.cpu1.kern.mode_good::idle                    0                      
system.cpu1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle             0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu1.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements                2                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          410.108426                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs                  1                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs                2                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             0.500000                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   409.530880                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data     0.577546                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.799865                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.001128                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.800993                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          408                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          408                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.796875                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data           75                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data           54                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total            54                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data            3                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data            2                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data          129                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total             129                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data          129                       # number of overall hits
system.cpu1.dcache.overall_hits::total            129                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data            3                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data            1                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data            2                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data            3                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total             3                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data            3                       # number of overall misses
system.cpu1.dcache.overall_misses::total            3                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data          132                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data          132                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.038462                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.022727                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.022727                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks            2                       # number of writebacks
system.cpu1.dcache.writebacks::total                2                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst          370                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst          370                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst          370                       # number of overall hits
system.cpu1.icache.overall_hits::total            370                       # number of overall hits
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst          370                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst          370                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0               357505500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total           357670000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                     1                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                  0                      
system.cpu2.kern.mode_good::user                    0                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu2.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements                0                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          230.576596                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   229.999409                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data     0.577188                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.449218                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.001127                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.450345                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          147                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          147                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.287109                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data           75                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data           54                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total            54                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data            3                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data            2                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data          129                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total             129                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data          129                       # number of overall hits
system.cpu2.dcache.overall_hits::total            129                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data            3                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data            1                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data            2                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data            3                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total             3                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data            3                       # number of overall misses
system.cpu2.dcache.overall_misses::total            3                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data          132                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data          132                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.038462                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.022727                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.022727                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst          370                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst          370                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst          370                       # number of overall hits
system.cpu2.icache.overall_hits::total            370                       # number of overall hits
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst          370                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst          370                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0               357451500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total           357616000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                     1                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                  0                      
system.cpu3.kern.mode_good::user                    0                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu3.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements                1                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          452.482162                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  7                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                1                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                    7                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   451.905332                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data     0.576829                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.882628                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.001127                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.883754                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          450                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          439                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.878906                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data           75                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data           54                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total            54                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data            3                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data            2                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data          129                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total             129                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data          129                       # number of overall hits
system.cpu3.dcache.overall_hits::total            129                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data            3                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data            1                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data            2                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data            3                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total             3                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data            3                       # number of overall misses
system.cpu3.dcache.overall_misses::total            3                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data          132                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data          132                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.038462                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.022727                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.022727                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements                0                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          414                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           98                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst          370                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst          370                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst          370                       # number of overall hits
system.cpu3.icache.overall_hits::total            370                       # number of overall hits
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst          370                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst          370                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.fetch_hits                          0                       # ITB hits
system.cpu4.dtb.fetch_misses                        0                       # ITB misses
system.cpu4.dtb.fetch_acv                           0                       # ITB acv
system.cpu4.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.read_acv                            0                       # DTB read access violations
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.write_acv                           0                       # DTB write access violations
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.data_hits                           0                       # DTB hits
system.cpu4.dtb.data_misses                         0                       # DTB misses
system.cpu4.dtb.data_acv                            0                       # DTB access violations
system.cpu4.dtb.data_accesses                       0                       # DTB accesses
system.cpu4.itb.fetch_hits                          0                       # ITB hits
system.cpu4.itb.fetch_misses                        0                       # ITB misses
system.cpu4.itb.fetch_acv                           0                       # ITB acv
system.cpu4.itb.fetch_accesses                      0                       # ITB accesses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.read_acv                            0                       # DTB read access violations
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.write_acv                           0                       # DTB write access violations
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.data_hits                           0                       # DTB hits
system.cpu4.itb.data_misses                         0                       # DTB misses
system.cpu4.itb.data_acv                            0                       # DTB access violations
system.cpu4.itb.data_accesses                       0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu4.kern.inst.hwrei                       570                       # number of hwrei instructions executed
system.cpu4.kern.ipl_count::0                     162     47.65%     47.65% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::30                      1      0.29%     47.94% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::31                    177     52.06%    100.00% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::total                 340                       # number of times we switched to this ipl
system.cpu4.kern.ipl_good::0                      162     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::30                       1      0.31%     50.31% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::31                     161     49.69%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::total                  324                       # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_ticks::0               139255500     91.90%     91.90% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::30                 164500      0.11%     92.00% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::31               12117500      8.00%    100.00% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::total           151537500                       # number of cycles we spent at this ipl
system.cpu4.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::31                0.909605                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::total             0.952941                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu4.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu4.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu4.kern.syscall::total                     3                       # number of syscalls executed
system.cpu4.kern.callpal::wripir                    1      0.28%      0.28% # number of callpals executed
system.cpu4.kern.callpal::swpctx                   12      3.31%      3.58% # number of callpals executed
system.cpu4.kern.callpal::tbi                       1      0.28%      3.86% # number of callpals executed
system.cpu4.kern.callpal::swpipl                  321     88.43%     92.29% # number of callpals executed
system.cpu4.kern.callpal::rdusp                     1      0.28%     92.56% # number of callpals executed
system.cpu4.kern.callpal::rti                      18      4.96%     97.52% # number of callpals executed
system.cpu4.kern.callpal::callsys                   9      2.48%    100.00% # number of callpals executed
system.cpu4.kern.callpal::total                   363                       # number of callpals executed
system.cpu4.kern.mode_switch::kernel               31                       # number of protection mode switches
system.cpu4.kern.mode_switch::user                 17                       # number of protection mode switches
system.cpu4.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu4.kern.mode_good::kernel                 18                      
system.cpu4.kern.mode_good::user                   17                      
system.cpu4.kern.mode_good::idle                    0                      
system.cpu4.kern.mode_switch_good::kernel     0.580645                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::total     0.729167                       # fraction of useful protection mode switches
system.cpu4.kern.mode_ticks::kernel          61985000     75.51%     75.51% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::user            20102000     24.49%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.swap_context                      12                       # number of times the context was actually changed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu4.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu4.op_class::IntMult                       0                       # Class of executed instruction
system.cpu4.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu4.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu4.op_class::MemRead                       0                       # Class of executed instruction
system.cpu4.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu4.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu4.op_class::total                         0                       # Class of executed instruction
system.cpu4.dcache.tags.replacements             4896                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          462.028414                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs              69554                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs             4896                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            14.206291                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::cpu4.data    25.581547                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_blocks::switch_cpus4.data   436.446866                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::cpu4.data     0.049964                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::switch_cpus4.data     0.852435                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.902399                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          406                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2          406                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.792969                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses           129988                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses          129988                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data        30688                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total          30688                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        25664                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         25664                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          513                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          513                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          594                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          594                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data        56352                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total           56352                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data        56352                       # number of overall hits
system.cpu4.dcache.overall_hits::total          56352                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         2822                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         2822                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data         2141                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         2141                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::switch_cpus4.data           96                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total           96                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::switch_cpus4.data           14                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total           14                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         4963                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          4963                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         4963                       # number of overall misses
system.cpu4.dcache.overall_misses::total         4963                       # number of overall misses
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data        33510                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total        33510                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        27805                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        27805                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          609                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          609                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          608                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          608                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data        61315                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total        61315                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data        61315                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total        61315                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.084214                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.084214                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.077001                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.077001                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::switch_cpus4.data     0.157635                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.157635                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::switch_cpus4.data     0.023026                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.023026                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.080943                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.080943                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.080943                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.080943                       # miss rate for overall accesses
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         2974                       # number of writebacks
system.cpu4.dcache.writebacks::total             2974                       # number of writebacks
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements             2443                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs             291224                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs             2443                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs           119.207532                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst    25.906923                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_blocks::switch_cpus4.inst   486.093077                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.050599                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::switch_cpus4.inst     0.949401                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses           336445                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses          336445                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       164558                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         164558                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       164558                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          164558                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       164558                       # number of overall hits
system.cpu4.icache.overall_hits::total         164558                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst         2443                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total         2443                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst         2443                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total          2443                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst         2443                       # number of overall misses
system.cpu4.icache.overall_misses::total         2443                       # number of overall misses
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       167001                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       167001                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       167001                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       167001                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       167001                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       167001                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.014629                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.014629                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.014629                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.014629                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.014629                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.014629                       # miss rate for overall accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.writebacks::writebacks         2443                       # number of writebacks
system.cpu4.icache.writebacks::total             2443                       # number of writebacks
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.fetch_hits                          0                       # ITB hits
system.cpu5.dtb.fetch_misses                        0                       # ITB misses
system.cpu5.dtb.fetch_acv                           0                       # ITB acv
system.cpu5.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.read_acv                            0                       # DTB read access violations
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.write_acv                           0                       # DTB write access violations
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.data_hits                           0                       # DTB hits
system.cpu5.dtb.data_misses                         0                       # DTB misses
system.cpu5.dtb.data_acv                            0                       # DTB access violations
system.cpu5.dtb.data_accesses                       0                       # DTB accesses
system.cpu5.itb.fetch_hits                          0                       # ITB hits
system.cpu5.itb.fetch_misses                        0                       # ITB misses
system.cpu5.itb.fetch_acv                           0                       # ITB acv
system.cpu5.itb.fetch_accesses                      0                       # ITB accesses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.read_acv                            0                       # DTB read access violations
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.write_acv                           0                       # DTB write access violations
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.data_hits                           0                       # DTB hits
system.cpu5.itb.data_misses                         0                       # DTB misses
system.cpu5.itb.data_acv                            0                       # DTB access violations
system.cpu5.itb.data_accesses                       0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu5.kern.inst.hwrei                       786                       # number of hwrei instructions executed
system.cpu5.kern.ipl_count::0                      94     47.00%     47.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::30                      3      1.50%     48.50% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::31                    103     51.50%    100.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::total                 200                       # number of times we switched to this ipl
system.cpu5.kern.ipl_good::0                       94     49.47%     49.47% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::30                       3      1.58%     51.05% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::31                      93     48.95%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::total                  190                       # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_ticks::0               351374000     98.20%     98.20% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::30                 361000      0.10%     98.30% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::31                6076500      1.70%    100.00% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::total           357811500                       # number of cycles we spent at this ipl
system.cpu5.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::31                0.902913                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::total             0.950000                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu5.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu5.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu5.kern.syscall::total                     3                       # number of syscalls executed
system.cpu5.kern.callpal::wripir                    1      0.36%      0.36% # number of callpals executed
system.cpu5.kern.callpal::swpctx                   58     21.17%     21.53% # number of callpals executed
system.cpu5.kern.callpal::tbi                       5      1.82%     23.36% # number of callpals executed
system.cpu5.kern.callpal::swpipl                  129     47.08%     70.44% # number of callpals executed
system.cpu5.kern.callpal::rdps                      1      0.36%     70.80% # number of callpals executed
system.cpu5.kern.callpal::rti                      69     25.18%     95.99% # number of callpals executed
system.cpu5.kern.callpal::callsys                   9      3.28%     99.27% # number of callpals executed
system.cpu5.kern.callpal::imb                       2      0.73%    100.00% # number of callpals executed
system.cpu5.kern.callpal::total                   274                       # number of callpals executed
system.cpu5.kern.mode_switch::kernel              127                       # number of protection mode switches
system.cpu5.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu5.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu5.kern.mode_good::kernel                 67                      
system.cpu5.kern.mode_good::user                   67                      
system.cpu5.kern.mode_good::idle                    0                      
system.cpu5.kern.mode_switch_good::kernel     0.527559                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::total     0.690722                       # fraction of useful protection mode switches
system.cpu5.kern.mode_ticks::kernel        1894618500     99.57%     99.57% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::user             8186500      0.43%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           1                       # Percentage of idle cycles
system.cpu5.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu5.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu5.op_class::IntMult                       0                       # Class of executed instruction
system.cpu5.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu5.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu5.op_class::MemRead                       0                       # Class of executed instruction
system.cpu5.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu5.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu5.op_class::total                         0                       # Class of executed instruction
system.cpu5.dcache.tags.replacements             2054                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          455.546340                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs              26507                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs             2054                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            12.905063                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data    97.488202                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_blocks::switch_cpus5.data   358.058138                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.190407                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::switch_cpus5.data     0.699332                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.889739                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          458                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2          451                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.894531                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses            79539                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses           79539                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data        22661                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total          22661                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data        12737                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         12737                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          434                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          434                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          454                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          454                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data        35398                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total           35398                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data        35398                       # number of overall hits
system.cpu5.dcache.overall_hits::total          35398                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         1638                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         1638                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          645                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          645                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::switch_cpus5.data           39                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total           39                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::switch_cpus5.data           18                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total           18                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         2283                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          2283                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         2283                       # number of overall misses
system.cpu5.dcache.overall_misses::total         2283                       # number of overall misses
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data        24299                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total        24299                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data        13382                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        13382                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          473                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          473                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          472                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          472                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data        37681                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total        37681                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data        37681                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total        37681                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.067410                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.067410                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.048199                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.048199                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::switch_cpus5.data     0.082452                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.082452                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::switch_cpus5.data     0.038136                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.038136                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.060588                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.060588                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.060588                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.060588                       # miss rate for overall accesses
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         1049                       # number of writebacks
system.cpu5.dcache.writebacks::total             1049                       # number of writebacks
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements             1247                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs             104499                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs             1247                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs            83.800321                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst   197.055172                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_blocks::switch_cpus5.inst   314.944828                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.384873                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::switch_cpus5.inst     0.615127                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2          419                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3           89                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses           277363                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses          277363                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       136811                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         136811                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       136811                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          136811                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       136811                       # number of overall hits
system.cpu5.icache.overall_hits::total         136811                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst         1247                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total         1247                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst         1247                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total          1247                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst         1247                       # number of overall misses
system.cpu5.icache.overall_misses::total         1247                       # number of overall misses
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       138058                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       138058                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       138058                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       138058                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       138058                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       138058                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.009032                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.009032                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.009032                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.009032                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.009032                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.009032                       # miss rate for overall accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.writebacks::writebacks         1247                       # number of writebacks
system.cpu5.icache.writebacks::total             1247                       # number of writebacks
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.fetch_hits                          0                       # ITB hits
system.cpu6.dtb.fetch_misses                        0                       # ITB misses
system.cpu6.dtb.fetch_acv                           0                       # ITB acv
system.cpu6.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.read_acv                            0                       # DTB read access violations
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.write_acv                           0                       # DTB write access violations
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.data_hits                           0                       # DTB hits
system.cpu6.dtb.data_misses                         0                       # DTB misses
system.cpu6.dtb.data_acv                            0                       # DTB access violations
system.cpu6.dtb.data_accesses                       0                       # DTB accesses
system.cpu6.itb.fetch_hits                          0                       # ITB hits
system.cpu6.itb.fetch_misses                        0                       # ITB misses
system.cpu6.itb.fetch_acv                           0                       # ITB acv
system.cpu6.itb.fetch_accesses                      0                       # ITB accesses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.read_acv                            0                       # DTB read access violations
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.write_acv                           0                       # DTB write access violations
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.data_hits                           0                       # DTB hits
system.cpu6.itb.data_misses                         0                       # DTB misses
system.cpu6.itb.data_acv                            0                       # DTB access violations
system.cpu6.itb.data_accesses                       0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu6.kern.inst.hwrei                      1212                       # number of hwrei instructions executed
system.cpu6.kern.ipl_count::0                     250     50.20%     50.20% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::30                      1      0.20%     50.40% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::31                    247     49.60%    100.00% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::total                 498                       # number of times we switched to this ipl
system.cpu6.kern.ipl_good::0                      248     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::30                       1      0.20%     50.20% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::31                     247     49.80%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::total                  496                       # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_ticks::0               552534000     98.27%     98.27% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::30                 112000      0.02%     98.29% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::31                9622000      1.71%    100.00% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::total           562268000                       # number of cycles we spent at this ipl
system.cpu6.kern.ipl_used::0                 0.992000                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::31                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::total             0.995984                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu6.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu6.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu6.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu6.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu6.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu6.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu6.kern.syscall::total                    12                       # number of syscalls executed
system.cpu6.kern.callpal::wripir                    7      1.22%      1.22% # number of callpals executed
system.cpu6.kern.callpal::swpctx                   53      9.20%     10.42% # number of callpals executed
system.cpu6.kern.callpal::swpipl                  397     68.92%     79.34% # number of callpals executed
system.cpu6.kern.callpal::rdps                      1      0.17%     79.51% # number of callpals executed
system.cpu6.kern.callpal::wrusp                     1      0.17%     79.69% # number of callpals executed
system.cpu6.kern.callpal::rti                     100     17.36%     97.05% # number of callpals executed
system.cpu6.kern.callpal::callsys                  15      2.60%     99.65% # number of callpals executed
system.cpu6.kern.callpal::imb                       2      0.35%    100.00% # number of callpals executed
system.cpu6.kern.callpal::total                   576                       # number of callpals executed
system.cpu6.kern.mode_switch::kernel              152                       # number of protection mode switches
system.cpu6.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu6.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu6.kern.mode_good::kernel                 96                      
system.cpu6.kern.mode_good::user                   97                      
system.cpu6.kern.mode_good::idle                    0                      
system.cpu6.kern.mode_switch_good::kernel     0.631579                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::total     0.775100                       # fraction of useful protection mode switches
system.cpu6.kern.mode_ticks::kernel        1681134000     95.70%     95.70% # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::user            75503500      4.30%    100.00% # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu6.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           1                       # Percentage of idle cycles
system.cpu6.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu6.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu6.op_class::IntMult                       0                       # Class of executed instruction
system.cpu6.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu6.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu6.op_class::MemRead                       0                       # Class of executed instruction
system.cpu6.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu6.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu6.op_class::total                         0                       # Class of executed instruction
system.cpu6.dcache.tags.replacements            12630                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          424.615889                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs             155088                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs            12630                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            12.279335                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::cpu6.data   103.501285                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_blocks::switch_cpus6.data   321.114603                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::cpu6.data     0.202151                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::switch_cpus6.data     0.627177                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.829328                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::0          462                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1           48                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses           356312                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses          356312                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data        76361                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total          76361                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        79994                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         79994                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         1141                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         1141                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         1252                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         1252                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       156355                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          156355                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       156355                       # number of overall hits
system.cpu6.dcache.overall_hits::total         156355                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         5888                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         5888                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data         6908                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total         6908                       # number of WriteReq misses
system.cpu6.dcache.LoadLockedReq_misses::switch_cpus6.data          140                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total          140                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::switch_cpus6.data           23                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total           23                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        12796                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         12796                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        12796                       # number of overall misses
system.cpu6.dcache.overall_misses::total        12796                       # number of overall misses
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data        82249                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total        82249                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        86902                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        86902                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         1281                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         1281                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         1275                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         1275                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       169151                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       169151                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       169151                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       169151                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.071587                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.071587                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.079492                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.079492                       # miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::switch_cpus6.data     0.109290                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.109290                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::switch_cpus6.data     0.018039                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.018039                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.075648                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.075648                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.075648                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.075648                       # miss rate for overall accesses
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         8362                       # number of writebacks
system.cpu6.dcache.writebacks::total             8362                       # number of writebacks
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements             4452                       # number of replacements
system.cpu6.icache.tags.tagsinuse          511.871753                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs             317268                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs             4452                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs            71.264151                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::cpu6.inst   204.753991                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_blocks::switch_cpus6.inst   307.117761                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::cpu6.inst     0.399910                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::switch_cpus6.inst     0.599839                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.999750                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::1          132                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2          323                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses           910967                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses          910967                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       448804                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         448804                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       448804                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          448804                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       448804                       # number of overall hits
system.cpu6.icache.overall_hits::total         448804                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst         4453                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total         4453                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst         4453                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total          4453                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst         4453                       # number of overall misses
system.cpu6.icache.overall_misses::total         4453                       # number of overall misses
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       453257                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       453257                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       453257                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       453257                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       453257                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       453257                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.009824                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.009824                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.009824                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.009824                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.009824                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.009824                       # miss rate for overall accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.writebacks::writebacks         4452                       # number of writebacks
system.cpu6.icache.writebacks::total             4452                       # number of writebacks
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.fetch_hits                          0                       # ITB hits
system.cpu7.dtb.fetch_misses                        0                       # ITB misses
system.cpu7.dtb.fetch_acv                           0                       # ITB acv
system.cpu7.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.read_acv                            0                       # DTB read access violations
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.write_acv                           0                       # DTB write access violations
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.data_hits                           0                       # DTB hits
system.cpu7.dtb.data_misses                         0                       # DTB misses
system.cpu7.dtb.data_acv                            0                       # DTB access violations
system.cpu7.dtb.data_accesses                       0                       # DTB accesses
system.cpu7.itb.fetch_hits                          0                       # ITB hits
system.cpu7.itb.fetch_misses                        0                       # ITB misses
system.cpu7.itb.fetch_acv                           0                       # ITB acv
system.cpu7.itb.fetch_accesses                      0                       # ITB accesses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.read_acv                            0                       # DTB read access violations
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.write_acv                           0                       # DTB write access violations
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.data_hits                           0                       # DTB hits
system.cpu7.itb.data_misses                         0                       # DTB misses
system.cpu7.itb.data_acv                            0                       # DTB access violations
system.cpu7.itb.data_accesses                       0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu7.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu7.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu7.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_ticks::0               357460500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::total           357625000                       # number of cycles we spent at this ipl
system.cpu7.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu7.kern.callpal::total                     1                       # number of callpals executed
system.cpu7.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu7.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu7.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu7.kern.mode_good::kernel                  0                      
system.cpu7.kern.mode_good::user                    0                      
system.cpu7.kern.mode_good::idle                    0                      
system.cpu7.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu7.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           1                       # Percentage of idle cycles
system.cpu7.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu7.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu7.op_class::IntMult                       0                       # Class of executed instruction
system.cpu7.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu7.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu7.op_class::MemRead                       0                       # Class of executed instruction
system.cpu7.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu7.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu7.op_class::total                         0                       # Class of executed instruction
system.cpu7.dcache.tags.replacements                2                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          402.268926                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs                 23                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs                2                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            11.500000                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data   401.117810                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_blocks::switch_cpus7.data     1.151116                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.783433                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::switch_cpus7.data     0.002248                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.785681                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          401                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2           60                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3          341                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.783203                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data           75                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data           52                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total            52                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data            3                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data            1                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data          127                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total             127                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data          127                       # number of overall hits
system.cpu7.dcache.overall_hits::total            127                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data            3                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data            2                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cpu7.dcache.LoadLockedReq_misses::switch_cpus7.data            1                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::switch_cpus7.data            3                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data            5                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total             5                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data            5                       # number of overall misses
system.cpu7.dcache.overall_misses::total            5                       # number of overall misses
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data          132                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data          132                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.038462                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.037037                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.037037                       # miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::switch_cpus7.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::switch_cpus7.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.037879                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.037879                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.037879                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.037879                       # miss rate for overall accesses
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks            2                       # number of writebacks
system.cpu7.dcache.writebacks::total                2                       # number of writebacks
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements                0                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 507                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst          507                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.990234                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.990234                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          507                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2           99                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3          378                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4           30                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst          370                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst          370                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst          370                       # number of overall hits
system.cpu7.icache.overall_hits::total            370                       # number of overall hits
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst          370                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst          370                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                  18                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 18                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      144                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     19005                       # number of replacements
system.l2.tags.tagsinuse                  4007.972304                       # Cycle average of tags in use
system.l2.tags.total_refs                       20942                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     19005                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.101921                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1769.971842                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data         0.120079                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst                1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data         1.158494                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst         3.121128                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data         0.941711                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst                2                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data         0.990687                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.inst        22.120412                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.data        37.221985                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.data                1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.inst   382.929650                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.data   339.336482                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.inst   117.971211                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.data   128.605755                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.inst   440.419851                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.data   759.063016                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.432122                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.000029                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000283                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.000762                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.000230                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000488                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.000242                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.inst        0.005400                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.data        0.009087                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.data        0.000244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.inst     0.093489                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.data     0.082846                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.inst     0.028802                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.data     0.031398                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.inst     0.107524                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.data     0.185318                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.978509                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4043                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          981                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2972                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           86                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.987061                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    430763                       # Number of tag accesses
system.l2.tags.data_accesses                   430763                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        12389                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            12389                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         5132                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             5132                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus4.data           79                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus5.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus6.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   83                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus4.data          240                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data           67                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data          530                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   837                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus4.inst          530                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus5.inst          723                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus6.inst         2737                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               3990                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data            1                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus4.data         1034                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus5.data          748                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus6.data         2712                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              4495                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.data            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst          530                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data         1274                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst          723                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data          815                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst         2737                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data         3242                       # number of demand (read+write) hits
system.l2.demand_hits::total                     9322                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data            1                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst          530                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data         1274                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst          723                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data          815                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst         2737                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data         3242                       # number of overall hits
system.l2.overall_hits::total                    9322                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus4.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus5.data            8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus6.data            4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus7.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 16                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus4.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus5.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus6.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus7.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                4                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus4.data         1736                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus5.data          541                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus6.data         6136                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8413                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus4.inst         1913                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus5.inst          524                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus6.inst         1716                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4153                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus4.data         1538                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus5.data          763                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus6.data         3195                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            5496                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus4.inst         1913                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data         3274                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst          524                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data         1304                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst         1716                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data         9331                       # number of demand (read+write) misses
system.l2.demand_misses::total                  18062                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus4.inst         1913                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data         3274                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst          524                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data         1304                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst         1716                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data         9331                       # number of overall misses
system.l2.overall_misses::total                 18062                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        12389                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        12389                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         5132                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         5132                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus4.data           81                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus5.data           11                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus6.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus7.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               99                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus4.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus5.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus6.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus7.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data         1976                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data          608                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data         6666                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9250                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus4.inst         2443                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus5.inst         1247                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus6.inst         4453                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           8143                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus4.data         2572                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus5.data         1511                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus6.data         5907                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          9991                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.data            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst         2443                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data         4548                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst         1247                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data         2119                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst         4453                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data        12573                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                27384                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst         2443                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data         4548                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst         1247                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data         2119                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst         4453                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data        12573                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               27384                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus4.data     0.024691                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus5.data     0.727273                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus6.data     0.800000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.161616                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus4.data     0.878543                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus5.data     0.889803                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus6.data     0.920492                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.909514                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus4.inst     0.783054                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus5.inst     0.420209                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus6.inst     0.385358                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.510009                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus4.data     0.597978                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus5.data     0.504964                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus6.data     0.540884                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.550095                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.783054                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.719877                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.420209                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.615385                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.385358                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.742146                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.659582                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.783054                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.719877                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.420209                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.615385                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.385358                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.742146                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.659582                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 9291                       # number of writebacks
system.l2.writebacks::total                      9291                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp               9649                       # Transaction distribution
system.membus.trans_dist::WriteReq                 18                       # Transaction distribution
system.membus.trans_dist::WriteResp                18                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         9291                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7119                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              130                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             66                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              23                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8646                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8410                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          9649                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave           36                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        52983                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        53019                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  53019                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1750400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1750544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1750544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             34919                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   34919    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               34919                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.data_hits                 141                       # DTB hits
system.switch_cpus0.dtb.data_misses                 0                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus0.itb.fetch_misses                0                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles              4526788689                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts                370                       # Number of instructions committed
system.switch_cpus0.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts                 351                       # number of integer instructions
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs                  142                       # number of memory refs
system.switch_cpus0.num_load_insts                 82                       # Number of load instructions
system.switch_cpus0.num_store_insts                60                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      4524443153.236648                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      2345535.763352                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.000518                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.999482                       # Percentage of idle cycles
system.switch_cpus0.Branches                       48                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total               370                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.data_hits                 141                       # DTB hits
system.switch_cpus1.dtb.data_misses                 0                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus1.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus1.itb.fetch_misses                0                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles              4526788774                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts                370                       # Number of instructions committed
system.switch_cpus1.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus1.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts                 351                       # number of integer instructions
system.switch_cpus1.num_fp_insts                    0                       # number of float instructions
system.switch_cpus1.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs                  142                       # number of memory refs
system.switch_cpus1.num_load_insts                 82                       # Number of load instructions
system.switch_cpus1.num_store_insts                60                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      4524443238.192606                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      2345535.807394                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.000518                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.999482                       # Percentage of idle cycles
system.switch_cpus1.Branches                       48                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total               370                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.data_hits                 141                       # DTB hits
system.switch_cpus2.dtb.data_misses                 0                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus2.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus2.itb.fetch_misses                0                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles              4526788859                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts                370                       # Number of instructions committed
system.switch_cpus2.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus2.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts                 351                       # number of integer instructions
system.switch_cpus2.num_fp_insts                    0                       # number of float instructions
system.switch_cpus2.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs                  142                       # number of memory refs
system.switch_cpus2.num_load_insts                 82                       # Number of load instructions
system.switch_cpus2.num_store_insts                60                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      4524443323.148563                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      2345535.851437                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.000518                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.999482                       # Percentage of idle cycles
system.switch_cpus2.Branches                       48                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total               370                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.data_hits                 141                       # DTB hits
system.switch_cpus3.dtb.data_misses                 0                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus3.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus3.itb.fetch_misses                0                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles              4526788944                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts                370                       # Number of instructions committed
system.switch_cpus3.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus3.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts                 351                       # number of integer instructions
system.switch_cpus3.num_fp_insts                    0                       # number of float instructions
system.switch_cpus3.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs                  142                       # number of memory refs
system.switch_cpus3.num_load_insts                 82                       # Number of load instructions
system.switch_cpus3.num_store_insts                60                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      4524443408.104521                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      2345535.895479                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.000518                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.999482                       # Percentage of idle cycles
system.switch_cpus3.Branches                       48                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total               370                       # Class of executed instruction
system.switch_cpus4.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus4.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus4.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus4.dtb.read_hits               34005                       # DTB read hits
system.switch_cpus4.dtb.read_misses                90                       # DTB read misses
system.switch_cpus4.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.dtb.read_accesses            8140                       # DTB read accesses
system.switch_cpus4.dtb.write_hits              28395                       # DTB write hits
system.switch_cpus4.dtb.write_misses               15                       # DTB write misses
system.switch_cpus4.dtb.write_acv                   7                       # DTB write access violations
system.switch_cpus4.dtb.write_accesses           4611                       # DTB write accesses
system.switch_cpus4.dtb.data_hits               62400                       # DTB hits
system.switch_cpus4.dtb.data_misses               105                       # DTB misses
system.switch_cpus4.dtb.data_acv                    7                       # DTB access violations
system.switch_cpus4.dtb.data_accesses           12751                       # DTB accesses
system.switch_cpus4.itb.fetch_hits              43548                       # ITB hits
system.switch_cpus4.itb.fetch_misses               94                       # ITB misses
system.switch_cpus4.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.itb.fetch_accesses          43642                       # ITB accesses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.data_hits                   0                       # DTB hits
system.switch_cpus4.itb.data_misses                 0                       # DTB misses
system.switch_cpus4.itb.data_acv                    0                       # DTB access violations
system.switch_cpus4.itb.data_accesses               0                       # DTB accesses
system.switch_cpus4.numCycles                  302381                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus4.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus4.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus4.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_good::kernel            0                      
system.switch_cpus4.kern.mode_good::user            0                      
system.switch_cpus4.kern.mode_good::idle            0                      
system.switch_cpus4.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus4.committedInsts             166889                       # Number of instructions committed
system.switch_cpus4.committedOps               166889                       # Number of ops (including micro ops) committed
system.switch_cpus4.num_int_alu_accesses       161135                       # Number of integer alu accesses
system.switch_cpus4.num_fp_alu_accesses           245                       # Number of float alu accesses
system.switch_cpus4.num_func_calls               4181                       # number of times a function call or return occured
system.switch_cpus4.num_conditional_control_insts        17281                       # number of instructions that are conditional controls
system.switch_cpus4.num_int_insts              161135                       # number of integer instructions
system.switch_cpus4.num_fp_insts                  245                       # number of float instructions
system.switch_cpus4.num_int_register_reads       222302                       # number of times the integer registers were read
system.switch_cpus4.num_int_register_writes       113823                       # number of times the integer registers were written
system.switch_cpus4.num_fp_register_reads          119                       # number of times the floating registers were read
system.switch_cpus4.num_fp_register_writes          102                       # number of times the floating registers were written
system.switch_cpus4.num_mem_refs                62664                       # number of memory refs
system.switch_cpus4.num_load_insts              34209                       # Number of load instructions
system.switch_cpus4.num_store_insts             28455                       # Number of store instructions
system.switch_cpus4.num_idle_cycles      231432.890849                       # Number of idle cycles
system.switch_cpus4.num_busy_cycles      70948.109151                       # Number of busy cycles
system.switch_cpus4.not_idle_fraction        0.234632                       # Percentage of non-idle cycles
system.switch_cpus4.idle_fraction            0.765368                       # Percentage of idle cycles
system.switch_cpus4.Branches                    22753                       # Number of branches fetched
system.switch_cpus4.op_class::No_OpClass         2812      1.68%      1.68% # Class of executed instruction
system.switch_cpus4.op_class::IntAlu            96893     58.02%     59.70% # Class of executed instruction
system.switch_cpus4.op_class::IntMult             153      0.09%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::IntDiv                0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::FloatAdd             30      0.02%     59.81% # Class of executed instruction
system.switch_cpus4.op_class::FloatCmp              0      0.00%     59.81% # Class of executed instruction
system.switch_cpus4.op_class::FloatCvt              0      0.00%     59.81% # Class of executed instruction
system.switch_cpus4.op_class::FloatMult             0      0.00%     59.81% # Class of executed instruction
system.switch_cpus4.op_class::FloatDiv              0      0.00%     59.81% # Class of executed instruction
system.switch_cpus4.op_class::FloatSqrt             0      0.00%     59.81% # Class of executed instruction
system.switch_cpus4.op_class::SimdAdd               0      0.00%     59.81% # Class of executed instruction
system.switch_cpus4.op_class::SimdAddAcc            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus4.op_class::SimdAlu               0      0.00%     59.81% # Class of executed instruction
system.switch_cpus4.op_class::SimdCmp               0      0.00%     59.81% # Class of executed instruction
system.switch_cpus4.op_class::SimdCvt               0      0.00%     59.81% # Class of executed instruction
system.switch_cpus4.op_class::SimdMisc              0      0.00%     59.81% # Class of executed instruction
system.switch_cpus4.op_class::SimdMult              0      0.00%     59.81% # Class of executed instruction
system.switch_cpus4.op_class::SimdMultAcc            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus4.op_class::SimdShift             0      0.00%     59.81% # Class of executed instruction
system.switch_cpus4.op_class::SimdShiftAcc            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus4.op_class::SimdSqrt              0      0.00%     59.81% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAdd            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAlu            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCmp            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCvt            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatDiv            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMisc            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMult            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMultAcc            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatSqrt            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus4.op_class::MemRead           35162     21.05%     80.87% # Class of executed instruction
system.switch_cpus4.op_class::MemWrite          28735     17.21%     98.07% # Class of executed instruction
system.switch_cpus4.op_class::IprAccess          3216      1.93%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::total            167001                       # Class of executed instruction
system.switch_cpus5.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus5.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus5.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus5.dtb.read_hits               24226                       # DTB read hits
system.switch_cpus5.dtb.read_misses               326                       # DTB read misses
system.switch_cpus5.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus5.dtb.read_accesses            1824                       # DTB read accesses
system.switch_cpus5.dtb.write_hits              13749                       # DTB write hits
system.switch_cpus5.dtb.write_misses               38                       # DTB write misses
system.switch_cpus5.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus5.dtb.write_accesses            875                       # DTB write accesses
system.switch_cpus5.dtb.data_hits               37975                       # DTB hits
system.switch_cpus5.dtb.data_misses               364                       # DTB misses
system.switch_cpus5.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus5.dtb.data_accesses            2699                       # DTB accesses
system.switch_cpus5.itb.fetch_hits              23180                       # ITB hits
system.switch_cpus5.itb.fetch_misses              125                       # ITB misses
system.switch_cpus5.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.itb.fetch_accesses          23305                       # ITB accesses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.data_hits                   0                       # DTB hits
system.switch_cpus5.itb.data_misses                 0                       # DTB misses
system.switch_cpus5.itb.data_acv                    0                       # DTB access violations
system.switch_cpus5.itb.data_accesses               0                       # DTB accesses
system.switch_cpus5.numCycles              4526789313                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus5.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus5.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus5.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_good::kernel            0                      
system.switch_cpus5.kern.mode_good::user            0                      
system.switch_cpus5.kern.mode_good::idle            0                      
system.switch_cpus5.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus5.committedInsts             137673                       # Number of instructions committed
system.switch_cpus5.committedOps               137673                       # Number of ops (including micro ops) committed
system.switch_cpus5.num_int_alu_accesses       132365                       # Number of integer alu accesses
system.switch_cpus5.num_fp_alu_accesses           296                       # Number of float alu accesses
system.switch_cpus5.num_func_calls               2735                       # number of times a function call or return occured
system.switch_cpus5.num_conditional_control_insts        16762                       # number of instructions that are conditional controls
system.switch_cpus5.num_int_insts              132365                       # number of integer instructions
system.switch_cpus5.num_fp_insts                  296                       # number of float instructions
system.switch_cpus5.num_int_register_reads       175481                       # number of times the integer registers were read
system.switch_cpus5.num_int_register_writes       100538                       # number of times the integer registers were written
system.switch_cpus5.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus5.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus5.num_mem_refs                39083                       # number of memory refs
system.switch_cpus5.num_load_insts              25110                       # Number of load instructions
system.switch_cpus5.num_store_insts             13973                       # Number of store instructions
system.switch_cpus5.num_idle_cycles      3648446434.970685                       # Number of idle cycles
system.switch_cpus5.num_busy_cycles      878342878.029316                       # Number of busy cycles
system.switch_cpus5.not_idle_fraction        0.194032                       # Percentage of non-idle cycles
system.switch_cpus5.idle_fraction            0.805968                       # Percentage of idle cycles
system.switch_cpus5.Branches                    20539                       # Number of branches fetched
system.switch_cpus5.op_class::No_OpClass         2817      2.04%      2.04% # Class of executed instruction
system.switch_cpus5.op_class::IntAlu            88614     64.19%     66.23% # Class of executed instruction
system.switch_cpus5.op_class::IntMult              87      0.06%     66.29% # Class of executed instruction
system.switch_cpus5.op_class::IntDiv                0      0.00%     66.29% # Class of executed instruction
system.switch_cpus5.op_class::FloatAdd             24      0.02%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::FloatCmp              0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::FloatCvt              0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::FloatMult             0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::FloatDiv              3      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::FloatSqrt             0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdAdd               0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdAddAcc            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdAlu               0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdCmp               0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdCvt               0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdMisc              0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdMult              0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdMultAcc            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdShift             0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdShiftAcc            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdSqrt              0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAdd            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAlu            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCmp            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCvt            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatDiv            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMisc            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMult            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMultAcc            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatSqrt            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::MemRead           26152     18.94%     85.25% # Class of executed instruction
system.switch_cpus5.op_class::MemWrite          13983     10.13%     95.38% # Class of executed instruction
system.switch_cpus5.op_class::IprAccess          6378      4.62%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::total            138058                       # Class of executed instruction
system.switch_cpus6.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus6.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus6.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus6.dtb.read_hits               83062                       # DTB read hits
system.switch_cpus6.dtb.read_misses               372                       # DTB read misses
system.switch_cpus6.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.dtb.read_accesses           34074                       # DTB read accesses
system.switch_cpus6.dtb.write_hits              88118                       # DTB write hits
system.switch_cpus6.dtb.write_misses              106                       # DTB write misses
system.switch_cpus6.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus6.dtb.write_accesses          15516                       # DTB write accesses
system.switch_cpus6.dtb.data_hits              171180                       # DTB hits
system.switch_cpus6.dtb.data_misses               478                       # DTB misses
system.switch_cpus6.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus6.dtb.data_accesses           49590                       # DTB accesses
system.switch_cpus6.itb.fetch_hits             161949                       # ITB hits
system.switch_cpus6.itb.fetch_misses              152                       # ITB misses
system.switch_cpus6.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.itb.fetch_accesses         162101                       # ITB accesses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.data_hits                   0                       # DTB hits
system.switch_cpus6.itb.data_misses                 0                       # DTB misses
system.switch_cpus6.itb.data_acv                    0                       # DTB access violations
system.switch_cpus6.itb.data_accesses               0                       # DTB accesses
system.switch_cpus6.numCycles              4527198804                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus6.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus6.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus6.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_good::kernel            0                      
system.switch_cpus6.kern.mode_good::user            0                      
system.switch_cpus6.kern.mode_good::idle            0                      
system.switch_cpus6.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus6.committedInsts             452774                       # Number of instructions committed
system.switch_cpus6.committedOps               452774                       # Number of ops (including micro ops) committed
system.switch_cpus6.num_int_alu_accesses       435806                       # Number of integer alu accesses
system.switch_cpus6.num_fp_alu_accesses          3618                       # Number of float alu accesses
system.switch_cpus6.num_func_calls               8571                       # number of times a function call or return occured
system.switch_cpus6.num_conditional_control_insts        47490                       # number of instructions that are conditional controls
system.switch_cpus6.num_int_insts              435806                       # number of integer instructions
system.switch_cpus6.num_fp_insts                 3618                       # number of float instructions
system.switch_cpus6.num_int_register_reads       626716                       # number of times the integer registers were read
system.switch_cpus6.num_int_register_writes       295963                       # number of times the integer registers were written
system.switch_cpus6.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus6.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus6.num_mem_refs               172298                       # number of memory refs
system.switch_cpus6.num_load_insts              83902                       # Number of load instructions
system.switch_cpus6.num_store_insts             88396                       # Number of store instructions
system.switch_cpus6.num_idle_cycles      1644865381.340940                       # Number of idle cycles
system.switch_cpus6.num_busy_cycles      2882333422.659060                       # Number of busy cycles
system.switch_cpus6.not_idle_fraction        0.636670                       # Percentage of non-idle cycles
system.switch_cpus6.idle_fraction            0.363330                       # Percentage of idle cycles
system.switch_cpus6.Branches                    58939                       # Number of branches fetched
system.switch_cpus6.op_class::No_OpClass         9717      2.14%      2.14% # Class of executed instruction
system.switch_cpus6.op_class::IntAlu           258002     56.92%     59.07% # Class of executed instruction
system.switch_cpus6.op_class::IntMult             513      0.11%     59.18% # Class of executed instruction
system.switch_cpus6.op_class::IntDiv                0      0.00%     59.18% # Class of executed instruction
system.switch_cpus6.op_class::FloatAdd           1172      0.26%     59.44% # Class of executed instruction
system.switch_cpus6.op_class::FloatCmp              0      0.00%     59.44% # Class of executed instruction
system.switch_cpus6.op_class::FloatCvt              0      0.00%     59.44% # Class of executed instruction
system.switch_cpus6.op_class::FloatMult             0      0.00%     59.44% # Class of executed instruction
system.switch_cpus6.op_class::FloatDiv            227      0.05%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::FloatSqrt             0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdAdd               0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdAddAcc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdAlu               0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdCmp               0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdCvt               0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdMisc              0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdMult              0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdMultAcc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdShift             0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdShiftAcc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdSqrt              0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAdd            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAlu            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCmp            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCvt            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatDiv            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMisc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMult            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMultAcc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatSqrt            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::MemRead           86156     19.01%     78.50% # Class of executed instruction
system.switch_cpus6.op_class::MemWrite          88467     19.52%     98.01% # Class of executed instruction
system.switch_cpus6.op_class::IprAccess          9003      1.99%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::total            453257                       # Class of executed instruction
system.switch_cpus7.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus7.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus7.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus7.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.data_hits                 141                       # DTB hits
system.switch_cpus7.dtb.data_misses                 0                       # DTB misses
system.switch_cpus7.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus7.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus7.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus7.itb.fetch_misses                0                       # ITB misses
system.switch_cpus7.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.data_hits                   0                       # DTB hits
system.switch_cpus7.itb.data_misses                 0                       # DTB misses
system.switch_cpus7.itb.data_acv                    0                       # DTB access violations
system.switch_cpus7.itb.data_accesses               0                       # DTB accesses
system.switch_cpus7.numCycles              4526789199                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus7.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus7.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus7.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_good::kernel            0                      
system.switch_cpus7.kern.mode_good::user            0                      
system.switch_cpus7.kern.mode_good::idle            0                      
system.switch_cpus7.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus7.committedInsts                370                       # Number of instructions committed
system.switch_cpus7.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus7.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus7.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus7.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus7.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus7.num_int_insts                 351                       # number of integer instructions
system.switch_cpus7.num_fp_insts                    0                       # number of float instructions
system.switch_cpus7.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus7.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus7.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus7.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus7.num_mem_refs                  142                       # number of memory refs
system.switch_cpus7.num_load_insts                 82                       # Number of load instructions
system.switch_cpus7.num_store_insts                60                       # Number of store instructions
system.switch_cpus7.num_idle_cycles      4524443662.972394                       # Number of idle cycles
system.switch_cpus7.num_busy_cycles      2345536.027606                       # Number of busy cycles
system.switch_cpus7.not_idle_fraction        0.000518                       # Percentage of non-idle cycles
system.switch_cpus7.idle_fraction            0.999482                       # Percentage of idle cycles
system.switch_cpus7.Branches                       48                       # Number of branches fetched
system.switch_cpus7.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus7.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus7.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus7.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::total               370                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests        56276                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        24859                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         8925                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           2695                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1141                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         1554                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp             18786                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                18                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp               18                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        12389                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         5132                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            5290                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             210                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            66                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            276                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9486                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9486                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          8143                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        10643                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side           15                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side           16                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side           15                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side         6568                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side        14459                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side         3038                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side         6275                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side        11812                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side        37709                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side           22                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 79943                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side          392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side       264000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side       505488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side       114624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side       213528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side       470976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side      1360704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side          392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2930896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           19005                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            75299                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.536368                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           1.443662                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  61582     81.78%     81.78% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4818      6.40%     88.18% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   2746      3.65%     91.83% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1704      2.26%     94.09% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   1385      1.84%     95.93% # Request fanout histogram
system.tol2bus.snoop_fanout::5                    676      0.90%     96.83% # Request fanout histogram
system.tol2bus.snoop_fanout::6                    718      0.95%     97.78% # Request fanout histogram
system.tol2bus.snoop_fanout::7                   1622      2.15%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::8                     48      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              8                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              75299                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001809                       # Number of seconds simulated
sim_ticks                                  1809287000                       # Number of ticks simulated
final_tick                               2265765374500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               90950847                       # Simulator instruction rate (inst/s)
host_op_rate                                 90950107                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1147682410                       # Simulator tick rate (ticks/s)
host_mem_usage                                 780196                       # Number of bytes of host memory used
host_seconds                                     1.58                       # Real time elapsed on the host
sim_insts                                   143379044                       # Number of instructions simulated
sim_ops                                     143379044                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst       138176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data       255424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst        56064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data       103872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst       453632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data      1891328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst        14592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data        17536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.data           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.inst          576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.data          768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.inst         1344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.data         1920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus7.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus7.data         1472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2937792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst       138176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst        56064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst       453632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst        14592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus5.inst          576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus6.inst         1344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus7.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        665408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      3597440                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3597440                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         2159                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data         3991                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst          876                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data         1623                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst         7088                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data        29552                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst          228                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data          274                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.data           12                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.data           30                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus7.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus7.data           23                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               45903                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         56210                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              56210                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst     76370416                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    141173844                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst     30986792                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data     57410461                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst    250724180                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data   1045344382                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst      8065055                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data      9692216                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.data        35373                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.inst       318357                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.data       424477                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.inst       742834                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.data      1061192                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus7.inst       565969                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus7.data       813580                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1623729126                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst     76370416                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst     30986792                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst    250724180                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst      8065055                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus5.inst       318357                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus6.inst       742834                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus7.inst       565969                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        367773604                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      1988319156                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1988319156                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      1988319156                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst     76370416                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    141173844                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst     30986792                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data     57410461                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst    250724180                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data   1045344382                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst      8065055                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data      9692216                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.data        35373                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.inst       318357                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.data       424477                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.inst       742834                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.data      1061192                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus7.inst       565969                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus7.data       813580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3612048282                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       7                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      1471                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     494     43.11%     43.11% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                    104      9.08%     52.18% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      2      0.17%     52.36% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.09%     52.44% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    545     47.56%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                1146                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      494     45.11%     45.11% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                     104      9.50%     54.61% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       2      0.18%     54.79% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.09%     54.89% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     494     45.11%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 1095                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0              1739661000     96.14%     96.14% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                7800000      0.43%     96.58% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                  98000      0.01%     96.58% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.01%     96.59% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               61700500      3.41%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total          1809424000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.906422                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.955497                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu0.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     3                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    1      0.09%      0.09% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   15      1.40%      1.49% # number of callpals executed
system.cpu0.kern.callpal::tbi                       2      0.19%      1.67% # number of callpals executed
system.cpu0.kern.callpal::swpipl                  912     84.84%     86.51% # number of callpals executed
system.cpu0.kern.callpal::rdps                      7      0.65%     87.16% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.09%     87.26% # number of callpals executed
system.cpu0.kern.callpal::rti                     127     11.81%     99.07% # number of callpals executed
system.cpu0.kern.callpal::callsys                   9      0.84%     99.91% # number of callpals executed
system.cpu0.kern.callpal::imb                       1      0.09%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  1075                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              145                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 22                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 23                      
system.cpu0.kern.mode_good::user                   22                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.158621                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.269461                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel          69476000     27.74%     27.74% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user           181008500     72.26%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      15                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements             5968                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          504.375007                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             189501                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             5968                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            31.752849                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   504.375007                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.985107                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.985107                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          501                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          492                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.978516                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           457189                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          457189                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       131050                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         131050                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        85827                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         85827                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1291                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1291                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1267                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1267                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       216877                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          216877                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       216877                       # number of overall hits
system.cpu0.dcache.overall_hits::total         216877                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         3415                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         3415                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         2589                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2589                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          110                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          110                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           25                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           25                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         6004                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          6004                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         6004                       # number of overall misses
system.cpu0.dcache.overall_misses::total         6004                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       134465                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       134465                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        88416                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        88416                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1401                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1401                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1292                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1292                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       222881                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       222881                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       222881                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       222881                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.025397                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.025397                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.029282                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.029282                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.078515                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.078515                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.019350                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.019350                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.026938                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.026938                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.026938                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.026938                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         3765                       # number of writebacks
system.cpu0.dcache.writebacks::total             3765                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             3051                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.999812                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             652418                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             3051                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           213.837430                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst     0.112594                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.887218                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.000220                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.999780                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          483                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          1299711                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         1299711                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       645276                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         645276                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       645276                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          645276                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       645276                       # number of overall hits
system.cpu0.icache.overall_hits::total         645276                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         3053                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         3053                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         3053                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          3053                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         3053                       # number of overall misses
system.cpu0.icache.overall_misses::total         3053                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       648329                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       648329                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       648329                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       648329                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       648329                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       648329                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.004709                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.004709                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.004709                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.004709                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.004709                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.004709                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks         3051                       # number of writebacks
system.cpu0.icache.writebacks::total             3051                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       7                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       874                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     121     44.81%     44.81% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      2      0.74%     45.56% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      2      0.74%     46.30% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    145     53.70%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 270                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      121     49.59%     49.59% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       2      0.82%     50.41% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       2      0.82%     51.23% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     119     48.77%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  244                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0              1866205000     99.49%     99.49% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                  98000      0.01%     99.49% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 321000      0.02%     99.51% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31                9223500      0.49%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total          1875847500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.820690                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.903704                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::swpctx                   58     16.81%     16.81% # number of callpals executed
system.cpu1.kern.callpal::tbi                       4      1.16%     17.97% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  194     56.23%     74.20% # number of callpals executed
system.cpu1.kern.callpal::rdps                      7      2.03%     76.23% # number of callpals executed
system.cpu1.kern.callpal::rti                      72     20.87%     97.10% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      2.61%     99.71% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.29%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   345                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              124                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 68                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  6                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 69                      
system.cpu1.kern.mode_good::user                   68                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.556452                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.166667                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.696970                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel          68143500      4.90%      4.90% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user             9088000      0.65%      5.55% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle          1313157000     94.45%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements             2505                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          424.952714                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              35949                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             2505                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.350898                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data    53.681292                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   371.271422                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.104846                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.725139                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.829986                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          419                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          418                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.818359                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            90641                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           90641                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        25386                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          25386                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        14998                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         14998                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          446                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          446                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          468                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          468                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data        40384                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           40384                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data        40384                       # number of overall hits
system.cpu1.dcache.overall_hits::total          40384                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         1833                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         1833                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          800                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          800                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data           47                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           47                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           18                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           18                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         2633                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          2633                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         2633                       # number of overall misses
system.cpu1.dcache.overall_misses::total         2633                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        27219                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        27219                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        15798                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        15798                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          493                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          493                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          486                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          486                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data        43017                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        43017                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data        43017                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        43017                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.067343                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.067343                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.050639                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.050639                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.095335                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.095335                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.037037                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.037037                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.061208                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.061208                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.061208                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.061208                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1304                       # number of writebacks
system.cpu1.dcache.writebacks::total             1304                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             1772                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             148819                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             1772                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            83.983634                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst    91.790786                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   420.209214                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.179279                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.820721                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          508                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           309940                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          309940                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       152312                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         152312                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       152312                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          152312                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       152312                       # number of overall hits
system.cpu1.icache.overall_hits::total         152312                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         1772                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         1772                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         1772                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          1772                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         1772                       # number of overall misses
system.cpu1.icache.overall_misses::total         1772                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       154084                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       154084                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       154084                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       154084                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       154084                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       154084                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.011500                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.011500                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.011500                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.011500                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.011500                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.011500                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         1772                       # number of writebacks
system.cpu1.icache.writebacks::total             1772                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     106                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                      6548                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    1652     38.74%     38.74% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                     32      0.75%     39.49% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                      2      0.05%     39.54% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   2578     60.46%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                4264                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     1649     49.49%     49.49% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                      32      0.96%     50.45% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                       2      0.06%     50.51% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    1649     49.49%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 3332                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0              1704037000     84.55%     84.55% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                2288000      0.11%     84.67% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                  98000      0.00%     84.67% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31              308885500     15.33%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total          2015308500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.998184                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.639643                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.781426                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::3                         3      4.35%      4.35% # number of syscalls executed
system.cpu2.kern.syscall::4                         4      5.80%     10.14% # number of syscalls executed
system.cpu2.kern.syscall::17                       25     36.23%     46.38% # number of syscalls executed
system.cpu2.kern.syscall::19                        3      4.35%     50.72% # number of syscalls executed
system.cpu2.kern.syscall::45                        2      2.90%     53.62% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      1.45%     55.07% # number of syscalls executed
system.cpu2.kern.syscall::71                       28     40.58%     95.65% # number of syscalls executed
system.cpu2.kern.syscall::144                       1      1.45%     97.10% # number of syscalls executed
system.cpu2.kern.syscall::256                       1      1.45%     98.55% # number of syscalls executed
system.cpu2.kern.syscall::257                       1      1.45%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    69                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    8      0.16%      0.16% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  134      2.65%      2.80% # number of callpals executed
system.cpu2.kern.callpal::tbi                       3      0.06%      2.86% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 3856     76.12%     78.98% # number of callpals executed
system.cpu2.kern.callpal::rdps                    167      3.30%     82.27% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.02%     82.29% # number of callpals executed
system.cpu2.kern.callpal::rti                     374      7.38%     89.68% # number of callpals executed
system.cpu2.kern.callpal::callsys                  81      1.60%     91.28% # number of callpals executed
system.cpu2.kern.callpal::imb                       1      0.02%     91.29% # number of callpals executed
system.cpu2.kern.callpal::rdunique                440      8.69%     99.98% # number of callpals executed
system.cpu2.kern.callpal::wrunique                  1      0.02%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                  5066                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              507                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                338                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                337                      
system.cpu2.kern.mode_good::user                  338                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.664694                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.798817                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel        2249928000     80.41%     80.41% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user           548017500     19.59%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     134                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements            50575                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          453.803232                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs             843092                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            50575                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            16.670133                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data    23.209989                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   430.593243                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.045332                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.841002                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.886334                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          342                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          166                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          1849410                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         1849410                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       413743                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         413743                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       420282                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        420282                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         6663                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         6663                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         7288                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         7288                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       834025                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          834025                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       834025                       # number of overall hits
system.cpu2.dcache.overall_hits::total         834025                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        21084                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        21084                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data        29367                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        29367                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data          709                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          709                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data           60                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           60                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        50451                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         50451                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        50451                       # number of overall misses
system.cpu2.dcache.overall_misses::total        50451                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       434827                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       434827                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       449649                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       449649                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         7372                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         7372                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         7348                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         7348                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       884476                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       884476                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       884476                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       884476                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.048488                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.048488                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.065311                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.065311                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.096175                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.096175                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.008165                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.008165                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.057041                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.057041                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.057041                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.057041                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        36331                       # number of writebacks
system.cpu2.dcache.writebacks::total            36331                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements            45578                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            2405535                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            45578                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            52.778424                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst    68.770037                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   443.229963                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.134316                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.865684                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          286                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          184                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          5616276                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         5616276                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      2739771                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        2739771                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      2739771                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         2739771                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      2739771                       # number of overall hits
system.cpu2.icache.overall_hits::total        2739771                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst        45578                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        45578                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst        45578                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         45578                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst        45578                       # number of overall misses
system.cpu2.icache.overall_misses::total        45578                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      2785349                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      2785349                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      2785349                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      2785349                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      2785349                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      2785349                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.016363                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.016363                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.016363                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.016363                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.016363                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.016363                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks        45578                       # number of writebacks
system.cpu2.icache.writebacks::total            45578                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       7                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                       103                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                      32     35.56%     35.56% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                      2      2.22%     37.78% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      2      2.22%     40.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                     54     60.00%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                  90                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                       32     48.48%     48.48% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                       2      3.03%     51.52% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       2      3.03%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                      30     45.45%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                   66                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0              1870075500     99.70%     99.70% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                  98000      0.01%     99.71% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 330500      0.02%     99.72% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31                5167500      0.28%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total          1875671500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.555556                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.733333                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.callpal::swpctx                    3      3.12%      3.12% # number of callpals executed
system.cpu3.kern.callpal::swpipl                   82     85.42%     88.54% # number of callpals executed
system.cpu3.kern.callpal::rdps                      7      7.29%     95.83% # number of callpals executed
system.cpu3.kern.callpal::rti                       4      4.17%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                    96                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel                7                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                  0                      
system.cpu3.kern.mode_good::user                    0                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu3.kern.swap_context                       3                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements              529                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          410.819404                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs              10737                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs              529                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            20.296786                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   156.596256                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   254.223148                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.305852                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.496530                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.802382                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          399                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          398                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.779297                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses            16893                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses           16893                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data         3967                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total           3967                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data         3399                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total          3399                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data           40                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total           40                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data           44                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           44                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data         7366                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total            7366                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data         7366                       # number of overall hits
system.cpu3.dcache.overall_hits::total           7366                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data          398                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total          398                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          249                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          249                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data           21                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           21                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           14                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           14                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data          647                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total           647                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data          647                       # number of overall misses
system.cpu3.dcache.overall_misses::total          647                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data         4365                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total         4365                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data         3648                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total         3648                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data           61                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total           61                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data           58                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total           58                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data         8013                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total         8013                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data         8013                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total         8013                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.091180                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.091180                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.068257                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.068257                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.344262                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.344262                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.241379                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.241379                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.080744                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.080744                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.080744                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.080744                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          258                       # number of writebacks
system.cpu3.dcache.writebacks::total              258                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             1012                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs              57639                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             1012                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            56.955534                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   100.992250                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   411.007750                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.197250                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.802750                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          499                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses            47982                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses           47982                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst        22473                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          22473                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst        22473                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           22473                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst        22473                       # number of overall hits
system.cpu3.icache.overall_hits::total          22473                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         1012                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         1012                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         1012                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          1012                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         1012                       # number of overall misses
system.cpu3.icache.overall_misses::total         1012                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst        23485                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        23485                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst        23485                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        23485                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst        23485                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        23485                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.043091                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.043091                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.043091                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.043091                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.043091                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.043091                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks         1012                       # number of writebacks
system.cpu3.icache.writebacks::total             1012                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.fetch_hits                          0                       # ITB hits
system.cpu4.dtb.fetch_misses                        0                       # ITB misses
system.cpu4.dtb.fetch_acv                           0                       # ITB acv
system.cpu4.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.read_acv                            0                       # DTB read access violations
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.write_acv                           0                       # DTB write access violations
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.data_hits                           0                       # DTB hits
system.cpu4.dtb.data_misses                         0                       # DTB misses
system.cpu4.dtb.data_acv                            0                       # DTB access violations
system.cpu4.dtb.data_accesses                       0                       # DTB accesses
system.cpu4.itb.fetch_hits                          0                       # ITB hits
system.cpu4.itb.fetch_misses                        0                       # ITB misses
system.cpu4.itb.fetch_acv                           0                       # ITB acv
system.cpu4.itb.fetch_accesses                      0                       # ITB accesses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.read_acv                            0                       # DTB read access violations
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.write_acv                           0                       # DTB write access violations
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.data_hits                           0                       # DTB hits
system.cpu4.itb.data_misses                         0                       # DTB misses
system.cpu4.itb.data_acv                            0                       # DTB access violations
system.cpu4.itb.data_accesses                       0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu4.kern.inst.hwrei                        40                       # number of hwrei instructions executed
system.cpu4.kern.ipl_count::0                       9     25.00%     25.00% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::22                      2      5.56%     30.56% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::30                      1      2.78%     33.33% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::31                     24     66.67%    100.00% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::total                  36                       # number of times we switched to this ipl
system.cpu4.kern.ipl_good::0                        9     45.00%     45.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::22                       2     10.00%     55.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::30                       1      5.00%     60.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::31                       8     40.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::total                   20                       # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_ticks::0              1874255500     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::22                  98000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::30                 164500      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::31                1126000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::total          1875644000                       # number of cycles we spent at this ipl
system.cpu4.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::31                0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::total             0.555556                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.callpal::swpipl                   30     81.08%     81.08% # number of callpals executed
system.cpu4.kern.callpal::rdps                      4     10.81%     91.89% # number of callpals executed
system.cpu4.kern.callpal::rti                       3      8.11%    100.00% # number of callpals executed
system.cpu4.kern.callpal::total                    37                       # number of callpals executed
system.cpu4.kern.mode_switch::kernel                3                       # number of protection mode switches
system.cpu4.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu4.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu4.kern.mode_good::kernel                  0                      
system.cpu4.kern.mode_good::user                    0                      
system.cpu4.kern.mode_good::idle                    0                      
system.cpu4.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu4.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu4.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu4.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu4.op_class::IntMult                       0                       # Class of executed instruction
system.cpu4.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu4.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu4.op_class::MemRead                       0                       # Class of executed instruction
system.cpu4.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu4.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu4.op_class::total                         0                       # Class of executed instruction
system.cpu4.dcache.tags.replacements                6                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          345.023406                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs                  9                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs                6                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs             1.500000                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::switch_cpus4.data   345.023406                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::switch_cpus4.data     0.673874                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.673874                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          345                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3          344                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.673828                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses             2430                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses            2430                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data          752                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total            752                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data          409                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total           409                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data           11                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total           11                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data            5                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total            5                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data         1161                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total            1161                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data         1161                       # number of overall hits
system.cpu4.dcache.overall_hits::total           1161                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data           13                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total           13                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data            8                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total            8                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::switch_cpus4.data            2                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::switch_cpus4.data            7                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total            7                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data           21                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total            21                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data           21                       # number of overall misses
system.cpu4.dcache.overall_misses::total           21                       # number of overall misses
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data          765                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total          765                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data          417                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total          417                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data           13                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total           13                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data         1182                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total         1182                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data         1182                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total         1182                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.016993                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.016993                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.019185                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.019185                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::switch_cpus4.data     0.153846                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.153846                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::switch_cpus4.data     0.583333                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.583333                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.017766                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.017766                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.017766                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.017766                       # miss rate for overall accesses
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu4.dcache.writebacks::total                1                       # number of writebacks
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements                0                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst            1                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_blocks::switch_cpus4.inst          511                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.001953                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::switch_cpus4.inst     0.998047                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3          512                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses             6950                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses            6950                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst         3475                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total           3475                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst         3475                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total            3475                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst         3475                       # number of overall hits
system.cpu4.icache.overall_hits::total           3475                       # number of overall hits
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst         3475                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total         3475                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst         3475                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total         3475                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst         3475                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total         3475                       # number of overall (read+write) accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.fetch_hits                          0                       # ITB hits
system.cpu5.dtb.fetch_misses                        0                       # ITB misses
system.cpu5.dtb.fetch_acv                           0                       # ITB acv
system.cpu5.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.read_acv                            0                       # DTB read access violations
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.write_acv                           0                       # DTB write access violations
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.data_hits                           0                       # DTB hits
system.cpu5.dtb.data_misses                         0                       # DTB misses
system.cpu5.dtb.data_acv                            0                       # DTB access violations
system.cpu5.dtb.data_accesses                       0                       # DTB accesses
system.cpu5.itb.fetch_hits                          0                       # ITB hits
system.cpu5.itb.fetch_misses                        0                       # ITB misses
system.cpu5.itb.fetch_acv                           0                       # ITB acv
system.cpu5.itb.fetch_accesses                      0                       # ITB accesses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.read_acv                            0                       # DTB read access violations
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.write_acv                           0                       # DTB write access violations
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.data_hits                           0                       # DTB hits
system.cpu5.itb.data_misses                         0                       # DTB misses
system.cpu5.itb.data_acv                            0                       # DTB access violations
system.cpu5.itb.data_accesses                       0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu5.kern.inst.hwrei                        46                       # number of hwrei instructions executed
system.cpu5.kern.ipl_count::0                      12     28.57%     28.57% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::22                      2      4.76%     33.33% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::30                      1      2.38%     35.71% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::31                     27     64.29%    100.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::total                  42                       # number of times we switched to this ipl
system.cpu5.kern.ipl_good::0                       12     46.15%     46.15% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::22                       2      7.69%     53.85% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::30                       1      3.85%     57.69% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::31                      11     42.31%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::total                   26                       # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_ticks::0              1874193500     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::22                  98000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::30                 164500      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::31                1160500      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::total          1875616500                       # number of cycles we spent at this ipl
system.cpu5.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::31                0.407407                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::total             0.619048                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.callpal::swpipl                   36     83.72%     83.72% # number of callpals executed
system.cpu5.kern.callpal::rdps                      4      9.30%     93.02% # number of callpals executed
system.cpu5.kern.callpal::rti                       3      6.98%    100.00% # number of callpals executed
system.cpu5.kern.callpal::total                    43                       # number of callpals executed
system.cpu5.kern.mode_switch::kernel                3                       # number of protection mode switches
system.cpu5.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu5.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu5.kern.mode_good::kernel                  0                      
system.cpu5.kern.mode_good::user                    0                      
system.cpu5.kern.mode_good::idle                    0                      
system.cpu5.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu5.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu5.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           1                       # Percentage of idle cycles
system.cpu5.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu5.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu5.op_class::IntMult                       0                       # Class of executed instruction
system.cpu5.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu5.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu5.op_class::MemRead                       0                       # Class of executed instruction
system.cpu5.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu5.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu5.op_class::total                         0                       # Class of executed instruction
system.cpu5.dcache.tags.replacements               14                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          444.052345                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs                 59                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs               14                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs             4.214286                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data            7                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_blocks::switch_cpus5.data   437.052345                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.013672                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::switch_cpus5.data     0.853618                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.867290                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          444                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3          441                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.867188                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses             2599                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses            2599                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data          785                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total            785                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data          433                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total           433                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data           10                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total           10                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data            6                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total            6                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data         1218                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total            1218                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data         1218                       # number of overall hits
system.cpu5.dcache.overall_hits::total           1218                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data           27                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total           27                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           10                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           10                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::switch_cpus5.data            5                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::switch_cpus5.data            7                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total            7                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data           37                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total            37                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data           37                       # number of overall misses
system.cpu5.dcache.overall_misses::total           37                       # number of overall misses
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data          812                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total          812                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data          443                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total          443                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data           15                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total           15                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data           13                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total           13                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data         1255                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total         1255                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data         1255                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total         1255                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.033251                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.033251                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.022573                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.022573                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::switch_cpus5.data     0.333333                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.333333                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::switch_cpus5.data     0.538462                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.538462                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.029482                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.029482                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.029482                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.029482                       # miss rate for overall accesses
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks            4                       # number of writebacks
system.cpu5.dcache.writebacks::total                4                       # number of writebacks
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements                9                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs                259                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs                9                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs            28.777778                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst    91.766106                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_blocks::switch_cpus5.inst   420.233894                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.179231                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::switch_cpus5.inst     0.820769                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3          509                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses             7415                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses            7415                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst         3694                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total           3694                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst         3694                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total            3694                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst         3694                       # number of overall hits
system.cpu5.icache.overall_hits::total           3694                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst            9                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total            9                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst            9                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total             9                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst            9                       # number of overall misses
system.cpu5.icache.overall_misses::total            9                       # number of overall misses
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst         3703                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total         3703                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst         3703                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total         3703                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst         3703                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total         3703                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.002430                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.002430                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.002430                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.002430                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.002430                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.002430                       # miss rate for overall accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.writebacks::writebacks            9                       # number of writebacks
system.cpu5.icache.writebacks::total                9                       # number of writebacks
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.fetch_hits                          0                       # ITB hits
system.cpu6.dtb.fetch_misses                        0                       # ITB misses
system.cpu6.dtb.fetch_acv                           0                       # ITB acv
system.cpu6.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.read_acv                            0                       # DTB read access violations
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.write_acv                           0                       # DTB write access violations
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.data_hits                           0                       # DTB hits
system.cpu6.dtb.data_misses                         0                       # DTB misses
system.cpu6.dtb.data_acv                            0                       # DTB access violations
system.cpu6.dtb.data_accesses                       0                       # DTB accesses
system.cpu6.itb.fetch_hits                          0                       # ITB hits
system.cpu6.itb.fetch_misses                        0                       # ITB misses
system.cpu6.itb.fetch_acv                           0                       # ITB acv
system.cpu6.itb.fetch_accesses                      0                       # ITB accesses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.read_acv                            0                       # DTB read access violations
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.write_acv                           0                       # DTB write access violations
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.data_hits                           0                       # DTB hits
system.cpu6.itb.data_misses                         0                       # DTB misses
system.cpu6.itb.data_acv                            0                       # DTB access violations
system.cpu6.itb.data_accesses                       0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu6.kern.inst.hwrei                        48                       # number of hwrei instructions executed
system.cpu6.kern.ipl_count::0                      13     29.55%     29.55% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::22                      2      4.55%     34.09% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::30                      1      2.27%     36.36% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::31                     28     63.64%    100.00% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::total                  44                       # number of times we switched to this ipl
system.cpu6.kern.ipl_good::0                       13     46.43%     46.43% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::22                       2      7.14%     53.57% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::30                       1      3.57%     57.14% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::31                      12     42.86%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::total                   28                       # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_ticks::0              1874161000     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::22                  98000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::30                 164500      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::31                1165500      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::total          1875589000                       # number of cycles we spent at this ipl
system.cpu6.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::31                0.428571                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::total             0.636364                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.callpal::swpipl                   38     84.44%     84.44% # number of callpals executed
system.cpu6.kern.callpal::rdps                      4      8.89%     93.33% # number of callpals executed
system.cpu6.kern.callpal::rti                       3      6.67%    100.00% # number of callpals executed
system.cpu6.kern.callpal::total                    45                       # number of callpals executed
system.cpu6.kern.mode_switch::kernel                3                       # number of protection mode switches
system.cpu6.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu6.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu6.kern.mode_good::kernel                  0                      
system.cpu6.kern.mode_good::user                    0                      
system.cpu6.kern.mode_good::idle                    0                      
system.cpu6.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu6.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu6.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           1                       # Percentage of idle cycles
system.cpu6.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu6.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu6.op_class::IntMult                       0                       # Class of executed instruction
system.cpu6.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu6.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu6.op_class::MemRead                       0                       # Class of executed instruction
system.cpu6.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu6.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu6.op_class::total                         0                       # Class of executed instruction
system.cpu6.dcache.tags.replacements               41                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          426.715310                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs                250                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs               41                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs             6.097561                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::switch_cpus6.data   426.715310                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::switch_cpus6.data     0.833428                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.833428                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          427                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3          425                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.833984                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses             2736                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses            2736                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data          779                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total            779                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data          442                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total           442                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data           13                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total           13                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data            5                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total            5                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data         1221                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total            1221                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data         1221                       # number of overall hits
system.cpu6.dcache.overall_hits::total           1221                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data           68                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total           68                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           11                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           11                       # number of WriteReq misses
system.cpu6.dcache.LoadLockedReq_misses::switch_cpus6.data            4                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::switch_cpus6.data            8                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total            8                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data           79                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total            79                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data           79                       # number of overall misses
system.cpu6.dcache.overall_misses::total           79                       # number of overall misses
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data          847                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total          847                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data          453                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total          453                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data           17                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total           17                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data           13                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total           13                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data         1300                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total         1300                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data         1300                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total         1300                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.080283                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.080283                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.024283                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.024283                       # miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::switch_cpus6.data     0.235294                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.235294                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::switch_cpus6.data     0.615385                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.615385                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.060769                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.060769                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.060769                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.060769                       # miss rate for overall accesses
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks            8                       # number of writebacks
system.cpu6.dcache.writebacks::total                8                       # number of writebacks
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements               75                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs               6238                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs               75                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs            83.173333                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::switch_cpus6.inst          512                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::switch_cpus6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3          511                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses             7727                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses            7727                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst         3751                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total           3751                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst         3751                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total            3751                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst         3751                       # number of overall hits
system.cpu6.icache.overall_hits::total           3751                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           75                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           75                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           75                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            75                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           75                       # number of overall misses
system.cpu6.icache.overall_misses::total           75                       # number of overall misses
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst         3826                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total         3826                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst         3826                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total         3826                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst         3826                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total         3826                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.019603                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.019603                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.019603                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.019603                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.019603                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.019603                       # miss rate for overall accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.writebacks::writebacks           75                       # number of writebacks
system.cpu6.icache.writebacks::total               75                       # number of writebacks
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.fetch_hits                          0                       # ITB hits
system.cpu7.dtb.fetch_misses                        0                       # ITB misses
system.cpu7.dtb.fetch_acv                           0                       # ITB acv
system.cpu7.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.read_acv                            0                       # DTB read access violations
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.write_acv                           0                       # DTB write access violations
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.data_hits                           0                       # DTB hits
system.cpu7.dtb.data_misses                         0                       # DTB misses
system.cpu7.dtb.data_acv                            0                       # DTB access violations
system.cpu7.dtb.data_accesses                       0                       # DTB accesses
system.cpu7.itb.fetch_hits                          0                       # ITB hits
system.cpu7.itb.fetch_misses                        0                       # ITB misses
system.cpu7.itb.fetch_acv                           0                       # ITB acv
system.cpu7.itb.fetch_accesses                      0                       # ITB accesses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.read_acv                            0                       # DTB read access violations
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.write_acv                           0                       # DTB write access violations
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.data_hits                           0                       # DTB hits
system.cpu7.itb.data_misses                         0                       # DTB misses
system.cpu7.itb.data_acv                            0                       # DTB access violations
system.cpu7.itb.data_accesses                       0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu7.kern.inst.hwrei                        42                       # number of hwrei instructions executed
system.cpu7.kern.ipl_count::0                       9     23.68%     23.68% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::22                      2      5.26%     28.95% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::30                      2      5.26%     34.21% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::31                     25     65.79%    100.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::total                  38                       # number of times we switched to this ipl
system.cpu7.kern.ipl_good::0                        9     40.91%     40.91% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::22                       2      9.09%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::30                       2      9.09%     59.09% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::31                       9     40.91%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::total                   22                       # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_ticks::0              1874038500     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::22                  98000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::30                 195000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::31                1140500      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::total          1875472000                       # number of cycles we spent at this ipl
system.cpu7.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::31                0.360000                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::total             0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.callpal::swpipl                   32     82.05%     82.05% # number of callpals executed
system.cpu7.kern.callpal::rdps                      4     10.26%     92.31% # number of callpals executed
system.cpu7.kern.callpal::rti                       3      7.69%    100.00% # number of callpals executed
system.cpu7.kern.callpal::total                    39                       # number of callpals executed
system.cpu7.kern.mode_switch::kernel                3                       # number of protection mode switches
system.cpu7.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu7.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu7.kern.mode_good::kernel                  0                      
system.cpu7.kern.mode_good::user                    0                      
system.cpu7.kern.mode_good::idle                    0                      
system.cpu7.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu7.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           1                       # Percentage of idle cycles
system.cpu7.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu7.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu7.op_class::IntMult                       0                       # Class of executed instruction
system.cpu7.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu7.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu7.op_class::MemRead                       0                       # Class of executed instruction
system.cpu7.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu7.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu7.op_class::total                         0                       # Class of executed instruction
system.cpu7.dcache.tags.replacements               40                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          447.403156                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs                227                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs               40                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs             5.675000                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data            6                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_blocks::switch_cpus7.data   441.403156                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.011719                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::switch_cpus7.data     0.862116                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.873834                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          447                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3          446                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.873047                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses             2618                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses            2618                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data          752                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total            752                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data          414                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total           414                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data           14                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total           14                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data            5                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total            5                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data         1166                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total            1166                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data         1166                       # number of overall hits
system.cpu7.dcache.overall_hits::total           1166                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data           63                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total           63                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           15                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu7.dcache.LoadLockedReq_misses::switch_cpus7.data            3                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::switch_cpus7.data            8                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total            8                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data           78                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total            78                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data           78                       # number of overall misses
system.cpu7.dcache.overall_misses::total           78                       # number of overall misses
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data          815                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total          815                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data          429                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total          429                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data           17                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total           17                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data           13                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total           13                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data         1244                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total         1244                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data         1244                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total         1244                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.077301                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.077301                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.034965                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.034965                       # miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::switch_cpus7.data     0.176471                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.176471                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::switch_cpus7.data     0.615385                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.615385                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.062701                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.062701                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.062701                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.062701                       # miss rate for overall accesses
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks           18                       # number of writebacks
system.cpu7.dcache.writebacks::total               18                       # number of writebacks
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements               91                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 507                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs              16736                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs               91                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs           183.912088                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst   102.922809                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_blocks::switch_cpus7.inst   404.077191                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.201021                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::switch_cpus7.inst     0.789213                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.990234                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          507                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3          479                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4           25                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses             7401                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses            7401                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst         3564                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total           3564                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst         3564                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total            3564                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst         3564                       # number of overall hits
system.cpu7.icache.overall_hits::total           3564                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           91                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           91                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           91                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            91                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           91                       # number of overall misses
system.cpu7.icache.overall_misses::total           91                       # number of overall misses
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst         3655                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total         3655                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst         3655                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total         3655                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst         3655                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total         3655                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.024897                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.024897                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.024897                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.024897                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.024897                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.024897                       # miss rate for overall accesses
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.writebacks::writebacks           91                       # number of writebacks
system.cpu7.icache.writebacks::total               91                       # number of writebacks
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 192                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  1609728                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        201                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 1023                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1023                       # Transaction distribution
system.iobus.trans_dist::WriteReq               26165                       # Transaction distribution
system.iobus.trans_dist::WriteResp              26165                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          468                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           56                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          830                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1050                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1536                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3940                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        50436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        50436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   54376                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1872                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          224                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         1143                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          525                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         4628                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1610256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1610256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1614884                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                25218                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                25218                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               226962                       # Number of tag accesses
system.iocache.tags.data_accesses              226962                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide           66                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               66                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide        25152                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        25152                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide           66                       # number of demand (read+write) misses
system.iocache.demand_misses::total                66                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           66                       # number of overall misses
system.iocache.overall_misses::total               66                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide           66                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             66                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide        25152                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        25152                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           66                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              66                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           66                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             66                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           25152                       # number of writebacks
system.iocache.writebacks::total                25152                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     47676                       # number of replacements
system.l2.tags.tagsinuse                  3987.215104                       # Cycle average of tags in use
system.l2.tags.total_refs                       93511                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     47676                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.961385                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1815.307184                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst                1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst         0.123494                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst         1.147429                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.data         0.297261                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   225.195307                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   158.065720                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   207.464938                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data    89.048000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   940.175527                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data   484.945691                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst    39.262077                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data    10.521102                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.data     0.189238                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.inst     0.648831                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.data     0.870497                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.inst     5.491962                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.data     3.906490                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.inst     1.677312                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.data     1.877045                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.443190                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.000030                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000280                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.data        0.000073                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.054979                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.038590                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.050651                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.021740                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.229535                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.118395                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.009585                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.002569                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.data     0.000046                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.inst     0.000158                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.data     0.000213                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.inst     0.001341                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.data     0.000954                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.inst     0.000410                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.data     0.000458                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.973441                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4038                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          915                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2650                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          408                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.985840                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1618872                       # Number of tag accesses
system.l2.tags.data_accesses                  1618872                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        41689                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            41689                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        29754                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            29754                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data            6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data            7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   15                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data            5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus5.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus6.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  9                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data          239                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           94                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data         3604                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           18                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3955                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst          894                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst          896                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst        38485                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst          784                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus6.inst           54                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus7.inst           75                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              41188                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data         1424                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data          833                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data        16790                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data          221                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus4.data            5                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus5.data            7                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus6.data           28                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus7.data           28                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             19336                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst          894                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         1663                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst          896                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          927                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst        38485                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        20394                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst          784                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          239                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data            5                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data            7                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst           54                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data           28                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst           75                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data           28                       # number of demand (read+write) hits
system.l2.demand_hits::total                    64479                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst          894                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         1663                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst          896                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          927                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst        38485                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        20394                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst          784                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          239                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data            5                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data            7                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst           54                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data           28                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst           75                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data           28                       # number of overall hits
system.l2.overall_hits::total                   64479                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data           13                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data           10                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data           18                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data            7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus4.data            7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus5.data            8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus6.data            6                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus7.data           10                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 79                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus4.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus5.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus6.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus7.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               33                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data         2247                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data          672                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data        25563                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data          169                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus4.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus5.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus6.data            4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus7.data            4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               28661                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst         2159                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst          876                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst         7093                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst          228                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus5.inst            9                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus6.inst           21                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus7.inst           16                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            10402                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data         1745                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data          951                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data         4017                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data          106                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus5.data           11                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus6.data           26                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus7.data           19                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            6875                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst         2159                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         3992                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst          876                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1623                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst         7093                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        29580                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst          228                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          275                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data            1                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst            9                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data           12                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           21                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data           30                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data           23                       # number of demand (read+write) misses
system.l2.demand_misses::total                  45938                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         2159                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         3992                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst          876                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1623                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst         7093                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        29580                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst          228                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          275                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data            1                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst            9                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data           12                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           21                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data           30                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data           23                       # number of overall misses
system.l2.overall_misses::total                 45938                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        41689                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        41689                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        29754                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        29754                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data           15                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data           16                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data           25                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data            7                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus4.data            7                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus5.data            8                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus6.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus7.data           10                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               94                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data           16                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus4.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus5.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus6.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus7.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             42                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data         2486                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data          766                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data        29167                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          187                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             32616                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst         3053                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst         1772                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst        45578                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst         1012                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus5.inst            9                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus6.inst           75                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus7.inst           91                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          51590                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data         3169                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data         1784                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data        20807                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data          327                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus4.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus5.data           18                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus6.data           54                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus7.data           47                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         26211                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst         3053                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         5655                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         1772                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         2550                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst        45578                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        49974                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         1012                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data          514                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data            6                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst            9                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data           19                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           75                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data           58                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           91                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data           51                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               110417                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst         3053                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         5655                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         1772                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         2550                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst        45578                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        49974                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         1012                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data          514                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data            6                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst            9                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data           19                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           75                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data           58                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           91                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data           51                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              110417                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.866667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.625000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.720000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.840426                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.800000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.687500                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus5.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus6.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.785714                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.903862                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.877285                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.876436                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.903743                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus4.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus5.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus7.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.878740                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.707173                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.494357                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.155623                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.225296                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus5.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus6.inst     0.280000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus7.inst     0.175824                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.201628                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.550647                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.533072                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.193060                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.324159                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus5.data     0.611111                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus6.data     0.481481                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus7.data     0.404255                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.262294                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.707173                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.705924                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.494357                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.636471                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.155623                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.591908                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.225296                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.535019                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.166667                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.631579                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.280000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.517241                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.175824                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.450980                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.416041                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.707173                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.705924                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.494357                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.636471                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.155623                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.591908                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.225296                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.535019                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.166667                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.631579                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.280000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.517241                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.175824                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.450980                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.416041                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                31058                       # number of writebacks
system.l2.writebacks::total                     31058                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 957                       # Transaction distribution
system.membus.trans_dist::ReadResp              18300                       # Transaction distribution
system.membus.trans_dist::WriteReq               1013                       # Transaction distribution
system.membus.trans_dist::WriteResp              1013                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        56210                       # Transaction distribution
system.membus.trans_dist::CleanEvict            11249                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              334                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            138                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             142                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28745                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28631                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         17343                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         25152                       # Transaction distribution
system.membus.trans_dist::InvalidateResp        25152                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        75588                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        75588                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         3940                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       134851                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       138791                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 214379                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1613952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1613952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         4628                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      4925824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      4930452                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 6544404                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples            141207                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  141207    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              141207                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits              136140                       # DTB read hits
system.switch_cpus0.dtb.read_misses               132                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses           79097                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              90211                       # DTB write hits
system.switch_cpus0.dtb.write_misses               22                       # DTB write misses
system.switch_cpus0.dtb.write_acv                  11                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses          46977                       # DTB write accesses
system.switch_cpus0.dtb.data_hits              226351                       # DTB hits
system.switch_cpus0.dtb.data_misses               154                       # DTB misses
system.switch_cpus0.dtb.data_acv                   11                       # DTB access violations
system.switch_cpus0.dtb.data_accesses          126074                       # DTB accesses
system.switch_cpus0.itb.fetch_hits             381684                       # ITB hits
system.switch_cpus0.itb.fetch_misses              124                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses         381808                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                 3618581                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts             648164                       # Number of instructions committed
system.switch_cpus0.committedOps               648164                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses       627429                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses           474                       # Number of float alu accesses
system.switch_cpus0.num_func_calls              26775                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts        64224                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts              627429                       # number of integer instructions
system.switch_cpus0.num_fp_insts                  474                       # number of float instructions
system.switch_cpus0.num_int_register_reads       844126                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       461249                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads          310                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs               226914                       # number of memory refs
system.switch_cpus0.num_load_insts             136621                       # Number of load instructions
system.switch_cpus0.num_store_insts             90293                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      2970133.743963                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      648447.256037                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.179199                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.820801                       # Percentage of idle cycles
system.switch_cpus0.Branches                    96777                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass        10269      1.58%      1.58% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu           399024     61.55%     63.13% # Class of executed instruction
system.switch_cpus0.op_class::IntMult             311      0.05%     63.18% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     63.18% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd             45      0.01%     63.19% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     63.19% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     63.19% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     63.19% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              3      0.00%     63.19% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     63.19% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     63.19% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     63.19% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     63.19% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     63.19% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     63.19% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     63.19% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     63.19% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     63.19% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     63.19% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     63.19% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     63.19% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     63.19% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     63.19% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     63.19% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     63.19% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     63.19% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     63.19% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     63.19% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     63.19% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     63.19% # Class of executed instruction
system.switch_cpus0.op_class::MemRead          139971     21.59%     84.78% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite          90580     13.97%     98.75% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess          8126      1.25%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            648329                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               27164                       # DTB read hits
system.switch_cpus1.dtb.read_misses               333                       # DTB read misses
system.switch_cpus1.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses            2142                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              16200                       # DTB write hits
system.switch_cpus1.dtb.write_misses               42                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  10                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses           1094                       # DTB write accesses
system.switch_cpus1.dtb.data_hits               43364                       # DTB hits
system.switch_cpus1.dtb.data_misses               375                       # DTB misses
system.switch_cpus1.dtb.data_acv                   22                       # DTB access violations
system.switch_cpus1.dtb.data_accesses            3236                       # DTB accesses
system.switch_cpus1.itb.fetch_hits              25710                       # ITB hits
system.switch_cpus1.itb.fetch_misses              128                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses          25838                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                 3751702                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             153687                       # Number of instructions committed
system.switch_cpus1.committedOps               153687                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       147940                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses           239                       # Number of float alu accesses
system.switch_cpus1.num_func_calls               3202                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        18776                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              147940                       # number of integer instructions
system.switch_cpus1.num_fp_insts                  239                       # number of float instructions
system.switch_cpus1.num_int_register_reads       195867                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       111554                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads          120                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          121                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs                44491                       # number of memory refs
system.switch_cpus1.num_load_insts              28061                       # Number of load instructions
system.switch_cpus1.num_store_insts             16430                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      3591823.769904                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      159878.230096                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.042615                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.957385                       # Percentage of idle cycles
system.switch_cpus1.Branches                    23248                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass         2860      1.86%      1.86% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu            98538     63.95%     65.81% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             214      0.14%     65.95% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     65.95% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             32      0.02%     65.97% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     65.97% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     65.97% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     65.97% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     65.97% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     65.97% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     65.97% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     65.97% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     65.97% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     65.97% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     65.97% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     65.97% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     65.97% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     65.97% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     65.97% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     65.97% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     65.97% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     65.97% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     65.97% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     65.97% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     65.97% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     65.97% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     65.97% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     65.97% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     65.97% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     65.97% # Class of executed instruction
system.switch_cpus1.op_class::MemRead           29175     18.93%     84.90% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          16452     10.68%     95.58% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess          6810      4.42%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            154084                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits              441042                       # DTB read hits
system.switch_cpus2.dtb.read_misses               555                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses          154109                       # DTB read accesses
system.switch_cpus2.dtb.write_hits             457504                       # DTB write hits
system.switch_cpus2.dtb.write_misses              477                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   2                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses         111137                       # DTB write accesses
system.switch_cpus2.dtb.data_hits              898546                       # DTB hits
system.switch_cpus2.dtb.data_misses              1032                       # DTB misses
system.switch_cpus2.dtb.data_acv                    2                       # DTB access violations
system.switch_cpus2.dtb.data_accesses          265246                       # DTB accesses
system.switch_cpus2.itb.fetch_hits            1153401                       # ITB hits
system.switch_cpus2.itb.fetch_misses              414                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses        1153815                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                 4030734                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts            2784315                       # Number of instructions committed
system.switch_cpus2.committedOps              2784315                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses      2521165                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses        174587                       # Number of float alu accesses
system.switch_cpus2.num_func_calls              82141                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts       222803                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts             2521165                       # number of integer instructions
system.switch_cpus2.num_fp_insts               174587                       # number of float instructions
system.switch_cpus2.num_int_register_reads      3760447                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes      1756030                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads       117421                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes       115914                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs               901476                       # number of memory refs
system.switch_cpus2.num_load_insts             443080                       # Number of load instructions
system.switch_cpus2.num_store_insts            458396                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      927776.757181                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      3102957.242819                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.769824                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.230176                       # Percentage of idle cycles
system.switch_cpus2.Branches                   323360                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass       157524      5.66%      5.66% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu          1570849     56.40%     62.05% # Class of executed instruction
system.switch_cpus2.op_class::IntMult            4912      0.18%     62.23% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     62.23% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd          57861      2.08%     64.31% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp            169      0.01%     64.31% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt          33644      1.21%     65.52% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult           460      0.02%     65.54% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv          11158      0.40%     65.94% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     65.94% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     65.94% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     65.94% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     65.94% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     65.94% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     65.94% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     65.94% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     65.94% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     65.94% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     65.94% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     65.94% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     65.94% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     65.94% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     65.94% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     65.94% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     65.94% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     65.94% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     65.94% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     65.94% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     65.94% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     65.94% # Class of executed instruction
system.switch_cpus2.op_class::MemRead          454917     16.33%     82.27% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite         459099     16.48%     98.75% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess         34756      1.25%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total           2785349                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits                4413                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 3                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses              41                       # DTB read accesses
system.switch_cpus3.dtb.write_hits               3714                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.data_hits                8127                       # DTB hits
system.switch_cpus3.dtb.data_misses                 3                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses              41                       # DTB accesses
system.switch_cpus3.itb.fetch_hits               1261                       # ITB hits
system.switch_cpus3.itb.fetch_misses                0                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses           1261                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                 3751350                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts              23482                       # Number of instructions committed
system.switch_cpus3.committedOps                23482                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses        22732                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses           141                       # Number of float alu accesses
system.switch_cpus3.num_func_calls               1026                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts         2249                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts               22732                       # number of integer instructions
system.switch_cpus3.num_fp_insts                  141                       # number of float instructions
system.switch_cpus3.num_int_register_reads        31335                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes        16291                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads           66                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes           68                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs                 8160                       # number of memory refs
system.switch_cpus3.num_load_insts               4433                       # Number of load instructions
system.switch_cpus3.num_store_insts              3727                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      3727010.523938                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      24339.476062                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.006488                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.993512                       # Percentage of idle cycles
system.switch_cpus3.Branches                     3567                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass          227      0.97%      0.97% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu            14461     61.58%     62.54% # Class of executed instruction
system.switch_cpus3.op_class::IntMult              53      0.23%     62.77% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     62.77% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd             11      0.05%     62.81% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     62.81% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     62.81% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     62.81% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     62.81% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     62.81% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     62.81% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     62.81% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     62.81% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     62.81% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     62.81% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     62.81% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     62.81% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     62.81% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     62.81% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     62.81% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     62.81% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     62.81% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     62.81% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     62.81% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     62.81% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     62.81% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     62.81% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     62.81% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     62.81% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     62.81% # Class of executed instruction
system.switch_cpus3.op_class::MemRead            4546     19.36%     82.17% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite           3731     15.89%     98.06% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess           456      1.94%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total             23485                       # Class of executed instruction
system.switch_cpus4.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus4.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus4.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus4.dtb.read_hits                 778                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_hits                432                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.data_hits                1210                       # DTB hits
system.switch_cpus4.dtb.data_misses                 0                       # DTB misses
system.switch_cpus4.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus4.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus4.itb.fetch_hits                523                       # ITB hits
system.switch_cpus4.itb.fetch_misses                0                       # ITB misses
system.switch_cpus4.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.itb.fetch_accesses            523                       # ITB accesses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.data_hits                   0                       # DTB hits
system.switch_cpus4.itb.data_misses                 0                       # DTB misses
system.switch_cpus4.itb.data_acv                    0                       # DTB access violations
system.switch_cpus4.itb.data_accesses               0                       # DTB accesses
system.switch_cpus4.numCycles                 3751291                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus4.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus4.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus4.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_good::kernel            0                      
system.switch_cpus4.kern.mode_good::user            0                      
system.switch_cpus4.kern.mode_good::idle            0                      
system.switch_cpus4.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus4.committedInsts               3475                       # Number of instructions committed
system.switch_cpus4.committedOps                 3475                       # Number of ops (including micro ops) committed
system.switch_cpus4.num_int_alu_accesses         3316                       # Number of integer alu accesses
system.switch_cpus4.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus4.num_func_calls                146                       # number of times a function call or return occured
system.switch_cpus4.num_conditional_control_insts          260                       # number of instructions that are conditional controls
system.switch_cpus4.num_int_insts                3316                       # number of integer instructions
system.switch_cpus4.num_fp_insts                    0                       # number of float instructions
system.switch_cpus4.num_int_register_reads         4443                       # number of times the integer registers were read
system.switch_cpus4.num_int_register_writes         2598                       # number of times the integer registers were written
system.switch_cpus4.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus4.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus4.num_mem_refs                 1213                       # number of memory refs
system.switch_cpus4.num_load_insts                778                       # Number of load instructions
system.switch_cpus4.num_store_insts               435                       # Number of store instructions
system.switch_cpus4.num_idle_cycles      3747691.658838                       # Number of idle cycles
system.switch_cpus4.num_busy_cycles       3599.341162                       # Number of busy cycles
system.switch_cpus4.not_idle_fraction        0.000959                       # Percentage of non-idle cycles
system.switch_cpus4.idle_fraction            0.999041                       # Percentage of idle cycles
system.switch_cpus4.Branches                      479                       # Number of branches fetched
system.switch_cpus4.op_class::No_OpClass           16      0.46%      0.46% # Class of executed instruction
system.switch_cpus4.op_class::IntAlu             2038     58.65%     59.11% # Class of executed instruction
system.switch_cpus4.op_class::IntMult              10      0.29%     59.40% # Class of executed instruction
system.switch_cpus4.op_class::IntDiv                0      0.00%     59.40% # Class of executed instruction
system.switch_cpus4.op_class::FloatAdd              0      0.00%     59.40% # Class of executed instruction
system.switch_cpus4.op_class::FloatCmp              0      0.00%     59.40% # Class of executed instruction
system.switch_cpus4.op_class::FloatCvt              0      0.00%     59.40% # Class of executed instruction
system.switch_cpus4.op_class::FloatMult             0      0.00%     59.40% # Class of executed instruction
system.switch_cpus4.op_class::FloatDiv              0      0.00%     59.40% # Class of executed instruction
system.switch_cpus4.op_class::FloatSqrt             0      0.00%     59.40% # Class of executed instruction
system.switch_cpus4.op_class::SimdAdd               0      0.00%     59.40% # Class of executed instruction
system.switch_cpus4.op_class::SimdAddAcc            0      0.00%     59.40% # Class of executed instruction
system.switch_cpus4.op_class::SimdAlu               0      0.00%     59.40% # Class of executed instruction
system.switch_cpus4.op_class::SimdCmp               0      0.00%     59.40% # Class of executed instruction
system.switch_cpus4.op_class::SimdCvt               0      0.00%     59.40% # Class of executed instruction
system.switch_cpus4.op_class::SimdMisc              0      0.00%     59.40% # Class of executed instruction
system.switch_cpus4.op_class::SimdMult              0      0.00%     59.40% # Class of executed instruction
system.switch_cpus4.op_class::SimdMultAcc            0      0.00%     59.40% # Class of executed instruction
system.switch_cpus4.op_class::SimdShift             0      0.00%     59.40% # Class of executed instruction
system.switch_cpus4.op_class::SimdShiftAcc            0      0.00%     59.40% # Class of executed instruction
system.switch_cpus4.op_class::SimdSqrt              0      0.00%     59.40% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAdd            0      0.00%     59.40% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAlu            0      0.00%     59.40% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCmp            0      0.00%     59.40% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCvt            0      0.00%     59.40% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatDiv            0      0.00%     59.40% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMisc            0      0.00%     59.40% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMult            0      0.00%     59.40% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMultAcc            0      0.00%     59.40% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatSqrt            0      0.00%     59.40% # Class of executed instruction
system.switch_cpus4.op_class::MemRead             805     23.17%     82.56% # Class of executed instruction
system.switch_cpus4.op_class::MemWrite            435     12.52%     95.08% # Class of executed instruction
system.switch_cpus4.op_class::IprAccess           171      4.92%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::total              3475                       # Class of executed instruction
system.switch_cpus5.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus5.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus5.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus5.dtb.read_hits                 827                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_hits                460                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.data_hits                1287                       # DTB hits
system.switch_cpus5.dtb.data_misses                 0                       # DTB misses
system.switch_cpus5.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus5.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus5.itb.fetch_hits                577                       # ITB hits
system.switch_cpus5.itb.fetch_misses                0                       # ITB misses
system.switch_cpus5.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.itb.fetch_accesses            577                       # ITB accesses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.data_hits                   0                       # DTB hits
system.switch_cpus5.itb.data_misses                 0                       # DTB misses
system.switch_cpus5.itb.data_acv                    0                       # DTB access violations
system.switch_cpus5.itb.data_accesses               0                       # DTB accesses
system.switch_cpus5.numCycles                 3751236                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus5.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus5.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus5.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_good::kernel            0                      
system.switch_cpus5.kern.mode_good::user            0                      
system.switch_cpus5.kern.mode_good::idle            0                      
system.switch_cpus5.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus5.committedInsts               3703                       # Number of instructions committed
system.switch_cpus5.committedOps                 3703                       # Number of ops (including micro ops) committed
system.switch_cpus5.num_int_alu_accesses         3526                       # Number of integer alu accesses
system.switch_cpus5.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus5.num_func_calls                152                       # number of times a function call or return occured
system.switch_cpus5.num_conditional_control_insts          284                       # number of instructions that are conditional controls
system.switch_cpus5.num_int_insts                3526                       # number of integer instructions
system.switch_cpus5.num_fp_insts                    0                       # number of float instructions
system.switch_cpus5.num_int_register_reads         4727                       # number of times the integer registers were read
system.switch_cpus5.num_int_register_writes         2760                       # number of times the integer registers were written
system.switch_cpus5.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus5.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus5.num_mem_refs                 1290                       # number of memory refs
system.switch_cpus5.num_load_insts                827                       # Number of load instructions
system.switch_cpus5.num_store_insts               463                       # Number of store instructions
system.switch_cpus5.num_idle_cycles      3747400.352811                       # Number of idle cycles
system.switch_cpus5.num_busy_cycles       3835.647189                       # Number of busy cycles
system.switch_cpus5.not_idle_fraction        0.001023                       # Percentage of non-idle cycles
system.switch_cpus5.idle_fraction            0.998977                       # Percentage of idle cycles
system.switch_cpus5.Branches                      518                       # Number of branches fetched
system.switch_cpus5.op_class::No_OpClass           16      0.43%      0.43% # Class of executed instruction
system.switch_cpus5.op_class::IntAlu             2162     58.39%     58.82% # Class of executed instruction
system.switch_cpus5.op_class::IntMult              10      0.27%     59.09% # Class of executed instruction
system.switch_cpus5.op_class::IntDiv                0      0.00%     59.09% # Class of executed instruction
system.switch_cpus5.op_class::FloatAdd              0      0.00%     59.09% # Class of executed instruction
system.switch_cpus5.op_class::FloatCmp              0      0.00%     59.09% # Class of executed instruction
system.switch_cpus5.op_class::FloatCvt              0      0.00%     59.09% # Class of executed instruction
system.switch_cpus5.op_class::FloatMult             0      0.00%     59.09% # Class of executed instruction
system.switch_cpus5.op_class::FloatDiv              0      0.00%     59.09% # Class of executed instruction
system.switch_cpus5.op_class::FloatSqrt             0      0.00%     59.09% # Class of executed instruction
system.switch_cpus5.op_class::SimdAdd               0      0.00%     59.09% # Class of executed instruction
system.switch_cpus5.op_class::SimdAddAcc            0      0.00%     59.09% # Class of executed instruction
system.switch_cpus5.op_class::SimdAlu               0      0.00%     59.09% # Class of executed instruction
system.switch_cpus5.op_class::SimdCmp               0      0.00%     59.09% # Class of executed instruction
system.switch_cpus5.op_class::SimdCvt               0      0.00%     59.09% # Class of executed instruction
system.switch_cpus5.op_class::SimdMisc              0      0.00%     59.09% # Class of executed instruction
system.switch_cpus5.op_class::SimdMult              0      0.00%     59.09% # Class of executed instruction
system.switch_cpus5.op_class::SimdMultAcc            0      0.00%     59.09% # Class of executed instruction
system.switch_cpus5.op_class::SimdShift             0      0.00%     59.09% # Class of executed instruction
system.switch_cpus5.op_class::SimdShiftAcc            0      0.00%     59.09% # Class of executed instruction
system.switch_cpus5.op_class::SimdSqrt              0      0.00%     59.09% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAdd            0      0.00%     59.09% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAlu            0      0.00%     59.09% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCmp            0      0.00%     59.09% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCvt            0      0.00%     59.09% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatDiv            0      0.00%     59.09% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMisc            0      0.00%     59.09% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMult            0      0.00%     59.09% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMultAcc            0      0.00%     59.09% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatSqrt            0      0.00%     59.09% # Class of executed instruction
system.switch_cpus5.op_class::MemRead             857     23.14%     82.23% # Class of executed instruction
system.switch_cpus5.op_class::MemWrite            463     12.50%     94.73% # Class of executed instruction
system.switch_cpus5.op_class::IprAccess           195      5.27%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::total              3703                       # Class of executed instruction
system.switch_cpus6.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus6.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus6.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus6.dtb.read_hits                 864                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_hits                472                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.data_hits                1336                       # DTB hits
system.switch_cpus6.dtb.data_misses                 0                       # DTB misses
system.switch_cpus6.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus6.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus6.itb.fetch_hits                595                       # ITB hits
system.switch_cpus6.itb.fetch_misses                0                       # ITB misses
system.switch_cpus6.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.itb.fetch_accesses            595                       # ITB accesses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.data_hits                   0                       # DTB hits
system.switch_cpus6.itb.data_misses                 0                       # DTB misses
system.switch_cpus6.itb.data_acv                    0                       # DTB access violations
system.switch_cpus6.itb.data_accesses               0                       # DTB accesses
system.switch_cpus6.numCycles                 3751181                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus6.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus6.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus6.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_good::kernel            0                      
system.switch_cpus6.kern.mode_good::user            0                      
system.switch_cpus6.kern.mode_good::idle            0                      
system.switch_cpus6.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus6.committedInsts               3826                       # Number of instructions committed
system.switch_cpus6.committedOps                 3826                       # Number of ops (including micro ops) committed
system.switch_cpus6.num_int_alu_accesses         3643                       # Number of integer alu accesses
system.switch_cpus6.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus6.num_func_calls                156                       # number of times a function call or return occured
system.switch_cpus6.num_conditional_control_insts          307                       # number of instructions that are conditional controls
system.switch_cpus6.num_int_insts                3643                       # number of integer instructions
system.switch_cpus6.num_fp_insts                    0                       # number of float instructions
system.switch_cpus6.num_int_register_reads         4877                       # number of times the integer registers were read
system.switch_cpus6.num_int_register_writes         2843                       # number of times the integer registers were written
system.switch_cpus6.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus6.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus6.num_mem_refs                 1339                       # number of memory refs
system.switch_cpus6.num_load_insts                864                       # Number of load instructions
system.switch_cpus6.num_store_insts               475                       # Number of store instructions
system.switch_cpus6.num_idle_cycles      3747217.901565                       # Number of idle cycles
system.switch_cpus6.num_busy_cycles       3963.098435                       # Number of busy cycles
system.switch_cpus6.not_idle_fraction        0.001056                       # Percentage of non-idle cycles
system.switch_cpus6.idle_fraction            0.998944                       # Percentage of idle cycles
system.switch_cpus6.Branches                      549                       # Number of branches fetched
system.switch_cpus6.op_class::No_OpClass           16      0.42%      0.42% # Class of executed instruction
system.switch_cpus6.op_class::IntAlu             2228     58.23%     58.65% # Class of executed instruction
system.switch_cpus6.op_class::IntMult              10      0.26%     58.91% # Class of executed instruction
system.switch_cpus6.op_class::IntDiv                0      0.00%     58.91% # Class of executed instruction
system.switch_cpus6.op_class::FloatAdd              0      0.00%     58.91% # Class of executed instruction
system.switch_cpus6.op_class::FloatCmp              0      0.00%     58.91% # Class of executed instruction
system.switch_cpus6.op_class::FloatCvt              0      0.00%     58.91% # Class of executed instruction
system.switch_cpus6.op_class::FloatMult             0      0.00%     58.91% # Class of executed instruction
system.switch_cpus6.op_class::FloatDiv              0      0.00%     58.91% # Class of executed instruction
system.switch_cpus6.op_class::FloatSqrt             0      0.00%     58.91% # Class of executed instruction
system.switch_cpus6.op_class::SimdAdd               0      0.00%     58.91% # Class of executed instruction
system.switch_cpus6.op_class::SimdAddAcc            0      0.00%     58.91% # Class of executed instruction
system.switch_cpus6.op_class::SimdAlu               0      0.00%     58.91% # Class of executed instruction
system.switch_cpus6.op_class::SimdCmp               0      0.00%     58.91% # Class of executed instruction
system.switch_cpus6.op_class::SimdCvt               0      0.00%     58.91% # Class of executed instruction
system.switch_cpus6.op_class::SimdMisc              0      0.00%     58.91% # Class of executed instruction
system.switch_cpus6.op_class::SimdMult              0      0.00%     58.91% # Class of executed instruction
system.switch_cpus6.op_class::SimdMultAcc            0      0.00%     58.91% # Class of executed instruction
system.switch_cpus6.op_class::SimdShift             0      0.00%     58.91% # Class of executed instruction
system.switch_cpus6.op_class::SimdShiftAcc            0      0.00%     58.91% # Class of executed instruction
system.switch_cpus6.op_class::SimdSqrt              0      0.00%     58.91% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAdd            0      0.00%     58.91% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAlu            0      0.00%     58.91% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCmp            0      0.00%     58.91% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCvt            0      0.00%     58.91% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatDiv            0      0.00%     58.91% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMisc            0      0.00%     58.91% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMult            0      0.00%     58.91% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMultAcc            0      0.00%     58.91% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatSqrt            0      0.00%     58.91% # Class of executed instruction
system.switch_cpus6.op_class::MemRead             894     23.37%     82.28% # Class of executed instruction
system.switch_cpus6.op_class::MemWrite            475     12.42%     94.69% # Class of executed instruction
system.switch_cpus6.op_class::IprAccess           203      5.31%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::total              3826                       # Class of executed instruction
system.switch_cpus7.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus7.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus7.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus7.dtb.read_hits                 832                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_hits                448                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.data_hits                1280                       # DTB hits
system.switch_cpus7.dtb.data_misses                 0                       # DTB misses
system.switch_cpus7.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus7.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus7.itb.fetch_hits                541                       # ITB hits
system.switch_cpus7.itb.fetch_misses                0                       # ITB misses
system.switch_cpus7.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.itb.fetch_accesses            541                       # ITB accesses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.data_hits                   0                       # DTB hits
system.switch_cpus7.itb.data_misses                 0                       # DTB misses
system.switch_cpus7.itb.data_acv                    0                       # DTB access violations
system.switch_cpus7.itb.data_accesses               0                       # DTB accesses
system.switch_cpus7.numCycles                 3750947                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus7.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus7.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus7.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_good::kernel            0                      
system.switch_cpus7.kern.mode_good::user            0                      
system.switch_cpus7.kern.mode_good::idle            0                      
system.switch_cpus7.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus7.committedInsts               3655                       # Number of instructions committed
system.switch_cpus7.committedOps                 3655                       # Number of ops (including micro ops) committed
system.switch_cpus7.num_int_alu_accesses         3485                       # Number of integer alu accesses
system.switch_cpus7.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus7.num_func_calls                150                       # number of times a function call or return occured
system.switch_cpus7.num_conditional_control_insts          307                       # number of instructions that are conditional controls
system.switch_cpus7.num_int_insts                3485                       # number of integer instructions
system.switch_cpus7.num_fp_insts                    0                       # number of float instructions
system.switch_cpus7.num_int_register_reads         4644                       # number of times the integer registers were read
system.switch_cpus7.num_int_register_writes         2708                       # number of times the integer registers were written
system.switch_cpus7.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus7.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus7.num_mem_refs                 1283                       # number of memory refs
system.switch_cpus7.num_load_insts                832                       # Number of load instructions
system.switch_cpus7.num_store_insts               451                       # Number of store instructions
system.switch_cpus7.num_idle_cycles      3747161.404228                       # Number of idle cycles
system.switch_cpus7.num_busy_cycles       3785.595772                       # Number of busy cycles
system.switch_cpus7.not_idle_fraction        0.001009                       # Percentage of non-idle cycles
system.switch_cpus7.idle_fraction            0.998991                       # Percentage of idle cycles
system.switch_cpus7.Branches                      536                       # Number of branches fetched
system.switch_cpus7.op_class::No_OpClass           16      0.44%      0.44% # Class of executed instruction
system.switch_cpus7.op_class::IntAlu             2137     58.47%     58.91% # Class of executed instruction
system.switch_cpus7.op_class::IntMult              10      0.27%     59.18% # Class of executed instruction
system.switch_cpus7.op_class::IntDiv                0      0.00%     59.18% # Class of executed instruction
system.switch_cpus7.op_class::FloatAdd              0      0.00%     59.18% # Class of executed instruction
system.switch_cpus7.op_class::FloatCmp              0      0.00%     59.18% # Class of executed instruction
system.switch_cpus7.op_class::FloatCvt              0      0.00%     59.18% # Class of executed instruction
system.switch_cpus7.op_class::FloatMult             0      0.00%     59.18% # Class of executed instruction
system.switch_cpus7.op_class::FloatDiv              0      0.00%     59.18% # Class of executed instruction
system.switch_cpus7.op_class::FloatSqrt             0      0.00%     59.18% # Class of executed instruction
system.switch_cpus7.op_class::SimdAdd               0      0.00%     59.18% # Class of executed instruction
system.switch_cpus7.op_class::SimdAddAcc            0      0.00%     59.18% # Class of executed instruction
system.switch_cpus7.op_class::SimdAlu               0      0.00%     59.18% # Class of executed instruction
system.switch_cpus7.op_class::SimdCmp               0      0.00%     59.18% # Class of executed instruction
system.switch_cpus7.op_class::SimdCvt               0      0.00%     59.18% # Class of executed instruction
system.switch_cpus7.op_class::SimdMisc              0      0.00%     59.18% # Class of executed instruction
system.switch_cpus7.op_class::SimdMult              0      0.00%     59.18% # Class of executed instruction
system.switch_cpus7.op_class::SimdMultAcc            0      0.00%     59.18% # Class of executed instruction
system.switch_cpus7.op_class::SimdShift             0      0.00%     59.18% # Class of executed instruction
system.switch_cpus7.op_class::SimdShiftAcc            0      0.00%     59.18% # Class of executed instruction
system.switch_cpus7.op_class::SimdSqrt              0      0.00%     59.18% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAdd            0      0.00%     59.18% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAlu            0      0.00%     59.18% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCmp            0      0.00%     59.18% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCvt            0      0.00%     59.18% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatDiv            0      0.00%     59.18% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMisc            0      0.00%     59.18% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMult            0      0.00%     59.18% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMultAcc            0      0.00%     59.18% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatSqrt            0      0.00%     59.18% # Class of executed instruction
system.switch_cpus7.op_class::MemRead             861     23.56%     82.74% # Class of executed instruction
system.switch_cpus7.op_class::MemWrite            452     12.37%     95.10% # Class of executed instruction
system.switch_cpus7.op_class::IprAccess           179      4.90%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::total              3655                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests       223854                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        88649                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        53412                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           5838                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         2478                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         3360                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq                957                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             80349                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              1013                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             1013                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        41689                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        29754                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           10309                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             319                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           147                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            466                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            32730                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           32730                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         51590                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        27802                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         8164                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        19617                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         4597                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side         7512                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       117341                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       148453                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         2400                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side         1757                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side           67                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side           18                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side          112                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side          171                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side          204                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side          243                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side          212                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                310868                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       327104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       630112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       180800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       253044                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      4592832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side      5592236                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side        88832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side        56820                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side         1112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side          576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side         2392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side         6144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side         5400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side         9728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side         5656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               11752788                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           98176                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           323936                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.652524                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           1.626093                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 257778     79.58%     79.58% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  15890      4.91%     84.48% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  21632      6.68%     91.16% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   7448      2.30%     93.46% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   3226      1.00%     94.46% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   3346      1.03%     95.49% # Request fanout histogram
system.tol2bus.snoop_fanout::6                   2295      0.71%     96.20% # Request fanout histogram
system.tol2bus.snoop_fanout::7                  12094      3.73%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::8                    227      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              8                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             323936                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  1.858196                       # Number of seconds simulated
sim_ticks                                1858196206000                       # Number of ticks simulated
final_tick                               4123961580500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                3099286                       # Simulator instruction rate (inst/s)
host_op_rate                                  3099286                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              633802269                       # Simulator tick rate (ticks/s)
host_mem_usage                                 787364                       # Number of bytes of host memory used
host_seconds                                  2931.82                       # Real time elapsed on the host
sim_insts                                  9086558769                       # Number of instructions simulated
sim_ops                                    9086558769                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst     14102272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data     12897920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst     14699840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data     20510464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst     56752512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data     51915456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst     16246592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data     28475200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.inst     20936320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.data     37509952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.inst     83496640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.data    105545664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.inst     73131648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.data     85880960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus7.inst      4070656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus7.data     15178496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          641350592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst     14102272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst     14699840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst     56752512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst     16246592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus4.inst     20936320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus5.inst     83496640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus6.inst     73131648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus7.inst      4070656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     283436480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     91140544                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        91140544                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst       220348                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data       201530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst       229685                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data       320476                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst       886758                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data       811179                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst       253853                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data       444925                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.inst       327130                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.data       586093                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.inst      1304635                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.data      1649151                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.inst      1142682                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.data      1341890                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus7.inst        63604                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus7.data       237164                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            10021103                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1424071                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1424071                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst      7589227                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data      6941097                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst      7910812                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data     11037835                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst     30541722                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data     27938630                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst      8743206                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data     15324108                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.inst     11267013                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.data     20186217                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.inst     44934243                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.data     56800064                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.inst     39356257                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.data     46217380                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus7.inst      2190649                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus7.data      8168403                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             345146863                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst      7589227                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst      7910812                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst     30541722                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst      8743206                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus4.inst     11267013                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus5.inst     44934243                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus6.inst     39356257                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus7.inst      2190649                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        152533128                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        49047858                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             49047858                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        49047858                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst      7589227                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data      6941097                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst      7910812                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data     11037835                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst     30541722                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data     27938630                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst      8743206                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data     15324108                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.inst     11267013                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.data     20186217                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.inst     44934243                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.data     56800064                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.inst     39356257                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.data     46217380                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus7.inst      2190649                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus7.data      8168403                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            394194722                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                    1814                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                     63031                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    8374     24.01%     24.01% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     20      0.06%     24.06% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                   1902      5.45%     29.52% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                     82      0.24%     29.75% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                  24503     70.25%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total               34881                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     8374     44.84%     44.84% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      20      0.11%     44.95% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                    1902     10.18%     55.13% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                      82      0.44%     55.57% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    8298     44.43%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                18676                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            1855623071000     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                1500000      0.00%     99.91% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22               93198000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30               12695500      0.00%     99.92% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             1552008000      0.08%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        1857282472500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.338652                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.535420                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::1                         1     50.00%     50.00% # number of syscalls executed
system.cpu0.kern.syscall::17                        1     50.00%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     2                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                   38      0.10%      0.10% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   63      0.17%      0.27% # number of callpals executed
system.cpu0.kern.callpal::swpipl                30630     82.75%     83.03% # number of callpals executed
system.cpu0.kern.callpal::rdps                   3817     10.31%     93.34% # number of callpals executed
system.cpu0.kern.callpal::rti                    2247      6.07%     99.41% # number of callpals executed
system.cpu0.kern.callpal::callsys                  45      0.12%     99.53% # number of callpals executed
system.cpu0.kern.callpal::rdunique                174      0.47%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                 37014                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel             2308                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                412                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                412                      
system.cpu0.kern.mode_good::user                  412                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.178510                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.302941                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel       86183804000     35.03%     35.03% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user        159872443500     64.97%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      63                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements           403887                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          493.459258                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           72328213                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           403887                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           179.080319                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   493.459258                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.963788                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.963788                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          493                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          482                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.962891                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        147436698                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       147436698                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     56111927                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       56111927                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data     16962091                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      16962091                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        12813                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        12813                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        12632                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        12632                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     73074018                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        73074018                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     73074018                       # number of overall hits
system.cpu0.dcache.overall_hits::total       73074018                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       296824                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       296824                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data       114546                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       114546                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data         1594                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1594                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data         1691                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1691                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       411370                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        411370                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       411370                       # number of overall misses
system.cpu0.dcache.overall_misses::total       411370                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     56408751                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     56408751                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data     17076637                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     17076637                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        14407                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        14407                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        14323                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        14323                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     73485388                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     73485388                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     73485388                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     73485388                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.005262                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.005262                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.006708                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.006708                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.110641                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.110641                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.118062                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.118062                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005598                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005598                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005598                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005598                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks       198108                       # number of writebacks
system.cpu0.dcache.writebacks::total           198108                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements          1953400                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          320083877                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          1953400                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           163.859874                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          492                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        651463126                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       651463126                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst    322801463                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      322801463                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst    322801463                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       322801463                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst    322801463                       # number of overall hits
system.cpu0.icache.overall_hits::total      322801463                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst      1953400                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      1953400                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst      1953400                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       1953400                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst      1953400                       # number of overall misses
system.cpu0.icache.overall_misses::total      1953400                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst    324754863                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    324754863                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst    324754863                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    324754863                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst    324754863                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    324754863                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.006015                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.006015                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.006015                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.006015                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.006015                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.006015                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks      1953400                       # number of writebacks
system.cpu0.icache.writebacks::total          1953400                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                    1742                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                    124754                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                    8312     26.79%     26.79% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                   1902      6.13%     32.91% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                     71      0.23%     33.14% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                  20747     66.86%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total               31032                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                     8312     44.85%     44.85% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                    1902     10.26%     55.12% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                      71      0.38%     55.50% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                    8247     44.50%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                18532                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            1856243299000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22               93198000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30               11962500      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31             1073196000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        1857421655500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.397503                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.597190                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                         2     25.00%     25.00% # number of syscalls executed
system.cpu1.kern.syscall::3                         6     75.00%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     8                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    3      0.01%      0.01% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   31      0.09%      0.10% # number of callpals executed
system.cpu1.kern.callpal::swpipl                26887     81.35%     81.45% # number of callpals executed
system.cpu1.kern.callpal::rdps                   3817     11.55%     93.00% # number of callpals executed
system.cpu1.kern.callpal::rti                    2172      6.57%     99.57% # number of callpals executed
system.cpu1.kern.callpal::callsys                  16      0.05%     99.62% # number of callpals executed
system.cpu1.kern.callpal::rdunique                126      0.38%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                 33052                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              447                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                433                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle               1756                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                441                      
system.cpu1.kern.mode_good::user                  433                      
system.cpu1.kern.mode_good::idle                    8                      
system.cpu1.kern.mode_switch_good::kernel     0.986577                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.004556                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.334598                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         730012000      0.04%      0.04% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user        221954974000     12.46%     12.51% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        1557983230000     87.49%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      31                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements           617253                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          483.640688                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           96824404                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           617253                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           156.863400                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data     0.076344                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   483.564345                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.000149                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.944462                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.944611                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          479                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          467                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.935547                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        196866932                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       196866932                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     77929631                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       77929631                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data     19548888                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      19548888                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         7421                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         7421                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         7847                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         7847                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     97478519                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        97478519                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     97478519                       # number of overall hits
system.cpu1.dcache.overall_hits::total       97478519                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       487479                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       487479                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data       137615                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       137615                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data         1225                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1225                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data          732                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          732                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       625094                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        625094                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       625094                       # number of overall misses
system.cpu1.dcache.overall_misses::total       625094                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     78417110                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     78417110                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data     19686503                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     19686503                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         8646                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         8646                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         8579                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         8579                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     98103613                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     98103613                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     98103613                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     98103613                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006216                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006216                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.006990                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.006990                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.141684                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.141684                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.085325                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.085325                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006372                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006372                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006372                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006372                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks       253158                       # number of writebacks
system.cpu1.dcache.writebacks::total           253158                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements          1940123                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          444084311                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          1940123                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           228.894926                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst     0.697703                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.302297                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.001363                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.998637                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          498                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        898813341                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       898813341                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst    446496486                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      446496486                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst    446496486                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       446496486                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst    446496486                       # number of overall hits
system.cpu1.icache.overall_hits::total      446496486                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst      1940123                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      1940123                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst      1940123                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       1940123                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst      1940123                       # number of overall misses
system.cpu1.icache.overall_misses::total      1940123                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst    448436609                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    448436609                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst    448436609                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    448436609                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst    448436609                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    448436609                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.004326                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004326                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.004326                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004326                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.004326                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004326                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks      1940123                       # number of writebacks
system.cpu1.icache.writebacks::total          1940123                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                    1595                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                    176403                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    9982     28.17%     28.17% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                     31      0.09%     28.26% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                   1902      5.37%     33.62% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                     26      0.07%     33.70% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                  23494     66.30%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total               35435                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     9943     45.53%     45.53% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                      31      0.14%     45.67% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                    1902      8.71%     54.38% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                      26      0.12%     54.50% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    9936     45.50%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                21838                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            1856345033000     99.90%     99.90% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                2216500      0.00%     99.90% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22               93198000      0.01%     99.91% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                4016500      0.00%     99.91% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31             1745775500      0.09%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        1858190239500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.996093                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.422916                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.616283                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::1                         2      5.56%      5.56% # number of syscalls executed
system.cpu2.kern.syscall::3                         6     16.67%     22.22% # number of syscalls executed
system.cpu2.kern.syscall::4                        13     36.11%     58.33% # number of syscalls executed
system.cpu2.kern.syscall::17                        4     11.11%     69.44% # number of syscalls executed
system.cpu2.kern.syscall::71                        6     16.67%     86.11% # number of syscalls executed
system.cpu2.kern.syscall::73                        3      8.33%     94.44% # number of syscalls executed
system.cpu2.kern.syscall::74                        2      5.56%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    36                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                  384      1.00%      1.00% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  124      0.32%      1.32% # number of callpals executed
system.cpu2.kern.callpal::swpipl                30788     79.91%     81.23% # number of callpals executed
system.cpu2.kern.callpal::rdps                   4013     10.42%     91.65% # number of callpals executed
system.cpu2.kern.callpal::rti                    2690      6.98%     98.63% # number of callpals executed
system.cpu2.kern.callpal::callsys                  69      0.18%     98.81% # number of callpals executed
system.cpu2.kern.callpal::rdunique                459      1.19%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                 38527                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel             2814                       # number of protection mode switches
system.cpu2.kern.mode_switch::user               1378                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel               1378                      
system.cpu2.kern.mode_good::user                 1378                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.489694                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.657443                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel      1221419584500     65.73%     65.73% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        636770655000     34.27%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     124                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements          1492742                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          496.904167                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          279643314                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1492742                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           187.335329                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   496.904167                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.970516                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.970516                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          480                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        563778617                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       563778617                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data    220352810                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      220352810                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data     59247801                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      59247801                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        14309                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        14309                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16129                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16129                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data    279600611                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       279600611                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data    279600611                       # number of overall hits
system.cpu2.dcache.overall_hits::total      279600611                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data      1201915                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1201915                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data       299750                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       299750                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data         3411                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         3411                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data         1542                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         1542                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data      1501665                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1501665                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data      1501665                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1501665                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data    221554725                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    221554725                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data     59547551                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     59547551                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17720                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17720                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17671                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17671                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data    281102276                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    281102276                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data    281102276                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    281102276                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.005425                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.005425                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.005034                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.005034                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.192494                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.192494                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.087262                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.087262                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005342                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005342                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005342                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005342                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks       559256                       # number of writebacks
system.cpu2.dcache.writebacks::total           559256                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements          5945918                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs         1273835832                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs          5945918                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           214.237033                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           91                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          257                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           69                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           95                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses       2566535090                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses      2566535090                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst   1274348668                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total     1274348668                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst   1274348668                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total      1274348668                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst   1274348668                       # number of overall hits
system.cpu2.icache.overall_hits::total     1274348668                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst      5945918                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total      5945918                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst      5945918                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total       5945918                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst      5945918                       # number of overall misses
system.cpu2.icache.overall_misses::total      5945918                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst   1280294586                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total   1280294586                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst   1280294586                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total   1280294586                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst   1280294586                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total   1280294586                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.004644                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.004644                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.004644                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.004644                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.004644                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.004644                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks      5945918                       # number of writebacks
system.cpu2.icache.writebacks::total          5945918                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                    1679                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                    141107                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                    8690     27.34%     27.34% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                   1902      5.98%     33.32% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                     73      0.23%     33.55% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                  21120     66.45%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total               31785                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                     8651     45.03%     45.03% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                    1902      9.90%     54.93% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                      73      0.38%     55.31% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                    8586     44.69%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                19212                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            1856183180500     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22               93198000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30               13910000      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31             1131458000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        1857421746500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.995512                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.406534                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.604436                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::1                         3     20.00%     20.00% # number of syscalls executed
system.cpu3.kern.syscall::3                        12     80.00%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                    15                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                   27      0.08%      0.08% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   86      0.25%      0.33% # number of callpals executed
system.cpu3.kern.callpal::tbi                       1      0.00%      0.34% # number of callpals executed
system.cpu3.kern.callpal::swpipl                27577     81.20%     81.54% # number of callpals executed
system.cpu3.kern.callpal::rdps                   3837     11.30%     92.84% # number of callpals executed
system.cpu3.kern.callpal::rti                    2234      6.58%     99.42% # number of callpals executed
system.cpu3.kern.callpal::callsys                  27      0.08%     99.50% # number of callpals executed
system.cpu3.kern.callpal::imb                       1      0.00%     99.50% # number of callpals executed
system.cpu3.kern.callpal::rdunique                170      0.50%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                 33960                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel             2320                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                529                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                529                      
system.cpu3.kern.mode_good::user                  529                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.228017                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.371358                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel      106482829500     26.59%     26.59% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user        293978344000     73.41%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      86                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements           781251                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          482.262018                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          126023502                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           781251                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           161.309876                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data     0.025749                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   482.236269                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.000050                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.941868                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.941918                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          478                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          466                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.933594                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        255672512                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       255672512                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data    103818500                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total      103818500                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data     22815016                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      22815016                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         8614                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         8614                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         9173                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         9173                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data    126633516                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       126633516                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data    126633516                       # number of overall hits
system.cpu3.dcache.overall_hits::total      126633516                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       628981                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       628981                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data       159261                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       159261                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data         1540                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         1540                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data          930                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          930                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       788242                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        788242                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       788242                       # number of overall misses
system.cpu3.dcache.overall_misses::total       788242                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data    104447481                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    104447481                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data     22974277                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     22974277                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        10154                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        10154                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        10103                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        10103                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data    127421758                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    127421758                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data    127421758                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    127421758                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.006022                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.006022                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.006932                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.006932                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.151664                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.151664                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.092052                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.092052                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.006186                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.006186                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.006186                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.006186                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks       281342                       # number of writebacks
system.cpu3.dcache.writebacks::total           281342                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements          1990567                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          588394194                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs          1990567                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           295.591253                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst     0.016675                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   511.983325                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.000033                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.999967                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          498                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses       1187953117                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses      1187953117                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst    590990708                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total      590990708                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst    590990708                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total       590990708                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst    590990708                       # number of overall hits
system.cpu3.icache.overall_hits::total      590990708                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst      1990567                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total      1990567                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst      1990567                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total       1990567                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst      1990567                       # number of overall misses
system.cpu3.icache.overall_misses::total      1990567                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst    592981275                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total    592981275                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst    592981275                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total    592981275                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst    592981275                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total    592981275                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.003357                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.003357                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.003357                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.003357                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.003357                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.003357                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks      1990567                       # number of writebacks
system.cpu3.icache.writebacks::total          1990567                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.fetch_hits                          0                       # ITB hits
system.cpu4.dtb.fetch_misses                        0                       # ITB misses
system.cpu4.dtb.fetch_acv                           0                       # ITB acv
system.cpu4.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.read_acv                            0                       # DTB read access violations
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.write_acv                           0                       # DTB write access violations
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.data_hits                           0                       # DTB hits
system.cpu4.dtb.data_misses                         0                       # DTB misses
system.cpu4.dtb.data_acv                            0                       # DTB access violations
system.cpu4.dtb.data_accesses                       0                       # DTB accesses
system.cpu4.itb.fetch_hits                          0                       # ITB hits
system.cpu4.itb.fetch_misses                        0                       # ITB misses
system.cpu4.itb.fetch_acv                           0                       # ITB acv
system.cpu4.itb.fetch_accesses                      0                       # ITB accesses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.read_acv                            0                       # DTB read access violations
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.write_acv                           0                       # DTB write access violations
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.data_hits                           0                       # DTB hits
system.cpu4.itb.data_misses                         0                       # DTB misses
system.cpu4.itb.data_acv                            0                       # DTB access violations
system.cpu4.itb.data_accesses                       0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                    1585                       # number of quiesce instructions executed
system.cpu4.kern.inst.hwrei                    161543                       # number of hwrei instructions executed
system.cpu4.kern.ipl_count::0                    8626     27.17%     27.17% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::22                   1902      5.99%     33.17% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::30                     75      0.24%     33.40% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::31                  21140     66.60%    100.00% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::total               31743                       # number of times we switched to this ipl
system.cpu4.kern.ipl_good::0                     8626     45.03%     45.03% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::22                    1902      9.93%     54.96% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::30                      75      0.39%     55.35% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::31                    8554     44.65%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::total                19157                       # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_ticks::0            1856198665500     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::22               93198000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::30               14918000      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::31             1114950000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::total        1857421731500                       # number of cycles we spent at this ipl
system.cpu4.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::31                0.404636                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::total             0.603503                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.syscall::1                         3     20.00%     20.00% # number of syscalls executed
system.cpu4.kern.syscall::3                        12     80.00%    100.00% # number of syscalls executed
system.cpu4.kern.syscall::total                    15                       # number of syscalls executed
system.cpu4.kern.callpal::wripir                    2      0.01%      0.01% # number of callpals executed
system.cpu4.kern.callpal::swpctx                   83      0.24%      0.25% # number of callpals executed
system.cpu4.kern.callpal::tbi                       1      0.00%      0.25% # number of callpals executed
system.cpu4.kern.callpal::swpipl                27550     81.21%     81.46% # number of callpals executed
system.cpu4.kern.callpal::rdps                   3821     11.26%     92.72% # number of callpals executed
system.cpu4.kern.callpal::rti                    2216      6.53%     99.25% # number of callpals executed
system.cpu4.kern.callpal::callsys                  33      0.10%     99.35% # number of callpals executed
system.cpu4.kern.callpal::imb                       1      0.00%     99.35% # number of callpals executed
system.cpu4.kern.callpal::rdunique                219      0.65%    100.00% # number of callpals executed
system.cpu4.kern.callpal::total                 33926                       # number of callpals executed
system.cpu4.kern.mode_switch::kernel             2299                       # number of protection mode switches
system.cpu4.kern.mode_switch::user                633                       # number of protection mode switches
system.cpu4.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu4.kern.mode_good::kernel                633                      
system.cpu4.kern.mode_good::user                  633                      
system.cpu4.kern.mode_good::idle                    0                      
system.cpu4.kern.mode_switch_good::kernel     0.275337                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::total     0.431787                       # fraction of useful protection mode switches
system.cpu4.kern.mode_ticks::kernel      145226014500     27.57%     27.57% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::user        381479884500     72.43%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.swap_context                      83                       # number of times the context was actually changed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu4.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu4.op_class::IntMult                       0                       # Class of executed instruction
system.cpu4.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu4.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu4.op_class::MemRead                       0                       # Class of executed instruction
system.cpu4.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu4.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu4.op_class::total                         0                       # Class of executed instruction
system.cpu4.dcache.tags.replacements           993918                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          486.816750                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs          161626565                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs           993918                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs           162.615593                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::switch_cpus4.data   486.816750                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::switch_cpus4.data     0.950814                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.950814                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          481                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4          473                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.939453                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses        327525521                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses       327525521                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data    135237365                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total      135237365                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data     27004588                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total      27004588                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         8309                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         8309                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         8790                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         8790                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data    162241953                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total       162241953                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data    162241953                       # number of overall hits
system.cpu4.dcache.overall_hits::total      162241953                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data       820132                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       820132                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data       180659                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total       180659                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::switch_cpus4.data         1459                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total         1459                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::switch_cpus4.data          861                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total          861                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data      1000791                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total       1000791                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data      1000791                       # number of overall misses
system.cpu4.dcache.overall_misses::total      1000791                       # number of overall misses
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data    136057497                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total    136057497                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data     27185247                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total     27185247                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         9768                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         9768                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         9651                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         9651                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data    163242744                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total    163242744                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data    163242744                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total    163242744                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.006028                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.006028                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.006645                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.006645                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::switch_cpus4.data     0.149365                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.149365                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::switch_cpus4.data     0.089214                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.089214                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.006131                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.006131                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.006131                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.006131                       # miss rate for overall accesses
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks       330616                       # number of writebacks
system.cpu4.dcache.writebacks::total           330616                       # number of writebacks
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements          2123119                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs          763319514                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs          2123119                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs           359.527428                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst     0.000453                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_blocks::switch_cpus4.inst   511.999547                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.000001                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::switch_cpus4.inst     0.999999                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          498                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses       1537852189                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses      1537852189                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst    765741416                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total      765741416                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst    765741416                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total       765741416                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst    765741416                       # number of overall hits
system.cpu4.icache.overall_hits::total      765741416                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst      2123119                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total      2123119                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst      2123119                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total       2123119                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst      2123119                       # number of overall misses
system.cpu4.icache.overall_misses::total      2123119                       # number of overall misses
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst    767864535                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total    767864535                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst    767864535                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total    767864535                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst    767864535                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total    767864535                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.002765                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.002765                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.002765                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.002765                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.002765                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.002765                       # miss rate for overall accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.writebacks::writebacks      2123119                       # number of writebacks
system.cpu4.icache.writebacks::total          2123119                       # number of writebacks
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.fetch_hits                          0                       # ITB hits
system.cpu5.dtb.fetch_misses                        0                       # ITB misses
system.cpu5.dtb.fetch_acv                           0                       # ITB acv
system.cpu5.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.read_acv                            0                       # DTB read access violations
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.write_acv                           0                       # DTB write access violations
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.data_hits                           0                       # DTB hits
system.cpu5.dtb.data_misses                         0                       # DTB misses
system.cpu5.dtb.data_acv                            0                       # DTB access violations
system.cpu5.dtb.data_accesses                       0                       # DTB accesses
system.cpu5.itb.fetch_hits                          0                       # ITB hits
system.cpu5.itb.fetch_misses                        0                       # ITB misses
system.cpu5.itb.fetch_acv                           0                       # ITB acv
system.cpu5.itb.fetch_accesses                      0                       # ITB accesses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.read_acv                            0                       # DTB read access violations
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.write_acv                           0                       # DTB write access violations
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.data_hits                           0                       # DTB hits
system.cpu5.itb.data_misses                         0                       # DTB misses
system.cpu5.itb.data_acv                            0                       # DTB access violations
system.cpu5.itb.data_accesses                       0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                     548                       # number of quiesce instructions executed
system.cpu5.kern.inst.hwrei                    270412                       # number of hwrei instructions executed
system.cpu5.kern.ipl_count::0                    8549     26.54%     26.54% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::22                   1902      5.91%     32.45% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::30                     78      0.24%     32.69% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::31                  21677     67.31%    100.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::total               32206                       # number of times we switched to this ipl
system.cpu5.kern.ipl_good::0                     8549     44.98%     44.98% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::22                    1902     10.01%     54.99% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::30                      78      0.41%     55.40% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::31                    8476     44.60%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::total                19005                       # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_ticks::0            1856147212500     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::22               93198000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::30               12330500      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::31             1168975500      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::total        1857421716500                       # number of cycles we spent at this ipl
system.cpu5.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::31                0.391014                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::total             0.590107                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.syscall::1                         3     20.00%     20.00% # number of syscalls executed
system.cpu5.kern.syscall::3                        12     80.00%    100.00% # number of syscalls executed
system.cpu5.kern.syscall::total                    15                       # number of syscalls executed
system.cpu5.kern.callpal::wripir                   24      0.07%      0.07% # number of callpals executed
system.cpu5.kern.callpal::swpctx                   32      0.09%      0.16% # number of callpals executed
system.cpu5.kern.callpal::swpipl                28010     81.46%     81.63% # number of callpals executed
system.cpu5.kern.callpal::rdps                   3826     11.13%     92.76% # number of callpals executed
system.cpu5.kern.callpal::rti                    2218      6.45%     99.21% # number of callpals executed
system.cpu5.kern.callpal::callsys                  49      0.14%     99.35% # number of callpals executed
system.cpu5.kern.callpal::rdunique                224      0.65%    100.00% # number of callpals executed
system.cpu5.kern.callpal::total                 34383                       # number of callpals executed
system.cpu5.kern.mode_switch::kernel             2250                       # number of protection mode switches
system.cpu5.kern.mode_switch::user               1677                       # number of protection mode switches
system.cpu5.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu5.kern.mode_good::kernel               1677                      
system.cpu5.kern.mode_good::user                 1677                      
system.cpu5.kern.mode_good::idle                    0                      
system.cpu5.kern.mode_switch_good::kernel     0.745333                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::total     0.854087                       # fraction of useful protection mode switches
system.cpu5.kern.mode_ticks::kernel      283412717000     16.82%     16.82% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::user        1401205178000     83.18%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.swap_context                      32                       # number of times the context was actually changed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           1                       # Percentage of idle cycles
system.cpu5.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu5.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu5.op_class::IntMult                       0                       # Class of executed instruction
system.cpu5.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu5.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu5.op_class::MemRead                       0                       # Class of executed instruction
system.cpu5.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu5.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu5.op_class::total                         0                       # Class of executed instruction
system.cpu5.dcache.tags.replacements          2453330                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          501.177038                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs          589870029                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs          2453330                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs           240.436480                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data     0.351482                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_blocks::switch_cpus5.data   500.825556                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.000686                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::switch_cpus5.data     0.978175                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.978861                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          467                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4          462                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.912109                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses       1187239666                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses      1187239666                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data    514730077                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total      514730077                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data     75185336                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total      75185336                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         6877                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         6877                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         8602                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         8602                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data    589915413                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total       589915413                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data    589915413                       # number of overall hits
system.cpu5.dcache.overall_hits::total      589915413                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data      2179639                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total      2179639                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data       276849                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total       276849                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::switch_cpus5.data         2782                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total         2782                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::switch_cpus5.data          992                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total          992                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data      2456488                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total       2456488                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data      2456488                       # number of overall misses
system.cpu5.dcache.overall_misses::total      2456488                       # number of overall misses
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data    516909716                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total    516909716                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data     75462185                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total     75462185                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         9659                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         9659                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         9594                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         9594                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data    592371901                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total    592371901                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data    592371901                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total    592371901                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.004217                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.004217                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.003669                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.003669                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::switch_cpus5.data     0.288022                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.288022                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::switch_cpus5.data     0.103398                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.103398                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.004147                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.004147                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.004147                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.004147                       # miss rate for overall accesses
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks       535870                       # number of writebacks
system.cpu5.dcache.writebacks::total           535870                       # number of writebacks
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements          5161050                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs         2799776662                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs          5161050                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs           542.481988                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst     4.965124                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_blocks::switch_cpus5.inst   507.034876                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.009698                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::switch_cpus5.inst     0.990302                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses       5618931004                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses      5618931004                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst   2801723927                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total     2801723927                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst   2801723927                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total      2801723927                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst   2801723927                       # number of overall hits
system.cpu5.icache.overall_hits::total     2801723927                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst      5161050                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total      5161050                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst      5161050                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total       5161050                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst      5161050                       # number of overall misses
system.cpu5.icache.overall_misses::total      5161050                       # number of overall misses
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst   2806884977                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total   2806884977                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst   2806884977                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total   2806884977                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst   2806884977                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total   2806884977                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.001839                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.001839                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.001839                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.001839                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.001839                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.001839                       # miss rate for overall accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.writebacks::writebacks      5161050                       # number of writebacks
system.cpu5.icache.writebacks::total          5161050                       # number of writebacks
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.fetch_hits                          0                       # ITB hits
system.cpu6.dtb.fetch_misses                        0                       # ITB misses
system.cpu6.dtb.fetch_acv                           0                       # ITB acv
system.cpu6.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.read_acv                            0                       # DTB read access violations
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.write_acv                           0                       # DTB write access violations
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.data_hits                           0                       # DTB hits
system.cpu6.dtb.data_misses                         0                       # DTB misses
system.cpu6.dtb.data_acv                            0                       # DTB access violations
system.cpu6.dtb.data_accesses                       0                       # DTB accesses
system.cpu6.itb.fetch_hits                          0                       # ITB hits
system.cpu6.itb.fetch_misses                        0                       # ITB misses
system.cpu6.itb.fetch_acv                           0                       # ITB acv
system.cpu6.itb.fetch_accesses                      0                       # ITB accesses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.read_acv                            0                       # DTB read access violations
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.write_acv                           0                       # DTB write access violations
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.data_hits                           0                       # DTB hits
system.cpu6.itb.data_misses                         0                       # DTB misses
system.cpu6.itb.data_acv                            0                       # DTB access violations
system.cpu6.itb.data_accesses                       0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                     765                       # number of quiesce instructions executed
system.cpu6.kern.inst.hwrei                    245718                       # number of hwrei instructions executed
system.cpu6.kern.ipl_count::0                    8291     26.43%     26.43% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::22                   1902      6.06%     32.49% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::30                     92      0.29%     32.78% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::31                  21089     67.22%    100.00% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::total               31374                       # number of times we switched to this ipl
system.cpu6.kern.ipl_good::0                     8291     44.83%     44.83% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::22                    1902     10.28%     55.12% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::30                      92      0.50%     55.61% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::31                    8209     44.39%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::total                18494                       # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_ticks::0            1856780807500     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::22               93198000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::30               13499500      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::31             1112058000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::total        1857999563000                       # number of cycles we spent at this ipl
system.cpu6.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::31                0.389255                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::total             0.589469                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.syscall::1                         1    100.00%    100.00% # number of syscalls executed
system.cpu6.kern.syscall::total                     1                       # number of syscalls executed
system.cpu6.kern.callpal::wripir                    1      0.00%      0.00% # number of callpals executed
system.cpu6.kern.callpal::swpctx                   54      0.16%      0.16% # number of callpals executed
system.cpu6.kern.callpal::swpipl                27166     80.93%     81.09% # number of callpals executed
system.cpu6.kern.callpal::rdps                   3807     11.34%     92.43% # number of callpals executed
system.cpu6.kern.callpal::rti                    2218      6.61%     99.04% # number of callpals executed
system.cpu6.kern.callpal::callsys                  46      0.14%     99.18% # number of callpals executed
system.cpu6.kern.callpal::rdunique                276      0.82%    100.00% # number of callpals executed
system.cpu6.kern.callpal::total                 33568                       # number of callpals executed
system.cpu6.kern.mode_switch::kernel             2272                       # number of protection mode switches
system.cpu6.kern.mode_switch::user               1453                       # number of protection mode switches
system.cpu6.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu6.kern.mode_good::kernel               1453                      
system.cpu6.kern.mode_good::user                 1453                      
system.cpu6.kern.mode_good::idle                    0                      
system.cpu6.kern.mode_switch_good::kernel     0.639525                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::total     0.780134                       # fraction of useful protection mode switches
system.cpu6.kern.mode_ticks::kernel      666968956000     35.86%     35.86% # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::user        1192970322500     64.14%    100.00% # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu6.kern.swap_context                      54                       # number of times the context was actually changed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           1                       # Percentage of idle cycles
system.cpu6.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu6.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu6.op_class::IntMult                       0                       # Class of executed instruction
system.cpu6.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu6.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu6.op_class::MemRead                       0                       # Class of executed instruction
system.cpu6.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu6.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu6.op_class::total                         0                       # Class of executed instruction
system.cpu6.dcache.tags.replacements          2074890                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          476.113773                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs          506185325                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs          2074890                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs           243.957668                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::switch_cpus6.data   476.113773                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::switch_cpus6.data     0.929910                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.929910                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          495                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2          495                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.966797                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses       1018614803                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses      1018614803                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data    448757392                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total      448757392                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data     57414861                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total      57414861                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         6558                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         6558                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         7669                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         7669                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data    506172253                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total       506172253                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data    506172253                       # number of overall hits
system.cpu6.dcache.overall_hits::total      506172253                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data      1836770                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total      1836770                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data       241758                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total       241758                       # number of WriteReq misses
system.cpu6.dcache.LoadLockedReq_misses::switch_cpus6.data         2013                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total         2013                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::switch_cpus6.data          839                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total          839                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data      2078528                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total       2078528                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data      2078528                       # number of overall misses
system.cpu6.dcache.overall_misses::total      2078528                       # number of overall misses
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data    450594162                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total    450594162                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data     57656619                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total     57656619                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         8571                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         8571                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         8508                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         8508                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data    508250781                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total    508250781                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data    508250781                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total    508250781                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.004076                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.004076                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.004193                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.004193                       # miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::switch_cpus6.data     0.234862                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.234862                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::switch_cpus6.data     0.098613                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.098613                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.004090                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.004090                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.004090                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.004090                       # miss rate for overall accesses
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks       457271                       # number of writebacks
system.cpu6.dcache.writebacks::total           457271                       # number of writebacks
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements          4208018                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs         2383201961                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs          4208018                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs           566.347853                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::switch_cpus6.inst          512                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::switch_cpus6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2          354                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3          158                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses       4782744530                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses      4782744530                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst   2385060238                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total     2385060238                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst   2385060238                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total      2385060238                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst   2385060238                       # number of overall hits
system.cpu6.icache.overall_hits::total     2385060238                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst      4208018                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total      4208018                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst      4208018                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total       4208018                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst      4208018                       # number of overall misses
system.cpu6.icache.overall_misses::total      4208018                       # number of overall misses
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst   2389268256                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total   2389268256                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst   2389268256                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total   2389268256                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst   2389268256                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total   2389268256                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.001761                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.001761                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.001761                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.001761                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.001761                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.001761                       # miss rate for overall accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.writebacks::writebacks      4208018                       # number of writebacks
system.cpu6.icache.writebacks::total          4208018                       # number of writebacks
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.fetch_hits                          0                       # ITB hits
system.cpu7.dtb.fetch_misses                        0                       # ITB misses
system.cpu7.dtb.fetch_acv                           0                       # ITB acv
system.cpu7.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.read_acv                            0                       # DTB read access violations
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.write_acv                           0                       # DTB write access violations
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.data_hits                           0                       # DTB hits
system.cpu7.dtb.data_misses                         0                       # DTB misses
system.cpu7.dtb.data_acv                            0                       # DTB access violations
system.cpu7.dtb.data_accesses                       0                       # DTB accesses
system.cpu7.itb.fetch_hits                          0                       # ITB hits
system.cpu7.itb.fetch_misses                        0                       # ITB misses
system.cpu7.itb.fetch_acv                           0                       # ITB acv
system.cpu7.itb.fetch_accesses                      0                       # ITB accesses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.read_acv                            0                       # DTB read access violations
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.write_acv                           0                       # DTB write access violations
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.data_hits                           0                       # DTB hits
system.cpu7.itb.data_misses                         0                       # DTB misses
system.cpu7.itb.data_acv                            0                       # DTB access violations
system.cpu7.itb.data_accesses                       0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                    1790                       # number of quiesce instructions executed
system.cpu7.kern.inst.hwrei                     40633                       # number of hwrei instructions executed
system.cpu7.kern.ipl_count::0                    9355     28.22%     28.22% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::22                   1902      5.74%     33.96% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::30                    119      0.36%     34.32% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::31                  21769     65.68%    100.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::total               33145                       # number of times we switched to this ipl
system.cpu7.kern.ipl_good::0                     9355     45.12%     45.12% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::22                    1902      9.17%     54.29% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::30                     119      0.57%     54.87% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::31                    9358     45.13%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::total                20734                       # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_ticks::0            1856152474500     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::22               93198000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::30               12012500      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::31             1164001500      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::total        1857421686500                       # number of cycles we spent at this ipl
system.cpu7.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::31                0.429877                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::total             0.625554                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.syscall::4                         1      2.86%      2.86% # number of syscalls executed
system.cpu7.kern.syscall::17                        8     22.86%     25.71% # number of syscalls executed
system.cpu7.kern.syscall::71                       20     57.14%     82.86% # number of syscalls executed
system.cpu7.kern.syscall::74                        6     17.14%    100.00% # number of syscalls executed
system.cpu7.kern.syscall::total                    35                       # number of syscalls executed
system.cpu7.kern.callpal::wripir                   71      0.20%      0.20% # number of callpals executed
system.cpu7.kern.callpal::swpctx                   32      0.09%      0.29% # number of callpals executed
system.cpu7.kern.callpal::tbi                       1      0.00%      0.29% # number of callpals executed
system.cpu7.kern.callpal::swpipl                28534     80.68%     80.98% # number of callpals executed
system.cpu7.kern.callpal::rdps                   3826     10.82%     91.80% # number of callpals executed
system.cpu7.kern.callpal::rti                    2647      7.48%     99.28% # number of callpals executed
system.cpu7.kern.callpal::callsys                  49      0.14%     99.42% # number of callpals executed
system.cpu7.kern.callpal::imb                       1      0.00%     99.42% # number of callpals executed
system.cpu7.kern.callpal::rdunique                204      0.58%    100.00% # number of callpals executed
system.cpu7.kern.callpal::total                 35365                       # number of callpals executed
system.cpu7.kern.mode_switch::kernel             2679                       # number of protection mode switches
system.cpu7.kern.mode_switch::user                860                       # number of protection mode switches
system.cpu7.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu7.kern.mode_good::kernel                860                      
system.cpu7.kern.mode_good::user                  860                      
system.cpu7.kern.mode_good::idle                    0                      
system.cpu7.kern.mode_switch_good::kernel     0.321015                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::total     0.486013                       # fraction of useful protection mode switches
system.cpu7.kern.mode_ticks::kernel       64513740500     28.23%     28.23% # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::user        164002346000     71.77%    100.00% # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu7.kern.swap_context                      32                       # number of times the context was actually changed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           1                       # Percentage of idle cycles
system.cpu7.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu7.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu7.op_class::IntMult                       0                       # Class of executed instruction
system.cpu7.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu7.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu7.op_class::MemRead                       0                       # Class of executed instruction
system.cpu7.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu7.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu7.op_class::total                         0                       # Class of executed instruction
system.cpu7.dcache.tags.replacements           345917                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          461.893945                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs           73979239                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs           345917                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs           213.864132                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data     0.071532                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_blocks::switch_cpus7.data   461.822413                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.000140                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::switch_cpus7.data     0.901997                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.902137                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          473                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4          461                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.923828                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses        150359674                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses       150359674                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data     56875161                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total       56875161                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data     17749411                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total      17749411                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data        10431                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        10431                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data        11279                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        11279                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     74624572                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        74624572                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     74624572                       # number of overall hits
system.cpu7.dcache.overall_hits::total       74624572                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data       238282                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       238282                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data       115239                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total       115239                       # number of WriteReq misses
system.cpu7.dcache.LoadLockedReq_misses::switch_cpus7.data         2025                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total         2025                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::switch_cpus7.data         1093                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total         1093                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data       353521                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        353521                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data       353521                       # number of overall misses
system.cpu7.dcache.overall_misses::total       353521                       # number of overall misses
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data     57113443                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total     57113443                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data     17864650                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total     17864650                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data        12456                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        12456                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data        12372                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        12372                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     74978093                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     74978093                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     74978093                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     74978093                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.004172                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.004172                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.006451                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.006451                       # miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::switch_cpus7.data     0.162572                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.162572                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::switch_cpus7.data     0.088345                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.088345                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.004715                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.004715                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.004715                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.004715                       # miss rate for overall accesses
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks       156179                       # number of writebacks
system.cpu7.dcache.writebacks::total           156179                       # number of writebacks
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements          2014626                       # number of replacements
system.cpu7.icache.tags.tagsinuse          511.942552                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs          329922778                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs          2014626                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs           163.763784                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle     2291024867000                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst     1.309455                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_blocks::switch_cpus7.inst   510.633097                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.002558                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::switch_cpus7.inst     0.997330                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.999888                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4          497                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses        668824805                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses       668824805                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst    331390456                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total      331390456                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst    331390456                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total       331390456                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst    331390456                       # number of overall hits
system.cpu7.icache.overall_hits::total      331390456                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst      2014631                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total      2014631                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst      2014631                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total       2014631                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst      2014631                       # number of overall misses
system.cpu7.icache.overall_misses::total      2014631                       # number of overall misses
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst    333405087                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total    333405087                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst    333405087                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total    333405087                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst    333405087                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total    333405087                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.006043                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.006043                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.006043                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.006043                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.006043                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.006043                       # miss rate for overall accesses
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.writebacks::writebacks      2014626                       # number of writebacks
system.cpu7.icache.writebacks::total          2014626                       # number of writebacks
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 361                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  2965504                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        363                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  823                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 823                       # Transaction distribution
system.iobus.trans_dist::WriteReq               63557                       # Transaction distribution
system.iobus.trans_dist::WriteResp              63557                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio        32858                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           24                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          162                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1362                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1488                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        35894                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        92866                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        92866                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  128760                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio       131432                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           96                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          221                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          681                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          837                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total       133267                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      2966280                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      2966280                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  3099547                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                46433                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                46433                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               417897                       # Number of tag accesses
system.iocache.tags.data_accesses              417897                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide           97                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               97                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide        46336                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        46336                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide           97                       # number of demand (read+write) misses
system.iocache.demand_misses::total                97                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           97                       # number of overall misses
system.iocache.overall_misses::total               97                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide           97                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             97                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide        46336                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        46336                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           97                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              97                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           97                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             97                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           46336                       # number of writebacks
system.iocache.writebacks::total                46336                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                  10991397                       # number of replacements
system.l2.tags.tagsinuse                  4051.749725                       # Cycle average of tags in use
system.l2.tags.total_refs                    46088976                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  10991397                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.193186                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      531.767927                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst         0.007295                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst         0.007298                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst    49.945237                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data    19.905845                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst    56.412675                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data    33.049934                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   251.608259                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data   149.760813                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst    65.769091                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data    51.367558                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.inst    99.371089                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.data    83.539949                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.inst   681.718147                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.data   627.685988                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.inst   720.219507                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.data   590.328317                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.inst    21.403211                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.data    17.881587                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.129826                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.012194                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.004860                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.013773                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.008069                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.061428                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.036563                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.016057                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.012541                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.inst     0.024261                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.data     0.020395                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.inst     0.166435                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.data     0.153244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.inst     0.175835                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.data     0.144123                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.inst     0.005225                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.data     0.004366                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.989197                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3926                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          520                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1002                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2147                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          245                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           12                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.958496                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 493086512                       # Number of tag accesses
system.l2.tags.data_accesses                493086512                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      2771800                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2771800                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks     17246009                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         17246009                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data          275                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data           15                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data           79                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data           34                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus4.data           25                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus5.data          181                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus6.data           99                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus7.data           75                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  783                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data           95                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data           10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data           36                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data           11                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus4.data            7                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus5.data          126                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus6.data          132                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus7.data           19                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                436                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data        57076                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data        71433                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data       126511                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data        74285                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data        77237                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data       111927                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data       118790                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data        17006                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                654265                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst      1733052                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst      1710438                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst      5059152                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst      1736714                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus4.inst      1795989                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus5.inst      3856415                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus6.inst      3065336                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus7.inst      1951021                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           20908117                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data       140061                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data       223105                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data       552966                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data       261308                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus4.data       331430                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus5.data       690320                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus6.data       612551                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus7.data        87441                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2899182                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst      1733052                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data       197137                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst      1710438                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data       294538                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst      5059152                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data       679477                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst      1736714                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data       335593                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst      1795989                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data       408667                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst      3856415                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data       802247                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst      3065336                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data       731341                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst      1951021                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data       104447                       # number of demand (read+write) hits
system.l2.demand_hits::total                 24461564                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst      1733052                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data       197137                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst      1710438                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data       294538                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst      5059152                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data       679477                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst      1736714                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data       335593                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst      1795989                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data       408667                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst      3856415                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data       802247                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst      3065336                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data       731341                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst      1951021                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data       104447                       # number of overall hits
system.l2.overall_hits::total                24461564                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data         3946                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data          854                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data          834                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data          962                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus4.data          788                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus5.data          904                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus6.data          847                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus7.data         1176                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              10311                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data         1131                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data          413                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data          488                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data          473                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus4.data          525                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus5.data          352                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus6.data          341                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus7.data          495                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             4218                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data        52173                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data        64353                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data       170786                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data        83055                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus4.data       101717                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus5.data       162875                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus6.data       121300                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus7.data        95642                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              851901                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst       220348                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst       229685                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst       886766                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst       253853                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus4.inst       327130                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus5.inst      1304635                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus6.inst      1142682                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus7.inst        63610                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          4428709                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data       149370                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data       256450                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data       640412                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data       362155                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus4.data       484397                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus5.data      1486344                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus6.data      1220601                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus7.data       141658                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         4741387                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst       220348                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data       201543                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst       229685                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data       320803                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst       886766                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data       811198                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst       253853                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data       445210                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst       327130                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data       586114                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst      1304635                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data      1649219                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst      1142682                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data      1341901                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst        63610                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data       237300                       # number of demand (read+write) misses
system.l2.demand_misses::total               10021997                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst       220348                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data       201543                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst       229685                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data       320803                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst       886766                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data       811198                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst       253853                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data       445210                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst       327130                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data       586114                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst      1304635                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data      1649219                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst      1142682                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data      1341901                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst        63610                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data       237300                       # number of overall misses
system.l2.overall_misses::total              10021997                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks      2771800                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2771800                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks     17246009                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     17246009                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data         4221                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data          869                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data          913                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data          996                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus4.data          813                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus5.data         1085                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus6.data          946                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus7.data         1251                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            11094                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data         1226                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data          423                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data          524                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data          484                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus4.data          532                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus5.data          478                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus6.data          473                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus7.data          514                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           4654                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data       109249                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data       135786                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data       297297                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data       157340                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data       178954                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data       274802                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data       240090                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data       112648                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1506166                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst      1953400                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst      1940123                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst      5945918                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst      1990567                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus4.inst      2123119                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus5.inst      5161050                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus6.inst      4208018                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus7.inst      2014631                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       25336826                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data       289431                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data       479555                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data      1193378                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data       623463                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus4.data       815827                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus5.data      2176664                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus6.data      1833152                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus7.data       229099                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       7640569                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst      1953400                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data       398680                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst      1940123                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data       615341                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst      5945918                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data      1490675                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst      1990567                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data       780803                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst      2123119                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data       994781                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst      5161050                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data      2451466                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst      4208018                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data      2073242                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst      2014631                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data       341747                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             34483561                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst      1953400                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data       398680                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst      1940123                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data       615341                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst      5945918                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data      1490675                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst      1990567                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data       780803                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst      2123119                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data       994781                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst      5161050                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data      2451466                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst      4208018                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data      2073242                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst      2014631                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data       341747                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            34483561                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.934850                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.982739                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.913472                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.965863                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus4.data     0.969250                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus5.data     0.833180                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus6.data     0.895349                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus7.data     0.940048                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.929421                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.922512                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.976359                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.931298                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.977273                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus4.data     0.986842                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus5.data     0.736402                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus6.data     0.720930                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus7.data     0.963035                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.906317                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.477560                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.473930                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.574463                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.527870                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus4.data     0.568397                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus5.data     0.592699                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus6.data     0.505227                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus7.data     0.849034                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.565609                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.112802                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.118387                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.149139                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.127528                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus4.inst     0.154080                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus5.inst     0.252785                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus6.inst     0.271549                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus7.inst     0.031574                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.174793                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.516082                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.534767                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.536638                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.580876                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus4.data     0.593750                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus5.data     0.682854                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus6.data     0.665848                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus7.data     0.618327                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.620554                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.112802                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.505526                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.118387                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.521342                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.149139                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.544182                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.127528                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.570195                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.154080                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.589189                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.252785                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.672748                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.271549                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.647248                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.031574                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.694373                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.290631                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.112802                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.505526                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.118387                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.521342                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.149139                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.544182                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.127528                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.570195                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.154080                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.589189                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.252785                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.672748                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.271549                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.647248                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.031574                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.694373                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.290631                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1377735                       # number of writebacks
system.l2.writebacks::total                   1377735                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 726                       # Transaction distribution
system.membus.trans_dist::ReadResp            9170919                       # Transaction distribution
system.membus.trans_dist::WriteReq              17221                       # Transaction distribution
system.membus.trans_dist::WriteResp             17221                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1424071                       # Transaction distribution
system.membus.trans_dist::CleanEvict          7459152                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            14810                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           8244                       # Transaction distribution
system.membus.trans_dist::UpgradeResp           15325                       # Transaction distribution
system.membus.trans_dist::ReadExReq            855819                       # Transaction distribution
system.membus.trans_dist::ReadExResp           851105                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       9170193                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         46336                       # Transaction distribution
system.membus.trans_dist::InvalidateResp        46336                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       139202                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       139202                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        35894                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     28922382                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     28958276                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               29097478                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      2971712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      2971712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave       133267                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    729531904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    729665171                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               732636883                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples          18996711                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                18996711    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total            18996711                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits            56422356                       # DTB read hits
system.switch_cpus0.dtb.read_misses              2983                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses        55377268                       # DTB read accesses
system.switch_cpus0.dtb.write_hits           17093144                       # DTB write hits
system.switch_cpus0.dtb.write_misses              352                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses       16330249                       # DTB write accesses
system.switch_cpus0.dtb.data_hits            73515500                       # DTB hits
system.switch_cpus0.dtb.data_misses              3335                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses        71707517                       # DTB accesses
system.switch_cpus0.itb.fetch_hits          320185639                       # ITB hits
system.switch_cpus0.itb.fetch_misses            20677                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses      320206316                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles              3714566585                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts          324751527                       # Number of instructions committed
system.switch_cpus0.committedOps            324751527                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses    307285239                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses        305206                       # Number of float alu accesses
system.switch_cpus0.num_func_calls            1101205                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts      5738484                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts           307285239                       # number of integer instructions
system.switch_cpus0.num_fp_insts               305206                       # number of float instructions
system.switch_cpus0.num_int_register_reads    485857276                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes    282760158                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads        14666                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes        14706                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs             73521970                       # number of memory refs
system.switch_cpus0.num_load_insts           56426262                       # Number of load instructions
system.switch_cpus0.num_store_insts          17095708                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      3389952416.134491                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      324614168.865509                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.087390                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.912610                       # Percentage of idle cycles
system.switch_cpus0.Branches                  7325262                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass     16891373      5.20%      5.20% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu        230945045     71.11%     76.31% # Class of executed instruction
system.switch_cpus0.op_class::IntMult         2777381      0.86%     77.17% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     77.17% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd         288022      0.09%     77.26% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     77.26% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt            879      0.00%     77.26% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     77.26% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv            293      0.00%     77.26% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     77.26% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     77.26% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     77.26% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     77.26% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     77.26% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     77.26% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     77.26% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     77.26% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     77.26% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     77.26% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     77.26% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     77.26% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     77.26% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     77.26% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     77.26% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     77.26% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     77.26% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     77.26% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     77.26% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     77.26% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     77.26% # Class of executed instruction
system.switch_cpus0.op_class::MemRead        56454060     17.38%     94.64% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite       17099760      5.27%     99.91% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess        298050      0.09%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total         324754863                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits            78416557                       # DTB read hits
system.switch_cpus1.dtb.read_misses             60182                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses        77623736                       # DTB read accesses
system.switch_cpus1.dtb.write_hits           19697222                       # DTB write hits
system.switch_cpus1.dtb.write_misses             7318                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses       19082466                       # DTB write accesses
system.switch_cpus1.dtb.data_hits            98113779                       # DTB hits
system.switch_cpus1.dtb.data_misses             67500                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses        96706202                       # DTB accesses
system.switch_cpus1.itb.fetch_hits          444309828                       # ITB hits
system.switch_cpus1.itb.fetch_misses            22228                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses      444332056                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles              3714845053                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts          448369108                       # Number of instructions committed
system.switch_cpus1.committedOps            448369108                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses    425214510                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses        306853                       # Number of float alu accesses
system.switch_cpus1.num_func_calls            1038990                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts      7260865                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts           425214510                       # number of integer instructions
system.switch_cpus1.num_fp_insts               306853                       # number of float instructions
system.switch_cpus1.num_int_register_reads    680431566                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes    396006372                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads        14027                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes        14018                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs             98192552                       # number of memory refs
system.switch_cpus1.num_load_insts           78485942                       # Number of load instructions
system.switch_cpus1.num_store_insts          19706610                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      3266574677.820199                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      448270375.179801                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.120670                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.879330                       # Percentage of idle cycles
system.switch_cpus1.Branches                  8885471                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass     22499096      5.02%      5.02% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu        323211617     72.08%     77.09% # Class of executed instruction
system.switch_cpus1.op_class::IntMult         3294350      0.73%     77.83% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     77.83% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd         290463      0.06%     77.89% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     77.89% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt            999      0.00%     77.89% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     77.89% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv            333      0.00%     77.89% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     77.89% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     77.89% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     77.89% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     77.89% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     77.89% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     77.89% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     77.89% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     77.89% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     77.89% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     77.89% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     77.89% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     77.89% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     77.89% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     77.89% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     77.89% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     77.89% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     77.89% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     77.89% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     77.89% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     77.89% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     77.89% # Class of executed instruction
system.switch_cpus1.op_class::MemRead        78501665     17.51%     95.40% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite       19706860      4.39%     99.79% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess        931226      0.21%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total         448436609                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits           221557448                       # DTB read hits
system.switch_cpus2.dtb.read_misses            104693                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses       220529113                       # DTB read accesses
system.switch_cpus2.dtb.write_hits           59568206                       # DTB write hits
system.switch_cpus2.dtb.write_misses             7307                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses       58334904                       # DTB write accesses
system.switch_cpus2.dtb.data_hits           281125654                       # DTB hits
system.switch_cpus2.dtb.data_misses            112000                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses       278864017                       # DTB accesses
system.switch_cpus2.itb.fetch_hits         1274015487                       # ITB hits
system.switch_cpus2.itb.fetch_misses            23912                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses     1274039399                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles              3716394007                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts         1280182579                       # Number of instructions committed
system.switch_cpus2.committedOps           1280182579                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses   1212369841                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses        627068                       # Number of float alu accesses
system.switch_cpus2.num_func_calls            4023114                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts     20061897                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts          1212369841                       # number of integer instructions
system.switch_cpus2.num_fp_insts               627068                       # number of float instructions
system.switch_cpus2.num_int_register_reads   1935338026                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes   1125973534                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads        31614                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes        31483                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs            281255893                       # number of memory refs
system.switch_cpus2.num_load_insts          221677691                       # Number of load instructions
system.switch_cpus2.num_store_insts          59578202                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      2436076552.302726                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      1280317454.697274                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.344505                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.655495                       # Percentage of idle cycles
system.switch_cpus2.Branches                 25890516                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass     65950493      5.15%      5.15% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu        923657886     72.14%     77.30% # Class of executed instruction
system.switch_cpus2.op_class::IntMult         7386332      0.58%     77.87% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     77.87% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd         590906      0.05%     77.92% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              3      0.00%     77.92% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt           2895      0.00%     77.92% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             2      0.00%     77.92% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv            978      0.00%     77.92% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     77.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     77.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     77.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     77.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     77.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     77.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     77.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     77.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     77.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     77.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     77.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     77.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     77.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     77.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     77.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     77.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     77.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     77.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     77.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     77.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     77.92% # Class of executed instruction
system.switch_cpus2.op_class::MemRead       221715239     17.32%     95.24% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite       59579883      4.65%     99.89% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess       1409969      0.11%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total        1280294586                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits           104446947                       # DTB read hits
system.switch_cpus3.dtb.read_misses             74373                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses       103594304                       # DTB read accesses
system.switch_cpus3.dtb.write_hits           22986470                       # DTB write hits
system.switch_cpus3.dtb.write_misses             7146                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses       22303205                       # DTB write accesses
system.switch_cpus3.dtb.data_hits           127433417                       # DTB hits
system.switch_cpus3.dtb.data_misses             81519                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses       125897509                       # DTB accesses
system.switch_cpus3.itb.fetch_hits          588367690                       # ITB hits
system.switch_cpus3.itb.fetch_misses            23651                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses      588391341                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles              3714845172                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts          592899753                       # Number of instructions committed
system.switch_cpus3.committedOps            592899753                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses    563352947                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses        309077                       # Number of float alu accesses
system.switch_cpus3.num_func_calls            1106574                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts      8847558                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts           563352947                       # number of integer instructions
system.switch_cpus3.num_fp_insts               309077                       # number of float instructions
system.switch_cpus3.num_int_register_reads    908479659                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes    528644309                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads        14517                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes        14491                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs            127527910                       # number of memory refs
system.switch_cpus3.num_load_insts          104532032                       # Number of load instructions
system.switch_cpus3.num_store_insts          22995878                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      3122088809.140144                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      592756362.859856                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.159564                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.840436                       # Percentage of idle cycles
system.switch_cpus3.Branches                 10667963                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass     28759017      4.85%      4.85% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu        431425442     72.76%     77.61% # Class of executed instruction
system.switch_cpus3.op_class::IntMult         3874254      0.65%     78.26% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     78.26% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd         291915      0.05%     78.31% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     78.31% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt           1059      0.00%     78.31% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     78.31% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv            353      0.00%     78.31% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     78.31% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     78.31% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     78.31% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     78.31% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     78.31% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     78.31% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     78.31% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     78.31% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     78.31% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     78.31% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     78.31% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     78.31% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     78.31% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     78.31% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     78.31% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     78.31% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     78.31% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     78.31% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     78.31% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     78.31% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     78.31% # Class of executed instruction
system.switch_cpus3.op_class::MemRead       104550043     17.63%     95.94% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite       22996319      3.88%     99.82% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess       1082873      0.18%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total         592981275                       # Class of executed instruction
system.switch_cpus4.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus4.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus4.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus4.dtb.read_hits           136054227                       # DTB read hits
system.switch_cpus4.dtb.read_misses             95777                       # DTB read misses
system.switch_cpus4.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.dtb.read_accesses       135240128                       # DTB read accesses
system.switch_cpus4.dtb.write_hits           27196986                       # DTB write hits
system.switch_cpus4.dtb.write_misses             7235                       # DTB write misses
system.switch_cpus4.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.dtb.write_accesses       26548316                       # DTB write accesses
system.switch_cpus4.dtb.data_hits           163251213                       # DTB hits
system.switch_cpus4.dtb.data_misses            103012                       # DTB misses
system.switch_cpus4.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus4.dtb.data_accesses       161788444                       # DTB accesses
system.switch_cpus4.itb.fetch_hits          763368763                       # ITB hits
system.switch_cpus4.itb.fetch_misses            22626                       # ITB misses
system.switch_cpus4.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.itb.fetch_accesses      763391389                       # ITB accesses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.data_hits                   0                       # DTB hits
system.switch_cpus4.itb.data_misses                 0                       # DTB misses
system.switch_cpus4.itb.data_acv                    0                       # DTB access violations
system.switch_cpus4.itb.data_accesses               0                       # DTB accesses
system.switch_cpus4.numCycles              3714845048                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus4.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus4.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus4.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_good::kernel            0                      
system.switch_cpus4.kern.mode_good::user            0                      
system.switch_cpus4.kern.mode_good::idle            0                      
system.switch_cpus4.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus4.committedInsts          767761521                       # Number of instructions committed
system.switch_cpus4.committedOps            767761521                       # Number of ops (including micro ops) committed
system.switch_cpus4.num_int_alu_accesses    730327557                       # Number of integer alu accesses
system.switch_cpus4.num_fp_alu_accesses        322822                       # Number of float alu accesses
system.switch_cpus4.num_func_calls            1197956                       # number of times a function call or return occured
system.switch_cpus4.num_conditional_control_insts     10687446                       # number of instructions that are conditional controls
system.switch_cpus4.num_int_insts           730327557                       # number of integer instructions
system.switch_cpus4.num_fp_insts               322822                       # number of float instructions
system.switch_cpus4.num_int_register_reads   1183703373                       # number of times the integer registers were read
system.switch_cpus4.num_int_register_writes    688758591                       # number of times the integer registers were written
system.switch_cpus4.num_fp_register_reads        15224                       # number of times the floating registers were read
system.switch_cpus4.num_fp_register_writes        15200                       # number of times the floating registers were written
system.switch_cpus4.num_mem_refs            163369501                       # number of memory refs
system.switch_cpus4.num_load_insts          136163050                       # Number of load instructions
system.switch_cpus4.num_store_insts          27206451                       # Number of store instructions
system.switch_cpus4.num_idle_cycles      2947279190.255295                       # Number of idle cycles
system.switch_cpus4.num_busy_cycles      767565857.744705                       # Number of busy cycles
system.switch_cpus4.not_idle_fraction        0.206621                       # Percentage of non-idle cycles
system.switch_cpus4.idle_fraction            0.793379                       # Percentage of idle cycles
system.switch_cpus4.Branches                 12746269                       # Number of branches fetched
system.switch_cpus4.op_class::No_OpClass     36502132      4.75%      4.75% # Class of executed instruction
system.switch_cpus4.op_class::IntAlu        561721501     73.15%     77.91% # Class of executed instruction
system.switch_cpus4.op_class::IntMult         4654766      0.61%     78.51% # Class of executed instruction
system.switch_cpus4.op_class::IntDiv                0      0.00%     78.51% # Class of executed instruction
system.switch_cpus4.op_class::FloatAdd         304808      0.04%     78.55% # Class of executed instruction
system.switch_cpus4.op_class::FloatCmp              0      0.00%     78.55% # Class of executed instruction
system.switch_cpus4.op_class::FloatCvt           1119      0.00%     78.55% # Class of executed instruction
system.switch_cpus4.op_class::FloatMult             0      0.00%     78.55% # Class of executed instruction
system.switch_cpus4.op_class::FloatDiv            373      0.00%     78.55% # Class of executed instruction
system.switch_cpus4.op_class::FloatSqrt             0      0.00%     78.55% # Class of executed instruction
system.switch_cpus4.op_class::SimdAdd               0      0.00%     78.55% # Class of executed instruction
system.switch_cpus4.op_class::SimdAddAcc            0      0.00%     78.55% # Class of executed instruction
system.switch_cpus4.op_class::SimdAlu               0      0.00%     78.55% # Class of executed instruction
system.switch_cpus4.op_class::SimdCmp               0      0.00%     78.55% # Class of executed instruction
system.switch_cpus4.op_class::SimdCvt               0      0.00%     78.55% # Class of executed instruction
system.switch_cpus4.op_class::SimdMisc              0      0.00%     78.55% # Class of executed instruction
system.switch_cpus4.op_class::SimdMult              0      0.00%     78.55% # Class of executed instruction
system.switch_cpus4.op_class::SimdMultAcc            0      0.00%     78.55% # Class of executed instruction
system.switch_cpus4.op_class::SimdShift             0      0.00%     78.55% # Class of executed instruction
system.switch_cpus4.op_class::SimdShiftAcc            0      0.00%     78.55% # Class of executed instruction
system.switch_cpus4.op_class::SimdSqrt              0      0.00%     78.55% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAdd            0      0.00%     78.55% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAlu            0      0.00%     78.55% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCmp            0      0.00%     78.55% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCvt            0      0.00%     78.55% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatDiv            0      0.00%     78.55% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMisc            0      0.00%     78.55% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMult            0      0.00%     78.55% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMultAcc            0      0.00%     78.55% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatSqrt            0      0.00%     78.55% # Class of executed instruction
system.switch_cpus4.op_class::MemRead       136180170     17.73%     96.29% # Class of executed instruction
system.switch_cpus4.op_class::MemWrite       27206793      3.54%     99.83% # Class of executed instruction
system.switch_cpus4.op_class::IprAccess       1292873      0.17%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::total         767864535                       # Class of executed instruction
system.switch_cpus5.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus5.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus5.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus5.dtb.read_hits           516897859                       # DTB read hits
system.switch_cpus5.dtb.read_misses            174511                       # DTB read misses
system.switch_cpus5.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.dtb.read_accesses       516251069                       # DTB read accesses
system.switch_cpus5.dtb.write_hits           75473986                       # DTB write hits
system.switch_cpus5.dtb.write_misses             6044                       # DTB write misses
system.switch_cpus5.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.dtb.write_accesses       74869091                       # DTB write accesses
system.switch_cpus5.dtb.data_hits           592371845                       # DTB hits
system.switch_cpus5.dtb.data_misses            180555                       # DTB misses
system.switch_cpus5.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus5.dtb.data_accesses       591120160                       # DTB accesses
system.switch_cpus5.itb.fetch_hits         2802782239                       # ITB hits
system.switch_cpus5.itb.fetch_misses            53494                       # ITB misses
system.switch_cpus5.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.itb.fetch_accesses     2802835733                       # ITB accesses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.data_hits                   0                       # DTB hits
system.switch_cpus5.itb.data_misses                 0                       # DTB misses
system.switch_cpus5.itb.data_acv                    0                       # DTB access violations
system.switch_cpus5.itb.data_accesses               0                       # DTB accesses
system.switch_cpus5.numCycles              3714843981                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus5.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus5.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus5.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_good::kernel            0                      
system.switch_cpus5.kern.mode_good::user            0                      
system.switch_cpus5.kern.mode_good::idle            0                      
system.switch_cpus5.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus5.committedInsts         2806704420                       # Number of instructions committed
system.switch_cpus5.committedOps           2806704420                       # Number of ops (including micro ops) committed
system.switch_cpus5.num_int_alu_accesses   2674769922                       # Number of integer alu accesses
system.switch_cpus5.num_fp_alu_accesses        319757                       # Number of float alu accesses
system.switch_cpus5.num_func_calls            3530612                       # number of times a function call or return occured
system.switch_cpus5.num_conditional_control_insts     30944881                       # number of instructions that are conditional controls
system.switch_cpus5.num_int_insts          2674769922                       # number of integer instructions
system.switch_cpus5.num_fp_insts               319757                       # number of float instructions
system.switch_cpus5.num_int_register_reads   4397646455                       # number of times the integer registers were read
system.switch_cpus5.num_int_register_writes   2555598058                       # number of times the integer registers were written
system.switch_cpus5.num_fp_register_reads        11093                       # number of times the floating registers were read
system.switch_cpus5.num_fp_register_writes        11069                       # number of times the floating registers were written
system.switch_cpus5.num_mem_refs            592576028                       # number of memory refs
system.switch_cpus5.num_load_insts          517093898                       # Number of load instructions
system.switch_cpus5.num_store_insts          75482130                       # Number of store instructions
system.switch_cpus5.num_idle_cycles      909075565.742677                       # Number of idle cycles
system.switch_cpus5.num_busy_cycles      2805768415.257323                       # Number of busy cycles
system.switch_cpus5.not_idle_fraction        0.755286                       # Percentage of non-idle cycles
system.switch_cpus5.idle_fraction            0.244714                       # Percentage of idle cycles
system.switch_cpus5.Branches                 37189267                       # Number of branches fetched
system.switch_cpus5.op_class::No_OpClass    129169643      4.60%      4.60% # Class of executed instruction
system.switch_cpus5.op_class::IntAlu       2069616777     73.73%     78.34% # Class of executed instruction
system.switch_cpus5.op_class::IntMult        12970984      0.46%     78.80% # Class of executed instruction
system.switch_cpus5.op_class::IntDiv                0      0.00%     78.80% # Class of executed instruction
system.switch_cpus5.op_class::FloatAdd         305925      0.01%     78.81% # Class of executed instruction
system.switch_cpus5.op_class::FloatCmp              0      0.00%     78.81% # Class of executed instruction
system.switch_cpus5.op_class::FloatCvt             12      0.00%     78.81% # Class of executed instruction
system.switch_cpus5.op_class::FloatMult             0      0.00%     78.81% # Class of executed instruction
system.switch_cpus5.op_class::FloatDiv              4      0.00%     78.81% # Class of executed instruction
system.switch_cpus5.op_class::FloatSqrt             0      0.00%     78.81% # Class of executed instruction
system.switch_cpus5.op_class::SimdAdd               0      0.00%     78.81% # Class of executed instruction
system.switch_cpus5.op_class::SimdAddAcc            0      0.00%     78.81% # Class of executed instruction
system.switch_cpus5.op_class::SimdAlu               0      0.00%     78.81% # Class of executed instruction
system.switch_cpus5.op_class::SimdCmp               0      0.00%     78.81% # Class of executed instruction
system.switch_cpus5.op_class::SimdCvt               0      0.00%     78.81% # Class of executed instruction
system.switch_cpus5.op_class::SimdMisc              0      0.00%     78.81% # Class of executed instruction
system.switch_cpus5.op_class::SimdMult              0      0.00%     78.81% # Class of executed instruction
system.switch_cpus5.op_class::SimdMultAcc            0      0.00%     78.81% # Class of executed instruction
system.switch_cpus5.op_class::SimdShift             0      0.00%     78.81% # Class of executed instruction
system.switch_cpus5.op_class::SimdShiftAcc            0      0.00%     78.81% # Class of executed instruction
system.switch_cpus5.op_class::SimdSqrt              0      0.00%     78.81% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAdd            0      0.00%     78.81% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAlu            0      0.00%     78.81% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCmp            0      0.00%     78.81% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCvt            0      0.00%     78.81% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatDiv            0      0.00%     78.81% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMisc            0      0.00%     78.81% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMult            0      0.00%     78.81% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMultAcc            0      0.00%     78.81% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatSqrt            0      0.00%     78.81% # Class of executed instruction
system.switch_cpus5.op_class::MemRead       517110916     18.42%     97.23% # Class of executed instruction
system.switch_cpus5.op_class::MemWrite       75482508      2.69%     99.92% # Class of executed instruction
system.switch_cpus5.op_class::IprAccess       2228208      0.08%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::total        2806884977                       # Class of executed instruction
system.switch_cpus6.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus6.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus6.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus6.dtb.read_hits           450582199                       # DTB read hits
system.switch_cpus6.dtb.read_misses            153489                       # DTB read misses
system.switch_cpus6.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.dtb.read_accesses       450040839                       # DTB read accesses
system.switch_cpus6.dtb.write_hits           57667240                       # DTB write hits
system.switch_cpus6.dtb.write_misses             6128                       # DTB write misses
system.switch_cpus6.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.dtb.write_accesses       57095170                       # DTB write accesses
system.switch_cpus6.dtb.data_hits           508249439                       # DTB hits
system.switch_cpus6.dtb.data_misses            159617                       # DTB misses
system.switch_cpus6.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus6.dtb.data_accesses       507136009                       # DTB accesses
system.switch_cpus6.itb.fetch_hits         2386309316                       # ITB hits
system.switch_cpus6.itb.fetch_misses            50543                       # ITB misses
system.switch_cpus6.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.itb.fetch_accesses     2386359859                       # ITB accesses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.data_hits                   0                       # DTB hits
system.switch_cpus6.itb.data_misses                 0                       # DTB misses
system.switch_cpus6.itb.data_acv                    0                       # DTB access violations
system.switch_cpus6.itb.data_accesses               0                       # DTB accesses
system.switch_cpus6.numCycles              3715999951                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus6.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus6.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus6.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_good::kernel            0                      
system.switch_cpus6.kern.mode_good::user            0                      
system.switch_cpus6.kern.mode_good::idle            0                      
system.switch_cpus6.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus6.committedInsts         2389108639                       # Number of instructions committed
system.switch_cpus6.committedOps           2389108639                       # Number of ops (including micro ops) committed
system.switch_cpus6.num_int_alu_accesses   2279034225                       # Number of integer alu accesses
system.switch_cpus6.num_fp_alu_accesses        325559                       # Number of float alu accesses
system.switch_cpus6.num_func_calls            2944492                       # number of times a function call or return occured
system.switch_cpus6.num_conditional_control_insts     23363921                       # number of instructions that are conditional controls
system.switch_cpus6.num_int_insts          2279034225                       # number of integer instructions
system.switch_cpus6.num_fp_insts               325559                       # number of float instructions
system.switch_cpus6.num_int_register_reads   3761095987                       # number of times the integer registers were read
system.switch_cpus6.num_int_register_writes   2186483318                       # number of times the integer registers were written
system.switch_cpus6.num_fp_register_reads        15339                       # number of times the floating registers were read
system.switch_cpus6.num_fp_register_writes        15391                       # number of times the floating registers were written
system.switch_cpus6.num_mem_refs            508431743                       # number of memory refs
system.switch_cpus6.num_load_insts          450756222                       # Number of load instructions
system.switch_cpus6.num_store_insts          57675521                       # Number of store instructions
system.switch_cpus6.num_idle_cycles      1326934235.389924                       # Number of idle cycles
system.switch_cpus6.num_busy_cycles      2389065715.610076                       # Number of busy cycles
system.switch_cpus6.not_idle_fraction        0.642913                       # Percentage of non-idle cycles
system.switch_cpus6.idle_fraction            0.357087                       # Percentage of idle cycles
system.switch_cpus6.Branches                 28317309                       # Number of branches fetched
system.switch_cpus6.op_class::No_OpClass    108003335      4.52%      4.52% # Class of executed instruction
system.switch_cpus6.op_class::IntAlu       1762355304     73.76%     78.28% # Class of executed instruction
system.switch_cpus6.op_class::IntMult         8154334      0.34%     78.62% # Class of executed instruction
system.switch_cpus6.op_class::IntDiv                0      0.00%     78.62% # Class of executed instruction
system.switch_cpus6.op_class::FloatAdd         306676      0.01%     78.64% # Class of executed instruction
system.switch_cpus6.op_class::FloatCmp              0      0.00%     78.64% # Class of executed instruction
system.switch_cpus6.op_class::FloatCvt           1044      0.00%     78.64% # Class of executed instruction
system.switch_cpus6.op_class::FloatMult             0      0.00%     78.64% # Class of executed instruction
system.switch_cpus6.op_class::FloatDiv            348      0.00%     78.64% # Class of executed instruction
system.switch_cpus6.op_class::FloatSqrt             0      0.00%     78.64% # Class of executed instruction
system.switch_cpus6.op_class::SimdAdd               0      0.00%     78.64% # Class of executed instruction
system.switch_cpus6.op_class::SimdAddAcc            0      0.00%     78.64% # Class of executed instruction
system.switch_cpus6.op_class::SimdAlu               0      0.00%     78.64% # Class of executed instruction
system.switch_cpus6.op_class::SimdCmp               0      0.00%     78.64% # Class of executed instruction
system.switch_cpus6.op_class::SimdCvt               0      0.00%     78.64% # Class of executed instruction
system.switch_cpus6.op_class::SimdMisc              0      0.00%     78.64% # Class of executed instruction
system.switch_cpus6.op_class::SimdMult              0      0.00%     78.64% # Class of executed instruction
system.switch_cpus6.op_class::SimdMultAcc            0      0.00%     78.64% # Class of executed instruction
system.switch_cpus6.op_class::SimdShift             0      0.00%     78.64% # Class of executed instruction
system.switch_cpus6.op_class::SimdShiftAcc            0      0.00%     78.64% # Class of executed instruction
system.switch_cpus6.op_class::SimdSqrt              0      0.00%     78.64% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAdd            0      0.00%     78.64% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAlu            0      0.00%     78.64% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCmp            0      0.00%     78.64% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCvt            0      0.00%     78.64% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatDiv            0      0.00%     78.64% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMisc            0      0.00%     78.64% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMult            0      0.00%     78.64% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMultAcc            0      0.00%     78.64% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatSqrt            0      0.00%     78.64% # Class of executed instruction
system.switch_cpus6.op_class::MemRead       450771342     18.87%     97.50% # Class of executed instruction
system.switch_cpus6.op_class::MemWrite       57675722      2.41%     99.92% # Class of executed instruction
system.switch_cpus6.op_class::IprAccess       2000151      0.08%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::total        2389268256                       # Class of executed instruction
system.switch_cpus7.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus7.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus7.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus7.dtb.read_hits            57125165                       # DTB read hits
system.switch_cpus7.dtb.read_misses              1983                       # DTB read misses
system.switch_cpus7.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.dtb.read_accesses        56184977                       # DTB read accesses
system.switch_cpus7.dtb.write_hits           17879650                       # DTB write hits
system.switch_cpus7.dtb.write_misses              926                       # DTB write misses
system.switch_cpus7.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.dtb.write_accesses       16699844                       # DTB write accesses
system.switch_cpus7.dtb.data_hits            75004815                       # DTB hits
system.switch_cpus7.dtb.data_misses              2909                       # DTB misses
system.switch_cpus7.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus7.dtb.data_accesses        72884821                       # DTB accesses
system.switch_cpus7.itb.fetch_hits          328461212                       # ITB hits
system.switch_cpus7.itb.fetch_misses              395                       # ITB misses
system.switch_cpus7.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.itb.fetch_accesses      328461607                       # ITB accesses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.data_hits                   0                       # DTB hits
system.switch_cpus7.itb.data_misses                 0                       # DTB misses
system.switch_cpus7.itb.data_acv                    0                       # DTB access violations
system.switch_cpus7.itb.data_accesses               0                       # DTB accesses
system.switch_cpus7.numCycles              3714845163                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus7.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus7.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus7.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_good::kernel            0                      
system.switch_cpus7.kern.mode_good::user            0                      
system.switch_cpus7.kern.mode_good::idle            0                      
system.switch_cpus7.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus7.committedInsts          333402178                       # Number of instructions committed
system.switch_cpus7.committedOps            333402178                       # Number of ops (including micro ops) committed
system.switch_cpus7.num_int_alu_accesses    314647530                       # Number of integer alu accesses
system.switch_cpus7.num_fp_alu_accesses         45445                       # Number of float alu accesses
system.switch_cpus7.num_func_calls             702070                       # number of times a function call or return occured
system.switch_cpus7.num_conditional_control_insts      4721115                       # number of instructions that are conditional controls
system.switch_cpus7.num_int_insts           314647530                       # number of integer instructions
system.switch_cpus7.num_fp_insts                45445                       # number of float instructions
system.switch_cpus7.num_int_register_reads    500439497                       # number of times the integer registers were read
system.switch_cpus7.num_int_register_writes    290981475                       # number of times the integer registers were written
system.switch_cpus7.num_fp_register_reads         2620                       # number of times the floating registers were read
system.switch_cpus7.num_fp_register_writes         2598                       # number of times the floating registers were written
system.switch_cpus7.num_mem_refs             75010593                       # number of memory refs
system.switch_cpus7.num_load_insts           57127886                       # Number of load instructions
system.switch_cpus7.num_store_insts          17882707                       # Number of store instructions
system.switch_cpus7.num_idle_cycles      3381580277.259544                       # Number of idle cycles
system.switch_cpus7.num_busy_cycles      333264885.740455                       # Number of busy cycles
system.switch_cpus7.not_idle_fraction        0.089712                       # Percentage of non-idle cycles
system.switch_cpus7.idle_fraction            0.910288                       # Percentage of idle cycles
system.switch_cpus7.Branches                  5960774                       # Number of branches fetched
system.switch_cpus7.op_class::No_OpClass     18159925      5.45%      5.45% # Class of executed instruction
system.switch_cpus7.op_class::IntAlu        239871327     71.95%     77.39% # Class of executed instruction
system.switch_cpus7.op_class::IntMult          110107      0.03%     77.43% # Class of executed instruction
system.switch_cpus7.op_class::IntDiv                0      0.00%     77.43% # Class of executed instruction
system.switch_cpus7.op_class::FloatAdd          42019      0.01%     77.44% # Class of executed instruction
system.switch_cpus7.op_class::FloatCmp              7      0.00%     77.44% # Class of executed instruction
system.switch_cpus7.op_class::FloatCvt            387      0.00%     77.44% # Class of executed instruction
system.switch_cpus7.op_class::FloatMult            42      0.00%     77.44% # Class of executed instruction
system.switch_cpus7.op_class::FloatDiv            140      0.00%     77.44% # Class of executed instruction
system.switch_cpus7.op_class::FloatSqrt             0      0.00%     77.44% # Class of executed instruction
system.switch_cpus7.op_class::SimdAdd               0      0.00%     77.44% # Class of executed instruction
system.switch_cpus7.op_class::SimdAddAcc            0      0.00%     77.44% # Class of executed instruction
system.switch_cpus7.op_class::SimdAlu               0      0.00%     77.44% # Class of executed instruction
system.switch_cpus7.op_class::SimdCmp               0      0.00%     77.44% # Class of executed instruction
system.switch_cpus7.op_class::SimdCvt               0      0.00%     77.44% # Class of executed instruction
system.switch_cpus7.op_class::SimdMisc              0      0.00%     77.44% # Class of executed instruction
system.switch_cpus7.op_class::SimdMult              0      0.00%     77.44% # Class of executed instruction
system.switch_cpus7.op_class::SimdMultAcc            0      0.00%     77.44% # Class of executed instruction
system.switch_cpus7.op_class::SimdShift             0      0.00%     77.44% # Class of executed instruction
system.switch_cpus7.op_class::SimdShiftAcc            0      0.00%     77.44% # Class of executed instruction
system.switch_cpus7.op_class::SimdSqrt              0      0.00%     77.44% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAdd            0      0.00%     77.44% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAlu            0      0.00%     77.44% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCmp            0      0.00%     77.44% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCvt            0      0.00%     77.44% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatDiv            0      0.00%     77.44% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMisc            0      0.00%     77.44% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMult            0      0.00%     77.44% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMultAcc            0      0.00%     77.44% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatSqrt            0      0.00%     77.44% # Class of executed instruction
system.switch_cpus7.op_class::MemRead        57148782     17.14%     94.58% # Class of executed instruction
system.switch_cpus7.op_class::MemWrite       17883549      5.36%     99.94% # Class of executed instruction
system.switch_cpus7.op_class::IprAccess        188802      0.06%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::total         333405087                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests     69077263                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     31020864                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests     12492225                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops        3643494                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops      2808760                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       834734                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq                726                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          33043623                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq             17221                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp            17221                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2771800                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     17246009                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5555240                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           14797                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          8680                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          23477                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1510880                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1510880                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      25336826                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      7706071                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      4844523                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1185835                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      4789368                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1803076                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side     16031013                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      4367119                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side      4965463                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      2275589                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side      5386828                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side      2906026                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side     14449198                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side      7185576                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side     11734469                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side      6082401                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side      5718799                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side      1038168                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              94763451                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    185031872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     38837140                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    182351680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     56234324                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side    645446080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    132022971                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side    190393344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     68484864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side    208877376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side     85251776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side    594441472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side    191582668                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side    481692864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side    162342584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side    237066752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side     32657004                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3492714771                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        11084332                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         80179473                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.476250                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           1.071996                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               58588539     73.07%     73.07% # Request fanout histogram
system.tol2bus.snoop_fanout::1               13704323     17.09%     90.16% # Request fanout histogram
system.tol2bus.snoop_fanout::2                4303980      5.37%     95.53% # Request fanout histogram
system.tol2bus.snoop_fanout::3                1696170      2.12%     97.65% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 430021      0.54%     98.18% # Request fanout histogram
system.tol2bus.snoop_fanout::5                 289757      0.36%     98.54% # Request fanout histogram
system.tol2bus.snoop_fanout::6                 556810      0.69%     99.24% # Request fanout histogram
system.tol2bus.snoop_fanout::7                 604069      0.75%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::8                   5804      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              8                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           80179473                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001516                       # Number of seconds simulated
sim_ticks                                  1516039000                       # Number of ticks simulated
final_tick                               4125477619500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                             7335247810                       # Simulator instruction rate (inst/s)
host_op_rate                               7335177418                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1223376029                       # Simulator tick rate (ticks/s)
host_mem_usage                                 788388                       # Number of bytes of host memory used
host_seconds                                     1.24                       # Real time elapsed on the host
sim_insts                                  9089857608                       # Number of instructions simulated
sim_ops                                    9089857608                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst         6656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data         1664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data          320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst       251264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data       684864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst        32704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data        85760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.inst       113088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.data       611072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.data          384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.inst         5248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.data         2944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus7.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus7.data          256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1796736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst         6656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst       251264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst        32704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus4.inst       113088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus5.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus6.inst         5248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus7.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        409472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       786112                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          786112                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst          104                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data           26                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst         3926                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data        10701                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst          511                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data         1340                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.inst         1767                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.data         9548                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.inst           82                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.data           46                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus7.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus7.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               28074                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         12283                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              12283                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst      4390388                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data      1097597                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst        84431                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data       211076                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst    165737161                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data    451745635                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst     21572004                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data     56568466                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.inst     74594387                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.data    403071425                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.inst       126646                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.data       253292                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.inst      3461652                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.data      1941903                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus7.inst       126646                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus7.data       168861                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1185151569                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst      4390388                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst        84431                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst    165737161                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst     21572004                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus4.inst     74594387                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus5.inst       126646                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus6.inst      3461652                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus7.inst       126646                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        270093316                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       518530196                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            518530196                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       518530196                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst      4390388                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data      1097597                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst        84431                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data       211076                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst    165737161                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data    451745635                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst     21572004                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data     56568466                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.inst     74594387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.data    403071425                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.inst       126646                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.data       253292                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.inst      3461652                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.data      1941903                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus7.inst       126646                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus7.data       168861                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1703681765                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       7                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      1040                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     429     41.57%     41.57% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                    136     13.18%     54.75% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      2      0.19%     54.94% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.10%     55.04% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    464     44.96%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                1032                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      429     43.07%     43.07% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                     136     13.65%     56.73% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       2      0.20%     56.93% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.10%     57.03% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     428     42.97%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  996                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0              2148450000     96.73%     96.73% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               10200000      0.46%     97.19% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                  98000      0.00%     97.19% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.01%     97.20% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               62173500      2.80%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total          2221086000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.922414                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.965116                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.callpal::swpipl                  754     83.68%     83.68% # number of callpals executed
system.cpu0.kern.callpal::rdps                      8      0.89%     84.57% # number of callpals executed
system.cpu0.kern.callpal::rti                     139     15.43%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   901                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              139                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements               76                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          493.495755                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             878802                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              570                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs          1541.757895                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   493.495755                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.963859                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.963859                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          494                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           22                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          446                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.964844                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           115783                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          115783                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        35769                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          35769                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        20080                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         20080                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          973                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          973                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          835                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          835                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data        55849                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           55849                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data        55849                       # number of overall hits
system.cpu0.dcache.overall_hits::total          55849                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data          101                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          101                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           38                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           38                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data           16                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           16                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           17                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           17                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data          139                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total           139                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data          139                       # number of overall misses
system.cpu0.dcache.overall_misses::total          139                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        35870                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        35870                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        20118                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        20118                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          989                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          989                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          852                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          852                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data        55988                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        55988                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data        55988                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        55988                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.002816                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.002816                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.001889                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.001889                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.016178                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.016178                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.019953                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.019953                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.002483                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.002483                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.002483                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.002483                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           25                       # number of writebacks
system.cpu0.dcache.writebacks::total               25                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              209                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            3077828                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              721                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          4268.832178                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           55                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           47                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          410                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           381051                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          381051                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       190212                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         190212                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       190212                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          190212                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       190212                       # number of overall hits
system.cpu0.icache.overall_hits::total         190212                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst          209                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          209                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst          209                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           209                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst          209                       # number of overall misses
system.cpu0.icache.overall_misses::total          209                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       190421                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       190421                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       190421                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       190421                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       190421                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       190421                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.001098                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.001098                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.001098                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.001098                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.001098                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.001098                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks          209                       # number of writebacks
system.cpu0.icache.writebacks::total              209                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                        40                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                       9     25.00%     25.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      2      5.56%     30.56% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      2.78%     33.33% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                     24     66.67%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                  36                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                        9     45.00%     45.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       2     10.00%     55.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      5.00%     60.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                       8     40.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                   20                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0              2220005000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                  98000      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 164500      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31                1100000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total          2221367500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.555556                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.callpal::swpipl                   30     81.08%     81.08% # number of callpals executed
system.cpu1.kern.callpal::rdps                      4     10.81%     91.89% # number of callpals executed
system.cpu1.kern.callpal::rti                       3      8.11%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                    37                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel                0                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  3                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                  0                      
system.cpu1.kern.mode_good::user                    0                      
system.cpu1.kern.mode_good::idle                    0                      
system.cpu1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle             0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu1.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements               29                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          477.410057                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             678905                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs              507                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs          1339.063116                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   477.410057                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.932442                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.932442                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          478                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          458                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.933594                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses             3512                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses            3512                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data         1103                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total           1103                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data          566                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total           566                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data            9                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total            9                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data            7                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total            7                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data         1669                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total            1669                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data         1669                       # number of overall hits
system.cpu1.dcache.overall_hits::total           1669                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data           41                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total           41                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data            4                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total            4                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data            1                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data            3                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data           45                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data           45                       # number of overall misses
system.cpu1.dcache.overall_misses::total           45                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data         1144                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total         1144                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data          570                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total          570                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data           10                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total           10                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data         1714                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total         1714                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data         1714                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total         1714                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.035839                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.035839                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.007018                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.007018                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.100000                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.100000                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.300000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.300000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.026254                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.026254                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.026254                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.026254                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks            6                       # number of writebacks
system.cpu1.dcache.writebacks::total                6                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements               33                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2442284                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              545                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          4481.255046                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          483                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses            11125                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses           11125                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst         5513                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total           5513                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst         5513                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total            5513                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst         5513                       # number of overall hits
system.cpu1.icache.overall_hits::total           5513                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           33                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           33                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           33                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            33                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           33                       # number of overall misses
system.cpu1.icache.overall_misses::total           33                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst         5546                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total         5546                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst         5546                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total         5546                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst         5546                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total         5546                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.005950                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.005950                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.005950                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.005950                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.005950                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.005950                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks           33                       # number of writebacks
system.cpu1.icache.writebacks::total               33                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                      8353                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    3148     49.42%     49.42% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                      2      0.03%     49.45% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.02%     49.47% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   3219     50.53%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                6370                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     3148     49.98%     49.98% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                       2      0.03%     50.02% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.02%     50.03% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    3147     49.97%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 6298                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0               700561000     53.34%     53.34% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                  98000      0.01%     53.35% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 164500      0.01%     53.36% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31              612499000     46.64%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total          1313322500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.977633                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.988697                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::2                         1      1.69%      1.69% # number of syscalls executed
system.cpu2.kern.syscall::3                         1      1.69%      3.39% # number of syscalls executed
system.cpu2.kern.syscall::4                         7     11.86%     15.25% # number of syscalls executed
system.cpu2.kern.syscall::6                         2      3.39%     18.64% # number of syscalls executed
system.cpu2.kern.syscall::19                        1      1.69%     20.34% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      1.69%     22.03% # number of syscalls executed
system.cpu2.kern.syscall::71                        1      1.69%     23.73% # number of syscalls executed
system.cpu2.kern.syscall::73                       45     76.27%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    59                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    1      0.02%      0.02% # number of callpals executed
system.cpu2.kern.callpal::swpctx                   63      0.95%      0.97% # number of callpals executed
system.cpu2.kern.callpal::tbi                       3      0.05%      1.01% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 6280     94.71%     95.72% # number of callpals executed
system.cpu2.kern.callpal::rdps                      6      0.09%     95.81% # number of callpals executed
system.cpu2.kern.callpal::rdusp                     1      0.02%     95.82% # number of callpals executed
system.cpu2.kern.callpal::rti                      87      1.31%     97.13% # number of callpals executed
system.cpu2.kern.callpal::callsys                  69      1.04%     98.18% # number of callpals executed
system.cpu2.kern.callpal::imb                       6      0.09%     98.27% # number of callpals executed
system.cpu2.kern.callpal::rdunique                115      1.73%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                  6631                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              151                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                 84                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                 85                      
system.cpu2.kern.mode_good::user                   84                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.562914                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.719149                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel        1076237500     86.25%     86.25% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user           171579000     13.75%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                      63                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements            21943                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          496.951909                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs             631525                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            22310                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            28.306813                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   496.951909                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.970609                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.970609                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          367                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          367                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.716797                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          1324264                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         1324264                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       402409                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         402409                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       210450                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        210450                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         7634                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         7634                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         8415                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         8415                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       612859                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          612859                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       612859                       # number of overall hits
system.cpu2.dcache.overall_hits::total         612859                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        15285                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        15285                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         6057                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         6057                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data          832                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          832                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data           45                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           45                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        21342                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         21342                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        21342                       # number of overall misses
system.cpu2.dcache.overall_misses::total        21342                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       417694                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       417694                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       216507                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       216507                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         8466                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         8466                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         8460                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         8460                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       634201                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       634201                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       634201                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       634201                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.036594                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.036594                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.027976                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.027976                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.098275                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.098275                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.005319                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.005319                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.033652                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.033652                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.033652                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.033652                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        14907                       # number of writebacks
system.cpu2.dcache.writebacks::total            14907                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements             9983                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.988516                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            3368106                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            10495                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           320.924821                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   511.988516                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.999978                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999978                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          4983460                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         4983460                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      2476748                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        2476748                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      2476748                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         2476748                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      2476748                       # number of overall hits
system.cpu2.icache.overall_hits::total        2476748                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst         9988                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         9988                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst         9988                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          9988                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst         9988                       # number of overall misses
system.cpu2.icache.overall_misses::total         9988                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      2486736                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      2486736                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      2486736                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      2486736                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      2486736                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      2486736                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.004017                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.004017                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.004017                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.004017                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.004017                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.004017                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks         9983                       # number of writebacks
system.cpu2.icache.writebacks::total             9983                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       4                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                       818                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     100     43.48%     43.48% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                      2      0.87%     44.35% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      2      0.87%     45.22% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    126     54.78%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 230                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      100     49.50%     49.50% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                       2      0.99%     50.50% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       2      0.99%     51.49% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                      98     48.51%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  202                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0              2214366500     99.68%     99.68% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                  98000      0.00%     99.68% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 330500      0.01%     99.70% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31                6711500      0.30%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total          2221506500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.777778                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.878261                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu3.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     3                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    1      0.33%      0.33% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   58     19.08%     19.41% # number of callpals executed
system.cpu3.kern.callpal::tbi                       4      1.32%     20.72% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  155     50.99%     71.71% # number of callpals executed
system.cpu3.kern.callpal::rdps                      5      1.64%     73.36% # number of callpals executed
system.cpu3.kern.callpal::rti                      71     23.36%     96.71% # number of callpals executed
system.cpu3.kern.callpal::callsys                   9      2.96%     99.67% # number of callpals executed
system.cpu3.kern.callpal::imb                       1      0.33%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   304                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              129                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 67                      
system.cpu3.kern.mode_good::user                   67                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.519380                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.683673                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel      1461763883000    100.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user             8186500      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements             2397                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          473.765483                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             671019                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             2853                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           235.197687                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   473.765483                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.925323                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.925323                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          456                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          451                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses            82504                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses           82504                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        23320                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          23320                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        13205                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         13205                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          405                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          405                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          463                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          463                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data        36525                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total           36525                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data        36525                       # number of overall hits
system.cpu3.dcache.overall_hits::total          36525                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         1812                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1812                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          685                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          685                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data           75                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           75                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           16                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           16                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         2497                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          2497                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         2497                       # number of overall misses
system.cpu3.dcache.overall_misses::total         2497                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        25132                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        25132                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        13890                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        13890                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          480                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          480                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          479                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          479                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data        39022                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total        39022                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data        39022                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total        39022                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.072099                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.072099                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.049316                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.049316                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.156250                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.156250                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.033403                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.033403                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.063990                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.063990                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.063990                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.063990                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1168                       # number of writebacks
system.cpu3.dcache.writebacks::total             1168                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             1279                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            2753544                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             1791                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1537.433836                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          446                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           66                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           285309                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          285309                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       140736                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         140736                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       140736                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          140736                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       140736                       # number of overall hits
system.cpu3.icache.overall_hits::total         140736                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         1279                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         1279                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         1279                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          1279                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         1279                       # number of overall misses
system.cpu3.icache.overall_misses::total         1279                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       142015                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       142015                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       142015                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       142015                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       142015                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       142015                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.009006                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.009006                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.009006                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.009006                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.009006                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.009006                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks         1279                       # number of writebacks
system.cpu3.icache.writebacks::total             1279                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.fetch_hits                          0                       # ITB hits
system.cpu4.dtb.fetch_misses                        0                       # ITB misses
system.cpu4.dtb.fetch_acv                           0                       # ITB acv
system.cpu4.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.read_acv                            0                       # DTB read access violations
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.write_acv                           0                       # DTB write access violations
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.data_hits                           0                       # DTB hits
system.cpu4.dtb.data_misses                         0                       # DTB misses
system.cpu4.dtb.data_acv                            0                       # DTB access violations
system.cpu4.dtb.data_accesses                       0                       # DTB accesses
system.cpu4.itb.fetch_hits                          0                       # ITB hits
system.cpu4.itb.fetch_misses                        0                       # ITB misses
system.cpu4.itb.fetch_acv                           0                       # ITB acv
system.cpu4.itb.fetch_accesses                      0                       # ITB accesses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.read_acv                            0                       # DTB read access violations
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.write_acv                           0                       # DTB write access violations
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.data_hits                           0                       # DTB hits
system.cpu4.itb.data_misses                         0                       # DTB misses
system.cpu4.itb.data_acv                            0                       # DTB access violations
system.cpu4.itb.data_accesses                       0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu4.kern.inst.hwrei                      1239                       # number of hwrei instructions executed
system.cpu4.kern.ipl_count::0                     253     48.47%     48.47% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::22                      2      0.38%     48.85% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::30                      1      0.19%     49.04% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::31                    266     50.96%    100.00% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::total                 522                       # number of times we switched to this ipl
system.cpu4.kern.ipl_good::0                      251     49.80%     49.80% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::22                       2      0.40%     50.20% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::30                       1      0.20%     50.40% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::31                     250     49.60%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::total                  504                       # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_ticks::0              2416220000     99.44%     99.44% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::22                  98000      0.00%     99.44% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::30                 112000      0.00%     99.45% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::31               13472000      0.55%    100.00% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::total          2429902000                       # number of cycles we spent at this ipl
system.cpu4.kern.ipl_used::0                 0.992095                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::31                0.939850                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::total             0.965517                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu4.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu4.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu4.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu4.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu4.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu4.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu4.kern.syscall::total                    12                       # number of syscalls executed
system.cpu4.kern.callpal::wripir                    7      1.16%      1.16% # number of callpals executed
system.cpu4.kern.callpal::swpctx                   53      8.80%      9.97% # number of callpals executed
system.cpu4.kern.callpal::swpipl                  417     69.27%     79.24% # number of callpals executed
system.cpu4.kern.callpal::rdps                      5      0.83%     80.07% # number of callpals executed
system.cpu4.kern.callpal::wrusp                     1      0.17%     80.23% # number of callpals executed
system.cpu4.kern.callpal::rti                     102     16.94%     97.18% # number of callpals executed
system.cpu4.kern.callpal::callsys                  15      2.49%     99.67% # number of callpals executed
system.cpu4.kern.callpal::imb                       2      0.33%    100.00% # number of callpals executed
system.cpu4.kern.callpal::total                   602                       # number of callpals executed
system.cpu4.kern.mode_switch::kernel              154                       # number of protection mode switches
system.cpu4.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu4.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu4.kern.mode_good::kernel                 96                      
system.cpu4.kern.mode_good::user                   97                      
system.cpu4.kern.mode_good::idle                    0                      
system.cpu4.kern.mode_switch_good::kernel     0.623377                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::total     0.768924                       # fraction of useful protection mode switches
system.cpu4.kern.mode_ticks::kernel      1335370959500     99.99%     99.99% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::user            75501500      0.01%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu4.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu4.op_class::IntMult                       0                       # Class of executed instruction
system.cpu4.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu4.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu4.op_class::MemRead                       0                       # Class of executed instruction
system.cpu4.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu4.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu4.op_class::total                         0                       # Class of executed instruction
system.cpu4.dcache.tags.replacements            12900                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          485.469563                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs             802739                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs            13412                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            59.852296                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::switch_cpus4.data   485.469563                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::switch_cpus4.data     0.948183                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.948183                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0          462                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1           47                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses           364254                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses          364254                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data        78432                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total          78432                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        81755                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         81755                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         1148                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         1148                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         1270                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         1270                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       160187                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          160187                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       160187                       # number of overall hits
system.cpu4.dcache.overall_hits::total         160187                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         5871                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         5871                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data         6987                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         6987                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::switch_cpus4.data          152                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total          152                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::switch_cpus4.data           24                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total           24                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        12858                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         12858                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        12858                       # number of overall misses
system.cpu4.dcache.overall_misses::total        12858                       # number of overall misses
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data        84303                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total        84303                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        88742                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        88742                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         1300                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         1300                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         1294                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         1294                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       173045                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       173045                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       173045                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       173045                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.069642                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.069642                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.078734                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.078734                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::switch_cpus4.data     0.116923                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.116923                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::switch_cpus4.data     0.018547                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.018547                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.074304                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.074304                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.074304                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.074304                       # miss rate for overall accesses
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         8421                       # number of writebacks
system.cpu4.dcache.writebacks::total             8421                       # number of writebacks
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements             4574                       # number of replacements
system.cpu4.icache.tags.tagsinuse          511.967458                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs            2927114                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs             5085                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs           575.636971                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::switch_cpus4.inst   511.967458                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::switch_cpus4.inst     0.999936                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.999936                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::1          124                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2          325                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses           932201                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses          932201                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       459238                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         459238                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       459238                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          459238                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       459238                       # number of overall hits
system.cpu4.icache.overall_hits::total         459238                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst         4575                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total         4575                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst         4575                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total          4575                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst         4575                       # number of overall misses
system.cpu4.icache.overall_misses::total         4575                       # number of overall misses
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       463813                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       463813                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       463813                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       463813                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       463813                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       463813                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.009864                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.009864                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.009864                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.009864                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.009864                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.009864                       # miss rate for overall accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.writebacks::writebacks         4574                       # number of writebacks
system.cpu4.icache.writebacks::total             4574                       # number of writebacks
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.fetch_hits                          0                       # ITB hits
system.cpu5.dtb.fetch_misses                        0                       # ITB misses
system.cpu5.dtb.fetch_acv                           0                       # ITB acv
system.cpu5.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.read_acv                            0                       # DTB read access violations
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.write_acv                           0                       # DTB write access violations
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.data_hits                           0                       # DTB hits
system.cpu5.dtb.data_misses                         0                       # DTB misses
system.cpu5.dtb.data_acv                            0                       # DTB access violations
system.cpu5.dtb.data_accesses                       0                       # DTB accesses
system.cpu5.itb.fetch_hits                          0                       # ITB hits
system.cpu5.itb.fetch_misses                        0                       # ITB misses
system.cpu5.itb.fetch_acv                           0                       # ITB acv
system.cpu5.itb.fetch_accesses                      0                       # ITB accesses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.read_acv                            0                       # DTB read access violations
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.write_acv                           0                       # DTB write access violations
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.data_hits                           0                       # DTB hits
system.cpu5.itb.data_misses                         0                       # DTB misses
system.cpu5.itb.data_acv                            0                       # DTB access violations
system.cpu5.itb.data_accesses                       0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu5.kern.inst.hwrei                        38                       # number of hwrei instructions executed
system.cpu5.kern.ipl_count::0                       9     26.47%     26.47% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::22                      2      5.88%     32.35% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::30                      1      2.94%     35.29% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::31                     22     64.71%    100.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::total                  34                       # number of times we switched to this ipl
system.cpu5.kern.ipl_good::0                        9     45.00%     45.00% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::22                       2     10.00%     55.00% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::30                       1      5.00%     60.00% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::31                       8     40.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::total                   20                       # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_ticks::0              2220159500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::22                  98000      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::30                 164500      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::31                1073000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::total          2221495000                       # number of cycles we spent at this ipl
system.cpu5.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::31                0.363636                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::total             0.588235                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.callpal::swpipl                   28     80.00%     80.00% # number of callpals executed
system.cpu5.kern.callpal::rdps                      4     11.43%     91.43% # number of callpals executed
system.cpu5.kern.callpal::rti                       3      8.57%    100.00% # number of callpals executed
system.cpu5.kern.callpal::total                    35                       # number of callpals executed
system.cpu5.kern.mode_switch::kernel                3                       # number of protection mode switches
system.cpu5.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu5.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu5.kern.mode_good::kernel                  0                      
system.cpu5.kern.mode_good::user                    0                      
system.cpu5.kern.mode_good::idle                    0                      
system.cpu5.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu5.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu5.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           1                       # Percentage of idle cycles
system.cpu5.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu5.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu5.op_class::IntMult                       0                       # Class of executed instruction
system.cpu5.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu5.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu5.op_class::MemRead                       0                       # Class of executed instruction
system.cpu5.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu5.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu5.op_class::total                         0                       # Class of executed instruction
system.cpu5.dcache.tags.replacements               13                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          454.476619                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs              81953                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs              457                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs           179.328228                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::switch_cpus5.data   454.476619                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::switch_cpus5.data     0.887650                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.887650                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          444                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4          436                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.867188                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses             2244                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses            2244                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data          684                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total            684                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data          390                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total           390                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data            7                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total            7                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data            6                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total            6                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data         1074                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total            1074                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data         1074                       # number of overall hits
system.cpu5.dcache.overall_hits::total           1074                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data           14                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data            5                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total            5                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::switch_cpus5.data            3                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::switch_cpus5.data            4                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data           19                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data           19                       # number of overall misses
system.cpu5.dcache.overall_misses::total           19                       # number of overall misses
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data          698                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total          698                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data          395                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total          395                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data           10                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total           10                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data         1093                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total         1093                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data         1093                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total         1093                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.020057                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.020057                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.012658                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.012658                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::switch_cpus5.data     0.300000                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.300000                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::switch_cpus5.data     0.400000                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.400000                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.017383                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.017383                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.017383                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.017383                       # miss rate for overall accesses
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks            4                       # number of writebacks
system.cpu5.dcache.writebacks::total                4                       # number of writebacks
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements               18                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs            1993645                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs              530                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs          3761.594340                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::switch_cpus5.inst          512                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::switch_cpus5.inst            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          496                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses             6380                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses            6380                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst         3163                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total           3163                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst         3163                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total            3163                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst         3163                       # number of overall hits
system.cpu5.icache.overall_hits::total           3163                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           18                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           18                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           18                       # number of overall misses
system.cpu5.icache.overall_misses::total           18                       # number of overall misses
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst         3181                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total         3181                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst         3181                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total         3181                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst         3181                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total         3181                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.005659                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.005659                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.005659                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.005659                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.005659                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.005659                       # miss rate for overall accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.writebacks::writebacks           18                       # number of writebacks
system.cpu5.icache.writebacks::total               18                       # number of writebacks
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.fetch_hits                          0                       # ITB hits
system.cpu6.dtb.fetch_misses                        0                       # ITB misses
system.cpu6.dtb.fetch_acv                           0                       # ITB acv
system.cpu6.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.read_acv                            0                       # DTB read access violations
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.write_acv                           0                       # DTB write access violations
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.data_hits                           0                       # DTB hits
system.cpu6.dtb.data_misses                         0                       # DTB misses
system.cpu6.dtb.data_acv                            0                       # DTB access violations
system.cpu6.dtb.data_accesses                       0                       # DTB accesses
system.cpu6.itb.fetch_hits                          0                       # ITB hits
system.cpu6.itb.fetch_misses                        0                       # ITB misses
system.cpu6.itb.fetch_acv                           0                       # ITB acv
system.cpu6.itb.fetch_accesses                      0                       # ITB accesses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.read_acv                            0                       # DTB read access violations
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.write_acv                           0                       # DTB write access violations
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.data_hits                           0                       # DTB hits
system.cpu6.itb.data_misses                         0                       # DTB misses
system.cpu6.itb.data_acv                            0                       # DTB access violations
system.cpu6.itb.data_accesses                       0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu6.kern.inst.hwrei                        42                       # number of hwrei instructions executed
system.cpu6.kern.ipl_count::0                      10     26.32%     26.32% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::22                      2      5.26%     31.58% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::30                      1      2.63%     34.21% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::31                     25     65.79%    100.00% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::total                  38                       # number of times we switched to this ipl
system.cpu6.kern.ipl_good::0                       10     45.45%     45.45% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::22                       2      9.09%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::30                       1      4.55%     59.09% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::31                       9     40.91%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::total                   22                       # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_ticks::0              1642283000     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::22                  98000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::30                 164500      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::31                1130500      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::total          1643676000                       # number of cycles we spent at this ipl
system.cpu6.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::31                0.360000                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::total             0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.callpal::swpipl                   32     82.05%     82.05% # number of callpals executed
system.cpu6.kern.callpal::rdps                      4     10.26%     92.31% # number of callpals executed
system.cpu6.kern.callpal::rti                       3      7.69%    100.00% # number of callpals executed
system.cpu6.kern.callpal::total                    39                       # number of callpals executed
system.cpu6.kern.mode_switch::kernel                3                       # number of protection mode switches
system.cpu6.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu6.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu6.kern.mode_good::kernel                  0                      
system.cpu6.kern.mode_good::user                    0                      
system.cpu6.kern.mode_good::idle                    0                      
system.cpu6.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu6.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu6.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           1                       # Percentage of idle cycles
system.cpu6.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu6.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu6.op_class::IntMult                       0                       # Class of executed instruction
system.cpu6.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu6.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu6.op_class::MemRead                       0                       # Class of executed instruction
system.cpu6.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu6.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu6.op_class::total                         0                       # Class of executed instruction
system.cpu6.dcache.tags.replacements               52                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          479.453282                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs               9645                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs              510                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            18.911765                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::switch_cpus6.data   479.453282                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::switch_cpus6.data     0.936432                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.936432                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          458                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3          453                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.894531                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses             2496                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses            2496                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data          705                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total            705                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data          420                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total           420                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data           11                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total           11                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data            9                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total            9                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data         1125                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total            1125                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data         1125                       # number of overall hits
system.cpu6.dcache.overall_hits::total           1125                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data           57                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data            8                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total            8                       # number of WriteReq misses
system.cpu6.dcache.LoadLockedReq_misses::switch_cpus6.data            2                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::switch_cpus6.data            4                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data           65                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total            65                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data           65                       # number of overall misses
system.cpu6.dcache.overall_misses::total           65                       # number of overall misses
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data          762                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total          762                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data          428                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total          428                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data           13                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total           13                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data           13                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total           13                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data         1190                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total         1190                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data         1190                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total         1190                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.074803                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.074803                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.018692                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.018692                       # miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::switch_cpus6.data     0.153846                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.153846                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::switch_cpus6.data     0.307692                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.307692                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.054622                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.054622                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.054622                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.054622                       # miss rate for overall accesses
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks           41                       # number of writebacks
system.cpu6.dcache.writebacks::total               41                       # number of writebacks
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements              105                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs            1906572                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs              617                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs          3090.068071                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::switch_cpus6.inst          512                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::switch_cpus6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3          495                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses             7119                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses            7119                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst         3402                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total           3402                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst         3402                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total            3402                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst         3402                       # number of overall hits
system.cpu6.icache.overall_hits::total           3402                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst          105                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total          105                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst          105                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total           105                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst          105                       # number of overall misses
system.cpu6.icache.overall_misses::total          105                       # number of overall misses
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst         3507                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total         3507                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst         3507                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total         3507                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst         3507                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total         3507                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.029940                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.029940                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.029940                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.029940                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.029940                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.029940                       # miss rate for overall accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.writebacks::writebacks          105                       # number of writebacks
system.cpu6.icache.writebacks::total              105                       # number of writebacks
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.fetch_hits                          0                       # ITB hits
system.cpu7.dtb.fetch_misses                        0                       # ITB misses
system.cpu7.dtb.fetch_acv                           0                       # ITB acv
system.cpu7.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.read_acv                            0                       # DTB read access violations
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.write_acv                           0                       # DTB write access violations
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.data_hits                           0                       # DTB hits
system.cpu7.dtb.data_misses                         0                       # DTB misses
system.cpu7.dtb.data_acv                            0                       # DTB access violations
system.cpu7.dtb.data_accesses                       0                       # DTB accesses
system.cpu7.itb.fetch_hits                          0                       # ITB hits
system.cpu7.itb.fetch_misses                        0                       # ITB misses
system.cpu7.itb.fetch_acv                           0                       # ITB acv
system.cpu7.itb.fetch_accesses                      0                       # ITB accesses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.read_acv                            0                       # DTB read access violations
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.write_acv                           0                       # DTB write access violations
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.data_hits                           0                       # DTB hits
system.cpu7.itb.data_misses                         0                       # DTB misses
system.cpu7.itb.data_acv                            0                       # DTB access violations
system.cpu7.itb.data_accesses                       0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu7.kern.inst.hwrei                        42                       # number of hwrei instructions executed
system.cpu7.kern.ipl_count::0                       9     23.68%     23.68% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::22                      2      5.26%     28.95% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::30                      2      5.26%     34.21% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::31                     25     65.79%    100.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::total                  38                       # number of times we switched to this ipl
system.cpu7.kern.ipl_good::0                        9     40.91%     40.91% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::22                       2      9.09%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::30                       2      9.09%     59.09% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::31                       9     40.91%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::total                   22                       # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_ticks::0              2220217500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::22                  98000      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::30                 195000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::31                1114500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::total          2221625000                       # number of cycles we spent at this ipl
system.cpu7.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::31                0.360000                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::total             0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.callpal::swpipl                   32     82.05%     82.05% # number of callpals executed
system.cpu7.kern.callpal::rdps                      4     10.26%     92.31% # number of callpals executed
system.cpu7.kern.callpal::rti                       3      7.69%    100.00% # number of callpals executed
system.cpu7.kern.callpal::total                    39                       # number of callpals executed
system.cpu7.kern.mode_switch::kernel                3                       # number of protection mode switches
system.cpu7.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu7.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu7.kern.mode_good::kernel                  0                      
system.cpu7.kern.mode_good::user                    0                      
system.cpu7.kern.mode_good::idle                    0                      
system.cpu7.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu7.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           1                       # Percentage of idle cycles
system.cpu7.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu7.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu7.op_class::IntMult                       0                       # Class of executed instruction
system.cpu7.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu7.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu7.op_class::MemRead                       0                       # Class of executed instruction
system.cpu7.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu7.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu7.op_class::total                         0                       # Class of executed instruction
system.cpu7.dcache.tags.replacements               32                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          471.929953                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs             684560                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs              502                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs          1363.665339                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::switch_cpus7.data   471.929953                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::switch_cpus7.data     0.921738                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.921738                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          470                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4          448                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.917969                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses             3571                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses            3571                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data         1116                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total           1116                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data          571                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total           571                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data            9                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total            9                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data            6                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total            6                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data         1687                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total            1687                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data         1687                       # number of overall hits
system.cpu7.dcache.overall_hits::total           1687                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data           42                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total           42                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           11                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           11                       # number of WriteReq misses
system.cpu7.dcache.LoadLockedReq_misses::switch_cpus7.data            2                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::switch_cpus7.data            5                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data           53                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data           53                       # number of overall misses
system.cpu7.dcache.overall_misses::total           53                       # number of overall misses
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data         1158                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total         1158                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data          582                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total          582                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data           11                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total           11                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data         1740                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total         1740                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data         1740                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total         1740                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.036269                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.036269                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.018900                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.018900                       # miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::switch_cpus7.data     0.181818                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.181818                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::switch_cpus7.data     0.454545                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.454545                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.030460                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.030460                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.030460                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.030460                       # miss rate for overall accesses
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks            6                       # number of writebacks
system.cpu7.dcache.writebacks::total                6                       # number of writebacks
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements               34                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs            1566710                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs              546                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs          2869.432234                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::switch_cpus7.inst          512                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::switch_cpus7.inst            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2           28                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4          482                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses            11306                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses           11306                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst         5602                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total           5602                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst         5602                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total            5602                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst         5602                       # number of overall hits
system.cpu7.icache.overall_hits::total           5602                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           34                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           34                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           34                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            34                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           34                       # number of overall misses
system.cpu7.icache.overall_misses::total           34                       # number of overall misses
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst         5636                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total         5636                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst         5636                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total         5636                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst         5636                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total         5636                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.006033                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.006033                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.006033                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.006033                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.006033                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.006033                       # miss rate for overall accesses
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.writebacks::writebacks           34                       # number of writebacks
system.cpu7.icache.writebacks::total               34                       # number of writebacks
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  816                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 816                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 586                       # Transaction distribution
system.iobus.trans_dist::WriteResp                586                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          340                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio         1088                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1376                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    2804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1360                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         1496                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          688                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         3544                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     3544                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     28988                       # number of replacements
system.l2.tags.tagsinuse                  4005.561706                       # Cycle average of tags in use
system.l2.tags.total_refs                       64703                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     33058                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.957257                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1146.933203                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst    19.369590                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data     3.248173                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst     0.249252                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data     1.001291                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   653.756476                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data  1731.312671                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst    26.741857                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data    30.691294                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.inst   104.691703                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.data   183.421881                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.inst     0.269030                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.data     0.844119                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.inst    67.357488                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.data    34.842903                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.inst     0.683356                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.data     0.147419                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.280013                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.004729                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.000793                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.000061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.000244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.159609                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.422684                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.006529                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.007493                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.inst     0.025559                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.data     0.044781                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.inst     0.000066                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.data     0.000206                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.inst     0.016445                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.data     0.008507                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.inst     0.000167                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.data     0.000036                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.977920                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4070                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          901                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2994                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          173                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.993652                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    847062                       # Number of tag accesses
system.l2.tags.data_accesses                   847062                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        24578                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            24578                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        12151                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            12151                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data          108                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus4.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  116                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data            5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus4.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  6                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data            2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data         3076                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data          108                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data          641                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3827                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst          105                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst           31                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst         6062                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst          768                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus4.inst         2807                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus5.inst           15                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus6.inst           23                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus7.inst           31                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               9842                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data           35                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data           13                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data         8076                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data          985                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus4.data         2635                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus5.data            4                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus6.data           13                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus7.data           18                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             11779                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst          105                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data           37                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst           31                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data           13                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst         6062                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        11152                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst          768                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         1093                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst         2807                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data         3276                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst           15                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data            4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst           23                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data           13                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst           31                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data           18                       # number of demand (read+write) hits
system.l2.demand_hits::total                    25448                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst          105                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data           37                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst           31                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data           13                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst         6062                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        11152                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst          768                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         1093                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst         2807                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data         3276                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst           15                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data            4                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst           23                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data           13                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst           31                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data           18                       # number of overall hits
system.l2.overall_hits::total                   25448                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data           19                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data           29                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data           11                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus4.data            6                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus5.data            4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus6.data            3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus7.data            7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 81                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus4.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus5.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus6.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus7.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               21                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data            5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data         2807                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data          543                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus4.data         6296                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus5.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus6.data            5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus7.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                9660                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst          104                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst         3926                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst          511                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus4.inst         1767                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus5.inst            3                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus6.inst           82                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus7.inst            3                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             6398                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data           21                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data            5                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data         7895                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data          798                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus4.data         3257                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus5.data            5                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus6.data           41                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus7.data            3                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           12025                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst          104                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data           26                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst            2                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data            6                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst         3926                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        10702                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst          511                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1341                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst         1767                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data         9553                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst            3                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data            6                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           82                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data           46                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst            3                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data            5                       # number of demand (read+write) misses
system.l2.demand_misses::total                  28083                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst          104                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data           26                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst            2                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data            6                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst         3926                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        10702                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst          511                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1341                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst         1767                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data         9553                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst            3                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data            6                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           82                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data           46                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst            3                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data            5                       # number of overall misses
system.l2.overall_misses::total                 28083                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        24578                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        24578                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        12151                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        12151                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data           20                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data          137                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data           15                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus4.data            9                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus5.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus6.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus7.data            7                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              197                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus4.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus5.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus6.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus7.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             27                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data            7                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data         5883                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          651                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data         6937                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data            5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data            2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             13487                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst          209                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst           33                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst         9988                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst         1279                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus4.inst         4574                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus5.inst           18                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus6.inst          105                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus7.inst           34                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          16240                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data           56                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data           18                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data        15971                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data         1783                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus4.data         5892                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus5.data            9                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus6.data           54                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus7.data           21                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         23804                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst          209                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data           63                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           33                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data           19                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst         9988                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        21854                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         1279                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         2434                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst         4574                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data        12829                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           18                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst          105                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data           59                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           34                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data           23                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                53531                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst          209                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data           63                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           33                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data           19                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst         9988                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        21854                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         1279                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         2434                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst         4574                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data        12829                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           18                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst          105                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data           59                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           34                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data           23                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               53531                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.950000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.211679                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.733333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus4.data     0.666667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.411168                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.583333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus4.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.777778                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.714286                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.477138                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.834101                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus4.data     0.907597                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus5.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus7.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.716245                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.497608                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.060606                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.393072                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.399531                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus4.inst     0.386314                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus5.inst     0.166667                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus6.inst     0.780952                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus7.inst     0.088235                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.393966                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.375000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.277778                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.494333                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.447560                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus4.data     0.552783                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus5.data     0.555556                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus6.data     0.759259                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus7.data     0.142857                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.505167                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.497608                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.412698                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.060606                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.315789                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.393072                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.489704                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.399531                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.550945                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.386314                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.744641                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.166667                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.600000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.780952                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.779661                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.088235                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.217391                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.524612                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.497608                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.412698                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.060606                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.315789                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.393072                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.489704                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.399531                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.550945                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.386314                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.744641                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.166667                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.600000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.780952                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.779661                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.088235                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.217391                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.524612                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                12283                       # number of writebacks
system.l2.writebacks::total                     12283                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 816                       # Transaction distribution
system.membus.trans_dist::ReadResp              19239                       # Transaction distribution
system.membus.trans_dist::WriteReq                586                       # Transaction distribution
system.membus.trans_dist::WriteResp               586                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        12283                       # Transaction distribution
system.membus.trans_dist::CleanEvict            12716                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              168                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            112                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             111                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9684                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9651                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         18423                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         2804                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        81571                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        84375                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  84375                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         3544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2582848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2586392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2586392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             54788                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   54788    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               54788                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits               37403                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              21657                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.data_hits               59060                       # DTB hits
system.switch_cpus0.dtb.data_misses                 0                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.fetch_hits              20515                       # ITB hits
system.switch_cpus0.itb.fetch_misses                0                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses          20515                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                 4442179                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts             190421                       # Number of instructions committed
system.switch_cpus0.committedOps               190421                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses       182952                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_func_calls              17244                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts        12708                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts              182952                       # number of integer instructions
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_int_register_reads       233127                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       141852                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs                59335                       # number of memory refs
system.switch_cpus0.num_load_insts              37675                       # Number of load instructions
system.switch_cpus0.num_store_insts             21660                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      4163210.889170                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      278968.110830                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.062800                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.937200                       # Percentage of idle cycles
system.switch_cpus0.Branches                    32455                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass          855      0.45%      0.45% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu           121628     63.87%     64.32% # Class of executed instruction
system.switch_cpus0.op_class::IntMult             160      0.08%     64.41% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     64.41% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     64.41% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     64.41% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     64.41% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     64.41% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     64.41% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     64.41% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     64.41% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     64.41% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     64.41% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     64.41% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     64.41% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     64.41% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     64.41% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     64.41% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     64.41% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     64.41% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     64.41% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     64.41% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     64.41% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     64.41% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     64.41% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     64.41% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     64.41% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     64.41% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     64.41% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     64.41% # Class of executed instruction
system.switch_cpus0.op_class::MemRead           40735     21.39%     85.80% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite          21664     11.38%     97.18% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess          5379      2.82%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            190421                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits                1154                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_hits                583                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.data_hits                1737                       # DTB hits
system.switch_cpus1.dtb.data_misses                 0                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus1.itb.fetch_hits                523                       # ITB hits
system.switch_cpus1.itb.fetch_misses                0                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses            523                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                 4442738                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts               5546                       # Number of instructions committed
system.switch_cpus1.committedOps                 5546                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses         5360                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus1.num_func_calls                212                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts          465                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts                5360                       # number of integer instructions
system.switch_cpus1.num_fp_insts                    0                       # number of float instructions
system.switch_cpus1.num_int_register_reads         7435                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes         4251                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs                 1740                       # number of memory refs
system.switch_cpus1.num_load_insts               1154                       # Number of load instructions
system.switch_cpus1.num_store_insts               586                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      4434616.145378                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles       8121.854622                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.001828                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.998172                       # Percentage of idle cycles
system.switch_cpus1.Branches                      773                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass           23      0.41%      0.41% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu             3568     64.33%     64.75% # Class of executed instruction
system.switch_cpus1.op_class::IntMult              20      0.36%     65.11% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     65.11% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd              0      0.00%     65.11% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     65.11% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     65.11% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     65.11% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     65.11% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     65.11% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     65.11% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     65.11% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     65.11% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     65.11% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     65.11% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     65.11% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     65.11% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     65.11% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     65.11% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     65.11% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     65.11% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     65.11% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     65.11% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     65.11% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     65.11% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     65.11% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     65.11% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     65.11% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     65.11% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     65.11% # Class of executed instruction
system.switch_cpus1.op_class::MemRead            1178     21.24%     86.35% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite            586     10.57%     96.92% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess           171      3.08%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total              5546                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits              425386                       # DTB read hits
system.switch_cpus2.dtb.read_misses              1082                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses           59817                       # DTB read accesses
system.switch_cpus2.dtb.write_hits             224869                       # DTB write hits
system.switch_cpus2.dtb.write_misses               55                       # DTB write misses
system.switch_cpus2.dtb.write_acv                  12                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses          33420                       # DTB write accesses
system.switch_cpus2.dtb.data_hits              650255                       # DTB hits
system.switch_cpus2.dtb.data_misses              1137                       # DTB misses
system.switch_cpus2.dtb.data_acv                   12                       # DTB access violations
system.switch_cpus2.dtb.data_accesses           93237                       # DTB accesses
system.switch_cpus2.itb.fetch_hits             392704                       # ITB hits
system.switch_cpus2.itb.fetch_misses              570                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses         393274                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                 2614703                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts            2485587                       # Number of instructions committed
system.switch_cpus2.committedOps              2485587                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses      2409355                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses          1164                       # Number of float alu accesses
system.switch_cpus2.num_func_calls              71396                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts       242335                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts             2409355                       # number of integer instructions
system.switch_cpus2.num_fp_insts                 1164                       # number of float instructions
system.switch_cpus2.num_int_register_reads      3348419                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes      1918207                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads          784                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes          612                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs               652371                       # number of memory refs
system.switch_cpus2.num_load_insts             427242                       # Number of load instructions
system.switch_cpus2.num_store_insts            225129                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      469783.297695                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      2144919.702305                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.820330                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.179670                       # Percentage of idle cycles
system.switch_cpus2.Branches                   331198                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass        37005      1.49%      1.49% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu          1732972     69.69%     71.18% # Class of executed instruction
system.switch_cpus2.op_class::IntMult            8112      0.33%     71.50% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     71.50% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd            232      0.01%     71.51% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp             14      0.00%     71.51% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt             31      0.00%     71.51% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult            33      0.00%     71.52% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv             28      0.00%     71.52% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     71.52% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     71.52% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     71.52% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     71.52% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     71.52% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     71.52% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     71.52% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     71.52% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     71.52% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     71.52% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     71.52% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     71.52% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     71.52% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     71.52% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     71.52% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     71.52% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     71.52% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     71.52% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     71.52% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     71.52% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     71.52% # Class of executed instruction
system.switch_cpus2.op_class::MemRead          441455     17.75%     89.27% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite         225417      9.06%     98.33% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess         41437      1.67%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total           2486736                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits               25066                       # DTB read hits
system.switch_cpus3.dtb.read_misses               326                       # DTB read misses
system.switch_cpus3.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses            1824                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              14266                       # DTB write hits
system.switch_cpus3.dtb.write_misses               38                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses            875                       # DTB write accesses
system.switch_cpus3.dtb.data_hits               39332                       # DTB hits
system.switch_cpus3.dtb.data_misses               364                       # DTB misses
system.switch_cpus3.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus3.dtb.data_accesses            2699                       # DTB accesses
system.switch_cpus3.itb.fetch_hits              23523                       # ITB hits
system.switch_cpus3.itb.fetch_misses              125                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses          23648                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                 4443017                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts             141630                       # Number of instructions committed
system.switch_cpus3.committedOps               141630                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses       136220                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses           296                       # Number of float alu accesses
system.switch_cpus3.num_func_calls               2941                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts        16974                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts              136220                       # number of integer instructions
system.switch_cpus3.num_fp_insts                  296                       # number of float instructions
system.switch_cpus3.num_int_register_reads       180974                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes       103707                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs                40442                       # number of memory refs
system.switch_cpus3.num_load_insts              25950                       # Number of load instructions
system.switch_cpus3.num_store_insts             14492                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      4234739.817192                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      208277.182808                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.046877                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.953123                       # Percentage of idle cycles
system.switch_cpus3.Branches                    21034                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass         2791      1.97%      1.97% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu            91071     64.13%     66.09% # Class of executed instruction
system.switch_cpus3.op_class::IntMult             105      0.07%     66.17% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     66.17% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd             24      0.02%     66.18% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     66.18% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     66.18% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     66.18% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              3      0.00%     66.19% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     66.19% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     66.19% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     66.19% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     66.19% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     66.19% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     66.19% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     66.19% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     66.19% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     66.19% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     66.19% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     66.19% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     66.19% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     66.19% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     66.19% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     66.19% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     66.19% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     66.19% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     66.19% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     66.19% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     66.19% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     66.19% # Class of executed instruction
system.switch_cpus3.op_class::MemRead           27008     19.02%     85.20% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite          14501     10.21%     95.41% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess          6512      4.59%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total            142015                       # Class of executed instruction
system.switch_cpus4.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus4.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus4.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus4.dtb.read_hits               85135                       # DTB read hits
system.switch_cpus4.dtb.read_misses               371                       # DTB read misses
system.switch_cpus4.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.dtb.read_accesses           34049                       # DTB read accesses
system.switch_cpus4.dtb.write_hits              89979                       # DTB write hits
system.switch_cpus4.dtb.write_misses              106                       # DTB write misses
system.switch_cpus4.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus4.dtb.write_accesses          15516                       # DTB write accesses
system.switch_cpus4.dtb.data_hits              175114                       # DTB hits
system.switch_cpus4.dtb.data_misses               477                       # DTB misses
system.switch_cpus4.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus4.dtb.data_accesses           49565                       # DTB accesses
system.switch_cpus4.itb.fetch_hits             162182                       # ITB hits
system.switch_cpus4.itb.fetch_misses              152                       # ITB misses
system.switch_cpus4.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.itb.fetch_accesses         162334                       # ITB accesses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.data_hits                   0                       # DTB hits
system.switch_cpus4.itb.data_misses                 0                       # DTB misses
system.switch_cpus4.itb.data_acv                    0                       # DTB access violations
system.switch_cpus4.itb.data_accesses               0                       # DTB accesses
system.switch_cpus4.numCycles                 4860199                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus4.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus4.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus4.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_good::kernel            0                      
system.switch_cpus4.kern.mode_good::user            0                      
system.switch_cpus4.kern.mode_good::idle            0                      
system.switch_cpus4.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus4.committedInsts             463331                       # Number of instructions committed
system.switch_cpus4.committedOps               463331                       # Number of ops (including micro ops) committed
system.switch_cpus4.num_int_alu_accesses       446132                       # Number of integer alu accesses
system.switch_cpus4.num_fp_alu_accesses          3618                       # Number of float alu accesses
system.switch_cpus4.num_func_calls               9049                       # number of times a function call or return occured
system.switch_cpus4.num_conditional_control_insts        47973                       # number of instructions that are conditional controls
system.switch_cpus4.num_int_insts              446132                       # number of integer instructions
system.switch_cpus4.num_fp_insts                 3618                       # number of float instructions
system.switch_cpus4.num_int_register_reads       641695                       # number of times the integer registers were read
system.switch_cpus4.num_int_register_writes       303882                       # number of times the integer registers were written
system.switch_cpus4.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus4.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus4.num_mem_refs               176233                       # number of memory refs
system.switch_cpus4.num_load_insts              85974                       # Number of load instructions
system.switch_cpus4.num_store_insts             90259                       # Number of store instructions
system.switch_cpus4.num_idle_cycles      4116501.886446                       # Number of idle cycles
system.switch_cpus4.num_busy_cycles      743697.113554                       # Number of busy cycles
system.switch_cpus4.not_idle_fraction        0.153018                       # Percentage of non-idle cycles
system.switch_cpus4.idle_fraction            0.846982                       # Percentage of idle cycles
system.switch_cpus4.Branches                    60021                       # Number of branches fetched
system.switch_cpus4.op_class::No_OpClass         9759      2.10%      2.10% # Class of executed instruction
system.switch_cpus4.op_class::IntAlu           264422     57.01%     59.11% # Class of executed instruction
system.switch_cpus4.op_class::IntMult             529      0.11%     59.23% # Class of executed instruction
system.switch_cpus4.op_class::IntDiv                0      0.00%     59.23% # Class of executed instruction
system.switch_cpus4.op_class::FloatAdd           1172      0.25%     59.48% # Class of executed instruction
system.switch_cpus4.op_class::FloatCmp              0      0.00%     59.48% # Class of executed instruction
system.switch_cpus4.op_class::FloatCvt              0      0.00%     59.48% # Class of executed instruction
system.switch_cpus4.op_class::FloatMult             0      0.00%     59.48% # Class of executed instruction
system.switch_cpus4.op_class::FloatDiv            227      0.05%     59.53% # Class of executed instruction
system.switch_cpus4.op_class::FloatSqrt             0      0.00%     59.53% # Class of executed instruction
system.switch_cpus4.op_class::SimdAdd               0      0.00%     59.53% # Class of executed instruction
system.switch_cpus4.op_class::SimdAddAcc            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus4.op_class::SimdAlu               0      0.00%     59.53% # Class of executed instruction
system.switch_cpus4.op_class::SimdCmp               0      0.00%     59.53% # Class of executed instruction
system.switch_cpus4.op_class::SimdCvt               0      0.00%     59.53% # Class of executed instruction
system.switch_cpus4.op_class::SimdMisc              0      0.00%     59.53% # Class of executed instruction
system.switch_cpus4.op_class::SimdMult              0      0.00%     59.53% # Class of executed instruction
system.switch_cpus4.op_class::SimdMultAcc            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus4.op_class::SimdShift             0      0.00%     59.53% # Class of executed instruction
system.switch_cpus4.op_class::SimdShiftAcc            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus4.op_class::SimdSqrt              0      0.00%     59.53% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAdd            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAlu            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCmp            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCvt            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatDiv            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMisc            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMult            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMultAcc            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatSqrt            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus4.op_class::MemRead           88267     19.03%     78.56% # Class of executed instruction
system.switch_cpus4.op_class::MemWrite          90330     19.48%     98.04% # Class of executed instruction
system.switch_cpus4.op_class::IprAccess          9107      1.96%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::total            463813                       # Class of executed instruction
system.switch_cpus5.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus5.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus5.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus5.dtb.read_hits                 708                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_hits                408                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.data_hits                1116                       # DTB hits
system.switch_cpus5.dtb.data_misses                 0                       # DTB misses
system.switch_cpus5.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus5.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus5.itb.fetch_hits                505                       # ITB hits
system.switch_cpus5.itb.fetch_misses                0                       # ITB misses
system.switch_cpus5.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.itb.fetch_accesses            505                       # ITB accesses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.data_hits                   0                       # DTB hits
system.switch_cpus5.itb.data_misses                 0                       # DTB misses
system.switch_cpus5.itb.data_acv                    0                       # DTB access violations
system.switch_cpus5.itb.data_accesses               0                       # DTB accesses
system.switch_cpus5.numCycles                 4442993                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus5.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus5.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus5.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_good::kernel            0                      
system.switch_cpus5.kern.mode_good::user            0                      
system.switch_cpus5.kern.mode_good::idle            0                      
system.switch_cpus5.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus5.committedInsts               3181                       # Number of instructions committed
system.switch_cpus5.committedOps                 3181                       # Number of ops (including micro ops) committed
system.switch_cpus5.num_int_alu_accesses         3030                       # Number of integer alu accesses
system.switch_cpus5.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus5.num_func_calls                134                       # number of times a function call or return occured
system.switch_cpus5.num_conditional_control_insts          216                       # number of instructions that are conditional controls
system.switch_cpus5.num_int_insts                3030                       # number of integer instructions
system.switch_cpus5.num_fp_insts                    0                       # number of float instructions
system.switch_cpus5.num_int_register_reads         4087                       # number of times the integer registers were read
system.switch_cpus5.num_int_register_writes         2382                       # number of times the integer registers were written
system.switch_cpus5.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus5.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus5.num_mem_refs                 1119                       # number of memory refs
system.switch_cpus5.num_load_insts                708                       # Number of load instructions
system.switch_cpus5.num_store_insts               411                       # Number of store instructions
system.switch_cpus5.num_idle_cycles      4438336.183208                       # Number of idle cycles
system.switch_cpus5.num_busy_cycles       4656.816792                       # Number of busy cycles
system.switch_cpus5.not_idle_fraction        0.001048                       # Percentage of non-idle cycles
system.switch_cpus5.idle_fraction            0.998952                       # Percentage of idle cycles
system.switch_cpus5.Branches                      417                       # Number of branches fetched
system.switch_cpus5.op_class::No_OpClass           20      0.63%      0.63% # Class of executed instruction
system.switch_cpus5.op_class::IntAlu             1846     58.03%     58.66% # Class of executed instruction
system.switch_cpus5.op_class::IntMult              10      0.31%     58.98% # Class of executed instruction
system.switch_cpus5.op_class::IntDiv                0      0.00%     58.98% # Class of executed instruction
system.switch_cpus5.op_class::FloatAdd              0      0.00%     58.98% # Class of executed instruction
system.switch_cpus5.op_class::FloatCmp              0      0.00%     58.98% # Class of executed instruction
system.switch_cpus5.op_class::FloatCvt              0      0.00%     58.98% # Class of executed instruction
system.switch_cpus5.op_class::FloatMult             0      0.00%     58.98% # Class of executed instruction
system.switch_cpus5.op_class::FloatDiv              0      0.00%     58.98% # Class of executed instruction
system.switch_cpus5.op_class::FloatSqrt             0      0.00%     58.98% # Class of executed instruction
system.switch_cpus5.op_class::SimdAdd               0      0.00%     58.98% # Class of executed instruction
system.switch_cpus5.op_class::SimdAddAcc            0      0.00%     58.98% # Class of executed instruction
system.switch_cpus5.op_class::SimdAlu               0      0.00%     58.98% # Class of executed instruction
system.switch_cpus5.op_class::SimdCmp               0      0.00%     58.98% # Class of executed instruction
system.switch_cpus5.op_class::SimdCvt               0      0.00%     58.98% # Class of executed instruction
system.switch_cpus5.op_class::SimdMisc              0      0.00%     58.98% # Class of executed instruction
system.switch_cpus5.op_class::SimdMult              0      0.00%     58.98% # Class of executed instruction
system.switch_cpus5.op_class::SimdMultAcc            0      0.00%     58.98% # Class of executed instruction
system.switch_cpus5.op_class::SimdShift             0      0.00%     58.98% # Class of executed instruction
system.switch_cpus5.op_class::SimdShiftAcc            0      0.00%     58.98% # Class of executed instruction
system.switch_cpus5.op_class::SimdSqrt              0      0.00%     58.98% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAdd            0      0.00%     58.98% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAlu            0      0.00%     58.98% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCmp            0      0.00%     58.98% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCvt            0      0.00%     58.98% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatDiv            0      0.00%     58.98% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMisc            0      0.00%     58.98% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMult            0      0.00%     58.98% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMultAcc            0      0.00%     58.98% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatSqrt            0      0.00%     58.98% # Class of executed instruction
system.switch_cpus5.op_class::MemRead             731     22.98%     81.96% # Class of executed instruction
system.switch_cpus5.op_class::MemWrite            411     12.92%     94.88% # Class of executed instruction
system.switch_cpus5.op_class::IprAccess           163      5.12%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::total              3181                       # Class of executed instruction
system.switch_cpus6.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus6.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus6.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus6.dtb.read_hits                 775                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_hits                444                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.data_hits                1219                       # DTB hits
system.switch_cpus6.dtb.data_misses                 0                       # DTB misses
system.switch_cpus6.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus6.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus6.itb.fetch_hits                541                       # ITB hits
system.switch_cpus6.itb.fetch_misses                0                       # ITB misses
system.switch_cpus6.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.itb.fetch_accesses            541                       # ITB accesses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.data_hits                   0                       # DTB hits
system.switch_cpus6.itb.data_misses                 0                       # DTB misses
system.switch_cpus6.itb.data_acv                    0                       # DTB access violations
system.switch_cpus6.itb.data_accesses               0                       # DTB accesses
system.switch_cpus6.numCycles                 3287295                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus6.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus6.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus6.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_good::kernel            0                      
system.switch_cpus6.kern.mode_good::user            0                      
system.switch_cpus6.kern.mode_good::idle            0                      
system.switch_cpus6.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus6.committedInsts               3507                       # Number of instructions committed
system.switch_cpus6.committedOps                 3507                       # Number of ops (including micro ops) committed
system.switch_cpus6.num_int_alu_accesses         3338                       # Number of integer alu accesses
system.switch_cpus6.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus6.num_func_calls                148                       # number of times a function call or return occured
system.switch_cpus6.num_conditional_control_insts          249                       # number of instructions that are conditional controls
system.switch_cpus6.num_int_insts                3338                       # number of integer instructions
system.switch_cpus6.num_fp_insts                    0                       # number of float instructions
system.switch_cpus6.num_int_register_reads         4486                       # number of times the integer registers were read
system.switch_cpus6.num_int_register_writes         2621                       # number of times the integer registers were written
system.switch_cpus6.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus6.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus6.num_mem_refs                 1222                       # number of memory refs
system.switch_cpus6.num_load_insts                775                       # Number of load instructions
system.switch_cpus6.num_store_insts               447                       # Number of store instructions
system.switch_cpus6.num_idle_cycles      3283496.060239                       # Number of idle cycles
system.switch_cpus6.num_busy_cycles       3798.939761                       # Number of busy cycles
system.switch_cpus6.not_idle_fraction        0.001156                       # Percentage of non-idle cycles
system.switch_cpus6.idle_fraction            0.998844                       # Percentage of idle cycles
system.switch_cpus6.Branches                      473                       # Number of branches fetched
system.switch_cpus6.op_class::No_OpClass           16      0.46%      0.46% # Class of executed instruction
system.switch_cpus6.op_class::IntAlu             2048     58.40%     58.85% # Class of executed instruction
system.switch_cpus6.op_class::IntMult              10      0.29%     59.14% # Class of executed instruction
system.switch_cpus6.op_class::IntDiv                0      0.00%     59.14% # Class of executed instruction
system.switch_cpus6.op_class::FloatAdd              0      0.00%     59.14% # Class of executed instruction
system.switch_cpus6.op_class::FloatCmp              0      0.00%     59.14% # Class of executed instruction
system.switch_cpus6.op_class::FloatCvt              0      0.00%     59.14% # Class of executed instruction
system.switch_cpus6.op_class::FloatMult             0      0.00%     59.14% # Class of executed instruction
system.switch_cpus6.op_class::FloatDiv              0      0.00%     59.14% # Class of executed instruction
system.switch_cpus6.op_class::FloatSqrt             0      0.00%     59.14% # Class of executed instruction
system.switch_cpus6.op_class::SimdAdd               0      0.00%     59.14% # Class of executed instruction
system.switch_cpus6.op_class::SimdAddAcc            0      0.00%     59.14% # Class of executed instruction
system.switch_cpus6.op_class::SimdAlu               0      0.00%     59.14% # Class of executed instruction
system.switch_cpus6.op_class::SimdCmp               0      0.00%     59.14% # Class of executed instruction
system.switch_cpus6.op_class::SimdCvt               0      0.00%     59.14% # Class of executed instruction
system.switch_cpus6.op_class::SimdMisc              0      0.00%     59.14% # Class of executed instruction
system.switch_cpus6.op_class::SimdMult              0      0.00%     59.14% # Class of executed instruction
system.switch_cpus6.op_class::SimdMultAcc            0      0.00%     59.14% # Class of executed instruction
system.switch_cpus6.op_class::SimdShift             0      0.00%     59.14% # Class of executed instruction
system.switch_cpus6.op_class::SimdShiftAcc            0      0.00%     59.14% # Class of executed instruction
system.switch_cpus6.op_class::SimdSqrt              0      0.00%     59.14% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAdd            0      0.00%     59.14% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAlu            0      0.00%     59.14% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCmp            0      0.00%     59.14% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCvt            0      0.00%     59.14% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatDiv            0      0.00%     59.14% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMisc            0      0.00%     59.14% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMult            0      0.00%     59.14% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMultAcc            0      0.00%     59.14% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatSqrt            0      0.00%     59.14% # Class of executed instruction
system.switch_cpus6.op_class::MemRead             806     22.98%     82.12% # Class of executed instruction
system.switch_cpus6.op_class::MemWrite            448     12.77%     94.90% # Class of executed instruction
system.switch_cpus6.op_class::IprAccess           179      5.10%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::total              3507                       # Class of executed instruction
system.switch_cpus7.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus7.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus7.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus7.dtb.read_hits                1169                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_hits                596                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.data_hits                1765                       # DTB hits
system.switch_cpus7.dtb.data_misses                 0                       # DTB misses
system.switch_cpus7.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus7.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus7.itb.fetch_hits                541                       # ITB hits
system.switch_cpus7.itb.fetch_misses                0                       # ITB misses
system.switch_cpus7.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.itb.fetch_accesses            541                       # ITB accesses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.data_hits                   0                       # DTB hits
system.switch_cpus7.itb.data_misses                 0                       # DTB misses
system.switch_cpus7.itb.data_acv                    0                       # DTB access violations
system.switch_cpus7.itb.data_accesses               0                       # DTB accesses
system.switch_cpus7.numCycles                 4443253                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus7.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus7.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus7.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_good::kernel            0                      
system.switch_cpus7.kern.mode_good::user            0                      
system.switch_cpus7.kern.mode_good::idle            0                      
system.switch_cpus7.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus7.committedInsts               5636                       # Number of instructions committed
system.switch_cpus7.committedOps                 5636                       # Number of ops (including micro ops) committed
system.switch_cpus7.num_int_alu_accesses         5442                       # Number of integer alu accesses
system.switch_cpus7.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus7.num_func_calls                216                       # number of times a function call or return occured
system.switch_cpus7.num_conditional_control_insts          470                       # number of instructions that are conditional controls
system.switch_cpus7.num_int_insts                5442                       # number of integer instructions
system.switch_cpus7.num_fp_insts                    0                       # number of float instructions
system.switch_cpus7.num_int_register_reads         7546                       # number of times the integer registers were read
system.switch_cpus7.num_int_register_writes         4316                       # number of times the integer registers were written
system.switch_cpus7.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus7.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus7.num_mem_refs                 1768                       # number of memory refs
system.switch_cpus7.num_load_insts               1169                       # Number of load instructions
system.switch_cpus7.num_store_insts               599                       # Number of store instructions
system.switch_cpus7.num_idle_cycles      4434998.316535                       # Number of idle cycles
system.switch_cpus7.num_busy_cycles       8254.683465                       # Number of busy cycles
system.switch_cpus7.not_idle_fraction        0.001858                       # Percentage of non-idle cycles
system.switch_cpus7.idle_fraction            0.998142                       # Percentage of idle cycles
system.switch_cpus7.Branches                      785                       # Number of branches fetched
system.switch_cpus7.op_class::No_OpClass           23      0.41%      0.41% # Class of executed instruction
system.switch_cpus7.op_class::IntAlu             3619     64.21%     64.62% # Class of executed instruction
system.switch_cpus7.op_class::IntMult              20      0.35%     64.98% # Class of executed instruction
system.switch_cpus7.op_class::IntDiv                0      0.00%     64.98% # Class of executed instruction
system.switch_cpus7.op_class::FloatAdd              0      0.00%     64.98% # Class of executed instruction
system.switch_cpus7.op_class::FloatCmp              0      0.00%     64.98% # Class of executed instruction
system.switch_cpus7.op_class::FloatCvt              0      0.00%     64.98% # Class of executed instruction
system.switch_cpus7.op_class::FloatMult             0      0.00%     64.98% # Class of executed instruction
system.switch_cpus7.op_class::FloatDiv              0      0.00%     64.98% # Class of executed instruction
system.switch_cpus7.op_class::FloatSqrt             0      0.00%     64.98% # Class of executed instruction
system.switch_cpus7.op_class::SimdAdd               0      0.00%     64.98% # Class of executed instruction
system.switch_cpus7.op_class::SimdAddAcc            0      0.00%     64.98% # Class of executed instruction
system.switch_cpus7.op_class::SimdAlu               0      0.00%     64.98% # Class of executed instruction
system.switch_cpus7.op_class::SimdCmp               0      0.00%     64.98% # Class of executed instruction
system.switch_cpus7.op_class::SimdCvt               0      0.00%     64.98% # Class of executed instruction
system.switch_cpus7.op_class::SimdMisc              0      0.00%     64.98% # Class of executed instruction
system.switch_cpus7.op_class::SimdMult              0      0.00%     64.98% # Class of executed instruction
system.switch_cpus7.op_class::SimdMultAcc            0      0.00%     64.98% # Class of executed instruction
system.switch_cpus7.op_class::SimdShift             0      0.00%     64.98% # Class of executed instruction
system.switch_cpus7.op_class::SimdShiftAcc            0      0.00%     64.98% # Class of executed instruction
system.switch_cpus7.op_class::SimdSqrt              0      0.00%     64.98% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAdd            0      0.00%     64.98% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAlu            0      0.00%     64.98% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCmp            0      0.00%     64.98% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCvt            0      0.00%     64.98% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatDiv            0      0.00%     64.98% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMisc            0      0.00%     64.98% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMult            0      0.00%     64.98% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMultAcc            0      0.00%     64.98% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatSqrt            0      0.00%     64.98% # Class of executed instruction
system.switch_cpus7.op_class::MemRead            1195     21.20%     86.18% # Class of executed instruction
system.switch_cpus7.op_class::MemWrite            600     10.65%     96.82% # Class of executed instruction
system.switch_cpus7.op_class::IprAccess           179      3.18%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::total              5636                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests       108137                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        49522                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        11331                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           4170                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         2613                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         1557                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq                816                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             41363                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               586                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              586                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        24578                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        12151                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           10045                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             275                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           118                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            393                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            13520                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           13520                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         16241                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        24306                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          498                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side         3118                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side           68                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side          110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        28422                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side        65153                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         3074                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side         7075                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side        12172                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side        38017                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side           36                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side           65                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side          285                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side          194                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side           78                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side          133                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                158498                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        18496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side        12892                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side         2240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side         3224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      1179776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side      2362724                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       114880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side       237480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side       486208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side      1369488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side         1152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side         1432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side        11520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side         6744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side         2816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side         3416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                5814488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           28988                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           138527                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.454778                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           1.486821                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 120294     86.84%     86.84% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   7734      5.58%     92.42% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   1521      1.10%     93.52% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    855      0.62%     94.14% # Request fanout histogram
system.tol2bus.snoop_fanout::4                    970      0.70%     94.84% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   1448      1.05%     95.88% # Request fanout histogram
system.tol2bus.snoop_fanout::6                   1529      1.10%     96.99% # Request fanout histogram
system.tol2bus.snoop_fanout::7                   4044      2.92%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::8                    132      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              8                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             138527                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------
