[appendix]
== Extension summary

[#lr_sc_bh_ext]
=== {lr_sc_bh_ext_name}

{lr_sc_bh_ext_name} is a separate extension independent of CHERI, but is required for CHERI software.

These instructions are not controlled by the CRE bits in <<mseccfg>>, <<menvcfg>> or <<senvcfg>>.

.{lr_sc_bh_ext_name} instruction extension
[#Zabhlrsc_instruction_extension]
[width="100%",options=header,cols="2,2,10"]
|==============================================================================
include::generated/Zabhlrsc_insns_table_body.adoc[]
|==============================================================================

[#cheri_base_ext]
=== {cheri_base_ext_name}

{cheri_base_ext_name} defines the set of instructions supported by a core when in {cheri_cap_mode_name}.

Some instructions depend on the presence of other extensions, as listed in xref:Zcheri_purecap_instruction_extension[xrefstyle=short].

.{cheri_base_ext_name} instruction extension - Pure {cheri_cap_mode_name} instructions
[#Zcheri_purecap_instruction_extension]
[width="100%",options=header,cols="3,1,1,1,1,1,1,1,1,1,1,1,1,1,1,4"]
|==============================================================================
include::generated/Zcheri_purecap_insns_table_body.adoc[]
|==============================================================================

[#cheri_default_ext]
=== {cheri_default_ext_name}

{cheri_default_ext_name} defines the set of instructions added by the {cheri_int_mode_name}, in addition to {cheri_base_ext_name}.

NOTE: {cheri_default_ext_name} implies {cheri_base_ext_name}

.{cheri_default_ext_name} instruction extension - {cheri_int_mode_name} instructions
[#Zcheri_hybrid_instruction_extension]
[width="100%",options=header,cols="3,1,1,1,1,1,1,1,1,1,1,1,1,1,1,4"]
|==============================================================================
include::generated/Zcheri_hybrid_insns_table_body.adoc[]
|==============================================================================

[appendix]
[#clen_csr_summary]
== Capability Width CSR Summary

.CSRs aliased and extended to capability width
[#aliased_CSRs]
[width="100%",options=header,cols="1,1,1"]
|==============================================================================
include::generated/csr_aliases_table_body.adoc[]
|==============================================================================

.Action taken on writing to extended CSRs
[#extended_CSR_writing]
[width="100%",options=header,cols="1,2,2"]
|==============================================================================
include::generated/csr_alias_action_table_body.adoc[]
|==============================================================================

^*^ The vector range check is to ensure that vectored entry to the handler
 is within bounds of the capability written to `Xtvecc`. The check on writing
 must include the lowest (0 offset) and highest possible offset (e.g., 64 * MXLEN bits where HICAUSE=16).

XLEN bits of extended YLEN-wide CSRs are written when executing
<<CSRRWI_CHERI>>, <<CSRRC_CHERI>>, <<CSRRS_CHERI>>, <<CSRRCI_CHERI>> or <<CSRRSI_CHERI>> regardless of the
CHERI execution mode. When using <<CSRRW_CHERI>>, YLEN bits are written when the
CHERI execution mode is {cheri_cap_mode_name} and XLEN bits are written when
the mode is {cheri_int_mode_name}; therefore, writing XLEN bits with <<CSRRW_CHERI>>
is only possible when {cheri_default_ext_name} is implemented.

.Action taken on writing to YLEN-wide CSRs
[#new_cap_CSR_writing]
[width="100%",options=header,cols="1,2,2"]
|==============================================================================
include::generated/new_csr_write_action_table_body.adoc[]
|==============================================================================

XLEN bits of YLEN-wide CSRs added in {cheri_default_ext_name} are
written when executing <<CSRRWI_CHERI>>, <<CSRRC_CHERI>>, <<CSRRS_CHERI>>, <<CSRRCI_CHERI>> or
<<CSRRSI_CHERI>> regardless of the CHERI execution mode. YLEN bits are always written
when using <<CSRRW_CHERI>> regardless of the CHERI execution mode.

NOTE: Implementations which allow misa.C to be writable need to legalize *Xepcc*
 on _reading_ if the misa.C value has changed since the value was written as this
 can cause the read value of bit [1] to change state.

.YLEN-wide CSRs storing code pointers or data pointers
[#CSR_exevectors]
[width="100%",options=header,cols="1,1,1,1"]
|==============================================================================
include::generated/csr_exevectors_table_body.adoc[]
|==============================================================================

Some CSRs store code pointers or data pointers as shown in xref:CSR_exevectors[xrefstyle=short].
These are WARL CSRs that do not need to store full 64-bit addresses on RV64, and so need not be capable
of holding all possible invalid addresses. Prior to writing an invalid address to these CSRs,
the address must be converted to another invalid address that the CSR is capable of holding.
CSRs that store fewer address bits are also subject to the invalid address
check in <<section_invalid_addr_conv>> on writing.

xref:all_capability_CSRs[xrefstyle=short] shows all YLEN-wide CSRs.

.All YLEN-wide CSRs.
[#all_capability_CSRs]
[width="100%",options=header,cols="2,1,1,2,2,4"]
|==============================================================================
include::generated/csr_permission_table_body.adoc[]
|==============================================================================

[appendix]
[#instruction-modes]
== Instructions and CHERI Execution Mode

xref:cap_mode_insns[xrefstyle=short], xref:legacy_mode_insns[xrefstyle=short]
and xref:both_mode_insns[xrefstyle=short] summarize on which
<<cheri_execution_mode>> each instruction may be
executed in.

.Instructions valid for execution in {cheri_cap_mode_name} only
[#cap_mode_insns]
[width="100%",options=header,cols="17,15,17,51"]
|==============================================================================
include::generated/cap_mode_insns_table_body.adoc[]
|==============================================================================

.Instructions valid for execution in {cheri_int_mode_name} only
[#legacy_mode_insns]
[width="100%",options=header,cols="17,15,17,51"]
|==============================================================================
include::generated/legacy_mode_insns_table_body.adoc[]
|==============================================================================

.Instructions valid for execution in both {cheri_int_mode_name} and {cheri_cap_mode_name}
[#both_mode_insns]
[width="100%",options=header,cols="17,15,17,51"]
|==============================================================================
include::generated/both_mode_insns_table_body.adoc[]
|==============================================================================

.Mnemonics with the same encoding but mapped to different instructions in {cheri_int_mode_name} and {cheri_cap_mode_name}
[#legacy_mnemonics]
[width="100%",options=header,cols="20,40,40"]
|==============================================================================
include::generated/legacy_mnemonic_insns_table_body.adoc[]
|==============================================================================

.Instruction encodings which vary depending on the current XLEN
[#xlen_dependent_encodings]
[width="100%",options=header,cols="1,3"]
|==============================================================================
include::generated/xlen_dependent_encoding_insns_table_body.adoc[]
|==============================================================================

NOTE: <<MODESW_CAP>>, <<MODESW_INT>> and <<SCMODE>> only exist in {cheri_cap_mode_name} if
{cheri_int_mode_name} is _also_ present. A hart does not support the <<m_bit>>
if it does not implement the {cheri_default_ext_name} extension.
