

================================================================
== Synthesis Summary Report of 'fiat_25519_carry_square'
================================================================
+ General Information: 
    * Date:           Fri May 10 12:40:59 2024
    * Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
    * Project:        D3
    * Solution:       comb_23 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu9eg-ffvb1156-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------------------------+------+------+---------+---------+----------+---------+------+----------+---------+----------+------------+-----------+-----+
    |                       Modules                       | Issue|      | Latency | Latency | Iteration|         | Trip |          |         |          |            |           |     |
    |                       & Loops                       | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined|  BRAM   |    DSP   |     FF     |    LUT    | URAM|
    +-----------------------------------------------------+------+------+---------+---------+----------+---------+------+----------+---------+----------+------------+-----------+-----+
    |+ fiat_25519_carry_square                            |     -|  0.00|       80|  800.000|         -|       81|     -|        no|  4 (~0%)|  182 (7%)|  3941 (~0%)|  7855 (2%)|    -|
    | + fiat_25519_carry_square_Pipeline_1                |     -|  5.83|       12|  120.000|         -|       12|     -|        no|        -|         -|     6 (~0%)|   51 (~0%)|    -|
    |  o Loop 1                                           |     -|  7.30|       10|  100.000|         1|        1|    10|       yes|        -|         -|           -|          -|    -|
    | + fiat_25519_carry_square_Pipeline_ARRAY_1_READ     |     -|  0.00|       13|  130.000|         -|       13|     -|        no|        -|         -|    50 (~0%)|   75 (~0%)|    -|
    |  o ARRAY_1_READ                                     |     -|  7.30|       11|  110.000|         3|        1|    10|       yes|        -|         -|           -|          -|    -|
    | + fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1  |     -|  1.45|       10|  100.000|         -|       10|     -|        no|        -|   4 (~0%)|    44 (~0%)|  198 (~0%)|    -|
    |  o VITIS_LOOP_23_1                                  |     -|  7.30|        8|   80.000|         2|        1|     8|       yes|        -|         -|           -|          -|    -|
    | + fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5  |     -|  1.69|        7|   70.000|         -|        7|     -|        no|        -|   4 (~0%)|    70 (~0%)|  170 (~0%)|    -|
    |  o VITIS_LOOP_44_5                                  |     -|  7.30|        5|   50.000|         2|        1|     5|       yes|        -|         -|           -|          -|    -|
    | + fiat_25519_carry_square_Pipeline_ARRAY_WRITE      |     -|  0.00|       13|  130.000|         -|       13|     -|        no|        -|         -|    37 (~0%)|   73 (~0%)|    -|
    |  o ARRAY_WRITE                                      |     -|  7.30|       11|  110.000|         3|        1|    10|       yes|        -|         -|           -|          -|    -|
    +-----------------------------------------------------+------+------+---------+---------+----------+---------+------+----------+---------+----------+------------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|           | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_mem | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=4            |
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | out1_1   | 0x10   | 32    | W      | Data signal of out1              |                                                                      |
| s_axi_control | out1_2   | 0x14   | 32    | W      | Data signal of out1              |                                                                      |
| s_axi_control | arg1_1   | 0x1c   | 32    | W      | Data signal of arg1              |                                                                      |
| s_axi_control | arg1_2   | 0x20   | 32    | W      | Data signal of arg1              |                                                                      |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+---------------+
| Argument | Direction | Datatype      |
+----------+-----------+---------------+
| out1     | inout     | unsigned int* |
| arg1     | inout     | unsigned int* |
+----------+-----------+---------------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+----------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                          |
+----------+---------------+-----------+----------+----------------------------------+
| out1     | m_axi_mem     | interface |          |                                  |
| out1     | s_axi_control | register  | offset   | name=out1_1 offset=0x10 range=32 |
| out1     | s_axi_control | register  | offset   | name=out1_2 offset=0x14 range=32 |
| arg1     | m_axi_mem     | interface |          |                                  |
| arg1     | s_axi_control | register  | offset   | name=arg1_1 offset=0x1c range=32 |
| arg1     | s_axi_control | register  | offset   | name=arg1_2 offset=0x20 range=32 |
+----------+---------------+-----------+----------+----------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+--------+-------+--------------+---------------+
| HW Interface | Direction | Length | Width | Loop         | Loop Location |
+--------------+-----------+--------+-------+--------------+---------------+
| m_axi_mem    | read      | 10     | 32    | ARRAY_1_READ | d3.cpp:17:2   |
| m_axi_mem    | write     | 10     | 32    | ARRAY_WRITE  | d3.cpp:126:2  |
+--------------+-----------+--------+-------+--------------+---------------+

* All M_AXI Variable Accesses
+--------------+----------+-----------------+-----------+--------------+--------+--------------+---------------+------------+-------------------------------------------------------------------------------------------------------+
| HW Interface | Variable | Access Location | Direction | Burst Status | Length | Loop         | Loop Location | Resolution | Problem                                                                                               |
+--------------+----------+-----------------+-----------+--------------+--------+--------------+---------------+------------+-------------------------------------------------------------------------------------------------------+
| m_axi_mem    | arg1     | d3.cpp:19:15    | read      | Widen Fail   |        | ARRAY_1_READ | d3.cpp:17:2   | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_mem    | arg1     | d3.cpp:19:15    | read      | Inferred     | 10     | ARRAY_1_READ | d3.cpp:17:2   |            |                                                                                                       |
| m_axi_mem    | out1     | d3.cpp:128:11   | write     | Widen Fail   |        | ARRAY_WRITE  | d3.cpp:126:2  | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_mem    | out1     | d3.cpp:128:11   | write     | Inferred     | 10     | ARRAY_WRITE  | d3.cpp:126:2  |            |                                                                                                       |
+--------------+----------+-----------------+-----------+--------------+--------+--------------+---------------+------------+-------------------------------------------------------------------------------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+-----------------------------------------------------+-----+--------+-------------+-----+--------+---------+
| Name                                                | DSP | Pragma | Variable    | Op  | Impl   | Latency |
+-----------------------------------------------------+-----+--------+-------------+-----+--------+---------+
| + fiat_25519_carry_square                           | 182 |        |             |     |        |         |
|   mul_32s_7ns_32_1_1_U60                            | 2   |        | mul16       | mul | auto   | 0       |
|   mul_32s_7ns_32_1_1_U60                            | 2   |        | mul45       | mul | auto   | 0       |
|   mul_32ns_32ns_63_1_1_U19                          | 4   |        | mul_ln40_1  | mul | auto   | 0       |
|   mul_32ns_32ns_63_1_1_U20                          | 4   |        | mul_ln40    | mul | auto   | 0       |
|   mul_32ns_32ns_63_1_1_U21                          | 4   |        | mul_ln40_2  | mul | auto   | 0       |
|   mul_32ns_32ns_63_1_1_U22                          | 4   |        | mul_ln40_3  | mul | auto   | 0       |
|   mul_32ns_32ns_63_1_1_U23                          | 4   |        | mul_ln40_4  | mul | auto   | 0       |
|   mul_32ns_32ns_63_1_1_U24                          | 4   |        | mul_ln40_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U29                          | 4   |        | mul157      | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U30                          | 4   |        | mul_ln60    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U31                          | 4   |        | mul_ln61    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U32                          | 4   |        | mul_ln62    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U33                          | 4   |        | mul_ln64    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U34                          | 4   |        | mul_ln60_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U35                          | 4   |        | mul_ln61_1  | mul | auto   | 0       |
|   mul_32ns_32ns_63_1_1_U19                          | 4   |        | mul_ln62_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U36                          | 4   |        | mul_ln64_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U37                          | 4   |        | mul_ln60_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U38                          | 4   |        | mul_ln61_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U39                          | 4   |        | mul_ln62_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U40                          | 4   |        | mul_ln64_2  | mul | auto   | 0       |
|   add_ln64_fu_954_p2                                | -   |        | add_ln64    | add | fabric | 0       |
|   add_ln64_2_fu_979_p2                              | -   |        | add_ln64_2  | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U41                          | 4   |        | mul_ln60_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U42                          | 4   |        | mul_ln61_3  | mul | auto   | 0       |
|   add_ln61_fu_1504_p2                               | -   |        | add_ln61    | add | fabric | 0       |
|   add_ln61_3_fu_1513_p2                             | -   |        | add_ln61_3  | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U43                          | 4   |        | mul_ln62_3  | mul | auto   | 0       |
|   add_ln62_fu_1011_p2                               | -   |        | add_ln62    | add | fabric | 0       |
|   add_ln62_2_fu_1017_p2                             | -   |        | add_ln62_2  | add | fabric | 0       |
|   add_ln62_1_fu_1031_p2                             | -   |        | add_ln62_1  | add | fabric | 0       |
|   add_ln62_4_fu_1037_p2                             | -   |        | add_ln62_4  | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U44                          | 4   |        | mul202      | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U45                          | 4   |        | mul211      | mul | auto   | 0       |
|   mul_32s_7ns_32_1_1_U61                            | 2   |        | mul219      | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U46                          | 4   |        | mul221      | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U47                          | 4   |        | mul229      | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U48                          | 4   |        | mul237      | mul | auto   | 0       |
|   mul_32s_6ns_32_1_1_U62                            | 2   |        | mul244      | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U49                          | 4   |        | mul246      | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U50                          | 4   |        | mul254      | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U51                          | 4   |        | mul262      | mul | auto   | 0       |
|   mul_32ns_32ns_63_1_1_U25                          | 4   |        | mul2722230  | mul | auto   | 0       |
|   mul_32ns_32ns_63_1_1_U26                          | 4   |        | mul2822128  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U52                          | 4   |        | mul290      | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U53                          | 4   |        | mul299      | mul | auto   | 0       |
|   mul_32ns_32ns_63_1_1_U27                          | 4   |        | mul3092026  | mul | auto   | 0       |
|   mul_32s_7ns_32_1_1_U63                            | 2   |        | mul316      | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U54                          | 4   |        | mul318      | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U55                          | 4   |        | mul325      | mul | auto   | 0       |
|   mul_32ns_32ns_63_1_1_U28                          | 4   |        | mul3351924  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U56                          | 4   |        | mul344      | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U57                          | 4   |        | mul353      | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U58                          | 4   |        | mul360      | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U59                          | 4   |        | mul369      | mul | auto   | 0       |
|   add_ln78_1_fu_1137_p2                             | -   |        | add_ln78_1  | add | fabric | 0       |
|   add_ln78_3_fu_1157_p2                             | -   |        | add_ln78_3  | add | fabric | 0       |
|   add_ln78_4_fu_1163_p2                             | -   |        | add_ln78_4  | add | fabric | 0       |
|   add_ln78_5_fu_1177_p2                             | -   |        | add_ln78_5  | add | fabric | 0       |
|   add_ln78_6_fu_1183_p2                             | -   |        | add_ln78_6  | add | fabric | 0       |
|   add_ln78_7_fu_1189_p2                             | -   |        | add_ln78_7  | add | fabric | 0       |
|   add_ln83_1_fu_1201_p2                             | -   |        | add_ln83_1  | add | fabric | 0       |
|   add_ln83_fu_1226_p2                               | -   |        | add_ln83    | add | fabric | 0       |
|   add_ln89_1_fu_1232_p2                             | -   |        | add_ln89_1  | add | fabric | 0       |
|   add_ln89_5_fu_1259_p2                             | -   |        | add_ln89_5  | add | fabric | 0       |
|   add_ln94_2_fu_1291_p2                             | -   |        | add_ln94_2  | add | fabric | 0       |
|   add_ln94_3_fu_1309_p2                             | -   |        | add_ln94_3  | add | fabric | 0       |
|   add_ln94_4_fu_1315_p2                             | -   |        | add_ln94_4  | add | fabric | 0       |
|   add_ln94_5_fu_1320_p2                             | -   |        | add_ln94_5  | add | fabric | 0       |
|   add_ln100_1_fu_1352_p2                            | -   |        | add_ln100_1 | add | fabric | 0       |
|   add_ln100_2_fu_1362_p2                            | -   |        | add_ln100_2 | add | fabric | 0       |
|   add_ln106_1_fu_1402_p2                            | -   |        | add_ln106_1 | add | fabric | 0       |
|   add_ln106_5_fu_1430_p2                            | -   |        | add_ln106_5 | add | fabric | 0       |
|   add_ln113_fu_1548_p2                              | -   |        | add_ln113   | add | fabric | 0       |
|   add_ln113_1_fu_1581_p2                            | -   |        | add_ln113_1 | add | fabric | 0       |
|   add_ln113_2_fu_1614_p2                            | -   |        | add_ln113_2 | add | fabric | 0       |
|   add_ln113_3_fu_1647_p2                            | -   |        | add_ln113_3 | add | fabric | 0       |
|   add_ln113_4_fu_1680_p2                            | -   |        | add_ln113_4 | add | fabric | 0       |
|   add_ln113_5_fu_1709_p2                            | -   |        | add_ln113_5 | add | fabric | 0       |
|   add_ln113_6_fu_1794_p2                            | -   |        | add_ln113_6 | add | fabric | 0       |
|   add_ln113_7_fu_1827_p2                            | -   |        | add_ln113_7 | add | fabric | 0       |
|   add_ln113_8_fu_1856_p2                            | -   |        | add_ln113_8 | add | fabric | 0       |
|   mul_39ns_6ns_44_1_1_U64                           | 2   |        | mul_ln113   | mul | auto   | 0       |
|   add_ln113_9_fu_1890_p2                            | -   |        | add_ln113_9 | add | fabric | 0       |
|   add_ln114_fu_1903_p2                              | -   |        | add_ln114   | add | fabric | 0       |
|   add_ln114_1_fu_1927_p2                            | -   |        | add_ln114_1 | add | fabric | 0       |
|   add_ln115_fu_1940_p2                              | -   |        | add_ln115   | add | fabric | 0       |
|   add_ln115_1_fu_1960_p2                            | -   |        | add_ln115_1 | add | fabric | 0       |
|   add_ln119_2_fu_1773_p2                            | -   |        | add_ln119_2 | add | fabric | 0       |
|   add_ln122_fu_1877_p2                              | -   |        | add_ln122   | add | fabric | 0       |
|  + fiat_25519_carry_square_Pipeline_1               | 0   |        |             |     |        |         |
|    empty_22_fu_56_p2                                | -   |        | empty_22    | add | fabric | 0       |
|  + fiat_25519_carry_square_Pipeline_ARRAY_1_READ    | 0   |        |             |     |        |         |
|    add_ln17_fu_98_p2                                | -   |        | add_ln17    | add | fabric | 0       |
|  + fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 | 4   |        |             |     |        |         |
|    empty_fu_109_p2                                  | -   |        | empty       | sub | fabric | 0       |
|    mul_33ns_32ns_64_1_1_U5                          | 4   |        | mul_ln30    | mul | auto   | 0       |
|    arr_d0                                           | -   |        | add_ln30    | add | fabric | 0       |
|    add_ln23_fu_124_p2                               | -   |        | add_ln23    | add | fabric | 0       |
|  + fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5 | 4   |        |             |     |        |         |
|    add_ln44_fu_105_p2                               | -   |        | add_ln44    | add | fabric | 0       |
|    empty_fu_120_p2                                  | -   |        | empty       | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U11                         | 4   |        | mul_ln50    | mul | auto   | 0       |
|    add_ln50_fu_155_p2                               | -   |        | add_ln50    | add | fabric | 0       |
|  + fiat_25519_carry_square_Pipeline_ARRAY_WRITE     | 0   |        |             |     |        |         |
|    add_ln126_fu_103_p2                              | -   |        | add_ln126   | add | fabric | 0       |
+-----------------------------------------------------+-----+--------+-------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+---------------------------+------+------+--------+----------+---------+------+---------+
| Name                      | BRAM | URAM | Pragma | Variable | Storage | Impl | Latency |
+---------------------------+------+------+--------+----------+---------+------+---------+
| + fiat_25519_carry_square | 4    | 0    |        |          |         |      |         |
|   arg1_r_U                | -    | -    |        | arg1_r   | ram_s2p | auto | 1       |
|   out1_w_U                | -    | -    |        | out1_w   | ram_t2p | auto | 1       |
|   arr_U                   | -    | -    |        | arr      | ram_t2p | auto | 1       |
+---------------------------+------+------+--------+----------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+--------------------------------------------------+---------------------------------------------+
| Type      | Options                                          | Location                                    |
+-----------+--------------------------------------------------+---------------------------------------------+
| interface | m_axi depth=10 port=out1 offset=slave bundle=mem | d3.cpp:6 in fiat_25519_carry_square, out1   |
| interface | m_axi depth=10 port=arg1 offset=slave bundle=mem | d3.cpp:7 in fiat_25519_carry_square, arg1   |
| interface | mode=s_axilite port=return                       | d3.cpp:9 in fiat_25519_carry_square, return |
| pipeline  | II = 1                                           | d3.cpp:25 in fiat_25519_carry_square        |
| unroll    |                                                  | d3.cpp:28 in fiat_25519_carry_square        |
| pipeline  | II = 1                                           | d3.cpp:36 in fiat_25519_carry_square        |
| unroll    |                                                  | d3.cpp:39 in fiat_25519_carry_square        |
| pipeline  | II = 1                                           | d3.cpp:46 in fiat_25519_carry_square        |
| unroll    |                                                  | d3.cpp:49 in fiat_25519_carry_square        |
| pipeline  | II = 1                                           | d3.cpp:56 in fiat_25519_carry_square        |
| unroll    |                                                  | d3.cpp:59 in fiat_25519_carry_square        |
| pipeline  | II = 1                                           | d3.cpp:70 in fiat_25519_carry_square        |
| unroll    |                                                  | d3.cpp:73 in fiat_25519_carry_square        |
+-----------+--------------------------------------------------+---------------------------------------------+


