
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.406529                       # Number of seconds simulated
sim_ticks                                406529443500                       # Number of ticks simulated
final_tick                               1051894846000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 132928                       # Simulator instruction rate (inst/s)
host_op_rate                                   140928                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               27019582                       # Simulator tick rate (ticks/s)
host_mem_usage                                4624892                       # Number of bytes of host memory used
host_seconds                                 15045.73                       # Real time elapsed on the host
sim_insts                                  2000000005                       # Number of instructions simulated
sim_ops                                    2120363308                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1051894846000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::switch_cpus.inst       140736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data      2960640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3101376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       140736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        140736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      2688576                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2688576                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         2199                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data        46260                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               48459                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         42009                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              42009                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst       346189                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data      7282720                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               7628909                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst       346189                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           346189                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         6613484                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              6613484                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         6613484                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst       346189                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data      7282720                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             14242393                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       48459                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      42009                       # Number of write requests accepted
system.mem_ctrls.readBursts                     48459                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    42009                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                3100224                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1152                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2687104                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 3101376                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2688576                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     18                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2967                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              3425                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3163                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2911                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              3328                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              3328                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              3098                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2918                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2782                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              3240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2670                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2798                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2643                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2981                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3403                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2786                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2688                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2900                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2770                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2743                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3017                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2995                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2796                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2552                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2346                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2377                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2398                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2464                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2326                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2460                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2589                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2565                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  406504406000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 48459                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                42009                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   36963                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    7646                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2438                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1377                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        38668                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    149.667115                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   113.215002                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   158.959264                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        18260     47.22%     47.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        15953     41.26%     88.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1994      5.16%     93.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          807      2.09%     95.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          465      1.20%     96.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          292      0.76%     97.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          205      0.53%     98.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          164      0.42%     98.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          528      1.37%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        38668                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2543                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.041290                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.672910                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      4.293824                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11              6      0.24%      0.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15            97      3.81%      4.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19          1619     63.66%     67.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23           550     21.63%     89.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27           168      6.61%     95.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31            51      2.01%     97.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35            24      0.94%     98.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39            10      0.39%     99.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43             9      0.35%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47             4      0.16%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51             3      0.12%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55             1      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::68-71             1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2543                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2543                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.510421                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.487108                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.897473                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1907     74.99%     74.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                7      0.28%     75.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              604     23.75%     99.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               19      0.75%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                5      0.20%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2543                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   2438715250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              3346984000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  242205000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     50344.03                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                69094.03                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         7.63                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         6.61                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      7.63                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      6.61                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.11                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.06                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.06                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    31361                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   20398                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 64.74                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                48.56                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    4493350.20                       # Average gap between requests
system.mem_ctrls.pageHitRate                    57.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                146605620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 77922735                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               179485320                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              117246420                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         2800299840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           1640123130                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            167647680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      5720727480                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      4006568640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      91728630300                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           106585603335                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            262.184216                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         402485724500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    328508750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    1191610000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 379516064250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  10433739000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    2514038000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  12545483500                       # Time in different power states
system.mem_ctrls_1.actEnergy                129483900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 68822325                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               166383420                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              101920500                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         2781860640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           1677068250                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            183716640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      4890037410                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      4212424800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      92078666370                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           106291244895                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            261.460139                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         401563426000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    373987250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    1184554000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 380677683750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  10969865500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    2599615750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  10723737250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1051894846000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1051894846000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1051894846000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1051894846000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1051894846000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1051894846000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1051894846000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           2098632                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           551337134                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2099656                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            262.584506                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data     1.338376                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  1022.661624                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.001307                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.998693                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           88                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          548                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          388                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1117874430                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1117874430                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1051894846000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::switch_cpus.data    382398694                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       382398694                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    166871145                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      166871145                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::switch_cpus.data      1711457                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total       1711457                       # number of SoftPFReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data          486                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          486                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data          490                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          490                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    549269839                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        549269839                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    550981296                       # number of overall hits
system.cpu.dcache.overall_hits::total       550981296                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data      4491063                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       4491063                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      2397722                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2397722                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::switch_cpus.data        16838                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        16838                       # number of SoftPFReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data      6888785                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        6888785                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data      6905623                       # number of overall misses
system.cpu.dcache.overall_misses::total       6905623                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  46795859500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  46795859500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data  37294167521                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  37294167521                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data        52500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        52500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data  84090027021                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  84090027021                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data  84090027021                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  84090027021                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    386889757                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    386889757                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    169268867                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    169268867                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::switch_cpus.data      1728295                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total      1728295                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data          490                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          490                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data          490                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          490                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    556158624                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    556158624                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    557886919                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    557886919                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.011608                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.011608                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.014165                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014165                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::switch_cpus.data     0.009743                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.009743                       # miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.008163                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.008163                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.012386                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012386                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.012378                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.012378                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 10419.773559                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 10419.773559                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 15553.999805                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 15553.999805                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data        13125                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        13125                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 12206.800912                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 12206.800912                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 12177.037035                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 12177.037035                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       777102                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           22                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             36024                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               9                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    21.571785                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     2.444444                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      1750722                       # number of writebacks
system.cpu.dcache.writebacks::total           1750722                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      3075142                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      3075142                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      1723414                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1723414                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      4798556                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      4798556                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      4798556                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      4798556                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      1415921                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1415921                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       674308                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       674308                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::switch_cpus.data         8399                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         8399                       # number of SoftPFReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      2090229                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2090229                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      2098628                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2098628                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  19103856000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  19103856000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  10902348731                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  10902348731                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::switch_cpus.data    107152500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    107152500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data        48500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        48500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  30006204731                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  30006204731                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  30113357231                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  30113357231                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.003660                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003660                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.003984                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003984                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::switch_cpus.data     0.004860                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.004860                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.008163                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.008163                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.003758                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003758                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.003762                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003762                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 13492.176470                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13492.176470                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 16168.203152                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 16168.203152                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus.data 12757.768782                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 12757.768782                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data        12125                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        12125                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 14355.462837                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 14355.462837                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 14349.068644                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 14349.068644                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1051894846000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements           1362637                       # number of replacements
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           257032107                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1363149                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            188.557602                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst     0.645200                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   511.354800                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.001260                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.998740                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          102                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          230                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          154                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         516876085                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        516876085                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1051894846000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::switch_cpus.inst    256320590                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       256320590                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    256320590                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        256320590                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    256320590                       # number of overall hits
system.cpu.icache.overall_hits::total       256320590                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst      1436134                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1436134                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst      1436134                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1436134                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst      1436134                       # number of overall misses
system.cpu.icache.overall_misses::total       1436134                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst  18577400999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  18577400999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst  18577400999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  18577400999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst  18577400999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  18577400999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    257756724                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    257756724                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    257756724                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    257756724                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    257756724                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    257756724                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.005572                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005572                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.005572                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005572                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.005572                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005572                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 12935.701682                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 12935.701682                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 12935.701682                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 12935.701682                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 12935.701682                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 12935.701682                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1525                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                23                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    66.304348                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks      1362637                       # number of writebacks
system.cpu.icache.writebacks::total           1362637                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst        73497                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        73497                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst        73497                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        73497                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst        73497                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        73497                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst      1362637                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1362637                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst      1362637                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1362637                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst      1362637                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1362637                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst  16740234499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  16740234499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst  16740234499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  16740234499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst  16740234499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  16740234499                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.005287                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005287                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.005287                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005287                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.005287                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005287                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 12285.175361                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12285.175361                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 12285.175361                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12285.175361                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 12285.175361                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12285.175361                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1051894846000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                     48624                       # number of replacements
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                    12705112                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     81392                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    156.097798                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      175.383573                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        871.962542                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       8915.336276                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst  1510.085683                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data 21295.231926                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.005352                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.026610                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.272074                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.046084                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.649879                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          133                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          376                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        32255                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  54464328                       # Number of tag accesses
system.l2.tags.data_accesses                 54464328                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1051894846000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      1750722                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1750722                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      1281300                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1281300                       # number of WritebackClean hits
system.l2.ReadExReq_hits::switch_cpus.data       644168                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                644168                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus.inst      1360398                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1360398                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus.data      1408197                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1408197                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus.inst       1360398                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       2052365                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3412763                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst      1360398                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      2052365                       # number of overall hits
system.l2.overall_hits::total                 3412763                       # number of overall hits
system.l2.ReadExReq_misses::switch_cpus.data        30149                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               30149                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus.inst         2203                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2203                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus.data        16118                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           16118                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus.inst         2203                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data        46267                       # number of demand (read+write) misses
system.l2.demand_misses::total                  48470                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         2203                       # number of overall misses
system.l2.overall_misses::switch_cpus.data        46267                       # number of overall misses
system.l2.overall_misses::total                 48470                       # number of overall misses
system.l2.ReadExReq_miss_latency::switch_cpus.data   3086040000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3086040000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus.inst    275636500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    275636500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus.data   2200903000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2200903000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    275636500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data   5286943000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5562579500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    275636500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data   5286943000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5562579500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      1750722                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1750722                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      1281300                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1281300                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       674317                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            674317                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus.inst      1362601                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1362601                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus.data      1424315                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1424315                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst      1362601                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      2098632                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3461233                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst      1362601                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      2098632                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3461233                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.044710                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.044710                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus.inst     0.001617                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001617                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus.data     0.011316                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.011316                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.001617                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.022046                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.014004                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.001617                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.022046                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.014004                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 102359.613918                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 102359.613918                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus.inst 125118.701770                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 125118.701770                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus.data 136549.385780                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 136549.385780                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 125118.701770                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 114270.279033                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 114763.348463                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 125118.701770                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 114270.279033                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 114763.348463                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                42009                       # number of writebacks
system.l2.writebacks::total                     42009                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::switch_cpus.inst            4                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             4                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus.data            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            7                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus.inst            4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus.data            7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  11                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus.inst            4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus.data            7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 11                       # number of overall MSHR hits
system.l2.ReadExReq_mshr_misses::switch_cpus.data        30149                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          30149                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus.inst         2199                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2199                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus.data        16111                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        16111                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         2199                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data        46260                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             48459                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         2199                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data        46260                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            48459                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data   2784550000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2784550000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus.inst    253385500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    253385500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus.data   2038787000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2038787000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    253385500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data   4823337000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   5076722500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    253385500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data   4823337000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   5076722500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.044710                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.044710                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus.inst     0.001614                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001614                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus.data     0.011311                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.011311                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.001614                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.022043                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.014001                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.001614                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.022043                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.014001                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 92359.613918                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 92359.613918                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus.inst 115227.603456                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 115227.603456                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus.data 126546.272733                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 126546.272733                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 115227.603456                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 104265.823606                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 104763.253472                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 115227.603456                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 104265.823606                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 104763.253472                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests         96918                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        48459                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1051894846000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              18310                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        42009                       # Transaction distribution
system.membus.trans_dist::CleanEvict             6450                       # Transaction distribution
system.membus.trans_dist::ReadExReq             30149                       # Transaction distribution
system.membus.trans_dist::ReadExResp            30149                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         18310                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       145377                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 145377                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      5789952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 5789952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             48459                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   48459    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               48459                       # Request fanout histogram
system.membus.reqLayer0.occupancy           132477000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          129818500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups        89944191                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted     66198856                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect      8755452                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups     67469739                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits        53321400                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     79.030097                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS         8074159                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect         1658                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups      6763321                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits      6492410                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses       270911                       # Number of indirect misses.
system.switch_cpus.branchPredindirectMispredicted        58811                       # Number of mispredicted indirect branches.
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1051894846000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1051894846000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1051894846000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1051894846000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.pwrStateResidencyTicks::ON 1051894846000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.numCycles                813058921                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    291472865                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             1135846783                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            89944191                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     67887969                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             511240249                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        17678078                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.MiscStallCycles           85                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1257                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           64                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         257756724                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       2866993                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples    811553559                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.476537                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.344177                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        322364386     39.72%     39.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         89666701     11.05%     50.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         89945163     11.08%     61.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        309577309     38.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    811553559                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.110624                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.397004                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        275387897                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles      61105809                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         442554883                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      23911123                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles        8593825                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     50462807                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred        247388                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     1151669793                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts      28533510                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles        8593825                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        304518598                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles         7973583                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles        47695                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         437086955                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      53332882                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     1125925701                       # Number of instructions processed by rename
system.switch_cpus.rename.SquashedInsts      12513385                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents       1066795                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          90002                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents       41323692                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents        3119169                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.FullRegisterEvents         6049                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands   1333566432                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    5528423218                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   1546214290                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups      3652344                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1230262805                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        103303604                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts          518                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts          518                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          50098572                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    419851301                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    176878234                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     18525114                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      8109978                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         1112564526                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded         1510                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        1091153949                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      5012567                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     64243483                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    160598247                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved           29                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples    811553559                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.344525                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     0.974249                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    182636606     22.50%     22.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    269001966     33.15%     55.65% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    265974620     32.77%     88.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     85707963     10.56%     98.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      8099502      1.00%     99.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       120915      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6         9357      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7          911      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8         1719      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    811553559                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        39031588     11.50%     11.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult        3358618      0.99%     12.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv         7912660      2.33%     14.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     14.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     14.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     14.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     14.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     14.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     14.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     14.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     14.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     14.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     14.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     14.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     14.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     14.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     14.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     14.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     14.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     14.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     14.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     14.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd         1566      0.00%     14.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     14.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp         2781      0.00%     14.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     14.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     14.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc        18271      0.01%     14.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult         3141      0.00%     14.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc          541      0.00%     14.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     14.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead      251803714     74.17%     89.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      37351834     11.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     493605764     45.24%     45.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      6520933      0.60%     45.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv       1251813      0.11%     45.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     45.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     45.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     45.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     45.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     45.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     45.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     45.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     45.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     45.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     45.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     45.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     45.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     45.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     45.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     45.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     45.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     45.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     45.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     45.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd        88303      0.01%     45.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     45.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp       187304      0.02%     45.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       121173      0.01%     45.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv         6082      0.00%     45.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc      1000341      0.09%     46.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult        32914      0.00%     46.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc        74674      0.01%     46.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt           83      0.00%     46.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    413228084     37.87%     83.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    173600946     15.91%     99.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead       835291      0.08%     99.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       600244      0.06%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1091153949                       # Type of FU issued
system.switch_cpus.iq.rate                   1.342036                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt           339484714                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.311124                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   3332799748                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   1173813624                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   1070667870                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads      5558987                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes      3086381                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      2555599                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     1427846025                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses         2792638                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     18401980                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     21914284                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses        54634                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        90590                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores      5239450                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads       195856                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked       143628                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles        8593825                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles         2796710                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles       2223278                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   1112567977                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     419851301                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    176878234                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts          515                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents          13777                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents       2196328                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        90590                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      4863777                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      3874870                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      8738647                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    1077403702                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     408066940                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     13750244                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                  1941                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            580881314                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         76526899                       # Number of branches executed
system.switch_cpus.iew.exec_stores          172814374                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.325124                       # Inst execution rate
system.switch_cpus.iew.wb_sent             1073344260                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            1073223469                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         599944093                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         734046038                       # num instructions consuming a value
system.switch_cpus.iew.wb_rate               1.319982                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.817311                       # average fanout of values written-back
system.switch_cpus.commit.commitSquashedInsts     49823778                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         1481                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      8510238                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples    800222160                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.310040                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.703792                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    348348810     43.53%     43.53% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    183705867     22.96%     66.49% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    127100463     15.88%     82.37% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     62363379      7.79%     90.16% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     30212552      3.78%     93.94% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     19454182      2.43%     96.37% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     10589786      1.32%     97.69% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      5911091      0.74%     98.43% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     12536030      1.57%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    800222160                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   1000000106                       # Number of instructions committed
system.switch_cpus.commit.committedOps     1048322641                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              569575792                       # Number of memory references committed
system.switch_cpus.commit.loads             397937010                       # Number of loads committed
system.switch_cpus.commit.membars                 980                       # Number of memory barriers committed
system.switch_cpus.commit.branches           74059627                       # Number of branches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.commit.fp_insts            2459631                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         976674917                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls      7611008                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    469757829     44.81%     44.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult      6348570      0.61%     45.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv      1243287      0.12%     45.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     45.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     45.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     45.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     45.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     45.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     45.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     45.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     45.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     45.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     45.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     45.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     45.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     45.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     45.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     45.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     45.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     45.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     45.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     45.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd        87887      0.01%     45.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     45.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp       165348      0.02%     45.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       119256      0.01%     45.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv         6081      0.00%     45.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc       918487      0.09%     45.66% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult        25581      0.00%     45.66% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc        74440      0.01%     45.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt           83      0.00%     45.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    397302411     37.90%     83.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    171045565     16.32%     99.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead       634599      0.06%     99.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite       593217      0.06%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   1048322641                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events      12536030                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           1885832406                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          2207626437                       # The number of ROB writes
system.switch_cpus.timesIdled                  462152                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                 1505362                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          1000000004                       # Number of Instructions Simulated
system.switch_cpus.committedOps            1048322539                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.813059                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.813059                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.229923                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.229923                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       1474652604                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       762321931                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads           3550365                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          2614796                       # number of floating regfile writes
system.switch_cpus.cc_regfile_reads        4429216272                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        501058653                       # number of cc regfile writes
system.switch_cpus.misc_regfile_reads       593406944                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes         523389                       # number of misc regfile writes
system.tol2bus.snoop_filter.tot_requests      6922538                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      3461259                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests       120575                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            165                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          165                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1051894846000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2786952                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1792731                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1362637                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          354525                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           674317                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          674317                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1362637                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1424315                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      4087875                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      6295896                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              10383771                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    174415232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    246358656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              420773888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           48660                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2690880                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3509893                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.034397                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.182247                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3389163     96.56%     96.56% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 120730      3.44%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3509893                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6574628000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        2045756391                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3148414565                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
