{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1615573329250 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1615573329251 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 12 15:22:09 2021 " "Processing started: Fri Mar 12 15:22:09 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1615573329251 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1615573329251 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off control -c control " "Command: quartus_map --read_settings_files=on --write_settings_files=off control -c control" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1615573329251 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1615573329809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-behavior " "Found design unit 1: control-behavior" {  } { { "control.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/control/control.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615573330433 ""} { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/control/control.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615573330433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615573330433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_control-teste " "Found design unit 1: tb_control-teste" {  } { { "tb_control.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/control/tb_control.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615573330437 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_control " "Found entity 1: tb_control" {  } { { "tb_control.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/control/tb_control.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615573330437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615573330437 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "control " "Elaborating entity \"control\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1615573330475 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RegW control.vhd(20) " "VHDL Process Statement warning at control.vhd(20): inferring latch(es) for signal or variable \"RegW\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/control/control.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1615573330477 "|control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Memw control.vhd(20) " "VHDL Process Statement warning at control.vhd(20): inferring latch(es) for signal or variable \"Memw\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/control/control.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1615573330477 "|control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MemtoReg control.vhd(20) " "VHDL Process Statement warning at control.vhd(20): inferring latch(es) for signal or variable \"MemtoReg\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/control/control.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1615573330477 "|control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALUScr control.vhd(20) " "VHDL Process Statement warning at control.vhd(20): inferring latch(es) for signal or variable \"ALUScr\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/control/control.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1615573330477 "|control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Branch control.vhd(20) " "VHDL Process Statement warning at control.vhd(20): inferring latch(es) for signal or variable \"Branch\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/control/control.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1615573330477 "|control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALUop control.vhd(20) " "VHDL Process Statement warning at control.vhd(20): inferring latch(es) for signal or variable \"ALUop\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/control/control.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1615573330477 "|control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ImmSrc control.vhd(20) " "VHDL Process Statement warning at control.vhd(20): inferring latch(es) for signal or variable \"ImmSrc\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/control/control.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1615573330477 "|control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RegSrc control.vhd(20) " "VHDL Process Statement warning at control.vhd(20): inferring latch(es) for signal or variable \"RegSrc\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/control/control.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1615573330477 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegSrc\[0\] control.vhd(20) " "Inferred latch for \"RegSrc\[0\]\" at control.vhd(20)" {  } { { "control.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/control/control.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615573330477 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegSrc\[1\] control.vhd(20) " "Inferred latch for \"RegSrc\[1\]\" at control.vhd(20)" {  } { { "control.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/control/control.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615573330477 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ImmSrc\[0\] control.vhd(20) " "Inferred latch for \"ImmSrc\[0\]\" at control.vhd(20)" {  } { { "control.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/control/control.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615573330477 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ImmSrc\[1\] control.vhd(20) " "Inferred latch for \"ImmSrc\[1\]\" at control.vhd(20)" {  } { { "control.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/control/control.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615573330477 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUop control.vhd(20) " "Inferred latch for \"ALUop\" at control.vhd(20)" {  } { { "control.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/control/control.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615573330477 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Branch control.vhd(20) " "Inferred latch for \"Branch\" at control.vhd(20)" {  } { { "control.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/control/control.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615573330477 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUScr control.vhd(20) " "Inferred latch for \"ALUScr\" at control.vhd(20)" {  } { { "control.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/control/control.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615573330477 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemtoReg control.vhd(20) " "Inferred latch for \"MemtoReg\" at control.vhd(20)" {  } { { "control.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/control/control.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615573330477 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memw control.vhd(20) " "Inferred latch for \"Memw\" at control.vhd(20)" {  } { { "control.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/control/control.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615573330478 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegW control.vhd(20) " "Inferred latch for \"RegW\" at control.vhd(20)" {  } { { "control.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/control/control.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615573330478 "|control"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "RegSrc\[0\]\$latch Branch\$latch " "Duplicate LATCH primitive \"RegSrc\[0\]\$latch\" merged with LATCH primitive \"Branch\$latch\"" {  } { { "control.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/control/control.vhd" 20 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1615573330771 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1615573330771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegW\$latch " "Latch RegW\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Funct\[0\] " "Ports D and ENA on the latch are fed by the same signal Funct\[0\]" {  } { { "control.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/control/control.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1615573330771 ""}  } { { "control.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/control/control.vhd" 20 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1615573330771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memw\$latch " "Latch Memw\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OP\[0\] " "Ports D and ENA on the latch are fed by the same signal OP\[0\]" {  } { { "control.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/control/control.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1615573330772 ""}  } { { "control.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/control/control.vhd" 20 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1615573330772 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemtoReg\$latch " "Latch MemtoReg\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OP\[0\] " "Ports D and ENA on the latch are fed by the same signal OP\[0\]" {  } { { "control.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/control/control.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1615573330772 ""}  } { { "control.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/control/control.vhd" 20 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1615573330772 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUScr\$latch " "Latch ALUScr\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OP\[0\] " "Ports D and ENA on the latch are fed by the same signal OP\[0\]" {  } { { "control.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/control/control.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1615573330772 ""}  } { { "control.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/control/control.vhd" 20 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1615573330772 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Branch\$latch " "Latch Branch\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OP\[1\] " "Ports D and ENA on the latch are fed by the same signal OP\[1\]" {  } { { "control.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/control/control.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1615573330772 ""}  } { { "control.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/control/control.vhd" 20 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1615573330772 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUop\$latch " "Latch ALUop\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OP\[0\] " "Ports D and ENA on the latch are fed by the same signal OP\[0\]" {  } { { "control.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/control/control.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1615573330772 ""}  } { { "control.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/control/control.vhd" 20 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1615573330772 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ImmSrc\[0\]\$latch " "Latch ImmSrc\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OP\[0\] " "Ports D and ENA on the latch are fed by the same signal OP\[0\]" {  } { { "control.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/control/control.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1615573330772 ""}  } { { "control.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/control/control.vhd" 20 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1615573330772 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ImmSrc\[1\]\$latch " "Latch ImmSrc\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OP\[1\] " "Ports D and ENA on the latch are fed by the same signal OP\[1\]" {  } { { "control.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/control/control.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1615573330772 ""}  } { { "control.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/control/control.vhd" 20 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1615573330772 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegSrc\[1\]\$latch " "Latch RegSrc\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OP\[0\] " "Ports D and ENA on the latch are fed by the same signal OP\[0\]" {  } { { "control.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/control/control.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1615573330772 ""}  } { { "control.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/control/control.vhd" 20 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1615573330772 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1615573330934 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1615573330934 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "48 " "Implemented 48 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1615573330964 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1615573330964 ""} { "Info" "ICUT_CUT_TM_LCELLS" "30 " "Implemented 30 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1615573330964 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1615573330964 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4645 " "Peak virtual memory: 4645 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1615573330986 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 12 15:22:10 2021 " "Processing ended: Fri Mar 12 15:22:10 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1615573330986 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1615573330986 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1615573330986 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1615573330986 ""}
