Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (win64) Build 2288692 Thu Jul 26 18:24:02 MDT 2018
| Date         : Tue Dec 11 00:44:37 2018
| Host         : Mullikan running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 334 register/latch pins with no clock driven by root clock pin: clk_100MHz (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: rst (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_dn/cap_samp/m_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_dn/cap_samp/m_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_dn/cap_samp/m_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_dn/cap_samp/m_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_dn/cap_samp/m_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_dn/cap_samp/m_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_dn/cap_samp/m_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_dn/cap_samp/m_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_dn/cap_samp/m_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_dn/cap_samp/m_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_dn/cap_samp/m_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_dn/cap_samp/m_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_dn/cap_samp/m_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_dn/cap_samp/m_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_dn/cap_samp/m_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_dn/cap_samp/m_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_up/cap_samp/m_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_up/cap_samp/m_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_up/cap_samp/m_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_up/cap_samp/m_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_up/cap_samp/m_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_up/cap_samp/m_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_up/cap_samp/m_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_up/cap_samp/m_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_up/cap_samp/m_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_up/cap_samp/m_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_up/cap_samp/m_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_up/cap_samp/m_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_up/cap_samp/m_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_up/cap_samp/m_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_up/cap_samp/m_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_up/cap_samp/m_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: t/ini_reg_min/m_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: t/ini_reg_min/m_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: t/ini_reg_min/m_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: t/ini_reg_min/m_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: t/ini_reg_min/m_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: t/ini_reg_min/m_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: t/ini_reg_sec/m_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: t/ini_reg_sec/m_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: t/ini_reg_sec/m_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: t/ini_reg_sec/m_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: t/ini_reg_sec/m_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: t/ini_reg_sec/m_reg[5]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: t/tc/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: t/tc/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: t/tc/FSM_sequential_state_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2070 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    193.049        0.000                      0                  284        0.157        0.000                      0                  284        3.000        0.000                       0                   186  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk_wiz/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_wiz/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0      193.049        0.000                      0                  248        0.157        0.000                      0                  248       13.360        0.000                       0                   182  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0      196.231        0.000                      0                   36        0.554        0.000                      0                   36  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_wiz/inst/clk_in1
  To Clock:  clk_wiz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wiz/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      193.049ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             193.049ns  (required time - arrival time)
  Source:                 t/dec_min/m_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            t/dec_min/m_reg[0]_P/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.388ns  (logic 1.076ns (16.843%)  route 5.312ns (83.157%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 201.518 - 200.000 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=180, routed)         1.635     1.637    t/dec_min/clk_out1
    SLICE_X35Y88         FDCE                                         r  t/dec_min/m_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDCE (Prop_fdce_C_Q)         0.456     2.093 r  t/dec_min/m_reg[1]_C/Q
                         net (fo=4, routed)           0.723     2.817    t/dec_min/m_reg[1]_C_n_0
    SLICE_X34Y88         LUT3 (Prop_lut3_I2_O)        0.124     2.941 r  t/dec_min/g0_b1_i_1__0/O
                         net (fo=8, routed)           1.008     3.949    t/dec_min/g0_b1_i_1__0_n_0
    SLICE_X33Y90         LUT6 (Prop_lut6_I2_O)        0.124     4.073 r  t/dec_min/m[5]_P_i_4/O
                         net (fo=9, routed)           1.439     5.512    t/dec_msec_2/m_reg[5]_P_0
    SLICE_X36Y87         LUT6 (Prop_lut6_I4_O)        0.124     5.636 r  t/dec_msec_2/m[3]_i_3/O
                         net (fo=2, routed)           0.715     6.352    t/dec_msec_1/m_reg[0]_1
    SLICE_X37Y87         LUT6 (Prop_lut6_I0_O)        0.124     6.476 r  t/dec_msec_1/m[3]_i_1/O
                         net (fo=18, routed)          0.750     7.225    t/dec_msec_2/m_reg[3]_4[0]
    SLICE_X35Y88         LUT4 (Prop_lut4_I1_O)        0.124     7.349 r  t/dec_msec_2/m[5]_P_i_1/O
                         net (fo=6, routed)           0.676     8.026    t/dec_min/reg_dec_cnt[1]
    SLICE_X33Y90         FDPE                                         r  t/dec_min/m_reg[0]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.683   201.683    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=180, routed)         1.515   201.518    t/dec_min/clk_out1
    SLICE_X33Y90         FDPE                                         r  t/dec_min/m_reg[0]_P/C
                         clock pessimism              0.079   201.597    
                         clock uncertainty           -0.318   201.280    
    SLICE_X33Y90         FDPE (Setup_fdpe_C_CE)      -0.205   201.075    t/dec_min/m_reg[0]_P
  -------------------------------------------------------------------
                         required time                        201.075    
                         arrival time                          -8.026    
  -------------------------------------------------------------------
                         slack                                193.049    

Slack (MET) :             193.190ns  (required time - arrival time)
  Source:                 t/dec_min/m_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            t/dec_min/m_reg[5]_P/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.247ns  (logic 1.076ns (17.224%)  route 5.171ns (82.776%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 201.518 - 200.000 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=180, routed)         1.635     1.637    t/dec_min/clk_out1
    SLICE_X35Y88         FDCE                                         r  t/dec_min/m_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDCE (Prop_fdce_C_Q)         0.456     2.093 r  t/dec_min/m_reg[1]_C/Q
                         net (fo=4, routed)           0.723     2.817    t/dec_min/m_reg[1]_C_n_0
    SLICE_X34Y88         LUT3 (Prop_lut3_I2_O)        0.124     2.941 r  t/dec_min/g0_b1_i_1__0/O
                         net (fo=8, routed)           1.008     3.949    t/dec_min/g0_b1_i_1__0_n_0
    SLICE_X33Y90         LUT6 (Prop_lut6_I2_O)        0.124     4.073 r  t/dec_min/m[5]_P_i_4/O
                         net (fo=9, routed)           1.439     5.512    t/dec_msec_2/m_reg[5]_P_0
    SLICE_X36Y87         LUT6 (Prop_lut6_I4_O)        0.124     5.636 r  t/dec_msec_2/m[3]_i_3/O
                         net (fo=2, routed)           0.715     6.352    t/dec_msec_1/m_reg[0]_1
    SLICE_X37Y87         LUT6 (Prop_lut6_I0_O)        0.124     6.476 r  t/dec_msec_1/m[3]_i_1/O
                         net (fo=18, routed)          0.750     7.225    t/dec_msec_2/m_reg[3]_4[0]
    SLICE_X35Y88         LUT4 (Prop_lut4_I1_O)        0.124     7.349 r  t/dec_msec_2/m[5]_P_i_1/O
                         net (fo=6, routed)           0.535     7.884    t/dec_min/reg_dec_cnt[1]
    SLICE_X31Y89         FDPE                                         r  t/dec_min/m_reg[5]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.683   201.683    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=180, routed)         1.515   201.518    t/dec_min/clk_out1
    SLICE_X31Y89         FDPE                                         r  t/dec_min/m_reg[5]_P/C
                         clock pessimism              0.079   201.597    
                         clock uncertainty           -0.318   201.280    
    SLICE_X31Y89         FDPE (Setup_fdpe_C_CE)      -0.205   201.075    t/dec_min/m_reg[5]_P
  -------------------------------------------------------------------
                         required time                        201.075    
                         arrival time                          -7.884    
  -------------------------------------------------------------------
                         slack                                193.190    

Slack (MET) :             193.335ns  (required time - arrival time)
  Source:                 t/dec_min/m_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            t/dec_min/m_reg[4]_P/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.102ns  (logic 1.076ns (17.635%)  route 5.026ns (82.365%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 201.517 - 200.000 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=180, routed)         1.635     1.637    t/dec_min/clk_out1
    SLICE_X35Y88         FDCE                                         r  t/dec_min/m_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDCE (Prop_fdce_C_Q)         0.456     2.093 r  t/dec_min/m_reg[1]_C/Q
                         net (fo=4, routed)           0.723     2.817    t/dec_min/m_reg[1]_C_n_0
    SLICE_X34Y88         LUT3 (Prop_lut3_I2_O)        0.124     2.941 r  t/dec_min/g0_b1_i_1__0/O
                         net (fo=8, routed)           1.008     3.949    t/dec_min/g0_b1_i_1__0_n_0
    SLICE_X33Y90         LUT6 (Prop_lut6_I2_O)        0.124     4.073 r  t/dec_min/m[5]_P_i_4/O
                         net (fo=9, routed)           1.439     5.512    t/dec_msec_2/m_reg[5]_P_0
    SLICE_X36Y87         LUT6 (Prop_lut6_I4_O)        0.124     5.636 r  t/dec_msec_2/m[3]_i_3/O
                         net (fo=2, routed)           0.715     6.352    t/dec_msec_1/m_reg[0]_1
    SLICE_X37Y87         LUT6 (Prop_lut6_I0_O)        0.124     6.476 r  t/dec_msec_1/m[3]_i_1/O
                         net (fo=18, routed)          0.750     7.225    t/dec_msec_2/m_reg[3]_4[0]
    SLICE_X35Y88         LUT4 (Prop_lut4_I1_O)        0.124     7.349 r  t/dec_msec_2/m[5]_P_i_1/O
                         net (fo=6, routed)           0.390     7.739    t/dec_min/reg_dec_cnt[1]
    SLICE_X31Y88         FDPE                                         r  t/dec_min/m_reg[4]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.683   201.683    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=180, routed)         1.514   201.517    t/dec_min/clk_out1
    SLICE_X31Y88         FDPE                                         r  t/dec_min/m_reg[4]_P/C
                         clock pessimism              0.079   201.596    
                         clock uncertainty           -0.318   201.279    
    SLICE_X31Y88         FDPE (Setup_fdpe_C_CE)      -0.205   201.074    t/dec_min/m_reg[4]_P
  -------------------------------------------------------------------
                         required time                        201.074    
                         arrival time                          -7.739    
  -------------------------------------------------------------------
                         slack                                193.335    

Slack (MET) :             193.352ns  (required time - arrival time)
  Source:                 t/dec_min/m_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            t/dec_min/m_reg[1]_P/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.139ns  (logic 1.076ns (17.528%)  route 5.063ns (82.472%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 201.516 - 200.000 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=180, routed)         1.635     1.637    t/dec_min/clk_out1
    SLICE_X35Y88         FDCE                                         r  t/dec_min/m_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDCE (Prop_fdce_C_Q)         0.456     2.093 r  t/dec_min/m_reg[1]_C/Q
                         net (fo=4, routed)           0.723     2.817    t/dec_min/m_reg[1]_C_n_0
    SLICE_X34Y88         LUT3 (Prop_lut3_I2_O)        0.124     2.941 r  t/dec_min/g0_b1_i_1__0/O
                         net (fo=8, routed)           1.008     3.949    t/dec_min/g0_b1_i_1__0_n_0
    SLICE_X33Y90         LUT6 (Prop_lut6_I2_O)        0.124     4.073 r  t/dec_min/m[5]_P_i_4/O
                         net (fo=9, routed)           1.439     5.512    t/dec_msec_2/m_reg[5]_P_0
    SLICE_X36Y87         LUT6 (Prop_lut6_I4_O)        0.124     5.636 r  t/dec_msec_2/m[3]_i_3/O
                         net (fo=2, routed)           0.715     6.352    t/dec_msec_1/m_reg[0]_1
    SLICE_X37Y87         LUT6 (Prop_lut6_I0_O)        0.124     6.476 r  t/dec_msec_1/m[3]_i_1/O
                         net (fo=18, routed)          0.750     7.225    t/dec_msec_2/m_reg[3]_4[0]
    SLICE_X35Y88         LUT4 (Prop_lut4_I1_O)        0.124     7.349 r  t/dec_msec_2/m[5]_P_i_1/O
                         net (fo=6, routed)           0.427     7.776    t/dec_min/reg_dec_cnt[1]
    SLICE_X34Y88         FDPE                                         r  t/dec_min/m_reg[1]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.683   201.683    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=180, routed)         1.513   201.516    t/dec_min/clk_out1
    SLICE_X34Y88         FDPE                                         r  t/dec_min/m_reg[1]_P/C
                         clock pessimism              0.099   201.615    
                         clock uncertainty           -0.318   201.298    
    SLICE_X34Y88         FDPE (Setup_fdpe_C_CE)      -0.169   201.129    t/dec_min/m_reg[1]_P
  -------------------------------------------------------------------
                         required time                        201.129    
                         arrival time                          -7.776    
  -------------------------------------------------------------------
                         slack                                193.352    

Slack (MET) :             193.353ns  (required time - arrival time)
  Source:                 t/dec_min/m_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            t/dec_min/m_reg[2]_P/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.100ns  (logic 1.076ns (17.638%)  route 5.024ns (82.362%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 201.517 - 200.000 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=180, routed)         1.635     1.637    t/dec_min/clk_out1
    SLICE_X35Y88         FDCE                                         r  t/dec_min/m_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDCE (Prop_fdce_C_Q)         0.456     2.093 r  t/dec_min/m_reg[1]_C/Q
                         net (fo=4, routed)           0.723     2.817    t/dec_min/m_reg[1]_C_n_0
    SLICE_X34Y88         LUT3 (Prop_lut3_I2_O)        0.124     2.941 r  t/dec_min/g0_b1_i_1__0/O
                         net (fo=8, routed)           1.008     3.949    t/dec_min/g0_b1_i_1__0_n_0
    SLICE_X33Y90         LUT6 (Prop_lut6_I2_O)        0.124     4.073 r  t/dec_min/m[5]_P_i_4/O
                         net (fo=9, routed)           1.439     5.512    t/dec_msec_2/m_reg[5]_P_0
    SLICE_X36Y87         LUT6 (Prop_lut6_I4_O)        0.124     5.636 r  t/dec_msec_2/m[3]_i_3/O
                         net (fo=2, routed)           0.715     6.352    t/dec_msec_1/m_reg[0]_1
    SLICE_X37Y87         LUT6 (Prop_lut6_I0_O)        0.124     6.476 r  t/dec_msec_1/m[3]_i_1/O
                         net (fo=18, routed)          0.750     7.225    t/dec_msec_2/m_reg[3]_4[0]
    SLICE_X35Y88         LUT4 (Prop_lut4_I1_O)        0.124     7.349 r  t/dec_msec_2/m[5]_P_i_1/O
                         net (fo=6, routed)           0.388     7.738    t/dec_min/reg_dec_cnt[1]
    SLICE_X35Y89         FDPE                                         r  t/dec_min/m_reg[2]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.683   201.683    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=180, routed)         1.514   201.517    t/dec_min/clk_out1
    SLICE_X35Y89         FDPE                                         r  t/dec_min/m_reg[2]_P/C
                         clock pessimism              0.096   201.613    
                         clock uncertainty           -0.318   201.296    
    SLICE_X35Y89         FDPE (Setup_fdpe_C_CE)      -0.205   201.091    t/dec_min/m_reg[2]_P
  -------------------------------------------------------------------
                         required time                        201.091    
                         arrival time                          -7.738    
  -------------------------------------------------------------------
                         slack                                193.353    

Slack (MET) :             193.360ns  (required time - arrival time)
  Source:                 t/dec_min/m_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            t/dec_sec/m_reg[0]_P/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.073ns  (logic 1.076ns (17.719%)  route 4.997ns (82.281%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 201.513 - 200.000 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=180, routed)         1.635     1.637    t/dec_min/clk_out1
    SLICE_X35Y88         FDCE                                         r  t/dec_min/m_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDCE (Prop_fdce_C_Q)         0.456     2.093 r  t/dec_min/m_reg[1]_C/Q
                         net (fo=4, routed)           0.723     2.817    t/dec_min/m_reg[1]_C_n_0
    SLICE_X34Y88         LUT3 (Prop_lut3_I2_O)        0.124     2.941 r  t/dec_min/g0_b1_i_1__0/O
                         net (fo=8, routed)           1.008     3.949    t/dec_min/g0_b1_i_1__0_n_0
    SLICE_X33Y90         LUT6 (Prop_lut6_I2_O)        0.124     4.073 r  t/dec_min/m[5]_P_i_4/O
                         net (fo=9, routed)           1.439     5.512    t/dec_msec_2/m_reg[5]_P_0
    SLICE_X36Y87         LUT6 (Prop_lut6_I4_O)        0.124     5.636 r  t/dec_msec_2/m[3]_i_3/O
                         net (fo=2, routed)           0.715     6.352    t/dec_msec_1/m_reg[0]_1
    SLICE_X37Y87         LUT6 (Prop_lut6_I0_O)        0.124     6.476 r  t/dec_msec_1/m[3]_i_1/O
                         net (fo=18, routed)          0.565     7.041    t/dec_msec_2/m_reg[3]_4[0]
    SLICE_X36Y87         LUT5 (Prop_lut5_I0_O)        0.124     7.165 r  t/dec_msec_2/m[5]_P_i_1__0/O
                         net (fo=6, routed)           0.545     7.710    t/dec_sec/reg_dec_cnt[1]
    SLICE_X40Y86         FDPE                                         r  t/dec_sec/m_reg[0]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.683   201.683    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=180, routed)         1.510   201.513    t/dec_sec/clk_out1
    SLICE_X40Y86         FDPE                                         r  t/dec_sec/m_reg[0]_P/C
                         clock pessimism              0.079   201.592    
                         clock uncertainty           -0.318   201.275    
    SLICE_X40Y86         FDPE (Setup_fdpe_C_CE)      -0.205   201.070    t/dec_sec/m_reg[0]_P
  -------------------------------------------------------------------
                         required time                        201.070    
                         arrival time                          -7.710    
  -------------------------------------------------------------------
                         slack                                193.360    

Slack (MET) :             193.361ns  (required time - arrival time)
  Source:                 t/dec_min/m_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            t/dec_min/m_reg[3]_P/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.093ns  (logic 1.076ns (17.661%)  route 5.017ns (82.339%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 201.517 - 200.000 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=180, routed)         1.635     1.637    t/dec_min/clk_out1
    SLICE_X35Y88         FDCE                                         r  t/dec_min/m_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDCE (Prop_fdce_C_Q)         0.456     2.093 r  t/dec_min/m_reg[1]_C/Q
                         net (fo=4, routed)           0.723     2.817    t/dec_min/m_reg[1]_C_n_0
    SLICE_X34Y88         LUT3 (Prop_lut3_I2_O)        0.124     2.941 r  t/dec_min/g0_b1_i_1__0/O
                         net (fo=8, routed)           1.008     3.949    t/dec_min/g0_b1_i_1__0_n_0
    SLICE_X33Y90         LUT6 (Prop_lut6_I2_O)        0.124     4.073 r  t/dec_min/m[5]_P_i_4/O
                         net (fo=9, routed)           1.439     5.512    t/dec_msec_2/m_reg[5]_P_0
    SLICE_X36Y87         LUT6 (Prop_lut6_I4_O)        0.124     5.636 r  t/dec_msec_2/m[3]_i_3/O
                         net (fo=2, routed)           0.715     6.352    t/dec_msec_1/m_reg[0]_1
    SLICE_X37Y87         LUT6 (Prop_lut6_I0_O)        0.124     6.476 r  t/dec_msec_1/m[3]_i_1/O
                         net (fo=18, routed)          0.750     7.225    t/dec_msec_2/m_reg[3]_4[0]
    SLICE_X35Y88         LUT4 (Prop_lut4_I1_O)        0.124     7.349 r  t/dec_msec_2/m[5]_P_i_1/O
                         net (fo=6, routed)           0.381     7.730    t/dec_min/reg_dec_cnt[1]
    SLICE_X37Y89         FDPE                                         r  t/dec_min/m_reg[3]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.683   201.683    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=180, routed)         1.514   201.517    t/dec_min/clk_out1
    SLICE_X37Y89         FDPE                                         r  t/dec_min/m_reg[3]_P/C
                         clock pessimism              0.096   201.613    
                         clock uncertainty           -0.318   201.296    
    SLICE_X37Y89         FDPE (Setup_fdpe_C_CE)      -0.205   201.091    t/dec_min/m_reg[3]_P
  -------------------------------------------------------------------
                         required time                        201.091    
                         arrival time                          -7.730    
  -------------------------------------------------------------------
                         slack                                193.361    

Slack (MET) :             193.376ns  (required time - arrival time)
  Source:                 t/dec_min/m_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            t/dec_sec/m_reg[2]_P/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.058ns  (logic 1.076ns (17.763%)  route 4.982ns (82.237%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 201.514 - 200.000 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=180, routed)         1.635     1.637    t/dec_min/clk_out1
    SLICE_X35Y88         FDCE                                         r  t/dec_min/m_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDCE (Prop_fdce_C_Q)         0.456     2.093 r  t/dec_min/m_reg[1]_C/Q
                         net (fo=4, routed)           0.723     2.817    t/dec_min/m_reg[1]_C_n_0
    SLICE_X34Y88         LUT3 (Prop_lut3_I2_O)        0.124     2.941 r  t/dec_min/g0_b1_i_1__0/O
                         net (fo=8, routed)           1.008     3.949    t/dec_min/g0_b1_i_1__0_n_0
    SLICE_X33Y90         LUT6 (Prop_lut6_I2_O)        0.124     4.073 r  t/dec_min/m[5]_P_i_4/O
                         net (fo=9, routed)           1.439     5.512    t/dec_msec_2/m_reg[5]_P_0
    SLICE_X36Y87         LUT6 (Prop_lut6_I4_O)        0.124     5.636 r  t/dec_msec_2/m[3]_i_3/O
                         net (fo=2, routed)           0.715     6.352    t/dec_msec_1/m_reg[0]_1
    SLICE_X37Y87         LUT6 (Prop_lut6_I0_O)        0.124     6.476 r  t/dec_msec_1/m[3]_i_1/O
                         net (fo=18, routed)          0.565     7.041    t/dec_msec_2/m_reg[3]_4[0]
    SLICE_X36Y87         LUT5 (Prop_lut5_I0_O)        0.124     7.165 r  t/dec_msec_2/m[5]_P_i_1__0/O
                         net (fo=6, routed)           0.530     7.695    t/dec_sec/reg_dec_cnt[1]
    SLICE_X40Y87         FDPE                                         r  t/dec_sec/m_reg[2]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.683   201.683    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=180, routed)         1.511   201.514    t/dec_sec/clk_out1
    SLICE_X40Y87         FDPE                                         r  t/dec_sec/m_reg[2]_P/C
                         clock pessimism              0.079   201.593    
                         clock uncertainty           -0.318   201.276    
    SLICE_X40Y87         FDPE (Setup_fdpe_C_CE)      -0.205   201.071    t/dec_sec/m_reg[2]_P
  -------------------------------------------------------------------
                         required time                        201.071    
                         arrival time                          -7.695    
  -------------------------------------------------------------------
                         slack                                193.376    

Slack (MET) :             193.379ns  (required time - arrival time)
  Source:                 t/dec_min/m_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            t/dec_sec/m_reg[1]_P/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.090ns  (logic 1.076ns (17.669%)  route 5.014ns (82.331%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 201.513 - 200.000 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=180, routed)         1.635     1.637    t/dec_min/clk_out1
    SLICE_X35Y88         FDCE                                         r  t/dec_min/m_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDCE (Prop_fdce_C_Q)         0.456     2.093 r  t/dec_min/m_reg[1]_C/Q
                         net (fo=4, routed)           0.723     2.817    t/dec_min/m_reg[1]_C_n_0
    SLICE_X34Y88         LUT3 (Prop_lut3_I2_O)        0.124     2.941 r  t/dec_min/g0_b1_i_1__0/O
                         net (fo=8, routed)           1.008     3.949    t/dec_min/g0_b1_i_1__0_n_0
    SLICE_X33Y90         LUT6 (Prop_lut6_I2_O)        0.124     4.073 r  t/dec_min/m[5]_P_i_4/O
                         net (fo=9, routed)           1.439     5.512    t/dec_msec_2/m_reg[5]_P_0
    SLICE_X36Y87         LUT6 (Prop_lut6_I4_O)        0.124     5.636 r  t/dec_msec_2/m[3]_i_3/O
                         net (fo=2, routed)           0.715     6.352    t/dec_msec_1/m_reg[0]_1
    SLICE_X37Y87         LUT6 (Prop_lut6_I0_O)        0.124     6.476 r  t/dec_msec_1/m[3]_i_1/O
                         net (fo=18, routed)          0.565     7.041    t/dec_msec_2/m_reg[3]_4[0]
    SLICE_X36Y87         LUT5 (Prop_lut5_I0_O)        0.124     7.165 r  t/dec_msec_2/m[5]_P_i_1__0/O
                         net (fo=6, routed)           0.562     7.727    t/dec_sec/reg_dec_cnt[1]
    SLICE_X38Y85         FDPE                                         r  t/dec_sec/m_reg[1]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.683   201.683    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=180, routed)         1.510   201.513    t/dec_sec/clk_out1
    SLICE_X38Y85         FDPE                                         r  t/dec_sec/m_reg[1]_P/C
                         clock pessimism              0.079   201.592    
                         clock uncertainty           -0.318   201.275    
    SLICE_X38Y85         FDPE (Setup_fdpe_C_CE)      -0.169   201.106    t/dec_sec/m_reg[1]_P
  -------------------------------------------------------------------
                         required time                        201.106    
                         arrival time                          -7.727    
  -------------------------------------------------------------------
                         slack                                193.379    

Slack (MET) :             193.380ns  (required time - arrival time)
  Source:                 t/dec_min/m_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            t/dec_sec/m_reg[0]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.191ns  (logic 1.076ns (17.381%)  route 5.115ns (82.619%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 201.513 - 200.000 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=180, routed)         1.635     1.637    t/dec_min/clk_out1
    SLICE_X35Y88         FDCE                                         r  t/dec_min/m_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDCE (Prop_fdce_C_Q)         0.456     2.093 r  t/dec_min/m_reg[1]_C/Q
                         net (fo=4, routed)           0.723     2.817    t/dec_min/m_reg[1]_C_n_0
    SLICE_X34Y88         LUT3 (Prop_lut3_I2_O)        0.124     2.941 r  t/dec_min/g0_b1_i_1__0/O
                         net (fo=8, routed)           1.008     3.949    t/dec_min/g0_b1_i_1__0_n_0
    SLICE_X33Y90         LUT6 (Prop_lut6_I2_O)        0.124     4.073 r  t/dec_min/m[5]_P_i_4/O
                         net (fo=9, routed)           1.439     5.512    t/dec_msec_2/m_reg[5]_P_0
    SLICE_X36Y87         LUT6 (Prop_lut6_I4_O)        0.124     5.636 r  t/dec_msec_2/m[3]_i_3/O
                         net (fo=2, routed)           0.715     6.352    t/dec_msec_1/m_reg[0]_1
    SLICE_X37Y87         LUT6 (Prop_lut6_I0_O)        0.124     6.476 r  t/dec_msec_1/m[3]_i_1/O
                         net (fo=18, routed)          0.898     7.374    t/dec_sec/reg_dec_cnt[0]
    SLICE_X39Y86         LUT5 (Prop_lut5_I2_O)        0.124     7.498 r  t/dec_sec/m[0]_C_i_1__0/O
                         net (fo=1, routed)           0.330     7.828    t/dec_sec/m[0]_C_i_1__0_n_0
    SLICE_X39Y85         FDCE                                         r  t/dec_sec/m_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.683   201.683    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=180, routed)         1.510   201.513    t/dec_sec/clk_out1
    SLICE_X39Y85         FDCE                                         r  t/dec_sec/m_reg[0]_C/C
                         clock pessimism              0.079   201.592    
                         clock uncertainty           -0.318   201.275    
    SLICE_X39Y85         FDCE (Setup_fdce_C_D)       -0.067   201.208    t/dec_sec/m_reg[0]_C
  -------------------------------------------------------------------
                         required time                        201.208    
                         arrival time                          -7.828    
  -------------------------------------------------------------------
                         slack                                193.380    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 t/dec_sec/m_reg[3]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            t/dec_sec/m_reg[3]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.418%)  route 0.127ns (40.582%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=180, routed)         0.564     0.566    t/dec_sec/clk_out1
    SLICE_X37Y86         FDPE                                         r  t/dec_sec/m_reg[3]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDPE (Prop_fdpe_C_Q)         0.141     0.707 r  t/dec_sec/m_reg[3]_P/Q
                         net (fo=2, routed)           0.127     0.834    t/dec_sec/m_reg[3]_P_n_0
    SLICE_X38Y86         LUT6 (Prop_lut6_I1_O)        0.045     0.879 r  t/dec_sec/m[3]_C_i_1__0/O
                         net (fo=1, routed)           0.000     0.879    t/dec_sec/m[3]_C_i_1__0_n_0
    SLICE_X38Y86         FDCE                                         r  t/dec_sec/m_reg[3]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=180, routed)         0.833     0.835    t/dec_sec/clk_out1
    SLICE_X38Y86         FDCE                                         r  t/dec_sec/m_reg[3]_C/C
                         clock pessimism             -0.234     0.601    
    SLICE_X38Y86         FDCE (Hold_fdce_C_D)         0.121     0.722    t/dec_sec/m_reg[3]_C
  -------------------------------------------------------------------
                         required time                         -0.722    
                         arrival time                           0.879    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 t/dec_sec/m_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            t/dec_sec/m_reg[1]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.534%)  route 0.111ns (37.466%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=180, routed)         0.562     0.564    t/dec_sec/clk_out1
    SLICE_X39Y85         FDCE                                         r  t/dec_sec/m_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y85         FDCE (Prop_fdce_C_Q)         0.141     0.705 r  t/dec_sec/m_reg[0]_C/Q
                         net (fo=8, routed)           0.111     0.816    t/dec_sec/m_reg[0]_C_n_0
    SLICE_X38Y85         LUT6 (Prop_lut6_I3_O)        0.045     0.861 r  t/dec_sec/m[1]_P_i_1/O
                         net (fo=1, routed)           0.000     0.861    t/dec_sec/m[1]_P_i_1_n_0
    SLICE_X38Y85         FDPE                                         r  t/dec_sec/m_reg[1]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=180, routed)         0.833     0.835    t/dec_sec/clk_out1
    SLICE_X38Y85         FDPE                                         r  t/dec_sec/m_reg[1]_P/C
                         clock pessimism             -0.258     0.577    
    SLICE_X38Y85         FDPE (Hold_fdpe_C_D)         0.120     0.697    t/dec_sec/m_reg[1]_P
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.861    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 t/dec_min/m_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            t/dec_min/m_reg[1]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=180, routed)         0.566     0.568    t/dec_min/clk_out1
    SLICE_X35Y88         FDCE                                         r  t/dec_min/m_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDCE (Prop_fdce_C_Q)         0.141     0.709 r  t/dec_min/m_reg[1]_C/Q
                         net (fo=4, routed)           0.121     0.830    t/dec_min/m_reg[1]_C_n_0
    SLICE_X34Y88         LUT6 (Prop_lut6_I0_O)        0.045     0.875 r  t/dec_min/m[1]_P_i_1__0/O
                         net (fo=2, routed)           0.000     0.875    t/dec_min/m[1]_P_i_1__0_n_0
    SLICE_X34Y88         FDPE                                         r  t/dec_min/m_reg[1]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=180, routed)         0.837     0.839    t/dec_min/clk_out1
    SLICE_X34Y88         FDPE                                         r  t/dec_min/m_reg[1]_P/C
                         clock pessimism             -0.258     0.581    
    SLICE_X34Y88         FDPE (Hold_fdpe_C_D)         0.120     0.701    t/dec_min/m_reg[1]_P
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           0.875    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 t/ini_reg_min/m_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            t/ini_reg_min/m_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.423%)  route 0.144ns (43.577%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=180, routed)         0.567     0.569    t/ini_reg_min/clk_out1
    SLICE_X35Y91         FDCE                                         r  t/ini_reg_min/m_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y91         FDCE (Prop_fdce_C_Q)         0.141     0.710 r  t/ini_reg_min/m_reg[0]/Q
                         net (fo=8, routed)           0.144     0.853    t/ini_reg_min/Q[0]
    SLICE_X34Y91         LUT6 (Prop_lut6_I2_O)        0.045     0.898 r  t/ini_reg_min/m[3]_i_1__6/O
                         net (fo=1, routed)           0.000     0.898    t/ini_reg_min/p_0_in__0[3]
    SLICE_X34Y91         FDCE                                         r  t/ini_reg_min/m_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=180, routed)         0.838     0.840    t/ini_reg_min/clk_out1
    SLICE_X34Y91         FDCE                                         r  t/ini_reg_min/m_reg[3]/C
                         clock pessimism             -0.258     0.582    
    SLICE_X34Y91         FDCE (Hold_fdce_C_D)         0.120     0.702    t/ini_reg_min/m_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.702    
                         arrival time                           0.898    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 t/ini_reg_min/m_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            t/ini_reg_min/m_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.746%)  route 0.148ns (44.254%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=180, routed)         0.567     0.569    t/ini_reg_min/clk_out1
    SLICE_X35Y91         FDCE                                         r  t/ini_reg_min/m_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y91         FDCE (Prop_fdce_C_Q)         0.141     0.710 r  t/ini_reg_min/m_reg[0]/Q
                         net (fo=8, routed)           0.148     0.857    t/ini_reg_min/Q[0]
    SLICE_X34Y91         LUT6 (Prop_lut6_I4_O)        0.045     0.902 r  t/ini_reg_min/m[4]_i_1__5/O
                         net (fo=1, routed)           0.000     0.902    t/ini_reg_min/p_0_in__0[4]
    SLICE_X34Y91         FDCE                                         r  t/ini_reg_min/m_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=180, routed)         0.838     0.840    t/ini_reg_min/clk_out1
    SLICE_X34Y91         FDCE                                         r  t/ini_reg_min/m_reg[4]/C
                         clock pessimism             -0.258     0.582    
    SLICE_X34Y91         FDCE (Hold_fdce_C_D)         0.121     0.703    t/ini_reg_min/m_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.703    
                         arrival time                           0.902    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 rt_clock/count_minute/m_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            rt_clock/count_minute/m_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.668%)  route 0.142ns (43.332%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=180, routed)         0.565     0.567    rt_clock/count_minute/clk_out1
    SLICE_X33Y85         FDCE                                         r  rt_clock/count_minute/m_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y85         FDCE (Prop_fdce_C_Q)         0.141     0.708 r  rt_clock/count_minute/m_reg[4]/Q
                         net (fo=13, routed)          0.142     0.850    rt_clock/count_minute/m_reg__0[4]
    SLICE_X33Y86         LUT6 (Prop_lut6_I0_O)        0.045     0.895 r  rt_clock/count_minute/m[5]_i_2/O
                         net (fo=1, routed)           0.000     0.895    rt_clock/count_minute/p_0_in[5]
    SLICE_X33Y86         FDCE                                         r  rt_clock/count_minute/m_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=180, routed)         0.835     0.837    rt_clock/count_minute/clk_out1
    SLICE_X33Y86         FDCE                                         r  rt_clock/count_minute/m_reg[5]/C
                         clock pessimism             -0.255     0.582    
    SLICE_X33Y86         FDCE (Hold_fdce_C_D)         0.092     0.674    rt_clock/count_minute/m_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.674    
                         arrival time                           0.895    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 rt_clock/increment_hour/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            rt_clock/increment_hour/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.245%)  route 0.133ns (41.755%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=180, routed)         0.564     0.566    rt_clock/increment_hour/clk_out1
    SLICE_X31Y83         FDCE                                         r  rt_clock/increment_hour/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y83         FDCE (Prop_fdce_C_Q)         0.141     0.707 f  rt_clock/increment_hour/FSM_sequential_state_reg[0]/Q
                         net (fo=3, routed)           0.133     0.840    rt_clock/increment_hour/state[0]
    SLICE_X31Y83         LUT3 (Prop_lut3_I2_O)        0.045     0.885 r  rt_clock/increment_hour/FSM_sequential_state[0]_i_1__2/O
                         net (fo=1, routed)           0.000     0.885    rt_clock/increment_hour/state_n[0]
    SLICE_X31Y83         FDCE                                         r  rt_clock/increment_hour/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=180, routed)         0.833     0.835    rt_clock/increment_hour/clk_out1
    SLICE_X31Y83         FDCE                                         r  rt_clock/increment_hour/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.269     0.566    
    SLICE_X31Y83         FDCE (Hold_fdce_C_D)         0.092     0.658    rt_clock/increment_hour/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.658    
                         arrival time                           0.885    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 rt_clock/increment_hour/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            rt_clock/increment_hour/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.063%)  route 0.134ns (41.937%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=180, routed)         0.564     0.566    rt_clock/increment_hour/clk_out1
    SLICE_X31Y83         FDCE                                         r  rt_clock/increment_hour/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y83         FDCE (Prop_fdce_C_Q)         0.141     0.707 r  rt_clock/increment_hour/FSM_sequential_state_reg[0]/Q
                         net (fo=3, routed)           0.134     0.841    rt_clock/increment_hour/state[0]
    SLICE_X31Y83         LUT3 (Prop_lut3_I0_O)        0.045     0.886 r  rt_clock/increment_hour/FSM_sequential_state[1]_i_1__1/O
                         net (fo=1, routed)           0.000     0.886    rt_clock/increment_hour/state_n[1]
    SLICE_X31Y83         FDCE                                         r  rt_clock/increment_hour/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=180, routed)         0.833     0.835    rt_clock/increment_hour/clk_out1
    SLICE_X31Y83         FDCE                                         r  rt_clock/increment_hour/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.269     0.566    
    SLICE_X31Y83         FDCE (Hold_fdce_C_D)         0.091     0.657    rt_clock/increment_hour/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.657    
                         arrival time                           0.886    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 rt_clock/count_hours/m_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            rt_clock/count_hours/m_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.213ns (60.399%)  route 0.140ns (39.601%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=180, routed)         0.565     0.567    rt_clock/count_hours/clk_out1
    SLICE_X30Y85         FDCE                                         r  rt_clock/count_hours/m_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y85         FDCE (Prop_fdce_C_Q)         0.164     0.731 r  rt_clock/count_hours/m_reg[0]/Q
                         net (fo=12, routed)          0.140     0.870    rt_clock/count_hours/m_reg__0[0]
    SLICE_X31Y85         LUT5 (Prop_lut5_I1_O)        0.049     0.919 r  rt_clock/count_hours/m[3]_i_1__8/O
                         net (fo=1, routed)           0.000     0.919    rt_clock/count_hours/p_0_in__0[3]
    SLICE_X31Y85         FDCE                                         r  rt_clock/count_hours/m_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=180, routed)         0.835     0.837    rt_clock/count_hours/clk_out1
    SLICE_X31Y85         FDCE                                         r  rt_clock/count_hours/m_reg[3]/C
                         clock pessimism             -0.257     0.580    
    SLICE_X31Y85         FDCE (Hold_fdce_C_D)         0.107     0.687    rt_clock/count_hours/m_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.687    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 rt_clock/count_minute/m_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            rt_clock/count_minute/m_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.227ns (69.891%)  route 0.098ns (30.109%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=180, routed)         0.565     0.567    rt_clock/count_minute/clk_out1
    SLICE_X33Y86         FDCE                                         r  rt_clock/count_minute/m_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y86         FDCE (Prop_fdce_C_Q)         0.128     0.695 r  rt_clock/count_minute/m_reg[1]/Q
                         net (fo=10, routed)          0.098     0.792    rt_clock/count_minute/m_reg__0[1]
    SLICE_X33Y86         LUT6 (Prop_lut6_I2_O)        0.099     0.891 r  rt_clock/count_minute/m[3]_i_1__2/O
                         net (fo=1, routed)           0.000     0.891    rt_clock/count_minute/p_0_in[3]
    SLICE_X33Y86         FDCE                                         r  rt_clock/count_minute/m_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=180, routed)         0.835     0.837    rt_clock/count_minute/clk_out1
    SLICE_X33Y86         FDCE                                         r  rt_clock/count_minute/m_reg[3]/C
                         clock pessimism             -0.270     0.567    
    SLICE_X33Y86         FDCE (Hold_fdce_C_D)         0.092     0.659    rt_clock/count_minute/m_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.659    
                         arrival time                           0.891    
  -------------------------------------------------------------------
                         slack                                  0.233    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y0    clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X33Y84     alarm_reg/count_hours/m_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X33Y84     alarm_reg/count_hours/m_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X32Y85     alarm_reg/count_hours/m_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X33Y84     alarm_reg/count_hours/m_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X33Y84     alarm_reg/count_hours/m_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X36Y81     alarm_reg/count_minute/m_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X36Y81     alarm_reg/count_minute/m_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X35Y82     alarm_reg/count_minute/m_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X35Y82     alarm_reg/count_minute/m_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X36Y82     alarm_reg/count_minute/m_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X35Y82     alarm_reg/count_minute/m_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X35Y82     alarm_reg/count_minute/m_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X39Y87     t/dec_msec_1/m_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X39Y87     t/dec_msec_1/m_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X39Y87     t/dec_msec_1/m_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X39Y87     t/dec_msec_1/m_reg[3]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X40Y87     t/dec_sec/m_reg[2]_P/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X37Y86     t/dec_sec/m_reg[3]_P/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X32Y83     alarm_reg/increment_minute/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X32Y83     alarm_reg/increment_minute/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X30Y83     count_seconds/m_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X30Y83     count_seconds/m_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X28Y79     debounce_dn/cap_samp/m_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X28Y82     debounce_dn/cap_samp/m_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X28Y82     debounce_dn/cap_samp/m_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X28Y82     debounce_dn/cap_samp/m_reg[14]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X28Y82     debounce_dn/cap_samp/m_reg[15]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X28Y79     debounce_dn/cap_samp/m_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      196.231ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.554ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             196.231ns  (required time - arrival time)
  Source:                 t/tc/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            t/dec_sec/m_reg[0]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.002ns  (logic 0.642ns (21.388%)  route 2.360ns (78.612%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 201.513 - 200.000 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=180, routed)         1.635     1.637    t/tc/clk_out1
    SLICE_X30Y87         FDPE                                         r  t/tc/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y87         FDPE (Prop_fdpe_C_Q)         0.518     2.155 f  t/tc/FSM_sequential_state_reg[0]/Q
                         net (fo=33, routed)          1.682     3.838    t/tc/out[0]
    SLICE_X40Y86         LUT5 (Prop_lut5_I2_O)        0.124     3.962 f  t/tc/m_reg[0]_LDC_i_2__0/O
                         net (fo=2, routed)           0.678     4.639    t/dec_sec/FSM_sequential_state_reg[1]_4
    SLICE_X39Y85         FDCE                                         f  t/dec_sec/m_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.683   201.683    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=180, routed)         1.510   201.513    t/dec_sec/clk_out1
    SLICE_X39Y85         FDCE                                         r  t/dec_sec/m_reg[0]_C/C
                         clock pessimism              0.079   201.592    
                         clock uncertainty           -0.318   201.275    
    SLICE_X39Y85         FDCE (Recov_fdce_C_CLR)     -0.405   200.870    t/dec_sec/m_reg[0]_C
  -------------------------------------------------------------------
                         required time                        200.870    
                         arrival time                          -4.639    
  -------------------------------------------------------------------
                         slack                                196.231    

Slack (MET) :             196.238ns  (required time - arrival time)
  Source:                 t/tc/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            t/dec_msec_0/m_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.996ns  (logic 0.580ns (19.356%)  route 2.416ns (80.644%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 201.516 - 200.000 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=180, routed)         1.636     1.638    t/tc/clk_out1
    SLICE_X29Y87         FDCE                                         r  t/tc/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDCE (Prop_fdce_C_Q)         0.456     2.094 r  t/tc/FSM_sequential_state_reg[1]/Q
                         net (fo=35, routed)          1.690     3.784    t/dec_msec_0/out[1]
    SLICE_X38Y87         LUT4 (Prop_lut4_I0_O)        0.124     3.908 f  t/dec_msec_0/m[3]_i_3/O
                         net (fo=12, routed)          0.726     4.635    t/dec_msec_0/m_reg[3]_2
    SLICE_X32Y87         FDCE                                         f  t/dec_msec_0/m_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.683   201.683    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=180, routed)         1.513   201.516    t/dec_msec_0/clk_out1
    SLICE_X32Y87         FDCE                                         r  t/dec_msec_0/m_reg[0]/C
                         clock pessimism              0.079   201.595    
                         clock uncertainty           -0.318   201.278    
    SLICE_X32Y87         FDCE (Recov_fdce_C_CLR)     -0.405   200.873    t/dec_msec_0/m_reg[0]
  -------------------------------------------------------------------
                         required time                        200.873    
                         arrival time                          -4.635    
  -------------------------------------------------------------------
                         slack                                196.238    

Slack (MET) :             196.242ns  (required time - arrival time)
  Source:                 t/tc/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            t/dec_msec_0/m_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.992ns  (logic 0.580ns (19.384%)  route 2.412ns (80.616%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 201.516 - 200.000 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=180, routed)         1.636     1.638    t/tc/clk_out1
    SLICE_X29Y87         FDCE                                         r  t/tc/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDCE (Prop_fdce_C_Q)         0.456     2.094 r  t/tc/FSM_sequential_state_reg[1]/Q
                         net (fo=35, routed)          1.690     3.784    t/dec_msec_0/out[1]
    SLICE_X38Y87         LUT4 (Prop_lut4_I0_O)        0.124     3.908 f  t/dec_msec_0/m[3]_i_3/O
                         net (fo=12, routed)          0.722     4.630    t/dec_msec_0/m_reg[3]_2
    SLICE_X33Y87         FDCE                                         f  t/dec_msec_0/m_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.683   201.683    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=180, routed)         1.513   201.516    t/dec_msec_0/clk_out1
    SLICE_X33Y87         FDCE                                         r  t/dec_msec_0/m_reg[1]/C
                         clock pessimism              0.079   201.595    
                         clock uncertainty           -0.318   201.278    
    SLICE_X33Y87         FDCE (Recov_fdce_C_CLR)     -0.405   200.873    t/dec_msec_0/m_reg[1]
  -------------------------------------------------------------------
                         required time                        200.873    
                         arrival time                          -4.630    
  -------------------------------------------------------------------
                         slack                                196.242    

Slack (MET) :             196.242ns  (required time - arrival time)
  Source:                 t/tc/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            t/dec_msec_0/m_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.992ns  (logic 0.580ns (19.384%)  route 2.412ns (80.616%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 201.516 - 200.000 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=180, routed)         1.636     1.638    t/tc/clk_out1
    SLICE_X29Y87         FDCE                                         r  t/tc/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDCE (Prop_fdce_C_Q)         0.456     2.094 r  t/tc/FSM_sequential_state_reg[1]/Q
                         net (fo=35, routed)          1.690     3.784    t/dec_msec_0/out[1]
    SLICE_X38Y87         LUT4 (Prop_lut4_I0_O)        0.124     3.908 f  t/dec_msec_0/m[3]_i_3/O
                         net (fo=12, routed)          0.722     4.630    t/dec_msec_0/m_reg[3]_2
    SLICE_X33Y87         FDCE                                         f  t/dec_msec_0/m_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.683   201.683    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=180, routed)         1.513   201.516    t/dec_msec_0/clk_out1
    SLICE_X33Y87         FDCE                                         r  t/dec_msec_0/m_reg[2]/C
                         clock pessimism              0.079   201.595    
                         clock uncertainty           -0.318   201.278    
    SLICE_X33Y87         FDCE (Recov_fdce_C_CLR)     -0.405   200.873    t/dec_msec_0/m_reg[2]
  -------------------------------------------------------------------
                         required time                        200.873    
                         arrival time                          -4.630    
  -------------------------------------------------------------------
                         slack                                196.242    

Slack (MET) :             196.242ns  (required time - arrival time)
  Source:                 t/tc/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            t/dec_msec_0/m_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.992ns  (logic 0.580ns (19.384%)  route 2.412ns (80.616%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 201.516 - 200.000 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=180, routed)         1.636     1.638    t/tc/clk_out1
    SLICE_X29Y87         FDCE                                         r  t/tc/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDCE (Prop_fdce_C_Q)         0.456     2.094 r  t/tc/FSM_sequential_state_reg[1]/Q
                         net (fo=35, routed)          1.690     3.784    t/dec_msec_0/out[1]
    SLICE_X38Y87         LUT4 (Prop_lut4_I0_O)        0.124     3.908 f  t/dec_msec_0/m[3]_i_3/O
                         net (fo=12, routed)          0.722     4.630    t/dec_msec_0/m_reg[3]_2
    SLICE_X33Y87         FDCE                                         f  t/dec_msec_0/m_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.683   201.683    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=180, routed)         1.513   201.516    t/dec_msec_0/clk_out1
    SLICE_X33Y87         FDCE                                         r  t/dec_msec_0/m_reg[3]/C
                         clock pessimism              0.079   201.595    
                         clock uncertainty           -0.318   201.278    
    SLICE_X33Y87         FDCE (Recov_fdce_C_CLR)     -0.405   200.873    t/dec_msec_0/m_reg[3]
  -------------------------------------------------------------------
                         required time                        200.873    
                         arrival time                          -4.630    
  -------------------------------------------------------------------
                         slack                                196.242    

Slack (MET) :             196.277ns  (required time - arrival time)
  Source:                 t/tc/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            t/dec_msec_2/m_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.000ns  (logic 0.580ns (19.331%)  route 2.420ns (80.669%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 201.515 - 200.000 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=180, routed)         1.636     1.638    t/tc/clk_out1
    SLICE_X29Y87         FDCE                                         r  t/tc/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDCE (Prop_fdce_C_Q)         0.456     2.094 r  t/tc/FSM_sequential_state_reg[1]/Q
                         net (fo=35, routed)          1.690     3.784    t/dec_msec_0/out[1]
    SLICE_X38Y87         LUT4 (Prop_lut4_I0_O)        0.124     3.908 f  t/dec_msec_0/m[3]_i_3/O
                         net (fo=12, routed)          0.730     4.639    t/dec_msec_2/FSM_sequential_state_reg[1]
    SLICE_X34Y87         FDCE                                         f  t/dec_msec_2/m_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.683   201.683    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=180, routed)         1.512   201.515    t/dec_msec_2/clk_out1
    SLICE_X34Y87         FDCE                                         r  t/dec_msec_2/m_reg[3]/C
                         clock pessimism              0.079   201.594    
                         clock uncertainty           -0.318   201.277    
    SLICE_X34Y87         FDCE (Recov_fdce_C_CLR)     -0.361   200.916    t/dec_msec_2/m_reg[3]
  -------------------------------------------------------------------
                         required time                        200.916    
                         arrival time                          -4.639    
  -------------------------------------------------------------------
                         slack                                196.277    

Slack (MET) :             196.287ns  (required time - arrival time)
  Source:                 t/tc/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            t/dec_msec_2/m_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.947ns  (logic 0.580ns (19.683%)  route 2.367ns (80.317%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 201.515 - 200.000 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=180, routed)         1.636     1.638    t/tc/clk_out1
    SLICE_X29Y87         FDCE                                         r  t/tc/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDCE (Prop_fdce_C_Q)         0.456     2.094 r  t/tc/FSM_sequential_state_reg[1]/Q
                         net (fo=35, routed)          1.690     3.784    t/dec_msec_0/out[1]
    SLICE_X38Y87         LUT4 (Prop_lut4_I0_O)        0.124     3.908 f  t/dec_msec_0/m[3]_i_3/O
                         net (fo=12, routed)          0.677     4.585    t/dec_msec_2/FSM_sequential_state_reg[1]
    SLICE_X36Y87         FDCE                                         f  t/dec_msec_2/m_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.683   201.683    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=180, routed)         1.512   201.515    t/dec_msec_2/clk_out1
    SLICE_X36Y87         FDCE                                         r  t/dec_msec_2/m_reg[1]/C
                         clock pessimism              0.079   201.594    
                         clock uncertainty           -0.318   201.277    
    SLICE_X36Y87         FDCE (Recov_fdce_C_CLR)     -0.405   200.872    t/dec_msec_2/m_reg[1]
  -------------------------------------------------------------------
                         required time                        200.872    
                         arrival time                          -4.585    
  -------------------------------------------------------------------
                         slack                                196.287    

Slack (MET) :             196.287ns  (required time - arrival time)
  Source:                 t/tc/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            t/dec_msec_2/m_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.947ns  (logic 0.580ns (19.683%)  route 2.367ns (80.317%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 201.515 - 200.000 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=180, routed)         1.636     1.638    t/tc/clk_out1
    SLICE_X29Y87         FDCE                                         r  t/tc/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDCE (Prop_fdce_C_Q)         0.456     2.094 r  t/tc/FSM_sequential_state_reg[1]/Q
                         net (fo=35, routed)          1.690     3.784    t/dec_msec_0/out[1]
    SLICE_X38Y87         LUT4 (Prop_lut4_I0_O)        0.124     3.908 f  t/dec_msec_0/m[3]_i_3/O
                         net (fo=12, routed)          0.677     4.585    t/dec_msec_2/FSM_sequential_state_reg[1]
    SLICE_X36Y87         FDCE                                         f  t/dec_msec_2/m_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.683   201.683    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=180, routed)         1.512   201.515    t/dec_msec_2/clk_out1
    SLICE_X36Y87         FDCE                                         r  t/dec_msec_2/m_reg[2]/C
                         clock pessimism              0.079   201.594    
                         clock uncertainty           -0.318   201.277    
    SLICE_X36Y87         FDCE (Recov_fdce_C_CLR)     -0.405   200.872    t/dec_msec_2/m_reg[2]
  -------------------------------------------------------------------
                         required time                        200.872    
                         arrival time                          -4.585    
  -------------------------------------------------------------------
                         slack                                196.287    

Slack (MET) :             196.287ns  (required time - arrival time)
  Source:                 t/tc/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            t/dec_sec/m_reg[4]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.992ns  (logic 0.580ns (19.385%)  route 2.412ns (80.615%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 201.515 - 200.000 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=180, routed)         1.636     1.638    t/tc/clk_out1
    SLICE_X29Y87         FDCE                                         r  t/tc/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDCE (Prop_fdce_C_Q)         0.456     2.094 r  t/tc/FSM_sequential_state_reg[1]/Q
                         net (fo=35, routed)          1.691     3.786    t/tc/out[1]
    SLICE_X38Y88         LUT5 (Prop_lut5_I2_O)        0.124     3.910 f  t/tc/m_reg[4]_LDC_i_1/O
                         net (fo=2, routed)           0.721     4.630    t/dec_sec/FSM_sequential_state_reg[0]_0
    SLICE_X37Y87         FDPE                                         f  t/dec_sec/m_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.683   201.683    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=180, routed)         1.512   201.515    t/dec_sec/clk_out1
    SLICE_X37Y87         FDPE                                         r  t/dec_sec/m_reg[4]_P/C
                         clock pessimism              0.079   201.594    
                         clock uncertainty           -0.318   201.277    
    SLICE_X37Y87         FDPE (Recov_fdpe_C_PRE)     -0.359   200.918    t/dec_sec/m_reg[4]_P
  -------------------------------------------------------------------
                         required time                        200.918    
                         arrival time                          -4.630    
  -------------------------------------------------------------------
                         slack                                196.287    

Slack (MET) :             196.319ns  (required time - arrival time)
  Source:                 t/tc/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            t/dec_msec_2/m_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.000ns  (logic 0.580ns (19.331%)  route 2.420ns (80.669%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 201.515 - 200.000 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=180, routed)         1.636     1.638    t/tc/clk_out1
    SLICE_X29Y87         FDCE                                         r  t/tc/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDCE (Prop_fdce_C_Q)         0.456     2.094 r  t/tc/FSM_sequential_state_reg[1]/Q
                         net (fo=35, routed)          1.690     3.784    t/dec_msec_0/out[1]
    SLICE_X38Y87         LUT4 (Prop_lut4_I0_O)        0.124     3.908 f  t/dec_msec_0/m[3]_i_3/O
                         net (fo=12, routed)          0.730     4.639    t/dec_msec_2/FSM_sequential_state_reg[1]
    SLICE_X34Y87         FDCE                                         f  t/dec_msec_2/m_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.683   201.683    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=180, routed)         1.512   201.515    t/dec_msec_2/clk_out1
    SLICE_X34Y87         FDCE                                         r  t/dec_msec_2/m_reg[0]/C
                         clock pessimism              0.079   201.594    
                         clock uncertainty           -0.318   201.277    
    SLICE_X34Y87         FDCE (Recov_fdce_C_CLR)     -0.319   200.958    t/dec_msec_2/m_reg[0]
  -------------------------------------------------------------------
                         required time                        200.958    
                         arrival time                          -4.639    
  -------------------------------------------------------------------
                         slack                                196.319    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.554ns  (arrival time - required time)
  Source:                 t/ini_reg_sec/m_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            t/dec_sec/m_reg[1]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.227ns (45.581%)  route 0.271ns (54.419%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=180, routed)         0.562     0.564    t/ini_reg_sec/clk_out1
    SLICE_X41Y86         FDCE                                         r  t/ini_reg_sec/m_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y86         FDCE (Prop_fdce_C_Q)         0.128     0.692 f  t/ini_reg_sec/m_reg[1]/Q
                         net (fo=7, routed)           0.098     0.789    t/tc/m_reg[5][1]
    SLICE_X41Y86         LUT5 (Prop_lut5_I4_O)        0.099     0.888 f  t/tc/m_reg[1]_LDC_i_1/O
                         net (fo=2, routed)           0.173     1.062    t/dec_sec/FSM_sequential_state_reg[0]_3
    SLICE_X38Y85         FDPE                                         f  t/dec_sec/m_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=180, routed)         0.833     0.835    t/dec_sec/clk_out1
    SLICE_X38Y85         FDPE                                         r  t/dec_sec/m_reg[1]_P/C
                         clock pessimism             -0.256     0.579    
    SLICE_X38Y85         FDPE (Remov_fdpe_C_PRE)     -0.071     0.508    t/dec_sec/m_reg[1]_P
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           1.062    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.567ns  (arrival time - required time)
  Source:                 t/ini_reg_sec/m_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            t/dec_sec/m_reg[5]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.186ns (36.629%)  route 0.322ns (63.371%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=180, routed)         0.564     0.566    t/ini_reg_sec/clk_out1
    SLICE_X40Y88         FDCE                                         r  t/ini_reg_sec/m_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDCE (Prop_fdce_C_Q)         0.141     0.707 f  t/ini_reg_sec/m_reg[5]/Q
                         net (fo=6, routed)           0.197     0.903    t/tc/m_reg[5][5]
    SLICE_X37Y86         LUT5 (Prop_lut5_I4_O)        0.045     0.948 f  t/tc/m_reg[5]_LDC_i_1/O
                         net (fo=2, routed)           0.125     1.073    t/dec_sec/FSM_sequential_state_reg[0]
    SLICE_X37Y85         FDPE                                         f  t/dec_sec/m_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=180, routed)         0.834     0.836    t/dec_sec/clk_out1
    SLICE_X37Y85         FDPE                                         r  t/dec_sec/m_reg[5]_P/C
                         clock pessimism             -0.234     0.602    
    SLICE_X37Y85         FDPE (Remov_fdpe_C_PRE)     -0.095     0.507    t/dec_sec/m_reg[5]_P
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           1.073    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 t/ini_reg_min/m_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            t/dec_min/m_reg[4]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.209ns (40.112%)  route 0.312ns (59.888%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=180, routed)         0.567     0.569    t/ini_reg_min/clk_out1
    SLICE_X34Y91         FDCE                                         r  t/ini_reg_min/m_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y91         FDCE (Prop_fdce_C_Q)         0.164     0.733 f  t/ini_reg_min/m_reg[4]/Q
                         net (fo=6, routed)           0.197     0.930    t/tc/Q[4]
    SLICE_X32Y88         LUT5 (Prop_lut5_I4_O)        0.045     0.975 f  t/tc/m_reg[4]_LDC_i_1__0/O
                         net (fo=2, routed)           0.115     1.090    t/dec_min/FSM_sequential_state_reg[0]_0
    SLICE_X31Y88         FDPE                                         f  t/dec_min/m_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=180, routed)         0.838     0.840    t/dec_min/clk_out1
    SLICE_X31Y88         FDPE                                         r  t/dec_min/m_reg[4]_P/C
                         clock pessimism             -0.234     0.606    
    SLICE_X31Y88         FDPE (Remov_fdpe_C_PRE)     -0.095     0.511    t/dec_min/m_reg[4]_P
  -------------------------------------------------------------------
                         required time                         -0.511    
                         arrival time                           1.090    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.587ns  (arrival time - required time)
  Source:                 t/ini_reg_sec/m_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            t/dec_sec/m_reg[0]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.186ns (36.799%)  route 0.319ns (63.201%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=180, routed)         0.562     0.564    t/ini_reg_sec/clk_out1
    SLICE_X41Y86         FDCE                                         r  t/ini_reg_sec/m_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y86         FDCE (Prop_fdce_C_Q)         0.141     0.705 f  t/ini_reg_sec/m_reg[0]/Q
                         net (fo=8, routed)           0.131     0.836    t/tc/m_reg[5][0]
    SLICE_X40Y86         LUT5 (Prop_lut5_I4_O)        0.045     0.881 f  t/tc/m_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.188     1.069    t/dec_sec/FSM_sequential_state_reg[0]_4
    SLICE_X40Y86         FDPE                                         f  t/dec_sec/m_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=180, routed)         0.833     0.835    t/dec_sec/clk_out1
    SLICE_X40Y86         FDPE                                         r  t/dec_sec/m_reg[0]_P/C
                         clock pessimism             -0.258     0.577    
    SLICE_X40Y86         FDPE (Remov_fdpe_C_PRE)     -0.095     0.482    t/dec_sec/m_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -0.482    
                         arrival time                           1.069    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.617ns  (arrival time - required time)
  Source:                 t/ini_reg_sec/m_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            t/dec_sec/m_reg[3]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.186ns (33.009%)  route 0.377ns (66.991%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=180, routed)         0.564     0.566    t/ini_reg_sec/clk_out1
    SLICE_X40Y88         FDCE                                         r  t/ini_reg_sec/m_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDCE (Prop_fdce_C_Q)         0.141     0.707 r  t/ini_reg_sec/m_reg[3]/Q
                         net (fo=6, routed)           0.183     0.890    t/tc/m_reg[5][3]
    SLICE_X38Y87         LUT5 (Prop_lut5_I4_O)        0.045     0.935 f  t/tc/m_reg[3]_LDC_i_2__0/O
                         net (fo=2, routed)           0.194     1.129    t/dec_sec/FSM_sequential_state_reg[1]_1
    SLICE_X38Y86         FDCE                                         f  t/dec_sec/m_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=180, routed)         0.833     0.835    t/dec_sec/clk_out1
    SLICE_X38Y86         FDCE                                         r  t/dec_sec/m_reg[3]_C/C
                         clock pessimism             -0.256     0.579    
    SLICE_X38Y86         FDCE (Remov_fdce_C_CLR)     -0.067     0.512    t/dec_sec/m_reg[3]_C
  -------------------------------------------------------------------
                         required time                         -0.512    
                         arrival time                           1.129    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.623ns  (arrival time - required time)
  Source:                 t/ini_reg_sec/m_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            t/dec_sec/m_reg[0]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.186ns (34.080%)  route 0.360ns (65.920%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=180, routed)         0.562     0.564    t/ini_reg_sec/clk_out1
    SLICE_X41Y86         FDCE                                         r  t/ini_reg_sec/m_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y86         FDCE (Prop_fdce_C_Q)         0.141     0.705 r  t/ini_reg_sec/m_reg[0]/Q
                         net (fo=8, routed)           0.132     0.837    t/tc/m_reg[5][0]
    SLICE_X40Y86         LUT5 (Prop_lut5_I4_O)        0.045     0.882 f  t/tc/m_reg[0]_LDC_i_2__0/O
                         net (fo=2, routed)           0.228     1.109    t/dec_sec/FSM_sequential_state_reg[1]_4
    SLICE_X39Y85         FDCE                                         f  t/dec_sec/m_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=180, routed)         0.833     0.835    t/dec_sec/clk_out1
    SLICE_X39Y85         FDCE                                         r  t/dec_sec/m_reg[0]_C/C
                         clock pessimism             -0.256     0.579    
    SLICE_X39Y85         FDCE (Remov_fdce_C_CLR)     -0.092     0.487    t/dec_sec/m_reg[0]_C
  -------------------------------------------------------------------
                         required time                         -0.487    
                         arrival time                           1.109    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.631ns  (arrival time - required time)
  Source:                 t/ini_reg_sec/m_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            t/dec_sec/m_reg[2]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.186ns (33.543%)  route 0.369ns (66.457%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=180, routed)         0.564     0.566    t/ini_reg_sec/clk_out1
    SLICE_X40Y88         FDCE                                         r  t/ini_reg_sec/m_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDCE (Prop_fdce_C_Q)         0.141     0.707 r  t/ini_reg_sec/m_reg[2]/Q
                         net (fo=6, routed)           0.199     0.905    t/tc/m_reg[5][2]
    SLICE_X40Y87         LUT5 (Prop_lut5_I4_O)        0.045     0.950 f  t/tc/m_reg[2]_LDC_i_2__0/O
                         net (fo=2, routed)           0.170     1.120    t/dec_sec/FSM_sequential_state_reg[1]_2
    SLICE_X39Y88         FDCE                                         f  t/dec_sec/m_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=180, routed)         0.836     0.838    t/dec_sec/clk_out1
    SLICE_X39Y88         FDCE                                         r  t/dec_sec/m_reg[2]_C/C
                         clock pessimism             -0.256     0.582    
    SLICE_X39Y88         FDCE (Remov_fdce_C_CLR)     -0.092     0.490    t/dec_sec/m_reg[2]_C
  -------------------------------------------------------------------
                         required time                         -0.490    
                         arrival time                           1.120    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.651ns  (arrival time - required time)
  Source:                 t/ini_reg_min/m_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            t/dec_min/m_reg[4]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.209ns (35.067%)  route 0.387ns (64.933%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=180, routed)         0.567     0.569    t/ini_reg_min/clk_out1
    SLICE_X34Y91         FDCE                                         r  t/ini_reg_min/m_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y91         FDCE (Prop_fdce_C_Q)         0.164     0.733 r  t/ini_reg_min/m_reg[4]/Q
                         net (fo=6, routed)           0.198     0.930    t/tc/Q[4]
    SLICE_X32Y88         LUT5 (Prop_lut5_I4_O)        0.045     0.975 f  t/tc/m_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.189     1.165    t/dec_min/FSM_sequential_state_reg[1]_0
    SLICE_X33Y88         FDCE                                         f  t/dec_min/m_reg[4]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=180, routed)         0.838     0.840    t/dec_min/clk_out1
    SLICE_X33Y88         FDCE                                         r  t/dec_min/m_reg[4]_C/C
                         clock pessimism             -0.234     0.606    
    SLICE_X33Y88         FDCE (Remov_fdce_C_CLR)     -0.092     0.514    t/dec_min/m_reg[4]_C
  -------------------------------------------------------------------
                         required time                         -0.514    
                         arrival time                           1.165    
  -------------------------------------------------------------------
                         slack                                  0.651    

Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 t/ini_reg_min/m_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            t/dec_min/m_reg[2]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.209ns (34.485%)  route 0.397ns (65.515%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=180, routed)         0.567     0.569    t/ini_reg_min/clk_out1
    SLICE_X34Y91         FDCE                                         r  t/ini_reg_min/m_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y91         FDCE (Prop_fdce_C_Q)         0.164     0.733 r  t/ini_reg_min/m_reg[2]/Q
                         net (fo=6, routed)           0.178     0.910    t/tc/Q[2]
    SLICE_X34Y90         LUT5 (Prop_lut5_I4_O)        0.045     0.955 f  t/tc/m_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.220     1.175    t/dec_min/FSM_sequential_state_reg[1]_2
    SLICE_X34Y89         FDCE                                         f  t/dec_min/m_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=180, routed)         0.837     0.839    t/dec_min/clk_out1
    SLICE_X34Y89         FDCE                                         r  t/dec_min/m_reg[2]_C/C
                         clock pessimism             -0.255     0.584    
    SLICE_X34Y89         FDCE (Remov_fdce_C_CLR)     -0.067     0.517    t/dec_min/m_reg[2]_C
  -------------------------------------------------------------------
                         required time                         -0.517    
                         arrival time                           1.175    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.660ns  (arrival time - required time)
  Source:                 t/ini_reg_sec/m_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            t/dec_sec/m_reg[4]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.186ns (30.656%)  route 0.421ns (69.344%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=180, routed)         0.564     0.566    t/ini_reg_sec/clk_out1
    SLICE_X40Y88         FDCE                                         r  t/ini_reg_sec/m_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDCE (Prop_fdce_C_Q)         0.141     0.707 r  t/ini_reg_sec/m_reg[4]/Q
                         net (fo=6, routed)           0.287     0.994    t/tc/m_reg[5][4]
    SLICE_X38Y88         LUT5 (Prop_lut5_I4_O)        0.045     1.039 f  t/tc/m_reg[4]_LDC_i_2__0/O
                         net (fo=2, routed)           0.134     1.172    t/dec_sec/FSM_sequential_state_reg[1]_0
    SLICE_X37Y88         FDCE                                         f  t/dec_sec/m_reg[4]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=180, routed)         0.837     0.839    t/dec_sec/clk_out1
    SLICE_X37Y88         FDCE                                         r  t/dec_sec/m_reg[4]_C/C
                         clock pessimism             -0.234     0.605    
    SLICE_X37Y88         FDCE (Remov_fdce_C_CLR)     -0.092     0.513    t/dec_sec/m_reg[4]_C
  -------------------------------------------------------------------
                         required time                         -0.513    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  0.660    





