// Seed: 3269717844
module module_0 (
    input wor id_0,
    input tri1 id_1,
    input wand id_2,
    id_12,
    output supply0 id_3,
    input wor id_4,
    input uwire id_5,
    output wor id_6,
    input supply0 id_7,
    input supply1 id_8,
    output supply0 id_9,
    input supply0 id_10
);
  wire id_13, id_14;
endmodule
module module_1 (
    input wor id_0,
    input logic id_1,
    inout logic id_2,
    input wand id_3,
    input tri id_4,
    input supply1 id_5,
    input wor id_6
);
  wire id_8, id_9;
  wire id_10;
  id_11 :
  assert property (@(negedge id_3) id_4) id_2 <= id_1;
  module_0 modCall_1 (
      id_11,
      id_6,
      id_6,
      id_11,
      id_6,
      id_11,
      id_11,
      id_5,
      id_0,
      id_11,
      id_11
  );
  wire id_12;
  assign id_2 = -1 ** id_5;
  wire id_13, id_14;
  wire id_15 = id_14;
endmodule
