{"sha": "e9f827d79102001d5f0593f0f9e01ab72b2aec9a", "node_id": "C_kwDOANBUbNoAKGU5ZjgyN2Q3OTEwMjAwMWQ1ZjA1OTNmMGY5ZTAxYWI3MmIyYWVjOWE", "commit": {"author": {"name": "zhongjuzhe", "email": "juzhe.zhong@rivai.ai", "date": "2022-08-30T01:50:24Z"}, "committer": {"name": "Kito Cheng", "email": "kito.cheng@sifive.com", "date": "2022-09-01T01:33:04Z"}, "message": "RISC-V: Fix riscv_vector_chunks configuration according to TARGET_MIN_VLEN\n\ngcc/ChangeLog:\n\n\t* config/riscv/riscv.cc (riscv_convert_vector_bits): Change\n\tconfiguration according to TARGET_MIN_VLEN.\n\t* config/riscv/riscv.h (UNITS_PER_FP_REG): Fix comment.", "tree": {"sha": "28cbc1de70517cbe09a4b94caebda758aad68c5a", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/28cbc1de70517cbe09a4b94caebda758aad68c5a"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/e9f827d79102001d5f0593f0f9e01ab72b2aec9a", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/e9f827d79102001d5f0593f0f9e01ab72b2aec9a", "html_url": "https://github.com/Rust-GCC/gccrs/commit/e9f827d79102001d5f0593f0f9e01ab72b2aec9a", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/e9f827d79102001d5f0593f0f9e01ab72b2aec9a/comments", "author": {"login": "zhongjuzhe", "id": 66454988, "node_id": "MDQ6VXNlcjY2NDU0OTg4", "avatar_url": "https://avatars.githubusercontent.com/u/66454988?v=4", "gravatar_id": "", "url": "https://api.github.com/users/zhongjuzhe", "html_url": "https://github.com/zhongjuzhe", "followers_url": "https://api.github.com/users/zhongjuzhe/followers", "following_url": "https://api.github.com/users/zhongjuzhe/following{/other_user}", "gists_url": "https://api.github.com/users/zhongjuzhe/gists{/gist_id}", "starred_url": "https://api.github.com/users/zhongjuzhe/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/zhongjuzhe/subscriptions", "organizations_url": "https://api.github.com/users/zhongjuzhe/orgs", "repos_url": "https://api.github.com/users/zhongjuzhe/repos", "events_url": "https://api.github.com/users/zhongjuzhe/events{/privacy}", "received_events_url": "https://api.github.com/users/zhongjuzhe/received_events", "type": "User", "site_admin": false}, "committer": {"login": "kito-cheng", "id": 2723185, "node_id": "MDQ6VXNlcjI3MjMxODU=", "avatar_url": "https://avatars.githubusercontent.com/u/2723185?v=4", "gravatar_id": "", "url": "https://api.github.com/users/kito-cheng", "html_url": "https://github.com/kito-cheng", "followers_url": "https://api.github.com/users/kito-cheng/followers", "following_url": "https://api.github.com/users/kito-cheng/following{/other_user}", "gists_url": "https://api.github.com/users/kito-cheng/gists{/gist_id}", "starred_url": "https://api.github.com/users/kito-cheng/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/kito-cheng/subscriptions", "organizations_url": "https://api.github.com/users/kito-cheng/orgs", "repos_url": "https://api.github.com/users/kito-cheng/repos", "events_url": "https://api.github.com/users/kito-cheng/events{/privacy}", "received_events_url": "https://api.github.com/users/kito-cheng/received_events", "type": "User", "site_admin": false}, "parents": [{"sha": "542c60c4fb557ec437e3d20634fd59a61d619ac3", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/542c60c4fb557ec437e3d20634fd59a61d619ac3", "html_url": "https://github.com/Rust-GCC/gccrs/commit/542c60c4fb557ec437e3d20634fd59a61d619ac3"}], "stats": {"total": 15, "additions": 8, "deletions": 7}, "files": [{"sha": "5e68fccbb9e13e791a3cdcd2c1450a1f9b4531ae", "filename": "gcc/config/riscv/riscv.cc", "status": "modified", "additions": 7, "deletions": 6, "changes": 13, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/e9f827d79102001d5f0593f0f9e01ab72b2aec9a/gcc%2Fconfig%2Friscv%2Friscv.cc", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/e9f827d79102001d5f0593f0f9e01ab72b2aec9a/gcc%2Fconfig%2Friscv%2Friscv.cc", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Friscv%2Friscv.cc?ref=e9f827d79102001d5f0593f0f9e01ab72b2aec9a", "patch": "@@ -5219,22 +5219,23 @@ riscv_init_machine_status (void)\n static poly_uint16\n riscv_convert_vector_bits (void)\n {\n-  /* The runtime invariant is only meaningful when vector is enabled. */\n+  /* The runtime invariant is only meaningful when TARGET_VECTOR is enabled. */\n   if (!TARGET_VECTOR)\n     return 0;\n \n-  if (TARGET_VECTOR_ELEN_64 || TARGET_VECTOR_ELEN_FP_64)\n+  if (TARGET_MIN_VLEN > 32)\n     {\n-      /* When targetting Zve64* (ELEN = 64) extensions, we should use 64-bit\n-\t chunk size. Runtime invariant: The single indeterminate represent the\n+      /* When targetting minimum VLEN > 32, we should use 64-bit chunk size.\n+\t Otherwise we can not include SEW = 64bits.\n+\t Runtime invariant: The single indeterminate represent the\n \t number of 64-bit chunks in a vector beyond minimum length of 64 bits.\n \t Thus the number of bytes in a vector is 8 + 8 * x1 which is\n-\t riscv_vector_chunks * 8 = poly_int (8, 8). */\n+\t riscv_vector_chunks * 8 = poly_int (8, 8).  */\n       riscv_bytes_per_vector_chunk = 8;\n     }\n   else\n     {\n-      /* When targetting Zve32* (ELEN = 32) extensions, we should use 32-bit\n+      /* When targetting minimum VLEN = 32, we should use 32-bit\n \t chunk size. Runtime invariant: The single indeterminate represent the\n \t number of 32-bit chunks in a vector beyond minimum length of 32 bits.\n \t Thus the number of bytes in a vector is 4 + 4 * x1 which is"}, {"sha": "29582f7c5456d817812e7494ad4d9a70d0cb2d98", "filename": "gcc/config/riscv/riscv.h", "status": "modified", "additions": 1, "deletions": 1, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/e9f827d79102001d5f0593f0f9e01ab72b2aec9a/gcc%2Fconfig%2Friscv%2Friscv.h", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/e9f827d79102001d5f0593f0f9e01ab72b2aec9a/gcc%2Fconfig%2Friscv%2Friscv.h", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Friscv%2Friscv.h?ref=e9f827d79102001d5f0593f0f9e01ab72b2aec9a", "patch": "@@ -160,7 +160,7 @@ ASM_MISA_SPEC\n \n /* The `Q' extension is not yet supported.  */\n #define UNITS_PER_FP_REG (TARGET_DOUBLE_FLOAT ? 8 : 4)\n-/* Size per vector register. For zve32*, size = poly (4, 4). Otherwise, size = poly (8, 8). */\n+/* Size per vector register. For VLEN = 32, size = poly (4, 4). Otherwise, size = poly (8, 8). */\n #define UNITS_PER_V_REG (riscv_vector_chunks * riscv_bytes_per_vector_chunk)\n \n /* The largest type that can be passed in floating-point registers.  */"}]}