// Seed: 724547464
module module_0 (
    input tri1 id_0,
    input wand id_1,
    input supply1 id_2,
    input uwire id_3,
    input tri0 id_4,
    output tri1 id_5,
    input wor id_6,
    output tri id_7,
    input tri1 id_8,
    input uwire id_9
);
  assign id_7 = 1'b0;
  wire id_11, id_12, id_13;
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1,
    input tri id_2,
    output wor id_3,
    input tri1 id_4
    , id_16,
    input tri id_5,
    input wand id_6,
    input wand id_7,
    input supply1 id_8
    , id_17,
    input supply0 id_9,
    input wor id_10,
    output wire id_11,
    input wand id_12#(.id_18(1)),
    output tri id_13,
    input supply1 id_14
);
  uwire id_19, id_20, id_21, id_22;
  module_0(
      id_9, id_10, id_1, id_2, id_9, id_11, id_4, id_11, id_7, id_10
  );
  assign id_19 = 1;
  wire id_23;
  wire id_24;
endmodule
