Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.4 (lin64) Build 353583 Mon Dec  9 17:26:26 MST 2013
| Date         : Tue Mar 27 19:23:57 2018
| Host         : xyin-ThinkPad-X200 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_control_sets -verbose -file design_Lab1_2_1_wrapper_control_sets_placed.rpt
| Design       : design_Lab1_2_1_wrapper
| Device       : xc7z020
----------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    48 |
| Minimum Number of register sites lost to control set restrictions |   106 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             219 |           90 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             160 |           50 |
| Yes          | No                    | No                     |             428 |          107 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              87 |           25 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                      Clock Signal                      |                                                                 Enable Signal                                                                |                                                               Set/Reset Signal                                                               | Slice Load Count | Bel Load Count |
+--------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_Lab1_2_1_i/processing_system7_0/inst/FCLK_CLK0 | design_Lab1_2_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_push   |                                                                                                                                              |                1 |              2 |
|  design_Lab1_2_1_i/processing_system7_0/inst/FCLK_CLK0 | design_Lab1_2_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axlen_cnt[3]_i_1                                                  |                                                                                                                                              |                2 |              4 |
|  design_Lab1_2_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                              | design_Lab1_2_1_i/LEDs_8Bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_2_out                                                                   |                1 |              4 |
|  design_Lab1_2_1_i/processing_system7_0/inst/FCLK_CLK0 | design_Lab1_2_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axlen_cnt[3]_i_1__1                                               |                                                                                                                                              |                1 |              4 |
|  design_Lab1_2_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                              | design_Lab1_2_1_i/SWs_8bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_2_out                                                                    |                1 |              4 |
|  design_Lab1_2_1_i/processing_system7_0/inst/FCLK_CLK0 | design_Lab1_2_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axlen_cnt[3]_i_1__0                                               | design_Lab1_2_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axlen_cnt[7]_i_1__0                                               |                1 |              4 |
|  design_Lab1_2_1_i/processing_system7_0/inst/FCLK_CLK0 | design_Lab1_2_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axlen_cnt[3]_i_1__0                                               |                                                                                                                                              |                3 |              4 |
|  design_Lab1_2_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                              | design_Lab1_2_1_i/BTNs_5Bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_2_out                                                                   |                1 |              4 |
|  design_Lab1_2_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                              | design_Lab1_2_1_i/BTNs_5Bits/U0/gpio_core_1/Read_Reg_Rst                                                                                     |                2 |              5 |
|  design_Lab1_2_1_i/processing_system7_0/inst/FCLK_CLK0 | design_Lab1_2_1_i/BTNs_5Bits/U0/n_0_Not_Dual.gpio_OE[0]_i_1                                                                                  | design_Lab1_2_1_i/BTNs_5Bits/U0/bus2ip_reset                                                                                                 |                3 |              5 |
|  design_Lab1_2_1_i/processing_system7_0/inst/FCLK_CLK0 | design_Lab1_2_1_i/BTNs_5Bits/U0/n_0_s_axi_rdata_i[4]_i_1                                                                                     | design_Lab1_2_1_i/BTNs_5Bits/U0/bus2ip_reset                                                                                                 |                1 |              5 |
|  design_Lab1_2_1_i/processing_system7_0/inst/FCLK_CLK0 | design_Lab1_2_1_i/rst_processing_system7_0_100M/U0/SEQ/seq_cnt_en                                                                            | design_Lab1_2_1_i/rst_processing_system7_0_100M/U0/clear                                                                                     |                1 |              6 |
|  design_Lab1_2_1_i/processing_system7_0/inst/FCLK_CLK0 | design_Lab1_2_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r | design_Lab1_2_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0 |                2 |              8 |
|  design_Lab1_2_1_i/processing_system7_0/inst/FCLK_CLK0 | design_Lab1_2_1_i/LEDs_8Bits/U0/n_0_Not_Dual.gpio_Data_Out[0]_i_1                                                                            | design_Lab1_2_1_i/LEDs_8Bits/U0/bus2ip_reset                                                                                                 |                2 |              8 |
|  design_Lab1_2_1_i/processing_system7_0/inst/FCLK_CLK0 | design_Lab1_2_1_i/LEDs_8Bits/U0/n_0_s_axi_rdata_i[7]_i_1                                                                                     | design_Lab1_2_1_i/LEDs_8Bits/U0/bus2ip_reset                                                                                                 |                3 |              8 |
|  design_Lab1_2_1_i/processing_system7_0/inst/FCLK_CLK0 | design_Lab1_2_1_i/LEDs_8Bits/U0/n_0_Not_Dual.gpio_OE[0]_i_1                                                                                  | design_Lab1_2_1_i/LEDs_8Bits/U0/bus2ip_reset                                                                                                 |                1 |              8 |
|  design_Lab1_2_1_i/processing_system7_0/inst/FCLK_CLK0 | design_Lab1_2_1_i/SWs_8bits/U0/n_0_s_axi_rdata_i[7]_i_1                                                                                      | design_Lab1_2_1_i/SWs_8bits/U0/bus2ip_reset                                                                                                  |                2 |              8 |
|  design_Lab1_2_1_i/processing_system7_0/inst/FCLK_CLK0 | design_Lab1_2_1_i/SWs_8bits/U0/n_0_Not_Dual.gpio_OE[0]_i_1                                                                                   | design_Lab1_2_1_i/SWs_8bits/U0/bus2ip_reset                                                                                                  |                3 |              8 |
|  design_Lab1_2_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                              | design_Lab1_2_1_i/LEDs_8Bits/U0/gpio_core_1/Read_Reg_Rst                                                                                     |                2 |              8 |
|  design_Lab1_2_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                              | design_Lab1_2_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_areset_d1_i_1                                                     |                4 |              8 |
|  design_Lab1_2_1_i/processing_system7_0/inst/FCLK_CLK0 | design_Lab1_2_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axlen_cnt[7]_i_1                                                  |                                                                                                                                              |                3 |              8 |
|  design_Lab1_2_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                              | design_Lab1_2_1_i/SWs_8bits/U0/gpio_core_1/Read_Reg_Rst                                                                                      |                3 |              8 |
|  design_Lab1_2_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                              | design_Lab1_2_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reset                                                   |                4 |              9 |
|  design_Lab1_2_1_i/processing_system7_0/inst/FCLK_CLK0 | design_Lab1_2_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aa_rready                                               |                                                                                                                                              |                5 |             11 |
|  design_Lab1_2_1_i/processing_system7_0/inst/FCLK_CLK0 | design_Lab1_2_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/p_1_in                                      |                                                                                                                                              |                5 |             11 |
|  design_Lab1_2_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                              | design_Lab1_2_1_i/BTNs_5Bits/U0/bus2ip_reset                                                                                                 |                3 |             11 |
|  design_Lab1_2_1_i/processing_system7_0/inst/FCLK_CLK0 | design_Lab1_2_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axaddr_wrap[11]_i_1__0                                            |                                                                                                                                              |                4 |             12 |
|  design_Lab1_2_1_i/processing_system7_0/inst/FCLK_CLK0 | design_Lab1_2_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_wrap_boundary_axaddr_r[11]_i_1__0                                 |                                                                                                                                              |                6 |             12 |
|  design_Lab1_2_1_i/processing_system7_0/inst/FCLK_CLK0 | design_Lab1_2_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_wrap_boundary_axaddr_r[11]_i_1                                    |                                                                                                                                              |                5 |             12 |
|  design_Lab1_2_1_i/processing_system7_0/inst/FCLK_CLK0 | design_Lab1_2_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axaddr_wrap[11]_i_1                                               |                                                                                                                                              |                4 |             12 |
|  design_Lab1_2_1_i/processing_system7_0/inst/FCLK_CLK0 | design_Lab1_2_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axaddr_incr[0]_i_1__0                                             |                                                                                                                                              |                3 |             12 |
|  design_Lab1_2_1_i/processing_system7_0/inst/FCLK_CLK0 | design_Lab1_2_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axaddr_incr[0]_i_1                                                |                                                                                                                                              |                3 |             12 |
|  design_Lab1_2_1_i/processing_system7_0/inst/FCLK_CLK0 | design_Lab1_2_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r     |                                                                                                                                              |                4 |             13 |
|  design_Lab1_2_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                              | design_Lab1_2_1_i/SWs_8bits/U0/bus2ip_reset                                                                                                  |                3 |             14 |
|  design_Lab1_2_1_i/processing_system7_0/inst/FCLK_CLK0 | design_Lab1_2_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/si_rs_bready                |                                                                                                                                              |                3 |             14 |
|  design_Lab1_2_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                              | design_Lab1_2_1_i/LEDs_8Bits/U0/bus2ip_reset                                                                                                 |                4 |             14 |
|  design_Lab1_2_1_i/processing_system7_0/inst/FCLK_CLK0 | design_Lab1_2_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in        |                                                                                                                                              |                3 |             14 |
|  design_Lab1_2_1_i/processing_system7_0/inst/FCLK_CLK0 | design_Lab1_2_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                            | design_Lab1_2_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reset                                                   |                6 |             19 |
|  design_Lab1_2_1_i/processing_system7_0/inst/FCLK_CLK0 | design_Lab1_2_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/b_push                      |                                                                                                                                              |                3 |             20 |
|  design_Lab1_2_1_i/processing_system7_0/inst/FCLK_CLK0 | design_Lab1_2_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/wr_en0       |                                                                                                                                              |                9 |             34 |
|  design_Lab1_2_1_i/processing_system7_0/inst/FCLK_CLK0 | design_Lab1_2_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in        |                                                                                                                                              |               10 |             47 |
|  design_Lab1_2_1_i/processing_system7_0/inst/FCLK_CLK0 | design_Lab1_2_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/si_rs_rready                |                                                                                                                                              |               11 |             47 |
|  design_Lab1_2_1_i/processing_system7_0/inst/FCLK_CLK0 | design_Lab1_2_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/p_1_in       |                                                                                                                                              |                9 |             48 |
|  design_Lab1_2_1_i/processing_system7_0/inst/FCLK_CLK0 | design_Lab1_2_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/p_1_in       |                                                                                                                                              |               10 |             48 |
|  design_Lab1_2_1_i/processing_system7_0/inst/FCLK_CLK0 | design_Lab1_2_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/s_axi_awready                                                         |                                                                                                                                              |               10 |             48 |
|  design_Lab1_2_1_i/processing_system7_0/inst/FCLK_CLK0 | design_Lab1_2_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/s_axi_arready                                                         |                                                                                                                                              |                7 |             48 |
|  design_Lab1_2_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                              | design_Lab1_2_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                   |               22 |             71 |
|  design_Lab1_2_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                              |                                                                                                                                              |               91 |            220 |
+--------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


