#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001f30aea78d0 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v000001f30af427e0_0 .net "PC", 31 0, L_000001f30afbe1d0;  1 drivers
v000001f30af42ba0_0 .net "cycles_consumed", 31 0, v000001f30af41840_0;  1 drivers
v000001f30af42ec0_0 .var "input_clk", 0 0;
v000001f30af41b60_0 .var "rst", 0 0;
S_000001f30acd9f80 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_000001f30aea78d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_000001f30ae7b6d0 .functor NOR 1, v000001f30af42ec0_0, v000001f30af25ec0_0, C4<0>, C4<0>;
L_000001f30ae7c230 .functor AND 1, v000001f30af0f460_0, v000001f30af0f3c0_0, C4<1>, C4<1>;
L_000001f30ae7c930 .functor AND 1, L_000001f30ae7c230, L_000001f30af41480, C4<1>, C4<1>;
L_000001f30ae7b740 .functor AND 1, v000001f30af00d80_0, v000001f30aeffca0_0, C4<1>, C4<1>;
L_000001f30ae7b890 .functor AND 1, L_000001f30ae7b740, L_000001f30af42880, C4<1>, C4<1>;
L_000001f30ae7be40 .functor AND 1, v000001f30af26500_0, v000001f30af27e00_0, C4<1>, C4<1>;
L_000001f30ae7b7b0 .functor AND 1, L_000001f30ae7be40, L_000001f30af42920, C4<1>, C4<1>;
L_000001f30ae7c5b0 .functor AND 1, v000001f30af0f460_0, v000001f30af0f3c0_0, C4<1>, C4<1>;
L_000001f30ae7c1c0 .functor AND 1, L_000001f30ae7c5b0, L_000001f30af429c0, C4<1>, C4<1>;
L_000001f30ae7c7e0 .functor AND 1, v000001f30af00d80_0, v000001f30aeffca0_0, C4<1>, C4<1>;
L_000001f30ae7ba50 .functor AND 1, L_000001f30ae7c7e0, L_000001f30af42f60, C4<1>, C4<1>;
L_000001f30ae7c4d0 .functor AND 1, v000001f30af26500_0, v000001f30af27e00_0, C4<1>, C4<1>;
L_000001f30ae7bb30 .functor AND 1, L_000001f30ae7c4d0, L_000001f30af43be0, C4<1>, C4<1>;
L_000001f30af44b90 .functor NOT 1, L_000001f30ae7b6d0, C4<0>, C4<0>, C4<0>;
L_000001f30af45760 .functor NOT 1, L_000001f30ae7b6d0, C4<0>, C4<0>, C4<0>;
L_000001f30afa9f60 .functor NOT 1, L_000001f30ae7b6d0, C4<0>, C4<0>, C4<0>;
L_000001f30afaab30 .functor NOT 1, L_000001f30ae7b6d0, C4<0>, C4<0>, C4<0>;
L_000001f30afab000 .functor NOT 1, L_000001f30ae7b6d0, C4<0>, C4<0>, C4<0>;
L_000001f30afbe1d0 .functor BUFZ 32, v000001f30af2b3c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001f30af26d20_0 .net "EX1_ALU_OPER1", 31 0, L_000001f30af45d80;  1 drivers
v000001f30af27040_0 .net "EX1_ALU_OPER2", 31 0, L_000001f30afabe70;  1 drivers
v000001f30af26dc0_0 .net "EX1_PC", 31 0, v000001f30af0e100_0;  1 drivers
v000001f30af27220_0 .net "EX1_PFC", 31 0, v000001f30af0e2e0_0;  1 drivers
v000001f30af26e60_0 .net "EX1_PFC_to_IF", 31 0, L_000001f30af3f900;  1 drivers
v000001f30af26fa0_0 .net "EX1_forward_to_B", 31 0, v000001f30af0cee0_0;  1 drivers
v000001f30af27360_0 .net "EX1_is_beq", 0 0, v000001f30af0da20_0;  1 drivers
v000001f30af295c0_0 .net "EX1_is_bne", 0 0, v000001f30af0d020_0;  1 drivers
v000001f30af288a0_0 .net "EX1_is_jal", 0 0, v000001f30af0d7a0_0;  1 drivers
v000001f30af2a420_0 .net "EX1_is_jr", 0 0, v000001f30af0e420_0;  1 drivers
v000001f30af29340_0 .net "EX1_is_oper2_immed", 0 0, v000001f30af0d8e0_0;  1 drivers
v000001f30af28260_0 .net "EX1_memread", 0 0, v000001f30af0eec0_0;  1 drivers
v000001f30af29980_0 .net "EX1_memwrite", 0 0, v000001f30af0e380_0;  1 drivers
v000001f30af29160_0 .net "EX1_opcode", 11 0, v000001f30af0db60_0;  1 drivers
v000001f30af292a0_0 .net "EX1_predicted", 0 0, v000001f30af0dc00_0;  1 drivers
v000001f30af2a880_0 .net "EX1_rd_ind", 4 0, v000001f30af0ee20_0;  1 drivers
v000001f30af29d40_0 .net "EX1_rd_indzero", 0 0, v000001f30af0e560_0;  1 drivers
v000001f30af2a100_0 .net "EX1_regwrite", 0 0, v000001f30af0c8a0_0;  1 drivers
v000001f30af293e0_0 .net "EX1_rs1", 31 0, v000001f30af0e600_0;  1 drivers
v000001f30af286c0_0 .net "EX1_rs1_ind", 4 0, v000001f30af0cb20_0;  1 drivers
v000001f30af28ee0_0 .net "EX1_rs2", 31 0, v000001f30af0c760_0;  1 drivers
v000001f30af28940_0 .net "EX1_rs2_ind", 4 0, v000001f30af0dd40_0;  1 drivers
v000001f30af29ac0_0 .net "EX1_rs2_out", 31 0, L_000001f30afab7e0;  1 drivers
v000001f30af289e0_0 .net "EX2_ALU_OPER1", 31 0, v000001f30af0f780_0;  1 drivers
v000001f30af29480_0 .net "EX2_ALU_OPER2", 31 0, v000001f30af0f000_0;  1 drivers
v000001f30af28120_0 .net "EX2_ALU_OUT", 31 0, L_000001f30af3ff40;  1 drivers
v000001f30af29e80_0 .net "EX2_PC", 31 0, v000001f30af0fbe0_0;  1 drivers
v000001f30af28300_0 .net "EX2_PFC_to_IF", 31 0, v000001f30af10220_0;  1 drivers
v000001f30af28800_0 .net "EX2_forward_to_B", 31 0, v000001f30af0fc80_0;  1 drivers
v000001f30af29a20_0 .net "EX2_is_beq", 0 0, v000001f30af0f0a0_0;  1 drivers
v000001f30af28e40_0 .net "EX2_is_bne", 0 0, v000001f30af0fd20_0;  1 drivers
v000001f30af29de0_0 .net "EX2_is_jal", 0 0, v000001f30af0fdc0_0;  1 drivers
v000001f30af28da0_0 .net "EX2_is_jr", 0 0, v000001f30af0f1e0_0;  1 drivers
v000001f30af29200_0 .net "EX2_is_oper2_immed", 0 0, v000001f30af0ff00_0;  1 drivers
v000001f30af2a060_0 .net "EX2_memread", 0 0, v000001f30af100e0_0;  1 drivers
v000001f30af290c0_0 .net "EX2_memwrite", 0 0, v000001f30af0f640_0;  1 drivers
v000001f30af29700_0 .net "EX2_opcode", 11 0, v000001f30af0ffa0_0;  1 drivers
v000001f30af2a4c0_0 .net "EX2_predicted", 0 0, v000001f30af10180_0;  1 drivers
v000001f30af29f20_0 .net "EX2_rd_ind", 4 0, v000001f30af10400_0;  1 drivers
v000001f30af29fc0_0 .net "EX2_rd_indzero", 0 0, v000001f30af0f3c0_0;  1 drivers
v000001f30af28760_0 .net "EX2_regwrite", 0 0, v000001f30af0f460_0;  1 drivers
v000001f30af29520_0 .net "EX2_rs1", 31 0, v000001f30af104a0_0;  1 drivers
v000001f30af2a1a0_0 .net "EX2_rs1_ind", 4 0, v000001f30af0f140_0;  1 drivers
v000001f30af29b60_0 .net "EX2_rs2_ind", 4 0, v000001f30af0ef60_0;  1 drivers
v000001f30af281c0_0 .net "EX2_rs2_out", 31 0, v000001f30af173f0_0;  1 drivers
v000001f30af283a0_0 .net "ID_INST", 31 0, v000001f30af15690_0;  1 drivers
v000001f30af29840_0 .net "ID_PC", 31 0, v000001f30af2c360_0;  1 drivers
v000001f30af28440_0 .net "ID_PFC_to_EX", 31 0, L_000001f30af3c0c0;  1 drivers
v000001f30af2a560_0 .net "ID_PFC_to_IF", 31 0, L_000001f30af3e280;  1 drivers
v000001f30af29660_0 .net "ID_forward_to_B", 31 0, L_000001f30af3e000;  1 drivers
v000001f30af2a240_0 .net "ID_is_beq", 0 0, L_000001f30af3d560;  1 drivers
v000001f30af28a80_0 .net "ID_is_bne", 0 0, L_000001f30af3dd80;  1 drivers
v000001f30af2a2e0_0 .net "ID_is_j", 0 0, L_000001f30af3dba0;  1 drivers
v000001f30af28d00_0 .net "ID_is_jal", 0 0, L_000001f30af3c8e0;  1 drivers
v000001f30af284e0_0 .net "ID_is_jr", 0 0, L_000001f30af3d4c0;  1 drivers
v000001f30af297a0_0 .net "ID_is_oper2_immed", 0 0, L_000001f30af44110;  1 drivers
v000001f30af28580_0 .net "ID_memread", 0 0, L_000001f30af3e460;  1 drivers
v000001f30af28f80_0 .net "ID_memwrite", 0 0, L_000001f30af3e5a0;  1 drivers
v000001f30af2a380_0 .net "ID_opcode", 11 0, v000001f30af2cb80_0;  1 drivers
v000001f30af2a600_0 .net "ID_predicted", 0 0, v000001f30af17170_0;  1 drivers
v000001f30af29020_0 .net "ID_rd_ind", 4 0, v000001f30af2c5e0_0;  1 drivers
v000001f30af29c00_0 .net "ID_regwrite", 0 0, L_000001f30af3df60;  1 drivers
v000001f30af2a6a0_0 .net "ID_rs1", 31 0, v000001f30af12350_0;  1 drivers
v000001f30af298e0_0 .net "ID_rs1_ind", 4 0, v000001f30af2aa60_0;  1 drivers
v000001f30af2a740_0 .net "ID_rs2", 31 0, v000001f30af11e50_0;  1 drivers
v000001f30af29ca0_0 .net "ID_rs2_ind", 4 0, v000001f30af2b0a0_0;  1 drivers
v000001f30af28620_0 .net "IF_INST", 31 0, L_000001f30af45a00;  1 drivers
v000001f30af2a7e0_0 .net "IF_pc", 31 0, v000001f30af2b3c0_0;  1 drivers
v000001f30af28b20_0 .net "MEM_ALU_OUT", 31 0, v000001f30aeffb60_0;  1 drivers
v000001f30af28bc0_0 .net "MEM_Data_mem_out", 31 0, v000001f30af26820_0;  1 drivers
v000001f30af28c60_0 .net "MEM_memread", 0 0, v000001f30aeff700_0;  1 drivers
v000001f30af43000_0 .net "MEM_memwrite", 0 0, v000001f30aefff20_0;  1 drivers
v000001f30af421a0_0 .net "MEM_opcode", 11 0, v000001f30aeffc00_0;  1 drivers
v000001f30af43320_0 .net "MEM_rd_ind", 4 0, v000001f30af00600_0;  1 drivers
v000001f30af42060_0 .net "MEM_rd_indzero", 0 0, v000001f30aeffca0_0;  1 drivers
v000001f30af43640_0 .net "MEM_regwrite", 0 0, v000001f30af00d80_0;  1 drivers
v000001f30af43500_0 .net "MEM_rs2", 31 0, v000001f30af00740_0;  1 drivers
v000001f30af41de0_0 .net "PC", 31 0, L_000001f30afbe1d0;  alias, 1 drivers
v000001f30af41980_0 .net "STALL_ID1_FLUSH", 0 0, v000001f30af189d0_0;  1 drivers
v000001f30af42100_0 .net "STALL_ID2_FLUSH", 0 0, v000001f30af16450_0;  1 drivers
v000001f30af42240_0 .net "STALL_IF_FLUSH", 0 0, v000001f30af18a70_0;  1 drivers
v000001f30af435a0_0 .net "WB_ALU_OUT", 31 0, v000001f30af25c40_0;  1 drivers
v000001f30af42b00_0 .net "WB_Data_mem_out", 31 0, v000001f30af25ce0_0;  1 drivers
v000001f30af41a20_0 .net "WB_memread", 0 0, v000001f30af272c0_0;  1 drivers
v000001f30af430a0_0 .net "WB_rd_ind", 4 0, v000001f30af263c0_0;  1 drivers
v000001f30af43280_0 .net "WB_rd_indzero", 0 0, v000001f30af27e00_0;  1 drivers
v000001f30af41660_0 .net "WB_regwrite", 0 0, v000001f30af26500_0;  1 drivers
v000001f30af43140_0 .net "Wrong_prediction", 0 0, L_000001f30afab540;  1 drivers
v000001f30af40ee0_0 .net *"_ivl_1", 0 0, L_000001f30ae7c230;  1 drivers
v000001f30af41520_0 .net *"_ivl_13", 0 0, L_000001f30ae7be40;  1 drivers
v000001f30af42d80_0 .net *"_ivl_14", 0 0, L_000001f30af42920;  1 drivers
v000001f30af41f20_0 .net *"_ivl_19", 0 0, L_000001f30ae7c5b0;  1 drivers
v000001f30af43460_0 .net *"_ivl_2", 0 0, L_000001f30af41480;  1 drivers
v000001f30af40f80_0 .net *"_ivl_20", 0 0, L_000001f30af429c0;  1 drivers
v000001f30af41020_0 .net *"_ivl_25", 0 0, L_000001f30ae7c7e0;  1 drivers
v000001f30af41ac0_0 .net *"_ivl_26", 0 0, L_000001f30af42f60;  1 drivers
v000001f30af41e80_0 .net *"_ivl_31", 0 0, L_000001f30ae7c4d0;  1 drivers
v000001f30af41c00_0 .net *"_ivl_32", 0 0, L_000001f30af43be0;  1 drivers
v000001f30af41700_0 .net *"_ivl_40", 31 0, L_000001f30af3c3e0;  1 drivers
L_000001f30af60c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f30af433c0_0 .net *"_ivl_43", 26 0, L_000001f30af60c58;  1 drivers
L_000001f30af60ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f30af422e0_0 .net/2u *"_ivl_44", 31 0, L_000001f30af60ca0;  1 drivers
v000001f30af41160_0 .net *"_ivl_52", 31 0, L_000001f30afb2a90;  1 drivers
L_000001f30af60d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f30af42380_0 .net *"_ivl_55", 26 0, L_000001f30af60d30;  1 drivers
L_000001f30af60d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f30af41fc0_0 .net/2u *"_ivl_56", 31 0, L_000001f30af60d78;  1 drivers
v000001f30af410c0_0 .net *"_ivl_7", 0 0, L_000001f30ae7b740;  1 drivers
v000001f30af41200_0 .net *"_ivl_8", 0 0, L_000001f30af42880;  1 drivers
v000001f30af415c0_0 .net "alu_selA", 1 0, L_000001f30af41ca0;  1 drivers
v000001f30af417a0_0 .net "alu_selB", 1 0, L_000001f30af43b40;  1 drivers
v000001f30af42420_0 .net "clk", 0 0, L_000001f30ae7b6d0;  1 drivers
v000001f30af41840_0 .var "cycles_consumed", 31 0;
v000001f30af431e0_0 .net "exhaz", 0 0, L_000001f30ae7b890;  1 drivers
v000001f30af41d40_0 .net "exhaz2", 0 0, L_000001f30ae7ba50;  1 drivers
v000001f30af42a60_0 .net "hlt", 0 0, v000001f30af25ec0_0;  1 drivers
v000001f30af42ce0_0 .net "idhaz", 0 0, L_000001f30ae7c930;  1 drivers
v000001f30af424c0_0 .net "idhaz2", 0 0, L_000001f30ae7c1c0;  1 drivers
v000001f30af418e0_0 .net "if_id_write", 0 0, v000001f30af190b0_0;  1 drivers
v000001f30af42560_0 .net "input_clk", 0 0, v000001f30af42ec0_0;  1 drivers
v000001f30af42600_0 .net "is_branch_and_taken", 0 0, L_000001f30af450d0;  1 drivers
v000001f30af412a0_0 .net "memhaz", 0 0, L_000001f30ae7b7b0;  1 drivers
v000001f30af42e20_0 .net "memhaz2", 0 0, L_000001f30ae7bb30;  1 drivers
v000001f30af426a0_0 .net "pc_src", 2 0, L_000001f30af3d240;  1 drivers
v000001f30af413e0_0 .net "pc_write", 0 0, v000001f30af18b10_0;  1 drivers
v000001f30af42740_0 .net "rst", 0 0, v000001f30af41b60_0;  1 drivers
v000001f30af42c40_0 .net "store_rs2_forward", 1 0, L_000001f30af43960;  1 drivers
v000001f30af41340_0 .net "wdata_to_reg_file", 31 0, L_000001f30afab070;  1 drivers
E_000001f30ae9a9d0/0 .event negedge, v000001f30af163b0_0;
E_000001f30ae9a9d0/1 .event posedge, v000001f30aeffd40_0;
E_000001f30ae9a9d0 .event/or E_000001f30ae9a9d0/0, E_000001f30ae9a9d0/1;
L_000001f30af41480 .cmp/eq 5, v000001f30af10400_0, v000001f30af0cb20_0;
L_000001f30af42880 .cmp/eq 5, v000001f30af00600_0, v000001f30af0cb20_0;
L_000001f30af42920 .cmp/eq 5, v000001f30af263c0_0, v000001f30af0cb20_0;
L_000001f30af429c0 .cmp/eq 5, v000001f30af10400_0, v000001f30af0dd40_0;
L_000001f30af42f60 .cmp/eq 5, v000001f30af00600_0, v000001f30af0dd40_0;
L_000001f30af43be0 .cmp/eq 5, v000001f30af263c0_0, v000001f30af0dd40_0;
L_000001f30af3c3e0 .concat [ 5 27 0 0], v000001f30af2c5e0_0, L_000001f30af60c58;
L_000001f30af3ec80 .cmp/ne 32, L_000001f30af3c3e0, L_000001f30af60ca0;
L_000001f30afb2a90 .concat [ 5 27 0 0], v000001f30af10400_0, L_000001f30af60d30;
L_000001f30afb2770 .cmp/ne 32, L_000001f30afb2a90, L_000001f30af60d78;
S_000001f30ace96a0 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_000001f30acd9f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_000001f30ae7b900 .functor NOT 1, L_000001f30ae7b890, C4<0>, C4<0>, C4<0>;
L_000001f30ae7c460 .functor AND 1, L_000001f30ae7b7b0, L_000001f30ae7b900, C4<1>, C4<1>;
L_000001f30ae7b9e0 .functor OR 1, L_000001f30ae7c930, L_000001f30ae7c460, C4<0>, C4<0>;
L_000001f30ae7cd20 .functor OR 1, L_000001f30ae7c930, L_000001f30ae7b890, C4<0>, C4<0>;
v000001f30ae969a0_0 .net *"_ivl_12", 0 0, L_000001f30ae7cd20;  1 drivers
v000001f30ae96680_0 .net *"_ivl_2", 0 0, L_000001f30ae7b900;  1 drivers
v000001f30ae96a40_0 .net *"_ivl_5", 0 0, L_000001f30ae7c460;  1 drivers
v000001f30ae97440_0 .net *"_ivl_7", 0 0, L_000001f30ae7b9e0;  1 drivers
v000001f30ae96ae0_0 .net "alu_selA", 1 0, L_000001f30af41ca0;  alias, 1 drivers
v000001f30ae95aa0_0 .net "exhaz", 0 0, L_000001f30ae7b890;  alias, 1 drivers
v000001f30ae95d20_0 .net "idhaz", 0 0, L_000001f30ae7c930;  alias, 1 drivers
v000001f30ae95780_0 .net "memhaz", 0 0, L_000001f30ae7b7b0;  alias, 1 drivers
L_000001f30af41ca0 .concat8 [ 1 1 0 0], L_000001f30ae7b9e0, L_000001f30ae7cd20;
S_000001f30aca6000 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_000001f30acd9f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_000001f30ae7bac0 .functor NOT 1, L_000001f30ae7ba50, C4<0>, C4<0>, C4<0>;
L_000001f30ae7c620 .functor AND 1, L_000001f30ae7bb30, L_000001f30ae7bac0, C4<1>, C4<1>;
L_000001f30ae7c8c0 .functor OR 1, L_000001f30ae7c1c0, L_000001f30ae7c620, C4<0>, C4<0>;
L_000001f30ae7bc10 .functor NOT 1, v000001f30af0d8e0_0, C4<0>, C4<0>, C4<0>;
L_000001f30ae7c9a0 .functor AND 1, L_000001f30ae7c8c0, L_000001f30ae7bc10, C4<1>, C4<1>;
L_000001f30ae7bc80 .functor OR 1, L_000001f30ae7c1c0, L_000001f30ae7ba50, C4<0>, C4<0>;
L_000001f30ae7ce00 .functor NOT 1, v000001f30af0d8e0_0, C4<0>, C4<0>, C4<0>;
L_000001f30ae7bcf0 .functor AND 1, L_000001f30ae7bc80, L_000001f30ae7ce00, C4<1>, C4<1>;
v000001f30ae95b40_0 .net "EX1_is_oper2_immed", 0 0, v000001f30af0d8e0_0;  alias, 1 drivers
v000001f30ae960e0_0 .net *"_ivl_11", 0 0, L_000001f30ae7c9a0;  1 drivers
v000001f30ae967c0_0 .net *"_ivl_16", 0 0, L_000001f30ae7bc80;  1 drivers
v000001f30ae95e60_0 .net *"_ivl_17", 0 0, L_000001f30ae7ce00;  1 drivers
v000001f30ae96180_0 .net *"_ivl_2", 0 0, L_000001f30ae7bac0;  1 drivers
v000001f30ae96b80_0 .net *"_ivl_20", 0 0, L_000001f30ae7bcf0;  1 drivers
v000001f30ae96c20_0 .net *"_ivl_5", 0 0, L_000001f30ae7c620;  1 drivers
v000001f30ae96d60_0 .net *"_ivl_7", 0 0, L_000001f30ae7c8c0;  1 drivers
v000001f30ae974e0_0 .net *"_ivl_8", 0 0, L_000001f30ae7bc10;  1 drivers
v000001f30ae95820_0 .net "alu_selB", 1 0, L_000001f30af43b40;  alias, 1 drivers
v000001f30ae958c0_0 .net "exhaz", 0 0, L_000001f30ae7ba50;  alias, 1 drivers
v000001f30ae96220_0 .net "idhaz", 0 0, L_000001f30ae7c1c0;  alias, 1 drivers
v000001f30ae962c0_0 .net "memhaz", 0 0, L_000001f30ae7bb30;  alias, 1 drivers
L_000001f30af43b40 .concat8 [ 1 1 0 0], L_000001f30ae7c9a0, L_000001f30ae7bcf0;
S_000001f30aca6190 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_000001f30acd9f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_000001f30ae7d2d0 .functor NOT 1, L_000001f30ae7ba50, C4<0>, C4<0>, C4<0>;
L_000001f30ae7d490 .functor AND 1, L_000001f30ae7bb30, L_000001f30ae7d2d0, C4<1>, C4<1>;
L_000001f30ae7d420 .functor OR 1, L_000001f30ae7c1c0, L_000001f30ae7d490, C4<0>, C4<0>;
L_000001f30ae7d340 .functor OR 1, L_000001f30ae7c1c0, L_000001f30ae7ba50, C4<0>, C4<0>;
v000001f30ae96360_0 .net *"_ivl_12", 0 0, L_000001f30ae7d340;  1 drivers
v000001f30ae95be0_0 .net *"_ivl_2", 0 0, L_000001f30ae7d2d0;  1 drivers
v000001f30ae95c80_0 .net *"_ivl_5", 0 0, L_000001f30ae7d490;  1 drivers
v000001f30ae95fa0_0 .net *"_ivl_7", 0 0, L_000001f30ae7d420;  1 drivers
v000001f30ae95dc0_0 .net "exhaz", 0 0, L_000001f30ae7ba50;  alias, 1 drivers
v000001f30ae21c10_0 .net "idhaz", 0 0, L_000001f30ae7c1c0;  alias, 1 drivers
v000001f30ae21cb0_0 .net "memhaz", 0 0, L_000001f30ae7bb30;  alias, 1 drivers
v000001f30ae21d50_0 .net "store_rs2_forward", 1 0, L_000001f30af43960;  alias, 1 drivers
L_000001f30af43960 .concat8 [ 1 1 0 0], L_000001f30ae7d420, L_000001f30ae7d340;
S_000001f30abe69c0 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 157, 7 2 0, S_000001f30acd9f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v000001f30ae22430_0 .net "EX_ALU_OUT", 31 0, L_000001f30af3ff40;  alias, 1 drivers
v000001f30adfd690_0 .net "EX_memread", 0 0, v000001f30af100e0_0;  alias, 1 drivers
v000001f30adfdcd0_0 .net "EX_memwrite", 0 0, v000001f30af0f640_0;  alias, 1 drivers
v000001f30af00560_0 .net "EX_opcode", 11 0, v000001f30af0ffa0_0;  alias, 1 drivers
v000001f30aeffde0_0 .net "EX_rd_ind", 4 0, v000001f30af10400_0;  alias, 1 drivers
v000001f30af00c40_0 .net "EX_rd_indzero", 0 0, L_000001f30afb2770;  1 drivers
v000001f30af00100_0 .net "EX_regwrite", 0 0, v000001f30af0f460_0;  alias, 1 drivers
v000001f30af00ce0_0 .net "EX_rs2_out", 31 0, v000001f30af173f0_0;  alias, 1 drivers
v000001f30aeffb60_0 .var "MEM_ALU_OUT", 31 0;
v000001f30aeff700_0 .var "MEM_memread", 0 0;
v000001f30aefff20_0 .var "MEM_memwrite", 0 0;
v000001f30aeffc00_0 .var "MEM_opcode", 11 0;
v000001f30af00600_0 .var "MEM_rd_ind", 4 0;
v000001f30aeffca0_0 .var "MEM_rd_indzero", 0 0;
v000001f30af00d80_0 .var "MEM_regwrite", 0 0;
v000001f30af00740_0 .var "MEM_rs2", 31 0;
v000001f30af00420_0 .net "clk", 0 0, L_000001f30afaab30;  1 drivers
v000001f30aeffd40_0 .net "rst", 0 0, v000001f30af41b60_0;  alias, 1 drivers
E_000001f30ae9ae10 .event posedge, v000001f30aeffd40_0, v000001f30af00420_0;
S_000001f30abe6b50 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_000001f30acd9f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_000001f30acb1470 .param/l "add" 0 9 6, C4<000000100000>;
P_000001f30acb14a8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001f30acb14e0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001f30acb1518 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001f30acb1550 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001f30acb1588 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001f30acb15c0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001f30acb15f8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001f30acb1630 .param/l "j" 0 9 19, C4<000010000000>;
P_000001f30acb1668 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001f30acb16a0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001f30acb16d8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001f30acb1710 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001f30acb1748 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001f30acb1780 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001f30acb17b8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001f30acb17f0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001f30acb1828 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001f30acb1860 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001f30acb1898 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001f30acb18d0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001f30acb1908 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001f30acb1940 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001f30acb1978 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001f30acb19b0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001f30afab460 .functor XOR 1, L_000001f30afab3f0, v000001f30af10180_0, C4<0>, C4<0>;
L_000001f30afab4d0 .functor NOT 1, L_000001f30afab460, C4<0>, C4<0>, C4<0>;
L_000001f30afaaac0 .functor OR 1, v000001f30af41b60_0, L_000001f30afab4d0, C4<0>, C4<0>;
L_000001f30afab540 .functor NOT 1, L_000001f30afaaac0, C4<0>, C4<0>, C4<0>;
v000001f30af04250_0 .net "ALU_OP", 3 0, v000001f30af02770_0;  1 drivers
v000001f30af03cb0_0 .net "BranchDecision", 0 0, L_000001f30afab3f0;  1 drivers
v000001f30af04a70_0 .net "CF", 0 0, v000001f30af03670_0;  1 drivers
v000001f30af03fd0_0 .net "EX_opcode", 11 0, v000001f30af0ffa0_0;  alias, 1 drivers
v000001f30af041b0_0 .net "Wrong_prediction", 0 0, L_000001f30afab540;  alias, 1 drivers
v000001f30af04070_0 .net "ZF", 0 0, L_000001f30afaa4a0;  1 drivers
L_000001f30af60ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001f30af04b10_0 .net/2u *"_ivl_0", 31 0, L_000001f30af60ce8;  1 drivers
v000001f30af04cf0_0 .net *"_ivl_11", 0 0, L_000001f30afaaac0;  1 drivers
v000001f30af03a30_0 .net *"_ivl_2", 31 0, L_000001f30af408a0;  1 drivers
v000001f30af04390_0 .net *"_ivl_6", 0 0, L_000001f30afab460;  1 drivers
v000001f30af04930_0 .net *"_ivl_8", 0 0, L_000001f30afab4d0;  1 drivers
v000001f30af03f30_0 .net "alu_out", 31 0, L_000001f30af3ff40;  alias, 1 drivers
v000001f30af03d50_0 .net "alu_outw", 31 0, v000001f30af01a50_0;  1 drivers
v000001f30af03c10_0 .net "is_beq", 0 0, v000001f30af0f0a0_0;  alias, 1 drivers
v000001f30af049d0_0 .net "is_bne", 0 0, v000001f30af0fd20_0;  alias, 1 drivers
v000001f30af04bb0_0 .net "is_jal", 0 0, v000001f30af0fdc0_0;  alias, 1 drivers
v000001f30af03df0_0 .net "oper1", 31 0, v000001f30af0f780_0;  alias, 1 drivers
v000001f30af04890_0 .net "oper2", 31 0, v000001f30af0f000_0;  alias, 1 drivers
v000001f30af04110_0 .net "pc", 31 0, v000001f30af0fbe0_0;  alias, 1 drivers
v000001f30af03990_0 .net "predicted", 0 0, v000001f30af10180_0;  alias, 1 drivers
v000001f30af042f0_0 .net "rst", 0 0, v000001f30af41b60_0;  alias, 1 drivers
L_000001f30af408a0 .arith/sum 32, v000001f30af0fbe0_0, L_000001f30af60ce8;
L_000001f30af3ff40 .functor MUXZ 32, v000001f30af01a50_0, L_000001f30af408a0, v000001f30af0fdc0_0, C4<>;
S_000001f30acc9ad0 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_000001f30abe6b50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_000001f30afaaa50 .functor AND 1, v000001f30af0f0a0_0, L_000001f30afab380, C4<1>, C4<1>;
L_000001f30afaac10 .functor NOT 1, L_000001f30afab380, C4<0>, C4<0>, C4<0>;
L_000001f30afaaf90 .functor AND 1, v000001f30af0fd20_0, L_000001f30afaac10, C4<1>, C4<1>;
L_000001f30afab3f0 .functor OR 1, L_000001f30afaaa50, L_000001f30afaaf90, C4<0>, C4<0>;
v000001f30af03170_0 .net "BranchDecision", 0 0, L_000001f30afab3f0;  alias, 1 drivers
v000001f30af03350_0 .net *"_ivl_2", 0 0, L_000001f30afaac10;  1 drivers
v000001f30af026d0_0 .net "is_beq", 0 0, v000001f30af0f0a0_0;  alias, 1 drivers
v000001f30af03210_0 .net "is_beq_taken", 0 0, L_000001f30afaaa50;  1 drivers
v000001f30af02450_0 .net "is_bne", 0 0, v000001f30af0fd20_0;  alias, 1 drivers
v000001f30af024f0_0 .net "is_bne_taken", 0 0, L_000001f30afaaf90;  1 drivers
v000001f30af01870_0 .net "is_eq", 0 0, L_000001f30afab380;  1 drivers
v000001f30af02630_0 .net "oper1", 31 0, v000001f30af0f780_0;  alias, 1 drivers
v000001f30af01910_0 .net "oper2", 31 0, v000001f30af0f000_0;  alias, 1 drivers
S_000001f30acc9c60 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_000001f30acc9ad0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_000001f30afab850 .functor XOR 1, L_000001f30af3ffe0, L_000001f30af40bc0, C4<0>, C4<0>;
L_000001f30afaa430 .functor XOR 1, L_000001f30af40120, L_000001f30af40d00, C4<0>, C4<0>;
L_000001f30afab5b0 .functor XOR 1, L_000001f30af3e780, L_000001f30af401c0, C4<0>, C4<0>;
L_000001f30afab930 .functor XOR 1, L_000001f30af403a0, L_000001f30af3e820, C4<0>, C4<0>;
L_000001f30afab9a0 .functor XOR 1, L_000001f30af3e8c0, L_000001f30af3e960, C4<0>, C4<0>;
L_000001f30afaa510 .functor XOR 1, L_000001f30af3ebe0, L_000001f30afae8f0, C4<0>, C4<0>;
L_000001f30afab0e0 .functor XOR 1, L_000001f30afaedf0, L_000001f30afae5d0, C4<0>, C4<0>;
L_000001f30afaa350 .functor XOR 1, L_000001f30afaed50, L_000001f30afafb10, C4<0>, C4<0>;
L_000001f30afab230 .functor XOR 1, L_000001f30afafd90, L_000001f30afaea30, C4<0>, C4<0>;
L_000001f30afaa040 .functor XOR 1, L_000001f30afafcf0, L_000001f30afae990, C4<0>, C4<0>;
L_000001f30afaa0b0 .functor XOR 1, L_000001f30afafbb0, L_000001f30afb00b0, C4<0>, C4<0>;
L_000001f30afaa580 .functor XOR 1, L_000001f30afaead0, L_000001f30afaf750, C4<0>, C4<0>;
L_000001f30afaa7b0 .functor XOR 1, L_000001f30afaf1b0, L_000001f30afb0510, C4<0>, C4<0>;
L_000001f30afab700 .functor XOR 1, L_000001f30afae0d0, L_000001f30afaf110, C4<0>, C4<0>;
L_000001f30afaa120 .functor XOR 1, L_000001f30afafc50, L_000001f30afb0150, C4<0>, C4<0>;
L_000001f30afaa5f0 .functor XOR 1, L_000001f30afaee90, L_000001f30afae7b0, C4<0>, C4<0>;
L_000001f30afaaf20 .functor XOR 1, L_000001f30afafe30, L_000001f30afaeb70, C4<0>, C4<0>;
L_000001f30afab620 .functor XOR 1, L_000001f30afafed0, L_000001f30afaff70, C4<0>, C4<0>;
L_000001f30afaa900 .functor XOR 1, L_000001f30afaf7f0, L_000001f30afae170, C4<0>, C4<0>;
L_000001f30afab2a0 .functor XOR 1, L_000001f30afb0010, L_000001f30afb0650, C4<0>, C4<0>;
L_000001f30afaa190 .functor XOR 1, L_000001f30afb01f0, L_000001f30afb06f0, C4<0>, C4<0>;
L_000001f30afaba10 .functor XOR 1, L_000001f30afae210, L_000001f30afae030, C4<0>, C4<0>;
L_000001f30afaa660 .functor XOR 1, L_000001f30afae530, L_000001f30afb0330, C4<0>, C4<0>;
L_000001f30afaa200 .functor XOR 1, L_000001f30afaf610, L_000001f30afb03d0, C4<0>, C4<0>;
L_000001f30afaa820 .functor XOR 1, L_000001f30afb0290, L_000001f30afaec10, C4<0>, C4<0>;
L_000001f30afab310 .functor XOR 1, L_000001f30afb0470, L_000001f30afaf570, C4<0>, C4<0>;
L_000001f30afaa270 .functor XOR 1, L_000001f30afb05b0, L_000001f30afae670, C4<0>, C4<0>;
L_000001f30afaa6d0 .functor XOR 1, L_000001f30afadf90, L_000001f30afaf250, C4<0>, C4<0>;
L_000001f30afaa740 .functor XOR 1, L_000001f30afae2b0, L_000001f30afaf9d0, C4<0>, C4<0>;
L_000001f30afaa890 .functor XOR 1, L_000001f30afaf6b0, L_000001f30afae350, C4<0>, C4<0>;
L_000001f30afaa9e0 .functor XOR 1, L_000001f30afaefd0, L_000001f30afae3f0, C4<0>, C4<0>;
L_000001f30afaa3c0 .functor XOR 1, L_000001f30afae710, L_000001f30afaef30, C4<0>, C4<0>;
L_000001f30afab380/0/0 .functor OR 1, L_000001f30afae850, L_000001f30afaecb0, L_000001f30afaf070, L_000001f30afaf2f0;
L_000001f30afab380/0/4 .functor OR 1, L_000001f30afaf390, L_000001f30afaf430, L_000001f30afaf4d0, L_000001f30afaf890;
L_000001f30afab380/0/8 .functor OR 1, L_000001f30afaf930, L_000001f30afafa70, L_000001f30afb2450, L_000001f30afb1410;
L_000001f30afab380/0/12 .functor OR 1, L_000001f30afb17d0, L_000001f30afb26d0, L_000001f30afb1730, L_000001f30afb1d70;
L_000001f30afab380/0/16 .functor OR 1, L_000001f30afb2b30, L_000001f30afb23b0, L_000001f30afb1870, L_000001f30afb0d30;
L_000001f30afab380/0/20 .functor OR 1, L_000001f30afb1a50, L_000001f30afb1af0, L_000001f30afb1050, L_000001f30afb21d0;
L_000001f30afab380/0/24 .functor OR 1, L_000001f30afb0c90, L_000001f30afb29f0, L_000001f30afb0a10, L_000001f30afb1eb0;
L_000001f30afab380/0/28 .functor OR 1, L_000001f30afb08d0, L_000001f30afb0830, L_000001f30afb0f10, L_000001f30afb2590;
L_000001f30afab380/1/0 .functor OR 1, L_000001f30afab380/0/0, L_000001f30afab380/0/4, L_000001f30afab380/0/8, L_000001f30afab380/0/12;
L_000001f30afab380/1/4 .functor OR 1, L_000001f30afab380/0/16, L_000001f30afab380/0/20, L_000001f30afab380/0/24, L_000001f30afab380/0/28;
L_000001f30afab380 .functor NOR 1, L_000001f30afab380/1/0, L_000001f30afab380/1/4, C4<0>, C4<0>;
v000001f30af00920_0 .net *"_ivl_0", 0 0, L_000001f30afab850;  1 drivers
v000001f30af007e0_0 .net *"_ivl_101", 0 0, L_000001f30afaeb70;  1 drivers
v000001f30af006a0_0 .net *"_ivl_102", 0 0, L_000001f30afab620;  1 drivers
v000001f30aefffc0_0 .net *"_ivl_105", 0 0, L_000001f30afafed0;  1 drivers
v000001f30af00060_0 .net *"_ivl_107", 0 0, L_000001f30afaff70;  1 drivers
v000001f30af00880_0 .net *"_ivl_108", 0 0, L_000001f30afaa900;  1 drivers
v000001f30af001a0_0 .net *"_ivl_11", 0 0, L_000001f30af40d00;  1 drivers
v000001f30af009c0_0 .net *"_ivl_111", 0 0, L_000001f30afaf7f0;  1 drivers
v000001f30aeffa20_0 .net *"_ivl_113", 0 0, L_000001f30afae170;  1 drivers
v000001f30af00240_0 .net *"_ivl_114", 0 0, L_000001f30afab2a0;  1 drivers
v000001f30af002e0_0 .net *"_ivl_117", 0 0, L_000001f30afb0010;  1 drivers
v000001f30aeff840_0 .net *"_ivl_119", 0 0, L_000001f30afb0650;  1 drivers
v000001f30aeff7a0_0 .net *"_ivl_12", 0 0, L_000001f30afab5b0;  1 drivers
v000001f30af00a60_0 .net *"_ivl_120", 0 0, L_000001f30afaa190;  1 drivers
v000001f30af00380_0 .net *"_ivl_123", 0 0, L_000001f30afb01f0;  1 drivers
v000001f30af00b00_0 .net *"_ivl_125", 0 0, L_000001f30afb06f0;  1 drivers
v000001f30aeff8e0_0 .net *"_ivl_126", 0 0, L_000001f30afaba10;  1 drivers
v000001f30af004c0_0 .net *"_ivl_129", 0 0, L_000001f30afae210;  1 drivers
v000001f30aeff980_0 .net *"_ivl_131", 0 0, L_000001f30afae030;  1 drivers
v000001f30af00ba0_0 .net *"_ivl_132", 0 0, L_000001f30afaa660;  1 drivers
v000001f30aeffac0_0 .net *"_ivl_135", 0 0, L_000001f30afae530;  1 drivers
v000001f30aefcfa0_0 .net *"_ivl_137", 0 0, L_000001f30afb0330;  1 drivers
v000001f30aefcf00_0 .net *"_ivl_138", 0 0, L_000001f30afaa200;  1 drivers
v000001f30aefe4e0_0 .net *"_ivl_141", 0 0, L_000001f30afaf610;  1 drivers
v000001f30aefdf40_0 .net *"_ivl_143", 0 0, L_000001f30afb03d0;  1 drivers
v000001f30aefe260_0 .net *"_ivl_144", 0 0, L_000001f30afaa820;  1 drivers
v000001f30aeff5c0_0 .net *"_ivl_147", 0 0, L_000001f30afb0290;  1 drivers
v000001f30aeff160_0 .net *"_ivl_149", 0 0, L_000001f30afaec10;  1 drivers
v000001f30aefdc20_0 .net *"_ivl_15", 0 0, L_000001f30af3e780;  1 drivers
v000001f30aefec60_0 .net *"_ivl_150", 0 0, L_000001f30afab310;  1 drivers
v000001f30aefdfe0_0 .net *"_ivl_153", 0 0, L_000001f30afb0470;  1 drivers
v000001f30aefe300_0 .net *"_ivl_155", 0 0, L_000001f30afaf570;  1 drivers
v000001f30aeff0c0_0 .net *"_ivl_156", 0 0, L_000001f30afaa270;  1 drivers
v000001f30aefe080_0 .net *"_ivl_159", 0 0, L_000001f30afb05b0;  1 drivers
v000001f30aeff200_0 .net *"_ivl_161", 0 0, L_000001f30afae670;  1 drivers
v000001f30aefdd60_0 .net *"_ivl_162", 0 0, L_000001f30afaa6d0;  1 drivers
v000001f30aefd540_0 .net *"_ivl_165", 0 0, L_000001f30afadf90;  1 drivers
v000001f30aefd4a0_0 .net *"_ivl_167", 0 0, L_000001f30afaf250;  1 drivers
v000001f30aefe940_0 .net *"_ivl_168", 0 0, L_000001f30afaa740;  1 drivers
v000001f30aefdcc0_0 .net *"_ivl_17", 0 0, L_000001f30af401c0;  1 drivers
v000001f30aefd0e0_0 .net *"_ivl_171", 0 0, L_000001f30afae2b0;  1 drivers
v000001f30aefe620_0 .net *"_ivl_173", 0 0, L_000001f30afaf9d0;  1 drivers
v000001f30aeff2a0_0 .net *"_ivl_174", 0 0, L_000001f30afaa890;  1 drivers
v000001f30aefdea0_0 .net *"_ivl_177", 0 0, L_000001f30afaf6b0;  1 drivers
v000001f30aefd180_0 .net *"_ivl_179", 0 0, L_000001f30afae350;  1 drivers
v000001f30aefe120_0 .net *"_ivl_18", 0 0, L_000001f30afab930;  1 drivers
v000001f30aefd400_0 .net *"_ivl_180", 0 0, L_000001f30afaa9e0;  1 drivers
v000001f30aefed00_0 .net *"_ivl_183", 0 0, L_000001f30afaefd0;  1 drivers
v000001f30aefe8a0_0 .net *"_ivl_185", 0 0, L_000001f30afae3f0;  1 drivers
v000001f30aefd5e0_0 .net *"_ivl_186", 0 0, L_000001f30afaa3c0;  1 drivers
v000001f30aefd680_0 .net *"_ivl_190", 0 0, L_000001f30afae710;  1 drivers
v000001f30aefd720_0 .net *"_ivl_192", 0 0, L_000001f30afaef30;  1 drivers
v000001f30aefeee0_0 .net *"_ivl_194", 0 0, L_000001f30afae850;  1 drivers
v000001f30aefe1c0_0 .net *"_ivl_196", 0 0, L_000001f30afaecb0;  1 drivers
v000001f30aefe9e0_0 .net *"_ivl_198", 0 0, L_000001f30afaf070;  1 drivers
v000001f30aefe800_0 .net *"_ivl_200", 0 0, L_000001f30afaf2f0;  1 drivers
v000001f30aefdae0_0 .net *"_ivl_202", 0 0, L_000001f30afaf390;  1 drivers
v000001f30aefe3a0_0 .net *"_ivl_204", 0 0, L_000001f30afaf430;  1 drivers
v000001f30aefe440_0 .net *"_ivl_206", 0 0, L_000001f30afaf4d0;  1 drivers
v000001f30aeff020_0 .net *"_ivl_208", 0 0, L_000001f30afaf890;  1 drivers
v000001f30aefd360_0 .net *"_ivl_21", 0 0, L_000001f30af403a0;  1 drivers
v000001f30aefd040_0 .net *"_ivl_210", 0 0, L_000001f30afaf930;  1 drivers
v000001f30aeff480_0 .net *"_ivl_212", 0 0, L_000001f30afafa70;  1 drivers
v000001f30aefe580_0 .net *"_ivl_214", 0 0, L_000001f30afb2450;  1 drivers
v000001f30aefdb80_0 .net *"_ivl_216", 0 0, L_000001f30afb1410;  1 drivers
v000001f30aeff340_0 .net *"_ivl_218", 0 0, L_000001f30afb17d0;  1 drivers
v000001f30aefeb20_0 .net *"_ivl_220", 0 0, L_000001f30afb26d0;  1 drivers
v000001f30aefd220_0 .net *"_ivl_222", 0 0, L_000001f30afb1730;  1 drivers
v000001f30aefd2c0_0 .net *"_ivl_224", 0 0, L_000001f30afb1d70;  1 drivers
v000001f30aefde00_0 .net *"_ivl_226", 0 0, L_000001f30afb2b30;  1 drivers
v000001f30aefe6c0_0 .net *"_ivl_228", 0 0, L_000001f30afb23b0;  1 drivers
v000001f30aefe760_0 .net *"_ivl_23", 0 0, L_000001f30af3e820;  1 drivers
v000001f30aefea80_0 .net *"_ivl_230", 0 0, L_000001f30afb1870;  1 drivers
v000001f30aefebc0_0 .net *"_ivl_232", 0 0, L_000001f30afb0d30;  1 drivers
v000001f30aefeda0_0 .net *"_ivl_234", 0 0, L_000001f30afb1a50;  1 drivers
v000001f30aefd7c0_0 .net *"_ivl_236", 0 0, L_000001f30afb1af0;  1 drivers
v000001f30aefee40_0 .net *"_ivl_238", 0 0, L_000001f30afb1050;  1 drivers
v000001f30aefef80_0 .net *"_ivl_24", 0 0, L_000001f30afab9a0;  1 drivers
v000001f30aeff3e0_0 .net *"_ivl_240", 0 0, L_000001f30afb21d0;  1 drivers
v000001f30aeff520_0 .net *"_ivl_242", 0 0, L_000001f30afb0c90;  1 drivers
v000001f30aefd860_0 .net *"_ivl_244", 0 0, L_000001f30afb29f0;  1 drivers
v000001f30aefd900_0 .net *"_ivl_246", 0 0, L_000001f30afb0a10;  1 drivers
v000001f30aefd9a0_0 .net *"_ivl_248", 0 0, L_000001f30afb1eb0;  1 drivers
v000001f30aefda40_0 .net *"_ivl_250", 0 0, L_000001f30afb08d0;  1 drivers
v000001f30aeff660_0 .net *"_ivl_252", 0 0, L_000001f30afb0830;  1 drivers
v000001f30ae22390_0 .net *"_ivl_254", 0 0, L_000001f30afb0f10;  1 drivers
v000001f30af01050_0 .net *"_ivl_256", 0 0, L_000001f30afb2590;  1 drivers
v000001f30af01d70_0 .net *"_ivl_27", 0 0, L_000001f30af3e8c0;  1 drivers
v000001f30af02f90_0 .net *"_ivl_29", 0 0, L_000001f30af3e960;  1 drivers
v000001f30af01eb0_0 .net *"_ivl_3", 0 0, L_000001f30af3ffe0;  1 drivers
v000001f30af01190_0 .net *"_ivl_30", 0 0, L_000001f30afaa510;  1 drivers
v000001f30af01f50_0 .net *"_ivl_33", 0 0, L_000001f30af3ebe0;  1 drivers
v000001f30af01410_0 .net *"_ivl_35", 0 0, L_000001f30afae8f0;  1 drivers
v000001f30af02c70_0 .net *"_ivl_36", 0 0, L_000001f30afab0e0;  1 drivers
v000001f30af028b0_0 .net *"_ivl_39", 0 0, L_000001f30afaedf0;  1 drivers
v000001f30af014b0_0 .net *"_ivl_41", 0 0, L_000001f30afae5d0;  1 drivers
v000001f30af01550_0 .net *"_ivl_42", 0 0, L_000001f30afaa350;  1 drivers
v000001f30af015f0_0 .net *"_ivl_45", 0 0, L_000001f30afaed50;  1 drivers
v000001f30af02ef0_0 .net *"_ivl_47", 0 0, L_000001f30afafb10;  1 drivers
v000001f30af02130_0 .net *"_ivl_48", 0 0, L_000001f30afab230;  1 drivers
v000001f30af02950_0 .net *"_ivl_5", 0 0, L_000001f30af40bc0;  1 drivers
v000001f30af02810_0 .net *"_ivl_51", 0 0, L_000001f30afafd90;  1 drivers
v000001f30af01af0_0 .net *"_ivl_53", 0 0, L_000001f30afaea30;  1 drivers
v000001f30af01ff0_0 .net *"_ivl_54", 0 0, L_000001f30afaa040;  1 drivers
v000001f30af021d0_0 .net *"_ivl_57", 0 0, L_000001f30afafcf0;  1 drivers
v000001f30af03030_0 .net *"_ivl_59", 0 0, L_000001f30afae990;  1 drivers
v000001f30af01370_0 .net *"_ivl_6", 0 0, L_000001f30afaa430;  1 drivers
v000001f30af00fb0_0 .net *"_ivl_60", 0 0, L_000001f30afaa0b0;  1 drivers
v000001f30af03490_0 .net *"_ivl_63", 0 0, L_000001f30afafbb0;  1 drivers
v000001f30af02590_0 .net *"_ivl_65", 0 0, L_000001f30afb00b0;  1 drivers
v000001f30af01b90_0 .net *"_ivl_66", 0 0, L_000001f30afaa580;  1 drivers
v000001f30af032b0_0 .net *"_ivl_69", 0 0, L_000001f30afaead0;  1 drivers
v000001f30af02b30_0 .net *"_ivl_71", 0 0, L_000001f30afaf750;  1 drivers
v000001f30af010f0_0 .net *"_ivl_72", 0 0, L_000001f30afaa7b0;  1 drivers
v000001f30af01230_0 .net *"_ivl_75", 0 0, L_000001f30afaf1b0;  1 drivers
v000001f30af01c30_0 .net *"_ivl_77", 0 0, L_000001f30afb0510;  1 drivers
v000001f30af01cd0_0 .net *"_ivl_78", 0 0, L_000001f30afab700;  1 drivers
v000001f30af01e10_0 .net *"_ivl_81", 0 0, L_000001f30afae0d0;  1 drivers
v000001f30af02090_0 .net *"_ivl_83", 0 0, L_000001f30afaf110;  1 drivers
v000001f30af029f0_0 .net *"_ivl_84", 0 0, L_000001f30afaa120;  1 drivers
v000001f30af02bd0_0 .net *"_ivl_87", 0 0, L_000001f30afafc50;  1 drivers
v000001f30af017d0_0 .net *"_ivl_89", 0 0, L_000001f30afb0150;  1 drivers
v000001f30af02e50_0 .net *"_ivl_9", 0 0, L_000001f30af40120;  1 drivers
v000001f30af02270_0 .net *"_ivl_90", 0 0, L_000001f30afaa5f0;  1 drivers
v000001f30af02310_0 .net *"_ivl_93", 0 0, L_000001f30afaee90;  1 drivers
v000001f30af02d10_0 .net *"_ivl_95", 0 0, L_000001f30afae7b0;  1 drivers
v000001f30af012d0_0 .net *"_ivl_96", 0 0, L_000001f30afaaf20;  1 drivers
v000001f30af01690_0 .net *"_ivl_99", 0 0, L_000001f30afafe30;  1 drivers
v000001f30af01730_0 .net "a", 31 0, v000001f30af0f780_0;  alias, 1 drivers
v000001f30af023b0_0 .net "b", 31 0, v000001f30af0f000_0;  alias, 1 drivers
v000001f30af02db0_0 .net "out", 0 0, L_000001f30afab380;  alias, 1 drivers
v000001f30af030d0_0 .net "temp", 31 0, L_000001f30afae490;  1 drivers
L_000001f30af3ffe0 .part v000001f30af0f780_0, 0, 1;
L_000001f30af40bc0 .part v000001f30af0f000_0, 0, 1;
L_000001f30af40120 .part v000001f30af0f780_0, 1, 1;
L_000001f30af40d00 .part v000001f30af0f000_0, 1, 1;
L_000001f30af3e780 .part v000001f30af0f780_0, 2, 1;
L_000001f30af401c0 .part v000001f30af0f000_0, 2, 1;
L_000001f30af403a0 .part v000001f30af0f780_0, 3, 1;
L_000001f30af3e820 .part v000001f30af0f000_0, 3, 1;
L_000001f30af3e8c0 .part v000001f30af0f780_0, 4, 1;
L_000001f30af3e960 .part v000001f30af0f000_0, 4, 1;
L_000001f30af3ebe0 .part v000001f30af0f780_0, 5, 1;
L_000001f30afae8f0 .part v000001f30af0f000_0, 5, 1;
L_000001f30afaedf0 .part v000001f30af0f780_0, 6, 1;
L_000001f30afae5d0 .part v000001f30af0f000_0, 6, 1;
L_000001f30afaed50 .part v000001f30af0f780_0, 7, 1;
L_000001f30afafb10 .part v000001f30af0f000_0, 7, 1;
L_000001f30afafd90 .part v000001f30af0f780_0, 8, 1;
L_000001f30afaea30 .part v000001f30af0f000_0, 8, 1;
L_000001f30afafcf0 .part v000001f30af0f780_0, 9, 1;
L_000001f30afae990 .part v000001f30af0f000_0, 9, 1;
L_000001f30afafbb0 .part v000001f30af0f780_0, 10, 1;
L_000001f30afb00b0 .part v000001f30af0f000_0, 10, 1;
L_000001f30afaead0 .part v000001f30af0f780_0, 11, 1;
L_000001f30afaf750 .part v000001f30af0f000_0, 11, 1;
L_000001f30afaf1b0 .part v000001f30af0f780_0, 12, 1;
L_000001f30afb0510 .part v000001f30af0f000_0, 12, 1;
L_000001f30afae0d0 .part v000001f30af0f780_0, 13, 1;
L_000001f30afaf110 .part v000001f30af0f000_0, 13, 1;
L_000001f30afafc50 .part v000001f30af0f780_0, 14, 1;
L_000001f30afb0150 .part v000001f30af0f000_0, 14, 1;
L_000001f30afaee90 .part v000001f30af0f780_0, 15, 1;
L_000001f30afae7b0 .part v000001f30af0f000_0, 15, 1;
L_000001f30afafe30 .part v000001f30af0f780_0, 16, 1;
L_000001f30afaeb70 .part v000001f30af0f000_0, 16, 1;
L_000001f30afafed0 .part v000001f30af0f780_0, 17, 1;
L_000001f30afaff70 .part v000001f30af0f000_0, 17, 1;
L_000001f30afaf7f0 .part v000001f30af0f780_0, 18, 1;
L_000001f30afae170 .part v000001f30af0f000_0, 18, 1;
L_000001f30afb0010 .part v000001f30af0f780_0, 19, 1;
L_000001f30afb0650 .part v000001f30af0f000_0, 19, 1;
L_000001f30afb01f0 .part v000001f30af0f780_0, 20, 1;
L_000001f30afb06f0 .part v000001f30af0f000_0, 20, 1;
L_000001f30afae210 .part v000001f30af0f780_0, 21, 1;
L_000001f30afae030 .part v000001f30af0f000_0, 21, 1;
L_000001f30afae530 .part v000001f30af0f780_0, 22, 1;
L_000001f30afb0330 .part v000001f30af0f000_0, 22, 1;
L_000001f30afaf610 .part v000001f30af0f780_0, 23, 1;
L_000001f30afb03d0 .part v000001f30af0f000_0, 23, 1;
L_000001f30afb0290 .part v000001f30af0f780_0, 24, 1;
L_000001f30afaec10 .part v000001f30af0f000_0, 24, 1;
L_000001f30afb0470 .part v000001f30af0f780_0, 25, 1;
L_000001f30afaf570 .part v000001f30af0f000_0, 25, 1;
L_000001f30afb05b0 .part v000001f30af0f780_0, 26, 1;
L_000001f30afae670 .part v000001f30af0f000_0, 26, 1;
L_000001f30afadf90 .part v000001f30af0f780_0, 27, 1;
L_000001f30afaf250 .part v000001f30af0f000_0, 27, 1;
L_000001f30afae2b0 .part v000001f30af0f780_0, 28, 1;
L_000001f30afaf9d0 .part v000001f30af0f000_0, 28, 1;
L_000001f30afaf6b0 .part v000001f30af0f780_0, 29, 1;
L_000001f30afae350 .part v000001f30af0f000_0, 29, 1;
L_000001f30afaefd0 .part v000001f30af0f780_0, 30, 1;
L_000001f30afae3f0 .part v000001f30af0f000_0, 30, 1;
LS_000001f30afae490_0_0 .concat8 [ 1 1 1 1], L_000001f30afab850, L_000001f30afaa430, L_000001f30afab5b0, L_000001f30afab930;
LS_000001f30afae490_0_4 .concat8 [ 1 1 1 1], L_000001f30afab9a0, L_000001f30afaa510, L_000001f30afab0e0, L_000001f30afaa350;
LS_000001f30afae490_0_8 .concat8 [ 1 1 1 1], L_000001f30afab230, L_000001f30afaa040, L_000001f30afaa0b0, L_000001f30afaa580;
LS_000001f30afae490_0_12 .concat8 [ 1 1 1 1], L_000001f30afaa7b0, L_000001f30afab700, L_000001f30afaa120, L_000001f30afaa5f0;
LS_000001f30afae490_0_16 .concat8 [ 1 1 1 1], L_000001f30afaaf20, L_000001f30afab620, L_000001f30afaa900, L_000001f30afab2a0;
LS_000001f30afae490_0_20 .concat8 [ 1 1 1 1], L_000001f30afaa190, L_000001f30afaba10, L_000001f30afaa660, L_000001f30afaa200;
LS_000001f30afae490_0_24 .concat8 [ 1 1 1 1], L_000001f30afaa820, L_000001f30afab310, L_000001f30afaa270, L_000001f30afaa6d0;
LS_000001f30afae490_0_28 .concat8 [ 1 1 1 1], L_000001f30afaa740, L_000001f30afaa890, L_000001f30afaa9e0, L_000001f30afaa3c0;
LS_000001f30afae490_1_0 .concat8 [ 4 4 4 4], LS_000001f30afae490_0_0, LS_000001f30afae490_0_4, LS_000001f30afae490_0_8, LS_000001f30afae490_0_12;
LS_000001f30afae490_1_4 .concat8 [ 4 4 4 4], LS_000001f30afae490_0_16, LS_000001f30afae490_0_20, LS_000001f30afae490_0_24, LS_000001f30afae490_0_28;
L_000001f30afae490 .concat8 [ 16 16 0 0], LS_000001f30afae490_1_0, LS_000001f30afae490_1_4;
L_000001f30afae710 .part v000001f30af0f780_0, 31, 1;
L_000001f30afaef30 .part v000001f30af0f000_0, 31, 1;
L_000001f30afae850 .part L_000001f30afae490, 0, 1;
L_000001f30afaecb0 .part L_000001f30afae490, 1, 1;
L_000001f30afaf070 .part L_000001f30afae490, 2, 1;
L_000001f30afaf2f0 .part L_000001f30afae490, 3, 1;
L_000001f30afaf390 .part L_000001f30afae490, 4, 1;
L_000001f30afaf430 .part L_000001f30afae490, 5, 1;
L_000001f30afaf4d0 .part L_000001f30afae490, 6, 1;
L_000001f30afaf890 .part L_000001f30afae490, 7, 1;
L_000001f30afaf930 .part L_000001f30afae490, 8, 1;
L_000001f30afafa70 .part L_000001f30afae490, 9, 1;
L_000001f30afb2450 .part L_000001f30afae490, 10, 1;
L_000001f30afb1410 .part L_000001f30afae490, 11, 1;
L_000001f30afb17d0 .part L_000001f30afae490, 12, 1;
L_000001f30afb26d0 .part L_000001f30afae490, 13, 1;
L_000001f30afb1730 .part L_000001f30afae490, 14, 1;
L_000001f30afb1d70 .part L_000001f30afae490, 15, 1;
L_000001f30afb2b30 .part L_000001f30afae490, 16, 1;
L_000001f30afb23b0 .part L_000001f30afae490, 17, 1;
L_000001f30afb1870 .part L_000001f30afae490, 18, 1;
L_000001f30afb0d30 .part L_000001f30afae490, 19, 1;
L_000001f30afb1a50 .part L_000001f30afae490, 20, 1;
L_000001f30afb1af0 .part L_000001f30afae490, 21, 1;
L_000001f30afb1050 .part L_000001f30afae490, 22, 1;
L_000001f30afb21d0 .part L_000001f30afae490, 23, 1;
L_000001f30afb0c90 .part L_000001f30afae490, 24, 1;
L_000001f30afb29f0 .part L_000001f30afae490, 25, 1;
L_000001f30afb0a10 .part L_000001f30afae490, 26, 1;
L_000001f30afb1eb0 .part L_000001f30afae490, 27, 1;
L_000001f30afb08d0 .part L_000001f30afae490, 28, 1;
L_000001f30afb0830 .part L_000001f30afae490, 29, 1;
L_000001f30afb0f10 .part L_000001f30afae490, 30, 1;
L_000001f30afb2590 .part L_000001f30afae490, 31, 1;
S_000001f30ad0c8c0 .scope module, "alu" "ALU" 8 18, 12 1 0, S_000001f30abe6b50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_000001f30ae9abd0 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_000001f30afaa4a0 .functor NOT 1, L_000001f30af40300, C4<0>, C4<0>, C4<0>;
v000001f30af033f0_0 .net "A", 31 0, v000001f30af0f780_0;  alias, 1 drivers
v000001f30af035d0_0 .net "ALUOP", 3 0, v000001f30af02770_0;  alias, 1 drivers
v000001f30af03530_0 .net "B", 31 0, v000001f30af0f000_0;  alias, 1 drivers
v000001f30af03670_0 .var "CF", 0 0;
v000001f30af019b0_0 .net "ZF", 0 0, L_000001f30afaa4a0;  alias, 1 drivers
v000001f30af00f10_0 .net *"_ivl_1", 0 0, L_000001f30af40300;  1 drivers
v000001f30af01a50_0 .var "res", 31 0;
E_000001f30ae9a710 .event anyedge, v000001f30af035d0_0, v000001f30af01730_0, v000001f30af023b0_0, v000001f30af03670_0;
L_000001f30af40300 .reduce/or v000001f30af01a50_0;
S_000001f30ad0ca50 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_000001f30abe6b50;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_000001f30aeafd30 .param/l "add" 0 9 6, C4<000000100000>;
P_000001f30aeafd68 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001f30aeafda0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001f30aeafdd8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001f30aeafe10 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001f30aeafe48 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001f30aeafe80 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001f30aeafeb8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001f30aeafef0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001f30aeaff28 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001f30aeaff60 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001f30aeaff98 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001f30aeaffd0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001f30aeb0008 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001f30aeb0040 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001f30aeb0078 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001f30aeb00b0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001f30aeb00e8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001f30aeb0120 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001f30aeb0158 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001f30aeb0190 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001f30aeb01c8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001f30aeb0200 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001f30aeb0238 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001f30aeb0270 .param/l "xori" 0 9 12, C4<001110000000>;
v000001f30af02770_0 .var "ALU_OP", 3 0;
v000001f30af02a90_0 .net "opcode", 11 0, v000001f30af0ffa0_0;  alias, 1 drivers
E_000001f30ae9b490 .event anyedge, v000001f30af00560_0;
S_000001f30ad13170 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_000001f30acd9f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v000001f30af0e1a0_0 .net "EX1_forward_to_B", 31 0, v000001f30af0cee0_0;  alias, 1 drivers
v000001f30af0e4c0_0 .net "EX_PFC", 31 0, v000001f30af0e2e0_0;  alias, 1 drivers
v000001f30af0dde0_0 .net "EX_PFC_to_IF", 31 0, L_000001f30af3f900;  alias, 1 drivers
v000001f30af0d980_0 .net "alu_selA", 1 0, L_000001f30af41ca0;  alias, 1 drivers
v000001f30af0e880_0 .net "alu_selB", 1 0, L_000001f30af43b40;  alias, 1 drivers
v000001f30af0ed80_0 .net "ex_haz", 31 0, v000001f30aeffb60_0;  alias, 1 drivers
v000001f30af0d480_0 .net "id_haz", 31 0, L_000001f30af3ff40;  alias, 1 drivers
v000001f30af0ece0_0 .net "is_jr", 0 0, v000001f30af0e420_0;  alias, 1 drivers
v000001f30af0d660_0 .net "mem_haz", 31 0, L_000001f30afab070;  alias, 1 drivers
v000001f30af0d5c0_0 .net "oper1", 31 0, L_000001f30af45d80;  alias, 1 drivers
v000001f30af0d340_0 .net "oper2", 31 0, L_000001f30afabe70;  alias, 1 drivers
v000001f30af0e240_0 .net "pc", 31 0, v000001f30af0e100_0;  alias, 1 drivers
v000001f30af0de80_0 .net "rs1", 31 0, v000001f30af0e600_0;  alias, 1 drivers
v000001f30af0ce40_0 .net "rs2_in", 31 0, v000001f30af0c760_0;  alias, 1 drivers
v000001f30af0dfc0_0 .net "rs2_out", 31 0, L_000001f30afab7e0;  alias, 1 drivers
v000001f30af0d520_0 .net "store_rs2_forward", 1 0, L_000001f30af43960;  alias, 1 drivers
L_000001f30af3f900 .functor MUXZ 32, v000001f30af0e2e0_0, L_000001f30af45d80, v000001f30af0e420_0, C4<>;
S_000001f30ad13300 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_000001f30ad13170;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001f30ae9a850 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001f30af44260 .functor NOT 1, L_000001f30af40e40, C4<0>, C4<0>, C4<0>;
L_000001f30af442d0 .functor NOT 1, L_000001f30af40580, C4<0>, C4<0>, C4<0>;
L_000001f30af44d50 .functor NOT 1, L_000001f30af3f360, C4<0>, C4<0>, C4<0>;
L_000001f30af443b0 .functor NOT 1, L_000001f30af3fcc0, C4<0>, C4<0>, C4<0>;
L_000001f30af44730 .functor AND 32, L_000001f30af458b0, v000001f30af0e600_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001f30af44a40 .functor AND 32, L_000001f30af44340, L_000001f30afab070, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001f30af44ab0 .functor OR 32, L_000001f30af44730, L_000001f30af44a40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001f30af44b20 .functor AND 32, L_000001f30af446c0, v000001f30aeffb60_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001f30af44dc0 .functor OR 32, L_000001f30af44ab0, L_000001f30af44b20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001f30af45c30 .functor AND 32, L_000001f30af447a0, L_000001f30af3ff40, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001f30af45d80 .functor OR 32, L_000001f30af44dc0, L_000001f30af45c30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001f30af038f0_0 .net *"_ivl_1", 0 0, L_000001f30af40e40;  1 drivers
v000001f30af03850_0 .net *"_ivl_13", 0 0, L_000001f30af3f360;  1 drivers
v000001f30af03ad0_0 .net *"_ivl_14", 0 0, L_000001f30af44d50;  1 drivers
v000001f30af03b70_0 .net *"_ivl_19", 0 0, L_000001f30af409e0;  1 drivers
v000001f30af09bc0_0 .net *"_ivl_2", 0 0, L_000001f30af44260;  1 drivers
v000001f30af09620_0 .net *"_ivl_23", 0 0, L_000001f30af3f180;  1 drivers
v000001f30af09da0_0 .net *"_ivl_27", 0 0, L_000001f30af3fcc0;  1 drivers
v000001f30af096c0_0 .net *"_ivl_28", 0 0, L_000001f30af443b0;  1 drivers
v000001f30af09e40_0 .net *"_ivl_33", 0 0, L_000001f30af3f220;  1 drivers
v000001f30af09ee0_0 .net *"_ivl_37", 0 0, L_000001f30af3ef00;  1 drivers
v000001f30af0a0c0_0 .net *"_ivl_40", 31 0, L_000001f30af44730;  1 drivers
v000001f30af09120_0 .net *"_ivl_42", 31 0, L_000001f30af44a40;  1 drivers
v000001f30af09760_0 .net *"_ivl_44", 31 0, L_000001f30af44ab0;  1 drivers
v000001f30af0a020_0 .net *"_ivl_46", 31 0, L_000001f30af44b20;  1 drivers
v000001f30af08fe0_0 .net *"_ivl_48", 31 0, L_000001f30af44dc0;  1 drivers
v000001f30af0a340_0 .net *"_ivl_50", 31 0, L_000001f30af45c30;  1 drivers
v000001f30af0a160_0 .net *"_ivl_7", 0 0, L_000001f30af40580;  1 drivers
v000001f30af09f80_0 .net *"_ivl_8", 0 0, L_000001f30af442d0;  1 drivers
v000001f30af08f40_0 .net "ina", 31 0, v000001f30af0e600_0;  alias, 1 drivers
v000001f30af09800_0 .net "inb", 31 0, L_000001f30afab070;  alias, 1 drivers
v000001f30af0a200_0 .net "inc", 31 0, v000001f30aeffb60_0;  alias, 1 drivers
v000001f30af098a0_0 .net "ind", 31 0, L_000001f30af3ff40;  alias, 1 drivers
v000001f30af0a2a0_0 .net "out", 31 0, L_000001f30af45d80;  alias, 1 drivers
v000001f30af09940_0 .net "s0", 31 0, L_000001f30af458b0;  1 drivers
v000001f30af0a3e0_0 .net "s1", 31 0, L_000001f30af44340;  1 drivers
v000001f30af09300_0 .net "s2", 31 0, L_000001f30af446c0;  1 drivers
v000001f30af09c60_0 .net "s3", 31 0, L_000001f30af447a0;  1 drivers
v000001f30af099e0_0 .net "sel", 1 0, L_000001f30af41ca0;  alias, 1 drivers
L_000001f30af40e40 .part L_000001f30af41ca0, 1, 1;
LS_000001f30af3ea00_0_0 .concat [ 1 1 1 1], L_000001f30af44260, L_000001f30af44260, L_000001f30af44260, L_000001f30af44260;
LS_000001f30af3ea00_0_4 .concat [ 1 1 1 1], L_000001f30af44260, L_000001f30af44260, L_000001f30af44260, L_000001f30af44260;
LS_000001f30af3ea00_0_8 .concat [ 1 1 1 1], L_000001f30af44260, L_000001f30af44260, L_000001f30af44260, L_000001f30af44260;
LS_000001f30af3ea00_0_12 .concat [ 1 1 1 1], L_000001f30af44260, L_000001f30af44260, L_000001f30af44260, L_000001f30af44260;
LS_000001f30af3ea00_0_16 .concat [ 1 1 1 1], L_000001f30af44260, L_000001f30af44260, L_000001f30af44260, L_000001f30af44260;
LS_000001f30af3ea00_0_20 .concat [ 1 1 1 1], L_000001f30af44260, L_000001f30af44260, L_000001f30af44260, L_000001f30af44260;
LS_000001f30af3ea00_0_24 .concat [ 1 1 1 1], L_000001f30af44260, L_000001f30af44260, L_000001f30af44260, L_000001f30af44260;
LS_000001f30af3ea00_0_28 .concat [ 1 1 1 1], L_000001f30af44260, L_000001f30af44260, L_000001f30af44260, L_000001f30af44260;
LS_000001f30af3ea00_1_0 .concat [ 4 4 4 4], LS_000001f30af3ea00_0_0, LS_000001f30af3ea00_0_4, LS_000001f30af3ea00_0_8, LS_000001f30af3ea00_0_12;
LS_000001f30af3ea00_1_4 .concat [ 4 4 4 4], LS_000001f30af3ea00_0_16, LS_000001f30af3ea00_0_20, LS_000001f30af3ea00_0_24, LS_000001f30af3ea00_0_28;
L_000001f30af3ea00 .concat [ 16 16 0 0], LS_000001f30af3ea00_1_0, LS_000001f30af3ea00_1_4;
L_000001f30af40580 .part L_000001f30af41ca0, 0, 1;
LS_000001f30af3f4a0_0_0 .concat [ 1 1 1 1], L_000001f30af442d0, L_000001f30af442d0, L_000001f30af442d0, L_000001f30af442d0;
LS_000001f30af3f4a0_0_4 .concat [ 1 1 1 1], L_000001f30af442d0, L_000001f30af442d0, L_000001f30af442d0, L_000001f30af442d0;
LS_000001f30af3f4a0_0_8 .concat [ 1 1 1 1], L_000001f30af442d0, L_000001f30af442d0, L_000001f30af442d0, L_000001f30af442d0;
LS_000001f30af3f4a0_0_12 .concat [ 1 1 1 1], L_000001f30af442d0, L_000001f30af442d0, L_000001f30af442d0, L_000001f30af442d0;
LS_000001f30af3f4a0_0_16 .concat [ 1 1 1 1], L_000001f30af442d0, L_000001f30af442d0, L_000001f30af442d0, L_000001f30af442d0;
LS_000001f30af3f4a0_0_20 .concat [ 1 1 1 1], L_000001f30af442d0, L_000001f30af442d0, L_000001f30af442d0, L_000001f30af442d0;
LS_000001f30af3f4a0_0_24 .concat [ 1 1 1 1], L_000001f30af442d0, L_000001f30af442d0, L_000001f30af442d0, L_000001f30af442d0;
LS_000001f30af3f4a0_0_28 .concat [ 1 1 1 1], L_000001f30af442d0, L_000001f30af442d0, L_000001f30af442d0, L_000001f30af442d0;
LS_000001f30af3f4a0_1_0 .concat [ 4 4 4 4], LS_000001f30af3f4a0_0_0, LS_000001f30af3f4a0_0_4, LS_000001f30af3f4a0_0_8, LS_000001f30af3f4a0_0_12;
LS_000001f30af3f4a0_1_4 .concat [ 4 4 4 4], LS_000001f30af3f4a0_0_16, LS_000001f30af3f4a0_0_20, LS_000001f30af3f4a0_0_24, LS_000001f30af3f4a0_0_28;
L_000001f30af3f4a0 .concat [ 16 16 0 0], LS_000001f30af3f4a0_1_0, LS_000001f30af3f4a0_1_4;
L_000001f30af3f360 .part L_000001f30af41ca0, 1, 1;
LS_000001f30af3fb80_0_0 .concat [ 1 1 1 1], L_000001f30af44d50, L_000001f30af44d50, L_000001f30af44d50, L_000001f30af44d50;
LS_000001f30af3fb80_0_4 .concat [ 1 1 1 1], L_000001f30af44d50, L_000001f30af44d50, L_000001f30af44d50, L_000001f30af44d50;
LS_000001f30af3fb80_0_8 .concat [ 1 1 1 1], L_000001f30af44d50, L_000001f30af44d50, L_000001f30af44d50, L_000001f30af44d50;
LS_000001f30af3fb80_0_12 .concat [ 1 1 1 1], L_000001f30af44d50, L_000001f30af44d50, L_000001f30af44d50, L_000001f30af44d50;
LS_000001f30af3fb80_0_16 .concat [ 1 1 1 1], L_000001f30af44d50, L_000001f30af44d50, L_000001f30af44d50, L_000001f30af44d50;
LS_000001f30af3fb80_0_20 .concat [ 1 1 1 1], L_000001f30af44d50, L_000001f30af44d50, L_000001f30af44d50, L_000001f30af44d50;
LS_000001f30af3fb80_0_24 .concat [ 1 1 1 1], L_000001f30af44d50, L_000001f30af44d50, L_000001f30af44d50, L_000001f30af44d50;
LS_000001f30af3fb80_0_28 .concat [ 1 1 1 1], L_000001f30af44d50, L_000001f30af44d50, L_000001f30af44d50, L_000001f30af44d50;
LS_000001f30af3fb80_1_0 .concat [ 4 4 4 4], LS_000001f30af3fb80_0_0, LS_000001f30af3fb80_0_4, LS_000001f30af3fb80_0_8, LS_000001f30af3fb80_0_12;
LS_000001f30af3fb80_1_4 .concat [ 4 4 4 4], LS_000001f30af3fb80_0_16, LS_000001f30af3fb80_0_20, LS_000001f30af3fb80_0_24, LS_000001f30af3fb80_0_28;
L_000001f30af3fb80 .concat [ 16 16 0 0], LS_000001f30af3fb80_1_0, LS_000001f30af3fb80_1_4;
L_000001f30af409e0 .part L_000001f30af41ca0, 0, 1;
LS_000001f30af3edc0_0_0 .concat [ 1 1 1 1], L_000001f30af409e0, L_000001f30af409e0, L_000001f30af409e0, L_000001f30af409e0;
LS_000001f30af3edc0_0_4 .concat [ 1 1 1 1], L_000001f30af409e0, L_000001f30af409e0, L_000001f30af409e0, L_000001f30af409e0;
LS_000001f30af3edc0_0_8 .concat [ 1 1 1 1], L_000001f30af409e0, L_000001f30af409e0, L_000001f30af409e0, L_000001f30af409e0;
LS_000001f30af3edc0_0_12 .concat [ 1 1 1 1], L_000001f30af409e0, L_000001f30af409e0, L_000001f30af409e0, L_000001f30af409e0;
LS_000001f30af3edc0_0_16 .concat [ 1 1 1 1], L_000001f30af409e0, L_000001f30af409e0, L_000001f30af409e0, L_000001f30af409e0;
LS_000001f30af3edc0_0_20 .concat [ 1 1 1 1], L_000001f30af409e0, L_000001f30af409e0, L_000001f30af409e0, L_000001f30af409e0;
LS_000001f30af3edc0_0_24 .concat [ 1 1 1 1], L_000001f30af409e0, L_000001f30af409e0, L_000001f30af409e0, L_000001f30af409e0;
LS_000001f30af3edc0_0_28 .concat [ 1 1 1 1], L_000001f30af409e0, L_000001f30af409e0, L_000001f30af409e0, L_000001f30af409e0;
LS_000001f30af3edc0_1_0 .concat [ 4 4 4 4], LS_000001f30af3edc0_0_0, LS_000001f30af3edc0_0_4, LS_000001f30af3edc0_0_8, LS_000001f30af3edc0_0_12;
LS_000001f30af3edc0_1_4 .concat [ 4 4 4 4], LS_000001f30af3edc0_0_16, LS_000001f30af3edc0_0_20, LS_000001f30af3edc0_0_24, LS_000001f30af3edc0_0_28;
L_000001f30af3edc0 .concat [ 16 16 0 0], LS_000001f30af3edc0_1_0, LS_000001f30af3edc0_1_4;
L_000001f30af3f180 .part L_000001f30af41ca0, 1, 1;
LS_000001f30af40da0_0_0 .concat [ 1 1 1 1], L_000001f30af3f180, L_000001f30af3f180, L_000001f30af3f180, L_000001f30af3f180;
LS_000001f30af40da0_0_4 .concat [ 1 1 1 1], L_000001f30af3f180, L_000001f30af3f180, L_000001f30af3f180, L_000001f30af3f180;
LS_000001f30af40da0_0_8 .concat [ 1 1 1 1], L_000001f30af3f180, L_000001f30af3f180, L_000001f30af3f180, L_000001f30af3f180;
LS_000001f30af40da0_0_12 .concat [ 1 1 1 1], L_000001f30af3f180, L_000001f30af3f180, L_000001f30af3f180, L_000001f30af3f180;
LS_000001f30af40da0_0_16 .concat [ 1 1 1 1], L_000001f30af3f180, L_000001f30af3f180, L_000001f30af3f180, L_000001f30af3f180;
LS_000001f30af40da0_0_20 .concat [ 1 1 1 1], L_000001f30af3f180, L_000001f30af3f180, L_000001f30af3f180, L_000001f30af3f180;
LS_000001f30af40da0_0_24 .concat [ 1 1 1 1], L_000001f30af3f180, L_000001f30af3f180, L_000001f30af3f180, L_000001f30af3f180;
LS_000001f30af40da0_0_28 .concat [ 1 1 1 1], L_000001f30af3f180, L_000001f30af3f180, L_000001f30af3f180, L_000001f30af3f180;
LS_000001f30af40da0_1_0 .concat [ 4 4 4 4], LS_000001f30af40da0_0_0, LS_000001f30af40da0_0_4, LS_000001f30af40da0_0_8, LS_000001f30af40da0_0_12;
LS_000001f30af40da0_1_4 .concat [ 4 4 4 4], LS_000001f30af40da0_0_16, LS_000001f30af40da0_0_20, LS_000001f30af40da0_0_24, LS_000001f30af40da0_0_28;
L_000001f30af40da0 .concat [ 16 16 0 0], LS_000001f30af40da0_1_0, LS_000001f30af40da0_1_4;
L_000001f30af3fcc0 .part L_000001f30af41ca0, 0, 1;
LS_000001f30af3ee60_0_0 .concat [ 1 1 1 1], L_000001f30af443b0, L_000001f30af443b0, L_000001f30af443b0, L_000001f30af443b0;
LS_000001f30af3ee60_0_4 .concat [ 1 1 1 1], L_000001f30af443b0, L_000001f30af443b0, L_000001f30af443b0, L_000001f30af443b0;
LS_000001f30af3ee60_0_8 .concat [ 1 1 1 1], L_000001f30af443b0, L_000001f30af443b0, L_000001f30af443b0, L_000001f30af443b0;
LS_000001f30af3ee60_0_12 .concat [ 1 1 1 1], L_000001f30af443b0, L_000001f30af443b0, L_000001f30af443b0, L_000001f30af443b0;
LS_000001f30af3ee60_0_16 .concat [ 1 1 1 1], L_000001f30af443b0, L_000001f30af443b0, L_000001f30af443b0, L_000001f30af443b0;
LS_000001f30af3ee60_0_20 .concat [ 1 1 1 1], L_000001f30af443b0, L_000001f30af443b0, L_000001f30af443b0, L_000001f30af443b0;
LS_000001f30af3ee60_0_24 .concat [ 1 1 1 1], L_000001f30af443b0, L_000001f30af443b0, L_000001f30af443b0, L_000001f30af443b0;
LS_000001f30af3ee60_0_28 .concat [ 1 1 1 1], L_000001f30af443b0, L_000001f30af443b0, L_000001f30af443b0, L_000001f30af443b0;
LS_000001f30af3ee60_1_0 .concat [ 4 4 4 4], LS_000001f30af3ee60_0_0, LS_000001f30af3ee60_0_4, LS_000001f30af3ee60_0_8, LS_000001f30af3ee60_0_12;
LS_000001f30af3ee60_1_4 .concat [ 4 4 4 4], LS_000001f30af3ee60_0_16, LS_000001f30af3ee60_0_20, LS_000001f30af3ee60_0_24, LS_000001f30af3ee60_0_28;
L_000001f30af3ee60 .concat [ 16 16 0 0], LS_000001f30af3ee60_1_0, LS_000001f30af3ee60_1_4;
L_000001f30af3f220 .part L_000001f30af41ca0, 1, 1;
LS_000001f30af3fa40_0_0 .concat [ 1 1 1 1], L_000001f30af3f220, L_000001f30af3f220, L_000001f30af3f220, L_000001f30af3f220;
LS_000001f30af3fa40_0_4 .concat [ 1 1 1 1], L_000001f30af3f220, L_000001f30af3f220, L_000001f30af3f220, L_000001f30af3f220;
LS_000001f30af3fa40_0_8 .concat [ 1 1 1 1], L_000001f30af3f220, L_000001f30af3f220, L_000001f30af3f220, L_000001f30af3f220;
LS_000001f30af3fa40_0_12 .concat [ 1 1 1 1], L_000001f30af3f220, L_000001f30af3f220, L_000001f30af3f220, L_000001f30af3f220;
LS_000001f30af3fa40_0_16 .concat [ 1 1 1 1], L_000001f30af3f220, L_000001f30af3f220, L_000001f30af3f220, L_000001f30af3f220;
LS_000001f30af3fa40_0_20 .concat [ 1 1 1 1], L_000001f30af3f220, L_000001f30af3f220, L_000001f30af3f220, L_000001f30af3f220;
LS_000001f30af3fa40_0_24 .concat [ 1 1 1 1], L_000001f30af3f220, L_000001f30af3f220, L_000001f30af3f220, L_000001f30af3f220;
LS_000001f30af3fa40_0_28 .concat [ 1 1 1 1], L_000001f30af3f220, L_000001f30af3f220, L_000001f30af3f220, L_000001f30af3f220;
LS_000001f30af3fa40_1_0 .concat [ 4 4 4 4], LS_000001f30af3fa40_0_0, LS_000001f30af3fa40_0_4, LS_000001f30af3fa40_0_8, LS_000001f30af3fa40_0_12;
LS_000001f30af3fa40_1_4 .concat [ 4 4 4 4], LS_000001f30af3fa40_0_16, LS_000001f30af3fa40_0_20, LS_000001f30af3fa40_0_24, LS_000001f30af3fa40_0_28;
L_000001f30af3fa40 .concat [ 16 16 0 0], LS_000001f30af3fa40_1_0, LS_000001f30af3fa40_1_4;
L_000001f30af3ef00 .part L_000001f30af41ca0, 0, 1;
LS_000001f30af3fae0_0_0 .concat [ 1 1 1 1], L_000001f30af3ef00, L_000001f30af3ef00, L_000001f30af3ef00, L_000001f30af3ef00;
LS_000001f30af3fae0_0_4 .concat [ 1 1 1 1], L_000001f30af3ef00, L_000001f30af3ef00, L_000001f30af3ef00, L_000001f30af3ef00;
LS_000001f30af3fae0_0_8 .concat [ 1 1 1 1], L_000001f30af3ef00, L_000001f30af3ef00, L_000001f30af3ef00, L_000001f30af3ef00;
LS_000001f30af3fae0_0_12 .concat [ 1 1 1 1], L_000001f30af3ef00, L_000001f30af3ef00, L_000001f30af3ef00, L_000001f30af3ef00;
LS_000001f30af3fae0_0_16 .concat [ 1 1 1 1], L_000001f30af3ef00, L_000001f30af3ef00, L_000001f30af3ef00, L_000001f30af3ef00;
LS_000001f30af3fae0_0_20 .concat [ 1 1 1 1], L_000001f30af3ef00, L_000001f30af3ef00, L_000001f30af3ef00, L_000001f30af3ef00;
LS_000001f30af3fae0_0_24 .concat [ 1 1 1 1], L_000001f30af3ef00, L_000001f30af3ef00, L_000001f30af3ef00, L_000001f30af3ef00;
LS_000001f30af3fae0_0_28 .concat [ 1 1 1 1], L_000001f30af3ef00, L_000001f30af3ef00, L_000001f30af3ef00, L_000001f30af3ef00;
LS_000001f30af3fae0_1_0 .concat [ 4 4 4 4], LS_000001f30af3fae0_0_0, LS_000001f30af3fae0_0_4, LS_000001f30af3fae0_0_8, LS_000001f30af3fae0_0_12;
LS_000001f30af3fae0_1_4 .concat [ 4 4 4 4], LS_000001f30af3fae0_0_16, LS_000001f30af3fae0_0_20, LS_000001f30af3fae0_0_24, LS_000001f30af3fae0_0_28;
L_000001f30af3fae0 .concat [ 16 16 0 0], LS_000001f30af3fae0_1_0, LS_000001f30af3fae0_1_4;
S_000001f30acc8230 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001f30ad13300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001f30af458b0 .functor AND 32, L_000001f30af3ea00, L_000001f30af3f4a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001f30af04d90_0 .net "in1", 31 0, L_000001f30af3ea00;  1 drivers
v000001f30af04570_0 .net "in2", 31 0, L_000001f30af3f4a0;  1 drivers
v000001f30af04c50_0 .net "out", 31 0, L_000001f30af458b0;  alias, 1 drivers
S_000001f30acc83c0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001f30ad13300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001f30af44340 .functor AND 32, L_000001f30af3fb80, L_000001f30af3edc0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001f30af04430_0 .net "in1", 31 0, L_000001f30af3fb80;  1 drivers
v000001f30af03e90_0 .net "in2", 31 0, L_000001f30af3edc0;  1 drivers
v000001f30af046b0_0 .net "out", 31 0, L_000001f30af44340;  alias, 1 drivers
S_000001f30ad01570 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001f30ad13300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001f30af446c0 .functor AND 32, L_000001f30af40da0, L_000001f30af3ee60, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001f30af044d0_0 .net "in1", 31 0, L_000001f30af40da0;  1 drivers
v000001f30af04610_0 .net "in2", 31 0, L_000001f30af3ee60;  1 drivers
v000001f30af037b0_0 .net "out", 31 0, L_000001f30af446c0;  alias, 1 drivers
S_000001f30af058b0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001f30ad13300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001f30af447a0 .functor AND 32, L_000001f30af3fa40, L_000001f30af3fae0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001f30af04750_0 .net "in1", 31 0, L_000001f30af3fa40;  1 drivers
v000001f30af047f0_0 .net "in2", 31 0, L_000001f30af3fae0;  1 drivers
v000001f30af03710_0 .net "out", 31 0, L_000001f30af447a0;  alias, 1 drivers
S_000001f30af06210 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_000001f30ad13170;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001f30ae9b990 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001f30af45ca0 .functor NOT 1, L_000001f30af40440, C4<0>, C4<0>, C4<0>;
L_000001f30af45df0 .functor NOT 1, L_000001f30af40260, C4<0>, C4<0>, C4<0>;
L_000001f30af45d10 .functor NOT 1, L_000001f30af404e0, C4<0>, C4<0>, C4<0>;
L_000001f30ae7bba0 .functor NOT 1, L_000001f30af3f0e0, C4<0>, C4<0>, C4<0>;
L_000001f30afabbd0 .functor AND 32, L_000001f30af45ae0, v000001f30af0cee0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001f30afabcb0 .functor AND 32, L_000001f30af45b50, L_000001f30afab070, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001f30afabb60 .functor OR 32, L_000001f30afabbd0, L_000001f30afabcb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001f30afabd20 .functor AND 32, L_000001f30af45bc0, v000001f30aeffb60_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001f30afabd90 .functor OR 32, L_000001f30afabb60, L_000001f30afabd20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001f30afabe00 .functor AND 32, L_000001f30afabc40, L_000001f30af3ff40, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001f30afabe70 .functor OR 32, L_000001f30afabd90, L_000001f30afabe00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001f30af09d00_0 .net *"_ivl_1", 0 0, L_000001f30af40440;  1 drivers
v000001f30af07f00_0 .net *"_ivl_13", 0 0, L_000001f30af404e0;  1 drivers
v000001f30af06c40_0 .net *"_ivl_14", 0 0, L_000001f30af45d10;  1 drivers
v000001f30af085e0_0 .net *"_ivl_19", 0 0, L_000001f30af3efa0;  1 drivers
v000001f30af06b00_0 .net *"_ivl_2", 0 0, L_000001f30af45ca0;  1 drivers
v000001f30af07dc0_0 .net *"_ivl_23", 0 0, L_000001f30af40c60;  1 drivers
v000001f30af089a0_0 .net *"_ivl_27", 0 0, L_000001f30af3f0e0;  1 drivers
v000001f30af06ce0_0 .net *"_ivl_28", 0 0, L_000001f30ae7bba0;  1 drivers
v000001f30af084a0_0 .net *"_ivl_33", 0 0, L_000001f30af3f400;  1 drivers
v000001f30af08180_0 .net *"_ivl_37", 0 0, L_000001f30af3fd60;  1 drivers
v000001f30af08040_0 .net *"_ivl_40", 31 0, L_000001f30afabbd0;  1 drivers
v000001f30af07320_0 .net *"_ivl_42", 31 0, L_000001f30afabcb0;  1 drivers
v000001f30af07780_0 .net *"_ivl_44", 31 0, L_000001f30afabb60;  1 drivers
v000001f30af07960_0 .net *"_ivl_46", 31 0, L_000001f30afabd20;  1 drivers
v000001f30af08860_0 .net *"_ivl_48", 31 0, L_000001f30afabd90;  1 drivers
v000001f30af06ba0_0 .net *"_ivl_50", 31 0, L_000001f30afabe00;  1 drivers
v000001f30af067e0_0 .net *"_ivl_7", 0 0, L_000001f30af40260;  1 drivers
v000001f30af06f60_0 .net *"_ivl_8", 0 0, L_000001f30af45df0;  1 drivers
v000001f30af080e0_0 .net "ina", 31 0, v000001f30af0cee0_0;  alias, 1 drivers
v000001f30af070a0_0 .net "inb", 31 0, L_000001f30afab070;  alias, 1 drivers
v000001f30af07000_0 .net "inc", 31 0, v000001f30aeffb60_0;  alias, 1 drivers
v000001f30af078c0_0 .net "ind", 31 0, L_000001f30af3ff40;  alias, 1 drivers
v000001f30af06920_0 .net "out", 31 0, L_000001f30afabe70;  alias, 1 drivers
v000001f30af06880_0 .net "s0", 31 0, L_000001f30af45ae0;  1 drivers
v000001f30af07460_0 .net "s1", 31 0, L_000001f30af45b50;  1 drivers
v000001f30af073c0_0 .net "s2", 31 0, L_000001f30af45bc0;  1 drivers
v000001f30af07500_0 .net "s3", 31 0, L_000001f30afabc40;  1 drivers
v000001f30af076e0_0 .net "sel", 1 0, L_000001f30af43b40;  alias, 1 drivers
L_000001f30af40440 .part L_000001f30af43b40, 1, 1;
LS_000001f30af3ed20_0_0 .concat [ 1 1 1 1], L_000001f30af45ca0, L_000001f30af45ca0, L_000001f30af45ca0, L_000001f30af45ca0;
LS_000001f30af3ed20_0_4 .concat [ 1 1 1 1], L_000001f30af45ca0, L_000001f30af45ca0, L_000001f30af45ca0, L_000001f30af45ca0;
LS_000001f30af3ed20_0_8 .concat [ 1 1 1 1], L_000001f30af45ca0, L_000001f30af45ca0, L_000001f30af45ca0, L_000001f30af45ca0;
LS_000001f30af3ed20_0_12 .concat [ 1 1 1 1], L_000001f30af45ca0, L_000001f30af45ca0, L_000001f30af45ca0, L_000001f30af45ca0;
LS_000001f30af3ed20_0_16 .concat [ 1 1 1 1], L_000001f30af45ca0, L_000001f30af45ca0, L_000001f30af45ca0, L_000001f30af45ca0;
LS_000001f30af3ed20_0_20 .concat [ 1 1 1 1], L_000001f30af45ca0, L_000001f30af45ca0, L_000001f30af45ca0, L_000001f30af45ca0;
LS_000001f30af3ed20_0_24 .concat [ 1 1 1 1], L_000001f30af45ca0, L_000001f30af45ca0, L_000001f30af45ca0, L_000001f30af45ca0;
LS_000001f30af3ed20_0_28 .concat [ 1 1 1 1], L_000001f30af45ca0, L_000001f30af45ca0, L_000001f30af45ca0, L_000001f30af45ca0;
LS_000001f30af3ed20_1_0 .concat [ 4 4 4 4], LS_000001f30af3ed20_0_0, LS_000001f30af3ed20_0_4, LS_000001f30af3ed20_0_8, LS_000001f30af3ed20_0_12;
LS_000001f30af3ed20_1_4 .concat [ 4 4 4 4], LS_000001f30af3ed20_0_16, LS_000001f30af3ed20_0_20, LS_000001f30af3ed20_0_24, LS_000001f30af3ed20_0_28;
L_000001f30af3ed20 .concat [ 16 16 0 0], LS_000001f30af3ed20_1_0, LS_000001f30af3ed20_1_4;
L_000001f30af40260 .part L_000001f30af43b40, 0, 1;
LS_000001f30af40080_0_0 .concat [ 1 1 1 1], L_000001f30af45df0, L_000001f30af45df0, L_000001f30af45df0, L_000001f30af45df0;
LS_000001f30af40080_0_4 .concat [ 1 1 1 1], L_000001f30af45df0, L_000001f30af45df0, L_000001f30af45df0, L_000001f30af45df0;
LS_000001f30af40080_0_8 .concat [ 1 1 1 1], L_000001f30af45df0, L_000001f30af45df0, L_000001f30af45df0, L_000001f30af45df0;
LS_000001f30af40080_0_12 .concat [ 1 1 1 1], L_000001f30af45df0, L_000001f30af45df0, L_000001f30af45df0, L_000001f30af45df0;
LS_000001f30af40080_0_16 .concat [ 1 1 1 1], L_000001f30af45df0, L_000001f30af45df0, L_000001f30af45df0, L_000001f30af45df0;
LS_000001f30af40080_0_20 .concat [ 1 1 1 1], L_000001f30af45df0, L_000001f30af45df0, L_000001f30af45df0, L_000001f30af45df0;
LS_000001f30af40080_0_24 .concat [ 1 1 1 1], L_000001f30af45df0, L_000001f30af45df0, L_000001f30af45df0, L_000001f30af45df0;
LS_000001f30af40080_0_28 .concat [ 1 1 1 1], L_000001f30af45df0, L_000001f30af45df0, L_000001f30af45df0, L_000001f30af45df0;
LS_000001f30af40080_1_0 .concat [ 4 4 4 4], LS_000001f30af40080_0_0, LS_000001f30af40080_0_4, LS_000001f30af40080_0_8, LS_000001f30af40080_0_12;
LS_000001f30af40080_1_4 .concat [ 4 4 4 4], LS_000001f30af40080_0_16, LS_000001f30af40080_0_20, LS_000001f30af40080_0_24, LS_000001f30af40080_0_28;
L_000001f30af40080 .concat [ 16 16 0 0], LS_000001f30af40080_1_0, LS_000001f30af40080_1_4;
L_000001f30af404e0 .part L_000001f30af43b40, 1, 1;
LS_000001f30af3fc20_0_0 .concat [ 1 1 1 1], L_000001f30af45d10, L_000001f30af45d10, L_000001f30af45d10, L_000001f30af45d10;
LS_000001f30af3fc20_0_4 .concat [ 1 1 1 1], L_000001f30af45d10, L_000001f30af45d10, L_000001f30af45d10, L_000001f30af45d10;
LS_000001f30af3fc20_0_8 .concat [ 1 1 1 1], L_000001f30af45d10, L_000001f30af45d10, L_000001f30af45d10, L_000001f30af45d10;
LS_000001f30af3fc20_0_12 .concat [ 1 1 1 1], L_000001f30af45d10, L_000001f30af45d10, L_000001f30af45d10, L_000001f30af45d10;
LS_000001f30af3fc20_0_16 .concat [ 1 1 1 1], L_000001f30af45d10, L_000001f30af45d10, L_000001f30af45d10, L_000001f30af45d10;
LS_000001f30af3fc20_0_20 .concat [ 1 1 1 1], L_000001f30af45d10, L_000001f30af45d10, L_000001f30af45d10, L_000001f30af45d10;
LS_000001f30af3fc20_0_24 .concat [ 1 1 1 1], L_000001f30af45d10, L_000001f30af45d10, L_000001f30af45d10, L_000001f30af45d10;
LS_000001f30af3fc20_0_28 .concat [ 1 1 1 1], L_000001f30af45d10, L_000001f30af45d10, L_000001f30af45d10, L_000001f30af45d10;
LS_000001f30af3fc20_1_0 .concat [ 4 4 4 4], LS_000001f30af3fc20_0_0, LS_000001f30af3fc20_0_4, LS_000001f30af3fc20_0_8, LS_000001f30af3fc20_0_12;
LS_000001f30af3fc20_1_4 .concat [ 4 4 4 4], LS_000001f30af3fc20_0_16, LS_000001f30af3fc20_0_20, LS_000001f30af3fc20_0_24, LS_000001f30af3fc20_0_28;
L_000001f30af3fc20 .concat [ 16 16 0 0], LS_000001f30af3fc20_1_0, LS_000001f30af3fc20_1_4;
L_000001f30af3efa0 .part L_000001f30af43b40, 0, 1;
LS_000001f30af40a80_0_0 .concat [ 1 1 1 1], L_000001f30af3efa0, L_000001f30af3efa0, L_000001f30af3efa0, L_000001f30af3efa0;
LS_000001f30af40a80_0_4 .concat [ 1 1 1 1], L_000001f30af3efa0, L_000001f30af3efa0, L_000001f30af3efa0, L_000001f30af3efa0;
LS_000001f30af40a80_0_8 .concat [ 1 1 1 1], L_000001f30af3efa0, L_000001f30af3efa0, L_000001f30af3efa0, L_000001f30af3efa0;
LS_000001f30af40a80_0_12 .concat [ 1 1 1 1], L_000001f30af3efa0, L_000001f30af3efa0, L_000001f30af3efa0, L_000001f30af3efa0;
LS_000001f30af40a80_0_16 .concat [ 1 1 1 1], L_000001f30af3efa0, L_000001f30af3efa0, L_000001f30af3efa0, L_000001f30af3efa0;
LS_000001f30af40a80_0_20 .concat [ 1 1 1 1], L_000001f30af3efa0, L_000001f30af3efa0, L_000001f30af3efa0, L_000001f30af3efa0;
LS_000001f30af40a80_0_24 .concat [ 1 1 1 1], L_000001f30af3efa0, L_000001f30af3efa0, L_000001f30af3efa0, L_000001f30af3efa0;
LS_000001f30af40a80_0_28 .concat [ 1 1 1 1], L_000001f30af3efa0, L_000001f30af3efa0, L_000001f30af3efa0, L_000001f30af3efa0;
LS_000001f30af40a80_1_0 .concat [ 4 4 4 4], LS_000001f30af40a80_0_0, LS_000001f30af40a80_0_4, LS_000001f30af40a80_0_8, LS_000001f30af40a80_0_12;
LS_000001f30af40a80_1_4 .concat [ 4 4 4 4], LS_000001f30af40a80_0_16, LS_000001f30af40a80_0_20, LS_000001f30af40a80_0_24, LS_000001f30af40a80_0_28;
L_000001f30af40a80 .concat [ 16 16 0 0], LS_000001f30af40a80_1_0, LS_000001f30af40a80_1_4;
L_000001f30af40c60 .part L_000001f30af43b40, 1, 1;
LS_000001f30af3f040_0_0 .concat [ 1 1 1 1], L_000001f30af40c60, L_000001f30af40c60, L_000001f30af40c60, L_000001f30af40c60;
LS_000001f30af3f040_0_4 .concat [ 1 1 1 1], L_000001f30af40c60, L_000001f30af40c60, L_000001f30af40c60, L_000001f30af40c60;
LS_000001f30af3f040_0_8 .concat [ 1 1 1 1], L_000001f30af40c60, L_000001f30af40c60, L_000001f30af40c60, L_000001f30af40c60;
LS_000001f30af3f040_0_12 .concat [ 1 1 1 1], L_000001f30af40c60, L_000001f30af40c60, L_000001f30af40c60, L_000001f30af40c60;
LS_000001f30af3f040_0_16 .concat [ 1 1 1 1], L_000001f30af40c60, L_000001f30af40c60, L_000001f30af40c60, L_000001f30af40c60;
LS_000001f30af3f040_0_20 .concat [ 1 1 1 1], L_000001f30af40c60, L_000001f30af40c60, L_000001f30af40c60, L_000001f30af40c60;
LS_000001f30af3f040_0_24 .concat [ 1 1 1 1], L_000001f30af40c60, L_000001f30af40c60, L_000001f30af40c60, L_000001f30af40c60;
LS_000001f30af3f040_0_28 .concat [ 1 1 1 1], L_000001f30af40c60, L_000001f30af40c60, L_000001f30af40c60, L_000001f30af40c60;
LS_000001f30af3f040_1_0 .concat [ 4 4 4 4], LS_000001f30af3f040_0_0, LS_000001f30af3f040_0_4, LS_000001f30af3f040_0_8, LS_000001f30af3f040_0_12;
LS_000001f30af3f040_1_4 .concat [ 4 4 4 4], LS_000001f30af3f040_0_16, LS_000001f30af3f040_0_20, LS_000001f30af3f040_0_24, LS_000001f30af3f040_0_28;
L_000001f30af3f040 .concat [ 16 16 0 0], LS_000001f30af3f040_1_0, LS_000001f30af3f040_1_4;
L_000001f30af3f0e0 .part L_000001f30af43b40, 0, 1;
LS_000001f30af40620_0_0 .concat [ 1 1 1 1], L_000001f30ae7bba0, L_000001f30ae7bba0, L_000001f30ae7bba0, L_000001f30ae7bba0;
LS_000001f30af40620_0_4 .concat [ 1 1 1 1], L_000001f30ae7bba0, L_000001f30ae7bba0, L_000001f30ae7bba0, L_000001f30ae7bba0;
LS_000001f30af40620_0_8 .concat [ 1 1 1 1], L_000001f30ae7bba0, L_000001f30ae7bba0, L_000001f30ae7bba0, L_000001f30ae7bba0;
LS_000001f30af40620_0_12 .concat [ 1 1 1 1], L_000001f30ae7bba0, L_000001f30ae7bba0, L_000001f30ae7bba0, L_000001f30ae7bba0;
LS_000001f30af40620_0_16 .concat [ 1 1 1 1], L_000001f30ae7bba0, L_000001f30ae7bba0, L_000001f30ae7bba0, L_000001f30ae7bba0;
LS_000001f30af40620_0_20 .concat [ 1 1 1 1], L_000001f30ae7bba0, L_000001f30ae7bba0, L_000001f30ae7bba0, L_000001f30ae7bba0;
LS_000001f30af40620_0_24 .concat [ 1 1 1 1], L_000001f30ae7bba0, L_000001f30ae7bba0, L_000001f30ae7bba0, L_000001f30ae7bba0;
LS_000001f30af40620_0_28 .concat [ 1 1 1 1], L_000001f30ae7bba0, L_000001f30ae7bba0, L_000001f30ae7bba0, L_000001f30ae7bba0;
LS_000001f30af40620_1_0 .concat [ 4 4 4 4], LS_000001f30af40620_0_0, LS_000001f30af40620_0_4, LS_000001f30af40620_0_8, LS_000001f30af40620_0_12;
LS_000001f30af40620_1_4 .concat [ 4 4 4 4], LS_000001f30af40620_0_16, LS_000001f30af40620_0_20, LS_000001f30af40620_0_24, LS_000001f30af40620_0_28;
L_000001f30af40620 .concat [ 16 16 0 0], LS_000001f30af40620_1_0, LS_000001f30af40620_1_4;
L_000001f30af3f400 .part L_000001f30af43b40, 1, 1;
LS_000001f30af3f540_0_0 .concat [ 1 1 1 1], L_000001f30af3f400, L_000001f30af3f400, L_000001f30af3f400, L_000001f30af3f400;
LS_000001f30af3f540_0_4 .concat [ 1 1 1 1], L_000001f30af3f400, L_000001f30af3f400, L_000001f30af3f400, L_000001f30af3f400;
LS_000001f30af3f540_0_8 .concat [ 1 1 1 1], L_000001f30af3f400, L_000001f30af3f400, L_000001f30af3f400, L_000001f30af3f400;
LS_000001f30af3f540_0_12 .concat [ 1 1 1 1], L_000001f30af3f400, L_000001f30af3f400, L_000001f30af3f400, L_000001f30af3f400;
LS_000001f30af3f540_0_16 .concat [ 1 1 1 1], L_000001f30af3f400, L_000001f30af3f400, L_000001f30af3f400, L_000001f30af3f400;
LS_000001f30af3f540_0_20 .concat [ 1 1 1 1], L_000001f30af3f400, L_000001f30af3f400, L_000001f30af3f400, L_000001f30af3f400;
LS_000001f30af3f540_0_24 .concat [ 1 1 1 1], L_000001f30af3f400, L_000001f30af3f400, L_000001f30af3f400, L_000001f30af3f400;
LS_000001f30af3f540_0_28 .concat [ 1 1 1 1], L_000001f30af3f400, L_000001f30af3f400, L_000001f30af3f400, L_000001f30af3f400;
LS_000001f30af3f540_1_0 .concat [ 4 4 4 4], LS_000001f30af3f540_0_0, LS_000001f30af3f540_0_4, LS_000001f30af3f540_0_8, LS_000001f30af3f540_0_12;
LS_000001f30af3f540_1_4 .concat [ 4 4 4 4], LS_000001f30af3f540_0_16, LS_000001f30af3f540_0_20, LS_000001f30af3f540_0_24, LS_000001f30af3f540_0_28;
L_000001f30af3f540 .concat [ 16 16 0 0], LS_000001f30af3f540_1_0, LS_000001f30af3f540_1_4;
L_000001f30af3fd60 .part L_000001f30af43b40, 0, 1;
LS_000001f30af3f680_0_0 .concat [ 1 1 1 1], L_000001f30af3fd60, L_000001f30af3fd60, L_000001f30af3fd60, L_000001f30af3fd60;
LS_000001f30af3f680_0_4 .concat [ 1 1 1 1], L_000001f30af3fd60, L_000001f30af3fd60, L_000001f30af3fd60, L_000001f30af3fd60;
LS_000001f30af3f680_0_8 .concat [ 1 1 1 1], L_000001f30af3fd60, L_000001f30af3fd60, L_000001f30af3fd60, L_000001f30af3fd60;
LS_000001f30af3f680_0_12 .concat [ 1 1 1 1], L_000001f30af3fd60, L_000001f30af3fd60, L_000001f30af3fd60, L_000001f30af3fd60;
LS_000001f30af3f680_0_16 .concat [ 1 1 1 1], L_000001f30af3fd60, L_000001f30af3fd60, L_000001f30af3fd60, L_000001f30af3fd60;
LS_000001f30af3f680_0_20 .concat [ 1 1 1 1], L_000001f30af3fd60, L_000001f30af3fd60, L_000001f30af3fd60, L_000001f30af3fd60;
LS_000001f30af3f680_0_24 .concat [ 1 1 1 1], L_000001f30af3fd60, L_000001f30af3fd60, L_000001f30af3fd60, L_000001f30af3fd60;
LS_000001f30af3f680_0_28 .concat [ 1 1 1 1], L_000001f30af3fd60, L_000001f30af3fd60, L_000001f30af3fd60, L_000001f30af3fd60;
LS_000001f30af3f680_1_0 .concat [ 4 4 4 4], LS_000001f30af3f680_0_0, LS_000001f30af3f680_0_4, LS_000001f30af3f680_0_8, LS_000001f30af3f680_0_12;
LS_000001f30af3f680_1_4 .concat [ 4 4 4 4], LS_000001f30af3f680_0_16, LS_000001f30af3f680_0_20, LS_000001f30af3f680_0_24, LS_000001f30af3f680_0_28;
L_000001f30af3f680 .concat [ 16 16 0 0], LS_000001f30af3f680_1_0, LS_000001f30af3f680_1_4;
S_000001f30af063a0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001f30af06210;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001f30af45ae0 .functor AND 32, L_000001f30af3ed20, L_000001f30af40080, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001f30af09080_0 .net "in1", 31 0, L_000001f30af3ed20;  1 drivers
v000001f30af0a5c0_0 .net "in2", 31 0, L_000001f30af40080;  1 drivers
v000001f30af091c0_0 .net "out", 31 0, L_000001f30af45ae0;  alias, 1 drivers
S_000001f30af05a40 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001f30af06210;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001f30af45b50 .functor AND 32, L_000001f30af3fc20, L_000001f30af40a80, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001f30af09440_0 .net "in1", 31 0, L_000001f30af3fc20;  1 drivers
v000001f30af094e0_0 .net "in2", 31 0, L_000001f30af40a80;  1 drivers
v000001f30af09260_0 .net "out", 31 0, L_000001f30af45b50;  alias, 1 drivers
S_000001f30af05bd0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001f30af06210;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001f30af45bc0 .functor AND 32, L_000001f30af3f040, L_000001f30af40620, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001f30af093a0_0 .net "in1", 31 0, L_000001f30af3f040;  1 drivers
v000001f30af0a480_0 .net "in2", 31 0, L_000001f30af40620;  1 drivers
v000001f30af09580_0 .net "out", 31 0, L_000001f30af45bc0;  alias, 1 drivers
S_000001f30af05d60 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001f30af06210;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001f30afabc40 .functor AND 32, L_000001f30af3f540, L_000001f30af3f680, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001f30af09a80_0 .net "in1", 31 0, L_000001f30af3f540;  1 drivers
v000001f30af0a520_0 .net "in2", 31 0, L_000001f30af3f680;  1 drivers
v000001f30af09b20_0 .net "out", 31 0, L_000001f30afabc40;  alias, 1 drivers
S_000001f30af05ef0 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_000001f30ad13170;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001f30ae9b790 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001f30afaacf0 .functor NOT 1, L_000001f30af3f5e0, C4<0>, C4<0>, C4<0>;
L_000001f30afab8c0 .functor NOT 1, L_000001f30af3f9a0, C4<0>, C4<0>, C4<0>;
L_000001f30afab690 .functor NOT 1, L_000001f30af3f2c0, C4<0>, C4<0>, C4<0>;
L_000001f30afaa970 .functor NOT 1, L_000001f30af40940, C4<0>, C4<0>, C4<0>;
L_000001f30afaaeb0 .functor AND 32, L_000001f30afab150, v000001f30af0c760_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001f30afab770 .functor AND 32, L_000001f30afaaba0, L_000001f30afab070, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001f30afaba80 .functor OR 32, L_000001f30afaaeb0, L_000001f30afab770, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001f30afa9fd0 .functor AND 32, L_000001f30afaad60, v000001f30aeffb60_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001f30afabaf0 .functor OR 32, L_000001f30afaba80, L_000001f30afa9fd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001f30afaa2e0 .functor AND 32, L_000001f30afab1c0, L_000001f30af3ff40, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001f30afab7e0 .functor OR 32, L_000001f30afabaf0, L_000001f30afaa2e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001f30af08900_0 .net *"_ivl_1", 0 0, L_000001f30af3f5e0;  1 drivers
v000001f30af07d20_0 .net *"_ivl_13", 0 0, L_000001f30af3f2c0;  1 drivers
v000001f30af06e20_0 .net *"_ivl_14", 0 0, L_000001f30afab690;  1 drivers
v000001f30af06ec0_0 .net *"_ivl_19", 0 0, L_000001f30af3eaa0;  1 drivers
v000001f30af07280_0 .net *"_ivl_2", 0 0, L_000001f30afaacf0;  1 drivers
v000001f30af075a0_0 .net *"_ivl_23", 0 0, L_000001f30af3f720;  1 drivers
v000001f30af08540_0 .net *"_ivl_27", 0 0, L_000001f30af40940;  1 drivers
v000001f30af07a00_0 .net *"_ivl_28", 0 0, L_000001f30afaa970;  1 drivers
v000001f30af07aa0_0 .net *"_ivl_33", 0 0, L_000001f30af3e6e0;  1 drivers
v000001f30af08360_0 .net *"_ivl_37", 0 0, L_000001f30af406c0;  1 drivers
v000001f30af08a40_0 .net *"_ivl_40", 31 0, L_000001f30afaaeb0;  1 drivers
v000001f30af08ae0_0 .net *"_ivl_42", 31 0, L_000001f30afab770;  1 drivers
v000001f30af08d60_0 .net *"_ivl_44", 31 0, L_000001f30afaba80;  1 drivers
v000001f30af07140_0 .net *"_ivl_46", 31 0, L_000001f30afa9fd0;  1 drivers
v000001f30af07c80_0 .net *"_ivl_48", 31 0, L_000001f30afabaf0;  1 drivers
v000001f30af087c0_0 .net *"_ivl_50", 31 0, L_000001f30afaa2e0;  1 drivers
v000001f30af07b40_0 .net *"_ivl_7", 0 0, L_000001f30af3f9a0;  1 drivers
v000001f30af07be0_0 .net *"_ivl_8", 0 0, L_000001f30afab8c0;  1 drivers
v000001f30af08400_0 .net "ina", 31 0, v000001f30af0c760_0;  alias, 1 drivers
v000001f30af08b80_0 .net "inb", 31 0, L_000001f30afab070;  alias, 1 drivers
v000001f30af08e00_0 .net "inc", 31 0, v000001f30aeffb60_0;  alias, 1 drivers
v000001f30af08c20_0 .net "ind", 31 0, L_000001f30af3ff40;  alias, 1 drivers
v000001f30af08cc0_0 .net "out", 31 0, L_000001f30afab7e0;  alias, 1 drivers
v000001f30af08ea0_0 .net "s0", 31 0, L_000001f30afab150;  1 drivers
v000001f30af06740_0 .net "s1", 31 0, L_000001f30afaaba0;  1 drivers
v000001f30af0d840_0 .net "s2", 31 0, L_000001f30afaad60;  1 drivers
v000001f30af0dac0_0 .net "s3", 31 0, L_000001f30afab1c0;  1 drivers
v000001f30af0e9c0_0 .net "sel", 1 0, L_000001f30af43960;  alias, 1 drivers
L_000001f30af3f5e0 .part L_000001f30af43960, 1, 1;
LS_000001f30af3fe00_0_0 .concat [ 1 1 1 1], L_000001f30afaacf0, L_000001f30afaacf0, L_000001f30afaacf0, L_000001f30afaacf0;
LS_000001f30af3fe00_0_4 .concat [ 1 1 1 1], L_000001f30afaacf0, L_000001f30afaacf0, L_000001f30afaacf0, L_000001f30afaacf0;
LS_000001f30af3fe00_0_8 .concat [ 1 1 1 1], L_000001f30afaacf0, L_000001f30afaacf0, L_000001f30afaacf0, L_000001f30afaacf0;
LS_000001f30af3fe00_0_12 .concat [ 1 1 1 1], L_000001f30afaacf0, L_000001f30afaacf0, L_000001f30afaacf0, L_000001f30afaacf0;
LS_000001f30af3fe00_0_16 .concat [ 1 1 1 1], L_000001f30afaacf0, L_000001f30afaacf0, L_000001f30afaacf0, L_000001f30afaacf0;
LS_000001f30af3fe00_0_20 .concat [ 1 1 1 1], L_000001f30afaacf0, L_000001f30afaacf0, L_000001f30afaacf0, L_000001f30afaacf0;
LS_000001f30af3fe00_0_24 .concat [ 1 1 1 1], L_000001f30afaacf0, L_000001f30afaacf0, L_000001f30afaacf0, L_000001f30afaacf0;
LS_000001f30af3fe00_0_28 .concat [ 1 1 1 1], L_000001f30afaacf0, L_000001f30afaacf0, L_000001f30afaacf0, L_000001f30afaacf0;
LS_000001f30af3fe00_1_0 .concat [ 4 4 4 4], LS_000001f30af3fe00_0_0, LS_000001f30af3fe00_0_4, LS_000001f30af3fe00_0_8, LS_000001f30af3fe00_0_12;
LS_000001f30af3fe00_1_4 .concat [ 4 4 4 4], LS_000001f30af3fe00_0_16, LS_000001f30af3fe00_0_20, LS_000001f30af3fe00_0_24, LS_000001f30af3fe00_0_28;
L_000001f30af3fe00 .concat [ 16 16 0 0], LS_000001f30af3fe00_1_0, LS_000001f30af3fe00_1_4;
L_000001f30af3f9a0 .part L_000001f30af43960, 0, 1;
LS_000001f30af3fea0_0_0 .concat [ 1 1 1 1], L_000001f30afab8c0, L_000001f30afab8c0, L_000001f30afab8c0, L_000001f30afab8c0;
LS_000001f30af3fea0_0_4 .concat [ 1 1 1 1], L_000001f30afab8c0, L_000001f30afab8c0, L_000001f30afab8c0, L_000001f30afab8c0;
LS_000001f30af3fea0_0_8 .concat [ 1 1 1 1], L_000001f30afab8c0, L_000001f30afab8c0, L_000001f30afab8c0, L_000001f30afab8c0;
LS_000001f30af3fea0_0_12 .concat [ 1 1 1 1], L_000001f30afab8c0, L_000001f30afab8c0, L_000001f30afab8c0, L_000001f30afab8c0;
LS_000001f30af3fea0_0_16 .concat [ 1 1 1 1], L_000001f30afab8c0, L_000001f30afab8c0, L_000001f30afab8c0, L_000001f30afab8c0;
LS_000001f30af3fea0_0_20 .concat [ 1 1 1 1], L_000001f30afab8c0, L_000001f30afab8c0, L_000001f30afab8c0, L_000001f30afab8c0;
LS_000001f30af3fea0_0_24 .concat [ 1 1 1 1], L_000001f30afab8c0, L_000001f30afab8c0, L_000001f30afab8c0, L_000001f30afab8c0;
LS_000001f30af3fea0_0_28 .concat [ 1 1 1 1], L_000001f30afab8c0, L_000001f30afab8c0, L_000001f30afab8c0, L_000001f30afab8c0;
LS_000001f30af3fea0_1_0 .concat [ 4 4 4 4], LS_000001f30af3fea0_0_0, LS_000001f30af3fea0_0_4, LS_000001f30af3fea0_0_8, LS_000001f30af3fea0_0_12;
LS_000001f30af3fea0_1_4 .concat [ 4 4 4 4], LS_000001f30af3fea0_0_16, LS_000001f30af3fea0_0_20, LS_000001f30af3fea0_0_24, LS_000001f30af3fea0_0_28;
L_000001f30af3fea0 .concat [ 16 16 0 0], LS_000001f30af3fea0_1_0, LS_000001f30af3fea0_1_4;
L_000001f30af3f2c0 .part L_000001f30af43960, 1, 1;
LS_000001f30af40760_0_0 .concat [ 1 1 1 1], L_000001f30afab690, L_000001f30afab690, L_000001f30afab690, L_000001f30afab690;
LS_000001f30af40760_0_4 .concat [ 1 1 1 1], L_000001f30afab690, L_000001f30afab690, L_000001f30afab690, L_000001f30afab690;
LS_000001f30af40760_0_8 .concat [ 1 1 1 1], L_000001f30afab690, L_000001f30afab690, L_000001f30afab690, L_000001f30afab690;
LS_000001f30af40760_0_12 .concat [ 1 1 1 1], L_000001f30afab690, L_000001f30afab690, L_000001f30afab690, L_000001f30afab690;
LS_000001f30af40760_0_16 .concat [ 1 1 1 1], L_000001f30afab690, L_000001f30afab690, L_000001f30afab690, L_000001f30afab690;
LS_000001f30af40760_0_20 .concat [ 1 1 1 1], L_000001f30afab690, L_000001f30afab690, L_000001f30afab690, L_000001f30afab690;
LS_000001f30af40760_0_24 .concat [ 1 1 1 1], L_000001f30afab690, L_000001f30afab690, L_000001f30afab690, L_000001f30afab690;
LS_000001f30af40760_0_28 .concat [ 1 1 1 1], L_000001f30afab690, L_000001f30afab690, L_000001f30afab690, L_000001f30afab690;
LS_000001f30af40760_1_0 .concat [ 4 4 4 4], LS_000001f30af40760_0_0, LS_000001f30af40760_0_4, LS_000001f30af40760_0_8, LS_000001f30af40760_0_12;
LS_000001f30af40760_1_4 .concat [ 4 4 4 4], LS_000001f30af40760_0_16, LS_000001f30af40760_0_20, LS_000001f30af40760_0_24, LS_000001f30af40760_0_28;
L_000001f30af40760 .concat [ 16 16 0 0], LS_000001f30af40760_1_0, LS_000001f30af40760_1_4;
L_000001f30af3eaa0 .part L_000001f30af43960, 0, 1;
LS_000001f30af3eb40_0_0 .concat [ 1 1 1 1], L_000001f30af3eaa0, L_000001f30af3eaa0, L_000001f30af3eaa0, L_000001f30af3eaa0;
LS_000001f30af3eb40_0_4 .concat [ 1 1 1 1], L_000001f30af3eaa0, L_000001f30af3eaa0, L_000001f30af3eaa0, L_000001f30af3eaa0;
LS_000001f30af3eb40_0_8 .concat [ 1 1 1 1], L_000001f30af3eaa0, L_000001f30af3eaa0, L_000001f30af3eaa0, L_000001f30af3eaa0;
LS_000001f30af3eb40_0_12 .concat [ 1 1 1 1], L_000001f30af3eaa0, L_000001f30af3eaa0, L_000001f30af3eaa0, L_000001f30af3eaa0;
LS_000001f30af3eb40_0_16 .concat [ 1 1 1 1], L_000001f30af3eaa0, L_000001f30af3eaa0, L_000001f30af3eaa0, L_000001f30af3eaa0;
LS_000001f30af3eb40_0_20 .concat [ 1 1 1 1], L_000001f30af3eaa0, L_000001f30af3eaa0, L_000001f30af3eaa0, L_000001f30af3eaa0;
LS_000001f30af3eb40_0_24 .concat [ 1 1 1 1], L_000001f30af3eaa0, L_000001f30af3eaa0, L_000001f30af3eaa0, L_000001f30af3eaa0;
LS_000001f30af3eb40_0_28 .concat [ 1 1 1 1], L_000001f30af3eaa0, L_000001f30af3eaa0, L_000001f30af3eaa0, L_000001f30af3eaa0;
LS_000001f30af3eb40_1_0 .concat [ 4 4 4 4], LS_000001f30af3eb40_0_0, LS_000001f30af3eb40_0_4, LS_000001f30af3eb40_0_8, LS_000001f30af3eb40_0_12;
LS_000001f30af3eb40_1_4 .concat [ 4 4 4 4], LS_000001f30af3eb40_0_16, LS_000001f30af3eb40_0_20, LS_000001f30af3eb40_0_24, LS_000001f30af3eb40_0_28;
L_000001f30af3eb40 .concat [ 16 16 0 0], LS_000001f30af3eb40_1_0, LS_000001f30af3eb40_1_4;
L_000001f30af3f720 .part L_000001f30af43960, 1, 1;
LS_000001f30af40b20_0_0 .concat [ 1 1 1 1], L_000001f30af3f720, L_000001f30af3f720, L_000001f30af3f720, L_000001f30af3f720;
LS_000001f30af40b20_0_4 .concat [ 1 1 1 1], L_000001f30af3f720, L_000001f30af3f720, L_000001f30af3f720, L_000001f30af3f720;
LS_000001f30af40b20_0_8 .concat [ 1 1 1 1], L_000001f30af3f720, L_000001f30af3f720, L_000001f30af3f720, L_000001f30af3f720;
LS_000001f30af40b20_0_12 .concat [ 1 1 1 1], L_000001f30af3f720, L_000001f30af3f720, L_000001f30af3f720, L_000001f30af3f720;
LS_000001f30af40b20_0_16 .concat [ 1 1 1 1], L_000001f30af3f720, L_000001f30af3f720, L_000001f30af3f720, L_000001f30af3f720;
LS_000001f30af40b20_0_20 .concat [ 1 1 1 1], L_000001f30af3f720, L_000001f30af3f720, L_000001f30af3f720, L_000001f30af3f720;
LS_000001f30af40b20_0_24 .concat [ 1 1 1 1], L_000001f30af3f720, L_000001f30af3f720, L_000001f30af3f720, L_000001f30af3f720;
LS_000001f30af40b20_0_28 .concat [ 1 1 1 1], L_000001f30af3f720, L_000001f30af3f720, L_000001f30af3f720, L_000001f30af3f720;
LS_000001f30af40b20_1_0 .concat [ 4 4 4 4], LS_000001f30af40b20_0_0, LS_000001f30af40b20_0_4, LS_000001f30af40b20_0_8, LS_000001f30af40b20_0_12;
LS_000001f30af40b20_1_4 .concat [ 4 4 4 4], LS_000001f30af40b20_0_16, LS_000001f30af40b20_0_20, LS_000001f30af40b20_0_24, LS_000001f30af40b20_0_28;
L_000001f30af40b20 .concat [ 16 16 0 0], LS_000001f30af40b20_1_0, LS_000001f30af40b20_1_4;
L_000001f30af40940 .part L_000001f30af43960, 0, 1;
LS_000001f30af3f7c0_0_0 .concat [ 1 1 1 1], L_000001f30afaa970, L_000001f30afaa970, L_000001f30afaa970, L_000001f30afaa970;
LS_000001f30af3f7c0_0_4 .concat [ 1 1 1 1], L_000001f30afaa970, L_000001f30afaa970, L_000001f30afaa970, L_000001f30afaa970;
LS_000001f30af3f7c0_0_8 .concat [ 1 1 1 1], L_000001f30afaa970, L_000001f30afaa970, L_000001f30afaa970, L_000001f30afaa970;
LS_000001f30af3f7c0_0_12 .concat [ 1 1 1 1], L_000001f30afaa970, L_000001f30afaa970, L_000001f30afaa970, L_000001f30afaa970;
LS_000001f30af3f7c0_0_16 .concat [ 1 1 1 1], L_000001f30afaa970, L_000001f30afaa970, L_000001f30afaa970, L_000001f30afaa970;
LS_000001f30af3f7c0_0_20 .concat [ 1 1 1 1], L_000001f30afaa970, L_000001f30afaa970, L_000001f30afaa970, L_000001f30afaa970;
LS_000001f30af3f7c0_0_24 .concat [ 1 1 1 1], L_000001f30afaa970, L_000001f30afaa970, L_000001f30afaa970, L_000001f30afaa970;
LS_000001f30af3f7c0_0_28 .concat [ 1 1 1 1], L_000001f30afaa970, L_000001f30afaa970, L_000001f30afaa970, L_000001f30afaa970;
LS_000001f30af3f7c0_1_0 .concat [ 4 4 4 4], LS_000001f30af3f7c0_0_0, LS_000001f30af3f7c0_0_4, LS_000001f30af3f7c0_0_8, LS_000001f30af3f7c0_0_12;
LS_000001f30af3f7c0_1_4 .concat [ 4 4 4 4], LS_000001f30af3f7c0_0_16, LS_000001f30af3f7c0_0_20, LS_000001f30af3f7c0_0_24, LS_000001f30af3f7c0_0_28;
L_000001f30af3f7c0 .concat [ 16 16 0 0], LS_000001f30af3f7c0_1_0, LS_000001f30af3f7c0_1_4;
L_000001f30af3e6e0 .part L_000001f30af43960, 1, 1;
LS_000001f30af40800_0_0 .concat [ 1 1 1 1], L_000001f30af3e6e0, L_000001f30af3e6e0, L_000001f30af3e6e0, L_000001f30af3e6e0;
LS_000001f30af40800_0_4 .concat [ 1 1 1 1], L_000001f30af3e6e0, L_000001f30af3e6e0, L_000001f30af3e6e0, L_000001f30af3e6e0;
LS_000001f30af40800_0_8 .concat [ 1 1 1 1], L_000001f30af3e6e0, L_000001f30af3e6e0, L_000001f30af3e6e0, L_000001f30af3e6e0;
LS_000001f30af40800_0_12 .concat [ 1 1 1 1], L_000001f30af3e6e0, L_000001f30af3e6e0, L_000001f30af3e6e0, L_000001f30af3e6e0;
LS_000001f30af40800_0_16 .concat [ 1 1 1 1], L_000001f30af3e6e0, L_000001f30af3e6e0, L_000001f30af3e6e0, L_000001f30af3e6e0;
LS_000001f30af40800_0_20 .concat [ 1 1 1 1], L_000001f30af3e6e0, L_000001f30af3e6e0, L_000001f30af3e6e0, L_000001f30af3e6e0;
LS_000001f30af40800_0_24 .concat [ 1 1 1 1], L_000001f30af3e6e0, L_000001f30af3e6e0, L_000001f30af3e6e0, L_000001f30af3e6e0;
LS_000001f30af40800_0_28 .concat [ 1 1 1 1], L_000001f30af3e6e0, L_000001f30af3e6e0, L_000001f30af3e6e0, L_000001f30af3e6e0;
LS_000001f30af40800_1_0 .concat [ 4 4 4 4], LS_000001f30af40800_0_0, LS_000001f30af40800_0_4, LS_000001f30af40800_0_8, LS_000001f30af40800_0_12;
LS_000001f30af40800_1_4 .concat [ 4 4 4 4], LS_000001f30af40800_0_16, LS_000001f30af40800_0_20, LS_000001f30af40800_0_24, LS_000001f30af40800_0_28;
L_000001f30af40800 .concat [ 16 16 0 0], LS_000001f30af40800_1_0, LS_000001f30af40800_1_4;
L_000001f30af406c0 .part L_000001f30af43960, 0, 1;
LS_000001f30af3f860_0_0 .concat [ 1 1 1 1], L_000001f30af406c0, L_000001f30af406c0, L_000001f30af406c0, L_000001f30af406c0;
LS_000001f30af3f860_0_4 .concat [ 1 1 1 1], L_000001f30af406c0, L_000001f30af406c0, L_000001f30af406c0, L_000001f30af406c0;
LS_000001f30af3f860_0_8 .concat [ 1 1 1 1], L_000001f30af406c0, L_000001f30af406c0, L_000001f30af406c0, L_000001f30af406c0;
LS_000001f30af3f860_0_12 .concat [ 1 1 1 1], L_000001f30af406c0, L_000001f30af406c0, L_000001f30af406c0, L_000001f30af406c0;
LS_000001f30af3f860_0_16 .concat [ 1 1 1 1], L_000001f30af406c0, L_000001f30af406c0, L_000001f30af406c0, L_000001f30af406c0;
LS_000001f30af3f860_0_20 .concat [ 1 1 1 1], L_000001f30af406c0, L_000001f30af406c0, L_000001f30af406c0, L_000001f30af406c0;
LS_000001f30af3f860_0_24 .concat [ 1 1 1 1], L_000001f30af406c0, L_000001f30af406c0, L_000001f30af406c0, L_000001f30af406c0;
LS_000001f30af3f860_0_28 .concat [ 1 1 1 1], L_000001f30af406c0, L_000001f30af406c0, L_000001f30af406c0, L_000001f30af406c0;
LS_000001f30af3f860_1_0 .concat [ 4 4 4 4], LS_000001f30af3f860_0_0, LS_000001f30af3f860_0_4, LS_000001f30af3f860_0_8, LS_000001f30af3f860_0_12;
LS_000001f30af3f860_1_4 .concat [ 4 4 4 4], LS_000001f30af3f860_0_16, LS_000001f30af3f860_0_20, LS_000001f30af3f860_0_24, LS_000001f30af3f860_0_28;
L_000001f30af3f860 .concat [ 16 16 0 0], LS_000001f30af3f860_1_0, LS_000001f30af3f860_1_4;
S_000001f30af06530 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001f30af05ef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001f30afab150 .functor AND 32, L_000001f30af3fe00, L_000001f30af3fea0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001f30af07e60_0 .net "in1", 31 0, L_000001f30af3fe00;  1 drivers
v000001f30af069c0_0 .net "in2", 31 0, L_000001f30af3fea0;  1 drivers
v000001f30af08680_0 .net "out", 31 0, L_000001f30afab150;  alias, 1 drivers
S_000001f30af06080 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001f30af05ef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001f30afaaba0 .functor AND 32, L_000001f30af40760, L_000001f30af3eb40, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001f30af07fa0_0 .net "in1", 31 0, L_000001f30af40760;  1 drivers
v000001f30af08220_0 .net "in2", 31 0, L_000001f30af3eb40;  1 drivers
v000001f30af08720_0 .net "out", 31 0, L_000001f30afaaba0;  alias, 1 drivers
S_000001f30af05720 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001f30af05ef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001f30afaad60 .functor AND 32, L_000001f30af40b20, L_000001f30af3f7c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001f30af07640_0 .net "in1", 31 0, L_000001f30af40b20;  1 drivers
v000001f30af06a60_0 .net "in2", 31 0, L_000001f30af3f7c0;  1 drivers
v000001f30af07820_0 .net "out", 31 0, L_000001f30afaad60;  alias, 1 drivers
S_000001f30af0bd20 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001f30af05ef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001f30afab1c0 .functor AND 32, L_000001f30af40800, L_000001f30af3f860, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001f30af071e0_0 .net "in1", 31 0, L_000001f30af40800;  1 drivers
v000001f30af082c0_0 .net "in2", 31 0, L_000001f30af3f860;  1 drivers
v000001f30af06d80_0 .net "out", 31 0, L_000001f30afab1c0;  alias, 1 drivers
S_000001f30af0a740 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_000001f30acd9f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_000001f30af10710 .param/l "add" 0 9 6, C4<000000100000>;
P_000001f30af10748 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001f30af10780 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001f30af107b8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001f30af107f0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001f30af10828 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001f30af10860 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001f30af10898 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001f30af108d0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001f30af10908 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001f30af10940 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001f30af10978 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001f30af109b0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001f30af109e8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001f30af10a20 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001f30af10a58 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001f30af10a90 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001f30af10ac8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001f30af10b00 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001f30af10b38 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001f30af10b70 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001f30af10ba8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001f30af10be0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001f30af10c18 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001f30af10c50 .param/l "xori" 0 9 12, C4<001110000000>;
v000001f30af0e100_0 .var "EX1_PC", 31 0;
v000001f30af0e2e0_0 .var "EX1_PFC", 31 0;
v000001f30af0cee0_0 .var "EX1_forward_to_B", 31 0;
v000001f30af0da20_0 .var "EX1_is_beq", 0 0;
v000001f30af0d020_0 .var "EX1_is_bne", 0 0;
v000001f30af0d7a0_0 .var "EX1_is_jal", 0 0;
v000001f30af0e420_0 .var "EX1_is_jr", 0 0;
v000001f30af0d8e0_0 .var "EX1_is_oper2_immed", 0 0;
v000001f30af0eec0_0 .var "EX1_memread", 0 0;
v000001f30af0e380_0 .var "EX1_memwrite", 0 0;
v000001f30af0db60_0 .var "EX1_opcode", 11 0;
v000001f30af0dc00_0 .var "EX1_predicted", 0 0;
v000001f30af0ee20_0 .var "EX1_rd_ind", 4 0;
v000001f30af0e560_0 .var "EX1_rd_indzero", 0 0;
v000001f30af0c8a0_0 .var "EX1_regwrite", 0 0;
v000001f30af0e600_0 .var "EX1_rs1", 31 0;
v000001f30af0cb20_0 .var "EX1_rs1_ind", 4 0;
v000001f30af0c760_0 .var "EX1_rs2", 31 0;
v000001f30af0dd40_0 .var "EX1_rs2_ind", 4 0;
v000001f30af0dca0_0 .net "FLUSH", 0 0, v000001f30af189d0_0;  alias, 1 drivers
v000001f30af0c800_0 .net "ID_PC", 31 0, v000001f30af2c360_0;  alias, 1 drivers
v000001f30af0cbc0_0 .net "ID_PFC_to_EX", 31 0, L_000001f30af3c0c0;  alias, 1 drivers
v000001f30af0d2a0_0 .net "ID_forward_to_B", 31 0, L_000001f30af3e000;  alias, 1 drivers
v000001f30af0df20_0 .net "ID_is_beq", 0 0, L_000001f30af3d560;  alias, 1 drivers
v000001f30af0e060_0 .net "ID_is_bne", 0 0, L_000001f30af3dd80;  alias, 1 drivers
v000001f30af0e6a0_0 .net "ID_is_jal", 0 0, L_000001f30af3c8e0;  alias, 1 drivers
v000001f30af0d200_0 .net "ID_is_jr", 0 0, L_000001f30af3d4c0;  alias, 1 drivers
v000001f30af0e740_0 .net "ID_is_oper2_immed", 0 0, L_000001f30af44110;  alias, 1 drivers
v000001f30af0e7e0_0 .net "ID_memread", 0 0, L_000001f30af3e460;  alias, 1 drivers
v000001f30af0d700_0 .net "ID_memwrite", 0 0, L_000001f30af3e5a0;  alias, 1 drivers
v000001f30af0e920_0 .net "ID_opcode", 11 0, v000001f30af2cb80_0;  alias, 1 drivers
v000001f30af0ea60_0 .net "ID_predicted", 0 0, v000001f30af17170_0;  alias, 1 drivers
v000001f30af0eb00_0 .net "ID_rd_ind", 4 0, v000001f30af2c5e0_0;  alias, 1 drivers
v000001f30af0eba0_0 .net "ID_rd_indzero", 0 0, L_000001f30af3ec80;  1 drivers
v000001f30af0ec40_0 .net "ID_regwrite", 0 0, L_000001f30af3df60;  alias, 1 drivers
v000001f30af0c940_0 .net "ID_rs1", 31 0, v000001f30af12350_0;  alias, 1 drivers
v000001f30af0c9e0_0 .net "ID_rs1_ind", 4 0, v000001f30af2aa60_0;  alias, 1 drivers
v000001f30af0ca80_0 .net "ID_rs2", 31 0, v000001f30af11e50_0;  alias, 1 drivers
v000001f30af0cc60_0 .net "ID_rs2_ind", 4 0, v000001f30af2b0a0_0;  alias, 1 drivers
v000001f30af0d3e0_0 .net "clk", 0 0, L_000001f30af45760;  1 drivers
v000001f30af0cd00_0 .net "rst", 0 0, v000001f30af41b60_0;  alias, 1 drivers
E_000001f30ae9bc10 .event posedge, v000001f30aeffd40_0, v000001f30af0d3e0_0;
S_000001f30af0beb0 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_000001f30acd9f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_000001f30af10c90 .param/l "add" 0 9 6, C4<000000100000>;
P_000001f30af10cc8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001f30af10d00 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001f30af10d38 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001f30af10d70 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001f30af10da8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001f30af10de0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001f30af10e18 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001f30af10e50 .param/l "j" 0 9 19, C4<000010000000>;
P_000001f30af10e88 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001f30af10ec0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001f30af10ef8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001f30af10f30 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001f30af10f68 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001f30af10fa0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001f30af10fd8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001f30af11010 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001f30af11048 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001f30af11080 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001f30af110b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001f30af110f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001f30af11128 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001f30af11160 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001f30af11198 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001f30af111d0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001f30af0cda0_0 .net "EX1_ALU_OPER1", 31 0, L_000001f30af45d80;  alias, 1 drivers
v000001f30af0cf80_0 .net "EX1_ALU_OPER2", 31 0, L_000001f30afabe70;  alias, 1 drivers
v000001f30af0d0c0_0 .net "EX1_PC", 31 0, v000001f30af0e100_0;  alias, 1 drivers
v000001f30af0d160_0 .net "EX1_PFC_to_IF", 31 0, L_000001f30af3f900;  alias, 1 drivers
v000001f30af0faa0_0 .net "EX1_forward_to_B", 31 0, v000001f30af0cee0_0;  alias, 1 drivers
v000001f30af105e0_0 .net "EX1_is_beq", 0 0, v000001f30af0da20_0;  alias, 1 drivers
v000001f30af0f5a0_0 .net "EX1_is_bne", 0 0, v000001f30af0d020_0;  alias, 1 drivers
v000001f30af0f820_0 .net "EX1_is_jal", 0 0, v000001f30af0d7a0_0;  alias, 1 drivers
v000001f30af0f6e0_0 .net "EX1_is_jr", 0 0, v000001f30af0e420_0;  alias, 1 drivers
v000001f30af10040_0 .net "EX1_is_oper2_immed", 0 0, v000001f30af0d8e0_0;  alias, 1 drivers
v000001f30af0f500_0 .net "EX1_memread", 0 0, v000001f30af0eec0_0;  alias, 1 drivers
v000001f30af0f8c0_0 .net "EX1_memwrite", 0 0, v000001f30af0e380_0;  alias, 1 drivers
v000001f30af0fb40_0 .net "EX1_opcode", 11 0, v000001f30af0db60_0;  alias, 1 drivers
v000001f30af102c0_0 .net "EX1_predicted", 0 0, v000001f30af0dc00_0;  alias, 1 drivers
v000001f30af0fa00_0 .net "EX1_rd_ind", 4 0, v000001f30af0ee20_0;  alias, 1 drivers
v000001f30af0f960_0 .net "EX1_rd_indzero", 0 0, v000001f30af0e560_0;  alias, 1 drivers
v000001f30af10360_0 .net "EX1_regwrite", 0 0, v000001f30af0c8a0_0;  alias, 1 drivers
v000001f30af10540_0 .net "EX1_rs1", 31 0, v000001f30af0e600_0;  alias, 1 drivers
v000001f30af0f280_0 .net "EX1_rs1_ind", 4 0, v000001f30af0cb20_0;  alias, 1 drivers
v000001f30af0f320_0 .net "EX1_rs2_ind", 4 0, v000001f30af0dd40_0;  alias, 1 drivers
v000001f30af0fe60_0 .net "EX1_rs2_out", 31 0, L_000001f30afab7e0;  alias, 1 drivers
v000001f30af0f780_0 .var "EX2_ALU_OPER1", 31 0;
v000001f30af0f000_0 .var "EX2_ALU_OPER2", 31 0;
v000001f30af0fbe0_0 .var "EX2_PC", 31 0;
v000001f30af10220_0 .var "EX2_PFC_to_IF", 31 0;
v000001f30af0fc80_0 .var "EX2_forward_to_B", 31 0;
v000001f30af0f0a0_0 .var "EX2_is_beq", 0 0;
v000001f30af0fd20_0 .var "EX2_is_bne", 0 0;
v000001f30af0fdc0_0 .var "EX2_is_jal", 0 0;
v000001f30af0f1e0_0 .var "EX2_is_jr", 0 0;
v000001f30af0ff00_0 .var "EX2_is_oper2_immed", 0 0;
v000001f30af100e0_0 .var "EX2_memread", 0 0;
v000001f30af0f640_0 .var "EX2_memwrite", 0 0;
v000001f30af0ffa0_0 .var "EX2_opcode", 11 0;
v000001f30af10180_0 .var "EX2_predicted", 0 0;
v000001f30af10400_0 .var "EX2_rd_ind", 4 0;
v000001f30af0f3c0_0 .var "EX2_rd_indzero", 0 0;
v000001f30af0f460_0 .var "EX2_regwrite", 0 0;
v000001f30af104a0_0 .var "EX2_rs1", 31 0;
v000001f30af0f140_0 .var "EX2_rs1_ind", 4 0;
v000001f30af0ef60_0 .var "EX2_rs2_ind", 4 0;
v000001f30af173f0_0 .var "EX2_rs2_out", 31 0;
v000001f30af178f0_0 .net "FLUSH", 0 0, v000001f30af16450_0;  alias, 1 drivers
v000001f30af187f0_0 .net "clk", 0 0, L_000001f30afa9f60;  1 drivers
v000001f30af17490_0 .net "rst", 0 0, v000001f30af41b60_0;  alias, 1 drivers
E_000001f30ae9b7d0 .event posedge, v000001f30aeffd40_0, v000001f30af187f0_0;
S_000001f30af0c4f0 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_000001f30acd9f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_000001f30af19220 .param/l "add" 0 9 6, C4<000000100000>;
P_000001f30af19258 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001f30af19290 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001f30af192c8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001f30af19300 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001f30af19338 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001f30af19370 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001f30af193a8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001f30af193e0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001f30af19418 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001f30af19450 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001f30af19488 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001f30af194c0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001f30af194f8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001f30af19530 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001f30af19568 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001f30af195a0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001f30af195d8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001f30af19610 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001f30af19648 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001f30af19680 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001f30af196b8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001f30af196f0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001f30af19728 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001f30af19760 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001f30af44810 .functor OR 1, L_000001f30af3d560, L_000001f30af3dd80, C4<0>, C4<0>;
L_000001f30af450d0 .functor AND 1, L_000001f30af44810, L_000001f30af44570, C4<1>, C4<1>;
L_000001f30af453e0 .functor OR 1, L_000001f30af3d560, L_000001f30af3dd80, C4<0>, C4<0>;
L_000001f30af455a0 .functor AND 1, L_000001f30af453e0, L_000001f30af44570, C4<1>, C4<1>;
L_000001f30af43fc0 .functor OR 1, L_000001f30af3d560, L_000001f30af3dd80, C4<0>, C4<0>;
L_000001f30af43f50 .functor AND 1, L_000001f30af43fc0, v000001f30af17170_0, C4<1>, C4<1>;
v000001f30af14830_0 .net "EX1_memread", 0 0, v000001f30af0eec0_0;  alias, 1 drivers
v000001f30af15050_0 .net "EX1_opcode", 11 0, v000001f30af0db60_0;  alias, 1 drivers
v000001f30af14510_0 .net "EX1_rd_ind", 4 0, v000001f30af0ee20_0;  alias, 1 drivers
v000001f30af15870_0 .net "EX1_rd_indzero", 0 0, v000001f30af0e560_0;  alias, 1 drivers
v000001f30af15230_0 .net "EX2_memread", 0 0, v000001f30af100e0_0;  alias, 1 drivers
v000001f30af15190_0 .net "EX2_opcode", 11 0, v000001f30af0ffa0_0;  alias, 1 drivers
v000001f30af13f70_0 .net "EX2_rd_ind", 4 0, v000001f30af10400_0;  alias, 1 drivers
v000001f30af14b50_0 .net "EX2_rd_indzero", 0 0, v000001f30af0f3c0_0;  alias, 1 drivers
v000001f30af15910_0 .net "ID_EX1_flush", 0 0, v000001f30af189d0_0;  alias, 1 drivers
v000001f30af13c50_0 .net "ID_EX2_flush", 0 0, v000001f30af16450_0;  alias, 1 drivers
v000001f30af13b10_0 .net "ID_is_beq", 0 0, L_000001f30af3d560;  alias, 1 drivers
v000001f30af14dd0_0 .net "ID_is_bne", 0 0, L_000001f30af3dd80;  alias, 1 drivers
v000001f30af159b0_0 .net "ID_is_j", 0 0, L_000001f30af3dba0;  alias, 1 drivers
v000001f30af140b0_0 .net "ID_is_jal", 0 0, L_000001f30af3c8e0;  alias, 1 drivers
v000001f30af14010_0 .net "ID_is_jr", 0 0, L_000001f30af3d4c0;  alias, 1 drivers
v000001f30af15d70_0 .net "ID_opcode", 11 0, v000001f30af2cb80_0;  alias, 1 drivers
v000001f30af14c90_0 .net "ID_rs1_ind", 4 0, v000001f30af2aa60_0;  alias, 1 drivers
v000001f30af15e10_0 .net "ID_rs2_ind", 4 0, v000001f30af2b0a0_0;  alias, 1 drivers
v000001f30af14470_0 .net "IF_ID_flush", 0 0, v000001f30af18a70_0;  alias, 1 drivers
v000001f30af152d0_0 .net "IF_ID_write", 0 0, v000001f30af190b0_0;  alias, 1 drivers
v000001f30af14650_0 .net "PC_src", 2 0, L_000001f30af3d240;  alias, 1 drivers
v000001f30af14ab0_0 .net "PFC_to_EX", 31 0, L_000001f30af3c0c0;  alias, 1 drivers
v000001f30af14d30_0 .net "PFC_to_IF", 31 0, L_000001f30af3e280;  alias, 1 drivers
v000001f30af15b90_0 .net "WB_rd_ind", 4 0, v000001f30af263c0_0;  alias, 1 drivers
v000001f30af13ed0_0 .net "Wrong_prediction", 0 0, L_000001f30afab540;  alias, 1 drivers
v000001f30af14150_0 .net *"_ivl_11", 0 0, L_000001f30af455a0;  1 drivers
v000001f30af14790_0 .net *"_ivl_13", 9 0, L_000001f30af3cb60;  1 drivers
v000001f30af14290_0 .net *"_ivl_15", 9 0, L_000001f30af3cca0;  1 drivers
v000001f30af15410_0 .net *"_ivl_16", 9 0, L_000001f30af3cd40;  1 drivers
v000001f30af15a50_0 .net *"_ivl_19", 9 0, L_000001f30af3d920;  1 drivers
v000001f30af161d0_0 .net *"_ivl_20", 9 0, L_000001f30af3db00;  1 drivers
v000001f30af15af0_0 .net *"_ivl_25", 0 0, L_000001f30af43fc0;  1 drivers
v000001f30af13cf0_0 .net *"_ivl_27", 0 0, L_000001f30af43f50;  1 drivers
v000001f30af141f0_0 .net *"_ivl_29", 9 0, L_000001f30af3e140;  1 drivers
v000001f30af15370_0 .net *"_ivl_3", 0 0, L_000001f30af44810;  1 drivers
L_000001f30af601f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v000001f30af15730_0 .net/2u *"_ivl_30", 9 0, L_000001f30af601f0;  1 drivers
v000001f30af143d0_0 .net *"_ivl_32", 9 0, L_000001f30af3d600;  1 drivers
v000001f30af15c30_0 .net *"_ivl_35", 9 0, L_000001f30af3c020;  1 drivers
v000001f30af13bb0_0 .net *"_ivl_37", 9 0, L_000001f30af3cc00;  1 drivers
v000001f30af15eb0_0 .net *"_ivl_38", 9 0, L_000001f30af3cde0;  1 drivers
v000001f30af15cd0_0 .net *"_ivl_40", 9 0, L_000001f30af3ce80;  1 drivers
L_000001f30af60238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f30af14330_0 .net/2s *"_ivl_45", 21 0, L_000001f30af60238;  1 drivers
L_000001f30af60280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f30af13d90_0 .net/2s *"_ivl_50", 21 0, L_000001f30af60280;  1 drivers
v000001f30af15f50_0 .net *"_ivl_9", 0 0, L_000001f30af453e0;  1 drivers
v000001f30af148d0_0 .net "clk", 0 0, L_000001f30ae7b6d0;  alias, 1 drivers
v000001f30af13e30_0 .net "forward_to_B", 31 0, L_000001f30af3e000;  alias, 1 drivers
v000001f30af146f0_0 .net "imm", 31 0, v000001f30af13930_0;  1 drivers
v000001f30af157d0_0 .net "inst", 31 0, v000001f30af15690_0;  alias, 1 drivers
v000001f30af145b0_0 .net "is_branch_and_taken", 0 0, L_000001f30af450d0;  alias, 1 drivers
v000001f30af14970_0 .net "is_oper2_immed", 0 0, L_000001f30af44110;  alias, 1 drivers
v000001f30af14a10_0 .net "mem_read", 0 0, L_000001f30af3e460;  alias, 1 drivers
v000001f30af15ff0_0 .net "mem_write", 0 0, L_000001f30af3e5a0;  alias, 1 drivers
v000001f30af16090_0 .net "pc", 31 0, v000001f30af2c360_0;  alias, 1 drivers
v000001f30af16130_0 .net "pc_write", 0 0, v000001f30af18b10_0;  alias, 1 drivers
v000001f30af13a70_0 .net "predicted", 0 0, L_000001f30af44570;  1 drivers
v000001f30af14bf0_0 .net "predicted_to_EX", 0 0, v000001f30af17170_0;  alias, 1 drivers
v000001f30af14e70_0 .net "reg_write", 0 0, L_000001f30af3df60;  alias, 1 drivers
v000001f30af150f0_0 .net "reg_write_from_wb", 0 0, v000001f30af26500_0;  alias, 1 drivers
v000001f30af14f10_0 .net "rs1", 31 0, v000001f30af12350_0;  alias, 1 drivers
v000001f30af15550_0 .net "rs2", 31 0, v000001f30af11e50_0;  alias, 1 drivers
v000001f30af14fb0_0 .net "rst", 0 0, v000001f30af41b60_0;  alias, 1 drivers
v000001f30af155f0_0 .net "wr_reg_data", 31 0, L_000001f30afab070;  alias, 1 drivers
L_000001f30af3e000 .functor MUXZ 32, v000001f30af11e50_0, v000001f30af13930_0, L_000001f30af44110, C4<>;
L_000001f30af3cb60 .part v000001f30af2c360_0, 0, 10;
L_000001f30af3cca0 .part v000001f30af15690_0, 0, 10;
L_000001f30af3cd40 .arith/sum 10, L_000001f30af3cb60, L_000001f30af3cca0;
L_000001f30af3d920 .part v000001f30af15690_0, 0, 10;
L_000001f30af3db00 .functor MUXZ 10, L_000001f30af3d920, L_000001f30af3cd40, L_000001f30af455a0, C4<>;
L_000001f30af3e140 .part v000001f30af2c360_0, 0, 10;
L_000001f30af3d600 .arith/sum 10, L_000001f30af3e140, L_000001f30af601f0;
L_000001f30af3c020 .part v000001f30af2c360_0, 0, 10;
L_000001f30af3cc00 .part v000001f30af15690_0, 0, 10;
L_000001f30af3cde0 .arith/sum 10, L_000001f30af3c020, L_000001f30af3cc00;
L_000001f30af3ce80 .functor MUXZ 10, L_000001f30af3cde0, L_000001f30af3d600, L_000001f30af43f50, C4<>;
L_000001f30af3e280 .concat8 [ 10 22 0 0], L_000001f30af3db00, L_000001f30af60238;
L_000001f30af3c0c0 .concat8 [ 10 22 0 0], L_000001f30af3ce80, L_000001f30af60280;
S_000001f30af0c040 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_000001f30af0c4f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_000001f30af197a0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001f30af197d8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001f30af19810 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001f30af19848 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001f30af19880 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001f30af198b8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001f30af198f0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001f30af19928 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001f30af19960 .param/l "j" 0 9 19, C4<000010000000>;
P_000001f30af19998 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001f30af199d0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001f30af19a08 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001f30af19a40 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001f30af19a78 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001f30af19ab0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001f30af19ae8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001f30af19b20 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001f30af19b58 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001f30af19b90 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001f30af19bc8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001f30af19c00 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001f30af19c38 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001f30af19c70 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001f30af19ca8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001f30af19ce0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001f30af45a70 .functor OR 1, L_000001f30af44570, L_000001f30af3dec0, C4<0>, C4<0>;
L_000001f30af457d0 .functor OR 1, L_000001f30af45a70, L_000001f30af3cf20, C4<0>, C4<0>;
v000001f30af17e90_0 .net "EX1_opcode", 11 0, v000001f30af0db60_0;  alias, 1 drivers
v000001f30af18070_0 .net "EX2_opcode", 11 0, v000001f30af0ffa0_0;  alias, 1 drivers
v000001f30af16630_0 .net "ID_opcode", 11 0, v000001f30af2cb80_0;  alias, 1 drivers
v000001f30af16270_0 .net "PC_src", 2 0, L_000001f30af3d240;  alias, 1 drivers
v000001f30af17850_0 .net "Wrong_prediction", 0 0, L_000001f30afab540;  alias, 1 drivers
L_000001f30af603e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v000001f30af172b0_0 .net/2u *"_ivl_0", 2 0, L_000001f30af603e8;  1 drivers
v000001f30af17710_0 .net *"_ivl_10", 0 0, L_000001f30af3c700;  1 drivers
L_000001f30af60508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v000001f30af166d0_0 .net/2u *"_ivl_12", 2 0, L_000001f30af60508;  1 drivers
L_000001f30af60550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001f30af16e50_0 .net/2u *"_ivl_14", 11 0, L_000001f30af60550;  1 drivers
v000001f30af17350_0 .net *"_ivl_16", 0 0, L_000001f30af3dec0;  1 drivers
v000001f30af16d10_0 .net *"_ivl_19", 0 0, L_000001f30af45a70;  1 drivers
L_000001f30af60430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v000001f30af17c10_0 .net/2u *"_ivl_2", 11 0, L_000001f30af60430;  1 drivers
L_000001f30af60598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001f30af177b0_0 .net/2u *"_ivl_20", 11 0, L_000001f30af60598;  1 drivers
v000001f30af16310_0 .net *"_ivl_22", 0 0, L_000001f30af3cf20;  1 drivers
v000001f30af18430_0 .net *"_ivl_25", 0 0, L_000001f30af457d0;  1 drivers
L_000001f30af605e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000001f30af17cb0_0 .net/2u *"_ivl_26", 2 0, L_000001f30af605e0;  1 drivers
L_000001f30af60628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001f30af17d50_0 .net/2u *"_ivl_28", 2 0, L_000001f30af60628;  1 drivers
v000001f30af17df0_0 .net *"_ivl_30", 2 0, L_000001f30af3d9c0;  1 drivers
v000001f30af168b0_0 .net *"_ivl_32", 2 0, L_000001f30af3c340;  1 drivers
v000001f30af16950_0 .net *"_ivl_34", 2 0, L_000001f30af3cfc0;  1 drivers
v000001f30af17f30_0 .net *"_ivl_4", 0 0, L_000001f30af3c2a0;  1 drivers
L_000001f30af60478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000001f30af184d0_0 .net/2u *"_ivl_6", 2 0, L_000001f30af60478;  1 drivers
L_000001f30af604c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001f30af18890_0 .net/2u *"_ivl_8", 11 0, L_000001f30af604c0;  1 drivers
v000001f30af16ef0_0 .net "clk", 0 0, L_000001f30ae7b6d0;  alias, 1 drivers
v000001f30af18110_0 .net "predicted", 0 0, L_000001f30af44570;  alias, 1 drivers
v000001f30af182f0_0 .net "predicted_to_EX", 0 0, v000001f30af17170_0;  alias, 1 drivers
v000001f30af18570_0 .net "rst", 0 0, v000001f30af41b60_0;  alias, 1 drivers
v000001f30af181b0_0 .net "state", 1 0, v000001f30af17210_0;  1 drivers
L_000001f30af3c2a0 .cmp/eq 12, v000001f30af2cb80_0, L_000001f30af60430;
L_000001f30af3c700 .cmp/eq 12, v000001f30af0db60_0, L_000001f30af604c0;
L_000001f30af3dec0 .cmp/eq 12, v000001f30af2cb80_0, L_000001f30af60550;
L_000001f30af3cf20 .cmp/eq 12, v000001f30af2cb80_0, L_000001f30af60598;
L_000001f30af3d9c0 .functor MUXZ 3, L_000001f30af60628, L_000001f30af605e0, L_000001f30af457d0, C4<>;
L_000001f30af3c340 .functor MUXZ 3, L_000001f30af3d9c0, L_000001f30af60508, L_000001f30af3c700, C4<>;
L_000001f30af3cfc0 .functor MUXZ 3, L_000001f30af3c340, L_000001f30af60478, L_000001f30af3c2a0, C4<>;
L_000001f30af3d240 .functor MUXZ 3, L_000001f30af3cfc0, L_000001f30af603e8, L_000001f30afab540, C4<>;
S_000001f30af0a8d0 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_000001f30af0c040;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_000001f30af19d20 .param/l "add" 0 9 6, C4<000000100000>;
P_000001f30af19d58 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001f30af19d90 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001f30af19dc8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001f30af19e00 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001f30af19e38 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001f30af19e70 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001f30af19ea8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001f30af19ee0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001f30af19f18 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001f30af19f50 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001f30af19f88 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001f30af19fc0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001f30af19ff8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001f30af1a030 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001f30af1a068 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001f30af1a0a0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001f30af1a0d8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001f30af1a110 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001f30af1a148 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001f30af1a180 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001f30af1a1b8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001f30af1a1f0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001f30af1a228 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001f30af1a260 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001f30af44030 .functor OR 1, L_000001f30af3e640, L_000001f30af3d7e0, C4<0>, C4<0>;
L_000001f30af45220 .functor OR 1, L_000001f30af3c5c0, L_000001f30af3bee0, C4<0>, C4<0>;
L_000001f30af45300 .functor AND 1, L_000001f30af44030, L_000001f30af45220, C4<1>, C4<1>;
L_000001f30af454c0 .functor NOT 1, L_000001f30af45300, C4<0>, C4<0>, C4<0>;
L_000001f30af45530 .functor OR 1, v000001f30af41b60_0, L_000001f30af454c0, C4<0>, C4<0>;
L_000001f30af44570 .functor NOT 1, L_000001f30af45530, C4<0>, C4<0>, C4<0>;
v000001f30af17530_0 .net "EX_opcode", 11 0, v000001f30af0ffa0_0;  alias, 1 drivers
v000001f30af169f0_0 .net "ID_opcode", 11 0, v000001f30af2cb80_0;  alias, 1 drivers
v000001f30af17670_0 .net "Wrong_prediction", 0 0, L_000001f30afab540;  alias, 1 drivers
L_000001f30af602c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001f30af17990_0 .net/2u *"_ivl_0", 11 0, L_000001f30af602c8;  1 drivers
L_000001f30af60358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001f30af17b70_0 .net/2u *"_ivl_10", 1 0, L_000001f30af60358;  1 drivers
v000001f30af18390_0 .net *"_ivl_12", 0 0, L_000001f30af3c5c0;  1 drivers
L_000001f30af603a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000001f30af16a90_0 .net/2u *"_ivl_14", 1 0, L_000001f30af603a0;  1 drivers
v000001f30af16810_0 .net *"_ivl_16", 0 0, L_000001f30af3bee0;  1 drivers
v000001f30af16f90_0 .net *"_ivl_19", 0 0, L_000001f30af45220;  1 drivers
v000001f30af16b30_0 .net *"_ivl_2", 0 0, L_000001f30af3e640;  1 drivers
v000001f30af17a30_0 .net *"_ivl_21", 0 0, L_000001f30af45300;  1 drivers
v000001f30af170d0_0 .net *"_ivl_22", 0 0, L_000001f30af454c0;  1 drivers
v000001f30af17fd0_0 .net *"_ivl_25", 0 0, L_000001f30af45530;  1 drivers
L_000001f30af60310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001f30af16db0_0 .net/2u *"_ivl_4", 11 0, L_000001f30af60310;  1 drivers
v000001f30af17ad0_0 .net *"_ivl_6", 0 0, L_000001f30af3d7e0;  1 drivers
v000001f30af16c70_0 .net *"_ivl_9", 0 0, L_000001f30af44030;  1 drivers
v000001f30af163b0_0 .net "clk", 0 0, L_000001f30ae7b6d0;  alias, 1 drivers
v000001f30af17030_0 .net "predicted", 0 0, L_000001f30af44570;  alias, 1 drivers
v000001f30af17170_0 .var "predicted_to_EX", 0 0;
v000001f30af16bd0_0 .net "rst", 0 0, v000001f30af41b60_0;  alias, 1 drivers
v000001f30af17210_0 .var "state", 1 0;
E_000001f30ae9c3d0 .event posedge, v000001f30af163b0_0, v000001f30aeffd40_0;
L_000001f30af3e640 .cmp/eq 12, v000001f30af2cb80_0, L_000001f30af602c8;
L_000001f30af3d7e0 .cmp/eq 12, v000001f30af2cb80_0, L_000001f30af60310;
L_000001f30af3c5c0 .cmp/eq 2, v000001f30af17210_0, L_000001f30af60358;
L_000001f30af3bee0 .cmp/eq 2, v000001f30af17210_0, L_000001f30af603a0;
S_000001f30af0c1d0 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_000001f30af0c4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_000001f30af1c2b0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001f30af1c2e8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001f30af1c320 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001f30af1c358 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001f30af1c390 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001f30af1c3c8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001f30af1c400 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001f30af1c438 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001f30af1c470 .param/l "j" 0 9 19, C4<000010000000>;
P_000001f30af1c4a8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001f30af1c4e0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001f30af1c518 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001f30af1c550 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001f30af1c588 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001f30af1c5c0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001f30af1c5f8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001f30af1c630 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001f30af1c668 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001f30af1c6a0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001f30af1c6d8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001f30af1c710 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001f30af1c748 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001f30af1c780 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001f30af1c7b8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001f30af1c7f0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001f30af18250_0 .net "EX1_memread", 0 0, v000001f30af0eec0_0;  alias, 1 drivers
v000001f30af18930_0 .net "EX1_rd_ind", 4 0, v000001f30af0ee20_0;  alias, 1 drivers
v000001f30af18610_0 .net "EX1_rd_indzero", 0 0, v000001f30af0e560_0;  alias, 1 drivers
v000001f30af186b0_0 .net "EX2_memread", 0 0, v000001f30af100e0_0;  alias, 1 drivers
v000001f30af18750_0 .net "EX2_rd_ind", 4 0, v000001f30af10400_0;  alias, 1 drivers
v000001f30af164f0_0 .net "EX2_rd_indzero", 0 0, v000001f30af0f3c0_0;  alias, 1 drivers
v000001f30af189d0_0 .var "ID_EX1_flush", 0 0;
v000001f30af16450_0 .var "ID_EX2_flush", 0 0;
v000001f30af16590_0 .net "ID_opcode", 11 0, v000001f30af2cb80_0;  alias, 1 drivers
v000001f30af16770_0 .net "ID_rs1_ind", 4 0, v000001f30af2aa60_0;  alias, 1 drivers
v000001f30af19010_0 .net "ID_rs2_ind", 4 0, v000001f30af2b0a0_0;  alias, 1 drivers
v000001f30af190b0_0 .var "IF_ID_Write", 0 0;
v000001f30af18a70_0 .var "IF_ID_flush", 0 0;
v000001f30af18b10_0 .var "PC_Write", 0 0;
v000001f30af19150_0 .net "Wrong_prediction", 0 0, L_000001f30afab540;  alias, 1 drivers
E_000001f30ae9bf50/0 .event anyedge, v000001f30af041b0_0, v000001f30af0eec0_0, v000001f30af0e560_0, v000001f30af0c9e0_0;
E_000001f30ae9bf50/1 .event anyedge, v000001f30af0ee20_0, v000001f30af0cc60_0, v000001f30adfd690_0, v000001f30af0f3c0_0;
E_000001f30ae9bf50/2 .event anyedge, v000001f30aeffde0_0, v000001f30af0e920_0;
E_000001f30ae9bf50 .event/or E_000001f30ae9bf50/0, E_000001f30ae9bf50/1, E_000001f30ae9bf50/2;
S_000001f30af0ad80 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_000001f30af0c4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_000001f30af1c830 .param/l "add" 0 9 6, C4<000000100000>;
P_000001f30af1c868 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001f30af1c8a0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001f30af1c8d8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001f30af1c910 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001f30af1c948 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001f30af1c980 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001f30af1c9b8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001f30af1c9f0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001f30af1ca28 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001f30af1ca60 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001f30af1ca98 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001f30af1cad0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001f30af1cb08 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001f30af1cb40 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001f30af1cb78 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001f30af1cbb0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001f30af1cbe8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001f30af1cc20 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001f30af1cc58 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001f30af1cc90 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001f30af1ccc8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001f30af1cd00 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001f30af1cd38 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001f30af1cd70 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001f30af43ee0 .functor OR 1, L_000001f30af3da60, L_000001f30af3e320, C4<0>, C4<0>;
L_000001f30af44880 .functor OR 1, L_000001f30af43ee0, L_000001f30af3c7a0, C4<0>, C4<0>;
L_000001f30af45610 .functor OR 1, L_000001f30af44880, L_000001f30af3d2e0, C4<0>, C4<0>;
L_000001f30af45680 .functor OR 1, L_000001f30af45610, L_000001f30af3bf80, C4<0>, C4<0>;
L_000001f30af44c70 .functor OR 1, L_000001f30af45680, L_000001f30af3d380, C4<0>, C4<0>;
L_000001f30af445e0 .functor OR 1, L_000001f30af44c70, L_000001f30af3e3c0, C4<0>, C4<0>;
L_000001f30af440a0 .functor OR 1, L_000001f30af445e0, L_000001f30af3d420, C4<0>, C4<0>;
L_000001f30af44110 .functor OR 1, L_000001f30af440a0, L_000001f30af3c840, C4<0>, C4<0>;
L_000001f30af44650 .functor OR 1, L_000001f30af3dc40, L_000001f30af3dce0, C4<0>, C4<0>;
L_000001f30af44c00 .functor OR 1, L_000001f30af44650, L_000001f30af3de20, C4<0>, C4<0>;
L_000001f30af449d0 .functor OR 1, L_000001f30af44c00, L_000001f30af3e500, C4<0>, C4<0>;
L_000001f30af44180 .functor OR 1, L_000001f30af449d0, L_000001f30af3c980, C4<0>, C4<0>;
v000001f30af18bb0_0 .net "ID_opcode", 11 0, v000001f30af2cb80_0;  alias, 1 drivers
L_000001f30af60670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v000001f30af18ed0_0 .net/2u *"_ivl_0", 11 0, L_000001f30af60670;  1 drivers
L_000001f30af60700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v000001f30af18c50_0 .net/2u *"_ivl_10", 11 0, L_000001f30af60700;  1 drivers
L_000001f30af60bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001f30af18cf0_0 .net/2u *"_ivl_102", 11 0, L_000001f30af60bc8;  1 drivers
L_000001f30af60c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001f30af18d90_0 .net/2u *"_ivl_106", 11 0, L_000001f30af60c10;  1 drivers
v000001f30af18f70_0 .net *"_ivl_12", 0 0, L_000001f30af3c7a0;  1 drivers
v000001f30af18e30_0 .net *"_ivl_15", 0 0, L_000001f30af44880;  1 drivers
L_000001f30af60748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v000001f30af13110_0 .net/2u *"_ivl_16", 11 0, L_000001f30af60748;  1 drivers
v000001f30af11450_0 .net *"_ivl_18", 0 0, L_000001f30af3d2e0;  1 drivers
v000001f30af11f90_0 .net *"_ivl_2", 0 0, L_000001f30af3da60;  1 drivers
v000001f30af125d0_0 .net *"_ivl_21", 0 0, L_000001f30af45610;  1 drivers
L_000001f30af60790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001f30af134d0_0 .net/2u *"_ivl_22", 11 0, L_000001f30af60790;  1 drivers
v000001f30af11770_0 .net *"_ivl_24", 0 0, L_000001f30af3bf80;  1 drivers
v000001f30af13570_0 .net *"_ivl_27", 0 0, L_000001f30af45680;  1 drivers
L_000001f30af607d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001f30af12490_0 .net/2u *"_ivl_28", 11 0, L_000001f30af607d8;  1 drivers
v000001f30af13610_0 .net *"_ivl_30", 0 0, L_000001f30af3d380;  1 drivers
v000001f30af11c70_0 .net *"_ivl_33", 0 0, L_000001f30af44c70;  1 drivers
L_000001f30af60820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001f30af123f0_0 .net/2u *"_ivl_34", 11 0, L_000001f30af60820;  1 drivers
v000001f30af128f0_0 .net *"_ivl_36", 0 0, L_000001f30af3e3c0;  1 drivers
v000001f30af137f0_0 .net *"_ivl_39", 0 0, L_000001f30af445e0;  1 drivers
L_000001f30af606b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v000001f30af12530_0 .net/2u *"_ivl_4", 11 0, L_000001f30af606b8;  1 drivers
L_000001f30af60868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v000001f30af13390_0 .net/2u *"_ivl_40", 11 0, L_000001f30af60868;  1 drivers
v000001f30af116d0_0 .net *"_ivl_42", 0 0, L_000001f30af3d420;  1 drivers
v000001f30af11810_0 .net *"_ivl_45", 0 0, L_000001f30af440a0;  1 drivers
L_000001f30af608b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v000001f30af12030_0 .net/2u *"_ivl_46", 11 0, L_000001f30af608b0;  1 drivers
v000001f30af11a90_0 .net *"_ivl_48", 0 0, L_000001f30af3c840;  1 drivers
L_000001f30af608f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001f30af12990_0 .net/2u *"_ivl_52", 11 0, L_000001f30af608f8;  1 drivers
L_000001f30af60940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001f30af119f0_0 .net/2u *"_ivl_56", 11 0, L_000001f30af60940;  1 drivers
v000001f30af12fd0_0 .net *"_ivl_6", 0 0, L_000001f30af3e320;  1 drivers
L_000001f30af60988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001f30af11db0_0 .net/2u *"_ivl_60", 11 0, L_000001f30af60988;  1 drivers
L_000001f30af609d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001f30af12a30_0 .net/2u *"_ivl_64", 11 0, L_000001f30af609d0;  1 drivers
L_000001f30af60a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001f30af11950_0 .net/2u *"_ivl_68", 11 0, L_000001f30af60a18;  1 drivers
L_000001f30af60a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001f30af12ad0_0 .net/2u *"_ivl_72", 11 0, L_000001f30af60a60;  1 drivers
v000001f30af120d0_0 .net *"_ivl_74", 0 0, L_000001f30af3dc40;  1 drivers
L_000001f30af60aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001f30af11bd0_0 .net/2u *"_ivl_76", 11 0, L_000001f30af60aa8;  1 drivers
v000001f30af131b0_0 .net *"_ivl_78", 0 0, L_000001f30af3dce0;  1 drivers
v000001f30af12210_0 .net *"_ivl_81", 0 0, L_000001f30af44650;  1 drivers
L_000001f30af60af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001f30af12850_0 .net/2u *"_ivl_82", 11 0, L_000001f30af60af0;  1 drivers
v000001f30af127b0_0 .net *"_ivl_84", 0 0, L_000001f30af3de20;  1 drivers
v000001f30af136b0_0 .net *"_ivl_87", 0 0, L_000001f30af44c00;  1 drivers
L_000001f30af60b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001f30af12e90_0 .net/2u *"_ivl_88", 11 0, L_000001f30af60b38;  1 drivers
v000001f30af12670_0 .net *"_ivl_9", 0 0, L_000001f30af43ee0;  1 drivers
v000001f30af12710_0 .net *"_ivl_90", 0 0, L_000001f30af3e500;  1 drivers
v000001f30af13250_0 .net *"_ivl_93", 0 0, L_000001f30af449d0;  1 drivers
L_000001f30af60b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001f30af12170_0 .net/2u *"_ivl_94", 11 0, L_000001f30af60b80;  1 drivers
v000001f30af12f30_0 .net *"_ivl_96", 0 0, L_000001f30af3c980;  1 drivers
v000001f30af118b0_0 .net *"_ivl_99", 0 0, L_000001f30af44180;  1 drivers
v000001f30af13070_0 .net "is_beq", 0 0, L_000001f30af3d560;  alias, 1 drivers
v000001f30af11b30_0 .net "is_bne", 0 0, L_000001f30af3dd80;  alias, 1 drivers
v000001f30af11590_0 .net "is_j", 0 0, L_000001f30af3dba0;  alias, 1 drivers
v000001f30af13750_0 .net "is_jal", 0 0, L_000001f30af3c8e0;  alias, 1 drivers
v000001f30af12b70_0 .net "is_jr", 0 0, L_000001f30af3d4c0;  alias, 1 drivers
v000001f30af132f0_0 .net "is_oper2_immed", 0 0, L_000001f30af44110;  alias, 1 drivers
v000001f30af11d10_0 .net "memread", 0 0, L_000001f30af3e460;  alias, 1 drivers
v000001f30af13890_0 .net "memwrite", 0 0, L_000001f30af3e5a0;  alias, 1 drivers
v000001f30af11270_0 .net "regwrite", 0 0, L_000001f30af3df60;  alias, 1 drivers
L_000001f30af3da60 .cmp/eq 12, v000001f30af2cb80_0, L_000001f30af60670;
L_000001f30af3e320 .cmp/eq 12, v000001f30af2cb80_0, L_000001f30af606b8;
L_000001f30af3c7a0 .cmp/eq 12, v000001f30af2cb80_0, L_000001f30af60700;
L_000001f30af3d2e0 .cmp/eq 12, v000001f30af2cb80_0, L_000001f30af60748;
L_000001f30af3bf80 .cmp/eq 12, v000001f30af2cb80_0, L_000001f30af60790;
L_000001f30af3d380 .cmp/eq 12, v000001f30af2cb80_0, L_000001f30af607d8;
L_000001f30af3e3c0 .cmp/eq 12, v000001f30af2cb80_0, L_000001f30af60820;
L_000001f30af3d420 .cmp/eq 12, v000001f30af2cb80_0, L_000001f30af60868;
L_000001f30af3c840 .cmp/eq 12, v000001f30af2cb80_0, L_000001f30af608b0;
L_000001f30af3d560 .cmp/eq 12, v000001f30af2cb80_0, L_000001f30af608f8;
L_000001f30af3dd80 .cmp/eq 12, v000001f30af2cb80_0, L_000001f30af60940;
L_000001f30af3d4c0 .cmp/eq 12, v000001f30af2cb80_0, L_000001f30af60988;
L_000001f30af3c8e0 .cmp/eq 12, v000001f30af2cb80_0, L_000001f30af609d0;
L_000001f30af3dba0 .cmp/eq 12, v000001f30af2cb80_0, L_000001f30af60a18;
L_000001f30af3dc40 .cmp/eq 12, v000001f30af2cb80_0, L_000001f30af60a60;
L_000001f30af3dce0 .cmp/eq 12, v000001f30af2cb80_0, L_000001f30af60aa8;
L_000001f30af3de20 .cmp/eq 12, v000001f30af2cb80_0, L_000001f30af60af0;
L_000001f30af3e500 .cmp/eq 12, v000001f30af2cb80_0, L_000001f30af60b38;
L_000001f30af3c980 .cmp/eq 12, v000001f30af2cb80_0, L_000001f30af60b80;
L_000001f30af3df60 .reduce/nor L_000001f30af44180;
L_000001f30af3e460 .cmp/eq 12, v000001f30af2cb80_0, L_000001f30af60bc8;
L_000001f30af3e5a0 .cmp/eq 12, v000001f30af2cb80_0, L_000001f30af60c10;
S_000001f30af0aa60 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_000001f30af0c4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_000001f30af24dc0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001f30af24df8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001f30af24e30 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001f30af24e68 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001f30af24ea0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001f30af24ed8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001f30af24f10 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001f30af24f48 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001f30af24f80 .param/l "j" 0 9 19, C4<000010000000>;
P_000001f30af24fb8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001f30af24ff0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001f30af25028 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001f30af25060 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001f30af25098 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001f30af250d0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001f30af25108 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001f30af25140 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001f30af25178 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001f30af251b0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001f30af251e8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001f30af25220 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001f30af25258 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001f30af25290 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001f30af252c8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001f30af25300 .param/l "xori" 0 9 12, C4<001110000000>;
v000001f30af13930_0 .var "Immed", 31 0;
v000001f30af139d0_0 .net "Inst", 31 0, v000001f30af15690_0;  alias, 1 drivers
v000001f30af11310_0 .net "opcode", 11 0, v000001f30af2cb80_0;  alias, 1 drivers
E_000001f30ae9bb10 .event anyedge, v000001f30af0e920_0, v000001f30af139d0_0;
S_000001f30af0b230 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_000001f30af0c4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v000001f30af12350_0 .var "Read_data1", 31 0;
v000001f30af11e50_0 .var "Read_data2", 31 0;
v000001f30af114f0_0 .net "Read_reg1", 4 0, v000001f30af2aa60_0;  alias, 1 drivers
v000001f30af12c10_0 .net "Read_reg2", 4 0, v000001f30af2b0a0_0;  alias, 1 drivers
v000001f30af12df0_0 .net "Write_data", 31 0, L_000001f30afab070;  alias, 1 drivers
v000001f30af12cb0_0 .net "Write_en", 0 0, v000001f30af26500_0;  alias, 1 drivers
v000001f30af11630_0 .net "Write_reg", 4 0, v000001f30af263c0_0;  alias, 1 drivers
v000001f30af11ef0_0 .net "clk", 0 0, L_000001f30ae7b6d0;  alias, 1 drivers
v000001f30af12d50_0 .var/i "i", 31 0;
v000001f30af13430 .array "reg_file", 0 31, 31 0;
v000001f30af154b0_0 .net "rst", 0 0, v000001f30af41b60_0;  alias, 1 drivers
E_000001f30ae9bd90 .event posedge, v000001f30af163b0_0;
S_000001f30af0ba00 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_000001f30af0b230;
 .timescale 0 0;
v000001f30af113b0_0 .var/i "i", 31 0;
S_000001f30af0b550 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_000001f30acd9f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_000001f30af25340 .param/l "add" 0 9 6, C4<000000100000>;
P_000001f30af25378 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001f30af253b0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001f30af253e8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001f30af25420 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001f30af25458 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001f30af25490 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001f30af254c8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001f30af25500 .param/l "j" 0 9 19, C4<000010000000>;
P_000001f30af25538 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001f30af25570 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001f30af255a8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001f30af255e0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001f30af25618 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001f30af25650 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001f30af25688 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001f30af256c0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001f30af256f8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001f30af25730 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001f30af25768 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001f30af257a0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001f30af257d8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001f30af25810 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001f30af25848 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001f30af25880 .param/l "xori" 0 9 12, C4<001110000000>;
v000001f30af15690_0 .var "ID_INST", 31 0;
v000001f30af2c360_0 .var "ID_PC", 31 0;
v000001f30af2cb80_0 .var "ID_opcode", 11 0;
v000001f30af2c5e0_0 .var "ID_rd_ind", 4 0;
v000001f30af2aa60_0 .var "ID_rs1_ind", 4 0;
v000001f30af2b0a0_0 .var "ID_rs2_ind", 4 0;
v000001f30af2c720_0 .net "IF_FLUSH", 0 0, v000001f30af18a70_0;  alias, 1 drivers
v000001f30af2aec0_0 .net "IF_INST", 31 0, L_000001f30af45a00;  alias, 1 drivers
v000001f30af2b500_0 .net "IF_PC", 31 0, v000001f30af2b3c0_0;  alias, 1 drivers
v000001f30af2b6e0_0 .net "clk", 0 0, L_000001f30af44b90;  1 drivers
v000001f30af2bfa0_0 .net "if_id_Write", 0 0, v000001f30af190b0_0;  alias, 1 drivers
v000001f30af2cd60_0 .net "rst", 0 0, v000001f30af41b60_0;  alias, 1 drivers
E_000001f30ae9b910 .event posedge, v000001f30aeffd40_0, v000001f30af2b6e0_0;
S_000001f30af0c360 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_000001f30acd9f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v000001f30af26be0_0 .net "EX1_PFC", 31 0, L_000001f30af3f900;  alias, 1 drivers
v000001f30af27680_0 .net "EX2_PFC", 31 0, v000001f30af10220_0;  alias, 1 drivers
v000001f30af277c0_0 .net "ID_PFC", 31 0, L_000001f30af3e280;  alias, 1 drivers
v000001f30af27900_0 .net "PC_src", 2 0, L_000001f30af3d240;  alias, 1 drivers
v000001f30af27720_0 .net "PC_write", 0 0, v000001f30af18b10_0;  alias, 1 drivers
L_000001f30af60088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001f30af25e20_0 .net/2u *"_ivl_0", 31 0, L_000001f30af60088;  1 drivers
v000001f30af259c0_0 .net "clk", 0 0, L_000001f30ae7b6d0;  alias, 1 drivers
v000001f30af27c20_0 .net "inst", 31 0, L_000001f30af45a00;  alias, 1 drivers
v000001f30af27a40_0 .net "inst_mem_in", 31 0, v000001f30af2b3c0_0;  alias, 1 drivers
v000001f30af27540_0 .net "pc_reg_in", 31 0, L_000001f30af45060;  1 drivers
v000001f30af25920_0 .net "rst", 0 0, v000001f30af41b60_0;  alias, 1 drivers
L_000001f30af3c200 .arith/sum 32, v000001f30af2b3c0_0, L_000001f30af60088;
S_000001f30af0b0a0 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_000001f30af0c360;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_000001f30af45a00 .functor BUFZ 32, L_000001f30af3c520, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001f30af2ab00_0 .net "Data_Out", 31 0, L_000001f30af45a00;  alias, 1 drivers
v000001f30af2b960 .array "InstMem", 0 1023, 31 0;
v000001f30af2b280_0 .net *"_ivl_0", 31 0, L_000001f30af3c520;  1 drivers
v000001f30af2c860_0 .net *"_ivl_3", 9 0, L_000001f30af3e1e0;  1 drivers
v000001f30af2b820_0 .net *"_ivl_4", 11 0, L_000001f30af3c660;  1 drivers
L_000001f30af601a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f30af2bb40_0 .net *"_ivl_7", 1 0, L_000001f30af601a8;  1 drivers
v000001f30af2c0e0_0 .net "addr", 31 0, v000001f30af2b3c0_0;  alias, 1 drivers
v000001f30af2ccc0_0 .net "clk", 0 0, L_000001f30ae7b6d0;  alias, 1 drivers
v000001f30af2c180_0 .var/i "i", 31 0;
L_000001f30af3c520 .array/port v000001f30af2b960, L_000001f30af3c660;
L_000001f30af3e1e0 .part v000001f30af2b3c0_0, 0, 10;
L_000001f30af3c660 .concat [ 10 2 0 0], L_000001f30af3e1e0, L_000001f30af601a8;
S_000001f30af0abf0 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_000001f30af0c360;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_000001f30ae9bf90 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v000001f30af2bc80_0 .net "DataIn", 31 0, L_000001f30af45060;  alias, 1 drivers
v000001f30af2b3c0_0 .var "DataOut", 31 0;
v000001f30af2bd20_0 .net "PC_Write", 0 0, v000001f30af18b10_0;  alias, 1 drivers
v000001f30af2b140_0 .net "clk", 0 0, L_000001f30ae7b6d0;  alias, 1 drivers
v000001f30af2c680_0 .net "rst", 0 0, v000001f30af41b60_0;  alias, 1 drivers
S_000001f30af0af10 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_000001f30af0c360;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_000001f30ae9bed0 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_000001f30ae7d500 .functor NOT 1, L_000001f30af43c80, C4<0>, C4<0>, C4<0>;
L_000001f30ae7d1f0 .functor NOT 1, L_000001f30af43d20, C4<0>, C4<0>, C4<0>;
L_000001f30ae7d260 .functor AND 1, L_000001f30ae7d500, L_000001f30ae7d1f0, C4<1>, C4<1>;
L_000001f30ae7d3b0 .functor NOT 1, L_000001f30af438c0, C4<0>, C4<0>, C4<0>;
L_000001f30ae1b750 .functor AND 1, L_000001f30ae7d260, L_000001f30ae7d3b0, C4<1>, C4<1>;
L_000001f30ae1bec0 .functor AND 32, L_000001f30af43dc0, L_000001f30af3c200, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001f30ae1b7c0 .functor NOT 1, L_000001f30af43820, C4<0>, C4<0>, C4<0>;
L_000001f30ae1bbb0 .functor NOT 1, L_000001f30af43a00, C4<0>, C4<0>, C4<0>;
L_000001f30af44f80 .functor AND 1, L_000001f30ae1b7c0, L_000001f30ae1bbb0, C4<1>, C4<1>;
L_000001f30af45840 .functor AND 1, L_000001f30af44f80, L_000001f30af43aa0, C4<1>, C4<1>;
L_000001f30af44420 .functor AND 32, L_000001f30af436e0, L_000001f30af3e280, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001f30af45290 .functor OR 32, L_000001f30ae1bec0, L_000001f30af44420, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001f30af44f10 .functor NOT 1, L_000001f30af43780, C4<0>, C4<0>, C4<0>;
L_000001f30af45450 .functor AND 1, L_000001f30af44f10, L_000001f30af3d6a0, C4<1>, C4<1>;
L_000001f30af44e30 .functor NOT 1, L_000001f30af3ca20, C4<0>, C4<0>, C4<0>;
L_000001f30af44490 .functor AND 1, L_000001f30af45450, L_000001f30af44e30, C4<1>, C4<1>;
L_000001f30af44ce0 .functor AND 32, L_000001f30af3c160, v000001f30af2b3c0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001f30af44ff0 .functor OR 32, L_000001f30af45290, L_000001f30af44ce0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001f30af45140 .functor NOT 1, L_000001f30af3d740, C4<0>, C4<0>, C4<0>;
L_000001f30af44500 .functor AND 1, L_000001f30af45140, L_000001f30af3d060, C4<1>, C4<1>;
L_000001f30af45920 .functor AND 1, L_000001f30af44500, L_000001f30af3d1a0, C4<1>, C4<1>;
L_000001f30af45370 .functor AND 32, L_000001f30af3cac0, L_000001f30af3f900, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001f30af44960 .functor OR 32, L_000001f30af44ff0, L_000001f30af45370, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001f30af456f0 .functor NOT 1, L_000001f30af3d100, C4<0>, C4<0>, C4<0>;
L_000001f30af45990 .functor AND 1, L_000001f30af3e0a0, L_000001f30af456f0, C4<1>, C4<1>;
L_000001f30af451b0 .functor NOT 1, L_000001f30af3c480, C4<0>, C4<0>, C4<0>;
L_000001f30af448f0 .functor AND 1, L_000001f30af45990, L_000001f30af451b0, C4<1>, C4<1>;
L_000001f30af44ea0 .functor AND 32, L_000001f30af3d880, v000001f30af10220_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001f30af45060 .functor OR 32, L_000001f30af44960, L_000001f30af44ea0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001f30af2a920_0 .net *"_ivl_1", 0 0, L_000001f30af43c80;  1 drivers
v000001f30af2af60_0 .net *"_ivl_11", 0 0, L_000001f30af438c0;  1 drivers
v000001f30af2be60_0 .net *"_ivl_12", 0 0, L_000001f30ae7d3b0;  1 drivers
v000001f30af2b460_0 .net *"_ivl_14", 0 0, L_000001f30ae1b750;  1 drivers
v000001f30af2cfe0_0 .net *"_ivl_16", 31 0, L_000001f30af43dc0;  1 drivers
v000001f30af2ce00_0 .net *"_ivl_18", 31 0, L_000001f30ae1bec0;  1 drivers
v000001f30af2c7c0_0 .net *"_ivl_2", 0 0, L_000001f30ae7d500;  1 drivers
v000001f30af2ace0_0 .net *"_ivl_21", 0 0, L_000001f30af43820;  1 drivers
v000001f30af2cae0_0 .net *"_ivl_22", 0 0, L_000001f30ae1b7c0;  1 drivers
v000001f30af2bf00_0 .net *"_ivl_25", 0 0, L_000001f30af43a00;  1 drivers
v000001f30af2ba00_0 .net *"_ivl_26", 0 0, L_000001f30ae1bbb0;  1 drivers
v000001f30af2bdc0_0 .net *"_ivl_28", 0 0, L_000001f30af44f80;  1 drivers
v000001f30af2d080_0 .net *"_ivl_31", 0 0, L_000001f30af43aa0;  1 drivers
v000001f30af2cc20_0 .net *"_ivl_32", 0 0, L_000001f30af45840;  1 drivers
v000001f30af2b780_0 .net *"_ivl_34", 31 0, L_000001f30af436e0;  1 drivers
v000001f30af2c900_0 .net *"_ivl_36", 31 0, L_000001f30af44420;  1 drivers
v000001f30af2aba0_0 .net *"_ivl_38", 31 0, L_000001f30af45290;  1 drivers
v000001f30af2ac40_0 .net *"_ivl_41", 0 0, L_000001f30af43780;  1 drivers
v000001f30af2bbe0_0 .net *"_ivl_42", 0 0, L_000001f30af44f10;  1 drivers
v000001f30af2baa0_0 .net *"_ivl_45", 0 0, L_000001f30af3d6a0;  1 drivers
v000001f30af2a9c0_0 .net *"_ivl_46", 0 0, L_000001f30af45450;  1 drivers
v000001f30af2c040_0 .net *"_ivl_49", 0 0, L_000001f30af3ca20;  1 drivers
v000001f30af2b1e0_0 .net *"_ivl_5", 0 0, L_000001f30af43d20;  1 drivers
v000001f30af2b000_0 .net *"_ivl_50", 0 0, L_000001f30af44e30;  1 drivers
v000001f30af2cea0_0 .net *"_ivl_52", 0 0, L_000001f30af44490;  1 drivers
v000001f30af2cf40_0 .net *"_ivl_54", 31 0, L_000001f30af3c160;  1 drivers
v000001f30af2b5a0_0 .net *"_ivl_56", 31 0, L_000001f30af44ce0;  1 drivers
v000001f30af2b8c0_0 .net *"_ivl_58", 31 0, L_000001f30af44ff0;  1 drivers
v000001f30af2ad80_0 .net *"_ivl_6", 0 0, L_000001f30ae7d1f0;  1 drivers
v000001f30af2ae20_0 .net *"_ivl_61", 0 0, L_000001f30af3d740;  1 drivers
v000001f30af2c220_0 .net *"_ivl_62", 0 0, L_000001f30af45140;  1 drivers
v000001f30af2c2c0_0 .net *"_ivl_65", 0 0, L_000001f30af3d060;  1 drivers
v000001f30af2c400_0 .net *"_ivl_66", 0 0, L_000001f30af44500;  1 drivers
v000001f30af2b320_0 .net *"_ivl_69", 0 0, L_000001f30af3d1a0;  1 drivers
v000001f30af2c4a0_0 .net *"_ivl_70", 0 0, L_000001f30af45920;  1 drivers
v000001f30af2c540_0 .net *"_ivl_72", 31 0, L_000001f30af3cac0;  1 drivers
v000001f30af2c9a0_0 .net *"_ivl_74", 31 0, L_000001f30af45370;  1 drivers
v000001f30af2ca40_0 .net *"_ivl_76", 31 0, L_000001f30af44960;  1 drivers
v000001f30af2d620_0 .net *"_ivl_79", 0 0, L_000001f30af3e0a0;  1 drivers
v000001f30af2d260_0 .net *"_ivl_8", 0 0, L_000001f30ae7d260;  1 drivers
v000001f30af2d300_0 .net *"_ivl_81", 0 0, L_000001f30af3d100;  1 drivers
v000001f30af2d440_0 .net *"_ivl_82", 0 0, L_000001f30af456f0;  1 drivers
v000001f30af2d4e0_0 .net *"_ivl_84", 0 0, L_000001f30af45990;  1 drivers
v000001f30af2d580_0 .net *"_ivl_87", 0 0, L_000001f30af3c480;  1 drivers
v000001f30af2d800_0 .net *"_ivl_88", 0 0, L_000001f30af451b0;  1 drivers
v000001f30af2d3a0_0 .net *"_ivl_90", 0 0, L_000001f30af448f0;  1 drivers
v000001f30af2d1c0_0 .net *"_ivl_92", 31 0, L_000001f30af3d880;  1 drivers
v000001f30af2d6c0_0 .net *"_ivl_94", 31 0, L_000001f30af44ea0;  1 drivers
v000001f30af2d760_0 .net "ina", 31 0, L_000001f30af3c200;  1 drivers
v000001f30af2d120_0 .net "inb", 31 0, L_000001f30af3e280;  alias, 1 drivers
v000001f30af26aa0_0 .net "inc", 31 0, v000001f30af2b3c0_0;  alias, 1 drivers
v000001f30af28080_0 .net "ind", 31 0, L_000001f30af3f900;  alias, 1 drivers
v000001f30af279a0_0 .net "ine", 31 0, v000001f30af10220_0;  alias, 1 drivers
L_000001f30af600d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f30af26320_0 .net "inf", 31 0, L_000001f30af600d0;  1 drivers
L_000001f30af60118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f30af265a0_0 .net "ing", 31 0, L_000001f30af60118;  1 drivers
L_000001f30af60160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f30af275e0_0 .net "inh", 31 0, L_000001f30af60160;  1 drivers
v000001f30af26280_0 .net "out", 31 0, L_000001f30af45060;  alias, 1 drivers
v000001f30af27860_0 .net "sel", 2 0, L_000001f30af3d240;  alias, 1 drivers
L_000001f30af43c80 .part L_000001f30af3d240, 2, 1;
L_000001f30af43d20 .part L_000001f30af3d240, 1, 1;
L_000001f30af438c0 .part L_000001f30af3d240, 0, 1;
LS_000001f30af43dc0_0_0 .concat [ 1 1 1 1], L_000001f30ae1b750, L_000001f30ae1b750, L_000001f30ae1b750, L_000001f30ae1b750;
LS_000001f30af43dc0_0_4 .concat [ 1 1 1 1], L_000001f30ae1b750, L_000001f30ae1b750, L_000001f30ae1b750, L_000001f30ae1b750;
LS_000001f30af43dc0_0_8 .concat [ 1 1 1 1], L_000001f30ae1b750, L_000001f30ae1b750, L_000001f30ae1b750, L_000001f30ae1b750;
LS_000001f30af43dc0_0_12 .concat [ 1 1 1 1], L_000001f30ae1b750, L_000001f30ae1b750, L_000001f30ae1b750, L_000001f30ae1b750;
LS_000001f30af43dc0_0_16 .concat [ 1 1 1 1], L_000001f30ae1b750, L_000001f30ae1b750, L_000001f30ae1b750, L_000001f30ae1b750;
LS_000001f30af43dc0_0_20 .concat [ 1 1 1 1], L_000001f30ae1b750, L_000001f30ae1b750, L_000001f30ae1b750, L_000001f30ae1b750;
LS_000001f30af43dc0_0_24 .concat [ 1 1 1 1], L_000001f30ae1b750, L_000001f30ae1b750, L_000001f30ae1b750, L_000001f30ae1b750;
LS_000001f30af43dc0_0_28 .concat [ 1 1 1 1], L_000001f30ae1b750, L_000001f30ae1b750, L_000001f30ae1b750, L_000001f30ae1b750;
LS_000001f30af43dc0_1_0 .concat [ 4 4 4 4], LS_000001f30af43dc0_0_0, LS_000001f30af43dc0_0_4, LS_000001f30af43dc0_0_8, LS_000001f30af43dc0_0_12;
LS_000001f30af43dc0_1_4 .concat [ 4 4 4 4], LS_000001f30af43dc0_0_16, LS_000001f30af43dc0_0_20, LS_000001f30af43dc0_0_24, LS_000001f30af43dc0_0_28;
L_000001f30af43dc0 .concat [ 16 16 0 0], LS_000001f30af43dc0_1_0, LS_000001f30af43dc0_1_4;
L_000001f30af43820 .part L_000001f30af3d240, 2, 1;
L_000001f30af43a00 .part L_000001f30af3d240, 1, 1;
L_000001f30af43aa0 .part L_000001f30af3d240, 0, 1;
LS_000001f30af436e0_0_0 .concat [ 1 1 1 1], L_000001f30af45840, L_000001f30af45840, L_000001f30af45840, L_000001f30af45840;
LS_000001f30af436e0_0_4 .concat [ 1 1 1 1], L_000001f30af45840, L_000001f30af45840, L_000001f30af45840, L_000001f30af45840;
LS_000001f30af436e0_0_8 .concat [ 1 1 1 1], L_000001f30af45840, L_000001f30af45840, L_000001f30af45840, L_000001f30af45840;
LS_000001f30af436e0_0_12 .concat [ 1 1 1 1], L_000001f30af45840, L_000001f30af45840, L_000001f30af45840, L_000001f30af45840;
LS_000001f30af436e0_0_16 .concat [ 1 1 1 1], L_000001f30af45840, L_000001f30af45840, L_000001f30af45840, L_000001f30af45840;
LS_000001f30af436e0_0_20 .concat [ 1 1 1 1], L_000001f30af45840, L_000001f30af45840, L_000001f30af45840, L_000001f30af45840;
LS_000001f30af436e0_0_24 .concat [ 1 1 1 1], L_000001f30af45840, L_000001f30af45840, L_000001f30af45840, L_000001f30af45840;
LS_000001f30af436e0_0_28 .concat [ 1 1 1 1], L_000001f30af45840, L_000001f30af45840, L_000001f30af45840, L_000001f30af45840;
LS_000001f30af436e0_1_0 .concat [ 4 4 4 4], LS_000001f30af436e0_0_0, LS_000001f30af436e0_0_4, LS_000001f30af436e0_0_8, LS_000001f30af436e0_0_12;
LS_000001f30af436e0_1_4 .concat [ 4 4 4 4], LS_000001f30af436e0_0_16, LS_000001f30af436e0_0_20, LS_000001f30af436e0_0_24, LS_000001f30af436e0_0_28;
L_000001f30af436e0 .concat [ 16 16 0 0], LS_000001f30af436e0_1_0, LS_000001f30af436e0_1_4;
L_000001f30af43780 .part L_000001f30af3d240, 2, 1;
L_000001f30af3d6a0 .part L_000001f30af3d240, 1, 1;
L_000001f30af3ca20 .part L_000001f30af3d240, 0, 1;
LS_000001f30af3c160_0_0 .concat [ 1 1 1 1], L_000001f30af44490, L_000001f30af44490, L_000001f30af44490, L_000001f30af44490;
LS_000001f30af3c160_0_4 .concat [ 1 1 1 1], L_000001f30af44490, L_000001f30af44490, L_000001f30af44490, L_000001f30af44490;
LS_000001f30af3c160_0_8 .concat [ 1 1 1 1], L_000001f30af44490, L_000001f30af44490, L_000001f30af44490, L_000001f30af44490;
LS_000001f30af3c160_0_12 .concat [ 1 1 1 1], L_000001f30af44490, L_000001f30af44490, L_000001f30af44490, L_000001f30af44490;
LS_000001f30af3c160_0_16 .concat [ 1 1 1 1], L_000001f30af44490, L_000001f30af44490, L_000001f30af44490, L_000001f30af44490;
LS_000001f30af3c160_0_20 .concat [ 1 1 1 1], L_000001f30af44490, L_000001f30af44490, L_000001f30af44490, L_000001f30af44490;
LS_000001f30af3c160_0_24 .concat [ 1 1 1 1], L_000001f30af44490, L_000001f30af44490, L_000001f30af44490, L_000001f30af44490;
LS_000001f30af3c160_0_28 .concat [ 1 1 1 1], L_000001f30af44490, L_000001f30af44490, L_000001f30af44490, L_000001f30af44490;
LS_000001f30af3c160_1_0 .concat [ 4 4 4 4], LS_000001f30af3c160_0_0, LS_000001f30af3c160_0_4, LS_000001f30af3c160_0_8, LS_000001f30af3c160_0_12;
LS_000001f30af3c160_1_4 .concat [ 4 4 4 4], LS_000001f30af3c160_0_16, LS_000001f30af3c160_0_20, LS_000001f30af3c160_0_24, LS_000001f30af3c160_0_28;
L_000001f30af3c160 .concat [ 16 16 0 0], LS_000001f30af3c160_1_0, LS_000001f30af3c160_1_4;
L_000001f30af3d740 .part L_000001f30af3d240, 2, 1;
L_000001f30af3d060 .part L_000001f30af3d240, 1, 1;
L_000001f30af3d1a0 .part L_000001f30af3d240, 0, 1;
LS_000001f30af3cac0_0_0 .concat [ 1 1 1 1], L_000001f30af45920, L_000001f30af45920, L_000001f30af45920, L_000001f30af45920;
LS_000001f30af3cac0_0_4 .concat [ 1 1 1 1], L_000001f30af45920, L_000001f30af45920, L_000001f30af45920, L_000001f30af45920;
LS_000001f30af3cac0_0_8 .concat [ 1 1 1 1], L_000001f30af45920, L_000001f30af45920, L_000001f30af45920, L_000001f30af45920;
LS_000001f30af3cac0_0_12 .concat [ 1 1 1 1], L_000001f30af45920, L_000001f30af45920, L_000001f30af45920, L_000001f30af45920;
LS_000001f30af3cac0_0_16 .concat [ 1 1 1 1], L_000001f30af45920, L_000001f30af45920, L_000001f30af45920, L_000001f30af45920;
LS_000001f30af3cac0_0_20 .concat [ 1 1 1 1], L_000001f30af45920, L_000001f30af45920, L_000001f30af45920, L_000001f30af45920;
LS_000001f30af3cac0_0_24 .concat [ 1 1 1 1], L_000001f30af45920, L_000001f30af45920, L_000001f30af45920, L_000001f30af45920;
LS_000001f30af3cac0_0_28 .concat [ 1 1 1 1], L_000001f30af45920, L_000001f30af45920, L_000001f30af45920, L_000001f30af45920;
LS_000001f30af3cac0_1_0 .concat [ 4 4 4 4], LS_000001f30af3cac0_0_0, LS_000001f30af3cac0_0_4, LS_000001f30af3cac0_0_8, LS_000001f30af3cac0_0_12;
LS_000001f30af3cac0_1_4 .concat [ 4 4 4 4], LS_000001f30af3cac0_0_16, LS_000001f30af3cac0_0_20, LS_000001f30af3cac0_0_24, LS_000001f30af3cac0_0_28;
L_000001f30af3cac0 .concat [ 16 16 0 0], LS_000001f30af3cac0_1_0, LS_000001f30af3cac0_1_4;
L_000001f30af3e0a0 .part L_000001f30af3d240, 2, 1;
L_000001f30af3d100 .part L_000001f30af3d240, 1, 1;
L_000001f30af3c480 .part L_000001f30af3d240, 0, 1;
LS_000001f30af3d880_0_0 .concat [ 1 1 1 1], L_000001f30af448f0, L_000001f30af448f0, L_000001f30af448f0, L_000001f30af448f0;
LS_000001f30af3d880_0_4 .concat [ 1 1 1 1], L_000001f30af448f0, L_000001f30af448f0, L_000001f30af448f0, L_000001f30af448f0;
LS_000001f30af3d880_0_8 .concat [ 1 1 1 1], L_000001f30af448f0, L_000001f30af448f0, L_000001f30af448f0, L_000001f30af448f0;
LS_000001f30af3d880_0_12 .concat [ 1 1 1 1], L_000001f30af448f0, L_000001f30af448f0, L_000001f30af448f0, L_000001f30af448f0;
LS_000001f30af3d880_0_16 .concat [ 1 1 1 1], L_000001f30af448f0, L_000001f30af448f0, L_000001f30af448f0, L_000001f30af448f0;
LS_000001f30af3d880_0_20 .concat [ 1 1 1 1], L_000001f30af448f0, L_000001f30af448f0, L_000001f30af448f0, L_000001f30af448f0;
LS_000001f30af3d880_0_24 .concat [ 1 1 1 1], L_000001f30af448f0, L_000001f30af448f0, L_000001f30af448f0, L_000001f30af448f0;
LS_000001f30af3d880_0_28 .concat [ 1 1 1 1], L_000001f30af448f0, L_000001f30af448f0, L_000001f30af448f0, L_000001f30af448f0;
LS_000001f30af3d880_1_0 .concat [ 4 4 4 4], LS_000001f30af3d880_0_0, LS_000001f30af3d880_0_4, LS_000001f30af3d880_0_8, LS_000001f30af3d880_0_12;
LS_000001f30af3d880_1_4 .concat [ 4 4 4 4], LS_000001f30af3d880_0_16, LS_000001f30af3d880_0_20, LS_000001f30af3d880_0_24, LS_000001f30af3d880_0_28;
L_000001f30af3d880 .concat [ 16 16 0 0], LS_000001f30af3d880_1_0, LS_000001f30af3d880_1_4;
S_000001f30af0b3c0 .scope module, "mem_stage" "MEM_stage" 3 165, 29 3 0, S_000001f30acd9f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v000001f30af270e0_0 .net "Write_Data", 31 0, v000001f30af00740_0;  alias, 1 drivers
v000001f30af25b00_0 .net "addr", 31 0, v000001f30aeffb60_0;  alias, 1 drivers
v000001f30af27d60_0 .net "clk", 0 0, L_000001f30ae7b6d0;  alias, 1 drivers
v000001f30af260a0_0 .net "mem_out", 31 0, v000001f30af26820_0;  alias, 1 drivers
v000001f30af26140_0 .net "mem_read", 0 0, v000001f30aeff700_0;  alias, 1 drivers
v000001f30af27b80_0 .net "mem_write", 0 0, v000001f30aefff20_0;  alias, 1 drivers
S_000001f30af0b6e0 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_000001f30af0b3c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v000001f30af26460 .array "DataMem", 1023 0, 31 0;
v000001f30af26f00_0 .net "Data_In", 31 0, v000001f30af00740_0;  alias, 1 drivers
v000001f30af26820_0 .var "Data_Out", 31 0;
v000001f30af25a60_0 .net "Write_en", 0 0, v000001f30aefff20_0;  alias, 1 drivers
v000001f30af27180_0 .net "addr", 31 0, v000001f30aeffb60_0;  alias, 1 drivers
v000001f30af27400_0 .net "clk", 0 0, L_000001f30ae7b6d0;  alias, 1 drivers
v000001f30af27ae0_0 .var/i "i", 31 0;
S_000001f30af0b870 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 169, 31 2 0, S_000001f30acd9f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_000001f30af2f8e0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001f30af2f918 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001f30af2f950 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001f30af2f988 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001f30af2f9c0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001f30af2f9f8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001f30af2fa30 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001f30af2fa68 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001f30af2faa0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001f30af2fad8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001f30af2fb10 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001f30af2fb48 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001f30af2fb80 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001f30af2fbb8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001f30af2fbf0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001f30af2fc28 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001f30af2fc60 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001f30af2fc98 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001f30af2fcd0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001f30af2fd08 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001f30af2fd40 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001f30af2fd78 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001f30af2fdb0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001f30af2fde8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001f30af2fe20 .param/l "xori" 0 9 12, C4<001110000000>;
v000001f30af27cc0_0 .net "MEM_ALU_OUT", 31 0, v000001f30aeffb60_0;  alias, 1 drivers
v000001f30af25ba0_0 .net "MEM_Data_mem_out", 31 0, v000001f30af26820_0;  alias, 1 drivers
v000001f30af27fe0_0 .net "MEM_memread", 0 0, v000001f30aeff700_0;  alias, 1 drivers
v000001f30af27ea0_0 .net "MEM_opcode", 11 0, v000001f30aeffc00_0;  alias, 1 drivers
v000001f30af274a0_0 .net "MEM_rd_ind", 4 0, v000001f30af00600_0;  alias, 1 drivers
v000001f30af261e0_0 .net "MEM_rd_indzero", 0 0, v000001f30aeffca0_0;  alias, 1 drivers
v000001f30af27f40_0 .net "MEM_regwrite", 0 0, v000001f30af00d80_0;  alias, 1 drivers
v000001f30af25c40_0 .var "WB_ALU_OUT", 31 0;
v000001f30af25ce0_0 .var "WB_Data_mem_out", 31 0;
v000001f30af272c0_0 .var "WB_memread", 0 0;
v000001f30af263c0_0 .var "WB_rd_ind", 4 0;
v000001f30af27e00_0 .var "WB_rd_indzero", 0 0;
v000001f30af26500_0 .var "WB_regwrite", 0 0;
v000001f30af25d80_0 .net "clk", 0 0, L_000001f30afab000;  1 drivers
v000001f30af25ec0_0 .var "hlt", 0 0;
v000001f30af26000_0 .net "rst", 0 0, v000001f30af41b60_0;  alias, 1 drivers
E_000001f30ae9c010 .event posedge, v000001f30aeffd40_0, v000001f30af25d80_0;
S_000001f30af0bb90 .scope module, "wb_stage" "WB_stage" 3 177, 32 3 0, S_000001f30acd9f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_000001f30afaac80 .functor AND 32, v000001f30af25ce0_0, L_000001f30afb0dd0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001f30afaadd0 .functor NOT 1, v000001f30af272c0_0, C4<0>, C4<0>, C4<0>;
L_000001f30afaae40 .functor AND 32, v000001f30af25c40_0, L_000001f30afb0ab0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001f30afab070 .functor OR 32, L_000001f30afaac80, L_000001f30afaae40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001f30af25f60_0 .net "Write_Data_RegFile", 31 0, L_000001f30afab070;  alias, 1 drivers
v000001f30af26c80_0 .net *"_ivl_0", 31 0, L_000001f30afb0dd0;  1 drivers
v000001f30af26640_0 .net *"_ivl_2", 31 0, L_000001f30afaac80;  1 drivers
v000001f30af266e0_0 .net *"_ivl_4", 0 0, L_000001f30afaadd0;  1 drivers
v000001f30af26780_0 .net *"_ivl_6", 31 0, L_000001f30afb0ab0;  1 drivers
v000001f30af268c0_0 .net *"_ivl_8", 31 0, L_000001f30afaae40;  1 drivers
v000001f30af26960_0 .net "alu_out", 31 0, v000001f30af25c40_0;  alias, 1 drivers
v000001f30af26b40_0 .net "mem_out", 31 0, v000001f30af25ce0_0;  alias, 1 drivers
v000001f30af26a00_0 .net "mem_read", 0 0, v000001f30af272c0_0;  alias, 1 drivers
LS_000001f30afb0dd0_0_0 .concat [ 1 1 1 1], v000001f30af272c0_0, v000001f30af272c0_0, v000001f30af272c0_0, v000001f30af272c0_0;
LS_000001f30afb0dd0_0_4 .concat [ 1 1 1 1], v000001f30af272c0_0, v000001f30af272c0_0, v000001f30af272c0_0, v000001f30af272c0_0;
LS_000001f30afb0dd0_0_8 .concat [ 1 1 1 1], v000001f30af272c0_0, v000001f30af272c0_0, v000001f30af272c0_0, v000001f30af272c0_0;
LS_000001f30afb0dd0_0_12 .concat [ 1 1 1 1], v000001f30af272c0_0, v000001f30af272c0_0, v000001f30af272c0_0, v000001f30af272c0_0;
LS_000001f30afb0dd0_0_16 .concat [ 1 1 1 1], v000001f30af272c0_0, v000001f30af272c0_0, v000001f30af272c0_0, v000001f30af272c0_0;
LS_000001f30afb0dd0_0_20 .concat [ 1 1 1 1], v000001f30af272c0_0, v000001f30af272c0_0, v000001f30af272c0_0, v000001f30af272c0_0;
LS_000001f30afb0dd0_0_24 .concat [ 1 1 1 1], v000001f30af272c0_0, v000001f30af272c0_0, v000001f30af272c0_0, v000001f30af272c0_0;
LS_000001f30afb0dd0_0_28 .concat [ 1 1 1 1], v000001f30af272c0_0, v000001f30af272c0_0, v000001f30af272c0_0, v000001f30af272c0_0;
LS_000001f30afb0dd0_1_0 .concat [ 4 4 4 4], LS_000001f30afb0dd0_0_0, LS_000001f30afb0dd0_0_4, LS_000001f30afb0dd0_0_8, LS_000001f30afb0dd0_0_12;
LS_000001f30afb0dd0_1_4 .concat [ 4 4 4 4], LS_000001f30afb0dd0_0_16, LS_000001f30afb0dd0_0_20, LS_000001f30afb0dd0_0_24, LS_000001f30afb0dd0_0_28;
L_000001f30afb0dd0 .concat [ 16 16 0 0], LS_000001f30afb0dd0_1_0, LS_000001f30afb0dd0_1_4;
LS_000001f30afb0ab0_0_0 .concat [ 1 1 1 1], L_000001f30afaadd0, L_000001f30afaadd0, L_000001f30afaadd0, L_000001f30afaadd0;
LS_000001f30afb0ab0_0_4 .concat [ 1 1 1 1], L_000001f30afaadd0, L_000001f30afaadd0, L_000001f30afaadd0, L_000001f30afaadd0;
LS_000001f30afb0ab0_0_8 .concat [ 1 1 1 1], L_000001f30afaadd0, L_000001f30afaadd0, L_000001f30afaadd0, L_000001f30afaadd0;
LS_000001f30afb0ab0_0_12 .concat [ 1 1 1 1], L_000001f30afaadd0, L_000001f30afaadd0, L_000001f30afaadd0, L_000001f30afaadd0;
LS_000001f30afb0ab0_0_16 .concat [ 1 1 1 1], L_000001f30afaadd0, L_000001f30afaadd0, L_000001f30afaadd0, L_000001f30afaadd0;
LS_000001f30afb0ab0_0_20 .concat [ 1 1 1 1], L_000001f30afaadd0, L_000001f30afaadd0, L_000001f30afaadd0, L_000001f30afaadd0;
LS_000001f30afb0ab0_0_24 .concat [ 1 1 1 1], L_000001f30afaadd0, L_000001f30afaadd0, L_000001f30afaadd0, L_000001f30afaadd0;
LS_000001f30afb0ab0_0_28 .concat [ 1 1 1 1], L_000001f30afaadd0, L_000001f30afaadd0, L_000001f30afaadd0, L_000001f30afaadd0;
LS_000001f30afb0ab0_1_0 .concat [ 4 4 4 4], LS_000001f30afb0ab0_0_0, LS_000001f30afb0ab0_0_4, LS_000001f30afb0ab0_0_8, LS_000001f30afb0ab0_0_12;
LS_000001f30afb0ab0_1_4 .concat [ 4 4 4 4], LS_000001f30afb0ab0_0_16, LS_000001f30afb0ab0_0_20, LS_000001f30afb0ab0_0_24, LS_000001f30afb0ab0_0_28;
L_000001f30afb0ab0 .concat [ 16 16 0 0], LS_000001f30afb0ab0_1_0, LS_000001f30afb0ab0_1_4;
    .scope S_000001f30af0abf0;
T_0 ;
    %wait E_000001f30ae9c3d0;
    %load/vec4 v000001f30af2c680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001f30af2b3c0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001f30af2bd20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001f30af2bc80_0;
    %assign/vec4 v000001f30af2b3c0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001f30af0b0a0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f30af2c180_0, 0, 32;
T_1.0 ;
    %load/vec4 v000001f30af2c180_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001f30af2c180_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f30af2b960, 0, 4;
    %load/vec4 v000001f30af2c180_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f30af2c180_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 537133056, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f30af2b960, 0, 4;
    %pushi/vec4 537001984, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f30af2b960, 0, 4;
    %pushi/vec4 537067521, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f30af2b960, 0, 4;
    %pushi/vec4 537264173, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f30af2b960, 0, 4;
    %pushi/vec4 201326598, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f30af2b960, 0, 4;
    %pushi/vec4 134217741, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f30af2b960, 0, 4;
    %pushi/vec4 6301728, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f30af2b960, 0, 4;
    %pushi/vec4 4397088, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f30af2b960, 0, 4;
    %pushi/vec4 10489888, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f30af2b960, 0, 4;
    %pushi/vec4 545521665, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f30af2b960, 0, 4;
    %pushi/vec4 277217282, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f30af2b960, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f30af2b960, 0, 4;
    %pushi/vec4 65011720, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f30af2b960, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f30af2b960, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f30af2b960, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f30af2b960, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f30af2b960, 0, 4;
    %end;
    .thread T_1;
    .scope S_000001f30af0b550;
T_2 ;
    %wait E_000001f30ae9b910;
    %load/vec4 v000001f30af2cd60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001f30af2c360_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001f30af15690_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001f30af2c5e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001f30af2b0a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001f30af2aa60_0, 0;
    %assign/vec4 v000001f30af2cb80_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001f30af2bfa0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v000001f30af2c720_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001f30af2c360_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001f30af15690_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001f30af2c5e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001f30af2b0a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001f30af2aa60_0, 0;
    %assign/vec4 v000001f30af2cb80_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000001f30af2bfa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v000001f30af2aec0_0;
    %assign/vec4 v000001f30af15690_0, 0;
    %load/vec4 v000001f30af2b500_0;
    %assign/vec4 v000001f30af2c360_0, 0;
    %load/vec4 v000001f30af2aec0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001f30af2b0a0_0, 0;
    %load/vec4 v000001f30af2aec0_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f30af2cb80_0, 4, 5;
    %load/vec4 v000001f30af2aec0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v000001f30af2aec0_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f30af2cb80_0, 4, 5;
    %load/vec4 v000001f30af2aec0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001f30af2aec0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001f30af2aec0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001f30af2aec0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v000001f30af2aec0_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v000001f30af2aec0_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v000001f30af2aa60_0, 0;
    %load/vec4 v000001f30af2aec0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v000001f30af2aec0_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v000001f30af2c5e0_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v000001f30af2aec0_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v000001f30af2c5e0_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v000001f30af2aec0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001f30af2c5e0_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001f30af0b230;
T_3 ;
    %wait E_000001f30ae9c3d0;
    %load/vec4 v000001f30af154b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f30af12d50_0, 0, 32;
T_3.2 ;
    %load/vec4 v000001f30af12d50_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001f30af12d50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f30af13430, 0, 4;
    %load/vec4 v000001f30af12d50_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f30af12d50_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001f30af11630_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v000001f30af12cb0_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000001f30af12df0_0;
    %load/vec4 v000001f30af11630_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f30af13430, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f30af13430, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001f30af0b230;
T_4 ;
    %wait E_000001f30ae9bd90;
    %load/vec4 v000001f30af11630_0;
    %load/vec4 v000001f30af114f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v000001f30af11630_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v000001f30af12cb0_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001f30af12df0_0;
    %assign/vec4 v000001f30af12350_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001f30af114f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001f30af13430, 4;
    %assign/vec4 v000001f30af12350_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001f30af0b230;
T_5 ;
    %wait E_000001f30ae9bd90;
    %load/vec4 v000001f30af11630_0;
    %load/vec4 v000001f30af12c10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v000001f30af11630_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v000001f30af12cb0_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001f30af12df0_0;
    %assign/vec4 v000001f30af11e50_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001f30af12c10_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001f30af13430, 4;
    %assign/vec4 v000001f30af11e50_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001f30af0b230;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_000001f30af0ba00;
    %jmp t_0;
    .scope S_000001f30af0ba00;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f30af113b0_0, 0, 32;
T_6.0 ;
    %load/vec4 v000001f30af113b0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v000001f30af113b0_0;
    %ix/getv/s 4, v000001f30af113b0_0;
    %load/vec4a v000001f30af13430, 4;
    %ix/getv/s 4, v000001f30af113b0_0;
    %load/vec4a v000001f30af13430, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001f30af113b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f30af113b0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_000001f30af0b230;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_000001f30af0aa60;
T_7 ;
    %wait E_000001f30ae9bb10;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f30af13930_0, 0, 32;
    %load/vec4 v000001f30af11310_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001f30af11310_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001f30af139d0_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001f30af13930_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001f30af11310_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001f30af11310_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001f30af11310_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001f30af139d0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001f30af13930_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v000001f30af139d0_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v000001f30af139d0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001f30af13930_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001f30af0a8d0;
T_8 ;
    %wait E_000001f30ae9c3d0;
    %load/vec4 v000001f30af16bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001f30af17210_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001f30af17530_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001f30af17530_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v000001f30af17210_0;
    %load/vec4 v000001f30af17670_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001f30af17210_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001f30af17210_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001f30af17210_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001f30af17210_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001f30af17210_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001f30af17210_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001f30af0a8d0;
T_9 ;
    %wait E_000001f30ae9c3d0;
    %load/vec4 v000001f30af16bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f30af17170_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001f30af17030_0;
    %assign/vec4 v000001f30af17170_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001f30af0c1d0;
T_10 ;
    %wait E_000001f30ae9bf50;
    %load/vec4 v000001f30af19150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f30af18b10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f30af190b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f30af18a70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f30af189d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f30af16450_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001f30af18250_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v000001f30af18610_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v000001f30af16770_0;
    %load/vec4 v000001f30af18930_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v000001f30af19010_0;
    %load/vec4 v000001f30af18930_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v000001f30af186b0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v000001f30af164f0_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v000001f30af16770_0;
    %load/vec4 v000001f30af18750_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v000001f30af19010_0;
    %load/vec4 v000001f30af18750_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f30af18b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f30af190b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f30af18a70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f30af189d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f30af16450_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v000001f30af16590_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f30af18b10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f30af190b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f30af18a70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f30af189d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f30af16450_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f30af18b10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f30af190b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f30af18a70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f30af189d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f30af16450_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001f30af0a740;
T_11 ;
    %wait E_000001f30ae9bc10;
    %load/vec4 v000001f30af0cd00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001f30af0e560_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001f30af0cee0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f30af0d7a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f30af0e420_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f30af0d020_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f30af0da20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f30af0d8e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f30af0dc00_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001f30af0e2e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f30af0e380_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f30af0eec0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f30af0c8a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001f30af0c760_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001f30af0e600_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001f30af0e100_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001f30af0ee20_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001f30af0dd40_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001f30af0cb20_0, 0;
    %assign/vec4 v000001f30af0db60_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001f30af0dca0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000001f30af0e920_0;
    %assign/vec4 v000001f30af0db60_0, 0;
    %load/vec4 v000001f30af0c9e0_0;
    %assign/vec4 v000001f30af0cb20_0, 0;
    %load/vec4 v000001f30af0cc60_0;
    %assign/vec4 v000001f30af0dd40_0, 0;
    %load/vec4 v000001f30af0eb00_0;
    %assign/vec4 v000001f30af0ee20_0, 0;
    %load/vec4 v000001f30af0c800_0;
    %assign/vec4 v000001f30af0e100_0, 0;
    %load/vec4 v000001f30af0c940_0;
    %assign/vec4 v000001f30af0e600_0, 0;
    %load/vec4 v000001f30af0ca80_0;
    %assign/vec4 v000001f30af0c760_0, 0;
    %load/vec4 v000001f30af0ec40_0;
    %assign/vec4 v000001f30af0c8a0_0, 0;
    %load/vec4 v000001f30af0e7e0_0;
    %assign/vec4 v000001f30af0eec0_0, 0;
    %load/vec4 v000001f30af0d700_0;
    %assign/vec4 v000001f30af0e380_0, 0;
    %load/vec4 v000001f30af0cbc0_0;
    %assign/vec4 v000001f30af0e2e0_0, 0;
    %load/vec4 v000001f30af0ea60_0;
    %assign/vec4 v000001f30af0dc00_0, 0;
    %load/vec4 v000001f30af0e740_0;
    %assign/vec4 v000001f30af0d8e0_0, 0;
    %load/vec4 v000001f30af0df20_0;
    %assign/vec4 v000001f30af0da20_0, 0;
    %load/vec4 v000001f30af0e060_0;
    %assign/vec4 v000001f30af0d020_0, 0;
    %load/vec4 v000001f30af0d200_0;
    %assign/vec4 v000001f30af0e420_0, 0;
    %load/vec4 v000001f30af0e6a0_0;
    %assign/vec4 v000001f30af0d7a0_0, 0;
    %load/vec4 v000001f30af0d2a0_0;
    %assign/vec4 v000001f30af0cee0_0, 0;
    %load/vec4 v000001f30af0eba0_0;
    %assign/vec4 v000001f30af0e560_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001f30af0e560_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001f30af0cee0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f30af0d7a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f30af0e420_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f30af0d020_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f30af0da20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f30af0d8e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f30af0dc00_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001f30af0e2e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f30af0e380_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f30af0eec0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f30af0c8a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001f30af0c760_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001f30af0e600_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001f30af0e100_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001f30af0ee20_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001f30af0dd40_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001f30af0cb20_0, 0;
    %assign/vec4 v000001f30af0db60_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001f30af0beb0;
T_12 ;
    %wait E_000001f30ae9b7d0;
    %load/vec4 v000001f30af17490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001f30af0f3c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001f30af10220_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001f30af0fc80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f30af0fdc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f30af0f1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f30af0fd20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f30af0f0a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f30af0ff00_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f30af10180_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f30af0f640_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f30af100e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f30af0f460_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001f30af173f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001f30af104a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001f30af0fbe0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001f30af10400_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001f30af0ef60_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001f30af0f140_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001f30af0ffa0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001f30af0f000_0, 0;
    %assign/vec4 v000001f30af0f780_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001f30af178f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000001f30af0cda0_0;
    %assign/vec4 v000001f30af0f780_0, 0;
    %load/vec4 v000001f30af0cf80_0;
    %assign/vec4 v000001f30af0f000_0, 0;
    %load/vec4 v000001f30af0fb40_0;
    %assign/vec4 v000001f30af0ffa0_0, 0;
    %load/vec4 v000001f30af0f280_0;
    %assign/vec4 v000001f30af0f140_0, 0;
    %load/vec4 v000001f30af0f320_0;
    %assign/vec4 v000001f30af0ef60_0, 0;
    %load/vec4 v000001f30af0fa00_0;
    %assign/vec4 v000001f30af10400_0, 0;
    %load/vec4 v000001f30af0d0c0_0;
    %assign/vec4 v000001f30af0fbe0_0, 0;
    %load/vec4 v000001f30af10540_0;
    %assign/vec4 v000001f30af104a0_0, 0;
    %load/vec4 v000001f30af0fe60_0;
    %assign/vec4 v000001f30af173f0_0, 0;
    %load/vec4 v000001f30af10360_0;
    %assign/vec4 v000001f30af0f460_0, 0;
    %load/vec4 v000001f30af0f500_0;
    %assign/vec4 v000001f30af100e0_0, 0;
    %load/vec4 v000001f30af0f8c0_0;
    %assign/vec4 v000001f30af0f640_0, 0;
    %load/vec4 v000001f30af102c0_0;
    %assign/vec4 v000001f30af10180_0, 0;
    %load/vec4 v000001f30af10040_0;
    %assign/vec4 v000001f30af0ff00_0, 0;
    %load/vec4 v000001f30af105e0_0;
    %assign/vec4 v000001f30af0f0a0_0, 0;
    %load/vec4 v000001f30af0f5a0_0;
    %assign/vec4 v000001f30af0fd20_0, 0;
    %load/vec4 v000001f30af0f6e0_0;
    %assign/vec4 v000001f30af0f1e0_0, 0;
    %load/vec4 v000001f30af0f820_0;
    %assign/vec4 v000001f30af0fdc0_0, 0;
    %load/vec4 v000001f30af0faa0_0;
    %assign/vec4 v000001f30af0fc80_0, 0;
    %load/vec4 v000001f30af0d160_0;
    %assign/vec4 v000001f30af10220_0, 0;
    %load/vec4 v000001f30af0f960_0;
    %assign/vec4 v000001f30af0f3c0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001f30af0f3c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001f30af10220_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001f30af0fc80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f30af0fdc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f30af0f1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f30af0fd20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f30af0f0a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f30af0ff00_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f30af10180_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f30af0f640_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f30af100e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f30af0f460_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001f30af173f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001f30af104a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001f30af0fbe0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001f30af10400_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001f30af0ef60_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001f30af0f140_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001f30af0ffa0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001f30af0f000_0, 0;
    %assign/vec4 v000001f30af0f780_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001f30ad0ca50;
T_13 ;
    %wait E_000001f30ae9b490;
    %load/vec4 v000001f30af02a90_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f30af02770_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f30af02770_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f30af02770_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f30af02770_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f30af02770_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f30af02770_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f30af02770_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f30af02770_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001f30af02770_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001f30af02770_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001f30af02770_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001f30af02770_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001f30af02770_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001f30af02770_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001f30af02770_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001f30af02770_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001f30af02770_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001f30af02770_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001f30af02770_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001f30af02770_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001f30af02770_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001f30af02770_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001f30ad0c8c0;
T_14 ;
    %wait E_000001f30ae9a710;
    %load/vec4 v000001f30af035d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v000001f30af033f0_0;
    %pad/u 33;
    %load/vec4 v000001f30af03530_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v000001f30af01a50_0, 0;
    %assign/vec4 v000001f30af03670_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v000001f30af033f0_0;
    %pad/u 33;
    %load/vec4 v000001f30af03530_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v000001f30af01a50_0, 0;
    %assign/vec4 v000001f30af03670_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v000001f30af033f0_0;
    %pad/u 33;
    %load/vec4 v000001f30af03530_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v000001f30af01a50_0, 0;
    %assign/vec4 v000001f30af03670_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v000001f30af033f0_0;
    %pad/u 33;
    %load/vec4 v000001f30af03530_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v000001f30af01a50_0, 0;
    %assign/vec4 v000001f30af03670_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v000001f30af033f0_0;
    %pad/u 33;
    %load/vec4 v000001f30af03530_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v000001f30af01a50_0, 0;
    %assign/vec4 v000001f30af03670_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v000001f30af033f0_0;
    %pad/u 33;
    %load/vec4 v000001f30af03530_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v000001f30af01a50_0, 0;
    %assign/vec4 v000001f30af03670_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v000001f30af03530_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v000001f30af03670_0;
    %load/vec4 v000001f30af03530_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001f30af033f0_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v000001f30af03530_0;
    %sub;
    %part/u 1;
    %load/vec4 v000001f30af03530_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v000001f30af03670_0, 0;
    %load/vec4 v000001f30af033f0_0;
    %ix/getv 4, v000001f30af03530_0;
    %shiftl 4;
    %assign/vec4 v000001f30af01a50_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v000001f30af03530_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v000001f30af03670_0;
    %load/vec4 v000001f30af03530_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001f30af033f0_0;
    %load/vec4 v000001f30af03530_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v000001f30af03530_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v000001f30af03670_0, 0;
    %load/vec4 v000001f30af033f0_0;
    %ix/getv 4, v000001f30af03530_0;
    %shiftr 4;
    %assign/vec4 v000001f30af01a50_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f30af03670_0, 0;
    %load/vec4 v000001f30af033f0_0;
    %load/vec4 v000001f30af03530_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v000001f30af01a50_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f30af03670_0, 0;
    %load/vec4 v000001f30af03530_0;
    %load/vec4 v000001f30af033f0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v000001f30af01a50_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001f30abe69c0;
T_15 ;
    %wait E_000001f30ae9ae10;
    %load/vec4 v000001f30aeffd40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v000001f30aeffca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f30af00d80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f30aefff20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f30aeff700_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001f30aeffc00_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001f30af00600_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001f30af00740_0, 0;
    %assign/vec4 v000001f30aeffb60_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000001f30ae22430_0;
    %assign/vec4 v000001f30aeffb60_0, 0;
    %load/vec4 v000001f30af00ce0_0;
    %assign/vec4 v000001f30af00740_0, 0;
    %load/vec4 v000001f30aeffde0_0;
    %assign/vec4 v000001f30af00600_0, 0;
    %load/vec4 v000001f30af00560_0;
    %assign/vec4 v000001f30aeffc00_0, 0;
    %load/vec4 v000001f30adfd690_0;
    %assign/vec4 v000001f30aeff700_0, 0;
    %load/vec4 v000001f30adfdcd0_0;
    %assign/vec4 v000001f30aefff20_0, 0;
    %load/vec4 v000001f30af00100_0;
    %assign/vec4 v000001f30af00d80_0, 0;
    %load/vec4 v000001f30af00c40_0;
    %assign/vec4 v000001f30aeffca0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001f30af0b6e0;
T_16 ;
    %wait E_000001f30ae9bd90;
    %load/vec4 v000001f30af25a60_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v000001f30af26f00_0;
    %load/vec4 v000001f30af27180_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f30af26460, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000001f30af0b6e0;
T_17 ;
    %wait E_000001f30ae9bd90;
    %load/vec4 v000001f30af27180_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001f30af26460, 4;
    %assign/vec4 v000001f30af26820_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_000001f30af0b6e0;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f30af27ae0_0, 0, 32;
T_18.0 ;
    %load/vec4 v000001f30af27ae0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001f30af27ae0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f30af26460, 0, 4;
    %load/vec4 v000001f30af27ae0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f30af27ae0_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %end;
    .thread T_18;
    .scope S_000001f30af0b6e0;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f30af27ae0_0, 0, 32;
T_19.0 ;
    %load/vec4 v000001f30af27ae0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v000001f30af27ae0_0;
    %load/vec4a v000001f30af26460, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v000001f30af27ae0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001f30af27ae0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f30af27ae0_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_000001f30af0b870;
T_20 ;
    %wait E_000001f30ae9c010;
    %load/vec4 v000001f30af26000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v000001f30af27e00_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f30af25ec0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f30af26500_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f30af272c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001f30af263c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001f30af25ce0_0, 0;
    %assign/vec4 v000001f30af25c40_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000001f30af27cc0_0;
    %assign/vec4 v000001f30af25c40_0, 0;
    %load/vec4 v000001f30af25ba0_0;
    %assign/vec4 v000001f30af25ce0_0, 0;
    %load/vec4 v000001f30af27fe0_0;
    %assign/vec4 v000001f30af272c0_0, 0;
    %load/vec4 v000001f30af274a0_0;
    %assign/vec4 v000001f30af263c0_0, 0;
    %load/vec4 v000001f30af27f40_0;
    %assign/vec4 v000001f30af26500_0, 0;
    %load/vec4 v000001f30af261e0_0;
    %assign/vec4 v000001f30af27e00_0, 0;
    %load/vec4 v000001f30af27ea0_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v000001f30af25ec0_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000001f30acd9f80;
T_21 ;
    %wait E_000001f30ae9a9d0;
    %load/vec4 v000001f30af42740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f30af41840_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000001f30af41840_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001f30af41840_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000001f30aea78d0;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f30af42ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f30af41b60_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_000001f30aea78d0;
T_23 ;
    %delay 1, 0;
    %load/vec4 v000001f30af42ec0_0;
    %inv;
    %assign/vec4 v000001f30af42ec0_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_000001f30aea78d0;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./Fibonacci(Silicore_BenchMark)/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f30af41b60_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f30af41b60_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v000001f30af42ba0_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
