Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date             : Tue Oct 17 21:59:31 2017
| Host             : DESKTOP-G4Q80BO running 64-bit major release  (build 9200)
| Command          : report_power -file OV7670_VGA_TOP_power_routed.rpt -pb OV7670_VGA_TOP_power_summary_routed.pb -rpx OV7670_VGA_TOP_power_routed.rpx
| Design           : OV7670_VGA_TOP
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.178 |
| Dynamic (W)              | 0.105 |
| Device Static (W)        | 0.073 |
| Effective TJA (C/W)      | 5.0   |
| Max Ambient (C)          | 84.1  |
| Junction Temperature (C) | 25.9  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.001 |        5 |       --- |             --- |
| Slice Logic             |    <0.001 |      737 |       --- |             --- |
|   LUT as Logic          |    <0.001 |      285 |     20800 |            1.37 |
|   CARRY4                |    <0.001 |       31 |      8150 |            0.38 |
|   Register              |    <0.001 |      264 |     41600 |            0.63 |
|   BUFG                  |    <0.001 |        1 |        32 |            3.13 |
|   F7/F8 Muxes           |    <0.001 |       34 |     32600 |            0.10 |
|   LUT as Shift Register |    <0.001 |        4 |      9600 |            0.04 |
|   Others                |     0.000 |       91 |       --- |             --- |
| Signals                 |     0.001 |      678 |       --- |             --- |
| Block RAM               |     0.003 |     26.5 |        50 |           53.00 |
| MMCM                    |     0.095 |        1 |         5 |           20.00 |
| I/O                     |     0.005 |       33 |       106 |           31.13 |
| Static Power            |     0.073 |          |           |                 |
| Total                   |     0.178 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.016 |       0.006 |      0.010 |
| Vccaux    |       1.800 |     0.065 |       0.053 |      0.013 |
| Vcco33    |       3.300 |     0.002 |       0.001 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------------+---------------------------------------------------+-----------------+
| Clock                    | Domain                                            | Constraint (ns) |
+--------------------------+---------------------------------------------------+-----------------+
| CLK100M                  | CLK100M                                           |            10.0 |
| clk_out1_clk_clk_wiz_0_0 | clk/clk_i/clk_wiz_0/inst/clk_out1_clk_clk_wiz_0_0 |            40.0 |
| clkfbout_clk_clk_wiz_0_0 | clk/clk_i/clk_wiz_0/inst/clkfbout_clk_clk_wiz_0_0 |            10.0 |
+--------------------------+---------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------------+-----------+
| Name                                               | Power (W) |
+----------------------------------------------------+-----------+
| OV7670_VGA_TOP                                     |     0.105 |
|   I_CFG_OV7670                                     |    <0.001 |
|     I_CFG_REG                                      |    <0.001 |
|     I_SCCB_sender                                  |    <0.001 |
|   I_DEBOUNCE                                       |    <0.001 |
|   I_VGA                                            |    <0.001 |
|     I_dp_en                                        |    <0.001 |
|     I_h_synch                                      |    <0.001 |
|     I_v_synch                                      |    <0.001 |
|   OV7670_CAPTURE                                   |    <0.001 |
|   OV7670_SIOD_IOBUF_inst                           |     0.000 |
|   VGA_BUFFER                                       |     0.003 |
|     vga_block                                      |     0.003 |
|       vga_block_i                                  |     0.003 |
|         blk_mem_gen_0                              |     0.003 |
|           U0                                       |     0.003 |
|             inst_blk_mem_gen                       |     0.003 |
|               gnbram.gnativebmg.native_blk_mem_gen |     0.003 |
|                 valid.cstr                         |     0.003 |
|                   bindec_a.bindec_inst_a           |    <0.001 |
|                   bindec_b.bindec_inst_b           |    <0.001 |
|                   has_mux_b.B                      |    <0.001 |
|                   ramloop[0].ram.r                 |    <0.001 |
|                     prim_noinit.ram                |    <0.001 |
|                   ramloop[10].ram.r                |    <0.001 |
|                     prim_noinit.ram                |    <0.001 |
|                   ramloop[11].ram.r                |    <0.001 |
|                     prim_noinit.ram                |    <0.001 |
|                   ramloop[12].ram.r                |    <0.001 |
|                     prim_noinit.ram                |    <0.001 |
|                   ramloop[13].ram.r                |    <0.001 |
|                     prim_noinit.ram                |    <0.001 |
|                   ramloop[14].ram.r                |    <0.001 |
|                     prim_noinit.ram                |    <0.001 |
|                   ramloop[15].ram.r                |    <0.001 |
|                     prim_noinit.ram                |    <0.001 |
|                   ramloop[16].ram.r                |    <0.001 |
|                     prim_noinit.ram                |    <0.001 |
|                   ramloop[17].ram.r                |    <0.001 |
|                     prim_noinit.ram                |    <0.001 |
|                   ramloop[18].ram.r                |    <0.001 |
|                     prim_noinit.ram                |    <0.001 |
|                   ramloop[19].ram.r                |    <0.001 |
|                     prim_noinit.ram                |    <0.001 |
|                   ramloop[1].ram.r                 |    <0.001 |
|                     prim_noinit.ram                |    <0.001 |
|                   ramloop[20].ram.r                |    <0.001 |
|                     prim_noinit.ram                |    <0.001 |
|                   ramloop[21].ram.r                |    <0.001 |
|                     prim_noinit.ram                |    <0.001 |
|                   ramloop[22].ram.r                |    <0.001 |
|                     prim_noinit.ram                |    <0.001 |
|                   ramloop[23].ram.r                |    <0.001 |
|                     prim_noinit.ram                |    <0.001 |
|                   ramloop[2].ram.r                 |    <0.001 |
|                     prim_noinit.ram                |    <0.001 |
|                   ramloop[3].ram.r                 |    <0.001 |
|                     prim_noinit.ram                |    <0.001 |
|                   ramloop[4].ram.r                 |    <0.001 |
|                     prim_noinit.ram                |    <0.001 |
|                   ramloop[5].ram.r                 |    <0.001 |
|                     prim_noinit.ram                |    <0.001 |
|                   ramloop[6].ram.r                 |    <0.001 |
|                     prim_noinit.ram                |    <0.001 |
|                   ramloop[7].ram.r                 |    <0.001 |
|                     prim_noinit.ram                |    <0.001 |
|                   ramloop[8].ram.r                 |    <0.001 |
|                     prim_noinit.ram                |    <0.001 |
|                   ramloop[9].ram.r                 |    <0.001 |
|                     prim_noinit.ram                |    <0.001 |
|   clk                                              |     0.096 |
|     clk_i                                          |     0.096 |
|       clk_wiz_0                                    |     0.096 |
|         inst                                       |     0.096 |
+----------------------------------------------------+-----------+


