digraph "CFG for '_Z16weighting_kernelPKdS0_Pd' function" {
	label="CFG for '_Z16weighting_kernelPKdS0_Pd' function";

	Node0x5fcc270 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%3:\l  %4 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %5 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %6 = getelementptr i8, i8 addrspace(4)* %5, i64 4\l  %7 = bitcast i8 addrspace(4)* %6 to i16 addrspace(4)*\l  %8 = load i16, i16 addrspace(4)* %7, align 4, !range !4, !invariant.load !5\l  %9 = zext i16 %8 to i32\l  %10 = getelementptr i8, i8 addrspace(4)* %5, i64 6\l  %11 = bitcast i8 addrspace(4)* %10 to i16 addrspace(4)*\l  %12 = load i16, i16 addrspace(4)* %11, align 2, !range !4, !invariant.load !5\l  %13 = zext i16 %12 to i32\l  %14 = mul i32 %4, %13\l  %15 = mul i32 %14, %9\l  %16 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %17 = mul nuw nsw i32 %16, %13\l  %18 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !6\l  %19 = add nuw nsw i32 %17, %18\l  %20 = add nsw i32 %19, %15\l  %21 = add i32 %14, %18\l  %22 = zext i32 %19 to i64\l  %23 = getelementptr inbounds double, double addrspace(1)* %0, i64 %22\l  %24 = load double, double addrspace(1)* %23, align 8, !tbaa !7,\l... !amdgpu.noclobber !5\l  %25 = sext i32 %21 to i64\l  %26 = getelementptr inbounds double, double addrspace(1)* %1, i64 %25\l  %27 = load double, double addrspace(1)* %26, align 8, !tbaa !7,\l... !amdgpu.noclobber !5\l  %28 = fmul contract double %24, %27\l  %29 = sext i32 %20 to i64\l  %30 = getelementptr inbounds double, double addrspace(1)* %2, i64 %29\l  store double %28, double addrspace(1)* %30, align 8, !tbaa !7\l  ret void\l}"];
}
