// Library - 16nm_Tests, Cell - 6T_SDP_BANK_Test, View - schematic
// LAST TIME SAVED: Apr 20 21:58:02 2015
// NETLIST TIME: Apr 21 00:30:13 2015
`timescale 1ps / 1ps 

module cdsModule_95 ( RA_Ack, ReadAck, ReadData, WA_Ack, WD_Ack,
     WriteAck, RD_Ack, RRW, R_Address, WRW, W_Address, WriteData );

output  ReadAck, WriteAck;


output [31:0]  ReadData;
output [4:0]  RA_Ack;
output [7:0]  WD_Ack;
output [4:0]  WA_Ack;

input [31:0]  WriteData;
input [19:0]  R_Address;
input [7:0]  RD_Ack;
input [1:0]  WRW;
input [1:0]  RRW;
input [19:0]  W_Address;

// Buses in the design

wire  [19:0]  R_AddressT;

wire  [4:0]  RA_AckT;

wire  [19:0]  cdsbus0;

wire  [1:0]  cdsbus1;

wire  [1:0]  RRWT;

wire  [31:0]  ReadDataT;

wire  [7:0]  cdsbus2;

wire  [19:0]  W_AddressT;

wire  [19:0]  cdsbus3;

wire  [31:0]  cdsbus4;

wire  [7:0]  WD_AckT;

wire  [31:0]  WriteDataT;

wire  [7:0]  cdsbus5;

wire  [4:0]  cdsbus6;

wire  [1:0]  WRWT;

wire  [1:0]  cdsbus7;

wire  [31:0]  cdsbus8;

wire  [7:0]  RD_AckT;

wire  [4:0]  cdsbus9;

wire  [4:0]  WA_AckT;

// begin interface element definitions

wire cdsNet1;
wire cdsNet0;
reg mixedNet99999;
reg mixedNet99998;
reg mixedNet99997;
reg mixedNet99994;
reg mixedNet99991;
reg mixedNet99990;
reg mixedNet99988;
reg mixedNet99987;
reg mixedNet99986;
reg mixedNet99985;
reg mixedNet99983;
reg mixedNet99982;
reg mixedNet99980;
reg mixedNet99973;
reg mixedNet99971;
reg mixedNet99970;
reg mixedNet99968;
reg mixedNet99965;
reg mixedNet99963;
reg mixedNet99962;
reg mixedNet99961;
reg mixedNet99950;
reg mixedNet99949;
reg mixedNet99947;
reg mixedNet99946;
reg mixedNet99939;
reg mixedNet99933;
reg mixedNet99932;
reg mixedNet99927;
reg mixedNet99920;
reg mixedNet99918;
reg mixedNet99917;
reg mixedNet99915;
reg mixedNet99912;
reg mixedNet99911;
reg mixedNet99909;
reg mixedNet99902;
reg mixedNet99898;
reg mixedNet99896;
reg mixedNet99890;
reg mixedNet99889;
reg mixedNet99888;
reg mixedNet99886;
reg mixedNet99885;
reg mixedNet99884;
reg mixedNet99883;
reg mixedNet99882;
reg mixedNet99880;
reg mixedNet99878;
reg mixedNet99872;
reg mixedNet99866;
reg mixedNet99865;
assign cdsbus6[0] = mixedNet99999;
assign cdsbus4[31] = mixedNet99998;
assign cdsbus4[6] = mixedNet99997;
assign cdsbus4[28] = mixedNet99994;
assign cdsbus4[7] = mixedNet99991;
assign cdsbus5[3] = mixedNet99990;
assign cdsbus5[4] = mixedNet99988;
assign cdsbus5[6] = mixedNet99987;
assign cdsbus9[2] = mixedNet99986;
assign cdsbus9[1] = mixedNet99985;
assign cdsbus4[8] = mixedNet99983;
assign cdsbus6[1] = mixedNet99982;
assign cdsbus6[2] = mixedNet99980;
assign cdsbus4[11] = mixedNet99973;
assign cdsbus4[3] = mixedNet99971;
assign cdsbus4[18] = mixedNet99970;
assign cdsbus4[4] = mixedNet99968;
assign cdsbus4[30] = mixedNet99965;
assign cdsbus4[17] = mixedNet99963;
assign cdsbus4[24] = mixedNet99962;
assign cdsbus4[14] = mixedNet99961;
assign cdsbus9[3] = mixedNet99950;
assign cdsNet1 = mixedNet99949;
assign cdsbus4[23] = mixedNet99947;
assign cdsbus4[22] = mixedNet99946;
assign cdsbus5[1] = mixedNet99939;
assign cdsbus4[15] = mixedNet99933;
assign cdsbus4[29] = mixedNet99932;
assign cdsbus4[21] = mixedNet99927;
assign cdsbus4[26] = mixedNet99920;
assign cdsbus4[5] = mixedNet99918;
assign cdsbus4[1] = mixedNet99917;
assign cdsbus6[3] = mixedNet99915;
assign cdsbus4[0] = mixedNet99912;
assign cdsbus5[0] = mixedNet99911;
assign cdsbus4[2] = mixedNet99909;
assign cdsbus6[4] = mixedNet99902;
assign cdsbus5[2] = mixedNet99898;
assign cdsbus4[13] = mixedNet99896;
assign cdsbus4[12] = mixedNet99890;
assign cdsbus4[10] = mixedNet99889;
assign cdsbus4[9] = mixedNet99888;
assign cdsbus4[27] = mixedNet99886;
assign cdsbus4[20] = mixedNet99885;
assign cdsbus4[16] = mixedNet99884;
assign cdsbus9[0] = mixedNet99883;
assign cdsbus4[19] = mixedNet99882;
assign cdsNet0 = mixedNet99880;
assign cdsbus5[5] = mixedNet99878;
assign cdsbus4[25] = mixedNet99872;
assign cdsbus9[4] = mixedNet99866;
assign cdsbus5[7] = mixedNet99865;

// end interface element definitions



specify 
    specparam CDS_LIBNAME  = "16nm_Tests";
    specparam CDS_CELLNAME = "6T_SDP_BANK_Test";
    specparam CDS_VIEWNAME = "schematic";
endspecify

inv_1xT I28_19_ ( cdsbus3[19], R_Address[19]);
inv_1xT I28_18_ ( cdsbus3[18], R_Address[18]);
inv_1xT I28_17_ ( cdsbus3[17], R_Address[17]);
inv_1xT I28_16_ ( cdsbus3[16], R_Address[16]);
inv_1xT I28_15_ ( cdsbus3[15], R_Address[15]);
inv_1xT I28_14_ ( cdsbus3[14], R_Address[14]);
inv_1xT I28_13_ ( cdsbus3[13], R_Address[13]);
inv_1xT I28_12_ ( cdsbus3[12], R_Address[12]);
inv_1xT I28_11_ ( cdsbus3[11], R_Address[11]);
inv_1xT I28_10_ ( cdsbus3[10], R_Address[10]);
inv_1xT I28_9_ ( cdsbus3[9], R_Address[9]);
inv_1xT I28_8_ ( cdsbus3[8], R_Address[8]);
inv_1xT I28_7_ ( cdsbus3[7], R_Address[7]);
inv_1xT I28_6_ ( cdsbus3[6], R_Address[6]);
inv_1xT I28_5_ ( cdsbus3[5], R_Address[5]);
inv_1xT I28_4_ ( cdsbus3[4], R_Address[4]);
inv_1xT I28_3_ ( cdsbus3[3], R_Address[3]);
inv_1xT I28_2_ ( cdsbus3[2], R_Address[2]);
inv_1xT I28_1_ ( cdsbus3[1], R_Address[1]);
inv_1xT I28_0_ ( cdsbus3[0], R_Address[0]);
inv_1xT I27_1_ ( cdsbus1[1], RRW[1]);
inv_1xT I27_0_ ( cdsbus1[0], RRW[0]);
inv_1xT I24_4_ ( RA_Ack[4], cdsbus6[4]);
inv_1xT I24_3_ ( RA_Ack[3], cdsbus6[3]);
inv_1xT I24_2_ ( RA_Ack[2], cdsbus6[2]);
inv_1xT I24_1_ ( RA_Ack[1], cdsbus6[1]);
inv_1xT I24_0_ ( RA_Ack[0], cdsbus6[0]);
inv_1xT I23 ( ReadAck, cdsNet0);
inv_1xT I21_4_ ( WA_Ack[4], cdsbus9[4]);
inv_1xT I21_3_ ( WA_Ack[3], cdsbus9[3]);
inv_1xT I21_2_ ( WA_Ack[2], cdsbus9[2]);
inv_1xT I21_1_ ( WA_Ack[1], cdsbus9[1]);
inv_1xT I21_0_ ( WA_Ack[0], cdsbus9[0]);
inv_1xT I22 ( WriteAck, cdsNet1);
inv_1xT I4_31_ ( cdsbus8[31], WriteData[31]);
inv_1xT I4_30_ ( cdsbus8[30], WriteData[30]);
inv_1xT I4_29_ ( cdsbus8[29], WriteData[29]);
inv_1xT I4_28_ ( cdsbus8[28], WriteData[28]);
inv_1xT I4_27_ ( cdsbus8[27], WriteData[27]);
inv_1xT I4_26_ ( cdsbus8[26], WriteData[26]);
inv_1xT I4_25_ ( cdsbus8[25], WriteData[25]);
inv_1xT I4_24_ ( cdsbus8[24], WriteData[24]);
inv_1xT I4_23_ ( cdsbus8[23], WriteData[23]);
inv_1xT I4_22_ ( cdsbus8[22], WriteData[22]);
inv_1xT I4_21_ ( cdsbus8[21], WriteData[21]);
inv_1xT I4_20_ ( cdsbus8[20], WriteData[20]);
inv_1xT I4_19_ ( cdsbus8[19], WriteData[19]);
inv_1xT I4_18_ ( cdsbus8[18], WriteData[18]);
inv_1xT I4_17_ ( cdsbus8[17], WriteData[17]);
inv_1xT I4_16_ ( cdsbus8[16], WriteData[16]);
inv_1xT I4_15_ ( cdsbus8[15], WriteData[15]);
inv_1xT I4_14_ ( cdsbus8[14], WriteData[14]);
inv_1xT I4_13_ ( cdsbus8[13], WriteData[13]);
inv_1xT I4_12_ ( cdsbus8[12], WriteData[12]);
inv_1xT I4_11_ ( cdsbus8[11], WriteData[11]);
inv_1xT I4_10_ ( cdsbus8[10], WriteData[10]);
inv_1xT I4_9_ ( cdsbus8[9], WriteData[9]);
inv_1xT I4_8_ ( cdsbus8[8], WriteData[8]);
inv_1xT I4_7_ ( cdsbus8[7], WriteData[7]);
inv_1xT I4_6_ ( cdsbus8[6], WriteData[6]);
inv_1xT I4_5_ ( cdsbus8[5], WriteData[5]);
inv_1xT I4_4_ ( cdsbus8[4], WriteData[4]);
inv_1xT I4_3_ ( cdsbus8[3], WriteData[3]);
inv_1xT I4_2_ ( cdsbus8[2], WriteData[2]);
inv_1xT I4_1_ ( cdsbus8[1], WriteData[1]);
inv_1xT I4_0_ ( cdsbus8[0], WriteData[0]);
inv_1xT I7_31_ ( ReadData[31], cdsbus4[31]);
inv_1xT I7_30_ ( ReadData[30], cdsbus4[30]);
inv_1xT I7_29_ ( ReadData[29], cdsbus4[29]);
inv_1xT I7_28_ ( ReadData[28], cdsbus4[28]);
inv_1xT I7_27_ ( ReadData[27], cdsbus4[27]);
inv_1xT I7_26_ ( ReadData[26], cdsbus4[26]);
inv_1xT I7_25_ ( ReadData[25], cdsbus4[25]);
inv_1xT I7_24_ ( ReadData[24], cdsbus4[24]);
inv_1xT I7_23_ ( ReadData[23], cdsbus4[23]);
inv_1xT I7_22_ ( ReadData[22], cdsbus4[22]);
inv_1xT I7_21_ ( ReadData[21], cdsbus4[21]);
inv_1xT I7_20_ ( ReadData[20], cdsbus4[20]);
inv_1xT I7_19_ ( ReadData[19], cdsbus4[19]);
inv_1xT I7_18_ ( ReadData[18], cdsbus4[18]);
inv_1xT I7_17_ ( ReadData[17], cdsbus4[17]);
inv_1xT I7_16_ ( ReadData[16], cdsbus4[16]);
inv_1xT I7_15_ ( ReadData[15], cdsbus4[15]);
inv_1xT I7_14_ ( ReadData[14], cdsbus4[14]);
inv_1xT I7_13_ ( ReadData[13], cdsbus4[13]);
inv_1xT I7_12_ ( ReadData[12], cdsbus4[12]);
inv_1xT I7_11_ ( ReadData[11], cdsbus4[11]);
inv_1xT I7_10_ ( ReadData[10], cdsbus4[10]);
inv_1xT I7_9_ ( ReadData[9], cdsbus4[9]);
inv_1xT I7_8_ ( ReadData[8], cdsbus4[8]);
inv_1xT I7_7_ ( ReadData[7], cdsbus4[7]);
inv_1xT I7_6_ ( ReadData[6], cdsbus4[6]);
inv_1xT I7_5_ ( ReadData[5], cdsbus4[5]);
inv_1xT I7_4_ ( ReadData[4], cdsbus4[4]);
inv_1xT I7_3_ ( ReadData[3], cdsbus4[3]);
inv_1xT I7_2_ ( ReadData[2], cdsbus4[2]);
inv_1xT I7_1_ ( ReadData[1], cdsbus4[1]);
inv_1xT I7_0_ ( ReadData[0], cdsbus4[0]);
inv_1xT I9_7_ ( WD_Ack[7], cdsbus5[7]);
inv_1xT I9_6_ ( WD_Ack[6], cdsbus5[6]);
inv_1xT I9_5_ ( WD_Ack[5], cdsbus5[5]);
inv_1xT I9_4_ ( WD_Ack[4], cdsbus5[4]);
inv_1xT I9_3_ ( WD_Ack[3], cdsbus5[3]);
inv_1xT I9_2_ ( WD_Ack[2], cdsbus5[2]);
inv_1xT I9_1_ ( WD_Ack[1], cdsbus5[1]);
inv_1xT I9_0_ ( WD_Ack[0], cdsbus5[0]);
inv_1xT I12_7_ ( cdsbus2[7], RD_Ack[7]);
inv_1xT I12_6_ ( cdsbus2[6], RD_Ack[6]);
inv_1xT I12_5_ ( cdsbus2[5], RD_Ack[5]);
inv_1xT I12_4_ ( cdsbus2[4], RD_Ack[4]);
inv_1xT I12_3_ ( cdsbus2[3], RD_Ack[3]);
inv_1xT I12_2_ ( cdsbus2[2], RD_Ack[2]);
inv_1xT I12_1_ ( cdsbus2[1], RD_Ack[1]);
inv_1xT I12_0_ ( cdsbus2[0], RD_Ack[0]);
inv_1xT I26_1_ ( cdsbus7[1], WRW[1]);
inv_1xT I26_0_ ( cdsbus7[0], WRW[0]);
inv_1xT I25_19_ ( cdsbus0[19], W_Address[19]);
inv_1xT I25_18_ ( cdsbus0[18], W_Address[18]);
inv_1xT I25_17_ ( cdsbus0[17], W_Address[17]);
inv_1xT I25_16_ ( cdsbus0[16], W_Address[16]);
inv_1xT I25_15_ ( cdsbus0[15], W_Address[15]);
inv_1xT I25_14_ ( cdsbus0[14], W_Address[14]);
inv_1xT I25_13_ ( cdsbus0[13], W_Address[13]);
inv_1xT I25_12_ ( cdsbus0[12], W_Address[12]);
inv_1xT I25_11_ ( cdsbus0[11], W_Address[11]);
inv_1xT I25_10_ ( cdsbus0[10], W_Address[10]);
inv_1xT I25_9_ ( cdsbus0[9], W_Address[9]);
inv_1xT I25_8_ ( cdsbus0[8], W_Address[8]);
inv_1xT I25_7_ ( cdsbus0[7], W_Address[7]);
inv_1xT I25_6_ ( cdsbus0[6], W_Address[6]);
inv_1xT I25_5_ ( cdsbus0[5], W_Address[5]);
inv_1xT I25_4_ ( cdsbus0[4], W_Address[4]);
inv_1xT I25_3_ ( cdsbus0[3], W_Address[3]);
inv_1xT I25_2_ ( cdsbus0[2], W_Address[2]);
inv_1xT I25_1_ ( cdsbus0[1], W_Address[1]);
inv_1xT I25_0_ ( cdsbus0[0], W_Address[0]);

endmodule
