pipelined_mips_processor
========================

A pipelined MIPS processor built in verilog. Please consult the README.pdf as well as src/ to see the full verilog source code, most of which is contained in the  ALU, fetch, and decode files.
