$date
	Sat Feb 21 10:40:47 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module comparator_tb $end
$var wire 1 ! a_lt_b $end
$var wire 1 " a_gt_b $end
$var wire 1 # a_eq_b $end
$var reg 2 $ a [1:0] $end
$var reg 2 % b [1:0] $end
$scope module uut $end
$var wire 2 & a [1:0] $end
$var wire 2 ' b [1:0] $end
$var reg 1 # a_eq_b $end
$var reg 1 " a_gt_b $end
$var reg 1 ! a_lt_b $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b10 '
b0 &
b10 %
b0 $
0#
0"
1!
$end
#10
0!
1"
b1 %
b1 '
b11 $
b11 &
#20
1#
0"
b10 %
b10 '
b10 $
b10 &
#30
