Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Apr 29 22:35:57 2025
| Host         : DESKTOP-J1G93P6 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_controlsubsystemIP_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of system_controlsubsystemIP_0_0 (xilinx.com:user:controlsubsystemIP:1.0 (Rev. 1)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'system_controlsubsystemIP_0_0'. These changes may impact your design.


-Upgrade has added port 'riscv_hold'

-Upgrade has added port 'riscv_resetbar'

-Upgrade has added port 'riscv_start'


3. Customization warnings
-------------------------

Parameter 'C_S05_AXI_DATA_WIDTH' is no longer present on the upgraded IP 'system_controlsubsystemIP_0_0', and cannot be set to '32'

Parameter 'C_S05_AXI_ADDR_WIDTH' is no longer present on the upgraded IP 'system_controlsubsystemIP_0_0', and cannot be set to '4'


4. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:user:controlsubsystemIP:1.0 -user_name system_controlsubsystemIP_0_0
set_property -dict "\
  CONFIG.C_S05_AXI_BASEADDR {0xFFFFFFFF} \
  CONFIG.C_S05_AXI_HIGHADDR {0x00000000} \
  CONFIG.Component_Name {system_controlsubsystemIP_0_0} \
  CONFIG.S05_AXI.ADDR_WIDTH {4} \
  CONFIG.S05_AXI.ARUSER_WIDTH {0} \
  CONFIG.S05_AXI.AWUSER_WIDTH {0} \
  CONFIG.S05_AXI.BUSER_WIDTH {0} \
  CONFIG.S05_AXI.CLK_DOMAIN {} \
  CONFIG.S05_AXI.DATA_WIDTH {32} \
  CONFIG.S05_AXI.FREQ_HZ {100000000} \
  CONFIG.S05_AXI.HAS_BRESP {1} \
  CONFIG.S05_AXI.HAS_BURST {0} \
  CONFIG.S05_AXI.HAS_CACHE {0} \
  CONFIG.S05_AXI.HAS_LOCK {0} \
  CONFIG.S05_AXI.HAS_PROT {1} \
  CONFIG.S05_AXI.HAS_QOS {0} \
  CONFIG.S05_AXI.HAS_REGION {0} \
  CONFIG.S05_AXI.HAS_RRESP {1} \
  CONFIG.S05_AXI.HAS_WSTRB {1} \
  CONFIG.S05_AXI.ID_WIDTH {0} \
  CONFIG.S05_AXI.INSERT_VIP {0} \
  CONFIG.S05_AXI.MAX_BURST_LENGTH {1} \
  CONFIG.S05_AXI.NUM_READ_OUTSTANDING {1} \
  CONFIG.S05_AXI.NUM_READ_THREADS {1} \
  CONFIG.S05_AXI.NUM_WRITE_OUTSTANDING {1} \
  CONFIG.S05_AXI.NUM_WRITE_THREADS {1} \
  CONFIG.S05_AXI.PHASE {0.000} \
  CONFIG.S05_AXI.PROTOCOL {AXI4LITE} \
  CONFIG.S05_AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.S05_AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.S05_AXI.RUSER_WIDTH {0} \
  CONFIG.S05_AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.S05_AXI.WIZ_DATA_WIDTH {32} \
  CONFIG.S05_AXI.WIZ_NUM_REG {4} \
  CONFIG.S05_AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.S05_AXI.WUSER_WIDTH {0} \
  CONFIG.S05_AXI_CLK.ASSOCIATED_BUSIF {S05_AXI} \
  CONFIG.S05_AXI_CLK.ASSOCIATED_RESET {s05_axi_aresetn} \
  CONFIG.S05_AXI_CLK.CLK_DOMAIN {} \
  CONFIG.S05_AXI_CLK.FREQ_HZ {100000000} \
  CONFIG.S05_AXI_CLK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.S05_AXI_CLK.INSERT_VIP {0} \
  CONFIG.S05_AXI_CLK.PHASE {0.000} \
  CONFIG.S05_AXI_RST.INSERT_VIP {0} \
  CONFIG.S05_AXI_RST.POLARITY {ACTIVE_LOW} " [get_ips system_controlsubsystemIP_0_0]







Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Apr 29 22:34:22 2025
| Host         : DESKTOP-J1G93P6 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_datamemIP_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of system_datamemIP_0_0 (xilinx.com:user:datamemIP:1.0 (Rev. 1)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'system_datamemIP_0_0'. These changes may impact your design.


-Upgraded port 's02_axi_araddr' width 14 differs from original width 4

-Upgrade has removed port 's02_axi_arprot'

-Upgrade has removed port 's02_axi_awaddr'

-Upgrade has removed port 's02_axi_awprot'

-Upgrade has removed port 's02_axi_awready'

-Upgrade has removed port 's02_axi_awvalid'

-Upgrade has removed port 's02_axi_bready'

-Upgrade has removed port 's02_axi_bresp'

-Upgrade has removed port 's02_axi_bvalid'

-Upgrade has removed port 's02_axi_rresp'

-Upgrade has removed port 's02_axi_wdata'

-Upgrade has removed port 's02_axi_wready'

-Upgrade has removed port 's02_axi_wstrb'

-Upgrade has removed port 's02_axi_wvalid'

-Upgrade has added port 'address'

-Upgrade has added port 'hold'

-Upgrade has added port 'memread'

-Upgrade has added port 'memwrite'

-Upgrade has added port 'readdata'

-Upgrade has added port 'writedata'


3. Customization warnings
-------------------------

An attempt to modify the value of disabled parameter 'C_S02_AXI_ADDR_WIDTH' from '14' to '4' has been ignored for IP 'system_datamemIP_0_0'


4. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:user:datamemIP:1.0 -user_name system_datamemIP_0_0
set_property -dict "\
  CONFIG.C_S02_AXI_ADDR_WIDTH {4} \
  CONFIG.C_S02_AXI_BASEADDR {0xFFFFFFFF} \
  CONFIG.C_S02_AXI_DATA_WIDTH {32} \
  CONFIG.C_S02_AXI_HIGHADDR {0x00000000} \
  CONFIG.Component_Name {system_datamemIP_0_0} \
  CONFIG.S02_AXI.ADDR_WIDTH {4} \
  CONFIG.S02_AXI.ARUSER_WIDTH {0} \
  CONFIG.S02_AXI.AWUSER_WIDTH {0} \
  CONFIG.S02_AXI.BUSER_WIDTH {0} \
  CONFIG.S02_AXI.CLK_DOMAIN {} \
  CONFIG.S02_AXI.DATA_WIDTH {32} \
  CONFIG.S02_AXI.FREQ_HZ {100000000} \
  CONFIG.S02_AXI.HAS_BRESP {1} \
  CONFIG.S02_AXI.HAS_BURST {0} \
  CONFIG.S02_AXI.HAS_CACHE {0} \
  CONFIG.S02_AXI.HAS_LOCK {0} \
  CONFIG.S02_AXI.HAS_PROT {1} \
  CONFIG.S02_AXI.HAS_QOS {0} \
  CONFIG.S02_AXI.HAS_REGION {0} \
  CONFIG.S02_AXI.HAS_RRESP {1} \
  CONFIG.S02_AXI.HAS_WSTRB {1} \
  CONFIG.S02_AXI.ID_WIDTH {0} \
  CONFIG.S02_AXI.INSERT_VIP {0} \
  CONFIG.S02_AXI.MAX_BURST_LENGTH {1} \
  CONFIG.S02_AXI.NUM_READ_OUTSTANDING {1} \
  CONFIG.S02_AXI.NUM_READ_THREADS {1} \
  CONFIG.S02_AXI.NUM_WRITE_OUTSTANDING {1} \
  CONFIG.S02_AXI.NUM_WRITE_THREADS {1} \
  CONFIG.S02_AXI.PHASE {0.000} \
  CONFIG.S02_AXI.PROTOCOL {AXI4LITE} \
  CONFIG.S02_AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.S02_AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.S02_AXI.RUSER_WIDTH {0} \
  CONFIG.S02_AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.S02_AXI.WIZ_DATA_WIDTH {32} \
  CONFIG.S02_AXI.WIZ_NUM_REG {4} \
  CONFIG.S02_AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.S02_AXI.WUSER_WIDTH {0} \
  CONFIG.S02_AXI_CLK.ASSOCIATED_BUSIF {S02_AXI} \
  CONFIG.S02_AXI_CLK.ASSOCIATED_RESET {s02_axi_aresetn} \
  CONFIG.S02_AXI_CLK.CLK_DOMAIN {} \
  CONFIG.S02_AXI_CLK.FREQ_HZ {100000000} \
  CONFIG.S02_AXI_CLK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.S02_AXI_CLK.INSERT_VIP {0} \
  CONFIG.S02_AXI_CLK.PHASE {0.000} \
  CONFIG.S02_AXI_RST.INSERT_VIP {0} \
  CONFIG.S02_AXI_RST.POLARITY {ACTIVE_LOW} " [get_ips system_datamemIP_0_0]







Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Apr 29 22:33:34 2025
| Host         : DESKTOP-J1G93P6 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_registerIP_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of system_registerIP_0_0 (xilinx.com:user:registerIP:1.0 (Rev. 1)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'system_registerIP_0_0'. These changes may impact your design.


-Upgraded port 's01_axi_araddr' width 32 differs from original width 4

-Upgraded port 's01_axi_awaddr' width 32 differs from original width 4

-Upgrade has added port 'hold'

-Upgrade has added port 'readdata1'

-Upgrade has added port 'readdata2'

-Upgrade has added port 'readregister1'

-Upgrade has added port 'readregister2'

-Upgrade has added port 'regwrite'

-Upgrade has added port 'resetbar'

-Upgrade has added port 'writedata'

-Upgrade has added port 'writeregisteraddress'


3. Customization warnings
-------------------------

An attempt to modify the value of disabled parameter 'C_S01_AXI_ADDR_WIDTH' from '32' to '4' has been ignored for IP 'system_registerIP_0_0'


4. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:user:registerIP:1.0 -user_name system_registerIP_0_0
set_property -dict "\
  CONFIG.C_S01_AXI_ADDR_WIDTH {4} \
  CONFIG.C_S01_AXI_BASEADDR {0xFFFFFFFF} \
  CONFIG.C_S01_AXI_DATA_WIDTH {32} \
  CONFIG.C_S01_AXI_HIGHADDR {0x00000000} \
  CONFIG.Component_Name {system_registerIP_0_0} \
  CONFIG.S01_AXI.ADDR_WIDTH {4} \
  CONFIG.S01_AXI.ARUSER_WIDTH {0} \
  CONFIG.S01_AXI.AWUSER_WIDTH {0} \
  CONFIG.S01_AXI.BUSER_WIDTH {0} \
  CONFIG.S01_AXI.CLK_DOMAIN {} \
  CONFIG.S01_AXI.DATA_WIDTH {32} \
  CONFIG.S01_AXI.FREQ_HZ {100000000} \
  CONFIG.S01_AXI.HAS_BRESP {1} \
  CONFIG.S01_AXI.HAS_BURST {0} \
  CONFIG.S01_AXI.HAS_CACHE {0} \
  CONFIG.S01_AXI.HAS_LOCK {0} \
  CONFIG.S01_AXI.HAS_PROT {1} \
  CONFIG.S01_AXI.HAS_QOS {0} \
  CONFIG.S01_AXI.HAS_REGION {0} \
  CONFIG.S01_AXI.HAS_RRESP {1} \
  CONFIG.S01_AXI.HAS_WSTRB {1} \
  CONFIG.S01_AXI.ID_WIDTH {0} \
  CONFIG.S01_AXI.INSERT_VIP {0} \
  CONFIG.S01_AXI.MAX_BURST_LENGTH {1} \
  CONFIG.S01_AXI.NUM_READ_OUTSTANDING {1} \
  CONFIG.S01_AXI.NUM_READ_THREADS {1} \
  CONFIG.S01_AXI.NUM_WRITE_OUTSTANDING {1} \
  CONFIG.S01_AXI.NUM_WRITE_THREADS {1} \
  CONFIG.S01_AXI.PHASE {0.000} \
  CONFIG.S01_AXI.PROTOCOL {AXI4LITE} \
  CONFIG.S01_AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.S01_AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.S01_AXI.RUSER_WIDTH {0} \
  CONFIG.S01_AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.S01_AXI.WIZ_DATA_WIDTH {32} \
  CONFIG.S01_AXI.WIZ_NUM_REG {4} \
  CONFIG.S01_AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.S01_AXI.WUSER_WIDTH {0} \
  CONFIG.S01_AXI_CLK.ASSOCIATED_BUSIF {S01_AXI} \
  CONFIG.S01_AXI_CLK.ASSOCIATED_RESET {s01_axi_aresetn} \
  CONFIG.S01_AXI_CLK.CLK_DOMAIN {} \
  CONFIG.S01_AXI_CLK.FREQ_HZ {100000000} \
  CONFIG.S01_AXI_CLK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.S01_AXI_CLK.INSERT_VIP {0} \
  CONFIG.S01_AXI_CLK.PHASE {0.000} \
  CONFIG.S01_AXI_RST.INSERT_VIP {0} \
  CONFIG.S01_AXI_RST.POLARITY {ACTIVE_LOW} " [get_ips system_registerIP_0_0]







Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Apr 29 22:29:43 2025
| Host         : DESKTOP-J1G93P6 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_instructionmemIP_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of system_instructionmemIP_0_0 (xilinx.com:user:instructionmemIP:1.0 (Rev. 1)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'system_instructionmemIP_0_0'. These changes may impact your design.


-Upgraded port 's00_axi_araddr' width 16 differs from original width 4

-Upgraded port 's00_axi_awaddr' width 16 differs from original width 4

-Upgrade has added port 'instruction'

-Upgrade has added port 'pc_address'


3. Customization warnings
-------------------------

An attempt to modify the value of disabled parameter 'C_S00_AXI_ADDR_WIDTH' from '16' to '4' has been ignored for IP 'system_instructionmemIP_0_0'


4. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:user:instructionmemIP:1.0 -user_name system_instructionmemIP_0_0
set_property -dict "\
  CONFIG.C_S00_AXI_ADDR_WIDTH {4} \
  CONFIG.C_S00_AXI_BASEADDR {0xFFFFFFFF} \
  CONFIG.C_S00_AXI_DATA_WIDTH {32} \
  CONFIG.C_S00_AXI_HIGHADDR {0x00000000} \
  CONFIG.Component_Name {system_instructionmemIP_0_0} \
  CONFIG.S00_AXI.ADDR_WIDTH {4} \
  CONFIG.S00_AXI.ARUSER_WIDTH {0} \
  CONFIG.S00_AXI.AWUSER_WIDTH {0} \
  CONFIG.S00_AXI.BUSER_WIDTH {0} \
  CONFIG.S00_AXI.CLK_DOMAIN {} \
  CONFIG.S00_AXI.DATA_WIDTH {32} \
  CONFIG.S00_AXI.FREQ_HZ {100000000} \
  CONFIG.S00_AXI.HAS_BRESP {1} \
  CONFIG.S00_AXI.HAS_BURST {0} \
  CONFIG.S00_AXI.HAS_CACHE {0} \
  CONFIG.S00_AXI.HAS_LOCK {0} \
  CONFIG.S00_AXI.HAS_PROT {1} \
  CONFIG.S00_AXI.HAS_QOS {0} \
  CONFIG.S00_AXI.HAS_REGION {0} \
  CONFIG.S00_AXI.HAS_RRESP {1} \
  CONFIG.S00_AXI.HAS_WSTRB {1} \
  CONFIG.S00_AXI.ID_WIDTH {0} \
  CONFIG.S00_AXI.INSERT_VIP {0} \
  CONFIG.S00_AXI.MAX_BURST_LENGTH {1} \
  CONFIG.S00_AXI.NUM_READ_OUTSTANDING {1} \
  CONFIG.S00_AXI.NUM_READ_THREADS {1} \
  CONFIG.S00_AXI.NUM_WRITE_OUTSTANDING {1} \
  CONFIG.S00_AXI.NUM_WRITE_THREADS {1} \
  CONFIG.S00_AXI.PHASE {0.000} \
  CONFIG.S00_AXI.PROTOCOL {AXI4LITE} \
  CONFIG.S00_AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.S00_AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.S00_AXI.RUSER_WIDTH {0} \
  CONFIG.S00_AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.S00_AXI.WIZ_DATA_WIDTH {32} \
  CONFIG.S00_AXI.WIZ_NUM_REG {4} \
  CONFIG.S00_AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.S00_AXI.WUSER_WIDTH {0} \
  CONFIG.S00_AXI_CLK.ASSOCIATED_BUSIF {S00_AXI} \
  CONFIG.S00_AXI_CLK.ASSOCIATED_RESET {s00_axi_aresetn} \
  CONFIG.S00_AXI_CLK.CLK_DOMAIN {} \
  CONFIG.S00_AXI_CLK.FREQ_HZ {100000000} \
  CONFIG.S00_AXI_CLK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.S00_AXI_CLK.INSERT_VIP {0} \
  CONFIG.S00_AXI_CLK.PHASE {0.000} \
  CONFIG.S00_AXI_RST.INSERT_VIP {0} \
  CONFIG.S00_AXI_RST.POLARITY {ACTIVE_LOW} " [get_ips system_instructionmemIP_0_0]







Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Apr  6 20:14:42 2025
| Host         : DESKTOP-J1G93P6 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_video_dynclk_0'

1. Summary
----------

SUCCESS in the conversion of system_video_dynclk_0 (xilinx.com:ip:clk_wiz:6.0 (Rev. 6)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Apr  6 20:14:42 2025
| Host         : DESKTOP-J1G93P6 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_rst_vid_clk_dyn_0'

1. Summary
----------

SUCCESS in the conversion of system_rst_vid_clk_dyn_0 (xilinx.com:ip:proc_sys_reset:5.0 (Rev. 13)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Apr  6 20:14:42 2025
| Host         : DESKTOP-J1G93P6 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_rst_clk_wiz_0_50M_0'

1. Summary
----------

SUCCESS in the conversion of system_rst_clk_wiz_0_50M_0 (xilinx.com:ip:proc_sys_reset:5.0 (Rev. 13)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Apr  6 20:14:42 2025
| Host         : DESKTOP-J1G93P6 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_rgb2dvi_0_0'

1. Summary
----------

SUCCESS in the conversion of system_rgb2dvi_0_0 (digilentinc.com:ip:rgb2dvi:1.4 (Rev. 8)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Apr  6 20:14:42 2025
| Host         : DESKTOP-J1G93P6 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_processing_system7_0_0'

1. Summary
----------

SUCCESS in the conversion of system_processing_system7_0_0 (xilinx.com:ip:processing_system7:5.5 (Rev. 6)) to Vivado generation flows.

2. Upgrade messages
-------------------

WARNING: upgrade cannot add parameter PCW_TRACE_INTERNAL_WIDTH with default value 32 : a parameter called PCW_TRACE_INTERNAL_WIDTH already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_USE_AXI_NONSECURE with default value 0 : a parameter called PCW_USE_AXI_NONSECURE already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_EN_PTP_ENET0 with default value 1 : a parameter called PCW_EN_PTP_ENET0 already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_EN_PTP_ENET0 with default value 1 : a parameter called PCW_EN_PTP_ENET0 already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP0_NUM_WRITE_THREADS with default value 4 : a parameter called PCW_GP0_NUM_WRITE_THREADS already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP0_NUM_READ_THREADS with default value 4 : a parameter called PCW_GP0_NUM_READ_THREADS already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP1_NUM_WRITE_THREADS with default value 4 : a parameter called PCW_GP1_NUM_WRITE_THREADS already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP1_NUM_READ_THREADS with default value 4 : a parameter called PCW_GP1_NUM_READ_THREADS already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP0_EN_MODIFIABLE_TXN with default value 0 : a parameter called PCW_GP0_EN_MODIFIABLE_TXN already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP1_EN_MODIFIABLE_TXN with default value 0 : a parameter called PCW_GP1_EN_MODIFIABLE_TXN already exists in processing_system7_v5_5






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Apr  6 20:14:42 2025
| Host         : DESKTOP-J1G93P6 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_clk_wiz_0_0'

1. Summary
----------

SUCCESS in the conversion of system_clk_wiz_0_0 (xilinx.com:ip:clk_wiz:6.0 (Rev. 6)) to Vivado generation flows.






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2.2 (win64) Build 3118627 Tue Feb  9 05:14:06 MST 2021
| Date         : Fri Oct 27 15:12:34 2023
| Host         : DESKTOP-4DPLSA4 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
--------------------------------------------------------------------------------------

Upgrade Log for IP 'system_xlconcat_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_xlconcat_0_0 (xilinx.com:ip:xlconcat:2.1) from (Rev. 3) to (Rev. 4)






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2.2 (win64) Build 3118627 Tue Feb  9 05:14:06 MST 2021
| Date         : Fri Oct 27 15:12:34 2023
| Host         : DESKTOP-4DPLSA4 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
--------------------------------------------------------------------------------------

Upgrade Log for IP 'system_vtg_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of system_vtg_0 (xilinx.com:ip:v_tc:6.2) to (Rev. 1)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'system_vtg_0'. These changes may impact your design.


-Upgrade has added port 'sof_state'







Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2.2 (win64) Build 3118627 Tue Feb  9 05:14:06 MST 2021
| Date         : Fri Oct 27 15:12:34 2023
| Host         : DESKTOP-4DPLSA4 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
--------------------------------------------------------------------------------------

Upgrade Log for IP 'system_video_dynclk_0'

1. Summary
----------

SUCCESS in the upgrade of system_video_dynclk_0 (xilinx.com:ip:clk_wiz:6.0) from (Rev. 5) to (Rev. 6)






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2.2 (win64) Build 3118627 Tue Feb  9 05:14:06 MST 2021
| Date         : Fri Oct 27 15:12:34 2023
| Host         : DESKTOP-4DPLSA4 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
--------------------------------------------------------------------------------------

Upgrade Log for IP 'system_v_axi4s_vid_out_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of system_v_axi4s_vid_out_0_0 (xilinx.com:ip:v_axi4s_vid_out:4.0) from (Rev. 10) to (Rev. 11)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'system_v_axi4s_vid_out_0_0'. These changes may impact your design.


-Upgrade has added port 'sof_state_out'







Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2.2 (win64) Build 3118627 Tue Feb  9 05:14:06 MST 2021
| Date         : Fri Oct 27 15:12:34 2023
| Host         : DESKTOP-4DPLSA4 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
--------------------------------------------------------------------------------------

Upgrade Log for IP 'system_ps7_0_axi_periph_0'

1. Summary
----------

SUCCESS in the upgrade of system_ps7_0_axi_periph_0 (xilinx.com:ip:axi_interconnect:2.1) from (Rev. 22) to (Rev. 23)






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2.2 (win64) Build 3118627 Tue Feb  9 05:14:06 MST 2021
| Date         : Fri Oct 27 15:12:34 2023
| Host         : DESKTOP-4DPLSA4 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
--------------------------------------------------------------------------------------

Upgrade Log for IP 'system_clk_wiz_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_clk_wiz_0_0 (xilinx.com:ip:clk_wiz:6.0) from (Rev. 5) to (Rev. 6)






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2.2 (win64) Build 3118627 Tue Feb  9 05:14:06 MST 2021
| Date         : Fri Oct 27 15:12:34 2023
| Host         : DESKTOP-4DPLSA4 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
--------------------------------------------------------------------------------------

Upgrade Log for IP 'system_axi_vdma_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_axi_vdma_0_0 (xilinx.com:ip:axi_vdma:6.3) from (Rev. 9) to (Rev. 10)






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2.2 (win64) Build 3118627 Tue Feb  9 05:14:06 MST 2021
| Date         : Fri Oct 27 15:12:34 2023
| Host         : DESKTOP-4DPLSA4 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
--------------------------------------------------------------------------------------

Upgrade Log for IP 'system_axi_mem_intercon_1_0'

1. Summary
----------

SUCCESS in the upgrade of system_axi_mem_intercon_1_0 (xilinx.com:ip:axi_interconnect:2.1) from (Rev. 22) to (Rev. 23)






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2.2 (win64) Build 3118627 Tue Feb  9 05:14:06 MST 2021
| Date         : Fri Oct 27 15:12:34 2023
| Host         : DESKTOP-4DPLSA4 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
--------------------------------------------------------------------------------------

Upgrade Log for IP 'system_axi_mem_intercon_0'

1. Summary
----------

SUCCESS in the upgrade of system_axi_mem_intercon_0 (xilinx.com:ip:axi_interconnect:2.1) from (Rev. 22) to (Rev. 23)






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2.2 (win64) Build 3118627 Tue Feb  9 05:14:06 MST 2021
| Date         : Fri Oct 27 15:12:34 2023
| Host         : DESKTOP-4DPLSA4 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
--------------------------------------------------------------------------------------

Upgrade Log for IP 'system_MIPI_CSI_2_RX_0_0'

1. Summary
----------

SUCCESS in the conversion of system_MIPI_CSI_2_RX_0_0 (digilentinc.com:ip:MIPI_CSI_2_RX:1.2 (Rev. 2)) to Vivado generation flows.

