<!doctype html>
<html lang="en">
<head>
  <meta charset="utf-8" />
  <meta name="viewport" content="width=device-width,initial-scale=1" />
  <title>Bon Woong Ku — Resume</title>
  <link rel="stylesheet" href="src/resume.css" />
</head>
<body>
  <main class="page">
    <header class="header">
  <h1 class="name">Bon Woong Ku</h1>
  <div class="sub">R&D, Synopsys · Sunnyvale, CA</div>
  <div class="links">
    <a href="mailto:bwkugt@gmail.com">bwkugt@gmail.com</a>
    <span>•</span>
    <a href="tel:+16692251858">+1 (669) 225-1858</a>
  </div>
  <div class="links"><a href="https://linkedin.com/in/bon-woong-ku">LinkedIn</a><span>•</span><a href="https://scholar.google.com/citations?user=zFx53eYAAAAJ&hl=en&oi=ao">Google Scholar</a></div>
  <div class="badgebar">
    <a href="resume - Bon Woong Ku - 260208.pdf">Download PDF</a>
    <a href="#" onclick="window.print(); return false;">Print / Save as PDF</a>
  </div>
</header>
    <article class="content">
      <h2>Summary</h2>
<p>EDA R&amp;D engineer with <strong>10+ years</strong> of experience designing <strong>production-grade feasibility, placement, routing, timing, and signoff optimization services</strong> for advanced nodes and advanced multi-die packaging systems. Proven track record of shipping core EDA algorithms used at scale in commercial tools. Recipient of the <strong>Synopsys Technology &amp; Product Development Group Award (2025)</strong> and <strong>IEEE TCAD Donald O. Pederson Best Paper Award (2022)</strong>. Ph.D. with deep expertise spanning PPA optimization and physical design methodologies for 3D ICs, and their neuromorphic applications, interested in building <strong>self-improving chip design systems</strong>.</p>
<h2>Active Roles</h2>
<ul>
<li><strong>DAC 2026</strong> Technical Program Committee member</li>
<li><strong>Synopsys 3DIC Compiler</strong> — Lead R&amp;D engineer for advanced multi-die rdl routing</li>
</ul>
<h2>Core Expertise</h2>
<h3>Multi-Die &amp; 3D IC Physical Design</h3>
<p><em>Synopsys 3DIC Compiler (2024–present) · Synopsys StarRC (2016) · IMEC (2015–2016) · Georgia Tech Ph.D. (2014–2019)</em></p>
<ul>
<li>Architecting <strong>interposer routing</strong> and <strong>feasibility-aware global optimization</strong>, shipped to 10+ customers with 10× exploration speedup at 3DIC Compiler</li>
<li>Developed <strong>tier-partitioning algorithms</strong> and full-chip physical design flows for gate-level monolithic 3D ICs at IMEC</li>
<li>Built <strong>extraction-PDN co-optimization</strong> flows for 3D integration at StarRC</li>
<li>Created scalable M3D methodologies validated on 10+ designs; developed experimental M3D PDKs at 10nm/7nm for PPA analysis at Georgia Tech</li>
</ul>
<h3>Timing-Driven ECO &amp; Signoff Optimization</h3>
<p><em>Synopsys PrimeTime ECO / PrimeECO / PrimeClosure (2019–2024)</em></p>
<ul>
<li>Shipped <strong>timing-aware ECO legalization</strong> with <strong>timer–router–legalizer co-optimization</strong>, improving QoR by 20% across 10+ customer signoff flows, certified for TSMC N3/N2</li>
<li>Led signoff timer integration for Tweaker ECO merge</li>
</ul>
<h3>Learning-Guided Physical Design &amp; Neuromorphic Computing</h3>
<p><em>Intel Labs (2019) · Georgia Tech Ph.D. (2014–2019)</em></p>
<ul>
<li>Automate standard cell routing at advanced Intel nodes, replacing manual heuristics with <strong>reinforcement learning</strong> at Intel microarchitecture group</li>
<li>Built <strong>C++ MPI-based parallel spiking neural network simulators</strong> on Oak Ridge supercomputing infrastructure</li>
<li>Designed <strong>3D neuromorphic accelerators</strong> and <strong>RISC-V gate-level M3D systems</strong> for emerging memory technologies at DARPA CHIPS project</li>
</ul>
<h3>Skills</h3>
<ul>
<li><strong>C/C++:</strong> production EDA engines — placement, routing, legalization, parasitic extraction, signoff optimization</li>
<li><strong>Tcl/Shell:</strong> EDA flow integration, customer-facing scripting (PrimeSuite, 3DIC Compiler)</li>
<li><strong>Rust:</strong> systems programming for next-generation EDA tooling</li>
<li><strong>Python / PyTorch:</strong> ML pipelines, design automation for physical design</li>
</ul>
<h2>Achievements</h2>
<h3>Honors</h3>
<ul>
<li><strong>Technology &amp; Product Development Group Award</strong> — Shankar Krishnamoorthy (CPDO, Synopsys, 2025)</li>
<li><strong>Donald O. Pederson Best Paper Award</strong> — IEEE TCAD (2022)</li>
<li><strong>Team Award</strong> — Jacob Avidan (SVP, Synopsys, 2022)</li>
<li><strong>Contribution Aware, Customer Success Award</strong> — Jacob Avidan (SVP, Synopsys, 2021)</li>
<li><strong>Signoff Platform &amp; Innovation Recognition Award</strong> — Jacob Avidan (SVP, Synopsys, 2020)</li>
<li><strong>Best Paper Award Nomination</strong> — ACM ISPD (2018)</li>
<li><strong>Presidential Science Scholarship</strong> — Korea Student Aid Foundation (2008–2014)</li>
</ul>
<h3>Patent</h3>
<ul>
<li><strong>B. W. Ku</strong>, N. Oh, C. Moon. “Timing-aware Surgical Optimization for Engineering Change Order in Chip Design.” <a href="https://patents.google.com/patent/US12175181B1/en">U.S. Patent No. 12,175,181</a>, granted Dec. 2024.</li>
</ul>
<!-- <div class="page-break"></div> -->
<h3>Selected Publications</h3>
<p><em>26 total publications · 6 papers at DAC/ICCAD · full list upon request</em></p>
<ul>
<li><strong>B. W. Ku</strong>, K. Chang, S. K. Lim, “Compact-2D: A Physical Design Methodology to Build Two-Tier Gate-level 3D ICs,” <strong>IEEE TCAD</strong>, 2020 — <em>Donald O. Pederson Best Paper Award</em></li>
<li><strong>B. W. Ku</strong>, K. Chang, S. K. Lim, “Compact-2D: A Physical Design Methodology to Build Commercial-Quality Face-to-Face-Bonded 3D ICs,” <strong>ISPD</strong>, 2018 — <em>Best Paper Nomination</em></li>
<li><strong>B. W. Ku</strong>, Y. Liu, Y. Jin, S. Samal, P. Li, S. K. Lim, “Design and Architectural Co-optimization of Monolithic 3D Liquid State Machine-based Neuromorphic Processor,” <strong>DAC</strong>, 2018</li>
</ul>
<h2>Education</h2>
<p><strong>Georgia Institute of Technology</strong> — Ph.D. &amp; M.S., Electrical and Computer Engineering, 2019<br>
<em>Thesis: Physical Design Solutions for 3D ICs and their Neuromorphic Applications</em></p>
<p><strong>Seoul National University</strong> — B.S., Electrical and Computer Engineering, 2014</p>

    </article>
  </main>
</body>
</html>
