// Seed: 1416664095
module module_0;
  reg id_1;
  always @(1) id_1 <= 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_5;
  tri1 id_6 = id_3;
  module_0 modCall_1 ();
  assign modCall_1.type_1 = 0;
  wire id_7;
  wand id_8;
  id_9(
      .id_0(1), .id_1(1'b0)
  );
  wire id_10 = 1 != id_6;
  wire id_11;
  tri1 id_12 = id_10 & id_8;
  assign id_1 = 1;
  wire id_13;
endmodule
